cellMap,*Sim_StimulusArtifact,*Sim_StimulusArtifact,*null,*null
topMap,*Sim_StimulusArtifact
netMap,*Sim_StimulusArtifact,*Mag<4>,*Mag_4
netMap,*Sim_StimulusArtifact,*Mag<3>,*Mag_3
netMap,*Sim_StimulusArtifact,*Mag<2>,*Mag_2
netMap,*Sim_StimulusArtifact,*Mag<1>,*Mag_1
netMap,*Sim_StimulusArtifact,*Mag<0>,*Mag_0
netMap,*Sim_StimulusArtifact,*Gain_Sel<2>,*Gain_Sel_2
netMap,*Sim_StimulusArtifact,*Gain_Sel<1>,*Gain_Sel_1
netMap,*Sim_StimulusArtifact,*Gain_Sel<0>,*Gain_Sel_0
netMap,*Sim_StimulusArtifact,*gnd!,*0
instMap,*Sim_StimulusArtifact,*R10,*R10
instMaster,*Sim_StimulusArtifact,*R10,*analogLib_res_spectre,*resistor
instMap,*Sim_StimulusArtifact,*R6,*R6
instMaster,*Sim_StimulusArtifact,*R6,*analogLib_res_spectre,*resistor
instMap,*Sim_StimulusArtifact,*R9,*R9
instMaster,*Sim_StimulusArtifact,*R9,*analogLib_res_spectre,*resistor
instMap,*Sim_StimulusArtifact,*R5,*R5
instMaster,*Sim_StimulusArtifact,*R5,*analogLib_res_spectre,*resistor
instMap,*Sim_StimulusArtifact,*R4,*R4
instMaster,*Sim_StimulusArtifact,*R4,*analogLib_res_spectre,*resistor
instMap,*Sim_StimulusArtifact,*R3,*R3
instMaster,*Sim_StimulusArtifact,*R3,*analogLib_res_spectre,*resistor
instMap,*Sim_StimulusArtifact,*I5,*I5
instMaster,*Sim_StimulusArtifact,*I5,*analogLib_idc_spectre,*isource
instMap,*Sim_StimulusArtifact,*I3,*I3
instMaster,*Sim_StimulusArtifact,*I3,*analogLib_idc_spectre,*isource
instMap,*Sim_StimulusArtifact,*V19,*V19
instMaster,*Sim_StimulusArtifact,*V19,*analogLib_vdc_spectre,*vsource
instMap,*Sim_StimulusArtifact,*V18,*V18
instMaster,*Sim_StimulusArtifact,*V18,*analogLib_vdc_spectre,*vsource
instMap,*Sim_StimulusArtifact,*V17,*V17
instMaster,*Sim_StimulusArtifact,*V17,*analogLib_vdc_spectre,*vsource
instMap,*Sim_StimulusArtifact,*V16,*V16
instMaster,*Sim_StimulusArtifact,*V16,*analogLib_vdc_spectre,*vsource
instMap,*Sim_StimulusArtifact,*V15,*V15
instMaster,*Sim_StimulusArtifact,*V15,*analogLib_vdc_spectre,*vsource
instMap,*Sim_StimulusArtifact,*V12,*V12
instMaster,*Sim_StimulusArtifact,*V12,*analogLib_vdc_spectre,*vsource
instMap,*Sim_StimulusArtifact,*V11,*V11
instMaster,*Sim_StimulusArtifact,*V11,*analogLib_vdc_spectre,*vsource
instMap,*Sim_StimulusArtifact,*V10,*V10
instMaster,*Sim_StimulusArtifact,*V10,*analogLib_vdc_spectre,*vsource
instMap,*Sim_StimulusArtifact,*V9,*V9
instMaster,*Sim_StimulusArtifact,*V9,*analogLib_vdc_spectre,*vsource
instMap,*Sim_StimulusArtifact,*V8,*V8
instMaster,*Sim_StimulusArtifact,*V8,*analogLib_vdc_spectre,*vsource
instMap,*Sim_StimulusArtifact,*V6,*V6
instMaster,*Sim_StimulusArtifact,*V6,*analogLib_vdc_spectre,*vsource
instMap,*Sim_StimulusArtifact,*V2,*V2
instMaster,*Sim_StimulusArtifact,*V2,*analogLib_vdc_spectre,*vsource
instMap,*Sim_StimulusArtifact,*V1,*V1
instMaster,*Sim_StimulusArtifact,*V1,*analogLib_vdc_spectre,*vsource
instMap,*Sim_StimulusArtifact,*V4,*V4
instMaster,*Sim_StimulusArtifact,*V4,*analogLib_vdc_spectre,*vsource
instMap,*Sim_StimulusArtifact,*V14,*V14
instMaster,*Sim_StimulusArtifact,*V14,*analogLib_vpulse_spectre,*vsource
instMap,*Sim_StimulusArtifact,*V13,*V13
instMaster,*Sim_StimulusArtifact,*V13,*analogLib_vpulse_spectre,*vsource
instMap,*Sim_StimulusArtifact,*V0,*V0
instMaster,*Sim_StimulusArtifact,*V0,*analogLib_vpulse_spectre,*vsource
instMap,*Sim_StimulusArtifact,*V3,*V3
instMaster,*Sim_StimulusArtifact,*V3,*analogLib_vpulse_spectre,*vsource
instMap,*Sim_StimulusArtifact,*V5,*V5
instMaster,*Sim_StimulusArtifact,*V5,*analogLib_vpulse_spectre,*vsource
instMap,*Sim_StimulusArtifact,*W3,*W3
instMaster,*Sim_StimulusArtifact,*W3,*analogLib_switch_spectre,*relay
instMap,*Sim_StimulusArtifact,*C1,*C1
instMaster,*Sim_StimulusArtifact,*C1,*analogLib_cap_spectre,*capacitor
instMap,*Sim_StimulusArtifact,*C3,*C3
instMaster,*Sim_StimulusArtifact,*C3,*analogLib_cap_spectre,*capacitor
instMap,*Sim_StimulusArtifact,*C2,*C2
instMaster,*Sim_StimulusArtifact,*C2,*analogLib_cap_spectre,*capacitor
