# Generated by Yosys 0.33 (git sha1 2584903a060)
autoidx 22
attribute \top 1
attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:25.1-141.10"
module \many_locked_regs
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:68.14-74.6|examples/patterns/security/access_control/locked_reg/verilog/async_en.v:14.3-16.44"
  wire width 16 $flatten\u_async_en_0.$0\data_out[15:0]
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:76.14-82.6|examples/patterns/security/access_control/locked_reg/verilog/async_en.v:14.3-16.44"
  wire width 16 $flatten\u_async_en_1.$0\data_out[15:0]
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:106.13-112.6|examples/patterns/security/access_control/locked_reg/verilog/sync_en.v:14.3-16.44"
  wire width 16 $flatten\u_sync_en_0.$0\data_out[15:0]
  wire width 16 $flatten\u_sync_en_0.$procmux$11_Y
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:114.13-120.6|examples/patterns/security/access_control/locked_reg/verilog/sync_en.v:14.3-16.44"
  wire width 16 $flatten\u_sync_en_1.$0\data_out[15:0]
  wire width 16 $flatten\u_sync_en_1.$procmux$11_Y
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:30.24-30.42"
  wire width 16 input 3 \async_en_data_in_0
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:34.24-34.42"
  wire width 16 input 6 \async_en_data_in_1
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:32.24-32.43"
  wire width 16 output 5 \async_en_data_out_0
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:36.24-36.43"
  wire width 16 output 8 \async_en_data_out_1
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:31.24-31.43"
  wire input 4 \async_en_write_en_0
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:35.24-35.43"
  wire input 7 \async_en_write_en_1
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:39.24-39.43"
  wire width 16 input 9 \async_mux_data_in_0
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:43.24-43.43"
  wire width 16 input 12 \async_mux_data_in_1
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:41.24-41.44"
  wire width 16 output 11 \async_mux_data_out_0
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:45.24-45.44"
  wire width 16 output 14 \async_mux_data_out_1
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:40.24-40.44"
  wire input 10 \async_mux_write_en_0
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:44.24-44.44"
  wire input 13 \async_mux_write_en_1
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:26.24-26.27"
  wire input 1 \clk
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:27.24-27.29"
  wire input 2 \rst_n
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:48.24-48.41"
  wire width 16 input 15 \sync_en_data_in_0
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:52.24-52.41"
  wire width 16 input 18 \sync_en_data_in_1
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:50.24-50.42"
  wire width 16 output 17 \sync_en_data_out_0
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:54.24-54.42"
  wire width 16 output 20 \sync_en_data_out_1
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:49.24-49.42"
  wire input 16 \sync_en_write_en_0
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:53.24-53.42"
  wire input 19 \sync_en_write_en_1
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:57.24-57.42"
  wire width 16 input 21 \sync_mux_data_in_0
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:61.24-61.42"
  wire width 16 input 24 \sync_mux_data_in_1
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:59.24-59.43"
  wire width 16 output 23 \sync_mux_data_out_0
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:63.24-63.43"
  wire width 16 output 26 \sync_mux_data_out_1
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:58.24-58.43"
  wire input 22 \sync_mux_write_en_0
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:62.24-62.43"
  wire input 25 \sync_mux_write_en_1
  attribute \hdlname "u_async_en_0 clk"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:68.14-74.6|examples/patterns/security/access_control/locked_reg/verilog/async_en.v:4.9-4.12"
  wire \u_async_en_0.clk
  attribute \hdlname "u_async_en_0 data_in"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:68.14-74.6|examples/patterns/security/access_control/locked_reg/verilog/async_en.v:6.16-6.23"
  wire width 16 \u_async_en_0.data_in
  attribute \hdlname "u_async_en_0 data_out"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:68.14-74.6|examples/patterns/security/access_control/locked_reg/verilog/async_en.v:8.17-8.25"
  wire width 16 \u_async_en_0.data_out
  attribute \hdlname "u_async_en_0 resetn"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:68.14-74.6|examples/patterns/security/access_control/locked_reg/verilog/async_en.v:10.9-10.15"
  wire \u_async_en_0.resetn
  attribute \hdlname "u_async_en_0 write_en"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:68.14-74.6|examples/patterns/security/access_control/locked_reg/verilog/async_en.v:12.9-12.17"
  wire \u_async_en_0.write_en
  attribute \hdlname "u_async_en_1 clk"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:76.14-82.6|examples/patterns/security/access_control/locked_reg/verilog/async_en.v:4.9-4.12"
  wire \u_async_en_1.clk
  attribute \hdlname "u_async_en_1 data_in"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:76.14-82.6|examples/patterns/security/access_control/locked_reg/verilog/async_en.v:6.16-6.23"
  wire width 16 \u_async_en_1.data_in
  attribute \hdlname "u_async_en_1 data_out"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:76.14-82.6|examples/patterns/security/access_control/locked_reg/verilog/async_en.v:8.17-8.25"
  wire width 16 \u_async_en_1.data_out
  attribute \hdlname "u_async_en_1 resetn"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:76.14-82.6|examples/patterns/security/access_control/locked_reg/verilog/async_en.v:10.9-10.15"
  wire \u_async_en_1.resetn
  attribute \hdlname "u_async_en_1 write_en"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:76.14-82.6|examples/patterns/security/access_control/locked_reg/verilog/async_en.v:12.9-12.17"
  wire \u_async_en_1.write_en
  attribute \hdlname "u_async_mux_0 _0_"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:87.15-93.6|examples/patterns/security/access_control/locked_reg/verilog/async_mux.v:4.15-4.18"
  wire width 16 \u_async_mux_0._0_
  attribute \hdlname "u_async_mux_0 clk"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:87.15-93.6|examples/patterns/security/access_control/locked_reg/verilog/async_mux.v:5.9-5.12"
  wire \u_async_mux_0.clk
  attribute \hdlname "u_async_mux_0 data_in"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:87.15-93.6|examples/patterns/security/access_control/locked_reg/verilog/async_mux.v:7.16-7.23"
  wire width 16 \u_async_mux_0.data_in
  attribute \hdlname "u_async_mux_0 data_out"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:87.15-93.6|examples/patterns/security/access_control/locked_reg/verilog/async_mux.v:9.17-9.25"
  wire width 16 \u_async_mux_0.data_out
  attribute \hdlname "u_async_mux_0 resetn"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:87.15-93.6|examples/patterns/security/access_control/locked_reg/verilog/async_mux.v:11.9-11.15"
  wire \u_async_mux_0.resetn
  attribute \hdlname "u_async_mux_0 write_en"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:87.15-93.6|examples/patterns/security/access_control/locked_reg/verilog/async_mux.v:13.9-13.17"
  wire \u_async_mux_0.write_en
  attribute \hdlname "u_async_mux_1 _0_"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:95.15-101.6|examples/patterns/security/access_control/locked_reg/verilog/async_mux.v:4.15-4.18"
  wire width 16 \u_async_mux_1._0_
  attribute \hdlname "u_async_mux_1 clk"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:95.15-101.6|examples/patterns/security/access_control/locked_reg/verilog/async_mux.v:5.9-5.12"
  wire \u_async_mux_1.clk
  attribute \hdlname "u_async_mux_1 data_in"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:95.15-101.6|examples/patterns/security/access_control/locked_reg/verilog/async_mux.v:7.16-7.23"
  wire width 16 \u_async_mux_1.data_in
  attribute \hdlname "u_async_mux_1 data_out"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:95.15-101.6|examples/patterns/security/access_control/locked_reg/verilog/async_mux.v:9.17-9.25"
  wire width 16 \u_async_mux_1.data_out
  attribute \hdlname "u_async_mux_1 resetn"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:95.15-101.6|examples/patterns/security/access_control/locked_reg/verilog/async_mux.v:11.9-11.15"
  wire \u_async_mux_1.resetn
  attribute \hdlname "u_async_mux_1 write_en"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:95.15-101.6|examples/patterns/security/access_control/locked_reg/verilog/async_mux.v:13.9-13.17"
  wire \u_async_mux_1.write_en
  attribute \hdlname "u_sync_en_0 clk"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:106.13-112.6|examples/patterns/security/access_control/locked_reg/verilog/sync_en.v:4.9-4.12"
  wire \u_sync_en_0.clk
  attribute \hdlname "u_sync_en_0 data_in"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:106.13-112.6|examples/patterns/security/access_control/locked_reg/verilog/sync_en.v:6.16-6.23"
  wire width 16 \u_sync_en_0.data_in
  attribute \hdlname "u_sync_en_0 data_out"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:106.13-112.6|examples/patterns/security/access_control/locked_reg/verilog/sync_en.v:8.17-8.25"
  wire width 16 \u_sync_en_0.data_out
  attribute \hdlname "u_sync_en_0 resetn"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:106.13-112.6|examples/patterns/security/access_control/locked_reg/verilog/sync_en.v:10.9-10.15"
  wire \u_sync_en_0.resetn
  attribute \hdlname "u_sync_en_0 write_en"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:106.13-112.6|examples/patterns/security/access_control/locked_reg/verilog/sync_en.v:12.9-12.17"
  wire \u_sync_en_0.write_en
  attribute \hdlname "u_sync_en_1 clk"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:114.13-120.6|examples/patterns/security/access_control/locked_reg/verilog/sync_en.v:4.9-4.12"
  wire \u_sync_en_1.clk
  attribute \hdlname "u_sync_en_1 data_in"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:114.13-120.6|examples/patterns/security/access_control/locked_reg/verilog/sync_en.v:6.16-6.23"
  wire width 16 \u_sync_en_1.data_in
  attribute \hdlname "u_sync_en_1 data_out"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:114.13-120.6|examples/patterns/security/access_control/locked_reg/verilog/sync_en.v:8.17-8.25"
  wire width 16 \u_sync_en_1.data_out
  attribute \hdlname "u_sync_en_1 resetn"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:114.13-120.6|examples/patterns/security/access_control/locked_reg/verilog/sync_en.v:10.9-10.15"
  wire \u_sync_en_1.resetn
  attribute \hdlname "u_sync_en_1 write_en"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:114.13-120.6|examples/patterns/security/access_control/locked_reg/verilog/sync_en.v:12.9-12.17"
  wire \u_sync_en_1.write_en
  attribute \hdlname "u_sync_mux_0 _0_"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:125.14-131.6|examples/patterns/security/access_control/locked_reg/verilog/sync_mux.v:4.15-4.18"
  wire width 16 \u_sync_mux_0._0_
  attribute \hdlname "u_sync_mux_0 _1_"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:125.14-131.6|examples/patterns/security/access_control/locked_reg/verilog/sync_mux.v:5.15-5.18"
  wire width 16 \u_sync_mux_0._1_
  attribute \hdlname "u_sync_mux_0 clk"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:125.14-131.6|examples/patterns/security/access_control/locked_reg/verilog/sync_mux.v:6.9-6.12"
  wire \u_sync_mux_0.clk
  attribute \hdlname "u_sync_mux_0 data_in"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:125.14-131.6|examples/patterns/security/access_control/locked_reg/verilog/sync_mux.v:8.16-8.23"
  wire width 16 \u_sync_mux_0.data_in
  attribute \hdlname "u_sync_mux_0 data_out"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:125.14-131.6|examples/patterns/security/access_control/locked_reg/verilog/sync_mux.v:10.17-10.25"
  wire width 16 \u_sync_mux_0.data_out
  attribute \hdlname "u_sync_mux_0 resetn"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:125.14-131.6|examples/patterns/security/access_control/locked_reg/verilog/sync_mux.v:12.9-12.15"
  wire \u_sync_mux_0.resetn
  attribute \hdlname "u_sync_mux_0 write_en"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:125.14-131.6|examples/patterns/security/access_control/locked_reg/verilog/sync_mux.v:14.9-14.17"
  wire \u_sync_mux_0.write_en
  attribute \hdlname "u_sync_mux_1 _0_"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:133.14-139.6|examples/patterns/security/access_control/locked_reg/verilog/sync_mux.v:4.15-4.18"
  wire width 16 \u_sync_mux_1._0_
  attribute \hdlname "u_sync_mux_1 _1_"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:133.14-139.6|examples/patterns/security/access_control/locked_reg/verilog/sync_mux.v:5.15-5.18"
  wire width 16 \u_sync_mux_1._1_
  attribute \hdlname "u_sync_mux_1 clk"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:133.14-139.6|examples/patterns/security/access_control/locked_reg/verilog/sync_mux.v:6.9-6.12"
  wire \u_sync_mux_1.clk
  attribute \hdlname "u_sync_mux_1 data_in"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:133.14-139.6|examples/patterns/security/access_control/locked_reg/verilog/sync_mux.v:8.16-8.23"
  wire width 16 \u_sync_mux_1.data_in
  attribute \hdlname "u_sync_mux_1 data_out"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:133.14-139.6|examples/patterns/security/access_control/locked_reg/verilog/sync_mux.v:10.17-10.25"
  wire width 16 \u_sync_mux_1.data_out
  attribute \hdlname "u_sync_mux_1 resetn"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:133.14-139.6|examples/patterns/security/access_control/locked_reg/verilog/sync_mux.v:12.9-12.15"
  wire \u_sync_mux_1.resetn
  attribute \hdlname "u_sync_mux_1 write_en"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:133.14-139.6|examples/patterns/security/access_control/locked_reg/verilog/sync_mux.v:14.9-14.17"
  wire \u_sync_mux_1.write_en
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:68.14-74.6|examples/patterns/security/access_control/locked_reg/verilog/async_en.v:14.3-16.44"
  cell $adff $flatten\u_async_en_0.$procdff$21
    parameter \ARST_POLARITY 1'0
    parameter \ARST_VALUE 16'0000000000000000
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 16
    connect \ARST \u_async_en_0.resetn
    connect \CLK \u_async_en_0.clk
    connect \D $flatten\u_async_en_0.$0\data_out[15:0]
    connect \Q \u_async_en_0.data_out
  end
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:68.14-74.6|examples/patterns/security/access_control/locked_reg/verilog/async_en.v:16.10-16.44|examples/patterns/security/access_control/locked_reg/verilog/async_en.v:16.14-16.22"
  cell $mux $flatten\u_async_en_0.$procmux$16
    parameter \WIDTH 16
    connect \A \u_async_en_0.data_out
    connect \B \u_async_en_0.data_in
    connect \S \u_async_en_0.write_en
    connect \Y $flatten\u_async_en_0.$0\data_out[15:0]
  end
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:76.14-82.6|examples/patterns/security/access_control/locked_reg/verilog/async_en.v:14.3-16.44"
  cell $adff $flatten\u_async_en_1.$procdff$21
    parameter \ARST_POLARITY 1'0
    parameter \ARST_VALUE 16'0000000000000000
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 16
    connect \ARST \u_async_en_1.resetn
    connect \CLK \u_async_en_1.clk
    connect \D $flatten\u_async_en_1.$0\data_out[15:0]
    connect \Q \u_async_en_1.data_out
  end
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:76.14-82.6|examples/patterns/security/access_control/locked_reg/verilog/async_en.v:16.10-16.44|examples/patterns/security/access_control/locked_reg/verilog/async_en.v:16.14-16.22"
  cell $mux $flatten\u_async_en_1.$procmux$16
    parameter \WIDTH 16
    connect \A \u_async_en_1.data_out
    connect \B \u_async_en_1.data_in
    connect \S \u_async_en_1.write_en
    connect \Y $flatten\u_async_en_1.$0\data_out[15:0]
  end
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:87.15-93.6|examples/patterns/security/access_control/locked_reg/verilog/async_mux.v:15.3-17.26"
  cell $adff $flatten\u_async_mux_0.$procdff$20
    parameter \ARST_POLARITY 1'0
    parameter \ARST_VALUE 16'0000000000000000
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 16
    connect \ARST \u_async_mux_0.resetn
    connect \CLK \u_async_mux_0.clk
    connect \D \u_async_mux_0._0_
    connect \Q \u_async_mux_0.data_out
  end
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:87.15-93.6|examples/patterns/security/access_control/locked_reg/verilog/async_mux.v:18.16-18.45"
  cell $mux $flatten\u_async_mux_0.$ternary$examples/patterns/security/access_control/locked_reg/verilog/async_mux.v:18$5
    parameter \WIDTH 16
    connect \A \u_async_mux_0.data_out
    connect \B \u_async_mux_0.data_in
    connect \S \u_async_mux_0.write_en
    connect \Y \u_async_mux_0._0_
  end
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:95.15-101.6|examples/patterns/security/access_control/locked_reg/verilog/async_mux.v:15.3-17.26"
  cell $adff $flatten\u_async_mux_1.$procdff$20
    parameter \ARST_POLARITY 1'0
    parameter \ARST_VALUE 16'0000000000000000
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 16
    connect \ARST \u_async_mux_1.resetn
    connect \CLK \u_async_mux_1.clk
    connect \D \u_async_mux_1._0_
    connect \Q \u_async_mux_1.data_out
  end
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:95.15-101.6|examples/patterns/security/access_control/locked_reg/verilog/async_mux.v:18.16-18.45"
  cell $mux $flatten\u_async_mux_1.$ternary$examples/patterns/security/access_control/locked_reg/verilog/async_mux.v:18$5
    parameter \WIDTH 16
    connect \A \u_async_mux_1.data_out
    connect \B \u_async_mux_1.data_in
    connect \S \u_async_mux_1.write_en
    connect \Y \u_async_mux_1._0_
  end
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:106.13-112.6|examples/patterns/security/access_control/locked_reg/verilog/sync_en.v:14.3-16.44"
  cell $dff $flatten\u_sync_en_0.$procdff$19
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 16
    connect \CLK \u_sync_en_0.clk
    connect \D $flatten\u_sync_en_0.$0\data_out[15:0]
    connect \Q \u_sync_en_0.data_out
  end
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:106.13-112.6|examples/patterns/security/access_control/locked_reg/verilog/sync_en.v:16.10-16.44|examples/patterns/security/access_control/locked_reg/verilog/sync_en.v:16.14-16.22"
  cell $mux $flatten\u_sync_en_0.$procmux$11
    parameter \WIDTH 16
    connect \A \u_sync_en_0.data_out
    connect \B \u_sync_en_0.data_in
    connect \S \u_sync_en_0.write_en
    connect \Y $flatten\u_sync_en_0.$procmux$11_Y
  end
  attribute \full_case 1
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:106.13-112.6|examples/patterns/security/access_control/locked_reg/verilog/sync_en.v:15.5-16.44|examples/patterns/security/access_control/locked_reg/verilog/sync_en.v:15.9-15.16"
  cell $mux $flatten\u_sync_en_0.$procmux$14
    parameter \WIDTH 16
    connect \A 16'0000000000000000
    connect \B $flatten\u_sync_en_0.$procmux$11_Y
    connect \S \u_sync_en_0.resetn
    connect \Y $flatten\u_sync_en_0.$0\data_out[15:0]
  end
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:114.13-120.6|examples/patterns/security/access_control/locked_reg/verilog/sync_en.v:14.3-16.44"
  cell $dff $flatten\u_sync_en_1.$procdff$19
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 16
    connect \CLK \u_sync_en_1.clk
    connect \D $flatten\u_sync_en_1.$0\data_out[15:0]
    connect \Q \u_sync_en_1.data_out
  end
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:114.13-120.6|examples/patterns/security/access_control/locked_reg/verilog/sync_en.v:16.10-16.44|examples/patterns/security/access_control/locked_reg/verilog/sync_en.v:16.14-16.22"
  cell $mux $flatten\u_sync_en_1.$procmux$11
    parameter \WIDTH 16
    connect \A \u_sync_en_1.data_out
    connect \B \u_sync_en_1.data_in
    connect \S \u_sync_en_1.write_en
    connect \Y $flatten\u_sync_en_1.$procmux$11_Y
  end
  attribute \full_case 1
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:114.13-120.6|examples/patterns/security/access_control/locked_reg/verilog/sync_en.v:15.5-16.44|examples/patterns/security/access_control/locked_reg/verilog/sync_en.v:15.9-15.16"
  cell $mux $flatten\u_sync_en_1.$procmux$14
    parameter \WIDTH 16
    connect \A 16'0000000000000000
    connect \B $flatten\u_sync_en_1.$procmux$11_Y
    connect \S \u_sync_en_1.resetn
    connect \Y $flatten\u_sync_en_1.$0\data_out[15:0]
  end
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:125.14-131.6|examples/patterns/security/access_control/locked_reg/verilog/sync_mux.v:16.3-17.21"
  cell $dff $flatten\u_sync_mux_0.$procdff$18
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 16
    connect \CLK \u_sync_mux_0.clk
    connect \D \u_sync_mux_0._0_
    connect \Q \u_sync_mux_0.data_out
  end
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:125.14-131.6|examples/patterns/security/access_control/locked_reg/verilog/sync_mux.v:18.16-18.45"
  cell $mux $flatten\u_sync_mux_0.$ternary$examples/patterns/security/access_control/locked_reg/verilog/sync_mux.v:18$9
    parameter \WIDTH 16
    connect \A \u_sync_mux_0.data_out
    connect \B \u_sync_mux_0.data_in
    connect \S \u_sync_mux_0.write_en
    connect \Y \u_sync_mux_0._1_
  end
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:125.14-131.6|examples/patterns/security/access_control/locked_reg/verilog/sync_mux.v:19.16-19.39"
  cell $mux $flatten\u_sync_mux_0.$ternary$examples/patterns/security/access_control/locked_reg/verilog/sync_mux.v:19$10
    parameter \WIDTH 16
    connect \A 16'0000000000000000
    connect \B \u_sync_mux_0._1_
    connect \S \u_sync_mux_0.resetn
    connect \Y \u_sync_mux_0._0_
  end
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:133.14-139.6|examples/patterns/security/access_control/locked_reg/verilog/sync_mux.v:16.3-17.21"
  cell $dff $flatten\u_sync_mux_1.$procdff$18
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 16
    connect \CLK \u_sync_mux_1.clk
    connect \D \u_sync_mux_1._0_
    connect \Q \u_sync_mux_1.data_out
  end
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:133.14-139.6|examples/patterns/security/access_control/locked_reg/verilog/sync_mux.v:18.16-18.45"
  cell $mux $flatten\u_sync_mux_1.$ternary$examples/patterns/security/access_control/locked_reg/verilog/sync_mux.v:18$9
    parameter \WIDTH 16
    connect \A \u_sync_mux_1.data_out
    connect \B \u_sync_mux_1.data_in
    connect \S \u_sync_mux_1.write_en
    connect \Y \u_sync_mux_1._1_
  end
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:133.14-139.6|examples/patterns/security/access_control/locked_reg/verilog/sync_mux.v:19.16-19.39"
  cell $mux $flatten\u_sync_mux_1.$ternary$examples/patterns/security/access_control/locked_reg/verilog/sync_mux.v:19$10
    parameter \WIDTH 16
    connect \A 16'0000000000000000
    connect \B \u_sync_mux_1._1_
    connect \S \u_sync_mux_1.resetn
    connect \Y \u_sync_mux_1._0_
  end
  connect \u_sync_mux_1.clk \clk
  connect \u_sync_mux_1.data_in \sync_mux_data_in_1
  connect \sync_mux_data_out_1 \u_sync_mux_1.data_out
  connect \u_sync_mux_1.resetn \rst_n
  connect \u_sync_mux_1.write_en \sync_mux_write_en_1
  connect \u_sync_mux_0.clk \clk
  connect \u_sync_mux_0.data_in \sync_mux_data_in_0
  connect \sync_mux_data_out_0 \u_sync_mux_0.data_out
  connect \u_sync_mux_0.resetn \rst_n
  connect \u_sync_mux_0.write_en \sync_mux_write_en_0
  connect \u_sync_en_1.clk \clk
  connect \u_sync_en_1.data_in \sync_en_data_in_1
  connect \sync_en_data_out_1 \u_sync_en_1.data_out
  connect \u_sync_en_1.resetn \rst_n
  connect \u_sync_en_1.write_en \sync_en_write_en_1
  connect \u_sync_en_0.clk \clk
  connect \u_sync_en_0.data_in \sync_en_data_in_0
  connect \sync_en_data_out_0 \u_sync_en_0.data_out
  connect \u_sync_en_0.resetn \rst_n
  connect \u_sync_en_0.write_en \sync_en_write_en_0
  connect \u_async_mux_1.clk \clk
  connect \u_async_mux_1.data_in \async_mux_data_in_1
  connect \async_mux_data_out_1 \u_async_mux_1.data_out
  connect \u_async_mux_1.resetn \rst_n
  connect \u_async_mux_1.write_en \async_mux_write_en_1
  connect \u_async_mux_0.clk \clk
  connect \u_async_mux_0.data_in \async_mux_data_in_0
  connect \async_mux_data_out_0 \u_async_mux_0.data_out
  connect \u_async_mux_0.resetn \rst_n
  connect \u_async_mux_0.write_en \async_mux_write_en_0
  connect \u_async_en_1.clk \clk
  connect \u_async_en_1.data_in \async_en_data_in_1
  connect \async_en_data_out_1 \u_async_en_1.data_out
  connect \u_async_en_1.resetn \rst_n
  connect \u_async_en_1.write_en \async_en_write_en_1
  connect \u_async_en_0.clk \clk
  connect \u_async_en_0.data_in \async_en_data_in_0
  connect \async_en_data_out_0 \u_async_en_0.data_out
  connect \u_async_en_0.resetn \rst_n
  connect \u_async_en_0.write_en \async_en_write_en_0
end
