

================================================================
== Vivado HLS Report for 'image_filter'
================================================================
* Date:           Tue Dec  6 11:23:22 2016

* Version:        2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)
* Project:        prj
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.67|     12.31|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    ?|    ?|    ?|    ?| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 16
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: cols_read [1/1] 0.00ns
entry:15  %cols_read = call i32 @_ssdm_op_WireRead.i32(i32 %cols) ; <i32> [#uses=8]

ST_1: rows_read [1/1] 0.00ns
entry:16  %rows_read = call i32 @_ssdm_op_WireRead.i32(i32 %rows) ; <i32> [#uses=8]

ST_1: src_data_stream_0_V [1/1] 0.00ns
entry:17  %src_data_stream_0_V = alloca i8, align 1       ; <i8*> [#uses=5]

ST_1: src_data_stream_1_V [1/1] 0.00ns
entry:20  %src_data_stream_1_V = alloca i8, align 1       ; <i8*> [#uses=5]

ST_1: src_data_stream_2_V [1/1] 0.00ns
entry:23  %src_data_stream_2_V = alloca i8, align 1       ; <i8*> [#uses=5]

ST_1: bw_data_stream_0_V [1/1] 0.00ns
entry:26  %bw_data_stream_0_V = alloca i8, align 1        ; <i8*> [#uses=5]

ST_1: medianImage_data_stream_0_V [1/1] 0.00ns
entry:29  %medianImage_data_stream_0_V = alloca i8, align 1 ; <i8*> [#uses=5]

ST_1: medianImage2_data_stream_0_V [1/1] 0.00ns
entry:32  %medianImage2_data_stream_0_V = alloca i8, align 1 ; <i8*> [#uses=5]

ST_1: medianImage3_data_stream_0_V [1/1] 0.00ns
entry:35  %medianImage3_data_stream_0_V = alloca i8, align 1 ; <i8*> [#uses=5]

ST_1: medianImage4_data_stream_0_V [1/1] 0.00ns
entry:38  %medianImage4_data_stream_0_V = alloca i8, align 1 ; <i8*> [#uses=5]

ST_1: result_data_stream_0_V [1/1] 0.00ns
entry:41  %result_data_stream_0_V = alloca i8, align 1    ; <i8*> [#uses=5]

ST_1: result_data_stream_1_V [1/1] 0.00ns
entry:44  %result_data_stream_1_V = alloca i8, align 1    ; <i8*> [#uses=5]

ST_1: result_data_stream_2_V [1/1] 0.00ns
entry:47  %result_data_stream_2_V = alloca i8, align 1    ; <i8*> [#uses=5]

ST_1: error_V [1/1] 0.00ns
entry:50  %error_V = alloca i32, align 4                  ; <i32*> [#uses=5]

ST_1: valid_V_V [1/1] 0.00ns
entry:53  %valid_V_V = alloca i1, align 1                 ; <i1*> [#uses=5]

ST_1: bb_top_V [1/1] 0.00ns
entry:56  %bb_top_V = alloca i32, align 4                 ; <i32*> [#uses=5]

ST_1: bb_bottom_V [1/1] 0.00ns
entry:59  %bb_bottom_V = alloca i32, align 4              ; <i32*> [#uses=5]

ST_1: bb_left_V [1/1] 0.00ns
entry:62  %bb_left_V = alloca i32, align 4                ; <i32*> [#uses=5]

ST_1: bb_right_V [1/1] 0.00ns
entry:65  %bb_right_V = alloca i32, align 4               ; <i32*> [#uses=5]

ST_1: bb_top2_V [1/1] 0.00ns
entry:68  %bb_top2_V = alloca i32, align 4                ; <i32*> [#uses=5]

ST_1: bb_bottom2_V [1/1] 0.00ns
entry:71  %bb_bottom2_V = alloca i32, align 4             ; <i32*> [#uses=5]

ST_1: bb_left2_V [1/1] 0.00ns
entry:74  %bb_left2_V = alloca i32, align 4               ; <i32*> [#uses=5]

ST_1: bb_right2_V [1/1] 0.00ns
entry:77  %bb_right2_V = alloca i32, align 4              ; <i32*> [#uses=5]

ST_1: call_ret1 [1/1] 0.00ns
entry:87  %call_ret1 = call fastcc %"hls::Mat<1080, 1920, 16>::init_ret" @init(i32 %rows_read, i32 %cols_read) ; <%"hls::Mat<1080, 1920, 16>::init_ret"> [#uses=4]

ST_1: src_rows_V [1/1] 0.00ns
entry:88  %src_rows_V = extractvalue %"hls::Mat<1080, 1920, 16>::init_ret" %call_ret1, 0 ; <i12> [#uses=1]

ST_1: src_rows_V_channel [1/1] 0.00ns
entry:89  %src_rows_V_channel = extractvalue %"hls::Mat<1080, 1920, 16>::init_ret" %call_ret1, 1 ; <i12> [#uses=1]

ST_1: src_cols_V [1/1] 0.00ns
entry:90  %src_cols_V = extractvalue %"hls::Mat<1080, 1920, 16>::init_ret" %call_ret1, 2 ; <i12> [#uses=1]

ST_1: src_cols_V_channel [1/1] 0.00ns
entry:91  %src_cols_V_channel = extractvalue %"hls::Mat<1080, 1920, 16>::init_ret" %call_ret1, 3 ; <i12> [#uses=1]

ST_1: stg_45 [2/2] 0.00ns
entry:111  call fastcc void @"AXIvideo2Mat<32,1080,1920,16>"(i32* %input_V_data_V, i4* %input_V_keep_V, i4* %input_V_strb_V, i1* %input_V_user_V, i1* %input_V_last_V, i1* %input_V_id_V, i1* %input_V_dest_V, i12 %src_rows_V, i12 %src_cols_V, i8* %src_data_stream_0_V, i8* %src_data_stream_1_V, i8* %src_data_stream_2_V)


 <State 2>: 0.00ns
ST_2: stg_46 [1/2] 0.00ns
entry:111  call fastcc void @"AXIvideo2Mat<32,1080,1920,16>"(i32* %input_V_data_V, i4* %input_V_keep_V, i4* %input_V_strb_V, i1* %input_V_user_V, i1* %input_V_last_V, i1* %input_V_id_V, i1* %input_V_dest_V, i12 %src_rows_V, i12 %src_cols_V, i8* %src_data_stream_0_V, i8* %src_data_stream_1_V, i8* %src_data_stream_2_V)


 <State 3>: 0.00ns
ST_3: stg_47 [2/2] 0.00ns
entry:112  call fastcc void @rgb2bw(i12 %src_rows_V_channel, i12 %src_cols_V_channel, i8* %src_data_stream_0_V, i8* %src_data_stream_1_V, i8* %src_data_stream_2_V, i8* %bw_data_stream_0_V)


 <State 4>: 0.00ns
ST_4: stg_48 [1/2] 0.00ns
entry:112  call fastcc void @rgb2bw(i12 %src_rows_V_channel, i12 %src_cols_V_channel, i8* %src_data_stream_0_V, i8* %src_data_stream_1_V, i8* %src_data_stream_2_V, i8* %bw_data_stream_0_V)


 <State 5>: 1.84ns
ST_5: call_ret2 [1/1] 0.00ns
entry:92  %call_ret2 = call fastcc %"hls::Mat<1080, 1920, 0>::init.1_ret" @init.1(i32 %rows_read, i32 %cols_read) ; <%"hls::Mat<1080, 1920, 0>::init.1_ret"> [#uses=2]

ST_5: bw_rows_V [1/1] 0.00ns
entry:93  %bw_rows_V = extractvalue %"hls::Mat<1080, 1920, 0>::init.1_ret" %call_ret2, 0 ; <i12> [#uses=1]

ST_5: bw_cols_V [1/1] 0.00ns
entry:94  %bw_cols_V = extractvalue %"hls::Mat<1080, 1920, 0>::init.1_ret" %call_ret2, 1 ; <i12> [#uses=1]

ST_5: stg_52 [2/2] 1.84ns
entry:113  call fastcc void @median_filter(i12 %bw_rows_V, i12 %bw_cols_V, i8* %bw_data_stream_0_V, i8* %medianImage_data_stream_0_V)


 <State 6>: 0.00ns
ST_6: stg_53 [1/2] 0.00ns
entry:113  call fastcc void @median_filter(i12 %bw_rows_V, i12 %bw_cols_V, i8* %bw_data_stream_0_V, i8* %medianImage_data_stream_0_V)


 <State 7>: 1.84ns
ST_7: call_ret3 [1/1] 0.00ns
entry:95  %call_ret3 = call fastcc %"hls::Mat<1080, 1920, 0>::init.1_ret" @init.1.1(i32 %rows_read, i32 %cols_read) ; <%"hls::Mat<1080, 1920, 0>::init.1_ret"> [#uses=2]

ST_7: medianImage_rows_V [1/1] 0.00ns
entry:96  %medianImage_rows_V = extractvalue %"hls::Mat<1080, 1920, 0>::init.1_ret" %call_ret3, 0 ; <i12> [#uses=1]

ST_7: medianImage_cols_V [1/1] 0.00ns
entry:97  %medianImage_cols_V = extractvalue %"hls::Mat<1080, 1920, 0>::init.1_ret" %call_ret3, 1 ; <i12> [#uses=1]

ST_7: stg_57 [2/2] 1.84ns
entry:114  call fastcc void @median_filter.1(i12 %medianImage_rows_V, i12 %medianImage_cols_V, i8* %medianImage_data_stream_0_V, i8* %medianImage2_data_stream_0_V)


 <State 8>: 0.00ns
ST_8: stg_58 [1/2] 0.00ns
entry:114  call fastcc void @median_filter.1(i12 %medianImage_rows_V, i12 %medianImage_cols_V, i8* %medianImage_data_stream_0_V, i8* %medianImage2_data_stream_0_V)


 <State 9>: 3.42ns
ST_9: call_ret4 [1/1] 0.00ns
entry:98  %call_ret4 = call fastcc %"hls::Mat<1080, 1920, 0>::init.1_ret" @init.2(i32 %rows_read, i32 %cols_read) ; <%"hls::Mat<1080, 1920, 0>::init.1_ret"> [#uses=2]

ST_9: medianImage2_rows_V [1/1] 0.00ns
entry:99  %medianImage2_rows_V = extractvalue %"hls::Mat<1080, 1920, 0>::init.1_ret" %call_ret4, 0 ; <i12> [#uses=1]

ST_9: medianImage2_cols_V [1/1] 0.00ns
entry:100  %medianImage2_cols_V = extractvalue %"hls::Mat<1080, 1920, 0>::init.1_ret" %call_ret4, 1 ; <i12> [#uses=1]

ST_9: stg_62 [2/2] 3.42ns
entry:115  call fastcc void @bounding_box(i12 %medianImage2_rows_V, i12 %medianImage2_cols_V, i8* %medianImage2_data_stream_0_V, i8* %medianImage3_data_stream_0_V, i32* %bb_top_V, i32* %bb_bottom_V, i32* %bb_left_V, i32* %bb_right_V)


 <State 10>: 0.00ns
ST_10: stg_63 [1/2] 0.00ns
entry:115  call fastcc void @bounding_box(i12 %medianImage2_rows_V, i12 %medianImage2_cols_V, i8* %medianImage2_data_stream_0_V, i8* %medianImage3_data_stream_0_V, i32* %bb_top_V, i32* %bb_bottom_V, i32* %bb_left_V, i32* %bb_right_V)


 <State 11>: 1.84ns
ST_11: call_ret5 [1/1] 0.00ns
entry:101  %call_ret5 = call fastcc %"hls::Mat<1080, 1920, 0>::init.1_ret" @init.3(i32 %rows_read, i32 %cols_read) ; <%"hls::Mat<1080, 1920, 0>::init.1_ret"> [#uses=2]

ST_11: medianImage3_rows_V [1/1] 0.00ns
entry:102  %medianImage3_rows_V = extractvalue %"hls::Mat<1080, 1920, 0>::init.1_ret" %call_ret5, 0 ; <i12> [#uses=1]

ST_11: medianImage3_cols_V [1/1] 0.00ns
entry:103  %medianImage3_cols_V = extractvalue %"hls::Mat<1080, 1920, 0>::init.1_ret" %call_ret5, 1 ; <i12> [#uses=1]

ST_11: call_ret6 [1/1] 0.00ns
entry:104  %call_ret6 = call fastcc %"hls::Mat<1080, 1920, 0>::init.1_ret" @init.4(i32 %rows_read, i32 %cols_read) ; <%"hls::Mat<1080, 1920, 0>::init.1_ret"> [#uses=2]

ST_11: medianImage4_rows_V [1/1] 0.00ns
entry:105  %medianImage4_rows_V = extractvalue %"hls::Mat<1080, 1920, 0>::init.1_ret" %call_ret6, 0 ; <i12> [#uses=1]

ST_11: medianImage4_cols_V [1/1] 0.00ns
entry:106  %medianImage4_cols_V = extractvalue %"hls::Mat<1080, 1920, 0>::init.1_ret" %call_ret6, 1 ; <i12> [#uses=1]

ST_11: stg_70 [1/1] 0.00ns
entry:107  call fastcc void @init.5(i32 %rows_read, i32 %cols_read)

ST_11: call_ret7 [1/1] 0.00ns
entry:108  %call_ret7 = call fastcc %"hls::Mat<1080, 1920, 0>::init.1_ret" @init.1.2(i32 %rows_read, i32 %cols_read) ; <%"hls::Mat<1080, 1920, 0>::init.1_ret"> [#uses=2]

ST_11: result_rows_V [1/1] 0.00ns
entry:109  %result_rows_V = extractvalue %"hls::Mat<1080, 1920, 0>::init.1_ret" %call_ret7, 0 ; <i12> [#uses=1]

ST_11: result_cols_V [1/1] 0.00ns
entry:110  %result_cols_V = extractvalue %"hls::Mat<1080, 1920, 0>::init.1_ret" %call_ret7, 1 ; <i12> [#uses=1]

ST_11: stg_74 [2/2] 1.84ns
entry:116  call fastcc void @compute(i12 %medianImage3_rows_V, i12 %medianImage3_cols_V, i8* %medianImage3_data_stream_0_V, i8* %medianImage4_data_stream_0_V, i32* %bb_top_V, i32* %bb_bottom_V, i32* %bb_left_V, i32* %bb_right_V, i32* %bb_top2_V, i32* %bb_bottom2_V, i32* %bb_left2_V, i32* %bb_right2_V, i32* %error_V, i1* %valid_V_V)


 <State 12>: 0.00ns
ST_12: stg_75 [1/2] 0.00ns
entry:116  call fastcc void @compute(i12 %medianImage3_rows_V, i12 %medianImage3_cols_V, i8* %medianImage3_data_stream_0_V, i8* %medianImage4_data_stream_0_V, i32* %bb_top_V, i32* %bb_bottom_V, i32* %bb_left_V, i32* %bb_right_V, i32* %bb_top2_V, i32* %bb_bottom2_V, i32* %bb_left2_V, i32* %bb_right2_V, i32* %error_V, i1* %valid_V_V)


 <State 13>: 0.00ns
ST_13: stg_76 [2/2] 0.00ns
entry:117  call fastcc void @draw(i12 %medianImage4_rows_V, i12 %medianImage4_cols_V, i8* %medianImage4_data_stream_0_V, i8* %result_data_stream_0_V, i8* %result_data_stream_1_V, i8* %result_data_stream_2_V, i32* %bb_top2_V, i32* %bb_bottom2_V, i32* %bb_left2_V, i32* %bb_right2_V, i32* %error_V, i1* %valid_V_V)


 <State 14>: 0.00ns
ST_14: stg_77 [1/2] 0.00ns
entry:117  call fastcc void @draw(i12 %medianImage4_rows_V, i12 %medianImage4_cols_V, i8* %medianImage4_data_stream_0_V, i8* %result_data_stream_0_V, i8* %result_data_stream_1_V, i8* %result_data_stream_2_V, i32* %bb_top2_V, i32* %bb_bottom2_V, i32* %bb_left2_V, i32* %bb_right2_V, i32* %error_V, i1* %valid_V_V)


 <State 15>: 1.84ns
ST_15: stg_78 [2/2] 1.84ns
entry:118  call fastcc void @"Mat2AXIvideo<32,1080,1920,16>"(i12 %result_rows_V, i12 %result_cols_V, i8* %result_data_stream_0_V, i8* %result_data_stream_1_V, i8* %result_data_stream_2_V, i32* %output_V_data_V, i4* %output_V_keep_V, i4* %output_V_strb_V, i1* %output_V_user_V, i1* %output_V_last_V, i1* %output_V_id_V, i1* %output_V_dest_V)


 <State 16>: 0.00ns
ST_16: stg_79 [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str62) nounwind

ST_16: empty [1/1] 0.00ns
entry:1  %empty = call i32 (...)* @_ssdm_op_SpecFifo(i1* %output_V_dest_V, [8 x i8]* @str110, i32 0, i32 0, i32 0, [8 x i8]* @str110) ; <i32> [#uses=0]

ST_16: empty_29 [1/1] 0.00ns
entry:2  %empty_29 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %output_V_id_V, [8 x i8]* @str109, i32 0, i32 0, i32 0, [8 x i8]* @str109) ; <i32> [#uses=0]

ST_16: empty_30 [1/1] 0.00ns
entry:3  %empty_30 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %output_V_last_V, [8 x i8]* @str108, i32 0, i32 0, i32 0, [8 x i8]* @str108) ; <i32> [#uses=0]

ST_16: empty_31 [1/1] 0.00ns
entry:4  %empty_31 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %output_V_user_V, [8 x i8]* @str107, i32 0, i32 0, i32 0, [8 x i8]* @str107) ; <i32> [#uses=0]

ST_16: empty_32 [1/1] 0.00ns
entry:5  %empty_32 = call i32 (...)* @_ssdm_op_SpecFifo(i4* %output_V_strb_V, [8 x i8]* @str106, i32 0, i32 0, i32 0, [8 x i8]* @str106) ; <i32> [#uses=0]

ST_16: empty_33 [1/1] 0.00ns
entry:6  %empty_33 = call i32 (...)* @_ssdm_op_SpecFifo(i4* %output_V_keep_V, [8 x i8]* @str105, i32 0, i32 0, i32 0, [8 x i8]* @str105) ; <i32> [#uses=0]

ST_16: empty_34 [1/1] 0.00ns
entry:7  %empty_34 = call i32 (...)* @_ssdm_op_SpecFifo(i32* %output_V_data_V, [8 x i8]* @str104, i32 0, i32 0, i32 0, [8 x i8]* @str104) ; <i32> [#uses=0]

ST_16: empty_35 [1/1] 0.00ns
entry:8  %empty_35 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %input_V_dest_V, [8 x i8]* @str103, i32 0, i32 0, i32 0, [8 x i8]* @str103) ; <i32> [#uses=0]

ST_16: empty_36 [1/1] 0.00ns
entry:9  %empty_36 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %input_V_id_V, [8 x i8]* @str102, i32 0, i32 0, i32 0, [8 x i8]* @str102) ; <i32> [#uses=0]

ST_16: empty_37 [1/1] 0.00ns
entry:10  %empty_37 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %input_V_last_V, [8 x i8]* @str101, i32 0, i32 0, i32 0, [8 x i8]* @str101) ; <i32> [#uses=0]

ST_16: empty_38 [1/1] 0.00ns
entry:11  %empty_38 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %input_V_user_V, [8 x i8]* @str100, i32 0, i32 0, i32 0, [8 x i8]* @str100) ; <i32> [#uses=0]

ST_16: empty_39 [1/1] 0.00ns
entry:12  %empty_39 = call i32 (...)* @_ssdm_op_SpecFifo(i4* %input_V_strb_V, [8 x i8]* @str99, i32 0, i32 0, i32 0, [8 x i8]* @str99) ; <i32> [#uses=0]

ST_16: empty_40 [1/1] 0.00ns
entry:13  %empty_40 = call i32 (...)* @_ssdm_op_SpecFifo(i4* %input_V_keep_V, [8 x i8]* @str98, i32 0, i32 0, i32 0, [8 x i8]* @str98) ; <i32> [#uses=0]

ST_16: empty_41 [1/1] 0.00ns
entry:14  %empty_41 = call i32 (...)* @_ssdm_op_SpecFifo(i32* %input_V_data_V, [8 x i8]* @str97, i32 0, i32 0, i32 0, [8 x i8]* @str97) ; <i32> [#uses=0]

ST_16: empty_42 [1/1] 0.00ns
entry:18  %empty_42 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @str122, i32 1, [1 x i8]* @str123, [1 x i8]* @str123, i32 1, i32 1, i8* %src_data_stream_0_V, i8* %src_data_stream_0_V) ; <i32> [#uses=0]

ST_16: empty_43 [1/1] 0.00ns
entry:19  %empty_43 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %src_data_stream_0_V, [8 x i8]* @str124, i32 0, i32 0, i32 0, [8 x i8]* @str124) ; <i32> [#uses=0]

ST_16: empty_44 [1/1] 0.00ns
entry:21  %empty_44 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @str125, i32 1, [1 x i8]* @str126, [1 x i8]* @str126, i32 1, i32 1, i8* %src_data_stream_1_V, i8* %src_data_stream_1_V) ; <i32> [#uses=0]

ST_16: empty_45 [1/1] 0.00ns
entry:22  %empty_45 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %src_data_stream_1_V, [8 x i8]* @str127, i32 0, i32 0, i32 0, [8 x i8]* @str127) ; <i32> [#uses=0]

ST_16: empty_46 [1/1] 0.00ns
entry:24  %empty_46 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @str128, i32 1, [1 x i8]* @str129, [1 x i8]* @str129, i32 1, i32 1, i8* %src_data_stream_2_V, i8* %src_data_stream_2_V) ; <i32> [#uses=0]

ST_16: empty_47 [1/1] 0.00ns
entry:25  %empty_47 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %src_data_stream_2_V, [8 x i8]* @str130, i32 0, i32 0, i32 0, [8 x i8]* @str130) ; <i32> [#uses=0]

ST_16: empty_48 [1/1] 0.00ns
entry:27  %empty_48 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @str131, i32 1, [1 x i8]* @str132, [1 x i8]* @str132, i32 1, i32 1, i8* %bw_data_stream_0_V, i8* %bw_data_stream_0_V) ; <i32> [#uses=0]

ST_16: empty_49 [1/1] 0.00ns
entry:28  %empty_49 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %bw_data_stream_0_V, [8 x i8]* @str133, i32 0, i32 0, i32 0, [8 x i8]* @str133) ; <i32> [#uses=0]

ST_16: empty_50 [1/1] 0.00ns
entry:30  %empty_50 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @str134, i32 1, [1 x i8]* @str135, [1 x i8]* @str135, i32 1, i32 1, i8* %medianImage_data_stream_0_V, i8* %medianImage_data_stream_0_V) ; <i32> [#uses=0]

ST_16: empty_51 [1/1] 0.00ns
entry:31  %empty_51 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %medianImage_data_stream_0_V, [8 x i8]* @str136, i32 0, i32 0, i32 0, [8 x i8]* @str136) ; <i32> [#uses=0]

ST_16: empty_52 [1/1] 0.00ns
entry:33  %empty_52 = call i32 (...)* @_ssdm_op_SpecChannel([30 x i8]* @str137, i32 1, [1 x i8]* @str138, [1 x i8]* @str138, i32 1, i32 1, i8* %medianImage2_data_stream_0_V, i8* %medianImage2_data_stream_0_V) ; <i32> [#uses=0]

ST_16: empty_53 [1/1] 0.00ns
entry:34  %empty_53 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %medianImage2_data_stream_0_V, [8 x i8]* @str139, i32 0, i32 0, i32 0, [8 x i8]* @str139) ; <i32> [#uses=0]

ST_16: empty_54 [1/1] 0.00ns
entry:36  %empty_54 = call i32 (...)* @_ssdm_op_SpecChannel([30 x i8]* @str140, i32 1, [1 x i8]* @str141, [1 x i8]* @str141, i32 1, i32 1, i8* %medianImage3_data_stream_0_V, i8* %medianImage3_data_stream_0_V) ; <i32> [#uses=0]

ST_16: empty_55 [1/1] 0.00ns
entry:37  %empty_55 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %medianImage3_data_stream_0_V, [8 x i8]* @str142, i32 0, i32 0, i32 0, [8 x i8]* @str142) ; <i32> [#uses=0]

ST_16: empty_56 [1/1] 0.00ns
entry:39  %empty_56 = call i32 (...)* @_ssdm_op_SpecChannel([30 x i8]* @str143, i32 1, [1 x i8]* @str144, [1 x i8]* @str144, i32 1, i32 1, i8* %medianImage4_data_stream_0_V, i8* %medianImage4_data_stream_0_V) ; <i32> [#uses=0]

ST_16: empty_57 [1/1] 0.00ns
entry:40  %empty_57 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %medianImage4_data_stream_0_V, [8 x i8]* @str145, i32 0, i32 0, i32 0, [8 x i8]* @str145) ; <i32> [#uses=0]

ST_16: empty_58 [1/1] 0.00ns
entry:42  %empty_58 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @str146, i32 1, [1 x i8]* @str147, [1 x i8]* @str147, i32 1, i32 1, i8* %result_data_stream_0_V, i8* %result_data_stream_0_V) ; <i32> [#uses=0]

ST_16: empty_59 [1/1] 0.00ns
entry:43  %empty_59 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %result_data_stream_0_V, [8 x i8]* @str148, i32 0, i32 0, i32 0, [8 x i8]* @str148) ; <i32> [#uses=0]

ST_16: empty_60 [1/1] 0.00ns
entry:45  %empty_60 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @str149, i32 1, [1 x i8]* @str150, [1 x i8]* @str150, i32 1, i32 1, i8* %result_data_stream_1_V, i8* %result_data_stream_1_V) ; <i32> [#uses=0]

ST_16: empty_61 [1/1] 0.00ns
entry:46  %empty_61 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %result_data_stream_1_V, [8 x i8]* @str151, i32 0, i32 0, i32 0, [8 x i8]* @str151) ; <i32> [#uses=0]

ST_16: empty_62 [1/1] 0.00ns
entry:48  %empty_62 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @str152, i32 1, [1 x i8]* @str153, [1 x i8]* @str153, i32 1, i32 1, i8* %result_data_stream_2_V, i8* %result_data_stream_2_V) ; <i32> [#uses=0]

ST_16: empty_63 [1/1] 0.00ns
entry:49  %empty_63 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %result_data_stream_2_V, [8 x i8]* @str154, i32 0, i32 0, i32 0, [8 x i8]* @str154) ; <i32> [#uses=0]

ST_16: empty_64 [1/1] 0.00ns
entry:51  %empty_64 = call i32 (...)* @_ssdm_op_SpecChannel([8 x i8]* @str, i32 1, [1 x i8]* @str68, [1 x i8]* @str68, i32 1, i32 1, i32* %error_V, i32* %error_V) ; <i32> [#uses=0]

ST_16: empty_65 [1/1] 0.00ns
entry:52  %empty_65 = call i32 (...)* @_ssdm_op_SpecFifo(i32* %error_V, [8 x i8]* @str69, i32 0, i32 0, i32 0, [8 x i8]* @str69) ; <i32> [#uses=0]

ST_16: empty_66 [1/1] 0.00ns
entry:54  %empty_66 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @str70, i32 1, [1 x i8]* @str71, [1 x i8]* @str71, i32 1, i32 1, i1* %valid_V_V, i1* %valid_V_V) ; <i32> [#uses=0]

ST_16: empty_67 [1/1] 0.00ns
entry:55  %empty_67 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %valid_V_V, [8 x i8]* @str72, i32 0, i32 0, i32 0, [8 x i8]* @str72) ; <i32> [#uses=0]

ST_16: empty_68 [1/1] 0.00ns
entry:57  %empty_68 = call i32 (...)* @_ssdm_op_SpecChannel([9 x i8]* @str73, i32 1, [1 x i8]* @str74, [1 x i8]* @str74, i32 1, i32 1, i32* %bb_top_V, i32* %bb_top_V) ; <i32> [#uses=0]

ST_16: empty_69 [1/1] 0.00ns
entry:58  %empty_69 = call i32 (...)* @_ssdm_op_SpecFifo(i32* %bb_top_V, [8 x i8]* @str75, i32 0, i32 0, i32 0, [8 x i8]* @str75) ; <i32> [#uses=0]

ST_16: empty_70 [1/1] 0.00ns
entry:60  %empty_70 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @str76, i32 1, [1 x i8]* @str77, [1 x i8]* @str77, i32 1, i32 1, i32* %bb_bottom_V, i32* %bb_bottom_V) ; <i32> [#uses=0]

ST_16: empty_71 [1/1] 0.00ns
entry:61  %empty_71 = call i32 (...)* @_ssdm_op_SpecFifo(i32* %bb_bottom_V, [8 x i8]* @str78, i32 0, i32 0, i32 0, [8 x i8]* @str78) ; <i32> [#uses=0]

ST_16: empty_72 [1/1] 0.00ns
entry:63  %empty_72 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @str79, i32 1, [1 x i8]* @str80, [1 x i8]* @str80, i32 1, i32 1, i32* %bb_left_V, i32* %bb_left_V) ; <i32> [#uses=0]

ST_16: empty_73 [1/1] 0.00ns
entry:64  %empty_73 = call i32 (...)* @_ssdm_op_SpecFifo(i32* %bb_left_V, [8 x i8]* @str81, i32 0, i32 0, i32 0, [8 x i8]* @str81) ; <i32> [#uses=0]

ST_16: empty_74 [1/1] 0.00ns
entry:66  %empty_74 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @str82, i32 1, [1 x i8]* @str83, [1 x i8]* @str83, i32 1, i32 1, i32* %bb_right_V, i32* %bb_right_V) ; <i32> [#uses=0]

ST_16: empty_75 [1/1] 0.00ns
entry:67  %empty_75 = call i32 (...)* @_ssdm_op_SpecFifo(i32* %bb_right_V, [8 x i8]* @str84, i32 0, i32 0, i32 0, [8 x i8]* @str84) ; <i32> [#uses=0]

ST_16: empty_76 [1/1] 0.00ns
entry:69  %empty_76 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @str85, i32 1, [1 x i8]* @str86, [1 x i8]* @str86, i32 1, i32 1, i32* %bb_top2_V, i32* %bb_top2_V) ; <i32> [#uses=0]

ST_16: empty_77 [1/1] 0.00ns
entry:70  %empty_77 = call i32 (...)* @_ssdm_op_SpecFifo(i32* %bb_top2_V, [8 x i8]* @str87, i32 0, i32 0, i32 0, [8 x i8]* @str87) ; <i32> [#uses=0]

ST_16: empty_78 [1/1] 0.00ns
entry:72  %empty_78 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @str88, i32 1, [1 x i8]* @str89, [1 x i8]* @str89, i32 1, i32 1, i32* %bb_bottom2_V, i32* %bb_bottom2_V) ; <i32> [#uses=0]

ST_16: empty_79 [1/1] 0.00ns
entry:73  %empty_79 = call i32 (...)* @_ssdm_op_SpecFifo(i32* %bb_bottom2_V, [8 x i8]* @str90, i32 0, i32 0, i32 0, [8 x i8]* @str90) ; <i32> [#uses=0]

ST_16: empty_80 [1/1] 0.00ns
entry:75  %empty_80 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @str91, i32 1, [1 x i8]* @str92, [1 x i8]* @str92, i32 1, i32 1, i32* %bb_left2_V, i32* %bb_left2_V) ; <i32> [#uses=0]

ST_16: empty_81 [1/1] 0.00ns
entry:76  %empty_81 = call i32 (...)* @_ssdm_op_SpecFifo(i32* %bb_left2_V, [8 x i8]* @str93, i32 0, i32 0, i32 0, [8 x i8]* @str93) ; <i32> [#uses=0]

ST_16: empty_82 [1/1] 0.00ns
entry:78  %empty_82 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @str94, i32 1, [1 x i8]* @str95, [1 x i8]* @str95, i32 1, i32 1, i32* %bb_right2_V, i32* %bb_right2_V) ; <i32> [#uses=0]

ST_16: empty_83 [1/1] 0.00ns
entry:79  %empty_83 = call i32 (...)* @_ssdm_op_SpecFifo(i32* %bb_right2_V, [8 x i8]* @str96, i32 0, i32 0, i32 0, [8 x i8]* @str96) ; <i32> [#uses=0]

ST_16: stg_136 [1/1] 0.00ns
entry:80  call void (...)* @_ssdm_op_SpecIFCore(i32* %input_V_data_V, i4* %input_V_keep_V, i4* %input_V_strb_V, i1* %input_V_user_V, i1* %input_V_last_V, i1* %input_V_id_V, i1* %input_V_dest_V, [1 x i8]* @p_str62, [5 x i8]* @p_str87, [1 x i8]* @p_str62, [1 x i8]* @p_str62, [1 x i8]* @p_str62, [25 x i8]* @p_str88)

ST_16: stg_137 [1/1] 0.00ns
entry:81  call void (...)* @_ssdm_op_SpecIFCore(i32* %output_V_data_V, i4* %output_V_keep_V, i4* %output_V_strb_V, i1* %output_V_user_V, i1* %output_V_last_V, i1* %output_V_id_V, i1* %output_V_dest_V, [1 x i8]* @p_str62, [5 x i8]* @p_str87, [1 x i8]* @p_str62, [1 x i8]* @p_str62, [1 x i8]* @p_str62, [26 x i8]* @p_str89)

ST_16: stg_138 [1/1] 0.00ns
entry:82  call void (...)* @_ssdm_op_SpecIFCore(i32 %rows, [1 x i8]* @p_str62, [10 x i8]* @p_str90, [1 x i8]* @p_str62, [1 x i8]* @p_str62, [1 x i8]* @p_str62, [24 x i8]* @p_str91)

ST_16: stg_139 [1/1] 0.00ns
entry:83  call void (...)* @_ssdm_op_SpecIFCore(i32 %cols, [1 x i8]* @p_str62, [10 x i8]* @p_str90, [1 x i8]* @p_str62, [1 x i8]* @p_str62, [1 x i8]* @p_str62, [24 x i8]* @p_str91)

ST_16: stg_140 [1/1] 0.00ns
entry:84  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str62, [10 x i8]* @p_str90, [1 x i8]* @p_str62, [1 x i8]* @p_str62, [1 x i8]* @p_str62, [24 x i8]* @p_str91)

ST_16: stg_141 [1/1] 0.00ns
entry:85  call void (...)* @_ssdm_op_SpecWire(i32 %rows, [10 x i8]* @p_str92, i32 0, i32 0, i32 0, [1 x i8]* @p_str62) nounwind

ST_16: stg_142 [1/1] 0.00ns
entry:86  call void (...)* @_ssdm_op_SpecWire(i32 %cols, [10 x i8]* @p_str92, i32 0, i32 0, i32 0, [1 x i8]* @p_str62) nounwind

ST_16: stg_143 [1/2] 0.00ns
entry:118  call fastcc void @"Mat2AXIvideo<32,1080,1920,16>"(i12 %result_rows_V, i12 %result_cols_V, i8* %result_data_stream_0_V, i8* %result_data_stream_1_V, i8* %result_data_stream_2_V, i32* %output_V_data_V, i4* %output_V_keep_V, i4* %output_V_strb_V, i1* %output_V_user_V, i1* %output_V_last_V, i1* %output_V_id_V, i1* %output_V_dest_V)

ST_16: stg_144 [1/1] 0.00ns
entry:119  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
