# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 13
attribute \src "dut.sv:58.5-61.7"
module $paramod\submodule\WIDTH=s32'00000000000000000000000000001000
  parameter \WIDTH 8
  wire width 8 $auto$rtlil.cc:3004:And$6
  wire width 8 $auto$rtlil.cc:3004:And$8
  attribute \interface_port 1
  attribute \src "dut.sv:23.22-23.25"
  wire inout 1 \bus
  attribute \src "dut.sv:5.23-5.24"
  wire width 8 \bus.a
  attribute \src "dut.sv:6.23-6.24"
  wire width 8 \bus.b
  attribute \src "dut.sv:7.23-7.24"
  wire width 8 \bus.c
  attribute \src "dut.sv:24.30-24.33"
  wire width 8 output 2 \out
  cell $and $auto$expression.cpp:259:import_operation$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \bus.a
    connect \B \bus.b
    connect \Y $auto$rtlil.cc:3004:And$6
  end
  cell $and $auto$expression.cpp:259:import_operation$7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A $auto$rtlil.cc:3004:And$6
    connect \B \bus.c
    connect \Y $auto$rtlil.cc:3004:And$8
  end
  connect \out $auto$rtlil.cc:3004:And$8
end
attribute \src "dut.sv:70.5-73.7"
module $paramod\submodule\WIDTH=s32'00000000000000000000000000010000
  parameter \WIDTH 16
  wire width 16 $auto$rtlil.cc:3004:And$10
  wire width 16 $auto$rtlil.cc:3004:And$12
  attribute \interface_port 1
  attribute \src "dut.sv:23.22-23.25"
  wire inout 1 \bus
  attribute \src "dut.sv:5.23-5.24"
  wire width 16 \bus.a
  attribute \src "dut.sv:6.23-6.24"
  wire width 16 \bus.b
  attribute \src "dut.sv:7.23-7.24"
  wire width 16 \bus.c
  attribute \src "dut.sv:24.30-24.33"
  wire width 16 output 2 \out
  cell $and $auto$expression.cpp:259:import_operation$11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $auto$rtlil.cc:3004:And$10
    connect \B \bus.c
    connect \Y $auto$rtlil.cc:3004:And$12
  end
  cell $and $auto$expression.cpp:259:import_operation$9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \bus.a
    connect \B \bus.b
    connect \Y $auto$rtlil.cc:3004:And$10
  end
  connect \out $auto$rtlil.cc:3004:And$12
end
attribute \src "dut.sv:2.1-18.13"
attribute \dynports 1
attribute \is_interface 1
attribute \hdlname "data_bus_if"
module \data_bus_if
  parameter \WIDTH 64'0000000000000000000000000000000000000000000000000000000000001000
  attribute \src "dut.sv:5.23-5.24"
  wire width 8 \a
  attribute \src "dut.sv:6.23-6.24"
  wire width 8 \b
  attribute \src "dut.sv:7.23-7.24"
  wire width 8 \c
end
attribute \src "dut.sv:30.1-75.10"
module \simple_interface
  attribute \src "dut.sv:31.25-31.27"
  wire width 8 input 1 \a1
  attribute \src "dut.sv:32.25-32.27"
  wire width 8 input 4 \a2
  attribute \src "dut.sv:33.25-33.27"
  wire width 16 input 7 \a3
  attribute \src "dut.sv:31.29-31.31"
  wire width 8 input 2 \b1
  attribute \src "dut.sv:32.29-32.31"
  wire width 8 input 5 \b2
  attribute \src "dut.sv:33.29-33.31"
  wire width 16 input 8 \b3
  wire \bus1
  attribute \src "dut.sv:5.23-5.24"
  wire width 8 \bus1.a
  attribute \src "dut.sv:6.23-6.24"
  wire width 8 \bus1.b
  attribute \src "dut.sv:7.23-7.24"
  wire width 8 \bus1.c
  wire \bus2
  attribute \src "dut.sv:5.23-5.24"
  wire width 8 \bus2.a
  attribute \src "dut.sv:6.23-6.24"
  wire width 8 \bus2.b
  attribute \src "dut.sv:7.23-7.24"
  wire width 8 \bus2.c
  wire \bus3
  attribute \src "dut.sv:5.23-5.24"
  wire width 16 \bus3.a
  attribute \src "dut.sv:6.23-6.24"
  wire width 16 \bus3.b
  attribute \src "dut.sv:7.23-7.24"
  wire width 16 \bus3.c
  attribute \src "dut.sv:31.33-31.35"
  wire width 8 input 3 \c1
  attribute \src "dut.sv:32.33-32.35"
  wire width 8 input 6 \c2
  attribute \src "dut.sv:33.33-33.35"
  wire width 16 input 9 \c3
  attribute \src "dut.sv:34.25-34.29"
  wire width 8 output 10 \out1
  attribute \src "dut.sv:35.25-35.29"
  wire width 8 output 11 \out2
  attribute \src "dut.sv:36.25-36.29"
  wire width 16 output 12 \out3
  cell $paramod\submodule\WIDTH=s32'00000000000000000000000000001000 \inst1
    connect \bus \bus1
    connect \out \out1
  end
  cell $paramod\submodule\WIDTH=s32'00000000000000000000000000001000 \inst2
    connect \bus \bus2
    connect \out \out2
  end
  cell $paramod\submodule\WIDTH=s32'00000000000000000000000000010000 \inst3
    connect \bus \bus3
    connect \out \out3
  end
  connect \bus1.a \a1
  connect \bus1.b \b1
  connect \bus1.c \c1
  connect \bus2.a \a2
  connect \bus2.b \b2
  connect \bus2.c \c2
  connect \bus3.a \a3
  connect \bus3.b \b3
  connect \bus3.c \c3
end
attribute \src "dut.sv:20.1-28.10"
module \submodule
  parameter \WIDTH 64'0000000000000000000000000000000000000000000000000000000000001000
  wire $auto$rtlil.cc:3004:And$2
  wire $auto$rtlil.cc:3004:And$4
  attribute \interface_port 1
  attribute \src "dut.sv:23.22-23.25"
  wire inout 1 \bus
  wire \bus.a
  wire \bus.b
  wire \bus.c
  attribute \src "dut.sv:24.30-24.33"
  wire width 8 output 2 \out
  cell $and $auto$expression.cpp:259:import_operation$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus.a
    connect \B \bus.b
    connect \Y $auto$rtlil.cc:3004:And$2
  end
  cell $and $auto$expression.cpp:259:import_operation$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:3004:And$2
    connect \B \bus.c
    connect \Y $auto$rtlil.cc:3004:And$4
  end
  connect \out { $auto$rtlil.cc:3004:And$4 7'0000000 }
end
