{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1618323009953 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1618323009953 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 13 11:10:09 2021 " "Processing started: Tue Apr 13 11:10:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1618323009953 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1618323009953 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPUrequest -c CPUrequest " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPUrequest -c CPUrequest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1618323009953 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1618323010359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpurequest.v 2 2 " "Found 2 design units, including 2 entities, in source file cpurequest.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPUrequest " "Found entity 1: CPUrequest" {  } { { "CPUrequest.v" "" { Text "C:/PraticaIV_AOC2_parte1/CPUrequest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618323010422 ""} { "Info" "ISGN_ENTITY_NAME" "2 BUSrequest " "Found entity 2: BUSrequest" {  } { { "CPUrequest.v" "" { Text "C:/PraticaIV_AOC2_parte1/CPUrequest.v" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618323010422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618323010422 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPUrequest " "Elaborating entity \"CPUrequest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1618323010469 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 CPUrequest.v(23) " "Verilog HDL assignment warning at CPUrequest.v(23): truncated value with size 3 to match size of target (2)" {  } { { "CPUrequest.v" "" { Text "C:/PraticaIV_AOC2_parte1/CPUrequest.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1618323010469 "|CPUrequest"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 CPUrequest.v(60) " "Verilog HDL assignment warning at CPUrequest.v(60): truncated value with size 3 to match size of target (2)" {  } { { "CPUrequest.v" "" { Text "C:/PraticaIV_AOC2_parte1/CPUrequest.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1618323010469 "|CPUrequest"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 CPUrequest.v(66) " "Verilog HDL assignment warning at CPUrequest.v(66): truncated value with size 3 to match size of target (2)" {  } { { "CPUrequest.v" "" { Text "C:/PraticaIV_AOC2_parte1/CPUrequest.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1618323010484 "|CPUrequest"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 CPUrequest.v(80) " "Verilog HDL assignment warning at CPUrequest.v(80): truncated value with size 3 to match size of target (2)" {  } { { "CPUrequest.v" "" { Text "C:/PraticaIV_AOC2_parte1/CPUrequest.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1618323010484 "|CPUrequest"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 CPUrequest.v(86) " "Verilog HDL assignment warning at CPUrequest.v(86): truncated value with size 3 to match size of target (2)" {  } { { "CPUrequest.v" "" { Text "C:/PraticaIV_AOC2_parte1/CPUrequest.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1618323010484 "|CPUrequest"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "CPUrequest.v(18) " "Verilog HDL Case Statement warning at CPUrequest.v(18): incomplete case statement has no default case item" {  } { { "CPUrequest.v" "" { Text "C:/PraticaIV_AOC2_parte1/CPUrequest.v" 18 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1618323010484 "|CPUrequest"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_MSI CPUrequest.v(13) " "Verilog HDL Always Construct warning at CPUrequest.v(13): inferring latch(es) for variable \"next_MSI\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUrequest.v" "" { Text "C:/PraticaIV_AOC2_parte1/CPUrequest.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1618323010484 "|CPUrequest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_MSI\[0\] CPUrequest.v(13) " "Inferred latch for \"next_MSI\[0\]\" at CPUrequest.v(13)" {  } { { "CPUrequest.v" "" { Text "C:/PraticaIV_AOC2_parte1/CPUrequest.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618323010484 "|CPUrequest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_MSI\[1\] CPUrequest.v(13) " "Inferred latch for \"next_MSI\[1\]\" at CPUrequest.v(13)" {  } { { "CPUrequest.v" "" { Text "C:/PraticaIV_AOC2_parte1/CPUrequest.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618323010484 "|CPUrequest"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_MSI\[1\]\$latch " "Latch next_MSI\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA invalid " "Ports D and ENA on the latch are fed by the same signal invalid" {  } { { "CPUrequest.v" "" { Text "C:/PraticaIV_AOC2_parte1/CPUrequest.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1618323010875 ""}  } { { "CPUrequest.v" "" { Text "C:/PraticaIV_AOC2_parte1/CPUrequest.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1618323010875 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "next_MSI\[0\] GND " "Pin \"next_MSI\[0\]\" is stuck at GND" {  } { { "CPUrequest.v" "" { Text "C:/PraticaIV_AOC2_parte1/CPUrequest.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1618323010890 "|CPUrequest|next_MSI[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1618323010890 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1618323011078 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618323011078 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1618323011125 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1618323011125 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1618323011125 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1618323011125 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4594 " "Peak virtual memory: 4594 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1618323011156 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 13 11:10:11 2021 " "Processing ended: Tue Apr 13 11:10:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1618323011156 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1618323011156 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1618323011156 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1618323011156 ""}
