# Logic-Equivalence-Checking-With-SAT
An Assignment 2 in VLSI CAD Part I: Logic Course under supervision of Rob A. Rutenbar, Adjunct Professor
We can also use a SAT solver to determine if two gate-level networks are implementing the same function or not. And, if they are not the same, the SAT solver can find an assignment of the variables that will make the network outputs different. In this problem, we will let you play with a real SAT solver package: MiniSat, from Niklas EÃ©n, Niklas SÃ¶rensson (                                        
http://minisat.se
).                                        
To explain how to use MiniSat, let us compare these two very simple logic networks. (For your convenience, we label each signal, both primary inputs/outputs, and internal wires, with the name â€œxâ€ and a subscript i; this will help you easily connect them to the corresponding numerical variable i in MiniSat)
![](https://github.com/3a3del/Logic-Equivalence-Checking-With-SAT/blob/main/Q10_sim0.png)                    
If you go look in the TOOLS section of the course website (https://www.coursera.org/learn/vlsi-cad-logic/programming/992FM/minisat), you will find two helpful tutorials about kbdd: a written document that explains the tool and its capabilities 'Don't worry i will provide them here', and also a short video tutorial about to use MiniSat in the Coursera MOOC environment (https://www.youtube.com/watch?v=3WHng8TU5a0). Please go look at those before you proceed further in this problem.

Assuming you have read/viewed these tutorial materials, the MiniSat input file for checking equivalence of ğ‘¥ 4 and ğ‘¥ 6 is developed below                                                                                                                                                          
First, we connect the two circuitsâ€™ outputs with an EXOR gate; we will use MiniSat to check if this new logic network can be satisfied ( ğ‘¥ 7 = 1 x 7 â€‹ =1) or not. If it is satisfiable, we will know the original two circuits are not equivalent, because there exists one satisfying assignment such that < ğ‘¥ 4 = 1 , ğ‘¥ 6 = 0 > <x 4 â€‹ =1,x 6 â€‹ =0> or < ğ‘¥ 4 = 0 , ğ‘¥ 6 = 1 > <x 4 â€‹ =0,x 6 â€‹ =1>.                                                                         
![](https://github.com/3a3del/Logic-Equivalence-Checking-With-SAT/blob/main/Q10_sim1.png)
# Here are SAT clauses converted from this little logic network:
( ğ‘¥ 2 + ğ‘¥ 3 ) ( Â¬ ğ‘¥ 2 + Â¬ ğ‘¥ 3 ) ( Â¬ ğ‘¥ 1 + Â¬ ğ‘¥ 2 + ğ‘¥ 5 ) ( ğ‘¥ 1 + Â¬ ğ‘¥ 5 ) ( ğ‘¥ 2 + Â¬ ğ‘¥ 5 ) ( ğ‘¥ 1 + ğ‘¥ 3 + Â¬ ğ‘¥ 4 ) ( Â¬ ğ‘¥ 1 + ğ‘¥ 4 ) ( Â¬ ğ‘¥ 3 + ğ‘¥ 4 ) â‹… (x 2 â€‹ +x 3 â€‹ )(Â¬x 2 â€‹ +Â¬x 3 â€‹ )(Â¬x 1 â€‹ +Â¬x 2 â€‹ +x 5 â€‹ )(x 1 â€‹ +Â¬x 5 â€‹ )(x 2 â€‹ +Â¬x 5 â€‹ )(x 1 â€‹ +x 3 â€‹ +Â¬x 4 â€‹ )(Â¬x 1 â€‹ +x 4 â€‹ )(Â¬x 3 â€‹ +x 4 â€‹ )â‹… ( ğ‘¥ 5 + ğ‘¥ 6 ) ( Â¬ ğ‘¥ 5 + Â¬ ğ‘¥ 6 ) ( ğ‘¥ 4 + Â¬ ğ‘¥ 6 + ğ‘¥ 7 ) ( ğ‘¥ 4 + ğ‘¥ 6 + Â¬ ğ‘¥ 7 ) ( Â¬ ğ‘¥ 4 + ğ‘¥ 6 + ğ‘¥ 7 ) ( Â¬ ğ‘¥ 4 + Â¬ ğ‘¥ 6 + Â¬ ğ‘¥ 7 ) ( ğ‘¥ 7 ) (x 5 â€‹ +x 6 â€‹ )(Â¬x 5 â€‹ +Â¬x 6 â€‹ )(x 4 â€‹ +Â¬x 6 â€‹ +x 7 â€‹ )(x 4 â€‹ +x 6 â€‹ +Â¬x 7 â€‹ )(Â¬x 4 â€‹ +x 6 â€‹ +x 7 â€‹ )(Â¬x 4 â€‹ +Â¬x 6 â€‹ +Â¬x 7 â€‹ )(x 7 â€‹ )
The input file for the MiniSat solver is as follows.
![](https://github.com/3a3del/Logic-Equivalence-Checking-With-SAT/blob/main/t.png)

You will see two sorts of results: (1) some â€œinternal informationâ€ about what actions MiniSat took during its DPLL search (see tutorial document for a discussion of these); (2) a result about the satisfiability of the circuit, and maybe a solution which is a satisfying assignment. In this case, the second part produces this: â€œSAT 1 2 -3 4 5 -6 7 0â€ It means ğ‘¥ 1 = 1 and ğ‘¥ 2 = 1 will lead to ğ‘¥ 7 = 1
#So, Our Assignment
![](https://github.com/3a3del/Logic-Equivalence-Checking-With-SAT/blob/main/temp1.png)
compare these two logic networks ğ¹ and ğº , which are each functions of 5 variables ğ‘¥ 1, ğ‘¥ 2, ğ‘¥ 3, ğ‘¥ 4, and ğ‘¥ 5.                                                            
 #You need to EXOR the outputs of ğ¹ and ğº to see if the EXOR gate can be satisfied or not. So, this is the network to submit to MiniSat:
  ![](https://github.com/3a3del/Logic-Equivalence-Checking-With-SAT/blob/main/temp2.png)
  
  So transforming gate networks into SAT clauses as in the MiniSat'input                                        
  # Results 
  UNSATISFIABLE
  
  
  
  
                                                        
  
  
  

  
  
  
  
  
  
  
