<module name="MCU_CPSW0_NUSS_CPTS" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CPSW_CPTS_IDVER_REG" acronym="CPSW_CPTS_IDVER_REG" offset="0x3D000" width="32" description="MCU_CPSW0_NUSS_CPTS Identification and Version Register">
    <bitfield id="TX_IDENT" width="16" begin="31" end="16" resetval="0x4E8A" description="TX Identification Value" range="" rwaccess="R"/>
    <bitfield id="RTL_VER" width="5" begin="15" end="11" resetval="0x4" description="RTL version value" range="" rwaccess="R"/>
    <bitfield id="MAJOR_VER" width="3" begin="10" end="8" resetval="0x1" description="Major Version Value" range="" rwaccess="R"/>
    <bitfield id="MINOR_VER" width="8" begin="7" end="0" resetval="0xX" description="Minor Version Value SR2.0: Bh SR1.0: 9h" range="" rwaccess="R"/>
  </register>
  <register id="CPSW_CPTS_CONTROL_REG" acronym="CPSW_CPTS_CONTROL_REG" offset="0x3D004" width="32" description="Time Sync Control Register">
    <bitfield id="TS_SYNC_SEL" width="4" begin="31" end="28" resetval="0x0" description="TS_SYNC output time stamp counter bit select" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="27" end="18" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_GENF_CLR_EN" width="1" begin="17" end="17" resetval="0x0" description="GENF (and ESTF) Clear Enable. 0 = A TS_GENFn output is not cleared when the associated 1 = A TS_GENFn output is cleared when the associated" range="" rwaccess="RW"/>
    <bitfield id="TS_RX_NO_EVENT" width="1" begin="16" end="16" resetval="0x0" description="Timestamp Ethernet Receive produces no events. 0 = Ethernet receive timesync events enabled 1 = Ethernet receive timesync events disabled" range="" rwaccess="RW"/>
    <bitfield id="HW8_TS_PUSH_EN" width="1" begin="15" end="15" resetval="0x0" description="Hardware push 8 enable" range="" rwaccess="RW"/>
    <bitfield id="HW7_TS_PUSH_EN" width="1" begin="14" end="14" resetval="0x0" description="Hardware push 7 enable" range="" rwaccess="RW"/>
    <bitfield id="HW6_TS_PUSH_EN" width="1" begin="13" end="13" resetval="0x0" description="Hardware push 6 enable" range="" rwaccess="RW"/>
    <bitfield id="HW5_TS_PUSH_EN" width="1" begin="12" end="12" resetval="0x0" description="Hardware push 5 enable" range="" rwaccess="RW"/>
    <bitfield id="HW4_TS_PUSH_EN" width="1" begin="11" end="11" resetval="0x0" description="Hardware push 4 enable" range="" rwaccess="RW"/>
    <bitfield id="HW3_TS_PUSH_EN" width="1" begin="10" end="10" resetval="0x0" description="Hardware push 3 enable" range="" rwaccess="RW"/>
    <bitfield id="HW2_TS_PUSH_EN" width="1" begin="9" end="9" resetval="0x0" description="Hardware push 2 enable" range="" rwaccess="RW"/>
    <bitfield id="HW1_TS_PUSH_EN" width="1" begin="8" end="8" resetval="0x0" description="Hardware push 1 enable" range="" rwaccess="RW"/>
    <bitfield id="TS_PPM_DIR" width="1" begin="7" end="7" resetval="0x0" description="PPM Correction Direction" range="" rwaccess="RW"/>
    <bitfield id="TS_COMP_TOG" width="1" begin="6" end="6" resetval="0x0" description="Time stamp Compare Toggle mode" range="" rwaccess="RW"/>
    <bitfield id="MODE" width="1" begin="5" end="5" resetval="0x0" description="64-Bit Mode." range="" rwaccess="RW"/>
    <bitfield id="SEQUENCE_EN" width="1" begin="4" end="4" resetval="0x0" description="Sequence Enable." range="" rwaccess="RW"/>
    <bitfield id="TSTAMP_EN" width="1" begin="3" end="3" resetval="0x0" description="Host Receive time stamp Enable" range="" rwaccess="RW"/>
    <bitfield id="TS_COMP_POLARITY" width="1" begin="2" end="2" resetval="0x1" description="TS_COMP Polarity" range="" rwaccess="RW"/>
    <bitfield id="INT_TEST" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Test." range="" rwaccess="RW"/>
    <bitfield id="CPTS_EN" width="1" begin="0" end="0" resetval="0x0" description="Time Sync Enable." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_CPTS_RFTCLK_SEL_REG" acronym="CPSW_CPTS_RFTCLK_SEL_REG" offset="0x3D008" width="32" description="Added RFTCLK_SEL Register Bit Field Description Reference Clock Select Register">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RFTCLK_SEL" width="5" begin="4" end="0" resetval="0x0" description="Reference clock select. This bit field is used to control an external multiplexer that selects one out of 8 clocks for time sync reference. 0h = Selects CPSWHSDIV_CLKOUT2 clock 1h = Selects MAINHSDIV_CLKOUT3 clock 2h = Selects MCU_CPTS0_RFT_CLK I/O pin 3h = Selects CPTS0_RFT_CLK I/O pin 4h = Selects MCU_EXT_REFCLK0 I/O pin 5h = Selects EXT_REFCLK1 I/O pin 6h = Selects PCIE0_TXI0_CLK clock 7h = Selects PCIE1_TXI0_CLK clock The RFTCLK_SEL value can be written only when the [0] CPTS_EN and [3] TSTAMP_EN bits are cleared to zero in the" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_CPTS_TS_PUSH_REG" acronym="CPSW_CPTS_TS_PUSH_REG" offset="0x3D00C" width="32" description="Time Stamp Event Push Register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="W"/>
    <bitfield id="TS_PUSH" width="1" begin="0" end="0" resetval="0x0" description="Time stamp event push." range="" rwaccess="W"/>
  </register>
  <register id="CPSW_CPTS_TS_LOAD_VAL_REG" acronym="CPSW_CPTS_TS_LOAD_VAL_REG" offset="0x3D010" width="32" description="Time Stamp Load Low Value (lower 32-bits) Register">
    <bitfield id="TS_LOAD_VAL" width="32" begin="31" end="0" resetval="0x0" description="Time Stamp Load Low Value." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_CPTS_TS_LOAD_EN_REG" acronym="CPSW_CPTS_TS_LOAD_EN_REG" offset="0x3D014" width="32" description="Time Stamp Load Enable Register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="W"/>
    <bitfield id="TS_LOAD_EN" width="1" begin="0" end="0" resetval="0x0" description="Time Stamp Load." range="" rwaccess="W"/>
  </register>
  <register id="CPSW_CPTS_TS_COMP_VAL_REG" acronym="CPSW_CPTS_TS_COMP_VAL_REG" offset="0x3D018" width="32" description="Time Stamp Comparison Low Value (lower 32-bits) Register">
    <bitfield id="TS_COMP_VAL" width="32" begin="31" end="0" resetval="0x0" description="Time Stamp Comparison Low Value." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_CPTS_TS_COMP_LEN_REG" acronym="CPSW_CPTS_TS_COMP_LEN_REG" offset="0x3D01C" width="32" description="Time Stamp Comparison Length Register">
    <bitfield id="TS_COMP_LENGTH" width="32" begin="31" end="0" resetval="0x0" description="Time Stamp Comparison Length." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_CPTS_INTSTAT_RAW_REG" acronym="CPSW_CPTS_INTSTAT_RAW_REG" offset="0x3D020" width="32" description="Interrupt Status Raw Register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TS_PEND_RAW" width="1" begin="0" end="0" resetval="0x0" description="TS_PEND_RAW int read (before enable)." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_CPTS_INTSTAT_MASKED_REG" acronym="CPSW_CPTS_INTSTAT_MASKED_REG" offset="0x3D024" width="32" description="Interrupt Status Masked Register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="TS_PEND" width="1" begin="0" end="0" resetval="0x0" description="TS_PEND masked interrupt read (after enable)." range="" rwaccess="R"/>
  </register>
  <register id="CPSW_CPTS_INT_ENABLE_REG" acronym="CPSW_CPTS_INT_ENABLE_REG" offset="0x3D028" width="32" description="Interrupt Enable Register Register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TS_PEND_EN" width="1" begin="0" end="0" resetval="0x0" description="TS_PEND masked interrupt enable." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_CPTS_TS_COMP_NUDGE_REG" acronym="CPSW_CPTS_TS_COMP_NUDGE_REG" offset="0x3D02C" width="32" description="Time Stamp Comparison Nudge Value Register">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NUDGE" width="8" begin="7" end="0" resetval="0x0" description="Time stamp Comparison Nudge Value." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_CPTS_EVENT_POP_REG" acronym="CPSW_CPTS_EVENT_POP_REG" offset="0x3D030" width="32" description="Event Interrupt Pop Register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="W"/>
    <bitfield id="EVENT_POP" width="1" begin="0" end="0" resetval="0x0" description="Event Pop." range="" rwaccess="W"/>
  </register>
  <register id="CPSW_CPTS_EVENT_0_REG" acronym="CPSW_CPTS_EVENT_0_REG" offset="0x3D034" width="32" description="Lower 32-bits of the Event Value Register">
    <bitfield id="TIME_STAMP" width="32" begin="31" end="0" resetval="0x0" description="Time Stamp." range="" rwaccess="R"/>
  </register>
  <register id="CPSW_CPTS_EVENT_1_REG" acronym="CPSW_CPTS_EVENT_1_REG" offset="0x3D038" width="32" description="Lower Middle 32-bits of the Event Value Register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PREMPT_QUEUE" width="1" begin="29" end="29" resetval="0x0" description="Prempt QUEUE" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="5" begin="28" end="24" resetval="0x0" description="Port Number." range="" rwaccess="R"/>
    <bitfield id="EVENT_TYPE" width="4" begin="23" end="20" resetval="0x0" description="Time Sync Event Type" range="" rwaccess="R"/>
    <bitfield id="MESSAGE_TYPE" width="4" begin="19" end="16" resetval="0x0" description="Message type." range="" rwaccess="R"/>
    <bitfield id="SEQUENCE_ID" width="16" begin="15" end="0" resetval="0x0" description="Sequence ID." range="" rwaccess="R"/>
  </register>
  <register id="CPSW_CPTS_EVENT_2_REG" acronym="CPSW_CPTS_EVENT_2_REG" offset="0x3D03C" width="32" description="Upper Middle 32-bits of the Event Value Register">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="DOMAIN" width="8" begin="7" end="0" resetval="0x0" description="Domain." range="" rwaccess="R"/>
  </register>
  <register id="CPSW_CPTS_EVENT_3_REG" acronym="CPSW_CPTS_EVENT_3_REG" offset="0x3D040" width="32" description="Upper 32-bits of the Event Value Register">
    <bitfield id="TIME_STAMP" width="32" begin="31" end="0" resetval="0x0" description="Time Stamp." range="" rwaccess="R"/>
  </register>
  <register id="CPSW_CPTS_TS_LOAD_HIGH_VAL_REG" acronym="CPSW_CPTS_TS_LOAD_HIGH_VAL_REG" offset="0x3D044" width="32" description="Time Stamp Load High Value (upper 32-bits) Register">
    <bitfield id="TS_LOAD_VAL" width="32" begin="31" end="0" resetval="0x0" description="Time Stamp Load high Value." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_CPTS_TS_COMP_HIGH_VAL_REG" acronym="CPSW_CPTS_TS_COMP_HIGH_VAL_REG" offset="0x3D048" width="32" description="Time Stamp Comparison High Value (upper 32-bits) Register">
    <bitfield id="TS_COMP_HIGH_VAL" width="32" begin="31" end="0" resetval="0x0" description="Time Stamp Comparison High Value." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_CPTS_TS_ADD_VAL_REG" acronym="CPSW_CPTS_TS_ADD_VAL_REG" offset="0x3D04C" width="32" description="Time Stamp Add Value Register">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ADD_VAL" width="3" begin="2" end="0" resetval="0x0" description="The ts_add_value[2:0] is added to 1 to comprise the time stamp increment value." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_CPTS_TS_PPM_LOW_VAL_REG" acronym="CPSW_CPTS_TS_PPM_LOW_VAL_REG" offset="0x3D050" width="32" description="Time Stamp PPM Load Low Value (lower 32-bits) Register">
    <bitfield id="TS_PPM_LOW_VAL" width="32" begin="31" end="0" resetval="0x0" description="Time Stamp PPM Low Value." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_CPTS_TS_PPM_HIGH_VAL_REG" acronym="CPSW_CPTS_TS_PPM_HIGH_VAL_REG" offset="0x3D054" width="32" description="Time Stamp PPM Load High Value (upper 32-bits) Register">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TS_PPM_HIGH_VAL" width="10" begin="9" end="0" resetval="0x0" description="Time Stamp PPM High Value." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_CPTS_TS_NUDGE_VAL_REG" acronym="CPSW_CPTS_TS_NUDGE_VAL_REG" offset="0x3D058" width="32" description="Time Stamp Nudge Value Register">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TS_NUDGE_VAL" width="8" begin="7" end="0" resetval="0x0" description="Time Stamp Nudge Value." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_GENF0_COMP_LOW_REG_l" acronym="CPSW_GENF0_COMP_LOW_REG_l" offset="0x3D0E0" width="32" description="GENF0 time stamp Comparison Value Lower 32-bits Registers Offset = 0003D0E0h + (l * 20h); where l = 0 to 1">
    <bitfield id="COMP_LOW" width="32" begin="31" end="0" resetval="0x0" description="GENFn comparison value lower 32-bits." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_GENF0_COMP_HIGH_REG_l" acronym="CPSW_GENF0_COMP_HIGH_REG_l" offset="0x3D0E4" width="32" description="GENF0 time stamp Comparison Value Upper 32-bits Registers Offset = 0003D0E4h + (l * 20h); where l = 0 to 1">
    <bitfield id="COMP_HIGH" width="32" begin="31" end="0" resetval="0x0" description="GENFn comparison value upper 32-bits." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_GENF0_CONTROL_REG_l" acronym="CPSW_GENF0_CONTROL_REG_l" offset="0x3D0E8" width="32" description="GENF0 Control Register Registers Offset = 0003D0E8h + (l * 20h); where l = 0 to 1">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_INV" width="1" begin="1" end="1" resetval="0x0" description="Generate function N Polarity" range="" rwaccess="RW"/>
    <bitfield id="PPM_DIR" width="1" begin="0" end="0" resetval="0x0" description="Generate function N PPM direction." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_GENF0_LENGTH_REG_l" acronym="CPSW_GENF0_LENGTH_REG_l" offset="0x3D0EC" width="32" description="GENF0 Length Value Registers Offset = 0003D0ECh + (l * 20h); where l = 0 to 1">
    <bitfield id="LENGTH" width="32" begin="31" end="0" resetval="0x0" description="Time Stamp Generate Function Length Value." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_GENF0_PPM_LOW_REG_l" acronym="CPSW_GENF0_PPM_LOW_REG_l" offset="0x3D0F0" width="32" description="GENF0 PPM Value Lower 32-bits Registers Offset = 0003D0F0h + (l * 20h); where l = 0 to 1">
    <bitfield id="PPM_LOW" width="32" begin="31" end="0" resetval="0x0" description="GENFn PPM Low Value." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_GENF0_PPM_HIGH_REG_l" acronym="CPSW_GENF0_PPM_HIGH_REG_l" offset="0x3D0F4" width="32" description="GENF0 PPM Value Upper 32-bits Registers Offset = 0003D0F4h + (l * 20h); where l = 0 to 1">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PPM_HIGH" width="10" begin="9" end="0" resetval="0x0" description="GENFn PPM High Value." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_GENF0_NUDGE_REG_l" acronym="CPSW_GENF0_NUDGE_REG_l" offset="0x3D0F8" width="32" description="GENF0 Nudge Value Registers Offset = 0003D0F8h + (l * 20h); where l = 0 to 1.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NUDGE" width="8" begin="7" end="0" resetval="0x0" description="GENFn Nudge Value." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ESTF1_COMP_LOW_REG" acronym="CPSW_ESTF1_COMP_LOW_REG" offset="0x3D200" width="32" description="ESTF1 Time Stamp Comparison Value Lower 32-bits Register.">
    <bitfield id="COMP_LOW" width="32" begin="31" end="0" resetval="0x0" description="ESTFn comparison value lower 32-bits." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ESTF1_COMP_HIGH_REG" acronym="CPSW_ESTF1_COMP_HIGH_REG" offset="0x3D204" width="32" description="ESTF1 Time Stamp Comparison Value Upper 32-bits Register.">
    <bitfield id="COMP_HIGH" width="32" begin="31" end="0" resetval="0x0" description="ESTFn comparison value upper 32-bits." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ESTF1_CONTROL_REG" acronym="CPSW_ESTF1_CONTROL_REG" offset="0x3D208" width="32" description="ESTF1 Control Register.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="POLARITY_INV" width="1" begin="1" end="1" resetval="0x0" description="Generate function N Polarity" range="" rwaccess="RW"/>
    <bitfield id="PPM_DIR" width="1" begin="0" end="0" resetval="0x0" description="Generate function N PPM direction." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ESTF1_LENGTH_REG" acronym="CPSW_ESTF1_LENGTH_REG" offset="0x3D20C" width="32" description="ESTF1 Length Value Register.">
    <bitfield id="LENGTH" width="32" begin="31" end="0" resetval="0x0" description="Time Stamp ESTF Generate Function Length Value." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ESTF1_PPM_LOW_REG" acronym="CPSW_ESTF1_PPM_LOW_REG" offset="0x3D210" width="32" description="ESTF1 PPM Value Lower 32-bits Register.">
    <bitfield id="PPM_LOW" width="32" begin="31" end="0" resetval="0x0" description="ESTFn PPM Low Value." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ESTF1_PPM_HIGH_REG" acronym="CPSW_ESTF1_PPM_HIGH_REG" offset="0x3D214" width="32" description="ESTF1 PPM Value Upper 32-bits Register.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PPM_HIGH" width="10" begin="9" end="0" resetval="0x0" description="ESTFn PPM High Value." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ESTF1_NUDGE_REG" acronym="CPSW_ESTF1_NUDGE_REG" offset="0x3D218" width="32" description="ESTF1 Nudge Value Register.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NUDGE" width="8" begin="7" end="0" resetval="0x0" description="ESTFn Nudge Value." range="" rwaccess="RW"/>
  </register>
</module>
