============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.13-s036_1
  Generated on:           Jun 15 2023  12:23:39 pm
  Module:                 TOP
  Technology libraries:   slow_vdd1v0 1.0
                          fast_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

   Instance     Module  Cells  Cell Area  Net Area   Total Area  Wireload     
------------------------------------------------------------------------------
TOP                       152        255         0          255    <none> (D) 
  alu_inst     ALU        139        236         0          236    <none> (D) 
  shifter_inst SHIFTER     13         18         0           18    <none> (D) 

 (D) = wireload is default in technology library
