Analysis & Synthesis report for VerilogDDR
Fri Dec 11 15:17:50 2015
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |VerilogDDR|s
  9. State Machine - |VerilogDDR|game:comb_18|column:R|s
 10. State Machine - |VerilogDDR|game:comb_18|column:D|s
 11. State Machine - |VerilogDDR|game:comb_18|column:U|s
 12. State Machine - |VerilogDDR|game:comb_18|column:L|s
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Parameter Settings for User Entity Instance: Top-level Entity: |VerilogDDR
 18. Parameter Settings for User Entity Instance: clock108:comb_10|altpll:altpll_component
 19. Parameter Settings for User Entity Instance: graphics:comb_17
 20. Parameter Settings for User Entity Instance: game:comb_18|column:L
 21. Parameter Settings for User Entity Instance: game:comb_18|column:U
 22. Parameter Settings for User Entity Instance: game:comb_18|column:D
 23. Parameter Settings for User Entity Instance: game:comb_18|column:R
 24. Parameter Settings for User Entity Instance: game:comb_18|level1:comb_77
 25. Parameter Settings for User Entity Instance: game:comb_18|level2:comb_78
 26. Parameter Settings for User Entity Instance: game:comb_18|level3:comb_79
 27. Parameter Settings for User Entity Instance: game:comb_18|level3:comb_79|timer:t1|ticker:t1
 28. Parameter Settings for User Entity Instance: game:comb_18|level4:comb_80
 29. Parameter Settings for User Entity Instance: game:comb_18|level4:comb_80|timer:t1|ticker:t1
 30. Parameter Settings for Inferred Entity Instance: score_display:comb_20|lpm_divide:Mod0
 31. Parameter Settings for Inferred Entity Instance: score_display:comb_20|lpm_divide:Div0
 32. altpll Parameter Settings by Entity Instance
 33. Port Connectivity Checks: "game:comb_18|level4:comb_80|timer:t1"
 34. Port Connectivity Checks: "game:comb_18|level4:comb_80"
 35. Port Connectivity Checks: "game:comb_18|level3:comb_79|timer:t1"
 36. Port Connectivity Checks: "game:comb_18|level3:comb_79"
 37. Port Connectivity Checks: "game:comb_18|level2:comb_78|frame_timer:t1"
 38. Port Connectivity Checks: "game:comb_18|level2:comb_78"
 39. Port Connectivity Checks: "game:comb_18|level1:comb_77|frame_timer:t1"
 40. Port Connectivity Checks: "game:comb_18|level1:comb_77"
 41. Port Connectivity Checks: "game:comb_18"
 42. Port Connectivity Checks: "V_SYNC:comb_13"
 43. Port Connectivity Checks: "H_SYNC:comb_12"
 44. Port Connectivity Checks: "clock108:comb_10"
 45. Post-Synthesis Netlist Statistics for Top Partition
 46. Elapsed Time Per Partition
 47. Analysis & Synthesis Messages
 48. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Dec 11 15:17:49 2015      ;
; Quartus II 64-Bit Version          ; 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name                      ; VerilogDDR                                 ;
; Top-level Entity Name              ; VerilogDDR                                 ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 1,227                                      ;
;     Total combinational functions  ; 1,226                                      ;
;     Dedicated logic registers      ; 289                                        ;
; Total registers                    ; 289                                        ;
; Total pins                         ; 54                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; VerilogDDR         ; VerilogDDR         ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                           ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                       ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+---------+
; VerilogDDR.v                     ; yes             ; User Verilog HDL File        ; M:/ECE 287/VerilogDDR/VerilogDDR.v                                 ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altpll.tdf          ;         ;
; aglobal140.inc                   ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/aglobal140.inc      ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/stratix_pll.inc     ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/stratixii_pll.inc   ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/cycloneii_pll.inc   ;         ;
; db/clock108_altpll.v             ; yes             ; Auto-Generated Megafunction  ; M:/ECE 287/VerilogDDR/db/clock108_altpll.v                         ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; db/lpm_divide_m9m.tdf            ; yes             ; Auto-Generated Megafunction  ; M:/ECE 287/VerilogDDR/db/lpm_divide_m9m.tdf                        ;         ;
; db/sign_div_unsign_bkh.tdf       ; yes             ; Auto-Generated Megafunction  ; M:/ECE 287/VerilogDDR/db/sign_div_unsign_bkh.tdf                   ;         ;
; db/alt_u_div_a4f.tdf             ; yes             ; Auto-Generated Megafunction  ; M:/ECE 287/VerilogDDR/db/alt_u_div_a4f.tdf                         ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; M:/ECE 287/VerilogDDR/db/add_sub_7pc.tdf                           ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; M:/ECE 287/VerilogDDR/db/add_sub_8pc.tdf                           ;         ;
; db/lpm_divide_jhm.tdf            ; yes             ; Auto-Generated Megafunction  ; M:/ECE 287/VerilogDDR/db/lpm_divide_jhm.tdf                        ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 1,227  ;
;                                             ;        ;
; Total combinational functions               ; 1226   ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 294    ;
;     -- 3 input functions                    ; 419    ;
;     -- <=2 input functions                  ; 513    ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 589    ;
;     -- arithmetic mode                      ; 637    ;
;                                             ;        ;
; Total registers                             ; 289    ;
;     -- Dedicated logic registers            ; 289    ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 54     ;
; Embedded Multiplier 9-bit elements          ; 0      ;
; Total PLLs                                  ; 1      ;
;     -- PLLs                                 ; 1      ;
;                                             ;        ;
; Maximum fan-out node                        ; s.PLAY ;
; Maximum fan-out                             ; 386    ;
; Total fan-out                               ; 4633   ;
; Average fan-out                             ; 2.85   ;
+---------------------------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                      ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                               ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+
; |VerilogDDR                               ; 1226 (12)         ; 289 (5)      ; 0           ; 0            ; 0       ; 0         ; 54   ; 0            ; |VerilogDDR                                                                                                                       ; work         ;
;    |H_SYNC:comb_12|                       ; 49 (49)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VerilogDDR|H_SYNC:comb_12                                                                                                        ; work         ;
;    |V_SYNC:comb_13|                       ; 39 (39)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VerilogDDR|V_SYNC:comb_13                                                                                                        ; work         ;
;    |clock108:comb_10|                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VerilogDDR|clock108:comb_10                                                                                                      ; work         ;
;       |altpll:altpll_component|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VerilogDDR|clock108:comb_10|altpll:altpll_component                                                                              ; work         ;
;          |clock108_altpll:auto_generated| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VerilogDDR|clock108:comb_10|altpll:altpll_component|clock108_altpll:auto_generated                                               ; work         ;
;    |game:comb_18|                         ; 414 (14)          ; 220 (8)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VerilogDDR|game:comb_18                                                                                                          ; work         ;
;       |column:D|                          ; 49 (49)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VerilogDDR|game:comb_18|column:D                                                                                                 ; work         ;
;       |column:L|                          ; 49 (49)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VerilogDDR|game:comb_18|column:L                                                                                                 ; work         ;
;       |column:R|                          ; 49 (49)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VerilogDDR|game:comb_18|column:R                                                                                                 ; work         ;
;       |column:U|                          ; 49 (49)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VerilogDDR|game:comb_18|column:U                                                                                                 ; work         ;
;       |level1:comb_77|                    ; 97 (55)           ; 36 (4)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VerilogDDR|game:comb_18|level1:comb_77                                                                                           ; work         ;
;          |frame_timer:t1|                 ; 42 (42)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VerilogDDR|game:comb_18|level1:comb_77|frame_timer:t1                                                                            ; work         ;
;       |level2:comb_78|                    ; 101 (59)          ; 36 (4)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VerilogDDR|game:comb_18|level2:comb_78                                                                                           ; work         ;
;          |frame_timer:t1|                 ; 42 (42)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VerilogDDR|game:comb_18|level2:comb_78|frame_timer:t1                                                                            ; work         ;
;       |onoff:f1|                          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VerilogDDR|game:comb_18|onoff:f1                                                                                                 ; work         ;
;       |onoff:f2|                          ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VerilogDDR|game:comb_18|onoff:f2                                                                                                 ; work         ;
;       |onoff:f3|                          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VerilogDDR|game:comb_18|onoff:f3                                                                                                 ; work         ;
;       |onoff:f4|                          ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VerilogDDR|game:comb_18|onoff:f4                                                                                                 ; work         ;
;    |graphics:comb_17|                     ; 583 (583)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VerilogDDR|graphics:comb_17                                                                                                      ; work         ;
;    |score_display:comb_20|                ; 129 (14)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VerilogDDR|score_display:comb_20                                                                                                 ; work         ;
;       |lpm_divide:Div0|                   ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VerilogDDR|score_display:comb_20|lpm_divide:Div0                                                                                 ; work         ;
;          |lpm_divide_jhm:auto_generated|  ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VerilogDDR|score_display:comb_20|lpm_divide:Div0|lpm_divide_jhm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_bkh:divider| ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VerilogDDR|score_display:comb_20|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                       ; work         ;
;                |alt_u_div_a4f:divider|    ; 56 (56)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VerilogDDR|score_display:comb_20|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider ; work         ;
;       |lpm_divide:Mod0|                   ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VerilogDDR|score_display:comb_20|lpm_divide:Mod0                                                                                 ; work         ;
;          |lpm_divide_m9m:auto_generated|  ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VerilogDDR|score_display:comb_20|lpm_divide:Mod0|lpm_divide_m9m:auto_generated                                                   ; work         ;
;             |sign_div_unsign_bkh:divider| ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VerilogDDR|score_display:comb_20|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                       ; work         ;
;                |alt_u_div_a4f:divider|    ; 59 (59)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VerilogDDR|score_display:comb_20|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |VerilogDDR|s                                                            ;
+--------------+---------+--------------+--------+------+------+------+------+-------------+
; Name         ; s.ERROR ; s.DISP_SCORE ; s.PLAY ; s.L4 ; s.L3 ; s.L2 ; s.L1 ; s.DISP_MENU ;
+--------------+---------+--------------+--------+------+------+------+------+-------------+
; s.DISP_MENU  ; 0       ; 0            ; 0      ; 0    ; 0    ; 0    ; 0    ; 0           ;
; s.L1         ; 0       ; 0            ; 0      ; 0    ; 0    ; 0    ; 1    ; 1           ;
; s.L2         ; 0       ; 0            ; 0      ; 0    ; 0    ; 1    ; 0    ; 1           ;
; s.L3         ; 0       ; 0            ; 0      ; 0    ; 1    ; 0    ; 0    ; 1           ;
; s.L4         ; 0       ; 0            ; 0      ; 1    ; 0    ; 0    ; 0    ; 1           ;
; s.PLAY       ; 0       ; 0            ; 1      ; 0    ; 0    ; 0    ; 0    ; 1           ;
; s.DISP_SCORE ; 0       ; 1            ; 0      ; 0    ; 0    ; 0    ; 0    ; 1           ;
; s.ERROR      ; 1       ; 0            ; 0      ; 0    ; 0    ; 0    ; 0    ; 1           ;
+--------------+---------+--------------+--------+------+------+------+------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------+
; State Machine - |VerilogDDR|game:comb_18|column:R|s ;
+--------+------+--------+----------------------------+
; Name   ; s.ST ; s.WAIT ; s.GO                       ;
+--------+------+--------+----------------------------+
; s.ST   ; 0    ; 0      ; 0                          ;
; s.GO   ; 1    ; 0      ; 1                          ;
; s.WAIT ; 1    ; 1      ; 0                          ;
+--------+------+--------+----------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------+
; State Machine - |VerilogDDR|game:comb_18|column:D|s ;
+--------+------+--------+----------------------------+
; Name   ; s.ST ; s.WAIT ; s.GO                       ;
+--------+------+--------+----------------------------+
; s.ST   ; 0    ; 0      ; 0                          ;
; s.GO   ; 1    ; 0      ; 1                          ;
; s.WAIT ; 1    ; 1      ; 0                          ;
+--------+------+--------+----------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------+
; State Machine - |VerilogDDR|game:comb_18|column:U|s ;
+--------+------+--------+----------------------------+
; Name   ; s.ST ; s.WAIT ; s.GO                       ;
+--------+------+--------+----------------------------+
; s.ST   ; 0    ; 0      ; 0                          ;
; s.GO   ; 1    ; 0      ; 1                          ;
; s.WAIT ; 1    ; 1      ; 0                          ;
+--------+------+--------+----------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------+
; State Machine - |VerilogDDR|game:comb_18|column:L|s ;
+--------+------+--------+----------------------------+
; Name   ; s.ST ; s.WAIT ; s.GO                       ;
+--------+------+--------+----------------------------+
; s.ST   ; 0    ; 0      ; 0                          ;
; s.GO   ; 1    ; 0      ; 1                          ;
; s.WAIT ; 1    ; 1      ; 0                          ;
+--------+------+--------+----------------------------+


+-----------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                  ;
+------------------------------------------------------------+----------------------------------------+
; Register name                                              ; Reason for Removal                     ;
+------------------------------------------------------------+----------------------------------------+
; lev[1]                                                     ; Stuck at GND due to stuck port data_in ;
; game:comb_18|level4:comb_80|left                           ; Lost fanout                            ;
; game:comb_18|level4:comb_80|right                          ; Lost fanout                            ;
; game:comb_18|level4:comb_80|up                             ; Lost fanout                            ;
; game:comb_18|level4:comb_80|down                           ; Lost fanout                            ;
; game:comb_18|level3:comb_79|left                           ; Lost fanout                            ;
; game:comb_18|level3:comb_79|right                          ; Lost fanout                            ;
; game:comb_18|level3:comb_79|up                             ; Lost fanout                            ;
; game:comb_18|level3:comb_79|down                           ; Lost fanout                            ;
; game:comb_18|level4:comb_80|timer:t1|count[0..31]          ; Lost fanout                            ;
; game:comb_18|level4:comb_80|timer:t1|ticker:t1|msPulse     ; Lost fanout                            ;
; game:comb_18|level4:comb_80|timer:t1|ticker:t1|tick[0..31] ; Lost fanout                            ;
; game:comb_18|level3:comb_79|timer:t1|count[0..31]          ; Lost fanout                            ;
; game:comb_18|level3:comb_79|timer:t1|ticker:t1|msPulse     ; Lost fanout                            ;
; game:comb_18|level3:comb_79|timer:t1|ticker:t1|tick[0..31] ; Lost fanout                            ;
; s.L1                                                       ; Lost fanout                            ;
; s.L3                                                       ; Lost fanout                            ;
; s~4                                                        ; Lost fanout                            ;
; s~5                                                        ; Lost fanout                            ;
; s~6                                                        ; Lost fanout                            ;
; game:comb_18|column:R|s.WAIT                               ; Lost fanout                            ;
; game:comb_18|column:D|s.WAIT                               ; Lost fanout                            ;
; game:comb_18|column:U|s.WAIT                               ; Lost fanout                            ;
; game:comb_18|column:L|s.WAIT                               ; Lost fanout                            ;
; s.ERROR                                                    ; Merged with s.DISP_SCORE               ;
; s.DISP_SCORE                                               ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 150                    ;                                        ;
+------------------------------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                      ;
+-----------------------------------------------+---------------------------+----------------------------------------------------------------------+
; Register name                                 ; Reason for Removal        ; Registers Removed due to This Register                               ;
+-----------------------------------------------+---------------------------+----------------------------------------------------------------------+
; game:comb_18|level4:comb_80|timer:t1|count[0] ; Lost Fanouts              ; game:comb_18|level4:comb_80|timer:t1|ticker:t1|msPulse,              ;
;                                               ;                           ; game:comb_18|level4:comb_80|timer:t1|ticker:t1|tick[31],             ;
;                                               ;                           ; game:comb_18|level4:comb_80|timer:t1|ticker:t1|tick[30],             ;
;                                               ;                           ; game:comb_18|level4:comb_80|timer:t1|ticker:t1|tick[29],             ;
;                                               ;                           ; game:comb_18|level4:comb_80|timer:t1|ticker:t1|tick[15],             ;
;                                               ;                           ; game:comb_18|level4:comb_80|timer:t1|ticker:t1|tick[14],             ;
;                                               ;                           ; game:comb_18|level4:comb_80|timer:t1|ticker:t1|tick[9],              ;
;                                               ;                           ; game:comb_18|level4:comb_80|timer:t1|ticker:t1|tick[8],              ;
;                                               ;                           ; game:comb_18|level4:comb_80|timer:t1|ticker:t1|tick[6],              ;
;                                               ;                           ; game:comb_18|level4:comb_80|timer:t1|ticker:t1|tick[4]               ;
; game:comb_18|level3:comb_79|timer:t1|count[0] ; Lost Fanouts              ; game:comb_18|level3:comb_79|timer:t1|ticker:t1|msPulse,              ;
;                                               ;                           ; game:comb_18|level3:comb_79|timer:t1|ticker:t1|tick[31],             ;
;                                               ;                           ; game:comb_18|level3:comb_79|timer:t1|ticker:t1|tick[30],             ;
;                                               ;                           ; game:comb_18|level3:comb_79|timer:t1|ticker:t1|tick[29],             ;
;                                               ;                           ; game:comb_18|level3:comb_79|timer:t1|ticker:t1|tick[15],             ;
;                                               ;                           ; game:comb_18|level3:comb_79|timer:t1|ticker:t1|tick[14],             ;
;                                               ;                           ; game:comb_18|level3:comb_79|timer:t1|ticker:t1|tick[9],              ;
;                                               ;                           ; game:comb_18|level3:comb_79|timer:t1|ticker:t1|tick[8],              ;
;                                               ;                           ; game:comb_18|level3:comb_79|timer:t1|ticker:t1|tick[6],              ;
;                                               ;                           ; game:comb_18|level3:comb_79|timer:t1|ticker:t1|tick[4]               ;
; lev[1]                                        ; Stuck at GND              ; game:comb_18|level4:comb_80|left, game:comb_18|level4:comb_80|right, ;
;                                               ; due to stuck port data_in ; game:comb_18|level4:comb_80|up, game:comb_18|level4:comb_80|down,    ;
;                                               ;                           ; game:comb_18|level3:comb_79|left, game:comb_18|level3:comb_79|right, ;
;                                               ;                           ; game:comb_18|level3:comb_79|up, game:comb_18|level3:comb_79|down     ;
+-----------------------------------------------+---------------------------+----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 289   ;
; Number of registers using Synchronous Clear  ; 136   ;
; Number of registers using Synchronous Load   ; 124   ;
; Number of registers using Asynchronous Clear ; 140   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 8     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |VerilogDDR|game:comb_18|score[0]         ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |VerilogDDR|game:comb_18|column:R|pos[21] ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |VerilogDDR|game:comb_18|column:D|pos[8]  ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |VerilogDDR|game:comb_18|column:U|pos[1]  ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |VerilogDDR|game:comb_18|column:L|pos[27] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |VerilogDDR|graphics:comb_17|VGA_G[2]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |VerilogDDR|game:comb_18|cueR             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |VerilogDDR|graphics:comb_17|VGA_B[2]     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |VerilogDDR|ns.L4                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |VerilogDDR ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; DISP_MENU      ; 000   ; Unsigned Binary                                   ;
; L1             ; 001   ; Unsigned Binary                                   ;
; L2             ; 010   ; Unsigned Binary                                   ;
; L3             ; 011   ; Unsigned Binary                                   ;
; L4             ; 100   ; Unsigned Binary                                   ;
; PLAY           ; 101   ; Unsigned Binary                                   ;
; DISP_SCORE     ; 110   ; Unsigned Binary                                   ;
; ERROR          ; 111   ; Unsigned Binary                                   ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock108:comb_10|altpll:altpll_component ;
+-------------------------------+----------------------------+--------------------------+
; Parameter Name                ; Value                      ; Type                     ;
+-------------------------------+----------------------------+--------------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped                  ;
; PLL_TYPE                      ; AUTO                       ; Untyped                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clock108 ; Untyped                  ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                  ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                  ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                  ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000                      ; Signed Integer           ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                  ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                  ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                  ;
; LOCK_HIGH                     ; 1                          ; Untyped                  ;
; LOCK_LOW                      ; 1                          ; Untyped                  ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                  ;
; SKIP_VCO                      ; OFF                        ; Untyped                  ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                  ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                  ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                  ;
; BANDWIDTH                     ; 0                          ; Untyped                  ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                  ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                  ;
; DOWN_SPREAD                   ; 0                          ; Untyped                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                  ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                  ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                  ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                  ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                  ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                  ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                  ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                  ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped                  ;
; CLK1_MULTIPLY_BY              ; 1                          ; Untyped                  ;
; CLK0_MULTIPLY_BY              ; 54                         ; Signed Integer           ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                  ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                  ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                  ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                  ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                  ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                  ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                  ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped                  ;
; CLK1_DIVIDE_BY                ; 1                          ; Untyped                  ;
; CLK0_DIVIDE_BY                ; 25                         ; Signed Integer           ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                  ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                  ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                  ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                  ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                  ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                  ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK1_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                  ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                  ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                  ;
; DPA_DIVIDER                   ; 0                          ; Untyped                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                  ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                  ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                  ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                  ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                  ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                  ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                  ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                  ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                  ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                  ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                  ;
; VCO_MIN                       ; 0                          ; Untyped                  ;
; VCO_MAX                       ; 0                          ; Untyped                  ;
; VCO_CENTER                    ; 0                          ; Untyped                  ;
; PFD_MIN                       ; 0                          ; Untyped                  ;
; PFD_MAX                       ; 0                          ; Untyped                  ;
; M_INITIAL                     ; 0                          ; Untyped                  ;
; M                             ; 0                          ; Untyped                  ;
; N                             ; 1                          ; Untyped                  ;
; M2                            ; 1                          ; Untyped                  ;
; N2                            ; 1                          ; Untyped                  ;
; SS                            ; 1                          ; Untyped                  ;
; C0_HIGH                       ; 0                          ; Untyped                  ;
; C1_HIGH                       ; 0                          ; Untyped                  ;
; C2_HIGH                       ; 0                          ; Untyped                  ;
; C3_HIGH                       ; 0                          ; Untyped                  ;
; C4_HIGH                       ; 0                          ; Untyped                  ;
; C5_HIGH                       ; 0                          ; Untyped                  ;
; C6_HIGH                       ; 0                          ; Untyped                  ;
; C7_HIGH                       ; 0                          ; Untyped                  ;
; C8_HIGH                       ; 0                          ; Untyped                  ;
; C9_HIGH                       ; 0                          ; Untyped                  ;
; C0_LOW                        ; 0                          ; Untyped                  ;
; C1_LOW                        ; 0                          ; Untyped                  ;
; C2_LOW                        ; 0                          ; Untyped                  ;
; C3_LOW                        ; 0                          ; Untyped                  ;
; C4_LOW                        ; 0                          ; Untyped                  ;
; C5_LOW                        ; 0                          ; Untyped                  ;
; C6_LOW                        ; 0                          ; Untyped                  ;
; C7_LOW                        ; 0                          ; Untyped                  ;
; C8_LOW                        ; 0                          ; Untyped                  ;
; C9_LOW                        ; 0                          ; Untyped                  ;
; C0_INITIAL                    ; 0                          ; Untyped                  ;
; C1_INITIAL                    ; 0                          ; Untyped                  ;
; C2_INITIAL                    ; 0                          ; Untyped                  ;
; C3_INITIAL                    ; 0                          ; Untyped                  ;
; C4_INITIAL                    ; 0                          ; Untyped                  ;
; C5_INITIAL                    ; 0                          ; Untyped                  ;
; C6_INITIAL                    ; 0                          ; Untyped                  ;
; C7_INITIAL                    ; 0                          ; Untyped                  ;
; C8_INITIAL                    ; 0                          ; Untyped                  ;
; C9_INITIAL                    ; 0                          ; Untyped                  ;
; C0_MODE                       ; BYPASS                     ; Untyped                  ;
; C1_MODE                       ; BYPASS                     ; Untyped                  ;
; C2_MODE                       ; BYPASS                     ; Untyped                  ;
; C3_MODE                       ; BYPASS                     ; Untyped                  ;
; C4_MODE                       ; BYPASS                     ; Untyped                  ;
; C5_MODE                       ; BYPASS                     ; Untyped                  ;
; C6_MODE                       ; BYPASS                     ; Untyped                  ;
; C7_MODE                       ; BYPASS                     ; Untyped                  ;
; C8_MODE                       ; BYPASS                     ; Untyped                  ;
; C9_MODE                       ; BYPASS                     ; Untyped                  ;
; C0_PH                         ; 0                          ; Untyped                  ;
; C1_PH                         ; 0                          ; Untyped                  ;
; C2_PH                         ; 0                          ; Untyped                  ;
; C3_PH                         ; 0                          ; Untyped                  ;
; C4_PH                         ; 0                          ; Untyped                  ;
; C5_PH                         ; 0                          ; Untyped                  ;
; C6_PH                         ; 0                          ; Untyped                  ;
; C7_PH                         ; 0                          ; Untyped                  ;
; C8_PH                         ; 0                          ; Untyped                  ;
; C9_PH                         ; 0                          ; Untyped                  ;
; L0_HIGH                       ; 1                          ; Untyped                  ;
; L1_HIGH                       ; 1                          ; Untyped                  ;
; G0_HIGH                       ; 1                          ; Untyped                  ;
; G1_HIGH                       ; 1                          ; Untyped                  ;
; G2_HIGH                       ; 1                          ; Untyped                  ;
; G3_HIGH                       ; 1                          ; Untyped                  ;
; E0_HIGH                       ; 1                          ; Untyped                  ;
; E1_HIGH                       ; 1                          ; Untyped                  ;
; E2_HIGH                       ; 1                          ; Untyped                  ;
; E3_HIGH                       ; 1                          ; Untyped                  ;
; L0_LOW                        ; 1                          ; Untyped                  ;
; L1_LOW                        ; 1                          ; Untyped                  ;
; G0_LOW                        ; 1                          ; Untyped                  ;
; G1_LOW                        ; 1                          ; Untyped                  ;
; G2_LOW                        ; 1                          ; Untyped                  ;
; G3_LOW                        ; 1                          ; Untyped                  ;
; E0_LOW                        ; 1                          ; Untyped                  ;
; E1_LOW                        ; 1                          ; Untyped                  ;
; E2_LOW                        ; 1                          ; Untyped                  ;
; E3_LOW                        ; 1                          ; Untyped                  ;
; L0_INITIAL                    ; 1                          ; Untyped                  ;
; L1_INITIAL                    ; 1                          ; Untyped                  ;
; G0_INITIAL                    ; 1                          ; Untyped                  ;
; G1_INITIAL                    ; 1                          ; Untyped                  ;
; G2_INITIAL                    ; 1                          ; Untyped                  ;
; G3_INITIAL                    ; 1                          ; Untyped                  ;
; E0_INITIAL                    ; 1                          ; Untyped                  ;
; E1_INITIAL                    ; 1                          ; Untyped                  ;
; E2_INITIAL                    ; 1                          ; Untyped                  ;
; E3_INITIAL                    ; 1                          ; Untyped                  ;
; L0_MODE                       ; BYPASS                     ; Untyped                  ;
; L1_MODE                       ; BYPASS                     ; Untyped                  ;
; G0_MODE                       ; BYPASS                     ; Untyped                  ;
; G1_MODE                       ; BYPASS                     ; Untyped                  ;
; G2_MODE                       ; BYPASS                     ; Untyped                  ;
; G3_MODE                       ; BYPASS                     ; Untyped                  ;
; E0_MODE                       ; BYPASS                     ; Untyped                  ;
; E1_MODE                       ; BYPASS                     ; Untyped                  ;
; E2_MODE                       ; BYPASS                     ; Untyped                  ;
; E3_MODE                       ; BYPASS                     ; Untyped                  ;
; L0_PH                         ; 0                          ; Untyped                  ;
; L1_PH                         ; 0                          ; Untyped                  ;
; G0_PH                         ; 0                          ; Untyped                  ;
; G1_PH                         ; 0                          ; Untyped                  ;
; G2_PH                         ; 0                          ; Untyped                  ;
; G3_PH                         ; 0                          ; Untyped                  ;
; E0_PH                         ; 0                          ; Untyped                  ;
; E1_PH                         ; 0                          ; Untyped                  ;
; E2_PH                         ; 0                          ; Untyped                  ;
; E3_PH                         ; 0                          ; Untyped                  ;
; M_PH                          ; 0                          ; Untyped                  ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; CLK0_COUNTER                  ; G0                         ; Untyped                  ;
; CLK1_COUNTER                  ; G0                         ; Untyped                  ;
; CLK2_COUNTER                  ; G0                         ; Untyped                  ;
; CLK3_COUNTER                  ; G0                         ; Untyped                  ;
; CLK4_COUNTER                  ; G0                         ; Untyped                  ;
; CLK5_COUNTER                  ; G0                         ; Untyped                  ;
; CLK6_COUNTER                  ; E0                         ; Untyped                  ;
; CLK7_COUNTER                  ; E1                         ; Untyped                  ;
; CLK8_COUNTER                  ; E2                         ; Untyped                  ;
; CLK9_COUNTER                  ; E3                         ; Untyped                  ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                  ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                  ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                  ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                  ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                  ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                  ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                  ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                  ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                  ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                  ;
; M_TIME_DELAY                  ; 0                          ; Untyped                  ;
; N_TIME_DELAY                  ; 0                          ; Untyped                  ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                  ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                  ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                  ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                  ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                  ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                  ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                  ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                  ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                  ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                  ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                  ;
; VCO_POST_SCALE                ; 0                          ; Untyped                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E               ; Untyped                  ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                  ;
; PORT_CLK1                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                  ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                  ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                  ;
; PORT_ARESET                   ; PORT_USED                  ; Untyped                  ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_LOCKED                   ; PORT_USED                  ; Untyped                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                  ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                  ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                  ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                  ;
; CBXI_PARAMETER                ; clock108_altpll            ; Untyped                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                  ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                  ;
; DEVICE_FAMILY                 ; Cyclone IV E               ; Untyped                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                  ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE           ;
+-------------------------------+----------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: graphics:comb_17 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; sizeX          ; 80    ; Signed Integer                       ;
; sizeY          ; 80    ; Signed Integer                       ;
; centerL        ; 150   ; Signed Integer                       ;
; centerU        ; 350   ; Signed Integer                       ;
; centerD        ; 550   ; Signed Integer                       ;
; centerR        ; 750   ; Signed Integer                       ;
; frameBottom    ; 1080  ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game:comb_18|column:L ;
+------------------+-------+-----------------------------------------+
; Parameter Name   ; Value ; Type                                    ;
+------------------+-------+-----------------------------------------+
; SCREEN_SIZE      ; 1024  ; Signed Integer                          ;
; NOTE_SIZE        ; 80    ; Signed Integer                          ;
; TARGET           ; 644   ; Signed Integer                          ;
; MOVE_TIME_LENGTH ; 3000  ; Signed Integer                          ;
; ST               ; 0     ; Signed Integer                          ;
; GO               ; 1     ; Signed Integer                          ;
; WAIT             ; 2     ; Signed Integer                          ;
+------------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game:comb_18|column:U ;
+------------------+-------+-----------------------------------------+
; Parameter Name   ; Value ; Type                                    ;
+------------------+-------+-----------------------------------------+
; SCREEN_SIZE      ; 1024  ; Signed Integer                          ;
; NOTE_SIZE        ; 80    ; Signed Integer                          ;
; TARGET           ; 644   ; Signed Integer                          ;
; MOVE_TIME_LENGTH ; 3000  ; Signed Integer                          ;
; ST               ; 0     ; Signed Integer                          ;
; GO               ; 1     ; Signed Integer                          ;
; WAIT             ; 2     ; Signed Integer                          ;
+------------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game:comb_18|column:D ;
+------------------+-------+-----------------------------------------+
; Parameter Name   ; Value ; Type                                    ;
+------------------+-------+-----------------------------------------+
; SCREEN_SIZE      ; 1024  ; Signed Integer                          ;
; NOTE_SIZE        ; 80    ; Signed Integer                          ;
; TARGET           ; 644   ; Signed Integer                          ;
; MOVE_TIME_LENGTH ; 3000  ; Signed Integer                          ;
; ST               ; 0     ; Signed Integer                          ;
; GO               ; 1     ; Signed Integer                          ;
; WAIT             ; 2     ; Signed Integer                          ;
+------------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game:comb_18|column:R ;
+------------------+-------+-----------------------------------------+
; Parameter Name   ; Value ; Type                                    ;
+------------------+-------+-----------------------------------------+
; SCREEN_SIZE      ; 1024  ; Signed Integer                          ;
; NOTE_SIZE        ; 80    ; Signed Integer                          ;
; TARGET           ; 644   ; Signed Integer                          ;
; MOVE_TIME_LENGTH ; 3000  ; Signed Integer                          ;
; ST               ; 0     ; Signed Integer                          ;
; GO               ; 1     ; Signed Integer                          ;
; WAIT             ; 2     ; Signed Integer                          ;
+------------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game:comb_18|level1:comb_77 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; MAX            ; 60000 ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game:comb_18|level2:comb_78 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; MAX            ; 60000 ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game:comb_18|level3:comb_79 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; MAX            ; 30000 ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game:comb_18|level3:comb_79|timer:t1|ticker:t1 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; THRESHOLD      ; 50000 ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game:comb_18|level4:comb_80 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; MAX            ; 30000 ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game:comb_18|level4:comb_80|timer:t1|ticker:t1 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; THRESHOLD      ; 50000 ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: score_display:comb_20|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                      ;
; LPM_WIDTHD             ; 4              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: score_display:comb_20|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                      ;
; LPM_WIDTHD             ; 4              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                             ;
+-------------------------------+------------------------------------------+
; Name                          ; Value                                    ;
+-------------------------------+------------------------------------------+
; Number of entity instances    ; 1                                        ;
; Entity Instance               ; clock108:comb_10|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
+-------------------------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "game:comb_18|level4:comb_80|timer:t1"                                                                                                        ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; max  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "max[31..1]" will be connected to GND. ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "game:comb_18|level4:comb_80"                                                                                                                                                         ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rst     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rst[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "game:comb_18|level3:comb_79|timer:t1"                                                                                                        ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; max  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "max[31..1]" will be connected to GND. ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "game:comb_18|level3:comb_79"                                                                                                                                                         ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rst     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rst[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "game:comb_18|level2:comb_78|frame_timer:t1" ;
+-------------+-------+----------+---------------------------------------+
; Port        ; Type  ; Severity ; Details                               ;
+-------------+-------+----------+---------------------------------------+
; max[31..16] ; Input ; Info     ; Stuck at GND                          ;
; max[8..7]   ; Input ; Info     ; Stuck at GND                          ;
; max[4..0]   ; Input ; Info     ; Stuck at GND                          ;
; max[12]     ; Input ; Info     ; Stuck at GND                          ;
; max[10]     ; Input ; Info     ; Stuck at GND                          ;
+-------------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "game:comb_18|level2:comb_78"                                                                                                                                                         ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rst     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rst[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "game:comb_18|level1:comb_77|frame_timer:t1" ;
+-------------+-------+----------+---------------------------------------+
; Port        ; Type  ; Severity ; Details                               ;
+-------------+-------+----------+---------------------------------------+
; max[31..16] ; Input ; Info     ; Stuck at GND                          ;
; max[8..7]   ; Input ; Info     ; Stuck at GND                          ;
; max[4..0]   ; Input ; Info     ; Stuck at GND                          ;
; max[12]     ; Input ; Info     ; Stuck at GND                          ;
; max[10]     ; Input ; Info     ; Stuck at GND                          ;
+-------------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "game:comb_18|level1:comb_77"                                                                                                                                                         ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rst     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rst[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "game:comb_18"                                                                                                                                                                    ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; level ; Input ; Warning  ; Input port expression (3 bits) is wider than the input port (2 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "V_SYNC:comb_13"                                                                                                                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; bout   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
; Ycount ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (31 bits) it drives; bit(s) "Ycount[31..31]" have no fanouts ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "H_SYNC:comb_12"                                                                                                                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; bout   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
; Xcount ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (31 bits) it drives; bit(s) "Xcount[31..31]" have no fanouts ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock108:comb_10"                                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 54                          ;
; cycloneiii_ff         ; 289                         ;
;     CLR               ; 16                          ;
;     CLR SLD           ; 124                         ;
;     ENA SCLR          ; 8                           ;
;     SCLR              ; 128                         ;
;     plain             ; 13                          ;
; cycloneiii_lcell_comb ; 1243                        ;
;     arith             ; 637                         ;
;         2 data inputs ; 257                         ;
;         3 data inputs ; 380                         ;
;     normal            ; 606                         ;
;         0 data inputs ; 15                          ;
;         1 data inputs ; 26                          ;
;         2 data inputs ; 232                         ;
;         3 data inputs ; 39                          ;
;         4 data inputs ; 294                         ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 13.90                       ;
; Average LUT depth     ; 7.38                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Fri Dec 11 15:17:40 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VerilogDDR -c VerilogDDR
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 16 design units, including 16 entities, in source file verilogddr.v
    Info (12023): Found entity 1: VerilogDDR
    Info (12023): Found entity 2: graphics
    Info (12023): Found entity 3: onoff
    Info (12023): Found entity 4: game
    Info (12023): Found entity 5: column
    Info (12023): Found entity 6: score_display
    Info (12023): Found entity 7: frame_timer
    Info (12023): Found entity 8: timer
    Info (12023): Found entity 9: ticker
    Info (12023): Found entity 10: level1
    Info (12023): Found entity 11: level2
    Info (12023): Found entity 12: level3
    Info (12023): Found entity 13: level4
    Info (12023): Found entity 14: H_SYNC
    Info (12023): Found entity 15: V_SYNC
    Info (12023): Found entity 16: clock108
Warning (10236): Verilog HDL Implicit Net warning at VerilogDDR.v(43): created implicit net for "locked"
Warning (10236): Verilog HDL Implicit Net warning at VerilogDDR.v(417): created implicit net for "done1"
Warning (10236): Verilog HDL Implicit Net warning at VerilogDDR.v(418): created implicit net for "done2"
Warning (10236): Verilog HDL Implicit Net warning at VerilogDDR.v(419): created implicit net for "done3"
Warning (10236): Verilog HDL Implicit Net warning at VerilogDDR.v(420): created implicit net for "done4"
Warning (10236): Verilog HDL Implicit Net warning at VerilogDDR.v(1091): created implicit net for "max_value"
Warning (10236): Verilog HDL Implicit Net warning at VerilogDDR.v(1317): created implicit net for "max_value"
Critical Warning (10846): Verilog HDL Instantiation warning at VerilogDDR.v(43): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at VerilogDDR.v(44): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at VerilogDDR.v(45): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at VerilogDDR.v(53): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at VerilogDDR.v(417): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at VerilogDDR.v(418): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at VerilogDDR.v(419): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at VerilogDDR.v(420): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at VerilogDDR.v(54): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at VerilogDDR.v(55): instance has no name
Info (12127): Elaborating entity "VerilogDDR" for the top level hierarchy
Info (10264): Verilog HDL Case Statement information at VerilogDDR.v(81): all case item expressions in this case statement are onehot
Warning (10270): Verilog HDL Case Statement warning at VerilogDDR.v(121): incomplete case statement has no default case item
Info (10264): Verilog HDL Case Statement information at VerilogDDR.v(121): all case item expressions in this case statement are onehot
Warning (10240): Verilog HDL Always Construct warning at VerilogDDR.v(121): inferring latch(es) for variable "play", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at VerilogDDR.v(121): inferring latch(es) for variable "start", which holds its previous value in one or more paths through the always construct
Info (10264): Verilog HDL Case Statement information at VerilogDDR.v(159): all case item expressions in this case statement are onehot
Info (10041): Inferred latch for "start" at VerilogDDR.v(121)
Info (10041): Inferred latch for "play" at VerilogDDR.v(121)
Info (12128): Elaborating entity "clock108" for hierarchy "clock108:comb_10"
Info (12128): Elaborating entity "altpll" for hierarchy "clock108:comb_10|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "clock108:comb_10|altpll:altpll_component"
Info (12133): Instantiated megafunction "clock108:comb_10|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "54"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clock108"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clock108_altpll.v
    Info (12023): Found entity 1: clock108_altpll
Info (12128): Elaborating entity "clock108_altpll" for hierarchy "clock108:comb_10|altpll:altpll_component|clock108_altpll:auto_generated"
Info (12128): Elaborating entity "H_SYNC" for hierarchy "H_SYNC:comb_12"
Info (12128): Elaborating entity "V_SYNC" for hierarchy "V_SYNC:comb_13"
Info (12128): Elaborating entity "graphics" for hierarchy "graphics:comb_17"
Info (12128): Elaborating entity "game" for hierarchy "game:comb_18"
Warning (10036): Verilog HDL or VHDL warning at VerilogDDR.v(323): object "temp" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at VerilogDDR.v(404): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "onoff" for hierarchy "game:comb_18|onoff:f1"
Info (12128): Elaborating entity "column" for hierarchy "game:comb_18|column:L"
Warning (10230): Verilog HDL assignment warning at VerilogDDR.v(495): truncated value with size 32 to match size of target (31)
Warning (10230): Verilog HDL assignment warning at VerilogDDR.v(498): truncated value with size 32 to match size of target (31)
Info (12128): Elaborating entity "level1" for hierarchy "game:comb_18|level1:comb_77"
Warning (10762): Verilog HDL Case Statement warning at VerilogDDR.v(658): can't check case statement for completeness because the case expression has too many possible states
Warning (10272): Verilog HDL Case Statement warning at VerilogDDR.v(708): case item expression covers a value already covered by a previous case item
Warning (10272): Verilog HDL Case Statement warning at VerilogDDR.v(764): case item expression covers a value already covered by a previous case item
Info (12128): Elaborating entity "frame_timer" for hierarchy "game:comb_18|level1:comb_77|frame_timer:t1"
Info (12128): Elaborating entity "level2" for hierarchy "game:comb_18|level2:comb_78"
Warning (10762): Verilog HDL Case Statement warning at VerilogDDR.v(870): can't check case statement for completeness because the case expression has too many possible states
Warning (10272): Verilog HDL Case Statement warning at VerilogDDR.v(920): case item expression covers a value already covered by a previous case item
Warning (10272): Verilog HDL Case Statement warning at VerilogDDR.v(941): case item expression covers a value already covered by a previous case item
Warning (10272): Verilog HDL Case Statement warning at VerilogDDR.v(955): case item expression covers a value already covered by a previous case item
Warning (10272): Verilog HDL Case Statement warning at VerilogDDR.v(976): case item expression covers a value already covered by a previous case item
Warning (10272): Verilog HDL Case Statement warning at VerilogDDR.v(1025): case item expression covers a value already covered by a previous case item
Warning (10272): Verilog HDL Case Statement warning at VerilogDDR.v(1039): case item expression covers a value already covered by a previous case item
Info (12128): Elaborating entity "level3" for hierarchy "game:comb_18|level3:comb_79"
Warning (10036): Verilog HDL or VHDL warning at VerilogDDR.v(1081): object "timer_max" assigned a value but never read
Warning (10762): Verilog HDL Case Statement warning at VerilogDDR.v(1103): can't check case statement for completeness because the case expression has too many possible states
Info (12128): Elaborating entity "timer" for hierarchy "game:comb_18|level3:comb_79|timer:t1"
Info (12128): Elaborating entity "ticker" for hierarchy "game:comb_18|level3:comb_79|timer:t1|ticker:t1"
Info (12128): Elaborating entity "level4" for hierarchy "game:comb_18|level4:comb_80"
Warning (10036): Verilog HDL or VHDL warning at VerilogDDR.v(1307): object "timer_max" assigned a value but never read
Warning (10762): Verilog HDL Case Statement warning at VerilogDDR.v(1328): can't check case statement for completeness because the case expression has too many possible states
Info (12128): Elaborating entity "score_display" for hierarchy "score_display:comb_20"
Warning (10230): Verilog HDL assignment warning at VerilogDDR.v(518): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at VerilogDDR.v(519): truncated value with size 32 to match size of target (4)
Warning (14026): LATCH primitive "play" is permanently enabled
Warning (14026): LATCH primitive "start" is permanently enabled
Warning (14026): LATCH primitive "play" is permanently enabled
Warning (14026): LATCH primitive "start" is permanently enabled
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "score_display:comb_20|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "score_display:comb_20|Div0"
Info (12130): Elaborated megafunction instantiation "score_display:comb_20|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "score_display:comb_20|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf
    Info (12023): Found entity 1: lpm_divide_m9m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf
    Info (12023): Found entity 1: alt_u_div_a4f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12130): Elaborated megafunction instantiation "score_display:comb_20|lpm_divide:Div0"
Info (12133): Instantiated megafunction "score_display:comb_20|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf
    Info (12023): Found entity 1: lpm_divide_jhm
Warning (12241): 9 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 147 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file M:/ECE 287/VerilogDDR/output_files/VerilogDDR.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "restart"
Info (21057): Implemented 1284 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 47 output pins
    Info (21061): Implemented 1229 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 50 warnings
    Info: Peak virtual memory: 559 megabytes
    Info: Processing ended: Fri Dec 11 15:17:50 2015
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in M:/ECE 287/VerilogDDR/output_files/VerilogDDR.map.smsg.


