---
title: "gem5.components.boards.arm_board.html"
parent: sphinx-docs
permalink: /documentation/general_docs/sphinx_docs/gem5/components.boards.arm_board.html
---
<!DOCTYPE html>

<html lang="en" data-content_root="./">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>gem5.components.boards.arm_board module &#8212; gem5  documentation</title>
    <link rel="stylesheet" type="text/css" href="_static/pygments.css?v=4f649999" />
    <link rel="stylesheet" type="text/css" href="_static/alabaster.css?v=cb25574f" />
    <script src="_static/documentation_options.js?v=5929fcd5"></script>
    <script src="_static/doctools.js?v=888ff710"></script>
    <script src="_static/sphinx_highlight.js?v=dc90522c"></script>
    <link rel="index" title="Index" href="genindex.html" />
    <link rel="search" title="Search" href="search.html" />
    <link rel="next" title="gem5.components.boards.kernel_disk_workload module" href="gem5.components.boards.kernel_disk_workload.html" />
    <link rel="prev" title="gem5.components.boards.abstract_system_board module" href="gem5.components.boards.abstract_system_board.html" />
   
  <link rel="stylesheet" href="_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <section id="module-gem5.components.boards.arm_board">
<span id="gem5-components-boards-arm-board-module"></span><h1>gem5.components.boards.arm_board module<a class="headerlink" href="#module-gem5.components.boards.arm_board" title="Link to this heading">¶</a></h1>
<dl class="py class">
<dt class="sig sig-object py" id="gem5.components.boards.arm_board.ArmBoard">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">gem5.components.boards.arm_board.</span></span><span class="sig-name descname"><span class="pre">ArmBoard</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">clk_freq:</span> <span class="pre">str</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">processor:</span> <span class="pre">~gem5.components.processors.abstract_processor.AbstractProcessor</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">memory:</span> <span class="pre">~gem5.components.memory.abstract_memory_system.AbstractMemorySystem</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">cache_hierarchy:</span> <span class="pre">~gem5.components.cachehierarchies.abstract_cache_hierarchy.AbstractCacheHierarchy</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">platform:</span> <span class="pre">~m5.objects.RealView.VExpress_GEM5_Base</span> <span class="pre">=</span> <span class="pre">&lt;m5.objects.RealView.VExpress_GEM5_Foundation</span> <span class="pre">object&gt;</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">release:</span> <span class="pre">~m5.objects.ArmSystem.ArmRelease</span> <span class="pre">=</span> <span class="pre">&lt;m5.objects.ArmSystem.ArmDefaultRelease</span> <span class="pre">object&gt;</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#gem5.components.boards.arm_board.ArmBoard" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">ArmSystem</span></code>, <a class="reference internal" href="gem5.components.boards.abstract_board.html#gem5.components.boards.abstract_board.AbstractBoard" title="gem5.components.boards.abstract_board.AbstractBoard"><code class="xref py py-class docutils literal notranslate"><span class="pre">AbstractBoard</span></code></a>, <a class="reference internal" href="gem5.components.boards.kernel_disk_workload.html#gem5.components.boards.kernel_disk_workload.KernelDiskWorkload" title="gem5.components.boards.kernel_disk_workload.KernelDiskWorkload"><code class="xref py py-class docutils literal notranslate"><span class="pre">KernelDiskWorkload</span></code></a></p>
<p>A board capable of full system simulation for ARM instructions. It is based
ARMv8.</p>
<p>The board is based on Arm Motherboard Express uATX (V2M-P1), Arm
CoreTile Express A15x2 (V2P-CA15) and on Armv8-A FVP Foundation platform
v11.8, depending on the simulated platform. These boards are parts of ARM’s
Versatile(TM) Express family of boards.</p>
<p><strong>Limitations</strong>
* stage2 walker ports are ignored.
* KVM cores only work with VExpress_GEM5_V1</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="gem5.components.boards.arm_board.ArmBoard.abstract">
<span class="sig-name descname"><span class="pre">abstract</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">False</span></em><a class="headerlink" href="#gem5.components.boards.arm_board.ArmBoard.abstract" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="gem5.components.boards.arm_board.ArmBoard.connect_system_port">
<span class="sig-name descname"><span class="pre">connect_system_port</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">port</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">Port</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">None</span></span></span><a class="headerlink" href="#gem5.components.boards.arm_board.ArmBoard.connect_system_port" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="gem5.components.boards.arm_board.ArmBoard.createCCObject">
<span class="sig-name descname"><span class="pre">createCCObject</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#gem5.components.boards.arm_board.ArmBoard.createCCObject" title="Link to this definition">¶</a></dt>
<dd><p>We override this function as it is called in <code class="docutils literal notranslate"><span class="pre">m5.instantiate</span></code>. This
means we can insert a check to ensure the <code class="docutils literal notranslate"><span class="pre">_connect_things</span></code> function
has been run.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="gem5.components.boards.arm_board.ArmBoard.cxx_exports">
<span class="sig-name descname"><span class="pre">cxx_exports</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[]</span></em><a class="headerlink" href="#gem5.components.boards.arm_board.ArmBoard.cxx_exports" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="gem5.components.boards.arm_board.ArmBoard.cxx_extra_bases">
<span class="sig-name descname"><span class="pre">cxx_extra_bases</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[]</span></em><a class="headerlink" href="#gem5.components.boards.arm_board.ArmBoard.cxx_extra_bases" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="gem5.components.boards.arm_board.ArmBoard.cxx_param_exports">
<span class="sig-name descname"><span class="pre">cxx_param_exports</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[]</span></em><a class="headerlink" href="#gem5.components.boards.arm_board.ArmBoard.cxx_param_exports" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="gem5.components.boards.arm_board.ArmBoard.cxx_template_params">
<span class="sig-name descname"><span class="pre">cxx_template_params</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[]</span></em><a class="headerlink" href="#gem5.components.boards.arm_board.ArmBoard.cxx_template_params" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="gem5.components.boards.arm_board.ArmBoard.get_default_kernel_args">
<span class="sig-name descname"><span class="pre">get_default_kernel_args</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">List</span><span class="p"><span class="pre">[</span></span><span class="pre">str</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#gem5.components.boards.arm_board.ArmBoard.get_default_kernel_args" title="Link to this definition">¶</a></dt>
<dd><p>Returns a default list of arguments for the workload kernel. We assume
the following strings may be used as placeholders, to be replaced when
<code class="docutils literal notranslate"><span class="pre">set_kernel_disk_workload</span></code> is executed:</p>
<ul class="simple">
<li><p><cite>{root_value}</cite> : set to <code class="docutils literal notranslate"><span class="pre">get_default_kernel_root_val()</span></code>.</p></li>
</ul>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>A default list of arguments for the workload kernel.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="gem5.components.boards.arm_board.ArmBoard.get_disk_device">
<span class="sig-name descname"><span class="pre">get_disk_device</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#gem5.components.boards.arm_board.ArmBoard.get_disk_device" title="Link to this definition">¶</a></dt>
<dd><p>Set a default disk device, in case user does not specify a disk device.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The disk device.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="gem5.components.boards.arm_board.ArmBoard.get_dma_ports">
<span class="sig-name descname"><span class="pre">get_dma_ports</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">List</span><span class="p"><span class="pre">[</span></span><span class="pre">Port</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#gem5.components.boards.arm_board.ArmBoard.get_dma_ports" title="Link to this definition">¶</a></dt>
<dd><p>Get the board’s Direct Memory Access ports.
This abstract method must be implemented within the subclasses if they
support DMA and/or full system simulation.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>A List of the Direct Memory Access ports.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="gem5.components.boards.arm_board.ArmBoard.get_io_bus">
<span class="sig-name descname"><span class="pre">get_io_bus</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">IOXBar</span></span></span><a class="headerlink" href="#gem5.components.boards.arm_board.ArmBoard.get_io_bus" title="Link to this definition">¶</a></dt>
<dd><p>Get the board’s IO Bus.</p>
<p>This abstract method must be implemented within the subclasses if they
support DMA and/or full system simulation.</p>
<p>The I/O bus is a non-coherent bus (in the classic caches). On the CPU
side, it accepts requests meant for I/O devices. On the memory side, it
forwards these requests to the devices (e.g., the interrupt
controllers on each core).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The I/O Bus.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="gem5.components.boards.arm_board.ArmBoard.get_mem_ports">
<span class="sig-name descname"><span class="pre">get_mem_ports</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">Sequence</span><span class="p"><span class="pre">[</span></span><span class="pre">Tuple</span><span class="p"><span class="pre">[</span></span><span class="pre">AddrRange</span><span class="p"><span class="pre">,</span></span><span class="w"> </span><span class="pre">Port</span><span class="p"><span class="pre">]</span></span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#gem5.components.boards.arm_board.ArmBoard.get_mem_ports" title="Link to this definition">¶</a></dt>
<dd><p>Get the memory ports exposed on this board</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>The ports should be returned such that the address ranges are
in ascending order.</p>
</div>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="gem5.components.boards.arm_board.ArmBoard.get_mem_side_coherent_io_port">
<span class="sig-name descname"><span class="pre">get_mem_side_coherent_io_port</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">Port</span></span></span><a class="headerlink" href="#gem5.components.boards.arm_board.ArmBoard.get_mem_side_coherent_io_port" title="Link to this definition">¶</a></dt>
<dd><p>Get the memory-side coherent I/O port.</p>
<p>This abstract method must be implemented if <code class="docutils literal notranslate"><span class="pre">has_coherent_io</span></code> is <code class="docutils literal notranslate"><span class="pre">True</span></code>.</p>
<p>This returns a <em>port</em> (not a bus) that should be connected to a
CPU-side port for which coherent I/O (DMA) is issued.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="gem5.components.boards.arm_board.ArmBoard.has_coherent_io">
<span class="sig-name descname"><span class="pre">has_coherent_io</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">bool</span></span></span><a class="headerlink" href="#gem5.components.boards.arm_board.ArmBoard.has_coherent_io" title="Link to this definition">¶</a></dt>
<dd><p>Determine whether the board needs coherent I/O</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p><code class="docutils literal notranslate"><span class="pre">True</span></code> if the board needs coherent I/O, <code class="docutils literal notranslate"><span class="pre">False</span></code> otherwise.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="gem5.components.boards.arm_board.ArmBoard.has_dma_ports">
<span class="sig-name descname"><span class="pre">has_dma_ports</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">bool</span></span></span><a class="headerlink" href="#gem5.components.boards.arm_board.ArmBoard.has_dma_ports" title="Link to this definition">¶</a></dt>
<dd><p>Determine whether the board has DMA ports or not.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p><code class="docutils literal notranslate"><span class="pre">True</span></code> if the board has DMA ports, otherwise <code class="docutils literal notranslate"><span class="pre">False</span></code>.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="gem5.components.boards.arm_board.ArmBoard.has_io_bus">
<span class="sig-name descname"><span class="pre">has_io_bus</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">bool</span></span></span><a class="headerlink" href="#gem5.components.boards.arm_board.ArmBoard.has_io_bus" title="Link to this definition">¶</a></dt>
<dd><p>Determine whether the board has an IO bus or not.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p><code class="docutils literal notranslate"><span class="pre">True</span></code> if the board has an IO bus, otherwise <code class="docutils literal notranslate"><span class="pre">False</span></code>.</p>
</dd>
</dl>
</dd></dl>

</dd></dl>

</section>


          </div>
          
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
<h1 class="logo"><a href="index.html">gem5</a></h1>








<h3>Navigation</h3>
<p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="gem5.html">gem5 package</a><ul class="current">
<li class="toctree-l2 current"><a class="reference internal" href="gem5.html#subpackages">Subpackages</a><ul class="current">
<li class="toctree-l3 current"><a class="reference internal" href="gem5.components.html">gem5.components package</a><ul class="current">
<li class="toctree-l4 current"><a class="reference internal" href="gem5.components.html#subpackages">Subpackages</a></li>
<li class="toctree-l4"><a class="reference internal" href="gem5.components.html#module-gem5.components">Module contents</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="gem5.prebuilt.html">gem5.prebuilt package</a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.resources.html">gem5.resources package</a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.simulate.html">gem5.simulate package</a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.utils.html">gem5.utils package</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="gem5.html#submodules">Submodules</a></li>
<li class="toctree-l2"><a class="reference internal" href="gem5.html#module-gem5">Module contents</a></li>
</ul>
</li>
</ul>

<div class="relations">
<h3>Related Topics</h3>
<ul>
  <li><a href="index.html">Documentation overview</a><ul>
  <li><a href="gem5.html">gem5 package</a><ul>
  <li><a href="gem5.components.html">gem5.components package</a><ul>
  <li><a href="gem5.components.boards.html">gem5.components.boards package</a><ul>
      <li>Previous: <a href="gem5.components.boards.abstract_system_board.html" title="previous chapter">gem5.components.boards.abstract_system_board module</a></li>
      <li>Next: <a href="gem5.components.boards.kernel_disk_workload.html" title="next chapter">gem5.components.boards.kernel_disk_workload module</a></li>
  </ul></li>
  </ul></li>
  </ul></li>
  </ul></li>
</ul>
</div>
<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false"/>
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>document.getElementById('searchbox').style.display = "block"</script>








        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      &copy;.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 7.2.6</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.12</a>
      
      |
      <a href="_sources/gem5.components.boards.arm_board.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>