{"vcs1":{"timestamp_begin":1747826151.014934737, "rt":8.80, "ut":8.99, "st":0.56}}
{"vcselab":{"timestamp_begin":1747826159.887978027, "rt":0.36, "ut":0.25, "st":0.12}}
{"link":{"timestamp_begin":1747826160.300272517, "rt":0.40, "ut":0.18, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747826150.354860569}
{"VCS_COMP_START_TIME": 1747826150.354860569}
{"VCS_COMP_END_TIME": 1747826160.842499438}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 488668}}
{"vcselab": {"peak_mem": 183888}}
