Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Aug 15 08:27:19 2023
| Host         : binhkieudo-hotswap running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                  Violations  
---------  --------  -----------------------------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay                                6           
XDCB-4     Warning   create_clock constraint set on both sides of diff pair port  1           
XDCC-4     Warning   User Clock constraint overwritten with the same name         1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.318        0.000                      0                 2168        0.070        0.000                      0                 2168        1.732        0.000                       0                   781  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.318        0.000                      0                 2168        0.070        0.000                      0                 2168        1.732        0.000                       0                   781  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.318ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.318ns  (required time - arrival time)
  Source:                 nolabel_line56/cpu/cpu/decode/funct3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line56/ram/mem_reg_1/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        3.283ns  (logic 0.543ns (16.540%)  route 2.740ns (83.460%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.427ns = ( 11.927 - 7.500 ) 
    Source Clock Delay      (SCD):    4.723ns = ( 7.223 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=780, routed)         1.810     7.223    nolabel_line56/cpu/cpu/decode/wb_clk_BUFG
    SLICE_X165Y22        FDRE                                         r  nolabel_line56/cpu/cpu/decode/funct3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y22        FDRE (Prop_fdre_C_Q)         0.223     7.446 r  nolabel_line56/cpu/cpu/decode/funct3_reg[0]/Q
                         net (fo=23, routed)          0.709     8.154    nolabel_line56/cpu/cpu/decode/Q[0]
    SLICE_X161Y20        LUT4 (Prop_lut4_I0_O)        0.054     8.208 r  nolabel_line56/cpu/cpu/decode/o_wb_cpu_ack_i_4/O
                         net (fo=1, routed)           0.365     8.573    nolabel_line56/cpu/cpu/decode/o_wb_cpu_ack_i_4_n_0
    SLICE_X160Y20        LUT5 (Prop_lut5_I4_O)        0.137     8.710 f  nolabel_line56/cpu/cpu/decode/o_wb_cpu_ack_i_3/O
                         net (fo=3, routed)           0.415     9.125    nolabel_line56/cpu/cpu/bufreg/o_gpio_reg
    SLICE_X163Y20        LUT4 (Prop_lut4_I0_O)        0.043     9.168 f  nolabel_line56/cpu/cpu/bufreg/mem_reg_0_i_15/O
                         net (fo=6, routed)           0.309     9.477    nolabel_line56/cpu/cpu/bufreg/data_reg[31]_0
    SLICE_X160Y18        LUT5 (Prop_lut5_I0_O)        0.043     9.520 f  nolabel_line56/cpu/cpu/bufreg/mem_reg_0_i_16/O
                         net (fo=12, routed)          0.425     9.946    nolabel_line56/cpu/cpu/decode/mem_reg_0_1
    SLICE_X162Y21        LUT6 (Prop_lut6_I5_O)        0.043     9.989 r  nolabel_line56/cpu/cpu/decode/mem_reg_1_i_1/O
                         net (fo=1, routed)           0.517    10.506    nolabel_line56/ram/p_0_in[3]
    RAMB36_X10Y5         RAMB36E1                                     r  nolabel_line56/ram/mem_reg_1/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=780, routed)         1.759    11.927    nolabel_line56/ram/wb_clk_BUFG
    RAMB36_X10Y5         RAMB36E1                                     r  nolabel_line56/ram/mem_reg_1/CLKARDCLK
                         clock pessimism              0.337    12.263    
                         clock uncertainty           -0.035    12.228    
    RAMB36_X10Y5         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.404    11.824    nolabel_line56/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         11.824    
                         arrival time                         -10.506    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.331ns  (required time - arrival time)
  Source:                 init_rst_reg[5]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line56/serv_dm/o_sbus_rdt_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        3.384ns  (logic 0.630ns (18.619%)  route 2.754ns (81.381%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 11.897 - 7.500 ) 
    Source Clock Delay      (SCD):    4.783ns = ( 7.283 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=780, routed)         1.870     7.283    wb_clk_BUFG
    SLICE_X172Y27        FDRE                                         r  init_rst_reg[5]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y27        FDRE (Prop_fdre_C_Q)         0.236     7.519 r  init_rst_reg[5]__0/Q
                         net (fo=19, routed)          0.496     8.015    nolabel_line56/serv_dm/init_rst[0]
    SLICE_X169Y25        LUT3 (Prop_lut3_I2_O)        0.129     8.144 f  nolabel_line56/serv_dm/o_cnt_r[3]_i_1/O
                         net (fo=228, routed)         0.648     8.792    nolabel_line56/cpu/cpu/state/i_rst0
    SLICE_X162Y19        LUT2 (Prop_lut2_I1_O)        0.136     8.928 r  nolabel_line56/cpu/cpu/state/mem_reg_0_i_17/O
                         net (fo=19, routed)          0.328     9.256    nolabel_line56/cpu/cpu/bufreg/mem_reg_0
    SLICE_X162Y18        LUT6 (Prop_lut6_I1_O)        0.043     9.299 f  nolabel_line56/cpu/cpu/bufreg/o_sbus_ack_i_2/O
                         net (fo=2, routed)           0.291     9.589    nolabel_line56/cpu/cpu/ctrl/o_sbus_ack_reg
    SLICE_X160Y18        LUT6 (Prop_lut6_I0_O)        0.043     9.632 f  nolabel_line56/cpu/cpu/ctrl/dci_halt_ack_i_4/O
                         net (fo=6, routed)           0.306     9.939    nolabel_line56/cpu/cpu/ctrl/o_ibus_adr_reg[30]_0
    SLICE_X162Y19        LUT6 (Prop_lut6_I0_O)        0.043     9.982 r  nolabel_line56/cpu/cpu/ctrl/o_sbus_rdt[31]_i_1/O
                         net (fo=32, routed)          0.685    10.666    nolabel_line56/serv_dm/o_sbus_rdt_reg[31]_1[0]
    SLICE_X167Y28        FDRE                                         r  nolabel_line56/serv_dm/o_sbus_rdt_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=780, routed)         1.729    11.897    nolabel_line56/serv_dm/wb_clk_BUFG
    SLICE_X167Y28        FDRE                                         r  nolabel_line56/serv_dm/o_sbus_rdt_reg[17]/C
                         clock pessimism              0.337    12.234    
                         clock uncertainty           -0.035    12.198    
    SLICE_X167Y28        FDRE (Setup_fdre_C_CE)      -0.201    11.997    nolabel_line56/serv_dm/o_sbus_rdt_reg[17]
  -------------------------------------------------------------------
                         required time                         11.997    
                         arrival time                         -10.666    
  -------------------------------------------------------------------
                         slack                                  1.331    

Slack (MET) :             1.331ns  (required time - arrival time)
  Source:                 init_rst_reg[5]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line56/serv_dm/o_sbus_rdt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        3.384ns  (logic 0.630ns (18.619%)  route 2.754ns (81.381%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 11.897 - 7.500 ) 
    Source Clock Delay      (SCD):    4.783ns = ( 7.283 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=780, routed)         1.870     7.283    wb_clk_BUFG
    SLICE_X172Y27        FDRE                                         r  init_rst_reg[5]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y27        FDRE (Prop_fdre_C_Q)         0.236     7.519 r  init_rst_reg[5]__0/Q
                         net (fo=19, routed)          0.496     8.015    nolabel_line56/serv_dm/init_rst[0]
    SLICE_X169Y25        LUT3 (Prop_lut3_I2_O)        0.129     8.144 f  nolabel_line56/serv_dm/o_cnt_r[3]_i_1/O
                         net (fo=228, routed)         0.648     8.792    nolabel_line56/cpu/cpu/state/i_rst0
    SLICE_X162Y19        LUT2 (Prop_lut2_I1_O)        0.136     8.928 r  nolabel_line56/cpu/cpu/state/mem_reg_0_i_17/O
                         net (fo=19, routed)          0.328     9.256    nolabel_line56/cpu/cpu/bufreg/mem_reg_0
    SLICE_X162Y18        LUT6 (Prop_lut6_I1_O)        0.043     9.299 f  nolabel_line56/cpu/cpu/bufreg/o_sbus_ack_i_2/O
                         net (fo=2, routed)           0.291     9.589    nolabel_line56/cpu/cpu/ctrl/o_sbus_ack_reg
    SLICE_X160Y18        LUT6 (Prop_lut6_I0_O)        0.043     9.632 f  nolabel_line56/cpu/cpu/ctrl/dci_halt_ack_i_4/O
                         net (fo=6, routed)           0.306     9.939    nolabel_line56/cpu/cpu/ctrl/o_ibus_adr_reg[30]_0
    SLICE_X162Y19        LUT6 (Prop_lut6_I0_O)        0.043     9.982 r  nolabel_line56/cpu/cpu/ctrl/o_sbus_rdt[31]_i_1/O
                         net (fo=32, routed)          0.685    10.666    nolabel_line56/serv_dm/o_sbus_rdt_reg[31]_1[0]
    SLICE_X167Y28        FDRE                                         r  nolabel_line56/serv_dm/o_sbus_rdt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=780, routed)         1.729    11.897    nolabel_line56/serv_dm/wb_clk_BUFG
    SLICE_X167Y28        FDRE                                         r  nolabel_line56/serv_dm/o_sbus_rdt_reg[9]/C
                         clock pessimism              0.337    12.234    
                         clock uncertainty           -0.035    12.198    
    SLICE_X167Y28        FDRE (Setup_fdre_C_CE)      -0.201    11.997    nolabel_line56/serv_dm/o_sbus_rdt_reg[9]
  -------------------------------------------------------------------
                         required time                         11.997    
                         arrival time                         -10.666    
  -------------------------------------------------------------------
                         slack                                  1.331    

Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 init_rst_reg[5]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line56/serv_dm/o_sbus_rdt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        3.399ns  (logic 0.630ns (18.535%)  route 2.769ns (81.465%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 11.897 - 7.500 ) 
    Source Clock Delay      (SCD):    4.783ns = ( 7.283 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=780, routed)         1.870     7.283    wb_clk_BUFG
    SLICE_X172Y27        FDRE                                         r  init_rst_reg[5]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y27        FDRE (Prop_fdre_C_Q)         0.236     7.519 r  init_rst_reg[5]__0/Q
                         net (fo=19, routed)          0.496     8.015    nolabel_line56/serv_dm/init_rst[0]
    SLICE_X169Y25        LUT3 (Prop_lut3_I2_O)        0.129     8.144 f  nolabel_line56/serv_dm/o_cnt_r[3]_i_1/O
                         net (fo=228, routed)         0.648     8.792    nolabel_line56/cpu/cpu/state/i_rst0
    SLICE_X162Y19        LUT2 (Prop_lut2_I1_O)        0.136     8.928 r  nolabel_line56/cpu/cpu/state/mem_reg_0_i_17/O
                         net (fo=19, routed)          0.328     9.256    nolabel_line56/cpu/cpu/bufreg/mem_reg_0
    SLICE_X162Y18        LUT6 (Prop_lut6_I1_O)        0.043     9.299 f  nolabel_line56/cpu/cpu/bufreg/o_sbus_ack_i_2/O
                         net (fo=2, routed)           0.291     9.589    nolabel_line56/cpu/cpu/ctrl/o_sbus_ack_reg
    SLICE_X160Y18        LUT6 (Prop_lut6_I0_O)        0.043     9.632 f  nolabel_line56/cpu/cpu/ctrl/dci_halt_ack_i_4/O
                         net (fo=6, routed)           0.306     9.939    nolabel_line56/cpu/cpu/ctrl/o_ibus_adr_reg[30]_0
    SLICE_X162Y19        LUT6 (Prop_lut6_I0_O)        0.043     9.982 r  nolabel_line56/cpu/cpu/ctrl/o_sbus_rdt[31]_i_1/O
                         net (fo=32, routed)          0.700    10.682    nolabel_line56/serv_dm/o_sbus_rdt_reg[31]_1[0]
    SLICE_X166Y28        FDRE                                         r  nolabel_line56/serv_dm/o_sbus_rdt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=780, routed)         1.729    11.897    nolabel_line56/serv_dm/wb_clk_BUFG
    SLICE_X166Y28        FDRE                                         r  nolabel_line56/serv_dm/o_sbus_rdt_reg[15]/C
                         clock pessimism              0.337    12.234    
                         clock uncertainty           -0.035    12.198    
    SLICE_X166Y28        FDRE (Setup_fdre_C_CE)      -0.178    12.020    nolabel_line56/serv_dm/o_sbus_rdt_reg[15]
  -------------------------------------------------------------------
                         required time                         12.020    
                         arrival time                         -10.682    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 init_rst_reg[5]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line56/serv_dm/o_sbus_rdt_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        3.399ns  (logic 0.630ns (18.535%)  route 2.769ns (81.465%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 11.897 - 7.500 ) 
    Source Clock Delay      (SCD):    4.783ns = ( 7.283 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=780, routed)         1.870     7.283    wb_clk_BUFG
    SLICE_X172Y27        FDRE                                         r  init_rst_reg[5]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y27        FDRE (Prop_fdre_C_Q)         0.236     7.519 r  init_rst_reg[5]__0/Q
                         net (fo=19, routed)          0.496     8.015    nolabel_line56/serv_dm/init_rst[0]
    SLICE_X169Y25        LUT3 (Prop_lut3_I2_O)        0.129     8.144 f  nolabel_line56/serv_dm/o_cnt_r[3]_i_1/O
                         net (fo=228, routed)         0.648     8.792    nolabel_line56/cpu/cpu/state/i_rst0
    SLICE_X162Y19        LUT2 (Prop_lut2_I1_O)        0.136     8.928 r  nolabel_line56/cpu/cpu/state/mem_reg_0_i_17/O
                         net (fo=19, routed)          0.328     9.256    nolabel_line56/cpu/cpu/bufreg/mem_reg_0
    SLICE_X162Y18        LUT6 (Prop_lut6_I1_O)        0.043     9.299 f  nolabel_line56/cpu/cpu/bufreg/o_sbus_ack_i_2/O
                         net (fo=2, routed)           0.291     9.589    nolabel_line56/cpu/cpu/ctrl/o_sbus_ack_reg
    SLICE_X160Y18        LUT6 (Prop_lut6_I0_O)        0.043     9.632 f  nolabel_line56/cpu/cpu/ctrl/dci_halt_ack_i_4/O
                         net (fo=6, routed)           0.306     9.939    nolabel_line56/cpu/cpu/ctrl/o_ibus_adr_reg[30]_0
    SLICE_X162Y19        LUT6 (Prop_lut6_I0_O)        0.043     9.982 r  nolabel_line56/cpu/cpu/ctrl/o_sbus_rdt[31]_i_1/O
                         net (fo=32, routed)          0.700    10.682    nolabel_line56/serv_dm/o_sbus_rdt_reg[31]_1[0]
    SLICE_X166Y28        FDRE                                         r  nolabel_line56/serv_dm/o_sbus_rdt_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=780, routed)         1.729    11.897    nolabel_line56/serv_dm/wb_clk_BUFG
    SLICE_X166Y28        FDRE                                         r  nolabel_line56/serv_dm/o_sbus_rdt_reg[19]/C
                         clock pessimism              0.337    12.234    
                         clock uncertainty           -0.035    12.198    
    SLICE_X166Y28        FDRE (Setup_fdre_C_CE)      -0.178    12.020    nolabel_line56/serv_dm/o_sbus_rdt_reg[19]
  -------------------------------------------------------------------
                         required time                         12.020    
                         arrival time                         -10.682    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 init_rst_reg[5]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line56/serv_dm/o_sbus_rdt_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        3.399ns  (logic 0.630ns (18.535%)  route 2.769ns (81.465%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 11.897 - 7.500 ) 
    Source Clock Delay      (SCD):    4.783ns = ( 7.283 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=780, routed)         1.870     7.283    wb_clk_BUFG
    SLICE_X172Y27        FDRE                                         r  init_rst_reg[5]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y27        FDRE (Prop_fdre_C_Q)         0.236     7.519 r  init_rst_reg[5]__0/Q
                         net (fo=19, routed)          0.496     8.015    nolabel_line56/serv_dm/init_rst[0]
    SLICE_X169Y25        LUT3 (Prop_lut3_I2_O)        0.129     8.144 f  nolabel_line56/serv_dm/o_cnt_r[3]_i_1/O
                         net (fo=228, routed)         0.648     8.792    nolabel_line56/cpu/cpu/state/i_rst0
    SLICE_X162Y19        LUT2 (Prop_lut2_I1_O)        0.136     8.928 r  nolabel_line56/cpu/cpu/state/mem_reg_0_i_17/O
                         net (fo=19, routed)          0.328     9.256    nolabel_line56/cpu/cpu/bufreg/mem_reg_0
    SLICE_X162Y18        LUT6 (Prop_lut6_I1_O)        0.043     9.299 f  nolabel_line56/cpu/cpu/bufreg/o_sbus_ack_i_2/O
                         net (fo=2, routed)           0.291     9.589    nolabel_line56/cpu/cpu/ctrl/o_sbus_ack_reg
    SLICE_X160Y18        LUT6 (Prop_lut6_I0_O)        0.043     9.632 f  nolabel_line56/cpu/cpu/ctrl/dci_halt_ack_i_4/O
                         net (fo=6, routed)           0.306     9.939    nolabel_line56/cpu/cpu/ctrl/o_ibus_adr_reg[30]_0
    SLICE_X162Y19        LUT6 (Prop_lut6_I0_O)        0.043     9.982 r  nolabel_line56/cpu/cpu/ctrl/o_sbus_rdt[31]_i_1/O
                         net (fo=32, routed)          0.700    10.682    nolabel_line56/serv_dm/o_sbus_rdt_reg[31]_1[0]
    SLICE_X166Y28        FDRE                                         r  nolabel_line56/serv_dm/o_sbus_rdt_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=780, routed)         1.729    11.897    nolabel_line56/serv_dm/wb_clk_BUFG
    SLICE_X166Y28        FDRE                                         r  nolabel_line56/serv_dm/o_sbus_rdt_reg[24]/C
                         clock pessimism              0.337    12.234    
                         clock uncertainty           -0.035    12.198    
    SLICE_X166Y28        FDRE (Setup_fdre_C_CE)      -0.178    12.020    nolabel_line56/serv_dm/o_sbus_rdt_reg[24]
  -------------------------------------------------------------------
                         required time                         12.020    
                         arrival time                         -10.682    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.340ns  (required time - arrival time)
  Source:                 nolabel_line56/cpu/cpu/decode/funct3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line56/ram/mem_reg_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        3.261ns  (logic 0.543ns (16.652%)  route 2.718ns (83.348%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.427ns = ( 11.927 - 7.500 ) 
    Source Clock Delay      (SCD):    4.723ns = ( 7.223 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=780, routed)         1.810     7.223    nolabel_line56/cpu/cpu/decode/wb_clk_BUFG
    SLICE_X165Y22        FDRE                                         r  nolabel_line56/cpu/cpu/decode/funct3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y22        FDRE (Prop_fdre_C_Q)         0.223     7.446 r  nolabel_line56/cpu/cpu/decode/funct3_reg[0]/Q
                         net (fo=23, routed)          0.709     8.154    nolabel_line56/cpu/cpu/decode/Q[0]
    SLICE_X161Y20        LUT4 (Prop_lut4_I0_O)        0.054     8.208 r  nolabel_line56/cpu/cpu/decode/o_wb_cpu_ack_i_4/O
                         net (fo=1, routed)           0.365     8.573    nolabel_line56/cpu/cpu/decode/o_wb_cpu_ack_i_4_n_0
    SLICE_X160Y20        LUT5 (Prop_lut5_I4_O)        0.137     8.710 f  nolabel_line56/cpu/cpu/decode/o_wb_cpu_ack_i_3/O
                         net (fo=3, routed)           0.415     9.125    nolabel_line56/cpu/cpu/bufreg/o_gpio_reg
    SLICE_X163Y20        LUT4 (Prop_lut4_I0_O)        0.043     9.168 f  nolabel_line56/cpu/cpu/bufreg/mem_reg_0_i_15/O
                         net (fo=6, routed)           0.309     9.477    nolabel_line56/cpu/cpu/bufreg/data_reg[31]_0
    SLICE_X160Y18        LUT5 (Prop_lut5_I0_O)        0.043     9.520 f  nolabel_line56/cpu/cpu/bufreg/mem_reg_0_i_16/O
                         net (fo=12, routed)          0.411     9.932    nolabel_line56/cpu/cpu/bufreg/data_reg[31]_1
    SLICE_X163Y21        LUT6 (Prop_lut6_I5_O)        0.043     9.975 r  nolabel_line56/cpu/cpu/bufreg/mem_reg_1_i_2/O
                         net (fo=1, routed)           0.509    10.484    nolabel_line56/ram/p_0_in[2]
    RAMB36_X10Y5         RAMB36E1                                     r  nolabel_line56/ram/mem_reg_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=780, routed)         1.759    11.927    nolabel_line56/ram/wb_clk_BUFG
    RAMB36_X10Y5         RAMB36E1                                     r  nolabel_line56/ram/mem_reg_1/CLKARDCLK
                         clock pessimism              0.337    12.263    
                         clock uncertainty           -0.035    12.228    
    RAMB36_X10Y5         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    11.824    nolabel_line56/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         11.824    
                         arrival time                         -10.484    
  -------------------------------------------------------------------
                         slack                                  1.340    

Slack (MET) :             1.376ns  (required time - arrival time)
  Source:                 init_rst_reg[5]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line56/serv_dm/data_buf_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        3.338ns  (logic 0.630ns (18.873%)  route 2.708ns (81.127%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 11.896 - 7.500 ) 
    Source Clock Delay      (SCD):    4.783ns = ( 7.283 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=780, routed)         1.870     7.283    wb_clk_BUFG
    SLICE_X172Y27        FDRE                                         r  init_rst_reg[5]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y27        FDRE (Prop_fdre_C_Q)         0.236     7.519 r  init_rst_reg[5]__0/Q
                         net (fo=19, routed)          0.496     8.015    nolabel_line56/serv_dm/init_rst[0]
    SLICE_X169Y25        LUT3 (Prop_lut3_I2_O)        0.129     8.144 f  nolabel_line56/serv_dm/o_cnt_r[3]_i_1/O
                         net (fo=228, routed)         0.648     8.792    nolabel_line56/cpu/cpu/state/i_rst0
    SLICE_X162Y19        LUT2 (Prop_lut2_I1_O)        0.136     8.928 r  nolabel_line56/cpu/cpu/state/mem_reg_0_i_17/O
                         net (fo=19, routed)          0.328     9.256    nolabel_line56/cpu/cpu/bufreg/mem_reg_0
    SLICE_X162Y18        LUT6 (Prop_lut6_I1_O)        0.043     9.299 f  nolabel_line56/cpu/cpu/bufreg/o_sbus_ack_i_2/O
                         net (fo=2, routed)           0.291     9.589    nolabel_line56/cpu/cpu/ctrl/o_sbus_ack_reg
    SLICE_X160Y18        LUT6 (Prop_lut6_I0_O)        0.043     9.632 f  nolabel_line56/cpu/cpu/ctrl/dci_halt_ack_i_4/O
                         net (fo=6, routed)           0.345     9.978    nolabel_line56/cpu/cpu/bufreg/dci_halt_ack_reg_0
    SLICE_X162Y21        LUT6 (Prop_lut6_I2_O)        0.043    10.021 r  nolabel_line56/cpu/cpu/bufreg/data_buf[31]_i_1/O
                         net (fo=32, routed)          0.600    10.621    nolabel_line56/serv_dm/E[0]
    SLICE_X169Y25        FDRE                                         r  nolabel_line56/serv_dm/data_buf_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=780, routed)         1.728    11.896    nolabel_line56/serv_dm/wb_clk_BUFG
    SLICE_X169Y25        FDRE                                         r  nolabel_line56/serv_dm/data_buf_reg[22]/C
                         clock pessimism              0.337    12.233    
                         clock uncertainty           -0.035    12.197    
    SLICE_X169Y25        FDRE (Setup_fdre_C_CE)      -0.201    11.996    nolabel_line56/serv_dm/data_buf_reg[22]
  -------------------------------------------------------------------
                         required time                         11.996    
                         arrival time                         -10.621    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.376ns  (required time - arrival time)
  Source:                 init_rst_reg[5]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line56/serv_dm/data_buf_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        3.338ns  (logic 0.630ns (18.873%)  route 2.708ns (81.127%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 11.896 - 7.500 ) 
    Source Clock Delay      (SCD):    4.783ns = ( 7.283 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=780, routed)         1.870     7.283    wb_clk_BUFG
    SLICE_X172Y27        FDRE                                         r  init_rst_reg[5]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y27        FDRE (Prop_fdre_C_Q)         0.236     7.519 r  init_rst_reg[5]__0/Q
                         net (fo=19, routed)          0.496     8.015    nolabel_line56/serv_dm/init_rst[0]
    SLICE_X169Y25        LUT3 (Prop_lut3_I2_O)        0.129     8.144 f  nolabel_line56/serv_dm/o_cnt_r[3]_i_1/O
                         net (fo=228, routed)         0.648     8.792    nolabel_line56/cpu/cpu/state/i_rst0
    SLICE_X162Y19        LUT2 (Prop_lut2_I1_O)        0.136     8.928 r  nolabel_line56/cpu/cpu/state/mem_reg_0_i_17/O
                         net (fo=19, routed)          0.328     9.256    nolabel_line56/cpu/cpu/bufreg/mem_reg_0
    SLICE_X162Y18        LUT6 (Prop_lut6_I1_O)        0.043     9.299 f  nolabel_line56/cpu/cpu/bufreg/o_sbus_ack_i_2/O
                         net (fo=2, routed)           0.291     9.589    nolabel_line56/cpu/cpu/ctrl/o_sbus_ack_reg
    SLICE_X160Y18        LUT6 (Prop_lut6_I0_O)        0.043     9.632 f  nolabel_line56/cpu/cpu/ctrl/dci_halt_ack_i_4/O
                         net (fo=6, routed)           0.345     9.978    nolabel_line56/cpu/cpu/bufreg/dci_halt_ack_reg_0
    SLICE_X162Y21        LUT6 (Prop_lut6_I2_O)        0.043    10.021 r  nolabel_line56/cpu/cpu/bufreg/data_buf[31]_i_1/O
                         net (fo=32, routed)          0.600    10.621    nolabel_line56/serv_dm/E[0]
    SLICE_X169Y25        FDRE                                         r  nolabel_line56/serv_dm/data_buf_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=780, routed)         1.728    11.896    nolabel_line56/serv_dm/wb_clk_BUFG
    SLICE_X169Y25        FDRE                                         r  nolabel_line56/serv_dm/data_buf_reg[23]/C
                         clock pessimism              0.337    12.233    
                         clock uncertainty           -0.035    12.197    
    SLICE_X169Y25        FDRE (Setup_fdre_C_CE)      -0.201    11.996    nolabel_line56/serv_dm/data_buf_reg[23]
  -------------------------------------------------------------------
                         required time                         11.996    
                         arrival time                         -10.621    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.387ns  (required time - arrival time)
  Source:                 init_rst_reg[5]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line56/serv_dm/data_buf_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        3.352ns  (logic 0.630ns (18.792%)  route 2.722ns (81.208%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 11.899 - 7.500 ) 
    Source Clock Delay      (SCD):    4.783ns = ( 7.283 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=780, routed)         1.870     7.283    wb_clk_BUFG
    SLICE_X172Y27        FDRE                                         r  init_rst_reg[5]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y27        FDRE (Prop_fdre_C_Q)         0.236     7.519 r  init_rst_reg[5]__0/Q
                         net (fo=19, routed)          0.496     8.015    nolabel_line56/serv_dm/init_rst[0]
    SLICE_X169Y25        LUT3 (Prop_lut3_I2_O)        0.129     8.144 f  nolabel_line56/serv_dm/o_cnt_r[3]_i_1/O
                         net (fo=228, routed)         0.648     8.792    nolabel_line56/cpu/cpu/state/i_rst0
    SLICE_X162Y19        LUT2 (Prop_lut2_I1_O)        0.136     8.928 r  nolabel_line56/cpu/cpu/state/mem_reg_0_i_17/O
                         net (fo=19, routed)          0.328     9.256    nolabel_line56/cpu/cpu/bufreg/mem_reg_0
    SLICE_X162Y18        LUT6 (Prop_lut6_I1_O)        0.043     9.299 f  nolabel_line56/cpu/cpu/bufreg/o_sbus_ack_i_2/O
                         net (fo=2, routed)           0.291     9.589    nolabel_line56/cpu/cpu/ctrl/o_sbus_ack_reg
    SLICE_X160Y18        LUT6 (Prop_lut6_I0_O)        0.043     9.632 f  nolabel_line56/cpu/cpu/ctrl/dci_halt_ack_i_4/O
                         net (fo=6, routed)           0.345     9.978    nolabel_line56/cpu/cpu/bufreg/dci_halt_ack_reg_0
    SLICE_X162Y21        LUT6 (Prop_lut6_I2_O)        0.043    10.021 r  nolabel_line56/cpu/cpu/bufreg/data_buf[31]_i_1/O
                         net (fo=32, routed)          0.615    10.635    nolabel_line56/serv_dm/E[0]
    SLICE_X166Y29        FDRE                                         r  nolabel_line56/serv_dm/data_buf_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=780, routed)         1.731    11.899    nolabel_line56/serv_dm/wb_clk_BUFG
    SLICE_X166Y29        FDRE                                         r  nolabel_line56/serv_dm/data_buf_reg[20]/C
                         clock pessimism              0.337    12.236    
                         clock uncertainty           -0.035    12.200    
    SLICE_X166Y29        FDRE (Setup_fdre_C_CE)      -0.178    12.022    nolabel_line56/serv_dm/data_buf_reg[20]
  -------------------------------------------------------------------
                         required time                         12.022    
                         arrival time                         -10.635    
  -------------------------------------------------------------------
                         slack                                  1.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 nolabel_line56/serv_dtm/tap_reg_idcode_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line56/serv_dtm/tap_reg_idcode_reg[7]_srl2___nolabel_line56_serv_dtm_tap_reg_idcode_reg_r_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.144ns  (logic 0.091ns (63.065%)  route 0.053ns (36.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.569ns = ( 5.069 - 2.500 ) 
    Source Clock Delay      (SCD):    2.154ns = ( 4.654 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=780, routed)         0.780     4.654    nolabel_line56/serv_dtm/wb_clk_BUFG
    SLICE_X173Y17        FDRE                                         r  nolabel_line56/serv_dtm/tap_reg_idcode_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y17        FDRE (Prop_fdre_C_Q)         0.091     4.745 r  nolabel_line56/serv_dtm/tap_reg_idcode_reg[9]/Q
                         net (fo=1, routed)           0.053     4.798    nolabel_line56/serv_dtm/tap_reg_idcode_reg_n_0_[9]
    SLICE_X172Y17        SRL16E                                       r  nolabel_line56/serv_dtm/tap_reg_idcode_reg[7]_srl2___nolabel_line56_serv_dtm_tap_reg_idcode_reg_r_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=780, routed)         1.040     5.069    nolabel_line56/serv_dtm/wb_clk_BUFG
    SLICE_X172Y17        SRL16E                                       r  nolabel_line56/serv_dtm/tap_reg_idcode_reg[7]_srl2___nolabel_line56_serv_dtm_tap_reg_idcode_reg_r_0/CLK
                         clock pessimism             -0.404     4.665    
    SLICE_X172Y17        SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     4.728    nolabel_line56/serv_dtm/tap_reg_idcode_reg[7]_srl2___nolabel_line56_serv_dtm_tap_reg_idcode_reg_r_0
  -------------------------------------------------------------------
                         required time                         -4.728    
                         arrival time                           4.798    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 nolabel_line56/serv_dtm/dmi_wdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line56/serv_dm/dm_reg_command_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.795%)  route 0.062ns (38.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.564ns = ( 5.064 - 2.500 ) 
    Source Clock Delay      (SCD):    2.149ns = ( 4.649 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=780, routed)         0.775     4.649    nolabel_line56/serv_dtm/wb_clk_BUFG
    SLICE_X171Y27        FDRE                                         r  nolabel_line56/serv_dtm/dmi_wdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y27        FDRE (Prop_fdre_C_Q)         0.100     4.749 r  nolabel_line56/serv_dtm/dmi_wdata_reg[12]/Q
                         net (fo=3, routed)           0.062     4.811    nolabel_line56/serv_dm/dm_reg_command_reg[31]_0[12]
    SLICE_X170Y27        FDRE                                         r  nolabel_line56/serv_dm/dm_reg_command_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=780, routed)         1.035     5.064    nolabel_line56/serv_dm/wb_clk_BUFG
    SLICE_X170Y27        FDRE                                         r  nolabel_line56/serv_dm/dm_reg_command_reg[12]/C
                         clock pessimism             -0.404     4.660    
    SLICE_X170Y27        FDRE (Hold_fdre_C_D)         0.059     4.719    nolabel_line56/serv_dm/dm_reg_command_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.719    
                         arrival time                           4.811    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 nolabel_line56/serv_dtm/tap_reg_dmi_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line56/serv_dtm/dmi_wdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.163ns  (logic 0.100ns (61.327%)  route 0.063ns (38.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.564ns = ( 5.064 - 2.500 ) 
    Source Clock Delay      (SCD):    2.150ns = ( 4.650 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=780, routed)         0.776     4.650    nolabel_line56/serv_dtm/wb_clk_BUFG
    SLICE_X169Y30        FDRE                                         r  nolabel_line56/serv_dtm/tap_reg_dmi_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y30        FDRE (Prop_fdre_C_Q)         0.100     4.750 r  nolabel_line56/serv_dtm/tap_reg_dmi_reg[26]/Q
                         net (fo=2, routed)           0.063     4.813    nolabel_line56/serv_dtm/tap_reg_dmi_reg_n_0_[26]
    SLICE_X168Y30        FDRE                                         r  nolabel_line56/serv_dtm/dmi_wdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=780, routed)         1.035     5.064    nolabel_line56/serv_dtm/wb_clk_BUFG
    SLICE_X168Y30        FDRE                                         r  nolabel_line56/serv_dtm/dmi_wdata_reg[24]/C
                         clock pessimism             -0.403     4.661    
    SLICE_X168Y30        FDRE (Hold_fdre_C_D)         0.059     4.720    nolabel_line56/serv_dtm/dmi_wdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -4.720    
                         arrival time                           4.813    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 nolabel_line56/cpu/rf_ram_if/rreq_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line56/cpu/rf_ram_if/rgnt_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.531ns = ( 5.031 - 2.500 ) 
    Source Clock Delay      (SCD):    2.116ns = ( 4.616 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=780, routed)         0.742     4.616    nolabel_line56/cpu/rf_ram_if/wb_clk_BUFG
    SLICE_X161Y21        FDRE                                         r  nolabel_line56/cpu/rf_ram_if/rreq_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y21        FDRE (Prop_fdre_C_Q)         0.100     4.716 r  nolabel_line56/cpu/rf_ram_if/rreq_r_reg/Q
                         net (fo=1, routed)           0.055     4.771    nolabel_line56/cpu/rf_ram_if/rreq_r
    SLICE_X161Y21        FDRE                                         r  nolabel_line56/cpu/rf_ram_if/rgnt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=780, routed)         1.002     5.031    nolabel_line56/cpu/rf_ram_if/wb_clk_BUFG
    SLICE_X161Y21        FDRE                                         r  nolabel_line56/cpu/rf_ram_if/rgnt_reg/C
                         clock pessimism             -0.415     4.616    
    SLICE_X161Y21        FDRE (Hold_fdre_C_D)         0.047     4.663    nolabel_line56/cpu/rf_ram_if/rgnt_reg
  -------------------------------------------------------------------
                         required time                         -4.663    
                         arrival time                           4.771    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 nolabel_line56/cpu/cpu/bufreg2/dat_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line56/cpu/cpu/bufreg2/dat_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.216ns  (logic 0.128ns (59.223%)  route 0.088ns (40.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.532ns = ( 5.032 - 2.500 ) 
    Source Clock Delay      (SCD):    2.118ns = ( 4.618 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=780, routed)         0.744     4.618    nolabel_line56/cpu/cpu/bufreg2/wb_clk_BUFG
    SLICE_X163Y29        FDRE                                         r  nolabel_line56/cpu/cpu/bufreg2/dat_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y29        FDRE (Prop_fdre_C_Q)         0.100     4.718 r  nolabel_line56/cpu/cpu/bufreg2/dat_reg[28]/Q
                         net (fo=3, routed)           0.088     4.806    nolabel_line56/cpu/cpu/bufreg/dat_reg[30][22]
    SLICE_X162Y29        LUT6 (Prop_lut6_I0_O)        0.028     4.834 r  nolabel_line56/cpu/cpu/bufreg/dat[27]_i_1/O
                         net (fo=1, routed)           0.000     4.834    nolabel_line56/cpu/cpu/bufreg2/D[22]
    SLICE_X162Y29        FDRE                                         r  nolabel_line56/cpu/cpu/bufreg2/dat_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=780, routed)         1.003     5.032    nolabel_line56/cpu/cpu/bufreg2/wb_clk_BUFG
    SLICE_X162Y29        FDRE                                         r  nolabel_line56/cpu/cpu/bufreg2/dat_reg[27]/C
                         clock pessimism             -0.403     4.629    
    SLICE_X162Y29        FDRE (Hold_fdre_C_D)         0.087     4.716    nolabel_line56/cpu/cpu/bufreg2/dat_reg[27]
  -------------------------------------------------------------------
                         required time                         -4.716    
                         arrival time                           4.834    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 nolabel_line56/serv_dm/dm_reg_command_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line56/serv_dm/dm_ctrl_ldsw_progbuf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.226ns  (logic 0.130ns (57.590%)  route 0.096ns (42.410%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 5.061 - 2.500 ) 
    Source Clock Delay      (SCD):    2.147ns = ( 4.647 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=780, routed)         0.773     4.647    nolabel_line56/serv_dm/wb_clk_BUFG
    SLICE_X169Y27        FDRE                                         r  nolabel_line56/serv_dm/dm_reg_command_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y27        FDRE (Prop_fdre_C_Q)         0.100     4.747 f  nolabel_line56/serv_dm/dm_reg_command_reg[16]/Q
                         net (fo=3, routed)           0.096     4.843    nolabel_line56/serv_dm/dm_reg_command_reg_n_0_[16]
    SLICE_X168Y27        LUT3 (Prop_lut3_I0_O)        0.030     4.873 r  nolabel_line56/serv_dm/dm_ctrl_ldsw_progbuf[5]_i_1/O
                         net (fo=1, routed)           0.000     4.873    nolabel_line56/serv_dm/dm_ctrl_ldsw_progbuf__0[5]
    SLICE_X168Y27        FDRE                                         r  nolabel_line56/serv_dm/dm_ctrl_ldsw_progbuf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=780, routed)         1.032     5.061    nolabel_line56/serv_dm/wb_clk_BUFG
    SLICE_X168Y27        FDRE                                         r  nolabel_line56/serv_dm/dm_ctrl_ldsw_progbuf_reg[5]/C
                         clock pessimism             -0.403     4.658    
    SLICE_X168Y27        FDRE (Hold_fdre_C_D)         0.096     4.754    nolabel_line56/serv_dm/dm_ctrl_ldsw_progbuf_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.754    
                         arrival time                           4.873    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 nolabel_line56/serv_dtm/dmi_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line56/serv_dtm/tap_reg_dmi_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.230ns  (logic 0.132ns (57.504%)  route 0.098ns (42.496%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.567ns = ( 5.067 - 2.500 ) 
    Source Clock Delay      (SCD):    2.152ns = ( 4.652 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=780, routed)         0.778     4.652    nolabel_line56/serv_dtm/wb_clk_BUFG
    SLICE_X173Y30        FDRE                                         r  nolabel_line56/serv_dtm/dmi_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y30        FDRE (Prop_fdre_C_Q)         0.100     4.752 r  nolabel_line56/serv_dtm/dmi_addr_reg[3]/Q
                         net (fo=38, routed)          0.098     4.850    nolabel_line56/serv_dtm/dmi_req_address[3]
    SLICE_X172Y30        LUT3 (Prop_lut3_I0_O)        0.032     4.882 r  nolabel_line56/serv_dtm/tap_reg_dmi[37]_i_1/O
                         net (fo=1, routed)           0.000     4.882    nolabel_line56/serv_dtm/tap_reg_dmi[37]
    SLICE_X172Y30        FDRE                                         r  nolabel_line56/serv_dtm/tap_reg_dmi_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=780, routed)         1.038     5.067    nolabel_line56/serv_dtm/wb_clk_BUFG
    SLICE_X172Y30        FDRE                                         r  nolabel_line56/serv_dtm/tap_reg_dmi_reg[37]/C
                         clock pessimism             -0.404     4.663    
    SLICE_X172Y30        FDRE (Hold_fdre_C_D)         0.096     4.759    nolabel_line56/serv_dtm/tap_reg_dmi_reg[37]
  -------------------------------------------------------------------
                         required time                         -4.759    
                         arrival time                           4.882    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 nolabel_line56/cpu/cpu/bufreg/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line56/cpu/cpu/bufreg/data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.174ns  (logic 0.100ns (57.491%)  route 0.074ns (42.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.534ns = ( 5.034 - 2.500 ) 
    Source Clock Delay      (SCD):    2.120ns = ( 4.620 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.414ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=780, routed)         0.746     4.620    nolabel_line56/cpu/cpu/bufreg/wb_clk_BUFG
    SLICE_X163Y18        FDRE                                         r  nolabel_line56/cpu/cpu/bufreg/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y18        FDRE (Prop_fdre_C_Q)         0.100     4.720 r  nolabel_line56/cpu/cpu/bufreg/data_reg[10]/Q
                         net (fo=3, routed)           0.074     4.794    nolabel_line56/cpu/cpu/bufreg/data_reg[31]_2[8]
    SLICE_X163Y18        FDRE                                         r  nolabel_line56/cpu/cpu/bufreg/data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=780, routed)         1.005     5.034    nolabel_line56/cpu/cpu/bufreg/wb_clk_BUFG
    SLICE_X163Y18        FDRE                                         r  nolabel_line56/cpu/cpu/bufreg/data_reg[9]/C
                         clock pessimism             -0.414     4.620    
    SLICE_X163Y18        FDRE (Hold_fdre_C_D)         0.047     4.667    nolabel_line56/cpu/cpu/bufreg/data_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.667    
                         arrival time                           4.794    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 nolabel_line56/serv_dm/o_dmi_rsp_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line56/serv_dtm/dmi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.926%)  route 0.100ns (50.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.566ns = ( 5.066 - 2.500 ) 
    Source Clock Delay      (SCD):    2.149ns = ( 4.649 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=780, routed)         0.775     4.649    nolabel_line56/serv_dm/wb_clk_BUFG
    SLICE_X173Y27        FDRE                                         r  nolabel_line56/serv_dm/o_dmi_rsp_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y27        FDRE (Prop_fdre_C_Q)         0.100     4.749 r  nolabel_line56/serv_dm/o_dmi_rsp_data_reg[18]/Q
                         net (fo=1, routed)           0.100     4.849    nolabel_line56/serv_dtm/dmi_rdata_reg[31]_0[18]
    SLICE_X172Y29        FDRE                                         r  nolabel_line56/serv_dtm/dmi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=780, routed)         1.037     5.066    nolabel_line56/serv_dtm/wb_clk_BUFG
    SLICE_X172Y29        FDRE                                         r  nolabel_line56/serv_dtm/dmi_rdata_reg[18]/C
                         clock pessimism             -0.403     4.663    
    SLICE_X172Y29        FDRE (Hold_fdre_C_D)         0.059     4.722    nolabel_line56/serv_dtm/dmi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -4.722    
                         arrival time                           4.849    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 nolabel_line56/serv_dm/o_sbus_rdt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line56/cpu/cpu/bufreg2/dat_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.234ns  (logic 0.171ns (73.131%)  route 0.063ns (26.869%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 5.061 - 2.500 ) 
    Source Clock Delay      (SCD):    2.147ns = ( 4.647 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=780, routed)         0.773     4.647    nolabel_line56/serv_dm/wb_clk_BUFG
    SLICE_X167Y20        FDRE                                         r  nolabel_line56/serv_dm/o_sbus_rdt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y20        FDRE (Prop_fdre_C_Q)         0.100     4.747 r  nolabel_line56/serv_dm/o_sbus_rdt_reg[3]/Q
                         net (fo=2, routed)           0.063     4.810    nolabel_line56/cpu/cpu/bufreg/dat_reg[4][3]
    SLICE_X166Y20        LUT6 (Prop_lut6_I2_O)        0.028     4.838 r  nolabel_line56/cpu/cpu/bufreg/dat[3]_i_3/O
                         net (fo=1, routed)           0.000     4.838    nolabel_line56/cpu/cpu/bufreg2/dat_reg[3]_0
    SLICE_X166Y20        MUXF7 (Prop_muxf7_I1_O)      0.043     4.881 r  nolabel_line56/cpu/cpu/bufreg2/dat_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     4.881    nolabel_line56/cpu/cpu/bufreg2/dat_reg[3]_i_1_n_0
    SLICE_X166Y20        FDRE                                         r  nolabel_line56/cpu/cpu/bufreg2/dat_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=780, routed)         1.032     5.061    nolabel_line56/cpu/cpu/bufreg2/wb_clk_BUFG
    SLICE_X166Y20        FDRE                                         r  nolabel_line56/cpu/cpu/bufreg2/dat_reg[3]/C
                         clock pessimism             -0.403     4.658    
    SLICE_X166Y20        FDRE (Hold_fdre_C_D)         0.092     4.750    nolabel_line56/cpu/cpu/bufreg2/dat_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.750    
                         arrival time                           4.881    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLK_N }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X10Y4    nolabel_line56/ram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X10Y5    nolabel_line56/ram/mem_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.408         5.000       3.591      BUFGCTRL_X0Y16  wb_clk_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X172Y27   init_rst_reg[5]__0/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X158Y17   nolabel_line56/cpu/cpu/bufreg/data_reg[20]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X158Y17   nolabel_line56/cpu/cpu/bufreg/data_reg[21]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X158Y17   nolabel_line56/cpu/cpu/bufreg/data_reg[22]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X158Y18   nolabel_line56/cpu/cpu/bufreg/data_reg[27]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X158Y18   nolabel_line56/cpu/cpu/bufreg/data_reg[28]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X161Y17   nolabel_line56/cpu/cpu/bufreg/data_reg[29]/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X156Y26   nolabel_line56/cpu/rf_ram/memory_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X156Y26   nolabel_line56/cpu/rf_ram/memory_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X156Y26   nolabel_line56/cpu/rf_ram/memory_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X156Y26   nolabel_line56/cpu/rf_ram/memory_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X156Y26   nolabel_line56/cpu/rf_ram/memory_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X156Y26   nolabel_line56/cpu/rf_ram/memory_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X156Y26   nolabel_line56/cpu/rf_ram/memory_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X156Y26   nolabel_line56/cpu/rf_ram/memory_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X158Y25   nolabel_line56/cpu/rf_ram/memory_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X158Y25   nolabel_line56/cpu/rf_ram/memory_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X156Y26   nolabel_line56/cpu/rf_ram/memory_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X156Y26   nolabel_line56/cpu/rf_ram/memory_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X156Y26   nolabel_line56/cpu/rf_ram/memory_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X156Y26   nolabel_line56/cpu/rf_ram/memory_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X156Y26   nolabel_line56/cpu/rf_ram/memory_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X156Y26   nolabel_line56/cpu/rf_ram/memory_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X156Y26   nolabel_line56/cpu/rf_ram/memory_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X156Y26   nolabel_line56/cpu/rf_ram/memory_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X158Y25   nolabel_line56/cpu/rf_ram/memory_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X158Y25   nolabel_line56/cpu/rf_ram/memory_reg_0_63_3_5/RAMA/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line56/serv_dtm/r_tdo_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_jtag_tdo
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.719ns  (logic 2.430ns (51.484%)  route 2.290ns (48.516%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=780, routed)         1.873     7.286    nolabel_line56/serv_dtm/wb_clk_BUFG
    SLICE_X170Y20        FDRE                                         r  nolabel_line56/serv_dtm/r_tdo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y20        FDRE (Prop_fdre_C_Q)         0.259     7.545 r  nolabel_line56/serv_dtm/r_tdo_reg/Q
                         net (fo=1, routed)           2.290     9.834    o_jtag_tdo_OBUF
    J30                  OBUF (Prop_obuf_I_O)         2.171    12.005 r  o_jtag_tdo_OBUF_inst/O
                         net (fo=0)                   0.000    12.005    o_jtag_tdo
    J30                                                               r  o_jtag_tdo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line56/gpio/o_gpio_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            q
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.476ns  (logic 2.379ns (53.148%)  route 2.097ns (46.852%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=780, routed)         1.813     7.226    nolabel_line56/gpio/wb_clk_BUFG
    SLICE_X163Y20        FDRE                                         r  nolabel_line56/gpio/o_gpio_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y20        FDRE (Prop_fdre_C_Q)         0.223     7.449 r  nolabel_line56/gpio/o_gpio_reg/Q
                         net (fo=3, routed)           2.097     9.546    q_OBUF
    V29                  OBUF (Prop_obuf_I_O)         2.156    11.701 r  q_OBUF_inst/O
                         net (fo=0)                   0.000    11.701    q
    V29                                                               r  q (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line56/gpio/o_gpio_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            q
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.242ns  (logic 1.347ns (60.086%)  route 0.895ns (39.914%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=780, routed)         0.744     4.618    nolabel_line56/gpio/wb_clk_BUFG
    SLICE_X163Y20        FDRE                                         r  nolabel_line56/gpio/o_gpio_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y20        FDRE (Prop_fdre_C_Q)         0.100     4.718 r  nolabel_line56/gpio/o_gpio_reg/Q
                         net (fo=3, routed)           0.895     5.613    q_OBUF
    V29                  OBUF (Prop_obuf_I_O)         1.247     6.860 r  q_OBUF_inst/O
                         net (fo=0)                   0.000     6.860    q
    V29                                                               r  q (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line56/serv_dtm/r_tdo_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_jtag_tdo
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.330ns  (logic 1.380ns (59.239%)  route 0.950ns (40.761%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=780, routed)         0.777     4.651    nolabel_line56/serv_dtm/wb_clk_BUFG
    SLICE_X170Y20        FDRE                                         r  nolabel_line56/serv_dtm/r_tdo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y20        FDRE (Prop_fdre_C_Q)         0.118     4.769 r  nolabel_line56/serv_dtm/r_tdo_reg/Q
                         net (fo=1, routed)           0.950     5.719    o_jtag_tdo_OBUF
    J30                  OBUF (Prop_obuf_I_O)         1.262     6.981 r  o_jtag_tdo_OBUF_inst/O
                         net (fo=0)                   0.000     6.981    o_jtag_tdo
    J30                                                               r  o_jtag_tdo (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_jtag_tck
                            (input port)
  Destination:            nolabel_line56/serv_dtm/tap_sync_tck_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.944ns  (logic 0.736ns (24.993%)  route 2.208ns (75.007%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 6.898 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K30                                               0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    K30                  IBUF (Prop_ibuf_I_O)         0.736     0.736 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.208     2.944    nolabel_line56/serv_dtm/tap_sync_tck_r_reg[0]_0[0]
    SLICE_X170Y25        FDRE                                         r  nolabel_line56/serv_dtm/tap_sync_tck_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=780, routed)         1.730     6.898    nolabel_line56/serv_dtm/wb_clk_BUFG
    SLICE_X170Y25        FDRE                                         r  nolabel_line56/serv_dtm/tap_sync_tck_r_reg[0]/C

Slack:                    inf
  Source:                 i_jtag_tms
                            (input port)
  Destination:            nolabel_line56/serv_dtm/tap_sync_tms_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.688ns  (logic 0.733ns (27.271%)  route 1.955ns (72.729%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 6.899 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K29                                               0.000     0.000 r  i_jtag_tms (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tms
    K29                  IBUF (Prop_ibuf_I_O)         0.733     0.733 r  i_jtag_tms_IBUF_inst/O
                         net (fo=1, routed)           1.955     2.688    nolabel_line56/serv_dtm/tap_sync_tms_r_reg[0]_0[0]
    SLICE_X173Y26        FDRE                                         r  nolabel_line56/serv_dtm/tap_sync_tms_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=780, routed)         1.731     6.899    nolabel_line56/serv_dtm/wb_clk_BUFG
    SLICE_X173Y26        FDRE                                         r  nolabel_line56/serv_dtm/tap_sync_tms_r_reg[0]/C

Slack:                    inf
  Source:                 i_jtag_tdi
                            (input port)
  Destination:            nolabel_line56/serv_dtm/tap_sync_tdi_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.291ns  (logic 0.754ns (32.898%)  route 1.537ns (67.102%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 6.898 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P31                                               0.000     0.000 r  i_jtag_tdi (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tdi
    P31                  IBUF (Prop_ibuf_I_O)         0.754     0.754 r  i_jtag_tdi_IBUF_inst/O
                         net (fo=1, routed)           1.537     2.291    nolabel_line56/serv_dtm/tap_sync_tdi_r_reg[0]_0[0]
    SLICE_X173Y24        FDRE                                         r  nolabel_line56/serv_dtm/tap_sync_tdi_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=780, routed)         1.730     6.898    nolabel_line56/serv_dtm/wb_clk_BUFG
    SLICE_X173Y24        FDRE                                         r  nolabel_line56/serv_dtm/tap_sync_tdi_r_reg[0]/C

Slack:                    inf
  Source:                 i_jtag_trst
                            (input port)
  Destination:            nolabel_line56/serv_dtm/tap_sync_trst_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.095ns  (logic 0.757ns (36.150%)  route 1.338ns (63.850%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 6.898 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R30                                               0.000     0.000 r  i_jtag_trst (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_trst
    R30                  IBUF (Prop_ibuf_I_O)         0.757     0.757 r  i_jtag_trst_IBUF_inst/O
                         net (fo=1, routed)           1.338     2.095    nolabel_line56/serv_dtm/tap_sync_trst_r_reg[0]_0[0]
    SLICE_X171Y25        FDRE                                         r  nolabel_line56/serv_dtm/tap_sync_trst_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=780, routed)         1.730     6.898    nolabel_line56/serv_dtm/wb_clk_BUFG
    SLICE_X171Y25        FDRE                                         r  nolabel_line56/serv_dtm/tap_sync_trst_r_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_jtag_trst
                            (input port)
  Destination:            nolabel_line56/serv_dtm/tap_sync_trst_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.981ns  (logic 0.263ns (26.769%)  route 0.719ns (73.231%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 5.061 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R30                                               0.000     0.000 r  i_jtag_trst (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_trst
    R30                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  i_jtag_trst_IBUF_inst/O
                         net (fo=1, routed)           0.719     0.981    nolabel_line56/serv_dtm/tap_sync_trst_r_reg[0]_0[0]
    SLICE_X171Y25        FDRE                                         r  nolabel_line56/serv_dtm/tap_sync_trst_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=780, routed)         1.032     5.061    nolabel_line56/serv_dtm/wb_clk_BUFG
    SLICE_X171Y25        FDRE                                         r  nolabel_line56/serv_dtm/tap_sync_trst_r_reg[0]/C

Slack:                    inf
  Source:                 i_jtag_tdi
                            (input port)
  Destination:            nolabel_line56/serv_dtm/tap_sync_tdi_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.091ns  (logic 0.259ns (23.738%)  route 0.832ns (76.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 5.061 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P31                                               0.000     0.000 r  i_jtag_tdi (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tdi
    P31                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  i_jtag_tdi_IBUF_inst/O
                         net (fo=1, routed)           0.832     1.091    nolabel_line56/serv_dtm/tap_sync_tdi_r_reg[0]_0[0]
    SLICE_X173Y24        FDRE                                         r  nolabel_line56/serv_dtm/tap_sync_tdi_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=780, routed)         1.032     5.061    nolabel_line56/serv_dtm/wb_clk_BUFG
    SLICE_X173Y24        FDRE                                         r  nolabel_line56/serv_dtm/tap_sync_tdi_r_reg[0]/C

Slack:                    inf
  Source:                 i_jtag_tms
                            (input port)
  Destination:            nolabel_line56/serv_dtm/tap_sync_tms_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.288ns  (logic 0.239ns (18.519%)  route 1.050ns (81.481%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 5.062 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K29                                               0.000     0.000 r  i_jtag_tms (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tms
    K29                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  i_jtag_tms_IBUF_inst/O
                         net (fo=1, routed)           1.050     1.288    nolabel_line56/serv_dtm/tap_sync_tms_r_reg[0]_0[0]
    SLICE_X173Y26        FDRE                                         r  nolabel_line56/serv_dtm/tap_sync_tms_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=780, routed)         1.033     5.062    nolabel_line56/serv_dtm/wb_clk_BUFG
    SLICE_X173Y26        FDRE                                         r  nolabel_line56/serv_dtm/tap_sync_tms_r_reg[0]/C

Slack:                    inf
  Source:                 i_jtag_tck
                            (input port)
  Destination:            nolabel_line56/serv_dtm/tap_sync_tck_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.451ns  (logic 0.241ns (16.640%)  route 1.209ns (83.360%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 5.061 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K30                                               0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    K30                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.209     1.451    nolabel_line56/serv_dtm/tap_sync_tck_r_reg[0]_0[0]
    SLICE_X170Y25        FDRE                                         r  nolabel_line56/serv_dtm/tap_sync_tck_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=780, routed)         1.032     5.061    nolabel_line56/serv_dtm/wb_clk_BUFG
    SLICE_X170Y25        FDRE                                         r  nolabel_line56/serv_dtm/tap_sync_tck_r_reg[0]/C





