{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1507227403239 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507227403244 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 05 14:16:43 2017 " "Processing started: Thu Oct 05 14:16:43 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1507227403244 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507227403244 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGADEMO -c VGADEMO " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGADEMO -c VGADEMO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507227403244 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1507227403686 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1507227403686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zhu/google maine edu/dropbox/ece473/labs_de0/lab_5_registers_ram_rom/vga_demo_v1.5/vga_components/vga_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/zhu/google maine edu/dropbox/ece473/labs_de0/lab_5_registers_ram_rom/vga_demo_v1.5/vga_components/vga_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_BLOCK " "Found entity 1: VGA_BLOCK" {  } { { "../VGA_Components/VGA_BLOCK.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_Components/VGA_BLOCK.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507227414087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507227414087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zhu/google maine edu/dropbox/ece473/labs_de0/lab_5_registers_ram_rom/vga_demo_v1.5/clock_div/clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zhu/google maine edu/dropbox/ece473/labs_de0/lab_5_registers_ram_rom/vga_demo_v1.5/clock_div/clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Found design unit 1: clk_div-a" {  } { { "../Clock_Div/CLK_DIV.VHD" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/Clock_Div/CLK_DIV.VHD" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507227414536 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "../Clock_Div/CLK_DIV.VHD" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/Clock_Div/CLK_DIV.VHD" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507227414536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507227414536 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../VGA_Components/DE0VGA.bdf " "Can't analyze file -- file ../VGA_Components/DE0VGA.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1507227414538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zhu/google maine edu/dropbox/ece473/labs_de0/lab_5_registers_ram_rom/vga_demo_v1.5/vga_components/vram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zhu/google maine edu/dropbox/ece473/labs_de0/lab_5_registers_ram_rom/vga_demo_v1.5/vga_components/vram.v" { { "Info" "ISGN_ENTITY_NAME" "1 vram " "Found entity 1: vram" {  } { { "../VGA_Components/vram.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_Components/vram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507227414541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507227414541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zhu/google maine edu/dropbox/ece473/labs_de0/lab_5_registers_ram_rom/vga_demo_v1.5/vga_components/vgaclk_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zhu/google maine edu/dropbox/ece473/labs_de0/lab_5_registers_ram_rom/vga_demo_v1.5/vga_components/vgaclk_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaclk_0002 " "Found entity 1: vgaclk_0002" {  } { { "../VGA_Components/vgaclk_0002.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_Components/vgaclk_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507227414542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507227414542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zhu/google maine edu/dropbox/ece473/labs_de0/lab_5_registers_ram_rom/vga_demo_v1.5/vga_components/vgaclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zhu/google maine edu/dropbox/ece473/labs_de0/lab_5_registers_ram_rom/vga_demo_v1.5/vga_components/vgaclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaclk " "Found entity 1: vgaclk" {  } { { "../VGA_Components/vgaclk.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_Components/vgaclk.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507227414544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507227414544 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_control.v(44) " "Verilog HDL information at vga_control.v(44): always construct contains both blocking and non-blocking assignments" {  } { { "../VGA_Components/vga_control.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_Components/vga_control.v" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1507227414546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zhu/google maine edu/dropbox/ece473/labs_de0/lab_5_registers_ram_rom/vga_demo_v1.5/vga_components/vga_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zhu/google maine edu/dropbox/ece473/labs_de0/lab_5_registers_ram_rom/vga_demo_v1.5/vga_components/vga_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_control " "Found entity 1: vga_control" {  } { { "../VGA_Components/vga_control.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_Components/vga_control.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507227414546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507227414546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zhu/google maine edu/dropbox/ece473/labs_de0/lab_5_registers_ram_rom/vga_demo_v1.5/vga_components/color_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zhu/google maine edu/dropbox/ece473/labs_de0/lab_5_registers_ram_rom/vga_demo_v1.5/vga_components/color_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 color_encoder " "Found entity 1: color_encoder" {  } { { "../VGA_Components/color_encoder.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_Components/color_encoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507227414547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507227414547 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "char_engine.v(69) " "Verilog HDL information at char_engine.v(69): always construct contains both blocking and non-blocking assignments" {  } { { "../VGA_Components/char_engine.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_Components/char_engine.v" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1507227414549 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "char_engine.v(103) " "Verilog HDL information at char_engine.v(103): always construct contains both blocking and non-blocking assignments" {  } { { "../VGA_Components/char_engine.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_Components/char_engine.v" 103 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1507227414549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zhu/google maine edu/dropbox/ece473/labs_de0/lab_5_registers_ram_rom/vga_demo_v1.5/vga_components/char_engine.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zhu/google maine edu/dropbox/ece473/labs_de0/lab_5_registers_ram_rom/vga_demo_v1.5/vga_components/char_engine.v" { { "Info" "ISGN_ENTITY_NAME" "1 char_engine " "Found entity 1: char_engine" {  } { { "../VGA_Components/char_engine.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_Components/char_engine.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507227414551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507227414551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmem.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionmem " "Found entity 1: instructionmem" {  } { { "instructionmem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/instructionmem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507227414553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507227414553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/datamem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507227414555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507227414555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgademo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vgademo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGADEMO " "Found entity 1: VGADEMO" {  } { { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507227414556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507227414556 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGADEMO " "Elaborating entity \"VGADEMO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1507227414631 ""}
{ "Error" "EGDFX_ILLEGAL_PARAMETER_VALUES" "0x00000032 thirtytwo Unsigned Integer " "Illegal values \"0x00000032\" for parameter \"thirtytwo\". The type is \"Unsigned Integer\"." {  } { { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 48 88 520 88 "" "" } } } }  } 0 275082 "Illegal values \"%1!s!\" for parameter \"%2!s!\". The type is \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1507227414633 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1507227414635 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/output_files/VGADEMO.map.smsg " "Generated suppressed messages file C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/output_files/VGADEMO.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507227414724 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "699 " "Peak virtual memory: 699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1507227414814 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 05 14:16:54 2017 " "Processing ended: Thu Oct 05 14:16:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1507227414814 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1507227414814 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1507227414814 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1507227414814 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1507227415435 ""}
