Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: TOP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TOP.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TOP"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : TOP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "F:\Laurent\Documents\GitHub\VHDL_GUITAR_PEDAL\VHDL\Tremolo.vhd" into library work
Parsing entity <Tremolo>.
Parsing architecture <Behavioral> of entity <tremolo>.
Parsing VHDL file "F:\Laurent\Documents\GitHub\VHDL_GUITAR_PEDAL\VHDL\modules\Input buttons\PedalControl.vhd" into library work
Parsing entity <PedalControl>.
Parsing architecture <Behavioral> of entity <pedalcontrol>.
Parsing VHDL file "F:\Laurent\Documents\GitHub\VHDL_GUITAR_PEDAL\VHDL\modules\Input buttons\Detecteur_Front.vhd" into library work
Parsing entity <Detecteur_front>.
Parsing architecture <Behavioral> of entity <detecteur_front>.
Parsing VHDL file "F:\Laurent\Documents\GitHub\VHDL_GUITAR_PEDAL\VHDL\modules\Input buttons\Anti_Rebond.vhd" into library work
Parsing entity <Anti_Rebond>.
Parsing architecture <Behavioral> of entity <anti_rebond>.
Parsing VHDL file "F:\Laurent\Documents\GitHub\VHDL_GUITAR_PEDAL\VHDL\modules\Effect Chain\Volume\volumeControl.vhd" into library work
Parsing entity <volumeControl>.
Parsing architecture <Behavioral> of entity <volumecontrol>.
Parsing VHDL file "F:\Laurent\Documents\GitHub\VHDL_GUITAR_PEDAL\VHDL\modules\Effect Chain\Distortion\Distortion.vhd" into library work
Parsing entity <Distortion>.
Parsing architecture <Behavioral> of entity <distortion>.
Parsing VHDL file "F:\Laurent\Documents\GitHub\VHDL_GUITAR_PEDAL\VHDL\modules\Effect Chain\BufferOut\Buffer_Out.vhd" into library work
Parsing entity <Buffer_Out>.
Parsing architecture <Behavioral> of entity <buffer_out>.
Parsing VHDL file "F:\Laurent\Documents\GitHub\VHDL_GUITAR_PEDAL\VHDL\modules\Effect Chain\BufferIn\Buffer_In.vhd" into library work
Parsing entity <Buffer_In>.
Parsing architecture <Behavioral> of entity <buffer_in>.
Parsing VHDL file "F:\Laurent\Documents\GitHub\VHDL_GUITAR_PEDAL\VHDL\modules\AVR_Interface\spi_slave.vhd" into library work
Parsing entity <spi_slave>.
Parsing architecture <RTL> of entity <spi_slave>.
Parsing VHDL file "F:\Laurent\Documents\GitHub\VHDL_GUITAR_PEDAL\VHDL\modules\AVR_Interface\serial_tx.vhd" into library work
Parsing entity <serial_tx>.
Parsing architecture <RTL> of entity <serial_tx>.
Parsing VHDL file "F:\Laurent\Documents\GitHub\VHDL_GUITAR_PEDAL\VHDL\modules\AVR_Interface\serial_rx.vhd" into library work
Parsing entity <serial_rx>.
Parsing architecture <RTL> of entity <serial_rx>.
Parsing VHDL file "F:\Laurent\Documents\GitHub\VHDL_GUITAR_PEDAL\VHDL\modules\AVR_Interface\cclk_detector.vhd" into library work
Parsing entity <cclk_detector>.
Parsing architecture <RTL> of entity <cclk_detector>.
Parsing VHDL file "F:\Laurent\Documents\GitHub\VHDL_GUITAR_PEDAL\VHDL\modules\Input buttons\Button_Processing.vhd" into library work
Parsing entity <Button_Processing>.
Parsing architecture <Behavioral> of entity <button_processing>.
Parsing VHDL file "F:\Laurent\Documents\GitHub\VHDL_GUITAR_PEDAL\VHDL\modules\I2S Interface\PARALLEL_TO_I2S.vhd" into library work
Parsing entity <PARALLEL_TO_I2S>.
Parsing architecture <Behavioral> of entity <parallel_to_i2s>.
Parsing VHDL file "F:\Laurent\Documents\GitHub\VHDL_GUITAR_PEDAL\VHDL\modules\I2S Interface\I2S_TO_PARALLEL.vhd" into library work
Parsing entity <I2S_TO_PARALLEL>.
Parsing architecture <Behavioral> of entity <i2s_to_parallel>.
Parsing VHDL file "F:\Laurent\Documents\GitHub\VHDL_GUITAR_PEDAL\VHDL\modules\Effect Chain\effectChain.vhd" into library work
Parsing entity <effectChain>.
Parsing architecture <Behavioral> of entity <effectchain>.
Parsing VHDL file "F:\Laurent\Documents\GitHub\VHDL_GUITAR_PEDAL\VHDL\modules\AVR_Interface\avr_interface.vhd" into library work
Parsing entity <avr_interface>.
Parsing architecture <RTL> of entity <avr_interface>.
Parsing VHDL file "F:\Laurent\Documents\GitHub\VHDL_GUITAR_PEDAL\VHDL\modules\ADC_READ\ADC_Read.vhd" into library work
Parsing entity <ADC_Read>.
Parsing architecture <Behavioral> of entity <adc_read>.
Parsing VHDL file "F:\Laurent\Documents\GitHub\VHDL_GUITAR_PEDAL\VHDL\LCD_Controller.vhd" into library work
Parsing entity <LCD_Controler>.
Parsing architecture <Behavioral> of entity <lcd_controler>.
Parsing VHDL file "F:\Laurent\Documents\GitHub\VHDL_GUITAR_PEDAL\VHDL\modules\TOP\TOP.vhd" into library work
Parsing entity <TOP>.
Parsing architecture <Behavioral> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <TOP> (architecture <Behavioral>) from library <work>.

Elaborating entity <I2S_TO_PARALLEL> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <PARALLEL_TO_I2S> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <avr_interface> (architecture <RTL>) from library <work>.

Elaborating entity <cclk_detector> (architecture <RTL>) from library <work>.

Elaborating entity <spi_slave> (architecture <RTL>) from library <work>.

Elaborating entity <serial_rx> (architecture <RTL>) with generics from library <work>.
INFO:HDLCompiler:679 - "F:\Laurent\Documents\GitHub\VHDL_GUITAR_PEDAL\VHDL\modules\AVR_Interface\serial_rx.vhd" Line 80. Case statement is complete. others clause is never selected

Elaborating entity <serial_tx> (architecture <RTL>) with generics from library <work>.
INFO:HDLCompiler:679 - "F:\Laurent\Documents\GitHub\VHDL_GUITAR_PEDAL\VHDL\modules\AVR_Interface\serial_tx.vhd" Line 96. Case statement is complete. others clause is never selected

Elaborating entity <ADC_Read> (architecture <Behavioral>) from library <work>.

Elaborating entity <effectChain> (architecture <Behavioral>) from library <work>.

Elaborating entity <Buffer_In> (architecture <Behavioral>) from library <work>.

Elaborating entity <Distortion> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "F:\Laurent\Documents\GitHub\VHDL_GUITAR_PEDAL\VHDL\modules\Effect Chain\Distortion\Distortion.vhd" Line 88: Assignment to saveddist ignored, since the identifier is never used

Elaborating entity <Tremolo> (architecture <Behavioral>) from library <work>.

Elaborating entity <volumeControl> (architecture <Behavioral>) from library <work>.

Elaborating entity <Buffer_Out> (architecture <Behavioral>) from library <work>.

Elaborating entity <Button_Processing> (architecture <Behavioral>) from library <work>.

Elaborating entity <Anti_Rebond> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <PedalControl> (architecture <Behavioral>) from library <work>.

Elaborating entity <Detecteur_front> (architecture <Behavioral>) from library <work>.

Elaborating entity <LCD_Controler> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:634 - "F:\Laurent\Documents\GitHub\VHDL_GUITAR_PEDAL\VHDL\modules\TOP\TOP.vhd" Line 78: Net <txData[7]> does not have a driver.
WARNING:HDLCompiler:634 - "F:\Laurent\Documents\GitHub\VHDL_GUITAR_PEDAL\VHDL\modules\TOP\TOP.vhd" Line 80: Net <newTxData> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TOP>.
    Related source file is "F:\Laurent\Documents\GitHub\VHDL_GUITAR_PEDAL\VHDL\modules\TOP\TOP.vhd".
INFO:Xst:3210 - "F:\Laurent\Documents\GitHub\VHDL_GUITAR_PEDAL\VHDL\modules\TOP\TOP.vhd" line 145: Output port <rx_data> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\Laurent\Documents\GitHub\VHDL_GUITAR_PEDAL\VHDL\modules\TOP\TOP.vhd" line 145: Output port <tx_busy> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\Laurent\Documents\GitHub\VHDL_GUITAR_PEDAL\VHDL\modules\TOP\TOP.vhd" line 145: Output port <new_rx_data> of the instance <avr_interface> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <txData> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <newTxData> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <TOP> synthesized.

Synthesizing Unit <I2S_TO_PARALLEL>.
    Related source file is "F:\Laurent\Documents\GitHub\VHDL_GUITAR_PEDAL\VHDL\modules\I2S Interface\I2S_TO_PARALLEL.vhd".
        DATA_WIDTH = 24
    Found 1-bit register for signal <dataReady>.
    Found 24-bit register for signal <shiftRegIn>.
    Found 5-bit register for signal <Receive.dataShift>.
    Found 2-bit register for signal <i2sRx>.
    Found 24-bit register for signal <DATA_ADC_L>.
    Found 24-bit register for signal <DATA_ADC_R>.
    Found 1-bit register for signal <lastLRCK>.
    Found 1-bit register for signal <DATA_READY>.
    Found finite state machine <FSM_0> for signal <i2sRx>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | BCLK (rising_edge)                             |
    | Power Up State     | waiting                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit subtractor for signal <GND_4_o_GND_4_o_sub_1_OUT<4:0>> created at line 58.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  80 D-type flip-flop(s).
	inferred  26 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <I2S_TO_PARALLEL> synthesized.

Synthesizing Unit <PARALLEL_TO_I2S>.
    Related source file is "F:\Laurent\Documents\GitHub\VHDL_GUITAR_PEDAL\VHDL\modules\I2S Interface\PARALLEL_TO_I2S.vhd".
        DATA_WIDTH = 24
    Found 1-bit register for signal <SDTO>.
    Found 5-bit register for signal <Transmit.dataShift>.
    Found 1-bit register for signal <LRCK_Flag>.
    Found 1-bit register for signal <i2sTx>.
    Found 1-bit register for signal <sDone>.
    Found 1-bit register for signal <DONE>.
    Found 1-bit register for signal <lastLRCK>.
    Found 5-bit subtractor for signal <GND_7_o_GND_7_o_sub_3_OUT<4:0>> created at line 78.
    Found 1-bit 24-to-1 multiplexer for signal <GND_7_o_X_6_o_Mux_3_o> created at line 81.
    Found 1-bit 24-to-1 multiplexer for signal <GND_7_o_X_6_o_Mux_4_o> created at line 83.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <PARALLEL_TO_I2S> synthesized.

Synthesizing Unit <avr_interface>.
    Related source file is "F:\Laurent\Documents\GitHub\VHDL_GUITAR_PEDAL\VHDL\modules\AVR_Interface\avr_interface.vhd".
    Found 10-bit register for signal <sample_q>.
    Found 1-bit register for signal <new_sample_q>.
    Found 1-bit register for signal <byte_ct_q>.
    Found 4-bit register for signal <sample_channel_q>.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 125
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 125
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 125
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 125
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 125
    Found 1-bit tristate buffer for signal <tx> created at line 125
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   6 Tristate(s).
Unit <avr_interface> synthesized.

Synthesizing Unit <cclk_detector>.
    Related source file is "F:\Laurent\Documents\GitHub\VHDL_GUITAR_PEDAL\VHDL\modules\AVR_Interface\cclk_detector.vhd".
    Found 9-bit register for signal <ctr_q>.
    Found 1-bit register for signal <ready_q>.
    Found 9-bit adder for signal <ctr_q[8]_GND_12_o_add_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <cclk_detector> synthesized.

Synthesizing Unit <spi_slave>.
    Related source file is "F:\Laurent\Documents\GitHub\VHDL_GUITAR_PEDAL\VHDL\modules\AVR_Interface\spi_slave.vhd".
    Found 1-bit register for signal <miso_q>.
    Found 3-bit register for signal <bit_ct_q>.
    Found 8-bit register for signal <dout_q>.
    Found 1-bit register for signal <done_q>.
    Found 1-bit register for signal <sck_q>.
    Found 1-bit register for signal <mosi_q>.
    Found 1-bit register for signal <ss_q>.
    Found 8-bit register for signal <data_q>.
    Found 1-bit register for signal <sck_old_q>.
    Found 3-bit adder for signal <bit_ct_q[2]_GND_13_o_add_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <spi_slave> synthesized.

Synthesizing Unit <serial_rx>.
    Related source file is "F:\Laurent\Documents\GitHub\VHDL_GUITAR_PEDAL\VHDL\modules\AVR_Interface\serial_rx.vhd".
        CLK_PER_BIT = 100
        CTR_SIZE = 7
    Found 3-bit register for signal <bit_ctr_q>.
    Found 2-bit register for signal <state_q>.
    Found 7-bit register for signal <ctr_q>.
    Found 1-bit register for signal <new_data_q>.
    Found 1-bit register for signal <rx_q>.
    Found 8-bit register for signal <data_q>.
    Found finite state machine <FSM_1> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <ctr_q[6]_GND_15_o_add_6_OUT> created at line 1241.
    Found 3-bit adder for signal <bit_ctr_q[2]_GND_15_o_add_8_OUT> created at line 1241.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serial_rx> synthesized.

Synthesizing Unit <serial_tx>.
    Related source file is "F:\Laurent\Documents\GitHub\VHDL_GUITAR_PEDAL\VHDL\modules\AVR_Interface\serial_tx.vhd".
        CLK_PER_BIT = 100
        CTR_SIZE = 7
    Found 2-bit register for signal <state_q>.
    Found 1-bit register for signal <tx_q>.
    Found 1-bit register for signal <block_q>.
    Found 8-bit register for signal <data_q>.
    Found 3-bit register for signal <bit_ctr_q>.
    Found 7-bit register for signal <ctr_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <serial_tx> synthesized.

Synthesizing Unit <ADC_Read>.
    Related source file is "F:\Laurent\Documents\GitHub\VHDL_GUITAR_PEDAL\VHDL\modules\ADC_READ\ADC_Read.vhd".
    Found 10-bit register for signal <sADC1>.
    Found 10-bit register for signal <sADC4>.
    Found 10-bit register for signal <tempSample>.
    Found 10-bit register for signal <sADC0>.
    Found 4-bit register for signal <REQUESTED_CHANNEL>.
    Found 4-bit register for signal <tempChannel>.
    Found 1-bit register for signal <LED>.
    Summary:
	inferred  49 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ADC_Read> synthesized.

Synthesizing Unit <effectChain>.
    Related source file is "F:\Laurent\Documents\GitHub\VHDL_GUITAR_PEDAL\VHDL\modules\Effect Chain\effectChain.vhd".
WARNING:Xst:653 - Signal <SM> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 3-bit register for signal <effectSelector>.
    Found 3-bit adder for signal <effectSelector[2]_GND_25_o_add_0_OUT> created at line 1241.
    Found 3-bit subtractor for signal <GND_25_o_GND_25_o_sub_2_OUT<2:0>> created at line 1308.
    Found 8x8-bit Read Only RAM for signal <selectModule>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
Unit <effectChain> synthesized.

Synthesizing Unit <Buffer_In>.
    Related source file is "F:\Laurent\Documents\GitHub\VHDL_GUITAR_PEDAL\VHDL\modules\Effect Chain\BufferIn\Buffer_In.vhd".
    Found 24-bit register for signal <audioBuffer>.
    Summary:
	inferred  24 D-type flip-flop(s).
Unit <Buffer_In> synthesized.

Synthesizing Unit <Distortion>.
    Related source file is "F:\Laurent\Documents\GitHub\VHDL_GUITAR_PEDAL\VHDL\modules\Effect Chain\Distortion\Distortion.vhd".
WARNING:Xst:647 - Input <Tone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <locked>.
    Found 1-bit register for signal <distState>.
    Found 26-bit register for signal <limit>.
    Found 24-bit register for signal <tempVector1>.
    Found 38-bit register for signal <tempCal1>.
    Found 24-bit register for signal <audioOut>.
    Found 26-bit subtractor for signal <GND_27_o_GND_27_o_sub_2_OUT<25:0>> created at line 98.
    Found 24-bit subtractor for signal <GND_27_o_limit[23]_sub_6_OUT<23:0>> created at line 1326.
    Found 11x15-bit multiplier for signal <GND_27_o_GND_27_o_MuLt_0_OUT> created at line 98.
    Found 25x11-bit multiplier for signal <tempVector1[23]_GND_27_o_MuLt_8_OUT> created at line 112.
    Found 26-bit comparator greater for signal <audioIn[23]_limit[25]_LessThan_3_o> created at line 101
    Found 24-bit comparator greater for signal <GND_27_o_audioIn[23]_LessThan_5_o> created at line 104
    Summary:
	inferred   2 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred 114 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <Distortion> synthesized.

Synthesizing Unit <Tremolo>.
    Related source file is "F:\Laurent\Documents\GitHub\VHDL_GUITAR_PEDAL\VHDL\Tremolo.vhd".
    Found 1-bit register for signal <isLocked>.
    Found 1-bit register for signal <direction>.
    Found 1-bit register for signal <tremState>.
    Found 15-bit register for signal <compteur>.
    Found 12-bit register for signal <tempWave>.
    Found 12-bit register for signal <genWave>.
    Found 36-bit register for signal <tempVector>.
    Found 24-bit register for signal <audioOut>.
    Found 10-bit register for signal <savedRate>.
    Found 11-bit register for signal <savedSlope>.
    Found 10-bit register for signal <savedDepth>.
    Found 1-bit register for signal <WCLK>.
    Found 11-bit register for signal <slope>.
    Found 18-bit register for signal <TremClkMax>.
    Found 11-bit register for signal <shapeScale>.
    Found 12-bit register for signal <waveMin>.
    Found 1-bit register for signal <newWave>.
    Found 15-bit adder for signal <compteur[14]_GND_30_o_add_27_OUT> created at line 1241.
    Found 18-bit adder for signal <GND_30_o_GND_30_o_add_63_OUT> created at line 207.
    Found 18-bit adder for signal <GND_30_o_GND_30_o_add_67_OUT> created at line 212.
    Found 12-bit adder for signal <genWave[11]_tempWave[11]_add_81_OUT> created at line 238.
    Found 12-bit adder for signal <tempWave[11]_GND_30_o_add_90_OUT> created at line 1253.
    Found 18-bit subtractor for signal <GND_30_o_GND_30_o_sub_65_OUT<17:0>> created at line 207.
    Found 12-bit subtractor for signal <GND_30_o_GND_30_o_sub_66_OUT<11:0>> created at line 209.
    Found 18-bit subtractor for signal <GND_30_o_GND_30_o_sub_69_OUT<17:0>> created at line 212.
    Found 12-bit subtractor for signal <GND_30_o_GND_30_o_sub_70_OUT<11:0>> created at line 214.
    Found 12-bit subtractor for signal <genWave[11]_tempWave[11]_sub_90_OUT<11:0>> created at line 254.
    Found 24x12-bit multiplier for signal <audioIn[23]_genWave[11]_MuLt_6_OUT> created at line 123.
    Found 5x10-bit multiplier for signal <PWR_31_o_Rate[9]_MuLt_62_OUT> created at line 207.
    Found 5x10-bit multiplier for signal <PWR_31_o_savedRate[9]_MuLt_66_OUT> created at line 212.
    Found 18-bit comparator greater for signal <GND_30_o_TremClkMax[17]_LessThan_27_o> created at line 146
    Found 10-bit comparator greater for signal <Wave[9]_GND_30_o_LessThan_31_o> created at line 160
    Found 10-bit comparator greater for signal <Wave[9]_GND_30_o_LessThan_33_o> created at line 163
    Found 10-bit comparator greater for signal <Wave[9]_GND_30_o_LessThan_35_o> created at line 166
    Found 10-bit comparator greater for signal <Wave[9]_GND_30_o_LessThan_37_o> created at line 169
    Found 10-bit comparator greater for signal <Wave[9]_GND_30_o_LessThan_39_o> created at line 172
    Found 10-bit comparator greater for signal <Wave[9]_PWR_31_o_LessThan_41_o> created at line 175
    Found 10-bit comparator greater for signal <Wave[9]_PWR_31_o_LessThan_43_o> created at line 178
    Found 10-bit comparator greater for signal <Wave[9]_PWR_31_o_LessThan_45_o> created at line 181
    Found 10-bit comparator greater for signal <Wave[9]_PWR_31_o_LessThan_47_o> created at line 184
    Found 10-bit comparator greater for signal <Wave[9]_PWR_31_o_LessThan_49_o> created at line 187
    Found 12-bit comparator greater for signal <n0113> created at line 231
    Found 12-bit comparator greater for signal <n0121> created at line 248
    Found 12-bit comparator equal for signal <tempWave[11]_GND_30_o_equal_89_o> created at line 253
    Summary:
	inferred   3 Multiplier(s).
	inferred   6 Adder/Subtractor(s).
	inferred 187 D-type flip-flop(s).
	inferred  14 Comparator(s).
	inferred  27 Multiplexer(s).
Unit <Tremolo> synthesized.

Synthesizing Unit <volumeControl>.
    Related source file is "F:\Laurent\Documents\GitHub\VHDL_GUITAR_PEDAL\VHDL\modules\Effect Chain\Volume\volumeControl.vhd".
WARNING:Xst:647 - Input <TBD1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TBD2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <isLocked>.
    Found 1-bit register for signal <volumeState>.
    Found 38-bit register for signal <tempVector>.
    Found 24-bit register for signal <audioOut>.
    Found 25x11-bit multiplier for signal <audioIn[23]_GND_34_o_MuLt_0_OUT> created at line 91.
    Summary:
	inferred   1 Multiplier(s).
	inferred  64 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <volumeControl> synthesized.

Synthesizing Unit <Buffer_Out>.
    Related source file is "F:\Laurent\Documents\GitHub\VHDL_GUITAR_PEDAL\VHDL\modules\Effect Chain\BufferOut\Buffer_Out.vhd".
    Found 24-bit register for signal <audioOut>.
    Summary:
	inferred  24 D-type flip-flop(s).
Unit <Buffer_Out> synthesized.

Synthesizing Unit <Button_Processing>.
    Related source file is "F:\Laurent\Documents\GitHub\VHDL_GUITAR_PEDAL\VHDL\modules\Input buttons\Button_Processing.vhd".
    Summary:
	no macro.
Unit <Button_Processing> synthesized.

Synthesizing Unit <Anti_Rebond>.
    Related source file is "F:\Laurent\Documents\GitHub\VHDL_GUITAR_PEDAL\VHDL\modules\Input buttons\Anti_Rebond.vhd".
        REBOND_MS = 10.0
        PERIODE_HORLOGE_NS = 20.0
    Found 19-bit register for signal <Compteur>.
    Found 2-bit register for signal <Etat>.
    Found finite state machine <FSM_3> for signal <Etat>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | Horloge (rising_edge)                          |
    | Power Up State     | bas                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 19-bit subtractor for signal <GND_38_o_GND_38_o_sub_11_OUT<18:0>> created at line 1308.
    Found 19-bit 3-to-1 multiplexer for signal <Compteur_Suivant> created at line 73.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Anti_Rebond> synthesized.

Synthesizing Unit <PedalControl>.
    Related source file is "F:\Laurent\Documents\GitHub\VHDL_GUITAR_PEDAL\VHDL\modules\Input buttons\PedalControl.vhd".
    Found 1-bit register for signal <machinePedal>.
    Found 1-bit register for signal <LOCK>.
    Found 26-bit register for signal <compteur>.
    Found 1-bit register for signal <PedalStateOut>.
    Found 1-bit register for signal <lastPedal>.
    Found 26-bit adder for signal <compteur[25]_GND_39_o_add_2_OUT> created at line 1241.
    Found 26-bit comparator greater for signal <n0010> created at line 86
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <PedalControl> synthesized.

Synthesizing Unit <Detecteur_front>.
    Related source file is "F:\Laurent\Documents\GitHub\VHDL_GUITAR_PEDAL\VHDL\modules\Input buttons\Detecteur_Front.vhd".
    Found 1-bit register for signal <lastInput>.
    Found 1-bit register for signal <Output>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Detecteur_front> synthesized.

Synthesizing Unit <LCD_Controler>.
    Related source file is "F:\Laurent\Documents\GitHub\VHDL_GUITAR_PEDAL\VHDL\LCD_Controller.vhd".
WARNING:Xst:647 - Input <LM> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SM> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADC0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADC1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADC4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <lcdScreen_7> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lcdScreen_6> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lcdScreen_5> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lcdScreen_4> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lcdScreen_3> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lcdScreen_2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lcdScreen_1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lcdScreen_0> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 128x8-bit single-port Read Only RAM <Mram_lcdScreen_0> for signal <lcdScreen_0>.
    Found 1-bit register for signal <GLCD_RST>.
    Found 2-bit register for signal <glcdControlerState>.
    Found 7-bit register for signal <Controler.reset_compteur>.
    Found 7-bit register for signal <Controler.address>.
    Found 3-bit register for signal <Controler.page>.
    Found 11-bit register for signal <compteur>.
    Found 1-bit register for signal <OE>.
    Found 2-bit register for signal <GLCD_CS>.
    Found 1-bit register for signal <GLCD_RW>.
    Found 1-bit register for signal <GLCD_RS>.
    Found 8-bit register for signal <GLCD_DATA>.
    Found 1-bit register for signal <lastOE>.
    Found finite state machine <FSM_4> for signal <glcdControlerState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RESET (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit adder for signal <compteur[10]_GND_41_o_add_1_OUT> created at line 1241.
    Found 7-bit adder for signal <Controler.reset_compteur[6]_GND_41_o_add_7_OUT> created at line 151.
    Found 7-bit adder for signal <Controler.address[6]_GND_41_o_add_31_OUT> created at line 190.
    Found 3-bit adder for signal <Controler.page[2]_GND_41_o_add_43_OUT> created at line 203.
    Found 2-bit 4-to-1 multiplexer for signal <glcdControlerState[1]_GLCD_CS[2]_wide_mux_53_OUT> created at line 142.
    Found 8-bit 4-to-1 multiplexer for signal <glcdControlerState[1]_GLCD_DATA[7]_wide_mux_57_OUT> created at line 142.
    Found 11-bit comparator greater for signal <compteur[10]_PWR_43_o_LessThan_1_o> created at line 115
    Found 7-bit comparator greater for signal <Controler.reset_compteur[6]_PWR_43_o_LessThan_5_o> created at line 144
    Found 7-bit comparator greater for signal <Controler.reset_compteur[6]_PWR_43_o_LessThan_7_o> created at line 149
    Summary:
	inferred   9 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  26 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <LCD_Controler> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 10
 128x8-bit dual-port Read Only RAM                     : 7
 128x8-bit single-port Read Only RAM                   : 2
 8x8-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 6
 10x5-bit multiplier                                   : 2
 15x11-bit multiplier                                  : 1
 24x12-bit multiplier                                  : 1
 25x11-bit multiplier                                  : 2
# Adders/Subtractors                                   : 23
 11-bit adder                                          : 1
 12-bit adder                                          : 1
 12-bit addsub                                         : 1
 12-bit subtractor                                     : 1
 15-bit adder                                          : 1
 18-bit adder                                          : 1
 18-bit subtractor                                     : 1
 19-bit subtractor                                     : 3
 24-bit subtractor                                     : 1
 26-bit adder                                          : 1
 26-bit subtractor                                     : 1
 3-bit adder                                           : 3
 3-bit addsub                                          : 1
 5-bit subtractor                                      : 2
 7-bit adder                                           : 3
 9-bit adder                                           : 1
# Registers                                            : 95
 1-bit register                                        : 44
 10-bit register                                       : 7
 11-bit register                                       : 4
 12-bit register                                       : 3
 15-bit register                                       : 1
 18-bit register                                       : 1
 19-bit register                                       : 3
 2-bit register                                        : 1
 24-bit register                                       : 9
 26-bit register                                       : 2
 3-bit register                                        : 4
 36-bit register                                       : 1
 38-bit register                                       : 2
 4-bit register                                        : 3
 5-bit register                                        : 2
 7-bit register                                        : 3
 8-bit register                                        : 4
 9-bit register                                        : 1
# Comparators                                          : 20
 10-bit comparator greater                             : 10
 11-bit comparator greater                             : 1
 12-bit comparator equal                               : 1
 12-bit comparator greater                             : 2
 18-bit comparator greater                             : 1
 24-bit comparator greater                             : 1
 26-bit comparator greater                             : 2
 7-bit comparator greater                              : 2
# Multiplexers                                         : 119
 1-bit 2-to-1 multiplexer                              : 39
 1-bit 24-to-1 multiplexer                             : 2
 10-bit 2-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 12
 12-bit 2-to-1 multiplexer                             : 11
 15-bit 2-to-1 multiplexer                             : 1
 18-bit 2-to-1 multiplexer                             : 1
 19-bit 2-to-1 multiplexer                             : 6
 19-bit 3-to-1 multiplexer                             : 3
 2-bit 2-to-1 multiplexer                              : 10
 2-bit 4-to-1 multiplexer                              : 1
 24-bit 2-to-1 multiplexer                             : 10
 26-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 3
 4-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 2
 7-bit 2-to-1 multiplexer                              : 6
 8-bit 2-to-1 multiplexer                              : 7
 8-bit 4-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 6
# Xors                                                 : 26
 1-bit xor2                                            : 26

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <serial_rx> is unconnected in block <avr_interface>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <tremState> in Unit <Tremolo> is equivalent to the following FF/Latch, which will be removed : <isLocked> 
WARNING:Xst:1710 - FF/Latch <GLCD_RW> (without init value) has a constant value of 0 in block <GLCD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <tempCal1_0> of sequential type is unconnected in block <Distortion>.
WARNING:Xst:2677 - Node <tempCal1_1> of sequential type is unconnected in block <Distortion>.
WARNING:Xst:2677 - Node <tempCal1_2> of sequential type is unconnected in block <Distortion>.
WARNING:Xst:2677 - Node <tempCal1_3> of sequential type is unconnected in block <Distortion>.
WARNING:Xst:2677 - Node <tempCal1_4> of sequential type is unconnected in block <Distortion>.
WARNING:Xst:2677 - Node <tempCal1_5> of sequential type is unconnected in block <Distortion>.
WARNING:Xst:2677 - Node <tempCal1_6> of sequential type is unconnected in block <Distortion>.
WARNING:Xst:2677 - Node <tempCal1_7> of sequential type is unconnected in block <Distortion>.
WARNING:Xst:2677 - Node <tempCal1_8> of sequential type is unconnected in block <Distortion>.
WARNING:Xst:2677 - Node <tempCal1_9> of sequential type is unconnected in block <Distortion>.
WARNING:Xst:2677 - Node <tempCal1_34> of sequential type is unconnected in block <Distortion>.
WARNING:Xst:2677 - Node <tempCal1_35> of sequential type is unconnected in block <Distortion>.
WARNING:Xst:2677 - Node <tempCal1_36> of sequential type is unconnected in block <Distortion>.
WARNING:Xst:2677 - Node <tempCal1_37> of sequential type is unconnected in block <Distortion>.
WARNING:Xst:2677 - Node <tempVector_0> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2677 - Node <tempVector_1> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2677 - Node <tempVector_2> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2677 - Node <tempVector_3> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2677 - Node <tempVector_4> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2677 - Node <tempVector_5> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2677 - Node <tempVector_6> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2677 - Node <tempVector_7> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2677 - Node <tempVector_8> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2677 - Node <tempVector_9> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2677 - Node <tempVector_34> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2677 - Node <tempVector_35> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2677 - Node <tempVector_0> of sequential type is unconnected in block <Volume>.
WARNING:Xst:2677 - Node <tempVector_1> of sequential type is unconnected in block <Volume>.
WARNING:Xst:2677 - Node <tempVector_2> of sequential type is unconnected in block <Volume>.
WARNING:Xst:2677 - Node <tempVector_3> of sequential type is unconnected in block <Volume>.
WARNING:Xst:2677 - Node <tempVector_4> of sequential type is unconnected in block <Volume>.
WARNING:Xst:2677 - Node <tempVector_5> of sequential type is unconnected in block <Volume>.
WARNING:Xst:2677 - Node <tempVector_6> of sequential type is unconnected in block <Volume>.
WARNING:Xst:2677 - Node <tempVector_7> of sequential type is unconnected in block <Volume>.
WARNING:Xst:2677 - Node <tempVector_8> of sequential type is unconnected in block <Volume>.
WARNING:Xst:2677 - Node <tempVector_33> of sequential type is unconnected in block <Volume>.
WARNING:Xst:2677 - Node <tempVector_34> of sequential type is unconnected in block <Volume>.
WARNING:Xst:2677 - Node <tempVector_35> of sequential type is unconnected in block <Volume>.
WARNING:Xst:2677 - Node <tempVector_36> of sequential type is unconnected in block <Volume>.
WARNING:Xst:2677 - Node <tempVector_37> of sequential type is unconnected in block <Volume>.
WARNING:Xst:2404 -  FFs/Latches <REQUESTED_CHANNEL<3:3>> (without init value) have a constant value of 0 in block <ADC_Read>.

Synthesizing (advanced) Unit <Distortion>.
	Multiplier <Mmult_GND_27_o_GND_27_o_MuLt_0_OUT> in block <Distortion> and adder/subtractor <Msub_GND_27_o_GND_27_o_sub_2_OUT<25:0>> in block <Distortion> are combined into a MAC<Maddsub_GND_27_o_GND_27_o_MuLt_0_OUT>.
	The following registers are also absorbed by the MAC: <limit> in block <Distortion>.
	Found pipelined multiplier on signal <tempVector1[23]_GND_27_o_MuLt_8_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_tempVector1[23]_GND_27_o_MuLt_8_OUT by adding 3 register level(s).
Unit <Distortion> synthesized (advanced).

Synthesizing (advanced) Unit <LCD_Controler>.
The following registers are absorbed into counter <compteur>: 1 register on signal <compteur>.
The following registers are absorbed into counter <Controler.reset_compteur>: 1 register on signal <Controler.reset_compteur>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_lcdScreen_0> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Controler.address> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_lcdScreen_01> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Controler.address> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     addrB          | connected to signal <Controler.address> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_lcdScreen_02> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Controler.address> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     addrB          | connected to signal <Controler.address> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_lcdScreen_03> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Controler.address> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     addrB          | connected to signal <Controler.address> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_lcdScreen_04> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Controler.address> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     addrB          | connected to signal <Controler.address> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_lcdScreen_05> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Controler.address> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     addrB          | connected to signal <Controler.address> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_lcdScreen_06> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Controler.address> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     addrB          | connected to signal <Controler.address> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_lcdScreen_07> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Controler.address> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     addrB          | connected to signal <Controler.address> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_lcdScreen_08> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Controler.address> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <LCD_Controler> synthesized (advanced).

Synthesizing (advanced) Unit <PedalControl>.
The following registers are absorbed into counter <compteur>: 1 register on signal <compteur>.
Unit <PedalControl> synthesized (advanced).

Synthesizing (advanced) Unit <Tremolo>.
The following registers are absorbed into counter <compteur>: 1 register on signal <compteur>.
	Found pipelined multiplier on signal <audioIn[23]_genWave[11]_MuLt_6_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_audioIn[23]_genWave[11]_MuLt_6_OUT by adding 3 register level(s).
Unit <Tremolo> synthesized (advanced).

Synthesizing (advanced) Unit <cclk_detector>.
The following registers are absorbed into counter <ctr_q>: 1 register on signal <ctr_q>.
Unit <cclk_detector> synthesized (advanced).

Synthesizing (advanced) Unit <effectChain>.
The following registers are absorbed into counter <effectSelector>: 1 register on signal <effectSelector>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_selectModule> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <effectSelector> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <selectModule>  |          |
    -----------------------------------------------------------------------
Unit <effectChain> synthesized (advanced).

Synthesizing (advanced) Unit <serial_rx>.
The following registers are absorbed into counter <bit_ctr_q>: 1 register on signal <bit_ctr_q>.
Unit <serial_rx> synthesized (advanced).

Synthesizing (advanced) Unit <spi_slave>.
The following registers are absorbed into counter <bit_ct_q>: 1 register on signal <bit_ct_q>.
Unit <spi_slave> synthesized (advanced).

Synthesizing (advanced) Unit <volumeControl>.
	Found pipelined multiplier on signal <audioIn[23]_GND_34_o_MuLt_0_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_audioIn[23]_GND_34_o_MuLt_0_OUT by adding 3 register level(s).
Unit <volumeControl> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 10
 128x8-bit dual-port distributed Read Only RAM         : 7
 128x8-bit single-port distributed Read Only RAM       : 2
 8x8-bit single-port distributed Read Only RAM         : 1
# MACs                                                 : 1
 15x11-to-26-bit MAC                                   : 1
# Multipliers                                          : 5
 10x5-bit multiplier                                   : 2
 24x12-bit registered multiplier                       : 1
 25x11-bit registered multiplier                       : 2
# Adders/Subtractors                                   : 14
 12-bit adder                                          : 1
 12-bit addsub                                         : 1
 12-bit subtractor                                     : 1
 18-bit adder                                          : 1
 18-bit subtractor                                     : 1
 19-bit subtractor                                     : 3
 24-bit subtractor                                     : 1
 3-bit adder                                           : 1
 5-bit subtractor                                      : 2
 7-bit adder                                           : 2
# Counters                                             : 8
 11-bit up counter                                     : 1
 15-bit up counter                                     : 1
 26-bit up counter                                     : 1
 3-bit up counter                                      : 2
 3-bit updown counter                                  : 1
 7-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Registers                                            : 546
 Flip-Flops                                            : 546
# Comparators                                          : 20
 10-bit comparator greater                             : 10
 11-bit comparator greater                             : 1
 12-bit comparator equal                               : 1
 12-bit comparator greater                             : 2
 18-bit comparator greater                             : 1
 24-bit comparator greater                             : 1
 26-bit comparator greater                             : 2
 7-bit comparator greater                              : 2
# Multiplexers                                         : 132
 1-bit 2-to-1 multiplexer                              : 61
 1-bit 24-to-1 multiplexer                             : 2
 10-bit 2-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 10
 12-bit 2-to-1 multiplexer                             : 10
 18-bit 2-to-1 multiplexer                             : 1
 19-bit 2-to-1 multiplexer                             : 6
 19-bit 3-to-1 multiplexer                             : 3
 2-bit 2-to-1 multiplexer                              : 10
 2-bit 4-to-1 multiplexer                              : 1
 24-bit 2-to-1 multiplexer                             : 10
 3-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 2
 7-bit 2-to-1 multiplexer                              : 6
 8-bit 2-to-1 multiplexer                              : 7
 8-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 6
# Xors                                                 : 26
 1-bit xor2                                            : 26

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <REQUESTED_CHANNEL_1> (without init value) has a constant value of 0 in block <ADC_Read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GLCD_RW> (without init value) has a constant value of 0 in block <LCD_Controler>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <distState> in Unit <Distortion> is equivalent to the following FF/Latch, which will be removed : <locked> 
INFO:Xst:2261 - The FF/Latch <isLocked> in Unit <Tremolo> is equivalent to the following FF/Latch, which will be removed : <tremState> 
INFO:Xst:2261 - The FF/Latch <isLocked> in Unit <volumeControl> is equivalent to the following FF/Latch, which will be removed : <volumeState> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <I2SToParallel/FSM_0> on signal <i2sRx[1:2]> with user encoding.
---------------------
 State   | Encoding
---------------------
 rx      | 00
 rdy     | 01
 waiting | 10
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <avr_interface/serial_rx/FSM_1> on signal <state_q[1:2]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 00
 wait_half | 01
 wait_full | 11
 wait_high | 10
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Buttton_Process/AR_Pedal/FSM_3> on signal <Etat[1:2]> with sequential encoding.
Optimizing FSM <Buttton_Process/AR_Back/FSM_3> on signal <Etat[1:2]> with sequential encoding.
Optimizing FSM <Buttton_Process/AR_Next/FSM_3> on signal <Etat[1:2]> with sequential encoding.
--------------------------
 State        | Encoding
--------------------------
 bas          | 00
 haut         | 11
 attente_bas  | 10
 attente_haut | 01
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <GLCD/FSM_4> on signal <glcdControlerState[1:2]> with user encoding.
----------------------------
 State          | Encoding
----------------------------
 init           | 00
 writedataleft  | 01
 writedataright | 10
 changepage     | 11
----------------------------
WARNING:Xst:2677 - Node <Mmult_tempVector1[23]_GND_27_o_MuLt_8_OUT2_16> of sequential type is unconnected in block <Distortion>.
WARNING:Xst:2677 - Node <Mmult_tempVector1[23]_GND_27_o_MuLt_8_OUT2_15> of sequential type is unconnected in block <Distortion>.
WARNING:Xst:2677 - Node <Mmult_tempVector1[23]_GND_27_o_MuLt_8_OUT2_14> of sequential type is unconnected in block <Distortion>.
WARNING:Xst:2677 - Node <Mmult_tempVector1[23]_GND_27_o_MuLt_8_OUT2_13> of sequential type is unconnected in block <Distortion>.
WARNING:Xst:2677 - Node <Mmult_tempVector1[23]_GND_27_o_MuLt_8_OUT2_12> of sequential type is unconnected in block <Distortion>.
WARNING:Xst:2677 - Node <Mmult_tempVector1[23]_GND_27_o_MuLt_8_OUT2_11> of sequential type is unconnected in block <Distortion>.
WARNING:Xst:2677 - Node <Mmult_tempVector1[23]_GND_27_o_MuLt_8_OUT2_10> of sequential type is unconnected in block <Distortion>.
WARNING:Xst:2677 - Node <Mmult_tempVector1[23]_GND_27_o_MuLt_8_OUT2_9> of sequential type is unconnected in block <Distortion>.
WARNING:Xst:2677 - Node <Mmult_tempVector1[23]_GND_27_o_MuLt_8_OUT2_8> of sequential type is unconnected in block <Distortion>.
WARNING:Xst:2677 - Node <Mmult_tempVector1[23]_GND_27_o_MuLt_8_OUT2_7> of sequential type is unconnected in block <Distortion>.
WARNING:Xst:1293 - FF/Latch <waveMin_11> has a constant value of 0 in block <Tremolo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <TremClkMax_0> has a constant value of 0 in block <Tremolo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <TremClkMax_1> has a constant value of 0 in block <Tremolo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Mmult_audioIn[23]_genWave[11]_MuLt_6_OUT2_16> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2677 - Node <Mmult_audioIn[23]_genWave[11]_MuLt_6_OUT2_15> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2677 - Node <Mmult_audioIn[23]_genWave[11]_MuLt_6_OUT2_14> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2677 - Node <Mmult_audioIn[23]_genWave[11]_MuLt_6_OUT2_13> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2677 - Node <Mmult_audioIn[23]_genWave[11]_MuLt_6_OUT2_12> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2677 - Node <Mmult_audioIn[23]_genWave[11]_MuLt_6_OUT2_11> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2677 - Node <Mmult_audioIn[23]_genWave[11]_MuLt_6_OUT2_10> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2677 - Node <Mmult_audioIn[23]_genWave[11]_MuLt_6_OUT2_9> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2677 - Node <Mmult_audioIn[23]_genWave[11]_MuLt_6_OUT2_8> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2677 - Node <Mmult_audioIn[23]_genWave[11]_MuLt_6_OUT2_7> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2677 - Node <Mmult_audioIn[23]_GND_34_o_MuLt_0_OUT2_16> of sequential type is unconnected in block <volumeControl>.
WARNING:Xst:2677 - Node <Mmult_audioIn[23]_GND_34_o_MuLt_0_OUT2_15> of sequential type is unconnected in block <volumeControl>.
WARNING:Xst:2677 - Node <Mmult_audioIn[23]_GND_34_o_MuLt_0_OUT2_14> of sequential type is unconnected in block <volumeControl>.
WARNING:Xst:2677 - Node <Mmult_audioIn[23]_GND_34_o_MuLt_0_OUT2_13> of sequential type is unconnected in block <volumeControl>.
WARNING:Xst:2677 - Node <Mmult_audioIn[23]_GND_34_o_MuLt_0_OUT2_12> of sequential type is unconnected in block <volumeControl>.
WARNING:Xst:2677 - Node <Mmult_audioIn[23]_GND_34_o_MuLt_0_OUT2_11> of sequential type is unconnected in block <volumeControl>.
WARNING:Xst:2677 - Node <Mmult_audioIn[23]_GND_34_o_MuLt_0_OUT2_10> of sequential type is unconnected in block <volumeControl>.
WARNING:Xst:2677 - Node <Mmult_audioIn[23]_GND_34_o_MuLt_0_OUT2_9> of sequential type is unconnected in block <volumeControl>.
WARNING:Xst:2677 - Node <Mmult_audioIn[23]_GND_34_o_MuLt_0_OUT2_8> of sequential type is unconnected in block <volumeControl>.
WARNING:Xst:2677 - Node <avr_interface/serial_tx/block_q> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2973 - All outputs of instance <avr_interface/serial_rx> of block <serial_rx> are unconnected in block <TOP>. Underlying logic will be removed.

Optimizing unit <Buffer_In> ...

Optimizing unit <Buffer_Out> ...

Optimizing unit <TOP> ...

Optimizing unit <I2S_TO_PARALLEL> ...

Optimizing unit <PARALLEL_TO_I2S> ...

Optimizing unit <spi_slave> ...

Optimizing unit <serial_rx> ...

Optimizing unit <ADC_Read> ...

Optimizing unit <effectChain> ...

Optimizing unit <Distortion> ...

Optimizing unit <Tremolo> ...

Optimizing unit <volumeControl> ...

Optimizing unit <Anti_Rebond> ...

Optimizing unit <PedalControl> ...

Optimizing unit <LCD_Controler> ...
INFO:Xst:2399 - RAMs <Mram_lcdScreen_023>, <Mram_lcdScreen_021> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_lcdScreen_023>, <Mram_lcdScreen_022> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_lcdScreen_023>, <Mram_lcdScreen_024> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_lcdScreen_023>, <Mram_lcdScreen_025> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_lcdScreen_023>, <Mram_lcdScreen_026> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_lcdScreen_023>, <Mram_lcdScreen_027> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_lcdScreen_023>, <Mram_lcdScreen_028> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_lcdScreen_023>, <Mram_lcdScreen_013> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_lcdScreen_023>, <Mram_lcdScreen_014> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_lcdScreen_023>, <Mram_lcdScreen_017> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_lcdScreen_023>, <Mram_lcdScreen_015> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_lcdScreen_023>, <Mram_lcdScreen_016> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_lcdScreen_023>, <Mram_lcdScreen_018> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_lcdScreen_023>, <Mram_lcdScreen_019> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_lcdScreen_023>, <Mram_lcdScreen_0110> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_lcdScreen_023>, <Mram_lcdScreen_033> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_lcdScreen_023>, <Mram_lcdScreen_034> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_lcdScreen_023>, <Mram_lcdScreen_035> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_lcdScreen_023>, <Mram_lcdScreen_038> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_lcdScreen_023>, <Mram_lcdScreen_036> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_lcdScreen_023>, <Mram_lcdScreen_037> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_lcdScreen_023>, <Mram_lcdScreen_039> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_lcdScreen_023>, <Mram_lcdScreen_0310> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_lcdScreen_023>, <Mram_lcdScreen_043> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_lcdScreen_023>, <Mram_lcdScreen_044> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_lcdScreen_023>, <Mram_lcdScreen_045> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_lcdScreen_023>, <Mram_lcdScreen_046> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_lcdScreen_023>, <Mram_lcdScreen_049> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_lcdScreen_023>, <Mram_lcdScreen_047> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_lcdScreen_023>, <Mram_lcdScreen_048> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_lcdScreen_023>, <Mram_lcdScreen_0410> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_lcdScreen_023>, <Mram_lcdScreen_053> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_lcdScreen_023>, <Mram_lcdScreen_054> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_lcdScreen_023>, <Mram_lcdScreen_055> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_lcdScreen_023>, <Mram_lcdScreen_056> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_lcdScreen_023>, <Mram_lcdScreen_057> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_lcdScreen_023>, <Mram_lcdScreen_0510> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_lcdScreen_023>, <Mram_lcdScreen_058> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_lcdScreen_023>, <Mram_lcdScreen_059> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_lcdScreen_023>, <Mram_lcdScreen_063> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_lcdScreen_023>, <Mram_lcdScreen_064> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_lcdScreen_023>, <Mram_lcdScreen_065> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_lcdScreen_023>, <Mram_lcdScreen_066> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_lcdScreen_023>, <Mram_lcdScreen_067> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_lcdScreen_023>, <Mram_lcdScreen_068> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_lcdScreen_023>, <Mram_lcdScreen_073> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_lcdScreen_023>, <Mram_lcdScreen_069> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_lcdScreen_023>, <Mram_lcdScreen_0610> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_lcdScreen_023>, <Mram_lcdScreen_074> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_lcdScreen_023>, <Mram_lcdScreen_075> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_lcdScreen_023>, <Mram_lcdScreen_076> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_lcdScreen_023>, <Mram_lcdScreen_077> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_lcdScreen_023>, <Mram_lcdScreen_078> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_lcdScreen_023>, <Mram_lcdScreen_079> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_lcdScreen_023>, <Mram_lcdScreen_0710> are equivalent, second RAM is removed
WARNING:Xst:1293 - FF/Latch <effectChain/Tremolo/TremClkMax_17> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <effectChain/Tremolo/TremClkMax_16> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <effectChain/Tremolo/TremClkMax_15> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TOP, actual ratio is 19.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 599
 Flip-Flops                                            : 599

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TOP.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1262
#      GND                         : 1
#      INV                         : 90
#      LUT1                        : 24
#      LUT2                        : 90
#      LUT3                        : 81
#      LUT4                        : 144
#      LUT5                        : 218
#      LUT6                        : 162
#      MUXCY                       : 234
#      MUXF7                       : 6
#      VCC                         : 1
#      XORCY                       : 211
# FlipFlops/Latches                : 599
#      FD                          : 89
#      FD_1                        : 2
#      FDC                         : 51
#      FDC_1                       : 4
#      FDCE                        : 157
#      FDE                         : 281
#      FDP                         : 1
#      FDP_1                       : 2
#      FDPE                        : 3
#      FDRE                        : 1
#      FDSE                        : 8
# RAMS                             : 1
#      RAM128X1D                   : 1
# Clock Buffers                    : 3
#      BUFG                        : 1
#      BUFGP                       : 2
# IO Buffers                       : 34
#      IBUF                        : 10
#      OBUF                        : 18
#      OBUFT                       : 6
# DSPs                             : 7
#      DSP48A1                     : 7

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             599  out of  11440     5%  
 Number of Slice LUTs:                  813  out of   5720    14%  
    Number used as Logic:               809  out of   5720    14%  
    Number used as Memory:                4  out of   1440     0%  
       Number used as RAM:                4

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1012
   Number with an unused Flip Flop:     413  out of   1012    40%  
   Number with an unused LUT:           199  out of   1012    19%  
   Number of fully used LUT-FF pairs:   400  out of   1012    39%  
   Number of unique control sets:        39

IO Utilization: 
 Number of IOs:                          38
 Number of bonded IOBs:                  36  out of    102    35%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  
 Number of DSP48A1s:                      7  out of     16    43%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)        | Load  |
-----------------------------------+------------------------------+-------+
CLK                                | BUFGP                        | 489   |
BCLK                               | BUFGP                        | 91    |
effectChain/Tremolo/WCLK           | BUFG                         | 26    |
AVR_RX_OBUFT                       | NONE(GLCD_Mram_lcdScreen_023)| 1     |
-----------------------------------+------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 9.071ns (Maximum Frequency: 110.244MHz)
   Minimum input arrival time before clock: 5.531ns
   Maximum output required time after clock: 5.576ns
   Maximum combinational path delay: 5.330ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 9.071ns (frequency: 110.244MHz)
  Total number of paths / destination ports: 45797 / 1039
-------------------------------------------------------------------------
Delay:               9.071ns (Levels of Logic = 1)
  Source:            ADC_READ/sADC1_9 (FF)
  Destination:       effectChain/Volume/Mmult_audioIn[23]_GND_34_o_MuLt_0_OUT1 (DSP)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: ADC_READ/sADC1_9 to effectChain/Volume/Mmult_audioIn[23]_GND_34_o_MuLt_0_OUT1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            15   0.447   0.981  ADC_READ/sADC1_9 (ADC_READ/sADC1_9)
     DSP48A1:B9->P47      18   4.394   1.049  effectChain/Volume/Mmult_audioIn[23]_GND_34_o_MuLt_0_OUT (effectChain/Volume/Mmult_audioIn[23]_GND_34_o_MuLt_0_OUT_P47_to_Mmult_audioIn[23]_GND_34_o_MuLt_0_OUT1)
     DSP48A1:C30               2.200          effectChain/Volume/Mmult_audioIn[23]_GND_34_o_MuLt_0_OUT1
    ----------------------------------------
    Total                      9.071ns (7.041ns logic, 2.030ns route)
                                       (77.6% logic, 22.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'BCLK'
  Clock period: 8.527ns (frequency: 117.277MHz)
  Total number of paths / destination ports: 584 / 167
-------------------------------------------------------------------------
Delay:               4.263ns (Levels of Logic = 4)
  Source:            I2SToParallel/DATA_ADC_L_7 (FF)
  Destination:       parallelToI2S/SDTO (FF)
  Source Clock:      BCLK rising
  Destination Clock: BCLK falling

  Data Path: I2SToParallel/DATA_ADC_L_7 to parallelToI2S/SDTO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.827  I2SToParallel/DATA_ADC_L_7 (I2SToParallel/DATA_ADC_L_7)
     LUT6:I2->O            1   0.203   0.684  parallelToI2S/Mmux_GND_7_o_X_6_o_Mux_4_o_10 (parallelToI2S/Mmux_GND_7_o_X_6_o_Mux_4_o_10)
     LUT6:I4->O            1   0.203   0.808  parallelToI2S/Mmux_GND_7_o_SDTO_MUX_104_o13 (parallelToI2S/Mmux_GND_7_o_SDTO_MUX_104_o12)
     LUT5:I2->O            1   0.205   0.580  parallelToI2S/Mmux_GND_7_o_SDTO_MUX_104_o16_SW0 (N76)
     LUT6:I5->O            1   0.205   0.000  parallelToI2S/Mmux_GND_7_o_SDTO_MUX_104_o16 (parallelToI2S/GND_7_o_SDTO_MUX_104_o)
     FDC_1:D                   0.102          parallelToI2S/SDTO
    ----------------------------------------
    Total                      4.263ns (1.365ns logic, 2.898ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'effectChain/Tremolo/WCLK'
  Clock period: 6.189ns (frequency: 161.572MHz)
  Total number of paths / destination ports: 6572 / 39
-------------------------------------------------------------------------
Delay:               6.189ns (Levels of Logic = 21)
  Source:            effectChain/Tremolo/genWave_0 (FF)
  Destination:       effectChain/Tremolo/genWave_11 (FF)
  Source Clock:      effectChain/Tremolo/WCLK rising
  Destination Clock: effectChain/Tremolo/WCLK rising

  Data Path: effectChain/Tremolo/genWave_0 to effectChain/Tremolo/genWave_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   0.931  effectChain/Tremolo/genWave_0 (effectChain/Tremolo/genWave_0)
     LUT4:I0->O            1   0.203   0.000  effectChain/Tremolo/Mcompar_n0121_lut<0> (effectChain/Tremolo/Mcompar_n0121_lut<0>)
     MUXCY:S->O            1   0.172   0.000  effectChain/Tremolo/Mcompar_n0121_cy<0> (effectChain/Tremolo/Mcompar_n0121_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  effectChain/Tremolo/Mcompar_n0121_cy<1> (effectChain/Tremolo/Mcompar_n0121_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  effectChain/Tremolo/Mcompar_n0121_cy<2> (effectChain/Tremolo/Mcompar_n0121_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  effectChain/Tremolo/Mcompar_n0121_cy<3> (effectChain/Tremolo/Mcompar_n0121_cy<3>)
     MUXCY:CI->O           6   0.213   0.849  effectChain/Tremolo/Mcompar_n0121_cy<4> (effectChain/Tremolo/Mcompar_n0121_cy<4>)
     LUT4:I2->O           22   0.203   1.238  effectChain/Tremolo/Mcompar_n0121_cy<5> (effectChain/Tremolo/Mcompar_n0121_cy<5>)
     LUT6:I4->O            1   0.203   0.827  effectChain/Tremolo/Mmux_genWave[11]_genWave[11]_mux_96_OUT_A13 (effectChain/Tremolo/Mmux_genWave[11]_genWave[11]_mux_96_OUT_rs_A<0>)
     LUT4:I0->O            1   0.203   0.000  effectChain/Tremolo/Mmux_genWave[11]_genWave[11]_mux_96_OUT_rs_lut<0> (effectChain/Tremolo/Mmux_genWave[11]_genWave[11]_mux_96_OUT_rs_lut<0>)
     MUXCY:S->O            1   0.172   0.000  effectChain/Tremolo/Mmux_genWave[11]_genWave[11]_mux_96_OUT_rs_cy<0> (effectChain/Tremolo/Mmux_genWave[11]_genWave[11]_mux_96_OUT_rs_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  effectChain/Tremolo/Mmux_genWave[11]_genWave[11]_mux_96_OUT_rs_cy<1> (effectChain/Tremolo/Mmux_genWave[11]_genWave[11]_mux_96_OUT_rs_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  effectChain/Tremolo/Mmux_genWave[11]_genWave[11]_mux_96_OUT_rs_cy<2> (effectChain/Tremolo/Mmux_genWave[11]_genWave[11]_mux_96_OUT_rs_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  effectChain/Tremolo/Mmux_genWave[11]_genWave[11]_mux_96_OUT_rs_cy<3> (effectChain/Tremolo/Mmux_genWave[11]_genWave[11]_mux_96_OUT_rs_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  effectChain/Tremolo/Mmux_genWave[11]_genWave[11]_mux_96_OUT_rs_cy<4> (effectChain/Tremolo/Mmux_genWave[11]_genWave[11]_mux_96_OUT_rs_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  effectChain/Tremolo/Mmux_genWave[11]_genWave[11]_mux_96_OUT_rs_cy<5> (effectChain/Tremolo/Mmux_genWave[11]_genWave[11]_mux_96_OUT_rs_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  effectChain/Tremolo/Mmux_genWave[11]_genWave[11]_mux_96_OUT_rs_cy<6> (effectChain/Tremolo/Mmux_genWave[11]_genWave[11]_mux_96_OUT_rs_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  effectChain/Tremolo/Mmux_genWave[11]_genWave[11]_mux_96_OUT_rs_cy<7> (effectChain/Tremolo/Mmux_genWave[11]_genWave[11]_mux_96_OUT_rs_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  effectChain/Tremolo/Mmux_genWave[11]_genWave[11]_mux_96_OUT_rs_cy<8> (effectChain/Tremolo/Mmux_genWave[11]_genWave[11]_mux_96_OUT_rs_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  effectChain/Tremolo/Mmux_genWave[11]_genWave[11]_mux_96_OUT_rs_cy<9> (effectChain/Tremolo/Mmux_genWave[11]_genWave[11]_mux_96_OUT_rs_cy<9>)
     MUXCY:CI->O           0   0.019   0.000  effectChain/Tremolo/Mmux_genWave[11]_genWave[11]_mux_96_OUT_rs_cy<10> (effectChain/Tremolo/Mmux_genWave[11]_genWave[11]_mux_96_OUT_rs_cy<10>)
     XORCY:CI->O           1   0.180   0.000  effectChain/Tremolo/Mmux_genWave[11]_genWave[11]_mux_96_OUT_rs_xor<11> (effectChain/Tremolo/genWave[11]_genWave[11]_mux_96_OUT<11>)
     FDCE:D                    0.102          effectChain/Tremolo/genWave_11
    ----------------------------------------
    Total                      6.189ns (2.345ns logic, 3.844ns route)
                                       (37.9% logic, 62.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 418 / 373
-------------------------------------------------------------------------
Offset:              5.531ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       avr_interface/cclk_detector/ctr_q_8 (FF)
  Destination Clock: CLK rising

  Data Path: RESET to avr_interface/cclk_detector/ctr_q_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   1.222   1.626  RESET_IBUF (RESET_IBUF)
     INV:I->O            193   0.206   2.046  NOT_RESET1_INV_0 (ADC_READ/RESET_inv)
     FDCE:CLR                  0.430          ADC_READ/tempSample_0
    ----------------------------------------
    Total                      5.531ns (1.858ns logic, 3.673ns route)
                                       (33.6% logic, 66.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'BCLK'
  Total number of paths / destination ports: 199 / 146
-------------------------------------------------------------------------
Offset:              5.531ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       I2SToParallel/Receive.dataShift_4 (FF)
  Destination Clock: BCLK rising

  Data Path: RESET to I2SToParallel/Receive.dataShift_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   1.222   1.626  RESET_IBUF (RESET_IBUF)
     INV:I->O            193   0.206   2.046  NOT_RESET1_INV_0 (ADC_READ/RESET_inv)
     FDCE:CLR                  0.430          I2SToParallel/Receive.dataShift_0
    ----------------------------------------
    Total                      5.531ns (1.858ns logic, 3.673ns route)
                                       (33.6% logic, 66.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'effectChain/Tremolo/WCLK'
  Total number of paths / destination ports: 27 / 27
-------------------------------------------------------------------------
Offset:              5.531ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       effectChain/Tremolo/genWave_11 (FF)
  Destination Clock: effectChain/Tremolo/WCLK rising

  Data Path: RESET to effectChain/Tremolo/genWave_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   1.222   1.626  RESET_IBUF (RESET_IBUF)
     INV:I->O            193   0.206   2.046  NOT_RESET1_INV_0 (ADC_READ/RESET_inv)
     FDCE:CLR                  0.430          effectChain/Tremolo/genWave_0
    ----------------------------------------
    Total                      5.531ns (1.858ns logic, 3.673ns route)
                                       (33.6% logic, 66.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 27 / 22
-------------------------------------------------------------------------
Offset:              5.576ns (Levels of Logic = 2)
  Source:            effectChain/effectSelector_0 (FF)
  Destination:       LED (PAD)
  Source Clock:      CLK rising

  Data Path: effectChain/effectSelector_0 to LED
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            13   0.447   1.161  effectChain/effectSelector_0 (effectChain/effectSelector_0)
     LUT3:I0->O           25   0.205   1.192  effectChain/Mram_selectModule21 (LED_OBUF)
     OBUF:I->O                 2.571          LED_OBUF (LED)
    ----------------------------------------
    Total                      5.576ns (3.223ns logic, 2.353ns route)
                                       (57.8% logic, 42.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'BCLK'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            parallelToI2S/SDTO (FF)
  Destination:       SDTO (PAD)
  Source Clock:      BCLK falling

  Data Path: parallelToI2S/SDTO to SDTO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            1   0.447   0.579  parallelToI2S/SDTO (parallelToI2S/SDTO)
     OBUF:I->O                 2.571          SDTO_OBUF (SDTO)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.330ns (Levels of Logic = 3)
  Source:            SPI_SS (PAD)
  Destination:       SPI_MISO (PAD)

  Data Path: SPI_SS to SPI_MISO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.755  SPI_SS_IBUF (SPI_SS_IBUF)
     LUT2:I0->O            1   0.203   0.579  avr_interface/ready_spi_miso_en_m_AND_76_o_inv1 (avr_interface/ready_spi_miso_en_m_AND_76_o_inv)
     OBUFT:T->O                2.571          SPI_MISO_OBUFT (SPI_MISO)
    ----------------------------------------
    Total                      5.330ns (3.996ns logic, 1.334ns route)
                                       (75.0% logic, 25.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock AVR_RX_OBUFT
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    1.303|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock BCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BCLK           |    3.845|         |    5.986|         |
CLK            |         |         |    4.406|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
BCLK                    |    1.165|    1.165|         |         |
CLK                     |    9.071|         |         |         |
effectChain/Tremolo/WCLK|    9.452|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock effectChain/Tremolo/WCLK
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
CLK                     |    6.140|         |         |         |
effectChain/Tremolo/WCLK|    6.189|         |         |         |
------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 13.81 secs
 
--> 

Total memory usage is 354016 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  104 (   0 filtered)
Number of infos    :   77 (   0 filtered)

