{
	"BUILD_DIR" : "/home/abersier/Documents/ETH/Semester_Project/SP_simulation/catkin_sim/build/power_control_panel_widget/power_control_panel_widget_autogen",
	"CMAKE_BINARY_DIR" : "/home/abersier/Documents/ETH/Semester_Project/SP_simulation/catkin_sim/build/power_control_panel_widget",
	"CMAKE_CURRENT_BINARY_DIR" : "/home/abersier/Documents/ETH/Semester_Project/SP_simulation/catkin_sim/build/power_control_panel_widget",
	"CMAKE_CURRENT_SOURCE_DIR" : "/home/abersier/Documents/ETH/Semester_Project/SP_simulation/catkin_sim/src/anymal_rsl/anymal_rsl_user_interface/power_control_panel/power_control_panel_widget",
	"CMAKE_SOURCE_DIR" : "/home/abersier/Documents/ETH/Semester_Project/SP_simulation/catkin_sim/src/anymal_rsl/anymal_rsl_user_interface/power_control_panel/power_control_panel_widget",
	"INCLUDE_DIR" : "/home/abersier/Documents/ETH/Semester_Project/SP_simulation/catkin_sim/build/power_control_panel_widget/power_control_panel_widget_autogen/include",
	"INPUTS" : 
	[
		"/home/abersier/Documents/ETH/Semester_Project/SP_simulation/catkin_sim/src/anymal_rsl/anymal_rsl_user_interface/power_control_panel/power_control_panel_widget/resources/stop.png"
	],
	"LOCK_FILE" : "/home/abersier/Documents/ETH/Semester_Project/SP_simulation/catkin_sim/build/power_control_panel_widget/CMakeFiles/power_control_panel_widget_autogen.dir/AutoRcc_resources_EWIEGA46WW_Lock.lock",
	"MULTI_CONFIG" : false,
	"OPTIONS" : [ "-name", "resources" ],
	"OUTPUT_CHECKSUM" : "EWIEGA46WW",
	"OUTPUT_NAME" : "qrc_resources.cpp",
	"RCC_EXECUTABLE" : "/usr/lib/qt5/bin/rcc",
	"RCC_LIST_OPTIONS" : [ "--list" ],
	"SETTINGS_FILE" : "/home/abersier/Documents/ETH/Semester_Project/SP_simulation/catkin_sim/build/power_control_panel_widget/CMakeFiles/power_control_panel_widget_autogen.dir/AutoRcc_resources_EWIEGA46WW_Used.txt",
	"SOURCE" : "/home/abersier/Documents/ETH/Semester_Project/SP_simulation/catkin_sim/src/anymal_rsl/anymal_rsl_user_interface/power_control_panel/power_control_panel_widget/resources.qrc",
	"VERBOSITY" : 0
}
