$date
  Fri Jan 30 07:18:58 2026
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_mux4x1_structural $end
$var reg 1 ! i0 $end
$var reg 1 " i1 $end
$var reg 1 # i2 $end
$var reg 1 $ i3 $end
$var reg 1 % s0 $end
$var reg 1 & s1 $end
$var reg 1 ' y $end
$scope module uut $end
$var reg 1 ( i0 $end
$var reg 1 ) i1 $end
$var reg 1 * i2 $end
$var reg 1 + i3 $end
$var reg 1 , s0 $end
$var reg 1 - s1 $end
$var reg 1 . y $end
$var reg 1 / ns0 $end
$var reg 1 0 ns1 $end
$var reg 1 1 a0 $end
$var reg 1 2 a1 $end
$var reg 1 3 a2 $end
$var reg 1 4 a3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
0"
0#
1$
0%
0&
1'
1(
0)
0*
1+
0,
0-
1.
1/
10
11
02
03
04
#10000000
1%
0'
1,
0.
0/
01
#20000000
0%
1&
0,
1-
1/
00
#30000000
1%
1'
1,
1.
0/
14
#40000000
