0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/lab_1/lab_1.sim/sim_1/impl/timing/xsim/tb_top_time_impl.v,1636543722,verilog,,,,glbl;top,,,,,,,,
C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/lab_1/lab_1.srcs/sim_1/new/tb_top.vhd,1636475440,vhdl,,,,tb_top,,,,,,,,
