library ieee;
use ieee.std_logic_1164.all;

entity dec4x16 is
	 port(A: in STD_LOGIC_VECTOR(0 to 3);
	 Y: out STD_LOGIC_VECTOR(0 to 15));
end dec4x16; 

# A entrada bus de 4 bits.
# Y sa√≠da bus de 16 bits.

architecture decodif_op of dec4x16 is
    signal entradas: STD_LOGIC_VECTOR(3 downto 0);
    begin
     entradas <= A(3) & A(2) & A(1) & A(0);
     with entradas select

     Y <= "0000000000000001" when "0000",
     "0000000000000010" when "0001",
     "0000000000000100" when "0010",
     "0000000000001000" when "0011",
     "0000000000010000" when "0100",
     "0000000000100000" when "0101",
     "0000000001000000" when "0110",
     "0000000010000000" when "0111",
     "0000000100000000" when "1000",
     "0000001000000000" when "1001",
     "0000010000000000" when "1010",
     "0000100000000000" when "1011",
     "0001000000000000" when "1100",
     "0010000000000000" when "1101",
     "0100000000000000" when "1110",
     "1000000000000000" when "1111";
     "0000000000000000" when others;

end decodif_op; 