# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Esercizio_3.2.srcs/sources_1/new/control_unit.vhd" \
"../../../../Esercizio_3.2.srcs/sources_1/imports/new/riconoscitore_101.vhd" \
"../../../../Esercizio_3.2.srcs/sources_1/new/top_level_ric.vhd" \

# Do not sort compile order
nosort
