!/.gitignore
*.log
work/
modelsim*
vsim.wlf
transcript
compile.tcl
