git clone --depth 1 --no-tags https://github.com/cwmli/Wordclock2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60131974
git clone --depth 1 --no-tags https://github.com/hgdangkhoi/CSC-137.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59518872
git clone --depth 1 --no-tags https://github.com/GrahamWhyte/CPEN-311-Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59690000
git clone --depth 1 --no-tags https://github.com/b1f6c1c4/Calc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60439004
git clone --depth 1 --no-tags https://github.com/xanatower/Lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60443472
git clone --depth 1 --no-tags https://github.com/koalabearguo/cmos_fpga_vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58984936
git clone --depth 1 --no-tags https://github.com/sjtony/q_v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58860916
git clone --depth 1 --no-tags https://github.com/BobbyL2k/FPGA_Project_CP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59188047
git clone --depth 1 --no-tags https://github.com/chandanpalai/fpga-spi_byte_if.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60927529
git clone --depth 1 --no-tags https://github.com/Daniel-Sandoval-Adanis/practicaPico.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58420005
git clone --depth 1 --no-tags https://github.com/kepo44ka/Crossbar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62330877
git clone --depth 1 --no-tags https://github.com/d0ublemur/FPGA-BitReversal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62323591
git clone --depth 1 --no-tags https://github.com/yuta1331/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62354007
git clone --depth 1 --no-tags https://github.com/huangxf14/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62776223
git clone --depth 1 --no-tags https://github.com/Alina-L/Memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62805158
git clone --depth 1 --no-tags https://github.com/kaustubhhiware/COA_COA_COA_COA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/64603164
git clone --depth 1 --no-tags https://github.com/TarekIbnZiad/SimpleProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/64621939
git clone --depth 1 --no-tags https://github.com/gokurox/Atmega328P---AVR-C-Mini-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62461749
git clone --depth 1 --no-tags https://github.com/glocka/Sortieralogrithmus-ISE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62640545
git clone --depth 1 --no-tags https://github.com/HamHyunWoong/Digital_Clock_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63490584
git clone --depth 1 --no-tags https://github.com/Delete1994/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63476064
git clone --depth 1 --no-tags https://github.com/ymherklotz/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63505270
git clone --depth 1 --no-tags https://github.com/kwan3217/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63626115
git clone --depth 1 --no-tags https://github.com/wheatdog/dsdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57363601
git clone --depth 1 --no-tags https://github.com/LuisAlfaroR/Proy_2_Grupo_11_Sem_1_2016.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57455686
git clone --depth 1 --no-tags https://github.com/ullasgowda/verilog_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59399445
git clone --depth 1 --no-tags https://github.com/jhorng/Integrated-Circuit-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60451970
git clone --depth 1 --no-tags https://github.com/emmander/DExIOs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60687608
git clone --depth 1 --no-tags https://github.com/yhx/harp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60649033
git clone --depth 1 --no-tags https://github.com/2016UCI-UROP/FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63105264
git clone --depth 1 --no-tags https://github.com/specialforcea/gitrepo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63105474
git clone --depth 1 --no-tags https://github.com/aabzel/the-controller-of-incremental-encoder-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63095151
git clone --depth 1 --no-tags https://github.com/filipecmedeiros/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67368961
git clone --depth 1 --no-tags https://github.com/lefaivre/HDL_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67382386
git clone --depth 1 --no-tags https://github.com/jkanasu/utl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67238688
git clone --depth 1 --no-tags https://github.com/andrey-seryukov/toys-in-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67238242
git clone --depth 1 --no-tags https://github.com/GusRodGutTEC/pruebas.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/66586589
git clone --depth 1 --no-tags https://github.com/cjs840312/EDA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58029903
git clone --depth 1 --no-tags https://github.com/Himatsubu/JRThrash.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59081414
git clone --depth 1 --no-tags https://github.com/anguslin/RISC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59325911
git clone --depth 1 --no-tags https://github.com/kashyapperla/Project_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58080828
git clone --depth 1 --no-tags https://github.com/deshpr/FPGA_Relayer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58181152
git clone --depth 1 --no-tags https://github.com/alice90270/NTHU-Hardware-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57239842
git clone --depth 1 --no-tags https://github.com/Aaron-Zhao123/serial_fxied_point.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57294275
git clone --depth 1 --no-tags https://github.com/blackyabhishek/Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58216598
git clone --depth 1 --no-tags https://github.com/rraviteja21/Gaussian-White-Noise-Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/64170175
git clone --depth 1 --no-tags https://github.com/hsoleimani/R58dataset.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61413880
git clone --depth 1 --no-tags https://github.com/timLinscott/tamper-resistant-hw-checker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/65327596
git clone --depth 1 --no-tags https://github.com/tomioss/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67508319
git clone --depth 1 --no-tags https://github.com/ejsullivan/CS552-Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67832911
git clone --depth 1 --no-tags https://github.com/lilgcheng/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57055315
git clone --depth 1 --no-tags https://github.com/samlnx03/ram2016a.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57078586
git clone --depth 1 --no-tags https://github.com/sim00/newtest2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57897941
git clone --depth 1 --no-tags https://github.com/willtuna/Digital_System_Design-MidtermLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57442285
git clone --depth 1 --no-tags https://github.com/AlejandraArtal/Proyecto3_Alejandra_Artal_Karina_Aguilar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60925661
git clone --depth 1 --no-tags https://github.com/ymherklotz/dot_product.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63505646
git clone --depth 1 --no-tags https://github.com/JonahLiu/ia6140.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63332449
git clone --depth 1 --no-tags https://github.com/oakleyKatt/FPGA-ODE-Collision-Detection-master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63361070
git clone --depth 1 --no-tags https://github.com/SiLab-Bonn/H35DEMO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61887011
git clone --depth 1 --no-tags https://github.com/xiaoyaozi5566/SecProc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61894477
git clone --depth 1 --no-tags https://github.com/eugenelet/kMeans_Hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63688615
git clone --depth 1 --no-tags https://github.com/shirleylin0422/Archi_Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59497886
git clone --depth 1 --no-tags https://github.com/mukatk/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67834820
git clone --depth 1 --no-tags https://github.com/drewmstiles/SimplePipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58161068
git clone --depth 1 --no-tags https://github.com/chiahungchan/computer-structure-lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58210638
git clone --depth 1 --no-tags https://github.com/mdelong20/HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63119215
git clone --depth 1 --no-tags https://github.com/dhong089/sevensegment_driver_basys2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62420998
git clone --depth 1 --no-tags https://github.com/amir-sh/DSD-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61963140
git clone --depth 1 --no-tags https://github.com/LKY21/async-router.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61786813
git clone --depth 1 --no-tags https://github.com/amudurusravya/myrepo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63721782
git clone --depth 1 --no-tags https://github.com/Mels075/proy_3_grupo_1_sem_1_2016.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58435720
git clone --depth 1 --no-tags https://github.com/winter1894/DE1_SoC-DFOS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57477237
git clone --depth 1 --no-tags https://github.com/danielztolnai/leafonthewind.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57465733
git clone --depth 1 --no-tags https://github.com/arnoldelena/ArchitectureFinal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57466903
git clone --depth 1 --no-tags https://github.com/bartosz0403/inzzz.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60211152
git clone --depth 1 --no-tags https://github.com/GkyHub/vlsi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60308608
git clone --depth 1 --no-tags https://github.com/jcallejat/proy_2_grupo_4_sem_1_2016.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60805731
git clone --depth 1 --no-tags https://github.com/doublehan07/Verilog_FPGA_Module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59555614
git clone --depth 1 --no-tags https://github.com/darthburkhart/Project4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57072920
git clone --depth 1 --no-tags https://github.com/cwmli/WordClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57168538
git clone --depth 1 --no-tags https://github.com/Tefferson/codingground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67370251
git clone --depth 1 --no-tags https://github.com/Kapilan-Balagopalan/Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67322765
git clone --depth 1 --no-tags https://github.com/DF4IAH/altera.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67553734
git clone --depth 1 --no-tags https://github.com/yushimountain/data_com.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63473754
git clone --depth 1 --no-tags https://github.com/LoadCode/FPGA_CODIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60574442
git clone --depth 1 --no-tags https://github.com/niwa3/cube.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61852075
git clone --depth 1 --no-tags https://github.com/lzlzian/csc258-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/64698725
git clone --depth 1 --no-tags https://github.com/FabioUR/Proyecto1_Gr2_ControladorVGA_IIS_2016.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/65908270
git clone --depth 1 --no-tags https://github.com/keyfos/ControladorVGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/65869943
git clone --depth 1 --no-tags https://github.com/Emicce/Test1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/65808859
git clone --depth 1 --no-tags https://github.com/ZipCPU/zipcpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68847497
git clone --depth 1 --no-tags https://github.com/ZipCPU/wb2axip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68850972
git clone --depth 1 --no-tags https://github.com/ZipCPU/wbuart32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68826276
git clone --depth 1 --no-tags https://github.com/Xilinx/libsystemctlm-soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72154676
git clone --depth 1 --no-tags https://github.com/mtmd/FPGA_Based_CNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71533803
git clone --depth 1 --no-tags https://github.com/Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71954891
git clone --depth 1 --no-tags https://github.com/onchipuis/mriscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67840294
git clone --depth 1 --no-tags https://github.com/ZipCPU/sdspi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68862960
git clone --depth 1 --no-tags https://github.com/ZipCPU/openarty.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69269176
git clone --depth 1 --no-tags https://github.com/thinkoco/c5soc_opencl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73290709
