
---------- Begin Simulation Statistics ----------
final_tick                               142186487500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    496                       # Simulator instruction rate (inst/s)
host_mem_usage                               28718316                       # Number of bytes of host memory used
host_op_rate                                      509                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                135468.73                       # Real time elapsed on the host
host_tick_rate                                 664244                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    67162543                       # Number of instructions simulated
sim_ops                                      69008311                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.089984                       # Number of seconds simulated
sim_ticks                                 89984353125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             74.838793                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  208560                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               278679                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3972                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             20433                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            246577                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              39143                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           47700                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             8557                       # Number of indirect misses.
system.cpu.branchPred.lookups                  453364                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   78120                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5120                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2529288                       # Number of instructions committed
system.cpu.committedOps                       2863302                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.143604                       # CPI: cycles per instruction
system.cpu.discardedOps                         59158                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1353780                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            702551                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           323025                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6917341                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.241336                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3973                       # number of quiesce instructions executed
system.cpu.numCycles                         10480367                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3973                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1587894     55.46%     55.46% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9031      0.32%     55.77% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::MemRead                 768510     26.84%     82.61% # Class of committed instruction
system.cpu.op_class_0::MemWrite                497867     17.39%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2863302                       # Class of committed instruction
system.cpu.quiesceCycles                    133494598                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3563026                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           31                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5478                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         11076                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1682200                       # Transaction distribution
system.membus.trans_dist::ReadResp            1686255                       # Transaction distribution
system.membus.trans_dist::WriteReq             913506                       # Transaction distribution
system.membus.trans_dist::WriteResp            913506                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3290                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2166                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1551                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1551                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            254                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3808                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          605                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          605                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          167                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        16330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        15910                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        65248                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        97655                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5109827                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5109827                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5208087                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        32660                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       549568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        90023                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       676219                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    163511516                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    163511516                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               164203991                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2606612                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000020                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004509                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2606559    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      53      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2606612                       # Request fanout histogram
system.membus.reqLayer6.occupancy          6801296035                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               7.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            82871125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              689140                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            15718875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           75492134                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10285136448                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             11.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1273750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       393216                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        98304                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        98304                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       393216                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       491520                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        98304                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total       101376                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        98304                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        12288                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total       110592                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      4369826                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1092457                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      5462283                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1092457                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      4369826                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      5462283                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      5462283                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      5462283                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     10924566                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2006528                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2006528                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3641754                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3641754                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1256                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2338                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        25860                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        34888                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           72                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio          120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          166                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        65248                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       426432                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        69632                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        69632                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       565696                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       274432                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10182668                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     10493964                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        71680                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total       102400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        55296                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        13960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        13960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     11296564                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1762                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         3674                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        28446                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        54824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           90                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          150                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          263                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        90023                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      6821148                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1114112                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port      1114112                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      9049372                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      4390912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    162922520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    167903256                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port      1146880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1638400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       884736                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       223080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       223080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    179788867                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        18893533875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             21.0                       # Network utilization (%)
system.acctest.local_bus.numRequests         12457495                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          754                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        13000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.10                       # Average queue length
system.acctest.local_bus.maxQueueLength             9                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  15420757487                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         17.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   9669786000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         10.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma      1114112                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       491520                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       655360                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      2850816                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       655360                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       491520                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total      1146880                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        34816                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       491520                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       565248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       163840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        15360                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       179200                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     12381175                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      6554740                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5462283                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7283044                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     31681241                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7283044                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5462283                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     12745327                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     12381175                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      6554740                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     12745327                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     12745327                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     44426568                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0      1146880                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1687552                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       491520                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       173928                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       665448                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        15360                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0      1146880                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total      1163776                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       491520                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         5444                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       496964                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5462283                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     12745327                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma       546228                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       18753838                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5462283                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1932869                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7395152                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5462283                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     18207610                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2479098                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      26148991                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1678117                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1678110                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       876800                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       876800                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       143584                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4935692                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        20480                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         3072                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         6999                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5109827                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      4592924                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    157941784                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       223144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    163511516                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3155743                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3155743    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3155743                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   7368166785                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          8.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9267239000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         10.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    170760040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2686976                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      4390912                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    177837928                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      4064860                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      4134172                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      8199032                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     42690010                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        83968                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma       137216                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     42911194                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0      1016215                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma       129248                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total      1145463                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1897663695                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     29860480                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     48796395                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1976320569                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     45172965                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     45943232                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     91116196                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1942836659                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     75803712                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     48796395                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2067436766                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1114112                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    151650328                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     52625408                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       393216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    205783064                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     84738048                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    110297112                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    195035160                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        34816                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     37912582                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1644544                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     39604230                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     21184512                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3446790                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     24631302                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     12381175                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1685296640                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    584828430                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      4369826                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2286876072                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    941697585                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1225736566                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2167434151                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     12381175                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2626994225                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1810564996                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      4369826                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4454310223                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16256                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3968                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        20224                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16256                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16256                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          254                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           62                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          316                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       180654                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        44097                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         224750                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       180654                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       180654                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       180654                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        44097                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        224750                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1905948                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    105316376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       174184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         339008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          107735516                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       210560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2686976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     52625408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       655360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        98304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        56325760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        29808                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1645574                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2731                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5297                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1683410                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3290                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        41984                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       822272                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma        10240                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1536                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             880090                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     21180882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1170385432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1935714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3767411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1197269439                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2339962                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     29860480                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    584828430                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7283044                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1092457                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma       546228                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            625950602                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2339962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     51041363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1755213862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7283044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1092457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2481943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3767411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1823220041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3289.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     71792.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2466706.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples     10240.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1536.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      3503.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5289.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003228496250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3420                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3421                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3023127                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             933484                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1683414                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     880090                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1683414                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   880090                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1148                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            105087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            105167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            105111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            105089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            105140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            105179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            105127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            105110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            105088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            105122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           105235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           105204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           105160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           105138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           105149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           105157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             54996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             55006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             55004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             55012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             54974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             54979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             55041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             55025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             55015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             54997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            55042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            55020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            55001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            55004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            54986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            54979                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.77                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.81                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  57005081180                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8411315000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            101164484930                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33885.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.99                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60135.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      5286                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1568195                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  818343                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.98                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    16                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1683398                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               880090                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1453888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   58699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   58344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   58853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    3478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    9055                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   3101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2903                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   5839                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1005                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    961                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    864                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  62337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 141964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 134346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  63247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  19863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  19545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  18510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  17491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  14452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  12012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  13747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  13371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  12312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  11056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   9148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   7778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   7612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   7453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   7414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   7488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   7897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   7839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   7819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   8084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   8155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   7057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  12804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  16579                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       175808                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    932.776847                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   848.808654                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   244.027421                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5200      2.96%      2.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4577      2.60%      5.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2294      1.30%      6.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3253      1.85%      8.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3839      2.18%     10.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2275      1.29%     12.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2403      1.37%     13.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3407      1.94%     15.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       148560     84.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       175808                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3421                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     491.746858                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1212.981997                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2606     76.18%     76.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            8      0.23%     76.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            3      0.09%     76.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            6      0.18%     76.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            3      0.09%     76.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           12      0.35%     77.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          332      9.70%     86.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.06%     86.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            3      0.09%     86.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            5      0.15%     87.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.03%     87.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            2      0.06%     87.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            2      0.06%     87.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            8      0.23%     87.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          341      9.97%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            2      0.06%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.03%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.03%     97.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.03%     97.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.03%     97.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.03%     97.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4480-4607            2      0.06%     97.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.03%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5759            1      0.03%     97.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6016-6143            1      0.03%     97.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            5      0.15%     97.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7039            1      0.03%     97.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7040-7167            1      0.03%     98.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295           68      1.99%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3421                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3420                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     257.330702                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     46.420286                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    426.917103                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           2484     72.63%     72.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            65      1.90%     74.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            20      0.58%     75.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            5      0.15%     75.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            8      0.23%     75.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           13      0.38%     75.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            7      0.20%     76.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.09%     76.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.06%     76.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      0.09%     76.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.03%     76.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      0.06%     76.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            2      0.06%     76.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.03%     76.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.03%     76.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.03%     76.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.03%     76.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.03%     76.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.03%     76.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            2      0.06%     76.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           28      0.82%     77.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          767     22.43%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1152-1183            1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1536-1567            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3420                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              107664832                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   73472                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                56325184                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               107735772                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             56325760                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1196.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       625.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1197.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    625.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   89984469750                       # Total gap between requests
system.mem_ctrls.avgGap                      35102.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1905948                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    105243416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       174248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       338496                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       211712                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2686976                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     52623680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       655360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        98304                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 21180882.384656250477                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1169574624.310552835464                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1936425.544538246701                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3761720.657476805151                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2352764.593483318575                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 29860480.257800374180                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 584809227.076387882233                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7283043.965317164548                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1092456.594797574682                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 546228.297398787341                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        29808                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1645574                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2735                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5297                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3290                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        41984                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       822272                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma        10240                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1536                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   2558550685                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  97972977470                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    409161320                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    223795455                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  86749377855                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma 116236121755                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1345655453815                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma 106521939505                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   7080403855                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma   1047665820                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     85834.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59537.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    149601.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42249.47                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  26367592.05                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   2768581.41                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1636508.91                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  10402533.15                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   4609637.93                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1364148.20                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         86753983.499996                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         60551719.199995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3059623106.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1223105077.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     861454566.000295                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     891832752.974401                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     1080545994.600056                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7263867200.026026                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         80.723670                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  56323980320                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4867800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  28793225180                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                7946                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3973                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     21000709.004531                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    123467897.132645                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3973    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        27750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545322250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3973                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     58750670625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  83435816875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       945945                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           945945                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       945945                       # number of overall hits
system.cpu.icache.overall_hits::total          945945                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          254                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            254                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          254                       # number of overall misses
system.cpu.icache.overall_misses::total           254                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11016250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11016250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11016250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11016250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       946199                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       946199                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       946199                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       946199                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000268                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000268                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000268                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000268                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43371.062992                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43371.062992                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43371.062992                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43371.062992                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          254                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          254                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          254                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          254                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10617125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10617125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10617125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10617125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000268                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000268                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000268                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000268                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41799.704724                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41799.704724                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41799.704724                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41799.704724                       # average overall mshr miss latency
system.cpu.icache.replacements                     97                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       945945                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          945945                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          254                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           254                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11016250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11016250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       946199                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       946199                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000268                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000268                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43371.062992                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43371.062992                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          254                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          254                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10617125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10617125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000268                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000268                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41799.704724                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41799.704724                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           411.866241                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7846123                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                97                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          80887.865979                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   411.866241                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.804426                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.804426                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          415                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          414                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.810547                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1892652                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1892652                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1229192                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1229192                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1229192                       # number of overall hits
system.cpu.dcache.overall_hits::total         1229192                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6775                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6775                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6775                       # number of overall misses
system.cpu.dcache.overall_misses::total          6775                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    505641875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    505641875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    505641875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    505641875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1235967                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1235967                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1235967                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1235967                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005482                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005482                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005482                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005482                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74633.487085                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74633.487085                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74633.487085                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74633.487085                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3290                       # number of writebacks
system.cpu.dcache.writebacks::total              3290                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1416                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1416                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1416                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1416                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5359                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5359                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5359                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5359                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        40789                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        40789                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    400397625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    400397625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    400397625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    400397625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     88729250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     88729250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004336                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004336                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004336                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004336                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74714.988804                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74714.988804                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74714.988804                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74714.988804                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2175.323004                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2175.323004                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5359                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       771835                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          771835                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3829                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3829                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    297385625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    297385625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       775664                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       775664                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004936                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004936                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77666.655785                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77666.655785                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           21                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3808                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3808                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4083                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4083                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    290662375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    290662375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     88729250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     88729250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004909                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004909                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76329.405200                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76329.405200                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21731.386236                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21731.386236                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       457357                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         457357                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2946                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2946                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    208256250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    208256250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       460303                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       460303                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006400                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006400                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70691.191446                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70691.191446                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1395                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1395                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1551                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1551                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        36706                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        36706                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    109735250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    109735250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003370                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003370                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70751.289491                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70751.289491                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              140826                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5359                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.278410                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          428                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4949227                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4949227                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 142186487500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               142188368125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    496                       # Simulator instruction rate (inst/s)
host_mem_usage                               28718316                       # Number of bytes of host memory used
host_op_rate                                      509                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                135469.81                       # Real time elapsed on the host
host_tick_rate                                 664253                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    67164709                       # Number of instructions simulated
sim_ops                                      69010988                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.089986                       # Number of seconds simulated
sim_ticks                                 89986233750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             74.830476                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  208679                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               278869                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3972                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             20452                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            246625                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              39143                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           47700                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             8557                       # Number of indirect misses.
system.cpu.branchPred.lookups                  453675                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   78224                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5120                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2531454                       # Number of instructions committed
system.cpu.committedOps                       2865979                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.141247                       # CPI: cycles per instruction
system.cpu.discardedOps                         59207                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1355071                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            703086                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           323238                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6917823                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.241473                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3973                       # number of quiesce instructions executed
system.cpu.numCycles                         10483376                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3973                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1589438     55.46%     55.46% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9031      0.32%     55.77% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.77% # Class of committed instruction
system.cpu.op_class_0::MemRead                 769131     26.84%     82.61% # Class of committed instruction
system.cpu.op_class_0::MemWrite                498378     17.39%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2865979                       # Class of committed instruction
system.cpu.quiesceCycles                    133494598                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3565553                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           31                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5483                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         11086                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1682357                       # Transaction distribution
system.membus.trans_dist::ReadResp            1686416                       # Transaction distribution
system.membus.trans_dist::WriteReq             913506                       # Transaction distribution
system.membus.trans_dist::WriteResp            913506                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3291                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2170                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1551                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1551                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            257                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3810                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          614                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          614                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          167                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        16330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        15916                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        65248                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        97661                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5110140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5110140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5208415                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        32660                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       549760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        90023                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       676411                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    163521500                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    163521500                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               164214359                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2606774                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000020                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004509                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2606721    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      53      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2606774                       # Request fanout histogram
system.membus.reqLayer6.occupancy          6801541160                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               7.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            82871125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              697640                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            15718875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           75502669                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10285987198                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             11.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1288750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       393216                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        98304                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        98304                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       393216                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       491520                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        98304                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total       101376                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        98304                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        12288                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total       110592                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      4369735                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1092434                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      5462169                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1092434                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      4369735                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      5462169                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      5462169                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      5462169                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     10924338                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2006528                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2006528                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3642067                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3642066                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1256                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2338                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        25860                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        34888                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           72                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio          120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          166                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        65248                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       426432                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        69632                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        69632                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       565696                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       274432                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10182668                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     10493964                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        71680                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total       102400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        55296                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        14585                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        14585                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     11297189                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1762                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         3674                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        28446                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        54824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           90                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          150                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          263                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        90023                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      6821148                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1114112                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port      1114112                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      9049372                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      4390912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    162922520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    167903256                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port      1146880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1638400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       884736                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       233096                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       233096                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    179798883                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        18894706375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             21.0                       # Network utilization (%)
system.acctest.local_bus.numRequests         12458120                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          754                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        13000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.10                       # Average queue length
system.acctest.local_bus.maxQueueLength             9                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  15421773987                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         17.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   9670098000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         10.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma      1114112                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       491520                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       655360                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      2850816                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       655360                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       491520                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total      1146880                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        34816                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       491520                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       565248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       163840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        15360                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       179200                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     12380916                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      6554603                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5462169                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7282892                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     31680579                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7282892                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5462169                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     12745061                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     12380916                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      6554603                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     12745061                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     12745061                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     44425640                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0      1146880                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1687552                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       491520                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       183944                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       675464                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        15360                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0      1146880                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total      1163776                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       491520                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         5757                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       497277                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5462169                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     12745061                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma       546217                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       18753446                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5462169                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2044135                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7506304                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5462169                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     18207229                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2590352                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      26259750                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1678274                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1678266                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       876800                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       876800                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       143584                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4935692                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        20480                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         3072                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         7312                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5110140                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      4592924                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    157941784                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       233128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    163521500                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3155900                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3155900    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3155900                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   7368402285                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          8.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9268019000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         10.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    170764000                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2686976                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      4390912                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    177841888                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      4064936                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      4134172                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      8199108                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     42691000                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        83968                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma       137216                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     42912184                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0      1016234                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma       129248                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total      1145482                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1897668042                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     29859856                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     48795375                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1976323273                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     45172865                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     45942272                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     91115137                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1942840907                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     75802128                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     48795375                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2067438410                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1114112                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    151650328                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     52625408                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       393216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    205783064                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     84738048                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    110297112                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    195035160                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        34816                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     37912582                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1644544                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     39604230                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     21184512                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3446790                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     24631302                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     12380916                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1685261419                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    584816208                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      4369735                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2286828278                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    941677904                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1225710949                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2167388854                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     12380916                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2626939323                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1810527157                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      4369735                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4454217132                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16448                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3968                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        20416                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16448                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16448                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          257                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           62                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          319                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       182784                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        44096                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         226879                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       182784                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       182784                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       182784                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        44096                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        226879                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1905948                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    105316376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       184168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         339136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          107745628                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       210624                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2686976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     52625408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       655360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        98304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        56325824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        29808                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1645574                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2887                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5299                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1683568                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3291                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        41984                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       822272                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma        10240                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1536                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             880091                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     21180440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1170360972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2046624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3768754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1197356790                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2340625                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     29859856                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    584816208                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7282892                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1092434                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma       546217                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            625938231                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2340625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     51040296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1755177180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7282892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1092434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2592841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3768754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1823295022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3290.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     71792.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2466706.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples     10240.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1536.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      3660.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5291.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003228496250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3421                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3421                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3023407                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             933490                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1683573                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     880091                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1683573                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   880091                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1148                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            105087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            105167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            105111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            105089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            105140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            105200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            105160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            105142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            105120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            105154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           105246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           105204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           105160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           105138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           105150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           105157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             54996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             55006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             55004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             55012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             54977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             54982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             55041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             55025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             55015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             54997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            55042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            55020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            55001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            55004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            54986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            54979                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.77                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.81                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  57010712235                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8412125000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            101174368485                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33886.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60136.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      5286                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1568344                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  818349                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.98                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    16                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1683557                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               880091                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1454020                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   58713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   58350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   58859                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    3479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    9055                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   3101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2903                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   5839                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1005                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    961                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    864                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  62337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 141964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 134346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  63247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  19863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  19545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  18510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  17491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  14452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  12012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  13747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  13371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  12312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  11056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   9148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   7778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   7612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   7453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   7414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   7488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   7897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   7839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   7819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   8084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   8155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   7057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  12804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  16579                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       175819                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    932.772726                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   848.798541                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   244.034793                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5201      2.96%      2.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4577      2.60%      5.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2295      1.31%      6.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3253      1.85%      8.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3839      2.18%     10.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2275      1.29%     12.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2403      1.37%     13.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3407      1.94%     15.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       148569     84.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       175819                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3421                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     491.746858                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1212.981997                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2606     76.18%     76.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            8      0.23%     76.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            3      0.09%     76.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            6      0.18%     76.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            3      0.09%     76.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           12      0.35%     77.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          332      9.70%     86.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.06%     86.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            3      0.09%     86.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            5      0.15%     87.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.03%     87.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            2      0.06%     87.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            2      0.06%     87.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            8      0.23%     87.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          341      9.97%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            2      0.06%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.03%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.03%     97.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.03%     97.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.03%     97.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.03%     97.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4480-4607            2      0.06%     97.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.03%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5759            1      0.03%     97.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6016-6143            1      0.03%     97.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            5      0.15%     97.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7039            1      0.03%     97.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7040-7167            1      0.03%     98.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295           68      1.99%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3421                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3421                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     257.260158                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     46.405835                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    426.874625                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           2485     72.64%     72.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            65      1.90%     74.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            20      0.58%     75.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            5      0.15%     75.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            8      0.23%     75.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           13      0.38%     75.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            7      0.20%     76.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.09%     76.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.06%     76.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      0.09%     76.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.03%     76.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      0.06%     76.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            2      0.06%     76.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.03%     76.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.03%     76.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.03%     76.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.03%     76.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.03%     76.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.03%     76.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            2      0.06%     76.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           28      0.82%     77.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          767     22.42%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1152-1183            1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1536-1567            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3421                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              107675200                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   73472                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                56325568                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               107745948                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             56325824                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1196.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       625.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1197.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    625.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   89986358750                       # Total gap between requests
system.mem_ctrls.avgGap                      35100.68                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1905948                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    105243416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       184488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       338624                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       211712                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2686976                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     52624064                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       655360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        98304                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 21180439.724759563804                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1169550181.335375547409                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2050180.258822088828                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3763064.480960122310                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2352715.422985462938                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 29859856.202727228403                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 584801272.450187325478                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7282891.756762739271                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1092433.763514410937                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 546216.881757205469                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        29808                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1645574                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2892                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5299                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3291                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        41984                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       822272                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma        10240                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1536                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   2558550685                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  97972977470                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    418925410                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    223914920                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  86749377855                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma 116236121755                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1345661105815                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma 106521939505                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   7080403855                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma   1047665820                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     85834.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59537.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    144856.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42256.07                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  26359580.02                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   2768581.41                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1636515.78                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  10402533.15                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   4609637.93                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1364148.20                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         86760891.449996                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         60555507.599995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3059914106.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1223123144.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     861454566.000295                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     891883603.161901                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     1080545994.600056                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7264237813.313526                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         80.726101                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  56323980320                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4867800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  28795105805                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                7946                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3973                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     21000709.004531                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    123467897.132645                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3973    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        27750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545322250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3973                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     58752551250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  83435816875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       946638                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           946638                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       946638                       # number of overall hits
system.cpu.icache.overall_hits::total          946638                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          257                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            257                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          257                       # number of overall misses
system.cpu.icache.overall_misses::total           257                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11146250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11146250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11146250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11146250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       946895                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       946895                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       946895                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       946895                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000271                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000271                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000271                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000271                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43370.622568                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43370.622568                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43370.622568                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43370.622568                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          257                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          257                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          257                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          257                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10742250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10742250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10742250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10742250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000271                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000271                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000271                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000271                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41798.638132                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41798.638132                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41798.638132                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41798.638132                       # average overall mshr miss latency
system.cpu.icache.replacements                    100                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       946638                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          946638                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          257                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           257                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11146250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11146250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       946895                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       946895                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000271                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000271                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43370.622568                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43370.622568                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          257                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          257                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10742250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10742250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000271                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000271                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41798.638132                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41798.638132                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           411.866306                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14297150                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               515                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          27761.456311                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   411.866306                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.804426                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.804426                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          415                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.810547                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1894047                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1894047                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1230339                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1230339                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1230339                       # number of overall hits
system.cpu.dcache.overall_hits::total         1230339                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6777                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6777                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6777                       # number of overall misses
system.cpu.dcache.overall_misses::total          6777                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    505827500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    505827500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    505827500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    505827500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1237116                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1237116                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1237116                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1237116                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005478                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005478                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005478                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005478                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74638.851999                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74638.851999                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74638.851999                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74638.851999                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3291                       # number of writebacks
system.cpu.dcache.writebacks::total              3291                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1416                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1416                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1416                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1416                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5361                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5361                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5361                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5361                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        40789                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        40789                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    400580500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    400580500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    400580500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    400580500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     88729250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     88729250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004333                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004333                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004333                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004333                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74721.227383                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74721.227383                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74721.227383                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74721.227383                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2175.323004                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2175.323004                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5361                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       772471                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          772471                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3831                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3831                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    297571250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    297571250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       776302                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       776302                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004935                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004935                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77674.562777                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77674.562777                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           21                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3810                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3810                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4083                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4083                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    290845250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    290845250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     88729250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     88729250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004908                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004908                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76337.335958                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76337.335958                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21731.386236                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21731.386236                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       457868                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         457868                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2946                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2946                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    208256250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    208256250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       460814                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       460814                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006393                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006393                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70691.191446                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70691.191446                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1395                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1395                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1551                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1551                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        36706                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        36706                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    109735250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    109735250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003366                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003366                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70751.289491                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70751.289491                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1238339                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5873                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            210.852886                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          426                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4953825                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4953825                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 142188368125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
