

================================================================
== Vitis HLS Report for 'histogram_Pipeline_VITIS_LOOP_13_1'
================================================================
* Date:           Wed Apr 26 10:57:46 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        histogram
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.814 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        7|        ?|  35.000 ns|         ?|    7|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_13_1  |        5|        ?|         6|          2|          1|  1 ~ ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     161|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      89|    -|
|Register         |        -|    -|     315|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|     315|     250|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      650|  600|  202800|  101400|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln13_fu_123_p2   |         +|   0|  0|  38|          31|           1|
    |add_ln17_fu_166_p2   |         +|   0|  0|  39|          32|          32|
    |addr_cmp_fu_146_p2   |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln13_fu_117_p2  |      icmp|   0|  0|  17|          31|          31|
    |x_fu_160_p3          |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0        |       xor|   0|  0|   6|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 161|         160|         162|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  13|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   31|         62|
    |hist_address0            |  13|          3|   10|         30|
    |i_fu_50                  |   9|          2|   31|         62|
    |reuse_addr_reg_fu_42     |   9|          2|   64|        128|
    |reuse_reg_fu_46          |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  89|         20|  172|        355|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln17_reg_241                  |  32|   0|   32|          0|
    |addr_cmp_reg_226                  |   1|   0|    1|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |hist_addr_reg_221                 |  10|   0|   10|          0|
    |hist_addr_reg_221_pp0_iter2_reg   |  10|   0|   10|          0|
    |hist_load_reg_236                 |  32|   0|   32|          0|
    |i_cast_reg_201                    |  31|   0|   64|         33|
    |i_fu_50                           |  31|   0|   31|          0|
    |icmp_ln13_reg_197                 |   1|   0|    1|          0|
    |m_reg_211                         |  32|   0|   32|          0|
    |reuse_addr_reg_fu_42              |  64|   0|   64|          0|
    |reuse_reg_fu_46                   |  32|   0|   32|          0|
    |wt_reg_231                        |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 315|   0|  348|         33|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  histogram_Pipeline_VITIS_LOOP_13_1|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  histogram_Pipeline_VITIS_LOOP_13_1|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  histogram_Pipeline_VITIS_LOOP_13_1|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  histogram_Pipeline_VITIS_LOOP_13_1|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  histogram_Pipeline_VITIS_LOOP_13_1|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  histogram_Pipeline_VITIS_LOOP_13_1|  return value|
|trunc_ln          |   in|   31|     ap_none|                            trunc_ln|        scalar|
|feature_address0  |  out|   10|   ap_memory|                             feature|         array|
|feature_ce0       |  out|    1|   ap_memory|                             feature|         array|
|feature_q0        |   in|   32|   ap_memory|                             feature|         array|
|weight_address0   |  out|   10|   ap_memory|                              weight|         array|
|weight_ce0        |  out|    1|   ap_memory|                              weight|         array|
|weight_q0         |   in|   32|   ap_memory|                              weight|         array|
|hist_address0     |  out|   10|   ap_memory|                                hist|         array|
|hist_ce0          |  out|    1|   ap_memory|                                hist|         array|
|hist_we0          |  out|    1|   ap_memory|                                hist|         array|
|hist_d0           |  out|   32|   ap_memory|                                hist|         array|
|hist_q0           |   in|   32|   ap_memory|                                hist|         array|
+------------------+-----+-----+------------+------------------------------------+--------------+

