# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 3
attribute \src "dut.sv:2.1-16.10"
module \simple_counter
  wire width 8 $0\count
  wire width 9 $auto$expression.cpp:382:import_operation$1
  attribute \src "dut.sv:9.13-9.19"
  wire $logic_not$dut.sv:9.13-9.19$1_Y
  attribute \src "dut.sv:3.18-3.21"
  wire input 1 \clk
  attribute \src "dut.sv:5.24-5.29"
  wire width 8 output 3 \count
  attribute \src "dut.sv:4.18-4.23"
  wire input 2 \rst_n
  cell $add $auto$expression.cpp:396:import_operation$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 9
    connect \A \count
    connect \B 1'1
    connect \Y $auto$expression.cpp:382:import_operation$1
  end
  attribute \src "dut.sv:9.13-9.19"
  cell $logic_not $logic_not$dut.sv:9.13-9.19$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_n
    connect \Y $logic_not$dut.sv:9.13-9.19$1_Y
  end
  attribute \"has_async_reset" 1
  attribute \always_ff 1
  attribute \src "dut.sv:8.5-14.8"
  process $proc$dut.sv:8$1
    assign $0\count \count
    attribute \src "dut.sv:11.9-15.12"
    switch $logic_not$dut.sv:9.13-9.19$1_Y
      attribute \src "dut.sv:11.13-11.19"
      case 1'1
        assign $0\count 8'00000000
      attribute \src "dut.sv:13.13-13.17"
      case 
        assign $0\count $auto$expression.cpp:382:import_operation$1 [7:0]
    end
    sync posedge \clk
      update \count $0\count
    sync negedge \rst_n
      update \count $0\count
  end
end
