# ltcc calibration: thresholds
#
# Slot 18 has last 4 channels LTCC and 12 EC
# Slot 19, 20 are entirely LTCC
#
# NSB: keep signal this many nanoseconds BEFORE it crosses TET. Currently 12 ns
# NSA: keep signal this many nanoseconds AFTER it crosses TET. Currently 60 ns
# Signal window = NSA + NSB. Currently 72 ns
#
# TET: number of channels above pedestal: 15 for calibration purposes
#
# Setting sector 1 and 4 to very high thresholds, to make sure EC does not fire


FADC250_CRATE adcecal2
FADC250_SLOT 18
FADC250_NSB 12
FADC250_NSA 60
FADC250_CH_TET 12 5
FADC250_CH_TET 13 5
FADC250_CH_TET 14 5
FADC250_CH_TET 15 5
FADC250_SLOT 19
FADC250_NSB 12
FADC250_NSA 60
FADC250_CH_TET 0 5
FADC250_CH_TET 1 5
FADC250_CH_TET 2 5
FADC250_CH_TET 3 5
FADC250_CH_TET 4 5
FADC250_CH_TET 5 5
FADC250_CH_TET 6 5
FADC250_CH_TET 7 5
FADC250_CH_TET 8 5
FADC250_CH_TET 9 5
FADC250_CH_TET 10 5
FADC250_CH_TET 11 5
FADC250_CH_TET 12 5
FADC250_CH_TET 13 5
FADC250_CH_TET 14 5
FADC250_CH_TET 15 5
FADC250_SLOT 20
FADC250_NSB 12
FADC250_NSA 60
FADC250_CH_TET 0 5
FADC250_CH_TET 1 5
FADC250_CH_TET 2 5
FADC250_CH_TET 3 5
FADC250_CH_TET 4 5
FADC250_CH_TET 5 5
FADC250_CH_TET 6 5
FADC250_CH_TET 7 5
FADC250_CH_TET 8 5
FADC250_CH_TET 9 5
FADC250_CH_TET 10 5
FADC250_CH_TET 11 5
FADC250_CH_TET 12 5
FADC250_CH_TET 13 5
FADC250_CH_TET 14 5
FADC250_CH_TET 15 5
FADC250_CRATE end

FADC250_CRATE adcecal3
FADC250_SLOT 18
FADC250_NSB 12
FADC250_NSA 60
FADC250_CH_TET 12 5
FADC250_CH_TET 13 5
FADC250_CH_TET 14 5
FADC250_CH_TET 15 5
FADC250_SLOT 19
FADC250_NSB 12
FADC250_NSA 60
FADC250_CH_TET 0 5
FADC250_CH_TET 1 5
FADC250_CH_TET 2 5
FADC250_CH_TET 3 5
FADC250_CH_TET 4 5
FADC250_CH_TET 5 5
FADC250_CH_TET 6 5
FADC250_CH_TET 7 5
FADC250_CH_TET 8 5
FADC250_CH_TET 9 5
FADC250_CH_TET 10 5
FADC250_CH_TET 11 5
FADC250_CH_TET 12 5
FADC250_CH_TET 13 5
FADC250_CH_TET 14 5
FADC250_CH_TET 15 5
FADC250_SLOT 20
FADC250_NSB 12
FADC250_NSA 60
FADC250_CH_TET 0 5
FADC250_CH_TET 1 5
FADC250_CH_TET 2 5
FADC250_CH_TET 3 5
FADC250_CH_TET 4 5
FADC250_CH_TET 5 5
FADC250_CH_TET 6 5
FADC250_CH_TET 7 5
FADC250_CH_TET 8 5
FADC250_CH_TET 9 5
FADC250_CH_TET 10 5
FADC250_CH_TET 11 5
FADC250_CH_TET 12 5
FADC250_CH_TET 13 5
FADC250_CH_TET 14 5
FADC250_CH_TET 15 5
FADC250_CRATE end

FADC250_CRATE adcecal5
FADC250_SLOT 18
FADC250_NSB 12
FADC250_NSA 60
FADC250_CH_TET 12 120
FADC250_CH_TET 13 120
FADC250_CH_TET 14 120
FADC250_CH_TET 15 120
FADC250_SLOT 19
FADC250_NSB 12
FADC250_NSA 60
FADC250_CH_TET 0 5
FADC250_CH_TET 1 5
FADC250_CH_TET 2 5
FADC250_CH_TET 3 5
FADC250_CH_TET 4 5
FADC250_CH_TET 5 5
FADC250_CH_TET 6 5
FADC250_CH_TET 7 5
FADC250_CH_TET 8 5
FADC250_CH_TET 9 5
FADC250_CH_TET 10 5
FADC250_CH_TET 11 5
FADC250_CH_TET 12 5
FADC250_CH_TET 13 5
FADC250_CH_TET 14 5
FADC250_CH_TET 15 5
FADC250_SLOT 20
FADC250_NSB 12
FADC250_NSA 60
FADC250_CH_TET 0 20
FADC250_CH_TET 1 20
FADC250_CH_TET 2 5
FADC250_CH_TET 3 5
FADC250_CH_TET 4 5
FADC250_CH_TET 5 5
FADC250_CH_TET 6 5
FADC250_CH_TET 7 5
FADC250_CH_TET 8 5
FADC250_CH_TET 9 5
FADC250_CH_TET 10 5
FADC250_CH_TET 11 5
FADC250_CH_TET 12 5
FADC250_CH_TET 13 5
FADC250_CH_TET 14 15
FADC250_CH_TET 15 15
FADC250_CRATE end

FADC250_CRATE adcecal6
FADC250_SLOT 18
FADC250_NSB 12
FADC250_NSA 60
FADC250_CH_TET 12 5
FADC250_CH_TET 13 5
FADC250_CH_TET 14 5
FADC250_CH_TET 15 5
FADC250_SLOT 19
FADC250_NSB 12
FADC250_NSA 60
FADC250_CH_TET 0 5
FADC250_CH_TET 1 5
FADC250_CH_TET 2 5
FADC250_CH_TET 3 5
FADC250_CH_TET 4 5
FADC250_CH_TET 5 5
FADC250_CH_TET 6 5
FADC250_CH_TET 7 5
FADC250_CH_TET 8 5
FADC250_CH_TET 9 5
FADC250_CH_TET 10 5
FADC250_CH_TET 11 5
FADC250_CH_TET 12 5
FADC250_CH_TET 13 5
FADC250_CH_TET 14 5
FADC250_CH_TET 15 5
FADC250_SLOT 20
FADC250_NSB 12
FADC250_NSA 60
FADC250_CH_TET 0 5
FADC250_CH_TET 1 5
FADC250_CH_TET 2 5
FADC250_CH_TET 3 5
FADC250_CH_TET 4 5
FADC250_CH_TET 5 5
FADC250_CH_TET 6 5
FADC250_CH_TET 7 5
FADC250_CH_TET 8 5
FADC250_CH_TET 9 5
FADC250_CH_TET 10 5
FADC250_CH_TET 11 5
FADC250_CH_TET 12 5
FADC250_CH_TET 13 5
FADC250_CH_TET 14 5
FADC250_CH_TET 15 5
FADC250_CRATE end

