<root><simulation><result_generated_time />2023-05-17 19:02:06<layer><layer_spec />{'B': 1, 'K': 128, 'C': 64, 'OY': 1, 'OX': 1, 'IY': 3, 'IX': 3, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />73728<total_data_size_element />{'W': 73728, 'I': 576, 'O': 128}<total_data_reuse />{'W': 1, 'I': 128.0, 'O': 576}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['K_2', 'OY_15']}, {'Row': ['K_16', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />56</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [1, 1, 1], 'O': [1024, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 1)], [('OY', 1)]], [[('K', 32)], [('K', 32)]], [], []]<I />[[[('K', 32)], [('K', 32)]], [[('OY', 1)], [('OY', 1)]], [], []]<O />[[], [[('K', 32), ('OY', 1)], [('K', 32), ('OY', 1)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[], [('FY', 3), ('FX', 3), ('C', 2), ('C', 32)], []]<I />[[], [('FY', 3), ('FX', 3), ('C', 2), ('C', 32)], []]<O />[[('FY', 3), ('FX', 3), ('C', 2), ('C', 32)], [], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [1.0, 1, 1, 1], 'I': [1024.0, 1.0, 1.0, 1.0], 'O': [1.0, 576, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 4718592, 4718592], 'I': [8, 4608, 4608], 'O': [8, 8192, 8192], 'O_partial': [8, 0, 0], 'O_final': [0, 8192, 8192]}<actual_mem_utilization_individual />{'W': [0.02, 0.14, 0.0], 'I': [0.02, 0.0, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.14, 0.0], 'I': [0.02, 0.14, 0.0], 'O': [0.02, 0.14, 0.0]}<effective_mem_size_bit />{'W': [8, 1572864, 4718592], 'I': [8, 2304, 4608], 'O': [8, 8192, 8192], 'O_partial': [8, 0, 0], 'O_final': [0, 8192, 8192]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 1, 1, 1], 'O': [1024, 1024, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1, 1, 1, 1], 'O': [1024, 1024, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [1024.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[73728, 73728], [73728, 73728], [73728, 0]]<I />[[576, 576], [576, 576], [576, 0]]<O />[[(73600, 73728), (128, 0)], [(0, 128), (128, 0)], [(0, 128), (0, 0)]]<O_partial />[[(73600, 73728), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (128, 0)], [(0, 128), (128, 0)], [(0, 128), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[9216, 9216], [1152, 1152], [288, 0]]<I />[[72, 72], [9, 9], [2, 0]]<O />[[(9200, 9216), (16, 0)], [(0, 2), (2, 0)], [(0, 0), (0, 0)]]<O_partial />[([9200, 9216], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [16, 0]), ([0, 2], [2, 0]), ([0, 0], [0, 0])]</mem_access_count_word><mac_count><active />73728<idle />0</mac_count></basic_info><energy><total_energy />161800.1<mem_energy_breakdown><W />[6.5, 228.3, 383.6]<I />[0.1, 1.8, 3.0]<O />[6.5, 0.4, 0.7]</mem_energy_breakdown><MAC_energy><active_MAC />161169.4<idle_MAC />0.0<total />161169.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0313<utilization_without_data_loading />0.0626<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.0313<mac_utilize_temporal_without_data_loading />0.0626</mac_array_utilization><latency><latency_cycle_with_data_loading />18427<latency_cycle_without_data_loading />9201<ideal_computing_cycle />576<data_loading><load_cycle_total />9226<load_cycle_individual />{'W': [16, 9216, 0], 'I': [1, 9, 0]}<load_cycle_combined />{'W': 9216, 'I': 9}</data_loading><mem_stalling><mem_stall_cycle_total />8625<mem_stall_cycle_individual />{'W': [[-575], [-575, 8625], [-576, -576]], 'I': [[-575], [-575, -575], [-576, -576]], 'O': [[-576], [-576, -560], [-560, -572]]}<mem_stall_cycle_shared />{'W': [[-575], [-575, 8625], [0, 0]], 'I': [[-575], [-575, 8625], [0, 0]], 'O': [[-576], [-576, -560], [-560, -572]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 4718592, 4718592], 'I': [8, 4608, 4608], 'O': [8, 8192, 8192], 'O_partial': [8, 0, 0], 'O_final': [0, 8192, 8192]}<data_size_each_level_total />{'W': [8192, 4718592, 4718592], 'I': [8, 4608, 4608], 'O': [8192, 8192, 8192]}<loop_cycles_each_level />{'W': [1, 576, 576], 'I': [1, 576, 576], 'O': [576, 576, 576]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [1, 1, 1], 'O': [576, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [8192.0, 8192.0], [8192.0, 8192.0]], 'I': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'O': [[8.0, 0.0], [14.2, 14.2], [14.2, 14.2]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8192.0, 8192.0], [8192.0, 8192.0]], 'I': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'O': [[8.0, 8.0], [8192.0, 14.2], [14.2, 14.2]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [8192.0, 8192.0], [8192.0, 0]], 'I': [[8.0, 8.0], [8.0, 8.0], [8.0, 0]], 'O': [[8.0, 0.0], [14.2, 14.2], [14.2, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [8214.2, 8214.2], [8200.0, 14.2]], 'I': [[8.0, 8.0], [8214.2, 8214.2], [8200.0, 14.2]], 'O': [[8.0, 0.0], [8214.2, 8214.2], [8200.0, 14.2]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [False, True]], 'I': [[True, True], [False, False], [False, True]], 'O': [[True, True], [False, False], [False, True]]}<trans_time_ideal />{'W': [[1, 1, 576], [1, 1, 576], [576, 576, 1]], 'I': [[1, 1, 576], [1, 1, 576], [576, 576, 1]], 'O': [[1, 1, 576], [576, 576, 1], [576, 576, 1]]}<trans_time_real />{'W': [[0, 1, 576], [[0, 1, 576], [16, 1, 576]], [[9216, 576, 1], [2304, 576, 1]]], 'I': [[0, 1, 576], [[0, 1, 576], [0, 1, 576]], [[9, 576, 1], [2, 576, 1]]], 'O': [[0, 1, 576], [[0, 576, 1], [16, 576, 1]], [[16, 576, 1], [4, 576, 1]]]}<single_stall_cycle />{'W': [[-1], [-1, 15], [8640, 1728]], 'I': [[-1], [-1, -1], [-567, -574]], 'O': [[-1], [-576, -560], [-560, -572]]}<single_stall_count />{'W': [575, 575, 0], 'I': [575, 575, 0], 'O': [576, 1, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [16, 0]}, 1: {'W': [575, 0], 'I': [0, 0], 'O': [16, 16]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-576, -576], [-560, -576]], 1: [[-1, -576], [-560, -560]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.7<mem_area />121.7<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>