|Element_Test_Bed
FPGA_Clk => videoclk_svga_800x600:pll.inclk0
FPGA_Clk => registerfile:regFile.clk
n_Reset => registerfile:regFile.clear
regFileDataIn[0] => registerfile:regFile.regDataIn[0]
regFileDataIn[1] => registerfile:regFile.regDataIn[1]
regFileDataIn[2] => registerfile:regFile.regDataIn[2]
regFileDataIn[3] => registerfile:regFile.regDataIn[3]
regFileDataIn[4] => registerfile:regFile.regDataIn[4]
regFileDataIn[5] => registerfile:regFile.regDataIn[5]
regFileDataIn[6] => registerfile:regFile.regDataIn[6]
regFileDataIn[7] => registerfile:regFile.regDataIn[7]
regFileDataIn[8] => registerfile:regFile.regDataIn[8]
regFileDataIn[9] => registerfile:regFile.regDataIn[9]
regFileDataIn[10] => registerfile:regFile.regDataIn[10]
regFileDataIn[11] => registerfile:regFile.regDataIn[11]
regFileDataIn[12] => registerfile:regFile.regDataIn[12]
regFileDataIn[13] => registerfile:regFile.regDataIn[13]
regFileDataIn[14] => registerfile:regFile.regDataIn[14]
regFileDataIn[15] => registerfile:regFile.regDataIn[15]
regFileDataIn[16] => registerfile:regFile.regDataIn[16]
regFileDataIn[17] => registerfile:regFile.regDataIn[17]
regFileDataIn[18] => registerfile:regFile.regDataIn[18]
regFileDataIn[19] => registerfile:regFile.regDataIn[19]
regFileDataIn[20] => registerfile:regFile.regDataIn[20]
regFileDataIn[21] => registerfile:regFile.regDataIn[21]
regFileDataIn[22] => registerfile:regFile.regDataIn[22]
regFileDataIn[23] => registerfile:regFile.regDataIn[23]
regFileDataIn[24] => registerfile:regFile.regDataIn[24]
regFileDataIn[25] => registerfile:regFile.regDataIn[25]
regFileDataIn[26] => registerfile:regFile.regDataIn[26]
regFileDataIn[27] => registerfile:regFile.regDataIn[27]
regFileDataIn[28] => registerfile:regFile.regDataIn[28]
regFileDataIn[29] => registerfile:regFile.regDataIn[29]
regFileDataIn[30] => registerfile:regFile.regDataIn[30]
regFileDataIn[31] => registerfile:regFile.regDataIn[31]
regFileDataOutA[0] <= registerfile:regFile.regDataOutA[0]
regFileDataOutA[1] <= registerfile:regFile.regDataOutA[1]
regFileDataOutA[2] <= registerfile:regFile.regDataOutA[2]
regFileDataOutA[3] <= registerfile:regFile.regDataOutA[3]
regFileDataOutA[4] <= registerfile:regFile.regDataOutA[4]
regFileDataOutA[5] <= registerfile:regFile.regDataOutA[5]
regFileDataOutA[6] <= registerfile:regFile.regDataOutA[6]
regFileDataOutA[7] <= registerfile:regFile.regDataOutA[7]
regFileDataOutA[8] <= registerfile:regFile.regDataOutA[8]
regFileDataOutA[9] <= registerfile:regFile.regDataOutA[9]
regFileDataOutA[10] <= registerfile:regFile.regDataOutA[10]
regFileDataOutA[11] <= registerfile:regFile.regDataOutA[11]
regFileDataOutA[12] <= registerfile:regFile.regDataOutA[12]
regFileDataOutA[13] <= registerfile:regFile.regDataOutA[13]
regFileDataOutA[14] <= registerfile:regFile.regDataOutA[14]
regFileDataOutA[15] <= registerfile:regFile.regDataOutA[15]
regFileDataOutA[16] <= registerfile:regFile.regDataOutA[16]
regFileDataOutA[17] <= registerfile:regFile.regDataOutA[17]
regFileDataOutA[18] <= registerfile:regFile.regDataOutA[18]
regFileDataOutA[19] <= registerfile:regFile.regDataOutA[19]
regFileDataOutA[20] <= registerfile:regFile.regDataOutA[20]
regFileDataOutA[21] <= registerfile:regFile.regDataOutA[21]
regFileDataOutA[22] <= registerfile:regFile.regDataOutA[22]
regFileDataOutA[23] <= registerfile:regFile.regDataOutA[23]
regFileDataOutA[24] <= registerfile:regFile.regDataOutA[24]
regFileDataOutA[25] <= registerfile:regFile.regDataOutA[25]
regFileDataOutA[26] <= registerfile:regFile.regDataOutA[26]
regFileDataOutA[27] <= registerfile:regFile.regDataOutA[27]
regFileDataOutA[28] <= registerfile:regFile.regDataOutA[28]
regFileDataOutA[29] <= registerfile:regFile.regDataOutA[29]
regFileDataOutA[30] <= registerfile:regFile.regDataOutA[30]
regFileDataOutA[31] <= registerfile:regFile.regDataOutA[31]
regFileDataOutB[0] <= registerfile:regFile.regDataOutB[0]
regFileDataOutB[1] <= registerfile:regFile.regDataOutB[1]
regFileDataOutB[2] <= registerfile:regFile.regDataOutB[2]
regFileDataOutB[3] <= registerfile:regFile.regDataOutB[3]
regFileDataOutB[4] <= registerfile:regFile.regDataOutB[4]
regFileDataOutB[5] <= registerfile:regFile.regDataOutB[5]
regFileDataOutB[6] <= registerfile:regFile.regDataOutB[6]
regFileDataOutB[7] <= registerfile:regFile.regDataOutB[7]
regFileDataOutB[8] <= registerfile:regFile.regDataOutB[8]
regFileDataOutB[9] <= registerfile:regFile.regDataOutB[9]
regFileDataOutB[10] <= registerfile:regFile.regDataOutB[10]
regFileDataOutB[11] <= registerfile:regFile.regDataOutB[11]
regFileDataOutB[12] <= registerfile:regFile.regDataOutB[12]
regFileDataOutB[13] <= registerfile:regFile.regDataOutB[13]
regFileDataOutB[14] <= registerfile:regFile.regDataOutB[14]
regFileDataOutB[15] <= registerfile:regFile.regDataOutB[15]
regFileDataOutB[16] <= registerfile:regFile.regDataOutB[16]
regFileDataOutB[17] <= registerfile:regFile.regDataOutB[17]
regFileDataOutB[18] <= registerfile:regFile.regDataOutB[18]
regFileDataOutB[19] <= registerfile:regFile.regDataOutB[19]
regFileDataOutB[20] <= registerfile:regFile.regDataOutB[20]
regFileDataOutB[21] <= registerfile:regFile.regDataOutB[21]
regFileDataOutB[22] <= registerfile:regFile.regDataOutB[22]
regFileDataOutB[23] <= registerfile:regFile.regDataOutB[23]
regFileDataOutB[24] <= registerfile:regFile.regDataOutB[24]
regFileDataOutB[25] <= registerfile:regFile.regDataOutB[25]
regFileDataOutB[26] <= registerfile:regFile.regDataOutB[26]
regFileDataOutB[27] <= registerfile:regFile.regDataOutB[27]
regFileDataOutB[28] <= registerfile:regFile.regDataOutB[28]
regFileDataOutB[29] <= registerfile:regFile.regDataOutB[29]
regFileDataOutB[30] <= registerfile:regFile.regDataOutB[30]
regFileDataOutB[31] <= registerfile:regFile.regDataOutB[31]
wrRegFileStrobe => registerfile:regFile.wrStrobe
wrRegFileSel[0] => registerfile:regFile.wrRegSel[0]
wrRegFileSel[1] => registerfile:regFile.wrRegSel[1]
wrRegFileSel[2] => registerfile:regFile.wrRegSel[2]
wrRegFileSel[3] => registerfile:regFile.wrRegSel[3]
rdRegFileSelA[0] => registerfile:regFile.rdRegSelA[0]
rdRegFileSelA[1] => registerfile:regFile.rdRegSelA[1]
rdRegFileSelA[2] => registerfile:regFile.rdRegSelA[2]
rdRegFileSelA[3] => registerfile:regFile.rdRegSelA[3]
rdRegFileSelB[0] => registerfile:regFile.rdRegSelB[0]
rdRegFileSelB[1] => registerfile:regFile.rdRegSelB[1]
rdRegFileSelB[2] => registerfile:regFile.rdRegSelB[2]
rdRegFileSelB[3] => registerfile:regFile.rdRegSelB[3]
LED_out[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
LED_out[1] <= LED_out[1].DB_MAX_OUTPUT_PORT_TYPE
LED_out[2] <= LED_out[2].DB_MAX_OUTPUT_PORT_TYPE
LED_out[3] <= LED_out[3].DB_MAX_OUTPUT_PORT_TYPE
LED_out[4] <= LED_out[4].DB_MAX_OUTPUT_PORT_TYPE
LED_out[5] <= LED_out[5].DB_MAX_OUTPUT_PORT_TYPE
LED_out[6] <= LED_out[6].DB_MAX_OUTPUT_PORT_TYPE


|Element_Test_Bed|VideoClk_SVGA_800x600:pll
areset => altpll:altpll_component.areset
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]
c2 <= altpll:altpll_component.clk[2]
c3 <= altpll:altpll_component.clk[3]


|Element_Test_Bed|VideoClk_SVGA_800x600:pll|altpll:altpll_component
inclk[0] => VideoClk_SVGA_800x600_altpll:auto_generated.inclk[0]
inclk[1] => VideoClk_SVGA_800x600_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => VideoClk_SVGA_800x600_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|Element_Test_Bed|VideoClk_SVGA_800x600:pll|altpll:altpll_component|VideoClk_SVGA_800x600_altpll:auto_generated
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|Element_Test_Bed|RegisterFile:regFile
clk => reg_32:r0.clk
clk => reg_32:r1.clk
clk => reg_32:r2.clk
clk => reg_32:r3.clk
clk => reg_32:r4.clk
clk => reg_32:r5.clk
clk => reg_32:r6.clk
clk => reg_32:r7.clk
clk => reg_32:r8.clk
clk => reg_32:r9.clk
clk => reg_32:r10.clk
clk => reg_32:r11.clk
clk => reg_32:r12.clk
clk => reg_32:r13.clk
clk => reg_32:r14.clk
clk => reg_32:r15.clk
clear => reg_32:r0.clr
clear => reg_32:r1.clr
clear => reg_32:r2.clr
clear => reg_32:r3.clr
clear => reg_32:r4.clr
clear => reg_32:r5.clr
clear => reg_32:r6.clr
clear => reg_32:r7.clr
clear => reg_32:r8.clr
clear => reg_32:r9.clr
clear => reg_32:r10.clr
clear => reg_32:r11.clr
clear => reg_32:r12.clr
clear => reg_32:r13.clr
clear => reg_32:r14.clr
clear => reg_32:r15.clr
wrStrobe => wrSelR0.IN1
wrStrobe => wrSelR1.IN1
wrStrobe => wrSelR2.IN1
wrStrobe => wrSelR3.IN1
wrStrobe => wrSelR4.IN1
wrStrobe => wrSelR5.IN1
wrStrobe => wrSelR6.IN1
wrStrobe => wrSelR7.IN1
wrStrobe => wrSelR8.IN1
wrStrobe => wrSelR9.IN1
wrStrobe => wrSelR10.IN1
wrStrobe => wrSelR11.IN1
wrStrobe => wrSelR12.IN1
wrStrobe => wrSelR13.IN1
wrStrobe => wrSelR14.IN1
wrStrobe => wrSelR15.IN1
wrRegSel[0] => Equal0.IN7
wrRegSel[0] => Equal1.IN7
wrRegSel[0] => Equal2.IN7
wrRegSel[0] => Equal3.IN7
wrRegSel[0] => Equal4.IN7
wrRegSel[0] => Equal5.IN7
wrRegSel[0] => Equal6.IN7
wrRegSel[0] => Equal7.IN7
wrRegSel[0] => Equal8.IN7
wrRegSel[0] => Equal9.IN7
wrRegSel[0] => Equal10.IN7
wrRegSel[0] => Equal11.IN7
wrRegSel[0] => Equal12.IN7
wrRegSel[0] => Equal13.IN7
wrRegSel[0] => Equal14.IN7
wrRegSel[0] => Equal15.IN7
wrRegSel[1] => Equal0.IN6
wrRegSel[1] => Equal1.IN6
wrRegSel[1] => Equal2.IN6
wrRegSel[1] => Equal3.IN6
wrRegSel[1] => Equal4.IN6
wrRegSel[1] => Equal5.IN6
wrRegSel[1] => Equal6.IN6
wrRegSel[1] => Equal7.IN6
wrRegSel[1] => Equal8.IN6
wrRegSel[1] => Equal9.IN6
wrRegSel[1] => Equal10.IN6
wrRegSel[1] => Equal11.IN6
wrRegSel[1] => Equal12.IN6
wrRegSel[1] => Equal13.IN6
wrRegSel[1] => Equal14.IN6
wrRegSel[1] => Equal15.IN6
wrRegSel[2] => Equal0.IN5
wrRegSel[2] => Equal1.IN5
wrRegSel[2] => Equal2.IN5
wrRegSel[2] => Equal3.IN5
wrRegSel[2] => Equal4.IN5
wrRegSel[2] => Equal5.IN5
wrRegSel[2] => Equal6.IN5
wrRegSel[2] => Equal7.IN5
wrRegSel[2] => Equal8.IN5
wrRegSel[2] => Equal9.IN5
wrRegSel[2] => Equal10.IN5
wrRegSel[2] => Equal11.IN5
wrRegSel[2] => Equal12.IN5
wrRegSel[2] => Equal13.IN5
wrRegSel[2] => Equal14.IN5
wrRegSel[2] => Equal15.IN5
wrRegSel[3] => Equal0.IN4
wrRegSel[3] => Equal1.IN4
wrRegSel[3] => Equal2.IN4
wrRegSel[3] => Equal3.IN4
wrRegSel[3] => Equal4.IN4
wrRegSel[3] => Equal5.IN4
wrRegSel[3] => Equal6.IN4
wrRegSel[3] => Equal7.IN4
wrRegSel[3] => Equal8.IN4
wrRegSel[3] => Equal9.IN4
wrRegSel[3] => Equal10.IN4
wrRegSel[3] => Equal11.IN4
wrRegSel[3] => Equal12.IN4
wrRegSel[3] => Equal13.IN4
wrRegSel[3] => Equal14.IN4
wrRegSel[3] => Equal15.IN4
rdRegSelA[0] => mux_16x32:muxA.sel[0]
rdRegSelA[1] => mux_16x32:muxA.sel[1]
rdRegSelA[2] => mux_16x32:muxA.sel[2]
rdRegSelA[3] => mux_16x32:muxA.sel[3]
rdRegSelB[0] => mux_16x32:muxB.sel[0]
rdRegSelB[1] => mux_16x32:muxB.sel[1]
rdRegSelB[2] => mux_16x32:muxB.sel[2]
rdRegSelB[3] => mux_16x32:muxB.sel[3]
regDataIn[0] => reg_32:r0.d[0]
regDataIn[0] => reg_32:r1.d[0]
regDataIn[0] => reg_32:r2.d[0]
regDataIn[0] => reg_32:r3.d[0]
regDataIn[0] => reg_32:r4.d[0]
regDataIn[0] => reg_32:r5.d[0]
regDataIn[0] => reg_32:r6.d[0]
regDataIn[0] => reg_32:r7.d[0]
regDataIn[0] => reg_32:r8.d[0]
regDataIn[0] => reg_32:r9.d[0]
regDataIn[0] => reg_32:r10.d[0]
regDataIn[0] => reg_32:r11.d[0]
regDataIn[0] => reg_32:r12.d[0]
regDataIn[0] => reg_32:r13.d[0]
regDataIn[0] => reg_32:r14.d[0]
regDataIn[0] => reg_32:r15.d[0]
regDataIn[1] => reg_32:r0.d[1]
regDataIn[1] => reg_32:r1.d[1]
regDataIn[1] => reg_32:r2.d[1]
regDataIn[1] => reg_32:r3.d[1]
regDataIn[1] => reg_32:r4.d[1]
regDataIn[1] => reg_32:r5.d[1]
regDataIn[1] => reg_32:r6.d[1]
regDataIn[1] => reg_32:r7.d[1]
regDataIn[1] => reg_32:r8.d[1]
regDataIn[1] => reg_32:r9.d[1]
regDataIn[1] => reg_32:r10.d[1]
regDataIn[1] => reg_32:r11.d[1]
regDataIn[1] => reg_32:r12.d[1]
regDataIn[1] => reg_32:r13.d[1]
regDataIn[1] => reg_32:r14.d[1]
regDataIn[1] => reg_32:r15.d[1]
regDataIn[2] => reg_32:r0.d[2]
regDataIn[2] => reg_32:r1.d[2]
regDataIn[2] => reg_32:r2.d[2]
regDataIn[2] => reg_32:r3.d[2]
regDataIn[2] => reg_32:r4.d[2]
regDataIn[2] => reg_32:r5.d[2]
regDataIn[2] => reg_32:r6.d[2]
regDataIn[2] => reg_32:r7.d[2]
regDataIn[2] => reg_32:r8.d[2]
regDataIn[2] => reg_32:r9.d[2]
regDataIn[2] => reg_32:r10.d[2]
regDataIn[2] => reg_32:r11.d[2]
regDataIn[2] => reg_32:r12.d[2]
regDataIn[2] => reg_32:r13.d[2]
regDataIn[2] => reg_32:r14.d[2]
regDataIn[2] => reg_32:r15.d[2]
regDataIn[3] => reg_32:r0.d[3]
regDataIn[3] => reg_32:r1.d[3]
regDataIn[3] => reg_32:r2.d[3]
regDataIn[3] => reg_32:r3.d[3]
regDataIn[3] => reg_32:r4.d[3]
regDataIn[3] => reg_32:r5.d[3]
regDataIn[3] => reg_32:r6.d[3]
regDataIn[3] => reg_32:r7.d[3]
regDataIn[3] => reg_32:r8.d[3]
regDataIn[3] => reg_32:r9.d[3]
regDataIn[3] => reg_32:r10.d[3]
regDataIn[3] => reg_32:r11.d[3]
regDataIn[3] => reg_32:r12.d[3]
regDataIn[3] => reg_32:r13.d[3]
regDataIn[3] => reg_32:r14.d[3]
regDataIn[3] => reg_32:r15.d[3]
regDataIn[4] => reg_32:r0.d[4]
regDataIn[4] => reg_32:r1.d[4]
regDataIn[4] => reg_32:r2.d[4]
regDataIn[4] => reg_32:r3.d[4]
regDataIn[4] => reg_32:r4.d[4]
regDataIn[4] => reg_32:r5.d[4]
regDataIn[4] => reg_32:r6.d[4]
regDataIn[4] => reg_32:r7.d[4]
regDataIn[4] => reg_32:r8.d[4]
regDataIn[4] => reg_32:r9.d[4]
regDataIn[4] => reg_32:r10.d[4]
regDataIn[4] => reg_32:r11.d[4]
regDataIn[4] => reg_32:r12.d[4]
regDataIn[4] => reg_32:r13.d[4]
regDataIn[4] => reg_32:r14.d[4]
regDataIn[4] => reg_32:r15.d[4]
regDataIn[5] => reg_32:r0.d[5]
regDataIn[5] => reg_32:r1.d[5]
regDataIn[5] => reg_32:r2.d[5]
regDataIn[5] => reg_32:r3.d[5]
regDataIn[5] => reg_32:r4.d[5]
regDataIn[5] => reg_32:r5.d[5]
regDataIn[5] => reg_32:r6.d[5]
regDataIn[5] => reg_32:r7.d[5]
regDataIn[5] => reg_32:r8.d[5]
regDataIn[5] => reg_32:r9.d[5]
regDataIn[5] => reg_32:r10.d[5]
regDataIn[5] => reg_32:r11.d[5]
regDataIn[5] => reg_32:r12.d[5]
regDataIn[5] => reg_32:r13.d[5]
regDataIn[5] => reg_32:r14.d[5]
regDataIn[5] => reg_32:r15.d[5]
regDataIn[6] => reg_32:r0.d[6]
regDataIn[6] => reg_32:r1.d[6]
regDataIn[6] => reg_32:r2.d[6]
regDataIn[6] => reg_32:r3.d[6]
regDataIn[6] => reg_32:r4.d[6]
regDataIn[6] => reg_32:r5.d[6]
regDataIn[6] => reg_32:r6.d[6]
regDataIn[6] => reg_32:r7.d[6]
regDataIn[6] => reg_32:r8.d[6]
regDataIn[6] => reg_32:r9.d[6]
regDataIn[6] => reg_32:r10.d[6]
regDataIn[6] => reg_32:r11.d[6]
regDataIn[6] => reg_32:r12.d[6]
regDataIn[6] => reg_32:r13.d[6]
regDataIn[6] => reg_32:r14.d[6]
regDataIn[6] => reg_32:r15.d[6]
regDataIn[7] => reg_32:r0.d[7]
regDataIn[7] => reg_32:r1.d[7]
regDataIn[7] => reg_32:r2.d[7]
regDataIn[7] => reg_32:r3.d[7]
regDataIn[7] => reg_32:r4.d[7]
regDataIn[7] => reg_32:r5.d[7]
regDataIn[7] => reg_32:r6.d[7]
regDataIn[7] => reg_32:r7.d[7]
regDataIn[7] => reg_32:r8.d[7]
regDataIn[7] => reg_32:r9.d[7]
regDataIn[7] => reg_32:r10.d[7]
regDataIn[7] => reg_32:r11.d[7]
regDataIn[7] => reg_32:r12.d[7]
regDataIn[7] => reg_32:r13.d[7]
regDataIn[7] => reg_32:r14.d[7]
regDataIn[7] => reg_32:r15.d[7]
regDataIn[8] => reg_32:r0.d[8]
regDataIn[8] => reg_32:r1.d[8]
regDataIn[8] => reg_32:r2.d[8]
regDataIn[8] => reg_32:r3.d[8]
regDataIn[8] => reg_32:r4.d[8]
regDataIn[8] => reg_32:r5.d[8]
regDataIn[8] => reg_32:r6.d[8]
regDataIn[8] => reg_32:r7.d[8]
regDataIn[8] => reg_32:r8.d[8]
regDataIn[8] => reg_32:r9.d[8]
regDataIn[8] => reg_32:r10.d[8]
regDataIn[8] => reg_32:r11.d[8]
regDataIn[8] => reg_32:r12.d[8]
regDataIn[8] => reg_32:r13.d[8]
regDataIn[8] => reg_32:r14.d[8]
regDataIn[8] => reg_32:r15.d[8]
regDataIn[9] => reg_32:r0.d[9]
regDataIn[9] => reg_32:r1.d[9]
regDataIn[9] => reg_32:r2.d[9]
regDataIn[9] => reg_32:r3.d[9]
regDataIn[9] => reg_32:r4.d[9]
regDataIn[9] => reg_32:r5.d[9]
regDataIn[9] => reg_32:r6.d[9]
regDataIn[9] => reg_32:r7.d[9]
regDataIn[9] => reg_32:r8.d[9]
regDataIn[9] => reg_32:r9.d[9]
regDataIn[9] => reg_32:r10.d[9]
regDataIn[9] => reg_32:r11.d[9]
regDataIn[9] => reg_32:r12.d[9]
regDataIn[9] => reg_32:r13.d[9]
regDataIn[9] => reg_32:r14.d[9]
regDataIn[9] => reg_32:r15.d[9]
regDataIn[10] => reg_32:r0.d[10]
regDataIn[10] => reg_32:r1.d[10]
regDataIn[10] => reg_32:r2.d[10]
regDataIn[10] => reg_32:r3.d[10]
regDataIn[10] => reg_32:r4.d[10]
regDataIn[10] => reg_32:r5.d[10]
regDataIn[10] => reg_32:r6.d[10]
regDataIn[10] => reg_32:r7.d[10]
regDataIn[10] => reg_32:r8.d[10]
regDataIn[10] => reg_32:r9.d[10]
regDataIn[10] => reg_32:r10.d[10]
regDataIn[10] => reg_32:r11.d[10]
regDataIn[10] => reg_32:r12.d[10]
regDataIn[10] => reg_32:r13.d[10]
regDataIn[10] => reg_32:r14.d[10]
regDataIn[10] => reg_32:r15.d[10]
regDataIn[11] => reg_32:r0.d[11]
regDataIn[11] => reg_32:r1.d[11]
regDataIn[11] => reg_32:r2.d[11]
regDataIn[11] => reg_32:r3.d[11]
regDataIn[11] => reg_32:r4.d[11]
regDataIn[11] => reg_32:r5.d[11]
regDataIn[11] => reg_32:r6.d[11]
regDataIn[11] => reg_32:r7.d[11]
regDataIn[11] => reg_32:r8.d[11]
regDataIn[11] => reg_32:r9.d[11]
regDataIn[11] => reg_32:r10.d[11]
regDataIn[11] => reg_32:r11.d[11]
regDataIn[11] => reg_32:r12.d[11]
regDataIn[11] => reg_32:r13.d[11]
regDataIn[11] => reg_32:r14.d[11]
regDataIn[11] => reg_32:r15.d[11]
regDataIn[12] => reg_32:r0.d[12]
regDataIn[12] => reg_32:r1.d[12]
regDataIn[12] => reg_32:r2.d[12]
regDataIn[12] => reg_32:r3.d[12]
regDataIn[12] => reg_32:r4.d[12]
regDataIn[12] => reg_32:r5.d[12]
regDataIn[12] => reg_32:r6.d[12]
regDataIn[12] => reg_32:r7.d[12]
regDataIn[12] => reg_32:r8.d[12]
regDataIn[12] => reg_32:r9.d[12]
regDataIn[12] => reg_32:r10.d[12]
regDataIn[12] => reg_32:r11.d[12]
regDataIn[12] => reg_32:r12.d[12]
regDataIn[12] => reg_32:r13.d[12]
regDataIn[12] => reg_32:r14.d[12]
regDataIn[12] => reg_32:r15.d[12]
regDataIn[13] => reg_32:r0.d[13]
regDataIn[13] => reg_32:r1.d[13]
regDataIn[13] => reg_32:r2.d[13]
regDataIn[13] => reg_32:r3.d[13]
regDataIn[13] => reg_32:r4.d[13]
regDataIn[13] => reg_32:r5.d[13]
regDataIn[13] => reg_32:r6.d[13]
regDataIn[13] => reg_32:r7.d[13]
regDataIn[13] => reg_32:r8.d[13]
regDataIn[13] => reg_32:r9.d[13]
regDataIn[13] => reg_32:r10.d[13]
regDataIn[13] => reg_32:r11.d[13]
regDataIn[13] => reg_32:r12.d[13]
regDataIn[13] => reg_32:r13.d[13]
regDataIn[13] => reg_32:r14.d[13]
regDataIn[13] => reg_32:r15.d[13]
regDataIn[14] => reg_32:r0.d[14]
regDataIn[14] => reg_32:r1.d[14]
regDataIn[14] => reg_32:r2.d[14]
regDataIn[14] => reg_32:r3.d[14]
regDataIn[14] => reg_32:r4.d[14]
regDataIn[14] => reg_32:r5.d[14]
regDataIn[14] => reg_32:r6.d[14]
regDataIn[14] => reg_32:r7.d[14]
regDataIn[14] => reg_32:r8.d[14]
regDataIn[14] => reg_32:r9.d[14]
regDataIn[14] => reg_32:r10.d[14]
regDataIn[14] => reg_32:r11.d[14]
regDataIn[14] => reg_32:r12.d[14]
regDataIn[14] => reg_32:r13.d[14]
regDataIn[14] => reg_32:r14.d[14]
regDataIn[14] => reg_32:r15.d[14]
regDataIn[15] => reg_32:r0.d[15]
regDataIn[15] => reg_32:r1.d[15]
regDataIn[15] => reg_32:r2.d[15]
regDataIn[15] => reg_32:r3.d[15]
regDataIn[15] => reg_32:r4.d[15]
regDataIn[15] => reg_32:r5.d[15]
regDataIn[15] => reg_32:r6.d[15]
regDataIn[15] => reg_32:r7.d[15]
regDataIn[15] => reg_32:r8.d[15]
regDataIn[15] => reg_32:r9.d[15]
regDataIn[15] => reg_32:r10.d[15]
regDataIn[15] => reg_32:r11.d[15]
regDataIn[15] => reg_32:r12.d[15]
regDataIn[15] => reg_32:r13.d[15]
regDataIn[15] => reg_32:r14.d[15]
regDataIn[15] => reg_32:r15.d[15]
regDataIn[16] => reg_32:r0.d[16]
regDataIn[16] => reg_32:r1.d[16]
regDataIn[16] => reg_32:r2.d[16]
regDataIn[16] => reg_32:r3.d[16]
regDataIn[16] => reg_32:r4.d[16]
regDataIn[16] => reg_32:r5.d[16]
regDataIn[16] => reg_32:r6.d[16]
regDataIn[16] => reg_32:r7.d[16]
regDataIn[16] => reg_32:r8.d[16]
regDataIn[16] => reg_32:r9.d[16]
regDataIn[16] => reg_32:r10.d[16]
regDataIn[16] => reg_32:r11.d[16]
regDataIn[16] => reg_32:r12.d[16]
regDataIn[16] => reg_32:r13.d[16]
regDataIn[16] => reg_32:r14.d[16]
regDataIn[16] => reg_32:r15.d[16]
regDataIn[17] => reg_32:r0.d[17]
regDataIn[17] => reg_32:r1.d[17]
regDataIn[17] => reg_32:r2.d[17]
regDataIn[17] => reg_32:r3.d[17]
regDataIn[17] => reg_32:r4.d[17]
regDataIn[17] => reg_32:r5.d[17]
regDataIn[17] => reg_32:r6.d[17]
regDataIn[17] => reg_32:r7.d[17]
regDataIn[17] => reg_32:r8.d[17]
regDataIn[17] => reg_32:r9.d[17]
regDataIn[17] => reg_32:r10.d[17]
regDataIn[17] => reg_32:r11.d[17]
regDataIn[17] => reg_32:r12.d[17]
regDataIn[17] => reg_32:r13.d[17]
regDataIn[17] => reg_32:r14.d[17]
regDataIn[17] => reg_32:r15.d[17]
regDataIn[18] => reg_32:r0.d[18]
regDataIn[18] => reg_32:r1.d[18]
regDataIn[18] => reg_32:r2.d[18]
regDataIn[18] => reg_32:r3.d[18]
regDataIn[18] => reg_32:r4.d[18]
regDataIn[18] => reg_32:r5.d[18]
regDataIn[18] => reg_32:r6.d[18]
regDataIn[18] => reg_32:r7.d[18]
regDataIn[18] => reg_32:r8.d[18]
regDataIn[18] => reg_32:r9.d[18]
regDataIn[18] => reg_32:r10.d[18]
regDataIn[18] => reg_32:r11.d[18]
regDataIn[18] => reg_32:r12.d[18]
regDataIn[18] => reg_32:r13.d[18]
regDataIn[18] => reg_32:r14.d[18]
regDataIn[18] => reg_32:r15.d[18]
regDataIn[19] => reg_32:r0.d[19]
regDataIn[19] => reg_32:r1.d[19]
regDataIn[19] => reg_32:r2.d[19]
regDataIn[19] => reg_32:r3.d[19]
regDataIn[19] => reg_32:r4.d[19]
regDataIn[19] => reg_32:r5.d[19]
regDataIn[19] => reg_32:r6.d[19]
regDataIn[19] => reg_32:r7.d[19]
regDataIn[19] => reg_32:r8.d[19]
regDataIn[19] => reg_32:r9.d[19]
regDataIn[19] => reg_32:r10.d[19]
regDataIn[19] => reg_32:r11.d[19]
regDataIn[19] => reg_32:r12.d[19]
regDataIn[19] => reg_32:r13.d[19]
regDataIn[19] => reg_32:r14.d[19]
regDataIn[19] => reg_32:r15.d[19]
regDataIn[20] => reg_32:r0.d[20]
regDataIn[20] => reg_32:r1.d[20]
regDataIn[20] => reg_32:r2.d[20]
regDataIn[20] => reg_32:r3.d[20]
regDataIn[20] => reg_32:r4.d[20]
regDataIn[20] => reg_32:r5.d[20]
regDataIn[20] => reg_32:r6.d[20]
regDataIn[20] => reg_32:r7.d[20]
regDataIn[20] => reg_32:r8.d[20]
regDataIn[20] => reg_32:r9.d[20]
regDataIn[20] => reg_32:r10.d[20]
regDataIn[20] => reg_32:r11.d[20]
regDataIn[20] => reg_32:r12.d[20]
regDataIn[20] => reg_32:r13.d[20]
regDataIn[20] => reg_32:r14.d[20]
regDataIn[20] => reg_32:r15.d[20]
regDataIn[21] => reg_32:r0.d[21]
regDataIn[21] => reg_32:r1.d[21]
regDataIn[21] => reg_32:r2.d[21]
regDataIn[21] => reg_32:r3.d[21]
regDataIn[21] => reg_32:r4.d[21]
regDataIn[21] => reg_32:r5.d[21]
regDataIn[21] => reg_32:r6.d[21]
regDataIn[21] => reg_32:r7.d[21]
regDataIn[21] => reg_32:r8.d[21]
regDataIn[21] => reg_32:r9.d[21]
regDataIn[21] => reg_32:r10.d[21]
regDataIn[21] => reg_32:r11.d[21]
regDataIn[21] => reg_32:r12.d[21]
regDataIn[21] => reg_32:r13.d[21]
regDataIn[21] => reg_32:r14.d[21]
regDataIn[21] => reg_32:r15.d[21]
regDataIn[22] => reg_32:r0.d[22]
regDataIn[22] => reg_32:r1.d[22]
regDataIn[22] => reg_32:r2.d[22]
regDataIn[22] => reg_32:r3.d[22]
regDataIn[22] => reg_32:r4.d[22]
regDataIn[22] => reg_32:r5.d[22]
regDataIn[22] => reg_32:r6.d[22]
regDataIn[22] => reg_32:r7.d[22]
regDataIn[22] => reg_32:r8.d[22]
regDataIn[22] => reg_32:r9.d[22]
regDataIn[22] => reg_32:r10.d[22]
regDataIn[22] => reg_32:r11.d[22]
regDataIn[22] => reg_32:r12.d[22]
regDataIn[22] => reg_32:r13.d[22]
regDataIn[22] => reg_32:r14.d[22]
regDataIn[22] => reg_32:r15.d[22]
regDataIn[23] => reg_32:r0.d[23]
regDataIn[23] => reg_32:r1.d[23]
regDataIn[23] => reg_32:r2.d[23]
regDataIn[23] => reg_32:r3.d[23]
regDataIn[23] => reg_32:r4.d[23]
regDataIn[23] => reg_32:r5.d[23]
regDataIn[23] => reg_32:r6.d[23]
regDataIn[23] => reg_32:r7.d[23]
regDataIn[23] => reg_32:r8.d[23]
regDataIn[23] => reg_32:r9.d[23]
regDataIn[23] => reg_32:r10.d[23]
regDataIn[23] => reg_32:r11.d[23]
regDataIn[23] => reg_32:r12.d[23]
regDataIn[23] => reg_32:r13.d[23]
regDataIn[23] => reg_32:r14.d[23]
regDataIn[23] => reg_32:r15.d[23]
regDataIn[24] => reg_32:r0.d[24]
regDataIn[24] => reg_32:r1.d[24]
regDataIn[24] => reg_32:r2.d[24]
regDataIn[24] => reg_32:r3.d[24]
regDataIn[24] => reg_32:r4.d[24]
regDataIn[24] => reg_32:r5.d[24]
regDataIn[24] => reg_32:r6.d[24]
regDataIn[24] => reg_32:r7.d[24]
regDataIn[24] => reg_32:r8.d[24]
regDataIn[24] => reg_32:r9.d[24]
regDataIn[24] => reg_32:r10.d[24]
regDataIn[24] => reg_32:r11.d[24]
regDataIn[24] => reg_32:r12.d[24]
regDataIn[24] => reg_32:r13.d[24]
regDataIn[24] => reg_32:r14.d[24]
regDataIn[24] => reg_32:r15.d[24]
regDataIn[25] => reg_32:r0.d[25]
regDataIn[25] => reg_32:r1.d[25]
regDataIn[25] => reg_32:r2.d[25]
regDataIn[25] => reg_32:r3.d[25]
regDataIn[25] => reg_32:r4.d[25]
regDataIn[25] => reg_32:r5.d[25]
regDataIn[25] => reg_32:r6.d[25]
regDataIn[25] => reg_32:r7.d[25]
regDataIn[25] => reg_32:r8.d[25]
regDataIn[25] => reg_32:r9.d[25]
regDataIn[25] => reg_32:r10.d[25]
regDataIn[25] => reg_32:r11.d[25]
regDataIn[25] => reg_32:r12.d[25]
regDataIn[25] => reg_32:r13.d[25]
regDataIn[25] => reg_32:r14.d[25]
regDataIn[25] => reg_32:r15.d[25]
regDataIn[26] => reg_32:r0.d[26]
regDataIn[26] => reg_32:r1.d[26]
regDataIn[26] => reg_32:r2.d[26]
regDataIn[26] => reg_32:r3.d[26]
regDataIn[26] => reg_32:r4.d[26]
regDataIn[26] => reg_32:r5.d[26]
regDataIn[26] => reg_32:r6.d[26]
regDataIn[26] => reg_32:r7.d[26]
regDataIn[26] => reg_32:r8.d[26]
regDataIn[26] => reg_32:r9.d[26]
regDataIn[26] => reg_32:r10.d[26]
regDataIn[26] => reg_32:r11.d[26]
regDataIn[26] => reg_32:r12.d[26]
regDataIn[26] => reg_32:r13.d[26]
regDataIn[26] => reg_32:r14.d[26]
regDataIn[26] => reg_32:r15.d[26]
regDataIn[27] => reg_32:r0.d[27]
regDataIn[27] => reg_32:r1.d[27]
regDataIn[27] => reg_32:r2.d[27]
regDataIn[27] => reg_32:r3.d[27]
regDataIn[27] => reg_32:r4.d[27]
regDataIn[27] => reg_32:r5.d[27]
regDataIn[27] => reg_32:r6.d[27]
regDataIn[27] => reg_32:r7.d[27]
regDataIn[27] => reg_32:r8.d[27]
regDataIn[27] => reg_32:r9.d[27]
regDataIn[27] => reg_32:r10.d[27]
regDataIn[27] => reg_32:r11.d[27]
regDataIn[27] => reg_32:r12.d[27]
regDataIn[27] => reg_32:r13.d[27]
regDataIn[27] => reg_32:r14.d[27]
regDataIn[27] => reg_32:r15.d[27]
regDataIn[28] => reg_32:r0.d[28]
regDataIn[28] => reg_32:r1.d[28]
regDataIn[28] => reg_32:r2.d[28]
regDataIn[28] => reg_32:r3.d[28]
regDataIn[28] => reg_32:r4.d[28]
regDataIn[28] => reg_32:r5.d[28]
regDataIn[28] => reg_32:r6.d[28]
regDataIn[28] => reg_32:r7.d[28]
regDataIn[28] => reg_32:r8.d[28]
regDataIn[28] => reg_32:r9.d[28]
regDataIn[28] => reg_32:r10.d[28]
regDataIn[28] => reg_32:r11.d[28]
regDataIn[28] => reg_32:r12.d[28]
regDataIn[28] => reg_32:r13.d[28]
regDataIn[28] => reg_32:r14.d[28]
regDataIn[28] => reg_32:r15.d[28]
regDataIn[29] => reg_32:r0.d[29]
regDataIn[29] => reg_32:r1.d[29]
regDataIn[29] => reg_32:r2.d[29]
regDataIn[29] => reg_32:r3.d[29]
regDataIn[29] => reg_32:r4.d[29]
regDataIn[29] => reg_32:r5.d[29]
regDataIn[29] => reg_32:r6.d[29]
regDataIn[29] => reg_32:r7.d[29]
regDataIn[29] => reg_32:r8.d[29]
regDataIn[29] => reg_32:r9.d[29]
regDataIn[29] => reg_32:r10.d[29]
regDataIn[29] => reg_32:r11.d[29]
regDataIn[29] => reg_32:r12.d[29]
regDataIn[29] => reg_32:r13.d[29]
regDataIn[29] => reg_32:r14.d[29]
regDataIn[29] => reg_32:r15.d[29]
regDataIn[30] => reg_32:r0.d[30]
regDataIn[30] => reg_32:r1.d[30]
regDataIn[30] => reg_32:r2.d[30]
regDataIn[30] => reg_32:r3.d[30]
regDataIn[30] => reg_32:r4.d[30]
regDataIn[30] => reg_32:r5.d[30]
regDataIn[30] => reg_32:r6.d[30]
regDataIn[30] => reg_32:r7.d[30]
regDataIn[30] => reg_32:r8.d[30]
regDataIn[30] => reg_32:r9.d[30]
regDataIn[30] => reg_32:r10.d[30]
regDataIn[30] => reg_32:r11.d[30]
regDataIn[30] => reg_32:r12.d[30]
regDataIn[30] => reg_32:r13.d[30]
regDataIn[30] => reg_32:r14.d[30]
regDataIn[30] => reg_32:r15.d[30]
regDataIn[31] => reg_32:r0.d[31]
regDataIn[31] => reg_32:r1.d[31]
regDataIn[31] => reg_32:r2.d[31]
regDataIn[31] => reg_32:r3.d[31]
regDataIn[31] => reg_32:r4.d[31]
regDataIn[31] => reg_32:r5.d[31]
regDataIn[31] => reg_32:r6.d[31]
regDataIn[31] => reg_32:r7.d[31]
regDataIn[31] => reg_32:r8.d[31]
regDataIn[31] => reg_32:r9.d[31]
regDataIn[31] => reg_32:r10.d[31]
regDataIn[31] => reg_32:r11.d[31]
regDataIn[31] => reg_32:r12.d[31]
regDataIn[31] => reg_32:r13.d[31]
regDataIn[31] => reg_32:r14.d[31]
regDataIn[31] => reg_32:r15.d[31]
regDataOutA[0] <= mux_16x32:muxA.z[0]
regDataOutA[1] <= mux_16x32:muxA.z[1]
regDataOutA[2] <= mux_16x32:muxA.z[2]
regDataOutA[3] <= mux_16x32:muxA.z[3]
regDataOutA[4] <= mux_16x32:muxA.z[4]
regDataOutA[5] <= mux_16x32:muxA.z[5]
regDataOutA[6] <= mux_16x32:muxA.z[6]
regDataOutA[7] <= mux_16x32:muxA.z[7]
regDataOutA[8] <= mux_16x32:muxA.z[8]
regDataOutA[9] <= mux_16x32:muxA.z[9]
regDataOutA[10] <= mux_16x32:muxA.z[10]
regDataOutA[11] <= mux_16x32:muxA.z[11]
regDataOutA[12] <= mux_16x32:muxA.z[12]
regDataOutA[13] <= mux_16x32:muxA.z[13]
regDataOutA[14] <= mux_16x32:muxA.z[14]
regDataOutA[15] <= mux_16x32:muxA.z[15]
regDataOutA[16] <= mux_16x32:muxA.z[16]
regDataOutA[17] <= mux_16x32:muxA.z[17]
regDataOutA[18] <= mux_16x32:muxA.z[18]
regDataOutA[19] <= mux_16x32:muxA.z[19]
regDataOutA[20] <= mux_16x32:muxA.z[20]
regDataOutA[21] <= mux_16x32:muxA.z[21]
regDataOutA[22] <= mux_16x32:muxA.z[22]
regDataOutA[23] <= mux_16x32:muxA.z[23]
regDataOutA[24] <= mux_16x32:muxA.z[24]
regDataOutA[25] <= mux_16x32:muxA.z[25]
regDataOutA[26] <= mux_16x32:muxA.z[26]
regDataOutA[27] <= mux_16x32:muxA.z[27]
regDataOutA[28] <= mux_16x32:muxA.z[28]
regDataOutA[29] <= mux_16x32:muxA.z[29]
regDataOutA[30] <= mux_16x32:muxA.z[30]
regDataOutA[31] <= mux_16x32:muxA.z[31]
regDataOutB[0] <= mux_16x32:muxB.z[0]
regDataOutB[1] <= mux_16x32:muxB.z[1]
regDataOutB[2] <= mux_16x32:muxB.z[2]
regDataOutB[3] <= mux_16x32:muxB.z[3]
regDataOutB[4] <= mux_16x32:muxB.z[4]
regDataOutB[5] <= mux_16x32:muxB.z[5]
regDataOutB[6] <= mux_16x32:muxB.z[6]
regDataOutB[7] <= mux_16x32:muxB.z[7]
regDataOutB[8] <= mux_16x32:muxB.z[8]
regDataOutB[9] <= mux_16x32:muxB.z[9]
regDataOutB[10] <= mux_16x32:muxB.z[10]
regDataOutB[11] <= mux_16x32:muxB.z[11]
regDataOutB[12] <= mux_16x32:muxB.z[12]
regDataOutB[13] <= mux_16x32:muxB.z[13]
regDataOutB[14] <= mux_16x32:muxB.z[14]
regDataOutB[15] <= mux_16x32:muxB.z[15]
regDataOutB[16] <= mux_16x32:muxB.z[16]
regDataOutB[17] <= mux_16x32:muxB.z[17]
regDataOutB[18] <= mux_16x32:muxB.z[18]
regDataOutB[19] <= mux_16x32:muxB.z[19]
regDataOutB[20] <= mux_16x32:muxB.z[20]
regDataOutB[21] <= mux_16x32:muxB.z[21]
regDataOutB[22] <= mux_16x32:muxB.z[22]
regDataOutB[23] <= mux_16x32:muxB.z[23]
regDataOutB[24] <= mux_16x32:muxB.z[24]
regDataOutB[25] <= mux_16x32:muxB.z[25]
regDataOutB[26] <= mux_16x32:muxB.z[26]
regDataOutB[27] <= mux_16x32:muxB.z[27]
regDataOutB[28] <= mux_16x32:muxB.z[28]
regDataOutB[29] <= mux_16x32:muxB.z[29]
regDataOutB[30] <= mux_16x32:muxB.z[30]
regDataOutB[31] <= mux_16x32:muxB.z[31]


|Element_Test_Bed|RegisterFile:regFile|REG_32:r0
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
ld => q[31]~reg0.ENA
ld => q[30]~reg0.ENA
ld => q[29]~reg0.ENA
ld => q[28]~reg0.ENA
ld => q[27]~reg0.ENA
ld => q[26]~reg0.ENA
ld => q[25]~reg0.ENA
ld => q[24]~reg0.ENA
ld => q[23]~reg0.ENA
ld => q[22]~reg0.ENA
ld => q[21]~reg0.ENA
ld => q[20]~reg0.ENA
ld => q[19]~reg0.ENA
ld => q[18]~reg0.ENA
ld => q[17]~reg0.ENA
ld => q[16]~reg0.ENA
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clr => q[16]~reg0.ACLR
clr => q[17]~reg0.ACLR
clr => q[18]~reg0.ACLR
clr => q[19]~reg0.ACLR
clr => q[20]~reg0.ACLR
clr => q[21]~reg0.ACLR
clr => q[22]~reg0.ACLR
clr => q[23]~reg0.ACLR
clr => q[24]~reg0.ACLR
clr => q[25]~reg0.ACLR
clr => q[26]~reg0.ACLR
clr => q[27]~reg0.ACLR
clr => q[28]~reg0.ACLR
clr => q[29]~reg0.ACLR
clr => q[30]~reg0.ACLR
clr => q[31]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Element_Test_Bed|RegisterFile:regFile|REG_32:r1
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
ld => q[31]~reg0.ENA
ld => q[30]~reg0.ENA
ld => q[29]~reg0.ENA
ld => q[28]~reg0.ENA
ld => q[27]~reg0.ENA
ld => q[26]~reg0.ENA
ld => q[25]~reg0.ENA
ld => q[24]~reg0.ENA
ld => q[23]~reg0.ENA
ld => q[22]~reg0.ENA
ld => q[21]~reg0.ENA
ld => q[20]~reg0.ENA
ld => q[19]~reg0.ENA
ld => q[18]~reg0.ENA
ld => q[17]~reg0.ENA
ld => q[16]~reg0.ENA
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clr => q[16]~reg0.ACLR
clr => q[17]~reg0.ACLR
clr => q[18]~reg0.ACLR
clr => q[19]~reg0.ACLR
clr => q[20]~reg0.ACLR
clr => q[21]~reg0.ACLR
clr => q[22]~reg0.ACLR
clr => q[23]~reg0.ACLR
clr => q[24]~reg0.ACLR
clr => q[25]~reg0.ACLR
clr => q[26]~reg0.ACLR
clr => q[27]~reg0.ACLR
clr => q[28]~reg0.ACLR
clr => q[29]~reg0.ACLR
clr => q[30]~reg0.ACLR
clr => q[31]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Element_Test_Bed|RegisterFile:regFile|REG_32:r2
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
ld => q[31]~reg0.ENA
ld => q[30]~reg0.ENA
ld => q[29]~reg0.ENA
ld => q[28]~reg0.ENA
ld => q[27]~reg0.ENA
ld => q[26]~reg0.ENA
ld => q[25]~reg0.ENA
ld => q[24]~reg0.ENA
ld => q[23]~reg0.ENA
ld => q[22]~reg0.ENA
ld => q[21]~reg0.ENA
ld => q[20]~reg0.ENA
ld => q[19]~reg0.ENA
ld => q[18]~reg0.ENA
ld => q[17]~reg0.ENA
ld => q[16]~reg0.ENA
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clr => q[16]~reg0.ACLR
clr => q[17]~reg0.ACLR
clr => q[18]~reg0.ACLR
clr => q[19]~reg0.ACLR
clr => q[20]~reg0.ACLR
clr => q[21]~reg0.ACLR
clr => q[22]~reg0.ACLR
clr => q[23]~reg0.ACLR
clr => q[24]~reg0.ACLR
clr => q[25]~reg0.ACLR
clr => q[26]~reg0.ACLR
clr => q[27]~reg0.ACLR
clr => q[28]~reg0.ACLR
clr => q[29]~reg0.ACLR
clr => q[30]~reg0.ACLR
clr => q[31]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Element_Test_Bed|RegisterFile:regFile|REG_32:r3
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
ld => q[31]~reg0.ENA
ld => q[30]~reg0.ENA
ld => q[29]~reg0.ENA
ld => q[28]~reg0.ENA
ld => q[27]~reg0.ENA
ld => q[26]~reg0.ENA
ld => q[25]~reg0.ENA
ld => q[24]~reg0.ENA
ld => q[23]~reg0.ENA
ld => q[22]~reg0.ENA
ld => q[21]~reg0.ENA
ld => q[20]~reg0.ENA
ld => q[19]~reg0.ENA
ld => q[18]~reg0.ENA
ld => q[17]~reg0.ENA
ld => q[16]~reg0.ENA
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clr => q[16]~reg0.ACLR
clr => q[17]~reg0.ACLR
clr => q[18]~reg0.ACLR
clr => q[19]~reg0.ACLR
clr => q[20]~reg0.ACLR
clr => q[21]~reg0.ACLR
clr => q[22]~reg0.ACLR
clr => q[23]~reg0.ACLR
clr => q[24]~reg0.ACLR
clr => q[25]~reg0.ACLR
clr => q[26]~reg0.ACLR
clr => q[27]~reg0.ACLR
clr => q[28]~reg0.ACLR
clr => q[29]~reg0.ACLR
clr => q[30]~reg0.ACLR
clr => q[31]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Element_Test_Bed|RegisterFile:regFile|REG_32:r4
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
ld => q[31]~reg0.ENA
ld => q[30]~reg0.ENA
ld => q[29]~reg0.ENA
ld => q[28]~reg0.ENA
ld => q[27]~reg0.ENA
ld => q[26]~reg0.ENA
ld => q[25]~reg0.ENA
ld => q[24]~reg0.ENA
ld => q[23]~reg0.ENA
ld => q[22]~reg0.ENA
ld => q[21]~reg0.ENA
ld => q[20]~reg0.ENA
ld => q[19]~reg0.ENA
ld => q[18]~reg0.ENA
ld => q[17]~reg0.ENA
ld => q[16]~reg0.ENA
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clr => q[16]~reg0.ACLR
clr => q[17]~reg0.ACLR
clr => q[18]~reg0.ACLR
clr => q[19]~reg0.ACLR
clr => q[20]~reg0.ACLR
clr => q[21]~reg0.ACLR
clr => q[22]~reg0.ACLR
clr => q[23]~reg0.ACLR
clr => q[24]~reg0.ACLR
clr => q[25]~reg0.ACLR
clr => q[26]~reg0.ACLR
clr => q[27]~reg0.ACLR
clr => q[28]~reg0.ACLR
clr => q[29]~reg0.ACLR
clr => q[30]~reg0.ACLR
clr => q[31]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Element_Test_Bed|RegisterFile:regFile|REG_32:r5
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
ld => q[31]~reg0.ENA
ld => q[30]~reg0.ENA
ld => q[29]~reg0.ENA
ld => q[28]~reg0.ENA
ld => q[27]~reg0.ENA
ld => q[26]~reg0.ENA
ld => q[25]~reg0.ENA
ld => q[24]~reg0.ENA
ld => q[23]~reg0.ENA
ld => q[22]~reg0.ENA
ld => q[21]~reg0.ENA
ld => q[20]~reg0.ENA
ld => q[19]~reg0.ENA
ld => q[18]~reg0.ENA
ld => q[17]~reg0.ENA
ld => q[16]~reg0.ENA
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clr => q[16]~reg0.ACLR
clr => q[17]~reg0.ACLR
clr => q[18]~reg0.ACLR
clr => q[19]~reg0.ACLR
clr => q[20]~reg0.ACLR
clr => q[21]~reg0.ACLR
clr => q[22]~reg0.ACLR
clr => q[23]~reg0.ACLR
clr => q[24]~reg0.ACLR
clr => q[25]~reg0.ACLR
clr => q[26]~reg0.ACLR
clr => q[27]~reg0.ACLR
clr => q[28]~reg0.ACLR
clr => q[29]~reg0.ACLR
clr => q[30]~reg0.ACLR
clr => q[31]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Element_Test_Bed|RegisterFile:regFile|REG_32:r6
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
ld => q[31]~reg0.ENA
ld => q[30]~reg0.ENA
ld => q[29]~reg0.ENA
ld => q[28]~reg0.ENA
ld => q[27]~reg0.ENA
ld => q[26]~reg0.ENA
ld => q[25]~reg0.ENA
ld => q[24]~reg0.ENA
ld => q[23]~reg0.ENA
ld => q[22]~reg0.ENA
ld => q[21]~reg0.ENA
ld => q[20]~reg0.ENA
ld => q[19]~reg0.ENA
ld => q[18]~reg0.ENA
ld => q[17]~reg0.ENA
ld => q[16]~reg0.ENA
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clr => q[16]~reg0.ACLR
clr => q[17]~reg0.ACLR
clr => q[18]~reg0.ACLR
clr => q[19]~reg0.ACLR
clr => q[20]~reg0.ACLR
clr => q[21]~reg0.ACLR
clr => q[22]~reg0.ACLR
clr => q[23]~reg0.ACLR
clr => q[24]~reg0.ACLR
clr => q[25]~reg0.ACLR
clr => q[26]~reg0.ACLR
clr => q[27]~reg0.ACLR
clr => q[28]~reg0.ACLR
clr => q[29]~reg0.ACLR
clr => q[30]~reg0.ACLR
clr => q[31]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Element_Test_Bed|RegisterFile:regFile|REG_32:r7
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
ld => q[31]~reg0.ENA
ld => q[30]~reg0.ENA
ld => q[29]~reg0.ENA
ld => q[28]~reg0.ENA
ld => q[27]~reg0.ENA
ld => q[26]~reg0.ENA
ld => q[25]~reg0.ENA
ld => q[24]~reg0.ENA
ld => q[23]~reg0.ENA
ld => q[22]~reg0.ENA
ld => q[21]~reg0.ENA
ld => q[20]~reg0.ENA
ld => q[19]~reg0.ENA
ld => q[18]~reg0.ENA
ld => q[17]~reg0.ENA
ld => q[16]~reg0.ENA
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clr => q[16]~reg0.ACLR
clr => q[17]~reg0.ACLR
clr => q[18]~reg0.ACLR
clr => q[19]~reg0.ACLR
clr => q[20]~reg0.ACLR
clr => q[21]~reg0.ACLR
clr => q[22]~reg0.ACLR
clr => q[23]~reg0.ACLR
clr => q[24]~reg0.ACLR
clr => q[25]~reg0.ACLR
clr => q[26]~reg0.ACLR
clr => q[27]~reg0.ACLR
clr => q[28]~reg0.ACLR
clr => q[29]~reg0.ACLR
clr => q[30]~reg0.ACLR
clr => q[31]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Element_Test_Bed|RegisterFile:regFile|REG_32:r8
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
ld => q[31]~reg0.ENA
ld => q[30]~reg0.ENA
ld => q[29]~reg0.ENA
ld => q[28]~reg0.ENA
ld => q[27]~reg0.ENA
ld => q[26]~reg0.ENA
ld => q[25]~reg0.ENA
ld => q[24]~reg0.ENA
ld => q[23]~reg0.ENA
ld => q[22]~reg0.ENA
ld => q[21]~reg0.ENA
ld => q[20]~reg0.ENA
ld => q[19]~reg0.ENA
ld => q[18]~reg0.ENA
ld => q[17]~reg0.ENA
ld => q[16]~reg0.ENA
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clr => q[16]~reg0.ACLR
clr => q[17]~reg0.ACLR
clr => q[18]~reg0.ACLR
clr => q[19]~reg0.ACLR
clr => q[20]~reg0.ACLR
clr => q[21]~reg0.ACLR
clr => q[22]~reg0.ACLR
clr => q[23]~reg0.ACLR
clr => q[24]~reg0.ACLR
clr => q[25]~reg0.ACLR
clr => q[26]~reg0.ACLR
clr => q[27]~reg0.ACLR
clr => q[28]~reg0.ACLR
clr => q[29]~reg0.ACLR
clr => q[30]~reg0.ACLR
clr => q[31]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Element_Test_Bed|RegisterFile:regFile|REG_32:r9
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
ld => q[31]~reg0.ENA
ld => q[30]~reg0.ENA
ld => q[29]~reg0.ENA
ld => q[28]~reg0.ENA
ld => q[27]~reg0.ENA
ld => q[26]~reg0.ENA
ld => q[25]~reg0.ENA
ld => q[24]~reg0.ENA
ld => q[23]~reg0.ENA
ld => q[22]~reg0.ENA
ld => q[21]~reg0.ENA
ld => q[20]~reg0.ENA
ld => q[19]~reg0.ENA
ld => q[18]~reg0.ENA
ld => q[17]~reg0.ENA
ld => q[16]~reg0.ENA
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clr => q[16]~reg0.ACLR
clr => q[17]~reg0.ACLR
clr => q[18]~reg0.ACLR
clr => q[19]~reg0.ACLR
clr => q[20]~reg0.ACLR
clr => q[21]~reg0.ACLR
clr => q[22]~reg0.ACLR
clr => q[23]~reg0.ACLR
clr => q[24]~reg0.ACLR
clr => q[25]~reg0.ACLR
clr => q[26]~reg0.ACLR
clr => q[27]~reg0.ACLR
clr => q[28]~reg0.ACLR
clr => q[29]~reg0.ACLR
clr => q[30]~reg0.ACLR
clr => q[31]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Element_Test_Bed|RegisterFile:regFile|REG_32:r10
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
ld => q[31]~reg0.ENA
ld => q[30]~reg0.ENA
ld => q[29]~reg0.ENA
ld => q[28]~reg0.ENA
ld => q[27]~reg0.ENA
ld => q[26]~reg0.ENA
ld => q[25]~reg0.ENA
ld => q[24]~reg0.ENA
ld => q[23]~reg0.ENA
ld => q[22]~reg0.ENA
ld => q[21]~reg0.ENA
ld => q[20]~reg0.ENA
ld => q[19]~reg0.ENA
ld => q[18]~reg0.ENA
ld => q[17]~reg0.ENA
ld => q[16]~reg0.ENA
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clr => q[16]~reg0.ACLR
clr => q[17]~reg0.ACLR
clr => q[18]~reg0.ACLR
clr => q[19]~reg0.ACLR
clr => q[20]~reg0.ACLR
clr => q[21]~reg0.ACLR
clr => q[22]~reg0.ACLR
clr => q[23]~reg0.ACLR
clr => q[24]~reg0.ACLR
clr => q[25]~reg0.ACLR
clr => q[26]~reg0.ACLR
clr => q[27]~reg0.ACLR
clr => q[28]~reg0.ACLR
clr => q[29]~reg0.ACLR
clr => q[30]~reg0.ACLR
clr => q[31]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Element_Test_Bed|RegisterFile:regFile|REG_32:r11
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
ld => q[31]~reg0.ENA
ld => q[30]~reg0.ENA
ld => q[29]~reg0.ENA
ld => q[28]~reg0.ENA
ld => q[27]~reg0.ENA
ld => q[26]~reg0.ENA
ld => q[25]~reg0.ENA
ld => q[24]~reg0.ENA
ld => q[23]~reg0.ENA
ld => q[22]~reg0.ENA
ld => q[21]~reg0.ENA
ld => q[20]~reg0.ENA
ld => q[19]~reg0.ENA
ld => q[18]~reg0.ENA
ld => q[17]~reg0.ENA
ld => q[16]~reg0.ENA
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clr => q[16]~reg0.ACLR
clr => q[17]~reg0.ACLR
clr => q[18]~reg0.ACLR
clr => q[19]~reg0.ACLR
clr => q[20]~reg0.ACLR
clr => q[21]~reg0.ACLR
clr => q[22]~reg0.ACLR
clr => q[23]~reg0.ACLR
clr => q[24]~reg0.ACLR
clr => q[25]~reg0.ACLR
clr => q[26]~reg0.ACLR
clr => q[27]~reg0.ACLR
clr => q[28]~reg0.ACLR
clr => q[29]~reg0.ACLR
clr => q[30]~reg0.ACLR
clr => q[31]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Element_Test_Bed|RegisterFile:regFile|REG_32:r12
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
ld => q[31]~reg0.ENA
ld => q[30]~reg0.ENA
ld => q[29]~reg0.ENA
ld => q[28]~reg0.ENA
ld => q[27]~reg0.ENA
ld => q[26]~reg0.ENA
ld => q[25]~reg0.ENA
ld => q[24]~reg0.ENA
ld => q[23]~reg0.ENA
ld => q[22]~reg0.ENA
ld => q[21]~reg0.ENA
ld => q[20]~reg0.ENA
ld => q[19]~reg0.ENA
ld => q[18]~reg0.ENA
ld => q[17]~reg0.ENA
ld => q[16]~reg0.ENA
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clr => q[16]~reg0.ACLR
clr => q[17]~reg0.ACLR
clr => q[18]~reg0.ACLR
clr => q[19]~reg0.ACLR
clr => q[20]~reg0.ACLR
clr => q[21]~reg0.ACLR
clr => q[22]~reg0.ACLR
clr => q[23]~reg0.ACLR
clr => q[24]~reg0.ACLR
clr => q[25]~reg0.ACLR
clr => q[26]~reg0.ACLR
clr => q[27]~reg0.ACLR
clr => q[28]~reg0.ACLR
clr => q[29]~reg0.ACLR
clr => q[30]~reg0.ACLR
clr => q[31]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Element_Test_Bed|RegisterFile:regFile|REG_32:r13
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
ld => q[31]~reg0.ENA
ld => q[30]~reg0.ENA
ld => q[29]~reg0.ENA
ld => q[28]~reg0.ENA
ld => q[27]~reg0.ENA
ld => q[26]~reg0.ENA
ld => q[25]~reg0.ENA
ld => q[24]~reg0.ENA
ld => q[23]~reg0.ENA
ld => q[22]~reg0.ENA
ld => q[21]~reg0.ENA
ld => q[20]~reg0.ENA
ld => q[19]~reg0.ENA
ld => q[18]~reg0.ENA
ld => q[17]~reg0.ENA
ld => q[16]~reg0.ENA
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clr => q[16]~reg0.ACLR
clr => q[17]~reg0.ACLR
clr => q[18]~reg0.ACLR
clr => q[19]~reg0.ACLR
clr => q[20]~reg0.ACLR
clr => q[21]~reg0.ACLR
clr => q[22]~reg0.ACLR
clr => q[23]~reg0.ACLR
clr => q[24]~reg0.ACLR
clr => q[25]~reg0.ACLR
clr => q[26]~reg0.ACLR
clr => q[27]~reg0.ACLR
clr => q[28]~reg0.ACLR
clr => q[29]~reg0.ACLR
clr => q[30]~reg0.ACLR
clr => q[31]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Element_Test_Bed|RegisterFile:regFile|REG_32:r14
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
ld => q[31]~reg0.ENA
ld => q[30]~reg0.ENA
ld => q[29]~reg0.ENA
ld => q[28]~reg0.ENA
ld => q[27]~reg0.ENA
ld => q[26]~reg0.ENA
ld => q[25]~reg0.ENA
ld => q[24]~reg0.ENA
ld => q[23]~reg0.ENA
ld => q[22]~reg0.ENA
ld => q[21]~reg0.ENA
ld => q[20]~reg0.ENA
ld => q[19]~reg0.ENA
ld => q[18]~reg0.ENA
ld => q[17]~reg0.ENA
ld => q[16]~reg0.ENA
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clr => q[16]~reg0.ACLR
clr => q[17]~reg0.ACLR
clr => q[18]~reg0.ACLR
clr => q[19]~reg0.ACLR
clr => q[20]~reg0.ACLR
clr => q[21]~reg0.ACLR
clr => q[22]~reg0.ACLR
clr => q[23]~reg0.ACLR
clr => q[24]~reg0.ACLR
clr => q[25]~reg0.ACLR
clr => q[26]~reg0.ACLR
clr => q[27]~reg0.ACLR
clr => q[28]~reg0.ACLR
clr => q[29]~reg0.ACLR
clr => q[30]~reg0.ACLR
clr => q[31]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Element_Test_Bed|RegisterFile:regFile|REG_32:r15
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
ld => q[31]~reg0.ENA
ld => q[30]~reg0.ENA
ld => q[29]~reg0.ENA
ld => q[28]~reg0.ENA
ld => q[27]~reg0.ENA
ld => q[26]~reg0.ENA
ld => q[25]~reg0.ENA
ld => q[24]~reg0.ENA
ld => q[23]~reg0.ENA
ld => q[22]~reg0.ENA
ld => q[21]~reg0.ENA
ld => q[20]~reg0.ENA
ld => q[19]~reg0.ENA
ld => q[18]~reg0.ENA
ld => q[17]~reg0.ENA
ld => q[16]~reg0.ENA
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clr => q[16]~reg0.ACLR
clr => q[17]~reg0.ACLR
clr => q[18]~reg0.ACLR
clr => q[19]~reg0.ACLR
clr => q[20]~reg0.ACLR
clr => q[21]~reg0.ACLR
clr => q[22]~reg0.ACLR
clr => q[23]~reg0.ACLR
clr => q[24]~reg0.ACLR
clr => q[25]~reg0.ACLR
clr => q[26]~reg0.ACLR
clr => q[27]~reg0.ACLR
clr => q[28]~reg0.ACLR
clr => q[29]~reg0.ACLR
clr => q[30]~reg0.ACLR
clr => q[31]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Element_Test_Bed|RegisterFile:regFile|MUX_16x32:muxA
r0[0] => Mux31.IN0
r0[1] => Mux30.IN0
r0[2] => Mux29.IN0
r0[3] => Mux28.IN0
r0[4] => Mux27.IN0
r0[5] => Mux26.IN0
r0[6] => Mux25.IN0
r0[7] => Mux24.IN0
r0[8] => Mux23.IN0
r0[9] => Mux22.IN0
r0[10] => Mux21.IN0
r0[11] => Mux20.IN0
r0[12] => Mux19.IN0
r0[13] => Mux18.IN0
r0[14] => Mux17.IN0
r0[15] => Mux16.IN0
r0[16] => Mux15.IN0
r0[17] => Mux14.IN0
r0[18] => Mux13.IN0
r0[19] => Mux12.IN0
r0[20] => Mux11.IN0
r0[21] => Mux10.IN0
r0[22] => Mux9.IN0
r0[23] => Mux8.IN0
r0[24] => Mux7.IN0
r0[25] => Mux6.IN0
r0[26] => Mux5.IN0
r0[27] => Mux4.IN0
r0[28] => Mux3.IN0
r0[29] => Mux2.IN0
r0[30] => Mux1.IN0
r0[31] => Mux0.IN0
r1[0] => Mux31.IN1
r1[1] => Mux30.IN1
r1[2] => Mux29.IN1
r1[3] => Mux28.IN1
r1[4] => Mux27.IN1
r1[5] => Mux26.IN1
r1[6] => Mux25.IN1
r1[7] => Mux24.IN1
r1[8] => Mux23.IN1
r1[9] => Mux22.IN1
r1[10] => Mux21.IN1
r1[11] => Mux20.IN1
r1[12] => Mux19.IN1
r1[13] => Mux18.IN1
r1[14] => Mux17.IN1
r1[15] => Mux16.IN1
r1[16] => Mux15.IN1
r1[17] => Mux14.IN1
r1[18] => Mux13.IN1
r1[19] => Mux12.IN1
r1[20] => Mux11.IN1
r1[21] => Mux10.IN1
r1[22] => Mux9.IN1
r1[23] => Mux8.IN1
r1[24] => Mux7.IN1
r1[25] => Mux6.IN1
r1[26] => Mux5.IN1
r1[27] => Mux4.IN1
r1[28] => Mux3.IN1
r1[29] => Mux2.IN1
r1[30] => Mux1.IN1
r1[31] => Mux0.IN1
r2[0] => Mux31.IN2
r2[1] => Mux30.IN2
r2[2] => Mux29.IN2
r2[3] => Mux28.IN2
r2[4] => Mux27.IN2
r2[5] => Mux26.IN2
r2[6] => Mux25.IN2
r2[7] => Mux24.IN2
r2[8] => Mux23.IN2
r2[9] => Mux22.IN2
r2[10] => Mux21.IN2
r2[11] => Mux20.IN2
r2[12] => Mux19.IN2
r2[13] => Mux18.IN2
r2[14] => Mux17.IN2
r2[15] => Mux16.IN2
r2[16] => Mux15.IN2
r2[17] => Mux14.IN2
r2[18] => Mux13.IN2
r2[19] => Mux12.IN2
r2[20] => Mux11.IN2
r2[21] => Mux10.IN2
r2[22] => Mux9.IN2
r2[23] => Mux8.IN2
r2[24] => Mux7.IN2
r2[25] => Mux6.IN2
r2[26] => Mux5.IN2
r2[27] => Mux4.IN2
r2[28] => Mux3.IN2
r2[29] => Mux2.IN2
r2[30] => Mux1.IN2
r2[31] => Mux0.IN2
r3[0] => Mux31.IN3
r3[1] => Mux30.IN3
r3[2] => Mux29.IN3
r3[3] => Mux28.IN3
r3[4] => Mux27.IN3
r3[5] => Mux26.IN3
r3[6] => Mux25.IN3
r3[7] => Mux24.IN3
r3[8] => Mux23.IN3
r3[9] => Mux22.IN3
r3[10] => Mux21.IN3
r3[11] => Mux20.IN3
r3[12] => Mux19.IN3
r3[13] => Mux18.IN3
r3[14] => Mux17.IN3
r3[15] => Mux16.IN3
r3[16] => Mux15.IN3
r3[17] => Mux14.IN3
r3[18] => Mux13.IN3
r3[19] => Mux12.IN3
r3[20] => Mux11.IN3
r3[21] => Mux10.IN3
r3[22] => Mux9.IN3
r3[23] => Mux8.IN3
r3[24] => Mux7.IN3
r3[25] => Mux6.IN3
r3[26] => Mux5.IN3
r3[27] => Mux4.IN3
r3[28] => Mux3.IN3
r3[29] => Mux2.IN3
r3[30] => Mux1.IN3
r3[31] => Mux0.IN3
r4[0] => Mux31.IN4
r4[1] => Mux30.IN4
r4[2] => Mux29.IN4
r4[3] => Mux28.IN4
r4[4] => Mux27.IN4
r4[5] => Mux26.IN4
r4[6] => Mux25.IN4
r4[7] => Mux24.IN4
r4[8] => Mux23.IN4
r4[9] => Mux22.IN4
r4[10] => Mux21.IN4
r4[11] => Mux20.IN4
r4[12] => Mux19.IN4
r4[13] => Mux18.IN4
r4[14] => Mux17.IN4
r4[15] => Mux16.IN4
r4[16] => Mux15.IN4
r4[17] => Mux14.IN4
r4[18] => Mux13.IN4
r4[19] => Mux12.IN4
r4[20] => Mux11.IN4
r4[21] => Mux10.IN4
r4[22] => Mux9.IN4
r4[23] => Mux8.IN4
r4[24] => Mux7.IN4
r4[25] => Mux6.IN4
r4[26] => Mux5.IN4
r4[27] => Mux4.IN4
r4[28] => Mux3.IN4
r4[29] => Mux2.IN4
r4[30] => Mux1.IN4
r4[31] => Mux0.IN4
r5[0] => Mux31.IN5
r5[1] => Mux30.IN5
r5[2] => Mux29.IN5
r5[3] => Mux28.IN5
r5[4] => Mux27.IN5
r5[5] => Mux26.IN5
r5[6] => Mux25.IN5
r5[7] => Mux24.IN5
r5[8] => Mux23.IN5
r5[9] => Mux22.IN5
r5[10] => Mux21.IN5
r5[11] => Mux20.IN5
r5[12] => Mux19.IN5
r5[13] => Mux18.IN5
r5[14] => Mux17.IN5
r5[15] => Mux16.IN5
r5[16] => Mux15.IN5
r5[17] => Mux14.IN5
r5[18] => Mux13.IN5
r5[19] => Mux12.IN5
r5[20] => Mux11.IN5
r5[21] => Mux10.IN5
r5[22] => Mux9.IN5
r5[23] => Mux8.IN5
r5[24] => Mux7.IN5
r5[25] => Mux6.IN5
r5[26] => Mux5.IN5
r5[27] => Mux4.IN5
r5[28] => Mux3.IN5
r5[29] => Mux2.IN5
r5[30] => Mux1.IN5
r5[31] => Mux0.IN5
r6[0] => Mux31.IN6
r6[1] => Mux30.IN6
r6[2] => Mux29.IN6
r6[3] => Mux28.IN6
r6[4] => Mux27.IN6
r6[5] => Mux26.IN6
r6[6] => Mux25.IN6
r6[7] => Mux24.IN6
r6[8] => Mux23.IN6
r6[9] => Mux22.IN6
r6[10] => Mux21.IN6
r6[11] => Mux20.IN6
r6[12] => Mux19.IN6
r6[13] => Mux18.IN6
r6[14] => Mux17.IN6
r6[15] => Mux16.IN6
r6[16] => Mux15.IN6
r6[17] => Mux14.IN6
r6[18] => Mux13.IN6
r6[19] => Mux12.IN6
r6[20] => Mux11.IN6
r6[21] => Mux10.IN6
r6[22] => Mux9.IN6
r6[23] => Mux8.IN6
r6[24] => Mux7.IN6
r6[25] => Mux6.IN6
r6[26] => Mux5.IN6
r6[27] => Mux4.IN6
r6[28] => Mux3.IN6
r6[29] => Mux2.IN6
r6[30] => Mux1.IN6
r6[31] => Mux0.IN6
r7[0] => Mux31.IN7
r7[1] => Mux30.IN7
r7[2] => Mux29.IN7
r7[3] => Mux28.IN7
r7[4] => Mux27.IN7
r7[5] => Mux26.IN7
r7[6] => Mux25.IN7
r7[7] => Mux24.IN7
r7[8] => Mux23.IN7
r7[9] => Mux22.IN7
r7[10] => Mux21.IN7
r7[11] => Mux20.IN7
r7[12] => Mux19.IN7
r7[13] => Mux18.IN7
r7[14] => Mux17.IN7
r7[15] => Mux16.IN7
r7[16] => Mux15.IN7
r7[17] => Mux14.IN7
r7[18] => Mux13.IN7
r7[19] => Mux12.IN7
r7[20] => Mux11.IN7
r7[21] => Mux10.IN7
r7[22] => Mux9.IN7
r7[23] => Mux8.IN7
r7[24] => Mux7.IN7
r7[25] => Mux6.IN7
r7[26] => Mux5.IN7
r7[27] => Mux4.IN7
r7[28] => Mux3.IN7
r7[29] => Mux2.IN7
r7[30] => Mux1.IN7
r7[31] => Mux0.IN7
r8[0] => Mux31.IN8
r8[1] => Mux30.IN8
r8[2] => Mux29.IN8
r8[3] => Mux28.IN8
r8[4] => Mux27.IN8
r8[5] => Mux26.IN8
r8[6] => Mux25.IN8
r8[7] => Mux24.IN8
r8[8] => Mux23.IN8
r8[9] => Mux22.IN8
r8[10] => Mux21.IN8
r8[11] => Mux20.IN8
r8[12] => Mux19.IN8
r8[13] => Mux18.IN8
r8[14] => Mux17.IN8
r8[15] => Mux16.IN8
r8[16] => Mux15.IN8
r8[17] => Mux14.IN8
r8[18] => Mux13.IN8
r8[19] => Mux12.IN8
r8[20] => Mux11.IN8
r8[21] => Mux10.IN8
r8[22] => Mux9.IN8
r8[23] => Mux8.IN8
r8[24] => Mux7.IN8
r8[25] => Mux6.IN8
r8[26] => Mux5.IN8
r8[27] => Mux4.IN8
r8[28] => Mux3.IN8
r8[29] => Mux2.IN8
r8[30] => Mux1.IN8
r8[31] => Mux0.IN8
r9[0] => Mux31.IN9
r9[1] => Mux30.IN9
r9[2] => Mux29.IN9
r9[3] => Mux28.IN9
r9[4] => Mux27.IN9
r9[5] => Mux26.IN9
r9[6] => Mux25.IN9
r9[7] => Mux24.IN9
r9[8] => Mux23.IN9
r9[9] => Mux22.IN9
r9[10] => Mux21.IN9
r9[11] => Mux20.IN9
r9[12] => Mux19.IN9
r9[13] => Mux18.IN9
r9[14] => Mux17.IN9
r9[15] => Mux16.IN9
r9[16] => Mux15.IN9
r9[17] => Mux14.IN9
r9[18] => Mux13.IN9
r9[19] => Mux12.IN9
r9[20] => Mux11.IN9
r9[21] => Mux10.IN9
r9[22] => Mux9.IN9
r9[23] => Mux8.IN9
r9[24] => Mux7.IN9
r9[25] => Mux6.IN9
r9[26] => Mux5.IN9
r9[27] => Mux4.IN9
r9[28] => Mux3.IN9
r9[29] => Mux2.IN9
r9[30] => Mux1.IN9
r9[31] => Mux0.IN9
r10[0] => Mux31.IN10
r10[1] => Mux30.IN10
r10[2] => Mux29.IN10
r10[3] => Mux28.IN10
r10[4] => Mux27.IN10
r10[5] => Mux26.IN10
r10[6] => Mux25.IN10
r10[7] => Mux24.IN10
r10[8] => Mux23.IN10
r10[9] => Mux22.IN10
r10[10] => Mux21.IN10
r10[11] => Mux20.IN10
r10[12] => Mux19.IN10
r10[13] => Mux18.IN10
r10[14] => Mux17.IN10
r10[15] => Mux16.IN10
r10[16] => Mux15.IN10
r10[17] => Mux14.IN10
r10[18] => Mux13.IN10
r10[19] => Mux12.IN10
r10[20] => Mux11.IN10
r10[21] => Mux10.IN10
r10[22] => Mux9.IN10
r10[23] => Mux8.IN10
r10[24] => Mux7.IN10
r10[25] => Mux6.IN10
r10[26] => Mux5.IN10
r10[27] => Mux4.IN10
r10[28] => Mux3.IN10
r10[29] => Mux2.IN10
r10[30] => Mux1.IN10
r10[31] => Mux0.IN10
r11[0] => Mux31.IN11
r11[1] => Mux30.IN11
r11[2] => Mux29.IN11
r11[3] => Mux28.IN11
r11[4] => Mux27.IN11
r11[5] => Mux26.IN11
r11[6] => Mux25.IN11
r11[7] => Mux24.IN11
r11[8] => Mux23.IN11
r11[9] => Mux22.IN11
r11[10] => Mux21.IN11
r11[11] => Mux20.IN11
r11[12] => Mux19.IN11
r11[13] => Mux18.IN11
r11[14] => Mux17.IN11
r11[15] => Mux16.IN11
r11[16] => Mux15.IN11
r11[17] => Mux14.IN11
r11[18] => Mux13.IN11
r11[19] => Mux12.IN11
r11[20] => Mux11.IN11
r11[21] => Mux10.IN11
r11[22] => Mux9.IN11
r11[23] => Mux8.IN11
r11[24] => Mux7.IN11
r11[25] => Mux6.IN11
r11[26] => Mux5.IN11
r11[27] => Mux4.IN11
r11[28] => Mux3.IN11
r11[29] => Mux2.IN11
r11[30] => Mux1.IN11
r11[31] => Mux0.IN11
r12[0] => Mux31.IN12
r12[1] => Mux30.IN12
r12[2] => Mux29.IN12
r12[3] => Mux28.IN12
r12[4] => Mux27.IN12
r12[5] => Mux26.IN12
r12[6] => Mux25.IN12
r12[7] => Mux24.IN12
r12[8] => Mux23.IN12
r12[9] => Mux22.IN12
r12[10] => Mux21.IN12
r12[11] => Mux20.IN12
r12[12] => Mux19.IN12
r12[13] => Mux18.IN12
r12[14] => Mux17.IN12
r12[15] => Mux16.IN12
r12[16] => Mux15.IN12
r12[17] => Mux14.IN12
r12[18] => Mux13.IN12
r12[19] => Mux12.IN12
r12[20] => Mux11.IN12
r12[21] => Mux10.IN12
r12[22] => Mux9.IN12
r12[23] => Mux8.IN12
r12[24] => Mux7.IN12
r12[25] => Mux6.IN12
r12[26] => Mux5.IN12
r12[27] => Mux4.IN12
r12[28] => Mux3.IN12
r12[29] => Mux2.IN12
r12[30] => Mux1.IN12
r12[31] => Mux0.IN12
r13[0] => Mux31.IN13
r13[1] => Mux30.IN13
r13[2] => Mux29.IN13
r13[3] => Mux28.IN13
r13[4] => Mux27.IN13
r13[5] => Mux26.IN13
r13[6] => Mux25.IN13
r13[7] => Mux24.IN13
r13[8] => Mux23.IN13
r13[9] => Mux22.IN13
r13[10] => Mux21.IN13
r13[11] => Mux20.IN13
r13[12] => Mux19.IN13
r13[13] => Mux18.IN13
r13[14] => Mux17.IN13
r13[15] => Mux16.IN13
r13[16] => Mux15.IN13
r13[17] => Mux14.IN13
r13[18] => Mux13.IN13
r13[19] => Mux12.IN13
r13[20] => Mux11.IN13
r13[21] => Mux10.IN13
r13[22] => Mux9.IN13
r13[23] => Mux8.IN13
r13[24] => Mux7.IN13
r13[25] => Mux6.IN13
r13[26] => Mux5.IN13
r13[27] => Mux4.IN13
r13[28] => Mux3.IN13
r13[29] => Mux2.IN13
r13[30] => Mux1.IN13
r13[31] => Mux0.IN13
r14[0] => Mux31.IN14
r14[1] => Mux30.IN14
r14[2] => Mux29.IN14
r14[3] => Mux28.IN14
r14[4] => Mux27.IN14
r14[5] => Mux26.IN14
r14[6] => Mux25.IN14
r14[7] => Mux24.IN14
r14[8] => Mux23.IN14
r14[9] => Mux22.IN14
r14[10] => Mux21.IN14
r14[11] => Mux20.IN14
r14[12] => Mux19.IN14
r14[13] => Mux18.IN14
r14[14] => Mux17.IN14
r14[15] => Mux16.IN14
r14[16] => Mux15.IN14
r14[17] => Mux14.IN14
r14[18] => Mux13.IN14
r14[19] => Mux12.IN14
r14[20] => Mux11.IN14
r14[21] => Mux10.IN14
r14[22] => Mux9.IN14
r14[23] => Mux8.IN14
r14[24] => Mux7.IN14
r14[25] => Mux6.IN14
r14[26] => Mux5.IN14
r14[27] => Mux4.IN14
r14[28] => Mux3.IN14
r14[29] => Mux2.IN14
r14[30] => Mux1.IN14
r14[31] => Mux0.IN14
r15[0] => Mux31.IN15
r15[1] => Mux30.IN15
r15[2] => Mux29.IN15
r15[3] => Mux28.IN15
r15[4] => Mux27.IN15
r15[5] => Mux26.IN15
r15[6] => Mux25.IN15
r15[7] => Mux24.IN15
r15[8] => Mux23.IN15
r15[9] => Mux22.IN15
r15[10] => Mux21.IN15
r15[11] => Mux20.IN15
r15[12] => Mux19.IN15
r15[13] => Mux18.IN15
r15[14] => Mux17.IN15
r15[15] => Mux16.IN15
r15[16] => Mux15.IN15
r15[17] => Mux14.IN15
r15[18] => Mux13.IN15
r15[19] => Mux12.IN15
r15[20] => Mux11.IN15
r15[21] => Mux10.IN15
r15[22] => Mux9.IN15
r15[23] => Mux8.IN15
r15[24] => Mux7.IN15
r15[25] => Mux6.IN15
r15[26] => Mux5.IN15
r15[27] => Mux4.IN15
r15[28] => Mux3.IN15
r15[29] => Mux2.IN15
r15[30] => Mux1.IN15
r15[31] => Mux0.IN15
sel[0] => Mux0.IN19
sel[0] => Mux1.IN19
sel[0] => Mux2.IN19
sel[0] => Mux3.IN19
sel[0] => Mux4.IN19
sel[0] => Mux5.IN19
sel[0] => Mux6.IN19
sel[0] => Mux7.IN19
sel[0] => Mux8.IN19
sel[0] => Mux9.IN19
sel[0] => Mux10.IN19
sel[0] => Mux11.IN19
sel[0] => Mux12.IN19
sel[0] => Mux13.IN19
sel[0] => Mux14.IN19
sel[0] => Mux15.IN19
sel[0] => Mux16.IN19
sel[0] => Mux17.IN19
sel[0] => Mux18.IN19
sel[0] => Mux19.IN19
sel[0] => Mux20.IN19
sel[0] => Mux21.IN19
sel[0] => Mux22.IN19
sel[0] => Mux23.IN19
sel[0] => Mux24.IN19
sel[0] => Mux25.IN19
sel[0] => Mux26.IN19
sel[0] => Mux27.IN19
sel[0] => Mux28.IN19
sel[0] => Mux29.IN19
sel[0] => Mux30.IN19
sel[0] => Mux31.IN19
sel[1] => Mux0.IN18
sel[1] => Mux1.IN18
sel[1] => Mux2.IN18
sel[1] => Mux3.IN18
sel[1] => Mux4.IN18
sel[1] => Mux5.IN18
sel[1] => Mux6.IN18
sel[1] => Mux7.IN18
sel[1] => Mux8.IN18
sel[1] => Mux9.IN18
sel[1] => Mux10.IN18
sel[1] => Mux11.IN18
sel[1] => Mux12.IN18
sel[1] => Mux13.IN18
sel[1] => Mux14.IN18
sel[1] => Mux15.IN18
sel[1] => Mux16.IN18
sel[1] => Mux17.IN18
sel[1] => Mux18.IN18
sel[1] => Mux19.IN18
sel[1] => Mux20.IN18
sel[1] => Mux21.IN18
sel[1] => Mux22.IN18
sel[1] => Mux23.IN18
sel[1] => Mux24.IN18
sel[1] => Mux25.IN18
sel[1] => Mux26.IN18
sel[1] => Mux27.IN18
sel[1] => Mux28.IN18
sel[1] => Mux29.IN18
sel[1] => Mux30.IN18
sel[1] => Mux31.IN18
sel[2] => Mux0.IN17
sel[2] => Mux1.IN17
sel[2] => Mux2.IN17
sel[2] => Mux3.IN17
sel[2] => Mux4.IN17
sel[2] => Mux5.IN17
sel[2] => Mux6.IN17
sel[2] => Mux7.IN17
sel[2] => Mux8.IN17
sel[2] => Mux9.IN17
sel[2] => Mux10.IN17
sel[2] => Mux11.IN17
sel[2] => Mux12.IN17
sel[2] => Mux13.IN17
sel[2] => Mux14.IN17
sel[2] => Mux15.IN17
sel[2] => Mux16.IN17
sel[2] => Mux17.IN17
sel[2] => Mux18.IN17
sel[2] => Mux19.IN17
sel[2] => Mux20.IN17
sel[2] => Mux21.IN17
sel[2] => Mux22.IN17
sel[2] => Mux23.IN17
sel[2] => Mux24.IN17
sel[2] => Mux25.IN17
sel[2] => Mux26.IN17
sel[2] => Mux27.IN17
sel[2] => Mux28.IN17
sel[2] => Mux29.IN17
sel[2] => Mux30.IN17
sel[2] => Mux31.IN17
sel[3] => Mux0.IN16
sel[3] => Mux1.IN16
sel[3] => Mux2.IN16
sel[3] => Mux3.IN16
sel[3] => Mux4.IN16
sel[3] => Mux5.IN16
sel[3] => Mux6.IN16
sel[3] => Mux7.IN16
sel[3] => Mux8.IN16
sel[3] => Mux9.IN16
sel[3] => Mux10.IN16
sel[3] => Mux11.IN16
sel[3] => Mux12.IN16
sel[3] => Mux13.IN16
sel[3] => Mux14.IN16
sel[3] => Mux15.IN16
sel[3] => Mux16.IN16
sel[3] => Mux17.IN16
sel[3] => Mux18.IN16
sel[3] => Mux19.IN16
sel[3] => Mux20.IN16
sel[3] => Mux21.IN16
sel[3] => Mux22.IN16
sel[3] => Mux23.IN16
sel[3] => Mux24.IN16
sel[3] => Mux25.IN16
sel[3] => Mux26.IN16
sel[3] => Mux27.IN16
sel[3] => Mux28.IN16
sel[3] => Mux29.IN16
sel[3] => Mux30.IN16
sel[3] => Mux31.IN16
z[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Element_Test_Bed|RegisterFile:regFile|MUX_16x32:muxB
r0[0] => Mux31.IN0
r0[1] => Mux30.IN0
r0[2] => Mux29.IN0
r0[3] => Mux28.IN0
r0[4] => Mux27.IN0
r0[5] => Mux26.IN0
r0[6] => Mux25.IN0
r0[7] => Mux24.IN0
r0[8] => Mux23.IN0
r0[9] => Mux22.IN0
r0[10] => Mux21.IN0
r0[11] => Mux20.IN0
r0[12] => Mux19.IN0
r0[13] => Mux18.IN0
r0[14] => Mux17.IN0
r0[15] => Mux16.IN0
r0[16] => Mux15.IN0
r0[17] => Mux14.IN0
r0[18] => Mux13.IN0
r0[19] => Mux12.IN0
r0[20] => Mux11.IN0
r0[21] => Mux10.IN0
r0[22] => Mux9.IN0
r0[23] => Mux8.IN0
r0[24] => Mux7.IN0
r0[25] => Mux6.IN0
r0[26] => Mux5.IN0
r0[27] => Mux4.IN0
r0[28] => Mux3.IN0
r0[29] => Mux2.IN0
r0[30] => Mux1.IN0
r0[31] => Mux0.IN0
r1[0] => Mux31.IN1
r1[1] => Mux30.IN1
r1[2] => Mux29.IN1
r1[3] => Mux28.IN1
r1[4] => Mux27.IN1
r1[5] => Mux26.IN1
r1[6] => Mux25.IN1
r1[7] => Mux24.IN1
r1[8] => Mux23.IN1
r1[9] => Mux22.IN1
r1[10] => Mux21.IN1
r1[11] => Mux20.IN1
r1[12] => Mux19.IN1
r1[13] => Mux18.IN1
r1[14] => Mux17.IN1
r1[15] => Mux16.IN1
r1[16] => Mux15.IN1
r1[17] => Mux14.IN1
r1[18] => Mux13.IN1
r1[19] => Mux12.IN1
r1[20] => Mux11.IN1
r1[21] => Mux10.IN1
r1[22] => Mux9.IN1
r1[23] => Mux8.IN1
r1[24] => Mux7.IN1
r1[25] => Mux6.IN1
r1[26] => Mux5.IN1
r1[27] => Mux4.IN1
r1[28] => Mux3.IN1
r1[29] => Mux2.IN1
r1[30] => Mux1.IN1
r1[31] => Mux0.IN1
r2[0] => Mux31.IN2
r2[1] => Mux30.IN2
r2[2] => Mux29.IN2
r2[3] => Mux28.IN2
r2[4] => Mux27.IN2
r2[5] => Mux26.IN2
r2[6] => Mux25.IN2
r2[7] => Mux24.IN2
r2[8] => Mux23.IN2
r2[9] => Mux22.IN2
r2[10] => Mux21.IN2
r2[11] => Mux20.IN2
r2[12] => Mux19.IN2
r2[13] => Mux18.IN2
r2[14] => Mux17.IN2
r2[15] => Mux16.IN2
r2[16] => Mux15.IN2
r2[17] => Mux14.IN2
r2[18] => Mux13.IN2
r2[19] => Mux12.IN2
r2[20] => Mux11.IN2
r2[21] => Mux10.IN2
r2[22] => Mux9.IN2
r2[23] => Mux8.IN2
r2[24] => Mux7.IN2
r2[25] => Mux6.IN2
r2[26] => Mux5.IN2
r2[27] => Mux4.IN2
r2[28] => Mux3.IN2
r2[29] => Mux2.IN2
r2[30] => Mux1.IN2
r2[31] => Mux0.IN2
r3[0] => Mux31.IN3
r3[1] => Mux30.IN3
r3[2] => Mux29.IN3
r3[3] => Mux28.IN3
r3[4] => Mux27.IN3
r3[5] => Mux26.IN3
r3[6] => Mux25.IN3
r3[7] => Mux24.IN3
r3[8] => Mux23.IN3
r3[9] => Mux22.IN3
r3[10] => Mux21.IN3
r3[11] => Mux20.IN3
r3[12] => Mux19.IN3
r3[13] => Mux18.IN3
r3[14] => Mux17.IN3
r3[15] => Mux16.IN3
r3[16] => Mux15.IN3
r3[17] => Mux14.IN3
r3[18] => Mux13.IN3
r3[19] => Mux12.IN3
r3[20] => Mux11.IN3
r3[21] => Mux10.IN3
r3[22] => Mux9.IN3
r3[23] => Mux8.IN3
r3[24] => Mux7.IN3
r3[25] => Mux6.IN3
r3[26] => Mux5.IN3
r3[27] => Mux4.IN3
r3[28] => Mux3.IN3
r3[29] => Mux2.IN3
r3[30] => Mux1.IN3
r3[31] => Mux0.IN3
r4[0] => Mux31.IN4
r4[1] => Mux30.IN4
r4[2] => Mux29.IN4
r4[3] => Mux28.IN4
r4[4] => Mux27.IN4
r4[5] => Mux26.IN4
r4[6] => Mux25.IN4
r4[7] => Mux24.IN4
r4[8] => Mux23.IN4
r4[9] => Mux22.IN4
r4[10] => Mux21.IN4
r4[11] => Mux20.IN4
r4[12] => Mux19.IN4
r4[13] => Mux18.IN4
r4[14] => Mux17.IN4
r4[15] => Mux16.IN4
r4[16] => Mux15.IN4
r4[17] => Mux14.IN4
r4[18] => Mux13.IN4
r4[19] => Mux12.IN4
r4[20] => Mux11.IN4
r4[21] => Mux10.IN4
r4[22] => Mux9.IN4
r4[23] => Mux8.IN4
r4[24] => Mux7.IN4
r4[25] => Mux6.IN4
r4[26] => Mux5.IN4
r4[27] => Mux4.IN4
r4[28] => Mux3.IN4
r4[29] => Mux2.IN4
r4[30] => Mux1.IN4
r4[31] => Mux0.IN4
r5[0] => Mux31.IN5
r5[1] => Mux30.IN5
r5[2] => Mux29.IN5
r5[3] => Mux28.IN5
r5[4] => Mux27.IN5
r5[5] => Mux26.IN5
r5[6] => Mux25.IN5
r5[7] => Mux24.IN5
r5[8] => Mux23.IN5
r5[9] => Mux22.IN5
r5[10] => Mux21.IN5
r5[11] => Mux20.IN5
r5[12] => Mux19.IN5
r5[13] => Mux18.IN5
r5[14] => Mux17.IN5
r5[15] => Mux16.IN5
r5[16] => Mux15.IN5
r5[17] => Mux14.IN5
r5[18] => Mux13.IN5
r5[19] => Mux12.IN5
r5[20] => Mux11.IN5
r5[21] => Mux10.IN5
r5[22] => Mux9.IN5
r5[23] => Mux8.IN5
r5[24] => Mux7.IN5
r5[25] => Mux6.IN5
r5[26] => Mux5.IN5
r5[27] => Mux4.IN5
r5[28] => Mux3.IN5
r5[29] => Mux2.IN5
r5[30] => Mux1.IN5
r5[31] => Mux0.IN5
r6[0] => Mux31.IN6
r6[1] => Mux30.IN6
r6[2] => Mux29.IN6
r6[3] => Mux28.IN6
r6[4] => Mux27.IN6
r6[5] => Mux26.IN6
r6[6] => Mux25.IN6
r6[7] => Mux24.IN6
r6[8] => Mux23.IN6
r6[9] => Mux22.IN6
r6[10] => Mux21.IN6
r6[11] => Mux20.IN6
r6[12] => Mux19.IN6
r6[13] => Mux18.IN6
r6[14] => Mux17.IN6
r6[15] => Mux16.IN6
r6[16] => Mux15.IN6
r6[17] => Mux14.IN6
r6[18] => Mux13.IN6
r6[19] => Mux12.IN6
r6[20] => Mux11.IN6
r6[21] => Mux10.IN6
r6[22] => Mux9.IN6
r6[23] => Mux8.IN6
r6[24] => Mux7.IN6
r6[25] => Mux6.IN6
r6[26] => Mux5.IN6
r6[27] => Mux4.IN6
r6[28] => Mux3.IN6
r6[29] => Mux2.IN6
r6[30] => Mux1.IN6
r6[31] => Mux0.IN6
r7[0] => Mux31.IN7
r7[1] => Mux30.IN7
r7[2] => Mux29.IN7
r7[3] => Mux28.IN7
r7[4] => Mux27.IN7
r7[5] => Mux26.IN7
r7[6] => Mux25.IN7
r7[7] => Mux24.IN7
r7[8] => Mux23.IN7
r7[9] => Mux22.IN7
r7[10] => Mux21.IN7
r7[11] => Mux20.IN7
r7[12] => Mux19.IN7
r7[13] => Mux18.IN7
r7[14] => Mux17.IN7
r7[15] => Mux16.IN7
r7[16] => Mux15.IN7
r7[17] => Mux14.IN7
r7[18] => Mux13.IN7
r7[19] => Mux12.IN7
r7[20] => Mux11.IN7
r7[21] => Mux10.IN7
r7[22] => Mux9.IN7
r7[23] => Mux8.IN7
r7[24] => Mux7.IN7
r7[25] => Mux6.IN7
r7[26] => Mux5.IN7
r7[27] => Mux4.IN7
r7[28] => Mux3.IN7
r7[29] => Mux2.IN7
r7[30] => Mux1.IN7
r7[31] => Mux0.IN7
r8[0] => Mux31.IN8
r8[1] => Mux30.IN8
r8[2] => Mux29.IN8
r8[3] => Mux28.IN8
r8[4] => Mux27.IN8
r8[5] => Mux26.IN8
r8[6] => Mux25.IN8
r8[7] => Mux24.IN8
r8[8] => Mux23.IN8
r8[9] => Mux22.IN8
r8[10] => Mux21.IN8
r8[11] => Mux20.IN8
r8[12] => Mux19.IN8
r8[13] => Mux18.IN8
r8[14] => Mux17.IN8
r8[15] => Mux16.IN8
r8[16] => Mux15.IN8
r8[17] => Mux14.IN8
r8[18] => Mux13.IN8
r8[19] => Mux12.IN8
r8[20] => Mux11.IN8
r8[21] => Mux10.IN8
r8[22] => Mux9.IN8
r8[23] => Mux8.IN8
r8[24] => Mux7.IN8
r8[25] => Mux6.IN8
r8[26] => Mux5.IN8
r8[27] => Mux4.IN8
r8[28] => Mux3.IN8
r8[29] => Mux2.IN8
r8[30] => Mux1.IN8
r8[31] => Mux0.IN8
r9[0] => Mux31.IN9
r9[1] => Mux30.IN9
r9[2] => Mux29.IN9
r9[3] => Mux28.IN9
r9[4] => Mux27.IN9
r9[5] => Mux26.IN9
r9[6] => Mux25.IN9
r9[7] => Mux24.IN9
r9[8] => Mux23.IN9
r9[9] => Mux22.IN9
r9[10] => Mux21.IN9
r9[11] => Mux20.IN9
r9[12] => Mux19.IN9
r9[13] => Mux18.IN9
r9[14] => Mux17.IN9
r9[15] => Mux16.IN9
r9[16] => Mux15.IN9
r9[17] => Mux14.IN9
r9[18] => Mux13.IN9
r9[19] => Mux12.IN9
r9[20] => Mux11.IN9
r9[21] => Mux10.IN9
r9[22] => Mux9.IN9
r9[23] => Mux8.IN9
r9[24] => Mux7.IN9
r9[25] => Mux6.IN9
r9[26] => Mux5.IN9
r9[27] => Mux4.IN9
r9[28] => Mux3.IN9
r9[29] => Mux2.IN9
r9[30] => Mux1.IN9
r9[31] => Mux0.IN9
r10[0] => Mux31.IN10
r10[1] => Mux30.IN10
r10[2] => Mux29.IN10
r10[3] => Mux28.IN10
r10[4] => Mux27.IN10
r10[5] => Mux26.IN10
r10[6] => Mux25.IN10
r10[7] => Mux24.IN10
r10[8] => Mux23.IN10
r10[9] => Mux22.IN10
r10[10] => Mux21.IN10
r10[11] => Mux20.IN10
r10[12] => Mux19.IN10
r10[13] => Mux18.IN10
r10[14] => Mux17.IN10
r10[15] => Mux16.IN10
r10[16] => Mux15.IN10
r10[17] => Mux14.IN10
r10[18] => Mux13.IN10
r10[19] => Mux12.IN10
r10[20] => Mux11.IN10
r10[21] => Mux10.IN10
r10[22] => Mux9.IN10
r10[23] => Mux8.IN10
r10[24] => Mux7.IN10
r10[25] => Mux6.IN10
r10[26] => Mux5.IN10
r10[27] => Mux4.IN10
r10[28] => Mux3.IN10
r10[29] => Mux2.IN10
r10[30] => Mux1.IN10
r10[31] => Mux0.IN10
r11[0] => Mux31.IN11
r11[1] => Mux30.IN11
r11[2] => Mux29.IN11
r11[3] => Mux28.IN11
r11[4] => Mux27.IN11
r11[5] => Mux26.IN11
r11[6] => Mux25.IN11
r11[7] => Mux24.IN11
r11[8] => Mux23.IN11
r11[9] => Mux22.IN11
r11[10] => Mux21.IN11
r11[11] => Mux20.IN11
r11[12] => Mux19.IN11
r11[13] => Mux18.IN11
r11[14] => Mux17.IN11
r11[15] => Mux16.IN11
r11[16] => Mux15.IN11
r11[17] => Mux14.IN11
r11[18] => Mux13.IN11
r11[19] => Mux12.IN11
r11[20] => Mux11.IN11
r11[21] => Mux10.IN11
r11[22] => Mux9.IN11
r11[23] => Mux8.IN11
r11[24] => Mux7.IN11
r11[25] => Mux6.IN11
r11[26] => Mux5.IN11
r11[27] => Mux4.IN11
r11[28] => Mux3.IN11
r11[29] => Mux2.IN11
r11[30] => Mux1.IN11
r11[31] => Mux0.IN11
r12[0] => Mux31.IN12
r12[1] => Mux30.IN12
r12[2] => Mux29.IN12
r12[3] => Mux28.IN12
r12[4] => Mux27.IN12
r12[5] => Mux26.IN12
r12[6] => Mux25.IN12
r12[7] => Mux24.IN12
r12[8] => Mux23.IN12
r12[9] => Mux22.IN12
r12[10] => Mux21.IN12
r12[11] => Mux20.IN12
r12[12] => Mux19.IN12
r12[13] => Mux18.IN12
r12[14] => Mux17.IN12
r12[15] => Mux16.IN12
r12[16] => Mux15.IN12
r12[17] => Mux14.IN12
r12[18] => Mux13.IN12
r12[19] => Mux12.IN12
r12[20] => Mux11.IN12
r12[21] => Mux10.IN12
r12[22] => Mux9.IN12
r12[23] => Mux8.IN12
r12[24] => Mux7.IN12
r12[25] => Mux6.IN12
r12[26] => Mux5.IN12
r12[27] => Mux4.IN12
r12[28] => Mux3.IN12
r12[29] => Mux2.IN12
r12[30] => Mux1.IN12
r12[31] => Mux0.IN12
r13[0] => Mux31.IN13
r13[1] => Mux30.IN13
r13[2] => Mux29.IN13
r13[3] => Mux28.IN13
r13[4] => Mux27.IN13
r13[5] => Mux26.IN13
r13[6] => Mux25.IN13
r13[7] => Mux24.IN13
r13[8] => Mux23.IN13
r13[9] => Mux22.IN13
r13[10] => Mux21.IN13
r13[11] => Mux20.IN13
r13[12] => Mux19.IN13
r13[13] => Mux18.IN13
r13[14] => Mux17.IN13
r13[15] => Mux16.IN13
r13[16] => Mux15.IN13
r13[17] => Mux14.IN13
r13[18] => Mux13.IN13
r13[19] => Mux12.IN13
r13[20] => Mux11.IN13
r13[21] => Mux10.IN13
r13[22] => Mux9.IN13
r13[23] => Mux8.IN13
r13[24] => Mux7.IN13
r13[25] => Mux6.IN13
r13[26] => Mux5.IN13
r13[27] => Mux4.IN13
r13[28] => Mux3.IN13
r13[29] => Mux2.IN13
r13[30] => Mux1.IN13
r13[31] => Mux0.IN13
r14[0] => Mux31.IN14
r14[1] => Mux30.IN14
r14[2] => Mux29.IN14
r14[3] => Mux28.IN14
r14[4] => Mux27.IN14
r14[5] => Mux26.IN14
r14[6] => Mux25.IN14
r14[7] => Mux24.IN14
r14[8] => Mux23.IN14
r14[9] => Mux22.IN14
r14[10] => Mux21.IN14
r14[11] => Mux20.IN14
r14[12] => Mux19.IN14
r14[13] => Mux18.IN14
r14[14] => Mux17.IN14
r14[15] => Mux16.IN14
r14[16] => Mux15.IN14
r14[17] => Mux14.IN14
r14[18] => Mux13.IN14
r14[19] => Mux12.IN14
r14[20] => Mux11.IN14
r14[21] => Mux10.IN14
r14[22] => Mux9.IN14
r14[23] => Mux8.IN14
r14[24] => Mux7.IN14
r14[25] => Mux6.IN14
r14[26] => Mux5.IN14
r14[27] => Mux4.IN14
r14[28] => Mux3.IN14
r14[29] => Mux2.IN14
r14[30] => Mux1.IN14
r14[31] => Mux0.IN14
r15[0] => Mux31.IN15
r15[1] => Mux30.IN15
r15[2] => Mux29.IN15
r15[3] => Mux28.IN15
r15[4] => Mux27.IN15
r15[5] => Mux26.IN15
r15[6] => Mux25.IN15
r15[7] => Mux24.IN15
r15[8] => Mux23.IN15
r15[9] => Mux22.IN15
r15[10] => Mux21.IN15
r15[11] => Mux20.IN15
r15[12] => Mux19.IN15
r15[13] => Mux18.IN15
r15[14] => Mux17.IN15
r15[15] => Mux16.IN15
r15[16] => Mux15.IN15
r15[17] => Mux14.IN15
r15[18] => Mux13.IN15
r15[19] => Mux12.IN15
r15[20] => Mux11.IN15
r15[21] => Mux10.IN15
r15[22] => Mux9.IN15
r15[23] => Mux8.IN15
r15[24] => Mux7.IN15
r15[25] => Mux6.IN15
r15[26] => Mux5.IN15
r15[27] => Mux4.IN15
r15[28] => Mux3.IN15
r15[29] => Mux2.IN15
r15[30] => Mux1.IN15
r15[31] => Mux0.IN15
sel[0] => Mux0.IN19
sel[0] => Mux1.IN19
sel[0] => Mux2.IN19
sel[0] => Mux3.IN19
sel[0] => Mux4.IN19
sel[0] => Mux5.IN19
sel[0] => Mux6.IN19
sel[0] => Mux7.IN19
sel[0] => Mux8.IN19
sel[0] => Mux9.IN19
sel[0] => Mux10.IN19
sel[0] => Mux11.IN19
sel[0] => Mux12.IN19
sel[0] => Mux13.IN19
sel[0] => Mux14.IN19
sel[0] => Mux15.IN19
sel[0] => Mux16.IN19
sel[0] => Mux17.IN19
sel[0] => Mux18.IN19
sel[0] => Mux19.IN19
sel[0] => Mux20.IN19
sel[0] => Mux21.IN19
sel[0] => Mux22.IN19
sel[0] => Mux23.IN19
sel[0] => Mux24.IN19
sel[0] => Mux25.IN19
sel[0] => Mux26.IN19
sel[0] => Mux27.IN19
sel[0] => Mux28.IN19
sel[0] => Mux29.IN19
sel[0] => Mux30.IN19
sel[0] => Mux31.IN19
sel[1] => Mux0.IN18
sel[1] => Mux1.IN18
sel[1] => Mux2.IN18
sel[1] => Mux3.IN18
sel[1] => Mux4.IN18
sel[1] => Mux5.IN18
sel[1] => Mux6.IN18
sel[1] => Mux7.IN18
sel[1] => Mux8.IN18
sel[1] => Mux9.IN18
sel[1] => Mux10.IN18
sel[1] => Mux11.IN18
sel[1] => Mux12.IN18
sel[1] => Mux13.IN18
sel[1] => Mux14.IN18
sel[1] => Mux15.IN18
sel[1] => Mux16.IN18
sel[1] => Mux17.IN18
sel[1] => Mux18.IN18
sel[1] => Mux19.IN18
sel[1] => Mux20.IN18
sel[1] => Mux21.IN18
sel[1] => Mux22.IN18
sel[1] => Mux23.IN18
sel[1] => Mux24.IN18
sel[1] => Mux25.IN18
sel[1] => Mux26.IN18
sel[1] => Mux27.IN18
sel[1] => Mux28.IN18
sel[1] => Mux29.IN18
sel[1] => Mux30.IN18
sel[1] => Mux31.IN18
sel[2] => Mux0.IN17
sel[2] => Mux1.IN17
sel[2] => Mux2.IN17
sel[2] => Mux3.IN17
sel[2] => Mux4.IN17
sel[2] => Mux5.IN17
sel[2] => Mux6.IN17
sel[2] => Mux7.IN17
sel[2] => Mux8.IN17
sel[2] => Mux9.IN17
sel[2] => Mux10.IN17
sel[2] => Mux11.IN17
sel[2] => Mux12.IN17
sel[2] => Mux13.IN17
sel[2] => Mux14.IN17
sel[2] => Mux15.IN17
sel[2] => Mux16.IN17
sel[2] => Mux17.IN17
sel[2] => Mux18.IN17
sel[2] => Mux19.IN17
sel[2] => Mux20.IN17
sel[2] => Mux21.IN17
sel[2] => Mux22.IN17
sel[2] => Mux23.IN17
sel[2] => Mux24.IN17
sel[2] => Mux25.IN17
sel[2] => Mux26.IN17
sel[2] => Mux27.IN17
sel[2] => Mux28.IN17
sel[2] => Mux29.IN17
sel[2] => Mux30.IN17
sel[2] => Mux31.IN17
sel[3] => Mux0.IN16
sel[3] => Mux1.IN16
sel[3] => Mux2.IN16
sel[3] => Mux3.IN16
sel[3] => Mux4.IN16
sel[3] => Mux5.IN16
sel[3] => Mux6.IN16
sel[3] => Mux7.IN16
sel[3] => Mux8.IN16
sel[3] => Mux9.IN16
sel[3] => Mux10.IN16
sel[3] => Mux11.IN16
sel[3] => Mux12.IN16
sel[3] => Mux13.IN16
sel[3] => Mux14.IN16
sel[3] => Mux15.IN16
sel[3] => Mux16.IN16
sel[3] => Mux17.IN16
sel[3] => Mux18.IN16
sel[3] => Mux19.IN16
sel[3] => Mux20.IN16
sel[3] => Mux21.IN16
sel[3] => Mux22.IN16
sel[3] => Mux23.IN16
sel[3] => Mux24.IN16
sel[3] => Mux25.IN16
sel[3] => Mux26.IN16
sel[3] => Mux27.IN16
sel[3] => Mux28.IN16
sel[3] => Mux29.IN16
sel[3] => Mux30.IN16
sel[3] => Mux31.IN16
z[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


