{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1448271243137 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1448271243138 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 23 09:34:02 2015 " "Processing started: Mon Nov 23 09:34:02 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1448271243138 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1448271243138 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Divider_hd -c Divider_hd " "Command: quartus_map --read_settings_files=on --write_settings_files=off Divider_hd -c Divider_hd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1448271243138 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1448271244297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_div_hd/divider_hd.v 1 1 " "Found 1 design units, including 1 entities, in source file src_div_hd/divider_hd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divider_hd " "Found entity 1: Divider_hd" {  } { { "src_div_hd/Divider_hd.v" "" { Text "C:/Aaron_documents/Newton_method_hd/Online_div_hd/src_div_hd/Divider_hd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448271244383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448271244383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_div_hd/generate_ca_reg_hd.v 1 1 " "Found 1 design units, including 1 entities, in source file src_div_hd/generate_ca_reg_hd.v" { { "Info" "ISGN_ENTITY_NAME" "1 generate_CA_reg_hd " "Found entity 1: generate_CA_reg_hd" {  } { { "src_div_hd/generate_CA_reg_hd.v" "" { Text "C:/Aaron_documents/Newton_method_hd/Online_div_hd/src_div_hd/generate_CA_reg_hd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448271244385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448271244385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_div_hd/computation_control_hd.v 1 1 " "Found 1 design units, including 1 entities, in source file src_div_hd/computation_control_hd.v" { { "Info" "ISGN_ENTITY_NAME" "1 computation_control_hd " "Found entity 1: computation_control_hd" {  } { { "src_div_hd/computation_control_hd.v" "" { Text "C:/Aaron_documents/Newton_method_hd/Online_div_hd/src_div_hd/computation_control_hd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448271244388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448271244388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_div_hd/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file src_div_hd/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "src_div_hd/counter.v" "" { Text "C:/Aaron_documents/Newton_method_hd/Online_div_hd/src_div_hd/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448271244390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448271244390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_div_hd/full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file src_div_hd/full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "src_div_hd/full_adder.v" "" { Text "C:/Aaron_documents/Newton_method_hd/Online_div_hd/src_div_hd/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448271244392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448271244392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_div_hd/d_ff_two_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file src_div_hd/d_ff_two_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_two_bits " "Found entity 1: D_FF_two_bits" {  } { { "src_div_hd/D_FF_two_bits.v" "" { Text "C:/Aaron_documents/Newton_method_hd/Online_div_hd/src_div_hd/D_FF_two_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448271244394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448271244394 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "single_clk_ram_4bit.v(29) " "Verilog HDL information at single_clk_ram_4bit.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "src_div_hd/single_clk_ram_4bit.v" "" { Text "C:/Aaron_documents/Newton_method_hd/Online_div_hd/src_div_hd/single_clk_ram_4bit.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1448271244396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_div_hd/single_clk_ram_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src_div_hd/single_clk_ram_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_clk_ram_4bit " "Found entity 1: single_clk_ram_4bit" {  } { { "src_div_hd/single_clk_ram_4bit.v" "" { Text "C:/Aaron_documents/Newton_method_hd/Online_div_hd/src_div_hd/single_clk_ram_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448271244396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448271244396 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "testbench_div_hd.v(50) " "Verilog HDL information at testbench_div_hd.v(50): always construct contains both blocking and non-blocking assignments" {  } { { "src_div_hd/testbench_div_hd.v" "" { Text "C:/Aaron_documents/Newton_method_hd/Online_div_hd/src_div_hd/testbench_div_hd.v" 50 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1448271244398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_div_hd/testbench_div_hd.v 1 1 " "Found 1 design units, including 1 entities, in source file src_div_hd/testbench_div_hd.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_div_hd " "Found entity 1: testbench_div_hd" {  } { { "src_div_hd/testbench_div_hd.v" "" { Text "C:/Aaron_documents/Newton_method_hd/Online_div_hd/src_div_hd/testbench_div_hd.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448271244398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448271244398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_div_hd/vector_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file src_div_hd/vector_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 vector_delay " "Found entity 1: vector_delay" {  } { { "src_div_hd/vector_delay.v" "" { Text "C:/Aaron_documents/Newton_method_hd/Online_div_hd/src_div_hd/vector_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448271244400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448271244400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_div_hd/sdvm.v 1 1 " "Found 1 design units, including 1 entities, in source file src_div_hd/sdvm.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDVM " "Found entity 1: SDVM" {  } { { "src_div_hd/SDVM.v" "" { Text "C:/Aaron_documents/Newton_method_hd/Online_div_hd/src_div_hd/SDVM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448271244402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448271244402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_div_hd/four_bits_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file src_div_hd/four_bits_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bits_adder " "Found entity 1: four_bits_adder" {  } { { "src_div_hd/four_bits_adder.v" "" { Text "C:/Aaron_documents/Newton_method_hd/Online_div_hd/src_div_hd/four_bits_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448271244405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448271244405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_div_hd/four_bits_parallel_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file src_div_hd/four_bits_parallel_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bits_parallel_adder " "Found entity 1: four_bits_parallel_adder" {  } { { "src_div_hd/four_bits_parallel_adder.v" "" { Text "C:/Aaron_documents/Newton_method_hd/Online_div_hd/src_div_hd/four_bits_parallel_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448271244420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448271244420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_div_hd/computing_v_value.v 1 1 " "Found 1 design units, including 1 entities, in source file src_div_hd/computing_v_value.v" { { "Info" "ISGN_ENTITY_NAME" "1 computing_v_value " "Found entity 1: computing_v_value" {  } { { "src_div_hd/computing_v_value.v" "" { Text "C:/Aaron_documents/Newton_method_hd/Online_div_hd/src_div_hd/computing_v_value.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448271244446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448271244446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_div_hd/on_line_adder_block.v 1 1 " "Found 1 design units, including 1 entities, in source file src_div_hd/on_line_adder_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_line_adder_block " "Found entity 1: on_line_adder_block" {  } { { "src_div_hd/on_line_adder_block.v" "" { Text "C:/Aaron_documents/Newton_method_hd/Online_div_hd/src_div_hd/on_line_adder_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448271244471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448271244471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_div_hd/computing_w_value.v 1 1 " "Found 1 design units, including 1 entities, in source file src_div_hd/computing_w_value.v" { { "Info" "ISGN_ENTITY_NAME" "1 computing_w_value " "Found entity 1: computing_w_value" {  } { { "src_div_hd/computing_w_value.v" "" { Text "C:/Aaron_documents/Newton_method_hd/Online_div_hd/src_div_hd/computing_w_value.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448271244473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448271244473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_div_hd/six_bits_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file src_div_hd/six_bits_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 six_bits_adder " "Found entity 1: six_bits_adder" {  } { { "src_div_hd/six_bits_adder.v" "" { Text "C:/Aaron_documents/Newton_method_hd/Online_div_hd/src_div_hd/six_bits_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448271244475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448271244475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_div_hd/six_bits_parallel_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file src_div_hd/six_bits_parallel_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 six_bits_parallel_adder " "Found entity 1: six_bits_parallel_adder" {  } { { "src_div_hd/six_bits_parallel_adder.v" "" { Text "C:/Aaron_documents/Newton_method_hd/Online_div_hd/src_div_hd/six_bits_parallel_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448271244498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448271244498 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "single_clk_ram_2bit.v(29) " "Verilog HDL information at single_clk_ram_2bit.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "src_div_hd/single_clk_ram_2bit.v" "" { Text "C:/Aaron_documents/Newton_method_hd/Online_div_hd/src_div_hd/single_clk_ram_2bit.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1448271244531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_div_hd/single_clk_ram_2bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src_div_hd/single_clk_ram_2bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_clk_ram_2bit " "Found entity 1: single_clk_ram_2bit" {  } { { "src_div_hd/single_clk_ram_2bit.v" "" { Text "C:/Aaron_documents/Newton_method_hd/Online_div_hd/src_div_hd/single_clk_ram_2bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448271244531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448271244531 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Divider_hd " "Elaborating entity \"Divider_hd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1448271244610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "computation_control_hd computation_control_hd:FSM " "Elaborating entity \"computation_control_hd\" for hierarchy \"computation_control_hd:FSM\"" {  } { { "src_div_hd/Divider_hd.v" "FSM" { Text "C:/Aaron_documents/Newton_method_hd/Online_div_hd/src_div_hd/Divider_hd.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448271244648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generate_CA_reg_hd generate_CA_reg_hd:CA_reg " "Elaborating entity \"generate_CA_reg_hd\" for hierarchy \"generate_CA_reg_hd:CA_reg\"" {  } { { "src_div_hd/Divider_hd.v" "CA_reg" { Text "C:/Aaron_documents/Newton_method_hd/Online_div_hd/src_div_hd/Divider_hd.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448271244651 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 generate_CA_reg_hd.v(36) " "Verilog HDL assignment warning at generate_CA_reg_hd.v(36): truncated value with size 32 to match size of target (9)" {  } { { "src_div_hd/generate_CA_reg_hd.v" "" { Text "C:/Aaron_documents/Newton_method_hd/Online_div_hd/src_div_hd/generate_CA_reg_hd.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448271244652 "|Divider_hd|generate_CA_reg_hd:CA_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_clk_ram_2bit generate_CA_reg_hd:CA_reg\|single_clk_ram_2bit:ram1 " "Elaborating entity \"single_clk_ram_2bit\" for hierarchy \"generate_CA_reg_hd:CA_reg\|single_clk_ram_2bit:ram1\"" {  } { { "src_div_hd/generate_CA_reg_hd.v" "ram1" { Text "C:/Aaron_documents/Newton_method_hd/Online_div_hd/src_div_hd/generate_CA_reg_hd.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448271244653 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 single_clk_ram_2bit.v(35) " "Verilog HDL assignment warning at single_clk_ram_2bit.v(35): truncated value with size 4 to match size of target (2)" {  } { { "src_div_hd/single_clk_ram_2bit.v" "" { Text "C:/Aaron_documents/Newton_method_hd/Online_div_hd/src_div_hd/single_clk_ram_2bit.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448271244656 "|Divider_hd|generate_CA_reg_hd:CA_reg|single_clk_ram_2bit:ram1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i single_clk_ram_2bit.v(29) " "Verilog HDL Always Construct warning at single_clk_ram_2bit.v(29): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "src_div_hd/single_clk_ram_2bit.v" "" { Text "C:/Aaron_documents/Newton_method_hd/Online_div_hd/src_div_hd/single_clk_ram_2bit.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1448271244656 "|Divider_hd|generate_CA_reg_hd:CA_reg|single_clk_ram_2bit:ram1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:main_counter " "Elaborating entity \"counter\" for hierarchy \"counter:main_counter\"" {  } { { "src_div_hd/Divider_hd.v" "main_counter" { Text "C:/Aaron_documents/Newton_method_hd/Online_div_hd/src_div_hd/Divider_hd.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448271244669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vector_delay vector_delay:vec_D " "Elaborating entity \"vector_delay\" for hierarchy \"vector_delay:vec_D\"" {  } { { "src_div_hd/Divider_hd.v" "vec_D" { Text "C:/Aaron_documents/Newton_method_hd/Online_div_hd/src_div_hd/Divider_hd.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448271244671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDVM SDVM:SDVM_q_Vec " "Elaborating entity \"SDVM\" for hierarchy \"SDVM:SDVM_q_Vec\"" {  } { { "src_div_hd/Divider_hd.v" "SDVM_q_Vec" { Text "C:/Aaron_documents/Newton_method_hd/Online_div_hd/src_div_hd/Divider_hd.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448271244673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_two_bits SDVM:SDVM_q_Vec\|D_FF_two_bits:D1 " "Elaborating entity \"D_FF_two_bits\" for hierarchy \"SDVM:SDVM_q_Vec\|D_FF_two_bits:D1\"" {  } { { "src_div_hd/SDVM.v" "D1" { Text "C:/Aaron_documents/Newton_method_hd/Online_div_hd/src_div_hd/SDVM.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448271244674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "computing_v_value computing_v_value:V_block " "Elaborating entity \"computing_v_value\" for hierarchy \"computing_v_value:V_block\"" {  } { { "src_div_hd/Divider_hd.v" "V_block" { Text "C:/Aaron_documents/Newton_method_hd/Online_div_hd/src_div_hd/Divider_hd.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448271244678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_clk_ram_4bit computing_v_value:V_block\|single_clk_ram_4bit:ram1 " "Elaborating entity \"single_clk_ram_4bit\" for hierarchy \"computing_v_value:V_block\|single_clk_ram_4bit:ram1\"" {  } { { "src_div_hd/computing_v_value.v" "ram1" { Text "C:/Aaron_documents/Newton_method_hd/Online_div_hd/src_div_hd/computing_v_value.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448271244681 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i single_clk_ram_4bit.v(29) " "Verilog HDL Always Construct warning at single_clk_ram_4bit.v(29): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "src_div_hd/single_clk_ram_4bit.v" "" { Text "C:/Aaron_documents/Newton_method_hd/Online_div_hd/src_div_hd/single_clk_ram_4bit.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1448271244685 "|Divider_hd|computing_v_value:V_block|single_clk_ram_4bit:ram1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bits_adder computing_v_value:V_block\|four_bits_adder:adder1 " "Elaborating entity \"four_bits_adder\" for hierarchy \"computing_v_value:V_block\|four_bits_adder:adder1\"" {  } { { "src_div_hd/computing_v_value.v" "adder1" { Text "C:/Aaron_documents/Newton_method_hd/Online_div_hd/src_div_hd/computing_v_value.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448271244688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_line_adder_block computing_v_value:V_block\|four_bits_adder:adder1\|on_line_adder_block:adder_chain\[0\].Block " "Elaborating entity \"on_line_adder_block\" for hierarchy \"computing_v_value:V_block\|four_bits_adder:adder1\|on_line_adder_block:adder_chain\[0\].Block\"" {  } { { "src_div_hd/four_bits_adder.v" "adder_chain\[0\].Block" { Text "C:/Aaron_documents/Newton_method_hd/Online_div_hd/src_div_hd/four_bits_adder.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448271244690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder computing_v_value:V_block\|four_bits_adder:adder1\|on_line_adder_block:adder_chain\[0\].Block\|full_adder:FA1 " "Elaborating entity \"full_adder\" for hierarchy \"computing_v_value:V_block\|four_bits_adder:adder1\|on_line_adder_block:adder_chain\[0\].Block\|full_adder:FA1\"" {  } { { "src_div_hd/on_line_adder_block.v" "FA1" { Text "C:/Aaron_documents/Newton_method_hd/Online_div_hd/src_div_hd/on_line_adder_block.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448271244692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "computing_w_value computing_w_value:W_block " "Elaborating entity \"computing_w_value\" for hierarchy \"computing_w_value:W_block\"" {  } { { "src_div_hd/Divider_hd.v" "W_block" { Text "C:/Aaron_documents/Newton_method_hd/Online_div_hd/src_div_hd/Divider_hd.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448271244706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "six_bits_adder computing_w_value:W_block\|six_bits_adder:adder2 " "Elaborating entity \"six_bits_adder\" for hierarchy \"computing_w_value:W_block\|six_bits_adder:adder2\"" {  } { { "src_div_hd/computing_w_value.v" "adder2" { Text "C:/Aaron_documents/Newton_method_hd/Online_div_hd/src_div_hd/computing_w_value.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448271244724 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1448271252788 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Aaron_documents/Newton_method_hd/Online_div_hd/output_files/Divider_hd.map.smsg " "Generated suppressed messages file C:/Aaron_documents/Newton_method_hd/Online_div_hd/output_files/Divider_hd.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1448271258666 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1448271258997 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448271258997 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_x_rdy " "No output dependent on input pin \"data_x_rdy\"" {  } { { "src_div_hd/Divider_hd.v" "" { Text "C:/Aaron_documents/Newton_method_hd/Online_div_hd/src_div_hd/Divider_hd.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448271259564 "|Divider_hd|data_x_rdy"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_d_rdy " "No output dependent on input pin \"data_d_rdy\"" {  } { { "src_div_hd/Divider_hd.v" "" { Text "C:/Aaron_documents/Newton_method_hd/Online_div_hd/src_div_hd/Divider_hd.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448271259564 "|Divider_hd|data_d_rdy"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1448271259564 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8138 " "Implemented 8138 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1448271259565 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1448271259565 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8124 " "Implemented 8124 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1448271259565 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1448271259565 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "439 " "Peak virtual memory: 439 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1448271259595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 23 09:34:19 2015 " "Processing ended: Mon Nov 23 09:34:19 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1448271259595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1448271259595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1448271259595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1448271259595 ""}
