
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003546                       # Number of seconds simulated
sim_ticks                                  3545839821                       # Number of ticks simulated
final_tick                               533110219758                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  78746                       # Simulator instruction rate (inst/s)
host_op_rate                                    99965                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 276454                       # Simulator tick rate (ticks/s)
host_mem_usage                               16879168                       # Number of bytes of host memory used
host_seconds                                 12826.12                       # Real time elapsed on the host
sim_insts                                  1010000001                       # Number of instructions simulated
sim_ops                                    1282169642                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data       163456                       # Number of bytes read from this memory
system.physmem.bytes_read::total               164864                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        57344                       # Number of bytes written to this memory
system.physmem.bytes_written::total             57344                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         1277                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1288                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             448                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  448                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst       397085                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     46097965                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                46495050                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst       397085                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             397085                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          16172191                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               16172191                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          16172191                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst       397085                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     46097965                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               62667241                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                  8503214                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups          3109130                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted      2551987                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect       202519                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       1257805                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          1201950                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS           314060                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect         8862                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles      3198709                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               17054944                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             3109130                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1516010                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               3660243                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         1082056                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles         670092                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines           1563190                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         79393                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      8405500                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.493892                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.338609                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          4745257     56.45%     56.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           366653      4.36%     60.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           317812      3.78%     64.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           341816      4.07%     68.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           300473      3.57%     72.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           154754      1.84%     74.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           100743      1.20%     75.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           269375      3.20%     78.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1808617     21.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      8405500                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.365642                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.005706                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          3367999                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        626413                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           3479495                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         55967                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         875617                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       507466                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1074                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       20221384                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          6305                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         875617                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          3536059                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          273605                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        77812                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           3363458                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        278941                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       19528905                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           379                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         174895                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents         76414                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents           14                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands     27117886                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      91035749                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     91035749                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps      16806914                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         10310906                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         3364                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         1767                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            740572                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      1936052                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1007846                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        25506                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       311841                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           18407231                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         3361                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          14767055                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        28300                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      6134243                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     18745482                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          165                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      8405500                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.756832                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.910743                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2991200     35.59%     35.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1785396     21.24%     56.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1190716     14.17%     70.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       762069      9.07%     80.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       753581      8.97%     89.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       442781      5.27%     94.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       338510      4.03%     98.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        75245      0.90%     99.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        66002      0.79%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      8405500                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          108490     68.93%     68.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              6      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          21752     13.82%     82.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         27137     17.24%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12136550     82.19%     82.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       200693      1.36%     83.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     83.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     83.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     83.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1578293     10.69%     94.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       849922      5.76%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       14767055                       # Type of FU issued
system.switch_cpus.iq.rate                   1.736644                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              157385                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.010658                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     38125293                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     24544960                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     14352280                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       14924440                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        26515                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       706849                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          130                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       227946                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           65                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         875617                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          200645                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         16134                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     18410592                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        29733                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       1936052                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      1007846                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1763                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          11299                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents           742                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          130                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       122156                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       114964                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       237120                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      14508905                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       1485099                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       258148                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              2310969                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          2057264                       # Number of branches executed
system.switch_cpus.iew.exec_stores             825870                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.706285                       # Inst execution rate
system.switch_cpus.iew.wb_sent               14366969                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              14352280                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           9356531                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          26123980                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.687865                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.358159                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts      6171623                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       204673                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      7529883                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.625434                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.174265                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      3005959     39.92%     39.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2041291     27.11%     67.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       835450     11.10%     78.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       427516      5.68%     83.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       367470      4.88%     88.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       180580      2.40%     91.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       199936      2.66%     93.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       101256      1.34%     95.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       370425      4.92%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      7529883                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       12239327                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                2009100                       # Number of memory references committed
system.switch_cpus.commit.loads               1229200                       # Number of loads committed
system.switch_cpus.commit.membars                1598                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1755939                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          11011698                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events        370425                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads             25570408                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            37698458                       # The number of ROB writes
system.switch_cpus.timesIdled                    3753                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                   97714                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total      10000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.850321                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.850321                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.176026                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.176026                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         65516064                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        19674382                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads        18979982                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           3196                       # number of misc regfile writes
system.l2.replacements                           1288                       # number of replacements
system.l2.tagsinuse                             16384                       # Cycle average of tags in use
system.l2.total_refs                           694163                       # Total number of references to valid blocks.
system.l2.sampled_refs                          17672                       # Sample count of references to valid blocks.
system.l2.avg_refs                          39.280387                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           407.726432                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      10.966358                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data     669.733204                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst                      1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data           15294.574007                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.024886                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.000669                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.040877                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000061                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.933507                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data         8565                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    8565                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2197                       # number of Writeback hits
system.l2.Writeback_hits::total                  2197                       # number of Writeback hits
system.l2.demand_hits::switch_cpus.data          8565                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8565                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data         8565                       # number of overall hits
system.l2.overall_hits::total                    8565                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         1277                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1288                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         1277                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1288                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         1277                       # number of overall misses
system.l2.overall_misses::total                  1288                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst       575885                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     72336006                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        72911891                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst       575885                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data     72336006                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         72911891                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst       575885                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data     72336006                       # number of overall miss cycles
system.l2.overall_miss_latency::total        72911891                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         9842                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                9853                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2197                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2197                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data         9842                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9853                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data         9842                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9853                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.129750                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.130722                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.129750                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.130722                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.129750                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.130722                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 52353.181818                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 56645.267032                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 56608.611025                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 52353.181818                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 56645.267032                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 56608.611025                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 52353.181818                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 56645.267032                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 56608.611025                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  448                       # number of writebacks
system.l2.writebacks::total                       448                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         1277                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1288                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         1277                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1288                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         1277                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1288                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst       512084                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     64792761                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     65304845                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst       512084                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data     64792761                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     65304845                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst       512084                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data     64792761                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     65304845                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.129750                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.130722                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.129750                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.130722                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.129750                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.130722                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 46553.090909                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 50738.262334                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 50702.519410                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 46553.090909                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 50738.262334                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 50702.519410                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 46553.090909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 50738.262334                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 50702.519410                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                550.966339                       # Cycle average of tags in use
system.cpu.icache.total_refs               1001570840                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    551                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               1817732.921960                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    10.966339                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            540                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.017574                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.865385                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.882959                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst      1563179                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1563179                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      1563179                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1563179                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      1563179                       # number of overall hits
system.cpu.icache.overall_hits::total         1563179                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           11                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            11                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           11                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             11                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           11                       # number of overall misses
system.cpu.icache.overall_misses::total            11                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst       627255                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       627255                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst       627255                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       627255                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst       627255                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       627255                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      1563190                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1563190                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      1563190                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1563190                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      1563190                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1563190                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000007                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000007                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 57023.181818                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57023.181818                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 57023.181818                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57023.181818                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 57023.181818                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57023.181818                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           11                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           11                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           11                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst       587555                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       587555                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst       587555                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       587555                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst       587555                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       587555                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 53414.090909                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53414.090909                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 53414.090909                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53414.090909                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 53414.090909                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53414.090909                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                   9842                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                174468809                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                  10098                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               17277.560804                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   230.072239                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      25.927761                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.898720                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.101280                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      1167036                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1167036                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       776682                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         776682                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         1671                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1671                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1598                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      1943718                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1943718                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      1943718                       # number of overall hits
system.cpu.dcache.overall_hits::total         1943718                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        37868                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         37868                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data           10                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        37878                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          37878                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        37878                       # number of overall misses
system.cpu.dcache.overall_misses::total         37878                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   1051234672                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1051234672                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data       227662                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       227662                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   1051462334                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1051462334                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   1051462334                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1051462334                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      1204904                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1204904                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         1671                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1671                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      1981596                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1981596                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      1981596                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1981596                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.031428                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031428                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000013                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.019115                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019115                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.019115                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019115                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 27760.501532                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27760.501532                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 22766.200000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22766.200000                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 27759.183009                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 27759.183009                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 27759.183009                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 27759.183009                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         2197                       # number of writebacks
system.cpu.dcache.writebacks::total              2197                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        28026                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        28026                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data           10                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        28036                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        28036                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        28036                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        28036                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         9842                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9842                       # number of ReadReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data         9842                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         9842                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data         9842                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         9842                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    151730596                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    151730596                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    151730596                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    151730596                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    151730596                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    151730596                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.008168                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008168                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.004967                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004967                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.004967                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004967                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 15416.642552                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15416.642552                       # average ReadReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 15416.642552                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15416.642552                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 15416.642552                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15416.642552                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
