#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x150ffa930 .scope module, "ren_conv_top_wrapper" "ren_conv_top_wrapper" 2 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x150ffc570 .param/l "COL_WIDTH" 0 2 7, +C4<00000000000000000000000000001000>;
P_0x150ffc5b0 .param/l "IMG_ADDR_WIDTH" 0 2 9, +C4<00000000000000000000000000000110>;
P_0x150ffc5f0 .param/l "KERN_CNT_WIDTH" 0 2 8, +C4<00000000000000000000000000000011>;
P_0x150ffc630 .param/l "KERN_COL_WIDTH" 0 2 6, +C4<00000000000000000000000000000011>;
P_0x150ffc670 .param/l "NO_OF_INSTS" 0 2 5, +C4<00000000000000000000000000000100>;
P_0x150ffc6b0 .param/l "RSLT_ADDR_WIDTH" 0 2 10, +C4<00000000000000000000000000000110>;
L_0x151997e30 .functor OR 1, v0x151950b00_0, v0x151973390_0, C4<0>, C4<0>;
L_0x151997ee0 .functor OR 1, L_0x151997e30, v0x151984880_0, C4<0>, C4<0>;
L_0x151997fd0 .functor OR 1, L_0x151997ee0, v0x151995e50_0, C4<0>, C4<0>;
v0x151996d60_0 .net *"_ivl_0", 0 0, L_0x151997e30;  1 drivers
v0x151996e00_0 .net *"_ivl_2", 0 0, L_0x151997ee0;  1 drivers
v0x151996ea0_0 .var "addr_r", 1 0;
o0x158053220 .functor BUFZ 1, C4<z>; HiZ drive
v0x151996f30_0 .net "wb_clk_i", 0 0, o0x158053220;  0 drivers
o0x158053250 .functor BUFZ 1, C4<z>; HiZ drive
v0x151997040_0 .net "wb_rst_i", 0 0, o0x158053250;  0 drivers
v0x151997150_0 .net "wbs_ack_o", 0 0, L_0x151997fd0;  1 drivers
v0x1519971e0_0 .net "wbs_ack_out_0", 0 0, v0x151950b00_0;  1 drivers
v0x151997270_0 .net "wbs_ack_out_1", 0 0, v0x151973390_0;  1 drivers
v0x151997300_0 .net "wbs_ack_out_2", 0 0, v0x151984880_0;  1 drivers
v0x151997410_0 .net "wbs_ack_out_3", 0 0, v0x151995e50_0;  1 drivers
o0x1580532b0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1519974a0_0 .net "wbs_adr_i", 31 0, o0x1580532b0;  0 drivers
o0x1580532e0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1519975b0_0 .net "wbs_cyc_i", 0 0, o0x1580532e0;  0 drivers
o0x158050130 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1519976c0_0 .net "wbs_dat_i", 31 0, o0x158050130;  0 drivers
v0x151997750_0 .var "wbs_dat_o", 31 0;
v0x1519977e0_0 .net "wbs_dat_out_0", 31 0, L_0x1519986d0;  1 drivers
v0x151997870_0 .net "wbs_dat_out_1", 31 0, L_0x15199c110;  1 drivers
v0x151997900_0 .net "wbs_dat_out_2", 31 0, L_0x15199fd00;  1 drivers
v0x151997a90_0 .net "wbs_dat_out_3", 31 0, L_0x1519a37e0;  1 drivers
o0x158053340 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x151997b20_0 .net "wbs_sel_i", 3 0, o0x158053340;  0 drivers
o0x158053370 .functor BUFZ 1, C4<z>; HiZ drive
v0x151997bb0_0 .net "wbs_stb_i", 0 0, o0x158053370;  0 drivers
o0x1580533a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x151997cc0_0 .net "wbs_we_i", 0 0, o0x1580533a0;  0 drivers
E_0x150f0edf0/0 .event anyedge, v0x151996ea0_0, v0x150fa9db0_0, v0x151973ef0_0, v0x151985580_0;
E_0x150f0edf0/1 .event anyedge, v0x151996990_0;
E_0x150f0edf0 .event/or E_0x150f0edf0/0, E_0x150f0edf0/1;
E_0x150f0d210 .event posedge, v0x151928ea0_0;
S_0x150ffdff0 .scope module, "ren_conv_top_inst_0" "ren_conv_top" 2 67, 3 6 0, S_0x150ffa930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x150fbe360 .param/l "COL_WIDTH" 0 3 12, +C4<00000000000000000000000000001000>;
P_0x150fbe3a0 .param/l "IMG_ADDR_WIDTH" 0 3 14, +C4<00000000000000000000000000000110>;
P_0x150fbe3e0 .param/l "KERN_CNT_WIDTH" 0 3 13, +C4<00000000000000000000000000000011>;
P_0x150fbe420 .param/l "KERN_COL_WIDTH" 0 3 11, +C4<00000000000000000000000000000011>;
P_0x150fbe460 .param/l "MY_ADDR" 0 3 8, C4<000000000000000000000000000110000>;
P_0x150fbe4a0 .param/l "MY_ADDR_LSB" 0 3 10, +C4<00000000000000000000000000011000>;
P_0x150fbe4e0 .param/l "MY_ADDR_MSB" 0 3 9, +C4<00000000000000000000000000100000>;
P_0x150fbe520 .param/l "RSLT_ADDR_WIDTH" 0 3 15, +C4<00000000000000000000000000000110>;
L_0x1519980c0 .functor BUFZ 1, o0x158053220, C4<0>, C4<0>, C4<0>;
L_0x151998130 .functor BUFZ 1, o0x158053250, C4<0>, C4<0>, C4<0>;
L_0x151998510 .functor AND 1, L_0x1519983f0, o0x1580532e0, C4<1>, C4<1>;
L_0x1519985e0 .functor AND 1, L_0x151998510, o0x158053370, C4<1>, C4<1>;
L_0x1519986d0 .functor BUFZ 32, v0x151951230_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x151998b80 .functor AND 1, L_0x151998a40, L_0x1519985e0, C4<1>, C4<1>;
L_0x151998cb0 .functor AND 1, L_0x151998b80, o0x1580533a0, C4<1>, C4<1>;
L_0x151999110 .functor AND 1, L_0x151998fa0, L_0x1519985e0, C4<1>, C4<1>;
L_0x1519991d0 .functor AND 1, L_0x151999110, o0x1580533a0, C4<1>, C4<1>;
L_0x151999600 .functor AND 1, L_0x151999520, L_0x1519985e0, C4<1>, C4<1>;
L_0x151999790 .functor AND 1, L_0x151999600, o0x1580533a0, C4<1>, C4<1>;
L_0x1519998a0 .functor AND 1, L_0x151999a70, L_0x1519985e0, C4<1>, C4<1>;
L_0x151999c80 .functor AND 1, L_0x1519998a0, o0x1580533a0, C4<1>, C4<1>;
L_0x15199b2b0 .functor OR 1, L_0x151998130, L_0x15199a0d0, C4<0>, C4<0>;
L_0x15199b540 .functor NOT 1, v0x150fec2c0_0, C4<0>, C4<0>, C4<0>;
L_0x15199b9a0 .functor AND 1, v0x151952dd0_0, L_0x15199b540, C4<1>, C4<1>;
L_0x158088058 .functor BUFT 1, C4<000000000000000000000000000110000>, C4<0>, C4<0>, C4<0>;
v0x15194fdc0_0 .net/2u *"_ivl_10", 32 0, L_0x158088058;  1 drivers
v0x15194fe50_0 .net *"_ivl_12", 0 0, L_0x1519983f0;  1 drivers
v0x1519416e0_0 .net *"_ivl_14", 0 0, L_0x151998510;  1 drivers
v0x151941770_0 .net *"_ivl_23", 1 0, L_0x1519987f0;  1 drivers
v0x15192bfa0_0 .net *"_ivl_24", 31 0, L_0x1519988b0;  1 drivers
L_0x1580880a0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15192c030_0 .net *"_ivl_27", 29 0, L_0x1580880a0;  1 drivers
L_0x1580880e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15191b480_0 .net/2u *"_ivl_28", 31 0, L_0x1580880e8;  1 drivers
v0x15191b510_0 .net *"_ivl_30", 0 0, L_0x151998a40;  1 drivers
v0x151929b40_0 .net *"_ivl_32", 0 0, L_0x151998b80;  1 drivers
v0x151929bd0_0 .net *"_ivl_37", 1 0, L_0x151998d60;  1 drivers
v0x151928770_0 .net *"_ivl_38", 31 0, L_0x151998e40;  1 drivers
L_0x158088130 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x151928800_0 .net *"_ivl_41", 29 0, L_0x158088130;  1 drivers
L_0x158088178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1519280d0_0 .net/2u *"_ivl_42", 31 0, L_0x158088178;  1 drivers
v0x151928160_0 .net *"_ivl_44", 0 0, L_0x151998fa0;  1 drivers
v0x1519199a0_0 .net *"_ivl_46", 0 0, L_0x151999110;  1 drivers
v0x151919a30_0 .net *"_ivl_5", 7 0, L_0x1519981a0;  1 drivers
v0x150fa4560_0 .net *"_ivl_51", 1 0, L_0x151999280;  1 drivers
v0x150fa45f0_0 .net *"_ivl_52", 31 0, L_0x151999420;  1 drivers
L_0x1580881c0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x150fff9d0_0 .net *"_ivl_55", 29 0, L_0x1580881c0;  1 drivers
L_0x158088208 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x150fffa60_0 .net/2u *"_ivl_56", 31 0, L_0x158088208;  1 drivers
v0x150ffe470_0 .net *"_ivl_58", 0 0, L_0x151999520;  1 drivers
v0x150ffe500_0 .net *"_ivl_6", 32 0, L_0x151998240;  1 drivers
v0x150ffd740_0 .net *"_ivl_60", 0 0, L_0x151999600;  1 drivers
v0x150ffd7d0_0 .net *"_ivl_65", 1 0, L_0x151999800;  1 drivers
v0x150ffd0a0_0 .net *"_ivl_66", 31 0, L_0x151999910;  1 drivers
L_0x158088250 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x150ffd130_0 .net *"_ivl_69", 29 0, L_0x158088250;  1 drivers
L_0x158088298 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x150fe52f0_0 .net/2u *"_ivl_70", 31 0, L_0x158088298;  1 drivers
v0x150fe5380_0 .net *"_ivl_72", 0 0, L_0x151999a70;  1 drivers
v0x150f74540_0 .net *"_ivl_74", 0 0, L_0x1519998a0;  1 drivers
L_0x158088010 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x150f745d0_0 .net *"_ivl_9", 24 0, L_0x158088010;  1 drivers
v0x150fd7be0_0 .net *"_ivl_94", 0 0, L_0x15199b540;  1 drivers
v0x150fd7c70_0 .net "accum_ovrflow", 0 0, v0x151925860_0;  1 drivers
v0x150fd6680_0 .net "clk", 0 0, L_0x1519980c0;  1 drivers
v0x150fd6710_0 .net "cols", 7 0, L_0x15199a310;  1 drivers
v0x150f8c550_0 .net "data_out_regs", 31 0, v0x151963950_0;  1 drivers
v0x150fd5950_0 .net "data_out_result", 7 0, v0x1519518c0_0;  1 drivers
v0x150fd59e0_0 .net "done", 0 0, v0x150fec2c0_0;  1 drivers
v0x150fd52b0_0 .net "en_max_pool", 0 0, L_0x15199a980;  1 drivers
v0x150fd5340_0 .net "img_addr", 5 0, v0x150fdffb0_0;  1 drivers
v0x151960b40_0 .net "img_data", 23 0, v0x15192fe00_0;  1 drivers
v0x151960bd0_0 .net "kern_addr", 5 0, v0x150fd2ee0_0;  1 drivers
v0x151953430_0 .net "kern_addr_mode", 0 0, L_0x15199a800;  1 drivers
v0x1519534c0_0 .net "kern_cols", 2 0, L_0x15199a1f0;  1 drivers
v0x151951ed0_0 .net "kern_data", 23 0, v0x151914eb0_0;  1 drivers
v0x151951f60_0 .net "kerns", 2 0, L_0x15199a430;  1 drivers
v0x1519511a0_0 .net "mask", 2 0, L_0x15199aa20;  1 drivers
v0x151951230_0 .var "rdata", 31 0;
v0x151950b00_0 .var "ready", 0 0;
v0x151950b90_0 .net "reset", 0 0, L_0x151998130;  1 drivers
v0x151938e50_0 .net "result_addr", 5 0, v0x150fd3450_0;  1 drivers
v0x151938ee0_0 .net "result_cols", 7 0, L_0x15199a5f0;  1 drivers
v0x15192b740_0 .net "result_data", 7 0, v0x151966ad0_0;  1 drivers
v0x15192b7d0_0 .net "result_valid", 0 0, v0x151952dd0_0;  1 drivers
v0x15192a1e0_0 .net "shift", 3 0, L_0x15199a6e0;  1 drivers
v0x15192a270_0 .net "soft_reset", 0 0, L_0x15199a0d0;  1 drivers
v0x1519294b0_0 .net "start", 0 0, L_0x15199a030;  1 drivers
v0x151929540_0 .net "stride", 7 0, L_0x15199a550;  1 drivers
v0x151928e10_0 .net "valid", 0 0, L_0x1519985e0;  1 drivers
v0x151928ea0_0 .net "wb_clk_i", 0 0, o0x158053220;  alias, 0 drivers
v0x151911160_0 .net "wb_rst_i", 0 0, o0x158053250;  alias, 0 drivers
v0x1519111f0_0 .net "wbs_ack_o", 0 0, v0x151950b00_0;  alias, 1 drivers
v0x150fc1d30_0 .net "wbs_adr_i", 31 0, o0x1580532b0;  alias, 0 drivers
v0x150fc1dc0_0 .net "wbs_cyc_i", 0 0, o0x1580532e0;  alias, 0 drivers
v0x150fa9d20_0 .net "wbs_dat_i", 31 0, o0x158050130;  alias, 0 drivers
v0x150fa9db0_0 .net "wbs_dat_o", 31 0, L_0x1519986d0;  alias, 1 drivers
v0x150ff77f0_0 .net "wbs_sel_i", 3 0, o0x158053340;  alias, 0 drivers
v0x150ff7880_0 .net "wbs_stb_i", 0 0, o0x158053370;  alias, 0 drivers
v0x150ff5f40_0 .net "wbs_we_i", 0 0, o0x1580533a0;  alias, 0 drivers
v0x150ff5fd0_0 .net "we_img_ram", 0 0, L_0x1519991d0;  1 drivers
v0x150ff4690_0 .net "we_kern_ram", 0 0, L_0x151999790;  1 drivers
v0x150ff4720_0 .net "we_regs", 0 0, L_0x151998cb0;  1 drivers
v0x150ff2dc0_0 .net "we_res_ram", 0 0, L_0x151999c80;  1 drivers
L_0x1519981a0 .part o0x1580532b0, 24, 8;
L_0x151998240 .concat [ 8 25 0 0], L_0x1519981a0, L_0x158088010;
L_0x1519983f0 .cmp/eq 33, L_0x151998240, L_0x158088058;
L_0x1519987f0 .part o0x1580532b0, 8, 2;
L_0x1519988b0 .concat [ 2 30 0 0], L_0x1519987f0, L_0x1580880a0;
L_0x151998a40 .cmp/eq 32, L_0x1519988b0, L_0x1580880e8;
L_0x151998d60 .part o0x1580532b0, 8, 2;
L_0x151998e40 .concat [ 2 30 0 0], L_0x151998d60, L_0x158088130;
L_0x151998fa0 .cmp/eq 32, L_0x151998e40, L_0x158088178;
L_0x151999280 .part o0x1580532b0, 8, 2;
L_0x151999420 .concat [ 2 30 0 0], L_0x151999280, L_0x1580881c0;
L_0x151999520 .cmp/eq 32, L_0x151999420, L_0x158088208;
L_0x151999800 .part o0x1580532b0, 8, 2;
L_0x151999910 .concat [ 2 30 0 0], L_0x151999800, L_0x158088250;
L_0x151999a70 .cmp/eq 32, L_0x151999910, L_0x158088298;
L_0x15199ab30 .part o0x1580532b0, 2, 2;
L_0x15199b4a0 .part L_0x15199a550, 0, 6;
L_0x15199b5d0 .part L_0x15199a5f0, 0, 6;
L_0x15199b670 .part o0x158050130, 0, 24;
L_0x15199b7b0 .part o0x1580532b0, 2, 6;
L_0x15199b850 .part o0x158050130, 0, 24;
L_0x15199b710 .part o0x1580532b0, 2, 6;
L_0x15199bae0 .part o0x1580532b0, 2, 6;
S_0x150ffb7e0 .scope module, "cfg_regs_inst" "regs" 3 89, 4 3 0, S_0x150ffdff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x15190cca0 .param/l "DWIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v0x1519551b0_0 .net *"_ivl_6", 29 0, L_0x151999df0;  1 drivers
v0x1519557f0_0 .net "accum_ovrflow", 0 0, v0x151925860_0;  alias, 1 drivers
v0x151956010_0 .net "addr", 1 0, L_0x15199ab30;  1 drivers
v0x151956650_0 .net "clk", 0 0, L_0x1519980c0;  alias, 1 drivers
v0x151956e70_0 .net "cols", 7 0, L_0x15199a310;  alias, 1 drivers
v0x1519574f0_0 .net "data_in", 31 0, o0x158050130;  alias, 0 drivers
v0x151957af0_0 .net "data_out", 31 0, v0x151963950_0;  alias, 1 drivers
v0x151958290_0 .net "done", 0 0, v0x150fec2c0_0;  alias, 1 drivers
v0x151959390_0 .net "en_max_pool", 0 0, L_0x15199a980;  alias, 1 drivers
v0x15195a910_0 .net "kern_addr_mode", 0 0, L_0x15199a800;  alias, 1 drivers
v0x151954320_0 .net "kern_cols", 2 0, L_0x15199a1f0;  alias, 1 drivers
v0x1519681a0_0 .net "kerns", 2 0, L_0x15199a430;  alias, 1 drivers
v0x151967410_0 .net "mask", 2 0, L_0x15199aa20;  alias, 1 drivers
v0x151942570 .array "regs", 4 0;
v0x151942570_0 .net v0x151942570 0, 31 0, v0x150f321f0_0; 1 drivers
v0x151942570_1 .net v0x151942570 1, 31 0, v0x150f1f120_0; 1 drivers
v0x151942570_2 .net v0x151942570 2, 31 0, v0x15196a260_0; 1 drivers
v0x151942570_3 .net v0x151942570 3, 31 0, v0x15196a820_0; 1 drivers
o0x158050670 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x151942570_4 .net v0x151942570 4, 31 0, o0x158050670; 0 drivers
v0x15193bc60_0 .net "reset", 0 0, L_0x151998130;  alias, 1 drivers
v0x15193cba0_0 .net "result_cols", 7 0, L_0x15199a5f0;  alias, 1 drivers
v0x15193de00_0 .net "shift", 3 0, L_0x15199a6e0;  alias, 1 drivers
v0x151939c30_0 .net "soft_reset", 0 0, L_0x15199a0d0;  alias, 1 drivers
v0x15193a290_0 .net "start", 0 0, L_0x15199a030;  alias, 1 drivers
v0x15193a950_0 .net "stride", 7 0, L_0x15199a550;  alias, 1 drivers
v0x151937100_0 .net "wr_en", 0 0, L_0x151998cb0;  alias, 1 drivers
L_0x151999df0 .part v0x150f321f0_0, 2, 30;
L_0x151999e90 .concat [ 1 1 30 0], v0x150fec2c0_0, v0x151925860_0, L_0x151999df0;
L_0x15199a030 .part v0x150f321f0_0, 2, 1;
L_0x15199a0d0 .part v0x150f321f0_0, 3, 1;
L_0x15199a1f0 .part v0x150f1f120_0, 0, 3;
L_0x15199a310 .part v0x150f1f120_0, 8, 8;
L_0x15199a430 .part v0x150f1f120_0, 16, 3;
L_0x15199a550 .part v0x150f1f120_0, 24, 8;
L_0x15199a5f0 .part v0x15196a260_0, 0, 8;
L_0x15199a6e0 .part v0x15196a260_0, 8, 4;
L_0x15199a800 .part v0x15196a260_0, 16, 1;
L_0x15199a980 .part v0x15196a260_0, 17, 1;
L_0x15199aa20 .part v0x15196a260_0, 18, 3;
S_0x150fd2b40 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 4 42, 5 15 0, S_0x150ffb7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x150f4d420 .param/l "DWIDTH" 0 5 17, +C4<00000000000000000000000000100000>;
v0x150fdfb30_0 .net "addr", 1 0, L_0x15199ab30;  alias, 1 drivers
v0x150f1bc80_0 .net "clk", 0 0, L_0x1519980c0;  alias, 1 drivers
v0x150f321f0_0 .var "ctrl0", 31 0;
v0x150f1f120_0 .var "ctrl1", 31 0;
v0x15196a260_0 .var "ctrl2", 31 0;
v0x15196a820_0 .var "ctrl3", 31 0;
v0x151968f10_0 .net "data_in", 31 0, o0x158050130;  alias, 0 drivers
v0x151963950_0 .var "data_out", 31 0;
v0x151964890_0 .net "reset", 0 0, L_0x151998130;  alias, 1 drivers
v0x151961920_0 .net "status0", 31 0, L_0x151999e90;  1 drivers
v0x151961f80_0 .net "status1", 31 0, v0x150f1f120_0;  alias, 1 drivers
v0x151962640_0 .net "status2", 31 0, v0x15196a260_0;  alias, 1 drivers
v0x15195edf0_0 .net "status3", 31 0, v0x15196a820_0;  alias, 1 drivers
v0x15195f830_0 .net "wr_en", 0 0, L_0x151998cb0;  alias, 1 drivers
E_0x150f4dc60/0 .event anyedge, v0x150fdfb30_0, v0x151961920_0, v0x150f1f120_0, v0x15196a260_0;
E_0x150f4dc60/1 .event anyedge, v0x15196a820_0;
E_0x150f4dc60 .event/or E_0x150f4dc60/0, E_0x150f4dc60/1;
E_0x150f4bd50 .event posedge, v0x150f1bc80_0;
S_0x150fd6200 .scope module, "img_dffram" "dffram" 3 151, 6 1 0, S_0x150ffdff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x1519387a0 .param/l "AWIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
P_0x1519387e0 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000011000>;
v0x15192db00_0 .net "adr_r", 5 0, v0x150fdffb0_0;  alias, 1 drivers
v0x15192e320_0 .net "adr_w", 5 0, L_0x15199b7b0;  1 drivers
v0x15192e960_0 .net "clk", 0 0, L_0x1519980c0;  alias, 1 drivers
v0x15192f180_0 .net "dat_i", 23 0, L_0x15199b670;  1 drivers
v0x15192f800_0 .var "dat_o", 23 0;
v0x15192fe00_0 .var "dat_o2", 23 0;
v0x1519305a0 .array "r", 63 0, 23 0;
v0x1519316a0_0 .net "we", 0 0, L_0x1519991d0;  alias, 1 drivers
S_0x150fd39f0 .scope module, "kerns_dffram" "dffram" 3 167, 6 1 0, S_0x150ffdff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x15192c630 .param/l "AWIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
P_0x15192c670 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000011000>;
v0x15193f720_0 .net "adr_r", 5 0, v0x150fd2ee0_0;  alias, 1 drivers
v0x15191a910_0 .net "adr_w", 5 0, L_0x15199b710;  1 drivers
v0x15191ae70_0 .net "clk", 0 0, L_0x1519980c0;  alias, 1 drivers
v0x1519194e0_0 .net "dat_i", 23 0, L_0x15199b850;  1 drivers
v0x151913f70_0 .var "dat_o", 23 0;
v0x151914eb0_0 .var "dat_o2", 23 0;
v0x151916110 .array "r", 63 0, 23 0;
v0x151911f40_0 .net "we", 0 0, L_0x151999790;  alias, 1 drivers
S_0x151942ec0 .scope module, "ren_conv_inst" "ren_conv" 3 121, 7 4 0, S_0x150ffdff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 6 "img_addr";
    .port_info 17 /OUTPUT 6 "result_addr";
    .port_info 18 /OUTPUT 8 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x150f14700 .param/l "COL_WIDTH" 0 7 7, +C4<00000000000000000000000000001000>;
P_0x150f14740 .param/l "IMG_ADDR_WIDTH" 0 7 9, +C4<00000000000000000000000000000110>;
P_0x150f14780 .param/l "IMG_DWIDTH" 0 7 12, +C4<00000000000000000000000000011000>;
P_0x150f147c0 .param/l "KERN_CNT_WIDTH" 0 7 8, +C4<00000000000000000000000000000011>;
P_0x150f14800 .param/l "KERN_COL_WIDTH" 0 7 6, +C4<00000000000000000000000000000011>;
P_0x150f14840 .param/l "KERN_DWIDTH" 0 7 13, +C4<00000000000000000000000000011000>;
P_0x150f14880 .param/l "RESULT_DWIDTH" 0 7 14, +C4<00000000000000000000000000001000>;
P_0x150f148c0 .param/l "RSLT_ADDR_WIDTH" 0 7 10, +C4<00000000000000000000000000000110>;
P_0x150f14900 .param/l "SHFT_WIDTH" 0 7 11, +C4<00000000000000000000000000000100>;
v0x150fd1ff0_0 .net "accum_ovrflow", 0 0, v0x151925860_0;  alias, 1 drivers
v0x150fd2080_0 .net "clk", 0 0, L_0x1519980c0;  alias, 1 drivers
v0x1519685c0_0 .net "clr_col_cnt", 0 0, v0x150ffa100_0;  1 drivers
v0x151968650_0 .net "clr_k_col_cnt", 0 0, v0x150ffb240_0;  1 drivers
v0x15194d840_0 .net "cols", 7 0, L_0x15199a310;  alias, 1 drivers
v0x15194d8d0_0 .net "done", 0 0, v0x150fec2c0_0;  alias, 1 drivers
v0x1519408d0_0 .net "en_max_pool", 0 0, L_0x15199a980;  alias, 1 drivers
v0x151940960_0 .net "img_addr", 5 0, v0x150fdffb0_0;  alias, 1 drivers
v0x151925b50_0 .net "img_data", 23 0, v0x15192fe00_0;  alias, 1 drivers
v0x151925be0_0 .net "kern_addr", 5 0, v0x150fd2ee0_0;  alias, 1 drivers
v0x150ffca00_0 .net "kern_addr_mode", 0 0, L_0x15199a800;  alias, 1 drivers
v0x150ffca90_0 .net "kern_cols", 2 0, L_0x15199a1f0;  alias, 1 drivers
v0x150ffc360_0 .net "kern_data", 23 0, v0x151914eb0_0;  alias, 1 drivers
v0x150ffc3f0_0 .net "kerns", 2 0, L_0x15199a430;  alias, 1 drivers
v0x150fedb80_0 .net "mask", 2 0, L_0x15199aa20;  alias, 1 drivers
v0x150fedc10_0 .net "reset", 0 0, L_0x15199b2b0;  1 drivers
v0x150fd5fe0_0 .net "result_addr", 5 0, v0x150fd3450_0;  alias, 1 drivers
v0x150fd6070_0 .net "result_cols", 5 0, L_0x15199b5d0;  1 drivers
v0x150fd4570_0 .net "result_data", 7 0, v0x151966ad0_0;  alias, 1 drivers
v0x150fd4600_0 .net "result_valid", 0 0, v0x151952dd0_0;  alias, 1 drivers
v0x150f2fc60_0 .net "shift", 3 0, L_0x15199a6e0;  alias, 1 drivers
v0x150f2fcf0_0 .net "start", 0 0, L_0x15199a030;  alias, 1 drivers
v0x1519693d0_0 .net "stride", 5 0, L_0x15199b4a0;  1 drivers
S_0x15194e390 .scope module, "agu_inst" "agu" 7 60, 8 24 0, S_0x151942ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 6 "img_addr";
    .port_info 12 /OUTPUT 6 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x150fef360 .param/l "COL_WIDTH" 0 8 27, +C4<00000000000000000000000000001000>;
P_0x150fef3a0 .param/l "IMG_ADDR_WIDTH" 0 8 29, +C4<00000000000000000000000000000110>;
P_0x150fef3e0 .param/l "KERN_CNT_WIDTH" 0 8 28, +C4<00000000000000000000000000000011>;
P_0x150fef420 .param/l "KERN_COL_WIDTH" 0 8 26, +C4<00000000000000000000000000000011>;
P_0x150fef460 .param/l "RSLT_ADDR_WIDTH" 0 8 30, +C4<00000000000000000000000000000110>;
v0x150ffec10_0 .net "clk", 0 0, L_0x1519980c0;  alias, 1 drivers
v0x150ffa100_0 .var "clr_col_cnt", 0 0;
v0x150ffbcd0_0 .var "clr_img_addr", 0 0;
v0x150ffb610_0 .var "clr_img_st", 0 0;
v0x150ffb240_0 .var "clr_k_col_cnt", 0 0;
v0x150ffaf70_0 .var "clr_kerns_cnt", 0 0;
v0x150ff9af0_0 .net "clr_kerns_cnt_d", 7 0, v0x150f216f0_0;  1 drivers
v0x150ff97e0_0 .var "clr_result_addr", 0 0;
v0x150fee050_0 .var "col_cnt", 7 0;
v0x150fed060_0 .net "cols", 7 0, L_0x15199a310;  alias, 1 drivers
v0x150fec2c0_0 .var "done", 0 0;
v0x150fec070_0 .var "en_col_cnt", 0 0;
v0x150feb590_0 .var "en_img_addr", 0 0;
v0x150feb280_0 .var "en_img_st", 0 0;
v0x150feae20_0 .var "en_k_col_cnt", 0 0;
v0x150fd8440_0 .var "en_kerns_cnt", 0 0;
v0x150fe1260_0 .net "en_result_addr", 0 0, v0x151952dd0_0;  alias, 1 drivers
v0x150fdffb0_0 .var "img_addr", 5 0;
v0x150fe1570_0 .var "img_st", 5 0;
v0x150fdfca0_0 .var "k_col_cnt", 2 0;
v0x150fd2ee0_0 .var "kern_addr", 5 0;
v0x150fd7580_0 .net "kern_addr_mode", 0 0, L_0x15199a800;  alias, 1 drivers
v0x150fd6e20_0 .net "kern_cols", 2 0, L_0x15199a1f0;  alias, 1 drivers
v0x150fd2310_0 .net "kerns", 2 0, L_0x15199a430;  alias, 1 drivers
v0x150fd3ee0_0 .var "kerns_cnt", 2 0;
v0x150fd3820_0 .net "reset", 0 0, L_0x15199b2b0;  alias, 1 drivers
v0x150fd3450_0 .var "result_addr", 5 0;
v0x150fd3180_0 .net "result_cols", 5 0, L_0x15199b5d0;  alias, 1 drivers
v0x150fd1d00_0 .net "start", 0 0, L_0x15199a030;  alias, 1 drivers
v0x150fd19f0_0 .var "start_d", 0 0;
v0x1519698a0_0 .var "start_pedge", 0 0;
v0x1519688b0_0 .net "stride", 5 0, L_0x15199b4a0;  alias, 1 drivers
E_0x1519074d0 .event anyedge, v0x150fd3450_0, v0x150fd3180_0, v0x150fe1260_0;
E_0x151907b10 .event anyedge, v0x15193a290_0, v0x150fd19f0_0;
E_0x151907b50 .event anyedge, v0x15195a910_0, v0x150fd3ee0_0, v0x150fdfca0_0;
E_0x151908130 .event anyedge, v0x15193a290_0;
E_0x151908170 .event anyedge, v0x150ffb240_0;
E_0x1519088f0 .event anyedge, v0x150ffa100_0;
E_0x1519099b0 .event anyedge, v0x150fd3ee0_0, v0x1519681a0_0, v0x150fd8440_0;
E_0x15190a3d0 .event anyedge, v0x150fee050_0, v0x151956e70_0, v0x150fec070_0;
E_0x15190a410 .event anyedge, v0x150fdfca0_0, v0x151954320_0, v0x15193a290_0;
S_0x151952860 .scope module, "ser_shift_done" "serial_shift" 8 147, 9 1 0, S_0x15194e390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x1519099f0 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000001000>;
v0x151917a40_0 .net "clk", 0 0, L_0x1519980c0;  alias, 1 drivers
v0x150f216f0_0 .var "par_out", 7 0;
v0x150f090a0_0 .net "reset", 0 0, L_0x15199b2b0;  alias, 1 drivers
v0x150fff370_0 .net "ser_in", 0 0, v0x150ffaf70_0;  1 drivers
S_0x151951a50 .scope module, "datapath_inst" "datapath" 7 88, 10 6 0, S_0x151942ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 8 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x151928970 .param/l "CLR_DLY" 1 10 167, +C4<00000000000000000000000000000010>;
P_0x1519289b0 .param/l "CLR_DLY_WIDTH" 1 10 168, +C4<00000000000000000000000000000011>;
P_0x1519289f0 .param/l "DLY_WIDTH" 1 10 151, +C4<00000000000000000000000000010000>;
P_0x151928a30 .param/l "IMG_DWIDTH" 0 10 8, +C4<00000000000000000000000000011000>;
P_0x151928a70 .param/l "KERN_DWIDTH" 0 10 9, +C4<00000000000000000000000000011000>;
P_0x151928ab0 .param/l "RESULT_DWIDTH" 0 10 10, +C4<00000000000000000000000000001000>;
P_0x151928af0 .param/l "SHFT_WIDTH" 0 10 11, +C4<00000000000000000000000000000100>;
L_0x15199b0b0 .functor OR 1, L_0x15199b2b0, L_0x15199b010, C4<0>, C4<0>;
L_0x15199b200 .functor AND 1, v0x151917e90_0, L_0x15199b120, C4<1>, C4<1>;
v0x151926fb0_0 .net *"_ivl_13", 0 0, L_0x15199b010;  1 drivers
v0x151926ce0_0 .net *"_ivl_17", 0 0, L_0x15199b120;  1 drivers
v0x151925860_0 .var "accum_ovrflow", 0 0;
v0x151925550_0 .net "clk", 0 0, L_0x1519980c0;  alias, 1 drivers
v0x151919e70_0 .net "clr_col_cnt", 0 0, v0x150ffa100_0;  alias, 1 drivers
v0x151918e80_0 .net "clr_col_cnt_d", 7 0, v0x15193fe20_0;  1 drivers
v0x151918bb0_0 .net "clr_k_col_cnt", 0 0, v0x150ffb240_0;  alias, 1 drivers
v0x1519180e0_0 .net "clr_k_col_cnt_d", 2 0, v0x1519345a0_0;  1 drivers
v0x151917e90_0 .var "clr_mult_accum", 0 0;
v0x151917400_0 .net "en_max_pool", 0 0, L_0x15199a980;  alias, 1 drivers
v0x1519170f0_0 .net "img_data", 23 0, v0x15192fe00_0;  alias, 1 drivers
v0x151916c90_0 .net "kern_data", 23 0, v0x151914eb0_0;  alias, 1 drivers
v0x1519042b0_0 .net "mask", 2 0, L_0x15199aa20;  alias, 1 drivers
v0x15190d0d0_0 .var "mult_accum", 19 0;
v0x15190c8c0_0 .var "mult_accum_mux", 20 0;
v0x15190be20_0 .var "mult_accum_r", 20 0;
v0x15190d3e0_0 .net "mult_out0", 15 0, v0x15194f730_0;  1 drivers
v0x150fe0770_0 .var "mult_out0_r", 15 0;
v0x150fe0800_0 .net "mult_out1", 15 0, v0x15194e9d0_0;  1 drivers
v0x15195ca90_0 .var "mult_out1_r", 15 0;
v0x15195cb20_0 .net "mult_out2", 15 0, v0x151941bb0_0;  1 drivers
v0x151934da0_0 .var "mult_out2_r", 15 0;
v0x151934e30_0 .net "reset", 0 0, L_0x15199b2b0;  alias, 1 drivers
v0x15190c5e0_0 .net "result_data", 7 0, v0x151966ad0_0;  alias, 1 drivers
v0x15190c670_0 .net "result_valid", 0 0, v0x151952dd0_0;  alias, 1 drivers
v0x150ff9de0_0 .net "shift", 3 0, L_0x15199a6e0;  alias, 1 drivers
v0x150ff9e70_0 .net "shift_out", 7 0, v0x151927a40_0;  1 drivers
v0x150fecd70_0 .net "start", 0 0, L_0x15199a030;  alias, 1 drivers
v0x150fece00_0 .net "start_d", 15 0, v0x1519337f0_0;  1 drivers
E_0x150fe12f0 .event anyedge, v0x1519345a0_0, v0x1519337f0_0;
E_0x150fe1330 .event anyedge, v0x15190be20_0;
E_0x150fd84d0 .event anyedge, v0x151917e90_0, v0x15190be20_0;
L_0x15199abd0 .part v0x15192fe00_0, 0, 8;
L_0x15199ac70 .part v0x151914eb0_0, 0, 8;
L_0x15199ad90 .part v0x15192fe00_0, 8, 8;
L_0x15199ae30 .part v0x151914eb0_0, 8, 8;
L_0x15199aed0 .part v0x15192fe00_0, 16, 8;
L_0x15199af70 .part v0x151914eb0_0, 16, 8;
L_0x15199b010 .part v0x15193fe20_0, 3, 1;
L_0x15199b120 .part v0x1519337f0_0, 2, 1;
S_0x15194ffd0 .scope module, "max_pool_inst" "max_pool" 10 140, 11 12 0, S_0x151951a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x150fd8510 .param/l "DWIDTH" 0 11 14, +C4<00000000000000000000000000001000>;
v0x1519678c0_0 .net "clk", 0 0, L_0x1519980c0;  alias, 1 drivers
v0x151966de0_0 .net "data_in", 7 0, v0x151927a40_0;  alias, 1 drivers
v0x151966ad0_0 .var "data_out", 7 0;
v0x151966670_0 .var "data_r", 7 0;
v0x15195c290_0 .net "en_maxpool", 0 0, L_0x15199a980;  alias, 1 drivers
v0x15195c000_0 .var "max_pool_out", 7 0;
v0x15195b7f0_0 .var "max_pool_valid", 0 0;
v0x15195cdb0_0 .net "reset", 0 0, L_0x15199b0b0;  1 drivers
v0x15195b4e0_0 .var "toggle", 0 0;
v0x15194e730_0 .net "valid_in", 0 0, L_0x15199b200;  1 drivers
v0x151952dd0_0 .var "valid_out", 0 0;
E_0x151967bc0 .event anyedge, v0x15195b4e0_0, v0x15194e730_0;
E_0x150feb620 .event anyedge, v0x151966670_0, v0x151966de0_0;
S_0x15194f240 .scope module, "mult_inst0" "mult" 10 58, 12 1 0, S_0x151951a50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x150ffb000 .param/l "WIDTH_A" 0 12 3, +C4<00000000000000000000000000001000>;
P_0x150ffb040 .param/l "WIDTH_B" 0 12 4, +C4<00000000000000000000000000001000>;
v0x151952670_0 .net/s "a", 7 0, L_0x15199abd0;  1 drivers
v0x15194db60_0 .net/s "b", 7 0, L_0x15199ac70;  1 drivers
v0x15194f730_0 .var/s "out", 15 0;
E_0x150ffeca0 .event anyedge, v0x151952670_0, v0x15194db60_0;
S_0x15191b1c0 .scope module, "mult_inst1" "mult" 10 70, 12 1 0, S_0x151951a50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x15194f7c0 .param/l "WIDTH_A" 0 12 3, +C4<00000000000000000000000000001000>;
P_0x15194f800 .param/l "WIDTH_B" 0 12 4, +C4<00000000000000000000000000001000>;
v0x15194f070_0 .net/s "a", 7 0, L_0x15199ad90;  1 drivers
v0x15194eca0_0 .net/s "b", 7 0, L_0x15199ae30;  1 drivers
v0x15194e9d0_0 .var/s "out", 15 0;
E_0x15194e7c0 .event anyedge, v0x15194f070_0, v0x15194eca0_0;
S_0x1519266a0 .scope module, "mult_inst2" "mult" 10 82, 12 1 0, S_0x151951a50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x15194ed30 .param/l "WIDTH_A" 0 12 3, +C4<00000000000000000000000000001000>;
P_0x15194ed70 .param/l "WIDTH_B" 0 12 4, +C4<00000000000000000000000000001000>;
v0x15194d550_0 .net/s "a", 7 0, L_0x15199aed0;  1 drivers
v0x15194d240_0 .net/s "b", 7 0, L_0x15199af70;  1 drivers
v0x151941bb0_0 .var/s "out", 15 0;
E_0x15195b880 .event anyedge, v0x15194d550_0, v0x15194d240_0;
S_0x15192ab70 .scope module, "ser_shift_clr_col" "serial_shift" 10 191, 9 1 0, S_0x151951a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x15194d310 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000001000>;
v0x151940bc0_0 .net "clk", 0 0, L_0x1519980c0;  alias, 1 drivers
v0x15193fe20_0 .var "par_out", 7 0;
v0x15193fbd0_0 .net "reset", 0 0, L_0x15199b2b0;  alias, 1 drivers
v0x15193f0f0_0 .net "ser_in", 0 0, v0x150ffa100_0;  alias, 1 drivers
S_0x151929d60 .scope module, "ser_shift_clr_k_col" "serial_shift" 10 175, 9 1 0, S_0x151951a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x15193fc60 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000000011>;
v0x15193ede0_0 .net "clk", 0 0, L_0x1519980c0;  alias, 1 drivers
v0x1519345a0_0 .var "par_out", 2 0;
v0x151934310_0 .net "reset", 0 0, L_0x15199b2b0;  alias, 1 drivers
v0x151933b00_0 .net "ser_in", 0 0, v0x150ffb240_0;  alias, 1 drivers
S_0x1519282e0 .scope module, "ser_shift_start" "serial_shift" 10 158, 9 1 0, S_0x151951a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x1519343a0 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000010000>;
v0x1519350c0_0 .net "clk", 0 0, L_0x1519980c0;  alias, 1 drivers
v0x1519337f0_0 .var "par_out", 15 0;
v0x151926a40_0 .net "reset", 0 0, L_0x15199b2b0;  alias, 1 drivers
v0x15192b0e0_0 .net "ser_in", 0 0, L_0x15199a030;  alias, 1 drivers
S_0x151927550 .scope module, "shifter_inst" "shifter" 10 128, 13 1 0, S_0x151951a50;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 8 "out";
P_0x15192a980 .param/l "IN_WIDTH" 0 13 3, +C4<00000000000000000000000000010100>;
P_0x15192a9c0 .param/l "OUT_WIDTH" 0 13 5, +C4<00000000000000000000000000001000>;
P_0x15192aa00 .param/l "SHFT_WIDTH" 0 13 4, +C4<00000000000000000000000000000100>;
v0x151925e70_0 .net "in", 19 0, v0x15190d0d0_0;  1 drivers
v0x151927a40_0 .var "out", 7 0;
v0x151927380_0 .net "shift", 3 0, L_0x15199a6e0;  alias, 1 drivers
E_0x15195c0d0 .event anyedge, v0x15193de00_0, v0x151925e70_0;
S_0x150fff540 .scope module, "results_dffram" "dffram" 3 183, 6 1 0, S_0x150ffdff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 8 "dat_o";
    .port_info 3 /OUTPUT 8 "dat_o2";
    .port_info 4 /INPUT 8 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x1519255e0 .param/l "AWIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
P_0x151925620 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
v0x151953c90_0 .net "adr_r", 5 0, L_0x15199bae0;  1 drivers
v0x151953d20_0 .net "adr_w", 5 0, v0x150fd3450_0;  alias, 1 drivers
v0x151943180_0 .net "clk", 0 0, L_0x1519980c0;  alias, 1 drivers
v0x151943210_0 .net "dat_i", 7 0, v0x151966ad0_0;  alias, 1 drivers
v0x151951830_0 .var "dat_o", 7 0;
v0x1519518c0_0 .var "dat_o2", 7 0;
v0x151950460 .array "r", 63 0, 7 0;
v0x1519504f0_0 .net "we", 0 0, L_0x15199b9a0;  1 drivers
S_0x150ffe680 .scope module, "ren_conv_top_inst_1" "ren_conv_top" 2 93, 3 6 0, S_0x150ffa930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x150f8e340 .param/l "COL_WIDTH" 0 3 12, +C4<00000000000000000000000000001000>;
P_0x150f8e380 .param/l "IMG_ADDR_WIDTH" 0 3 14, +C4<00000000000000000000000000000110>;
P_0x150f8e3c0 .param/l "KERN_CNT_WIDTH" 0 3 13, +C4<00000000000000000000000000000011>;
P_0x150f8e400 .param/l "KERN_COL_WIDTH" 0 3 11, +C4<00000000000000000000000000000011>;
P_0x150f8e440 .param/l "MY_ADDR" 0 3 8, C4<000000000000000000000000000110001>;
P_0x150f8e480 .param/l "MY_ADDR_LSB" 0 3 10, +C4<00000000000000000000000000011000>;
P_0x150f8e4c0 .param/l "MY_ADDR_MSB" 0 3 9, +C4<00000000000000000000000000100000>;
P_0x150f8e500 .param/l "RSLT_ADDR_WIDTH" 0 3 15, +C4<00000000000000000000000000000110>;
L_0x15199b420 .functor BUFZ 1, o0x158053220, C4<0>, C4<0>, C4<0>;
L_0x15199bc40 .functor BUFZ 1, o0x158053250, C4<0>, C4<0>, C4<0>;
L_0x15199bf50 .functor AND 1, L_0x15199be10, o0x1580532e0, C4<1>, C4<1>;
L_0x15199c020 .functor AND 1, L_0x15199bf50, o0x158053370, C4<1>, C4<1>;
L_0x15199c110 .functor BUFZ 32, v0x1519732e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15199c5b0 .functor AND 1, L_0x15199c490, L_0x15199c020, C4<1>, C4<1>;
L_0x15199c6e0 .functor AND 1, L_0x15199c5b0, o0x1580533a0, C4<1>, C4<1>;
L_0x15199cc20 .functor AND 1, L_0x15199cab0, L_0x15199c020, C4<1>, C4<1>;
L_0x15199cce0 .functor AND 1, L_0x15199cc20, o0x1580533a0, C4<1>, C4<1>;
L_0x15199d150 .functor AND 1, L_0x15199d0b0, L_0x15199c020, C4<1>, C4<1>;
L_0x15199d2a0 .functor AND 1, L_0x15199d150, o0x1580533a0, C4<1>, C4<1>;
L_0x15199d3b0 .functor AND 1, L_0x15199d520, L_0x15199c020, C4<1>, C4<1>;
L_0x15199d770 .functor AND 1, L_0x15199d3b0, o0x1580533a0, C4<1>, C4<1>;
L_0x15199ee00 .functor OR 1, L_0x15199bc40, L_0x15199db20, C4<0>, C4<0>;
L_0x15199d700 .functor NOT 1, v0x151927c30_0, C4<0>, C4<0>, C4<0>;
L_0x15199d640 .functor AND 1, v0x150f31ea0_0, L_0x15199d700, C4<1>, C4<1>;
L_0x158088328 .functor BUFT 1, C4<000000000000000000000000000110001>, C4<0>, C4<0>, C4<0>;
v0x151971280_0 .net/2u *"_ivl_10", 32 0, L_0x158088328;  1 drivers
v0x151971320_0 .net *"_ivl_12", 0 0, L_0x15199be10;  1 drivers
v0x1519713c0_0 .net *"_ivl_14", 0 0, L_0x15199bf50;  1 drivers
v0x151971450_0 .net *"_ivl_23", 1 0, L_0x15199c260;  1 drivers
v0x1519714f0_0 .net *"_ivl_24", 31 0, L_0x15199c300;  1 drivers
L_0x158088370 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1519715e0_0 .net *"_ivl_27", 29 0, L_0x158088370;  1 drivers
L_0x1580883b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x151971690_0 .net/2u *"_ivl_28", 31 0, L_0x1580883b8;  1 drivers
v0x151971740_0 .net *"_ivl_30", 0 0, L_0x15199c490;  1 drivers
v0x1519717e0_0 .net *"_ivl_32", 0 0, L_0x15199c5b0;  1 drivers
v0x1519718f0_0 .net *"_ivl_37", 1 0, L_0x15199c790;  1 drivers
v0x1519719a0_0 .net *"_ivl_38", 31 0, L_0x151999360;  1 drivers
L_0x158088400 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x151971a50_0 .net *"_ivl_41", 29 0, L_0x158088400;  1 drivers
L_0x158088448 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x151971b00_0 .net/2u *"_ivl_42", 31 0, L_0x158088448;  1 drivers
v0x151971bb0_0 .net *"_ivl_44", 0 0, L_0x15199cab0;  1 drivers
v0x151971c50_0 .net *"_ivl_46", 0 0, L_0x15199cc20;  1 drivers
v0x151971d00_0 .net *"_ivl_5", 7 0, L_0x15199bcb0;  1 drivers
v0x151971db0_0 .net *"_ivl_51", 1 0, L_0x15199cd90;  1 drivers
v0x151971f40_0 .net *"_ivl_52", 31 0, L_0x15199ce30;  1 drivers
L_0x158088490 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x151971fd0_0 .net *"_ivl_55", 29 0, L_0x158088490;  1 drivers
L_0x1580884d8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x151972080_0 .net/2u *"_ivl_56", 31 0, L_0x1580884d8;  1 drivers
v0x151972130_0 .net *"_ivl_58", 0 0, L_0x15199d0b0;  1 drivers
v0x1519721d0_0 .net *"_ivl_6", 32 0, L_0x15199b8f0;  1 drivers
v0x151972280_0 .net *"_ivl_60", 0 0, L_0x15199d150;  1 drivers
v0x151972330_0 .net *"_ivl_65", 1 0, L_0x15199d310;  1 drivers
v0x1519723e0_0 .net *"_ivl_66", 31 0, L_0x15199d420;  1 drivers
L_0x158088520 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x151972490_0 .net *"_ivl_69", 29 0, L_0x158088520;  1 drivers
L_0x158088568 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x151972540_0 .net/2u *"_ivl_70", 31 0, L_0x158088568;  1 drivers
v0x1519725f0_0 .net *"_ivl_72", 0 0, L_0x15199d520;  1 drivers
v0x151972690_0 .net *"_ivl_74", 0 0, L_0x15199d3b0;  1 drivers
L_0x1580882e0 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x151972740_0 .net *"_ivl_9", 24 0, L_0x1580882e0;  1 drivers
v0x1519727f0_0 .net *"_ivl_94", 0 0, L_0x15199d700;  1 drivers
v0x1519728a0_0 .net "accum_ovrflow", 0 0, v0x15196e240_0;  1 drivers
v0x151972930_0 .net "clk", 0 0, L_0x15199b420;  1 drivers
v0x151971e40_0 .net "cols", 7 0, L_0x15199dd60;  1 drivers
v0x151972bc0_0 .net "data_out_regs", 31 0, v0x150fe59b0_0;  1 drivers
v0x151972c50_0 .net "data_out_result", 7 0, v0x151970fe0_0;  1 drivers
v0x151972ce0_0 .net "done", 0 0, v0x151927c30_0;  1 drivers
v0x151972d70_0 .net "en_max_pool", 0 0, L_0x15199e450;  1 drivers
v0x151972e00_0 .net "img_addr", 5 0, v0x150fc7830_0;  1 drivers
v0x151972e90_0 .net "img_data", 23 0, v0x150fd5550_0;  1 drivers
v0x151972f30_0 .net "kern_addr", 5 0, v0x150f3a2b0_0;  1 drivers
v0x151972fd0_0 .net "kern_addr_mode", 0 0, L_0x15199e2d0;  1 drivers
v0x151973060_0 .net "kern_cols", 2 0, L_0x15199dc40;  1 drivers
v0x151973100_0 .net "kern_data", 23 0, v0x150ffee90_0;  1 drivers
v0x1519731a0_0 .net "kerns", 2 0, L_0x15199df00;  1 drivers
v0x151973240_0 .net "mask", 2 0, L_0x15199e4f0;  1 drivers
v0x1519732e0_0 .var "rdata", 31 0;
v0x151973390_0 .var "ready", 0 0;
v0x151973430_0 .net "reset", 0 0, L_0x15199bc40;  1 drivers
v0x1519734c0_0 .net "result_addr", 5 0, v0x150f131d0_0;  1 drivers
v0x151973560_0 .net "result_cols", 7 0, L_0x15199e0c0;  1 drivers
v0x151973600_0 .net "result_data", 7 0, v0x150f4ef40_0;  1 drivers
v0x151973710_0 .net "result_valid", 0 0, v0x150f31ea0_0;  1 drivers
v0x151973820_0 .net "shift", 3 0, L_0x15199e1b0;  1 drivers
v0x151973930_0 .net "soft_reset", 0 0, L_0x15199db20;  1 drivers
v0x1519739c0_0 .net "start", 0 0, L_0x15199da80;  1 drivers
v0x151973a50_0 .net "stride", 7 0, L_0x15199e020;  1 drivers
v0x151973ae0_0 .net "valid", 0 0, L_0x15199c020;  1 drivers
v0x151973b70_0 .net "wb_clk_i", 0 0, o0x158053220;  alias, 0 drivers
v0x151973c00_0 .net "wb_rst_i", 0 0, o0x158053250;  alias, 0 drivers
v0x151973c90_0 .net "wbs_ack_o", 0 0, v0x151973390_0;  alias, 1 drivers
v0x151973d20_0 .net "wbs_adr_i", 31 0, o0x1580532b0;  alias, 0 drivers
v0x151973db0_0 .net "wbs_cyc_i", 0 0, o0x1580532e0;  alias, 0 drivers
v0x151973e60_0 .net "wbs_dat_i", 31 0, o0x158050130;  alias, 0 drivers
v0x151973ef0_0 .net "wbs_dat_o", 31 0, L_0x15199c110;  alias, 1 drivers
v0x1519729c0_0 .net "wbs_sel_i", 3 0, o0x158053340;  alias, 0 drivers
v0x151972a80_0 .net "wbs_stb_i", 0 0, o0x158053370;  alias, 0 drivers
v0x151972b30_0 .net "wbs_we_i", 0 0, o0x1580533a0;  alias, 0 drivers
v0x151973fa0_0 .net "we_img_ram", 0 0, L_0x15199cce0;  1 drivers
v0x151974050_0 .net "we_kern_ram", 0 0, L_0x15199d2a0;  1 drivers
v0x1519740e0_0 .net "we_regs", 0 0, L_0x15199c6e0;  1 drivers
v0x1519741b0_0 .net "we_res_ram", 0 0, L_0x15199d770;  1 drivers
L_0x15199bcb0 .part o0x1580532b0, 24, 8;
L_0x15199b8f0 .concat [ 8 25 0 0], L_0x15199bcb0, L_0x1580882e0;
L_0x15199be10 .cmp/eq 33, L_0x15199b8f0, L_0x158088328;
L_0x15199c260 .part o0x1580532b0, 8, 2;
L_0x15199c300 .concat [ 2 30 0 0], L_0x15199c260, L_0x158088370;
L_0x15199c490 .cmp/eq 32, L_0x15199c300, L_0x1580883b8;
L_0x15199c790 .part o0x1580532b0, 8, 2;
L_0x151999360 .concat [ 2 30 0 0], L_0x15199c790, L_0x158088400;
L_0x15199cab0 .cmp/eq 32, L_0x151999360, L_0x158088448;
L_0x15199cd90 .part o0x1580532b0, 8, 2;
L_0x15199ce30 .concat [ 2 30 0 0], L_0x15199cd90, L_0x158088490;
L_0x15199d0b0 .cmp/eq 32, L_0x15199ce30, L_0x1580884d8;
L_0x15199d310 .part o0x1580532b0, 8, 2;
L_0x15199d420 .concat [ 2 30 0 0], L_0x15199d310, L_0x158088520;
L_0x15199d520 .cmp/eq 32, L_0x15199d420, L_0x158088568;
L_0x15199e680 .part o0x1580532b0, 2, 2;
L_0x15199eff0 .part L_0x15199e020, 0, 6;
L_0x15199f120 .part L_0x15199e0c0, 0, 6;
L_0x15199f1c0 .part o0x158050130, 0, 24;
L_0x15199f300 .part o0x1580532b0, 2, 6;
L_0x15199f3a0 .part o0x158050130, 0, 24;
L_0x15199f260 .part o0x1580532b0, 2, 6;
L_0x15199f6d0 .part o0x1580532b0, 2, 6;
S_0x150ffd950 .scope module, "cfg_regs_inst" "regs" 3 89, 4 3 0, S_0x150ffe680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x150f91d60 .param/l "DWIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v0x1519499a0_0 .net *"_ivl_6", 29 0, L_0x15199d800;  1 drivers
v0x151949a30_0 .net "accum_ovrflow", 0 0, v0x15196e240_0;  alias, 1 drivers
v0x1519480f0_0 .net "addr", 1 0, L_0x15199e680;  1 drivers
v0x151948180_0 .net "clk", 0 0, L_0x15199b420;  alias, 1 drivers
v0x151946820_0 .net "cols", 7 0, L_0x15199dd60;  alias, 1 drivers
v0x1519468b0_0 .net "data_in", 31 0, o0x158050130;  alias, 0 drivers
v0x151944910_0 .net "data_out", 31 0, v0x150fe59b0_0;  alias, 1 drivers
v0x151961200_0 .net "done", 0 0, v0x151927c30_0;  alias, 1 drivers
v0x151961290_0 .net "en_max_pool", 0 0, L_0x15199e450;  alias, 1 drivers
v0x15194dfd0_0 .net "kern_addr_mode", 0 0, L_0x15199e2d0;  alias, 1 drivers
v0x151923560_0 .net "kern_cols", 2 0, L_0x15199dc40;  alias, 1 drivers
v0x1519235f0_0 .net "kerns", 2 0, L_0x15199df00;  alias, 1 drivers
v0x151921cb0_0 .net "mask", 2 0, L_0x15199e4f0;  alias, 1 drivers
v0x151921d40 .array "regs", 4 0;
v0x151921d40_0 .net v0x151921d40 0, 31 0, v0x150fcc930_0; 1 drivers
v0x151921d40_1 .net v0x151921d40 1, 31 0, v0x150fcafd0_0; 1 drivers
v0x151921d40_2 .net v0x151921d40 2, 31 0, v0x150fcb060_0; 1 drivers
v0x151921d40_3 .net v0x151921d40 3, 31 0, v0x150fc9040_0; 1 drivers
o0x158053c10 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x151921d40_4 .net v0x151921d40 4, 31 0, o0x158053c10; 0 drivers
v0x151920400_0 .net "reset", 0 0, L_0x15199bc40;  alias, 1 drivers
v0x151920490_0 .net "result_cols", 7 0, L_0x15199e0c0;  alias, 1 drivers
v0x15191eb30_0 .net "shift", 3 0, L_0x15199e1b0;  alias, 1 drivers
v0x15191ebc0_0 .net "soft_reset", 0 0, L_0x15199db20;  alias, 1 drivers
v0x151939510_0 .net "start", 0 0, L_0x15199da80;  alias, 1 drivers
v0x1519395a0_0 .net "stride", 7 0, L_0x15199e020;  alias, 1 drivers
v0x151926260_0 .net "wr_en", 0 0, L_0x15199c6e0;  alias, 1 drivers
L_0x15199d800 .part v0x150fcc930_0, 2, 30;
L_0x15199d8e0 .concat [ 1 1 30 0], v0x151927c30_0, v0x15196e240_0, L_0x15199d800;
L_0x15199da80 .part v0x150fcc930_0, 2, 1;
L_0x15199db20 .part v0x150fcc930_0, 3, 1;
L_0x15199dc40 .part v0x150fcafd0_0, 0, 3;
L_0x15199dd60 .part v0x150fcafd0_0, 8, 8;
L_0x15199df00 .part v0x150fcafd0_0, 16, 3;
L_0x15199e020 .part v0x150fcafd0_0, 24, 8;
L_0x15199e0c0 .part v0x150fcb060_0, 0, 8;
L_0x15199e1b0 .part v0x150fcb060_0, 8, 4;
L_0x15199e2d0 .part v0x150fcb060_0, 16, 1;
L_0x15199e450 .part v0x150fcb060_0, 17, 1;
L_0x15199e4f0 .part v0x150fcb060_0, 18, 3;
S_0x150ffd2b0 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 4 42, 5 15 0, S_0x150ffd950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x150f91de0 .param/l "DWIDTH" 0 5 17, +C4<00000000000000000000000000100000>;
v0x150fce1d0_0 .net "addr", 1 0, L_0x15199e680;  alias, 1 drivers
v0x150fcc8a0_0 .net "clk", 0 0, L_0x15199b420;  alias, 1 drivers
v0x150fcc930_0 .var "ctrl0", 31 0;
v0x150fcafd0_0 .var "ctrl1", 31 0;
v0x150fcb060_0 .var "ctrl2", 31 0;
v0x150fc9040_0 .var "ctrl3", 31 0;
v0x150fc90d0_0 .net "data_in", 31 0, o0x158050130;  alias, 0 drivers
v0x150fe59b0_0 .var "data_out", 31 0;
v0x150fe5a40_0 .net "reset", 0 0, L_0x15199bc40;  alias, 1 drivers
v0x150f79d00_0 .net "status0", 31 0, L_0x15199d8e0;  1 drivers
v0x150f79d90_0 .net "status1", 31 0, v0x150fcafd0_0;  alias, 1 drivers
v0x150fd2700_0 .net "status2", 31 0, v0x150fcb060_0;  alias, 1 drivers
v0x150fd2790_0 .net "status3", 31 0, v0x150fc9040_0;  alias, 1 drivers
v0x15194b250_0 .net "wr_en", 0 0, L_0x15199c6e0;  alias, 1 drivers
E_0x150fce150/0 .event anyedge, v0x150fce1d0_0, v0x150f79d00_0, v0x150fcafd0_0, v0x150fcb060_0;
E_0x150fce150/1 .event anyedge, v0x150fc9040_0;
E_0x150fce150 .event/or E_0x150fce150/0, E_0x150fce150/1;
E_0x150fce190 .event posedge, v0x150fcc8a0_0;
S_0x150fd4780 .scope module, "img_dffram" "dffram" 3 151, 6 1 0, S_0x150ffe680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x15194df50 .param/l "AWIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
P_0x15194df90 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000011000>;
v0x1519118e0_0 .net "adr_r", 5 0, v0x150fc7830_0;  alias, 1 drivers
v0x150fd7800_0 .net "adr_w", 5 0, L_0x15199f300;  1 drivers
v0x150fd5b60_0 .net "clk", 0 0, L_0x15199b420;  alias, 1 drivers
v0x150fd5bf0_0 .net "dat_i", 23 0, L_0x15199f1c0;  1 drivers
v0x150fd54c0_0 .var "dat_o", 23 0;
v0x150fd5550_0 .var "dat_o2", 23 0;
v0x151952fa0 .array "r", 63 0, 23 0;
v0x151953030_0 .net "we", 0 0, L_0x15199cce0;  alias, 1 drivers
S_0x1519513b0 .scope module, "kerns_dffram" "dffram" 3 167, 6 1 0, S_0x150ffe680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x151950d60 .param/l "AWIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
P_0x151950da0 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000011000>;
v0x1519296c0_0 .net "adr_r", 5 0, v0x150f3a2b0_0;  alias, 1 drivers
v0x151929750_0 .net "adr_w", 5 0, L_0x15199f260;  1 drivers
v0x151929020_0 .net "clk", 0 0, L_0x15199b420;  alias, 1 drivers
v0x1519290b0_0 .net "dat_i", 23 0, L_0x15199f3a0;  1 drivers
v0x150ffee00_0 .var "dat_o", 23 0;
v0x150ffee90_0 .var "dat_o2", 23 0;
v0x150fef620 .array "r", 63 0, 23 0;
v0x150fef6b0_0 .net "we", 0 0, L_0x15199d2a0;  alias, 1 drivers
S_0x150ff1610 .scope module, "ren_conv_inst" "ren_conv" 3 121, 7 4 0, S_0x150ffe680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 6 "img_addr";
    .port_info 17 /OUTPUT 6 "result_addr";
    .port_info 18 /OUTPUT 8 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x150f11ac0 .param/l "COL_WIDTH" 0 7 7, +C4<00000000000000000000000000001000>;
P_0x150f11b00 .param/l "IMG_ADDR_WIDTH" 0 7 9, +C4<00000000000000000000000000000110>;
P_0x150f11b40 .param/l "IMG_DWIDTH" 0 7 12, +C4<00000000000000000000000000011000>;
P_0x150f11b80 .param/l "KERN_CNT_WIDTH" 0 7 8, +C4<00000000000000000000000000000011>;
P_0x150f11bc0 .param/l "KERN_COL_WIDTH" 0 7 6, +C4<00000000000000000000000000000011>;
P_0x150f11c00 .param/l "KERN_DWIDTH" 0 7 13, +C4<00000000000000000000000000011000>;
P_0x150f11c40 .param/l "RESULT_DWIDTH" 0 7 14, +C4<00000000000000000000000000001000>;
P_0x150f11c80 .param/l "RSLT_ADDR_WIDTH" 0 7 10, +C4<00000000000000000000000000000110>;
P_0x150f11cc0 .param/l "SHFT_WIDTH" 0 7 11, +C4<00000000000000000000000000000100>;
v0x15196f690_0 .net "accum_ovrflow", 0 0, v0x15196e240_0;  alias, 1 drivers
v0x15196f770_0 .net "clk", 0 0, L_0x15199b420;  alias, 1 drivers
v0x15196f800_0 .net "clr_col_cnt", 0 0, v0x151944d10_0;  1 drivers
v0x15196f890_0 .net "clr_k_col_cnt", 0 0, v0x15194f9b0_0;  1 drivers
v0x15196f920_0 .net "cols", 7 0, L_0x15199dd60;  alias, 1 drivers
v0x15196f9f0_0 .net "done", 0 0, v0x151927c30_0;  alias, 1 drivers
v0x15196fac0_0 .net "en_max_pool", 0 0, L_0x15199e450;  alias, 1 drivers
v0x15196fb50_0 .net "img_addr", 5 0, v0x150fc7830_0;  alias, 1 drivers
v0x15196fc20_0 .net "img_data", 23 0, v0x150fd5550_0;  alias, 1 drivers
v0x15196fd30_0 .net "kern_addr", 5 0, v0x150f3a2b0_0;  alias, 1 drivers
v0x15196fe00_0 .net "kern_addr_mode", 0 0, L_0x15199e2d0;  alias, 1 drivers
v0x15196fed0_0 .net "kern_cols", 2 0, L_0x15199dc40;  alias, 1 drivers
v0x15196ffa0_0 .net "kern_data", 23 0, v0x150ffee90_0;  alias, 1 drivers
v0x151970030_0 .net "kerns", 2 0, L_0x15199df00;  alias, 1 drivers
v0x151970100_0 .net "mask", 2 0, L_0x15199e4f0;  alias, 1 drivers
v0x151970190_0 .net "reset", 0 0, L_0x15199ee00;  1 drivers
v0x151970220_0 .net "result_addr", 5 0, v0x150f131d0_0;  alias, 1 drivers
v0x1519703b0_0 .net "result_cols", 5 0, L_0x15199f120;  1 drivers
v0x151970440_0 .net "result_data", 7 0, v0x150f4ef40_0;  alias, 1 drivers
v0x1519704d0_0 .net "result_valid", 0 0, v0x150f31ea0_0;  alias, 1 drivers
v0x151970560_0 .net "shift", 3 0, L_0x15199e1b0;  alias, 1 drivers
v0x1519705f0_0 .net "start", 0 0, L_0x15199da80;  alias, 1 drivers
v0x151970700_0 .net "stride", 5 0, L_0x15199eff0;  1 drivers
S_0x150ffbec0 .scope module, "agu_inst" "agu" 7 60, 8 24 0, S_0x150ff1610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 6 "img_addr";
    .port_info 12 /OUTPUT 6 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x150fd6890 .param/l "COL_WIDTH" 0 8 27, +C4<00000000000000000000000000001000>;
P_0x150fd68d0 .param/l "IMG_ADDR_WIDTH" 0 8 29, +C4<00000000000000000000000000000110>;
P_0x150fd6910 .param/l "KERN_CNT_WIDTH" 0 8 28, +C4<00000000000000000000000000000011>;
P_0x150fd6950 .param/l "KERN_COL_WIDTH" 0 8 26, +C4<00000000000000000000000000000011>;
P_0x150fd6990 .param/l "RSLT_ADDR_WIDTH" 0 8 30, +C4<00000000000000000000000000000110>;
v0x151945100_0 .net "clk", 0 0, L_0x15199b420;  alias, 1 drivers
v0x151944d10_0 .var "clr_col_cnt", 0 0;
v0x151944da0_0 .var "clr_img_addr", 0 0;
v0x15194f920_0 .var "clr_img_st", 0 0;
v0x15194f9b0_0 .var "clr_k_col_cnt", 0 0;
v0x15192a3f0_0 .var "clr_kerns_cnt", 0 0;
v0x15192a480_0 .net "clr_kerns_cnt_d", 7 0, v0x1519520e0_0;  1 drivers
v0x15191d380_0 .var "clr_result_addr", 0 0;
v0x15191d410_0 .var "col_cnt", 7 0;
v0x15191d0a0_0 .net "cols", 7 0, L_0x15199dd60;  alias, 1 drivers
v0x151927c30_0 .var "done", 0 0;
v0x151927cc0_0 .var "en_col_cnt", 0 0;
v0x150fd7df0_0 .var "en_img_addr", 0 0;
v0x150fd7e80_0 .var "en_img_st", 0 0;
v0x151953640_0 .var "en_k_col_cnt", 0 0;
v0x1519536d0_0 .var "en_kerns_cnt", 0 0;
v0x15192b950_0 .net "en_result_addr", 0 0, v0x150f31ea0_0;  alias, 1 drivers
v0x150fc7830_0 .var "img_addr", 5 0;
v0x150fc78c0_0 .var "img_st", 5 0;
v0x150fc7950_0 .var "k_col_cnt", 2 0;
v0x150f3a2b0_0 .var "kern_addr", 5 0;
v0x150f3a340_0 .net "kern_addr_mode", 0 0, L_0x15199e2d0;  alias, 1 drivers
v0x150f3a3d0_0 .net "kern_cols", 2 0, L_0x15199dc40;  alias, 1 drivers
v0x150f3a460_0 .net "kerns", 2 0, L_0x15199df00;  alias, 1 drivers
v0x150f3a4f0_0 .var "kerns_cnt", 2 0;
v0x150f13140_0 .net "reset", 0 0, L_0x15199ee00;  alias, 1 drivers
v0x150f131d0_0 .var "result_addr", 5 0;
v0x150f13260_0 .net "result_cols", 5 0, L_0x15199f120;  alias, 1 drivers
v0x150f132f0_0 .net "start", 0 0, L_0x15199da80;  alias, 1 drivers
v0x150f13380_0 .var "start_d", 0 0;
v0x150f1a670_0 .var "start_pedge", 0 0;
v0x150f1a700_0 .net "stride", 5 0, L_0x15199eff0;  alias, 1 drivers
E_0x150fd7090 .event anyedge, v0x150f131d0_0, v0x150f13260_0, v0x15192b950_0;
E_0x150fd70f0 .event anyedge, v0x151939510_0, v0x150f13380_0;
E_0x150fd7130 .event anyedge, v0x15194dfd0_0, v0x150f3a4f0_0, v0x150fc7950_0;
E_0x150fc94e0 .event anyedge, v0x151939510_0;
E_0x150fc9520 .event anyedge, v0x15194f9b0_0;
E_0x150fc9560 .event anyedge, v0x151944d10_0;
E_0x150fc95b0 .event anyedge, v0x150f3a4f0_0, v0x1519235f0_0, v0x1519536d0_0;
E_0x150fc7500 .event anyedge, v0x15191d410_0, v0x151946820_0, v0x151927cc0_0;
E_0x150fc7560 .event anyedge, v0x150fc7950_0, v0x151923560_0, v0x151939510_0;
S_0x150fd4e10 .scope module, "ser_shift_done" "serial_shift" 8 147, 9 1 0, S_0x150ffbec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x150fc95f0 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000001000>;
v0x150fd41d0_0 .net "clk", 0 0, L_0x15199b420;  alias, 1 drivers
v0x1519520e0_0 .var "par_out", 7 0;
v0x151952180_0 .net "reset", 0 0, L_0x15199ee00;  alias, 1 drivers
v0x151945070_0 .net "ser_in", 0 0, v0x15192a3f0_0;  1 drivers
S_0x150f1a790 .scope module, "datapath_inst" "datapath" 7 88, 10 6 0, S_0x150ff1610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 8 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x150f1ec40 .param/l "CLR_DLY" 1 10 167, +C4<00000000000000000000000000000010>;
P_0x150f1ec80 .param/l "CLR_DLY_WIDTH" 1 10 168, +C4<00000000000000000000000000000011>;
P_0x150f1ecc0 .param/l "DLY_WIDTH" 1 10 151, +C4<00000000000000000000000000010000>;
P_0x150f1ed00 .param/l "IMG_DWIDTH" 0 10 8, +C4<00000000000000000000000000011000>;
P_0x150f1ed40 .param/l "KERN_DWIDTH" 0 10 9, +C4<00000000000000000000000000011000>;
P_0x150f1ed80 .param/l "RESULT_DWIDTH" 0 10 10, +C4<00000000000000000000000000001000>;
P_0x150f1edc0 .param/l "SHFT_WIDTH" 0 10 11, +C4<00000000000000000000000000000100>;
L_0x15199ec80 .functor OR 1, L_0x15199ee00, L_0x15199ebe0, C4<0>, C4<0>;
L_0x15199ed90 .functor AND 1, v0x15196e6a0_0, L_0x15199ecf0, C4<1>, C4<1>;
v0x15196e0e0_0 .net *"_ivl_13", 0 0, L_0x15199ebe0;  1 drivers
v0x15196e1a0_0 .net *"_ivl_17", 0 0, L_0x15199ecf0;  1 drivers
v0x15196e240_0 .var "accum_ovrflow", 0 0;
v0x15196e310_0 .net "clk", 0 0, L_0x15199b420;  alias, 1 drivers
v0x15196e3a0_0 .net "clr_col_cnt", 0 0, v0x151944d10_0;  alias, 1 drivers
v0x15196e4b0_0 .net "clr_col_cnt_d", 7 0, v0x15196cbf0_0;  1 drivers
v0x15196e540_0 .net "clr_k_col_cnt", 0 0, v0x15194f9b0_0;  alias, 1 drivers
v0x15196e610_0 .net "clr_k_col_cnt_d", 2 0, v0x15196d2c0_0;  1 drivers
v0x15196e6a0_0 .var "clr_mult_accum", 0 0;
v0x15196e7b0_0 .net "en_max_pool", 0 0, L_0x15199e450;  alias, 1 drivers
v0x15196e840_0 .net "img_data", 23 0, v0x150fd5550_0;  alias, 1 drivers
v0x15196e8d0_0 .net "kern_data", 23 0, v0x150ffee90_0;  alias, 1 drivers
v0x15196e960_0 .net "mask", 2 0, L_0x15199e4f0;  alias, 1 drivers
v0x15196ea10_0 .var "mult_accum", 19 0;
v0x15196eac0_0 .var "mult_accum_mux", 20 0;
v0x15196eb50_0 .var "mult_accum_r", 20 0;
v0x15196ec00_0 .net "mult_out0", 15 0, v0x15196bae0_0;  1 drivers
v0x15196edc0_0 .var "mult_out0_r", 15 0;
v0x15196ee50_0 .net "mult_out1", 15 0, v0x15196c120_0;  1 drivers
v0x15196eee0_0 .var "mult_out1_r", 15 0;
v0x15196ef70_0 .net "mult_out2", 15 0, v0x15196c750_0;  1 drivers
v0x15196f000_0 .var "mult_out2_r", 15 0;
v0x15196f0a0_0 .net "reset", 0 0, L_0x15199ee00;  alias, 1 drivers
v0x15196f130_0 .net "result_data", 7 0, v0x150f4ef40_0;  alias, 1 drivers
v0x15196f1f0_0 .net "result_valid", 0 0, v0x150f31ea0_0;  alias, 1 drivers
v0x15196f2c0_0 .net "shift", 3 0, L_0x15199e1b0;  alias, 1 drivers
v0x15196f390_0 .net "shift_out", 7 0, v0x15196dfa0_0;  1 drivers
v0x15196f460_0 .net "start", 0 0, L_0x15199da80;  alias, 1 drivers
v0x15196f4f0_0 .net "start_d", 15 0, v0x15196d7f0_0;  1 drivers
E_0x150f34cc0 .event anyedge, v0x15196d2c0_0, v0x15196d7f0_0;
E_0x150f34d00 .event anyedge, v0x15196eb50_0;
E_0x150f34d40 .event anyedge, v0x15196e6a0_0, v0x15196eb50_0;
L_0x15199e720 .part v0x150fd5550_0, 0, 8;
L_0x15199e840 .part v0x150ffee90_0, 0, 8;
L_0x15199e960 .part v0x150fd5550_0, 8, 8;
L_0x15199ea00 .part v0x150ffee90_0, 8, 8;
L_0x15199eaa0 .part v0x150fd5550_0, 16, 8;
L_0x15199eb40 .part v0x150ffee90_0, 16, 8;
L_0x15199ebe0 .part v0x15196cbf0_0, 3, 1;
L_0x15199ecf0 .part v0x15196d7f0_0, 2, 1;
S_0x150f05660 .scope module, "max_pool_inst" "max_pool" 10 140, 11 12 0, S_0x150f1a790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x150f34da0 .param/l "DWIDTH" 0 11 14, +C4<00000000000000000000000000001000>;
v0x150f4ee00_0 .net "clk", 0 0, L_0x15199b420;  alias, 1 drivers
v0x150f4eea0_0 .net "data_in", 7 0, v0x15196dfa0_0;  alias, 1 drivers
v0x150f4ef40_0 .var "data_out", 7 0;
v0x150f4efd0_0 .var "data_r", 7 0;
v0x150f2ab00_0 .net "en_maxpool", 0 0, L_0x15199e450;  alias, 1 drivers
v0x150f2ab90_0 .var "max_pool_out", 7 0;
v0x150f2ac20_0 .var "max_pool_valid", 0 0;
v0x150f2acb0_0 .net "reset", 0 0, L_0x15199ec80;  1 drivers
v0x150f2ad50_0 .var "toggle", 0 0;
v0x150f31e00_0 .net "valid_in", 0 0, L_0x15199ed90;  1 drivers
v0x150f31ea0_0 .var "valid_out", 0 0;
E_0x150f058d0 .event anyedge, v0x150f2ad50_0, v0x150f31e00_0;
E_0x150f05930 .event anyedge, v0x150f4efd0_0, v0x150f4eea0_0;
S_0x150f31fb0 .scope module, "mult_inst0" "mult" 10 58, 12 1 0, S_0x150f1a790;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x15196b760 .param/l "WIDTH_A" 0 12 3, +C4<00000000000000000000000000001000>;
P_0x15196b7a0 .param/l "WIDTH_B" 0 12 4, +C4<00000000000000000000000000001000>;
v0x15196b980_0 .net/s "a", 7 0, L_0x15199e720;  1 drivers
v0x15196ba40_0 .net/s "b", 7 0, L_0x15199e840;  1 drivers
v0x15196bae0_0 .var/s "out", 15 0;
E_0x15196b930 .event anyedge, v0x15196b980_0, v0x15196ba40_0;
S_0x15196bb80 .scope module, "mult_inst1" "mult" 10 70, 12 1 0, S_0x150f1a790;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x15196bd40 .param/l "WIDTH_A" 0 12 3, +C4<00000000000000000000000000001000>;
P_0x15196bd80 .param/l "WIDTH_B" 0 12 4, +C4<00000000000000000000000000001000>;
v0x15196bfc0_0 .net/s "a", 7 0, L_0x15199e960;  1 drivers
v0x15196c080_0 .net/s "b", 7 0, L_0x15199ea00;  1 drivers
v0x15196c120_0 .var/s "out", 15 0;
E_0x15196bf70 .event anyedge, v0x15196bfc0_0, v0x15196c080_0;
S_0x15196c1c0 .scope module, "mult_inst2" "mult" 10 82, 12 1 0, S_0x150f1a790;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x15196c380 .param/l "WIDTH_A" 0 12 3, +C4<00000000000000000000000000001000>;
P_0x15196c3c0 .param/l "WIDTH_B" 0 12 4, +C4<00000000000000000000000000001000>;
v0x15196c5f0_0 .net/s "a", 7 0, L_0x15199eaa0;  1 drivers
v0x15196c6b0_0 .net/s "b", 7 0, L_0x15199eb40;  1 drivers
v0x15196c750_0 .var/s "out", 15 0;
E_0x15196c590 .event anyedge, v0x15196c5f0_0, v0x15196c6b0_0;
S_0x15196c7f0 .scope module, "ser_shift_clr_col" "serial_shift" 10 191, 9 1 0, S_0x150f1a790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x15196c9f0 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000001000>;
v0x15196cb50_0 .net "clk", 0 0, L_0x15199b420;  alias, 1 drivers
v0x15196cbf0_0 .var "par_out", 7 0;
v0x15196cc90_0 .net "reset", 0 0, L_0x15199ee00;  alias, 1 drivers
v0x15196cd20_0 .net "ser_in", 0 0, v0x151944d10_0;  alias, 1 drivers
S_0x15196cde0 .scope module, "ser_shift_clr_k_col" "serial_shift" 10 175, 9 1 0, S_0x150f1a790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x15196cfa0 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000000011>;
v0x15196d120_0 .net "clk", 0 0, L_0x15199b420;  alias, 1 drivers
v0x15196d2c0_0 .var "par_out", 2 0;
v0x15196d350_0 .net "reset", 0 0, L_0x15199ee00;  alias, 1 drivers
v0x15196d3e0_0 .net "ser_in", 0 0, v0x15194f9b0_0;  alias, 1 drivers
S_0x15196d470 .scope module, "ser_shift_start" "serial_shift" 10 158, 9 1 0, S_0x150f1a790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x15196d5e0 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000010000>;
v0x15196d760_0 .net "clk", 0 0, L_0x15199b420;  alias, 1 drivers
v0x15196d7f0_0 .var "par_out", 15 0;
v0x15196d890_0 .net "reset", 0 0, L_0x15199ee00;  alias, 1 drivers
v0x15196d9a0_0 .net "ser_in", 0 0, L_0x15199da80;  alias, 1 drivers
S_0x15196da30 .scope module, "shifter_inst" "shifter" 10 128, 13 1 0, S_0x150f1a790;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 8 "out";
P_0x15196dbf0 .param/l "IN_WIDTH" 0 13 3, +C4<00000000000000000000000000010100>;
P_0x15196dc30 .param/l "OUT_WIDTH" 0 13 5, +C4<00000000000000000000000000001000>;
P_0x15196dc70 .param/l "SHFT_WIDTH" 0 13 4, +C4<00000000000000000000000000000100>;
v0x15196dee0_0 .net "in", 19 0, v0x15196ea10_0;  1 drivers
v0x15196dfa0_0 .var "out", 7 0;
v0x15196e040_0 .net "shift", 3 0, L_0x15199e1b0;  alias, 1 drivers
E_0x15196de80 .event anyedge, v0x15191eb30_0, v0x15196dee0_0;
S_0x1519708d0 .scope module, "results_dffram" "dffram" 3 183, 6 1 0, S_0x150ffe680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 8 "dat_o";
    .port_info 3 /OUTPUT 8 "dat_o2";
    .port_info 4 /INPUT 8 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x150ffcca0 .param/l "AWIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
P_0x150ffcce0 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
v0x151970cc0_0 .net "adr_r", 5 0, L_0x15199f6d0;  1 drivers
v0x151970d70_0 .net "adr_w", 5 0, v0x150f131d0_0;  alias, 1 drivers
v0x151970e10_0 .net "clk", 0 0, L_0x15199b420;  alias, 1 drivers
v0x151970ea0_0 .net "dat_i", 7 0, v0x150f4ef40_0;  alias, 1 drivers
v0x151970f30_0 .var "dat_o", 7 0;
v0x151970fe0_0 .var "dat_o2", 7 0;
v0x151971090 .array "r", 63 0, 7 0;
v0x151971130_0 .net "we", 0 0, L_0x15199d640;  1 drivers
S_0x151974310 .scope module, "ren_conv_top_inst_2" "ren_conv_top" 2 119, 3 6 0, S_0x150ffa930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x151974480 .param/l "COL_WIDTH" 0 3 12, +C4<00000000000000000000000000001000>;
P_0x1519744c0 .param/l "IMG_ADDR_WIDTH" 0 3 14, +C4<00000000000000000000000000000110>;
P_0x151974500 .param/l "KERN_CNT_WIDTH" 0 3 13, +C4<00000000000000000000000000000011>;
P_0x151974540 .param/l "KERN_COL_WIDTH" 0 3 11, +C4<00000000000000000000000000000011>;
P_0x151974580 .param/l "MY_ADDR" 0 3 8, C4<000000000000000000000000000110010>;
P_0x1519745c0 .param/l "MY_ADDR_LSB" 0 3 10, +C4<00000000000000000000000000011000>;
P_0x151974600 .param/l "MY_ADDR_MSB" 0 3 9, +C4<00000000000000000000000000100000>;
P_0x151974640 .param/l "RSLT_ADDR_WIDTH" 0 3 15, +C4<00000000000000000000000000000110>;
L_0x15199ef70 .functor BUFZ 1, o0x158053220, C4<0>, C4<0>, C4<0>;
L_0x15199f830 .functor BUFZ 1, o0x158053250, C4<0>, C4<0>, C4<0>;
L_0x15199fb40 .functor AND 1, L_0x15199fa00, o0x1580532e0, C4<1>, C4<1>;
L_0x15199fc10 .functor AND 1, L_0x15199fb40, o0x158053370, C4<1>, C4<1>;
L_0x15199fd00 .functor BUFZ 32, v0x1519847d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1519a0190 .functor AND 1, L_0x1519a0050, L_0x15199fc10, C4<1>, C4<1>;
L_0x1519a02c0 .functor AND 1, L_0x1519a0190, o0x1580533a0, C4<1>, C4<1>;
L_0x1519a06e0 .functor AND 1, L_0x1519a0570, L_0x15199fc10, C4<1>, C4<1>;
L_0x1519a07a0 .functor AND 1, L_0x1519a06e0, o0x1580533a0, C4<1>, C4<1>;
L_0x1519a0b90 .functor AND 1, L_0x1519a0a70, L_0x15199fc10, C4<1>, C4<1>;
L_0x1519a0d20 .functor AND 1, L_0x1519a0b90, o0x1580533a0, C4<1>, C4<1>;
L_0x1519a0e30 .functor AND 1, L_0x1519a0f80, L_0x15199fc10, C4<1>, C4<1>;
L_0x1519a11d0 .functor AND 1, L_0x1519a0e30, o0x1580533a0, C4<1>, C4<1>;
L_0x1519a2980 .functor OR 1, L_0x15199f830, L_0x1519a16a0, C4<0>, C4<0>;
L_0x1519a1160 .functor NOT 1, v0x15197a5a0_0, C4<0>, C4<0>, C4<0>;
L_0x1519a10a0 .functor AND 1, v0x15197c950_0, L_0x1519a1160, C4<1>, C4<1>;
L_0x1580885f8 .functor BUFT 1, C4<000000000000000000000000000110010>, C4<0>, C4<0>, C4<0>;
v0x151982770_0 .net/2u *"_ivl_10", 32 0, L_0x1580885f8;  1 drivers
v0x151982810_0 .net *"_ivl_12", 0 0, L_0x15199fa00;  1 drivers
v0x1519828b0_0 .net *"_ivl_14", 0 0, L_0x15199fb40;  1 drivers
v0x151982940_0 .net *"_ivl_23", 1 0, L_0x15199fe50;  1 drivers
v0x1519829e0_0 .net *"_ivl_24", 31 0, L_0x15199fef0;  1 drivers
L_0x158088640 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x151982ad0_0 .net *"_ivl_27", 29 0, L_0x158088640;  1 drivers
L_0x158088688 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x151982b80_0 .net/2u *"_ivl_28", 31 0, L_0x158088688;  1 drivers
v0x151982c30_0 .net *"_ivl_30", 0 0, L_0x1519a0050;  1 drivers
v0x151982cd0_0 .net *"_ivl_32", 0 0, L_0x1519a0190;  1 drivers
v0x151982de0_0 .net *"_ivl_37", 1 0, L_0x1519a0370;  1 drivers
v0x151982e90_0 .net *"_ivl_38", 31 0, L_0x1519a0450;  1 drivers
L_0x1580886d0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x151982f40_0 .net *"_ivl_41", 29 0, L_0x1580886d0;  1 drivers
L_0x158088718 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x151982ff0_0 .net/2u *"_ivl_42", 31 0, L_0x158088718;  1 drivers
v0x1519830a0_0 .net *"_ivl_44", 0 0, L_0x1519a0570;  1 drivers
v0x151983140_0 .net *"_ivl_46", 0 0, L_0x1519a06e0;  1 drivers
v0x1519831f0_0 .net *"_ivl_5", 7 0, L_0x15199f8a0;  1 drivers
v0x1519832a0_0 .net *"_ivl_51", 1 0, L_0x1519a0850;  1 drivers
v0x151983430_0 .net *"_ivl_52", 31 0, L_0x1519a08f0;  1 drivers
L_0x158088760 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1519834c0_0 .net *"_ivl_55", 29 0, L_0x158088760;  1 drivers
L_0x1580887a8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x151983570_0 .net/2u *"_ivl_56", 31 0, L_0x1580887a8;  1 drivers
v0x151983620_0 .net *"_ivl_58", 0 0, L_0x1519a0a70;  1 drivers
v0x1519836c0_0 .net *"_ivl_6", 32 0, L_0x151985480;  1 drivers
v0x151983770_0 .net *"_ivl_60", 0 0, L_0x1519a0b90;  1 drivers
v0x151983820_0 .net *"_ivl_65", 1 0, L_0x1519a0d90;  1 drivers
v0x1519838d0_0 .net *"_ivl_66", 31 0, L_0x1519a0ea0;  1 drivers
L_0x1580887f0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x151983980_0 .net *"_ivl_69", 29 0, L_0x1580887f0;  1 drivers
L_0x158088838 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x151983a30_0 .net/2u *"_ivl_70", 31 0, L_0x158088838;  1 drivers
v0x151983ae0_0 .net *"_ivl_72", 0 0, L_0x1519a0f80;  1 drivers
v0x151983b80_0 .net *"_ivl_74", 0 0, L_0x1519a0e30;  1 drivers
L_0x1580885b0 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x151983c30_0 .net *"_ivl_9", 24 0, L_0x1580885b0;  1 drivers
v0x151983ce0_0 .net *"_ivl_94", 0 0, L_0x1519a1160;  1 drivers
v0x151983d90_0 .net "accum_ovrflow", 0 0, v0x15197f730_0;  1 drivers
v0x151983e20_0 .net "clk", 0 0, L_0x15199ef70;  1 drivers
v0x151983330_0 .net "cols", 7 0, L_0x1519a18e0;  1 drivers
v0x1519840b0_0 .net "data_out_regs", 31 0, v0x1519759b0_0;  1 drivers
v0x151984140_0 .net "data_out_result", 7 0, v0x1519824d0_0;  1 drivers
v0x1519841d0_0 .net "done", 0 0, v0x15197a5a0_0;  1 drivers
v0x151984260_0 .net "en_max_pool", 0 0, L_0x1519a1fd0;  1 drivers
v0x1519842f0_0 .net "img_addr", 5 0, v0x15197aab0_0;  1 drivers
v0x151984380_0 .net "img_data", 23 0, v0x1519777c0_0;  1 drivers
v0x151984420_0 .net "kern_addr", 5 0, v0x15197ac90_0;  1 drivers
v0x1519844c0_0 .net "kern_addr_mode", 0 0, L_0x1519a1e50;  1 drivers
v0x151984550_0 .net "kern_cols", 2 0, L_0x1519a17c0;  1 drivers
v0x1519845f0_0 .net "kern_data", 23 0, v0x1519781b0_0;  1 drivers
v0x151984690_0 .net "kerns", 2 0, L_0x1519a1a80;  1 drivers
v0x151984730_0 .net "mask", 2 0, L_0x1519a2070;  1 drivers
v0x1519847d0_0 .var "rdata", 31 0;
v0x151984880_0 .var "ready", 0 0;
v0x151984920_0 .net "reset", 0 0, L_0x15199f830;  1 drivers
v0x1519849b0_0 .net "result_addr", 5 0, v0x15197b050_0;  1 drivers
v0x151984a50_0 .net "result_cols", 7 0, L_0x1519a1c40;  1 drivers
v0x151984af0_0 .net "result_data", 7 0, v0x15197c3e0_0;  1 drivers
v0x151984c00_0 .net "result_valid", 0 0, v0x15197c950_0;  1 drivers
v0x151984d10_0 .net "shift", 3 0, L_0x1519a1d30;  1 drivers
v0x151984e20_0 .net "soft_reset", 0 0, L_0x1519a16a0;  1 drivers
v0x151984eb0_0 .net "start", 0 0, L_0x1519a1600;  1 drivers
v0x151984f40_0 .net "stride", 7 0, L_0x1519a1ba0;  1 drivers
v0x151984fd0_0 .net "valid", 0 0, L_0x15199fc10;  1 drivers
v0x151985060_0 .net "wb_clk_i", 0 0, o0x158053220;  alias, 0 drivers
v0x1519850f0_0 .net "wb_rst_i", 0 0, o0x158053250;  alias, 0 drivers
v0x1519851c0_0 .net "wbs_ack_o", 0 0, v0x151984880_0;  alias, 1 drivers
v0x151985250_0 .net "wbs_adr_i", 31 0, o0x1580532b0;  alias, 0 drivers
v0x151985320_0 .net "wbs_cyc_i", 0 0, o0x1580532e0;  alias, 0 drivers
v0x1519853f0_0 .net "wbs_dat_i", 31 0, o0x158050130;  alias, 0 drivers
v0x151985580_0 .net "wbs_dat_o", 31 0, L_0x15199fd00;  alias, 1 drivers
v0x151983eb0_0 .net "wbs_sel_i", 3 0, o0x158053340;  alias, 0 drivers
v0x151983f40_0 .net "wbs_stb_i", 0 0, o0x158053370;  alias, 0 drivers
v0x151983fd0_0 .net "wbs_we_i", 0 0, o0x1580533a0;  alias, 0 drivers
v0x151985610_0 .net "we_img_ram", 0 0, L_0x1519a07a0;  1 drivers
v0x1519856a0_0 .net "we_kern_ram", 0 0, L_0x1519a0d20;  1 drivers
v0x151985730_0 .net "we_regs", 0 0, L_0x1519a02c0;  1 drivers
v0x1519857c0_0 .net "we_res_ram", 0 0, L_0x1519a11d0;  1 drivers
L_0x15199f8a0 .part o0x1580532b0, 24, 8;
L_0x151985480 .concat [ 8 25 0 0], L_0x15199f8a0, L_0x1580885b0;
L_0x15199fa00 .cmp/eq 33, L_0x151985480, L_0x1580885f8;
L_0x15199fe50 .part o0x1580532b0, 8, 2;
L_0x15199fef0 .concat [ 2 30 0 0], L_0x15199fe50, L_0x158088640;
L_0x1519a0050 .cmp/eq 32, L_0x15199fef0, L_0x158088688;
L_0x1519a0370 .part o0x1580532b0, 8, 2;
L_0x1519a0450 .concat [ 2 30 0 0], L_0x1519a0370, L_0x1580886d0;
L_0x1519a0570 .cmp/eq 32, L_0x1519a0450, L_0x158088718;
L_0x1519a0850 .part o0x1580532b0, 8, 2;
L_0x1519a08f0 .concat [ 2 30 0 0], L_0x1519a0850, L_0x158088760;
L_0x1519a0a70 .cmp/eq 32, L_0x1519a08f0, L_0x1580887a8;
L_0x1519a0d90 .part o0x1580532b0, 8, 2;
L_0x1519a0ea0 .concat [ 2 30 0 0], L_0x1519a0d90, L_0x1580887f0;
L_0x1519a0f80 .cmp/eq 32, L_0x1519a0ea0, L_0x158088838;
L_0x1519a2200 .part o0x1580532b0, 2, 2;
L_0x1519a2b70 .part L_0x1519a1ba0, 0, 6;
L_0x1519a2ca0 .part L_0x1519a1c40, 0, 6;
L_0x1519a2d40 .part o0x158050130, 0, 24;
L_0x1519a2e80 .part o0x1580532b0, 2, 6;
L_0x1519a2f20 .part o0x158050130, 0, 24;
L_0x1519a2de0 .part o0x1580532b0, 2, 6;
L_0x1519a3100 .part o0x1580532b0, 2, 6;
S_0x151974b60 .scope module, "cfg_regs_inst" "regs" 3 89, 4 3 0, S_0x151974310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x151974d20 .param/l "DWIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v0x151975fd0_0 .net *"_ivl_6", 29 0, L_0x151999cf0;  1 drivers
v0x151976090_0 .net "accum_ovrflow", 0 0, v0x15197f730_0;  alias, 1 drivers
v0x151976130_0 .net "addr", 1 0, L_0x1519a2200;  1 drivers
v0x1519761c0_0 .net "clk", 0 0, L_0x15199ef70;  alias, 1 drivers
v0x151976250_0 .net "cols", 7 0, L_0x1519a18e0;  alias, 1 drivers
v0x151976320_0 .net "data_in", 31 0, o0x158050130;  alias, 0 drivers
v0x1519763b0_0 .net "data_out", 31 0, v0x1519759b0_0;  alias, 1 drivers
v0x151976450_0 .net "done", 0 0, v0x15197a5a0_0;  alias, 1 drivers
v0x1519764e0_0 .net "en_max_pool", 0 0, L_0x1519a1fd0;  alias, 1 drivers
v0x151976600_0 .net "kern_addr_mode", 0 0, L_0x1519a1e50;  alias, 1 drivers
v0x1519766a0_0 .net "kern_cols", 2 0, L_0x1519a17c0;  alias, 1 drivers
v0x151976750_0 .net "kerns", 2 0, L_0x1519a1a80;  alias, 1 drivers
v0x151976800_0 .net "mask", 2 0, L_0x1519a2070;  alias, 1 drivers
v0x1519768b0 .array "regs", 4 0;
v0x1519768b0_0 .net v0x1519768b0 0, 31 0, v0x151975680_0; 1 drivers
v0x1519768b0_1 .net v0x1519768b0 1, 31 0, v0x151975710_0; 1 drivers
v0x1519768b0_2 .net v0x1519768b0 2, 31 0, v0x1519757a0_0; 1 drivers
v0x1519768b0_3 .net v0x1519768b0 3, 31 0, v0x151975870_0; 1 drivers
o0x158057060 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1519768b0_4 .net v0x1519768b0 4, 31 0, o0x158057060; 0 drivers
v0x151976a20_0 .net "reset", 0 0, L_0x15199f830;  alias, 1 drivers
v0x151976ab0_0 .net "result_cols", 7 0, L_0x1519a1c40;  alias, 1 drivers
v0x151976b40_0 .net "shift", 3 0, L_0x1519a1d30;  alias, 1 drivers
v0x151976cd0_0 .net "soft_reset", 0 0, L_0x1519a16a0;  alias, 1 drivers
v0x151976d60_0 .net "start", 0 0, L_0x1519a1600;  alias, 1 drivers
v0x151976e00_0 .net "stride", 7 0, L_0x1519a1ba0;  alias, 1 drivers
v0x151976eb0_0 .net "wr_en", 0 0, L_0x1519a02c0;  alias, 1 drivers
L_0x151999cf0 .part v0x151975680_0, 2, 30;
L_0x1519a1460 .concat [ 1 1 30 0], v0x15197a5a0_0, v0x15197f730_0, L_0x151999cf0;
L_0x1519a1600 .part v0x151975680_0, 2, 1;
L_0x1519a16a0 .part v0x151975680_0, 3, 1;
L_0x1519a17c0 .part v0x151975710_0, 0, 3;
L_0x1519a18e0 .part v0x151975710_0, 8, 8;
L_0x1519a1a80 .part v0x151975710_0, 16, 3;
L_0x1519a1ba0 .part v0x151975710_0, 24, 8;
L_0x1519a1c40 .part v0x1519757a0_0, 0, 8;
L_0x1519a1d30 .part v0x1519757a0_0, 8, 4;
L_0x1519a1e50 .part v0x1519757a0_0, 16, 1;
L_0x1519a1fd0 .part v0x1519757a0_0, 17, 1;
L_0x1519a2070 .part v0x1519757a0_0, 18, 3;
S_0x151975030 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 4 42, 5 15 0, S_0x151974b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x1519751f0 .param/l "DWIDTH" 0 5 17, +C4<00000000000000000000000000100000>;
v0x151975520_0 .net "addr", 1 0, L_0x1519a2200;  alias, 1 drivers
v0x1519755e0_0 .net "clk", 0 0, L_0x15199ef70;  alias, 1 drivers
v0x151975680_0 .var "ctrl0", 31 0;
v0x151975710_0 .var "ctrl1", 31 0;
v0x1519757a0_0 .var "ctrl2", 31 0;
v0x151975870_0 .var "ctrl3", 31 0;
v0x151975910_0 .net "data_in", 31 0, o0x158050130;  alias, 0 drivers
v0x1519759b0_0 .var "data_out", 31 0;
v0x151975a60_0 .net "reset", 0 0, L_0x15199f830;  alias, 1 drivers
v0x151975b70_0 .net "status0", 31 0, L_0x1519a1460;  1 drivers
v0x151975c10_0 .net "status1", 31 0, v0x151975710_0;  alias, 1 drivers
v0x151975cd0_0 .net "status2", 31 0, v0x1519757a0_0;  alias, 1 drivers
v0x151975d60_0 .net "status3", 31 0, v0x151975870_0;  alias, 1 drivers
v0x151975df0_0 .net "wr_en", 0 0, L_0x1519a02c0;  alias, 1 drivers
E_0x151975450/0 .event anyedge, v0x151975520_0, v0x151975b70_0, v0x151975710_0, v0x1519757a0_0;
E_0x151975450/1 .event anyedge, v0x151975870_0;
E_0x151975450 .event/or E_0x151975450/0, E_0x151975450/1;
E_0x1519754d0 .event posedge, v0x1519755e0_0;
S_0x1519770a0 .scope module, "img_dffram" "dffram" 3 151, 6 1 0, S_0x151974310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x151974dc0 .param/l "AWIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
P_0x151974e00 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000011000>;
v0x151977480_0 .net "adr_r", 5 0, v0x15197aab0_0;  alias, 1 drivers
v0x151977530_0 .net "adr_w", 5 0, L_0x1519a2e80;  1 drivers
v0x1519775d0_0 .net "clk", 0 0, L_0x15199ef70;  alias, 1 drivers
v0x151977660_0 .net "dat_i", 23 0, L_0x1519a2d40;  1 drivers
v0x1519776f0_0 .var "dat_o", 23 0;
v0x1519777c0_0 .var "dat_o2", 23 0;
v0x151977870 .array "r", 63 0, 23 0;
v0x151977910_0 .net "we", 0 0, L_0x1519a07a0;  alias, 1 drivers
S_0x151977a60 .scope module, "kerns_dffram" "dffram" 3 167, 6 1 0, S_0x151974310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x151977c20 .param/l "AWIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
P_0x151977c60 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000011000>;
v0x151977e90_0 .net "adr_r", 5 0, v0x15197ac90_0;  alias, 1 drivers
v0x151977f40_0 .net "adr_w", 5 0, L_0x1519a2de0;  1 drivers
v0x151977fe0_0 .net "clk", 0 0, L_0x15199ef70;  alias, 1 drivers
v0x151978070_0 .net "dat_i", 23 0, L_0x1519a2f20;  1 drivers
v0x151978100_0 .var "dat_o", 23 0;
v0x1519781b0_0 .var "dat_o2", 23 0;
v0x151978260 .array "r", 63 0, 23 0;
v0x151978300_0 .net "we", 0 0, L_0x1519a0d20;  alias, 1 drivers
S_0x151978450 .scope module, "ren_conv_inst" "ren_conv" 3 121, 7 4 0, S_0x151974310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 6 "img_addr";
    .port_info 17 /OUTPUT 6 "result_addr";
    .port_info 18 /OUTPUT 8 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x151978610 .param/l "COL_WIDTH" 0 7 7, +C4<00000000000000000000000000001000>;
P_0x151978650 .param/l "IMG_ADDR_WIDTH" 0 7 9, +C4<00000000000000000000000000000110>;
P_0x151978690 .param/l "IMG_DWIDTH" 0 7 12, +C4<00000000000000000000000000011000>;
P_0x1519786d0 .param/l "KERN_CNT_WIDTH" 0 7 8, +C4<00000000000000000000000000000011>;
P_0x151978710 .param/l "KERN_COL_WIDTH" 0 7 6, +C4<00000000000000000000000000000011>;
P_0x151978750 .param/l "KERN_DWIDTH" 0 7 13, +C4<00000000000000000000000000011000>;
P_0x151978790 .param/l "RESULT_DWIDTH" 0 7 14, +C4<00000000000000000000000000001000>;
P_0x1519787d0 .param/l "RSLT_ADDR_WIDTH" 0 7 10, +C4<00000000000000000000000000000110>;
P_0x151978810 .param/l "SHFT_WIDTH" 0 7 11, +C4<00000000000000000000000000000100>;
v0x151980b80_0 .net "accum_ovrflow", 0 0, v0x15197f730_0;  alias, 1 drivers
v0x151980c60_0 .net "clk", 0 0, L_0x15199ef70;  alias, 1 drivers
v0x151980cf0_0 .net "clr_col_cnt", 0 0, v0x151979f30_0;  1 drivers
v0x151980d80_0 .net "clr_k_col_cnt", 0 0, v0x15197a100_0;  1 drivers
v0x151980e10_0 .net "cols", 7 0, L_0x1519a18e0;  alias, 1 drivers
v0x151980ee0_0 .net "done", 0 0, v0x15197a5a0_0;  alias, 1 drivers
v0x151980fb0_0 .net "en_max_pool", 0 0, L_0x1519a1fd0;  alias, 1 drivers
v0x151981040_0 .net "img_addr", 5 0, v0x15197aab0_0;  alias, 1 drivers
v0x151981110_0 .net "img_data", 23 0, v0x1519777c0_0;  alias, 1 drivers
v0x151981220_0 .net "kern_addr", 5 0, v0x15197ac90_0;  alias, 1 drivers
v0x1519812f0_0 .net "kern_addr_mode", 0 0, L_0x1519a1e50;  alias, 1 drivers
v0x1519813c0_0 .net "kern_cols", 2 0, L_0x1519a17c0;  alias, 1 drivers
v0x151981490_0 .net "kern_data", 23 0, v0x1519781b0_0;  alias, 1 drivers
v0x151981560_0 .net "kerns", 2 0, L_0x1519a1a80;  alias, 1 drivers
v0x151981630_0 .net "mask", 2 0, L_0x1519a2070;  alias, 1 drivers
v0x1519816c0_0 .net "reset", 0 0, L_0x1519a2980;  1 drivers
v0x151981750_0 .net "result_addr", 5 0, v0x15197b050_0;  alias, 1 drivers
v0x1519818e0_0 .net "result_cols", 5 0, L_0x1519a2ca0;  1 drivers
v0x151981970_0 .net "result_data", 7 0, v0x15197c3e0_0;  alias, 1 drivers
v0x151981a00_0 .net "result_valid", 0 0, v0x15197c950_0;  alias, 1 drivers
v0x151981a90_0 .net "shift", 3 0, L_0x1519a1d30;  alias, 1 drivers
v0x151981b20_0 .net "start", 0 0, L_0x1519a1600;  alias, 1 drivers
v0x151981c30_0 .net "stride", 5 0, L_0x1519a2b70;  1 drivers
S_0x151978e80 .scope module, "agu_inst" "agu" 7 60, 8 24 0, S_0x151978450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 6 "img_addr";
    .port_info 12 /OUTPUT 6 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x151979050 .param/l "COL_WIDTH" 0 8 27, +C4<00000000000000000000000000001000>;
P_0x151979090 .param/l "IMG_ADDR_WIDTH" 0 8 29, +C4<00000000000000000000000000000110>;
P_0x1519790d0 .param/l "KERN_CNT_WIDTH" 0 8 28, +C4<00000000000000000000000000000011>;
P_0x151979110 .param/l "KERN_COL_WIDTH" 0 8 26, +C4<00000000000000000000000000000011>;
P_0x151979150 .param/l "RSLT_ADDR_WIDTH" 0 8 30, +C4<00000000000000000000000000000110>;
v0x151979e90_0 .net "clk", 0 0, L_0x15199ef70;  alias, 1 drivers
v0x151979f30_0 .var "clr_col_cnt", 0 0;
v0x151979fd0_0 .var "clr_img_addr", 0 0;
v0x15197a060_0 .var "clr_img_st", 0 0;
v0x15197a100_0 .var "clr_k_col_cnt", 0 0;
v0x15197a1e0_0 .var "clr_kerns_cnt", 0 0;
v0x15197a270_0 .net "clr_kerns_cnt_d", 7 0, v0x151979c70_0;  1 drivers
v0x15197a320_0 .var "clr_result_addr", 0 0;
v0x15197a3b0_0 .var "col_cnt", 7 0;
v0x15197a4e0_0 .net "cols", 7 0, L_0x1519a18e0;  alias, 1 drivers
v0x15197a5a0_0 .var "done", 0 0;
v0x15197a630_0 .var "en_col_cnt", 0 0;
v0x15197a6c0_0 .var "en_img_addr", 0 0;
v0x15197a750_0 .var "en_img_st", 0 0;
v0x15197a7e0_0 .var "en_k_col_cnt", 0 0;
v0x15197a870_0 .var "en_kerns_cnt", 0 0;
v0x15197a910_0 .net "en_result_addr", 0 0, v0x15197c950_0;  alias, 1 drivers
v0x15197aab0_0 .var "img_addr", 5 0;
v0x15197ab70_0 .var "img_st", 5 0;
v0x15197ac00_0 .var "k_col_cnt", 2 0;
v0x15197ac90_0 .var "kern_addr", 5 0;
v0x15197ad20_0 .net "kern_addr_mode", 0 0, L_0x1519a1e50;  alias, 1 drivers
v0x15197adb0_0 .net "kern_cols", 2 0, L_0x1519a17c0;  alias, 1 drivers
v0x15197ae60_0 .net "kerns", 2 0, L_0x1519a1a80;  alias, 1 drivers
v0x15197af10_0 .var "kerns_cnt", 2 0;
v0x15197afa0_0 .net "reset", 0 0, L_0x1519a2980;  alias, 1 drivers
v0x15197b050_0 .var "result_addr", 5 0;
v0x15197b0f0_0 .net "result_cols", 5 0, L_0x1519a2ca0;  alias, 1 drivers
v0x15197b1a0_0 .net "start", 0 0, L_0x1519a1600;  alias, 1 drivers
v0x15197b250_0 .var "start_d", 0 0;
v0x15197b2e0_0 .var "start_pedge", 0 0;
v0x15197b380_0 .net "stride", 5 0, L_0x1519a2b70;  alias, 1 drivers
E_0x1519794f0 .event anyedge, v0x15197b050_0, v0x15197b0f0_0, v0x15197a910_0;
E_0x151979560 .event anyedge, v0x151976d60_0, v0x15197b250_0;
E_0x1519795b0 .event anyedge, v0x151976600_0, v0x15197af10_0, v0x15197ac00_0;
E_0x151979630 .event anyedge, v0x151976d60_0;
E_0x151979670 .event anyedge, v0x15197a100_0;
E_0x1519796f0 .event anyedge, v0x151979f30_0;
E_0x151979740 .event anyedge, v0x15197af10_0, v0x151976750_0, v0x15197a870_0;
E_0x1519797c0 .event anyedge, v0x15197a3b0_0, v0x151976250_0, v0x15197a630_0;
E_0x151979820 .event anyedge, v0x15197ac00_0, v0x1519766a0_0, v0x151976d60_0;
S_0x1519798b0 .scope module, "ser_shift_done" "serial_shift" 8 147, 9 1 0, S_0x151978e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x151979780 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000001000>;
v0x151979bd0_0 .net "clk", 0 0, L_0x15199ef70;  alias, 1 drivers
v0x151979c70_0 .var "par_out", 7 0;
v0x151979d10_0 .net "reset", 0 0, L_0x1519a2980;  alias, 1 drivers
v0x151979da0_0 .net "ser_in", 0 0, v0x15197a1e0_0;  1 drivers
S_0x15197b5b0 .scope module, "datapath_inst" "datapath" 7 88, 10 6 0, S_0x151978450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 8 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x15197b780 .param/l "CLR_DLY" 1 10 167, +C4<00000000000000000000000000000010>;
P_0x15197b7c0 .param/l "CLR_DLY_WIDTH" 1 10 168, +C4<00000000000000000000000000000011>;
P_0x15197b800 .param/l "DLY_WIDTH" 1 10 151, +C4<00000000000000000000000000010000>;
P_0x15197b840 .param/l "IMG_DWIDTH" 0 10 8, +C4<00000000000000000000000000011000>;
P_0x15197b880 .param/l "KERN_DWIDTH" 0 10 9, +C4<00000000000000000000000000011000>;
P_0x15197b8c0 .param/l "RESULT_DWIDTH" 0 10 10, +C4<00000000000000000000000000001000>;
P_0x15197b900 .param/l "SHFT_WIDTH" 0 10 11, +C4<00000000000000000000000000000100>;
L_0x1519a2800 .functor OR 1, L_0x1519a2980, L_0x1519a2760, C4<0>, C4<0>;
L_0x1519a2910 .functor AND 1, v0x15197fb90_0, L_0x1519a2870, C4<1>, C4<1>;
v0x15197f5d0_0 .net *"_ivl_13", 0 0, L_0x1519a2760;  1 drivers
v0x15197f690_0 .net *"_ivl_17", 0 0, L_0x1519a2870;  1 drivers
v0x15197f730_0 .var "accum_ovrflow", 0 0;
v0x15197f800_0 .net "clk", 0 0, L_0x15199ef70;  alias, 1 drivers
v0x15197f890_0 .net "clr_col_cnt", 0 0, v0x151979f30_0;  alias, 1 drivers
v0x15197f9a0_0 .net "clr_col_cnt_d", 7 0, v0x15197e0e0_0;  1 drivers
v0x15197fa30_0 .net "clr_k_col_cnt", 0 0, v0x15197a100_0;  alias, 1 drivers
v0x15197fb00_0 .net "clr_k_col_cnt_d", 2 0, v0x15197e7b0_0;  1 drivers
v0x15197fb90_0 .var "clr_mult_accum", 0 0;
v0x15197fca0_0 .net "en_max_pool", 0 0, L_0x1519a1fd0;  alias, 1 drivers
v0x15197fd30_0 .net "img_data", 23 0, v0x1519777c0_0;  alias, 1 drivers
v0x15197fdc0_0 .net "kern_data", 23 0, v0x1519781b0_0;  alias, 1 drivers
v0x15197fe50_0 .net "mask", 2 0, L_0x1519a2070;  alias, 1 drivers
v0x15197ff00_0 .var "mult_accum", 19 0;
v0x15197ffb0_0 .var "mult_accum_mux", 20 0;
v0x151980040_0 .var "mult_accum_r", 20 0;
v0x1519800f0_0 .net "mult_out0", 15 0, v0x15197cfd0_0;  1 drivers
v0x1519802b0_0 .var "mult_out0_r", 15 0;
v0x151980340_0 .net "mult_out1", 15 0, v0x15197d610_0;  1 drivers
v0x1519803d0_0 .var "mult_out1_r", 15 0;
v0x151980460_0 .net "mult_out2", 15 0, v0x15197dc40_0;  1 drivers
v0x1519804f0_0 .var "mult_out2_r", 15 0;
v0x151980590_0 .net "reset", 0 0, L_0x1519a2980;  alias, 1 drivers
v0x151980620_0 .net "result_data", 7 0, v0x15197c3e0_0;  alias, 1 drivers
v0x1519806e0_0 .net "result_valid", 0 0, v0x15197c950_0;  alias, 1 drivers
v0x1519807b0_0 .net "shift", 3 0, L_0x1519a1d30;  alias, 1 drivers
v0x151980880_0 .net "shift_out", 7 0, v0x15197f490_0;  1 drivers
v0x151980950_0 .net "start", 0 0, L_0x1519a1600;  alias, 1 drivers
v0x1519809e0_0 .net "start_d", 15 0, v0x15197ece0_0;  1 drivers
E_0x15197bd90 .event anyedge, v0x15197e7b0_0, v0x15197ece0_0;
E_0x15197bde0 .event anyedge, v0x151980040_0;
E_0x15197be30 .event anyedge, v0x15197fb90_0, v0x151980040_0;
L_0x1519a22a0 .part v0x1519777c0_0, 0, 8;
L_0x1519a23c0 .part v0x1519781b0_0, 0, 8;
L_0x1519a24e0 .part v0x1519777c0_0, 8, 8;
L_0x1519a2580 .part v0x1519781b0_0, 8, 8;
L_0x1519a2620 .part v0x1519777c0_0, 16, 8;
L_0x1519a26c0 .part v0x1519781b0_0, 16, 8;
L_0x1519a2760 .part v0x15197e0e0_0, 3, 1;
L_0x1519a2870 .part v0x15197ece0_0, 2, 1;
S_0x15197be90 .scope module, "max_pool_inst" "max_pool" 10 140, 11 12 0, S_0x15197b5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x15197c000 .param/l "DWIDTH" 0 11 14, +C4<00000000000000000000000000001000>;
v0x15197c2a0_0 .net "clk", 0 0, L_0x15199ef70;  alias, 1 drivers
v0x15197c340_0 .net "data_in", 7 0, v0x15197f490_0;  alias, 1 drivers
v0x15197c3e0_0 .var "data_out", 7 0;
v0x15197c470_0 .var "data_r", 7 0;
v0x15197c500_0 .net "en_maxpool", 0 0, L_0x1519a1fd0;  alias, 1 drivers
v0x15197c5d0_0 .var "max_pool_out", 7 0;
v0x15197c660_0 .var "max_pool_valid", 0 0;
v0x15197c6f0_0 .net "reset", 0 0, L_0x1519a2800;  1 drivers
v0x15197c790_0 .var "toggle", 0 0;
v0x15197c8b0_0 .net "valid_in", 0 0, L_0x1519a2910;  1 drivers
v0x15197c950_0 .var "valid_out", 0 0;
E_0x15197c1f0 .event anyedge, v0x15197c790_0, v0x15197c8b0_0;
E_0x15197c250 .event anyedge, v0x15197c470_0, v0x15197c340_0;
S_0x15197ca60 .scope module, "mult_inst0" "mult" 10 58, 12 1 0, S_0x15197b5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x15197cc30 .param/l "WIDTH_A" 0 12 3, +C4<00000000000000000000000000001000>;
P_0x15197cc70 .param/l "WIDTH_B" 0 12 4, +C4<00000000000000000000000000001000>;
v0x15197ce70_0 .net/s "a", 7 0, L_0x1519a22a0;  1 drivers
v0x15197cf30_0 .net/s "b", 7 0, L_0x1519a23c0;  1 drivers
v0x15197cfd0_0 .var/s "out", 15 0;
E_0x15197ce20 .event anyedge, v0x15197ce70_0, v0x15197cf30_0;
S_0x15197d070 .scope module, "mult_inst1" "mult" 10 70, 12 1 0, S_0x15197b5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x15197d230 .param/l "WIDTH_A" 0 12 3, +C4<00000000000000000000000000001000>;
P_0x15197d270 .param/l "WIDTH_B" 0 12 4, +C4<00000000000000000000000000001000>;
v0x15197d4b0_0 .net/s "a", 7 0, L_0x1519a24e0;  1 drivers
v0x15197d570_0 .net/s "b", 7 0, L_0x1519a2580;  1 drivers
v0x15197d610_0 .var/s "out", 15 0;
E_0x15197d460 .event anyedge, v0x15197d4b0_0, v0x15197d570_0;
S_0x15197d6b0 .scope module, "mult_inst2" "mult" 10 82, 12 1 0, S_0x15197b5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x15197d870 .param/l "WIDTH_A" 0 12 3, +C4<00000000000000000000000000001000>;
P_0x15197d8b0 .param/l "WIDTH_B" 0 12 4, +C4<00000000000000000000000000001000>;
v0x15197dae0_0 .net/s "a", 7 0, L_0x1519a2620;  1 drivers
v0x15197dba0_0 .net/s "b", 7 0, L_0x1519a26c0;  1 drivers
v0x15197dc40_0 .var/s "out", 15 0;
E_0x15197da80 .event anyedge, v0x15197dae0_0, v0x15197dba0_0;
S_0x15197dce0 .scope module, "ser_shift_clr_col" "serial_shift" 10 191, 9 1 0, S_0x15197b5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x15197dee0 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000001000>;
v0x15197e040_0 .net "clk", 0 0, L_0x15199ef70;  alias, 1 drivers
v0x15197e0e0_0 .var "par_out", 7 0;
v0x15197e180_0 .net "reset", 0 0, L_0x1519a2980;  alias, 1 drivers
v0x15197e210_0 .net "ser_in", 0 0, v0x151979f30_0;  alias, 1 drivers
S_0x15197e2d0 .scope module, "ser_shift_clr_k_col" "serial_shift" 10 175, 9 1 0, S_0x15197b5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x15197e490 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000000011>;
v0x15197e610_0 .net "clk", 0 0, L_0x15199ef70;  alias, 1 drivers
v0x15197e7b0_0 .var "par_out", 2 0;
v0x15197e840_0 .net "reset", 0 0, L_0x1519a2980;  alias, 1 drivers
v0x15197e8d0_0 .net "ser_in", 0 0, v0x15197a100_0;  alias, 1 drivers
S_0x15197e960 .scope module, "ser_shift_start" "serial_shift" 10 158, 9 1 0, S_0x15197b5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x15197ead0 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000010000>;
v0x15197ec50_0 .net "clk", 0 0, L_0x15199ef70;  alias, 1 drivers
v0x15197ece0_0 .var "par_out", 15 0;
v0x15197ed80_0 .net "reset", 0 0, L_0x1519a2980;  alias, 1 drivers
v0x15197ee90_0 .net "ser_in", 0 0, L_0x1519a1600;  alias, 1 drivers
S_0x15197ef20 .scope module, "shifter_inst" "shifter" 10 128, 13 1 0, S_0x15197b5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 8 "out";
P_0x15197f0e0 .param/l "IN_WIDTH" 0 13 3, +C4<00000000000000000000000000010100>;
P_0x15197f120 .param/l "OUT_WIDTH" 0 13 5, +C4<00000000000000000000000000001000>;
P_0x15197f160 .param/l "SHFT_WIDTH" 0 13 4, +C4<00000000000000000000000000000100>;
v0x15197f3d0_0 .net "in", 19 0, v0x15197ff00_0;  1 drivers
v0x15197f490_0 .var "out", 7 0;
v0x15197f530_0 .net "shift", 3 0, L_0x1519a1d30;  alias, 1 drivers
E_0x15197f370 .event anyedge, v0x151976b40_0, v0x15197f3d0_0;
S_0x151981dc0 .scope module, "results_dffram" "dffram" 3 183, 6 1 0, S_0x151974310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 8 "dat_o";
    .port_info 3 /OUTPUT 8 "dat_o2";
    .port_info 4 /INPUT 8 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x151978bd0 .param/l "AWIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
P_0x151978c10 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
v0x1519821b0_0 .net "adr_r", 5 0, L_0x1519a3100;  1 drivers
v0x151982260_0 .net "adr_w", 5 0, v0x15197b050_0;  alias, 1 drivers
v0x151982300_0 .net "clk", 0 0, L_0x15199ef70;  alias, 1 drivers
v0x151982390_0 .net "dat_i", 7 0, v0x15197c3e0_0;  alias, 1 drivers
v0x151982420_0 .var "dat_o", 7 0;
v0x1519824d0_0 .var "dat_o2", 7 0;
v0x151982580 .array "r", 63 0, 7 0;
v0x151982620_0 .net "we", 0 0, L_0x1519a10a0;  1 drivers
S_0x1519858f0 .scope module, "ren_conv_top_inst_3" "ren_conv_top" 2 145, 3 6 0, S_0x150ffa930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x151985a60 .param/l "COL_WIDTH" 0 3 12, +C4<00000000000000000000000000001000>;
P_0x151985aa0 .param/l "IMG_ADDR_WIDTH" 0 3 14, +C4<00000000000000000000000000000110>;
P_0x151985ae0 .param/l "KERN_CNT_WIDTH" 0 3 13, +C4<00000000000000000000000000000011>;
P_0x151985b20 .param/l "KERN_COL_WIDTH" 0 3 11, +C4<00000000000000000000000000000011>;
P_0x151985b60 .param/l "MY_ADDR" 0 3 8, C4<000000000000000000000000000110011>;
P_0x151985ba0 .param/l "MY_ADDR_LSB" 0 3 10, +C4<00000000000000000000000000011000>;
P_0x151985be0 .param/l "MY_ADDR_MSB" 0 3 9, +C4<00000000000000000000000000100000>;
P_0x151985c20 .param/l "RSLT_ADDR_WIDTH" 0 3 15, +C4<00000000000000000000000000000110>;
L_0x1519a2af0 .functor BUFZ 1, o0x158053220, C4<0>, C4<0>, C4<0>;
L_0x1519a2fc0 .functor BUFZ 1, o0x158053250, C4<0>, C4<0>, C4<0>;
L_0x15199c9b0 .functor AND 1, L_0x15199c8d0, o0x1580532e0, C4<1>, C4<1>;
L_0x151997640 .functor AND 1, L_0x15199c9b0, o0x158053370, C4<1>, C4<1>;
L_0x1519a37e0 .functor BUFZ 32, v0x151995da0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1519a3d30 .functor AND 1, L_0x15199cfb0, L_0x151997640, C4<1>, C4<1>;
L_0x1519a3e60 .functor AND 1, L_0x1519a3d30, o0x1580533a0, C4<1>, C4<1>;
L_0x1519a4280 .functor AND 1, L_0x1519a4110, L_0x151997640, C4<1>, C4<1>;
L_0x1519a4340 .functor AND 1, L_0x1519a4280, o0x1580533a0, C4<1>, C4<1>;
L_0x1519a46f0 .functor AND 1, L_0x1519a4610, L_0x151997640, C4<1>, C4<1>;
L_0x1519a4880 .functor AND 1, L_0x1519a46f0, o0x1580533a0, C4<1>, C4<1>;
L_0x1519a4990 .functor AND 1, L_0x1519a4b00, L_0x151997640, C4<1>, C4<1>;
L_0x1519a4d50 .functor AND 1, L_0x1519a4990, o0x1580533a0, C4<1>, C4<1>;
L_0x1519a63e0 .functor OR 1, L_0x1519a2fc0, L_0x1519a5100, C4<0>, C4<0>;
L_0x1519a4ce0 .functor NOT 1, v0x15198bb70_0, C4<0>, C4<0>, C4<0>;
L_0x1519a6670 .functor AND 1, v0x15198df20_0, L_0x1519a4ce0, C4<1>, C4<1>;
L_0x1580888c8 .functor BUFT 1, C4<000000000000000000000000000110011>, C4<0>, C4<0>, C4<0>;
v0x151993d40_0 .net/2u *"_ivl_10", 32 0, L_0x1580888c8;  1 drivers
v0x151993de0_0 .net *"_ivl_12", 0 0, L_0x15199c8d0;  1 drivers
v0x151993e80_0 .net *"_ivl_14", 0 0, L_0x15199c9b0;  1 drivers
v0x151993f10_0 .net *"_ivl_23", 1 0, L_0x1519a3900;  1 drivers
v0x151993fb0_0 .net *"_ivl_24", 31 0, L_0x1519a39a0;  1 drivers
L_0x158088910 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1519940a0_0 .net *"_ivl_27", 29 0, L_0x158088910;  1 drivers
L_0x158088958 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x151994150_0 .net/2u *"_ivl_28", 31 0, L_0x158088958;  1 drivers
v0x151994200_0 .net *"_ivl_30", 0 0, L_0x15199cfb0;  1 drivers
v0x1519942a0_0 .net *"_ivl_32", 0 0, L_0x1519a3d30;  1 drivers
v0x1519943b0_0 .net *"_ivl_37", 1 0, L_0x1519a3f10;  1 drivers
v0x151994460_0 .net *"_ivl_38", 31 0, L_0x1519a3ff0;  1 drivers
L_0x1580889a0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x151994510_0 .net *"_ivl_41", 29 0, L_0x1580889a0;  1 drivers
L_0x1580889e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1519945c0_0 .net/2u *"_ivl_42", 31 0, L_0x1580889e8;  1 drivers
v0x151994670_0 .net *"_ivl_44", 0 0, L_0x1519a4110;  1 drivers
v0x151994710_0 .net *"_ivl_46", 0 0, L_0x1519a4280;  1 drivers
v0x1519947c0_0 .net *"_ivl_5", 7 0, L_0x1519a3460;  1 drivers
v0x151994870_0 .net *"_ivl_51", 1 0, L_0x1519a43f0;  1 drivers
v0x151994a00_0 .net *"_ivl_52", 31 0, L_0x1519a4490;  1 drivers
L_0x158088a30 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x151994a90_0 .net *"_ivl_55", 29 0, L_0x158088a30;  1 drivers
L_0x158088a78 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x151994b40_0 .net/2u *"_ivl_56", 31 0, L_0x158088a78;  1 drivers
v0x151994bf0_0 .net *"_ivl_58", 0 0, L_0x1519a4610;  1 drivers
v0x151994c90_0 .net *"_ivl_6", 32 0, L_0x15199c830;  1 drivers
v0x151994d40_0 .net *"_ivl_60", 0 0, L_0x1519a46f0;  1 drivers
v0x151994df0_0 .net *"_ivl_65", 1 0, L_0x1519a48f0;  1 drivers
v0x151994ea0_0 .net *"_ivl_66", 31 0, L_0x1519a4a00;  1 drivers
L_0x158088ac0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x151994f50_0 .net *"_ivl_69", 29 0, L_0x158088ac0;  1 drivers
L_0x158088b08 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x151995000_0 .net/2u *"_ivl_70", 31 0, L_0x158088b08;  1 drivers
v0x1519950b0_0 .net *"_ivl_72", 0 0, L_0x1519a4b00;  1 drivers
v0x151995150_0 .net *"_ivl_74", 0 0, L_0x1519a4990;  1 drivers
L_0x158088880 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x151995200_0 .net *"_ivl_9", 24 0, L_0x158088880;  1 drivers
v0x1519952b0_0 .net *"_ivl_94", 0 0, L_0x1519a4ce0;  1 drivers
v0x151995360_0 .net "accum_ovrflow", 0 0, v0x151990d00_0;  1 drivers
v0x1519953f0_0 .net "clk", 0 0, L_0x1519a2af0;  1 drivers
v0x151994900_0 .net "cols", 7 0, L_0x1519a5340;  1 drivers
v0x151995680_0 .net "data_out_regs", 31 0, v0x151986f80_0;  1 drivers
v0x151995710_0 .net "data_out_result", 7 0, v0x151993aa0_0;  1 drivers
v0x1519957a0_0 .net "done", 0 0, v0x15198bb70_0;  1 drivers
v0x151995830_0 .net "en_max_pool", 0 0, L_0x1519a5a30;  1 drivers
v0x1519958c0_0 .net "img_addr", 5 0, v0x15198c080_0;  1 drivers
v0x151995950_0 .net "img_data", 23 0, v0x151988d90_0;  1 drivers
v0x1519959f0_0 .net "kern_addr", 5 0, v0x15198c260_0;  1 drivers
v0x151995a90_0 .net "kern_addr_mode", 0 0, L_0x1519a58b0;  1 drivers
v0x151995b20_0 .net "kern_cols", 2 0, L_0x1519a5220;  1 drivers
v0x151995bc0_0 .net "kern_data", 23 0, v0x151989780_0;  1 drivers
v0x151995c60_0 .net "kerns", 2 0, L_0x1519a54e0;  1 drivers
v0x151995d00_0 .net "mask", 2 0, L_0x1519a5ad0;  1 drivers
v0x151995da0_0 .var "rdata", 31 0;
v0x151995e50_0 .var "ready", 0 0;
v0x151995ef0_0 .net "reset", 0 0, L_0x1519a2fc0;  1 drivers
v0x151995f80_0 .net "result_addr", 5 0, v0x15198c620_0;  1 drivers
v0x151996020_0 .net "result_cols", 7 0, L_0x1519a56a0;  1 drivers
v0x1519960c0_0 .net "result_data", 7 0, v0x15198d9b0_0;  1 drivers
v0x1519961d0_0 .net "result_valid", 0 0, v0x15198df20_0;  1 drivers
v0x1519962e0_0 .net "shift", 3 0, L_0x1519a5790;  1 drivers
v0x1519963f0_0 .net "soft_reset", 0 0, L_0x1519a5100;  1 drivers
v0x151996480_0 .net "start", 0 0, L_0x1519a5060;  1 drivers
v0x151996510_0 .net "stride", 7 0, L_0x1519a5600;  1 drivers
v0x1519965a0_0 .net "valid", 0 0, L_0x151997640;  1 drivers
v0x151996630_0 .net "wb_clk_i", 0 0, o0x158053220;  alias, 0 drivers
v0x1519966c0_0 .net "wb_rst_i", 0 0, o0x158053250;  alias, 0 drivers
v0x151996750_0 .net "wbs_ack_o", 0 0, v0x151995e50_0;  alias, 1 drivers
v0x1519967e0_0 .net "wbs_adr_i", 31 0, o0x1580532b0;  alias, 0 drivers
v0x151996870_0 .net "wbs_cyc_i", 0 0, o0x1580532e0;  alias, 0 drivers
v0x151996900_0 .net "wbs_dat_i", 31 0, o0x158050130;  alias, 0 drivers
v0x151996990_0 .net "wbs_dat_o", 31 0, L_0x1519a37e0;  alias, 1 drivers
v0x151995480_0 .net "wbs_sel_i", 3 0, o0x158053340;  alias, 0 drivers
v0x151995510_0 .net "wbs_stb_i", 0 0, o0x158053370;  alias, 0 drivers
v0x1519955a0_0 .net "wbs_we_i", 0 0, o0x1580533a0;  alias, 0 drivers
v0x151996a20_0 .net "we_img_ram", 0 0, L_0x1519a4340;  1 drivers
v0x151996ab0_0 .net "we_kern_ram", 0 0, L_0x1519a4880;  1 drivers
v0x151996b40_0 .net "we_regs", 0 0, L_0x1519a3e60;  1 drivers
v0x151996c10_0 .net "we_res_ram", 0 0, L_0x1519a4d50;  1 drivers
L_0x1519a3460 .part o0x1580532b0, 24, 8;
L_0x15199c830 .concat [ 8 25 0 0], L_0x1519a3460, L_0x158088880;
L_0x15199c8d0 .cmp/eq 33, L_0x15199c830, L_0x1580888c8;
L_0x1519a3900 .part o0x1580532b0, 8, 2;
L_0x1519a39a0 .concat [ 2 30 0 0], L_0x1519a3900, L_0x158088910;
L_0x15199cfb0 .cmp/eq 32, L_0x1519a39a0, L_0x158088958;
L_0x1519a3f10 .part o0x1580532b0, 8, 2;
L_0x1519a3ff0 .concat [ 2 30 0 0], L_0x1519a3f10, L_0x1580889a0;
L_0x1519a4110 .cmp/eq 32, L_0x1519a3ff0, L_0x1580889e8;
L_0x1519a43f0 .part o0x1580532b0, 8, 2;
L_0x1519a4490 .concat [ 2 30 0 0], L_0x1519a43f0, L_0x158088a30;
L_0x1519a4610 .cmp/eq 32, L_0x1519a4490, L_0x158088a78;
L_0x1519a48f0 .part o0x1580532b0, 8, 2;
L_0x1519a4a00 .concat [ 2 30 0 0], L_0x1519a48f0, L_0x158088ac0;
L_0x1519a4b00 .cmp/eq 32, L_0x1519a4a00, L_0x158088b08;
L_0x1519a5c60 .part o0x1580532b0, 2, 2;
L_0x1519a65d0 .part L_0x1519a5600, 0, 6;
L_0x1519a6700 .part L_0x1519a56a0, 0, 6;
L_0x1519a67a0 .part o0x158050130, 0, 24;
L_0x1519a68e0 .part o0x1580532b0, 2, 6;
L_0x1519a6980 .part o0x158050130, 0, 24;
L_0x1519a6840 .part o0x1580532b0, 2, 6;
L_0x1519a6b60 .part o0x1580532b0, 2, 6;
S_0x151986120 .scope module, "cfg_regs_inst" "regs" 3 89, 4 3 0, S_0x1519858f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x1519862e0 .param/l "DWIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v0x1519875a0_0 .net *"_ivl_6", 29 0, L_0x1519a4de0;  1 drivers
v0x151987660_0 .net "accum_ovrflow", 0 0, v0x151990d00_0;  alias, 1 drivers
v0x151987700_0 .net "addr", 1 0, L_0x1519a5c60;  1 drivers
v0x151987790_0 .net "clk", 0 0, L_0x1519a2af0;  alias, 1 drivers
v0x151987820_0 .net "cols", 7 0, L_0x1519a5340;  alias, 1 drivers
v0x1519878f0_0 .net "data_in", 31 0, o0x158050130;  alias, 0 drivers
v0x151987980_0 .net "data_out", 31 0, v0x151986f80_0;  alias, 1 drivers
v0x151987a20_0 .net "done", 0 0, v0x15198bb70_0;  alias, 1 drivers
v0x151987ab0_0 .net "en_max_pool", 0 0, L_0x1519a5a30;  alias, 1 drivers
v0x151987bd0_0 .net "kern_addr_mode", 0 0, L_0x1519a58b0;  alias, 1 drivers
v0x151987c70_0 .net "kern_cols", 2 0, L_0x1519a5220;  alias, 1 drivers
v0x151987d20_0 .net "kerns", 2 0, L_0x1519a54e0;  alias, 1 drivers
v0x151987dd0_0 .net "mask", 2 0, L_0x1519a5ad0;  alias, 1 drivers
v0x151987e80 .array "regs", 4 0;
v0x151987e80_0 .net v0x151987e80 0, 31 0, v0x151986c50_0; 1 drivers
v0x151987e80_1 .net v0x151987e80 1, 31 0, v0x151986ce0_0; 1 drivers
v0x151987e80_2 .net v0x151987e80 2, 31 0, v0x151986d70_0; 1 drivers
v0x151987e80_3 .net v0x151987e80 3, 31 0, v0x151986e40_0; 1 drivers
o0x15805a4b0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x151987e80_4 .net v0x151987e80 4, 31 0, o0x15805a4b0; 0 drivers
v0x151987ff0_0 .net "reset", 0 0, L_0x1519a2fc0;  alias, 1 drivers
v0x151988080_0 .net "result_cols", 7 0, L_0x1519a56a0;  alias, 1 drivers
v0x151988110_0 .net "shift", 3 0, L_0x1519a5790;  alias, 1 drivers
v0x1519882a0_0 .net "soft_reset", 0 0, L_0x1519a5100;  alias, 1 drivers
v0x151988330_0 .net "start", 0 0, L_0x1519a5060;  alias, 1 drivers
v0x1519883d0_0 .net "stride", 7 0, L_0x1519a5600;  alias, 1 drivers
v0x151988480_0 .net "wr_en", 0 0, L_0x1519a3e60;  alias, 1 drivers
L_0x1519a4de0 .part v0x151986c50_0, 2, 30;
L_0x1519a4ec0 .concat [ 1 1 30 0], v0x15198bb70_0, v0x151990d00_0, L_0x1519a4de0;
L_0x1519a5060 .part v0x151986c50_0, 2, 1;
L_0x1519a5100 .part v0x151986c50_0, 3, 1;
L_0x1519a5220 .part v0x151986ce0_0, 0, 3;
L_0x1519a5340 .part v0x151986ce0_0, 8, 8;
L_0x1519a54e0 .part v0x151986ce0_0, 16, 3;
L_0x1519a5600 .part v0x151986ce0_0, 24, 8;
L_0x1519a56a0 .part v0x151986d70_0, 0, 8;
L_0x1519a5790 .part v0x151986d70_0, 8, 4;
L_0x1519a58b0 .part v0x151986d70_0, 16, 1;
L_0x1519a5a30 .part v0x151986d70_0, 17, 1;
L_0x1519a5ad0 .part v0x151986d70_0, 18, 3;
S_0x1519865f0 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 4 42, 5 15 0, S_0x151986120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x1519867c0 .param/l "DWIDTH" 0 5 17, +C4<00000000000000000000000000100000>;
v0x151986af0_0 .net "addr", 1 0, L_0x1519a5c60;  alias, 1 drivers
v0x151986bb0_0 .net "clk", 0 0, L_0x1519a2af0;  alias, 1 drivers
v0x151986c50_0 .var "ctrl0", 31 0;
v0x151986ce0_0 .var "ctrl1", 31 0;
v0x151986d70_0 .var "ctrl2", 31 0;
v0x151986e40_0 .var "ctrl3", 31 0;
v0x151986ee0_0 .net "data_in", 31 0, o0x158050130;  alias, 0 drivers
v0x151986f80_0 .var "data_out", 31 0;
v0x151987030_0 .net "reset", 0 0, L_0x1519a2fc0;  alias, 1 drivers
v0x151987140_0 .net "status0", 31 0, L_0x1519a4ec0;  1 drivers
v0x1519871e0_0 .net "status1", 31 0, v0x151986ce0_0;  alias, 1 drivers
v0x1519872a0_0 .net "status2", 31 0, v0x151986d70_0;  alias, 1 drivers
v0x151987330_0 .net "status3", 31 0, v0x151986e40_0;  alias, 1 drivers
v0x1519873c0_0 .net "wr_en", 0 0, L_0x1519a3e60;  alias, 1 drivers
E_0x151986a20/0 .event anyedge, v0x151986af0_0, v0x151987140_0, v0x151986ce0_0, v0x151986d70_0;
E_0x151986a20/1 .event anyedge, v0x151986e40_0;
E_0x151986a20 .event/or E_0x151986a20/0, E_0x151986a20/1;
E_0x151986aa0 .event posedge, v0x151986bb0_0;
S_0x151988670 .scope module, "img_dffram" "dffram" 3 151, 6 1 0, S_0x1519858f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x151986380 .param/l "AWIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
P_0x1519863c0 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000011000>;
v0x151988a50_0 .net "adr_r", 5 0, v0x15198c080_0;  alias, 1 drivers
v0x151988b00_0 .net "adr_w", 5 0, L_0x1519a68e0;  1 drivers
v0x151988ba0_0 .net "clk", 0 0, L_0x1519a2af0;  alias, 1 drivers
v0x151988c30_0 .net "dat_i", 23 0, L_0x1519a67a0;  1 drivers
v0x151988cc0_0 .var "dat_o", 23 0;
v0x151988d90_0 .var "dat_o2", 23 0;
v0x151988e40 .array "r", 63 0, 23 0;
v0x151988ee0_0 .net "we", 0 0, L_0x1519a4340;  alias, 1 drivers
S_0x151989030 .scope module, "kerns_dffram" "dffram" 3 167, 6 1 0, S_0x1519858f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x1519891f0 .param/l "AWIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
P_0x151989230 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000011000>;
v0x151989460_0 .net "adr_r", 5 0, v0x15198c260_0;  alias, 1 drivers
v0x151989510_0 .net "adr_w", 5 0, L_0x1519a6840;  1 drivers
v0x1519895b0_0 .net "clk", 0 0, L_0x1519a2af0;  alias, 1 drivers
v0x151989640_0 .net "dat_i", 23 0, L_0x1519a6980;  1 drivers
v0x1519896d0_0 .var "dat_o", 23 0;
v0x151989780_0 .var "dat_o2", 23 0;
v0x151989830 .array "r", 63 0, 23 0;
v0x1519898d0_0 .net "we", 0 0, L_0x1519a4880;  alias, 1 drivers
S_0x151989a20 .scope module, "ren_conv_inst" "ren_conv" 3 121, 7 4 0, S_0x1519858f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 6 "img_addr";
    .port_info 17 /OUTPUT 6 "result_addr";
    .port_info 18 /OUTPUT 8 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x151989be0 .param/l "COL_WIDTH" 0 7 7, +C4<00000000000000000000000000001000>;
P_0x151989c20 .param/l "IMG_ADDR_WIDTH" 0 7 9, +C4<00000000000000000000000000000110>;
P_0x151989c60 .param/l "IMG_DWIDTH" 0 7 12, +C4<00000000000000000000000000011000>;
P_0x151989ca0 .param/l "KERN_CNT_WIDTH" 0 7 8, +C4<00000000000000000000000000000011>;
P_0x151989ce0 .param/l "KERN_COL_WIDTH" 0 7 6, +C4<00000000000000000000000000000011>;
P_0x151989d20 .param/l "KERN_DWIDTH" 0 7 13, +C4<00000000000000000000000000011000>;
P_0x151989d60 .param/l "RESULT_DWIDTH" 0 7 14, +C4<00000000000000000000000000001000>;
P_0x151989da0 .param/l "RSLT_ADDR_WIDTH" 0 7 10, +C4<00000000000000000000000000000110>;
P_0x151989de0 .param/l "SHFT_WIDTH" 0 7 11, +C4<00000000000000000000000000000100>;
v0x151992150_0 .net "accum_ovrflow", 0 0, v0x151990d00_0;  alias, 1 drivers
v0x151992230_0 .net "clk", 0 0, L_0x1519a2af0;  alias, 1 drivers
v0x1519922c0_0 .net "clr_col_cnt", 0 0, v0x15198b500_0;  1 drivers
v0x151992350_0 .net "clr_k_col_cnt", 0 0, v0x15198b6d0_0;  1 drivers
v0x1519923e0_0 .net "cols", 7 0, L_0x1519a5340;  alias, 1 drivers
v0x1519924b0_0 .net "done", 0 0, v0x15198bb70_0;  alias, 1 drivers
v0x151992580_0 .net "en_max_pool", 0 0, L_0x1519a5a30;  alias, 1 drivers
v0x151992610_0 .net "img_addr", 5 0, v0x15198c080_0;  alias, 1 drivers
v0x1519926e0_0 .net "img_data", 23 0, v0x151988d90_0;  alias, 1 drivers
v0x1519927f0_0 .net "kern_addr", 5 0, v0x15198c260_0;  alias, 1 drivers
v0x1519928c0_0 .net "kern_addr_mode", 0 0, L_0x1519a58b0;  alias, 1 drivers
v0x151992990_0 .net "kern_cols", 2 0, L_0x1519a5220;  alias, 1 drivers
v0x151992a60_0 .net "kern_data", 23 0, v0x151989780_0;  alias, 1 drivers
v0x151992b30_0 .net "kerns", 2 0, L_0x1519a54e0;  alias, 1 drivers
v0x151992c00_0 .net "mask", 2 0, L_0x1519a5ad0;  alias, 1 drivers
v0x151992c90_0 .net "reset", 0 0, L_0x1519a63e0;  1 drivers
v0x151992d20_0 .net "result_addr", 5 0, v0x15198c620_0;  alias, 1 drivers
v0x151992eb0_0 .net "result_cols", 5 0, L_0x1519a6700;  1 drivers
v0x151992f40_0 .net "result_data", 7 0, v0x15198d9b0_0;  alias, 1 drivers
v0x151992fd0_0 .net "result_valid", 0 0, v0x15198df20_0;  alias, 1 drivers
v0x151993060_0 .net "shift", 3 0, L_0x1519a5790;  alias, 1 drivers
v0x1519930f0_0 .net "start", 0 0, L_0x1519a5060;  alias, 1 drivers
v0x151993200_0 .net "stride", 5 0, L_0x1519a65d0;  1 drivers
S_0x15198a450 .scope module, "agu_inst" "agu" 7 60, 8 24 0, S_0x151989a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 6 "img_addr";
    .port_info 12 /OUTPUT 6 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x15198a620 .param/l "COL_WIDTH" 0 8 27, +C4<00000000000000000000000000001000>;
P_0x15198a660 .param/l "IMG_ADDR_WIDTH" 0 8 29, +C4<00000000000000000000000000000110>;
P_0x15198a6a0 .param/l "KERN_CNT_WIDTH" 0 8 28, +C4<00000000000000000000000000000011>;
P_0x15198a6e0 .param/l "KERN_COL_WIDTH" 0 8 26, +C4<00000000000000000000000000000011>;
P_0x15198a720 .param/l "RSLT_ADDR_WIDTH" 0 8 30, +C4<00000000000000000000000000000110>;
v0x15198b460_0 .net "clk", 0 0, L_0x1519a2af0;  alias, 1 drivers
v0x15198b500_0 .var "clr_col_cnt", 0 0;
v0x15198b5a0_0 .var "clr_img_addr", 0 0;
v0x15198b630_0 .var "clr_img_st", 0 0;
v0x15198b6d0_0 .var "clr_k_col_cnt", 0 0;
v0x15198b7b0_0 .var "clr_kerns_cnt", 0 0;
v0x15198b840_0 .net "clr_kerns_cnt_d", 7 0, v0x15198b240_0;  1 drivers
v0x15198b8f0_0 .var "clr_result_addr", 0 0;
v0x15198b980_0 .var "col_cnt", 7 0;
v0x15198bab0_0 .net "cols", 7 0, L_0x1519a5340;  alias, 1 drivers
v0x15198bb70_0 .var "done", 0 0;
v0x15198bc00_0 .var "en_col_cnt", 0 0;
v0x15198bc90_0 .var "en_img_addr", 0 0;
v0x15198bd20_0 .var "en_img_st", 0 0;
v0x15198bdb0_0 .var "en_k_col_cnt", 0 0;
v0x15198be40_0 .var "en_kerns_cnt", 0 0;
v0x15198bee0_0 .net "en_result_addr", 0 0, v0x15198df20_0;  alias, 1 drivers
v0x15198c080_0 .var "img_addr", 5 0;
v0x15198c140_0 .var "img_st", 5 0;
v0x15198c1d0_0 .var "k_col_cnt", 2 0;
v0x15198c260_0 .var "kern_addr", 5 0;
v0x15198c2f0_0 .net "kern_addr_mode", 0 0, L_0x1519a58b0;  alias, 1 drivers
v0x15198c380_0 .net "kern_cols", 2 0, L_0x1519a5220;  alias, 1 drivers
v0x15198c430_0 .net "kerns", 2 0, L_0x1519a54e0;  alias, 1 drivers
v0x15198c4e0_0 .var "kerns_cnt", 2 0;
v0x15198c570_0 .net "reset", 0 0, L_0x1519a63e0;  alias, 1 drivers
v0x15198c620_0 .var "result_addr", 5 0;
v0x15198c6c0_0 .net "result_cols", 5 0, L_0x1519a6700;  alias, 1 drivers
v0x15198c770_0 .net "start", 0 0, L_0x1519a5060;  alias, 1 drivers
v0x15198c820_0 .var "start_d", 0 0;
v0x15198c8b0_0 .var "start_pedge", 0 0;
v0x15198c950_0 .net "stride", 5 0, L_0x1519a65d0;  alias, 1 drivers
E_0x15198aac0 .event anyedge, v0x15198c620_0, v0x15198c6c0_0, v0x15198bee0_0;
E_0x15198ab30 .event anyedge, v0x151988330_0, v0x15198c820_0;
E_0x15198ab80 .event anyedge, v0x151987bd0_0, v0x15198c4e0_0, v0x15198c1d0_0;
E_0x15198ac00 .event anyedge, v0x151988330_0;
E_0x15198ac40 .event anyedge, v0x15198b6d0_0;
E_0x15198acc0 .event anyedge, v0x15198b500_0;
E_0x15198ad10 .event anyedge, v0x15198c4e0_0, v0x151987d20_0, v0x15198be40_0;
E_0x15198ad90 .event anyedge, v0x15198b980_0, v0x151987820_0, v0x15198bc00_0;
E_0x15198adf0 .event anyedge, v0x15198c1d0_0, v0x151987c70_0, v0x151988330_0;
S_0x15198ae80 .scope module, "ser_shift_done" "serial_shift" 8 147, 9 1 0, S_0x15198a450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x15198ad50 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000001000>;
v0x15198b1a0_0 .net "clk", 0 0, L_0x1519a2af0;  alias, 1 drivers
v0x15198b240_0 .var "par_out", 7 0;
v0x15198b2e0_0 .net "reset", 0 0, L_0x1519a63e0;  alias, 1 drivers
v0x15198b370_0 .net "ser_in", 0 0, v0x15198b7b0_0;  1 drivers
S_0x15198cb80 .scope module, "datapath_inst" "datapath" 7 88, 10 6 0, S_0x151989a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 8 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x15198cd50 .param/l "CLR_DLY" 1 10 167, +C4<00000000000000000000000000000010>;
P_0x15198cd90 .param/l "CLR_DLY_WIDTH" 1 10 168, +C4<00000000000000000000000000000011>;
P_0x15198cdd0 .param/l "DLY_WIDTH" 1 10 151, +C4<00000000000000000000000000010000>;
P_0x15198ce10 .param/l "IMG_DWIDTH" 0 10 8, +C4<00000000000000000000000000011000>;
P_0x15198ce50 .param/l "KERN_DWIDTH" 0 10 9, +C4<00000000000000000000000000011000>;
P_0x15198ce90 .param/l "RESULT_DWIDTH" 0 10 10, +C4<00000000000000000000000000001000>;
P_0x15198ced0 .param/l "SHFT_WIDTH" 0 10 11, +C4<00000000000000000000000000000100>;
L_0x1519a6260 .functor OR 1, L_0x1519a63e0, L_0x1519a61c0, C4<0>, C4<0>;
L_0x1519a6370 .functor AND 1, v0x151991160_0, L_0x1519a62d0, C4<1>, C4<1>;
v0x151990ba0_0 .net *"_ivl_13", 0 0, L_0x1519a61c0;  1 drivers
v0x151990c60_0 .net *"_ivl_17", 0 0, L_0x1519a62d0;  1 drivers
v0x151990d00_0 .var "accum_ovrflow", 0 0;
v0x151990dd0_0 .net "clk", 0 0, L_0x1519a2af0;  alias, 1 drivers
v0x151990e60_0 .net "clr_col_cnt", 0 0, v0x15198b500_0;  alias, 1 drivers
v0x151990f70_0 .net "clr_col_cnt_d", 7 0, v0x15198f6b0_0;  1 drivers
v0x151991000_0 .net "clr_k_col_cnt", 0 0, v0x15198b6d0_0;  alias, 1 drivers
v0x1519910d0_0 .net "clr_k_col_cnt_d", 2 0, v0x15198fd80_0;  1 drivers
v0x151991160_0 .var "clr_mult_accum", 0 0;
v0x151991270_0 .net "en_max_pool", 0 0, L_0x1519a5a30;  alias, 1 drivers
v0x151991300_0 .net "img_data", 23 0, v0x151988d90_0;  alias, 1 drivers
v0x151991390_0 .net "kern_data", 23 0, v0x151989780_0;  alias, 1 drivers
v0x151991420_0 .net "mask", 2 0, L_0x1519a5ad0;  alias, 1 drivers
v0x1519914d0_0 .var "mult_accum", 19 0;
v0x151991580_0 .var "mult_accum_mux", 20 0;
v0x151991610_0 .var "mult_accum_r", 20 0;
v0x1519916c0_0 .net "mult_out0", 15 0, v0x15198e5a0_0;  1 drivers
v0x151991880_0 .var "mult_out0_r", 15 0;
v0x151991910_0 .net "mult_out1", 15 0, v0x15198ebe0_0;  1 drivers
v0x1519919a0_0 .var "mult_out1_r", 15 0;
v0x151991a30_0 .net "mult_out2", 15 0, v0x15198f210_0;  1 drivers
v0x151991ac0_0 .var "mult_out2_r", 15 0;
v0x151991b60_0 .net "reset", 0 0, L_0x1519a63e0;  alias, 1 drivers
v0x151991bf0_0 .net "result_data", 7 0, v0x15198d9b0_0;  alias, 1 drivers
v0x151991cb0_0 .net "result_valid", 0 0, v0x15198df20_0;  alias, 1 drivers
v0x151991d80_0 .net "shift", 3 0, L_0x1519a5790;  alias, 1 drivers
v0x151991e50_0 .net "shift_out", 7 0, v0x151990a60_0;  1 drivers
v0x151991f20_0 .net "start", 0 0, L_0x1519a5060;  alias, 1 drivers
v0x151991fb0_0 .net "start_d", 15 0, v0x1519902b0_0;  1 drivers
E_0x15198d360 .event anyedge, v0x15198fd80_0, v0x1519902b0_0;
E_0x15198d3b0 .event anyedge, v0x151991610_0;
E_0x15198d400 .event anyedge, v0x151991160_0, v0x151991610_0;
L_0x1519a5d00 .part v0x151988d90_0, 0, 8;
L_0x1519a5e20 .part v0x151989780_0, 0, 8;
L_0x1519a5f40 .part v0x151988d90_0, 8, 8;
L_0x1519a5fe0 .part v0x151989780_0, 8, 8;
L_0x1519a6080 .part v0x151988d90_0, 16, 8;
L_0x1519a6120 .part v0x151989780_0, 16, 8;
L_0x1519a61c0 .part v0x15198f6b0_0, 3, 1;
L_0x1519a62d0 .part v0x1519902b0_0, 2, 1;
S_0x15198d460 .scope module, "max_pool_inst" "max_pool" 10 140, 11 12 0, S_0x15198cb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x15198d5d0 .param/l "DWIDTH" 0 11 14, +C4<00000000000000000000000000001000>;
v0x15198d870_0 .net "clk", 0 0, L_0x1519a2af0;  alias, 1 drivers
v0x15198d910_0 .net "data_in", 7 0, v0x151990a60_0;  alias, 1 drivers
v0x15198d9b0_0 .var "data_out", 7 0;
v0x15198da40_0 .var "data_r", 7 0;
v0x15198dad0_0 .net "en_maxpool", 0 0, L_0x1519a5a30;  alias, 1 drivers
v0x15198dba0_0 .var "max_pool_out", 7 0;
v0x15198dc30_0 .var "max_pool_valid", 0 0;
v0x15198dcc0_0 .net "reset", 0 0, L_0x1519a6260;  1 drivers
v0x15198dd60_0 .var "toggle", 0 0;
v0x15198de80_0 .net "valid_in", 0 0, L_0x1519a6370;  1 drivers
v0x15198df20_0 .var "valid_out", 0 0;
E_0x15198d7c0 .event anyedge, v0x15198dd60_0, v0x15198de80_0;
E_0x15198d820 .event anyedge, v0x15198da40_0, v0x15198d910_0;
S_0x15198e030 .scope module, "mult_inst0" "mult" 10 58, 12 1 0, S_0x15198cb80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x15198e200 .param/l "WIDTH_A" 0 12 3, +C4<00000000000000000000000000001000>;
P_0x15198e240 .param/l "WIDTH_B" 0 12 4, +C4<00000000000000000000000000001000>;
v0x15198e440_0 .net/s "a", 7 0, L_0x1519a5d00;  1 drivers
v0x15198e500_0 .net/s "b", 7 0, L_0x1519a5e20;  1 drivers
v0x15198e5a0_0 .var/s "out", 15 0;
E_0x15198e3f0 .event anyedge, v0x15198e440_0, v0x15198e500_0;
S_0x15198e640 .scope module, "mult_inst1" "mult" 10 70, 12 1 0, S_0x15198cb80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x15198e800 .param/l "WIDTH_A" 0 12 3, +C4<00000000000000000000000000001000>;
P_0x15198e840 .param/l "WIDTH_B" 0 12 4, +C4<00000000000000000000000000001000>;
v0x15198ea80_0 .net/s "a", 7 0, L_0x1519a5f40;  1 drivers
v0x15198eb40_0 .net/s "b", 7 0, L_0x1519a5fe0;  1 drivers
v0x15198ebe0_0 .var/s "out", 15 0;
E_0x15198ea30 .event anyedge, v0x15198ea80_0, v0x15198eb40_0;
S_0x15198ec80 .scope module, "mult_inst2" "mult" 10 82, 12 1 0, S_0x15198cb80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x15198ee40 .param/l "WIDTH_A" 0 12 3, +C4<00000000000000000000000000001000>;
P_0x15198ee80 .param/l "WIDTH_B" 0 12 4, +C4<00000000000000000000000000001000>;
v0x15198f0b0_0 .net/s "a", 7 0, L_0x1519a6080;  1 drivers
v0x15198f170_0 .net/s "b", 7 0, L_0x1519a6120;  1 drivers
v0x15198f210_0 .var/s "out", 15 0;
E_0x15198f050 .event anyedge, v0x15198f0b0_0, v0x15198f170_0;
S_0x15198f2b0 .scope module, "ser_shift_clr_col" "serial_shift" 10 191, 9 1 0, S_0x15198cb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x15198f4b0 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000001000>;
v0x15198f610_0 .net "clk", 0 0, L_0x1519a2af0;  alias, 1 drivers
v0x15198f6b0_0 .var "par_out", 7 0;
v0x15198f750_0 .net "reset", 0 0, L_0x1519a63e0;  alias, 1 drivers
v0x15198f7e0_0 .net "ser_in", 0 0, v0x15198b500_0;  alias, 1 drivers
S_0x15198f8a0 .scope module, "ser_shift_clr_k_col" "serial_shift" 10 175, 9 1 0, S_0x15198cb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x15198fa60 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000000011>;
v0x15198fbe0_0 .net "clk", 0 0, L_0x1519a2af0;  alias, 1 drivers
v0x15198fd80_0 .var "par_out", 2 0;
v0x15198fe10_0 .net "reset", 0 0, L_0x1519a63e0;  alias, 1 drivers
v0x15198fea0_0 .net "ser_in", 0 0, v0x15198b6d0_0;  alias, 1 drivers
S_0x15198ff30 .scope module, "ser_shift_start" "serial_shift" 10 158, 9 1 0, S_0x15198cb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x1519900a0 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000010000>;
v0x151990220_0 .net "clk", 0 0, L_0x1519a2af0;  alias, 1 drivers
v0x1519902b0_0 .var "par_out", 15 0;
v0x151990350_0 .net "reset", 0 0, L_0x1519a63e0;  alias, 1 drivers
v0x151990460_0 .net "ser_in", 0 0, L_0x1519a5060;  alias, 1 drivers
S_0x1519904f0 .scope module, "shifter_inst" "shifter" 10 128, 13 1 0, S_0x15198cb80;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 8 "out";
P_0x1519906b0 .param/l "IN_WIDTH" 0 13 3, +C4<00000000000000000000000000010100>;
P_0x1519906f0 .param/l "OUT_WIDTH" 0 13 5, +C4<00000000000000000000000000001000>;
P_0x151990730 .param/l "SHFT_WIDTH" 0 13 4, +C4<00000000000000000000000000000100>;
v0x1519909a0_0 .net "in", 19 0, v0x1519914d0_0;  1 drivers
v0x151990a60_0 .var "out", 7 0;
v0x151990b00_0 .net "shift", 3 0, L_0x1519a5790;  alias, 1 drivers
E_0x151990940 .event anyedge, v0x151988110_0, v0x1519909a0_0;
S_0x151993390 .scope module, "results_dffram" "dffram" 3 183, 6 1 0, S_0x1519858f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 8 "dat_o";
    .port_info 3 /OUTPUT 8 "dat_o2";
    .port_info 4 /INPUT 8 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x15198a1a0 .param/l "AWIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
P_0x15198a1e0 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
v0x151993780_0 .net "adr_r", 5 0, L_0x1519a6b60;  1 drivers
v0x151993830_0 .net "adr_w", 5 0, v0x15198c620_0;  alias, 1 drivers
v0x1519938d0_0 .net "clk", 0 0, L_0x1519a2af0;  alias, 1 drivers
v0x151993960_0 .net "dat_i", 7 0, v0x15198d9b0_0;  alias, 1 drivers
v0x1519939f0_0 .var "dat_o", 7 0;
v0x151993aa0_0 .var "dat_o2", 7 0;
v0x151993b50 .array "r", 63 0, 7 0;
v0x151993bf0_0 .net "we", 0 0, L_0x1519a6670;  1 drivers
    .scope S_0x150fd2b40;
T_0 ;
    %wait E_0x150f4bd50;
    %load/vec4 v0x151964890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x150f321f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x150f1f120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x15196a260_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x15196a820_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x15195f830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x150fdfb30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v0x151968f10_0;
    %assign/vec4 v0x150f321f0_0, 0;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v0x151968f10_0;
    %assign/vec4 v0x150f1f120_0, 0;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v0x151968f10_0;
    %assign/vec4 v0x15196a260_0, 0;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v0x151968f10_0;
    %assign/vec4 v0x15196a820_0, 0;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x150fd2b40;
T_1 ;
    %wait E_0x150f4dc60;
    %load/vec4 v0x150fdfb30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x151961920_0;
    %store/vec4 v0x151963950_0, 0, 32;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x151961f80_0;
    %store/vec4 v0x151963950_0, 0, 32;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x151962640_0;
    %store/vec4 v0x151963950_0, 0, 32;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0x15195edf0_0;
    %store/vec4 v0x151963950_0, 0, 32;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x151952860;
T_2 ;
    %wait E_0x150f4bd50;
    %load/vec4 v0x150f090a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x150f216f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x150f216f0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x150fff370_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x150f216f0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x15194e390;
T_3 ;
    %wait E_0x150f4bd50;
    %load/vec4 v0x150fd3820_0;
    %load/vec4 v0x150ffb240_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x150fdfca0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x150feae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x150fdfca0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x150fdfca0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x15194e390;
T_4 ;
    %wait E_0x15190a410;
    %load/vec4 v0x150fdfca0_0;
    %load/vec4 v0x150fd6e20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x150fd1d00_0;
    %and;
    %store/vec4 v0x150ffb240_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x15194e390;
T_5 ;
    %wait E_0x151908130;
    %load/vec4 v0x150fd1d00_0;
    %store/vec4 v0x150feae20_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x15194e390;
T_6 ;
    %wait E_0x150f4bd50;
    %load/vec4 v0x150fd3820_0;
    %load/vec4 v0x150ffa100_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x150fee050_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x150fec070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x150fee050_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x150fee050_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x15194e390;
T_7 ;
    %wait E_0x15190a3d0;
    %load/vec4 v0x150fee050_0;
    %load/vec4 v0x150fed060_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x150fec070_0;
    %and;
    %store/vec4 v0x150ffa100_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x15194e390;
T_8 ;
    %wait E_0x151908170;
    %load/vec4 v0x150ffb240_0;
    %store/vec4 v0x150fec070_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x15194e390;
T_9 ;
    %wait E_0x150f4bd50;
    %load/vec4 v0x150fd3820_0;
    %load/vec4 v0x150ffaf70_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x150fd3ee0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x150fd8440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x150fd3ee0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x150fd3ee0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x15194e390;
T_10 ;
    %wait E_0x1519099b0;
    %load/vec4 v0x150fd3ee0_0;
    %load/vec4 v0x150fd2310_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x150fd8440_0;
    %and;
    %store/vec4 v0x150ffaf70_0, 0, 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x15194e390;
T_11 ;
    %wait E_0x1519088f0;
    %load/vec4 v0x150ffa100_0;
    %store/vec4 v0x150fd8440_0, 0, 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x15194e390;
T_12 ;
    %wait E_0x150f4bd50;
    %load/vec4 v0x150fd3820_0;
    %load/vec4 v0x150ffb610_0;
    %or;
    %load/vec4 v0x1519698a0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1519688b0_0;
    %assign/vec4 v0x150fe1570_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x150feb280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x150fe1570_0;
    %load/vec4 v0x1519688b0_0;
    %add;
    %assign/vec4 v0x150fe1570_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x15194e390;
T_13 ;
    %wait E_0x1519088f0;
    %load/vec4 v0x150ffa100_0;
    %store/vec4 v0x150ffb610_0, 0, 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x15194e390;
T_14 ;
    %wait E_0x151908170;
    %load/vec4 v0x150ffb240_0;
    %store/vec4 v0x150feb280_0, 0, 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x15194e390;
T_15 ;
    %wait E_0x150f4bd50;
    %load/vec4 v0x150fd3820_0;
    %load/vec4 v0x150ffb610_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x150fdffb0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x150ffbcd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x150fe1570_0;
    %assign/vec4 v0x150fdffb0_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x150feb590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x150fdffb0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x150fdffb0_0, 0;
T_15.4 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x15194e390;
T_16 ;
    %wait E_0x151908170;
    %load/vec4 v0x150ffb240_0;
    %store/vec4 v0x150ffbcd0_0, 0, 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x15194e390;
T_17 ;
    %wait E_0x151908130;
    %load/vec4 v0x150fd1d00_0;
    %store/vec4 v0x150feb590_0, 0, 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x15194e390;
T_18 ;
    %wait E_0x151907b50;
    %load/vec4 v0x150fd7580_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.0, 8;
    %load/vec4 v0x150fd3ee0_0;
    %load/vec4 v0x150fdfca0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_18.1, 8;
T_18.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x150fd3ee0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x150fdfca0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_18.1, 8;
 ; End of false expr.
    %blend;
T_18.1;
    %store/vec4 v0x150fd2ee0_0, 0, 6;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x15194e390;
T_19 ;
    %wait E_0x150f4bd50;
    %load/vec4 v0x150fd3820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150fd19f0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x150fd1d00_0;
    %assign/vec4 v0x150fd19f0_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x15194e390;
T_20 ;
    %wait E_0x151907b10;
    %load/vec4 v0x150fd1d00_0;
    %load/vec4 v0x150fd19f0_0;
    %inv;
    %and;
    %store/vec4 v0x1519698a0_0, 0, 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x15194e390;
T_21 ;
    %wait E_0x150f4bd50;
    %load/vec4 v0x150fd3820_0;
    %load/vec4 v0x150ff97e0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x150fd3450_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x150fe1260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x150fd3450_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x150fd3450_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x15194e390;
T_22 ;
    %wait E_0x1519074d0;
    %load/vec4 v0x150fd3450_0;
    %load/vec4 v0x150fd3180_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x150fe1260_0;
    %and;
    %store/vec4 v0x150ff97e0_0, 0, 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x15194e390;
T_23 ;
    %wait E_0x150f4bd50;
    %load/vec4 v0x150fd3820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150fec2c0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x150ff9af0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x150fec2c0_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x15194f240;
T_24 ;
    %wait E_0x150ffeca0;
    %load/vec4 v0x151952670_0;
    %pad/s 16;
    %load/vec4 v0x15194db60_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x15194f730_0, 0, 16;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x15191b1c0;
T_25 ;
    %wait E_0x15194e7c0;
    %load/vec4 v0x15194f070_0;
    %pad/s 16;
    %load/vec4 v0x15194eca0_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x15194e9d0_0, 0, 16;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x1519266a0;
T_26 ;
    %wait E_0x15195b880;
    %load/vec4 v0x15194d550_0;
    %pad/s 16;
    %load/vec4 v0x15194d240_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x151941bb0_0, 0, 16;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x151927550;
T_27 ;
    %wait E_0x15195c0d0;
    %load/vec4 v0x151927380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_27.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_27.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_27.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_27.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_27.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_27.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_27.12, 6;
    %jmp T_27.13;
T_27.0 ;
    %load/vec4 v0x151925e70_0;
    %parti/s 8, 12, 5;
    %store/vec4 v0x151927a40_0, 0, 8;
    %jmp T_27.13;
T_27.1 ;
    %load/vec4 v0x151925e70_0;
    %parti/s 8, 11, 5;
    %store/vec4 v0x151927a40_0, 0, 8;
    %jmp T_27.13;
T_27.2 ;
    %load/vec4 v0x151925e70_0;
    %parti/s 8, 10, 5;
    %store/vec4 v0x151927a40_0, 0, 8;
    %jmp T_27.13;
T_27.3 ;
    %load/vec4 v0x151925e70_0;
    %parti/s 8, 9, 5;
    %store/vec4 v0x151927a40_0, 0, 8;
    %jmp T_27.13;
T_27.4 ;
    %load/vec4 v0x151925e70_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x151927a40_0, 0, 8;
    %jmp T_27.13;
T_27.5 ;
    %load/vec4 v0x151925e70_0;
    %parti/s 8, 7, 4;
    %store/vec4 v0x151927a40_0, 0, 8;
    %jmp T_27.13;
T_27.6 ;
    %load/vec4 v0x151925e70_0;
    %parti/s 8, 6, 4;
    %store/vec4 v0x151927a40_0, 0, 8;
    %jmp T_27.13;
T_27.7 ;
    %load/vec4 v0x151925e70_0;
    %parti/s 8, 5, 4;
    %store/vec4 v0x151927a40_0, 0, 8;
    %jmp T_27.13;
T_27.8 ;
    %load/vec4 v0x151925e70_0;
    %parti/s 8, 4, 4;
    %store/vec4 v0x151927a40_0, 0, 8;
    %jmp T_27.13;
T_27.9 ;
    %load/vec4 v0x151925e70_0;
    %parti/s 8, 3, 3;
    %store/vec4 v0x151927a40_0, 0, 8;
    %jmp T_27.13;
T_27.10 ;
    %load/vec4 v0x151925e70_0;
    %parti/s 8, 2, 3;
    %store/vec4 v0x151927a40_0, 0, 8;
    %jmp T_27.13;
T_27.11 ;
    %load/vec4 v0x151925e70_0;
    %parti/s 8, 1, 2;
    %store/vec4 v0x151927a40_0, 0, 8;
    %jmp T_27.13;
T_27.12 ;
    %load/vec4 v0x151925e70_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x151927a40_0, 0, 8;
    %jmp T_27.13;
T_27.13 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x15194ffd0;
T_28 ;
    %wait E_0x150f4bd50;
    %load/vec4 v0x15195cdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x151966670_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x15194e730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x151966de0_0;
    %assign/vec4 v0x151966670_0, 0;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x15194ffd0;
T_29 ;
    %wait E_0x150feb620;
    %load/vec4 v0x151966de0_0;
    %load/vec4 v0x151966670_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_29.0, 8;
    %load/vec4 v0x151966670_0;
    %jmp/1 T_29.1, 8;
T_29.0 ; End of true expr.
    %load/vec4 v0x151966de0_0;
    %jmp/0 T_29.1, 8;
 ; End of false expr.
    %blend;
T_29.1;
    %assign/vec4 v0x15195c000_0, 0;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x15194ffd0;
T_30 ;
    %wait E_0x150f4bd50;
    %load/vec4 v0x15195cdb0_0;
    %load/vec4 v0x15195c290_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15195b4e0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x15194e730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x15195b4e0_0;
    %inv;
    %assign/vec4 v0x15195b4e0_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x15194ffd0;
T_31 ;
    %wait E_0x151967bc0;
    %load/vec4 v0x15195b4e0_0;
    %load/vec4 v0x15194e730_0;
    %and;
    %assign/vec4 v0x15195b7f0_0, 0;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x15194ffd0;
T_32 ;
    %wait E_0x150f4bd50;
    %load/vec4 v0x15195cdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x151966ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x151952dd0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x15195c290_0;
    %flag_set/vec4 8;
    %jmp/0 T_32.2, 8;
    %load/vec4 v0x15195c000_0;
    %jmp/1 T_32.3, 8;
T_32.2 ; End of true expr.
    %load/vec4 v0x151966de0_0;
    %jmp/0 T_32.3, 8;
 ; End of false expr.
    %blend;
T_32.3;
    %assign/vec4 v0x151966ad0_0, 0;
    %load/vec4 v0x15195c290_0;
    %flag_set/vec4 8;
    %jmp/0 T_32.4, 8;
    %load/vec4 v0x15195b7f0_0;
    %jmp/1 T_32.5, 8;
T_32.4 ; End of true expr.
    %load/vec4 v0x15194e730_0;
    %jmp/0 T_32.5, 8;
 ; End of false expr.
    %blend;
T_32.5;
    %assign/vec4 v0x151952dd0_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x1519282e0;
T_33 ;
    %wait E_0x150f4bd50;
    %load/vec4 v0x151926a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1519337f0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x1519337f0_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x15192b0e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1519337f0_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x151929d60;
T_34 ;
    %wait E_0x150f4bd50;
    %load/vec4 v0x151934310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1519345a0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x1519345a0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x151933b00_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1519345a0_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x15192ab70;
T_35 ;
    %wait E_0x150f4bd50;
    %load/vec4 v0x15193fbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x15193fe20_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x15193fe20_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x15193f0f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x15193fe20_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x151951a50;
T_36 ;
    %wait E_0x150f4bd50;
    %load/vec4 v0x151934e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x150fe0770_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x15195ca90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x151934da0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x1519042b0_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x15190d3e0_0;
    %and;
    %assign/vec4 v0x150fe0770_0, 0;
    %load/vec4 v0x1519042b0_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x150fe0800_0;
    %and;
    %assign/vec4 v0x15195ca90_0, 0;
    %load/vec4 v0x1519042b0_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x15195cb20_0;
    %and;
    %assign/vec4 v0x151934da0_0, 0;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x151951a50;
T_37 ;
    %wait E_0x150f4bd50;
    %load/vec4 v0x151934e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x15190be20_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x15190c8c0_0;
    %load/vec4 v0x150fe0770_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x150fe0770_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x15195ca90_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x15195ca90_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x151934da0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x151934da0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x15190be20_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x151951a50;
T_38 ;
    %wait E_0x150fd84d0;
    %load/vec4 v0x151917e90_0;
    %flag_set/vec4 8;
    %jmp/0 T_38.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_38.1, 8;
T_38.0 ; End of true expr.
    %load/vec4 v0x15190be20_0;
    %jmp/0 T_38.1, 8;
 ; End of false expr.
    %blend;
T_38.1;
    %store/vec4 v0x15190c8c0_0, 0, 21;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x151951a50;
T_39 ;
    %wait E_0x150fe1330;
    %load/vec4 v0x15190be20_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x15190d0d0_0, 0, 20;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x151951a50;
T_40 ;
    %wait E_0x150f4bd50;
    %load/vec4 v0x151934e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x151925860_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x15190be20_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x15190be20_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x150fece00_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x151925860_0, 0;
T_40.2 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x151951a50;
T_41 ;
    %wait E_0x150fe12f0;
    %load/vec4 v0x1519180e0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x150fece00_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x151917e90_0, 0, 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x150fd6200;
T_42 ;
    %wait E_0x150f4bd50;
    %load/vec4 v0x1519316a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x15192f180_0;
    %load/vec4 v0x15192e320_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1519305a0, 0, 4;
T_42.0 ;
    %load/vec4 v0x15192e320_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1519305a0, 4;
    %assign/vec4 v0x15192f800_0, 0;
    %load/vec4 v0x15192db00_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1519305a0, 4;
    %assign/vec4 v0x15192fe00_0, 0;
    %jmp T_42;
    .thread T_42;
    .scope S_0x150fd39f0;
T_43 ;
    %wait E_0x150f4bd50;
    %load/vec4 v0x151911f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0x1519194e0_0;
    %load/vec4 v0x15191a910_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x151916110, 0, 4;
T_43.0 ;
    %load/vec4 v0x15191a910_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x151916110, 4;
    %assign/vec4 v0x151913f70_0, 0;
    %load/vec4 v0x15193f720_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x151916110, 4;
    %assign/vec4 v0x151914eb0_0, 0;
    %jmp T_43;
    .thread T_43;
    .scope S_0x150fff540;
T_44 ;
    %wait E_0x150f4bd50;
    %load/vec4 v0x1519504f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0x151943210_0;
    %load/vec4 v0x151953d20_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x151950460, 0, 4;
T_44.0 ;
    %load/vec4 v0x151953d20_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x151950460, 4;
    %assign/vec4 v0x151951830_0, 0;
    %load/vec4 v0x151953c90_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x151950460, 4;
    %assign/vec4 v0x1519518c0_0, 0;
    %jmp T_44;
    .thread T_44;
    .scope S_0x150ffdff0;
T_45 ;
    %wait E_0x150f4bd50;
    %load/vec4 v0x151950b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x151951230_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x150fc1d30_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.2, 4;
    %load/vec4 v0x150f8c550_0;
    %assign/vec4 v0x151951230_0, 0;
    %jmp T_45.3;
T_45.2 ;
    %load/vec4 v0x150fc1d30_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_45.4, 4;
    %load/vec4 v0x150fd5950_0;
    %pad/u 32;
    %assign/vec4 v0x151951230_0, 0;
T_45.4 ;
T_45.3 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x150ffdff0;
T_46 ;
    %wait E_0x150f4bd50;
    %load/vec4 v0x151950b90_0;
    %load/vec4 v0x151950b00_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x151950b00_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x151928e10_0;
    %load/vec4 v0x151950b00_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x151950b00_0, 0;
T_46.2 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x150ffd2b0;
T_47 ;
    %wait E_0x150fce190;
    %load/vec4 v0x150fe5a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x150fcc930_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x150fcafd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x150fcb060_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x150fc9040_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x15194b250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v0x150fce1d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %jmp T_47.8;
T_47.4 ;
    %load/vec4 v0x150fc90d0_0;
    %assign/vec4 v0x150fcc930_0, 0;
    %jmp T_47.8;
T_47.5 ;
    %load/vec4 v0x150fc90d0_0;
    %assign/vec4 v0x150fcafd0_0, 0;
    %jmp T_47.8;
T_47.6 ;
    %load/vec4 v0x150fc90d0_0;
    %assign/vec4 v0x150fcb060_0, 0;
    %jmp T_47.8;
T_47.7 ;
    %load/vec4 v0x150fc90d0_0;
    %assign/vec4 v0x150fc9040_0, 0;
    %jmp T_47.8;
T_47.8 ;
    %pop/vec4 1;
T_47.2 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x150ffd2b0;
T_48 ;
    %wait E_0x150fce150;
    %load/vec4 v0x150fce1d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_48.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_48.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_48.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_48.3, 6;
    %jmp T_48.4;
T_48.0 ;
    %load/vec4 v0x150f79d00_0;
    %store/vec4 v0x150fe59b0_0, 0, 32;
    %jmp T_48.4;
T_48.1 ;
    %load/vec4 v0x150f79d90_0;
    %store/vec4 v0x150fe59b0_0, 0, 32;
    %jmp T_48.4;
T_48.2 ;
    %load/vec4 v0x150fd2700_0;
    %store/vec4 v0x150fe59b0_0, 0, 32;
    %jmp T_48.4;
T_48.3 ;
    %load/vec4 v0x150fd2790_0;
    %store/vec4 v0x150fe59b0_0, 0, 32;
    %jmp T_48.4;
T_48.4 ;
    %pop/vec4 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x150fd4e10;
T_49 ;
    %wait E_0x150fce190;
    %load/vec4 v0x151952180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1519520e0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x1519520e0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x151945070_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1519520e0_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x150ffbec0;
T_50 ;
    %wait E_0x150fce190;
    %load/vec4 v0x150f13140_0;
    %load/vec4 v0x15194f9b0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x150fc7950_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x151953640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v0x150fc7950_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x150fc7950_0, 0;
T_50.2 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x150ffbec0;
T_51 ;
    %wait E_0x150fc7560;
    %load/vec4 v0x150fc7950_0;
    %load/vec4 v0x150f3a3d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x150f132f0_0;
    %and;
    %store/vec4 v0x15194f9b0_0, 0, 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x150ffbec0;
T_52 ;
    %wait E_0x150fc94e0;
    %load/vec4 v0x150f132f0_0;
    %store/vec4 v0x151953640_0, 0, 1;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x150ffbec0;
T_53 ;
    %wait E_0x150fce190;
    %load/vec4 v0x150f13140_0;
    %load/vec4 v0x151944d10_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x15191d410_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x151927cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %load/vec4 v0x15191d410_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x15191d410_0, 0;
T_53.2 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x150ffbec0;
T_54 ;
    %wait E_0x150fc7500;
    %load/vec4 v0x15191d410_0;
    %load/vec4 v0x15191d0a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x151927cc0_0;
    %and;
    %store/vec4 v0x151944d10_0, 0, 1;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x150ffbec0;
T_55 ;
    %wait E_0x150fc9520;
    %load/vec4 v0x15194f9b0_0;
    %store/vec4 v0x151927cc0_0, 0, 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x150ffbec0;
T_56 ;
    %wait E_0x150fce190;
    %load/vec4 v0x150f13140_0;
    %load/vec4 v0x15192a3f0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x150f3a4f0_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x1519536d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.2, 8;
    %load/vec4 v0x150f3a4f0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x150f3a4f0_0, 0;
T_56.2 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x150ffbec0;
T_57 ;
    %wait E_0x150fc95b0;
    %load/vec4 v0x150f3a4f0_0;
    %load/vec4 v0x150f3a460_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1519536d0_0;
    %and;
    %store/vec4 v0x15192a3f0_0, 0, 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x150ffbec0;
T_58 ;
    %wait E_0x150fc9560;
    %load/vec4 v0x151944d10_0;
    %store/vec4 v0x1519536d0_0, 0, 1;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x150ffbec0;
T_59 ;
    %wait E_0x150fce190;
    %load/vec4 v0x150f13140_0;
    %load/vec4 v0x15194f920_0;
    %or;
    %load/vec4 v0x150f1a670_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %load/vec4 v0x150f1a700_0;
    %assign/vec4 v0x150fc78c0_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x150fd7e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v0x150fc78c0_0;
    %load/vec4 v0x150f1a700_0;
    %add;
    %assign/vec4 v0x150fc78c0_0, 0;
T_59.2 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x150ffbec0;
T_60 ;
    %wait E_0x150fc9560;
    %load/vec4 v0x151944d10_0;
    %store/vec4 v0x15194f920_0, 0, 1;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x150ffbec0;
T_61 ;
    %wait E_0x150fc9520;
    %load/vec4 v0x15194f9b0_0;
    %store/vec4 v0x150fd7e80_0, 0, 1;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x150ffbec0;
T_62 ;
    %wait E_0x150fce190;
    %load/vec4 v0x150f13140_0;
    %load/vec4 v0x15194f920_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x150fc7830_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0x151944da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %load/vec4 v0x150fc78c0_0;
    %assign/vec4 v0x150fc7830_0, 0;
    %jmp T_62.3;
T_62.2 ;
    %load/vec4 v0x150fd7df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.4, 8;
    %load/vec4 v0x150fc7830_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x150fc7830_0, 0;
T_62.4 ;
T_62.3 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x150ffbec0;
T_63 ;
    %wait E_0x150fc9520;
    %load/vec4 v0x15194f9b0_0;
    %store/vec4 v0x151944da0_0, 0, 1;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x150ffbec0;
T_64 ;
    %wait E_0x150fc94e0;
    %load/vec4 v0x150f132f0_0;
    %store/vec4 v0x150fd7df0_0, 0, 1;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x150ffbec0;
T_65 ;
    %wait E_0x150fd7130;
    %load/vec4 v0x150f3a340_0;
    %flag_set/vec4 8;
    %jmp/0 T_65.0, 8;
    %load/vec4 v0x150f3a4f0_0;
    %load/vec4 v0x150fc7950_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_65.1, 8;
T_65.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x150f3a4f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x150fc7950_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_65.1, 8;
 ; End of false expr.
    %blend;
T_65.1;
    %store/vec4 v0x150f3a2b0_0, 0, 6;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0x150ffbec0;
T_66 ;
    %wait E_0x150fce190;
    %load/vec4 v0x150f13140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150f13380_0, 0;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v0x150f132f0_0;
    %assign/vec4 v0x150f13380_0, 0;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x150ffbec0;
T_67 ;
    %wait E_0x150fd70f0;
    %load/vec4 v0x150f132f0_0;
    %load/vec4 v0x150f13380_0;
    %inv;
    %and;
    %store/vec4 v0x150f1a670_0, 0, 1;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_0x150ffbec0;
T_68 ;
    %wait E_0x150fce190;
    %load/vec4 v0x150f13140_0;
    %load/vec4 v0x15191d380_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x150f131d0_0, 0;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v0x15192b950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x150f131d0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x150f131d0_0, 0;
T_68.2 ;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x150ffbec0;
T_69 ;
    %wait E_0x150fd7090;
    %load/vec4 v0x150f131d0_0;
    %load/vec4 v0x150f13260_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x15192b950_0;
    %and;
    %store/vec4 v0x15191d380_0, 0, 1;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0x150ffbec0;
T_70 ;
    %wait E_0x150fce190;
    %load/vec4 v0x150f13140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x151927c30_0, 0;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0x15192a480_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x151927c30_0, 0;
T_70.2 ;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x150f31fb0;
T_71 ;
    %wait E_0x15196b930;
    %load/vec4 v0x15196b980_0;
    %pad/s 16;
    %load/vec4 v0x15196ba40_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x15196bae0_0, 0, 16;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_0x15196bb80;
T_72 ;
    %wait E_0x15196bf70;
    %load/vec4 v0x15196bfc0_0;
    %pad/s 16;
    %load/vec4 v0x15196c080_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x15196c120_0, 0, 16;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x15196c1c0;
T_73 ;
    %wait E_0x15196c590;
    %load/vec4 v0x15196c5f0_0;
    %pad/s 16;
    %load/vec4 v0x15196c6b0_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x15196c750_0, 0, 16;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x15196da30;
T_74 ;
    %wait E_0x15196de80;
    %load/vec4 v0x15196e040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_74.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_74.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_74.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_74.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_74.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_74.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_74.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_74.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_74.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_74.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_74.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_74.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_74.12, 6;
    %jmp T_74.13;
T_74.0 ;
    %load/vec4 v0x15196dee0_0;
    %parti/s 8, 12, 5;
    %store/vec4 v0x15196dfa0_0, 0, 8;
    %jmp T_74.13;
T_74.1 ;
    %load/vec4 v0x15196dee0_0;
    %parti/s 8, 11, 5;
    %store/vec4 v0x15196dfa0_0, 0, 8;
    %jmp T_74.13;
T_74.2 ;
    %load/vec4 v0x15196dee0_0;
    %parti/s 8, 10, 5;
    %store/vec4 v0x15196dfa0_0, 0, 8;
    %jmp T_74.13;
T_74.3 ;
    %load/vec4 v0x15196dee0_0;
    %parti/s 8, 9, 5;
    %store/vec4 v0x15196dfa0_0, 0, 8;
    %jmp T_74.13;
T_74.4 ;
    %load/vec4 v0x15196dee0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x15196dfa0_0, 0, 8;
    %jmp T_74.13;
T_74.5 ;
    %load/vec4 v0x15196dee0_0;
    %parti/s 8, 7, 4;
    %store/vec4 v0x15196dfa0_0, 0, 8;
    %jmp T_74.13;
T_74.6 ;
    %load/vec4 v0x15196dee0_0;
    %parti/s 8, 6, 4;
    %store/vec4 v0x15196dfa0_0, 0, 8;
    %jmp T_74.13;
T_74.7 ;
    %load/vec4 v0x15196dee0_0;
    %parti/s 8, 5, 4;
    %store/vec4 v0x15196dfa0_0, 0, 8;
    %jmp T_74.13;
T_74.8 ;
    %load/vec4 v0x15196dee0_0;
    %parti/s 8, 4, 4;
    %store/vec4 v0x15196dfa0_0, 0, 8;
    %jmp T_74.13;
T_74.9 ;
    %load/vec4 v0x15196dee0_0;
    %parti/s 8, 3, 3;
    %store/vec4 v0x15196dfa0_0, 0, 8;
    %jmp T_74.13;
T_74.10 ;
    %load/vec4 v0x15196dee0_0;
    %parti/s 8, 2, 3;
    %store/vec4 v0x15196dfa0_0, 0, 8;
    %jmp T_74.13;
T_74.11 ;
    %load/vec4 v0x15196dee0_0;
    %parti/s 8, 1, 2;
    %store/vec4 v0x15196dfa0_0, 0, 8;
    %jmp T_74.13;
T_74.12 ;
    %load/vec4 v0x15196dee0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x15196dfa0_0, 0, 8;
    %jmp T_74.13;
T_74.13 ;
    %pop/vec4 1;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x150f05660;
T_75 ;
    %wait E_0x150fce190;
    %load/vec4 v0x150f2acb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x150f4efd0_0, 0;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v0x150f31e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.2, 8;
    %load/vec4 v0x150f4eea0_0;
    %assign/vec4 v0x150f4efd0_0, 0;
T_75.2 ;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0x150f05660;
T_76 ;
    %wait E_0x150f05930;
    %load/vec4 v0x150f4eea0_0;
    %load/vec4 v0x150f4efd0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_76.0, 8;
    %load/vec4 v0x150f4efd0_0;
    %jmp/1 T_76.1, 8;
T_76.0 ; End of true expr.
    %load/vec4 v0x150f4eea0_0;
    %jmp/0 T_76.1, 8;
 ; End of false expr.
    %blend;
T_76.1;
    %assign/vec4 v0x150f2ab90_0, 0;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0x150f05660;
T_77 ;
    %wait E_0x150fce190;
    %load/vec4 v0x150f2acb0_0;
    %load/vec4 v0x150f2ab00_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150f2ad50_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0x150f31e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.2, 8;
    %load/vec4 v0x150f2ad50_0;
    %inv;
    %assign/vec4 v0x150f2ad50_0, 0;
T_77.2 ;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x150f05660;
T_78 ;
    %wait E_0x150f058d0;
    %load/vec4 v0x150f2ad50_0;
    %load/vec4 v0x150f31e00_0;
    %and;
    %assign/vec4 v0x150f2ac20_0, 0;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0x150f05660;
T_79 ;
    %wait E_0x150fce190;
    %load/vec4 v0x150f2acb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x150f4ef40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150f31ea0_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0x150f2ab00_0;
    %flag_set/vec4 8;
    %jmp/0 T_79.2, 8;
    %load/vec4 v0x150f2ab90_0;
    %jmp/1 T_79.3, 8;
T_79.2 ; End of true expr.
    %load/vec4 v0x150f4eea0_0;
    %jmp/0 T_79.3, 8;
 ; End of false expr.
    %blend;
T_79.3;
    %assign/vec4 v0x150f4ef40_0, 0;
    %load/vec4 v0x150f2ab00_0;
    %flag_set/vec4 8;
    %jmp/0 T_79.4, 8;
    %load/vec4 v0x150f2ac20_0;
    %jmp/1 T_79.5, 8;
T_79.4 ; End of true expr.
    %load/vec4 v0x150f31e00_0;
    %jmp/0 T_79.5, 8;
 ; End of false expr.
    %blend;
T_79.5;
    %assign/vec4 v0x150f31ea0_0, 0;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x15196d470;
T_80 ;
    %wait E_0x150fce190;
    %load/vec4 v0x15196d890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x15196d7f0_0, 0;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0x15196d7f0_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x15196d9a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x15196d7f0_0, 0;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x15196cde0;
T_81 ;
    %wait E_0x150fce190;
    %load/vec4 v0x15196d350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x15196d2c0_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0x15196d2c0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x15196d3e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x15196d2c0_0, 0;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x15196c7f0;
T_82 ;
    %wait E_0x150fce190;
    %load/vec4 v0x15196cc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x15196cbf0_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0x15196cbf0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x15196cd20_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x15196cbf0_0, 0;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0x150f1a790;
T_83 ;
    %wait E_0x150fce190;
    %load/vec4 v0x15196f0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x15196edc0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x15196eee0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x15196f000_0, 0;
    %jmp T_83.1;
T_83.0 ;
    %load/vec4 v0x15196e960_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x15196ec00_0;
    %and;
    %assign/vec4 v0x15196edc0_0, 0;
    %load/vec4 v0x15196e960_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x15196ee50_0;
    %and;
    %assign/vec4 v0x15196eee0_0, 0;
    %load/vec4 v0x15196e960_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x15196ef70_0;
    %and;
    %assign/vec4 v0x15196f000_0, 0;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0x150f1a790;
T_84 ;
    %wait E_0x150fce190;
    %load/vec4 v0x15196f0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x15196eb50_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0x15196eac0_0;
    %load/vec4 v0x15196edc0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x15196edc0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x15196eee0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x15196eee0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x15196f000_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x15196f000_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x15196eb50_0, 0;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x150f1a790;
T_85 ;
    %wait E_0x150f34d40;
    %load/vec4 v0x15196e6a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_85.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_85.1, 8;
T_85.0 ; End of true expr.
    %load/vec4 v0x15196eb50_0;
    %jmp/0 T_85.1, 8;
 ; End of false expr.
    %blend;
T_85.1;
    %store/vec4 v0x15196eac0_0, 0, 21;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_0x150f1a790;
T_86 ;
    %wait E_0x150f34d00;
    %load/vec4 v0x15196eb50_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x15196ea10_0, 0, 20;
    %jmp T_86;
    .thread T_86, $push;
    .scope S_0x150f1a790;
T_87 ;
    %wait E_0x150fce190;
    %load/vec4 v0x15196f0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15196e240_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v0x15196eb50_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x15196eb50_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x15196f4f0_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15196e240_0, 0;
T_87.2 ;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0x150f1a790;
T_88 ;
    %wait E_0x150f34cc0;
    %load/vec4 v0x15196e610_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x15196f4f0_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x15196e6a0_0, 0, 1;
    %jmp T_88;
    .thread T_88, $push;
    .scope S_0x150fd4780;
T_89 ;
    %wait E_0x150fce190;
    %load/vec4 v0x151953030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %load/vec4 v0x150fd5bf0_0;
    %load/vec4 v0x150fd7800_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x151952fa0, 0, 4;
T_89.0 ;
    %load/vec4 v0x150fd7800_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x151952fa0, 4;
    %assign/vec4 v0x150fd54c0_0, 0;
    %load/vec4 v0x1519118e0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x151952fa0, 4;
    %assign/vec4 v0x150fd5550_0, 0;
    %jmp T_89;
    .thread T_89;
    .scope S_0x1519513b0;
T_90 ;
    %wait E_0x150fce190;
    %load/vec4 v0x150fef6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %load/vec4 v0x1519290b0_0;
    %load/vec4 v0x151929750_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150fef620, 0, 4;
T_90.0 ;
    %load/vec4 v0x151929750_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x150fef620, 4;
    %assign/vec4 v0x150ffee00_0, 0;
    %load/vec4 v0x1519296c0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x150fef620, 4;
    %assign/vec4 v0x150ffee90_0, 0;
    %jmp T_90;
    .thread T_90;
    .scope S_0x1519708d0;
T_91 ;
    %wait E_0x150fce190;
    %load/vec4 v0x151971130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %load/vec4 v0x151970ea0_0;
    %load/vec4 v0x151970d70_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x151971090, 0, 4;
T_91.0 ;
    %load/vec4 v0x151970d70_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x151971090, 4;
    %assign/vec4 v0x151970f30_0, 0;
    %load/vec4 v0x151970cc0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x151971090, 4;
    %assign/vec4 v0x151970fe0_0, 0;
    %jmp T_91;
    .thread T_91;
    .scope S_0x150ffe680;
T_92 ;
    %wait E_0x150fce190;
    %load/vec4 v0x151973430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1519732e0_0, 0;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v0x151973d20_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_92.2, 4;
    %load/vec4 v0x151972bc0_0;
    %assign/vec4 v0x1519732e0_0, 0;
    %jmp T_92.3;
T_92.2 ;
    %load/vec4 v0x151973d20_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_92.4, 4;
    %load/vec4 v0x151972c50_0;
    %pad/u 32;
    %assign/vec4 v0x1519732e0_0, 0;
T_92.4 ;
T_92.3 ;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0x150ffe680;
T_93 ;
    %wait E_0x150fce190;
    %load/vec4 v0x151973430_0;
    %load/vec4 v0x151973390_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x151973390_0, 0;
    %jmp T_93.1;
T_93.0 ;
    %load/vec4 v0x151973ae0_0;
    %load/vec4 v0x151973390_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x151973390_0, 0;
T_93.2 ;
T_93.1 ;
    %jmp T_93;
    .thread T_93;
    .scope S_0x151975030;
T_94 ;
    %wait E_0x1519754d0;
    %load/vec4 v0x151975a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x151975680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x151975710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1519757a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x151975870_0, 0;
    %jmp T_94.1;
T_94.0 ;
    %load/vec4 v0x151975df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.2, 8;
    %load/vec4 v0x151975520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_94.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_94.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_94.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_94.7, 6;
    %jmp T_94.8;
T_94.4 ;
    %load/vec4 v0x151975910_0;
    %assign/vec4 v0x151975680_0, 0;
    %jmp T_94.8;
T_94.5 ;
    %load/vec4 v0x151975910_0;
    %assign/vec4 v0x151975710_0, 0;
    %jmp T_94.8;
T_94.6 ;
    %load/vec4 v0x151975910_0;
    %assign/vec4 v0x1519757a0_0, 0;
    %jmp T_94.8;
T_94.7 ;
    %load/vec4 v0x151975910_0;
    %assign/vec4 v0x151975870_0, 0;
    %jmp T_94.8;
T_94.8 ;
    %pop/vec4 1;
T_94.2 ;
T_94.1 ;
    %jmp T_94;
    .thread T_94;
    .scope S_0x151975030;
T_95 ;
    %wait E_0x151975450;
    %load/vec4 v0x151975520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_95.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_95.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_95.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_95.3, 6;
    %jmp T_95.4;
T_95.0 ;
    %load/vec4 v0x151975b70_0;
    %store/vec4 v0x1519759b0_0, 0, 32;
    %jmp T_95.4;
T_95.1 ;
    %load/vec4 v0x151975c10_0;
    %store/vec4 v0x1519759b0_0, 0, 32;
    %jmp T_95.4;
T_95.2 ;
    %load/vec4 v0x151975cd0_0;
    %store/vec4 v0x1519759b0_0, 0, 32;
    %jmp T_95.4;
T_95.3 ;
    %load/vec4 v0x151975d60_0;
    %store/vec4 v0x1519759b0_0, 0, 32;
    %jmp T_95.4;
T_95.4 ;
    %pop/vec4 1;
    %jmp T_95;
    .thread T_95, $push;
    .scope S_0x1519798b0;
T_96 ;
    %wait E_0x1519754d0;
    %load/vec4 v0x151979d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x151979c70_0, 0;
    %jmp T_96.1;
T_96.0 ;
    %load/vec4 v0x151979c70_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x151979da0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x151979c70_0, 0;
T_96.1 ;
    %jmp T_96;
    .thread T_96;
    .scope S_0x151978e80;
T_97 ;
    %wait E_0x1519754d0;
    %load/vec4 v0x15197afa0_0;
    %load/vec4 v0x15197a100_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x15197ac00_0, 0;
    %jmp T_97.1;
T_97.0 ;
    %load/vec4 v0x15197a7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.2, 8;
    %load/vec4 v0x15197ac00_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x15197ac00_0, 0;
T_97.2 ;
T_97.1 ;
    %jmp T_97;
    .thread T_97;
    .scope S_0x151978e80;
T_98 ;
    %wait E_0x151979820;
    %load/vec4 v0x15197ac00_0;
    %load/vec4 v0x15197adb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x15197b1a0_0;
    %and;
    %store/vec4 v0x15197a100_0, 0, 1;
    %jmp T_98;
    .thread T_98, $push;
    .scope S_0x151978e80;
T_99 ;
    %wait E_0x151979630;
    %load/vec4 v0x15197b1a0_0;
    %store/vec4 v0x15197a7e0_0, 0, 1;
    %jmp T_99;
    .thread T_99, $push;
    .scope S_0x151978e80;
T_100 ;
    %wait E_0x1519754d0;
    %load/vec4 v0x15197afa0_0;
    %load/vec4 v0x151979f30_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x15197a3b0_0, 0;
    %jmp T_100.1;
T_100.0 ;
    %load/vec4 v0x15197a630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.2, 8;
    %load/vec4 v0x15197a3b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x15197a3b0_0, 0;
T_100.2 ;
T_100.1 ;
    %jmp T_100;
    .thread T_100;
    .scope S_0x151978e80;
T_101 ;
    %wait E_0x1519797c0;
    %load/vec4 v0x15197a3b0_0;
    %load/vec4 v0x15197a4e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x15197a630_0;
    %and;
    %store/vec4 v0x151979f30_0, 0, 1;
    %jmp T_101;
    .thread T_101, $push;
    .scope S_0x151978e80;
T_102 ;
    %wait E_0x151979670;
    %load/vec4 v0x15197a100_0;
    %store/vec4 v0x15197a630_0, 0, 1;
    %jmp T_102;
    .thread T_102, $push;
    .scope S_0x151978e80;
T_103 ;
    %wait E_0x1519754d0;
    %load/vec4 v0x15197afa0_0;
    %load/vec4 v0x15197a1e0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x15197af10_0, 0;
    %jmp T_103.1;
T_103.0 ;
    %load/vec4 v0x15197a870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.2, 8;
    %load/vec4 v0x15197af10_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x15197af10_0, 0;
T_103.2 ;
T_103.1 ;
    %jmp T_103;
    .thread T_103;
    .scope S_0x151978e80;
T_104 ;
    %wait E_0x151979740;
    %load/vec4 v0x15197af10_0;
    %load/vec4 v0x15197ae60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x15197a870_0;
    %and;
    %store/vec4 v0x15197a1e0_0, 0, 1;
    %jmp T_104;
    .thread T_104, $push;
    .scope S_0x151978e80;
T_105 ;
    %wait E_0x1519796f0;
    %load/vec4 v0x151979f30_0;
    %store/vec4 v0x15197a870_0, 0, 1;
    %jmp T_105;
    .thread T_105, $push;
    .scope S_0x151978e80;
T_106 ;
    %wait E_0x1519754d0;
    %load/vec4 v0x15197afa0_0;
    %load/vec4 v0x15197a060_0;
    %or;
    %load/vec4 v0x15197b2e0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %load/vec4 v0x15197b380_0;
    %assign/vec4 v0x15197ab70_0, 0;
    %jmp T_106.1;
T_106.0 ;
    %load/vec4 v0x15197a750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.2, 8;
    %load/vec4 v0x15197ab70_0;
    %load/vec4 v0x15197b380_0;
    %add;
    %assign/vec4 v0x15197ab70_0, 0;
T_106.2 ;
T_106.1 ;
    %jmp T_106;
    .thread T_106;
    .scope S_0x151978e80;
T_107 ;
    %wait E_0x1519796f0;
    %load/vec4 v0x151979f30_0;
    %store/vec4 v0x15197a060_0, 0, 1;
    %jmp T_107;
    .thread T_107, $push;
    .scope S_0x151978e80;
T_108 ;
    %wait E_0x151979670;
    %load/vec4 v0x15197a100_0;
    %store/vec4 v0x15197a750_0, 0, 1;
    %jmp T_108;
    .thread T_108, $push;
    .scope S_0x151978e80;
T_109 ;
    %wait E_0x1519754d0;
    %load/vec4 v0x15197afa0_0;
    %load/vec4 v0x15197a060_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x15197aab0_0, 0;
    %jmp T_109.1;
T_109.0 ;
    %load/vec4 v0x151979fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.2, 8;
    %load/vec4 v0x15197ab70_0;
    %assign/vec4 v0x15197aab0_0, 0;
    %jmp T_109.3;
T_109.2 ;
    %load/vec4 v0x15197a6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.4, 8;
    %load/vec4 v0x15197aab0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x15197aab0_0, 0;
T_109.4 ;
T_109.3 ;
T_109.1 ;
    %jmp T_109;
    .thread T_109;
    .scope S_0x151978e80;
T_110 ;
    %wait E_0x151979670;
    %load/vec4 v0x15197a100_0;
    %store/vec4 v0x151979fd0_0, 0, 1;
    %jmp T_110;
    .thread T_110, $push;
    .scope S_0x151978e80;
T_111 ;
    %wait E_0x151979630;
    %load/vec4 v0x15197b1a0_0;
    %store/vec4 v0x15197a6c0_0, 0, 1;
    %jmp T_111;
    .thread T_111, $push;
    .scope S_0x151978e80;
T_112 ;
    %wait E_0x1519795b0;
    %load/vec4 v0x15197ad20_0;
    %flag_set/vec4 8;
    %jmp/0 T_112.0, 8;
    %load/vec4 v0x15197af10_0;
    %load/vec4 v0x15197ac00_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_112.1, 8;
T_112.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x15197af10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15197ac00_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_112.1, 8;
 ; End of false expr.
    %blend;
T_112.1;
    %store/vec4 v0x15197ac90_0, 0, 6;
    %jmp T_112;
    .thread T_112, $push;
    .scope S_0x151978e80;
T_113 ;
    %wait E_0x1519754d0;
    %load/vec4 v0x15197afa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15197b250_0, 0;
    %jmp T_113.1;
T_113.0 ;
    %load/vec4 v0x15197b1a0_0;
    %assign/vec4 v0x15197b250_0, 0;
T_113.1 ;
    %jmp T_113;
    .thread T_113;
    .scope S_0x151978e80;
T_114 ;
    %wait E_0x151979560;
    %load/vec4 v0x15197b1a0_0;
    %load/vec4 v0x15197b250_0;
    %inv;
    %and;
    %store/vec4 v0x15197b2e0_0, 0, 1;
    %jmp T_114;
    .thread T_114, $push;
    .scope S_0x151978e80;
T_115 ;
    %wait E_0x1519754d0;
    %load/vec4 v0x15197afa0_0;
    %load/vec4 v0x15197a320_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x15197b050_0, 0;
    %jmp T_115.1;
T_115.0 ;
    %load/vec4 v0x15197a910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.2, 8;
    %load/vec4 v0x15197b050_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x15197b050_0, 0;
T_115.2 ;
T_115.1 ;
    %jmp T_115;
    .thread T_115;
    .scope S_0x151978e80;
T_116 ;
    %wait E_0x1519794f0;
    %load/vec4 v0x15197b050_0;
    %load/vec4 v0x15197b0f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x15197a910_0;
    %and;
    %store/vec4 v0x15197a320_0, 0, 1;
    %jmp T_116;
    .thread T_116, $push;
    .scope S_0x151978e80;
T_117 ;
    %wait E_0x1519754d0;
    %load/vec4 v0x15197afa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15197a5a0_0, 0;
    %jmp T_117.1;
T_117.0 ;
    %load/vec4 v0x15197a270_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15197a5a0_0, 0;
T_117.2 ;
T_117.1 ;
    %jmp T_117;
    .thread T_117;
    .scope S_0x15197ca60;
T_118 ;
    %wait E_0x15197ce20;
    %load/vec4 v0x15197ce70_0;
    %pad/s 16;
    %load/vec4 v0x15197cf30_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x15197cfd0_0, 0, 16;
    %jmp T_118;
    .thread T_118, $push;
    .scope S_0x15197d070;
T_119 ;
    %wait E_0x15197d460;
    %load/vec4 v0x15197d4b0_0;
    %pad/s 16;
    %load/vec4 v0x15197d570_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x15197d610_0, 0, 16;
    %jmp T_119;
    .thread T_119, $push;
    .scope S_0x15197d6b0;
T_120 ;
    %wait E_0x15197da80;
    %load/vec4 v0x15197dae0_0;
    %pad/s 16;
    %load/vec4 v0x15197dba0_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x15197dc40_0, 0, 16;
    %jmp T_120;
    .thread T_120, $push;
    .scope S_0x15197ef20;
T_121 ;
    %wait E_0x15197f370;
    %load/vec4 v0x15197f530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_121.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_121.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_121.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_121.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_121.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_121.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_121.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_121.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_121.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_121.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_121.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_121.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_121.12, 6;
    %jmp T_121.13;
T_121.0 ;
    %load/vec4 v0x15197f3d0_0;
    %parti/s 8, 12, 5;
    %store/vec4 v0x15197f490_0, 0, 8;
    %jmp T_121.13;
T_121.1 ;
    %load/vec4 v0x15197f3d0_0;
    %parti/s 8, 11, 5;
    %store/vec4 v0x15197f490_0, 0, 8;
    %jmp T_121.13;
T_121.2 ;
    %load/vec4 v0x15197f3d0_0;
    %parti/s 8, 10, 5;
    %store/vec4 v0x15197f490_0, 0, 8;
    %jmp T_121.13;
T_121.3 ;
    %load/vec4 v0x15197f3d0_0;
    %parti/s 8, 9, 5;
    %store/vec4 v0x15197f490_0, 0, 8;
    %jmp T_121.13;
T_121.4 ;
    %load/vec4 v0x15197f3d0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x15197f490_0, 0, 8;
    %jmp T_121.13;
T_121.5 ;
    %load/vec4 v0x15197f3d0_0;
    %parti/s 8, 7, 4;
    %store/vec4 v0x15197f490_0, 0, 8;
    %jmp T_121.13;
T_121.6 ;
    %load/vec4 v0x15197f3d0_0;
    %parti/s 8, 6, 4;
    %store/vec4 v0x15197f490_0, 0, 8;
    %jmp T_121.13;
T_121.7 ;
    %load/vec4 v0x15197f3d0_0;
    %parti/s 8, 5, 4;
    %store/vec4 v0x15197f490_0, 0, 8;
    %jmp T_121.13;
T_121.8 ;
    %load/vec4 v0x15197f3d0_0;
    %parti/s 8, 4, 4;
    %store/vec4 v0x15197f490_0, 0, 8;
    %jmp T_121.13;
T_121.9 ;
    %load/vec4 v0x15197f3d0_0;
    %parti/s 8, 3, 3;
    %store/vec4 v0x15197f490_0, 0, 8;
    %jmp T_121.13;
T_121.10 ;
    %load/vec4 v0x15197f3d0_0;
    %parti/s 8, 2, 3;
    %store/vec4 v0x15197f490_0, 0, 8;
    %jmp T_121.13;
T_121.11 ;
    %load/vec4 v0x15197f3d0_0;
    %parti/s 8, 1, 2;
    %store/vec4 v0x15197f490_0, 0, 8;
    %jmp T_121.13;
T_121.12 ;
    %load/vec4 v0x15197f3d0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x15197f490_0, 0, 8;
    %jmp T_121.13;
T_121.13 ;
    %pop/vec4 1;
    %jmp T_121;
    .thread T_121, $push;
    .scope S_0x15197be90;
T_122 ;
    %wait E_0x1519754d0;
    %load/vec4 v0x15197c6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x15197c470_0, 0;
    %jmp T_122.1;
T_122.0 ;
    %load/vec4 v0x15197c8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.2, 8;
    %load/vec4 v0x15197c340_0;
    %assign/vec4 v0x15197c470_0, 0;
T_122.2 ;
T_122.1 ;
    %jmp T_122;
    .thread T_122;
    .scope S_0x15197be90;
T_123 ;
    %wait E_0x15197c250;
    %load/vec4 v0x15197c340_0;
    %load/vec4 v0x15197c470_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_123.0, 8;
    %load/vec4 v0x15197c470_0;
    %jmp/1 T_123.1, 8;
T_123.0 ; End of true expr.
    %load/vec4 v0x15197c340_0;
    %jmp/0 T_123.1, 8;
 ; End of false expr.
    %blend;
T_123.1;
    %assign/vec4 v0x15197c5d0_0, 0;
    %jmp T_123;
    .thread T_123, $push;
    .scope S_0x15197be90;
T_124 ;
    %wait E_0x1519754d0;
    %load/vec4 v0x15197c6f0_0;
    %load/vec4 v0x15197c500_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15197c790_0, 0;
    %jmp T_124.1;
T_124.0 ;
    %load/vec4 v0x15197c8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.2, 8;
    %load/vec4 v0x15197c790_0;
    %inv;
    %assign/vec4 v0x15197c790_0, 0;
T_124.2 ;
T_124.1 ;
    %jmp T_124;
    .thread T_124;
    .scope S_0x15197be90;
T_125 ;
    %wait E_0x15197c1f0;
    %load/vec4 v0x15197c790_0;
    %load/vec4 v0x15197c8b0_0;
    %and;
    %assign/vec4 v0x15197c660_0, 0;
    %jmp T_125;
    .thread T_125, $push;
    .scope S_0x15197be90;
T_126 ;
    %wait E_0x1519754d0;
    %load/vec4 v0x15197c6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x15197c3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15197c950_0, 0;
    %jmp T_126.1;
T_126.0 ;
    %load/vec4 v0x15197c500_0;
    %flag_set/vec4 8;
    %jmp/0 T_126.2, 8;
    %load/vec4 v0x15197c5d0_0;
    %jmp/1 T_126.3, 8;
T_126.2 ; End of true expr.
    %load/vec4 v0x15197c340_0;
    %jmp/0 T_126.3, 8;
 ; End of false expr.
    %blend;
T_126.3;
    %assign/vec4 v0x15197c3e0_0, 0;
    %load/vec4 v0x15197c500_0;
    %flag_set/vec4 8;
    %jmp/0 T_126.4, 8;
    %load/vec4 v0x15197c660_0;
    %jmp/1 T_126.5, 8;
T_126.4 ; End of true expr.
    %load/vec4 v0x15197c8b0_0;
    %jmp/0 T_126.5, 8;
 ; End of false expr.
    %blend;
T_126.5;
    %assign/vec4 v0x15197c950_0, 0;
T_126.1 ;
    %jmp T_126;
    .thread T_126;
    .scope S_0x15197e960;
T_127 ;
    %wait E_0x1519754d0;
    %load/vec4 v0x15197ed80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x15197ece0_0, 0;
    %jmp T_127.1;
T_127.0 ;
    %load/vec4 v0x15197ece0_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x15197ee90_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x15197ece0_0, 0;
T_127.1 ;
    %jmp T_127;
    .thread T_127;
    .scope S_0x15197e2d0;
T_128 ;
    %wait E_0x1519754d0;
    %load/vec4 v0x15197e840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x15197e7b0_0, 0;
    %jmp T_128.1;
T_128.0 ;
    %load/vec4 v0x15197e7b0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x15197e8d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x15197e7b0_0, 0;
T_128.1 ;
    %jmp T_128;
    .thread T_128;
    .scope S_0x15197dce0;
T_129 ;
    %wait E_0x1519754d0;
    %load/vec4 v0x15197e180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x15197e0e0_0, 0;
    %jmp T_129.1;
T_129.0 ;
    %load/vec4 v0x15197e0e0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x15197e210_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x15197e0e0_0, 0;
T_129.1 ;
    %jmp T_129;
    .thread T_129;
    .scope S_0x15197b5b0;
T_130 ;
    %wait E_0x1519754d0;
    %load/vec4 v0x151980590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_130.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1519802b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1519803d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1519804f0_0, 0;
    %jmp T_130.1;
T_130.0 ;
    %load/vec4 v0x15197fe50_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x1519800f0_0;
    %and;
    %assign/vec4 v0x1519802b0_0, 0;
    %load/vec4 v0x15197fe50_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x151980340_0;
    %and;
    %assign/vec4 v0x1519803d0_0, 0;
    %load/vec4 v0x15197fe50_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x151980460_0;
    %and;
    %assign/vec4 v0x1519804f0_0, 0;
T_130.1 ;
    %jmp T_130;
    .thread T_130;
    .scope S_0x15197b5b0;
T_131 ;
    %wait E_0x1519754d0;
    %load/vec4 v0x151980590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x151980040_0, 0;
    %jmp T_131.1;
T_131.0 ;
    %load/vec4 v0x15197ffb0_0;
    %load/vec4 v0x1519802b0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x1519802b0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x1519803d0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x1519803d0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x1519804f0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x1519804f0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x151980040_0, 0;
T_131.1 ;
    %jmp T_131;
    .thread T_131;
    .scope S_0x15197b5b0;
T_132 ;
    %wait E_0x15197be30;
    %load/vec4 v0x15197fb90_0;
    %flag_set/vec4 8;
    %jmp/0 T_132.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_132.1, 8;
T_132.0 ; End of true expr.
    %load/vec4 v0x151980040_0;
    %jmp/0 T_132.1, 8;
 ; End of false expr.
    %blend;
T_132.1;
    %store/vec4 v0x15197ffb0_0, 0, 21;
    %jmp T_132;
    .thread T_132, $push;
    .scope S_0x15197b5b0;
T_133 ;
    %wait E_0x15197bde0;
    %load/vec4 v0x151980040_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x15197ff00_0, 0, 20;
    %jmp T_133;
    .thread T_133, $push;
    .scope S_0x15197b5b0;
T_134 ;
    %wait E_0x1519754d0;
    %load/vec4 v0x151980590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15197f730_0, 0;
    %jmp T_134.1;
T_134.0 ;
    %load/vec4 v0x151980040_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x151980040_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x1519809e0_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15197f730_0, 0;
T_134.2 ;
T_134.1 ;
    %jmp T_134;
    .thread T_134;
    .scope S_0x15197b5b0;
T_135 ;
    %wait E_0x15197bd90;
    %load/vec4 v0x15197fb00_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x1519809e0_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x15197fb90_0, 0, 1;
    %jmp T_135;
    .thread T_135, $push;
    .scope S_0x1519770a0;
T_136 ;
    %wait E_0x1519754d0;
    %load/vec4 v0x151977910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_136.0, 8;
    %load/vec4 v0x151977660_0;
    %load/vec4 v0x151977530_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x151977870, 0, 4;
T_136.0 ;
    %load/vec4 v0x151977530_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x151977870, 4;
    %assign/vec4 v0x1519776f0_0, 0;
    %load/vec4 v0x151977480_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x151977870, 4;
    %assign/vec4 v0x1519777c0_0, 0;
    %jmp T_136;
    .thread T_136;
    .scope S_0x151977a60;
T_137 ;
    %wait E_0x1519754d0;
    %load/vec4 v0x151978300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.0, 8;
    %load/vec4 v0x151978070_0;
    %load/vec4 v0x151977f40_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x151978260, 0, 4;
T_137.0 ;
    %load/vec4 v0x151977f40_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x151978260, 4;
    %assign/vec4 v0x151978100_0, 0;
    %load/vec4 v0x151977e90_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x151978260, 4;
    %assign/vec4 v0x1519781b0_0, 0;
    %jmp T_137;
    .thread T_137;
    .scope S_0x151981dc0;
T_138 ;
    %wait E_0x1519754d0;
    %load/vec4 v0x151982620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_138.0, 8;
    %load/vec4 v0x151982390_0;
    %load/vec4 v0x151982260_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x151982580, 0, 4;
T_138.0 ;
    %load/vec4 v0x151982260_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x151982580, 4;
    %assign/vec4 v0x151982420_0, 0;
    %load/vec4 v0x1519821b0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x151982580, 4;
    %assign/vec4 v0x1519824d0_0, 0;
    %jmp T_138;
    .thread T_138;
    .scope S_0x151974310;
T_139 ;
    %wait E_0x1519754d0;
    %load/vec4 v0x151984920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1519847d0_0, 0;
    %jmp T_139.1;
T_139.0 ;
    %load/vec4 v0x151985250_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_139.2, 4;
    %load/vec4 v0x1519840b0_0;
    %assign/vec4 v0x1519847d0_0, 0;
    %jmp T_139.3;
T_139.2 ;
    %load/vec4 v0x151985250_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_139.4, 4;
    %load/vec4 v0x151984140_0;
    %pad/u 32;
    %assign/vec4 v0x1519847d0_0, 0;
T_139.4 ;
T_139.3 ;
T_139.1 ;
    %jmp T_139;
    .thread T_139;
    .scope S_0x151974310;
T_140 ;
    %wait E_0x1519754d0;
    %load/vec4 v0x151984920_0;
    %load/vec4 v0x151984880_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x151984880_0, 0;
    %jmp T_140.1;
T_140.0 ;
    %load/vec4 v0x151984fd0_0;
    %load/vec4 v0x151984880_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x151984880_0, 0;
T_140.2 ;
T_140.1 ;
    %jmp T_140;
    .thread T_140;
    .scope S_0x1519865f0;
T_141 ;
    %wait E_0x151986aa0;
    %load/vec4 v0x151987030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x151986c50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x151986ce0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x151986d70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x151986e40_0, 0;
    %jmp T_141.1;
T_141.0 ;
    %load/vec4 v0x1519873c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.2, 8;
    %load/vec4 v0x151986af0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_141.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_141.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_141.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_141.7, 6;
    %jmp T_141.8;
T_141.4 ;
    %load/vec4 v0x151986ee0_0;
    %assign/vec4 v0x151986c50_0, 0;
    %jmp T_141.8;
T_141.5 ;
    %load/vec4 v0x151986ee0_0;
    %assign/vec4 v0x151986ce0_0, 0;
    %jmp T_141.8;
T_141.6 ;
    %load/vec4 v0x151986ee0_0;
    %assign/vec4 v0x151986d70_0, 0;
    %jmp T_141.8;
T_141.7 ;
    %load/vec4 v0x151986ee0_0;
    %assign/vec4 v0x151986e40_0, 0;
    %jmp T_141.8;
T_141.8 ;
    %pop/vec4 1;
T_141.2 ;
T_141.1 ;
    %jmp T_141;
    .thread T_141;
    .scope S_0x1519865f0;
T_142 ;
    %wait E_0x151986a20;
    %load/vec4 v0x151986af0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_142.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_142.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_142.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_142.3, 6;
    %jmp T_142.4;
T_142.0 ;
    %load/vec4 v0x151987140_0;
    %store/vec4 v0x151986f80_0, 0, 32;
    %jmp T_142.4;
T_142.1 ;
    %load/vec4 v0x1519871e0_0;
    %store/vec4 v0x151986f80_0, 0, 32;
    %jmp T_142.4;
T_142.2 ;
    %load/vec4 v0x1519872a0_0;
    %store/vec4 v0x151986f80_0, 0, 32;
    %jmp T_142.4;
T_142.3 ;
    %load/vec4 v0x151987330_0;
    %store/vec4 v0x151986f80_0, 0, 32;
    %jmp T_142.4;
T_142.4 ;
    %pop/vec4 1;
    %jmp T_142;
    .thread T_142, $push;
    .scope S_0x15198ae80;
T_143 ;
    %wait E_0x151986aa0;
    %load/vec4 v0x15198b2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_143.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x15198b240_0, 0;
    %jmp T_143.1;
T_143.0 ;
    %load/vec4 v0x15198b240_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x15198b370_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x15198b240_0, 0;
T_143.1 ;
    %jmp T_143;
    .thread T_143;
    .scope S_0x15198a450;
T_144 ;
    %wait E_0x151986aa0;
    %load/vec4 v0x15198c570_0;
    %load/vec4 v0x15198b6d0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x15198c1d0_0, 0;
    %jmp T_144.1;
T_144.0 ;
    %load/vec4 v0x15198bdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.2, 8;
    %load/vec4 v0x15198c1d0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x15198c1d0_0, 0;
T_144.2 ;
T_144.1 ;
    %jmp T_144;
    .thread T_144;
    .scope S_0x15198a450;
T_145 ;
    %wait E_0x15198adf0;
    %load/vec4 v0x15198c1d0_0;
    %load/vec4 v0x15198c380_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x15198c770_0;
    %and;
    %store/vec4 v0x15198b6d0_0, 0, 1;
    %jmp T_145;
    .thread T_145, $push;
    .scope S_0x15198a450;
T_146 ;
    %wait E_0x15198ac00;
    %load/vec4 v0x15198c770_0;
    %store/vec4 v0x15198bdb0_0, 0, 1;
    %jmp T_146;
    .thread T_146, $push;
    .scope S_0x15198a450;
T_147 ;
    %wait E_0x151986aa0;
    %load/vec4 v0x15198c570_0;
    %load/vec4 v0x15198b500_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x15198b980_0, 0;
    %jmp T_147.1;
T_147.0 ;
    %load/vec4 v0x15198bc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.2, 8;
    %load/vec4 v0x15198b980_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x15198b980_0, 0;
T_147.2 ;
T_147.1 ;
    %jmp T_147;
    .thread T_147;
    .scope S_0x15198a450;
T_148 ;
    %wait E_0x15198ad90;
    %load/vec4 v0x15198b980_0;
    %load/vec4 v0x15198bab0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x15198bc00_0;
    %and;
    %store/vec4 v0x15198b500_0, 0, 1;
    %jmp T_148;
    .thread T_148, $push;
    .scope S_0x15198a450;
T_149 ;
    %wait E_0x15198ac40;
    %load/vec4 v0x15198b6d0_0;
    %store/vec4 v0x15198bc00_0, 0, 1;
    %jmp T_149;
    .thread T_149, $push;
    .scope S_0x15198a450;
T_150 ;
    %wait E_0x151986aa0;
    %load/vec4 v0x15198c570_0;
    %load/vec4 v0x15198b7b0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x15198c4e0_0, 0;
    %jmp T_150.1;
T_150.0 ;
    %load/vec4 v0x15198be40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.2, 8;
    %load/vec4 v0x15198c4e0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x15198c4e0_0, 0;
T_150.2 ;
T_150.1 ;
    %jmp T_150;
    .thread T_150;
    .scope S_0x15198a450;
T_151 ;
    %wait E_0x15198ad10;
    %load/vec4 v0x15198c4e0_0;
    %load/vec4 v0x15198c430_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x15198be40_0;
    %and;
    %store/vec4 v0x15198b7b0_0, 0, 1;
    %jmp T_151;
    .thread T_151, $push;
    .scope S_0x15198a450;
T_152 ;
    %wait E_0x15198acc0;
    %load/vec4 v0x15198b500_0;
    %store/vec4 v0x15198be40_0, 0, 1;
    %jmp T_152;
    .thread T_152, $push;
    .scope S_0x15198a450;
T_153 ;
    %wait E_0x151986aa0;
    %load/vec4 v0x15198c570_0;
    %load/vec4 v0x15198b630_0;
    %or;
    %load/vec4 v0x15198c8b0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.0, 8;
    %load/vec4 v0x15198c950_0;
    %assign/vec4 v0x15198c140_0, 0;
    %jmp T_153.1;
T_153.0 ;
    %load/vec4 v0x15198bd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.2, 8;
    %load/vec4 v0x15198c140_0;
    %load/vec4 v0x15198c950_0;
    %add;
    %assign/vec4 v0x15198c140_0, 0;
T_153.2 ;
T_153.1 ;
    %jmp T_153;
    .thread T_153;
    .scope S_0x15198a450;
T_154 ;
    %wait E_0x15198acc0;
    %load/vec4 v0x15198b500_0;
    %store/vec4 v0x15198b630_0, 0, 1;
    %jmp T_154;
    .thread T_154, $push;
    .scope S_0x15198a450;
T_155 ;
    %wait E_0x15198ac40;
    %load/vec4 v0x15198b6d0_0;
    %store/vec4 v0x15198bd20_0, 0, 1;
    %jmp T_155;
    .thread T_155, $push;
    .scope S_0x15198a450;
T_156 ;
    %wait E_0x151986aa0;
    %load/vec4 v0x15198c570_0;
    %load/vec4 v0x15198b630_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_156.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x15198c080_0, 0;
    %jmp T_156.1;
T_156.0 ;
    %load/vec4 v0x15198b5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_156.2, 8;
    %load/vec4 v0x15198c140_0;
    %assign/vec4 v0x15198c080_0, 0;
    %jmp T_156.3;
T_156.2 ;
    %load/vec4 v0x15198bc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_156.4, 8;
    %load/vec4 v0x15198c080_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x15198c080_0, 0;
T_156.4 ;
T_156.3 ;
T_156.1 ;
    %jmp T_156;
    .thread T_156;
    .scope S_0x15198a450;
T_157 ;
    %wait E_0x15198ac40;
    %load/vec4 v0x15198b6d0_0;
    %store/vec4 v0x15198b5a0_0, 0, 1;
    %jmp T_157;
    .thread T_157, $push;
    .scope S_0x15198a450;
T_158 ;
    %wait E_0x15198ac00;
    %load/vec4 v0x15198c770_0;
    %store/vec4 v0x15198bc90_0, 0, 1;
    %jmp T_158;
    .thread T_158, $push;
    .scope S_0x15198a450;
T_159 ;
    %wait E_0x15198ab80;
    %load/vec4 v0x15198c2f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_159.0, 8;
    %load/vec4 v0x15198c4e0_0;
    %load/vec4 v0x15198c1d0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_159.1, 8;
T_159.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x15198c4e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15198c1d0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_159.1, 8;
 ; End of false expr.
    %blend;
T_159.1;
    %store/vec4 v0x15198c260_0, 0, 6;
    %jmp T_159;
    .thread T_159, $push;
    .scope S_0x15198a450;
T_160 ;
    %wait E_0x151986aa0;
    %load/vec4 v0x15198c570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_160.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15198c820_0, 0;
    %jmp T_160.1;
T_160.0 ;
    %load/vec4 v0x15198c770_0;
    %assign/vec4 v0x15198c820_0, 0;
T_160.1 ;
    %jmp T_160;
    .thread T_160;
    .scope S_0x15198a450;
T_161 ;
    %wait E_0x15198ab30;
    %load/vec4 v0x15198c770_0;
    %load/vec4 v0x15198c820_0;
    %inv;
    %and;
    %store/vec4 v0x15198c8b0_0, 0, 1;
    %jmp T_161;
    .thread T_161, $push;
    .scope S_0x15198a450;
T_162 ;
    %wait E_0x151986aa0;
    %load/vec4 v0x15198c570_0;
    %load/vec4 v0x15198b8f0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x15198c620_0, 0;
    %jmp T_162.1;
T_162.0 ;
    %load/vec4 v0x15198bee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.2, 8;
    %load/vec4 v0x15198c620_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x15198c620_0, 0;
T_162.2 ;
T_162.1 ;
    %jmp T_162;
    .thread T_162;
    .scope S_0x15198a450;
T_163 ;
    %wait E_0x15198aac0;
    %load/vec4 v0x15198c620_0;
    %load/vec4 v0x15198c6c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x15198bee0_0;
    %and;
    %store/vec4 v0x15198b8f0_0, 0, 1;
    %jmp T_163;
    .thread T_163, $push;
    .scope S_0x15198a450;
T_164 ;
    %wait E_0x151986aa0;
    %load/vec4 v0x15198c570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15198bb70_0, 0;
    %jmp T_164.1;
T_164.0 ;
    %load/vec4 v0x15198b840_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15198bb70_0, 0;
T_164.2 ;
T_164.1 ;
    %jmp T_164;
    .thread T_164;
    .scope S_0x15198e030;
T_165 ;
    %wait E_0x15198e3f0;
    %load/vec4 v0x15198e440_0;
    %pad/s 16;
    %load/vec4 v0x15198e500_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x15198e5a0_0, 0, 16;
    %jmp T_165;
    .thread T_165, $push;
    .scope S_0x15198e640;
T_166 ;
    %wait E_0x15198ea30;
    %load/vec4 v0x15198ea80_0;
    %pad/s 16;
    %load/vec4 v0x15198eb40_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x15198ebe0_0, 0, 16;
    %jmp T_166;
    .thread T_166, $push;
    .scope S_0x15198ec80;
T_167 ;
    %wait E_0x15198f050;
    %load/vec4 v0x15198f0b0_0;
    %pad/s 16;
    %load/vec4 v0x15198f170_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x15198f210_0, 0, 16;
    %jmp T_167;
    .thread T_167, $push;
    .scope S_0x1519904f0;
T_168 ;
    %wait E_0x151990940;
    %load/vec4 v0x151990b00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_168.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_168.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_168.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_168.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_168.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_168.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_168.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_168.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_168.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_168.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_168.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_168.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_168.12, 6;
    %jmp T_168.13;
T_168.0 ;
    %load/vec4 v0x1519909a0_0;
    %parti/s 8, 12, 5;
    %store/vec4 v0x151990a60_0, 0, 8;
    %jmp T_168.13;
T_168.1 ;
    %load/vec4 v0x1519909a0_0;
    %parti/s 8, 11, 5;
    %store/vec4 v0x151990a60_0, 0, 8;
    %jmp T_168.13;
T_168.2 ;
    %load/vec4 v0x1519909a0_0;
    %parti/s 8, 10, 5;
    %store/vec4 v0x151990a60_0, 0, 8;
    %jmp T_168.13;
T_168.3 ;
    %load/vec4 v0x1519909a0_0;
    %parti/s 8, 9, 5;
    %store/vec4 v0x151990a60_0, 0, 8;
    %jmp T_168.13;
T_168.4 ;
    %load/vec4 v0x1519909a0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x151990a60_0, 0, 8;
    %jmp T_168.13;
T_168.5 ;
    %load/vec4 v0x1519909a0_0;
    %parti/s 8, 7, 4;
    %store/vec4 v0x151990a60_0, 0, 8;
    %jmp T_168.13;
T_168.6 ;
    %load/vec4 v0x1519909a0_0;
    %parti/s 8, 6, 4;
    %store/vec4 v0x151990a60_0, 0, 8;
    %jmp T_168.13;
T_168.7 ;
    %load/vec4 v0x1519909a0_0;
    %parti/s 8, 5, 4;
    %store/vec4 v0x151990a60_0, 0, 8;
    %jmp T_168.13;
T_168.8 ;
    %load/vec4 v0x1519909a0_0;
    %parti/s 8, 4, 4;
    %store/vec4 v0x151990a60_0, 0, 8;
    %jmp T_168.13;
T_168.9 ;
    %load/vec4 v0x1519909a0_0;
    %parti/s 8, 3, 3;
    %store/vec4 v0x151990a60_0, 0, 8;
    %jmp T_168.13;
T_168.10 ;
    %load/vec4 v0x1519909a0_0;
    %parti/s 8, 2, 3;
    %store/vec4 v0x151990a60_0, 0, 8;
    %jmp T_168.13;
T_168.11 ;
    %load/vec4 v0x1519909a0_0;
    %parti/s 8, 1, 2;
    %store/vec4 v0x151990a60_0, 0, 8;
    %jmp T_168.13;
T_168.12 ;
    %load/vec4 v0x1519909a0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x151990a60_0, 0, 8;
    %jmp T_168.13;
T_168.13 ;
    %pop/vec4 1;
    %jmp T_168;
    .thread T_168, $push;
    .scope S_0x15198d460;
T_169 ;
    %wait E_0x151986aa0;
    %load/vec4 v0x15198dcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x15198da40_0, 0;
    %jmp T_169.1;
T_169.0 ;
    %load/vec4 v0x15198de80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.2, 8;
    %load/vec4 v0x15198d910_0;
    %assign/vec4 v0x15198da40_0, 0;
T_169.2 ;
T_169.1 ;
    %jmp T_169;
    .thread T_169;
    .scope S_0x15198d460;
T_170 ;
    %wait E_0x15198d820;
    %load/vec4 v0x15198d910_0;
    %load/vec4 v0x15198da40_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_170.0, 8;
    %load/vec4 v0x15198da40_0;
    %jmp/1 T_170.1, 8;
T_170.0 ; End of true expr.
    %load/vec4 v0x15198d910_0;
    %jmp/0 T_170.1, 8;
 ; End of false expr.
    %blend;
T_170.1;
    %assign/vec4 v0x15198dba0_0, 0;
    %jmp T_170;
    .thread T_170, $push;
    .scope S_0x15198d460;
T_171 ;
    %wait E_0x151986aa0;
    %load/vec4 v0x15198dcc0_0;
    %load/vec4 v0x15198dad0_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15198dd60_0, 0;
    %jmp T_171.1;
T_171.0 ;
    %load/vec4 v0x15198de80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.2, 8;
    %load/vec4 v0x15198dd60_0;
    %inv;
    %assign/vec4 v0x15198dd60_0, 0;
T_171.2 ;
T_171.1 ;
    %jmp T_171;
    .thread T_171;
    .scope S_0x15198d460;
T_172 ;
    %wait E_0x15198d7c0;
    %load/vec4 v0x15198dd60_0;
    %load/vec4 v0x15198de80_0;
    %and;
    %assign/vec4 v0x15198dc30_0, 0;
    %jmp T_172;
    .thread T_172, $push;
    .scope S_0x15198d460;
T_173 ;
    %wait E_0x151986aa0;
    %load/vec4 v0x15198dcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_173.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x15198d9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15198df20_0, 0;
    %jmp T_173.1;
T_173.0 ;
    %load/vec4 v0x15198dad0_0;
    %flag_set/vec4 8;
    %jmp/0 T_173.2, 8;
    %load/vec4 v0x15198dba0_0;
    %jmp/1 T_173.3, 8;
T_173.2 ; End of true expr.
    %load/vec4 v0x15198d910_0;
    %jmp/0 T_173.3, 8;
 ; End of false expr.
    %blend;
T_173.3;
    %assign/vec4 v0x15198d9b0_0, 0;
    %load/vec4 v0x15198dad0_0;
    %flag_set/vec4 8;
    %jmp/0 T_173.4, 8;
    %load/vec4 v0x15198dc30_0;
    %jmp/1 T_173.5, 8;
T_173.4 ; End of true expr.
    %load/vec4 v0x15198de80_0;
    %jmp/0 T_173.5, 8;
 ; End of false expr.
    %blend;
T_173.5;
    %assign/vec4 v0x15198df20_0, 0;
T_173.1 ;
    %jmp T_173;
    .thread T_173;
    .scope S_0x15198ff30;
T_174 ;
    %wait E_0x151986aa0;
    %load/vec4 v0x151990350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_174.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1519902b0_0, 0;
    %jmp T_174.1;
T_174.0 ;
    %load/vec4 v0x1519902b0_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x151990460_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1519902b0_0, 0;
T_174.1 ;
    %jmp T_174;
    .thread T_174;
    .scope S_0x15198f8a0;
T_175 ;
    %wait E_0x151986aa0;
    %load/vec4 v0x15198fe10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x15198fd80_0, 0;
    %jmp T_175.1;
T_175.0 ;
    %load/vec4 v0x15198fd80_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x15198fea0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x15198fd80_0, 0;
T_175.1 ;
    %jmp T_175;
    .thread T_175;
    .scope S_0x15198f2b0;
T_176 ;
    %wait E_0x151986aa0;
    %load/vec4 v0x15198f750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_176.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x15198f6b0_0, 0;
    %jmp T_176.1;
T_176.0 ;
    %load/vec4 v0x15198f6b0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x15198f7e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x15198f6b0_0, 0;
T_176.1 ;
    %jmp T_176;
    .thread T_176;
    .scope S_0x15198cb80;
T_177 ;
    %wait E_0x151986aa0;
    %load/vec4 v0x151991b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_177.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x151991880_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1519919a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x151991ac0_0, 0;
    %jmp T_177.1;
T_177.0 ;
    %load/vec4 v0x151991420_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x1519916c0_0;
    %and;
    %assign/vec4 v0x151991880_0, 0;
    %load/vec4 v0x151991420_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x151991910_0;
    %and;
    %assign/vec4 v0x1519919a0_0, 0;
    %load/vec4 v0x151991420_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x151991a30_0;
    %and;
    %assign/vec4 v0x151991ac0_0, 0;
T_177.1 ;
    %jmp T_177;
    .thread T_177;
    .scope S_0x15198cb80;
T_178 ;
    %wait E_0x151986aa0;
    %load/vec4 v0x151991b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x151991610_0, 0;
    %jmp T_178.1;
T_178.0 ;
    %load/vec4 v0x151991580_0;
    %load/vec4 v0x151991880_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x151991880_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x1519919a0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x1519919a0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x151991ac0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x151991ac0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x151991610_0, 0;
T_178.1 ;
    %jmp T_178;
    .thread T_178;
    .scope S_0x15198cb80;
T_179 ;
    %wait E_0x15198d400;
    %load/vec4 v0x151991160_0;
    %flag_set/vec4 8;
    %jmp/0 T_179.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_179.1, 8;
T_179.0 ; End of true expr.
    %load/vec4 v0x151991610_0;
    %jmp/0 T_179.1, 8;
 ; End of false expr.
    %blend;
T_179.1;
    %store/vec4 v0x151991580_0, 0, 21;
    %jmp T_179;
    .thread T_179, $push;
    .scope S_0x15198cb80;
T_180 ;
    %wait E_0x15198d3b0;
    %load/vec4 v0x151991610_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x1519914d0_0, 0, 20;
    %jmp T_180;
    .thread T_180, $push;
    .scope S_0x15198cb80;
T_181 ;
    %wait E_0x151986aa0;
    %load/vec4 v0x151991b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_181.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x151990d00_0, 0;
    %jmp T_181.1;
T_181.0 ;
    %load/vec4 v0x151991610_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x151991610_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x151991fb0_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_181.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x151990d00_0, 0;
T_181.2 ;
T_181.1 ;
    %jmp T_181;
    .thread T_181;
    .scope S_0x15198cb80;
T_182 ;
    %wait E_0x15198d360;
    %load/vec4 v0x1519910d0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x151991fb0_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x151991160_0, 0, 1;
    %jmp T_182;
    .thread T_182, $push;
    .scope S_0x151988670;
T_183 ;
    %wait E_0x151986aa0;
    %load/vec4 v0x151988ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_183.0, 8;
    %load/vec4 v0x151988c30_0;
    %load/vec4 v0x151988b00_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x151988e40, 0, 4;
T_183.0 ;
    %load/vec4 v0x151988b00_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x151988e40, 4;
    %assign/vec4 v0x151988cc0_0, 0;
    %load/vec4 v0x151988a50_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x151988e40, 4;
    %assign/vec4 v0x151988d90_0, 0;
    %jmp T_183;
    .thread T_183;
    .scope S_0x151989030;
T_184 ;
    %wait E_0x151986aa0;
    %load/vec4 v0x1519898d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.0, 8;
    %load/vec4 v0x151989640_0;
    %load/vec4 v0x151989510_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x151989830, 0, 4;
T_184.0 ;
    %load/vec4 v0x151989510_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x151989830, 4;
    %assign/vec4 v0x1519896d0_0, 0;
    %load/vec4 v0x151989460_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x151989830, 4;
    %assign/vec4 v0x151989780_0, 0;
    %jmp T_184;
    .thread T_184;
    .scope S_0x151993390;
T_185 ;
    %wait E_0x151986aa0;
    %load/vec4 v0x151993bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.0, 8;
    %load/vec4 v0x151993960_0;
    %load/vec4 v0x151993830_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x151993b50, 0, 4;
T_185.0 ;
    %load/vec4 v0x151993830_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x151993b50, 4;
    %assign/vec4 v0x1519939f0_0, 0;
    %load/vec4 v0x151993780_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x151993b50, 4;
    %assign/vec4 v0x151993aa0_0, 0;
    %jmp T_185;
    .thread T_185;
    .scope S_0x1519858f0;
T_186 ;
    %wait E_0x151986aa0;
    %load/vec4 v0x151995ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x151995da0_0, 0;
    %jmp T_186.1;
T_186.0 ;
    %load/vec4 v0x1519967e0_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_186.2, 4;
    %load/vec4 v0x151995680_0;
    %assign/vec4 v0x151995da0_0, 0;
    %jmp T_186.3;
T_186.2 ;
    %load/vec4 v0x1519967e0_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_186.4, 4;
    %load/vec4 v0x151995710_0;
    %pad/u 32;
    %assign/vec4 v0x151995da0_0, 0;
T_186.4 ;
T_186.3 ;
T_186.1 ;
    %jmp T_186;
    .thread T_186;
    .scope S_0x1519858f0;
T_187 ;
    %wait E_0x151986aa0;
    %load/vec4 v0x151995ef0_0;
    %load/vec4 v0x151995e50_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x151995e50_0, 0;
    %jmp T_187.1;
T_187.0 ;
    %load/vec4 v0x1519965a0_0;
    %load/vec4 v0x151995e50_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x151995e50_0, 0;
T_187.2 ;
T_187.1 ;
    %jmp T_187;
    .thread T_187;
    .scope S_0x150ffa930;
T_188 ;
    %wait E_0x150f0d210;
    %load/vec4 v0x1519974a0_0;
    %parti/s 2, 24, 6;
    %assign/vec4 v0x151996ea0_0, 0;
    %jmp T_188;
    .thread T_188;
    .scope S_0x150ffa930;
T_189 ;
    %wait E_0x150f0edf0;
    %load/vec4 v0x151996ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_189.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_189.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_189.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_189.3, 6;
    %jmp T_189.4;
T_189.0 ;
    %load/vec4 v0x1519977e0_0;
    %store/vec4 v0x151997750_0, 0, 32;
    %jmp T_189.4;
T_189.1 ;
    %load/vec4 v0x151997870_0;
    %store/vec4 v0x151997750_0, 0, 32;
    %jmp T_189.4;
T_189.2 ;
    %load/vec4 v0x151997900_0;
    %store/vec4 v0x151997750_0, 0, 32;
    %jmp T_189.4;
T_189.3 ;
    %load/vec4 v0x151997a90_0;
    %store/vec4 v0x151997750_0, 0, 32;
    %jmp T_189.4;
T_189.4 ;
    %pop/vec4 1;
    %jmp T_189;
    .thread T_189, $push;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "./ren_conv_top_wrapper.v";
    "./ren_conv_top.v";
    "./regs.v";
    "./ctrl_status_regs_4.v";
    "./dffram.v";
    "./ren_conv.v";
    "./agu.v";
    "./serial_shift.v";
    "./datapath.v";
    "./max_pool.v";
    "./mult.v";
    "./shifter.v";
