// Seed: 1779822448
`timescale 1 ps / 1 ps
`define pp_4 0
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_4;
  logic id_5;
  always @(*) begin
    id_4 = 1'b0 == 1'd0;
  end
endmodule
