// Seed: 2384470349
module module_0 (
    input uwire id_0,
    input wire id_1,
    output uwire id_2,
    input uwire id_3,
    input uwire id_4,
    input supply0 id_5,
    output wand id_6
    , id_8
);
  logic id_9 = id_0;
endmodule
module module_1 (
    input tri id_0,
    output wire id_1,
    input wire id_2,
    input supply0 id_3,
    input wand id_4,
    input wire id_5,
    input uwire id_6
);
  assign id_1 = |id_5;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_1,
      id_2,
      id_5,
      id_0,
      id_1
  );
  assign modCall_1.id_2 = 0;
  wire  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ;
  or primCall (id_1, id_5, id_6, id_4, id_0, id_2, id_3);
endmodule
