
Task02.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000052f0  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000148  080054f0  080054f0  000154f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005638  08005638  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08005638  08005638  00015638  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005640  08005640  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005640  08005640  00015640  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005644  08005644  00015644  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08005648  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004990  20000074  080056bc  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004a04  080056bc  00024a04  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012ec9  00000000  00000000  000200a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000029af  00000000  00000000  00032f6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c50  00000000  00000000  00035920  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b38  00000000  00000000  00036570  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000409f  00000000  00000000  000370a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000db8a  00000000  00000000  0003b147  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f6d50  00000000  00000000  00048cd1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0013fa21  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000038f0  00000000  00000000  0013fa74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000074 	.word	0x20000074
 800021c:	00000000 	.word	0x00000000
 8000220:	080054d8 	.word	0x080054d8

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000078 	.word	0x20000078
 800023c:	080054d8 	.word	0x080054d8

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b96e 	b.w	80005d4 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	4604      	mov	r4, r0
 8000318:	468c      	mov	ip, r1
 800031a:	2b00      	cmp	r3, #0
 800031c:	f040 8083 	bne.w	8000426 <__udivmoddi4+0x116>
 8000320:	428a      	cmp	r2, r1
 8000322:	4617      	mov	r7, r2
 8000324:	d947      	bls.n	80003b6 <__udivmoddi4+0xa6>
 8000326:	fab2 f282 	clz	r2, r2
 800032a:	b142      	cbz	r2, 800033e <__udivmoddi4+0x2e>
 800032c:	f1c2 0020 	rsb	r0, r2, #32
 8000330:	fa24 f000 	lsr.w	r0, r4, r0
 8000334:	4091      	lsls	r1, r2
 8000336:	4097      	lsls	r7, r2
 8000338:	ea40 0c01 	orr.w	ip, r0, r1
 800033c:	4094      	lsls	r4, r2
 800033e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000342:	0c23      	lsrs	r3, r4, #16
 8000344:	fbbc f6f8 	udiv	r6, ip, r8
 8000348:	fa1f fe87 	uxth.w	lr, r7
 800034c:	fb08 c116 	mls	r1, r8, r6, ip
 8000350:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000354:	fb06 f10e 	mul.w	r1, r6, lr
 8000358:	4299      	cmp	r1, r3
 800035a:	d909      	bls.n	8000370 <__udivmoddi4+0x60>
 800035c:	18fb      	adds	r3, r7, r3
 800035e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000362:	f080 8119 	bcs.w	8000598 <__udivmoddi4+0x288>
 8000366:	4299      	cmp	r1, r3
 8000368:	f240 8116 	bls.w	8000598 <__udivmoddi4+0x288>
 800036c:	3e02      	subs	r6, #2
 800036e:	443b      	add	r3, r7
 8000370:	1a5b      	subs	r3, r3, r1
 8000372:	b2a4      	uxth	r4, r4
 8000374:	fbb3 f0f8 	udiv	r0, r3, r8
 8000378:	fb08 3310 	mls	r3, r8, r0, r3
 800037c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000380:	fb00 fe0e 	mul.w	lr, r0, lr
 8000384:	45a6      	cmp	lr, r4
 8000386:	d909      	bls.n	800039c <__udivmoddi4+0x8c>
 8000388:	193c      	adds	r4, r7, r4
 800038a:	f100 33ff 	add.w	r3, r0, #4294967295
 800038e:	f080 8105 	bcs.w	800059c <__udivmoddi4+0x28c>
 8000392:	45a6      	cmp	lr, r4
 8000394:	f240 8102 	bls.w	800059c <__udivmoddi4+0x28c>
 8000398:	3802      	subs	r0, #2
 800039a:	443c      	add	r4, r7
 800039c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003a0:	eba4 040e 	sub.w	r4, r4, lr
 80003a4:	2600      	movs	r6, #0
 80003a6:	b11d      	cbz	r5, 80003b0 <__udivmoddi4+0xa0>
 80003a8:	40d4      	lsrs	r4, r2
 80003aa:	2300      	movs	r3, #0
 80003ac:	e9c5 4300 	strd	r4, r3, [r5]
 80003b0:	4631      	mov	r1, r6
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	b902      	cbnz	r2, 80003ba <__udivmoddi4+0xaa>
 80003b8:	deff      	udf	#255	; 0xff
 80003ba:	fab2 f282 	clz	r2, r2
 80003be:	2a00      	cmp	r2, #0
 80003c0:	d150      	bne.n	8000464 <__udivmoddi4+0x154>
 80003c2:	1bcb      	subs	r3, r1, r7
 80003c4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c8:	fa1f f887 	uxth.w	r8, r7
 80003cc:	2601      	movs	r6, #1
 80003ce:	fbb3 fcfe 	udiv	ip, r3, lr
 80003d2:	0c21      	lsrs	r1, r4, #16
 80003d4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003d8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003dc:	fb08 f30c 	mul.w	r3, r8, ip
 80003e0:	428b      	cmp	r3, r1
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0xe4>
 80003e4:	1879      	adds	r1, r7, r1
 80003e6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0xe2>
 80003ec:	428b      	cmp	r3, r1
 80003ee:	f200 80e9 	bhi.w	80005c4 <__udivmoddi4+0x2b4>
 80003f2:	4684      	mov	ip, r0
 80003f4:	1ac9      	subs	r1, r1, r3
 80003f6:	b2a3      	uxth	r3, r4
 80003f8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003fc:	fb0e 1110 	mls	r1, lr, r0, r1
 8000400:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000404:	fb08 f800 	mul.w	r8, r8, r0
 8000408:	45a0      	cmp	r8, r4
 800040a:	d907      	bls.n	800041c <__udivmoddi4+0x10c>
 800040c:	193c      	adds	r4, r7, r4
 800040e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x10a>
 8000414:	45a0      	cmp	r8, r4
 8000416:	f200 80d9 	bhi.w	80005cc <__udivmoddi4+0x2bc>
 800041a:	4618      	mov	r0, r3
 800041c:	eba4 0408 	sub.w	r4, r4, r8
 8000420:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000424:	e7bf      	b.n	80003a6 <__udivmoddi4+0x96>
 8000426:	428b      	cmp	r3, r1
 8000428:	d909      	bls.n	800043e <__udivmoddi4+0x12e>
 800042a:	2d00      	cmp	r5, #0
 800042c:	f000 80b1 	beq.w	8000592 <__udivmoddi4+0x282>
 8000430:	2600      	movs	r6, #0
 8000432:	e9c5 0100 	strd	r0, r1, [r5]
 8000436:	4630      	mov	r0, r6
 8000438:	4631      	mov	r1, r6
 800043a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800043e:	fab3 f683 	clz	r6, r3
 8000442:	2e00      	cmp	r6, #0
 8000444:	d14a      	bne.n	80004dc <__udivmoddi4+0x1cc>
 8000446:	428b      	cmp	r3, r1
 8000448:	d302      	bcc.n	8000450 <__udivmoddi4+0x140>
 800044a:	4282      	cmp	r2, r0
 800044c:	f200 80b8 	bhi.w	80005c0 <__udivmoddi4+0x2b0>
 8000450:	1a84      	subs	r4, r0, r2
 8000452:	eb61 0103 	sbc.w	r1, r1, r3
 8000456:	2001      	movs	r0, #1
 8000458:	468c      	mov	ip, r1
 800045a:	2d00      	cmp	r5, #0
 800045c:	d0a8      	beq.n	80003b0 <__udivmoddi4+0xa0>
 800045e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000462:	e7a5      	b.n	80003b0 <__udivmoddi4+0xa0>
 8000464:	f1c2 0320 	rsb	r3, r2, #32
 8000468:	fa20 f603 	lsr.w	r6, r0, r3
 800046c:	4097      	lsls	r7, r2
 800046e:	fa01 f002 	lsl.w	r0, r1, r2
 8000472:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000476:	40d9      	lsrs	r1, r3
 8000478:	4330      	orrs	r0, r6
 800047a:	0c03      	lsrs	r3, r0, #16
 800047c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000480:	fa1f f887 	uxth.w	r8, r7
 8000484:	fb0e 1116 	mls	r1, lr, r6, r1
 8000488:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800048c:	fb06 f108 	mul.w	r1, r6, r8
 8000490:	4299      	cmp	r1, r3
 8000492:	fa04 f402 	lsl.w	r4, r4, r2
 8000496:	d909      	bls.n	80004ac <__udivmoddi4+0x19c>
 8000498:	18fb      	adds	r3, r7, r3
 800049a:	f106 3cff 	add.w	ip, r6, #4294967295
 800049e:	f080 808d 	bcs.w	80005bc <__udivmoddi4+0x2ac>
 80004a2:	4299      	cmp	r1, r3
 80004a4:	f240 808a 	bls.w	80005bc <__udivmoddi4+0x2ac>
 80004a8:	3e02      	subs	r6, #2
 80004aa:	443b      	add	r3, r7
 80004ac:	1a5b      	subs	r3, r3, r1
 80004ae:	b281      	uxth	r1, r0
 80004b0:	fbb3 f0fe 	udiv	r0, r3, lr
 80004b4:	fb0e 3310 	mls	r3, lr, r0, r3
 80004b8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004bc:	fb00 f308 	mul.w	r3, r0, r8
 80004c0:	428b      	cmp	r3, r1
 80004c2:	d907      	bls.n	80004d4 <__udivmoddi4+0x1c4>
 80004c4:	1879      	adds	r1, r7, r1
 80004c6:	f100 3cff 	add.w	ip, r0, #4294967295
 80004ca:	d273      	bcs.n	80005b4 <__udivmoddi4+0x2a4>
 80004cc:	428b      	cmp	r3, r1
 80004ce:	d971      	bls.n	80005b4 <__udivmoddi4+0x2a4>
 80004d0:	3802      	subs	r0, #2
 80004d2:	4439      	add	r1, r7
 80004d4:	1acb      	subs	r3, r1, r3
 80004d6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004da:	e778      	b.n	80003ce <__udivmoddi4+0xbe>
 80004dc:	f1c6 0c20 	rsb	ip, r6, #32
 80004e0:	fa03 f406 	lsl.w	r4, r3, r6
 80004e4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004e8:	431c      	orrs	r4, r3
 80004ea:	fa20 f70c 	lsr.w	r7, r0, ip
 80004ee:	fa01 f306 	lsl.w	r3, r1, r6
 80004f2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004f6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004fa:	431f      	orrs	r7, r3
 80004fc:	0c3b      	lsrs	r3, r7, #16
 80004fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000502:	fa1f f884 	uxth.w	r8, r4
 8000506:	fb0e 1119 	mls	r1, lr, r9, r1
 800050a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800050e:	fb09 fa08 	mul.w	sl, r9, r8
 8000512:	458a      	cmp	sl, r1
 8000514:	fa02 f206 	lsl.w	r2, r2, r6
 8000518:	fa00 f306 	lsl.w	r3, r0, r6
 800051c:	d908      	bls.n	8000530 <__udivmoddi4+0x220>
 800051e:	1861      	adds	r1, r4, r1
 8000520:	f109 30ff 	add.w	r0, r9, #4294967295
 8000524:	d248      	bcs.n	80005b8 <__udivmoddi4+0x2a8>
 8000526:	458a      	cmp	sl, r1
 8000528:	d946      	bls.n	80005b8 <__udivmoddi4+0x2a8>
 800052a:	f1a9 0902 	sub.w	r9, r9, #2
 800052e:	4421      	add	r1, r4
 8000530:	eba1 010a 	sub.w	r1, r1, sl
 8000534:	b2bf      	uxth	r7, r7
 8000536:	fbb1 f0fe 	udiv	r0, r1, lr
 800053a:	fb0e 1110 	mls	r1, lr, r0, r1
 800053e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000542:	fb00 f808 	mul.w	r8, r0, r8
 8000546:	45b8      	cmp	r8, r7
 8000548:	d907      	bls.n	800055a <__udivmoddi4+0x24a>
 800054a:	19e7      	adds	r7, r4, r7
 800054c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000550:	d22e      	bcs.n	80005b0 <__udivmoddi4+0x2a0>
 8000552:	45b8      	cmp	r8, r7
 8000554:	d92c      	bls.n	80005b0 <__udivmoddi4+0x2a0>
 8000556:	3802      	subs	r0, #2
 8000558:	4427      	add	r7, r4
 800055a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800055e:	eba7 0708 	sub.w	r7, r7, r8
 8000562:	fba0 8902 	umull	r8, r9, r0, r2
 8000566:	454f      	cmp	r7, r9
 8000568:	46c6      	mov	lr, r8
 800056a:	4649      	mov	r1, r9
 800056c:	d31a      	bcc.n	80005a4 <__udivmoddi4+0x294>
 800056e:	d017      	beq.n	80005a0 <__udivmoddi4+0x290>
 8000570:	b15d      	cbz	r5, 800058a <__udivmoddi4+0x27a>
 8000572:	ebb3 020e 	subs.w	r2, r3, lr
 8000576:	eb67 0701 	sbc.w	r7, r7, r1
 800057a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800057e:	40f2      	lsrs	r2, r6
 8000580:	ea4c 0202 	orr.w	r2, ip, r2
 8000584:	40f7      	lsrs	r7, r6
 8000586:	e9c5 2700 	strd	r2, r7, [r5]
 800058a:	2600      	movs	r6, #0
 800058c:	4631      	mov	r1, r6
 800058e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000592:	462e      	mov	r6, r5
 8000594:	4628      	mov	r0, r5
 8000596:	e70b      	b.n	80003b0 <__udivmoddi4+0xa0>
 8000598:	4606      	mov	r6, r0
 800059a:	e6e9      	b.n	8000370 <__udivmoddi4+0x60>
 800059c:	4618      	mov	r0, r3
 800059e:	e6fd      	b.n	800039c <__udivmoddi4+0x8c>
 80005a0:	4543      	cmp	r3, r8
 80005a2:	d2e5      	bcs.n	8000570 <__udivmoddi4+0x260>
 80005a4:	ebb8 0e02 	subs.w	lr, r8, r2
 80005a8:	eb69 0104 	sbc.w	r1, r9, r4
 80005ac:	3801      	subs	r0, #1
 80005ae:	e7df      	b.n	8000570 <__udivmoddi4+0x260>
 80005b0:	4608      	mov	r0, r1
 80005b2:	e7d2      	b.n	800055a <__udivmoddi4+0x24a>
 80005b4:	4660      	mov	r0, ip
 80005b6:	e78d      	b.n	80004d4 <__udivmoddi4+0x1c4>
 80005b8:	4681      	mov	r9, r0
 80005ba:	e7b9      	b.n	8000530 <__udivmoddi4+0x220>
 80005bc:	4666      	mov	r6, ip
 80005be:	e775      	b.n	80004ac <__udivmoddi4+0x19c>
 80005c0:	4630      	mov	r0, r6
 80005c2:	e74a      	b.n	800045a <__udivmoddi4+0x14a>
 80005c4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c8:	4439      	add	r1, r7
 80005ca:	e713      	b.n	80003f4 <__udivmoddi4+0xe4>
 80005cc:	3802      	subs	r0, #2
 80005ce:	443c      	add	r4, r7
 80005d0:	e724      	b.n	800041c <__udivmoddi4+0x10c>
 80005d2:	bf00      	nop

080005d4 <__aeabi_idiv0>:
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop

080005d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
xQueue=xQueueCreate(5,sizeof(int32_t));
 80005dc:	2200      	movs	r2, #0
 80005de:	2104      	movs	r1, #4
 80005e0:	2005      	movs	r0, #5
 80005e2:	f001 fce5 	bl	8001fb0 <xQueueGenericCreate>
 80005e6:	4603      	mov	r3, r0
 80005e8:	4a10      	ldr	r2, [pc, #64]	; (800062c <main+0x54>)
 80005ea:	6013      	str	r3, [r2, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005ec:	f000 fa5d 	bl	8000aaa <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005f0:	f000 f82a 	bl	8000648 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005f4:	f000 f884 	bl	8000700 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80005f8:	f001 f9f6 	bl	80019e8 <osKernelInitialize>
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */

  /* creation of defaultTask */
  if(xQueue != NULL)
 80005fc:	4b0b      	ldr	r3, [pc, #44]	; (800062c <main+0x54>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	2b00      	cmp	r3, #0
 8000602:	d00f      	beq.n	8000624 <main+0x4c>
  {


  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000604:	4a0a      	ldr	r2, [pc, #40]	; (8000630 <main+0x58>)
 8000606:	2100      	movs	r1, #0
 8000608:	480a      	ldr	r0, [pc, #40]	; (8000634 <main+0x5c>)
 800060a:	f001 fa57 	bl	8001abc <osThreadNew>
 800060e:	4603      	mov	r3, r0
 8000610:	4a09      	ldr	r2, [pc, #36]	; (8000638 <main+0x60>)
 8000612:	6013      	str	r3, [r2, #0]

  /* creation of myTask02 */
  myTask02Handle = osThreadNew(StartTask02, NULL, &myTask02_attributes);
 8000614:	4a09      	ldr	r2, [pc, #36]	; (800063c <main+0x64>)
 8000616:	2100      	movs	r1, #0
 8000618:	4809      	ldr	r0, [pc, #36]	; (8000640 <main+0x68>)
 800061a:	f001 fa4f 	bl	8001abc <osThreadNew>
 800061e:	4603      	mov	r3, r0
 8000620:	4a08      	ldr	r2, [pc, #32]	; (8000644 <main+0x6c>)
 8000622:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000624:	f001 fa14 	bl	8001a50 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000628:	e7fe      	b.n	8000628 <main+0x50>
 800062a:	bf00      	nop
 800062c:	200049ac 	.word	0x200049ac
 8000630:	08005548 	.word	0x08005548
 8000634:	08000765 	.word	0x08000765
 8000638:	200049a4 	.word	0x200049a4
 800063c:	0800556c 	.word	0x0800556c
 8000640:	080007b1 	.word	0x080007b1
 8000644:	200049a8 	.word	0x200049a8

08000648 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b094      	sub	sp, #80	; 0x50
 800064c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800064e:	f107 031c 	add.w	r3, r7, #28
 8000652:	2234      	movs	r2, #52	; 0x34
 8000654:	2100      	movs	r1, #0
 8000656:	4618      	mov	r0, r3
 8000658:	f003 ffe0 	bl	800461c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800065c:	f107 0308 	add.w	r3, r7, #8
 8000660:	2200      	movs	r2, #0
 8000662:	601a      	str	r2, [r3, #0]
 8000664:	605a      	str	r2, [r3, #4]
 8000666:	609a      	str	r2, [r3, #8]
 8000668:	60da      	str	r2, [r3, #12]
 800066a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800066c:	4b22      	ldr	r3, [pc, #136]	; (80006f8 <SystemClock_Config+0xb0>)
 800066e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000670:	4a21      	ldr	r2, [pc, #132]	; (80006f8 <SystemClock_Config+0xb0>)
 8000672:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000676:	6413      	str	r3, [r2, #64]	; 0x40
 8000678:	4b1f      	ldr	r3, [pc, #124]	; (80006f8 <SystemClock_Config+0xb0>)
 800067a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800067c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000680:	607b      	str	r3, [r7, #4]
 8000682:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000684:	4b1d      	ldr	r3, [pc, #116]	; (80006fc <SystemClock_Config+0xb4>)
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800068c:	4a1b      	ldr	r2, [pc, #108]	; (80006fc <SystemClock_Config+0xb4>)
 800068e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000692:	6013      	str	r3, [r2, #0]
 8000694:	4b19      	ldr	r3, [pc, #100]	; (80006fc <SystemClock_Config+0xb4>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800069c:	603b      	str	r3, [r7, #0]
 800069e:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006a0:	2302      	movs	r3, #2
 80006a2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006a4:	2301      	movs	r3, #1
 80006a6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006a8:	2310      	movs	r3, #16
 80006aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006ac:	2300      	movs	r3, #0
 80006ae:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006b0:	f107 031c 	add.w	r3, r7, #28
 80006b4:	4618      	mov	r0, r3
 80006b6:	f000 fd3f 	bl	8001138 <HAL_RCC_OscConfig>
 80006ba:	4603      	mov	r3, r0
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d001      	beq.n	80006c4 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 80006c0:	f000 f89a 	bl	80007f8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006c4:	230f      	movs	r3, #15
 80006c6:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80006c8:	2300      	movs	r3, #0
 80006ca:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006cc:	2300      	movs	r3, #0
 80006ce:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006d0:	2300      	movs	r3, #0
 80006d2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006d4:	2300      	movs	r3, #0
 80006d6:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006d8:	f107 0308 	add.w	r3, r7, #8
 80006dc:	2100      	movs	r1, #0
 80006de:	4618      	mov	r0, r3
 80006e0:	f000 ffd8 	bl	8001694 <HAL_RCC_ClockConfig>
 80006e4:	4603      	mov	r3, r0
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d001      	beq.n	80006ee <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80006ea:	f000 f885 	bl	80007f8 <Error_Handler>
  }
}
 80006ee:	bf00      	nop
 80006f0:	3750      	adds	r7, #80	; 0x50
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bd80      	pop	{r7, pc}
 80006f6:	bf00      	nop
 80006f8:	40023800 	.word	0x40023800
 80006fc:	40007000 	.word	0x40007000

08000700 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b086      	sub	sp, #24
 8000704:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000706:	1d3b      	adds	r3, r7, #4
 8000708:	2200      	movs	r2, #0
 800070a:	601a      	str	r2, [r3, #0]
 800070c:	605a      	str	r2, [r3, #4]
 800070e:	609a      	str	r2, [r3, #8]
 8000710:	60da      	str	r2, [r3, #12]
 8000712:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000714:	4b11      	ldr	r3, [pc, #68]	; (800075c <MX_GPIO_Init+0x5c>)
 8000716:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000718:	4a10      	ldr	r2, [pc, #64]	; (800075c <MX_GPIO_Init+0x5c>)
 800071a:	f043 0302 	orr.w	r3, r3, #2
 800071e:	6313      	str	r3, [r2, #48]	; 0x30
 8000720:	4b0e      	ldr	r3, [pc, #56]	; (800075c <MX_GPIO_Init+0x5c>)
 8000722:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000724:	f003 0302 	and.w	r3, r3, #2
 8000728:	603b      	str	r3, [r7, #0]
 800072a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, gled_Pin|rled_Pin, GPIO_PIN_RESET);
 800072c:	2200      	movs	r2, #0
 800072e:	f244 0101 	movw	r1, #16385	; 0x4001
 8000732:	480b      	ldr	r0, [pc, #44]	; (8000760 <MX_GPIO_Init+0x60>)
 8000734:	f000 fccc 	bl	80010d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : gled_Pin rled_Pin */
  GPIO_InitStruct.Pin = gled_Pin|rled_Pin;
 8000738:	f244 0301 	movw	r3, #16385	; 0x4001
 800073c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800073e:	2301      	movs	r3, #1
 8000740:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000742:	2300      	movs	r3, #0
 8000744:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000746:	2300      	movs	r3, #0
 8000748:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800074a:	1d3b      	adds	r3, r7, #4
 800074c:	4619      	mov	r1, r3
 800074e:	4804      	ldr	r0, [pc, #16]	; (8000760 <MX_GPIO_Init+0x60>)
 8000750:	f000 fb12 	bl	8000d78 <HAL_GPIO_Init>

}
 8000754:	bf00      	nop
 8000756:	3718      	adds	r7, #24
 8000758:	46bd      	mov	sp, r7
 800075a:	bd80      	pop	{r7, pc}
 800075c:	40023800 	.word	0x40023800
 8000760:	40020400 	.word	0x40020400

08000764 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b084      	sub	sp, #16
 8000768:	af00      	add	r7, sp, #0
 800076a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	int data=0;
 800076c:	2300      	movs	r3, #0
 800076e:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  while(1)
  {
	  xQueueSend(xQueue,&data,0);
 8000770:	4b0c      	ldr	r3, [pc, #48]	; (80007a4 <StartDefaultTask+0x40>)
 8000772:	6818      	ldr	r0, [r3, #0]
 8000774:	f107 010c 	add.w	r1, r7, #12
 8000778:	2300      	movs	r3, #0
 800077a:	2200      	movs	r2, #0
 800077c:	f001 fc7e 	bl	800207c <xQueueGenericSend>
	  printf("data is sent%d\n",data);
 8000780:	68fb      	ldr	r3, [r7, #12]
 8000782:	4619      	mov	r1, r3
 8000784:	4808      	ldr	r0, [pc, #32]	; (80007a8 <StartDefaultTask+0x44>)
 8000786:	f003 ff51 	bl	800462c <iprintf>
	  data++;
 800078a:	68fb      	ldr	r3, [r7, #12]
 800078c:	3301      	adds	r3, #1
 800078e:	60fb      	str	r3, [r7, #12]
	  HAL_GPIO_TogglePin(gled_GPIO_Port, gled_Pin);
 8000790:	2101      	movs	r1, #1
 8000792:	4806      	ldr	r0, [pc, #24]	; (80007ac <StartDefaultTask+0x48>)
 8000794:	f000 fcb5 	bl	8001102 <HAL_GPIO_TogglePin>
	  HAL_Delay(500);
 8000798:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800079c:	f000 f9e2 	bl	8000b64 <HAL_Delay>
	  xQueueSend(xQueue,&data,0);
 80007a0:	e7e6      	b.n	8000770 <StartDefaultTask+0xc>
 80007a2:	bf00      	nop
 80007a4:	200049ac 	.word	0x200049ac
 80007a8:	08005508 	.word	0x08005508
 80007ac:	40020400 	.word	0x40020400

080007b0 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b084      	sub	sp, #16
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
	int receivedData;
  /* Infinite loop */
  while(1)
  {
	  HAL_GPIO_TogglePin(rled_GPIO_Port, rled_Pin);
 80007b8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80007bc:	480b      	ldr	r0, [pc, #44]	; (80007ec <StartTask02+0x3c>)
 80007be:	f000 fca0 	bl	8001102 <HAL_GPIO_TogglePin>
	  vTaskDelay(100);
 80007c2:	2064      	movs	r0, #100	; 0x64
 80007c4:	f002 f9fe 	bl	8002bc4 <vTaskDelay>
	  if(xQueueReceive(xQueue,&receivedData,portMAX_DELAY)==pdTRUE)
 80007c8:	4b09      	ldr	r3, [pc, #36]	; (80007f0 <StartTask02+0x40>)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	f107 010c 	add.w	r1, r7, #12
 80007d0:	f04f 32ff 	mov.w	r2, #4294967295
 80007d4:	4618      	mov	r0, r3
 80007d6:	f001 fdf7 	bl	80023c8 <xQueueReceive>
 80007da:	4603      	mov	r3, r0
 80007dc:	2b01      	cmp	r3, #1
 80007de:	d1eb      	bne.n	80007b8 <StartTask02+0x8>
	  {
		  printf("received data is %d\n",receivedData);
 80007e0:	68fb      	ldr	r3, [r7, #12]
 80007e2:	4619      	mov	r1, r3
 80007e4:	4803      	ldr	r0, [pc, #12]	; (80007f4 <StartTask02+0x44>)
 80007e6:	f003 ff21 	bl	800462c <iprintf>
	  HAL_GPIO_TogglePin(rled_GPIO_Port, rled_Pin);
 80007ea:	e7e5      	b.n	80007b8 <StartTask02+0x8>
 80007ec:	40020400 	.word	0x40020400
 80007f0:	200049ac 	.word	0x200049ac
 80007f4:	08005518 	.word	0x08005518

080007f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007f8:	b480      	push	{r7}
 80007fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007fc:	b672      	cpsid	i
}
 80007fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000800:	e7fe      	b.n	8000800 <Error_Handler+0x8>
	...

08000804 <HAL_MspInit>:
 8000804:	b580      	push	{r7, lr}
 8000806:	b082      	sub	sp, #8
 8000808:	af00      	add	r7, sp, #0
 800080a:	4b11      	ldr	r3, [pc, #68]	; (8000850 <HAL_MspInit+0x4c>)
 800080c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800080e:	4a10      	ldr	r2, [pc, #64]	; (8000850 <HAL_MspInit+0x4c>)
 8000810:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000814:	6413      	str	r3, [r2, #64]	; 0x40
 8000816:	4b0e      	ldr	r3, [pc, #56]	; (8000850 <HAL_MspInit+0x4c>)
 8000818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800081a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800081e:	607b      	str	r3, [r7, #4]
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	4b0b      	ldr	r3, [pc, #44]	; (8000850 <HAL_MspInit+0x4c>)
 8000824:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000826:	4a0a      	ldr	r2, [pc, #40]	; (8000850 <HAL_MspInit+0x4c>)
 8000828:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800082c:	6453      	str	r3, [r2, #68]	; 0x44
 800082e:	4b08      	ldr	r3, [pc, #32]	; (8000850 <HAL_MspInit+0x4c>)
 8000830:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000832:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000836:	603b      	str	r3, [r7, #0]
 8000838:	683b      	ldr	r3, [r7, #0]
 800083a:	2200      	movs	r2, #0
 800083c:	210f      	movs	r1, #15
 800083e:	f06f 0001 	mvn.w	r0, #1
 8000842:	f000 fa70 	bl	8000d26 <HAL_NVIC_SetPriority>
 8000846:	bf00      	nop
 8000848:	3708      	adds	r7, #8
 800084a:	46bd      	mov	sp, r7
 800084c:	bd80      	pop	{r7, pc}
 800084e:	bf00      	nop
 8000850:	40023800 	.word	0x40023800

08000854 <NMI_Handler>:
 8000854:	b480      	push	{r7}
 8000856:	af00      	add	r7, sp, #0
 8000858:	e7fe      	b.n	8000858 <NMI_Handler+0x4>

0800085a <HardFault_Handler>:
 800085a:	b480      	push	{r7}
 800085c:	af00      	add	r7, sp, #0
 800085e:	e7fe      	b.n	800085e <HardFault_Handler+0x4>

08000860 <MemManage_Handler>:
 8000860:	b480      	push	{r7}
 8000862:	af00      	add	r7, sp, #0
 8000864:	e7fe      	b.n	8000864 <MemManage_Handler+0x4>

08000866 <BusFault_Handler>:
 8000866:	b480      	push	{r7}
 8000868:	af00      	add	r7, sp, #0
 800086a:	e7fe      	b.n	800086a <BusFault_Handler+0x4>

0800086c <UsageFault_Handler>:
 800086c:	b480      	push	{r7}
 800086e:	af00      	add	r7, sp, #0
 8000870:	e7fe      	b.n	8000870 <UsageFault_Handler+0x4>

08000872 <DebugMon_Handler>:
 8000872:	b480      	push	{r7}
 8000874:	af00      	add	r7, sp, #0
 8000876:	bf00      	nop
 8000878:	46bd      	mov	sp, r7
 800087a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087e:	4770      	bx	lr

08000880 <SysTick_Handler>:
 8000880:	b580      	push	{r7, lr}
 8000882:	af00      	add	r7, sp, #0
 8000884:	f000 f94e 	bl	8000b24 <HAL_IncTick>
 8000888:	f002 fe30 	bl	80034ec <xTaskGetSchedulerState>
 800088c:	4603      	mov	r3, r0
 800088e:	2b01      	cmp	r3, #1
 8000890:	d001      	beq.n	8000896 <SysTick_Handler+0x16>
 8000892:	f003 fc11 	bl	80040b8 <xPortSysTickHandler>
 8000896:	bf00      	nop
 8000898:	bd80      	pop	{r7, pc}
	...

0800089c <ITM_SendChar>:
/* ITM register addresses */
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )

void ITM_SendChar(uint8_t ch)
{
 800089c:	b480      	push	{r7}
 800089e:	b083      	sub	sp, #12
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	4603      	mov	r3, r0
 80008a4:	71fb      	strb	r3, [r7, #7]

	//Enable TRCENA
	DEMCR |= ( 1 << 24);
 80008a6:	4b0f      	ldr	r3, [pc, #60]	; (80008e4 <ITM_SendChar+0x48>)
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	4a0e      	ldr	r2, [pc, #56]	; (80008e4 <ITM_SendChar+0x48>)
 80008ac:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80008b0:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM_TRACE_EN |= ( 1 << 0);
 80008b2:	4b0d      	ldr	r3, [pc, #52]	; (80008e8 <ITM_SendChar+0x4c>)
 80008b4:	681b      	ldr	r3, [r3, #0]
 80008b6:	4a0c      	ldr	r2, [pc, #48]	; (80008e8 <ITM_SendChar+0x4c>)
 80008b8:	f043 0301 	orr.w	r3, r3, #1
 80008bc:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 80008be:	bf00      	nop
 80008c0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	f003 0301 	and.w	r3, r3, #1
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d0f8      	beq.n	80008c0 <ITM_SendChar+0x24>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 80008ce:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80008d2:	79fb      	ldrb	r3, [r7, #7]
 80008d4:	6013      	str	r3, [r2, #0]
}
 80008d6:	bf00      	nop
 80008d8:	370c      	adds	r7, #12
 80008da:	46bd      	mov	sp, r7
 80008dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e0:	4770      	bx	lr
 80008e2:	bf00      	nop
 80008e4:	e000edfc 	.word	0xe000edfc
 80008e8:	e0000e00 	.word	0xe0000e00

080008ec <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b086      	sub	sp, #24
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	60f8      	str	r0, [r7, #12]
 80008f4:	60b9      	str	r1, [r7, #8]
 80008f6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008f8:	2300      	movs	r3, #0
 80008fa:	617b      	str	r3, [r7, #20]
 80008fc:	e00a      	b.n	8000914 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80008fe:	f3af 8000 	nop.w
 8000902:	4601      	mov	r1, r0
 8000904:	68bb      	ldr	r3, [r7, #8]
 8000906:	1c5a      	adds	r2, r3, #1
 8000908:	60ba      	str	r2, [r7, #8]
 800090a:	b2ca      	uxtb	r2, r1
 800090c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800090e:	697b      	ldr	r3, [r7, #20]
 8000910:	3301      	adds	r3, #1
 8000912:	617b      	str	r3, [r7, #20]
 8000914:	697a      	ldr	r2, [r7, #20]
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	429a      	cmp	r2, r3
 800091a:	dbf0      	blt.n	80008fe <_read+0x12>
	}

return len;
 800091c:	687b      	ldr	r3, [r7, #4]
}
 800091e:	4618      	mov	r0, r3
 8000920:	3718      	adds	r7, #24
 8000922:	46bd      	mov	sp, r7
 8000924:	bd80      	pop	{r7, pc}

08000926 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000926:	b580      	push	{r7, lr}
 8000928:	b086      	sub	sp, #24
 800092a:	af00      	add	r7, sp, #0
 800092c:	60f8      	str	r0, [r7, #12]
 800092e:	60b9      	str	r1, [r7, #8]
 8000930:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000932:	2300      	movs	r3, #0
 8000934:	617b      	str	r3, [r7, #20]
 8000936:	e009      	b.n	800094c <_write+0x26>
	{
	//	__io_putchar(*ptr++);
		ITM_SendChar(*ptr++);
 8000938:	68bb      	ldr	r3, [r7, #8]
 800093a:	1c5a      	adds	r2, r3, #1
 800093c:	60ba      	str	r2, [r7, #8]
 800093e:	781b      	ldrb	r3, [r3, #0]
 8000940:	4618      	mov	r0, r3
 8000942:	f7ff ffab 	bl	800089c <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000946:	697b      	ldr	r3, [r7, #20]
 8000948:	3301      	adds	r3, #1
 800094a:	617b      	str	r3, [r7, #20]
 800094c:	697a      	ldr	r2, [r7, #20]
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	429a      	cmp	r2, r3
 8000952:	dbf1      	blt.n	8000938 <_write+0x12>
	}
	return len;
 8000954:	687b      	ldr	r3, [r7, #4]
}
 8000956:	4618      	mov	r0, r3
 8000958:	3718      	adds	r7, #24
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}

0800095e <_close>:

int _close(int file)
{
 800095e:	b480      	push	{r7}
 8000960:	b083      	sub	sp, #12
 8000962:	af00      	add	r7, sp, #0
 8000964:	6078      	str	r0, [r7, #4]
	return -1;
 8000966:	f04f 33ff 	mov.w	r3, #4294967295
}
 800096a:	4618      	mov	r0, r3
 800096c:	370c      	adds	r7, #12
 800096e:	46bd      	mov	sp, r7
 8000970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000974:	4770      	bx	lr

08000976 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000976:	b480      	push	{r7}
 8000978:	b083      	sub	sp, #12
 800097a:	af00      	add	r7, sp, #0
 800097c:	6078      	str	r0, [r7, #4]
 800097e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000980:	683b      	ldr	r3, [r7, #0]
 8000982:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000986:	605a      	str	r2, [r3, #4]
	return 0;
 8000988:	2300      	movs	r3, #0
}
 800098a:	4618      	mov	r0, r3
 800098c:	370c      	adds	r7, #12
 800098e:	46bd      	mov	sp, r7
 8000990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000994:	4770      	bx	lr

08000996 <_isatty>:

int _isatty(int file)
{
 8000996:	b480      	push	{r7}
 8000998:	b083      	sub	sp, #12
 800099a:	af00      	add	r7, sp, #0
 800099c:	6078      	str	r0, [r7, #4]
	return 1;
 800099e:	2301      	movs	r3, #1
}
 80009a0:	4618      	mov	r0, r3
 80009a2:	370c      	adds	r7, #12
 80009a4:	46bd      	mov	sp, r7
 80009a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009aa:	4770      	bx	lr

080009ac <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80009ac:	b480      	push	{r7}
 80009ae:	b085      	sub	sp, #20
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	60f8      	str	r0, [r7, #12]
 80009b4:	60b9      	str	r1, [r7, #8]
 80009b6:	607a      	str	r2, [r7, #4]
	return 0;
 80009b8:	2300      	movs	r3, #0
}
 80009ba:	4618      	mov	r0, r3
 80009bc:	3714      	adds	r7, #20
 80009be:	46bd      	mov	sp, r7
 80009c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c4:	4770      	bx	lr
	...

080009c8 <_sbrk>:
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b086      	sub	sp, #24
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
 80009d0:	4a14      	ldr	r2, [pc, #80]	; (8000a24 <_sbrk+0x5c>)
 80009d2:	4b15      	ldr	r3, [pc, #84]	; (8000a28 <_sbrk+0x60>)
 80009d4:	1ad3      	subs	r3, r2, r3
 80009d6:	617b      	str	r3, [r7, #20]
 80009d8:	697b      	ldr	r3, [r7, #20]
 80009da:	613b      	str	r3, [r7, #16]
 80009dc:	4b13      	ldr	r3, [pc, #76]	; (8000a2c <_sbrk+0x64>)
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d102      	bne.n	80009ea <_sbrk+0x22>
 80009e4:	4b11      	ldr	r3, [pc, #68]	; (8000a2c <_sbrk+0x64>)
 80009e6:	4a12      	ldr	r2, [pc, #72]	; (8000a30 <_sbrk+0x68>)
 80009e8:	601a      	str	r2, [r3, #0]
 80009ea:	4b10      	ldr	r3, [pc, #64]	; (8000a2c <_sbrk+0x64>)
 80009ec:	681a      	ldr	r2, [r3, #0]
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	4413      	add	r3, r2
 80009f2:	693a      	ldr	r2, [r7, #16]
 80009f4:	429a      	cmp	r2, r3
 80009f6:	d207      	bcs.n	8000a08 <_sbrk+0x40>
 80009f8:	f003 fdd8 	bl	80045ac <__errno>
 80009fc:	4603      	mov	r3, r0
 80009fe:	220c      	movs	r2, #12
 8000a00:	601a      	str	r2, [r3, #0]
 8000a02:	f04f 33ff 	mov.w	r3, #4294967295
 8000a06:	e009      	b.n	8000a1c <_sbrk+0x54>
 8000a08:	4b08      	ldr	r3, [pc, #32]	; (8000a2c <_sbrk+0x64>)
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	60fb      	str	r3, [r7, #12]
 8000a0e:	4b07      	ldr	r3, [pc, #28]	; (8000a2c <_sbrk+0x64>)
 8000a10:	681a      	ldr	r2, [r3, #0]
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	4413      	add	r3, r2
 8000a16:	4a05      	ldr	r2, [pc, #20]	; (8000a2c <_sbrk+0x64>)
 8000a18:	6013      	str	r3, [r2, #0]
 8000a1a:	68fb      	ldr	r3, [r7, #12]
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	3718      	adds	r7, #24
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bd80      	pop	{r7, pc}
 8000a24:	20080000 	.word	0x20080000
 8000a28:	00000400 	.word	0x00000400
 8000a2c:	20000090 	.word	0x20000090
 8000a30:	20004a08 	.word	0x20004a08

08000a34 <SystemInit>:
 8000a34:	b480      	push	{r7}
 8000a36:	af00      	add	r7, sp, #0
 8000a38:	4b06      	ldr	r3, [pc, #24]	; (8000a54 <SystemInit+0x20>)
 8000a3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a3e:	4a05      	ldr	r2, [pc, #20]	; (8000a54 <SystemInit+0x20>)
 8000a40:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a44:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8000a48:	bf00      	nop
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a50:	4770      	bx	lr
 8000a52:	bf00      	nop
 8000a54:	e000ed00 	.word	0xe000ed00

08000a58 <Reset_Handler>:
 8000a58:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000a90 <LoopFillZerobss+0x12>
 8000a5c:	480d      	ldr	r0, [pc, #52]	; (8000a94 <LoopFillZerobss+0x16>)
 8000a5e:	490e      	ldr	r1, [pc, #56]	; (8000a98 <LoopFillZerobss+0x1a>)
 8000a60:	4a0e      	ldr	r2, [pc, #56]	; (8000a9c <LoopFillZerobss+0x1e>)
 8000a62:	2300      	movs	r3, #0
 8000a64:	e002      	b.n	8000a6c <LoopCopyDataInit>

08000a66 <CopyDataInit>:
 8000a66:	58d4      	ldr	r4, [r2, r3]
 8000a68:	50c4      	str	r4, [r0, r3]
 8000a6a:	3304      	adds	r3, #4

08000a6c <LoopCopyDataInit>:
 8000a6c:	18c4      	adds	r4, r0, r3
 8000a6e:	428c      	cmp	r4, r1
 8000a70:	d3f9      	bcc.n	8000a66 <CopyDataInit>
 8000a72:	4a0b      	ldr	r2, [pc, #44]	; (8000aa0 <LoopFillZerobss+0x22>)
 8000a74:	4c0b      	ldr	r4, [pc, #44]	; (8000aa4 <LoopFillZerobss+0x26>)
 8000a76:	2300      	movs	r3, #0
 8000a78:	e001      	b.n	8000a7e <LoopFillZerobss>

08000a7a <FillZerobss>:
 8000a7a:	6013      	str	r3, [r2, #0]
 8000a7c:	3204      	adds	r2, #4

08000a7e <LoopFillZerobss>:
 8000a7e:	42a2      	cmp	r2, r4
 8000a80:	d3fb      	bcc.n	8000a7a <FillZerobss>
 8000a82:	f7ff ffd7 	bl	8000a34 <SystemInit>
 8000a86:	f003 fd97 	bl	80045b8 <__libc_init_array>
 8000a8a:	f7ff fda5 	bl	80005d8 <main>
 8000a8e:	4770      	bx	lr
 8000a90:	20080000 	.word	0x20080000
 8000a94:	20000000 	.word	0x20000000
 8000a98:	20000074 	.word	0x20000074
 8000a9c:	08005648 	.word	0x08005648
 8000aa0:	20000074 	.word	0x20000074
 8000aa4:	20004a04 	.word	0x20004a04

08000aa8 <ADC_IRQHandler>:
 8000aa8:	e7fe      	b.n	8000aa8 <ADC_IRQHandler>

08000aaa <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000aaa:	b580      	push	{r7, lr}
 8000aac:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000aae:	2003      	movs	r0, #3
 8000ab0:	f000 f92e 	bl	8000d10 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ab4:	200f      	movs	r0, #15
 8000ab6:	f000 f805 	bl	8000ac4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000aba:	f7ff fea3 	bl	8000804 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000abe:	2300      	movs	r3, #0
}
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	bd80      	pop	{r7, pc}

08000ac4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b082      	sub	sp, #8
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000acc:	4b12      	ldr	r3, [pc, #72]	; (8000b18 <HAL_InitTick+0x54>)
 8000ace:	681a      	ldr	r2, [r3, #0]
 8000ad0:	4b12      	ldr	r3, [pc, #72]	; (8000b1c <HAL_InitTick+0x58>)
 8000ad2:	781b      	ldrb	r3, [r3, #0]
 8000ad4:	4619      	mov	r1, r3
 8000ad6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ada:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ade:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	f000 f93b 	bl	8000d5e <HAL_SYSTICK_Config>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d001      	beq.n	8000af2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000aee:	2301      	movs	r3, #1
 8000af0:	e00e      	b.n	8000b10 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	2b0f      	cmp	r3, #15
 8000af6:	d80a      	bhi.n	8000b0e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000af8:	2200      	movs	r2, #0
 8000afa:	6879      	ldr	r1, [r7, #4]
 8000afc:	f04f 30ff 	mov.w	r0, #4294967295
 8000b00:	f000 f911 	bl	8000d26 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b04:	4a06      	ldr	r2, [pc, #24]	; (8000b20 <HAL_InitTick+0x5c>)
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	e000      	b.n	8000b10 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b0e:	2301      	movs	r3, #1
}
 8000b10:	4618      	mov	r0, r3
 8000b12:	3708      	adds	r7, #8
 8000b14:	46bd      	mov	sp, r7
 8000b16:	bd80      	pop	{r7, pc}
 8000b18:	20000000 	.word	0x20000000
 8000b1c:	20000008 	.word	0x20000008
 8000b20:	20000004 	.word	0x20000004

08000b24 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b24:	b480      	push	{r7}
 8000b26:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b28:	4b06      	ldr	r3, [pc, #24]	; (8000b44 <HAL_IncTick+0x20>)
 8000b2a:	781b      	ldrb	r3, [r3, #0]
 8000b2c:	461a      	mov	r2, r3
 8000b2e:	4b06      	ldr	r3, [pc, #24]	; (8000b48 <HAL_IncTick+0x24>)
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	4413      	add	r3, r2
 8000b34:	4a04      	ldr	r2, [pc, #16]	; (8000b48 <HAL_IncTick+0x24>)
 8000b36:	6013      	str	r3, [r2, #0]
}
 8000b38:	bf00      	nop
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b40:	4770      	bx	lr
 8000b42:	bf00      	nop
 8000b44:	20000008 	.word	0x20000008
 8000b48:	200049b0 	.word	0x200049b0

08000b4c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	af00      	add	r7, sp, #0
  return uwTick;
 8000b50:	4b03      	ldr	r3, [pc, #12]	; (8000b60 <HAL_GetTick+0x14>)
 8000b52:	681b      	ldr	r3, [r3, #0]
}
 8000b54:	4618      	mov	r0, r3
 8000b56:	46bd      	mov	sp, r7
 8000b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop
 8000b60:	200049b0 	.word	0x200049b0

08000b64 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b084      	sub	sp, #16
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b6c:	f7ff ffee 	bl	8000b4c <HAL_GetTick>
 8000b70:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b76:	68fb      	ldr	r3, [r7, #12]
 8000b78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b7c:	d005      	beq.n	8000b8a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b7e:	4b0a      	ldr	r3, [pc, #40]	; (8000ba8 <HAL_Delay+0x44>)
 8000b80:	781b      	ldrb	r3, [r3, #0]
 8000b82:	461a      	mov	r2, r3
 8000b84:	68fb      	ldr	r3, [r7, #12]
 8000b86:	4413      	add	r3, r2
 8000b88:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000b8a:	bf00      	nop
 8000b8c:	f7ff ffde 	bl	8000b4c <HAL_GetTick>
 8000b90:	4602      	mov	r2, r0
 8000b92:	68bb      	ldr	r3, [r7, #8]
 8000b94:	1ad3      	subs	r3, r2, r3
 8000b96:	68fa      	ldr	r2, [r7, #12]
 8000b98:	429a      	cmp	r2, r3
 8000b9a:	d8f7      	bhi.n	8000b8c <HAL_Delay+0x28>
  {
  }
}
 8000b9c:	bf00      	nop
 8000b9e:	bf00      	nop
 8000ba0:	3710      	adds	r7, #16
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	bd80      	pop	{r7, pc}
 8000ba6:	bf00      	nop
 8000ba8:	20000008 	.word	0x20000008

08000bac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bac:	b480      	push	{r7}
 8000bae:	b085      	sub	sp, #20
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	f003 0307 	and.w	r3, r3, #7
 8000bba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bbc:	4b0b      	ldr	r3, [pc, #44]	; (8000bec <__NVIC_SetPriorityGrouping+0x40>)
 8000bbe:	68db      	ldr	r3, [r3, #12]
 8000bc0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bc2:	68ba      	ldr	r2, [r7, #8]
 8000bc4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000bc8:	4013      	ands	r3, r2
 8000bca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000bcc:	68fb      	ldr	r3, [r7, #12]
 8000bce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000bd0:	68bb      	ldr	r3, [r7, #8]
 8000bd2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000bd4:	4b06      	ldr	r3, [pc, #24]	; (8000bf0 <__NVIC_SetPriorityGrouping+0x44>)
 8000bd6:	4313      	orrs	r3, r2
 8000bd8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000bda:	4a04      	ldr	r2, [pc, #16]	; (8000bec <__NVIC_SetPriorityGrouping+0x40>)
 8000bdc:	68bb      	ldr	r3, [r7, #8]
 8000bde:	60d3      	str	r3, [r2, #12]
}
 8000be0:	bf00      	nop
 8000be2:	3714      	adds	r7, #20
 8000be4:	46bd      	mov	sp, r7
 8000be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bea:	4770      	bx	lr
 8000bec:	e000ed00 	.word	0xe000ed00
 8000bf0:	05fa0000 	.word	0x05fa0000

08000bf4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bf8:	4b04      	ldr	r3, [pc, #16]	; (8000c0c <__NVIC_GetPriorityGrouping+0x18>)
 8000bfa:	68db      	ldr	r3, [r3, #12]
 8000bfc:	0a1b      	lsrs	r3, r3, #8
 8000bfe:	f003 0307 	and.w	r3, r3, #7
}
 8000c02:	4618      	mov	r0, r3
 8000c04:	46bd      	mov	sp, r7
 8000c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0a:	4770      	bx	lr
 8000c0c:	e000ed00 	.word	0xe000ed00

08000c10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c10:	b480      	push	{r7}
 8000c12:	b083      	sub	sp, #12
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	4603      	mov	r3, r0
 8000c18:	6039      	str	r1, [r7, #0]
 8000c1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	db0a      	blt.n	8000c3a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c24:	683b      	ldr	r3, [r7, #0]
 8000c26:	b2da      	uxtb	r2, r3
 8000c28:	490c      	ldr	r1, [pc, #48]	; (8000c5c <__NVIC_SetPriority+0x4c>)
 8000c2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c2e:	0112      	lsls	r2, r2, #4
 8000c30:	b2d2      	uxtb	r2, r2
 8000c32:	440b      	add	r3, r1
 8000c34:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c38:	e00a      	b.n	8000c50 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c3a:	683b      	ldr	r3, [r7, #0]
 8000c3c:	b2da      	uxtb	r2, r3
 8000c3e:	4908      	ldr	r1, [pc, #32]	; (8000c60 <__NVIC_SetPriority+0x50>)
 8000c40:	79fb      	ldrb	r3, [r7, #7]
 8000c42:	f003 030f 	and.w	r3, r3, #15
 8000c46:	3b04      	subs	r3, #4
 8000c48:	0112      	lsls	r2, r2, #4
 8000c4a:	b2d2      	uxtb	r2, r2
 8000c4c:	440b      	add	r3, r1
 8000c4e:	761a      	strb	r2, [r3, #24]
}
 8000c50:	bf00      	nop
 8000c52:	370c      	adds	r7, #12
 8000c54:	46bd      	mov	sp, r7
 8000c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5a:	4770      	bx	lr
 8000c5c:	e000e100 	.word	0xe000e100
 8000c60:	e000ed00 	.word	0xe000ed00

08000c64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c64:	b480      	push	{r7}
 8000c66:	b089      	sub	sp, #36	; 0x24
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	60f8      	str	r0, [r7, #12]
 8000c6c:	60b9      	str	r1, [r7, #8]
 8000c6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c70:	68fb      	ldr	r3, [r7, #12]
 8000c72:	f003 0307 	and.w	r3, r3, #7
 8000c76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c78:	69fb      	ldr	r3, [r7, #28]
 8000c7a:	f1c3 0307 	rsb	r3, r3, #7
 8000c7e:	2b04      	cmp	r3, #4
 8000c80:	bf28      	it	cs
 8000c82:	2304      	movcs	r3, #4
 8000c84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c86:	69fb      	ldr	r3, [r7, #28]
 8000c88:	3304      	adds	r3, #4
 8000c8a:	2b06      	cmp	r3, #6
 8000c8c:	d902      	bls.n	8000c94 <NVIC_EncodePriority+0x30>
 8000c8e:	69fb      	ldr	r3, [r7, #28]
 8000c90:	3b03      	subs	r3, #3
 8000c92:	e000      	b.n	8000c96 <NVIC_EncodePriority+0x32>
 8000c94:	2300      	movs	r3, #0
 8000c96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c98:	f04f 32ff 	mov.w	r2, #4294967295
 8000c9c:	69bb      	ldr	r3, [r7, #24]
 8000c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000ca2:	43da      	mvns	r2, r3
 8000ca4:	68bb      	ldr	r3, [r7, #8]
 8000ca6:	401a      	ands	r2, r3
 8000ca8:	697b      	ldr	r3, [r7, #20]
 8000caa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000cac:	f04f 31ff 	mov.w	r1, #4294967295
 8000cb0:	697b      	ldr	r3, [r7, #20]
 8000cb2:	fa01 f303 	lsl.w	r3, r1, r3
 8000cb6:	43d9      	mvns	r1, r3
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cbc:	4313      	orrs	r3, r2
         );
}
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	3724      	adds	r7, #36	; 0x24
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc8:	4770      	bx	lr
	...

08000ccc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b082      	sub	sp, #8
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	3b01      	subs	r3, #1
 8000cd8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000cdc:	d301      	bcc.n	8000ce2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000cde:	2301      	movs	r3, #1
 8000ce0:	e00f      	b.n	8000d02 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ce2:	4a0a      	ldr	r2, [pc, #40]	; (8000d0c <SysTick_Config+0x40>)
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	3b01      	subs	r3, #1
 8000ce8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000cea:	210f      	movs	r1, #15
 8000cec:	f04f 30ff 	mov.w	r0, #4294967295
 8000cf0:	f7ff ff8e 	bl	8000c10 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000cf4:	4b05      	ldr	r3, [pc, #20]	; (8000d0c <SysTick_Config+0x40>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000cfa:	4b04      	ldr	r3, [pc, #16]	; (8000d0c <SysTick_Config+0x40>)
 8000cfc:	2207      	movs	r2, #7
 8000cfe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d00:	2300      	movs	r3, #0
}
 8000d02:	4618      	mov	r0, r3
 8000d04:	3708      	adds	r7, #8
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	bf00      	nop
 8000d0c:	e000e010 	.word	0xe000e010

08000d10 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b082      	sub	sp, #8
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d18:	6878      	ldr	r0, [r7, #4]
 8000d1a:	f7ff ff47 	bl	8000bac <__NVIC_SetPriorityGrouping>
}
 8000d1e:	bf00      	nop
 8000d20:	3708      	adds	r7, #8
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}

08000d26 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d26:	b580      	push	{r7, lr}
 8000d28:	b086      	sub	sp, #24
 8000d2a:	af00      	add	r7, sp, #0
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	60b9      	str	r1, [r7, #8]
 8000d30:	607a      	str	r2, [r7, #4]
 8000d32:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000d34:	2300      	movs	r3, #0
 8000d36:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d38:	f7ff ff5c 	bl	8000bf4 <__NVIC_GetPriorityGrouping>
 8000d3c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d3e:	687a      	ldr	r2, [r7, #4]
 8000d40:	68b9      	ldr	r1, [r7, #8]
 8000d42:	6978      	ldr	r0, [r7, #20]
 8000d44:	f7ff ff8e 	bl	8000c64 <NVIC_EncodePriority>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d4e:	4611      	mov	r1, r2
 8000d50:	4618      	mov	r0, r3
 8000d52:	f7ff ff5d 	bl	8000c10 <__NVIC_SetPriority>
}
 8000d56:	bf00      	nop
 8000d58:	3718      	adds	r7, #24
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}

08000d5e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d5e:	b580      	push	{r7, lr}
 8000d60:	b082      	sub	sp, #8
 8000d62:	af00      	add	r7, sp, #0
 8000d64:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d66:	6878      	ldr	r0, [r7, #4]
 8000d68:	f7ff ffb0 	bl	8000ccc <SysTick_Config>
 8000d6c:	4603      	mov	r3, r0
}
 8000d6e:	4618      	mov	r0, r3
 8000d70:	3708      	adds	r7, #8
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}
	...

08000d78 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	b089      	sub	sp, #36	; 0x24
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
 8000d80:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8000d82:	2300      	movs	r3, #0
 8000d84:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8000d86:	2300      	movs	r3, #0
 8000d88:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8000d92:	2300      	movs	r3, #0
 8000d94:	61fb      	str	r3, [r7, #28]
 8000d96:	e175      	b.n	8001084 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8000d98:	2201      	movs	r2, #1
 8000d9a:	69fb      	ldr	r3, [r7, #28]
 8000d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000da0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000da2:	683b      	ldr	r3, [r7, #0]
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	697a      	ldr	r2, [r7, #20]
 8000da8:	4013      	ands	r3, r2
 8000daa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000dac:	693a      	ldr	r2, [r7, #16]
 8000dae:	697b      	ldr	r3, [r7, #20]
 8000db0:	429a      	cmp	r2, r3
 8000db2:	f040 8164 	bne.w	800107e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000db6:	683b      	ldr	r3, [r7, #0]
 8000db8:	685b      	ldr	r3, [r3, #4]
 8000dba:	f003 0303 	and.w	r3, r3, #3
 8000dbe:	2b01      	cmp	r3, #1
 8000dc0:	d005      	beq.n	8000dce <HAL_GPIO_Init+0x56>
 8000dc2:	683b      	ldr	r3, [r7, #0]
 8000dc4:	685b      	ldr	r3, [r3, #4]
 8000dc6:	f003 0303 	and.w	r3, r3, #3
 8000dca:	2b02      	cmp	r3, #2
 8000dcc:	d130      	bne.n	8000e30 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	689b      	ldr	r3, [r3, #8]
 8000dd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000dd4:	69fb      	ldr	r3, [r7, #28]
 8000dd6:	005b      	lsls	r3, r3, #1
 8000dd8:	2203      	movs	r2, #3
 8000dda:	fa02 f303 	lsl.w	r3, r2, r3
 8000dde:	43db      	mvns	r3, r3
 8000de0:	69ba      	ldr	r2, [r7, #24]
 8000de2:	4013      	ands	r3, r2
 8000de4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8000de6:	683b      	ldr	r3, [r7, #0]
 8000de8:	68da      	ldr	r2, [r3, #12]
 8000dea:	69fb      	ldr	r3, [r7, #28]
 8000dec:	005b      	lsls	r3, r3, #1
 8000dee:	fa02 f303 	lsl.w	r3, r2, r3
 8000df2:	69ba      	ldr	r2, [r7, #24]
 8000df4:	4313      	orrs	r3, r2
 8000df6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	69ba      	ldr	r2, [r7, #24]
 8000dfc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	685b      	ldr	r3, [r3, #4]
 8000e02:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e04:	2201      	movs	r2, #1
 8000e06:	69fb      	ldr	r3, [r7, #28]
 8000e08:	fa02 f303 	lsl.w	r3, r2, r3
 8000e0c:	43db      	mvns	r3, r3
 8000e0e:	69ba      	ldr	r2, [r7, #24]
 8000e10:	4013      	ands	r3, r2
 8000e12:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e14:	683b      	ldr	r3, [r7, #0]
 8000e16:	685b      	ldr	r3, [r3, #4]
 8000e18:	091b      	lsrs	r3, r3, #4
 8000e1a:	f003 0201 	and.w	r2, r3, #1
 8000e1e:	69fb      	ldr	r3, [r7, #28]
 8000e20:	fa02 f303 	lsl.w	r3, r2, r3
 8000e24:	69ba      	ldr	r2, [r7, #24]
 8000e26:	4313      	orrs	r3, r2
 8000e28:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	69ba      	ldr	r2, [r7, #24]
 8000e2e:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e30:	683b      	ldr	r3, [r7, #0]
 8000e32:	685b      	ldr	r3, [r3, #4]
 8000e34:	f003 0303 	and.w	r3, r3, #3
 8000e38:	2b03      	cmp	r3, #3
 8000e3a:	d017      	beq.n	8000e6c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	68db      	ldr	r3, [r3, #12]
 8000e40:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8000e42:	69fb      	ldr	r3, [r7, #28]
 8000e44:	005b      	lsls	r3, r3, #1
 8000e46:	2203      	movs	r2, #3
 8000e48:	fa02 f303 	lsl.w	r3, r2, r3
 8000e4c:	43db      	mvns	r3, r3
 8000e4e:	69ba      	ldr	r2, [r7, #24]
 8000e50:	4013      	ands	r3, r2
 8000e52:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8000e54:	683b      	ldr	r3, [r7, #0]
 8000e56:	689a      	ldr	r2, [r3, #8]
 8000e58:	69fb      	ldr	r3, [r7, #28]
 8000e5a:	005b      	lsls	r3, r3, #1
 8000e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e60:	69ba      	ldr	r2, [r7, #24]
 8000e62:	4313      	orrs	r3, r2
 8000e64:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	69ba      	ldr	r2, [r7, #24]
 8000e6a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e6c:	683b      	ldr	r3, [r7, #0]
 8000e6e:	685b      	ldr	r3, [r3, #4]
 8000e70:	f003 0303 	and.w	r3, r3, #3
 8000e74:	2b02      	cmp	r3, #2
 8000e76:	d123      	bne.n	8000ec0 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8000e78:	69fb      	ldr	r3, [r7, #28]
 8000e7a:	08da      	lsrs	r2, r3, #3
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	3208      	adds	r2, #8
 8000e80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8000e86:	69fb      	ldr	r3, [r7, #28]
 8000e88:	f003 0307 	and.w	r3, r3, #7
 8000e8c:	009b      	lsls	r3, r3, #2
 8000e8e:	220f      	movs	r2, #15
 8000e90:	fa02 f303 	lsl.w	r3, r2, r3
 8000e94:	43db      	mvns	r3, r3
 8000e96:	69ba      	ldr	r2, [r7, #24]
 8000e98:	4013      	ands	r3, r2
 8000e9a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8000e9c:	683b      	ldr	r3, [r7, #0]
 8000e9e:	691a      	ldr	r2, [r3, #16]
 8000ea0:	69fb      	ldr	r3, [r7, #28]
 8000ea2:	f003 0307 	and.w	r3, r3, #7
 8000ea6:	009b      	lsls	r3, r3, #2
 8000ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8000eac:	69ba      	ldr	r2, [r7, #24]
 8000eae:	4313      	orrs	r3, r2
 8000eb0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8000eb2:	69fb      	ldr	r3, [r7, #28]
 8000eb4:	08da      	lsrs	r2, r3, #3
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	3208      	adds	r2, #8
 8000eba:	69b9      	ldr	r1, [r7, #24]
 8000ebc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000ec6:	69fb      	ldr	r3, [r7, #28]
 8000ec8:	005b      	lsls	r3, r3, #1
 8000eca:	2203      	movs	r2, #3
 8000ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed0:	43db      	mvns	r3, r3
 8000ed2:	69ba      	ldr	r2, [r7, #24]
 8000ed4:	4013      	ands	r3, r2
 8000ed6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000ed8:	683b      	ldr	r3, [r7, #0]
 8000eda:	685b      	ldr	r3, [r3, #4]
 8000edc:	f003 0203 	and.w	r2, r3, #3
 8000ee0:	69fb      	ldr	r3, [r7, #28]
 8000ee2:	005b      	lsls	r3, r3, #1
 8000ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee8:	69ba      	ldr	r2, [r7, #24]
 8000eea:	4313      	orrs	r3, r2
 8000eec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	69ba      	ldr	r2, [r7, #24]
 8000ef2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000ef4:	683b      	ldr	r3, [r7, #0]
 8000ef6:	685b      	ldr	r3, [r3, #4]
 8000ef8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	f000 80be 	beq.w	800107e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f02:	4b66      	ldr	r3, [pc, #408]	; (800109c <HAL_GPIO_Init+0x324>)
 8000f04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f06:	4a65      	ldr	r2, [pc, #404]	; (800109c <HAL_GPIO_Init+0x324>)
 8000f08:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f0c:	6453      	str	r3, [r2, #68]	; 0x44
 8000f0e:	4b63      	ldr	r3, [pc, #396]	; (800109c <HAL_GPIO_Init+0x324>)
 8000f10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f12:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f16:	60fb      	str	r3, [r7, #12]
 8000f18:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8000f1a:	4a61      	ldr	r2, [pc, #388]	; (80010a0 <HAL_GPIO_Init+0x328>)
 8000f1c:	69fb      	ldr	r3, [r7, #28]
 8000f1e:	089b      	lsrs	r3, r3, #2
 8000f20:	3302      	adds	r3, #2
 8000f22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f26:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000f28:	69fb      	ldr	r3, [r7, #28]
 8000f2a:	f003 0303 	and.w	r3, r3, #3
 8000f2e:	009b      	lsls	r3, r3, #2
 8000f30:	220f      	movs	r2, #15
 8000f32:	fa02 f303 	lsl.w	r3, r2, r3
 8000f36:	43db      	mvns	r3, r3
 8000f38:	69ba      	ldr	r2, [r7, #24]
 8000f3a:	4013      	ands	r3, r2
 8000f3c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	4a58      	ldr	r2, [pc, #352]	; (80010a4 <HAL_GPIO_Init+0x32c>)
 8000f42:	4293      	cmp	r3, r2
 8000f44:	d037      	beq.n	8000fb6 <HAL_GPIO_Init+0x23e>
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	4a57      	ldr	r2, [pc, #348]	; (80010a8 <HAL_GPIO_Init+0x330>)
 8000f4a:	4293      	cmp	r3, r2
 8000f4c:	d031      	beq.n	8000fb2 <HAL_GPIO_Init+0x23a>
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	4a56      	ldr	r2, [pc, #344]	; (80010ac <HAL_GPIO_Init+0x334>)
 8000f52:	4293      	cmp	r3, r2
 8000f54:	d02b      	beq.n	8000fae <HAL_GPIO_Init+0x236>
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	4a55      	ldr	r2, [pc, #340]	; (80010b0 <HAL_GPIO_Init+0x338>)
 8000f5a:	4293      	cmp	r3, r2
 8000f5c:	d025      	beq.n	8000faa <HAL_GPIO_Init+0x232>
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	4a54      	ldr	r2, [pc, #336]	; (80010b4 <HAL_GPIO_Init+0x33c>)
 8000f62:	4293      	cmp	r3, r2
 8000f64:	d01f      	beq.n	8000fa6 <HAL_GPIO_Init+0x22e>
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	4a53      	ldr	r2, [pc, #332]	; (80010b8 <HAL_GPIO_Init+0x340>)
 8000f6a:	4293      	cmp	r3, r2
 8000f6c:	d019      	beq.n	8000fa2 <HAL_GPIO_Init+0x22a>
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	4a52      	ldr	r2, [pc, #328]	; (80010bc <HAL_GPIO_Init+0x344>)
 8000f72:	4293      	cmp	r3, r2
 8000f74:	d013      	beq.n	8000f9e <HAL_GPIO_Init+0x226>
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	4a51      	ldr	r2, [pc, #324]	; (80010c0 <HAL_GPIO_Init+0x348>)
 8000f7a:	4293      	cmp	r3, r2
 8000f7c:	d00d      	beq.n	8000f9a <HAL_GPIO_Init+0x222>
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	4a50      	ldr	r2, [pc, #320]	; (80010c4 <HAL_GPIO_Init+0x34c>)
 8000f82:	4293      	cmp	r3, r2
 8000f84:	d007      	beq.n	8000f96 <HAL_GPIO_Init+0x21e>
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	4a4f      	ldr	r2, [pc, #316]	; (80010c8 <HAL_GPIO_Init+0x350>)
 8000f8a:	4293      	cmp	r3, r2
 8000f8c:	d101      	bne.n	8000f92 <HAL_GPIO_Init+0x21a>
 8000f8e:	2309      	movs	r3, #9
 8000f90:	e012      	b.n	8000fb8 <HAL_GPIO_Init+0x240>
 8000f92:	230a      	movs	r3, #10
 8000f94:	e010      	b.n	8000fb8 <HAL_GPIO_Init+0x240>
 8000f96:	2308      	movs	r3, #8
 8000f98:	e00e      	b.n	8000fb8 <HAL_GPIO_Init+0x240>
 8000f9a:	2307      	movs	r3, #7
 8000f9c:	e00c      	b.n	8000fb8 <HAL_GPIO_Init+0x240>
 8000f9e:	2306      	movs	r3, #6
 8000fa0:	e00a      	b.n	8000fb8 <HAL_GPIO_Init+0x240>
 8000fa2:	2305      	movs	r3, #5
 8000fa4:	e008      	b.n	8000fb8 <HAL_GPIO_Init+0x240>
 8000fa6:	2304      	movs	r3, #4
 8000fa8:	e006      	b.n	8000fb8 <HAL_GPIO_Init+0x240>
 8000faa:	2303      	movs	r3, #3
 8000fac:	e004      	b.n	8000fb8 <HAL_GPIO_Init+0x240>
 8000fae:	2302      	movs	r3, #2
 8000fb0:	e002      	b.n	8000fb8 <HAL_GPIO_Init+0x240>
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	e000      	b.n	8000fb8 <HAL_GPIO_Init+0x240>
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	69fa      	ldr	r2, [r7, #28]
 8000fba:	f002 0203 	and.w	r2, r2, #3
 8000fbe:	0092      	lsls	r2, r2, #2
 8000fc0:	4093      	lsls	r3, r2
 8000fc2:	69ba      	ldr	r2, [r7, #24]
 8000fc4:	4313      	orrs	r3, r2
 8000fc6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8000fc8:	4935      	ldr	r1, [pc, #212]	; (80010a0 <HAL_GPIO_Init+0x328>)
 8000fca:	69fb      	ldr	r3, [r7, #28]
 8000fcc:	089b      	lsrs	r3, r3, #2
 8000fce:	3302      	adds	r3, #2
 8000fd0:	69ba      	ldr	r2, [r7, #24]
 8000fd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000fd6:	4b3d      	ldr	r3, [pc, #244]	; (80010cc <HAL_GPIO_Init+0x354>)
 8000fd8:	689b      	ldr	r3, [r3, #8]
 8000fda:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fdc:	693b      	ldr	r3, [r7, #16]
 8000fde:	43db      	mvns	r3, r3
 8000fe0:	69ba      	ldr	r2, [r7, #24]
 8000fe2:	4013      	ands	r3, r2
 8000fe4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000fe6:	683b      	ldr	r3, [r7, #0]
 8000fe8:	685b      	ldr	r3, [r3, #4]
 8000fea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d003      	beq.n	8000ffa <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8000ff2:	69ba      	ldr	r2, [r7, #24]
 8000ff4:	693b      	ldr	r3, [r7, #16]
 8000ff6:	4313      	orrs	r3, r2
 8000ff8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000ffa:	4a34      	ldr	r2, [pc, #208]	; (80010cc <HAL_GPIO_Init+0x354>)
 8000ffc:	69bb      	ldr	r3, [r7, #24]
 8000ffe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001000:	4b32      	ldr	r3, [pc, #200]	; (80010cc <HAL_GPIO_Init+0x354>)
 8001002:	68db      	ldr	r3, [r3, #12]
 8001004:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001006:	693b      	ldr	r3, [r7, #16]
 8001008:	43db      	mvns	r3, r3
 800100a:	69ba      	ldr	r2, [r7, #24]
 800100c:	4013      	ands	r3, r2
 800100e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001010:	683b      	ldr	r3, [r7, #0]
 8001012:	685b      	ldr	r3, [r3, #4]
 8001014:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001018:	2b00      	cmp	r3, #0
 800101a:	d003      	beq.n	8001024 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800101c:	69ba      	ldr	r2, [r7, #24]
 800101e:	693b      	ldr	r3, [r7, #16]
 8001020:	4313      	orrs	r3, r2
 8001022:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001024:	4a29      	ldr	r2, [pc, #164]	; (80010cc <HAL_GPIO_Init+0x354>)
 8001026:	69bb      	ldr	r3, [r7, #24]
 8001028:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800102a:	4b28      	ldr	r3, [pc, #160]	; (80010cc <HAL_GPIO_Init+0x354>)
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001030:	693b      	ldr	r3, [r7, #16]
 8001032:	43db      	mvns	r3, r3
 8001034:	69ba      	ldr	r2, [r7, #24]
 8001036:	4013      	ands	r3, r2
 8001038:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	685b      	ldr	r3, [r3, #4]
 800103e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001042:	2b00      	cmp	r3, #0
 8001044:	d003      	beq.n	800104e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001046:	69ba      	ldr	r2, [r7, #24]
 8001048:	693b      	ldr	r3, [r7, #16]
 800104a:	4313      	orrs	r3, r2
 800104c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800104e:	4a1f      	ldr	r2, [pc, #124]	; (80010cc <HAL_GPIO_Init+0x354>)
 8001050:	69bb      	ldr	r3, [r7, #24]
 8001052:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001054:	4b1d      	ldr	r3, [pc, #116]	; (80010cc <HAL_GPIO_Init+0x354>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800105a:	693b      	ldr	r3, [r7, #16]
 800105c:	43db      	mvns	r3, r3
 800105e:	69ba      	ldr	r2, [r7, #24]
 8001060:	4013      	ands	r3, r2
 8001062:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	685b      	ldr	r3, [r3, #4]
 8001068:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800106c:	2b00      	cmp	r3, #0
 800106e:	d003      	beq.n	8001078 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001070:	69ba      	ldr	r2, [r7, #24]
 8001072:	693b      	ldr	r3, [r7, #16]
 8001074:	4313      	orrs	r3, r2
 8001076:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001078:	4a14      	ldr	r2, [pc, #80]	; (80010cc <HAL_GPIO_Init+0x354>)
 800107a:	69bb      	ldr	r3, [r7, #24]
 800107c:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 800107e:	69fb      	ldr	r3, [r7, #28]
 8001080:	3301      	adds	r3, #1
 8001082:	61fb      	str	r3, [r7, #28]
 8001084:	69fb      	ldr	r3, [r7, #28]
 8001086:	2b0f      	cmp	r3, #15
 8001088:	f67f ae86 	bls.w	8000d98 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800108c:	bf00      	nop
 800108e:	bf00      	nop
 8001090:	3724      	adds	r7, #36	; 0x24
 8001092:	46bd      	mov	sp, r7
 8001094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001098:	4770      	bx	lr
 800109a:	bf00      	nop
 800109c:	40023800 	.word	0x40023800
 80010a0:	40013800 	.word	0x40013800
 80010a4:	40020000 	.word	0x40020000
 80010a8:	40020400 	.word	0x40020400
 80010ac:	40020800 	.word	0x40020800
 80010b0:	40020c00 	.word	0x40020c00
 80010b4:	40021000 	.word	0x40021000
 80010b8:	40021400 	.word	0x40021400
 80010bc:	40021800 	.word	0x40021800
 80010c0:	40021c00 	.word	0x40021c00
 80010c4:	40022000 	.word	0x40022000
 80010c8:	40022400 	.word	0x40022400
 80010cc:	40013c00 	.word	0x40013c00

080010d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010d0:	b480      	push	{r7}
 80010d2:	b083      	sub	sp, #12
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
 80010d8:	460b      	mov	r3, r1
 80010da:	807b      	strh	r3, [r7, #2]
 80010dc:	4613      	mov	r3, r2
 80010de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80010e0:	787b      	ldrb	r3, [r7, #1]
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d003      	beq.n	80010ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80010e6:	887a      	ldrh	r2, [r7, #2]
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80010ec:	e003      	b.n	80010f6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80010ee:	887b      	ldrh	r3, [r7, #2]
 80010f0:	041a      	lsls	r2, r3, #16
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	619a      	str	r2, [r3, #24]
}
 80010f6:	bf00      	nop
 80010f8:	370c      	adds	r7, #12
 80010fa:	46bd      	mov	sp, r7
 80010fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001100:	4770      	bx	lr

08001102 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001102:	b480      	push	{r7}
 8001104:	b085      	sub	sp, #20
 8001106:	af00      	add	r7, sp, #0
 8001108:	6078      	str	r0, [r7, #4]
 800110a:	460b      	mov	r3, r1
 800110c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	695b      	ldr	r3, [r3, #20]
 8001112:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001114:	887a      	ldrh	r2, [r7, #2]
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	4013      	ands	r3, r2
 800111a:	041a      	lsls	r2, r3, #16
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	43d9      	mvns	r1, r3
 8001120:	887b      	ldrh	r3, [r7, #2]
 8001122:	400b      	ands	r3, r1
 8001124:	431a      	orrs	r2, r3
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	619a      	str	r2, [r3, #24]
}
 800112a:	bf00      	nop
 800112c:	3714      	adds	r7, #20
 800112e:	46bd      	mov	sp, r7
 8001130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001134:	4770      	bx	lr
	...

08001138 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b086      	sub	sp, #24
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8001140:	2300      	movs	r3, #0
 8001142:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	2b00      	cmp	r3, #0
 8001148:	d101      	bne.n	800114e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800114a:	2301      	movs	r3, #1
 800114c:	e29b      	b.n	8001686 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	f003 0301 	and.w	r3, r3, #1
 8001156:	2b00      	cmp	r3, #0
 8001158:	f000 8087 	beq.w	800126a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800115c:	4b96      	ldr	r3, [pc, #600]	; (80013b8 <HAL_RCC_OscConfig+0x280>)
 800115e:	689b      	ldr	r3, [r3, #8]
 8001160:	f003 030c 	and.w	r3, r3, #12
 8001164:	2b04      	cmp	r3, #4
 8001166:	d00c      	beq.n	8001182 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001168:	4b93      	ldr	r3, [pc, #588]	; (80013b8 <HAL_RCC_OscConfig+0x280>)
 800116a:	689b      	ldr	r3, [r3, #8]
 800116c:	f003 030c 	and.w	r3, r3, #12
 8001170:	2b08      	cmp	r3, #8
 8001172:	d112      	bne.n	800119a <HAL_RCC_OscConfig+0x62>
 8001174:	4b90      	ldr	r3, [pc, #576]	; (80013b8 <HAL_RCC_OscConfig+0x280>)
 8001176:	685b      	ldr	r3, [r3, #4]
 8001178:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800117c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001180:	d10b      	bne.n	800119a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001182:	4b8d      	ldr	r3, [pc, #564]	; (80013b8 <HAL_RCC_OscConfig+0x280>)
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800118a:	2b00      	cmp	r3, #0
 800118c:	d06c      	beq.n	8001268 <HAL_RCC_OscConfig+0x130>
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	685b      	ldr	r3, [r3, #4]
 8001192:	2b00      	cmp	r3, #0
 8001194:	d168      	bne.n	8001268 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001196:	2301      	movs	r3, #1
 8001198:	e275      	b.n	8001686 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	685b      	ldr	r3, [r3, #4]
 800119e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011a2:	d106      	bne.n	80011b2 <HAL_RCC_OscConfig+0x7a>
 80011a4:	4b84      	ldr	r3, [pc, #528]	; (80013b8 <HAL_RCC_OscConfig+0x280>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	4a83      	ldr	r2, [pc, #524]	; (80013b8 <HAL_RCC_OscConfig+0x280>)
 80011aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011ae:	6013      	str	r3, [r2, #0]
 80011b0:	e02e      	b.n	8001210 <HAL_RCC_OscConfig+0xd8>
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	685b      	ldr	r3, [r3, #4]
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d10c      	bne.n	80011d4 <HAL_RCC_OscConfig+0x9c>
 80011ba:	4b7f      	ldr	r3, [pc, #508]	; (80013b8 <HAL_RCC_OscConfig+0x280>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	4a7e      	ldr	r2, [pc, #504]	; (80013b8 <HAL_RCC_OscConfig+0x280>)
 80011c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011c4:	6013      	str	r3, [r2, #0]
 80011c6:	4b7c      	ldr	r3, [pc, #496]	; (80013b8 <HAL_RCC_OscConfig+0x280>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	4a7b      	ldr	r2, [pc, #492]	; (80013b8 <HAL_RCC_OscConfig+0x280>)
 80011cc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011d0:	6013      	str	r3, [r2, #0]
 80011d2:	e01d      	b.n	8001210 <HAL_RCC_OscConfig+0xd8>
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	685b      	ldr	r3, [r3, #4]
 80011d8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80011dc:	d10c      	bne.n	80011f8 <HAL_RCC_OscConfig+0xc0>
 80011de:	4b76      	ldr	r3, [pc, #472]	; (80013b8 <HAL_RCC_OscConfig+0x280>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	4a75      	ldr	r2, [pc, #468]	; (80013b8 <HAL_RCC_OscConfig+0x280>)
 80011e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80011e8:	6013      	str	r3, [r2, #0]
 80011ea:	4b73      	ldr	r3, [pc, #460]	; (80013b8 <HAL_RCC_OscConfig+0x280>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	4a72      	ldr	r2, [pc, #456]	; (80013b8 <HAL_RCC_OscConfig+0x280>)
 80011f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011f4:	6013      	str	r3, [r2, #0]
 80011f6:	e00b      	b.n	8001210 <HAL_RCC_OscConfig+0xd8>
 80011f8:	4b6f      	ldr	r3, [pc, #444]	; (80013b8 <HAL_RCC_OscConfig+0x280>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	4a6e      	ldr	r2, [pc, #440]	; (80013b8 <HAL_RCC_OscConfig+0x280>)
 80011fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001202:	6013      	str	r3, [r2, #0]
 8001204:	4b6c      	ldr	r3, [pc, #432]	; (80013b8 <HAL_RCC_OscConfig+0x280>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	4a6b      	ldr	r2, [pc, #428]	; (80013b8 <HAL_RCC_OscConfig+0x280>)
 800120a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800120e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	685b      	ldr	r3, [r3, #4]
 8001214:	2b00      	cmp	r3, #0
 8001216:	d013      	beq.n	8001240 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001218:	f7ff fc98 	bl	8000b4c <HAL_GetTick>
 800121c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800121e:	e008      	b.n	8001232 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001220:	f7ff fc94 	bl	8000b4c <HAL_GetTick>
 8001224:	4602      	mov	r2, r0
 8001226:	693b      	ldr	r3, [r7, #16]
 8001228:	1ad3      	subs	r3, r2, r3
 800122a:	2b64      	cmp	r3, #100	; 0x64
 800122c:	d901      	bls.n	8001232 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800122e:	2303      	movs	r3, #3
 8001230:	e229      	b.n	8001686 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001232:	4b61      	ldr	r3, [pc, #388]	; (80013b8 <HAL_RCC_OscConfig+0x280>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800123a:	2b00      	cmp	r3, #0
 800123c:	d0f0      	beq.n	8001220 <HAL_RCC_OscConfig+0xe8>
 800123e:	e014      	b.n	800126a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001240:	f7ff fc84 	bl	8000b4c <HAL_GetTick>
 8001244:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001246:	e008      	b.n	800125a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001248:	f7ff fc80 	bl	8000b4c <HAL_GetTick>
 800124c:	4602      	mov	r2, r0
 800124e:	693b      	ldr	r3, [r7, #16]
 8001250:	1ad3      	subs	r3, r2, r3
 8001252:	2b64      	cmp	r3, #100	; 0x64
 8001254:	d901      	bls.n	800125a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001256:	2303      	movs	r3, #3
 8001258:	e215      	b.n	8001686 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800125a:	4b57      	ldr	r3, [pc, #348]	; (80013b8 <HAL_RCC_OscConfig+0x280>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001262:	2b00      	cmp	r3, #0
 8001264:	d1f0      	bne.n	8001248 <HAL_RCC_OscConfig+0x110>
 8001266:	e000      	b.n	800126a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001268:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	f003 0302 	and.w	r3, r3, #2
 8001272:	2b00      	cmp	r3, #0
 8001274:	d069      	beq.n	800134a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001276:	4b50      	ldr	r3, [pc, #320]	; (80013b8 <HAL_RCC_OscConfig+0x280>)
 8001278:	689b      	ldr	r3, [r3, #8]
 800127a:	f003 030c 	and.w	r3, r3, #12
 800127e:	2b00      	cmp	r3, #0
 8001280:	d00b      	beq.n	800129a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001282:	4b4d      	ldr	r3, [pc, #308]	; (80013b8 <HAL_RCC_OscConfig+0x280>)
 8001284:	689b      	ldr	r3, [r3, #8]
 8001286:	f003 030c 	and.w	r3, r3, #12
 800128a:	2b08      	cmp	r3, #8
 800128c:	d11c      	bne.n	80012c8 <HAL_RCC_OscConfig+0x190>
 800128e:	4b4a      	ldr	r3, [pc, #296]	; (80013b8 <HAL_RCC_OscConfig+0x280>)
 8001290:	685b      	ldr	r3, [r3, #4]
 8001292:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001296:	2b00      	cmp	r3, #0
 8001298:	d116      	bne.n	80012c8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800129a:	4b47      	ldr	r3, [pc, #284]	; (80013b8 <HAL_RCC_OscConfig+0x280>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	f003 0302 	and.w	r3, r3, #2
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d005      	beq.n	80012b2 <HAL_RCC_OscConfig+0x17a>
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	68db      	ldr	r3, [r3, #12]
 80012aa:	2b01      	cmp	r3, #1
 80012ac:	d001      	beq.n	80012b2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80012ae:	2301      	movs	r3, #1
 80012b0:	e1e9      	b.n	8001686 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012b2:	4b41      	ldr	r3, [pc, #260]	; (80013b8 <HAL_RCC_OscConfig+0x280>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	691b      	ldr	r3, [r3, #16]
 80012be:	00db      	lsls	r3, r3, #3
 80012c0:	493d      	ldr	r1, [pc, #244]	; (80013b8 <HAL_RCC_OscConfig+0x280>)
 80012c2:	4313      	orrs	r3, r2
 80012c4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012c6:	e040      	b.n	800134a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	68db      	ldr	r3, [r3, #12]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d023      	beq.n	8001318 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80012d0:	4b39      	ldr	r3, [pc, #228]	; (80013b8 <HAL_RCC_OscConfig+0x280>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	4a38      	ldr	r2, [pc, #224]	; (80013b8 <HAL_RCC_OscConfig+0x280>)
 80012d6:	f043 0301 	orr.w	r3, r3, #1
 80012da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012dc:	f7ff fc36 	bl	8000b4c <HAL_GetTick>
 80012e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012e2:	e008      	b.n	80012f6 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80012e4:	f7ff fc32 	bl	8000b4c <HAL_GetTick>
 80012e8:	4602      	mov	r2, r0
 80012ea:	693b      	ldr	r3, [r7, #16]
 80012ec:	1ad3      	subs	r3, r2, r3
 80012ee:	2b02      	cmp	r3, #2
 80012f0:	d901      	bls.n	80012f6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80012f2:	2303      	movs	r3, #3
 80012f4:	e1c7      	b.n	8001686 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012f6:	4b30      	ldr	r3, [pc, #192]	; (80013b8 <HAL_RCC_OscConfig+0x280>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	f003 0302 	and.w	r3, r3, #2
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d0f0      	beq.n	80012e4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001302:	4b2d      	ldr	r3, [pc, #180]	; (80013b8 <HAL_RCC_OscConfig+0x280>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	691b      	ldr	r3, [r3, #16]
 800130e:	00db      	lsls	r3, r3, #3
 8001310:	4929      	ldr	r1, [pc, #164]	; (80013b8 <HAL_RCC_OscConfig+0x280>)
 8001312:	4313      	orrs	r3, r2
 8001314:	600b      	str	r3, [r1, #0]
 8001316:	e018      	b.n	800134a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001318:	4b27      	ldr	r3, [pc, #156]	; (80013b8 <HAL_RCC_OscConfig+0x280>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	4a26      	ldr	r2, [pc, #152]	; (80013b8 <HAL_RCC_OscConfig+0x280>)
 800131e:	f023 0301 	bic.w	r3, r3, #1
 8001322:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001324:	f7ff fc12 	bl	8000b4c <HAL_GetTick>
 8001328:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800132a:	e008      	b.n	800133e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800132c:	f7ff fc0e 	bl	8000b4c <HAL_GetTick>
 8001330:	4602      	mov	r2, r0
 8001332:	693b      	ldr	r3, [r7, #16]
 8001334:	1ad3      	subs	r3, r2, r3
 8001336:	2b02      	cmp	r3, #2
 8001338:	d901      	bls.n	800133e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800133a:	2303      	movs	r3, #3
 800133c:	e1a3      	b.n	8001686 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800133e:	4b1e      	ldr	r3, [pc, #120]	; (80013b8 <HAL_RCC_OscConfig+0x280>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	f003 0302 	and.w	r3, r3, #2
 8001346:	2b00      	cmp	r3, #0
 8001348:	d1f0      	bne.n	800132c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f003 0308 	and.w	r3, r3, #8
 8001352:	2b00      	cmp	r3, #0
 8001354:	d038      	beq.n	80013c8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	695b      	ldr	r3, [r3, #20]
 800135a:	2b00      	cmp	r3, #0
 800135c:	d019      	beq.n	8001392 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800135e:	4b16      	ldr	r3, [pc, #88]	; (80013b8 <HAL_RCC_OscConfig+0x280>)
 8001360:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001362:	4a15      	ldr	r2, [pc, #84]	; (80013b8 <HAL_RCC_OscConfig+0x280>)
 8001364:	f043 0301 	orr.w	r3, r3, #1
 8001368:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800136a:	f7ff fbef 	bl	8000b4c <HAL_GetTick>
 800136e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001370:	e008      	b.n	8001384 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001372:	f7ff fbeb 	bl	8000b4c <HAL_GetTick>
 8001376:	4602      	mov	r2, r0
 8001378:	693b      	ldr	r3, [r7, #16]
 800137a:	1ad3      	subs	r3, r2, r3
 800137c:	2b02      	cmp	r3, #2
 800137e:	d901      	bls.n	8001384 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001380:	2303      	movs	r3, #3
 8001382:	e180      	b.n	8001686 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001384:	4b0c      	ldr	r3, [pc, #48]	; (80013b8 <HAL_RCC_OscConfig+0x280>)
 8001386:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001388:	f003 0302 	and.w	r3, r3, #2
 800138c:	2b00      	cmp	r3, #0
 800138e:	d0f0      	beq.n	8001372 <HAL_RCC_OscConfig+0x23a>
 8001390:	e01a      	b.n	80013c8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001392:	4b09      	ldr	r3, [pc, #36]	; (80013b8 <HAL_RCC_OscConfig+0x280>)
 8001394:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001396:	4a08      	ldr	r2, [pc, #32]	; (80013b8 <HAL_RCC_OscConfig+0x280>)
 8001398:	f023 0301 	bic.w	r3, r3, #1
 800139c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800139e:	f7ff fbd5 	bl	8000b4c <HAL_GetTick>
 80013a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013a4:	e00a      	b.n	80013bc <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80013a6:	f7ff fbd1 	bl	8000b4c <HAL_GetTick>
 80013aa:	4602      	mov	r2, r0
 80013ac:	693b      	ldr	r3, [r7, #16]
 80013ae:	1ad3      	subs	r3, r2, r3
 80013b0:	2b02      	cmp	r3, #2
 80013b2:	d903      	bls.n	80013bc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80013b4:	2303      	movs	r3, #3
 80013b6:	e166      	b.n	8001686 <HAL_RCC_OscConfig+0x54e>
 80013b8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013bc:	4b92      	ldr	r3, [pc, #584]	; (8001608 <HAL_RCC_OscConfig+0x4d0>)
 80013be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80013c0:	f003 0302 	and.w	r3, r3, #2
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d1ee      	bne.n	80013a6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	f003 0304 	and.w	r3, r3, #4
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	f000 80a4 	beq.w	800151e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013d6:	4b8c      	ldr	r3, [pc, #560]	; (8001608 <HAL_RCC_OscConfig+0x4d0>)
 80013d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d10d      	bne.n	80013fe <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80013e2:	4b89      	ldr	r3, [pc, #548]	; (8001608 <HAL_RCC_OscConfig+0x4d0>)
 80013e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013e6:	4a88      	ldr	r2, [pc, #544]	; (8001608 <HAL_RCC_OscConfig+0x4d0>)
 80013e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013ec:	6413      	str	r3, [r2, #64]	; 0x40
 80013ee:	4b86      	ldr	r3, [pc, #536]	; (8001608 <HAL_RCC_OscConfig+0x4d0>)
 80013f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013f6:	60bb      	str	r3, [r7, #8]
 80013f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80013fa:	2301      	movs	r3, #1
 80013fc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80013fe:	4b83      	ldr	r3, [pc, #524]	; (800160c <HAL_RCC_OscConfig+0x4d4>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001406:	2b00      	cmp	r3, #0
 8001408:	d118      	bne.n	800143c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800140a:	4b80      	ldr	r3, [pc, #512]	; (800160c <HAL_RCC_OscConfig+0x4d4>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	4a7f      	ldr	r2, [pc, #508]	; (800160c <HAL_RCC_OscConfig+0x4d4>)
 8001410:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001414:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001416:	f7ff fb99 	bl	8000b4c <HAL_GetTick>
 800141a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800141c:	e008      	b.n	8001430 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800141e:	f7ff fb95 	bl	8000b4c <HAL_GetTick>
 8001422:	4602      	mov	r2, r0
 8001424:	693b      	ldr	r3, [r7, #16]
 8001426:	1ad3      	subs	r3, r2, r3
 8001428:	2b64      	cmp	r3, #100	; 0x64
 800142a:	d901      	bls.n	8001430 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800142c:	2303      	movs	r3, #3
 800142e:	e12a      	b.n	8001686 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001430:	4b76      	ldr	r3, [pc, #472]	; (800160c <HAL_RCC_OscConfig+0x4d4>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001438:	2b00      	cmp	r3, #0
 800143a:	d0f0      	beq.n	800141e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	689b      	ldr	r3, [r3, #8]
 8001440:	2b01      	cmp	r3, #1
 8001442:	d106      	bne.n	8001452 <HAL_RCC_OscConfig+0x31a>
 8001444:	4b70      	ldr	r3, [pc, #448]	; (8001608 <HAL_RCC_OscConfig+0x4d0>)
 8001446:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001448:	4a6f      	ldr	r2, [pc, #444]	; (8001608 <HAL_RCC_OscConfig+0x4d0>)
 800144a:	f043 0301 	orr.w	r3, r3, #1
 800144e:	6713      	str	r3, [r2, #112]	; 0x70
 8001450:	e02d      	b.n	80014ae <HAL_RCC_OscConfig+0x376>
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	689b      	ldr	r3, [r3, #8]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d10c      	bne.n	8001474 <HAL_RCC_OscConfig+0x33c>
 800145a:	4b6b      	ldr	r3, [pc, #428]	; (8001608 <HAL_RCC_OscConfig+0x4d0>)
 800145c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800145e:	4a6a      	ldr	r2, [pc, #424]	; (8001608 <HAL_RCC_OscConfig+0x4d0>)
 8001460:	f023 0301 	bic.w	r3, r3, #1
 8001464:	6713      	str	r3, [r2, #112]	; 0x70
 8001466:	4b68      	ldr	r3, [pc, #416]	; (8001608 <HAL_RCC_OscConfig+0x4d0>)
 8001468:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800146a:	4a67      	ldr	r2, [pc, #412]	; (8001608 <HAL_RCC_OscConfig+0x4d0>)
 800146c:	f023 0304 	bic.w	r3, r3, #4
 8001470:	6713      	str	r3, [r2, #112]	; 0x70
 8001472:	e01c      	b.n	80014ae <HAL_RCC_OscConfig+0x376>
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	689b      	ldr	r3, [r3, #8]
 8001478:	2b05      	cmp	r3, #5
 800147a:	d10c      	bne.n	8001496 <HAL_RCC_OscConfig+0x35e>
 800147c:	4b62      	ldr	r3, [pc, #392]	; (8001608 <HAL_RCC_OscConfig+0x4d0>)
 800147e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001480:	4a61      	ldr	r2, [pc, #388]	; (8001608 <HAL_RCC_OscConfig+0x4d0>)
 8001482:	f043 0304 	orr.w	r3, r3, #4
 8001486:	6713      	str	r3, [r2, #112]	; 0x70
 8001488:	4b5f      	ldr	r3, [pc, #380]	; (8001608 <HAL_RCC_OscConfig+0x4d0>)
 800148a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800148c:	4a5e      	ldr	r2, [pc, #376]	; (8001608 <HAL_RCC_OscConfig+0x4d0>)
 800148e:	f043 0301 	orr.w	r3, r3, #1
 8001492:	6713      	str	r3, [r2, #112]	; 0x70
 8001494:	e00b      	b.n	80014ae <HAL_RCC_OscConfig+0x376>
 8001496:	4b5c      	ldr	r3, [pc, #368]	; (8001608 <HAL_RCC_OscConfig+0x4d0>)
 8001498:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800149a:	4a5b      	ldr	r2, [pc, #364]	; (8001608 <HAL_RCC_OscConfig+0x4d0>)
 800149c:	f023 0301 	bic.w	r3, r3, #1
 80014a0:	6713      	str	r3, [r2, #112]	; 0x70
 80014a2:	4b59      	ldr	r3, [pc, #356]	; (8001608 <HAL_RCC_OscConfig+0x4d0>)
 80014a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014a6:	4a58      	ldr	r2, [pc, #352]	; (8001608 <HAL_RCC_OscConfig+0x4d0>)
 80014a8:	f023 0304 	bic.w	r3, r3, #4
 80014ac:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	689b      	ldr	r3, [r3, #8]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d015      	beq.n	80014e2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014b6:	f7ff fb49 	bl	8000b4c <HAL_GetTick>
 80014ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014bc:	e00a      	b.n	80014d4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80014be:	f7ff fb45 	bl	8000b4c <HAL_GetTick>
 80014c2:	4602      	mov	r2, r0
 80014c4:	693b      	ldr	r3, [r7, #16]
 80014c6:	1ad3      	subs	r3, r2, r3
 80014c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80014cc:	4293      	cmp	r3, r2
 80014ce:	d901      	bls.n	80014d4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80014d0:	2303      	movs	r3, #3
 80014d2:	e0d8      	b.n	8001686 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014d4:	4b4c      	ldr	r3, [pc, #304]	; (8001608 <HAL_RCC_OscConfig+0x4d0>)
 80014d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014d8:	f003 0302 	and.w	r3, r3, #2
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d0ee      	beq.n	80014be <HAL_RCC_OscConfig+0x386>
 80014e0:	e014      	b.n	800150c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014e2:	f7ff fb33 	bl	8000b4c <HAL_GetTick>
 80014e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014e8:	e00a      	b.n	8001500 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80014ea:	f7ff fb2f 	bl	8000b4c <HAL_GetTick>
 80014ee:	4602      	mov	r2, r0
 80014f0:	693b      	ldr	r3, [r7, #16]
 80014f2:	1ad3      	subs	r3, r2, r3
 80014f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80014f8:	4293      	cmp	r3, r2
 80014fa:	d901      	bls.n	8001500 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80014fc:	2303      	movs	r3, #3
 80014fe:	e0c2      	b.n	8001686 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001500:	4b41      	ldr	r3, [pc, #260]	; (8001608 <HAL_RCC_OscConfig+0x4d0>)
 8001502:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001504:	f003 0302 	and.w	r3, r3, #2
 8001508:	2b00      	cmp	r3, #0
 800150a:	d1ee      	bne.n	80014ea <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800150c:	7dfb      	ldrb	r3, [r7, #23]
 800150e:	2b01      	cmp	r3, #1
 8001510:	d105      	bne.n	800151e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001512:	4b3d      	ldr	r3, [pc, #244]	; (8001608 <HAL_RCC_OscConfig+0x4d0>)
 8001514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001516:	4a3c      	ldr	r2, [pc, #240]	; (8001608 <HAL_RCC_OscConfig+0x4d0>)
 8001518:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800151c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	699b      	ldr	r3, [r3, #24]
 8001522:	2b00      	cmp	r3, #0
 8001524:	f000 80ae 	beq.w	8001684 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001528:	4b37      	ldr	r3, [pc, #220]	; (8001608 <HAL_RCC_OscConfig+0x4d0>)
 800152a:	689b      	ldr	r3, [r3, #8]
 800152c:	f003 030c 	and.w	r3, r3, #12
 8001530:	2b08      	cmp	r3, #8
 8001532:	d06d      	beq.n	8001610 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	699b      	ldr	r3, [r3, #24]
 8001538:	2b02      	cmp	r3, #2
 800153a:	d14b      	bne.n	80015d4 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800153c:	4b32      	ldr	r3, [pc, #200]	; (8001608 <HAL_RCC_OscConfig+0x4d0>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	4a31      	ldr	r2, [pc, #196]	; (8001608 <HAL_RCC_OscConfig+0x4d0>)
 8001542:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001546:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001548:	f7ff fb00 	bl	8000b4c <HAL_GetTick>
 800154c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800154e:	e008      	b.n	8001562 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001550:	f7ff fafc 	bl	8000b4c <HAL_GetTick>
 8001554:	4602      	mov	r2, r0
 8001556:	693b      	ldr	r3, [r7, #16]
 8001558:	1ad3      	subs	r3, r2, r3
 800155a:	2b02      	cmp	r3, #2
 800155c:	d901      	bls.n	8001562 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800155e:	2303      	movs	r3, #3
 8001560:	e091      	b.n	8001686 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001562:	4b29      	ldr	r3, [pc, #164]	; (8001608 <HAL_RCC_OscConfig+0x4d0>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800156a:	2b00      	cmp	r3, #0
 800156c:	d1f0      	bne.n	8001550 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	69da      	ldr	r2, [r3, #28]
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	6a1b      	ldr	r3, [r3, #32]
 8001576:	431a      	orrs	r2, r3
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800157c:	019b      	lsls	r3, r3, #6
 800157e:	431a      	orrs	r2, r3
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001584:	085b      	lsrs	r3, r3, #1
 8001586:	3b01      	subs	r3, #1
 8001588:	041b      	lsls	r3, r3, #16
 800158a:	431a      	orrs	r2, r3
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001590:	061b      	lsls	r3, r3, #24
 8001592:	431a      	orrs	r2, r3
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001598:	071b      	lsls	r3, r3, #28
 800159a:	491b      	ldr	r1, [pc, #108]	; (8001608 <HAL_RCC_OscConfig+0x4d0>)
 800159c:	4313      	orrs	r3, r2
 800159e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80015a0:	4b19      	ldr	r3, [pc, #100]	; (8001608 <HAL_RCC_OscConfig+0x4d0>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	4a18      	ldr	r2, [pc, #96]	; (8001608 <HAL_RCC_OscConfig+0x4d0>)
 80015a6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80015aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015ac:	f7ff face 	bl	8000b4c <HAL_GetTick>
 80015b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015b2:	e008      	b.n	80015c6 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015b4:	f7ff faca 	bl	8000b4c <HAL_GetTick>
 80015b8:	4602      	mov	r2, r0
 80015ba:	693b      	ldr	r3, [r7, #16]
 80015bc:	1ad3      	subs	r3, r2, r3
 80015be:	2b02      	cmp	r3, #2
 80015c0:	d901      	bls.n	80015c6 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80015c2:	2303      	movs	r3, #3
 80015c4:	e05f      	b.n	8001686 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015c6:	4b10      	ldr	r3, [pc, #64]	; (8001608 <HAL_RCC_OscConfig+0x4d0>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d0f0      	beq.n	80015b4 <HAL_RCC_OscConfig+0x47c>
 80015d2:	e057      	b.n	8001684 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015d4:	4b0c      	ldr	r3, [pc, #48]	; (8001608 <HAL_RCC_OscConfig+0x4d0>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	4a0b      	ldr	r2, [pc, #44]	; (8001608 <HAL_RCC_OscConfig+0x4d0>)
 80015da:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80015de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015e0:	f7ff fab4 	bl	8000b4c <HAL_GetTick>
 80015e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015e6:	e008      	b.n	80015fa <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015e8:	f7ff fab0 	bl	8000b4c <HAL_GetTick>
 80015ec:	4602      	mov	r2, r0
 80015ee:	693b      	ldr	r3, [r7, #16]
 80015f0:	1ad3      	subs	r3, r2, r3
 80015f2:	2b02      	cmp	r3, #2
 80015f4:	d901      	bls.n	80015fa <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80015f6:	2303      	movs	r3, #3
 80015f8:	e045      	b.n	8001686 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015fa:	4b03      	ldr	r3, [pc, #12]	; (8001608 <HAL_RCC_OscConfig+0x4d0>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001602:	2b00      	cmp	r3, #0
 8001604:	d1f0      	bne.n	80015e8 <HAL_RCC_OscConfig+0x4b0>
 8001606:	e03d      	b.n	8001684 <HAL_RCC_OscConfig+0x54c>
 8001608:	40023800 	.word	0x40023800
 800160c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8001610:	4b1f      	ldr	r3, [pc, #124]	; (8001690 <HAL_RCC_OscConfig+0x558>)
 8001612:	685b      	ldr	r3, [r3, #4]
 8001614:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	699b      	ldr	r3, [r3, #24]
 800161a:	2b01      	cmp	r3, #1
 800161c:	d030      	beq.n	8001680 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001628:	429a      	cmp	r2, r3
 800162a:	d129      	bne.n	8001680 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001636:	429a      	cmp	r2, r3
 8001638:	d122      	bne.n	8001680 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800163a:	68fa      	ldr	r2, [r7, #12]
 800163c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001640:	4013      	ands	r3, r2
 8001642:	687a      	ldr	r2, [r7, #4]
 8001644:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001646:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001648:	4293      	cmp	r3, r2
 800164a:	d119      	bne.n	8001680 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001656:	085b      	lsrs	r3, r3, #1
 8001658:	3b01      	subs	r3, #1
 800165a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800165c:	429a      	cmp	r2, r3
 800165e:	d10f      	bne.n	8001680 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800166a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800166c:	429a      	cmp	r2, r3
 800166e:	d107      	bne.n	8001680 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800167a:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800167c:	429a      	cmp	r2, r3
 800167e:	d001      	beq.n	8001684 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8001680:	2301      	movs	r3, #1
 8001682:	e000      	b.n	8001686 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8001684:	2300      	movs	r3, #0
}
 8001686:	4618      	mov	r0, r3
 8001688:	3718      	adds	r7, #24
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	40023800 	.word	0x40023800

08001694 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b084      	sub	sp, #16
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
 800169c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800169e:	2300      	movs	r3, #0
 80016a0:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d101      	bne.n	80016ac <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80016a8:	2301      	movs	r3, #1
 80016aa:	e0d0      	b.n	800184e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80016ac:	4b6a      	ldr	r3, [pc, #424]	; (8001858 <HAL_RCC_ClockConfig+0x1c4>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	f003 030f 	and.w	r3, r3, #15
 80016b4:	683a      	ldr	r2, [r7, #0]
 80016b6:	429a      	cmp	r2, r3
 80016b8:	d910      	bls.n	80016dc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016ba:	4b67      	ldr	r3, [pc, #412]	; (8001858 <HAL_RCC_ClockConfig+0x1c4>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f023 020f 	bic.w	r2, r3, #15
 80016c2:	4965      	ldr	r1, [pc, #404]	; (8001858 <HAL_RCC_ClockConfig+0x1c4>)
 80016c4:	683b      	ldr	r3, [r7, #0]
 80016c6:	4313      	orrs	r3, r2
 80016c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80016ca:	4b63      	ldr	r3, [pc, #396]	; (8001858 <HAL_RCC_ClockConfig+0x1c4>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f003 030f 	and.w	r3, r3, #15
 80016d2:	683a      	ldr	r2, [r7, #0]
 80016d4:	429a      	cmp	r2, r3
 80016d6:	d001      	beq.n	80016dc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80016d8:	2301      	movs	r3, #1
 80016da:	e0b8      	b.n	800184e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f003 0302 	and.w	r3, r3, #2
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d020      	beq.n	800172a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f003 0304 	and.w	r3, r3, #4
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d005      	beq.n	8001700 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80016f4:	4b59      	ldr	r3, [pc, #356]	; (800185c <HAL_RCC_ClockConfig+0x1c8>)
 80016f6:	689b      	ldr	r3, [r3, #8]
 80016f8:	4a58      	ldr	r2, [pc, #352]	; (800185c <HAL_RCC_ClockConfig+0x1c8>)
 80016fa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80016fe:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f003 0308 	and.w	r3, r3, #8
 8001708:	2b00      	cmp	r3, #0
 800170a:	d005      	beq.n	8001718 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800170c:	4b53      	ldr	r3, [pc, #332]	; (800185c <HAL_RCC_ClockConfig+0x1c8>)
 800170e:	689b      	ldr	r3, [r3, #8]
 8001710:	4a52      	ldr	r2, [pc, #328]	; (800185c <HAL_RCC_ClockConfig+0x1c8>)
 8001712:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001716:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001718:	4b50      	ldr	r3, [pc, #320]	; (800185c <HAL_RCC_ClockConfig+0x1c8>)
 800171a:	689b      	ldr	r3, [r3, #8]
 800171c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	689b      	ldr	r3, [r3, #8]
 8001724:	494d      	ldr	r1, [pc, #308]	; (800185c <HAL_RCC_ClockConfig+0x1c8>)
 8001726:	4313      	orrs	r3, r2
 8001728:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f003 0301 	and.w	r3, r3, #1
 8001732:	2b00      	cmp	r3, #0
 8001734:	d040      	beq.n	80017b8 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	685b      	ldr	r3, [r3, #4]
 800173a:	2b01      	cmp	r3, #1
 800173c:	d107      	bne.n	800174e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800173e:	4b47      	ldr	r3, [pc, #284]	; (800185c <HAL_RCC_ClockConfig+0x1c8>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001746:	2b00      	cmp	r3, #0
 8001748:	d115      	bne.n	8001776 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800174a:	2301      	movs	r3, #1
 800174c:	e07f      	b.n	800184e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	685b      	ldr	r3, [r3, #4]
 8001752:	2b02      	cmp	r3, #2
 8001754:	d107      	bne.n	8001766 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001756:	4b41      	ldr	r3, [pc, #260]	; (800185c <HAL_RCC_ClockConfig+0x1c8>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800175e:	2b00      	cmp	r3, #0
 8001760:	d109      	bne.n	8001776 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001762:	2301      	movs	r3, #1
 8001764:	e073      	b.n	800184e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001766:	4b3d      	ldr	r3, [pc, #244]	; (800185c <HAL_RCC_ClockConfig+0x1c8>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	f003 0302 	and.w	r3, r3, #2
 800176e:	2b00      	cmp	r3, #0
 8001770:	d101      	bne.n	8001776 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001772:	2301      	movs	r3, #1
 8001774:	e06b      	b.n	800184e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001776:	4b39      	ldr	r3, [pc, #228]	; (800185c <HAL_RCC_ClockConfig+0x1c8>)
 8001778:	689b      	ldr	r3, [r3, #8]
 800177a:	f023 0203 	bic.w	r2, r3, #3
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	685b      	ldr	r3, [r3, #4]
 8001782:	4936      	ldr	r1, [pc, #216]	; (800185c <HAL_RCC_ClockConfig+0x1c8>)
 8001784:	4313      	orrs	r3, r2
 8001786:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001788:	f7ff f9e0 	bl	8000b4c <HAL_GetTick>
 800178c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800178e:	e00a      	b.n	80017a6 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001790:	f7ff f9dc 	bl	8000b4c <HAL_GetTick>
 8001794:	4602      	mov	r2, r0
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	1ad3      	subs	r3, r2, r3
 800179a:	f241 3288 	movw	r2, #5000	; 0x1388
 800179e:	4293      	cmp	r3, r2
 80017a0:	d901      	bls.n	80017a6 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80017a2:	2303      	movs	r3, #3
 80017a4:	e053      	b.n	800184e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017a6:	4b2d      	ldr	r3, [pc, #180]	; (800185c <HAL_RCC_ClockConfig+0x1c8>)
 80017a8:	689b      	ldr	r3, [r3, #8]
 80017aa:	f003 020c 	and.w	r2, r3, #12
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	685b      	ldr	r3, [r3, #4]
 80017b2:	009b      	lsls	r3, r3, #2
 80017b4:	429a      	cmp	r2, r3
 80017b6:	d1eb      	bne.n	8001790 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80017b8:	4b27      	ldr	r3, [pc, #156]	; (8001858 <HAL_RCC_ClockConfig+0x1c4>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	f003 030f 	and.w	r3, r3, #15
 80017c0:	683a      	ldr	r2, [r7, #0]
 80017c2:	429a      	cmp	r2, r3
 80017c4:	d210      	bcs.n	80017e8 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017c6:	4b24      	ldr	r3, [pc, #144]	; (8001858 <HAL_RCC_ClockConfig+0x1c4>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f023 020f 	bic.w	r2, r3, #15
 80017ce:	4922      	ldr	r1, [pc, #136]	; (8001858 <HAL_RCC_ClockConfig+0x1c4>)
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	4313      	orrs	r3, r2
 80017d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80017d6:	4b20      	ldr	r3, [pc, #128]	; (8001858 <HAL_RCC_ClockConfig+0x1c4>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f003 030f 	and.w	r3, r3, #15
 80017de:	683a      	ldr	r2, [r7, #0]
 80017e0:	429a      	cmp	r2, r3
 80017e2:	d001      	beq.n	80017e8 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80017e4:	2301      	movs	r3, #1
 80017e6:	e032      	b.n	800184e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f003 0304 	and.w	r3, r3, #4
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d008      	beq.n	8001806 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80017f4:	4b19      	ldr	r3, [pc, #100]	; (800185c <HAL_RCC_ClockConfig+0x1c8>)
 80017f6:	689b      	ldr	r3, [r3, #8]
 80017f8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	68db      	ldr	r3, [r3, #12]
 8001800:	4916      	ldr	r1, [pc, #88]	; (800185c <HAL_RCC_ClockConfig+0x1c8>)
 8001802:	4313      	orrs	r3, r2
 8001804:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	f003 0308 	and.w	r3, r3, #8
 800180e:	2b00      	cmp	r3, #0
 8001810:	d009      	beq.n	8001826 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001812:	4b12      	ldr	r3, [pc, #72]	; (800185c <HAL_RCC_ClockConfig+0x1c8>)
 8001814:	689b      	ldr	r3, [r3, #8]
 8001816:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	691b      	ldr	r3, [r3, #16]
 800181e:	00db      	lsls	r3, r3, #3
 8001820:	490e      	ldr	r1, [pc, #56]	; (800185c <HAL_RCC_ClockConfig+0x1c8>)
 8001822:	4313      	orrs	r3, r2
 8001824:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001826:	f000 f821 	bl	800186c <HAL_RCC_GetSysClockFreq>
 800182a:	4602      	mov	r2, r0
 800182c:	4b0b      	ldr	r3, [pc, #44]	; (800185c <HAL_RCC_ClockConfig+0x1c8>)
 800182e:	689b      	ldr	r3, [r3, #8]
 8001830:	091b      	lsrs	r3, r3, #4
 8001832:	f003 030f 	and.w	r3, r3, #15
 8001836:	490a      	ldr	r1, [pc, #40]	; (8001860 <HAL_RCC_ClockConfig+0x1cc>)
 8001838:	5ccb      	ldrb	r3, [r1, r3]
 800183a:	fa22 f303 	lsr.w	r3, r2, r3
 800183e:	4a09      	ldr	r2, [pc, #36]	; (8001864 <HAL_RCC_ClockConfig+0x1d0>)
 8001840:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001842:	4b09      	ldr	r3, [pc, #36]	; (8001868 <HAL_RCC_ClockConfig+0x1d4>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	4618      	mov	r0, r3
 8001848:	f7ff f93c 	bl	8000ac4 <HAL_InitTick>

  return HAL_OK;
 800184c:	2300      	movs	r3, #0
}
 800184e:	4618      	mov	r0, r3
 8001850:	3710      	adds	r7, #16
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	40023c00 	.word	0x40023c00
 800185c:	40023800 	.word	0x40023800
 8001860:	08005590 	.word	0x08005590
 8001864:	20000000 	.word	0x20000000
 8001868:	20000004 	.word	0x20000004

0800186c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800186c:	b5b0      	push	{r4, r5, r7, lr}
 800186e:	b084      	sub	sp, #16
 8001870:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8001872:	2100      	movs	r1, #0
 8001874:	6079      	str	r1, [r7, #4]
 8001876:	2100      	movs	r1, #0
 8001878:	60f9      	str	r1, [r7, #12]
 800187a:	2100      	movs	r1, #0
 800187c:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0;
 800187e:	2100      	movs	r1, #0
 8001880:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001882:	4952      	ldr	r1, [pc, #328]	; (80019cc <HAL_RCC_GetSysClockFreq+0x160>)
 8001884:	6889      	ldr	r1, [r1, #8]
 8001886:	f001 010c 	and.w	r1, r1, #12
 800188a:	2908      	cmp	r1, #8
 800188c:	d00d      	beq.n	80018aa <HAL_RCC_GetSysClockFreq+0x3e>
 800188e:	2908      	cmp	r1, #8
 8001890:	f200 8094 	bhi.w	80019bc <HAL_RCC_GetSysClockFreq+0x150>
 8001894:	2900      	cmp	r1, #0
 8001896:	d002      	beq.n	800189e <HAL_RCC_GetSysClockFreq+0x32>
 8001898:	2904      	cmp	r1, #4
 800189a:	d003      	beq.n	80018a4 <HAL_RCC_GetSysClockFreq+0x38>
 800189c:	e08e      	b.n	80019bc <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800189e:	4b4c      	ldr	r3, [pc, #304]	; (80019d0 <HAL_RCC_GetSysClockFreq+0x164>)
 80018a0:	60bb      	str	r3, [r7, #8]
      break;
 80018a2:	e08e      	b.n	80019c2 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80018a4:	4b4b      	ldr	r3, [pc, #300]	; (80019d4 <HAL_RCC_GetSysClockFreq+0x168>)
 80018a6:	60bb      	str	r3, [r7, #8]
      break;
 80018a8:	e08b      	b.n	80019c2 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80018aa:	4948      	ldr	r1, [pc, #288]	; (80019cc <HAL_RCC_GetSysClockFreq+0x160>)
 80018ac:	6849      	ldr	r1, [r1, #4]
 80018ae:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 80018b2:	6079      	str	r1, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80018b4:	4945      	ldr	r1, [pc, #276]	; (80019cc <HAL_RCC_GetSysClockFreq+0x160>)
 80018b6:	6849      	ldr	r1, [r1, #4]
 80018b8:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 80018bc:	2900      	cmp	r1, #0
 80018be:	d024      	beq.n	800190a <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80018c0:	4942      	ldr	r1, [pc, #264]	; (80019cc <HAL_RCC_GetSysClockFreq+0x160>)
 80018c2:	6849      	ldr	r1, [r1, #4]
 80018c4:	0989      	lsrs	r1, r1, #6
 80018c6:	4608      	mov	r0, r1
 80018c8:	f04f 0100 	mov.w	r1, #0
 80018cc:	f240 14ff 	movw	r4, #511	; 0x1ff
 80018d0:	f04f 0500 	mov.w	r5, #0
 80018d4:	ea00 0204 	and.w	r2, r0, r4
 80018d8:	ea01 0305 	and.w	r3, r1, r5
 80018dc:	493d      	ldr	r1, [pc, #244]	; (80019d4 <HAL_RCC_GetSysClockFreq+0x168>)
 80018de:	fb01 f003 	mul.w	r0, r1, r3
 80018e2:	2100      	movs	r1, #0
 80018e4:	fb01 f102 	mul.w	r1, r1, r2
 80018e8:	1844      	adds	r4, r0, r1
 80018ea:	493a      	ldr	r1, [pc, #232]	; (80019d4 <HAL_RCC_GetSysClockFreq+0x168>)
 80018ec:	fba2 0101 	umull	r0, r1, r2, r1
 80018f0:	1863      	adds	r3, r4, r1
 80018f2:	4619      	mov	r1, r3
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	461a      	mov	r2, r3
 80018f8:	f04f 0300 	mov.w	r3, #0
 80018fc:	f7fe fcf0 	bl	80002e0 <__aeabi_uldivmod>
 8001900:	4602      	mov	r2, r0
 8001902:	460b      	mov	r3, r1
 8001904:	4613      	mov	r3, r2
 8001906:	60fb      	str	r3, [r7, #12]
 8001908:	e04a      	b.n	80019a0 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800190a:	4b30      	ldr	r3, [pc, #192]	; (80019cc <HAL_RCC_GetSysClockFreq+0x160>)
 800190c:	685b      	ldr	r3, [r3, #4]
 800190e:	099b      	lsrs	r3, r3, #6
 8001910:	461a      	mov	r2, r3
 8001912:	f04f 0300 	mov.w	r3, #0
 8001916:	f240 10ff 	movw	r0, #511	; 0x1ff
 800191a:	f04f 0100 	mov.w	r1, #0
 800191e:	ea02 0400 	and.w	r4, r2, r0
 8001922:	ea03 0501 	and.w	r5, r3, r1
 8001926:	4620      	mov	r0, r4
 8001928:	4629      	mov	r1, r5
 800192a:	f04f 0200 	mov.w	r2, #0
 800192e:	f04f 0300 	mov.w	r3, #0
 8001932:	014b      	lsls	r3, r1, #5
 8001934:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001938:	0142      	lsls	r2, r0, #5
 800193a:	4610      	mov	r0, r2
 800193c:	4619      	mov	r1, r3
 800193e:	1b00      	subs	r0, r0, r4
 8001940:	eb61 0105 	sbc.w	r1, r1, r5
 8001944:	f04f 0200 	mov.w	r2, #0
 8001948:	f04f 0300 	mov.w	r3, #0
 800194c:	018b      	lsls	r3, r1, #6
 800194e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001952:	0182      	lsls	r2, r0, #6
 8001954:	1a12      	subs	r2, r2, r0
 8001956:	eb63 0301 	sbc.w	r3, r3, r1
 800195a:	f04f 0000 	mov.w	r0, #0
 800195e:	f04f 0100 	mov.w	r1, #0
 8001962:	00d9      	lsls	r1, r3, #3
 8001964:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001968:	00d0      	lsls	r0, r2, #3
 800196a:	4602      	mov	r2, r0
 800196c:	460b      	mov	r3, r1
 800196e:	1912      	adds	r2, r2, r4
 8001970:	eb45 0303 	adc.w	r3, r5, r3
 8001974:	f04f 0000 	mov.w	r0, #0
 8001978:	f04f 0100 	mov.w	r1, #0
 800197c:	0299      	lsls	r1, r3, #10
 800197e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001982:	0290      	lsls	r0, r2, #10
 8001984:	4602      	mov	r2, r0
 8001986:	460b      	mov	r3, r1
 8001988:	4610      	mov	r0, r2
 800198a:	4619      	mov	r1, r3
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	461a      	mov	r2, r3
 8001990:	f04f 0300 	mov.w	r3, #0
 8001994:	f7fe fca4 	bl	80002e0 <__aeabi_uldivmod>
 8001998:	4602      	mov	r2, r0
 800199a:	460b      	mov	r3, r1
 800199c:	4613      	mov	r3, r2
 800199e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80019a0:	4b0a      	ldr	r3, [pc, #40]	; (80019cc <HAL_RCC_GetSysClockFreq+0x160>)
 80019a2:	685b      	ldr	r3, [r3, #4]
 80019a4:	0c1b      	lsrs	r3, r3, #16
 80019a6:	f003 0303 	and.w	r3, r3, #3
 80019aa:	3301      	adds	r3, #1
 80019ac:	005b      	lsls	r3, r3, #1
 80019ae:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 80019b0:	68fa      	ldr	r2, [r7, #12]
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80019b8:	60bb      	str	r3, [r7, #8]
      break;
 80019ba:	e002      	b.n	80019c2 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80019bc:	4b04      	ldr	r3, [pc, #16]	; (80019d0 <HAL_RCC_GetSysClockFreq+0x164>)
 80019be:	60bb      	str	r3, [r7, #8]
      break;
 80019c0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80019c2:	68bb      	ldr	r3, [r7, #8]
}
 80019c4:	4618      	mov	r0, r3
 80019c6:	3710      	adds	r7, #16
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bdb0      	pop	{r4, r5, r7, pc}
 80019cc:	40023800 	.word	0x40023800
 80019d0:	00f42400 	.word	0x00f42400
 80019d4:	017d7840 	.word	0x017d7840

080019d8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80019d8:	b480      	push	{r7}
 80019da:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 80019dc:	bf00      	nop
 80019de:	46bd      	mov	sp, r7
 80019e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e4:	4770      	bx	lr
	...

080019e8 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80019e8:	b480      	push	{r7}
 80019ea:	b085      	sub	sp, #20
 80019ec:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80019ee:	f3ef 8305 	mrs	r3, IPSR
 80019f2:	60bb      	str	r3, [r7, #8]
  return(result);
 80019f4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d10f      	bne.n	8001a1a <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80019fa:	f3ef 8310 	mrs	r3, PRIMASK
 80019fe:	607b      	str	r3, [r7, #4]
  return(result);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d105      	bne.n	8001a12 <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001a06:	f3ef 8311 	mrs	r3, BASEPRI
 8001a0a:	603b      	str	r3, [r7, #0]
  return(result);
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d007      	beq.n	8001a22 <osKernelInitialize+0x3a>
 8001a12:	4b0e      	ldr	r3, [pc, #56]	; (8001a4c <osKernelInitialize+0x64>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	2b02      	cmp	r3, #2
 8001a18:	d103      	bne.n	8001a22 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8001a1a:	f06f 0305 	mvn.w	r3, #5
 8001a1e:	60fb      	str	r3, [r7, #12]
 8001a20:	e00c      	b.n	8001a3c <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8001a22:	4b0a      	ldr	r3, [pc, #40]	; (8001a4c <osKernelInitialize+0x64>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d105      	bne.n	8001a36 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8001a2a:	4b08      	ldr	r3, [pc, #32]	; (8001a4c <osKernelInitialize+0x64>)
 8001a2c:	2201      	movs	r2, #1
 8001a2e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8001a30:	2300      	movs	r3, #0
 8001a32:	60fb      	str	r3, [r7, #12]
 8001a34:	e002      	b.n	8001a3c <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8001a36:	f04f 33ff 	mov.w	r3, #4294967295
 8001a3a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8001a3c:	68fb      	ldr	r3, [r7, #12]
}
 8001a3e:	4618      	mov	r0, r3
 8001a40:	3714      	adds	r7, #20
 8001a42:	46bd      	mov	sp, r7
 8001a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a48:	4770      	bx	lr
 8001a4a:	bf00      	nop
 8001a4c:	20000094 	.word	0x20000094

08001a50 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b084      	sub	sp, #16
 8001a54:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001a56:	f3ef 8305 	mrs	r3, IPSR
 8001a5a:	60bb      	str	r3, [r7, #8]
  return(result);
 8001a5c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d10f      	bne.n	8001a82 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001a62:	f3ef 8310 	mrs	r3, PRIMASK
 8001a66:	607b      	str	r3, [r7, #4]
  return(result);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d105      	bne.n	8001a7a <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001a6e:	f3ef 8311 	mrs	r3, BASEPRI
 8001a72:	603b      	str	r3, [r7, #0]
  return(result);
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d007      	beq.n	8001a8a <osKernelStart+0x3a>
 8001a7a:	4b0f      	ldr	r3, [pc, #60]	; (8001ab8 <osKernelStart+0x68>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	2b02      	cmp	r3, #2
 8001a80:	d103      	bne.n	8001a8a <osKernelStart+0x3a>
    stat = osErrorISR;
 8001a82:	f06f 0305 	mvn.w	r3, #5
 8001a86:	60fb      	str	r3, [r7, #12]
 8001a88:	e010      	b.n	8001aac <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 8001a8a:	4b0b      	ldr	r3, [pc, #44]	; (8001ab8 <osKernelStart+0x68>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	2b01      	cmp	r3, #1
 8001a90:	d109      	bne.n	8001aa6 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8001a92:	f7ff ffa1 	bl	80019d8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8001a96:	4b08      	ldr	r3, [pc, #32]	; (8001ab8 <osKernelStart+0x68>)
 8001a98:	2202      	movs	r2, #2
 8001a9a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8001a9c:	f001 f8c8 	bl	8002c30 <vTaskStartScheduler>
      stat = osOK;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	60fb      	str	r3, [r7, #12]
 8001aa4:	e002      	b.n	8001aac <osKernelStart+0x5c>
    } else {
      stat = osError;
 8001aa6:	f04f 33ff 	mov.w	r3, #4294967295
 8001aaa:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8001aac:	68fb      	ldr	r3, [r7, #12]
}
 8001aae:	4618      	mov	r0, r3
 8001ab0:	3710      	adds	r7, #16
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	20000094 	.word	0x20000094

08001abc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b090      	sub	sp, #64	; 0x40
 8001ac0:	af04      	add	r7, sp, #16
 8001ac2:	60f8      	str	r0, [r7, #12]
 8001ac4:	60b9      	str	r1, [r7, #8]
 8001ac6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001acc:	f3ef 8305 	mrs	r3, IPSR
 8001ad0:	61fb      	str	r3, [r7, #28]
  return(result);
 8001ad2:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	f040 808f 	bne.w	8001bf8 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001ada:	f3ef 8310 	mrs	r3, PRIMASK
 8001ade:	61bb      	str	r3, [r7, #24]
  return(result);
 8001ae0:	69bb      	ldr	r3, [r7, #24]
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d105      	bne.n	8001af2 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001ae6:	f3ef 8311 	mrs	r3, BASEPRI
 8001aea:	617b      	str	r3, [r7, #20]
  return(result);
 8001aec:	697b      	ldr	r3, [r7, #20]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d003      	beq.n	8001afa <osThreadNew+0x3e>
 8001af2:	4b44      	ldr	r3, [pc, #272]	; (8001c04 <osThreadNew+0x148>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	2b02      	cmp	r3, #2
 8001af8:	d07e      	beq.n	8001bf8 <osThreadNew+0x13c>
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d07b      	beq.n	8001bf8 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 8001b00:	2380      	movs	r3, #128	; 0x80
 8001b02:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8001b04:	2318      	movs	r3, #24
 8001b06:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 8001b0c:	f04f 33ff 	mov.w	r3, #4294967295
 8001b10:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d045      	beq.n	8001ba4 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d002      	beq.n	8001b26 <osThreadNew+0x6a>
        name = attr->name;
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	699b      	ldr	r3, [r3, #24]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d002      	beq.n	8001b34 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	699b      	ldr	r3, [r3, #24]
 8001b32:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8001b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d008      	beq.n	8001b4c <osThreadNew+0x90>
 8001b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b3c:	2b38      	cmp	r3, #56	; 0x38
 8001b3e:	d805      	bhi.n	8001b4c <osThreadNew+0x90>
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	685b      	ldr	r3, [r3, #4]
 8001b44:	f003 0301 	and.w	r3, r3, #1
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d001      	beq.n	8001b50 <osThreadNew+0x94>
        return (NULL);
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	e054      	b.n	8001bfa <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	695b      	ldr	r3, [r3, #20]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d003      	beq.n	8001b60 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	695b      	ldr	r3, [r3, #20]
 8001b5c:	089b      	lsrs	r3, r3, #2
 8001b5e:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	689b      	ldr	r3, [r3, #8]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d00e      	beq.n	8001b86 <osThreadNew+0xca>
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	68db      	ldr	r3, [r3, #12]
 8001b6c:	2b5b      	cmp	r3, #91	; 0x5b
 8001b6e:	d90a      	bls.n	8001b86 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d006      	beq.n	8001b86 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	695b      	ldr	r3, [r3, #20]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d002      	beq.n	8001b86 <osThreadNew+0xca>
        mem = 1;
 8001b80:	2301      	movs	r3, #1
 8001b82:	623b      	str	r3, [r7, #32]
 8001b84:	e010      	b.n	8001ba8 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	689b      	ldr	r3, [r3, #8]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d10c      	bne.n	8001ba8 <osThreadNew+0xec>
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	68db      	ldr	r3, [r3, #12]
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d108      	bne.n	8001ba8 <osThreadNew+0xec>
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	691b      	ldr	r3, [r3, #16]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d104      	bne.n	8001ba8 <osThreadNew+0xec>
          mem = 0;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	623b      	str	r3, [r7, #32]
 8001ba2:	e001      	b.n	8001ba8 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8001ba8:	6a3b      	ldr	r3, [r7, #32]
 8001baa:	2b01      	cmp	r3, #1
 8001bac:	d110      	bne.n	8001bd0 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8001bb2:	687a      	ldr	r2, [r7, #4]
 8001bb4:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8001bb6:	9202      	str	r2, [sp, #8]
 8001bb8:	9301      	str	r3, [sp, #4]
 8001bba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bbc:	9300      	str	r3, [sp, #0]
 8001bbe:	68bb      	ldr	r3, [r7, #8]
 8001bc0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001bc2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001bc4:	68f8      	ldr	r0, [r7, #12]
 8001bc6:	f000 fe53 	bl	8002870 <xTaskCreateStatic>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	613b      	str	r3, [r7, #16]
 8001bce:	e013      	b.n	8001bf8 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 8001bd0:	6a3b      	ldr	r3, [r7, #32]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d110      	bne.n	8001bf8 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8001bd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bd8:	b29a      	uxth	r2, r3
 8001bda:	f107 0310 	add.w	r3, r7, #16
 8001bde:	9301      	str	r3, [sp, #4]
 8001be0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001be2:	9300      	str	r3, [sp, #0]
 8001be4:	68bb      	ldr	r3, [r7, #8]
 8001be6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001be8:	68f8      	ldr	r0, [r7, #12]
 8001bea:	f000 fea4 	bl	8002936 <xTaskCreate>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	2b01      	cmp	r3, #1
 8001bf2:	d001      	beq.n	8001bf8 <osThreadNew+0x13c>
          hTask = NULL;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8001bf8:	693b      	ldr	r3, [r7, #16]
}
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	3730      	adds	r7, #48	; 0x30
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bd80      	pop	{r7, pc}
 8001c02:	bf00      	nop
 8001c04:	20000094 	.word	0x20000094

08001c08 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8001c08:	b480      	push	{r7}
 8001c0a:	b085      	sub	sp, #20
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	60f8      	str	r0, [r7, #12]
 8001c10:	60b9      	str	r1, [r7, #8]
 8001c12:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	4a07      	ldr	r2, [pc, #28]	; (8001c34 <vApplicationGetIdleTaskMemory+0x2c>)
 8001c18:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8001c1a:	68bb      	ldr	r3, [r7, #8]
 8001c1c:	4a06      	ldr	r2, [pc, #24]	; (8001c38 <vApplicationGetIdleTaskMemory+0x30>)
 8001c1e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	2280      	movs	r2, #128	; 0x80
 8001c24:	601a      	str	r2, [r3, #0]
}
 8001c26:	bf00      	nop
 8001c28:	3714      	adds	r7, #20
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c30:	4770      	bx	lr
 8001c32:	bf00      	nop
 8001c34:	20000098 	.word	0x20000098
 8001c38:	200000f4 	.word	0x200000f4

08001c3c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8001c3c:	b480      	push	{r7}
 8001c3e:	b085      	sub	sp, #20
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	60f8      	str	r0, [r7, #12]
 8001c44:	60b9      	str	r1, [r7, #8]
 8001c46:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	4a07      	ldr	r2, [pc, #28]	; (8001c68 <vApplicationGetTimerTaskMemory+0x2c>)
 8001c4c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8001c4e:	68bb      	ldr	r3, [r7, #8]
 8001c50:	4a06      	ldr	r2, [pc, #24]	; (8001c6c <vApplicationGetTimerTaskMemory+0x30>)
 8001c52:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001c5a:	601a      	str	r2, [r3, #0]
}
 8001c5c:	bf00      	nop
 8001c5e:	3714      	adds	r7, #20
 8001c60:	46bd      	mov	sp, r7
 8001c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c66:	4770      	bx	lr
 8001c68:	200002f4 	.word	0x200002f4
 8001c6c:	20000350 	.word	0x20000350

08001c70 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001c70:	b480      	push	{r7}
 8001c72:	b083      	sub	sp, #12
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	f103 0208 	add.w	r2, r3, #8
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	f04f 32ff 	mov.w	r2, #4294967295
 8001c88:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	f103 0208 	add.w	r2, r3, #8
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	f103 0208 	add.w	r2, r3, #8
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001ca4:	bf00      	nop
 8001ca6:	370c      	adds	r7, #12
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cae:	4770      	bx	lr

08001cb0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	b083      	sub	sp, #12
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	2200      	movs	r2, #0
 8001cbc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001cbe:	bf00      	nop
 8001cc0:	370c      	adds	r7, #12
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc8:	4770      	bx	lr

08001cca <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001cca:	b480      	push	{r7}
 8001ccc:	b085      	sub	sp, #20
 8001cce:	af00      	add	r7, sp, #0
 8001cd0:	6078      	str	r0, [r7, #4]
 8001cd2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8001cda:	683b      	ldr	r3, [r7, #0]
 8001cdc:	68fa      	ldr	r2, [r7, #12]
 8001cde:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	689a      	ldr	r2, [r3, #8]
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	689b      	ldr	r3, [r3, #8]
 8001cec:	683a      	ldr	r2, [r7, #0]
 8001cee:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	683a      	ldr	r2, [r7, #0]
 8001cf4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	687a      	ldr	r2, [r7, #4]
 8001cfa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	1c5a      	adds	r2, r3, #1
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	601a      	str	r2, [r3, #0]
}
 8001d06:	bf00      	nop
 8001d08:	3714      	adds	r7, #20
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d10:	4770      	bx	lr

08001d12 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001d12:	b480      	push	{r7}
 8001d14:	b085      	sub	sp, #20
 8001d16:	af00      	add	r7, sp, #0
 8001d18:	6078      	str	r0, [r7, #4]
 8001d1a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8001d22:	68bb      	ldr	r3, [r7, #8]
 8001d24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d28:	d103      	bne.n	8001d32 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	691b      	ldr	r3, [r3, #16]
 8001d2e:	60fb      	str	r3, [r7, #12]
 8001d30:	e00c      	b.n	8001d4c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	3308      	adds	r3, #8
 8001d36:	60fb      	str	r3, [r7, #12]
 8001d38:	e002      	b.n	8001d40 <vListInsert+0x2e>
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	685b      	ldr	r3, [r3, #4]
 8001d3e:	60fb      	str	r3, [r7, #12]
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	68ba      	ldr	r2, [r7, #8]
 8001d48:	429a      	cmp	r2, r3
 8001d4a:	d2f6      	bcs.n	8001d3a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	685a      	ldr	r2, [r3, #4]
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	685b      	ldr	r3, [r3, #4]
 8001d58:	683a      	ldr	r2, [r7, #0]
 8001d5a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	68fa      	ldr	r2, [r7, #12]
 8001d60:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	683a      	ldr	r2, [r7, #0]
 8001d66:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	687a      	ldr	r2, [r7, #4]
 8001d6c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	1c5a      	adds	r2, r3, #1
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	601a      	str	r2, [r3, #0]
}
 8001d78:	bf00      	nop
 8001d7a:	3714      	adds	r7, #20
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d82:	4770      	bx	lr

08001d84 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001d84:	b480      	push	{r7}
 8001d86:	b085      	sub	sp, #20
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	691b      	ldr	r3, [r3, #16]
 8001d90:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	685b      	ldr	r3, [r3, #4]
 8001d96:	687a      	ldr	r2, [r7, #4]
 8001d98:	6892      	ldr	r2, [r2, #8]
 8001d9a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	689b      	ldr	r3, [r3, #8]
 8001da0:	687a      	ldr	r2, [r7, #4]
 8001da2:	6852      	ldr	r2, [r2, #4]
 8001da4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	687a      	ldr	r2, [r7, #4]
 8001dac:	429a      	cmp	r2, r3
 8001dae:	d103      	bne.n	8001db8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	689a      	ldr	r2, [r3, #8]
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	2200      	movs	r2, #0
 8001dbc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	1e5a      	subs	r2, r3, #1
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	681b      	ldr	r3, [r3, #0]
}
 8001dcc:	4618      	mov	r0, r3
 8001dce:	3714      	adds	r7, #20
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd6:	4770      	bx	lr

08001dd8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b084      	sub	sp, #16
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
 8001de0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d10c      	bne.n	8001e06 <xQueueGenericReset+0x2e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001dec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001df0:	b672      	cpsid	i
 8001df2:	f383 8811 	msr	BASEPRI, r3
 8001df6:	f3bf 8f6f 	isb	sy
 8001dfa:	f3bf 8f4f 	dsb	sy
 8001dfe:	b662      	cpsie	i
 8001e00:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8001e02:	bf00      	nop
 8001e04:	e7fe      	b.n	8001e04 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8001e06:	f002 f8c1 	bl	8003f8c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	681a      	ldr	r2, [r3, #0]
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e12:	68f9      	ldr	r1, [r7, #12]
 8001e14:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001e16:	fb01 f303 	mul.w	r3, r1, r3
 8001e1a:	441a      	add	r2, r3
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	2200      	movs	r2, #0
 8001e24:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	681a      	ldr	r2, [r3, #0]
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	681a      	ldr	r2, [r3, #0]
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e36:	3b01      	subs	r3, #1
 8001e38:	68f9      	ldr	r1, [r7, #12]
 8001e3a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001e3c:	fb01 f303 	mul.w	r3, r1, r3
 8001e40:	441a      	add	r2, r3
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	22ff      	movs	r2, #255	; 0xff
 8001e4a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	22ff      	movs	r2, #255	; 0xff
 8001e52:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d114      	bne.n	8001e86 <xQueueGenericReset+0xae>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	691b      	ldr	r3, [r3, #16]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d01a      	beq.n	8001e9a <xQueueGenericReset+0xc2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	3310      	adds	r3, #16
 8001e68:	4618      	mov	r0, r3
 8001e6a:	f001 f979 	bl	8003160 <xTaskRemoveFromEventList>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d012      	beq.n	8001e9a <xQueueGenericReset+0xc2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8001e74:	4b0c      	ldr	r3, [pc, #48]	; (8001ea8 <xQueueGenericReset+0xd0>)
 8001e76:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001e7a:	601a      	str	r2, [r3, #0]
 8001e7c:	f3bf 8f4f 	dsb	sy
 8001e80:	f3bf 8f6f 	isb	sy
 8001e84:	e009      	b.n	8001e9a <xQueueGenericReset+0xc2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	3310      	adds	r3, #16
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	f7ff fef0 	bl	8001c70 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	3324      	adds	r3, #36	; 0x24
 8001e94:	4618      	mov	r0, r3
 8001e96:	f7ff feeb 	bl	8001c70 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8001e9a:	f002 f8ab 	bl	8003ff4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8001e9e:	2301      	movs	r3, #1
}
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	3710      	adds	r7, #16
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	bd80      	pop	{r7, pc}
 8001ea8:	e000ed04 	.word	0xe000ed04

08001eac <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b08e      	sub	sp, #56	; 0x38
 8001eb0:	af02      	add	r7, sp, #8
 8001eb2:	60f8      	str	r0, [r7, #12]
 8001eb4:	60b9      	str	r1, [r7, #8]
 8001eb6:	607a      	str	r2, [r7, #4]
 8001eb8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d10c      	bne.n	8001eda <xQueueGenericCreateStatic+0x2e>
	__asm volatile
 8001ec0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ec4:	b672      	cpsid	i
 8001ec6:	f383 8811 	msr	BASEPRI, r3
 8001eca:	f3bf 8f6f 	isb	sy
 8001ece:	f3bf 8f4f 	dsb	sy
 8001ed2:	b662      	cpsie	i
 8001ed4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8001ed6:	bf00      	nop
 8001ed8:	e7fe      	b.n	8001ed8 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d10c      	bne.n	8001efa <xQueueGenericCreateStatic+0x4e>
	__asm volatile
 8001ee0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ee4:	b672      	cpsid	i
 8001ee6:	f383 8811 	msr	BASEPRI, r3
 8001eea:	f3bf 8f6f 	isb	sy
 8001eee:	f3bf 8f4f 	dsb	sy
 8001ef2:	b662      	cpsie	i
 8001ef4:	627b      	str	r3, [r7, #36]	; 0x24
}
 8001ef6:	bf00      	nop
 8001ef8:	e7fe      	b.n	8001ef8 <xQueueGenericCreateStatic+0x4c>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d002      	beq.n	8001f06 <xQueueGenericCreateStatic+0x5a>
 8001f00:	68bb      	ldr	r3, [r7, #8]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d001      	beq.n	8001f0a <xQueueGenericCreateStatic+0x5e>
 8001f06:	2301      	movs	r3, #1
 8001f08:	e000      	b.n	8001f0c <xQueueGenericCreateStatic+0x60>
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d10c      	bne.n	8001f2a <xQueueGenericCreateStatic+0x7e>
	__asm volatile
 8001f10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f14:	b672      	cpsid	i
 8001f16:	f383 8811 	msr	BASEPRI, r3
 8001f1a:	f3bf 8f6f 	isb	sy
 8001f1e:	f3bf 8f4f 	dsb	sy
 8001f22:	b662      	cpsie	i
 8001f24:	623b      	str	r3, [r7, #32]
}
 8001f26:	bf00      	nop
 8001f28:	e7fe      	b.n	8001f28 <xQueueGenericCreateStatic+0x7c>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d102      	bne.n	8001f36 <xQueueGenericCreateStatic+0x8a>
 8001f30:	68bb      	ldr	r3, [r7, #8]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d101      	bne.n	8001f3a <xQueueGenericCreateStatic+0x8e>
 8001f36:	2301      	movs	r3, #1
 8001f38:	e000      	b.n	8001f3c <xQueueGenericCreateStatic+0x90>
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d10c      	bne.n	8001f5a <xQueueGenericCreateStatic+0xae>
	__asm volatile
 8001f40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f44:	b672      	cpsid	i
 8001f46:	f383 8811 	msr	BASEPRI, r3
 8001f4a:	f3bf 8f6f 	isb	sy
 8001f4e:	f3bf 8f4f 	dsb	sy
 8001f52:	b662      	cpsie	i
 8001f54:	61fb      	str	r3, [r7, #28]
}
 8001f56:	bf00      	nop
 8001f58:	e7fe      	b.n	8001f58 <xQueueGenericCreateStatic+0xac>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8001f5a:	2350      	movs	r3, #80	; 0x50
 8001f5c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8001f5e:	697b      	ldr	r3, [r7, #20]
 8001f60:	2b50      	cmp	r3, #80	; 0x50
 8001f62:	d00c      	beq.n	8001f7e <xQueueGenericCreateStatic+0xd2>
	__asm volatile
 8001f64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f68:	b672      	cpsid	i
 8001f6a:	f383 8811 	msr	BASEPRI, r3
 8001f6e:	f3bf 8f6f 	isb	sy
 8001f72:	f3bf 8f4f 	dsb	sy
 8001f76:	b662      	cpsie	i
 8001f78:	61bb      	str	r3, [r7, #24]
}
 8001f7a:	bf00      	nop
 8001f7c:	e7fe      	b.n	8001f7c <xQueueGenericCreateStatic+0xd0>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8001f7e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8001f84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d00d      	beq.n	8001fa6 <xQueueGenericCreateStatic+0xfa>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8001f8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f8c:	2201      	movs	r2, #1
 8001f8e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8001f92:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8001f96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f98:	9300      	str	r3, [sp, #0]
 8001f9a:	4613      	mov	r3, r2
 8001f9c:	687a      	ldr	r2, [r7, #4]
 8001f9e:	68b9      	ldr	r1, [r7, #8]
 8001fa0:	68f8      	ldr	r0, [r7, #12]
 8001fa2:	f000 f847 	bl	8002034 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8001fa6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8001fa8:	4618      	mov	r0, r3
 8001faa:	3730      	adds	r7, #48	; 0x30
 8001fac:	46bd      	mov	sp, r7
 8001fae:	bd80      	pop	{r7, pc}

08001fb0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b08a      	sub	sp, #40	; 0x28
 8001fb4:	af02      	add	r7, sp, #8
 8001fb6:	60f8      	str	r0, [r7, #12]
 8001fb8:	60b9      	str	r1, [r7, #8]
 8001fba:	4613      	mov	r3, r2
 8001fbc:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d10c      	bne.n	8001fde <xQueueGenericCreate+0x2e>
	__asm volatile
 8001fc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001fc8:	b672      	cpsid	i
 8001fca:	f383 8811 	msr	BASEPRI, r3
 8001fce:	f3bf 8f6f 	isb	sy
 8001fd2:	f3bf 8f4f 	dsb	sy
 8001fd6:	b662      	cpsie	i
 8001fd8:	613b      	str	r3, [r7, #16]
}
 8001fda:	bf00      	nop
 8001fdc:	e7fe      	b.n	8001fdc <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8001fde:	68bb      	ldr	r3, [r7, #8]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d102      	bne.n	8001fea <xQueueGenericCreate+0x3a>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	61fb      	str	r3, [r7, #28]
 8001fe8:	e004      	b.n	8001ff4 <xQueueGenericCreate+0x44>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	68ba      	ldr	r2, [r7, #8]
 8001fee:	fb02 f303 	mul.w	r3, r2, r3
 8001ff2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8001ff4:	69fb      	ldr	r3, [r7, #28]
 8001ff6:	3350      	adds	r3, #80	; 0x50
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	f002 f8f3 	bl	80041e4 <pvPortMalloc>
 8001ffe:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8002000:	69bb      	ldr	r3, [r7, #24]
 8002002:	2b00      	cmp	r3, #0
 8002004:	d011      	beq.n	800202a <xQueueGenericCreate+0x7a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002006:	69bb      	ldr	r3, [r7, #24]
 8002008:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800200a:	697b      	ldr	r3, [r7, #20]
 800200c:	3350      	adds	r3, #80	; 0x50
 800200e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8002010:	69bb      	ldr	r3, [r7, #24]
 8002012:	2200      	movs	r2, #0
 8002014:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002018:	79fa      	ldrb	r2, [r7, #7]
 800201a:	69bb      	ldr	r3, [r7, #24]
 800201c:	9300      	str	r3, [sp, #0]
 800201e:	4613      	mov	r3, r2
 8002020:	697a      	ldr	r2, [r7, #20]
 8002022:	68b9      	ldr	r1, [r7, #8]
 8002024:	68f8      	ldr	r0, [r7, #12]
 8002026:	f000 f805 	bl	8002034 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800202a:	69bb      	ldr	r3, [r7, #24]
	}
 800202c:	4618      	mov	r0, r3
 800202e:	3720      	adds	r7, #32
 8002030:	46bd      	mov	sp, r7
 8002032:	bd80      	pop	{r7, pc}

08002034 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b084      	sub	sp, #16
 8002038:	af00      	add	r7, sp, #0
 800203a:	60f8      	str	r0, [r7, #12]
 800203c:	60b9      	str	r1, [r7, #8]
 800203e:	607a      	str	r2, [r7, #4]
 8002040:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002042:	68bb      	ldr	r3, [r7, #8]
 8002044:	2b00      	cmp	r3, #0
 8002046:	d103      	bne.n	8002050 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002048:	69bb      	ldr	r3, [r7, #24]
 800204a:	69ba      	ldr	r2, [r7, #24]
 800204c:	601a      	str	r2, [r3, #0]
 800204e:	e002      	b.n	8002056 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002050:	69bb      	ldr	r3, [r7, #24]
 8002052:	687a      	ldr	r2, [r7, #4]
 8002054:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002056:	69bb      	ldr	r3, [r7, #24]
 8002058:	68fa      	ldr	r2, [r7, #12]
 800205a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800205c:	69bb      	ldr	r3, [r7, #24]
 800205e:	68ba      	ldr	r2, [r7, #8]
 8002060:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002062:	2101      	movs	r1, #1
 8002064:	69b8      	ldr	r0, [r7, #24]
 8002066:	f7ff feb7 	bl	8001dd8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800206a:	69bb      	ldr	r3, [r7, #24]
 800206c:	78fa      	ldrb	r2, [r7, #3]
 800206e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002072:	bf00      	nop
 8002074:	3710      	adds	r7, #16
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}
	...

0800207c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b08e      	sub	sp, #56	; 0x38
 8002080:	af00      	add	r7, sp, #0
 8002082:	60f8      	str	r0, [r7, #12]
 8002084:	60b9      	str	r1, [r7, #8]
 8002086:	607a      	str	r2, [r7, #4]
 8002088:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800208a:	2300      	movs	r3, #0
 800208c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002092:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002094:	2b00      	cmp	r3, #0
 8002096:	d10c      	bne.n	80020b2 <xQueueGenericSend+0x36>
	__asm volatile
 8002098:	f04f 0350 	mov.w	r3, #80	; 0x50
 800209c:	b672      	cpsid	i
 800209e:	f383 8811 	msr	BASEPRI, r3
 80020a2:	f3bf 8f6f 	isb	sy
 80020a6:	f3bf 8f4f 	dsb	sy
 80020aa:	b662      	cpsie	i
 80020ac:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80020ae:	bf00      	nop
 80020b0:	e7fe      	b.n	80020b0 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80020b2:	68bb      	ldr	r3, [r7, #8]
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d103      	bne.n	80020c0 <xQueueGenericSend+0x44>
 80020b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d101      	bne.n	80020c4 <xQueueGenericSend+0x48>
 80020c0:	2301      	movs	r3, #1
 80020c2:	e000      	b.n	80020c6 <xQueueGenericSend+0x4a>
 80020c4:	2300      	movs	r3, #0
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d10c      	bne.n	80020e4 <xQueueGenericSend+0x68>
	__asm volatile
 80020ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80020ce:	b672      	cpsid	i
 80020d0:	f383 8811 	msr	BASEPRI, r3
 80020d4:	f3bf 8f6f 	isb	sy
 80020d8:	f3bf 8f4f 	dsb	sy
 80020dc:	b662      	cpsie	i
 80020de:	627b      	str	r3, [r7, #36]	; 0x24
}
 80020e0:	bf00      	nop
 80020e2:	e7fe      	b.n	80020e2 <xQueueGenericSend+0x66>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	2b02      	cmp	r3, #2
 80020e8:	d103      	bne.n	80020f2 <xQueueGenericSend+0x76>
 80020ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020ee:	2b01      	cmp	r3, #1
 80020f0:	d101      	bne.n	80020f6 <xQueueGenericSend+0x7a>
 80020f2:	2301      	movs	r3, #1
 80020f4:	e000      	b.n	80020f8 <xQueueGenericSend+0x7c>
 80020f6:	2300      	movs	r3, #0
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d10c      	bne.n	8002116 <xQueueGenericSend+0x9a>
	__asm volatile
 80020fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002100:	b672      	cpsid	i
 8002102:	f383 8811 	msr	BASEPRI, r3
 8002106:	f3bf 8f6f 	isb	sy
 800210a:	f3bf 8f4f 	dsb	sy
 800210e:	b662      	cpsie	i
 8002110:	623b      	str	r3, [r7, #32]
}
 8002112:	bf00      	nop
 8002114:	e7fe      	b.n	8002114 <xQueueGenericSend+0x98>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002116:	f001 f9e9 	bl	80034ec <xTaskGetSchedulerState>
 800211a:	4603      	mov	r3, r0
 800211c:	2b00      	cmp	r3, #0
 800211e:	d102      	bne.n	8002126 <xQueueGenericSend+0xaa>
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d101      	bne.n	800212a <xQueueGenericSend+0xae>
 8002126:	2301      	movs	r3, #1
 8002128:	e000      	b.n	800212c <xQueueGenericSend+0xb0>
 800212a:	2300      	movs	r3, #0
 800212c:	2b00      	cmp	r3, #0
 800212e:	d10c      	bne.n	800214a <xQueueGenericSend+0xce>
	__asm volatile
 8002130:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002134:	b672      	cpsid	i
 8002136:	f383 8811 	msr	BASEPRI, r3
 800213a:	f3bf 8f6f 	isb	sy
 800213e:	f3bf 8f4f 	dsb	sy
 8002142:	b662      	cpsie	i
 8002144:	61fb      	str	r3, [r7, #28]
}
 8002146:	bf00      	nop
 8002148:	e7fe      	b.n	8002148 <xQueueGenericSend+0xcc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800214a:	f001 ff1f 	bl	8003f8c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800214e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002150:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002152:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002154:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002156:	429a      	cmp	r2, r3
 8002158:	d302      	bcc.n	8002160 <xQueueGenericSend+0xe4>
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	2b02      	cmp	r3, #2
 800215e:	d129      	bne.n	80021b4 <xQueueGenericSend+0x138>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002160:	683a      	ldr	r2, [r7, #0]
 8002162:	68b9      	ldr	r1, [r7, #8]
 8002164:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002166:	f000 fa15 	bl	8002594 <prvCopyDataToQueue>
 800216a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800216c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800216e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002170:	2b00      	cmp	r3, #0
 8002172:	d010      	beq.n	8002196 <xQueueGenericSend+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002174:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002176:	3324      	adds	r3, #36	; 0x24
 8002178:	4618      	mov	r0, r3
 800217a:	f000 fff1 	bl	8003160 <xTaskRemoveFromEventList>
 800217e:	4603      	mov	r3, r0
 8002180:	2b00      	cmp	r3, #0
 8002182:	d013      	beq.n	80021ac <xQueueGenericSend+0x130>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002184:	4b3f      	ldr	r3, [pc, #252]	; (8002284 <xQueueGenericSend+0x208>)
 8002186:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800218a:	601a      	str	r2, [r3, #0]
 800218c:	f3bf 8f4f 	dsb	sy
 8002190:	f3bf 8f6f 	isb	sy
 8002194:	e00a      	b.n	80021ac <xQueueGenericSend+0x130>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002196:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002198:	2b00      	cmp	r3, #0
 800219a:	d007      	beq.n	80021ac <xQueueGenericSend+0x130>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800219c:	4b39      	ldr	r3, [pc, #228]	; (8002284 <xQueueGenericSend+0x208>)
 800219e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80021a2:	601a      	str	r2, [r3, #0]
 80021a4:	f3bf 8f4f 	dsb	sy
 80021a8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80021ac:	f001 ff22 	bl	8003ff4 <vPortExitCritical>
				return pdPASS;
 80021b0:	2301      	movs	r3, #1
 80021b2:	e063      	b.n	800227c <xQueueGenericSend+0x200>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d103      	bne.n	80021c2 <xQueueGenericSend+0x146>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80021ba:	f001 ff1b 	bl	8003ff4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80021be:	2300      	movs	r3, #0
 80021c0:	e05c      	b.n	800227c <xQueueGenericSend+0x200>
				}
				else if( xEntryTimeSet == pdFALSE )
 80021c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d106      	bne.n	80021d6 <xQueueGenericSend+0x15a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80021c8:	f107 0314 	add.w	r3, r7, #20
 80021cc:	4618      	mov	r0, r3
 80021ce:	f001 f82d 	bl	800322c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80021d2:	2301      	movs	r3, #1
 80021d4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80021d6:	f001 ff0d 	bl	8003ff4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80021da:	f000 fd93 	bl	8002d04 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80021de:	f001 fed5 	bl	8003f8c <vPortEnterCritical>
 80021e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021e4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80021e8:	b25b      	sxtb	r3, r3
 80021ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021ee:	d103      	bne.n	80021f8 <xQueueGenericSend+0x17c>
 80021f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021f2:	2200      	movs	r2, #0
 80021f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80021f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021fa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80021fe:	b25b      	sxtb	r3, r3
 8002200:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002204:	d103      	bne.n	800220e <xQueueGenericSend+0x192>
 8002206:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002208:	2200      	movs	r2, #0
 800220a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800220e:	f001 fef1 	bl	8003ff4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002212:	1d3a      	adds	r2, r7, #4
 8002214:	f107 0314 	add.w	r3, r7, #20
 8002218:	4611      	mov	r1, r2
 800221a:	4618      	mov	r0, r3
 800221c:	f001 f81c 	bl	8003258 <xTaskCheckForTimeOut>
 8002220:	4603      	mov	r3, r0
 8002222:	2b00      	cmp	r3, #0
 8002224:	d124      	bne.n	8002270 <xQueueGenericSend+0x1f4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002226:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002228:	f000 faac 	bl	8002784 <prvIsQueueFull>
 800222c:	4603      	mov	r3, r0
 800222e:	2b00      	cmp	r3, #0
 8002230:	d018      	beq.n	8002264 <xQueueGenericSend+0x1e8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002232:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002234:	3310      	adds	r3, #16
 8002236:	687a      	ldr	r2, [r7, #4]
 8002238:	4611      	mov	r1, r2
 800223a:	4618      	mov	r0, r3
 800223c:	f000 ff3c 	bl	80030b8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002240:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002242:	f000 fa37 	bl	80026b4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002246:	f000 fd6b 	bl	8002d20 <xTaskResumeAll>
 800224a:	4603      	mov	r3, r0
 800224c:	2b00      	cmp	r3, #0
 800224e:	f47f af7c 	bne.w	800214a <xQueueGenericSend+0xce>
				{
					portYIELD_WITHIN_API();
 8002252:	4b0c      	ldr	r3, [pc, #48]	; (8002284 <xQueueGenericSend+0x208>)
 8002254:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002258:	601a      	str	r2, [r3, #0]
 800225a:	f3bf 8f4f 	dsb	sy
 800225e:	f3bf 8f6f 	isb	sy
 8002262:	e772      	b.n	800214a <xQueueGenericSend+0xce>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002264:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002266:	f000 fa25 	bl	80026b4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800226a:	f000 fd59 	bl	8002d20 <xTaskResumeAll>
 800226e:	e76c      	b.n	800214a <xQueueGenericSend+0xce>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002270:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002272:	f000 fa1f 	bl	80026b4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002276:	f000 fd53 	bl	8002d20 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800227a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800227c:	4618      	mov	r0, r3
 800227e:	3738      	adds	r7, #56	; 0x38
 8002280:	46bd      	mov	sp, r7
 8002282:	bd80      	pop	{r7, pc}
 8002284:	e000ed04 	.word	0xe000ed04

08002288 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b08e      	sub	sp, #56	; 0x38
 800228c:	af00      	add	r7, sp, #0
 800228e:	60f8      	str	r0, [r7, #12]
 8002290:	60b9      	str	r1, [r7, #8]
 8002292:	607a      	str	r2, [r7, #4]
 8002294:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800229a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800229c:	2b00      	cmp	r3, #0
 800229e:	d10c      	bne.n	80022ba <xQueueGenericSendFromISR+0x32>
	__asm volatile
 80022a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022a4:	b672      	cpsid	i
 80022a6:	f383 8811 	msr	BASEPRI, r3
 80022aa:	f3bf 8f6f 	isb	sy
 80022ae:	f3bf 8f4f 	dsb	sy
 80022b2:	b662      	cpsie	i
 80022b4:	627b      	str	r3, [r7, #36]	; 0x24
}
 80022b6:	bf00      	nop
 80022b8:	e7fe      	b.n	80022b8 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80022ba:	68bb      	ldr	r3, [r7, #8]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d103      	bne.n	80022c8 <xQueueGenericSendFromISR+0x40>
 80022c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d101      	bne.n	80022cc <xQueueGenericSendFromISR+0x44>
 80022c8:	2301      	movs	r3, #1
 80022ca:	e000      	b.n	80022ce <xQueueGenericSendFromISR+0x46>
 80022cc:	2300      	movs	r3, #0
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d10c      	bne.n	80022ec <xQueueGenericSendFromISR+0x64>
	__asm volatile
 80022d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022d6:	b672      	cpsid	i
 80022d8:	f383 8811 	msr	BASEPRI, r3
 80022dc:	f3bf 8f6f 	isb	sy
 80022e0:	f3bf 8f4f 	dsb	sy
 80022e4:	b662      	cpsie	i
 80022e6:	623b      	str	r3, [r7, #32]
}
 80022e8:	bf00      	nop
 80022ea:	e7fe      	b.n	80022ea <xQueueGenericSendFromISR+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	2b02      	cmp	r3, #2
 80022f0:	d103      	bne.n	80022fa <xQueueGenericSendFromISR+0x72>
 80022f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022f6:	2b01      	cmp	r3, #1
 80022f8:	d101      	bne.n	80022fe <xQueueGenericSendFromISR+0x76>
 80022fa:	2301      	movs	r3, #1
 80022fc:	e000      	b.n	8002300 <xQueueGenericSendFromISR+0x78>
 80022fe:	2300      	movs	r3, #0
 8002300:	2b00      	cmp	r3, #0
 8002302:	d10c      	bne.n	800231e <xQueueGenericSendFromISR+0x96>
	__asm volatile
 8002304:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002308:	b672      	cpsid	i
 800230a:	f383 8811 	msr	BASEPRI, r3
 800230e:	f3bf 8f6f 	isb	sy
 8002312:	f3bf 8f4f 	dsb	sy
 8002316:	b662      	cpsie	i
 8002318:	61fb      	str	r3, [r7, #28]
}
 800231a:	bf00      	nop
 800231c:	e7fe      	b.n	800231c <xQueueGenericSendFromISR+0x94>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800231e:	f001 ff1d 	bl	800415c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002322:	f3ef 8211 	mrs	r2, BASEPRI
 8002326:	f04f 0350 	mov.w	r3, #80	; 0x50
 800232a:	b672      	cpsid	i
 800232c:	f383 8811 	msr	BASEPRI, r3
 8002330:	f3bf 8f6f 	isb	sy
 8002334:	f3bf 8f4f 	dsb	sy
 8002338:	b662      	cpsie	i
 800233a:	61ba      	str	r2, [r7, #24]
 800233c:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800233e:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002340:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002342:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002344:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002346:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002348:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800234a:	429a      	cmp	r2, r3
 800234c:	d302      	bcc.n	8002354 <xQueueGenericSendFromISR+0xcc>
 800234e:	683b      	ldr	r3, [r7, #0]
 8002350:	2b02      	cmp	r3, #2
 8002352:	d12c      	bne.n	80023ae <xQueueGenericSendFromISR+0x126>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002354:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002356:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800235a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800235e:	683a      	ldr	r2, [r7, #0]
 8002360:	68b9      	ldr	r1, [r7, #8]
 8002362:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002364:	f000 f916 	bl	8002594 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002368:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800236c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002370:	d112      	bne.n	8002398 <xQueueGenericSendFromISR+0x110>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002372:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002374:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002376:	2b00      	cmp	r3, #0
 8002378:	d016      	beq.n	80023a8 <xQueueGenericSendFromISR+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800237a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800237c:	3324      	adds	r3, #36	; 0x24
 800237e:	4618      	mov	r0, r3
 8002380:	f000 feee 	bl	8003160 <xTaskRemoveFromEventList>
 8002384:	4603      	mov	r3, r0
 8002386:	2b00      	cmp	r3, #0
 8002388:	d00e      	beq.n	80023a8 <xQueueGenericSendFromISR+0x120>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	2b00      	cmp	r3, #0
 800238e:	d00b      	beq.n	80023a8 <xQueueGenericSendFromISR+0x120>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2201      	movs	r2, #1
 8002394:	601a      	str	r2, [r3, #0]
 8002396:	e007      	b.n	80023a8 <xQueueGenericSendFromISR+0x120>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002398:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800239c:	3301      	adds	r3, #1
 800239e:	b2db      	uxtb	r3, r3
 80023a0:	b25a      	sxtb	r2, r3
 80023a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80023a8:	2301      	movs	r3, #1
 80023aa:	637b      	str	r3, [r7, #52]	; 0x34
		{
 80023ac:	e001      	b.n	80023b2 <xQueueGenericSendFromISR+0x12a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80023ae:	2300      	movs	r3, #0
 80023b0:	637b      	str	r3, [r7, #52]	; 0x34
 80023b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023b4:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80023b6:	693b      	ldr	r3, [r7, #16]
 80023b8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80023bc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80023be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80023c0:	4618      	mov	r0, r3
 80023c2:	3738      	adds	r7, #56	; 0x38
 80023c4:	46bd      	mov	sp, r7
 80023c6:	bd80      	pop	{r7, pc}

080023c8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b08c      	sub	sp, #48	; 0x30
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	60f8      	str	r0, [r7, #12]
 80023d0:	60b9      	str	r1, [r7, #8]
 80023d2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80023d4:	2300      	movs	r3, #0
 80023d6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80023dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d10c      	bne.n	80023fc <xQueueReceive+0x34>
	__asm volatile
 80023e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023e6:	b672      	cpsid	i
 80023e8:	f383 8811 	msr	BASEPRI, r3
 80023ec:	f3bf 8f6f 	isb	sy
 80023f0:	f3bf 8f4f 	dsb	sy
 80023f4:	b662      	cpsie	i
 80023f6:	623b      	str	r3, [r7, #32]
}
 80023f8:	bf00      	nop
 80023fa:	e7fe      	b.n	80023fa <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80023fc:	68bb      	ldr	r3, [r7, #8]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d103      	bne.n	800240a <xQueueReceive+0x42>
 8002402:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002406:	2b00      	cmp	r3, #0
 8002408:	d101      	bne.n	800240e <xQueueReceive+0x46>
 800240a:	2301      	movs	r3, #1
 800240c:	e000      	b.n	8002410 <xQueueReceive+0x48>
 800240e:	2300      	movs	r3, #0
 8002410:	2b00      	cmp	r3, #0
 8002412:	d10c      	bne.n	800242e <xQueueReceive+0x66>
	__asm volatile
 8002414:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002418:	b672      	cpsid	i
 800241a:	f383 8811 	msr	BASEPRI, r3
 800241e:	f3bf 8f6f 	isb	sy
 8002422:	f3bf 8f4f 	dsb	sy
 8002426:	b662      	cpsie	i
 8002428:	61fb      	str	r3, [r7, #28]
}
 800242a:	bf00      	nop
 800242c:	e7fe      	b.n	800242c <xQueueReceive+0x64>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800242e:	f001 f85d 	bl	80034ec <xTaskGetSchedulerState>
 8002432:	4603      	mov	r3, r0
 8002434:	2b00      	cmp	r3, #0
 8002436:	d102      	bne.n	800243e <xQueueReceive+0x76>
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2b00      	cmp	r3, #0
 800243c:	d101      	bne.n	8002442 <xQueueReceive+0x7a>
 800243e:	2301      	movs	r3, #1
 8002440:	e000      	b.n	8002444 <xQueueReceive+0x7c>
 8002442:	2300      	movs	r3, #0
 8002444:	2b00      	cmp	r3, #0
 8002446:	d10c      	bne.n	8002462 <xQueueReceive+0x9a>
	__asm volatile
 8002448:	f04f 0350 	mov.w	r3, #80	; 0x50
 800244c:	b672      	cpsid	i
 800244e:	f383 8811 	msr	BASEPRI, r3
 8002452:	f3bf 8f6f 	isb	sy
 8002456:	f3bf 8f4f 	dsb	sy
 800245a:	b662      	cpsie	i
 800245c:	61bb      	str	r3, [r7, #24]
}
 800245e:	bf00      	nop
 8002460:	e7fe      	b.n	8002460 <xQueueReceive+0x98>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002462:	f001 fd93 	bl	8003f8c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002466:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002468:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800246a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800246c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800246e:	2b00      	cmp	r3, #0
 8002470:	d01f      	beq.n	80024b2 <xQueueReceive+0xea>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002472:	68b9      	ldr	r1, [r7, #8]
 8002474:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002476:	f000 f8f7 	bl	8002668 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800247a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800247c:	1e5a      	subs	r2, r3, #1
 800247e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002480:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002482:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002484:	691b      	ldr	r3, [r3, #16]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d00f      	beq.n	80024aa <xQueueReceive+0xe2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800248a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800248c:	3310      	adds	r3, #16
 800248e:	4618      	mov	r0, r3
 8002490:	f000 fe66 	bl	8003160 <xTaskRemoveFromEventList>
 8002494:	4603      	mov	r3, r0
 8002496:	2b00      	cmp	r3, #0
 8002498:	d007      	beq.n	80024aa <xQueueReceive+0xe2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800249a:	4b3d      	ldr	r3, [pc, #244]	; (8002590 <xQueueReceive+0x1c8>)
 800249c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80024a0:	601a      	str	r2, [r3, #0]
 80024a2:	f3bf 8f4f 	dsb	sy
 80024a6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80024aa:	f001 fda3 	bl	8003ff4 <vPortExitCritical>
				return pdPASS;
 80024ae:	2301      	movs	r3, #1
 80024b0:	e069      	b.n	8002586 <xQueueReceive+0x1be>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d103      	bne.n	80024c0 <xQueueReceive+0xf8>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80024b8:	f001 fd9c 	bl	8003ff4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80024bc:	2300      	movs	r3, #0
 80024be:	e062      	b.n	8002586 <xQueueReceive+0x1be>
				}
				else if( xEntryTimeSet == pdFALSE )
 80024c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d106      	bne.n	80024d4 <xQueueReceive+0x10c>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80024c6:	f107 0310 	add.w	r3, r7, #16
 80024ca:	4618      	mov	r0, r3
 80024cc:	f000 feae 	bl	800322c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80024d0:	2301      	movs	r3, #1
 80024d2:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80024d4:	f001 fd8e 	bl	8003ff4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80024d8:	f000 fc14 	bl	8002d04 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80024dc:	f001 fd56 	bl	8003f8c <vPortEnterCritical>
 80024e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024e2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80024e6:	b25b      	sxtb	r3, r3
 80024e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024ec:	d103      	bne.n	80024f6 <xQueueReceive+0x12e>
 80024ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024f0:	2200      	movs	r2, #0
 80024f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80024f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024f8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80024fc:	b25b      	sxtb	r3, r3
 80024fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002502:	d103      	bne.n	800250c <xQueueReceive+0x144>
 8002504:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002506:	2200      	movs	r2, #0
 8002508:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800250c:	f001 fd72 	bl	8003ff4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002510:	1d3a      	adds	r2, r7, #4
 8002512:	f107 0310 	add.w	r3, r7, #16
 8002516:	4611      	mov	r1, r2
 8002518:	4618      	mov	r0, r3
 800251a:	f000 fe9d 	bl	8003258 <xTaskCheckForTimeOut>
 800251e:	4603      	mov	r3, r0
 8002520:	2b00      	cmp	r3, #0
 8002522:	d123      	bne.n	800256c <xQueueReceive+0x1a4>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002524:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002526:	f000 f917 	bl	8002758 <prvIsQueueEmpty>
 800252a:	4603      	mov	r3, r0
 800252c:	2b00      	cmp	r3, #0
 800252e:	d017      	beq.n	8002560 <xQueueReceive+0x198>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002530:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002532:	3324      	adds	r3, #36	; 0x24
 8002534:	687a      	ldr	r2, [r7, #4]
 8002536:	4611      	mov	r1, r2
 8002538:	4618      	mov	r0, r3
 800253a:	f000 fdbd 	bl	80030b8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800253e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002540:	f000 f8b8 	bl	80026b4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002544:	f000 fbec 	bl	8002d20 <xTaskResumeAll>
 8002548:	4603      	mov	r3, r0
 800254a:	2b00      	cmp	r3, #0
 800254c:	d189      	bne.n	8002462 <xQueueReceive+0x9a>
				{
					portYIELD_WITHIN_API();
 800254e:	4b10      	ldr	r3, [pc, #64]	; (8002590 <xQueueReceive+0x1c8>)
 8002550:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002554:	601a      	str	r2, [r3, #0]
 8002556:	f3bf 8f4f 	dsb	sy
 800255a:	f3bf 8f6f 	isb	sy
 800255e:	e780      	b.n	8002462 <xQueueReceive+0x9a>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8002560:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002562:	f000 f8a7 	bl	80026b4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002566:	f000 fbdb 	bl	8002d20 <xTaskResumeAll>
 800256a:	e77a      	b.n	8002462 <xQueueReceive+0x9a>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800256c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800256e:	f000 f8a1 	bl	80026b4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002572:	f000 fbd5 	bl	8002d20 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002576:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002578:	f000 f8ee 	bl	8002758 <prvIsQueueEmpty>
 800257c:	4603      	mov	r3, r0
 800257e:	2b00      	cmp	r3, #0
 8002580:	f43f af6f 	beq.w	8002462 <xQueueReceive+0x9a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8002584:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8002586:	4618      	mov	r0, r3
 8002588:	3730      	adds	r7, #48	; 0x30
 800258a:	46bd      	mov	sp, r7
 800258c:	bd80      	pop	{r7, pc}
 800258e:	bf00      	nop
 8002590:	e000ed04 	.word	0xe000ed04

08002594 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b086      	sub	sp, #24
 8002598:	af00      	add	r7, sp, #0
 800259a:	60f8      	str	r0, [r7, #12]
 800259c:	60b9      	str	r1, [r7, #8]
 800259e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80025a0:	2300      	movs	r3, #0
 80025a2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025a8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d10d      	bne.n	80025ce <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d14d      	bne.n	8002656 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	689b      	ldr	r3, [r3, #8]
 80025be:	4618      	mov	r0, r3
 80025c0:	f000 ffb2 	bl	8003528 <xTaskPriorityDisinherit>
 80025c4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	2200      	movs	r2, #0
 80025ca:	609a      	str	r2, [r3, #8]
 80025cc:	e043      	b.n	8002656 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d119      	bne.n	8002608 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	6858      	ldr	r0, [r3, #4]
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025dc:	461a      	mov	r2, r3
 80025de:	68b9      	ldr	r1, [r7, #8]
 80025e0:	f002 f80e 	bl	8004600 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	685a      	ldr	r2, [r3, #4]
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ec:	441a      	add	r2, r3
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	685a      	ldr	r2, [r3, #4]
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	689b      	ldr	r3, [r3, #8]
 80025fa:	429a      	cmp	r2, r3
 80025fc:	d32b      	bcc.n	8002656 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	681a      	ldr	r2, [r3, #0]
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	605a      	str	r2, [r3, #4]
 8002606:	e026      	b.n	8002656 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	68d8      	ldr	r0, [r3, #12]
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002610:	461a      	mov	r2, r3
 8002612:	68b9      	ldr	r1, [r7, #8]
 8002614:	f001 fff4 	bl	8004600 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	68da      	ldr	r2, [r3, #12]
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002620:	425b      	negs	r3, r3
 8002622:	441a      	add	r2, r3
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	68da      	ldr	r2, [r3, #12]
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	429a      	cmp	r2, r3
 8002632:	d207      	bcs.n	8002644 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	689a      	ldr	r2, [r3, #8]
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800263c:	425b      	negs	r3, r3
 800263e:	441a      	add	r2, r3
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2b02      	cmp	r3, #2
 8002648:	d105      	bne.n	8002656 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800264a:	693b      	ldr	r3, [r7, #16]
 800264c:	2b00      	cmp	r3, #0
 800264e:	d002      	beq.n	8002656 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8002650:	693b      	ldr	r3, [r7, #16]
 8002652:	3b01      	subs	r3, #1
 8002654:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002656:	693b      	ldr	r3, [r7, #16]
 8002658:	1c5a      	adds	r2, r3, #1
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800265e:	697b      	ldr	r3, [r7, #20]
}
 8002660:	4618      	mov	r0, r3
 8002662:	3718      	adds	r7, #24
 8002664:	46bd      	mov	sp, r7
 8002666:	bd80      	pop	{r7, pc}

08002668 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b082      	sub	sp, #8
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
 8002670:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002676:	2b00      	cmp	r3, #0
 8002678:	d018      	beq.n	80026ac <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	68da      	ldr	r2, [r3, #12]
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002682:	441a      	add	r2, r3
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	68da      	ldr	r2, [r3, #12]
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	689b      	ldr	r3, [r3, #8]
 8002690:	429a      	cmp	r2, r3
 8002692:	d303      	bcc.n	800269c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681a      	ldr	r2, [r3, #0]
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	68d9      	ldr	r1, [r3, #12]
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026a4:	461a      	mov	r2, r3
 80026a6:	6838      	ldr	r0, [r7, #0]
 80026a8:	f001 ffaa 	bl	8004600 <memcpy>
	}
}
 80026ac:	bf00      	nop
 80026ae:	3708      	adds	r7, #8
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bd80      	pop	{r7, pc}

080026b4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b084      	sub	sp, #16
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80026bc:	f001 fc66 	bl	8003f8c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80026c6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80026c8:	e011      	b.n	80026ee <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d012      	beq.n	80026f8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	3324      	adds	r3, #36	; 0x24
 80026d6:	4618      	mov	r0, r3
 80026d8:	f000 fd42 	bl	8003160 <xTaskRemoveFromEventList>
 80026dc:	4603      	mov	r3, r0
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d001      	beq.n	80026e6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80026e2:	f000 fe1f 	bl	8003324 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80026e6:	7bfb      	ldrb	r3, [r7, #15]
 80026e8:	3b01      	subs	r3, #1
 80026ea:	b2db      	uxtb	r3, r3
 80026ec:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80026ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	dce9      	bgt.n	80026ca <prvUnlockQueue+0x16>
 80026f6:	e000      	b.n	80026fa <prvUnlockQueue+0x46>
					break;
 80026f8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	22ff      	movs	r2, #255	; 0xff
 80026fe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8002702:	f001 fc77 	bl	8003ff4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8002706:	f001 fc41 	bl	8003f8c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002710:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002712:	e011      	b.n	8002738 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	691b      	ldr	r3, [r3, #16]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d012      	beq.n	8002742 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	3310      	adds	r3, #16
 8002720:	4618      	mov	r0, r3
 8002722:	f000 fd1d 	bl	8003160 <xTaskRemoveFromEventList>
 8002726:	4603      	mov	r3, r0
 8002728:	2b00      	cmp	r3, #0
 800272a:	d001      	beq.n	8002730 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800272c:	f000 fdfa 	bl	8003324 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8002730:	7bbb      	ldrb	r3, [r7, #14]
 8002732:	3b01      	subs	r3, #1
 8002734:	b2db      	uxtb	r3, r3
 8002736:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002738:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800273c:	2b00      	cmp	r3, #0
 800273e:	dce9      	bgt.n	8002714 <prvUnlockQueue+0x60>
 8002740:	e000      	b.n	8002744 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8002742:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	22ff      	movs	r2, #255	; 0xff
 8002748:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800274c:	f001 fc52 	bl	8003ff4 <vPortExitCritical>
}
 8002750:	bf00      	nop
 8002752:	3710      	adds	r7, #16
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}

08002758 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b084      	sub	sp, #16
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002760:	f001 fc14 	bl	8003f8c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002768:	2b00      	cmp	r3, #0
 800276a:	d102      	bne.n	8002772 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800276c:	2301      	movs	r3, #1
 800276e:	60fb      	str	r3, [r7, #12]
 8002770:	e001      	b.n	8002776 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8002772:	2300      	movs	r3, #0
 8002774:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002776:	f001 fc3d 	bl	8003ff4 <vPortExitCritical>

	return xReturn;
 800277a:	68fb      	ldr	r3, [r7, #12]
}
 800277c:	4618      	mov	r0, r3
 800277e:	3710      	adds	r7, #16
 8002780:	46bd      	mov	sp, r7
 8002782:	bd80      	pop	{r7, pc}

08002784 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b084      	sub	sp, #16
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800278c:	f001 fbfe 	bl	8003f8c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002798:	429a      	cmp	r2, r3
 800279a:	d102      	bne.n	80027a2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800279c:	2301      	movs	r3, #1
 800279e:	60fb      	str	r3, [r7, #12]
 80027a0:	e001      	b.n	80027a6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80027a2:	2300      	movs	r3, #0
 80027a4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80027a6:	f001 fc25 	bl	8003ff4 <vPortExitCritical>

	return xReturn;
 80027aa:	68fb      	ldr	r3, [r7, #12]
}
 80027ac:	4618      	mov	r0, r3
 80027ae:	3710      	adds	r7, #16
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bd80      	pop	{r7, pc}

080027b4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80027b4:	b480      	push	{r7}
 80027b6:	b085      	sub	sp, #20
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
 80027bc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80027be:	2300      	movs	r3, #0
 80027c0:	60fb      	str	r3, [r7, #12]
 80027c2:	e014      	b.n	80027ee <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80027c4:	4a0f      	ldr	r2, [pc, #60]	; (8002804 <vQueueAddToRegistry+0x50>)
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d10b      	bne.n	80027e8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80027d0:	490c      	ldr	r1, [pc, #48]	; (8002804 <vQueueAddToRegistry+0x50>)
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	683a      	ldr	r2, [r7, #0]
 80027d6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80027da:	4a0a      	ldr	r2, [pc, #40]	; (8002804 <vQueueAddToRegistry+0x50>)
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	00db      	lsls	r3, r3, #3
 80027e0:	4413      	add	r3, r2
 80027e2:	687a      	ldr	r2, [r7, #4]
 80027e4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80027e6:	e006      	b.n	80027f6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	3301      	adds	r3, #1
 80027ec:	60fb      	str	r3, [r7, #12]
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	2b07      	cmp	r3, #7
 80027f2:	d9e7      	bls.n	80027c4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80027f4:	bf00      	nop
 80027f6:	bf00      	nop
 80027f8:	3714      	adds	r7, #20
 80027fa:	46bd      	mov	sp, r7
 80027fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002800:	4770      	bx	lr
 8002802:	bf00      	nop
 8002804:	200049b4 	.word	0x200049b4

08002808 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002808:	b580      	push	{r7, lr}
 800280a:	b086      	sub	sp, #24
 800280c:	af00      	add	r7, sp, #0
 800280e:	60f8      	str	r0, [r7, #12]
 8002810:	60b9      	str	r1, [r7, #8]
 8002812:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8002818:	f001 fbb8 	bl	8003f8c <vPortEnterCritical>
 800281c:	697b      	ldr	r3, [r7, #20]
 800281e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002822:	b25b      	sxtb	r3, r3
 8002824:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002828:	d103      	bne.n	8002832 <vQueueWaitForMessageRestricted+0x2a>
 800282a:	697b      	ldr	r3, [r7, #20]
 800282c:	2200      	movs	r2, #0
 800282e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002832:	697b      	ldr	r3, [r7, #20]
 8002834:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002838:	b25b      	sxtb	r3, r3
 800283a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800283e:	d103      	bne.n	8002848 <vQueueWaitForMessageRestricted+0x40>
 8002840:	697b      	ldr	r3, [r7, #20]
 8002842:	2200      	movs	r2, #0
 8002844:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002848:	f001 fbd4 	bl	8003ff4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800284c:	697b      	ldr	r3, [r7, #20]
 800284e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002850:	2b00      	cmp	r3, #0
 8002852:	d106      	bne.n	8002862 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002854:	697b      	ldr	r3, [r7, #20]
 8002856:	3324      	adds	r3, #36	; 0x24
 8002858:	687a      	ldr	r2, [r7, #4]
 800285a:	68b9      	ldr	r1, [r7, #8]
 800285c:	4618      	mov	r0, r3
 800285e:	f000 fc51 	bl	8003104 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8002862:	6978      	ldr	r0, [r7, #20]
 8002864:	f7ff ff26 	bl	80026b4 <prvUnlockQueue>
	}
 8002868:	bf00      	nop
 800286a:	3718      	adds	r7, #24
 800286c:	46bd      	mov	sp, r7
 800286e:	bd80      	pop	{r7, pc}

08002870 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8002870:	b580      	push	{r7, lr}
 8002872:	b08e      	sub	sp, #56	; 0x38
 8002874:	af04      	add	r7, sp, #16
 8002876:	60f8      	str	r0, [r7, #12]
 8002878:	60b9      	str	r1, [r7, #8]
 800287a:	607a      	str	r2, [r7, #4]
 800287c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800287e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002880:	2b00      	cmp	r3, #0
 8002882:	d10c      	bne.n	800289e <xTaskCreateStatic+0x2e>
	__asm volatile
 8002884:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002888:	b672      	cpsid	i
 800288a:	f383 8811 	msr	BASEPRI, r3
 800288e:	f3bf 8f6f 	isb	sy
 8002892:	f3bf 8f4f 	dsb	sy
 8002896:	b662      	cpsie	i
 8002898:	623b      	str	r3, [r7, #32]
}
 800289a:	bf00      	nop
 800289c:	e7fe      	b.n	800289c <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 800289e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d10c      	bne.n	80028be <xTaskCreateStatic+0x4e>
	__asm volatile
 80028a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028a8:	b672      	cpsid	i
 80028aa:	f383 8811 	msr	BASEPRI, r3
 80028ae:	f3bf 8f6f 	isb	sy
 80028b2:	f3bf 8f4f 	dsb	sy
 80028b6:	b662      	cpsie	i
 80028b8:	61fb      	str	r3, [r7, #28]
}
 80028ba:	bf00      	nop
 80028bc:	e7fe      	b.n	80028bc <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80028be:	235c      	movs	r3, #92	; 0x5c
 80028c0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80028c2:	693b      	ldr	r3, [r7, #16]
 80028c4:	2b5c      	cmp	r3, #92	; 0x5c
 80028c6:	d00c      	beq.n	80028e2 <xTaskCreateStatic+0x72>
	__asm volatile
 80028c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028cc:	b672      	cpsid	i
 80028ce:	f383 8811 	msr	BASEPRI, r3
 80028d2:	f3bf 8f6f 	isb	sy
 80028d6:	f3bf 8f4f 	dsb	sy
 80028da:	b662      	cpsie	i
 80028dc:	61bb      	str	r3, [r7, #24]
}
 80028de:	bf00      	nop
 80028e0:	e7fe      	b.n	80028e0 <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80028e2:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80028e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d01e      	beq.n	8002928 <xTaskCreateStatic+0xb8>
 80028ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d01b      	beq.n	8002928 <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80028f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028f2:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80028f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028f6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80028f8:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80028fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028fc:	2202      	movs	r2, #2
 80028fe:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8002902:	2300      	movs	r3, #0
 8002904:	9303      	str	r3, [sp, #12]
 8002906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002908:	9302      	str	r3, [sp, #8]
 800290a:	f107 0314 	add.w	r3, r7, #20
 800290e:	9301      	str	r3, [sp, #4]
 8002910:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002912:	9300      	str	r3, [sp, #0]
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	687a      	ldr	r2, [r7, #4]
 8002918:	68b9      	ldr	r1, [r7, #8]
 800291a:	68f8      	ldr	r0, [r7, #12]
 800291c:	f000 f850 	bl	80029c0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002920:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002922:	f000 f8df 	bl	8002ae4 <prvAddNewTaskToReadyList>
 8002926:	e001      	b.n	800292c <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 8002928:	2300      	movs	r3, #0
 800292a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800292c:	697b      	ldr	r3, [r7, #20]
	}
 800292e:	4618      	mov	r0, r3
 8002930:	3728      	adds	r7, #40	; 0x28
 8002932:	46bd      	mov	sp, r7
 8002934:	bd80      	pop	{r7, pc}

08002936 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8002936:	b580      	push	{r7, lr}
 8002938:	b08c      	sub	sp, #48	; 0x30
 800293a:	af04      	add	r7, sp, #16
 800293c:	60f8      	str	r0, [r7, #12]
 800293e:	60b9      	str	r1, [r7, #8]
 8002940:	603b      	str	r3, [r7, #0]
 8002942:	4613      	mov	r3, r2
 8002944:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002946:	88fb      	ldrh	r3, [r7, #6]
 8002948:	009b      	lsls	r3, r3, #2
 800294a:	4618      	mov	r0, r3
 800294c:	f001 fc4a 	bl	80041e4 <pvPortMalloc>
 8002950:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8002952:	697b      	ldr	r3, [r7, #20]
 8002954:	2b00      	cmp	r3, #0
 8002956:	d00e      	beq.n	8002976 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002958:	205c      	movs	r0, #92	; 0x5c
 800295a:	f001 fc43 	bl	80041e4 <pvPortMalloc>
 800295e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8002960:	69fb      	ldr	r3, [r7, #28]
 8002962:	2b00      	cmp	r3, #0
 8002964:	d003      	beq.n	800296e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8002966:	69fb      	ldr	r3, [r7, #28]
 8002968:	697a      	ldr	r2, [r7, #20]
 800296a:	631a      	str	r2, [r3, #48]	; 0x30
 800296c:	e005      	b.n	800297a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800296e:	6978      	ldr	r0, [r7, #20]
 8002970:	f001 fd02 	bl	8004378 <vPortFree>
 8002974:	e001      	b.n	800297a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8002976:	2300      	movs	r3, #0
 8002978:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800297a:	69fb      	ldr	r3, [r7, #28]
 800297c:	2b00      	cmp	r3, #0
 800297e:	d017      	beq.n	80029b0 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8002980:	69fb      	ldr	r3, [r7, #28]
 8002982:	2200      	movs	r2, #0
 8002984:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002988:	88fa      	ldrh	r2, [r7, #6]
 800298a:	2300      	movs	r3, #0
 800298c:	9303      	str	r3, [sp, #12]
 800298e:	69fb      	ldr	r3, [r7, #28]
 8002990:	9302      	str	r3, [sp, #8]
 8002992:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002994:	9301      	str	r3, [sp, #4]
 8002996:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002998:	9300      	str	r3, [sp, #0]
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	68b9      	ldr	r1, [r7, #8]
 800299e:	68f8      	ldr	r0, [r7, #12]
 80029a0:	f000 f80e 	bl	80029c0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80029a4:	69f8      	ldr	r0, [r7, #28]
 80029a6:	f000 f89d 	bl	8002ae4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80029aa:	2301      	movs	r3, #1
 80029ac:	61bb      	str	r3, [r7, #24]
 80029ae:	e002      	b.n	80029b6 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80029b0:	f04f 33ff 	mov.w	r3, #4294967295
 80029b4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80029b6:	69bb      	ldr	r3, [r7, #24]
	}
 80029b8:	4618      	mov	r0, r3
 80029ba:	3720      	adds	r7, #32
 80029bc:	46bd      	mov	sp, r7
 80029be:	bd80      	pop	{r7, pc}

080029c0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b088      	sub	sp, #32
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	60f8      	str	r0, [r7, #12]
 80029c8:	60b9      	str	r1, [r7, #8]
 80029ca:	607a      	str	r2, [r7, #4]
 80029cc:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80029ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029d0:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	009b      	lsls	r3, r3, #2
 80029d6:	461a      	mov	r2, r3
 80029d8:	21a5      	movs	r1, #165	; 0xa5
 80029da:	f001 fe1f 	bl	800461c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80029de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029e0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80029e2:	6879      	ldr	r1, [r7, #4]
 80029e4:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 80029e8:	440b      	add	r3, r1
 80029ea:	009b      	lsls	r3, r3, #2
 80029ec:	4413      	add	r3, r2
 80029ee:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80029f0:	69bb      	ldr	r3, [r7, #24]
 80029f2:	f023 0307 	bic.w	r3, r3, #7
 80029f6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80029f8:	69bb      	ldr	r3, [r7, #24]
 80029fa:	f003 0307 	and.w	r3, r3, #7
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d00c      	beq.n	8002a1c <prvInitialiseNewTask+0x5c>
	__asm volatile
 8002a02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a06:	b672      	cpsid	i
 8002a08:	f383 8811 	msr	BASEPRI, r3
 8002a0c:	f3bf 8f6f 	isb	sy
 8002a10:	f3bf 8f4f 	dsb	sy
 8002a14:	b662      	cpsie	i
 8002a16:	617b      	str	r3, [r7, #20]
}
 8002a18:	bf00      	nop
 8002a1a:	e7fe      	b.n	8002a1a <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8002a1c:	68bb      	ldr	r3, [r7, #8]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d01f      	beq.n	8002a62 <prvInitialiseNewTask+0xa2>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002a22:	2300      	movs	r3, #0
 8002a24:	61fb      	str	r3, [r7, #28]
 8002a26:	e012      	b.n	8002a4e <prvInitialiseNewTask+0x8e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002a28:	68ba      	ldr	r2, [r7, #8]
 8002a2a:	69fb      	ldr	r3, [r7, #28]
 8002a2c:	4413      	add	r3, r2
 8002a2e:	7819      	ldrb	r1, [r3, #0]
 8002a30:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002a32:	69fb      	ldr	r3, [r7, #28]
 8002a34:	4413      	add	r3, r2
 8002a36:	3334      	adds	r3, #52	; 0x34
 8002a38:	460a      	mov	r2, r1
 8002a3a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8002a3c:	68ba      	ldr	r2, [r7, #8]
 8002a3e:	69fb      	ldr	r3, [r7, #28]
 8002a40:	4413      	add	r3, r2
 8002a42:	781b      	ldrb	r3, [r3, #0]
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d006      	beq.n	8002a56 <prvInitialiseNewTask+0x96>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002a48:	69fb      	ldr	r3, [r7, #28]
 8002a4a:	3301      	adds	r3, #1
 8002a4c:	61fb      	str	r3, [r7, #28]
 8002a4e:	69fb      	ldr	r3, [r7, #28]
 8002a50:	2b0f      	cmp	r3, #15
 8002a52:	d9e9      	bls.n	8002a28 <prvInitialiseNewTask+0x68>
 8002a54:	e000      	b.n	8002a58 <prvInitialiseNewTask+0x98>
			{
				break;
 8002a56:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002a58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002a60:	e003      	b.n	8002a6a <prvInitialiseNewTask+0xaa>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002a62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a64:	2200      	movs	r2, #0
 8002a66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002a6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a6c:	2b37      	cmp	r3, #55	; 0x37
 8002a6e:	d901      	bls.n	8002a74 <prvInitialiseNewTask+0xb4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002a70:	2337      	movs	r3, #55	; 0x37
 8002a72:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8002a74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a76:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002a78:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8002a7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a7c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002a7e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8002a80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a82:	2200      	movs	r2, #0
 8002a84:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002a86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a88:	3304      	adds	r3, #4
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	f7ff f910 	bl	8001cb0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002a90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a92:	3318      	adds	r3, #24
 8002a94:	4618      	mov	r0, r3
 8002a96:	f7ff f90b 	bl	8001cb0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002a9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a9c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002a9e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002aa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002aa2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8002aa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002aa8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002aaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002aac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002aae:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8002ab0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002ab6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ab8:	2200      	movs	r2, #0
 8002aba:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002abe:	683a      	ldr	r2, [r7, #0]
 8002ac0:	68f9      	ldr	r1, [r7, #12]
 8002ac2:	69b8      	ldr	r0, [r7, #24]
 8002ac4:	f001 f952 	bl	8003d6c <pxPortInitialiseStack>
 8002ac8:	4602      	mov	r2, r0
 8002aca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002acc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8002ace:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d002      	beq.n	8002ada <prvInitialiseNewTask+0x11a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002ad4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ad6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002ad8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002ada:	bf00      	nop
 8002adc:	3720      	adds	r7, #32
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}
	...

08002ae4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b082      	sub	sp, #8
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8002aec:	f001 fa4e 	bl	8003f8c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8002af0:	4b2d      	ldr	r3, [pc, #180]	; (8002ba8 <prvAddNewTaskToReadyList+0xc4>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	3301      	adds	r3, #1
 8002af6:	4a2c      	ldr	r2, [pc, #176]	; (8002ba8 <prvAddNewTaskToReadyList+0xc4>)
 8002af8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8002afa:	4b2c      	ldr	r3, [pc, #176]	; (8002bac <prvAddNewTaskToReadyList+0xc8>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d109      	bne.n	8002b16 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8002b02:	4a2a      	ldr	r2, [pc, #168]	; (8002bac <prvAddNewTaskToReadyList+0xc8>)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002b08:	4b27      	ldr	r3, [pc, #156]	; (8002ba8 <prvAddNewTaskToReadyList+0xc4>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	2b01      	cmp	r3, #1
 8002b0e:	d110      	bne.n	8002b32 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8002b10:	f000 fc2c 	bl	800336c <prvInitialiseTaskLists>
 8002b14:	e00d      	b.n	8002b32 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8002b16:	4b26      	ldr	r3, [pc, #152]	; (8002bb0 <prvAddNewTaskToReadyList+0xcc>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d109      	bne.n	8002b32 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002b1e:	4b23      	ldr	r3, [pc, #140]	; (8002bac <prvAddNewTaskToReadyList+0xc8>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b28:	429a      	cmp	r2, r3
 8002b2a:	d802      	bhi.n	8002b32 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8002b2c:	4a1f      	ldr	r2, [pc, #124]	; (8002bac <prvAddNewTaskToReadyList+0xc8>)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8002b32:	4b20      	ldr	r3, [pc, #128]	; (8002bb4 <prvAddNewTaskToReadyList+0xd0>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	3301      	adds	r3, #1
 8002b38:	4a1e      	ldr	r2, [pc, #120]	; (8002bb4 <prvAddNewTaskToReadyList+0xd0>)
 8002b3a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002b3c:	4b1d      	ldr	r3, [pc, #116]	; (8002bb4 <prvAddNewTaskToReadyList+0xd0>)
 8002b3e:	681a      	ldr	r2, [r3, #0]
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b48:	4b1b      	ldr	r3, [pc, #108]	; (8002bb8 <prvAddNewTaskToReadyList+0xd4>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	429a      	cmp	r2, r3
 8002b4e:	d903      	bls.n	8002b58 <prvAddNewTaskToReadyList+0x74>
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b54:	4a18      	ldr	r2, [pc, #96]	; (8002bb8 <prvAddNewTaskToReadyList+0xd4>)
 8002b56:	6013      	str	r3, [r2, #0]
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b5c:	4613      	mov	r3, r2
 8002b5e:	009b      	lsls	r3, r3, #2
 8002b60:	4413      	add	r3, r2
 8002b62:	009b      	lsls	r3, r3, #2
 8002b64:	4a15      	ldr	r2, [pc, #84]	; (8002bbc <prvAddNewTaskToReadyList+0xd8>)
 8002b66:	441a      	add	r2, r3
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	3304      	adds	r3, #4
 8002b6c:	4619      	mov	r1, r3
 8002b6e:	4610      	mov	r0, r2
 8002b70:	f7ff f8ab 	bl	8001cca <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8002b74:	f001 fa3e 	bl	8003ff4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8002b78:	4b0d      	ldr	r3, [pc, #52]	; (8002bb0 <prvAddNewTaskToReadyList+0xcc>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d00e      	beq.n	8002b9e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002b80:	4b0a      	ldr	r3, [pc, #40]	; (8002bac <prvAddNewTaskToReadyList+0xc8>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b8a:	429a      	cmp	r2, r3
 8002b8c:	d207      	bcs.n	8002b9e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8002b8e:	4b0c      	ldr	r3, [pc, #48]	; (8002bc0 <prvAddNewTaskToReadyList+0xdc>)
 8002b90:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002b94:	601a      	str	r2, [r3, #0]
 8002b96:	f3bf 8f4f 	dsb	sy
 8002b9a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002b9e:	bf00      	nop
 8002ba0:	3708      	adds	r7, #8
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bd80      	pop	{r7, pc}
 8002ba6:	bf00      	nop
 8002ba8:	20000c24 	.word	0x20000c24
 8002bac:	20000750 	.word	0x20000750
 8002bb0:	20000c30 	.word	0x20000c30
 8002bb4:	20000c40 	.word	0x20000c40
 8002bb8:	20000c2c 	.word	0x20000c2c
 8002bbc:	20000754 	.word	0x20000754
 8002bc0:	e000ed04 	.word	0xe000ed04

08002bc4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b084      	sub	sp, #16
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d019      	beq.n	8002c0a <vTaskDelay+0x46>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8002bd6:	4b14      	ldr	r3, [pc, #80]	; (8002c28 <vTaskDelay+0x64>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d00c      	beq.n	8002bf8 <vTaskDelay+0x34>
	__asm volatile
 8002bde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002be2:	b672      	cpsid	i
 8002be4:	f383 8811 	msr	BASEPRI, r3
 8002be8:	f3bf 8f6f 	isb	sy
 8002bec:	f3bf 8f4f 	dsb	sy
 8002bf0:	b662      	cpsie	i
 8002bf2:	60bb      	str	r3, [r7, #8]
}
 8002bf4:	bf00      	nop
 8002bf6:	e7fe      	b.n	8002bf6 <vTaskDelay+0x32>
			vTaskSuspendAll();
 8002bf8:	f000 f884 	bl	8002d04 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8002bfc:	2100      	movs	r1, #0
 8002bfe:	6878      	ldr	r0, [r7, #4]
 8002c00:	f000 fd04 	bl	800360c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8002c04:	f000 f88c 	bl	8002d20 <xTaskResumeAll>
 8002c08:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d107      	bne.n	8002c20 <vTaskDelay+0x5c>
		{
			portYIELD_WITHIN_API();
 8002c10:	4b06      	ldr	r3, [pc, #24]	; (8002c2c <vTaskDelay+0x68>)
 8002c12:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002c16:	601a      	str	r2, [r3, #0]
 8002c18:	f3bf 8f4f 	dsb	sy
 8002c1c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8002c20:	bf00      	nop
 8002c22:	3710      	adds	r7, #16
 8002c24:	46bd      	mov	sp, r7
 8002c26:	bd80      	pop	{r7, pc}
 8002c28:	20000c4c 	.word	0x20000c4c
 8002c2c:	e000ed04 	.word	0xe000ed04

08002c30 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b08a      	sub	sp, #40	; 0x28
 8002c34:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8002c36:	2300      	movs	r3, #0
 8002c38:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8002c3e:	463a      	mov	r2, r7
 8002c40:	1d39      	adds	r1, r7, #4
 8002c42:	f107 0308 	add.w	r3, r7, #8
 8002c46:	4618      	mov	r0, r3
 8002c48:	f7fe ffde 	bl	8001c08 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8002c4c:	6839      	ldr	r1, [r7, #0]
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	68ba      	ldr	r2, [r7, #8]
 8002c52:	9202      	str	r2, [sp, #8]
 8002c54:	9301      	str	r3, [sp, #4]
 8002c56:	2300      	movs	r3, #0
 8002c58:	9300      	str	r3, [sp, #0]
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	460a      	mov	r2, r1
 8002c5e:	4923      	ldr	r1, [pc, #140]	; (8002cec <vTaskStartScheduler+0xbc>)
 8002c60:	4823      	ldr	r0, [pc, #140]	; (8002cf0 <vTaskStartScheduler+0xc0>)
 8002c62:	f7ff fe05 	bl	8002870 <xTaskCreateStatic>
 8002c66:	4603      	mov	r3, r0
 8002c68:	4a22      	ldr	r2, [pc, #136]	; (8002cf4 <vTaskStartScheduler+0xc4>)
 8002c6a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8002c6c:	4b21      	ldr	r3, [pc, #132]	; (8002cf4 <vTaskStartScheduler+0xc4>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d002      	beq.n	8002c7a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8002c74:	2301      	movs	r3, #1
 8002c76:	617b      	str	r3, [r7, #20]
 8002c78:	e001      	b.n	8002c7e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8002c7e:	697b      	ldr	r3, [r7, #20]
 8002c80:	2b01      	cmp	r3, #1
 8002c82:	d102      	bne.n	8002c8a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8002c84:	f000 fd16 	bl	80036b4 <xTimerCreateTimerTask>
 8002c88:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8002c8a:	697b      	ldr	r3, [r7, #20]
 8002c8c:	2b01      	cmp	r3, #1
 8002c8e:	d118      	bne.n	8002cc2 <vTaskStartScheduler+0x92>
	__asm volatile
 8002c90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c94:	b672      	cpsid	i
 8002c96:	f383 8811 	msr	BASEPRI, r3
 8002c9a:	f3bf 8f6f 	isb	sy
 8002c9e:	f3bf 8f4f 	dsb	sy
 8002ca2:	b662      	cpsie	i
 8002ca4:	613b      	str	r3, [r7, #16]
}
 8002ca6:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8002ca8:	4b13      	ldr	r3, [pc, #76]	; (8002cf8 <vTaskStartScheduler+0xc8>)
 8002caa:	f04f 32ff 	mov.w	r2, #4294967295
 8002cae:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8002cb0:	4b12      	ldr	r3, [pc, #72]	; (8002cfc <vTaskStartScheduler+0xcc>)
 8002cb2:	2201      	movs	r2, #1
 8002cb4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002cb6:	4b12      	ldr	r3, [pc, #72]	; (8002d00 <vTaskStartScheduler+0xd0>)
 8002cb8:	2200      	movs	r2, #0
 8002cba:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8002cbc:	f001 f8e8 	bl	8003e90 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8002cc0:	e010      	b.n	8002ce4 <vTaskStartScheduler+0xb4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002cc2:	697b      	ldr	r3, [r7, #20]
 8002cc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cc8:	d10c      	bne.n	8002ce4 <vTaskStartScheduler+0xb4>
	__asm volatile
 8002cca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cce:	b672      	cpsid	i
 8002cd0:	f383 8811 	msr	BASEPRI, r3
 8002cd4:	f3bf 8f6f 	isb	sy
 8002cd8:	f3bf 8f4f 	dsb	sy
 8002cdc:	b662      	cpsie	i
 8002cde:	60fb      	str	r3, [r7, #12]
}
 8002ce0:	bf00      	nop
 8002ce2:	e7fe      	b.n	8002ce2 <vTaskStartScheduler+0xb2>
}
 8002ce4:	bf00      	nop
 8002ce6:	3718      	adds	r7, #24
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	bd80      	pop	{r7, pc}
 8002cec:	08005530 	.word	0x08005530
 8002cf0:	0800333d 	.word	0x0800333d
 8002cf4:	20000c48 	.word	0x20000c48
 8002cf8:	20000c44 	.word	0x20000c44
 8002cfc:	20000c30 	.word	0x20000c30
 8002d00:	20000c28 	.word	0x20000c28

08002d04 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002d04:	b480      	push	{r7}
 8002d06:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8002d08:	4b04      	ldr	r3, [pc, #16]	; (8002d1c <vTaskSuspendAll+0x18>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	3301      	adds	r3, #1
 8002d0e:	4a03      	ldr	r2, [pc, #12]	; (8002d1c <vTaskSuspendAll+0x18>)
 8002d10:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8002d12:	bf00      	nop
 8002d14:	46bd      	mov	sp, r7
 8002d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1a:	4770      	bx	lr
 8002d1c:	20000c4c 	.word	0x20000c4c

08002d20 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b084      	sub	sp, #16
 8002d24:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8002d26:	2300      	movs	r3, #0
 8002d28:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8002d2e:	4b43      	ldr	r3, [pc, #268]	; (8002e3c <xTaskResumeAll+0x11c>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d10c      	bne.n	8002d50 <xTaskResumeAll+0x30>
	__asm volatile
 8002d36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d3a:	b672      	cpsid	i
 8002d3c:	f383 8811 	msr	BASEPRI, r3
 8002d40:	f3bf 8f6f 	isb	sy
 8002d44:	f3bf 8f4f 	dsb	sy
 8002d48:	b662      	cpsie	i
 8002d4a:	603b      	str	r3, [r7, #0]
}
 8002d4c:	bf00      	nop
 8002d4e:	e7fe      	b.n	8002d4e <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8002d50:	f001 f91c 	bl	8003f8c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8002d54:	4b39      	ldr	r3, [pc, #228]	; (8002e3c <xTaskResumeAll+0x11c>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	3b01      	subs	r3, #1
 8002d5a:	4a38      	ldr	r2, [pc, #224]	; (8002e3c <xTaskResumeAll+0x11c>)
 8002d5c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002d5e:	4b37      	ldr	r3, [pc, #220]	; (8002e3c <xTaskResumeAll+0x11c>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d162      	bne.n	8002e2c <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002d66:	4b36      	ldr	r3, [pc, #216]	; (8002e40 <xTaskResumeAll+0x120>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d05e      	beq.n	8002e2c <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002d6e:	e02f      	b.n	8002dd0 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002d70:	4b34      	ldr	r3, [pc, #208]	; (8002e44 <xTaskResumeAll+0x124>)
 8002d72:	68db      	ldr	r3, [r3, #12]
 8002d74:	68db      	ldr	r3, [r3, #12]
 8002d76:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	3318      	adds	r3, #24
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	f7ff f801 	bl	8001d84 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	3304      	adds	r3, #4
 8002d86:	4618      	mov	r0, r3
 8002d88:	f7fe fffc 	bl	8001d84 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d90:	4b2d      	ldr	r3, [pc, #180]	; (8002e48 <xTaskResumeAll+0x128>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	429a      	cmp	r2, r3
 8002d96:	d903      	bls.n	8002da0 <xTaskResumeAll+0x80>
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d9c:	4a2a      	ldr	r2, [pc, #168]	; (8002e48 <xTaskResumeAll+0x128>)
 8002d9e:	6013      	str	r3, [r2, #0]
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002da4:	4613      	mov	r3, r2
 8002da6:	009b      	lsls	r3, r3, #2
 8002da8:	4413      	add	r3, r2
 8002daa:	009b      	lsls	r3, r3, #2
 8002dac:	4a27      	ldr	r2, [pc, #156]	; (8002e4c <xTaskResumeAll+0x12c>)
 8002dae:	441a      	add	r2, r3
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	3304      	adds	r3, #4
 8002db4:	4619      	mov	r1, r3
 8002db6:	4610      	mov	r0, r2
 8002db8:	f7fe ff87 	bl	8001cca <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002dc0:	4b23      	ldr	r3, [pc, #140]	; (8002e50 <xTaskResumeAll+0x130>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dc6:	429a      	cmp	r2, r3
 8002dc8:	d302      	bcc.n	8002dd0 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 8002dca:	4b22      	ldr	r3, [pc, #136]	; (8002e54 <xTaskResumeAll+0x134>)
 8002dcc:	2201      	movs	r2, #1
 8002dce:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002dd0:	4b1c      	ldr	r3, [pc, #112]	; (8002e44 <xTaskResumeAll+0x124>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d1cb      	bne.n	8002d70 <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d001      	beq.n	8002de2 <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8002dde:	f000 fb65 	bl	80034ac <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8002de2:	4b1d      	ldr	r3, [pc, #116]	; (8002e58 <xTaskResumeAll+0x138>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d010      	beq.n	8002e10 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8002dee:	f000 f847 	bl	8002e80 <xTaskIncrementTick>
 8002df2:	4603      	mov	r3, r0
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d002      	beq.n	8002dfe <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 8002df8:	4b16      	ldr	r3, [pc, #88]	; (8002e54 <xTaskResumeAll+0x134>)
 8002dfa:	2201      	movs	r2, #1
 8002dfc:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	3b01      	subs	r3, #1
 8002e02:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d1f1      	bne.n	8002dee <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 8002e0a:	4b13      	ldr	r3, [pc, #76]	; (8002e58 <xTaskResumeAll+0x138>)
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8002e10:	4b10      	ldr	r3, [pc, #64]	; (8002e54 <xTaskResumeAll+0x134>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d009      	beq.n	8002e2c <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8002e18:	2301      	movs	r3, #1
 8002e1a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8002e1c:	4b0f      	ldr	r3, [pc, #60]	; (8002e5c <xTaskResumeAll+0x13c>)
 8002e1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002e22:	601a      	str	r2, [r3, #0]
 8002e24:	f3bf 8f4f 	dsb	sy
 8002e28:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002e2c:	f001 f8e2 	bl	8003ff4 <vPortExitCritical>

	return xAlreadyYielded;
 8002e30:	68bb      	ldr	r3, [r7, #8]
}
 8002e32:	4618      	mov	r0, r3
 8002e34:	3710      	adds	r7, #16
 8002e36:	46bd      	mov	sp, r7
 8002e38:	bd80      	pop	{r7, pc}
 8002e3a:	bf00      	nop
 8002e3c:	20000c4c 	.word	0x20000c4c
 8002e40:	20000c24 	.word	0x20000c24
 8002e44:	20000be4 	.word	0x20000be4
 8002e48:	20000c2c 	.word	0x20000c2c
 8002e4c:	20000754 	.word	0x20000754
 8002e50:	20000750 	.word	0x20000750
 8002e54:	20000c38 	.word	0x20000c38
 8002e58:	20000c34 	.word	0x20000c34
 8002e5c:	e000ed04 	.word	0xe000ed04

08002e60 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8002e60:	b480      	push	{r7}
 8002e62:	b083      	sub	sp, #12
 8002e64:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8002e66:	4b05      	ldr	r3, [pc, #20]	; (8002e7c <xTaskGetTickCount+0x1c>)
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8002e6c:	687b      	ldr	r3, [r7, #4]
}
 8002e6e:	4618      	mov	r0, r3
 8002e70:	370c      	adds	r7, #12
 8002e72:	46bd      	mov	sp, r7
 8002e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e78:	4770      	bx	lr
 8002e7a:	bf00      	nop
 8002e7c:	20000c28 	.word	0x20000c28

08002e80 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b086      	sub	sp, #24
 8002e84:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8002e86:	2300      	movs	r3, #0
 8002e88:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002e8a:	4b50      	ldr	r3, [pc, #320]	; (8002fcc <xTaskIncrementTick+0x14c>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	f040 808b 	bne.w	8002faa <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002e94:	4b4e      	ldr	r3, [pc, #312]	; (8002fd0 <xTaskIncrementTick+0x150>)
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	3301      	adds	r3, #1
 8002e9a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8002e9c:	4a4c      	ldr	r2, [pc, #304]	; (8002fd0 <xTaskIncrementTick+0x150>)
 8002e9e:	693b      	ldr	r3, [r7, #16]
 8002ea0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002ea2:	693b      	ldr	r3, [r7, #16]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d122      	bne.n	8002eee <xTaskIncrementTick+0x6e>
		{
			taskSWITCH_DELAYED_LISTS();
 8002ea8:	4b4a      	ldr	r3, [pc, #296]	; (8002fd4 <xTaskIncrementTick+0x154>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d00c      	beq.n	8002ecc <xTaskIncrementTick+0x4c>
	__asm volatile
 8002eb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002eb6:	b672      	cpsid	i
 8002eb8:	f383 8811 	msr	BASEPRI, r3
 8002ebc:	f3bf 8f6f 	isb	sy
 8002ec0:	f3bf 8f4f 	dsb	sy
 8002ec4:	b662      	cpsie	i
 8002ec6:	603b      	str	r3, [r7, #0]
}
 8002ec8:	bf00      	nop
 8002eca:	e7fe      	b.n	8002eca <xTaskIncrementTick+0x4a>
 8002ecc:	4b41      	ldr	r3, [pc, #260]	; (8002fd4 <xTaskIncrementTick+0x154>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	60fb      	str	r3, [r7, #12]
 8002ed2:	4b41      	ldr	r3, [pc, #260]	; (8002fd8 <xTaskIncrementTick+0x158>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4a3f      	ldr	r2, [pc, #252]	; (8002fd4 <xTaskIncrementTick+0x154>)
 8002ed8:	6013      	str	r3, [r2, #0]
 8002eda:	4a3f      	ldr	r2, [pc, #252]	; (8002fd8 <xTaskIncrementTick+0x158>)
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	6013      	str	r3, [r2, #0]
 8002ee0:	4b3e      	ldr	r3, [pc, #248]	; (8002fdc <xTaskIncrementTick+0x15c>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	3301      	adds	r3, #1
 8002ee6:	4a3d      	ldr	r2, [pc, #244]	; (8002fdc <xTaskIncrementTick+0x15c>)
 8002ee8:	6013      	str	r3, [r2, #0]
 8002eea:	f000 fadf 	bl	80034ac <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002eee:	4b3c      	ldr	r3, [pc, #240]	; (8002fe0 <xTaskIncrementTick+0x160>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	693a      	ldr	r2, [r7, #16]
 8002ef4:	429a      	cmp	r2, r3
 8002ef6:	d349      	bcc.n	8002f8c <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002ef8:	4b36      	ldr	r3, [pc, #216]	; (8002fd4 <xTaskIncrementTick+0x154>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d104      	bne.n	8002f0c <xTaskIncrementTick+0x8c>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002f02:	4b37      	ldr	r3, [pc, #220]	; (8002fe0 <xTaskIncrementTick+0x160>)
 8002f04:	f04f 32ff 	mov.w	r2, #4294967295
 8002f08:	601a      	str	r2, [r3, #0]
					break;
 8002f0a:	e03f      	b.n	8002f8c <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002f0c:	4b31      	ldr	r3, [pc, #196]	; (8002fd4 <xTaskIncrementTick+0x154>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	68db      	ldr	r3, [r3, #12]
 8002f12:	68db      	ldr	r3, [r3, #12]
 8002f14:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002f16:	68bb      	ldr	r3, [r7, #8]
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8002f1c:	693a      	ldr	r2, [r7, #16]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	429a      	cmp	r2, r3
 8002f22:	d203      	bcs.n	8002f2c <xTaskIncrementTick+0xac>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8002f24:	4a2e      	ldr	r2, [pc, #184]	; (8002fe0 <xTaskIncrementTick+0x160>)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8002f2a:	e02f      	b.n	8002f8c <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002f2c:	68bb      	ldr	r3, [r7, #8]
 8002f2e:	3304      	adds	r3, #4
 8002f30:	4618      	mov	r0, r3
 8002f32:	f7fe ff27 	bl	8001d84 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002f36:	68bb      	ldr	r3, [r7, #8]
 8002f38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d004      	beq.n	8002f48 <xTaskIncrementTick+0xc8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002f3e:	68bb      	ldr	r3, [r7, #8]
 8002f40:	3318      	adds	r3, #24
 8002f42:	4618      	mov	r0, r3
 8002f44:	f7fe ff1e 	bl	8001d84 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8002f48:	68bb      	ldr	r3, [r7, #8]
 8002f4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f4c:	4b25      	ldr	r3, [pc, #148]	; (8002fe4 <xTaskIncrementTick+0x164>)
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	429a      	cmp	r2, r3
 8002f52:	d903      	bls.n	8002f5c <xTaskIncrementTick+0xdc>
 8002f54:	68bb      	ldr	r3, [r7, #8]
 8002f56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f58:	4a22      	ldr	r2, [pc, #136]	; (8002fe4 <xTaskIncrementTick+0x164>)
 8002f5a:	6013      	str	r3, [r2, #0]
 8002f5c:	68bb      	ldr	r3, [r7, #8]
 8002f5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f60:	4613      	mov	r3, r2
 8002f62:	009b      	lsls	r3, r3, #2
 8002f64:	4413      	add	r3, r2
 8002f66:	009b      	lsls	r3, r3, #2
 8002f68:	4a1f      	ldr	r2, [pc, #124]	; (8002fe8 <xTaskIncrementTick+0x168>)
 8002f6a:	441a      	add	r2, r3
 8002f6c:	68bb      	ldr	r3, [r7, #8]
 8002f6e:	3304      	adds	r3, #4
 8002f70:	4619      	mov	r1, r3
 8002f72:	4610      	mov	r0, r2
 8002f74:	f7fe fea9 	bl	8001cca <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002f78:	68bb      	ldr	r3, [r7, #8]
 8002f7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f7c:	4b1b      	ldr	r3, [pc, #108]	; (8002fec <xTaskIncrementTick+0x16c>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f82:	429a      	cmp	r2, r3
 8002f84:	d3b8      	bcc.n	8002ef8 <xTaskIncrementTick+0x78>
						{
							xSwitchRequired = pdTRUE;
 8002f86:	2301      	movs	r3, #1
 8002f88:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002f8a:	e7b5      	b.n	8002ef8 <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002f8c:	4b17      	ldr	r3, [pc, #92]	; (8002fec <xTaskIncrementTick+0x16c>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f92:	4915      	ldr	r1, [pc, #84]	; (8002fe8 <xTaskIncrementTick+0x168>)
 8002f94:	4613      	mov	r3, r2
 8002f96:	009b      	lsls	r3, r3, #2
 8002f98:	4413      	add	r3, r2
 8002f9a:	009b      	lsls	r3, r3, #2
 8002f9c:	440b      	add	r3, r1
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	2b01      	cmp	r3, #1
 8002fa2:	d907      	bls.n	8002fb4 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 8002fa4:	2301      	movs	r3, #1
 8002fa6:	617b      	str	r3, [r7, #20]
 8002fa8:	e004      	b.n	8002fb4 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8002faa:	4b11      	ldr	r3, [pc, #68]	; (8002ff0 <xTaskIncrementTick+0x170>)
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	3301      	adds	r3, #1
 8002fb0:	4a0f      	ldr	r2, [pc, #60]	; (8002ff0 <xTaskIncrementTick+0x170>)
 8002fb2:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8002fb4:	4b0f      	ldr	r3, [pc, #60]	; (8002ff4 <xTaskIncrementTick+0x174>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d001      	beq.n	8002fc0 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8002fc0:	697b      	ldr	r3, [r7, #20]
}
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	3718      	adds	r7, #24
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}
 8002fca:	bf00      	nop
 8002fcc:	20000c4c 	.word	0x20000c4c
 8002fd0:	20000c28 	.word	0x20000c28
 8002fd4:	20000bdc 	.word	0x20000bdc
 8002fd8:	20000be0 	.word	0x20000be0
 8002fdc:	20000c3c 	.word	0x20000c3c
 8002fe0:	20000c44 	.word	0x20000c44
 8002fe4:	20000c2c 	.word	0x20000c2c
 8002fe8:	20000754 	.word	0x20000754
 8002fec:	20000750 	.word	0x20000750
 8002ff0:	20000c34 	.word	0x20000c34
 8002ff4:	20000c38 	.word	0x20000c38

08002ff8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	b085      	sub	sp, #20
 8002ffc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002ffe:	4b29      	ldr	r3, [pc, #164]	; (80030a4 <vTaskSwitchContext+0xac>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	2b00      	cmp	r3, #0
 8003004:	d003      	beq.n	800300e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003006:	4b28      	ldr	r3, [pc, #160]	; (80030a8 <vTaskSwitchContext+0xb0>)
 8003008:	2201      	movs	r2, #1
 800300a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800300c:	e043      	b.n	8003096 <vTaskSwitchContext+0x9e>
		xYieldPending = pdFALSE;
 800300e:	4b26      	ldr	r3, [pc, #152]	; (80030a8 <vTaskSwitchContext+0xb0>)
 8003010:	2200      	movs	r2, #0
 8003012:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003014:	4b25      	ldr	r3, [pc, #148]	; (80030ac <vTaskSwitchContext+0xb4>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	60fb      	str	r3, [r7, #12]
 800301a:	e012      	b.n	8003042 <vTaskSwitchContext+0x4a>
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d10c      	bne.n	800303c <vTaskSwitchContext+0x44>
	__asm volatile
 8003022:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003026:	b672      	cpsid	i
 8003028:	f383 8811 	msr	BASEPRI, r3
 800302c:	f3bf 8f6f 	isb	sy
 8003030:	f3bf 8f4f 	dsb	sy
 8003034:	b662      	cpsie	i
 8003036:	607b      	str	r3, [r7, #4]
}
 8003038:	bf00      	nop
 800303a:	e7fe      	b.n	800303a <vTaskSwitchContext+0x42>
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	3b01      	subs	r3, #1
 8003040:	60fb      	str	r3, [r7, #12]
 8003042:	491b      	ldr	r1, [pc, #108]	; (80030b0 <vTaskSwitchContext+0xb8>)
 8003044:	68fa      	ldr	r2, [r7, #12]
 8003046:	4613      	mov	r3, r2
 8003048:	009b      	lsls	r3, r3, #2
 800304a:	4413      	add	r3, r2
 800304c:	009b      	lsls	r3, r3, #2
 800304e:	440b      	add	r3, r1
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d0e2      	beq.n	800301c <vTaskSwitchContext+0x24>
 8003056:	68fa      	ldr	r2, [r7, #12]
 8003058:	4613      	mov	r3, r2
 800305a:	009b      	lsls	r3, r3, #2
 800305c:	4413      	add	r3, r2
 800305e:	009b      	lsls	r3, r3, #2
 8003060:	4a13      	ldr	r2, [pc, #76]	; (80030b0 <vTaskSwitchContext+0xb8>)
 8003062:	4413      	add	r3, r2
 8003064:	60bb      	str	r3, [r7, #8]
 8003066:	68bb      	ldr	r3, [r7, #8]
 8003068:	685b      	ldr	r3, [r3, #4]
 800306a:	685a      	ldr	r2, [r3, #4]
 800306c:	68bb      	ldr	r3, [r7, #8]
 800306e:	605a      	str	r2, [r3, #4]
 8003070:	68bb      	ldr	r3, [r7, #8]
 8003072:	685a      	ldr	r2, [r3, #4]
 8003074:	68bb      	ldr	r3, [r7, #8]
 8003076:	3308      	adds	r3, #8
 8003078:	429a      	cmp	r2, r3
 800307a:	d104      	bne.n	8003086 <vTaskSwitchContext+0x8e>
 800307c:	68bb      	ldr	r3, [r7, #8]
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	685a      	ldr	r2, [r3, #4]
 8003082:	68bb      	ldr	r3, [r7, #8]
 8003084:	605a      	str	r2, [r3, #4]
 8003086:	68bb      	ldr	r3, [r7, #8]
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	68db      	ldr	r3, [r3, #12]
 800308c:	4a09      	ldr	r2, [pc, #36]	; (80030b4 <vTaskSwitchContext+0xbc>)
 800308e:	6013      	str	r3, [r2, #0]
 8003090:	4a06      	ldr	r2, [pc, #24]	; (80030ac <vTaskSwitchContext+0xb4>)
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	6013      	str	r3, [r2, #0]
}
 8003096:	bf00      	nop
 8003098:	3714      	adds	r7, #20
 800309a:	46bd      	mov	sp, r7
 800309c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a0:	4770      	bx	lr
 80030a2:	bf00      	nop
 80030a4:	20000c4c 	.word	0x20000c4c
 80030a8:	20000c38 	.word	0x20000c38
 80030ac:	20000c2c 	.word	0x20000c2c
 80030b0:	20000754 	.word	0x20000754
 80030b4:	20000750 	.word	0x20000750

080030b8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b084      	sub	sp, #16
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
 80030c0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d10c      	bne.n	80030e2 <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 80030c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030cc:	b672      	cpsid	i
 80030ce:	f383 8811 	msr	BASEPRI, r3
 80030d2:	f3bf 8f6f 	isb	sy
 80030d6:	f3bf 8f4f 	dsb	sy
 80030da:	b662      	cpsie	i
 80030dc:	60fb      	str	r3, [r7, #12]
}
 80030de:	bf00      	nop
 80030e0:	e7fe      	b.n	80030e0 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80030e2:	4b07      	ldr	r3, [pc, #28]	; (8003100 <vTaskPlaceOnEventList+0x48>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	3318      	adds	r3, #24
 80030e8:	4619      	mov	r1, r3
 80030ea:	6878      	ldr	r0, [r7, #4]
 80030ec:	f7fe fe11 	bl	8001d12 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80030f0:	2101      	movs	r1, #1
 80030f2:	6838      	ldr	r0, [r7, #0]
 80030f4:	f000 fa8a 	bl	800360c <prvAddCurrentTaskToDelayedList>
}
 80030f8:	bf00      	nop
 80030fa:	3710      	adds	r7, #16
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bd80      	pop	{r7, pc}
 8003100:	20000750 	.word	0x20000750

08003104 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003104:	b580      	push	{r7, lr}
 8003106:	b086      	sub	sp, #24
 8003108:	af00      	add	r7, sp, #0
 800310a:	60f8      	str	r0, [r7, #12]
 800310c:	60b9      	str	r1, [r7, #8]
 800310e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d10c      	bne.n	8003130 <vTaskPlaceOnEventListRestricted+0x2c>
	__asm volatile
 8003116:	f04f 0350 	mov.w	r3, #80	; 0x50
 800311a:	b672      	cpsid	i
 800311c:	f383 8811 	msr	BASEPRI, r3
 8003120:	f3bf 8f6f 	isb	sy
 8003124:	f3bf 8f4f 	dsb	sy
 8003128:	b662      	cpsie	i
 800312a:	617b      	str	r3, [r7, #20]
}
 800312c:	bf00      	nop
 800312e:	e7fe      	b.n	800312e <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003130:	4b0a      	ldr	r3, [pc, #40]	; (800315c <vTaskPlaceOnEventListRestricted+0x58>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	3318      	adds	r3, #24
 8003136:	4619      	mov	r1, r3
 8003138:	68f8      	ldr	r0, [r7, #12]
 800313a:	f7fe fdc6 	bl	8001cca <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	2b00      	cmp	r3, #0
 8003142:	d002      	beq.n	800314a <vTaskPlaceOnEventListRestricted+0x46>
		{
			xTicksToWait = portMAX_DELAY;
 8003144:	f04f 33ff 	mov.w	r3, #4294967295
 8003148:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800314a:	6879      	ldr	r1, [r7, #4]
 800314c:	68b8      	ldr	r0, [r7, #8]
 800314e:	f000 fa5d 	bl	800360c <prvAddCurrentTaskToDelayedList>
	}
 8003152:	bf00      	nop
 8003154:	3718      	adds	r7, #24
 8003156:	46bd      	mov	sp, r7
 8003158:	bd80      	pop	{r7, pc}
 800315a:	bf00      	nop
 800315c:	20000750 	.word	0x20000750

08003160 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b086      	sub	sp, #24
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	68db      	ldr	r3, [r3, #12]
 800316c:	68db      	ldr	r3, [r3, #12]
 800316e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003170:	693b      	ldr	r3, [r7, #16]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d10c      	bne.n	8003190 <xTaskRemoveFromEventList+0x30>
	__asm volatile
 8003176:	f04f 0350 	mov.w	r3, #80	; 0x50
 800317a:	b672      	cpsid	i
 800317c:	f383 8811 	msr	BASEPRI, r3
 8003180:	f3bf 8f6f 	isb	sy
 8003184:	f3bf 8f4f 	dsb	sy
 8003188:	b662      	cpsie	i
 800318a:	60fb      	str	r3, [r7, #12]
}
 800318c:	bf00      	nop
 800318e:	e7fe      	b.n	800318e <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003190:	693b      	ldr	r3, [r7, #16]
 8003192:	3318      	adds	r3, #24
 8003194:	4618      	mov	r0, r3
 8003196:	f7fe fdf5 	bl	8001d84 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800319a:	4b1e      	ldr	r3, [pc, #120]	; (8003214 <xTaskRemoveFromEventList+0xb4>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d11d      	bne.n	80031de <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80031a2:	693b      	ldr	r3, [r7, #16]
 80031a4:	3304      	adds	r3, #4
 80031a6:	4618      	mov	r0, r3
 80031a8:	f7fe fdec 	bl	8001d84 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80031ac:	693b      	ldr	r3, [r7, #16]
 80031ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031b0:	4b19      	ldr	r3, [pc, #100]	; (8003218 <xTaskRemoveFromEventList+0xb8>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	429a      	cmp	r2, r3
 80031b6:	d903      	bls.n	80031c0 <xTaskRemoveFromEventList+0x60>
 80031b8:	693b      	ldr	r3, [r7, #16]
 80031ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031bc:	4a16      	ldr	r2, [pc, #88]	; (8003218 <xTaskRemoveFromEventList+0xb8>)
 80031be:	6013      	str	r3, [r2, #0]
 80031c0:	693b      	ldr	r3, [r7, #16]
 80031c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031c4:	4613      	mov	r3, r2
 80031c6:	009b      	lsls	r3, r3, #2
 80031c8:	4413      	add	r3, r2
 80031ca:	009b      	lsls	r3, r3, #2
 80031cc:	4a13      	ldr	r2, [pc, #76]	; (800321c <xTaskRemoveFromEventList+0xbc>)
 80031ce:	441a      	add	r2, r3
 80031d0:	693b      	ldr	r3, [r7, #16]
 80031d2:	3304      	adds	r3, #4
 80031d4:	4619      	mov	r1, r3
 80031d6:	4610      	mov	r0, r2
 80031d8:	f7fe fd77 	bl	8001cca <vListInsertEnd>
 80031dc:	e005      	b.n	80031ea <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80031de:	693b      	ldr	r3, [r7, #16]
 80031e0:	3318      	adds	r3, #24
 80031e2:	4619      	mov	r1, r3
 80031e4:	480e      	ldr	r0, [pc, #56]	; (8003220 <xTaskRemoveFromEventList+0xc0>)
 80031e6:	f7fe fd70 	bl	8001cca <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80031ea:	693b      	ldr	r3, [r7, #16]
 80031ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031ee:	4b0d      	ldr	r3, [pc, #52]	; (8003224 <xTaskRemoveFromEventList+0xc4>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031f4:	429a      	cmp	r2, r3
 80031f6:	d905      	bls.n	8003204 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80031f8:	2301      	movs	r3, #1
 80031fa:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80031fc:	4b0a      	ldr	r3, [pc, #40]	; (8003228 <xTaskRemoveFromEventList+0xc8>)
 80031fe:	2201      	movs	r2, #1
 8003200:	601a      	str	r2, [r3, #0]
 8003202:	e001      	b.n	8003208 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 8003204:	2300      	movs	r3, #0
 8003206:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003208:	697b      	ldr	r3, [r7, #20]
}
 800320a:	4618      	mov	r0, r3
 800320c:	3718      	adds	r7, #24
 800320e:	46bd      	mov	sp, r7
 8003210:	bd80      	pop	{r7, pc}
 8003212:	bf00      	nop
 8003214:	20000c4c 	.word	0x20000c4c
 8003218:	20000c2c 	.word	0x20000c2c
 800321c:	20000754 	.word	0x20000754
 8003220:	20000be4 	.word	0x20000be4
 8003224:	20000750 	.word	0x20000750
 8003228:	20000c38 	.word	0x20000c38

0800322c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800322c:	b480      	push	{r7}
 800322e:	b083      	sub	sp, #12
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003234:	4b06      	ldr	r3, [pc, #24]	; (8003250 <vTaskInternalSetTimeOutState+0x24>)
 8003236:	681a      	ldr	r2, [r3, #0]
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800323c:	4b05      	ldr	r3, [pc, #20]	; (8003254 <vTaskInternalSetTimeOutState+0x28>)
 800323e:	681a      	ldr	r2, [r3, #0]
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	605a      	str	r2, [r3, #4]
}
 8003244:	bf00      	nop
 8003246:	370c      	adds	r7, #12
 8003248:	46bd      	mov	sp, r7
 800324a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324e:	4770      	bx	lr
 8003250:	20000c3c 	.word	0x20000c3c
 8003254:	20000c28 	.word	0x20000c28

08003258 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b088      	sub	sp, #32
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
 8003260:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2b00      	cmp	r3, #0
 8003266:	d10c      	bne.n	8003282 <xTaskCheckForTimeOut+0x2a>
	__asm volatile
 8003268:	f04f 0350 	mov.w	r3, #80	; 0x50
 800326c:	b672      	cpsid	i
 800326e:	f383 8811 	msr	BASEPRI, r3
 8003272:	f3bf 8f6f 	isb	sy
 8003276:	f3bf 8f4f 	dsb	sy
 800327a:	b662      	cpsie	i
 800327c:	613b      	str	r3, [r7, #16]
}
 800327e:	bf00      	nop
 8003280:	e7fe      	b.n	8003280 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	2b00      	cmp	r3, #0
 8003286:	d10c      	bne.n	80032a2 <xTaskCheckForTimeOut+0x4a>
	__asm volatile
 8003288:	f04f 0350 	mov.w	r3, #80	; 0x50
 800328c:	b672      	cpsid	i
 800328e:	f383 8811 	msr	BASEPRI, r3
 8003292:	f3bf 8f6f 	isb	sy
 8003296:	f3bf 8f4f 	dsb	sy
 800329a:	b662      	cpsie	i
 800329c:	60fb      	str	r3, [r7, #12]
}
 800329e:	bf00      	nop
 80032a0:	e7fe      	b.n	80032a0 <xTaskCheckForTimeOut+0x48>

	taskENTER_CRITICAL();
 80032a2:	f000 fe73 	bl	8003f8c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80032a6:	4b1d      	ldr	r3, [pc, #116]	; (800331c <xTaskCheckForTimeOut+0xc4>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	69ba      	ldr	r2, [r7, #24]
 80032b2:	1ad3      	subs	r3, r2, r3
 80032b4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032be:	d102      	bne.n	80032c6 <xTaskCheckForTimeOut+0x6e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80032c0:	2300      	movs	r3, #0
 80032c2:	61fb      	str	r3, [r7, #28]
 80032c4:	e023      	b.n	800330e <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681a      	ldr	r2, [r3, #0]
 80032ca:	4b15      	ldr	r3, [pc, #84]	; (8003320 <xTaskCheckForTimeOut+0xc8>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	429a      	cmp	r2, r3
 80032d0:	d007      	beq.n	80032e2 <xTaskCheckForTimeOut+0x8a>
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	685b      	ldr	r3, [r3, #4]
 80032d6:	69ba      	ldr	r2, [r7, #24]
 80032d8:	429a      	cmp	r2, r3
 80032da:	d302      	bcc.n	80032e2 <xTaskCheckForTimeOut+0x8a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80032dc:	2301      	movs	r3, #1
 80032de:	61fb      	str	r3, [r7, #28]
 80032e0:	e015      	b.n	800330e <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	697a      	ldr	r2, [r7, #20]
 80032e8:	429a      	cmp	r2, r3
 80032ea:	d20b      	bcs.n	8003304 <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	681a      	ldr	r2, [r3, #0]
 80032f0:	697b      	ldr	r3, [r7, #20]
 80032f2:	1ad2      	subs	r2, r2, r3
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80032f8:	6878      	ldr	r0, [r7, #4]
 80032fa:	f7ff ff97 	bl	800322c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80032fe:	2300      	movs	r3, #0
 8003300:	61fb      	str	r3, [r7, #28]
 8003302:	e004      	b.n	800330e <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	2200      	movs	r2, #0
 8003308:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800330a:	2301      	movs	r3, #1
 800330c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800330e:	f000 fe71 	bl	8003ff4 <vPortExitCritical>

	return xReturn;
 8003312:	69fb      	ldr	r3, [r7, #28]
}
 8003314:	4618      	mov	r0, r3
 8003316:	3720      	adds	r7, #32
 8003318:	46bd      	mov	sp, r7
 800331a:	bd80      	pop	{r7, pc}
 800331c:	20000c28 	.word	0x20000c28
 8003320:	20000c3c 	.word	0x20000c3c

08003324 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003324:	b480      	push	{r7}
 8003326:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003328:	4b03      	ldr	r3, [pc, #12]	; (8003338 <vTaskMissedYield+0x14>)
 800332a:	2201      	movs	r2, #1
 800332c:	601a      	str	r2, [r3, #0]
}
 800332e:	bf00      	nop
 8003330:	46bd      	mov	sp, r7
 8003332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003336:	4770      	bx	lr
 8003338:	20000c38 	.word	0x20000c38

0800333c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b082      	sub	sp, #8
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003344:	f000 f852 	bl	80033ec <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003348:	4b06      	ldr	r3, [pc, #24]	; (8003364 <prvIdleTask+0x28>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	2b01      	cmp	r3, #1
 800334e:	d9f9      	bls.n	8003344 <prvIdleTask+0x8>
			{
				taskYIELD();
 8003350:	4b05      	ldr	r3, [pc, #20]	; (8003368 <prvIdleTask+0x2c>)
 8003352:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003356:	601a      	str	r2, [r3, #0]
 8003358:	f3bf 8f4f 	dsb	sy
 800335c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003360:	e7f0      	b.n	8003344 <prvIdleTask+0x8>
 8003362:	bf00      	nop
 8003364:	20000754 	.word	0x20000754
 8003368:	e000ed04 	.word	0xe000ed04

0800336c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b082      	sub	sp, #8
 8003370:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003372:	2300      	movs	r3, #0
 8003374:	607b      	str	r3, [r7, #4]
 8003376:	e00c      	b.n	8003392 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003378:	687a      	ldr	r2, [r7, #4]
 800337a:	4613      	mov	r3, r2
 800337c:	009b      	lsls	r3, r3, #2
 800337e:	4413      	add	r3, r2
 8003380:	009b      	lsls	r3, r3, #2
 8003382:	4a12      	ldr	r2, [pc, #72]	; (80033cc <prvInitialiseTaskLists+0x60>)
 8003384:	4413      	add	r3, r2
 8003386:	4618      	mov	r0, r3
 8003388:	f7fe fc72 	bl	8001c70 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	3301      	adds	r3, #1
 8003390:	607b      	str	r3, [r7, #4]
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	2b37      	cmp	r3, #55	; 0x37
 8003396:	d9ef      	bls.n	8003378 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003398:	480d      	ldr	r0, [pc, #52]	; (80033d0 <prvInitialiseTaskLists+0x64>)
 800339a:	f7fe fc69 	bl	8001c70 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800339e:	480d      	ldr	r0, [pc, #52]	; (80033d4 <prvInitialiseTaskLists+0x68>)
 80033a0:	f7fe fc66 	bl	8001c70 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80033a4:	480c      	ldr	r0, [pc, #48]	; (80033d8 <prvInitialiseTaskLists+0x6c>)
 80033a6:	f7fe fc63 	bl	8001c70 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80033aa:	480c      	ldr	r0, [pc, #48]	; (80033dc <prvInitialiseTaskLists+0x70>)
 80033ac:	f7fe fc60 	bl	8001c70 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80033b0:	480b      	ldr	r0, [pc, #44]	; (80033e0 <prvInitialiseTaskLists+0x74>)
 80033b2:	f7fe fc5d 	bl	8001c70 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80033b6:	4b0b      	ldr	r3, [pc, #44]	; (80033e4 <prvInitialiseTaskLists+0x78>)
 80033b8:	4a05      	ldr	r2, [pc, #20]	; (80033d0 <prvInitialiseTaskLists+0x64>)
 80033ba:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80033bc:	4b0a      	ldr	r3, [pc, #40]	; (80033e8 <prvInitialiseTaskLists+0x7c>)
 80033be:	4a05      	ldr	r2, [pc, #20]	; (80033d4 <prvInitialiseTaskLists+0x68>)
 80033c0:	601a      	str	r2, [r3, #0]
}
 80033c2:	bf00      	nop
 80033c4:	3708      	adds	r7, #8
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bd80      	pop	{r7, pc}
 80033ca:	bf00      	nop
 80033cc:	20000754 	.word	0x20000754
 80033d0:	20000bb4 	.word	0x20000bb4
 80033d4:	20000bc8 	.word	0x20000bc8
 80033d8:	20000be4 	.word	0x20000be4
 80033dc:	20000bf8 	.word	0x20000bf8
 80033e0:	20000c10 	.word	0x20000c10
 80033e4:	20000bdc 	.word	0x20000bdc
 80033e8:	20000be0 	.word	0x20000be0

080033ec <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b082      	sub	sp, #8
 80033f0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80033f2:	e019      	b.n	8003428 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80033f4:	f000 fdca 	bl	8003f8c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80033f8:	4b10      	ldr	r3, [pc, #64]	; (800343c <prvCheckTasksWaitingTermination+0x50>)
 80033fa:	68db      	ldr	r3, [r3, #12]
 80033fc:	68db      	ldr	r3, [r3, #12]
 80033fe:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	3304      	adds	r3, #4
 8003404:	4618      	mov	r0, r3
 8003406:	f7fe fcbd 	bl	8001d84 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800340a:	4b0d      	ldr	r3, [pc, #52]	; (8003440 <prvCheckTasksWaitingTermination+0x54>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	3b01      	subs	r3, #1
 8003410:	4a0b      	ldr	r2, [pc, #44]	; (8003440 <prvCheckTasksWaitingTermination+0x54>)
 8003412:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003414:	4b0b      	ldr	r3, [pc, #44]	; (8003444 <prvCheckTasksWaitingTermination+0x58>)
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	3b01      	subs	r3, #1
 800341a:	4a0a      	ldr	r2, [pc, #40]	; (8003444 <prvCheckTasksWaitingTermination+0x58>)
 800341c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800341e:	f000 fde9 	bl	8003ff4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003422:	6878      	ldr	r0, [r7, #4]
 8003424:	f000 f810 	bl	8003448 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003428:	4b06      	ldr	r3, [pc, #24]	; (8003444 <prvCheckTasksWaitingTermination+0x58>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	2b00      	cmp	r3, #0
 800342e:	d1e1      	bne.n	80033f4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003430:	bf00      	nop
 8003432:	bf00      	nop
 8003434:	3708      	adds	r7, #8
 8003436:	46bd      	mov	sp, r7
 8003438:	bd80      	pop	{r7, pc}
 800343a:	bf00      	nop
 800343c:	20000bf8 	.word	0x20000bf8
 8003440:	20000c24 	.word	0x20000c24
 8003444:	20000c0c 	.word	0x20000c0c

08003448 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003448:	b580      	push	{r7, lr}
 800344a:	b084      	sub	sp, #16
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8003456:	2b00      	cmp	r3, #0
 8003458:	d108      	bne.n	800346c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800345e:	4618      	mov	r0, r3
 8003460:	f000 ff8a 	bl	8004378 <vPortFree>
				vPortFree( pxTCB );
 8003464:	6878      	ldr	r0, [r7, #4]
 8003466:	f000 ff87 	bl	8004378 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800346a:	e01a      	b.n	80034a2 <prvDeleteTCB+0x5a>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8003472:	2b01      	cmp	r3, #1
 8003474:	d103      	bne.n	800347e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8003476:	6878      	ldr	r0, [r7, #4]
 8003478:	f000 ff7e 	bl	8004378 <vPortFree>
	}
 800347c:	e011      	b.n	80034a2 <prvDeleteTCB+0x5a>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8003484:	2b02      	cmp	r3, #2
 8003486:	d00c      	beq.n	80034a2 <prvDeleteTCB+0x5a>
	__asm volatile
 8003488:	f04f 0350 	mov.w	r3, #80	; 0x50
 800348c:	b672      	cpsid	i
 800348e:	f383 8811 	msr	BASEPRI, r3
 8003492:	f3bf 8f6f 	isb	sy
 8003496:	f3bf 8f4f 	dsb	sy
 800349a:	b662      	cpsie	i
 800349c:	60fb      	str	r3, [r7, #12]
}
 800349e:	bf00      	nop
 80034a0:	e7fe      	b.n	80034a0 <prvDeleteTCB+0x58>
	}
 80034a2:	bf00      	nop
 80034a4:	3710      	adds	r7, #16
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bd80      	pop	{r7, pc}
	...

080034ac <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80034ac:	b480      	push	{r7}
 80034ae:	b083      	sub	sp, #12
 80034b0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80034b2:	4b0c      	ldr	r3, [pc, #48]	; (80034e4 <prvResetNextTaskUnblockTime+0x38>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d104      	bne.n	80034c6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80034bc:	4b0a      	ldr	r3, [pc, #40]	; (80034e8 <prvResetNextTaskUnblockTime+0x3c>)
 80034be:	f04f 32ff 	mov.w	r2, #4294967295
 80034c2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80034c4:	e008      	b.n	80034d8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80034c6:	4b07      	ldr	r3, [pc, #28]	; (80034e4 <prvResetNextTaskUnblockTime+0x38>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	68db      	ldr	r3, [r3, #12]
 80034cc:	68db      	ldr	r3, [r3, #12]
 80034ce:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	4a04      	ldr	r2, [pc, #16]	; (80034e8 <prvResetNextTaskUnblockTime+0x3c>)
 80034d6:	6013      	str	r3, [r2, #0]
}
 80034d8:	bf00      	nop
 80034da:	370c      	adds	r7, #12
 80034dc:	46bd      	mov	sp, r7
 80034de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e2:	4770      	bx	lr
 80034e4:	20000bdc 	.word	0x20000bdc
 80034e8:	20000c44 	.word	0x20000c44

080034ec <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80034ec:	b480      	push	{r7}
 80034ee:	b083      	sub	sp, #12
 80034f0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80034f2:	4b0b      	ldr	r3, [pc, #44]	; (8003520 <xTaskGetSchedulerState+0x34>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d102      	bne.n	8003500 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80034fa:	2301      	movs	r3, #1
 80034fc:	607b      	str	r3, [r7, #4]
 80034fe:	e008      	b.n	8003512 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003500:	4b08      	ldr	r3, [pc, #32]	; (8003524 <xTaskGetSchedulerState+0x38>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	2b00      	cmp	r3, #0
 8003506:	d102      	bne.n	800350e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003508:	2302      	movs	r3, #2
 800350a:	607b      	str	r3, [r7, #4]
 800350c:	e001      	b.n	8003512 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800350e:	2300      	movs	r3, #0
 8003510:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003512:	687b      	ldr	r3, [r7, #4]
	}
 8003514:	4618      	mov	r0, r3
 8003516:	370c      	adds	r7, #12
 8003518:	46bd      	mov	sp, r7
 800351a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351e:	4770      	bx	lr
 8003520:	20000c30 	.word	0x20000c30
 8003524:	20000c4c 	.word	0x20000c4c

08003528 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8003528:	b580      	push	{r7, lr}
 800352a:	b086      	sub	sp, #24
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8003534:	2300      	movs	r3, #0
 8003536:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2b00      	cmp	r3, #0
 800353c:	d05a      	beq.n	80035f4 <xTaskPriorityDisinherit+0xcc>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800353e:	4b30      	ldr	r3, [pc, #192]	; (8003600 <xTaskPriorityDisinherit+0xd8>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	693a      	ldr	r2, [r7, #16]
 8003544:	429a      	cmp	r2, r3
 8003546:	d00c      	beq.n	8003562 <xTaskPriorityDisinherit+0x3a>
	__asm volatile
 8003548:	f04f 0350 	mov.w	r3, #80	; 0x50
 800354c:	b672      	cpsid	i
 800354e:	f383 8811 	msr	BASEPRI, r3
 8003552:	f3bf 8f6f 	isb	sy
 8003556:	f3bf 8f4f 	dsb	sy
 800355a:	b662      	cpsie	i
 800355c:	60fb      	str	r3, [r7, #12]
}
 800355e:	bf00      	nop
 8003560:	e7fe      	b.n	8003560 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 8003562:	693b      	ldr	r3, [r7, #16]
 8003564:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003566:	2b00      	cmp	r3, #0
 8003568:	d10c      	bne.n	8003584 <xTaskPriorityDisinherit+0x5c>
	__asm volatile
 800356a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800356e:	b672      	cpsid	i
 8003570:	f383 8811 	msr	BASEPRI, r3
 8003574:	f3bf 8f6f 	isb	sy
 8003578:	f3bf 8f4f 	dsb	sy
 800357c:	b662      	cpsie	i
 800357e:	60bb      	str	r3, [r7, #8]
}
 8003580:	bf00      	nop
 8003582:	e7fe      	b.n	8003582 <xTaskPriorityDisinherit+0x5a>
			( pxTCB->uxMutexesHeld )--;
 8003584:	693b      	ldr	r3, [r7, #16]
 8003586:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003588:	1e5a      	subs	r2, r3, #1
 800358a:	693b      	ldr	r3, [r7, #16]
 800358c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800358e:	693b      	ldr	r3, [r7, #16]
 8003590:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003592:	693b      	ldr	r3, [r7, #16]
 8003594:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003596:	429a      	cmp	r2, r3
 8003598:	d02c      	beq.n	80035f4 <xTaskPriorityDisinherit+0xcc>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800359a:	693b      	ldr	r3, [r7, #16]
 800359c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d128      	bne.n	80035f4 <xTaskPriorityDisinherit+0xcc>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80035a2:	693b      	ldr	r3, [r7, #16]
 80035a4:	3304      	adds	r3, #4
 80035a6:	4618      	mov	r0, r3
 80035a8:	f7fe fbec 	bl	8001d84 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80035ac:	693b      	ldr	r3, [r7, #16]
 80035ae:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80035b0:	693b      	ldr	r3, [r7, #16]
 80035b2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80035b4:	693b      	ldr	r3, [r7, #16]
 80035b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035b8:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80035bc:	693b      	ldr	r3, [r7, #16]
 80035be:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80035c0:	693b      	ldr	r3, [r7, #16]
 80035c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035c4:	4b0f      	ldr	r3, [pc, #60]	; (8003604 <xTaskPriorityDisinherit+0xdc>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	429a      	cmp	r2, r3
 80035ca:	d903      	bls.n	80035d4 <xTaskPriorityDisinherit+0xac>
 80035cc:	693b      	ldr	r3, [r7, #16]
 80035ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035d0:	4a0c      	ldr	r2, [pc, #48]	; (8003604 <xTaskPriorityDisinherit+0xdc>)
 80035d2:	6013      	str	r3, [r2, #0]
 80035d4:	693b      	ldr	r3, [r7, #16]
 80035d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035d8:	4613      	mov	r3, r2
 80035da:	009b      	lsls	r3, r3, #2
 80035dc:	4413      	add	r3, r2
 80035de:	009b      	lsls	r3, r3, #2
 80035e0:	4a09      	ldr	r2, [pc, #36]	; (8003608 <xTaskPriorityDisinherit+0xe0>)
 80035e2:	441a      	add	r2, r3
 80035e4:	693b      	ldr	r3, [r7, #16]
 80035e6:	3304      	adds	r3, #4
 80035e8:	4619      	mov	r1, r3
 80035ea:	4610      	mov	r0, r2
 80035ec:	f7fe fb6d 	bl	8001cca <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80035f0:	2301      	movs	r3, #1
 80035f2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80035f4:	697b      	ldr	r3, [r7, #20]
	}
 80035f6:	4618      	mov	r0, r3
 80035f8:	3718      	adds	r7, #24
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bd80      	pop	{r7, pc}
 80035fe:	bf00      	nop
 8003600:	20000750 	.word	0x20000750
 8003604:	20000c2c 	.word	0x20000c2c
 8003608:	20000754 	.word	0x20000754

0800360c <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b084      	sub	sp, #16
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
 8003614:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003616:	4b21      	ldr	r3, [pc, #132]	; (800369c <prvAddCurrentTaskToDelayedList+0x90>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800361c:	4b20      	ldr	r3, [pc, #128]	; (80036a0 <prvAddCurrentTaskToDelayedList+0x94>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	3304      	adds	r3, #4
 8003622:	4618      	mov	r0, r3
 8003624:	f7fe fbae 	bl	8001d84 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800362e:	d10a      	bne.n	8003646 <prvAddCurrentTaskToDelayedList+0x3a>
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	2b00      	cmp	r3, #0
 8003634:	d007      	beq.n	8003646 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003636:	4b1a      	ldr	r3, [pc, #104]	; (80036a0 <prvAddCurrentTaskToDelayedList+0x94>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	3304      	adds	r3, #4
 800363c:	4619      	mov	r1, r3
 800363e:	4819      	ldr	r0, [pc, #100]	; (80036a4 <prvAddCurrentTaskToDelayedList+0x98>)
 8003640:	f7fe fb43 	bl	8001cca <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003644:	e026      	b.n	8003694 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003646:	68fa      	ldr	r2, [r7, #12]
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	4413      	add	r3, r2
 800364c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800364e:	4b14      	ldr	r3, [pc, #80]	; (80036a0 <prvAddCurrentTaskToDelayedList+0x94>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	68ba      	ldr	r2, [r7, #8]
 8003654:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8003656:	68ba      	ldr	r2, [r7, #8]
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	429a      	cmp	r2, r3
 800365c:	d209      	bcs.n	8003672 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800365e:	4b12      	ldr	r3, [pc, #72]	; (80036a8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8003660:	681a      	ldr	r2, [r3, #0]
 8003662:	4b0f      	ldr	r3, [pc, #60]	; (80036a0 <prvAddCurrentTaskToDelayedList+0x94>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	3304      	adds	r3, #4
 8003668:	4619      	mov	r1, r3
 800366a:	4610      	mov	r0, r2
 800366c:	f7fe fb51 	bl	8001d12 <vListInsert>
}
 8003670:	e010      	b.n	8003694 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003672:	4b0e      	ldr	r3, [pc, #56]	; (80036ac <prvAddCurrentTaskToDelayedList+0xa0>)
 8003674:	681a      	ldr	r2, [r3, #0]
 8003676:	4b0a      	ldr	r3, [pc, #40]	; (80036a0 <prvAddCurrentTaskToDelayedList+0x94>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	3304      	adds	r3, #4
 800367c:	4619      	mov	r1, r3
 800367e:	4610      	mov	r0, r2
 8003680:	f7fe fb47 	bl	8001d12 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8003684:	4b0a      	ldr	r3, [pc, #40]	; (80036b0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	68ba      	ldr	r2, [r7, #8]
 800368a:	429a      	cmp	r2, r3
 800368c:	d202      	bcs.n	8003694 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800368e:	4a08      	ldr	r2, [pc, #32]	; (80036b0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8003690:	68bb      	ldr	r3, [r7, #8]
 8003692:	6013      	str	r3, [r2, #0]
}
 8003694:	bf00      	nop
 8003696:	3710      	adds	r7, #16
 8003698:	46bd      	mov	sp, r7
 800369a:	bd80      	pop	{r7, pc}
 800369c:	20000c28 	.word	0x20000c28
 80036a0:	20000750 	.word	0x20000750
 80036a4:	20000c10 	.word	0x20000c10
 80036a8:	20000be0 	.word	0x20000be0
 80036ac:	20000bdc 	.word	0x20000bdc
 80036b0:	20000c44 	.word	0x20000c44

080036b4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b08a      	sub	sp, #40	; 0x28
 80036b8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80036ba:	2300      	movs	r3, #0
 80036bc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80036be:	f000 fb15 	bl	8003cec <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80036c2:	4b1d      	ldr	r3, [pc, #116]	; (8003738 <xTimerCreateTimerTask+0x84>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d021      	beq.n	800370e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80036ca:	2300      	movs	r3, #0
 80036cc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80036ce:	2300      	movs	r3, #0
 80036d0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80036d2:	1d3a      	adds	r2, r7, #4
 80036d4:	f107 0108 	add.w	r1, r7, #8
 80036d8:	f107 030c 	add.w	r3, r7, #12
 80036dc:	4618      	mov	r0, r3
 80036de:	f7fe faad 	bl	8001c3c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80036e2:	6879      	ldr	r1, [r7, #4]
 80036e4:	68bb      	ldr	r3, [r7, #8]
 80036e6:	68fa      	ldr	r2, [r7, #12]
 80036e8:	9202      	str	r2, [sp, #8]
 80036ea:	9301      	str	r3, [sp, #4]
 80036ec:	2302      	movs	r3, #2
 80036ee:	9300      	str	r3, [sp, #0]
 80036f0:	2300      	movs	r3, #0
 80036f2:	460a      	mov	r2, r1
 80036f4:	4911      	ldr	r1, [pc, #68]	; (800373c <xTimerCreateTimerTask+0x88>)
 80036f6:	4812      	ldr	r0, [pc, #72]	; (8003740 <xTimerCreateTimerTask+0x8c>)
 80036f8:	f7ff f8ba 	bl	8002870 <xTaskCreateStatic>
 80036fc:	4603      	mov	r3, r0
 80036fe:	4a11      	ldr	r2, [pc, #68]	; (8003744 <xTimerCreateTimerTask+0x90>)
 8003700:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8003702:	4b10      	ldr	r3, [pc, #64]	; (8003744 <xTimerCreateTimerTask+0x90>)
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	2b00      	cmp	r3, #0
 8003708:	d001      	beq.n	800370e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800370a:	2301      	movs	r3, #1
 800370c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800370e:	697b      	ldr	r3, [r7, #20]
 8003710:	2b00      	cmp	r3, #0
 8003712:	d10c      	bne.n	800372e <xTimerCreateTimerTask+0x7a>
	__asm volatile
 8003714:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003718:	b672      	cpsid	i
 800371a:	f383 8811 	msr	BASEPRI, r3
 800371e:	f3bf 8f6f 	isb	sy
 8003722:	f3bf 8f4f 	dsb	sy
 8003726:	b662      	cpsie	i
 8003728:	613b      	str	r3, [r7, #16]
}
 800372a:	bf00      	nop
 800372c:	e7fe      	b.n	800372c <xTimerCreateTimerTask+0x78>
	return xReturn;
 800372e:	697b      	ldr	r3, [r7, #20]
}
 8003730:	4618      	mov	r0, r3
 8003732:	3718      	adds	r7, #24
 8003734:	46bd      	mov	sp, r7
 8003736:	bd80      	pop	{r7, pc}
 8003738:	20000c80 	.word	0x20000c80
 800373c:	08005538 	.word	0x08005538
 8003740:	08003885 	.word	0x08003885
 8003744:	20000c84 	.word	0x20000c84

08003748 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b08a      	sub	sp, #40	; 0x28
 800374c:	af00      	add	r7, sp, #0
 800374e:	60f8      	str	r0, [r7, #12]
 8003750:	60b9      	str	r1, [r7, #8]
 8003752:	607a      	str	r2, [r7, #4]
 8003754:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8003756:	2300      	movs	r3, #0
 8003758:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	2b00      	cmp	r3, #0
 800375e:	d10c      	bne.n	800377a <xTimerGenericCommand+0x32>
	__asm volatile
 8003760:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003764:	b672      	cpsid	i
 8003766:	f383 8811 	msr	BASEPRI, r3
 800376a:	f3bf 8f6f 	isb	sy
 800376e:	f3bf 8f4f 	dsb	sy
 8003772:	b662      	cpsie	i
 8003774:	623b      	str	r3, [r7, #32]
}
 8003776:	bf00      	nop
 8003778:	e7fe      	b.n	8003778 <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800377a:	4b1a      	ldr	r3, [pc, #104]	; (80037e4 <xTimerGenericCommand+0x9c>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	2b00      	cmp	r3, #0
 8003780:	d02a      	beq.n	80037d8 <xTimerGenericCommand+0x90>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8003782:	68bb      	ldr	r3, [r7, #8]
 8003784:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800378e:	68bb      	ldr	r3, [r7, #8]
 8003790:	2b05      	cmp	r3, #5
 8003792:	dc18      	bgt.n	80037c6 <xTimerGenericCommand+0x7e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8003794:	f7ff feaa 	bl	80034ec <xTaskGetSchedulerState>
 8003798:	4603      	mov	r3, r0
 800379a:	2b02      	cmp	r3, #2
 800379c:	d109      	bne.n	80037b2 <xTimerGenericCommand+0x6a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800379e:	4b11      	ldr	r3, [pc, #68]	; (80037e4 <xTimerGenericCommand+0x9c>)
 80037a0:	6818      	ldr	r0, [r3, #0]
 80037a2:	f107 0110 	add.w	r1, r7, #16
 80037a6:	2300      	movs	r3, #0
 80037a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80037aa:	f7fe fc67 	bl	800207c <xQueueGenericSend>
 80037ae:	6278      	str	r0, [r7, #36]	; 0x24
 80037b0:	e012      	b.n	80037d8 <xTimerGenericCommand+0x90>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80037b2:	4b0c      	ldr	r3, [pc, #48]	; (80037e4 <xTimerGenericCommand+0x9c>)
 80037b4:	6818      	ldr	r0, [r3, #0]
 80037b6:	f107 0110 	add.w	r1, r7, #16
 80037ba:	2300      	movs	r3, #0
 80037bc:	2200      	movs	r2, #0
 80037be:	f7fe fc5d 	bl	800207c <xQueueGenericSend>
 80037c2:	6278      	str	r0, [r7, #36]	; 0x24
 80037c4:	e008      	b.n	80037d8 <xTimerGenericCommand+0x90>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80037c6:	4b07      	ldr	r3, [pc, #28]	; (80037e4 <xTimerGenericCommand+0x9c>)
 80037c8:	6818      	ldr	r0, [r3, #0]
 80037ca:	f107 0110 	add.w	r1, r7, #16
 80037ce:	2300      	movs	r3, #0
 80037d0:	683a      	ldr	r2, [r7, #0]
 80037d2:	f7fe fd59 	bl	8002288 <xQueueGenericSendFromISR>
 80037d6:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80037d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80037da:	4618      	mov	r0, r3
 80037dc:	3728      	adds	r7, #40	; 0x28
 80037de:	46bd      	mov	sp, r7
 80037e0:	bd80      	pop	{r7, pc}
 80037e2:	bf00      	nop
 80037e4:	20000c80 	.word	0x20000c80

080037e8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b088      	sub	sp, #32
 80037ec:	af02      	add	r7, sp, #8
 80037ee:	6078      	str	r0, [r7, #4]
 80037f0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80037f2:	4b23      	ldr	r3, [pc, #140]	; (8003880 <prvProcessExpiredTimer+0x98>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	68db      	ldr	r3, [r3, #12]
 80037f8:	68db      	ldr	r3, [r3, #12]
 80037fa:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80037fc:	697b      	ldr	r3, [r7, #20]
 80037fe:	3304      	adds	r3, #4
 8003800:	4618      	mov	r0, r3
 8003802:	f7fe fabf 	bl	8001d84 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003806:	697b      	ldr	r3, [r7, #20]
 8003808:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800380c:	f003 0304 	and.w	r3, r3, #4
 8003810:	2b00      	cmp	r3, #0
 8003812:	d024      	beq.n	800385e <prvProcessExpiredTimer+0x76>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8003814:	697b      	ldr	r3, [r7, #20]
 8003816:	699a      	ldr	r2, [r3, #24]
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	18d1      	adds	r1, r2, r3
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	683a      	ldr	r2, [r7, #0]
 8003820:	6978      	ldr	r0, [r7, #20]
 8003822:	f000 f8d3 	bl	80039cc <prvInsertTimerInActiveList>
 8003826:	4603      	mov	r3, r0
 8003828:	2b00      	cmp	r3, #0
 800382a:	d021      	beq.n	8003870 <prvProcessExpiredTimer+0x88>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800382c:	2300      	movs	r3, #0
 800382e:	9300      	str	r3, [sp, #0]
 8003830:	2300      	movs	r3, #0
 8003832:	687a      	ldr	r2, [r7, #4]
 8003834:	2100      	movs	r1, #0
 8003836:	6978      	ldr	r0, [r7, #20]
 8003838:	f7ff ff86 	bl	8003748 <xTimerGenericCommand>
 800383c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800383e:	693b      	ldr	r3, [r7, #16]
 8003840:	2b00      	cmp	r3, #0
 8003842:	d115      	bne.n	8003870 <prvProcessExpiredTimer+0x88>
	__asm volatile
 8003844:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003848:	b672      	cpsid	i
 800384a:	f383 8811 	msr	BASEPRI, r3
 800384e:	f3bf 8f6f 	isb	sy
 8003852:	f3bf 8f4f 	dsb	sy
 8003856:	b662      	cpsie	i
 8003858:	60fb      	str	r3, [r7, #12]
}
 800385a:	bf00      	nop
 800385c:	e7fe      	b.n	800385c <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800385e:	697b      	ldr	r3, [r7, #20]
 8003860:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003864:	f023 0301 	bic.w	r3, r3, #1
 8003868:	b2da      	uxtb	r2, r3
 800386a:	697b      	ldr	r3, [r7, #20]
 800386c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003870:	697b      	ldr	r3, [r7, #20]
 8003872:	6a1b      	ldr	r3, [r3, #32]
 8003874:	6978      	ldr	r0, [r7, #20]
 8003876:	4798      	blx	r3
}
 8003878:	bf00      	nop
 800387a:	3718      	adds	r7, #24
 800387c:	46bd      	mov	sp, r7
 800387e:	bd80      	pop	{r7, pc}
 8003880:	20000c78 	.word	0x20000c78

08003884 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b084      	sub	sp, #16
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800388c:	f107 0308 	add.w	r3, r7, #8
 8003890:	4618      	mov	r0, r3
 8003892:	f000 f857 	bl	8003944 <prvGetNextExpireTime>
 8003896:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003898:	68bb      	ldr	r3, [r7, #8]
 800389a:	4619      	mov	r1, r3
 800389c:	68f8      	ldr	r0, [r7, #12]
 800389e:	f000 f803 	bl	80038a8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80038a2:	f000 f8d5 	bl	8003a50 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80038a6:	e7f1      	b.n	800388c <prvTimerTask+0x8>

080038a8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b084      	sub	sp, #16
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
 80038b0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80038b2:	f7ff fa27 	bl	8002d04 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80038b6:	f107 0308 	add.w	r3, r7, #8
 80038ba:	4618      	mov	r0, r3
 80038bc:	f000 f866 	bl	800398c <prvSampleTimeNow>
 80038c0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80038c2:	68bb      	ldr	r3, [r7, #8]
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d130      	bne.n	800392a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d10a      	bne.n	80038e4 <prvProcessTimerOrBlockTask+0x3c>
 80038ce:	687a      	ldr	r2, [r7, #4]
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	429a      	cmp	r2, r3
 80038d4:	d806      	bhi.n	80038e4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80038d6:	f7ff fa23 	bl	8002d20 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80038da:	68f9      	ldr	r1, [r7, #12]
 80038dc:	6878      	ldr	r0, [r7, #4]
 80038de:	f7ff ff83 	bl	80037e8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80038e2:	e024      	b.n	800392e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d008      	beq.n	80038fc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80038ea:	4b13      	ldr	r3, [pc, #76]	; (8003938 <prvProcessTimerOrBlockTask+0x90>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d101      	bne.n	80038f8 <prvProcessTimerOrBlockTask+0x50>
 80038f4:	2301      	movs	r3, #1
 80038f6:	e000      	b.n	80038fa <prvProcessTimerOrBlockTask+0x52>
 80038f8:	2300      	movs	r3, #0
 80038fa:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80038fc:	4b0f      	ldr	r3, [pc, #60]	; (800393c <prvProcessTimerOrBlockTask+0x94>)
 80038fe:	6818      	ldr	r0, [r3, #0]
 8003900:	687a      	ldr	r2, [r7, #4]
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	1ad3      	subs	r3, r2, r3
 8003906:	683a      	ldr	r2, [r7, #0]
 8003908:	4619      	mov	r1, r3
 800390a:	f7fe ff7d 	bl	8002808 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800390e:	f7ff fa07 	bl	8002d20 <xTaskResumeAll>
 8003912:	4603      	mov	r3, r0
 8003914:	2b00      	cmp	r3, #0
 8003916:	d10a      	bne.n	800392e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8003918:	4b09      	ldr	r3, [pc, #36]	; (8003940 <prvProcessTimerOrBlockTask+0x98>)
 800391a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800391e:	601a      	str	r2, [r3, #0]
 8003920:	f3bf 8f4f 	dsb	sy
 8003924:	f3bf 8f6f 	isb	sy
}
 8003928:	e001      	b.n	800392e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800392a:	f7ff f9f9 	bl	8002d20 <xTaskResumeAll>
}
 800392e:	bf00      	nop
 8003930:	3710      	adds	r7, #16
 8003932:	46bd      	mov	sp, r7
 8003934:	bd80      	pop	{r7, pc}
 8003936:	bf00      	nop
 8003938:	20000c7c 	.word	0x20000c7c
 800393c:	20000c80 	.word	0x20000c80
 8003940:	e000ed04 	.word	0xe000ed04

08003944 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8003944:	b480      	push	{r7}
 8003946:	b085      	sub	sp, #20
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800394c:	4b0e      	ldr	r3, [pc, #56]	; (8003988 <prvGetNextExpireTime+0x44>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	2b00      	cmp	r3, #0
 8003954:	d101      	bne.n	800395a <prvGetNextExpireTime+0x16>
 8003956:	2201      	movs	r2, #1
 8003958:	e000      	b.n	800395c <prvGetNextExpireTime+0x18>
 800395a:	2200      	movs	r2, #0
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d105      	bne.n	8003974 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003968:	4b07      	ldr	r3, [pc, #28]	; (8003988 <prvGetNextExpireTime+0x44>)
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	68db      	ldr	r3, [r3, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	60fb      	str	r3, [r7, #12]
 8003972:	e001      	b.n	8003978 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8003974:	2300      	movs	r3, #0
 8003976:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8003978:	68fb      	ldr	r3, [r7, #12]
}
 800397a:	4618      	mov	r0, r3
 800397c:	3714      	adds	r7, #20
 800397e:	46bd      	mov	sp, r7
 8003980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003984:	4770      	bx	lr
 8003986:	bf00      	nop
 8003988:	20000c78 	.word	0x20000c78

0800398c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b084      	sub	sp, #16
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8003994:	f7ff fa64 	bl	8002e60 <xTaskGetTickCount>
 8003998:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800399a:	4b0b      	ldr	r3, [pc, #44]	; (80039c8 <prvSampleTimeNow+0x3c>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	68fa      	ldr	r2, [r7, #12]
 80039a0:	429a      	cmp	r2, r3
 80039a2:	d205      	bcs.n	80039b0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80039a4:	f000 f93c 	bl	8003c20 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2201      	movs	r2, #1
 80039ac:	601a      	str	r2, [r3, #0]
 80039ae:	e002      	b.n	80039b6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2200      	movs	r2, #0
 80039b4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80039b6:	4a04      	ldr	r2, [pc, #16]	; (80039c8 <prvSampleTimeNow+0x3c>)
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80039bc:	68fb      	ldr	r3, [r7, #12]
}
 80039be:	4618      	mov	r0, r3
 80039c0:	3710      	adds	r7, #16
 80039c2:	46bd      	mov	sp, r7
 80039c4:	bd80      	pop	{r7, pc}
 80039c6:	bf00      	nop
 80039c8:	20000c88 	.word	0x20000c88

080039cc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b086      	sub	sp, #24
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	60f8      	str	r0, [r7, #12]
 80039d4:	60b9      	str	r1, [r7, #8]
 80039d6:	607a      	str	r2, [r7, #4]
 80039d8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80039da:	2300      	movs	r3, #0
 80039dc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	68ba      	ldr	r2, [r7, #8]
 80039e2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	68fa      	ldr	r2, [r7, #12]
 80039e8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80039ea:	68ba      	ldr	r2, [r7, #8]
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	429a      	cmp	r2, r3
 80039f0:	d812      	bhi.n	8003a18 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80039f2:	687a      	ldr	r2, [r7, #4]
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	1ad2      	subs	r2, r2, r3
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	699b      	ldr	r3, [r3, #24]
 80039fc:	429a      	cmp	r2, r3
 80039fe:	d302      	bcc.n	8003a06 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8003a00:	2301      	movs	r3, #1
 8003a02:	617b      	str	r3, [r7, #20]
 8003a04:	e01b      	b.n	8003a3e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003a06:	4b10      	ldr	r3, [pc, #64]	; (8003a48 <prvInsertTimerInActiveList+0x7c>)
 8003a08:	681a      	ldr	r2, [r3, #0]
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	3304      	adds	r3, #4
 8003a0e:	4619      	mov	r1, r3
 8003a10:	4610      	mov	r0, r2
 8003a12:	f7fe f97e 	bl	8001d12 <vListInsert>
 8003a16:	e012      	b.n	8003a3e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003a18:	687a      	ldr	r2, [r7, #4]
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	429a      	cmp	r2, r3
 8003a1e:	d206      	bcs.n	8003a2e <prvInsertTimerInActiveList+0x62>
 8003a20:	68ba      	ldr	r2, [r7, #8]
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	429a      	cmp	r2, r3
 8003a26:	d302      	bcc.n	8003a2e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8003a28:	2301      	movs	r3, #1
 8003a2a:	617b      	str	r3, [r7, #20]
 8003a2c:	e007      	b.n	8003a3e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003a2e:	4b07      	ldr	r3, [pc, #28]	; (8003a4c <prvInsertTimerInActiveList+0x80>)
 8003a30:	681a      	ldr	r2, [r3, #0]
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	3304      	adds	r3, #4
 8003a36:	4619      	mov	r1, r3
 8003a38:	4610      	mov	r0, r2
 8003a3a:	f7fe f96a 	bl	8001d12 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8003a3e:	697b      	ldr	r3, [r7, #20]
}
 8003a40:	4618      	mov	r0, r3
 8003a42:	3718      	adds	r7, #24
 8003a44:	46bd      	mov	sp, r7
 8003a46:	bd80      	pop	{r7, pc}
 8003a48:	20000c7c 	.word	0x20000c7c
 8003a4c:	20000c78 	.word	0x20000c78

08003a50 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b08e      	sub	sp, #56	; 0x38
 8003a54:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003a56:	e0d0      	b.n	8003bfa <prvProcessReceivedCommands+0x1aa>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	da1a      	bge.n	8003a94 <prvProcessReceivedCommands+0x44>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8003a5e:	1d3b      	adds	r3, r7, #4
 8003a60:	3304      	adds	r3, #4
 8003a62:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8003a64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d10c      	bne.n	8003a84 <prvProcessReceivedCommands+0x34>
	__asm volatile
 8003a6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a6e:	b672      	cpsid	i
 8003a70:	f383 8811 	msr	BASEPRI, r3
 8003a74:	f3bf 8f6f 	isb	sy
 8003a78:	f3bf 8f4f 	dsb	sy
 8003a7c:	b662      	cpsie	i
 8003a7e:	61fb      	str	r3, [r7, #28]
}
 8003a80:	bf00      	nop
 8003a82:	e7fe      	b.n	8003a82 <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8003a84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003a8a:	6850      	ldr	r0, [r2, #4]
 8003a8c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003a8e:	6892      	ldr	r2, [r2, #8]
 8003a90:	4611      	mov	r1, r2
 8003a92:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	f2c0 80ae 	blt.w	8003bf8 <prvProcessReceivedCommands+0x1a8>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8003aa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003aa2:	695b      	ldr	r3, [r3, #20]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d004      	beq.n	8003ab2 <prvProcessReceivedCommands+0x62>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003aa8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003aaa:	3304      	adds	r3, #4
 8003aac:	4618      	mov	r0, r3
 8003aae:	f7fe f969 	bl	8001d84 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003ab2:	463b      	mov	r3, r7
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	f7ff ff69 	bl	800398c <prvSampleTimeNow>
 8003aba:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2b09      	cmp	r3, #9
 8003ac0:	f200 809b 	bhi.w	8003bfa <prvProcessReceivedCommands+0x1aa>
 8003ac4:	a201      	add	r2, pc, #4	; (adr r2, 8003acc <prvProcessReceivedCommands+0x7c>)
 8003ac6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003aca:	bf00      	nop
 8003acc:	08003af5 	.word	0x08003af5
 8003ad0:	08003af5 	.word	0x08003af5
 8003ad4:	08003af5 	.word	0x08003af5
 8003ad8:	08003b6d 	.word	0x08003b6d
 8003adc:	08003b81 	.word	0x08003b81
 8003ae0:	08003bcf 	.word	0x08003bcf
 8003ae4:	08003af5 	.word	0x08003af5
 8003ae8:	08003af5 	.word	0x08003af5
 8003aec:	08003b6d 	.word	0x08003b6d
 8003af0:	08003b81 	.word	0x08003b81
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003af4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003af6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003afa:	f043 0301 	orr.w	r3, r3, #1
 8003afe:	b2da      	uxtb	r2, r3
 8003b00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b02:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8003b06:	68ba      	ldr	r2, [r7, #8]
 8003b08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b0a:	699b      	ldr	r3, [r3, #24]
 8003b0c:	18d1      	adds	r1, r2, r3
 8003b0e:	68bb      	ldr	r3, [r7, #8]
 8003b10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b12:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003b14:	f7ff ff5a 	bl	80039cc <prvInsertTimerInActiveList>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d06d      	beq.n	8003bfa <prvProcessReceivedCommands+0x1aa>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003b1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b20:	6a1b      	ldr	r3, [r3, #32]
 8003b22:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003b24:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003b26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b28:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003b2c:	f003 0304 	and.w	r3, r3, #4
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d062      	beq.n	8003bfa <prvProcessReceivedCommands+0x1aa>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8003b34:	68ba      	ldr	r2, [r7, #8]
 8003b36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b38:	699b      	ldr	r3, [r3, #24]
 8003b3a:	441a      	add	r2, r3
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	9300      	str	r3, [sp, #0]
 8003b40:	2300      	movs	r3, #0
 8003b42:	2100      	movs	r1, #0
 8003b44:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003b46:	f7ff fdff 	bl	8003748 <xTimerGenericCommand>
 8003b4a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8003b4c:	6a3b      	ldr	r3, [r7, #32]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d153      	bne.n	8003bfa <prvProcessReceivedCommands+0x1aa>
	__asm volatile
 8003b52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b56:	b672      	cpsid	i
 8003b58:	f383 8811 	msr	BASEPRI, r3
 8003b5c:	f3bf 8f6f 	isb	sy
 8003b60:	f3bf 8f4f 	dsb	sy
 8003b64:	b662      	cpsie	i
 8003b66:	61bb      	str	r3, [r7, #24]
}
 8003b68:	bf00      	nop
 8003b6a:	e7fe      	b.n	8003b6a <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003b6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b6e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003b72:	f023 0301 	bic.w	r3, r3, #1
 8003b76:	b2da      	uxtb	r2, r3
 8003b78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b7a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8003b7e:	e03c      	b.n	8003bfa <prvProcessReceivedCommands+0x1aa>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003b80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b82:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003b86:	f043 0301 	orr.w	r3, r3, #1
 8003b8a:	b2da      	uxtb	r2, r3
 8003b8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b8e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8003b92:	68ba      	ldr	r2, [r7, #8]
 8003b94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b96:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8003b98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b9a:	699b      	ldr	r3, [r3, #24]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d10c      	bne.n	8003bba <prvProcessReceivedCommands+0x16a>
	__asm volatile
 8003ba0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ba4:	b672      	cpsid	i
 8003ba6:	f383 8811 	msr	BASEPRI, r3
 8003baa:	f3bf 8f6f 	isb	sy
 8003bae:	f3bf 8f4f 	dsb	sy
 8003bb2:	b662      	cpsie	i
 8003bb4:	617b      	str	r3, [r7, #20]
}
 8003bb6:	bf00      	nop
 8003bb8:	e7fe      	b.n	8003bb8 <prvProcessReceivedCommands+0x168>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8003bba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bbc:	699a      	ldr	r2, [r3, #24]
 8003bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bc0:	18d1      	adds	r1, r2, r3
 8003bc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bc4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bc6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003bc8:	f7ff ff00 	bl	80039cc <prvInsertTimerInActiveList>
					break;
 8003bcc:	e015      	b.n	8003bfa <prvProcessReceivedCommands+0x1aa>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8003bce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bd0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003bd4:	f003 0302 	and.w	r3, r3, #2
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d103      	bne.n	8003be4 <prvProcessReceivedCommands+0x194>
						{
							vPortFree( pxTimer );
 8003bdc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003bde:	f000 fbcb 	bl	8004378 <vPortFree>
 8003be2:	e00a      	b.n	8003bfa <prvProcessReceivedCommands+0x1aa>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003be4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003be6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003bea:	f023 0301 	bic.w	r3, r3, #1
 8003bee:	b2da      	uxtb	r2, r3
 8003bf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bf2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8003bf6:	e000      	b.n	8003bfa <prvProcessReceivedCommands+0x1aa>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8003bf8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003bfa:	4b08      	ldr	r3, [pc, #32]	; (8003c1c <prvProcessReceivedCommands+0x1cc>)
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	1d39      	adds	r1, r7, #4
 8003c00:	2200      	movs	r2, #0
 8003c02:	4618      	mov	r0, r3
 8003c04:	f7fe fbe0 	bl	80023c8 <xQueueReceive>
 8003c08:	4603      	mov	r3, r0
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	f47f af24 	bne.w	8003a58 <prvProcessReceivedCommands+0x8>
	}
}
 8003c10:	bf00      	nop
 8003c12:	bf00      	nop
 8003c14:	3730      	adds	r7, #48	; 0x30
 8003c16:	46bd      	mov	sp, r7
 8003c18:	bd80      	pop	{r7, pc}
 8003c1a:	bf00      	nop
 8003c1c:	20000c80 	.word	0x20000c80

08003c20 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b088      	sub	sp, #32
 8003c24:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003c26:	e04a      	b.n	8003cbe <prvSwitchTimerLists+0x9e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003c28:	4b2e      	ldr	r3, [pc, #184]	; (8003ce4 <prvSwitchTimerLists+0xc4>)
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	68db      	ldr	r3, [r3, #12]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003c32:	4b2c      	ldr	r3, [pc, #176]	; (8003ce4 <prvSwitchTimerLists+0xc4>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	68db      	ldr	r3, [r3, #12]
 8003c38:	68db      	ldr	r3, [r3, #12]
 8003c3a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	3304      	adds	r3, #4
 8003c40:	4618      	mov	r0, r3
 8003c42:	f7fe f89f 	bl	8001d84 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	6a1b      	ldr	r3, [r3, #32]
 8003c4a:	68f8      	ldr	r0, [r7, #12]
 8003c4c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003c54:	f003 0304 	and.w	r3, r3, #4
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d030      	beq.n	8003cbe <prvSwitchTimerLists+0x9e>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	699b      	ldr	r3, [r3, #24]
 8003c60:	693a      	ldr	r2, [r7, #16]
 8003c62:	4413      	add	r3, r2
 8003c64:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8003c66:	68ba      	ldr	r2, [r7, #8]
 8003c68:	693b      	ldr	r3, [r7, #16]
 8003c6a:	429a      	cmp	r2, r3
 8003c6c:	d90e      	bls.n	8003c8c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	68ba      	ldr	r2, [r7, #8]
 8003c72:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	68fa      	ldr	r2, [r7, #12]
 8003c78:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003c7a:	4b1a      	ldr	r3, [pc, #104]	; (8003ce4 <prvSwitchTimerLists+0xc4>)
 8003c7c:	681a      	ldr	r2, [r3, #0]
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	3304      	adds	r3, #4
 8003c82:	4619      	mov	r1, r3
 8003c84:	4610      	mov	r0, r2
 8003c86:	f7fe f844 	bl	8001d12 <vListInsert>
 8003c8a:	e018      	b.n	8003cbe <prvSwitchTimerLists+0x9e>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003c8c:	2300      	movs	r3, #0
 8003c8e:	9300      	str	r3, [sp, #0]
 8003c90:	2300      	movs	r3, #0
 8003c92:	693a      	ldr	r2, [r7, #16]
 8003c94:	2100      	movs	r1, #0
 8003c96:	68f8      	ldr	r0, [r7, #12]
 8003c98:	f7ff fd56 	bl	8003748 <xTimerGenericCommand>
 8003c9c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d10c      	bne.n	8003cbe <prvSwitchTimerLists+0x9e>
	__asm volatile
 8003ca4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ca8:	b672      	cpsid	i
 8003caa:	f383 8811 	msr	BASEPRI, r3
 8003cae:	f3bf 8f6f 	isb	sy
 8003cb2:	f3bf 8f4f 	dsb	sy
 8003cb6:	b662      	cpsie	i
 8003cb8:	603b      	str	r3, [r7, #0]
}
 8003cba:	bf00      	nop
 8003cbc:	e7fe      	b.n	8003cbc <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003cbe:	4b09      	ldr	r3, [pc, #36]	; (8003ce4 <prvSwitchTimerLists+0xc4>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d1af      	bne.n	8003c28 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8003cc8:	4b06      	ldr	r3, [pc, #24]	; (8003ce4 <prvSwitchTimerLists+0xc4>)
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8003cce:	4b06      	ldr	r3, [pc, #24]	; (8003ce8 <prvSwitchTimerLists+0xc8>)
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	4a04      	ldr	r2, [pc, #16]	; (8003ce4 <prvSwitchTimerLists+0xc4>)
 8003cd4:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8003cd6:	4a04      	ldr	r2, [pc, #16]	; (8003ce8 <prvSwitchTimerLists+0xc8>)
 8003cd8:	697b      	ldr	r3, [r7, #20]
 8003cda:	6013      	str	r3, [r2, #0]
}
 8003cdc:	bf00      	nop
 8003cde:	3718      	adds	r7, #24
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	bd80      	pop	{r7, pc}
 8003ce4:	20000c78 	.word	0x20000c78
 8003ce8:	20000c7c 	.word	0x20000c7c

08003cec <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b082      	sub	sp, #8
 8003cf0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8003cf2:	f000 f94b 	bl	8003f8c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8003cf6:	4b15      	ldr	r3, [pc, #84]	; (8003d4c <prvCheckForValidListAndQueue+0x60>)
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d120      	bne.n	8003d40 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8003cfe:	4814      	ldr	r0, [pc, #80]	; (8003d50 <prvCheckForValidListAndQueue+0x64>)
 8003d00:	f7fd ffb6 	bl	8001c70 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8003d04:	4813      	ldr	r0, [pc, #76]	; (8003d54 <prvCheckForValidListAndQueue+0x68>)
 8003d06:	f7fd ffb3 	bl	8001c70 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8003d0a:	4b13      	ldr	r3, [pc, #76]	; (8003d58 <prvCheckForValidListAndQueue+0x6c>)
 8003d0c:	4a10      	ldr	r2, [pc, #64]	; (8003d50 <prvCheckForValidListAndQueue+0x64>)
 8003d0e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8003d10:	4b12      	ldr	r3, [pc, #72]	; (8003d5c <prvCheckForValidListAndQueue+0x70>)
 8003d12:	4a10      	ldr	r2, [pc, #64]	; (8003d54 <prvCheckForValidListAndQueue+0x68>)
 8003d14:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8003d16:	2300      	movs	r3, #0
 8003d18:	9300      	str	r3, [sp, #0]
 8003d1a:	4b11      	ldr	r3, [pc, #68]	; (8003d60 <prvCheckForValidListAndQueue+0x74>)
 8003d1c:	4a11      	ldr	r2, [pc, #68]	; (8003d64 <prvCheckForValidListAndQueue+0x78>)
 8003d1e:	2110      	movs	r1, #16
 8003d20:	200a      	movs	r0, #10
 8003d22:	f7fe f8c3 	bl	8001eac <xQueueGenericCreateStatic>
 8003d26:	4603      	mov	r3, r0
 8003d28:	4a08      	ldr	r2, [pc, #32]	; (8003d4c <prvCheckForValidListAndQueue+0x60>)
 8003d2a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8003d2c:	4b07      	ldr	r3, [pc, #28]	; (8003d4c <prvCheckForValidListAndQueue+0x60>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d005      	beq.n	8003d40 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8003d34:	4b05      	ldr	r3, [pc, #20]	; (8003d4c <prvCheckForValidListAndQueue+0x60>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	490b      	ldr	r1, [pc, #44]	; (8003d68 <prvCheckForValidListAndQueue+0x7c>)
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	f7fe fd3a 	bl	80027b4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003d40:	f000 f958 	bl	8003ff4 <vPortExitCritical>
}
 8003d44:	bf00      	nop
 8003d46:	46bd      	mov	sp, r7
 8003d48:	bd80      	pop	{r7, pc}
 8003d4a:	bf00      	nop
 8003d4c:	20000c80 	.word	0x20000c80
 8003d50:	20000c50 	.word	0x20000c50
 8003d54:	20000c64 	.word	0x20000c64
 8003d58:	20000c78 	.word	0x20000c78
 8003d5c:	20000c7c 	.word	0x20000c7c
 8003d60:	20000d2c 	.word	0x20000d2c
 8003d64:	20000c8c 	.word	0x20000c8c
 8003d68:	08005540 	.word	0x08005540

08003d6c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8003d6c:	b480      	push	{r7}
 8003d6e:	b085      	sub	sp, #20
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	60f8      	str	r0, [r7, #12]
 8003d74:	60b9      	str	r1, [r7, #8]
 8003d76:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	3b04      	subs	r3, #4
 8003d7c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003d84:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	3b04      	subs	r3, #4
 8003d8a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003d8c:	68bb      	ldr	r3, [r7, #8]
 8003d8e:	f023 0201 	bic.w	r2, r3, #1
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	3b04      	subs	r3, #4
 8003d9a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003d9c:	4a0c      	ldr	r2, [pc, #48]	; (8003dd0 <pxPortInitialiseStack+0x64>)
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	3b14      	subs	r3, #20
 8003da6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003da8:	687a      	ldr	r2, [r7, #4]
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	3b04      	subs	r3, #4
 8003db2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	f06f 0202 	mvn.w	r2, #2
 8003dba:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	3b20      	subs	r3, #32
 8003dc0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
}
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	3714      	adds	r7, #20
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dce:	4770      	bx	lr
 8003dd0:	08003dd5 	.word	0x08003dd5

08003dd4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003dd4:	b480      	push	{r7}
 8003dd6:	b085      	sub	sp, #20
 8003dd8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8003dda:	2300      	movs	r3, #0
 8003ddc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8003dde:	4b14      	ldr	r3, [pc, #80]	; (8003e30 <prvTaskExitError+0x5c>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003de6:	d00c      	beq.n	8003e02 <prvTaskExitError+0x2e>
	__asm volatile
 8003de8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dec:	b672      	cpsid	i
 8003dee:	f383 8811 	msr	BASEPRI, r3
 8003df2:	f3bf 8f6f 	isb	sy
 8003df6:	f3bf 8f4f 	dsb	sy
 8003dfa:	b662      	cpsie	i
 8003dfc:	60fb      	str	r3, [r7, #12]
}
 8003dfe:	bf00      	nop
 8003e00:	e7fe      	b.n	8003e00 <prvTaskExitError+0x2c>
	__asm volatile
 8003e02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e06:	b672      	cpsid	i
 8003e08:	f383 8811 	msr	BASEPRI, r3
 8003e0c:	f3bf 8f6f 	isb	sy
 8003e10:	f3bf 8f4f 	dsb	sy
 8003e14:	b662      	cpsie	i
 8003e16:	60bb      	str	r3, [r7, #8]
}
 8003e18:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8003e1a:	bf00      	nop
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d0fc      	beq.n	8003e1c <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8003e22:	bf00      	nop
 8003e24:	bf00      	nop
 8003e26:	3714      	adds	r7, #20
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2e:	4770      	bx	lr
 8003e30:	2000000c 	.word	0x2000000c
	...

08003e40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003e40:	4b07      	ldr	r3, [pc, #28]	; (8003e60 <pxCurrentTCBConst2>)
 8003e42:	6819      	ldr	r1, [r3, #0]
 8003e44:	6808      	ldr	r0, [r1, #0]
 8003e46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e4a:	f380 8809 	msr	PSP, r0
 8003e4e:	f3bf 8f6f 	isb	sy
 8003e52:	f04f 0000 	mov.w	r0, #0
 8003e56:	f380 8811 	msr	BASEPRI, r0
 8003e5a:	4770      	bx	lr
 8003e5c:	f3af 8000 	nop.w

08003e60 <pxCurrentTCBConst2>:
 8003e60:	20000750 	.word	0x20000750
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003e64:	bf00      	nop
 8003e66:	bf00      	nop

08003e68 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8003e68:	4808      	ldr	r0, [pc, #32]	; (8003e8c <prvPortStartFirstTask+0x24>)
 8003e6a:	6800      	ldr	r0, [r0, #0]
 8003e6c:	6800      	ldr	r0, [r0, #0]
 8003e6e:	f380 8808 	msr	MSP, r0
 8003e72:	f04f 0000 	mov.w	r0, #0
 8003e76:	f380 8814 	msr	CONTROL, r0
 8003e7a:	b662      	cpsie	i
 8003e7c:	b661      	cpsie	f
 8003e7e:	f3bf 8f4f 	dsb	sy
 8003e82:	f3bf 8f6f 	isb	sy
 8003e86:	df00      	svc	0
 8003e88:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8003e8a:	bf00      	nop
 8003e8c:	e000ed08 	.word	0xe000ed08

08003e90 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b084      	sub	sp, #16
 8003e94:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003e96:	4b37      	ldr	r3, [pc, #220]	; (8003f74 <xPortStartScheduler+0xe4>)
 8003e98:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	781b      	ldrb	r3, [r3, #0]
 8003e9e:	b2db      	uxtb	r3, r3
 8003ea0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	22ff      	movs	r2, #255	; 0xff
 8003ea6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	781b      	ldrb	r3, [r3, #0]
 8003eac:	b2db      	uxtb	r3, r3
 8003eae:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003eb0:	78fb      	ldrb	r3, [r7, #3]
 8003eb2:	b2db      	uxtb	r3, r3
 8003eb4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003eb8:	b2da      	uxtb	r2, r3
 8003eba:	4b2f      	ldr	r3, [pc, #188]	; (8003f78 <xPortStartScheduler+0xe8>)
 8003ebc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003ebe:	4b2f      	ldr	r3, [pc, #188]	; (8003f7c <xPortStartScheduler+0xec>)
 8003ec0:	2207      	movs	r2, #7
 8003ec2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003ec4:	e009      	b.n	8003eda <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8003ec6:	4b2d      	ldr	r3, [pc, #180]	; (8003f7c <xPortStartScheduler+0xec>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	3b01      	subs	r3, #1
 8003ecc:	4a2b      	ldr	r2, [pc, #172]	; (8003f7c <xPortStartScheduler+0xec>)
 8003ece:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003ed0:	78fb      	ldrb	r3, [r7, #3]
 8003ed2:	b2db      	uxtb	r3, r3
 8003ed4:	005b      	lsls	r3, r3, #1
 8003ed6:	b2db      	uxtb	r3, r3
 8003ed8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003eda:	78fb      	ldrb	r3, [r7, #3]
 8003edc:	b2db      	uxtb	r3, r3
 8003ede:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ee2:	2b80      	cmp	r3, #128	; 0x80
 8003ee4:	d0ef      	beq.n	8003ec6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003ee6:	4b25      	ldr	r3, [pc, #148]	; (8003f7c <xPortStartScheduler+0xec>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f1c3 0307 	rsb	r3, r3, #7
 8003eee:	2b04      	cmp	r3, #4
 8003ef0:	d00c      	beq.n	8003f0c <xPortStartScheduler+0x7c>
	__asm volatile
 8003ef2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ef6:	b672      	cpsid	i
 8003ef8:	f383 8811 	msr	BASEPRI, r3
 8003efc:	f3bf 8f6f 	isb	sy
 8003f00:	f3bf 8f4f 	dsb	sy
 8003f04:	b662      	cpsie	i
 8003f06:	60bb      	str	r3, [r7, #8]
}
 8003f08:	bf00      	nop
 8003f0a:	e7fe      	b.n	8003f0a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003f0c:	4b1b      	ldr	r3, [pc, #108]	; (8003f7c <xPortStartScheduler+0xec>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	021b      	lsls	r3, r3, #8
 8003f12:	4a1a      	ldr	r2, [pc, #104]	; (8003f7c <xPortStartScheduler+0xec>)
 8003f14:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003f16:	4b19      	ldr	r3, [pc, #100]	; (8003f7c <xPortStartScheduler+0xec>)
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003f1e:	4a17      	ldr	r2, [pc, #92]	; (8003f7c <xPortStartScheduler+0xec>)
 8003f20:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	b2da      	uxtb	r2, r3
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8003f2a:	4b15      	ldr	r3, [pc, #84]	; (8003f80 <xPortStartScheduler+0xf0>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	4a14      	ldr	r2, [pc, #80]	; (8003f80 <xPortStartScheduler+0xf0>)
 8003f30:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003f34:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003f36:	4b12      	ldr	r3, [pc, #72]	; (8003f80 <xPortStartScheduler+0xf0>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	4a11      	ldr	r2, [pc, #68]	; (8003f80 <xPortStartScheduler+0xf0>)
 8003f3c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8003f40:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8003f42:	f000 f8dd 	bl	8004100 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8003f46:	4b0f      	ldr	r3, [pc, #60]	; (8003f84 <xPortStartScheduler+0xf4>)
 8003f48:	2200      	movs	r2, #0
 8003f4a:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8003f4c:	f000 f8fc 	bl	8004148 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8003f50:	4b0d      	ldr	r3, [pc, #52]	; (8003f88 <xPortStartScheduler+0xf8>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	4a0c      	ldr	r2, [pc, #48]	; (8003f88 <xPortStartScheduler+0xf8>)
 8003f56:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8003f5a:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8003f5c:	f7ff ff84 	bl	8003e68 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8003f60:	f7ff f84a 	bl	8002ff8 <vTaskSwitchContext>
	prvTaskExitError();
 8003f64:	f7ff ff36 	bl	8003dd4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8003f68:	2300      	movs	r3, #0
}
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	3710      	adds	r7, #16
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	bd80      	pop	{r7, pc}
 8003f72:	bf00      	nop
 8003f74:	e000e400 	.word	0xe000e400
 8003f78:	20000d7c 	.word	0x20000d7c
 8003f7c:	20000d80 	.word	0x20000d80
 8003f80:	e000ed20 	.word	0xe000ed20
 8003f84:	2000000c 	.word	0x2000000c
 8003f88:	e000ef34 	.word	0xe000ef34

08003f8c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003f8c:	b480      	push	{r7}
 8003f8e:	b083      	sub	sp, #12
 8003f90:	af00      	add	r7, sp, #0
	__asm volatile
 8003f92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f96:	b672      	cpsid	i
 8003f98:	f383 8811 	msr	BASEPRI, r3
 8003f9c:	f3bf 8f6f 	isb	sy
 8003fa0:	f3bf 8f4f 	dsb	sy
 8003fa4:	b662      	cpsie	i
 8003fa6:	607b      	str	r3, [r7, #4]
}
 8003fa8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8003faa:	4b10      	ldr	r3, [pc, #64]	; (8003fec <vPortEnterCritical+0x60>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	3301      	adds	r3, #1
 8003fb0:	4a0e      	ldr	r2, [pc, #56]	; (8003fec <vPortEnterCritical+0x60>)
 8003fb2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8003fb4:	4b0d      	ldr	r3, [pc, #52]	; (8003fec <vPortEnterCritical+0x60>)
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	2b01      	cmp	r3, #1
 8003fba:	d111      	bne.n	8003fe0 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003fbc:	4b0c      	ldr	r3, [pc, #48]	; (8003ff0 <vPortEnterCritical+0x64>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	b2db      	uxtb	r3, r3
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d00c      	beq.n	8003fe0 <vPortEnterCritical+0x54>
	__asm volatile
 8003fc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fca:	b672      	cpsid	i
 8003fcc:	f383 8811 	msr	BASEPRI, r3
 8003fd0:	f3bf 8f6f 	isb	sy
 8003fd4:	f3bf 8f4f 	dsb	sy
 8003fd8:	b662      	cpsie	i
 8003fda:	603b      	str	r3, [r7, #0]
}
 8003fdc:	bf00      	nop
 8003fde:	e7fe      	b.n	8003fde <vPortEnterCritical+0x52>
	}
}
 8003fe0:	bf00      	nop
 8003fe2:	370c      	adds	r7, #12
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fea:	4770      	bx	lr
 8003fec:	2000000c 	.word	0x2000000c
 8003ff0:	e000ed04 	.word	0xe000ed04

08003ff4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003ff4:	b480      	push	{r7}
 8003ff6:	b083      	sub	sp, #12
 8003ff8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8003ffa:	4b13      	ldr	r3, [pc, #76]	; (8004048 <vPortExitCritical+0x54>)
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d10c      	bne.n	800401c <vPortExitCritical+0x28>
	__asm volatile
 8004002:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004006:	b672      	cpsid	i
 8004008:	f383 8811 	msr	BASEPRI, r3
 800400c:	f3bf 8f6f 	isb	sy
 8004010:	f3bf 8f4f 	dsb	sy
 8004014:	b662      	cpsie	i
 8004016:	607b      	str	r3, [r7, #4]
}
 8004018:	bf00      	nop
 800401a:	e7fe      	b.n	800401a <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800401c:	4b0a      	ldr	r3, [pc, #40]	; (8004048 <vPortExitCritical+0x54>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	3b01      	subs	r3, #1
 8004022:	4a09      	ldr	r2, [pc, #36]	; (8004048 <vPortExitCritical+0x54>)
 8004024:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004026:	4b08      	ldr	r3, [pc, #32]	; (8004048 <vPortExitCritical+0x54>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d105      	bne.n	800403a <vPortExitCritical+0x46>
 800402e:	2300      	movs	r3, #0
 8004030:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	f383 8811 	msr	BASEPRI, r3
}
 8004038:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800403a:	bf00      	nop
 800403c:	370c      	adds	r7, #12
 800403e:	46bd      	mov	sp, r7
 8004040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004044:	4770      	bx	lr
 8004046:	bf00      	nop
 8004048:	2000000c 	.word	0x2000000c
 800404c:	00000000 	.word	0x00000000

08004050 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004050:	f3ef 8009 	mrs	r0, PSP
 8004054:	f3bf 8f6f 	isb	sy
 8004058:	4b15      	ldr	r3, [pc, #84]	; (80040b0 <pxCurrentTCBConst>)
 800405a:	681a      	ldr	r2, [r3, #0]
 800405c:	f01e 0f10 	tst.w	lr, #16
 8004060:	bf08      	it	eq
 8004062:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004066:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800406a:	6010      	str	r0, [r2, #0]
 800406c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004070:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004074:	b672      	cpsid	i
 8004076:	f380 8811 	msr	BASEPRI, r0
 800407a:	f3bf 8f4f 	dsb	sy
 800407e:	f3bf 8f6f 	isb	sy
 8004082:	b662      	cpsie	i
 8004084:	f7fe ffb8 	bl	8002ff8 <vTaskSwitchContext>
 8004088:	f04f 0000 	mov.w	r0, #0
 800408c:	f380 8811 	msr	BASEPRI, r0
 8004090:	bc09      	pop	{r0, r3}
 8004092:	6819      	ldr	r1, [r3, #0]
 8004094:	6808      	ldr	r0, [r1, #0]
 8004096:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800409a:	f01e 0f10 	tst.w	lr, #16
 800409e:	bf08      	it	eq
 80040a0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80040a4:	f380 8809 	msr	PSP, r0
 80040a8:	f3bf 8f6f 	isb	sy
 80040ac:	4770      	bx	lr
 80040ae:	bf00      	nop

080040b0 <pxCurrentTCBConst>:
 80040b0:	20000750 	.word	0x20000750
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80040b4:	bf00      	nop
 80040b6:	bf00      	nop

080040b8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	b082      	sub	sp, #8
 80040bc:	af00      	add	r7, sp, #0
	__asm volatile
 80040be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040c2:	b672      	cpsid	i
 80040c4:	f383 8811 	msr	BASEPRI, r3
 80040c8:	f3bf 8f6f 	isb	sy
 80040cc:	f3bf 8f4f 	dsb	sy
 80040d0:	b662      	cpsie	i
 80040d2:	607b      	str	r3, [r7, #4]
}
 80040d4:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80040d6:	f7fe fed3 	bl	8002e80 <xTaskIncrementTick>
 80040da:	4603      	mov	r3, r0
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d003      	beq.n	80040e8 <xPortSysTickHandler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80040e0:	4b06      	ldr	r3, [pc, #24]	; (80040fc <xPortSysTickHandler+0x44>)
 80040e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80040e6:	601a      	str	r2, [r3, #0]
 80040e8:	2300      	movs	r3, #0
 80040ea:	603b      	str	r3, [r7, #0]
	__asm volatile
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	f383 8811 	msr	BASEPRI, r3
}
 80040f2:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80040f4:	bf00      	nop
 80040f6:	3708      	adds	r7, #8
 80040f8:	46bd      	mov	sp, r7
 80040fa:	bd80      	pop	{r7, pc}
 80040fc:	e000ed04 	.word	0xe000ed04

08004100 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004100:	b480      	push	{r7}
 8004102:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004104:	4b0b      	ldr	r3, [pc, #44]	; (8004134 <vPortSetupTimerInterrupt+0x34>)
 8004106:	2200      	movs	r2, #0
 8004108:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800410a:	4b0b      	ldr	r3, [pc, #44]	; (8004138 <vPortSetupTimerInterrupt+0x38>)
 800410c:	2200      	movs	r2, #0
 800410e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004110:	4b0a      	ldr	r3, [pc, #40]	; (800413c <vPortSetupTimerInterrupt+0x3c>)
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	4a0a      	ldr	r2, [pc, #40]	; (8004140 <vPortSetupTimerInterrupt+0x40>)
 8004116:	fba2 2303 	umull	r2, r3, r2, r3
 800411a:	099b      	lsrs	r3, r3, #6
 800411c:	4a09      	ldr	r2, [pc, #36]	; (8004144 <vPortSetupTimerInterrupt+0x44>)
 800411e:	3b01      	subs	r3, #1
 8004120:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004122:	4b04      	ldr	r3, [pc, #16]	; (8004134 <vPortSetupTimerInterrupt+0x34>)
 8004124:	2207      	movs	r2, #7
 8004126:	601a      	str	r2, [r3, #0]
}
 8004128:	bf00      	nop
 800412a:	46bd      	mov	sp, r7
 800412c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004130:	4770      	bx	lr
 8004132:	bf00      	nop
 8004134:	e000e010 	.word	0xe000e010
 8004138:	e000e018 	.word	0xe000e018
 800413c:	20000000 	.word	0x20000000
 8004140:	10624dd3 	.word	0x10624dd3
 8004144:	e000e014 	.word	0xe000e014

08004148 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004148:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004158 <vPortEnableVFP+0x10>
 800414c:	6801      	ldr	r1, [r0, #0]
 800414e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004152:	6001      	str	r1, [r0, #0]
 8004154:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004156:	bf00      	nop
 8004158:	e000ed88 	.word	0xe000ed88

0800415c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800415c:	b480      	push	{r7}
 800415e:	b085      	sub	sp, #20
 8004160:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004162:	f3ef 8305 	mrs	r3, IPSR
 8004166:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	2b0f      	cmp	r3, #15
 800416c:	d916      	bls.n	800419c <vPortValidateInterruptPriority+0x40>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800416e:	4a19      	ldr	r2, [pc, #100]	; (80041d4 <vPortValidateInterruptPriority+0x78>)
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	4413      	add	r3, r2
 8004174:	781b      	ldrb	r3, [r3, #0]
 8004176:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004178:	4b17      	ldr	r3, [pc, #92]	; (80041d8 <vPortValidateInterruptPriority+0x7c>)
 800417a:	781b      	ldrb	r3, [r3, #0]
 800417c:	7afa      	ldrb	r2, [r7, #11]
 800417e:	429a      	cmp	r2, r3
 8004180:	d20c      	bcs.n	800419c <vPortValidateInterruptPriority+0x40>
	__asm volatile
 8004182:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004186:	b672      	cpsid	i
 8004188:	f383 8811 	msr	BASEPRI, r3
 800418c:	f3bf 8f6f 	isb	sy
 8004190:	f3bf 8f4f 	dsb	sy
 8004194:	b662      	cpsie	i
 8004196:	607b      	str	r3, [r7, #4]
}
 8004198:	bf00      	nop
 800419a:	e7fe      	b.n	800419a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800419c:	4b0f      	ldr	r3, [pc, #60]	; (80041dc <vPortValidateInterruptPriority+0x80>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80041a4:	4b0e      	ldr	r3, [pc, #56]	; (80041e0 <vPortValidateInterruptPriority+0x84>)
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	429a      	cmp	r2, r3
 80041aa:	d90c      	bls.n	80041c6 <vPortValidateInterruptPriority+0x6a>
	__asm volatile
 80041ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041b0:	b672      	cpsid	i
 80041b2:	f383 8811 	msr	BASEPRI, r3
 80041b6:	f3bf 8f6f 	isb	sy
 80041ba:	f3bf 8f4f 	dsb	sy
 80041be:	b662      	cpsie	i
 80041c0:	603b      	str	r3, [r7, #0]
}
 80041c2:	bf00      	nop
 80041c4:	e7fe      	b.n	80041c4 <vPortValidateInterruptPriority+0x68>
	}
 80041c6:	bf00      	nop
 80041c8:	3714      	adds	r7, #20
 80041ca:	46bd      	mov	sp, r7
 80041cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d0:	4770      	bx	lr
 80041d2:	bf00      	nop
 80041d4:	e000e3f0 	.word	0xe000e3f0
 80041d8:	20000d7c 	.word	0x20000d7c
 80041dc:	e000ed0c 	.word	0xe000ed0c
 80041e0:	20000d80 	.word	0x20000d80

080041e4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b08a      	sub	sp, #40	; 0x28
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80041ec:	2300      	movs	r3, #0
 80041ee:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80041f0:	f7fe fd88 	bl	8002d04 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80041f4:	4b5b      	ldr	r3, [pc, #364]	; (8004364 <pvPortMalloc+0x180>)
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d101      	bne.n	8004200 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80041fc:	f000 f91a 	bl	8004434 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004200:	4b59      	ldr	r3, [pc, #356]	; (8004368 <pvPortMalloc+0x184>)
 8004202:	681a      	ldr	r2, [r3, #0]
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	4013      	ands	r3, r2
 8004208:	2b00      	cmp	r3, #0
 800420a:	f040 8092 	bne.w	8004332 <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d01f      	beq.n	8004254 <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 8004214:	2208      	movs	r2, #8
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	4413      	add	r3, r2
 800421a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	f003 0307 	and.w	r3, r3, #7
 8004222:	2b00      	cmp	r3, #0
 8004224:	d016      	beq.n	8004254 <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	f023 0307 	bic.w	r3, r3, #7
 800422c:	3308      	adds	r3, #8
 800422e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	f003 0307 	and.w	r3, r3, #7
 8004236:	2b00      	cmp	r3, #0
 8004238:	d00c      	beq.n	8004254 <pvPortMalloc+0x70>
	__asm volatile
 800423a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800423e:	b672      	cpsid	i
 8004240:	f383 8811 	msr	BASEPRI, r3
 8004244:	f3bf 8f6f 	isb	sy
 8004248:	f3bf 8f4f 	dsb	sy
 800424c:	b662      	cpsie	i
 800424e:	617b      	str	r3, [r7, #20]
}
 8004250:	bf00      	nop
 8004252:	e7fe      	b.n	8004252 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2b00      	cmp	r3, #0
 8004258:	d06b      	beq.n	8004332 <pvPortMalloc+0x14e>
 800425a:	4b44      	ldr	r3, [pc, #272]	; (800436c <pvPortMalloc+0x188>)
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	687a      	ldr	r2, [r7, #4]
 8004260:	429a      	cmp	r2, r3
 8004262:	d866      	bhi.n	8004332 <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004264:	4b42      	ldr	r3, [pc, #264]	; (8004370 <pvPortMalloc+0x18c>)
 8004266:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004268:	4b41      	ldr	r3, [pc, #260]	; (8004370 <pvPortMalloc+0x18c>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800426e:	e004      	b.n	800427a <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 8004270:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004272:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004274:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800427a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	687a      	ldr	r2, [r7, #4]
 8004280:	429a      	cmp	r2, r3
 8004282:	d903      	bls.n	800428c <pvPortMalloc+0xa8>
 8004284:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	2b00      	cmp	r3, #0
 800428a:	d1f1      	bne.n	8004270 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800428c:	4b35      	ldr	r3, [pc, #212]	; (8004364 <pvPortMalloc+0x180>)
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004292:	429a      	cmp	r2, r3
 8004294:	d04d      	beq.n	8004332 <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004296:	6a3b      	ldr	r3, [r7, #32]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	2208      	movs	r2, #8
 800429c:	4413      	add	r3, r2
 800429e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80042a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042a2:	681a      	ldr	r2, [r3, #0]
 80042a4:	6a3b      	ldr	r3, [r7, #32]
 80042a6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80042a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042aa:	685a      	ldr	r2, [r3, #4]
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	1ad2      	subs	r2, r2, r3
 80042b0:	2308      	movs	r3, #8
 80042b2:	005b      	lsls	r3, r3, #1
 80042b4:	429a      	cmp	r2, r3
 80042b6:	d921      	bls.n	80042fc <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80042b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	4413      	add	r3, r2
 80042be:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80042c0:	69bb      	ldr	r3, [r7, #24]
 80042c2:	f003 0307 	and.w	r3, r3, #7
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d00c      	beq.n	80042e4 <pvPortMalloc+0x100>
	__asm volatile
 80042ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042ce:	b672      	cpsid	i
 80042d0:	f383 8811 	msr	BASEPRI, r3
 80042d4:	f3bf 8f6f 	isb	sy
 80042d8:	f3bf 8f4f 	dsb	sy
 80042dc:	b662      	cpsie	i
 80042de:	613b      	str	r3, [r7, #16]
}
 80042e0:	bf00      	nop
 80042e2:	e7fe      	b.n	80042e2 <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80042e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042e6:	685a      	ldr	r2, [r3, #4]
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	1ad2      	subs	r2, r2, r3
 80042ec:	69bb      	ldr	r3, [r7, #24]
 80042ee:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80042f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042f2:	687a      	ldr	r2, [r7, #4]
 80042f4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80042f6:	69b8      	ldr	r0, [r7, #24]
 80042f8:	f000 f8fe 	bl	80044f8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80042fc:	4b1b      	ldr	r3, [pc, #108]	; (800436c <pvPortMalloc+0x188>)
 80042fe:	681a      	ldr	r2, [r3, #0]
 8004300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004302:	685b      	ldr	r3, [r3, #4]
 8004304:	1ad3      	subs	r3, r2, r3
 8004306:	4a19      	ldr	r2, [pc, #100]	; (800436c <pvPortMalloc+0x188>)
 8004308:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800430a:	4b18      	ldr	r3, [pc, #96]	; (800436c <pvPortMalloc+0x188>)
 800430c:	681a      	ldr	r2, [r3, #0]
 800430e:	4b19      	ldr	r3, [pc, #100]	; (8004374 <pvPortMalloc+0x190>)
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	429a      	cmp	r2, r3
 8004314:	d203      	bcs.n	800431e <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004316:	4b15      	ldr	r3, [pc, #84]	; (800436c <pvPortMalloc+0x188>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	4a16      	ldr	r2, [pc, #88]	; (8004374 <pvPortMalloc+0x190>)
 800431c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800431e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004320:	685a      	ldr	r2, [r3, #4]
 8004322:	4b11      	ldr	r3, [pc, #68]	; (8004368 <pvPortMalloc+0x184>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	431a      	orrs	r2, r3
 8004328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800432a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800432c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800432e:	2200      	movs	r2, #0
 8004330:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004332:	f7fe fcf5 	bl	8002d20 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004336:	69fb      	ldr	r3, [r7, #28]
 8004338:	f003 0307 	and.w	r3, r3, #7
 800433c:	2b00      	cmp	r3, #0
 800433e:	d00c      	beq.n	800435a <pvPortMalloc+0x176>
	__asm volatile
 8004340:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004344:	b672      	cpsid	i
 8004346:	f383 8811 	msr	BASEPRI, r3
 800434a:	f3bf 8f6f 	isb	sy
 800434e:	f3bf 8f4f 	dsb	sy
 8004352:	b662      	cpsie	i
 8004354:	60fb      	str	r3, [r7, #12]
}
 8004356:	bf00      	nop
 8004358:	e7fe      	b.n	8004358 <pvPortMalloc+0x174>
	return pvReturn;
 800435a:	69fb      	ldr	r3, [r7, #28]
}
 800435c:	4618      	mov	r0, r3
 800435e:	3728      	adds	r7, #40	; 0x28
 8004360:	46bd      	mov	sp, r7
 8004362:	bd80      	pop	{r7, pc}
 8004364:	2000498c 	.word	0x2000498c
 8004368:	20004998 	.word	0x20004998
 800436c:	20004990 	.word	0x20004990
 8004370:	20004984 	.word	0x20004984
 8004374:	20004994 	.word	0x20004994

08004378 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b086      	sub	sp, #24
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d04c      	beq.n	8004424 <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800438a:	2308      	movs	r3, #8
 800438c:	425b      	negs	r3, r3
 800438e:	697a      	ldr	r2, [r7, #20]
 8004390:	4413      	add	r3, r2
 8004392:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004394:	697b      	ldr	r3, [r7, #20]
 8004396:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004398:	693b      	ldr	r3, [r7, #16]
 800439a:	685a      	ldr	r2, [r3, #4]
 800439c:	4b23      	ldr	r3, [pc, #140]	; (800442c <vPortFree+0xb4>)
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	4013      	ands	r3, r2
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d10c      	bne.n	80043c0 <vPortFree+0x48>
	__asm volatile
 80043a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043aa:	b672      	cpsid	i
 80043ac:	f383 8811 	msr	BASEPRI, r3
 80043b0:	f3bf 8f6f 	isb	sy
 80043b4:	f3bf 8f4f 	dsb	sy
 80043b8:	b662      	cpsie	i
 80043ba:	60fb      	str	r3, [r7, #12]
}
 80043bc:	bf00      	nop
 80043be:	e7fe      	b.n	80043be <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80043c0:	693b      	ldr	r3, [r7, #16]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d00c      	beq.n	80043e2 <vPortFree+0x6a>
	__asm volatile
 80043c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043cc:	b672      	cpsid	i
 80043ce:	f383 8811 	msr	BASEPRI, r3
 80043d2:	f3bf 8f6f 	isb	sy
 80043d6:	f3bf 8f4f 	dsb	sy
 80043da:	b662      	cpsie	i
 80043dc:	60bb      	str	r3, [r7, #8]
}
 80043de:	bf00      	nop
 80043e0:	e7fe      	b.n	80043e0 <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80043e2:	693b      	ldr	r3, [r7, #16]
 80043e4:	685a      	ldr	r2, [r3, #4]
 80043e6:	4b11      	ldr	r3, [pc, #68]	; (800442c <vPortFree+0xb4>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	4013      	ands	r3, r2
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d019      	beq.n	8004424 <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80043f0:	693b      	ldr	r3, [r7, #16]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d115      	bne.n	8004424 <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80043f8:	693b      	ldr	r3, [r7, #16]
 80043fa:	685a      	ldr	r2, [r3, #4]
 80043fc:	4b0b      	ldr	r3, [pc, #44]	; (800442c <vPortFree+0xb4>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	43db      	mvns	r3, r3
 8004402:	401a      	ands	r2, r3
 8004404:	693b      	ldr	r3, [r7, #16]
 8004406:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004408:	f7fe fc7c 	bl	8002d04 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800440c:	693b      	ldr	r3, [r7, #16]
 800440e:	685a      	ldr	r2, [r3, #4]
 8004410:	4b07      	ldr	r3, [pc, #28]	; (8004430 <vPortFree+0xb8>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	4413      	add	r3, r2
 8004416:	4a06      	ldr	r2, [pc, #24]	; (8004430 <vPortFree+0xb8>)
 8004418:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800441a:	6938      	ldr	r0, [r7, #16]
 800441c:	f000 f86c 	bl	80044f8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8004420:	f7fe fc7e 	bl	8002d20 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004424:	bf00      	nop
 8004426:	3718      	adds	r7, #24
 8004428:	46bd      	mov	sp, r7
 800442a:	bd80      	pop	{r7, pc}
 800442c:	20004998 	.word	0x20004998
 8004430:	20004990 	.word	0x20004990

08004434 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004434:	b480      	push	{r7}
 8004436:	b085      	sub	sp, #20
 8004438:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800443a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800443e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004440:	4b27      	ldr	r3, [pc, #156]	; (80044e0 <prvHeapInit+0xac>)
 8004442:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	f003 0307 	and.w	r3, r3, #7
 800444a:	2b00      	cmp	r3, #0
 800444c:	d00c      	beq.n	8004468 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	3307      	adds	r3, #7
 8004452:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	f023 0307 	bic.w	r3, r3, #7
 800445a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800445c:	68ba      	ldr	r2, [r7, #8]
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	1ad3      	subs	r3, r2, r3
 8004462:	4a1f      	ldr	r2, [pc, #124]	; (80044e0 <prvHeapInit+0xac>)
 8004464:	4413      	add	r3, r2
 8004466:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800446c:	4a1d      	ldr	r2, [pc, #116]	; (80044e4 <prvHeapInit+0xb0>)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004472:	4b1c      	ldr	r3, [pc, #112]	; (80044e4 <prvHeapInit+0xb0>)
 8004474:	2200      	movs	r2, #0
 8004476:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	68ba      	ldr	r2, [r7, #8]
 800447c:	4413      	add	r3, r2
 800447e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004480:	2208      	movs	r2, #8
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	1a9b      	subs	r3, r3, r2
 8004486:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	f023 0307 	bic.w	r3, r3, #7
 800448e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	4a15      	ldr	r2, [pc, #84]	; (80044e8 <prvHeapInit+0xb4>)
 8004494:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004496:	4b14      	ldr	r3, [pc, #80]	; (80044e8 <prvHeapInit+0xb4>)
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	2200      	movs	r2, #0
 800449c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800449e:	4b12      	ldr	r3, [pc, #72]	; (80044e8 <prvHeapInit+0xb4>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	2200      	movs	r2, #0
 80044a4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	68fa      	ldr	r2, [r7, #12]
 80044ae:	1ad2      	subs	r2, r2, r3
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80044b4:	4b0c      	ldr	r3, [pc, #48]	; (80044e8 <prvHeapInit+0xb4>)
 80044b6:	681a      	ldr	r2, [r3, #0]
 80044b8:	683b      	ldr	r3, [r7, #0]
 80044ba:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	685b      	ldr	r3, [r3, #4]
 80044c0:	4a0a      	ldr	r2, [pc, #40]	; (80044ec <prvHeapInit+0xb8>)
 80044c2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	685b      	ldr	r3, [r3, #4]
 80044c8:	4a09      	ldr	r2, [pc, #36]	; (80044f0 <prvHeapInit+0xbc>)
 80044ca:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80044cc:	4b09      	ldr	r3, [pc, #36]	; (80044f4 <prvHeapInit+0xc0>)
 80044ce:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80044d2:	601a      	str	r2, [r3, #0]
}
 80044d4:	bf00      	nop
 80044d6:	3714      	adds	r7, #20
 80044d8:	46bd      	mov	sp, r7
 80044da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044de:	4770      	bx	lr
 80044e0:	20000d84 	.word	0x20000d84
 80044e4:	20004984 	.word	0x20004984
 80044e8:	2000498c 	.word	0x2000498c
 80044ec:	20004994 	.word	0x20004994
 80044f0:	20004990 	.word	0x20004990
 80044f4:	20004998 	.word	0x20004998

080044f8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80044f8:	b480      	push	{r7}
 80044fa:	b085      	sub	sp, #20
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004500:	4b28      	ldr	r3, [pc, #160]	; (80045a4 <prvInsertBlockIntoFreeList+0xac>)
 8004502:	60fb      	str	r3, [r7, #12]
 8004504:	e002      	b.n	800450c <prvInsertBlockIntoFreeList+0x14>
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	60fb      	str	r3, [r7, #12]
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	687a      	ldr	r2, [r7, #4]
 8004512:	429a      	cmp	r2, r3
 8004514:	d8f7      	bhi.n	8004506 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	685b      	ldr	r3, [r3, #4]
 800451e:	68ba      	ldr	r2, [r7, #8]
 8004520:	4413      	add	r3, r2
 8004522:	687a      	ldr	r2, [r7, #4]
 8004524:	429a      	cmp	r2, r3
 8004526:	d108      	bne.n	800453a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	685a      	ldr	r2, [r3, #4]
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	685b      	ldr	r3, [r3, #4]
 8004530:	441a      	add	r2, r3
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	685b      	ldr	r3, [r3, #4]
 8004542:	68ba      	ldr	r2, [r7, #8]
 8004544:	441a      	add	r2, r3
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	429a      	cmp	r2, r3
 800454c:	d118      	bne.n	8004580 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681a      	ldr	r2, [r3, #0]
 8004552:	4b15      	ldr	r3, [pc, #84]	; (80045a8 <prvInsertBlockIntoFreeList+0xb0>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	429a      	cmp	r2, r3
 8004558:	d00d      	beq.n	8004576 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	685a      	ldr	r2, [r3, #4]
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	685b      	ldr	r3, [r3, #4]
 8004564:	441a      	add	r2, r3
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	681a      	ldr	r2, [r3, #0]
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	601a      	str	r2, [r3, #0]
 8004574:	e008      	b.n	8004588 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004576:	4b0c      	ldr	r3, [pc, #48]	; (80045a8 <prvInsertBlockIntoFreeList+0xb0>)
 8004578:	681a      	ldr	r2, [r3, #0]
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	601a      	str	r2, [r3, #0]
 800457e:	e003      	b.n	8004588 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681a      	ldr	r2, [r3, #0]
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004588:	68fa      	ldr	r2, [r7, #12]
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	429a      	cmp	r2, r3
 800458e:	d002      	beq.n	8004596 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	687a      	ldr	r2, [r7, #4]
 8004594:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004596:	bf00      	nop
 8004598:	3714      	adds	r7, #20
 800459a:	46bd      	mov	sp, r7
 800459c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a0:	4770      	bx	lr
 80045a2:	bf00      	nop
 80045a4:	20004984 	.word	0x20004984
 80045a8:	2000498c 	.word	0x2000498c

080045ac <__errno>:
 80045ac:	4b01      	ldr	r3, [pc, #4]	; (80045b4 <__errno+0x8>)
 80045ae:	6818      	ldr	r0, [r3, #0]
 80045b0:	4770      	bx	lr
 80045b2:	bf00      	nop
 80045b4:	20000010 	.word	0x20000010

080045b8 <__libc_init_array>:
 80045b8:	b570      	push	{r4, r5, r6, lr}
 80045ba:	4d0d      	ldr	r5, [pc, #52]	; (80045f0 <__libc_init_array+0x38>)
 80045bc:	4c0d      	ldr	r4, [pc, #52]	; (80045f4 <__libc_init_array+0x3c>)
 80045be:	1b64      	subs	r4, r4, r5
 80045c0:	10a4      	asrs	r4, r4, #2
 80045c2:	2600      	movs	r6, #0
 80045c4:	42a6      	cmp	r6, r4
 80045c6:	d109      	bne.n	80045dc <__libc_init_array+0x24>
 80045c8:	4d0b      	ldr	r5, [pc, #44]	; (80045f8 <__libc_init_array+0x40>)
 80045ca:	4c0c      	ldr	r4, [pc, #48]	; (80045fc <__libc_init_array+0x44>)
 80045cc:	f000 ff84 	bl	80054d8 <_init>
 80045d0:	1b64      	subs	r4, r4, r5
 80045d2:	10a4      	asrs	r4, r4, #2
 80045d4:	2600      	movs	r6, #0
 80045d6:	42a6      	cmp	r6, r4
 80045d8:	d105      	bne.n	80045e6 <__libc_init_array+0x2e>
 80045da:	bd70      	pop	{r4, r5, r6, pc}
 80045dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80045e0:	4798      	blx	r3
 80045e2:	3601      	adds	r6, #1
 80045e4:	e7ee      	b.n	80045c4 <__libc_init_array+0xc>
 80045e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80045ea:	4798      	blx	r3
 80045ec:	3601      	adds	r6, #1
 80045ee:	e7f2      	b.n	80045d6 <__libc_init_array+0x1e>
 80045f0:	08005640 	.word	0x08005640
 80045f4:	08005640 	.word	0x08005640
 80045f8:	08005640 	.word	0x08005640
 80045fc:	08005644 	.word	0x08005644

08004600 <memcpy>:
 8004600:	440a      	add	r2, r1
 8004602:	4291      	cmp	r1, r2
 8004604:	f100 33ff 	add.w	r3, r0, #4294967295
 8004608:	d100      	bne.n	800460c <memcpy+0xc>
 800460a:	4770      	bx	lr
 800460c:	b510      	push	{r4, lr}
 800460e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004612:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004616:	4291      	cmp	r1, r2
 8004618:	d1f9      	bne.n	800460e <memcpy+0xe>
 800461a:	bd10      	pop	{r4, pc}

0800461c <memset>:
 800461c:	4402      	add	r2, r0
 800461e:	4603      	mov	r3, r0
 8004620:	4293      	cmp	r3, r2
 8004622:	d100      	bne.n	8004626 <memset+0xa>
 8004624:	4770      	bx	lr
 8004626:	f803 1b01 	strb.w	r1, [r3], #1
 800462a:	e7f9      	b.n	8004620 <memset+0x4>

0800462c <iprintf>:
 800462c:	b40f      	push	{r0, r1, r2, r3}
 800462e:	4b0a      	ldr	r3, [pc, #40]	; (8004658 <iprintf+0x2c>)
 8004630:	b513      	push	{r0, r1, r4, lr}
 8004632:	681c      	ldr	r4, [r3, #0]
 8004634:	b124      	cbz	r4, 8004640 <iprintf+0x14>
 8004636:	69a3      	ldr	r3, [r4, #24]
 8004638:	b913      	cbnz	r3, 8004640 <iprintf+0x14>
 800463a:	4620      	mov	r0, r4
 800463c:	f000 f866 	bl	800470c <__sinit>
 8004640:	ab05      	add	r3, sp, #20
 8004642:	9a04      	ldr	r2, [sp, #16]
 8004644:	68a1      	ldr	r1, [r4, #8]
 8004646:	9301      	str	r3, [sp, #4]
 8004648:	4620      	mov	r0, r4
 800464a:	f000 f983 	bl	8004954 <_vfiprintf_r>
 800464e:	b002      	add	sp, #8
 8004650:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004654:	b004      	add	sp, #16
 8004656:	4770      	bx	lr
 8004658:	20000010 	.word	0x20000010

0800465c <std>:
 800465c:	2300      	movs	r3, #0
 800465e:	b510      	push	{r4, lr}
 8004660:	4604      	mov	r4, r0
 8004662:	e9c0 3300 	strd	r3, r3, [r0]
 8004666:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800466a:	6083      	str	r3, [r0, #8]
 800466c:	8181      	strh	r1, [r0, #12]
 800466e:	6643      	str	r3, [r0, #100]	; 0x64
 8004670:	81c2      	strh	r2, [r0, #14]
 8004672:	6183      	str	r3, [r0, #24]
 8004674:	4619      	mov	r1, r3
 8004676:	2208      	movs	r2, #8
 8004678:	305c      	adds	r0, #92	; 0x5c
 800467a:	f7ff ffcf 	bl	800461c <memset>
 800467e:	4b05      	ldr	r3, [pc, #20]	; (8004694 <std+0x38>)
 8004680:	6263      	str	r3, [r4, #36]	; 0x24
 8004682:	4b05      	ldr	r3, [pc, #20]	; (8004698 <std+0x3c>)
 8004684:	62a3      	str	r3, [r4, #40]	; 0x28
 8004686:	4b05      	ldr	r3, [pc, #20]	; (800469c <std+0x40>)
 8004688:	62e3      	str	r3, [r4, #44]	; 0x2c
 800468a:	4b05      	ldr	r3, [pc, #20]	; (80046a0 <std+0x44>)
 800468c:	6224      	str	r4, [r4, #32]
 800468e:	6323      	str	r3, [r4, #48]	; 0x30
 8004690:	bd10      	pop	{r4, pc}
 8004692:	bf00      	nop
 8004694:	08004efd 	.word	0x08004efd
 8004698:	08004f1f 	.word	0x08004f1f
 800469c:	08004f57 	.word	0x08004f57
 80046a0:	08004f7b 	.word	0x08004f7b

080046a4 <_cleanup_r>:
 80046a4:	4901      	ldr	r1, [pc, #4]	; (80046ac <_cleanup_r+0x8>)
 80046a6:	f000 b8af 	b.w	8004808 <_fwalk_reent>
 80046aa:	bf00      	nop
 80046ac:	08005255 	.word	0x08005255

080046b0 <__sfmoreglue>:
 80046b0:	b570      	push	{r4, r5, r6, lr}
 80046b2:	1e4a      	subs	r2, r1, #1
 80046b4:	2568      	movs	r5, #104	; 0x68
 80046b6:	4355      	muls	r5, r2
 80046b8:	460e      	mov	r6, r1
 80046ba:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80046be:	f000 f8c5 	bl	800484c <_malloc_r>
 80046c2:	4604      	mov	r4, r0
 80046c4:	b140      	cbz	r0, 80046d8 <__sfmoreglue+0x28>
 80046c6:	2100      	movs	r1, #0
 80046c8:	e9c0 1600 	strd	r1, r6, [r0]
 80046cc:	300c      	adds	r0, #12
 80046ce:	60a0      	str	r0, [r4, #8]
 80046d0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80046d4:	f7ff ffa2 	bl	800461c <memset>
 80046d8:	4620      	mov	r0, r4
 80046da:	bd70      	pop	{r4, r5, r6, pc}

080046dc <__sfp_lock_acquire>:
 80046dc:	4801      	ldr	r0, [pc, #4]	; (80046e4 <__sfp_lock_acquire+0x8>)
 80046de:	f000 b8b3 	b.w	8004848 <__retarget_lock_acquire_recursive>
 80046e2:	bf00      	nop
 80046e4:	200049fc 	.word	0x200049fc

080046e8 <__sfp_lock_release>:
 80046e8:	4801      	ldr	r0, [pc, #4]	; (80046f0 <__sfp_lock_release+0x8>)
 80046ea:	f000 b8ae 	b.w	800484a <__retarget_lock_release_recursive>
 80046ee:	bf00      	nop
 80046f0:	200049fc 	.word	0x200049fc

080046f4 <__sinit_lock_acquire>:
 80046f4:	4801      	ldr	r0, [pc, #4]	; (80046fc <__sinit_lock_acquire+0x8>)
 80046f6:	f000 b8a7 	b.w	8004848 <__retarget_lock_acquire_recursive>
 80046fa:	bf00      	nop
 80046fc:	200049f7 	.word	0x200049f7

08004700 <__sinit_lock_release>:
 8004700:	4801      	ldr	r0, [pc, #4]	; (8004708 <__sinit_lock_release+0x8>)
 8004702:	f000 b8a2 	b.w	800484a <__retarget_lock_release_recursive>
 8004706:	bf00      	nop
 8004708:	200049f7 	.word	0x200049f7

0800470c <__sinit>:
 800470c:	b510      	push	{r4, lr}
 800470e:	4604      	mov	r4, r0
 8004710:	f7ff fff0 	bl	80046f4 <__sinit_lock_acquire>
 8004714:	69a3      	ldr	r3, [r4, #24]
 8004716:	b11b      	cbz	r3, 8004720 <__sinit+0x14>
 8004718:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800471c:	f7ff bff0 	b.w	8004700 <__sinit_lock_release>
 8004720:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8004724:	6523      	str	r3, [r4, #80]	; 0x50
 8004726:	4b13      	ldr	r3, [pc, #76]	; (8004774 <__sinit+0x68>)
 8004728:	4a13      	ldr	r2, [pc, #76]	; (8004778 <__sinit+0x6c>)
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	62a2      	str	r2, [r4, #40]	; 0x28
 800472e:	42a3      	cmp	r3, r4
 8004730:	bf04      	itt	eq
 8004732:	2301      	moveq	r3, #1
 8004734:	61a3      	streq	r3, [r4, #24]
 8004736:	4620      	mov	r0, r4
 8004738:	f000 f820 	bl	800477c <__sfp>
 800473c:	6060      	str	r0, [r4, #4]
 800473e:	4620      	mov	r0, r4
 8004740:	f000 f81c 	bl	800477c <__sfp>
 8004744:	60a0      	str	r0, [r4, #8]
 8004746:	4620      	mov	r0, r4
 8004748:	f000 f818 	bl	800477c <__sfp>
 800474c:	2200      	movs	r2, #0
 800474e:	60e0      	str	r0, [r4, #12]
 8004750:	2104      	movs	r1, #4
 8004752:	6860      	ldr	r0, [r4, #4]
 8004754:	f7ff ff82 	bl	800465c <std>
 8004758:	68a0      	ldr	r0, [r4, #8]
 800475a:	2201      	movs	r2, #1
 800475c:	2109      	movs	r1, #9
 800475e:	f7ff ff7d 	bl	800465c <std>
 8004762:	68e0      	ldr	r0, [r4, #12]
 8004764:	2202      	movs	r2, #2
 8004766:	2112      	movs	r1, #18
 8004768:	f7ff ff78 	bl	800465c <std>
 800476c:	2301      	movs	r3, #1
 800476e:	61a3      	str	r3, [r4, #24]
 8004770:	e7d2      	b.n	8004718 <__sinit+0xc>
 8004772:	bf00      	nop
 8004774:	080055a0 	.word	0x080055a0
 8004778:	080046a5 	.word	0x080046a5

0800477c <__sfp>:
 800477c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800477e:	4607      	mov	r7, r0
 8004780:	f7ff ffac 	bl	80046dc <__sfp_lock_acquire>
 8004784:	4b1e      	ldr	r3, [pc, #120]	; (8004800 <__sfp+0x84>)
 8004786:	681e      	ldr	r6, [r3, #0]
 8004788:	69b3      	ldr	r3, [r6, #24]
 800478a:	b913      	cbnz	r3, 8004792 <__sfp+0x16>
 800478c:	4630      	mov	r0, r6
 800478e:	f7ff ffbd 	bl	800470c <__sinit>
 8004792:	3648      	adds	r6, #72	; 0x48
 8004794:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004798:	3b01      	subs	r3, #1
 800479a:	d503      	bpl.n	80047a4 <__sfp+0x28>
 800479c:	6833      	ldr	r3, [r6, #0]
 800479e:	b30b      	cbz	r3, 80047e4 <__sfp+0x68>
 80047a0:	6836      	ldr	r6, [r6, #0]
 80047a2:	e7f7      	b.n	8004794 <__sfp+0x18>
 80047a4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80047a8:	b9d5      	cbnz	r5, 80047e0 <__sfp+0x64>
 80047aa:	4b16      	ldr	r3, [pc, #88]	; (8004804 <__sfp+0x88>)
 80047ac:	60e3      	str	r3, [r4, #12]
 80047ae:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80047b2:	6665      	str	r5, [r4, #100]	; 0x64
 80047b4:	f000 f847 	bl	8004846 <__retarget_lock_init_recursive>
 80047b8:	f7ff ff96 	bl	80046e8 <__sfp_lock_release>
 80047bc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80047c0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80047c4:	6025      	str	r5, [r4, #0]
 80047c6:	61a5      	str	r5, [r4, #24]
 80047c8:	2208      	movs	r2, #8
 80047ca:	4629      	mov	r1, r5
 80047cc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80047d0:	f7ff ff24 	bl	800461c <memset>
 80047d4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80047d8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80047dc:	4620      	mov	r0, r4
 80047de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80047e0:	3468      	adds	r4, #104	; 0x68
 80047e2:	e7d9      	b.n	8004798 <__sfp+0x1c>
 80047e4:	2104      	movs	r1, #4
 80047e6:	4638      	mov	r0, r7
 80047e8:	f7ff ff62 	bl	80046b0 <__sfmoreglue>
 80047ec:	4604      	mov	r4, r0
 80047ee:	6030      	str	r0, [r6, #0]
 80047f0:	2800      	cmp	r0, #0
 80047f2:	d1d5      	bne.n	80047a0 <__sfp+0x24>
 80047f4:	f7ff ff78 	bl	80046e8 <__sfp_lock_release>
 80047f8:	230c      	movs	r3, #12
 80047fa:	603b      	str	r3, [r7, #0]
 80047fc:	e7ee      	b.n	80047dc <__sfp+0x60>
 80047fe:	bf00      	nop
 8004800:	080055a0 	.word	0x080055a0
 8004804:	ffff0001 	.word	0xffff0001

08004808 <_fwalk_reent>:
 8004808:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800480c:	4606      	mov	r6, r0
 800480e:	4688      	mov	r8, r1
 8004810:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004814:	2700      	movs	r7, #0
 8004816:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800481a:	f1b9 0901 	subs.w	r9, r9, #1
 800481e:	d505      	bpl.n	800482c <_fwalk_reent+0x24>
 8004820:	6824      	ldr	r4, [r4, #0]
 8004822:	2c00      	cmp	r4, #0
 8004824:	d1f7      	bne.n	8004816 <_fwalk_reent+0xe>
 8004826:	4638      	mov	r0, r7
 8004828:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800482c:	89ab      	ldrh	r3, [r5, #12]
 800482e:	2b01      	cmp	r3, #1
 8004830:	d907      	bls.n	8004842 <_fwalk_reent+0x3a>
 8004832:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004836:	3301      	adds	r3, #1
 8004838:	d003      	beq.n	8004842 <_fwalk_reent+0x3a>
 800483a:	4629      	mov	r1, r5
 800483c:	4630      	mov	r0, r6
 800483e:	47c0      	blx	r8
 8004840:	4307      	orrs	r7, r0
 8004842:	3568      	adds	r5, #104	; 0x68
 8004844:	e7e9      	b.n	800481a <_fwalk_reent+0x12>

08004846 <__retarget_lock_init_recursive>:
 8004846:	4770      	bx	lr

08004848 <__retarget_lock_acquire_recursive>:
 8004848:	4770      	bx	lr

0800484a <__retarget_lock_release_recursive>:
 800484a:	4770      	bx	lr

0800484c <_malloc_r>:
 800484c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800484e:	1ccd      	adds	r5, r1, #3
 8004850:	f025 0503 	bic.w	r5, r5, #3
 8004854:	3508      	adds	r5, #8
 8004856:	2d0c      	cmp	r5, #12
 8004858:	bf38      	it	cc
 800485a:	250c      	movcc	r5, #12
 800485c:	2d00      	cmp	r5, #0
 800485e:	4606      	mov	r6, r0
 8004860:	db01      	blt.n	8004866 <_malloc_r+0x1a>
 8004862:	42a9      	cmp	r1, r5
 8004864:	d903      	bls.n	800486e <_malloc_r+0x22>
 8004866:	230c      	movs	r3, #12
 8004868:	6033      	str	r3, [r6, #0]
 800486a:	2000      	movs	r0, #0
 800486c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800486e:	f000 fda3 	bl	80053b8 <__malloc_lock>
 8004872:	4921      	ldr	r1, [pc, #132]	; (80048f8 <_malloc_r+0xac>)
 8004874:	680a      	ldr	r2, [r1, #0]
 8004876:	4614      	mov	r4, r2
 8004878:	b99c      	cbnz	r4, 80048a2 <_malloc_r+0x56>
 800487a:	4f20      	ldr	r7, [pc, #128]	; (80048fc <_malloc_r+0xb0>)
 800487c:	683b      	ldr	r3, [r7, #0]
 800487e:	b923      	cbnz	r3, 800488a <_malloc_r+0x3e>
 8004880:	4621      	mov	r1, r4
 8004882:	4630      	mov	r0, r6
 8004884:	f000 fb2a 	bl	8004edc <_sbrk_r>
 8004888:	6038      	str	r0, [r7, #0]
 800488a:	4629      	mov	r1, r5
 800488c:	4630      	mov	r0, r6
 800488e:	f000 fb25 	bl	8004edc <_sbrk_r>
 8004892:	1c43      	adds	r3, r0, #1
 8004894:	d123      	bne.n	80048de <_malloc_r+0x92>
 8004896:	230c      	movs	r3, #12
 8004898:	6033      	str	r3, [r6, #0]
 800489a:	4630      	mov	r0, r6
 800489c:	f000 fd92 	bl	80053c4 <__malloc_unlock>
 80048a0:	e7e3      	b.n	800486a <_malloc_r+0x1e>
 80048a2:	6823      	ldr	r3, [r4, #0]
 80048a4:	1b5b      	subs	r3, r3, r5
 80048a6:	d417      	bmi.n	80048d8 <_malloc_r+0x8c>
 80048a8:	2b0b      	cmp	r3, #11
 80048aa:	d903      	bls.n	80048b4 <_malloc_r+0x68>
 80048ac:	6023      	str	r3, [r4, #0]
 80048ae:	441c      	add	r4, r3
 80048b0:	6025      	str	r5, [r4, #0]
 80048b2:	e004      	b.n	80048be <_malloc_r+0x72>
 80048b4:	6863      	ldr	r3, [r4, #4]
 80048b6:	42a2      	cmp	r2, r4
 80048b8:	bf0c      	ite	eq
 80048ba:	600b      	streq	r3, [r1, #0]
 80048bc:	6053      	strne	r3, [r2, #4]
 80048be:	4630      	mov	r0, r6
 80048c0:	f000 fd80 	bl	80053c4 <__malloc_unlock>
 80048c4:	f104 000b 	add.w	r0, r4, #11
 80048c8:	1d23      	adds	r3, r4, #4
 80048ca:	f020 0007 	bic.w	r0, r0, #7
 80048ce:	1ac2      	subs	r2, r0, r3
 80048d0:	d0cc      	beq.n	800486c <_malloc_r+0x20>
 80048d2:	1a1b      	subs	r3, r3, r0
 80048d4:	50a3      	str	r3, [r4, r2]
 80048d6:	e7c9      	b.n	800486c <_malloc_r+0x20>
 80048d8:	4622      	mov	r2, r4
 80048da:	6864      	ldr	r4, [r4, #4]
 80048dc:	e7cc      	b.n	8004878 <_malloc_r+0x2c>
 80048de:	1cc4      	adds	r4, r0, #3
 80048e0:	f024 0403 	bic.w	r4, r4, #3
 80048e4:	42a0      	cmp	r0, r4
 80048e6:	d0e3      	beq.n	80048b0 <_malloc_r+0x64>
 80048e8:	1a21      	subs	r1, r4, r0
 80048ea:	4630      	mov	r0, r6
 80048ec:	f000 faf6 	bl	8004edc <_sbrk_r>
 80048f0:	3001      	adds	r0, #1
 80048f2:	d1dd      	bne.n	80048b0 <_malloc_r+0x64>
 80048f4:	e7cf      	b.n	8004896 <_malloc_r+0x4a>
 80048f6:	bf00      	nop
 80048f8:	2000499c 	.word	0x2000499c
 80048fc:	200049a0 	.word	0x200049a0

08004900 <__sfputc_r>:
 8004900:	6893      	ldr	r3, [r2, #8]
 8004902:	3b01      	subs	r3, #1
 8004904:	2b00      	cmp	r3, #0
 8004906:	b410      	push	{r4}
 8004908:	6093      	str	r3, [r2, #8]
 800490a:	da08      	bge.n	800491e <__sfputc_r+0x1e>
 800490c:	6994      	ldr	r4, [r2, #24]
 800490e:	42a3      	cmp	r3, r4
 8004910:	db01      	blt.n	8004916 <__sfputc_r+0x16>
 8004912:	290a      	cmp	r1, #10
 8004914:	d103      	bne.n	800491e <__sfputc_r+0x1e>
 8004916:	f85d 4b04 	ldr.w	r4, [sp], #4
 800491a:	f000 bb33 	b.w	8004f84 <__swbuf_r>
 800491e:	6813      	ldr	r3, [r2, #0]
 8004920:	1c58      	adds	r0, r3, #1
 8004922:	6010      	str	r0, [r2, #0]
 8004924:	7019      	strb	r1, [r3, #0]
 8004926:	4608      	mov	r0, r1
 8004928:	f85d 4b04 	ldr.w	r4, [sp], #4
 800492c:	4770      	bx	lr

0800492e <__sfputs_r>:
 800492e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004930:	4606      	mov	r6, r0
 8004932:	460f      	mov	r7, r1
 8004934:	4614      	mov	r4, r2
 8004936:	18d5      	adds	r5, r2, r3
 8004938:	42ac      	cmp	r4, r5
 800493a:	d101      	bne.n	8004940 <__sfputs_r+0x12>
 800493c:	2000      	movs	r0, #0
 800493e:	e007      	b.n	8004950 <__sfputs_r+0x22>
 8004940:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004944:	463a      	mov	r2, r7
 8004946:	4630      	mov	r0, r6
 8004948:	f7ff ffda 	bl	8004900 <__sfputc_r>
 800494c:	1c43      	adds	r3, r0, #1
 800494e:	d1f3      	bne.n	8004938 <__sfputs_r+0xa>
 8004950:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004954 <_vfiprintf_r>:
 8004954:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004958:	460d      	mov	r5, r1
 800495a:	b09d      	sub	sp, #116	; 0x74
 800495c:	4614      	mov	r4, r2
 800495e:	4698      	mov	r8, r3
 8004960:	4606      	mov	r6, r0
 8004962:	b118      	cbz	r0, 800496c <_vfiprintf_r+0x18>
 8004964:	6983      	ldr	r3, [r0, #24]
 8004966:	b90b      	cbnz	r3, 800496c <_vfiprintf_r+0x18>
 8004968:	f7ff fed0 	bl	800470c <__sinit>
 800496c:	4b89      	ldr	r3, [pc, #548]	; (8004b94 <_vfiprintf_r+0x240>)
 800496e:	429d      	cmp	r5, r3
 8004970:	d11b      	bne.n	80049aa <_vfiprintf_r+0x56>
 8004972:	6875      	ldr	r5, [r6, #4]
 8004974:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004976:	07d9      	lsls	r1, r3, #31
 8004978:	d405      	bmi.n	8004986 <_vfiprintf_r+0x32>
 800497a:	89ab      	ldrh	r3, [r5, #12]
 800497c:	059a      	lsls	r2, r3, #22
 800497e:	d402      	bmi.n	8004986 <_vfiprintf_r+0x32>
 8004980:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004982:	f7ff ff61 	bl	8004848 <__retarget_lock_acquire_recursive>
 8004986:	89ab      	ldrh	r3, [r5, #12]
 8004988:	071b      	lsls	r3, r3, #28
 800498a:	d501      	bpl.n	8004990 <_vfiprintf_r+0x3c>
 800498c:	692b      	ldr	r3, [r5, #16]
 800498e:	b9eb      	cbnz	r3, 80049cc <_vfiprintf_r+0x78>
 8004990:	4629      	mov	r1, r5
 8004992:	4630      	mov	r0, r6
 8004994:	f000 fb5a 	bl	800504c <__swsetup_r>
 8004998:	b1c0      	cbz	r0, 80049cc <_vfiprintf_r+0x78>
 800499a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800499c:	07dc      	lsls	r4, r3, #31
 800499e:	d50e      	bpl.n	80049be <_vfiprintf_r+0x6a>
 80049a0:	f04f 30ff 	mov.w	r0, #4294967295
 80049a4:	b01d      	add	sp, #116	; 0x74
 80049a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80049aa:	4b7b      	ldr	r3, [pc, #492]	; (8004b98 <_vfiprintf_r+0x244>)
 80049ac:	429d      	cmp	r5, r3
 80049ae:	d101      	bne.n	80049b4 <_vfiprintf_r+0x60>
 80049b0:	68b5      	ldr	r5, [r6, #8]
 80049b2:	e7df      	b.n	8004974 <_vfiprintf_r+0x20>
 80049b4:	4b79      	ldr	r3, [pc, #484]	; (8004b9c <_vfiprintf_r+0x248>)
 80049b6:	429d      	cmp	r5, r3
 80049b8:	bf08      	it	eq
 80049ba:	68f5      	ldreq	r5, [r6, #12]
 80049bc:	e7da      	b.n	8004974 <_vfiprintf_r+0x20>
 80049be:	89ab      	ldrh	r3, [r5, #12]
 80049c0:	0598      	lsls	r0, r3, #22
 80049c2:	d4ed      	bmi.n	80049a0 <_vfiprintf_r+0x4c>
 80049c4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80049c6:	f7ff ff40 	bl	800484a <__retarget_lock_release_recursive>
 80049ca:	e7e9      	b.n	80049a0 <_vfiprintf_r+0x4c>
 80049cc:	2300      	movs	r3, #0
 80049ce:	9309      	str	r3, [sp, #36]	; 0x24
 80049d0:	2320      	movs	r3, #32
 80049d2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80049d6:	f8cd 800c 	str.w	r8, [sp, #12]
 80049da:	2330      	movs	r3, #48	; 0x30
 80049dc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8004ba0 <_vfiprintf_r+0x24c>
 80049e0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80049e4:	f04f 0901 	mov.w	r9, #1
 80049e8:	4623      	mov	r3, r4
 80049ea:	469a      	mov	sl, r3
 80049ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 80049f0:	b10a      	cbz	r2, 80049f6 <_vfiprintf_r+0xa2>
 80049f2:	2a25      	cmp	r2, #37	; 0x25
 80049f4:	d1f9      	bne.n	80049ea <_vfiprintf_r+0x96>
 80049f6:	ebba 0b04 	subs.w	fp, sl, r4
 80049fa:	d00b      	beq.n	8004a14 <_vfiprintf_r+0xc0>
 80049fc:	465b      	mov	r3, fp
 80049fe:	4622      	mov	r2, r4
 8004a00:	4629      	mov	r1, r5
 8004a02:	4630      	mov	r0, r6
 8004a04:	f7ff ff93 	bl	800492e <__sfputs_r>
 8004a08:	3001      	adds	r0, #1
 8004a0a:	f000 80aa 	beq.w	8004b62 <_vfiprintf_r+0x20e>
 8004a0e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004a10:	445a      	add	r2, fp
 8004a12:	9209      	str	r2, [sp, #36]	; 0x24
 8004a14:	f89a 3000 	ldrb.w	r3, [sl]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	f000 80a2 	beq.w	8004b62 <_vfiprintf_r+0x20e>
 8004a1e:	2300      	movs	r3, #0
 8004a20:	f04f 32ff 	mov.w	r2, #4294967295
 8004a24:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004a28:	f10a 0a01 	add.w	sl, sl, #1
 8004a2c:	9304      	str	r3, [sp, #16]
 8004a2e:	9307      	str	r3, [sp, #28]
 8004a30:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004a34:	931a      	str	r3, [sp, #104]	; 0x68
 8004a36:	4654      	mov	r4, sl
 8004a38:	2205      	movs	r2, #5
 8004a3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004a3e:	4858      	ldr	r0, [pc, #352]	; (8004ba0 <_vfiprintf_r+0x24c>)
 8004a40:	f7fb fbfe 	bl	8000240 <memchr>
 8004a44:	9a04      	ldr	r2, [sp, #16]
 8004a46:	b9d8      	cbnz	r0, 8004a80 <_vfiprintf_r+0x12c>
 8004a48:	06d1      	lsls	r1, r2, #27
 8004a4a:	bf44      	itt	mi
 8004a4c:	2320      	movmi	r3, #32
 8004a4e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004a52:	0713      	lsls	r3, r2, #28
 8004a54:	bf44      	itt	mi
 8004a56:	232b      	movmi	r3, #43	; 0x2b
 8004a58:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004a5c:	f89a 3000 	ldrb.w	r3, [sl]
 8004a60:	2b2a      	cmp	r3, #42	; 0x2a
 8004a62:	d015      	beq.n	8004a90 <_vfiprintf_r+0x13c>
 8004a64:	9a07      	ldr	r2, [sp, #28]
 8004a66:	4654      	mov	r4, sl
 8004a68:	2000      	movs	r0, #0
 8004a6a:	f04f 0c0a 	mov.w	ip, #10
 8004a6e:	4621      	mov	r1, r4
 8004a70:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004a74:	3b30      	subs	r3, #48	; 0x30
 8004a76:	2b09      	cmp	r3, #9
 8004a78:	d94e      	bls.n	8004b18 <_vfiprintf_r+0x1c4>
 8004a7a:	b1b0      	cbz	r0, 8004aaa <_vfiprintf_r+0x156>
 8004a7c:	9207      	str	r2, [sp, #28]
 8004a7e:	e014      	b.n	8004aaa <_vfiprintf_r+0x156>
 8004a80:	eba0 0308 	sub.w	r3, r0, r8
 8004a84:	fa09 f303 	lsl.w	r3, r9, r3
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	9304      	str	r3, [sp, #16]
 8004a8c:	46a2      	mov	sl, r4
 8004a8e:	e7d2      	b.n	8004a36 <_vfiprintf_r+0xe2>
 8004a90:	9b03      	ldr	r3, [sp, #12]
 8004a92:	1d19      	adds	r1, r3, #4
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	9103      	str	r1, [sp, #12]
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	bfbb      	ittet	lt
 8004a9c:	425b      	neglt	r3, r3
 8004a9e:	f042 0202 	orrlt.w	r2, r2, #2
 8004aa2:	9307      	strge	r3, [sp, #28]
 8004aa4:	9307      	strlt	r3, [sp, #28]
 8004aa6:	bfb8      	it	lt
 8004aa8:	9204      	strlt	r2, [sp, #16]
 8004aaa:	7823      	ldrb	r3, [r4, #0]
 8004aac:	2b2e      	cmp	r3, #46	; 0x2e
 8004aae:	d10c      	bne.n	8004aca <_vfiprintf_r+0x176>
 8004ab0:	7863      	ldrb	r3, [r4, #1]
 8004ab2:	2b2a      	cmp	r3, #42	; 0x2a
 8004ab4:	d135      	bne.n	8004b22 <_vfiprintf_r+0x1ce>
 8004ab6:	9b03      	ldr	r3, [sp, #12]
 8004ab8:	1d1a      	adds	r2, r3, #4
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	9203      	str	r2, [sp, #12]
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	bfb8      	it	lt
 8004ac2:	f04f 33ff 	movlt.w	r3, #4294967295
 8004ac6:	3402      	adds	r4, #2
 8004ac8:	9305      	str	r3, [sp, #20]
 8004aca:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8004bb0 <_vfiprintf_r+0x25c>
 8004ace:	7821      	ldrb	r1, [r4, #0]
 8004ad0:	2203      	movs	r2, #3
 8004ad2:	4650      	mov	r0, sl
 8004ad4:	f7fb fbb4 	bl	8000240 <memchr>
 8004ad8:	b140      	cbz	r0, 8004aec <_vfiprintf_r+0x198>
 8004ada:	2340      	movs	r3, #64	; 0x40
 8004adc:	eba0 000a 	sub.w	r0, r0, sl
 8004ae0:	fa03 f000 	lsl.w	r0, r3, r0
 8004ae4:	9b04      	ldr	r3, [sp, #16]
 8004ae6:	4303      	orrs	r3, r0
 8004ae8:	3401      	adds	r4, #1
 8004aea:	9304      	str	r3, [sp, #16]
 8004aec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004af0:	482c      	ldr	r0, [pc, #176]	; (8004ba4 <_vfiprintf_r+0x250>)
 8004af2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004af6:	2206      	movs	r2, #6
 8004af8:	f7fb fba2 	bl	8000240 <memchr>
 8004afc:	2800      	cmp	r0, #0
 8004afe:	d03f      	beq.n	8004b80 <_vfiprintf_r+0x22c>
 8004b00:	4b29      	ldr	r3, [pc, #164]	; (8004ba8 <_vfiprintf_r+0x254>)
 8004b02:	bb1b      	cbnz	r3, 8004b4c <_vfiprintf_r+0x1f8>
 8004b04:	9b03      	ldr	r3, [sp, #12]
 8004b06:	3307      	adds	r3, #7
 8004b08:	f023 0307 	bic.w	r3, r3, #7
 8004b0c:	3308      	adds	r3, #8
 8004b0e:	9303      	str	r3, [sp, #12]
 8004b10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b12:	443b      	add	r3, r7
 8004b14:	9309      	str	r3, [sp, #36]	; 0x24
 8004b16:	e767      	b.n	80049e8 <_vfiprintf_r+0x94>
 8004b18:	fb0c 3202 	mla	r2, ip, r2, r3
 8004b1c:	460c      	mov	r4, r1
 8004b1e:	2001      	movs	r0, #1
 8004b20:	e7a5      	b.n	8004a6e <_vfiprintf_r+0x11a>
 8004b22:	2300      	movs	r3, #0
 8004b24:	3401      	adds	r4, #1
 8004b26:	9305      	str	r3, [sp, #20]
 8004b28:	4619      	mov	r1, r3
 8004b2a:	f04f 0c0a 	mov.w	ip, #10
 8004b2e:	4620      	mov	r0, r4
 8004b30:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004b34:	3a30      	subs	r2, #48	; 0x30
 8004b36:	2a09      	cmp	r2, #9
 8004b38:	d903      	bls.n	8004b42 <_vfiprintf_r+0x1ee>
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d0c5      	beq.n	8004aca <_vfiprintf_r+0x176>
 8004b3e:	9105      	str	r1, [sp, #20]
 8004b40:	e7c3      	b.n	8004aca <_vfiprintf_r+0x176>
 8004b42:	fb0c 2101 	mla	r1, ip, r1, r2
 8004b46:	4604      	mov	r4, r0
 8004b48:	2301      	movs	r3, #1
 8004b4a:	e7f0      	b.n	8004b2e <_vfiprintf_r+0x1da>
 8004b4c:	ab03      	add	r3, sp, #12
 8004b4e:	9300      	str	r3, [sp, #0]
 8004b50:	462a      	mov	r2, r5
 8004b52:	4b16      	ldr	r3, [pc, #88]	; (8004bac <_vfiprintf_r+0x258>)
 8004b54:	a904      	add	r1, sp, #16
 8004b56:	4630      	mov	r0, r6
 8004b58:	f3af 8000 	nop.w
 8004b5c:	4607      	mov	r7, r0
 8004b5e:	1c78      	adds	r0, r7, #1
 8004b60:	d1d6      	bne.n	8004b10 <_vfiprintf_r+0x1bc>
 8004b62:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004b64:	07d9      	lsls	r1, r3, #31
 8004b66:	d405      	bmi.n	8004b74 <_vfiprintf_r+0x220>
 8004b68:	89ab      	ldrh	r3, [r5, #12]
 8004b6a:	059a      	lsls	r2, r3, #22
 8004b6c:	d402      	bmi.n	8004b74 <_vfiprintf_r+0x220>
 8004b6e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004b70:	f7ff fe6b 	bl	800484a <__retarget_lock_release_recursive>
 8004b74:	89ab      	ldrh	r3, [r5, #12]
 8004b76:	065b      	lsls	r3, r3, #25
 8004b78:	f53f af12 	bmi.w	80049a0 <_vfiprintf_r+0x4c>
 8004b7c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004b7e:	e711      	b.n	80049a4 <_vfiprintf_r+0x50>
 8004b80:	ab03      	add	r3, sp, #12
 8004b82:	9300      	str	r3, [sp, #0]
 8004b84:	462a      	mov	r2, r5
 8004b86:	4b09      	ldr	r3, [pc, #36]	; (8004bac <_vfiprintf_r+0x258>)
 8004b88:	a904      	add	r1, sp, #16
 8004b8a:	4630      	mov	r0, r6
 8004b8c:	f000 f880 	bl	8004c90 <_printf_i>
 8004b90:	e7e4      	b.n	8004b5c <_vfiprintf_r+0x208>
 8004b92:	bf00      	nop
 8004b94:	080055c4 	.word	0x080055c4
 8004b98:	080055e4 	.word	0x080055e4
 8004b9c:	080055a4 	.word	0x080055a4
 8004ba0:	08005604 	.word	0x08005604
 8004ba4:	0800560e 	.word	0x0800560e
 8004ba8:	00000000 	.word	0x00000000
 8004bac:	0800492f 	.word	0x0800492f
 8004bb0:	0800560a 	.word	0x0800560a

08004bb4 <_printf_common>:
 8004bb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004bb8:	4616      	mov	r6, r2
 8004bba:	4699      	mov	r9, r3
 8004bbc:	688a      	ldr	r2, [r1, #8]
 8004bbe:	690b      	ldr	r3, [r1, #16]
 8004bc0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	bfb8      	it	lt
 8004bc8:	4613      	movlt	r3, r2
 8004bca:	6033      	str	r3, [r6, #0]
 8004bcc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004bd0:	4607      	mov	r7, r0
 8004bd2:	460c      	mov	r4, r1
 8004bd4:	b10a      	cbz	r2, 8004bda <_printf_common+0x26>
 8004bd6:	3301      	adds	r3, #1
 8004bd8:	6033      	str	r3, [r6, #0]
 8004bda:	6823      	ldr	r3, [r4, #0]
 8004bdc:	0699      	lsls	r1, r3, #26
 8004bde:	bf42      	ittt	mi
 8004be0:	6833      	ldrmi	r3, [r6, #0]
 8004be2:	3302      	addmi	r3, #2
 8004be4:	6033      	strmi	r3, [r6, #0]
 8004be6:	6825      	ldr	r5, [r4, #0]
 8004be8:	f015 0506 	ands.w	r5, r5, #6
 8004bec:	d106      	bne.n	8004bfc <_printf_common+0x48>
 8004bee:	f104 0a19 	add.w	sl, r4, #25
 8004bf2:	68e3      	ldr	r3, [r4, #12]
 8004bf4:	6832      	ldr	r2, [r6, #0]
 8004bf6:	1a9b      	subs	r3, r3, r2
 8004bf8:	42ab      	cmp	r3, r5
 8004bfa:	dc26      	bgt.n	8004c4a <_printf_common+0x96>
 8004bfc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004c00:	1e13      	subs	r3, r2, #0
 8004c02:	6822      	ldr	r2, [r4, #0]
 8004c04:	bf18      	it	ne
 8004c06:	2301      	movne	r3, #1
 8004c08:	0692      	lsls	r2, r2, #26
 8004c0a:	d42b      	bmi.n	8004c64 <_printf_common+0xb0>
 8004c0c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004c10:	4649      	mov	r1, r9
 8004c12:	4638      	mov	r0, r7
 8004c14:	47c0      	blx	r8
 8004c16:	3001      	adds	r0, #1
 8004c18:	d01e      	beq.n	8004c58 <_printf_common+0xa4>
 8004c1a:	6823      	ldr	r3, [r4, #0]
 8004c1c:	68e5      	ldr	r5, [r4, #12]
 8004c1e:	6832      	ldr	r2, [r6, #0]
 8004c20:	f003 0306 	and.w	r3, r3, #6
 8004c24:	2b04      	cmp	r3, #4
 8004c26:	bf08      	it	eq
 8004c28:	1aad      	subeq	r5, r5, r2
 8004c2a:	68a3      	ldr	r3, [r4, #8]
 8004c2c:	6922      	ldr	r2, [r4, #16]
 8004c2e:	bf0c      	ite	eq
 8004c30:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004c34:	2500      	movne	r5, #0
 8004c36:	4293      	cmp	r3, r2
 8004c38:	bfc4      	itt	gt
 8004c3a:	1a9b      	subgt	r3, r3, r2
 8004c3c:	18ed      	addgt	r5, r5, r3
 8004c3e:	2600      	movs	r6, #0
 8004c40:	341a      	adds	r4, #26
 8004c42:	42b5      	cmp	r5, r6
 8004c44:	d11a      	bne.n	8004c7c <_printf_common+0xc8>
 8004c46:	2000      	movs	r0, #0
 8004c48:	e008      	b.n	8004c5c <_printf_common+0xa8>
 8004c4a:	2301      	movs	r3, #1
 8004c4c:	4652      	mov	r2, sl
 8004c4e:	4649      	mov	r1, r9
 8004c50:	4638      	mov	r0, r7
 8004c52:	47c0      	blx	r8
 8004c54:	3001      	adds	r0, #1
 8004c56:	d103      	bne.n	8004c60 <_printf_common+0xac>
 8004c58:	f04f 30ff 	mov.w	r0, #4294967295
 8004c5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c60:	3501      	adds	r5, #1
 8004c62:	e7c6      	b.n	8004bf2 <_printf_common+0x3e>
 8004c64:	18e1      	adds	r1, r4, r3
 8004c66:	1c5a      	adds	r2, r3, #1
 8004c68:	2030      	movs	r0, #48	; 0x30
 8004c6a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004c6e:	4422      	add	r2, r4
 8004c70:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004c74:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004c78:	3302      	adds	r3, #2
 8004c7a:	e7c7      	b.n	8004c0c <_printf_common+0x58>
 8004c7c:	2301      	movs	r3, #1
 8004c7e:	4622      	mov	r2, r4
 8004c80:	4649      	mov	r1, r9
 8004c82:	4638      	mov	r0, r7
 8004c84:	47c0      	blx	r8
 8004c86:	3001      	adds	r0, #1
 8004c88:	d0e6      	beq.n	8004c58 <_printf_common+0xa4>
 8004c8a:	3601      	adds	r6, #1
 8004c8c:	e7d9      	b.n	8004c42 <_printf_common+0x8e>
	...

08004c90 <_printf_i>:
 8004c90:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004c94:	460c      	mov	r4, r1
 8004c96:	4691      	mov	r9, r2
 8004c98:	7e27      	ldrb	r7, [r4, #24]
 8004c9a:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004c9c:	2f78      	cmp	r7, #120	; 0x78
 8004c9e:	4680      	mov	r8, r0
 8004ca0:	469a      	mov	sl, r3
 8004ca2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004ca6:	d807      	bhi.n	8004cb8 <_printf_i+0x28>
 8004ca8:	2f62      	cmp	r7, #98	; 0x62
 8004caa:	d80a      	bhi.n	8004cc2 <_printf_i+0x32>
 8004cac:	2f00      	cmp	r7, #0
 8004cae:	f000 80d8 	beq.w	8004e62 <_printf_i+0x1d2>
 8004cb2:	2f58      	cmp	r7, #88	; 0x58
 8004cb4:	f000 80a3 	beq.w	8004dfe <_printf_i+0x16e>
 8004cb8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004cbc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004cc0:	e03a      	b.n	8004d38 <_printf_i+0xa8>
 8004cc2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004cc6:	2b15      	cmp	r3, #21
 8004cc8:	d8f6      	bhi.n	8004cb8 <_printf_i+0x28>
 8004cca:	a001      	add	r0, pc, #4	; (adr r0, 8004cd0 <_printf_i+0x40>)
 8004ccc:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004cd0:	08004d29 	.word	0x08004d29
 8004cd4:	08004d3d 	.word	0x08004d3d
 8004cd8:	08004cb9 	.word	0x08004cb9
 8004cdc:	08004cb9 	.word	0x08004cb9
 8004ce0:	08004cb9 	.word	0x08004cb9
 8004ce4:	08004cb9 	.word	0x08004cb9
 8004ce8:	08004d3d 	.word	0x08004d3d
 8004cec:	08004cb9 	.word	0x08004cb9
 8004cf0:	08004cb9 	.word	0x08004cb9
 8004cf4:	08004cb9 	.word	0x08004cb9
 8004cf8:	08004cb9 	.word	0x08004cb9
 8004cfc:	08004e49 	.word	0x08004e49
 8004d00:	08004d6d 	.word	0x08004d6d
 8004d04:	08004e2b 	.word	0x08004e2b
 8004d08:	08004cb9 	.word	0x08004cb9
 8004d0c:	08004cb9 	.word	0x08004cb9
 8004d10:	08004e6b 	.word	0x08004e6b
 8004d14:	08004cb9 	.word	0x08004cb9
 8004d18:	08004d6d 	.word	0x08004d6d
 8004d1c:	08004cb9 	.word	0x08004cb9
 8004d20:	08004cb9 	.word	0x08004cb9
 8004d24:	08004e33 	.word	0x08004e33
 8004d28:	680b      	ldr	r3, [r1, #0]
 8004d2a:	1d1a      	adds	r2, r3, #4
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	600a      	str	r2, [r1, #0]
 8004d30:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004d34:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004d38:	2301      	movs	r3, #1
 8004d3a:	e0a3      	b.n	8004e84 <_printf_i+0x1f4>
 8004d3c:	6825      	ldr	r5, [r4, #0]
 8004d3e:	6808      	ldr	r0, [r1, #0]
 8004d40:	062e      	lsls	r6, r5, #24
 8004d42:	f100 0304 	add.w	r3, r0, #4
 8004d46:	d50a      	bpl.n	8004d5e <_printf_i+0xce>
 8004d48:	6805      	ldr	r5, [r0, #0]
 8004d4a:	600b      	str	r3, [r1, #0]
 8004d4c:	2d00      	cmp	r5, #0
 8004d4e:	da03      	bge.n	8004d58 <_printf_i+0xc8>
 8004d50:	232d      	movs	r3, #45	; 0x2d
 8004d52:	426d      	negs	r5, r5
 8004d54:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004d58:	485e      	ldr	r0, [pc, #376]	; (8004ed4 <_printf_i+0x244>)
 8004d5a:	230a      	movs	r3, #10
 8004d5c:	e019      	b.n	8004d92 <_printf_i+0x102>
 8004d5e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004d62:	6805      	ldr	r5, [r0, #0]
 8004d64:	600b      	str	r3, [r1, #0]
 8004d66:	bf18      	it	ne
 8004d68:	b22d      	sxthne	r5, r5
 8004d6a:	e7ef      	b.n	8004d4c <_printf_i+0xbc>
 8004d6c:	680b      	ldr	r3, [r1, #0]
 8004d6e:	6825      	ldr	r5, [r4, #0]
 8004d70:	1d18      	adds	r0, r3, #4
 8004d72:	6008      	str	r0, [r1, #0]
 8004d74:	0628      	lsls	r0, r5, #24
 8004d76:	d501      	bpl.n	8004d7c <_printf_i+0xec>
 8004d78:	681d      	ldr	r5, [r3, #0]
 8004d7a:	e002      	b.n	8004d82 <_printf_i+0xf2>
 8004d7c:	0669      	lsls	r1, r5, #25
 8004d7e:	d5fb      	bpl.n	8004d78 <_printf_i+0xe8>
 8004d80:	881d      	ldrh	r5, [r3, #0]
 8004d82:	4854      	ldr	r0, [pc, #336]	; (8004ed4 <_printf_i+0x244>)
 8004d84:	2f6f      	cmp	r7, #111	; 0x6f
 8004d86:	bf0c      	ite	eq
 8004d88:	2308      	moveq	r3, #8
 8004d8a:	230a      	movne	r3, #10
 8004d8c:	2100      	movs	r1, #0
 8004d8e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004d92:	6866      	ldr	r6, [r4, #4]
 8004d94:	60a6      	str	r6, [r4, #8]
 8004d96:	2e00      	cmp	r6, #0
 8004d98:	bfa2      	ittt	ge
 8004d9a:	6821      	ldrge	r1, [r4, #0]
 8004d9c:	f021 0104 	bicge.w	r1, r1, #4
 8004da0:	6021      	strge	r1, [r4, #0]
 8004da2:	b90d      	cbnz	r5, 8004da8 <_printf_i+0x118>
 8004da4:	2e00      	cmp	r6, #0
 8004da6:	d04d      	beq.n	8004e44 <_printf_i+0x1b4>
 8004da8:	4616      	mov	r6, r2
 8004daa:	fbb5 f1f3 	udiv	r1, r5, r3
 8004dae:	fb03 5711 	mls	r7, r3, r1, r5
 8004db2:	5dc7      	ldrb	r7, [r0, r7]
 8004db4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004db8:	462f      	mov	r7, r5
 8004dba:	42bb      	cmp	r3, r7
 8004dbc:	460d      	mov	r5, r1
 8004dbe:	d9f4      	bls.n	8004daa <_printf_i+0x11a>
 8004dc0:	2b08      	cmp	r3, #8
 8004dc2:	d10b      	bne.n	8004ddc <_printf_i+0x14c>
 8004dc4:	6823      	ldr	r3, [r4, #0]
 8004dc6:	07df      	lsls	r7, r3, #31
 8004dc8:	d508      	bpl.n	8004ddc <_printf_i+0x14c>
 8004dca:	6923      	ldr	r3, [r4, #16]
 8004dcc:	6861      	ldr	r1, [r4, #4]
 8004dce:	4299      	cmp	r1, r3
 8004dd0:	bfde      	ittt	le
 8004dd2:	2330      	movle	r3, #48	; 0x30
 8004dd4:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004dd8:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004ddc:	1b92      	subs	r2, r2, r6
 8004dde:	6122      	str	r2, [r4, #16]
 8004de0:	f8cd a000 	str.w	sl, [sp]
 8004de4:	464b      	mov	r3, r9
 8004de6:	aa03      	add	r2, sp, #12
 8004de8:	4621      	mov	r1, r4
 8004dea:	4640      	mov	r0, r8
 8004dec:	f7ff fee2 	bl	8004bb4 <_printf_common>
 8004df0:	3001      	adds	r0, #1
 8004df2:	d14c      	bne.n	8004e8e <_printf_i+0x1fe>
 8004df4:	f04f 30ff 	mov.w	r0, #4294967295
 8004df8:	b004      	add	sp, #16
 8004dfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004dfe:	4835      	ldr	r0, [pc, #212]	; (8004ed4 <_printf_i+0x244>)
 8004e00:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004e04:	6823      	ldr	r3, [r4, #0]
 8004e06:	680e      	ldr	r6, [r1, #0]
 8004e08:	061f      	lsls	r7, r3, #24
 8004e0a:	f856 5b04 	ldr.w	r5, [r6], #4
 8004e0e:	600e      	str	r6, [r1, #0]
 8004e10:	d514      	bpl.n	8004e3c <_printf_i+0x1ac>
 8004e12:	07d9      	lsls	r1, r3, #31
 8004e14:	bf44      	itt	mi
 8004e16:	f043 0320 	orrmi.w	r3, r3, #32
 8004e1a:	6023      	strmi	r3, [r4, #0]
 8004e1c:	b91d      	cbnz	r5, 8004e26 <_printf_i+0x196>
 8004e1e:	6823      	ldr	r3, [r4, #0]
 8004e20:	f023 0320 	bic.w	r3, r3, #32
 8004e24:	6023      	str	r3, [r4, #0]
 8004e26:	2310      	movs	r3, #16
 8004e28:	e7b0      	b.n	8004d8c <_printf_i+0xfc>
 8004e2a:	6823      	ldr	r3, [r4, #0]
 8004e2c:	f043 0320 	orr.w	r3, r3, #32
 8004e30:	6023      	str	r3, [r4, #0]
 8004e32:	2378      	movs	r3, #120	; 0x78
 8004e34:	4828      	ldr	r0, [pc, #160]	; (8004ed8 <_printf_i+0x248>)
 8004e36:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004e3a:	e7e3      	b.n	8004e04 <_printf_i+0x174>
 8004e3c:	065e      	lsls	r6, r3, #25
 8004e3e:	bf48      	it	mi
 8004e40:	b2ad      	uxthmi	r5, r5
 8004e42:	e7e6      	b.n	8004e12 <_printf_i+0x182>
 8004e44:	4616      	mov	r6, r2
 8004e46:	e7bb      	b.n	8004dc0 <_printf_i+0x130>
 8004e48:	680b      	ldr	r3, [r1, #0]
 8004e4a:	6826      	ldr	r6, [r4, #0]
 8004e4c:	6960      	ldr	r0, [r4, #20]
 8004e4e:	1d1d      	adds	r5, r3, #4
 8004e50:	600d      	str	r5, [r1, #0]
 8004e52:	0635      	lsls	r5, r6, #24
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	d501      	bpl.n	8004e5c <_printf_i+0x1cc>
 8004e58:	6018      	str	r0, [r3, #0]
 8004e5a:	e002      	b.n	8004e62 <_printf_i+0x1d2>
 8004e5c:	0671      	lsls	r1, r6, #25
 8004e5e:	d5fb      	bpl.n	8004e58 <_printf_i+0x1c8>
 8004e60:	8018      	strh	r0, [r3, #0]
 8004e62:	2300      	movs	r3, #0
 8004e64:	6123      	str	r3, [r4, #16]
 8004e66:	4616      	mov	r6, r2
 8004e68:	e7ba      	b.n	8004de0 <_printf_i+0x150>
 8004e6a:	680b      	ldr	r3, [r1, #0]
 8004e6c:	1d1a      	adds	r2, r3, #4
 8004e6e:	600a      	str	r2, [r1, #0]
 8004e70:	681e      	ldr	r6, [r3, #0]
 8004e72:	6862      	ldr	r2, [r4, #4]
 8004e74:	2100      	movs	r1, #0
 8004e76:	4630      	mov	r0, r6
 8004e78:	f7fb f9e2 	bl	8000240 <memchr>
 8004e7c:	b108      	cbz	r0, 8004e82 <_printf_i+0x1f2>
 8004e7e:	1b80      	subs	r0, r0, r6
 8004e80:	6060      	str	r0, [r4, #4]
 8004e82:	6863      	ldr	r3, [r4, #4]
 8004e84:	6123      	str	r3, [r4, #16]
 8004e86:	2300      	movs	r3, #0
 8004e88:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e8c:	e7a8      	b.n	8004de0 <_printf_i+0x150>
 8004e8e:	6923      	ldr	r3, [r4, #16]
 8004e90:	4632      	mov	r2, r6
 8004e92:	4649      	mov	r1, r9
 8004e94:	4640      	mov	r0, r8
 8004e96:	47d0      	blx	sl
 8004e98:	3001      	adds	r0, #1
 8004e9a:	d0ab      	beq.n	8004df4 <_printf_i+0x164>
 8004e9c:	6823      	ldr	r3, [r4, #0]
 8004e9e:	079b      	lsls	r3, r3, #30
 8004ea0:	d413      	bmi.n	8004eca <_printf_i+0x23a>
 8004ea2:	68e0      	ldr	r0, [r4, #12]
 8004ea4:	9b03      	ldr	r3, [sp, #12]
 8004ea6:	4298      	cmp	r0, r3
 8004ea8:	bfb8      	it	lt
 8004eaa:	4618      	movlt	r0, r3
 8004eac:	e7a4      	b.n	8004df8 <_printf_i+0x168>
 8004eae:	2301      	movs	r3, #1
 8004eb0:	4632      	mov	r2, r6
 8004eb2:	4649      	mov	r1, r9
 8004eb4:	4640      	mov	r0, r8
 8004eb6:	47d0      	blx	sl
 8004eb8:	3001      	adds	r0, #1
 8004eba:	d09b      	beq.n	8004df4 <_printf_i+0x164>
 8004ebc:	3501      	adds	r5, #1
 8004ebe:	68e3      	ldr	r3, [r4, #12]
 8004ec0:	9903      	ldr	r1, [sp, #12]
 8004ec2:	1a5b      	subs	r3, r3, r1
 8004ec4:	42ab      	cmp	r3, r5
 8004ec6:	dcf2      	bgt.n	8004eae <_printf_i+0x21e>
 8004ec8:	e7eb      	b.n	8004ea2 <_printf_i+0x212>
 8004eca:	2500      	movs	r5, #0
 8004ecc:	f104 0619 	add.w	r6, r4, #25
 8004ed0:	e7f5      	b.n	8004ebe <_printf_i+0x22e>
 8004ed2:	bf00      	nop
 8004ed4:	08005615 	.word	0x08005615
 8004ed8:	08005626 	.word	0x08005626

08004edc <_sbrk_r>:
 8004edc:	b538      	push	{r3, r4, r5, lr}
 8004ede:	4d06      	ldr	r5, [pc, #24]	; (8004ef8 <_sbrk_r+0x1c>)
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	4604      	mov	r4, r0
 8004ee4:	4608      	mov	r0, r1
 8004ee6:	602b      	str	r3, [r5, #0]
 8004ee8:	f7fb fd6e 	bl	80009c8 <_sbrk>
 8004eec:	1c43      	adds	r3, r0, #1
 8004eee:	d102      	bne.n	8004ef6 <_sbrk_r+0x1a>
 8004ef0:	682b      	ldr	r3, [r5, #0]
 8004ef2:	b103      	cbz	r3, 8004ef6 <_sbrk_r+0x1a>
 8004ef4:	6023      	str	r3, [r4, #0]
 8004ef6:	bd38      	pop	{r3, r4, r5, pc}
 8004ef8:	20004a00 	.word	0x20004a00

08004efc <__sread>:
 8004efc:	b510      	push	{r4, lr}
 8004efe:	460c      	mov	r4, r1
 8004f00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f04:	f000 fab4 	bl	8005470 <_read_r>
 8004f08:	2800      	cmp	r0, #0
 8004f0a:	bfab      	itete	ge
 8004f0c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004f0e:	89a3      	ldrhlt	r3, [r4, #12]
 8004f10:	181b      	addge	r3, r3, r0
 8004f12:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004f16:	bfac      	ite	ge
 8004f18:	6563      	strge	r3, [r4, #84]	; 0x54
 8004f1a:	81a3      	strhlt	r3, [r4, #12]
 8004f1c:	bd10      	pop	{r4, pc}

08004f1e <__swrite>:
 8004f1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004f22:	461f      	mov	r7, r3
 8004f24:	898b      	ldrh	r3, [r1, #12]
 8004f26:	05db      	lsls	r3, r3, #23
 8004f28:	4605      	mov	r5, r0
 8004f2a:	460c      	mov	r4, r1
 8004f2c:	4616      	mov	r6, r2
 8004f2e:	d505      	bpl.n	8004f3c <__swrite+0x1e>
 8004f30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f34:	2302      	movs	r3, #2
 8004f36:	2200      	movs	r2, #0
 8004f38:	f000 f9c8 	bl	80052cc <_lseek_r>
 8004f3c:	89a3      	ldrh	r3, [r4, #12]
 8004f3e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004f42:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004f46:	81a3      	strh	r3, [r4, #12]
 8004f48:	4632      	mov	r2, r6
 8004f4a:	463b      	mov	r3, r7
 8004f4c:	4628      	mov	r0, r5
 8004f4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004f52:	f000 b869 	b.w	8005028 <_write_r>

08004f56 <__sseek>:
 8004f56:	b510      	push	{r4, lr}
 8004f58:	460c      	mov	r4, r1
 8004f5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f5e:	f000 f9b5 	bl	80052cc <_lseek_r>
 8004f62:	1c43      	adds	r3, r0, #1
 8004f64:	89a3      	ldrh	r3, [r4, #12]
 8004f66:	bf15      	itete	ne
 8004f68:	6560      	strne	r0, [r4, #84]	; 0x54
 8004f6a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004f6e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004f72:	81a3      	strheq	r3, [r4, #12]
 8004f74:	bf18      	it	ne
 8004f76:	81a3      	strhne	r3, [r4, #12]
 8004f78:	bd10      	pop	{r4, pc}

08004f7a <__sclose>:
 8004f7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f7e:	f000 b8d3 	b.w	8005128 <_close_r>
	...

08004f84 <__swbuf_r>:
 8004f84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f86:	460e      	mov	r6, r1
 8004f88:	4614      	mov	r4, r2
 8004f8a:	4605      	mov	r5, r0
 8004f8c:	b118      	cbz	r0, 8004f96 <__swbuf_r+0x12>
 8004f8e:	6983      	ldr	r3, [r0, #24]
 8004f90:	b90b      	cbnz	r3, 8004f96 <__swbuf_r+0x12>
 8004f92:	f7ff fbbb 	bl	800470c <__sinit>
 8004f96:	4b21      	ldr	r3, [pc, #132]	; (800501c <__swbuf_r+0x98>)
 8004f98:	429c      	cmp	r4, r3
 8004f9a:	d12b      	bne.n	8004ff4 <__swbuf_r+0x70>
 8004f9c:	686c      	ldr	r4, [r5, #4]
 8004f9e:	69a3      	ldr	r3, [r4, #24]
 8004fa0:	60a3      	str	r3, [r4, #8]
 8004fa2:	89a3      	ldrh	r3, [r4, #12]
 8004fa4:	071a      	lsls	r2, r3, #28
 8004fa6:	d52f      	bpl.n	8005008 <__swbuf_r+0x84>
 8004fa8:	6923      	ldr	r3, [r4, #16]
 8004faa:	b36b      	cbz	r3, 8005008 <__swbuf_r+0x84>
 8004fac:	6923      	ldr	r3, [r4, #16]
 8004fae:	6820      	ldr	r0, [r4, #0]
 8004fb0:	1ac0      	subs	r0, r0, r3
 8004fb2:	6963      	ldr	r3, [r4, #20]
 8004fb4:	b2f6      	uxtb	r6, r6
 8004fb6:	4283      	cmp	r3, r0
 8004fb8:	4637      	mov	r7, r6
 8004fba:	dc04      	bgt.n	8004fc6 <__swbuf_r+0x42>
 8004fbc:	4621      	mov	r1, r4
 8004fbe:	4628      	mov	r0, r5
 8004fc0:	f000 f948 	bl	8005254 <_fflush_r>
 8004fc4:	bb30      	cbnz	r0, 8005014 <__swbuf_r+0x90>
 8004fc6:	68a3      	ldr	r3, [r4, #8]
 8004fc8:	3b01      	subs	r3, #1
 8004fca:	60a3      	str	r3, [r4, #8]
 8004fcc:	6823      	ldr	r3, [r4, #0]
 8004fce:	1c5a      	adds	r2, r3, #1
 8004fd0:	6022      	str	r2, [r4, #0]
 8004fd2:	701e      	strb	r6, [r3, #0]
 8004fd4:	6963      	ldr	r3, [r4, #20]
 8004fd6:	3001      	adds	r0, #1
 8004fd8:	4283      	cmp	r3, r0
 8004fda:	d004      	beq.n	8004fe6 <__swbuf_r+0x62>
 8004fdc:	89a3      	ldrh	r3, [r4, #12]
 8004fde:	07db      	lsls	r3, r3, #31
 8004fe0:	d506      	bpl.n	8004ff0 <__swbuf_r+0x6c>
 8004fe2:	2e0a      	cmp	r6, #10
 8004fe4:	d104      	bne.n	8004ff0 <__swbuf_r+0x6c>
 8004fe6:	4621      	mov	r1, r4
 8004fe8:	4628      	mov	r0, r5
 8004fea:	f000 f933 	bl	8005254 <_fflush_r>
 8004fee:	b988      	cbnz	r0, 8005014 <__swbuf_r+0x90>
 8004ff0:	4638      	mov	r0, r7
 8004ff2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004ff4:	4b0a      	ldr	r3, [pc, #40]	; (8005020 <__swbuf_r+0x9c>)
 8004ff6:	429c      	cmp	r4, r3
 8004ff8:	d101      	bne.n	8004ffe <__swbuf_r+0x7a>
 8004ffa:	68ac      	ldr	r4, [r5, #8]
 8004ffc:	e7cf      	b.n	8004f9e <__swbuf_r+0x1a>
 8004ffe:	4b09      	ldr	r3, [pc, #36]	; (8005024 <__swbuf_r+0xa0>)
 8005000:	429c      	cmp	r4, r3
 8005002:	bf08      	it	eq
 8005004:	68ec      	ldreq	r4, [r5, #12]
 8005006:	e7ca      	b.n	8004f9e <__swbuf_r+0x1a>
 8005008:	4621      	mov	r1, r4
 800500a:	4628      	mov	r0, r5
 800500c:	f000 f81e 	bl	800504c <__swsetup_r>
 8005010:	2800      	cmp	r0, #0
 8005012:	d0cb      	beq.n	8004fac <__swbuf_r+0x28>
 8005014:	f04f 37ff 	mov.w	r7, #4294967295
 8005018:	e7ea      	b.n	8004ff0 <__swbuf_r+0x6c>
 800501a:	bf00      	nop
 800501c:	080055c4 	.word	0x080055c4
 8005020:	080055e4 	.word	0x080055e4
 8005024:	080055a4 	.word	0x080055a4

08005028 <_write_r>:
 8005028:	b538      	push	{r3, r4, r5, lr}
 800502a:	4d07      	ldr	r5, [pc, #28]	; (8005048 <_write_r+0x20>)
 800502c:	4604      	mov	r4, r0
 800502e:	4608      	mov	r0, r1
 8005030:	4611      	mov	r1, r2
 8005032:	2200      	movs	r2, #0
 8005034:	602a      	str	r2, [r5, #0]
 8005036:	461a      	mov	r2, r3
 8005038:	f7fb fc75 	bl	8000926 <_write>
 800503c:	1c43      	adds	r3, r0, #1
 800503e:	d102      	bne.n	8005046 <_write_r+0x1e>
 8005040:	682b      	ldr	r3, [r5, #0]
 8005042:	b103      	cbz	r3, 8005046 <_write_r+0x1e>
 8005044:	6023      	str	r3, [r4, #0]
 8005046:	bd38      	pop	{r3, r4, r5, pc}
 8005048:	20004a00 	.word	0x20004a00

0800504c <__swsetup_r>:
 800504c:	4b32      	ldr	r3, [pc, #200]	; (8005118 <__swsetup_r+0xcc>)
 800504e:	b570      	push	{r4, r5, r6, lr}
 8005050:	681d      	ldr	r5, [r3, #0]
 8005052:	4606      	mov	r6, r0
 8005054:	460c      	mov	r4, r1
 8005056:	b125      	cbz	r5, 8005062 <__swsetup_r+0x16>
 8005058:	69ab      	ldr	r3, [r5, #24]
 800505a:	b913      	cbnz	r3, 8005062 <__swsetup_r+0x16>
 800505c:	4628      	mov	r0, r5
 800505e:	f7ff fb55 	bl	800470c <__sinit>
 8005062:	4b2e      	ldr	r3, [pc, #184]	; (800511c <__swsetup_r+0xd0>)
 8005064:	429c      	cmp	r4, r3
 8005066:	d10f      	bne.n	8005088 <__swsetup_r+0x3c>
 8005068:	686c      	ldr	r4, [r5, #4]
 800506a:	89a3      	ldrh	r3, [r4, #12]
 800506c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005070:	0719      	lsls	r1, r3, #28
 8005072:	d42c      	bmi.n	80050ce <__swsetup_r+0x82>
 8005074:	06dd      	lsls	r5, r3, #27
 8005076:	d411      	bmi.n	800509c <__swsetup_r+0x50>
 8005078:	2309      	movs	r3, #9
 800507a:	6033      	str	r3, [r6, #0]
 800507c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005080:	81a3      	strh	r3, [r4, #12]
 8005082:	f04f 30ff 	mov.w	r0, #4294967295
 8005086:	e03e      	b.n	8005106 <__swsetup_r+0xba>
 8005088:	4b25      	ldr	r3, [pc, #148]	; (8005120 <__swsetup_r+0xd4>)
 800508a:	429c      	cmp	r4, r3
 800508c:	d101      	bne.n	8005092 <__swsetup_r+0x46>
 800508e:	68ac      	ldr	r4, [r5, #8]
 8005090:	e7eb      	b.n	800506a <__swsetup_r+0x1e>
 8005092:	4b24      	ldr	r3, [pc, #144]	; (8005124 <__swsetup_r+0xd8>)
 8005094:	429c      	cmp	r4, r3
 8005096:	bf08      	it	eq
 8005098:	68ec      	ldreq	r4, [r5, #12]
 800509a:	e7e6      	b.n	800506a <__swsetup_r+0x1e>
 800509c:	0758      	lsls	r0, r3, #29
 800509e:	d512      	bpl.n	80050c6 <__swsetup_r+0x7a>
 80050a0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80050a2:	b141      	cbz	r1, 80050b6 <__swsetup_r+0x6a>
 80050a4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80050a8:	4299      	cmp	r1, r3
 80050aa:	d002      	beq.n	80050b2 <__swsetup_r+0x66>
 80050ac:	4630      	mov	r0, r6
 80050ae:	f000 f98f 	bl	80053d0 <_free_r>
 80050b2:	2300      	movs	r3, #0
 80050b4:	6363      	str	r3, [r4, #52]	; 0x34
 80050b6:	89a3      	ldrh	r3, [r4, #12]
 80050b8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80050bc:	81a3      	strh	r3, [r4, #12]
 80050be:	2300      	movs	r3, #0
 80050c0:	6063      	str	r3, [r4, #4]
 80050c2:	6923      	ldr	r3, [r4, #16]
 80050c4:	6023      	str	r3, [r4, #0]
 80050c6:	89a3      	ldrh	r3, [r4, #12]
 80050c8:	f043 0308 	orr.w	r3, r3, #8
 80050cc:	81a3      	strh	r3, [r4, #12]
 80050ce:	6923      	ldr	r3, [r4, #16]
 80050d0:	b94b      	cbnz	r3, 80050e6 <__swsetup_r+0x9a>
 80050d2:	89a3      	ldrh	r3, [r4, #12]
 80050d4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80050d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80050dc:	d003      	beq.n	80050e6 <__swsetup_r+0x9a>
 80050de:	4621      	mov	r1, r4
 80050e0:	4630      	mov	r0, r6
 80050e2:	f000 f929 	bl	8005338 <__smakebuf_r>
 80050e6:	89a0      	ldrh	r0, [r4, #12]
 80050e8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80050ec:	f010 0301 	ands.w	r3, r0, #1
 80050f0:	d00a      	beq.n	8005108 <__swsetup_r+0xbc>
 80050f2:	2300      	movs	r3, #0
 80050f4:	60a3      	str	r3, [r4, #8]
 80050f6:	6963      	ldr	r3, [r4, #20]
 80050f8:	425b      	negs	r3, r3
 80050fa:	61a3      	str	r3, [r4, #24]
 80050fc:	6923      	ldr	r3, [r4, #16]
 80050fe:	b943      	cbnz	r3, 8005112 <__swsetup_r+0xc6>
 8005100:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005104:	d1ba      	bne.n	800507c <__swsetup_r+0x30>
 8005106:	bd70      	pop	{r4, r5, r6, pc}
 8005108:	0781      	lsls	r1, r0, #30
 800510a:	bf58      	it	pl
 800510c:	6963      	ldrpl	r3, [r4, #20]
 800510e:	60a3      	str	r3, [r4, #8]
 8005110:	e7f4      	b.n	80050fc <__swsetup_r+0xb0>
 8005112:	2000      	movs	r0, #0
 8005114:	e7f7      	b.n	8005106 <__swsetup_r+0xba>
 8005116:	bf00      	nop
 8005118:	20000010 	.word	0x20000010
 800511c:	080055c4 	.word	0x080055c4
 8005120:	080055e4 	.word	0x080055e4
 8005124:	080055a4 	.word	0x080055a4

08005128 <_close_r>:
 8005128:	b538      	push	{r3, r4, r5, lr}
 800512a:	4d06      	ldr	r5, [pc, #24]	; (8005144 <_close_r+0x1c>)
 800512c:	2300      	movs	r3, #0
 800512e:	4604      	mov	r4, r0
 8005130:	4608      	mov	r0, r1
 8005132:	602b      	str	r3, [r5, #0]
 8005134:	f7fb fc13 	bl	800095e <_close>
 8005138:	1c43      	adds	r3, r0, #1
 800513a:	d102      	bne.n	8005142 <_close_r+0x1a>
 800513c:	682b      	ldr	r3, [r5, #0]
 800513e:	b103      	cbz	r3, 8005142 <_close_r+0x1a>
 8005140:	6023      	str	r3, [r4, #0]
 8005142:	bd38      	pop	{r3, r4, r5, pc}
 8005144:	20004a00 	.word	0x20004a00

08005148 <__sflush_r>:
 8005148:	898a      	ldrh	r2, [r1, #12]
 800514a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800514e:	4605      	mov	r5, r0
 8005150:	0710      	lsls	r0, r2, #28
 8005152:	460c      	mov	r4, r1
 8005154:	d458      	bmi.n	8005208 <__sflush_r+0xc0>
 8005156:	684b      	ldr	r3, [r1, #4]
 8005158:	2b00      	cmp	r3, #0
 800515a:	dc05      	bgt.n	8005168 <__sflush_r+0x20>
 800515c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800515e:	2b00      	cmp	r3, #0
 8005160:	dc02      	bgt.n	8005168 <__sflush_r+0x20>
 8005162:	2000      	movs	r0, #0
 8005164:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005168:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800516a:	2e00      	cmp	r6, #0
 800516c:	d0f9      	beq.n	8005162 <__sflush_r+0x1a>
 800516e:	2300      	movs	r3, #0
 8005170:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005174:	682f      	ldr	r7, [r5, #0]
 8005176:	602b      	str	r3, [r5, #0]
 8005178:	d032      	beq.n	80051e0 <__sflush_r+0x98>
 800517a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800517c:	89a3      	ldrh	r3, [r4, #12]
 800517e:	075a      	lsls	r2, r3, #29
 8005180:	d505      	bpl.n	800518e <__sflush_r+0x46>
 8005182:	6863      	ldr	r3, [r4, #4]
 8005184:	1ac0      	subs	r0, r0, r3
 8005186:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005188:	b10b      	cbz	r3, 800518e <__sflush_r+0x46>
 800518a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800518c:	1ac0      	subs	r0, r0, r3
 800518e:	2300      	movs	r3, #0
 8005190:	4602      	mov	r2, r0
 8005192:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005194:	6a21      	ldr	r1, [r4, #32]
 8005196:	4628      	mov	r0, r5
 8005198:	47b0      	blx	r6
 800519a:	1c43      	adds	r3, r0, #1
 800519c:	89a3      	ldrh	r3, [r4, #12]
 800519e:	d106      	bne.n	80051ae <__sflush_r+0x66>
 80051a0:	6829      	ldr	r1, [r5, #0]
 80051a2:	291d      	cmp	r1, #29
 80051a4:	d82c      	bhi.n	8005200 <__sflush_r+0xb8>
 80051a6:	4a2a      	ldr	r2, [pc, #168]	; (8005250 <__sflush_r+0x108>)
 80051a8:	40ca      	lsrs	r2, r1
 80051aa:	07d6      	lsls	r6, r2, #31
 80051ac:	d528      	bpl.n	8005200 <__sflush_r+0xb8>
 80051ae:	2200      	movs	r2, #0
 80051b0:	6062      	str	r2, [r4, #4]
 80051b2:	04d9      	lsls	r1, r3, #19
 80051b4:	6922      	ldr	r2, [r4, #16]
 80051b6:	6022      	str	r2, [r4, #0]
 80051b8:	d504      	bpl.n	80051c4 <__sflush_r+0x7c>
 80051ba:	1c42      	adds	r2, r0, #1
 80051bc:	d101      	bne.n	80051c2 <__sflush_r+0x7a>
 80051be:	682b      	ldr	r3, [r5, #0]
 80051c0:	b903      	cbnz	r3, 80051c4 <__sflush_r+0x7c>
 80051c2:	6560      	str	r0, [r4, #84]	; 0x54
 80051c4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80051c6:	602f      	str	r7, [r5, #0]
 80051c8:	2900      	cmp	r1, #0
 80051ca:	d0ca      	beq.n	8005162 <__sflush_r+0x1a>
 80051cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80051d0:	4299      	cmp	r1, r3
 80051d2:	d002      	beq.n	80051da <__sflush_r+0x92>
 80051d4:	4628      	mov	r0, r5
 80051d6:	f000 f8fb 	bl	80053d0 <_free_r>
 80051da:	2000      	movs	r0, #0
 80051dc:	6360      	str	r0, [r4, #52]	; 0x34
 80051de:	e7c1      	b.n	8005164 <__sflush_r+0x1c>
 80051e0:	6a21      	ldr	r1, [r4, #32]
 80051e2:	2301      	movs	r3, #1
 80051e4:	4628      	mov	r0, r5
 80051e6:	47b0      	blx	r6
 80051e8:	1c41      	adds	r1, r0, #1
 80051ea:	d1c7      	bne.n	800517c <__sflush_r+0x34>
 80051ec:	682b      	ldr	r3, [r5, #0]
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d0c4      	beq.n	800517c <__sflush_r+0x34>
 80051f2:	2b1d      	cmp	r3, #29
 80051f4:	d001      	beq.n	80051fa <__sflush_r+0xb2>
 80051f6:	2b16      	cmp	r3, #22
 80051f8:	d101      	bne.n	80051fe <__sflush_r+0xb6>
 80051fa:	602f      	str	r7, [r5, #0]
 80051fc:	e7b1      	b.n	8005162 <__sflush_r+0x1a>
 80051fe:	89a3      	ldrh	r3, [r4, #12]
 8005200:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005204:	81a3      	strh	r3, [r4, #12]
 8005206:	e7ad      	b.n	8005164 <__sflush_r+0x1c>
 8005208:	690f      	ldr	r7, [r1, #16]
 800520a:	2f00      	cmp	r7, #0
 800520c:	d0a9      	beq.n	8005162 <__sflush_r+0x1a>
 800520e:	0793      	lsls	r3, r2, #30
 8005210:	680e      	ldr	r6, [r1, #0]
 8005212:	bf08      	it	eq
 8005214:	694b      	ldreq	r3, [r1, #20]
 8005216:	600f      	str	r7, [r1, #0]
 8005218:	bf18      	it	ne
 800521a:	2300      	movne	r3, #0
 800521c:	eba6 0807 	sub.w	r8, r6, r7
 8005220:	608b      	str	r3, [r1, #8]
 8005222:	f1b8 0f00 	cmp.w	r8, #0
 8005226:	dd9c      	ble.n	8005162 <__sflush_r+0x1a>
 8005228:	6a21      	ldr	r1, [r4, #32]
 800522a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800522c:	4643      	mov	r3, r8
 800522e:	463a      	mov	r2, r7
 8005230:	4628      	mov	r0, r5
 8005232:	47b0      	blx	r6
 8005234:	2800      	cmp	r0, #0
 8005236:	dc06      	bgt.n	8005246 <__sflush_r+0xfe>
 8005238:	89a3      	ldrh	r3, [r4, #12]
 800523a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800523e:	81a3      	strh	r3, [r4, #12]
 8005240:	f04f 30ff 	mov.w	r0, #4294967295
 8005244:	e78e      	b.n	8005164 <__sflush_r+0x1c>
 8005246:	4407      	add	r7, r0
 8005248:	eba8 0800 	sub.w	r8, r8, r0
 800524c:	e7e9      	b.n	8005222 <__sflush_r+0xda>
 800524e:	bf00      	nop
 8005250:	20400001 	.word	0x20400001

08005254 <_fflush_r>:
 8005254:	b538      	push	{r3, r4, r5, lr}
 8005256:	690b      	ldr	r3, [r1, #16]
 8005258:	4605      	mov	r5, r0
 800525a:	460c      	mov	r4, r1
 800525c:	b913      	cbnz	r3, 8005264 <_fflush_r+0x10>
 800525e:	2500      	movs	r5, #0
 8005260:	4628      	mov	r0, r5
 8005262:	bd38      	pop	{r3, r4, r5, pc}
 8005264:	b118      	cbz	r0, 800526e <_fflush_r+0x1a>
 8005266:	6983      	ldr	r3, [r0, #24]
 8005268:	b90b      	cbnz	r3, 800526e <_fflush_r+0x1a>
 800526a:	f7ff fa4f 	bl	800470c <__sinit>
 800526e:	4b14      	ldr	r3, [pc, #80]	; (80052c0 <_fflush_r+0x6c>)
 8005270:	429c      	cmp	r4, r3
 8005272:	d11b      	bne.n	80052ac <_fflush_r+0x58>
 8005274:	686c      	ldr	r4, [r5, #4]
 8005276:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800527a:	2b00      	cmp	r3, #0
 800527c:	d0ef      	beq.n	800525e <_fflush_r+0xa>
 800527e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005280:	07d0      	lsls	r0, r2, #31
 8005282:	d404      	bmi.n	800528e <_fflush_r+0x3a>
 8005284:	0599      	lsls	r1, r3, #22
 8005286:	d402      	bmi.n	800528e <_fflush_r+0x3a>
 8005288:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800528a:	f7ff fadd 	bl	8004848 <__retarget_lock_acquire_recursive>
 800528e:	4628      	mov	r0, r5
 8005290:	4621      	mov	r1, r4
 8005292:	f7ff ff59 	bl	8005148 <__sflush_r>
 8005296:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005298:	07da      	lsls	r2, r3, #31
 800529a:	4605      	mov	r5, r0
 800529c:	d4e0      	bmi.n	8005260 <_fflush_r+0xc>
 800529e:	89a3      	ldrh	r3, [r4, #12]
 80052a0:	059b      	lsls	r3, r3, #22
 80052a2:	d4dd      	bmi.n	8005260 <_fflush_r+0xc>
 80052a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80052a6:	f7ff fad0 	bl	800484a <__retarget_lock_release_recursive>
 80052aa:	e7d9      	b.n	8005260 <_fflush_r+0xc>
 80052ac:	4b05      	ldr	r3, [pc, #20]	; (80052c4 <_fflush_r+0x70>)
 80052ae:	429c      	cmp	r4, r3
 80052b0:	d101      	bne.n	80052b6 <_fflush_r+0x62>
 80052b2:	68ac      	ldr	r4, [r5, #8]
 80052b4:	e7df      	b.n	8005276 <_fflush_r+0x22>
 80052b6:	4b04      	ldr	r3, [pc, #16]	; (80052c8 <_fflush_r+0x74>)
 80052b8:	429c      	cmp	r4, r3
 80052ba:	bf08      	it	eq
 80052bc:	68ec      	ldreq	r4, [r5, #12]
 80052be:	e7da      	b.n	8005276 <_fflush_r+0x22>
 80052c0:	080055c4 	.word	0x080055c4
 80052c4:	080055e4 	.word	0x080055e4
 80052c8:	080055a4 	.word	0x080055a4

080052cc <_lseek_r>:
 80052cc:	b538      	push	{r3, r4, r5, lr}
 80052ce:	4d07      	ldr	r5, [pc, #28]	; (80052ec <_lseek_r+0x20>)
 80052d0:	4604      	mov	r4, r0
 80052d2:	4608      	mov	r0, r1
 80052d4:	4611      	mov	r1, r2
 80052d6:	2200      	movs	r2, #0
 80052d8:	602a      	str	r2, [r5, #0]
 80052da:	461a      	mov	r2, r3
 80052dc:	f7fb fb66 	bl	80009ac <_lseek>
 80052e0:	1c43      	adds	r3, r0, #1
 80052e2:	d102      	bne.n	80052ea <_lseek_r+0x1e>
 80052e4:	682b      	ldr	r3, [r5, #0]
 80052e6:	b103      	cbz	r3, 80052ea <_lseek_r+0x1e>
 80052e8:	6023      	str	r3, [r4, #0]
 80052ea:	bd38      	pop	{r3, r4, r5, pc}
 80052ec:	20004a00 	.word	0x20004a00

080052f0 <__swhatbuf_r>:
 80052f0:	b570      	push	{r4, r5, r6, lr}
 80052f2:	460e      	mov	r6, r1
 80052f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80052f8:	2900      	cmp	r1, #0
 80052fa:	b096      	sub	sp, #88	; 0x58
 80052fc:	4614      	mov	r4, r2
 80052fe:	461d      	mov	r5, r3
 8005300:	da07      	bge.n	8005312 <__swhatbuf_r+0x22>
 8005302:	2300      	movs	r3, #0
 8005304:	602b      	str	r3, [r5, #0]
 8005306:	89b3      	ldrh	r3, [r6, #12]
 8005308:	061a      	lsls	r2, r3, #24
 800530a:	d410      	bmi.n	800532e <__swhatbuf_r+0x3e>
 800530c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005310:	e00e      	b.n	8005330 <__swhatbuf_r+0x40>
 8005312:	466a      	mov	r2, sp
 8005314:	f000 f8be 	bl	8005494 <_fstat_r>
 8005318:	2800      	cmp	r0, #0
 800531a:	dbf2      	blt.n	8005302 <__swhatbuf_r+0x12>
 800531c:	9a01      	ldr	r2, [sp, #4]
 800531e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005322:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005326:	425a      	negs	r2, r3
 8005328:	415a      	adcs	r2, r3
 800532a:	602a      	str	r2, [r5, #0]
 800532c:	e7ee      	b.n	800530c <__swhatbuf_r+0x1c>
 800532e:	2340      	movs	r3, #64	; 0x40
 8005330:	2000      	movs	r0, #0
 8005332:	6023      	str	r3, [r4, #0]
 8005334:	b016      	add	sp, #88	; 0x58
 8005336:	bd70      	pop	{r4, r5, r6, pc}

08005338 <__smakebuf_r>:
 8005338:	898b      	ldrh	r3, [r1, #12]
 800533a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800533c:	079d      	lsls	r5, r3, #30
 800533e:	4606      	mov	r6, r0
 8005340:	460c      	mov	r4, r1
 8005342:	d507      	bpl.n	8005354 <__smakebuf_r+0x1c>
 8005344:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005348:	6023      	str	r3, [r4, #0]
 800534a:	6123      	str	r3, [r4, #16]
 800534c:	2301      	movs	r3, #1
 800534e:	6163      	str	r3, [r4, #20]
 8005350:	b002      	add	sp, #8
 8005352:	bd70      	pop	{r4, r5, r6, pc}
 8005354:	ab01      	add	r3, sp, #4
 8005356:	466a      	mov	r2, sp
 8005358:	f7ff ffca 	bl	80052f0 <__swhatbuf_r>
 800535c:	9900      	ldr	r1, [sp, #0]
 800535e:	4605      	mov	r5, r0
 8005360:	4630      	mov	r0, r6
 8005362:	f7ff fa73 	bl	800484c <_malloc_r>
 8005366:	b948      	cbnz	r0, 800537c <__smakebuf_r+0x44>
 8005368:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800536c:	059a      	lsls	r2, r3, #22
 800536e:	d4ef      	bmi.n	8005350 <__smakebuf_r+0x18>
 8005370:	f023 0303 	bic.w	r3, r3, #3
 8005374:	f043 0302 	orr.w	r3, r3, #2
 8005378:	81a3      	strh	r3, [r4, #12]
 800537a:	e7e3      	b.n	8005344 <__smakebuf_r+0xc>
 800537c:	4b0d      	ldr	r3, [pc, #52]	; (80053b4 <__smakebuf_r+0x7c>)
 800537e:	62b3      	str	r3, [r6, #40]	; 0x28
 8005380:	89a3      	ldrh	r3, [r4, #12]
 8005382:	6020      	str	r0, [r4, #0]
 8005384:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005388:	81a3      	strh	r3, [r4, #12]
 800538a:	9b00      	ldr	r3, [sp, #0]
 800538c:	6163      	str	r3, [r4, #20]
 800538e:	9b01      	ldr	r3, [sp, #4]
 8005390:	6120      	str	r0, [r4, #16]
 8005392:	b15b      	cbz	r3, 80053ac <__smakebuf_r+0x74>
 8005394:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005398:	4630      	mov	r0, r6
 800539a:	f000 f88d 	bl	80054b8 <_isatty_r>
 800539e:	b128      	cbz	r0, 80053ac <__smakebuf_r+0x74>
 80053a0:	89a3      	ldrh	r3, [r4, #12]
 80053a2:	f023 0303 	bic.w	r3, r3, #3
 80053a6:	f043 0301 	orr.w	r3, r3, #1
 80053aa:	81a3      	strh	r3, [r4, #12]
 80053ac:	89a0      	ldrh	r0, [r4, #12]
 80053ae:	4305      	orrs	r5, r0
 80053b0:	81a5      	strh	r5, [r4, #12]
 80053b2:	e7cd      	b.n	8005350 <__smakebuf_r+0x18>
 80053b4:	080046a5 	.word	0x080046a5

080053b8 <__malloc_lock>:
 80053b8:	4801      	ldr	r0, [pc, #4]	; (80053c0 <__malloc_lock+0x8>)
 80053ba:	f7ff ba45 	b.w	8004848 <__retarget_lock_acquire_recursive>
 80053be:	bf00      	nop
 80053c0:	200049f8 	.word	0x200049f8

080053c4 <__malloc_unlock>:
 80053c4:	4801      	ldr	r0, [pc, #4]	; (80053cc <__malloc_unlock+0x8>)
 80053c6:	f7ff ba40 	b.w	800484a <__retarget_lock_release_recursive>
 80053ca:	bf00      	nop
 80053cc:	200049f8 	.word	0x200049f8

080053d0 <_free_r>:
 80053d0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80053d2:	2900      	cmp	r1, #0
 80053d4:	d048      	beq.n	8005468 <_free_r+0x98>
 80053d6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80053da:	9001      	str	r0, [sp, #4]
 80053dc:	2b00      	cmp	r3, #0
 80053de:	f1a1 0404 	sub.w	r4, r1, #4
 80053e2:	bfb8      	it	lt
 80053e4:	18e4      	addlt	r4, r4, r3
 80053e6:	f7ff ffe7 	bl	80053b8 <__malloc_lock>
 80053ea:	4a20      	ldr	r2, [pc, #128]	; (800546c <_free_r+0x9c>)
 80053ec:	9801      	ldr	r0, [sp, #4]
 80053ee:	6813      	ldr	r3, [r2, #0]
 80053f0:	4615      	mov	r5, r2
 80053f2:	b933      	cbnz	r3, 8005402 <_free_r+0x32>
 80053f4:	6063      	str	r3, [r4, #4]
 80053f6:	6014      	str	r4, [r2, #0]
 80053f8:	b003      	add	sp, #12
 80053fa:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80053fe:	f7ff bfe1 	b.w	80053c4 <__malloc_unlock>
 8005402:	42a3      	cmp	r3, r4
 8005404:	d90b      	bls.n	800541e <_free_r+0x4e>
 8005406:	6821      	ldr	r1, [r4, #0]
 8005408:	1862      	adds	r2, r4, r1
 800540a:	4293      	cmp	r3, r2
 800540c:	bf04      	itt	eq
 800540e:	681a      	ldreq	r2, [r3, #0]
 8005410:	685b      	ldreq	r3, [r3, #4]
 8005412:	6063      	str	r3, [r4, #4]
 8005414:	bf04      	itt	eq
 8005416:	1852      	addeq	r2, r2, r1
 8005418:	6022      	streq	r2, [r4, #0]
 800541a:	602c      	str	r4, [r5, #0]
 800541c:	e7ec      	b.n	80053f8 <_free_r+0x28>
 800541e:	461a      	mov	r2, r3
 8005420:	685b      	ldr	r3, [r3, #4]
 8005422:	b10b      	cbz	r3, 8005428 <_free_r+0x58>
 8005424:	42a3      	cmp	r3, r4
 8005426:	d9fa      	bls.n	800541e <_free_r+0x4e>
 8005428:	6811      	ldr	r1, [r2, #0]
 800542a:	1855      	adds	r5, r2, r1
 800542c:	42a5      	cmp	r5, r4
 800542e:	d10b      	bne.n	8005448 <_free_r+0x78>
 8005430:	6824      	ldr	r4, [r4, #0]
 8005432:	4421      	add	r1, r4
 8005434:	1854      	adds	r4, r2, r1
 8005436:	42a3      	cmp	r3, r4
 8005438:	6011      	str	r1, [r2, #0]
 800543a:	d1dd      	bne.n	80053f8 <_free_r+0x28>
 800543c:	681c      	ldr	r4, [r3, #0]
 800543e:	685b      	ldr	r3, [r3, #4]
 8005440:	6053      	str	r3, [r2, #4]
 8005442:	4421      	add	r1, r4
 8005444:	6011      	str	r1, [r2, #0]
 8005446:	e7d7      	b.n	80053f8 <_free_r+0x28>
 8005448:	d902      	bls.n	8005450 <_free_r+0x80>
 800544a:	230c      	movs	r3, #12
 800544c:	6003      	str	r3, [r0, #0]
 800544e:	e7d3      	b.n	80053f8 <_free_r+0x28>
 8005450:	6825      	ldr	r5, [r4, #0]
 8005452:	1961      	adds	r1, r4, r5
 8005454:	428b      	cmp	r3, r1
 8005456:	bf04      	itt	eq
 8005458:	6819      	ldreq	r1, [r3, #0]
 800545a:	685b      	ldreq	r3, [r3, #4]
 800545c:	6063      	str	r3, [r4, #4]
 800545e:	bf04      	itt	eq
 8005460:	1949      	addeq	r1, r1, r5
 8005462:	6021      	streq	r1, [r4, #0]
 8005464:	6054      	str	r4, [r2, #4]
 8005466:	e7c7      	b.n	80053f8 <_free_r+0x28>
 8005468:	b003      	add	sp, #12
 800546a:	bd30      	pop	{r4, r5, pc}
 800546c:	2000499c 	.word	0x2000499c

08005470 <_read_r>:
 8005470:	b538      	push	{r3, r4, r5, lr}
 8005472:	4d07      	ldr	r5, [pc, #28]	; (8005490 <_read_r+0x20>)
 8005474:	4604      	mov	r4, r0
 8005476:	4608      	mov	r0, r1
 8005478:	4611      	mov	r1, r2
 800547a:	2200      	movs	r2, #0
 800547c:	602a      	str	r2, [r5, #0]
 800547e:	461a      	mov	r2, r3
 8005480:	f7fb fa34 	bl	80008ec <_read>
 8005484:	1c43      	adds	r3, r0, #1
 8005486:	d102      	bne.n	800548e <_read_r+0x1e>
 8005488:	682b      	ldr	r3, [r5, #0]
 800548a:	b103      	cbz	r3, 800548e <_read_r+0x1e>
 800548c:	6023      	str	r3, [r4, #0]
 800548e:	bd38      	pop	{r3, r4, r5, pc}
 8005490:	20004a00 	.word	0x20004a00

08005494 <_fstat_r>:
 8005494:	b538      	push	{r3, r4, r5, lr}
 8005496:	4d07      	ldr	r5, [pc, #28]	; (80054b4 <_fstat_r+0x20>)
 8005498:	2300      	movs	r3, #0
 800549a:	4604      	mov	r4, r0
 800549c:	4608      	mov	r0, r1
 800549e:	4611      	mov	r1, r2
 80054a0:	602b      	str	r3, [r5, #0]
 80054a2:	f7fb fa68 	bl	8000976 <_fstat>
 80054a6:	1c43      	adds	r3, r0, #1
 80054a8:	d102      	bne.n	80054b0 <_fstat_r+0x1c>
 80054aa:	682b      	ldr	r3, [r5, #0]
 80054ac:	b103      	cbz	r3, 80054b0 <_fstat_r+0x1c>
 80054ae:	6023      	str	r3, [r4, #0]
 80054b0:	bd38      	pop	{r3, r4, r5, pc}
 80054b2:	bf00      	nop
 80054b4:	20004a00 	.word	0x20004a00

080054b8 <_isatty_r>:
 80054b8:	b538      	push	{r3, r4, r5, lr}
 80054ba:	4d06      	ldr	r5, [pc, #24]	; (80054d4 <_isatty_r+0x1c>)
 80054bc:	2300      	movs	r3, #0
 80054be:	4604      	mov	r4, r0
 80054c0:	4608      	mov	r0, r1
 80054c2:	602b      	str	r3, [r5, #0]
 80054c4:	f7fb fa67 	bl	8000996 <_isatty>
 80054c8:	1c43      	adds	r3, r0, #1
 80054ca:	d102      	bne.n	80054d2 <_isatty_r+0x1a>
 80054cc:	682b      	ldr	r3, [r5, #0]
 80054ce:	b103      	cbz	r3, 80054d2 <_isatty_r+0x1a>
 80054d0:	6023      	str	r3, [r4, #0]
 80054d2:	bd38      	pop	{r3, r4, r5, pc}
 80054d4:	20004a00 	.word	0x20004a00

080054d8 <_init>:
 80054d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054da:	bf00      	nop
 80054dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054de:	bc08      	pop	{r3}
 80054e0:	469e      	mov	lr, r3
 80054e2:	4770      	bx	lr

080054e4 <_fini>:
 80054e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054e6:	bf00      	nop
 80054e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054ea:	bc08      	pop	{r3}
 80054ec:	469e      	mov	lr, r3
 80054ee:	4770      	bx	lr
