<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element axi_bridge_0
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element clk_0
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element mm_bridge_fpga
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element mm_bridge_fpga.s0
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="5CSEBA6U23I7" />
 <parameter name="deviceFamily" value="Cyclone V" />
 <parameter name="deviceSpeedGrade" value="7" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="clk" internal="clk_0.clk_in" type="clock" dir="end" />
 <interface name="h2f_lw" internal="axi_bridge_0.s0" type="axi" dir="end" />
 <interface
   name="mm_bridge_fpga_m0"
   internal="mm_bridge_fpga.m0"
   type="avalon"
   dir="start" />
 <interface name="reset" internal="clk_0.clk_in_reset" type="reset" dir="end" />
 <module
   name="axi_bridge_0"
   kind="altera_axi_bridge"
   version="20.1"
   enabled="1">
  <parameter name="ADDR_WIDTH" value="21" />
  <parameter name="AXI_VERSION" value="AXI3" />
  <parameter name="COMBINED_ACCEPTANCE_CAPABILITY" value="16" />
  <parameter name="COMBINED_ISSUING_CAPABILITY" value="16" />
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="M0_ID_WIDTH" value="12" />
  <parameter name="READ_ACCEPTANCE_CAPABILITY" value="16" />
  <parameter name="READ_ADDR_USER_WIDTH" value="64" />
  <parameter name="READ_DATA_REORDERING_DEPTH" value="1" />
  <parameter name="READ_DATA_USER_WIDTH" value="64" />
  <parameter name="READ_ISSUING_CAPABILITY" value="16" />
  <parameter name="S0_ID_WIDTH" value="12" />
  <parameter name="USE_M0_ARBURST" value="1" />
  <parameter name="USE_M0_ARCACHE" value="1" />
  <parameter name="USE_M0_ARID" value="1" />
  <parameter name="USE_M0_ARLEN" value="1" />
  <parameter name="USE_M0_ARLOCK" value="1" />
  <parameter name="USE_M0_ARQOS" value="1" />
  <parameter name="USE_M0_ARREGION" value="1" />
  <parameter name="USE_M0_ARSIZE" value="1" />
  <parameter name="USE_M0_ARUSER" value="0" />
  <parameter name="USE_M0_AWBURST" value="1" />
  <parameter name="USE_M0_AWCACHE" value="1" />
  <parameter name="USE_M0_AWID" value="1" />
  <parameter name="USE_M0_AWLEN" value="1" />
  <parameter name="USE_M0_AWLOCK" value="1" />
  <parameter name="USE_M0_AWQOS" value="1" />
  <parameter name="USE_M0_AWREGION" value="1" />
  <parameter name="USE_M0_AWSIZE" value="1" />
  <parameter name="USE_M0_AWUSER" value="0" />
  <parameter name="USE_M0_BID" value="1" />
  <parameter name="USE_M0_BRESP" value="1" />
  <parameter name="USE_M0_BUSER" value="0" />
  <parameter name="USE_M0_RID" value="1" />
  <parameter name="USE_M0_RLAST" value="1" />
  <parameter name="USE_M0_RRESP" value="1" />
  <parameter name="USE_M0_RUSER" value="0" />
  <parameter name="USE_M0_WSTRB" value="1" />
  <parameter name="USE_M0_WUSER" value="0" />
  <parameter name="USE_PIPELINE" value="1" />
  <parameter name="USE_S0_ARCACHE" value="1" />
  <parameter name="USE_S0_ARLOCK" value="1" />
  <parameter name="USE_S0_ARPROT" value="1" />
  <parameter name="USE_S0_ARQOS" value="1" />
  <parameter name="USE_S0_ARREGION" value="1" />
  <parameter name="USE_S0_ARUSER" value="0" />
  <parameter name="USE_S0_AWCACHE" value="1" />
  <parameter name="USE_S0_AWLOCK" value="1" />
  <parameter name="USE_S0_AWPROT" value="1" />
  <parameter name="USE_S0_AWQOS" value="1" />
  <parameter name="USE_S0_AWREGION" value="1" />
  <parameter name="USE_S0_AWUSER" value="0" />
  <parameter name="USE_S0_BRESP" value="1" />
  <parameter name="USE_S0_BUSER" value="0" />
  <parameter name="USE_S0_RRESP" value="1" />
  <parameter name="USE_S0_RUSER" value="0" />
  <parameter name="USE_S0_WLAST" value="1" />
  <parameter name="USE_S0_WUSER" value="0" />
  <parameter name="WRITE_ACCEPTANCE_CAPABILITY" value="16" />
  <parameter name="WRITE_ADDR_USER_WIDTH" value="64" />
  <parameter name="WRITE_DATA_USER_WIDTH" value="64" />
  <parameter name="WRITE_ISSUING_CAPABILITY" value="16" />
  <parameter name="WRITE_RESP_USER_WIDTH" value="64" />
 </module>
 <module name="clk_0" kind="clock_source" version="20.1" enabled="1">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module
   name="mm_bridge_fpga"
   kind="altera_avalon_mm_bridge"
   version="20.1"
   enabled="1">
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="ADDRESS_WIDTH" value="10" />
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="LINEWRAPBURSTS" value="0" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="MAX_PENDING_RESPONSES" value="4" />
  <parameter name="PIPELINE_COMMAND" value="1" />
  <parameter name="PIPELINE_RESPONSE" value="1" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="10" />
  <parameter name="USE_AUTO_ADDRESS_WIDTH" value="1" />
  <parameter name="USE_RESPONSE" value="0" />
 </module>
 <connection
   kind="avalon"
   version="20.1"
   start="axi_bridge_0.m0"
   end="mm_bridge_fpga.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="clock"
   version="20.1"
   start="clk_0.clk"
   end="mm_bridge_fpga.clk" />
 <connection kind="clock" version="20.1" start="clk_0.clk" end="axi_bridge_0.clk" />
 <connection
   kind="reset"
   version="20.1"
   start="clk_0.clk_reset"
   end="axi_bridge_0.clk_reset" />
 <connection
   kind="reset"
   version="20.1"
   start="clk_0.clk_reset"
   end="mm_bridge_fpga.reset" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
