Flow report for Tutorial4
Thu Feb 04 09:41:49 2021
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------+
; Flow Summary                                                                   ;
+-----------------------------------+--------------------------------------------+
; Flow Status                       ; Successful - Thu Feb 04 09:41:49 2021      ;
; Quartus II 64-Bit Version         ; 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name                     ; Tutorial4                                  ;
; Top-level Entity Name             ; Tutorial4                                  ;
; Family                            ; Arria II GX                                ;
; Logic utilization                 ; < 1 %                                      ;
;     Combinational ALUTs           ; 1 / 36,100 ( < 1 % )                       ;
;     Memory ALUTs                  ; 0 / 18,050 ( 0 % )                         ;
;     Dedicated logic registers     ; 0 / 36,100 ( 0 % )                         ;
; Total registers                   ; 0                                          ;
; Total pins                        ; 4 / 176 ( 2 % )                            ;
; Total virtual pins                ; 0                                          ;
; Total block memory bits           ; 0 / 2,939,904 ( 0 % )                      ;
; DSP block 18-bit elements         ; 0 / 232 ( 0 % )                            ;
; Total GXB Receiver Channel PCS    ; 0 / 4 ( 0 % )                              ;
; Total GXB Receiver Channel PMA    ; 0 / 4 ( 0 % )                              ;
; Total GXB Transmitter Channel PCS ; 0 / 4 ( 0 % )                              ;
; Total GXB Transmitter Channel PMA ; 0 / 4 ( 0 % )                              ;
; Total PLLs                        ; 0 / 4 ( 0 % )                              ;
; Total DLLs                        ; 0 / 2 ( 0 % )                              ;
; Device                            ; EP2AGX45CU17I3                             ;
; Timing Models                     ; Final                                      ;
+-----------------------------------+--------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 02/04/2021 09:36:10 ;
; Main task         ; Compilation         ;
; Revision Name     ; Tutorial4           ;
+-------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                     ;
+-------------------------------------+---------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                           ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+---------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 272737604502988.161241157014084 ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; Vhdl                            ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (VHDL)          ; <None>        ; --          ; --             ;
; PARTITION_COLOR                     ; 16764057                        ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING           ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE              ; SOURCE                          ; --            ; --          ; Top            ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                    ; --            ; --          ; --             ;
+-------------------------------------+---------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:08     ; 1.0                     ; 4789 MB             ; 00:00:15                           ;
; Fitter                    ; 00:00:10     ; 1.0                     ; 5365 MB             ; 00:00:06                           ;
; Assembler                 ; 00:00:03     ; 1.0                     ; 4798 MB             ; 00:00:03                           ;
; TimeQuest Timing Analyzer ; 00:00:01     ; 1.0                     ; 4862 MB             ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 4721 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 4708 MB             ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4708 MB             ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 4712 MB             ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4708 MB             ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 4712 MB             ; 00:00:00                           ;
; Total                     ; 00:00:24     ; --                      ; --                  ; 00:00:27                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; LAPTOP-V4CKFTKN  ; Windows 7 ; 6.2        ; x86_64         ;
; Fitter                    ; LAPTOP-V4CKFTKN  ; Windows 7 ; 6.2        ; x86_64         ;
; Assembler                 ; LAPTOP-V4CKFTKN  ; Windows 7 ; 6.2        ; x86_64         ;
; TimeQuest Timing Analyzer ; LAPTOP-V4CKFTKN  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-V4CKFTKN  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-V4CKFTKN  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-V4CKFTKN  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-V4CKFTKN  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-V4CKFTKN  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-V4CKFTKN  ; Windows 7 ; 6.2        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off Tutorial4 -c Tutorial4
quartus_fit --read_settings_files=off --write_settings_files=off Tutorial4 -c Tutorial4
quartus_asm --read_settings_files=off --write_settings_files=off Tutorial4 -c Tutorial4
quartus_sta Tutorial4 -c Tutorial4
quartus_eda --read_settings_files=off --write_settings_files=off Tutorial4 -c Tutorial4
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog --write_settings_files=off Tutorial4 -c Tutorial4 --vector_source=D:/Quartus/work/tutorials/tutorial4/Waveformt4.vwf --testbench_file=D:/Quartus/work/tutorials/tutorial4/simulation/modelsim/Waveformt4.vwf.vt
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog --write_settings_files=off Tutorial4 -c Tutorial4 --vector_source=D:/Quartus/work/tutorials/tutorial4/Waveformt4.vwf --testbench_file=D:/Quartus/work/tutorials/tutorial4/simulation/qsim/Waveformt4.vwf.vt
quartus_eda --write_settings_files=off --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=D:/Quartus/work/tutorials/tutorial4/simulation/qsim/ Tutorial4 -c Tutorial4
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog --write_settings_files=off Tutorial4 -c Tutorial4 --vector_source=D:/Quartus/work/tutorials/tutorial4/Waveformt4.vwf --testbench_file=D:/Quartus/work/tutorials/tutorial4/simulation/qsim/Waveformt4.vwf.vt
quartus_eda --write_settings_files=off --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=D:/Quartus/work/tutorials/tutorial4/simulation/qsim/ Tutorial4 -c Tutorial4



