

================================================================
== Vitis HLS Report for 'AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP'
================================================================
* Date:           Wed Sep  4 19:39:06 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.409 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        7|      965|  23.100 ns|  3.184 us|    7|  965|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+---------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- COL_LOOP  |        5|      963|         6|          2|          2|  1 ~ 480|       yes|
        +------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.44>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%col = alloca i32 1"   --->   Operation 9 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_3 = alloca i32 1"   --->   Operation 10 'alloca' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp1 = alloca i32 1"   --->   Operation 11 'alloca' 'tmp1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_4 = alloca i32 1"   --->   Operation 12 'alloca' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp1_1 = alloca i32 1"   --->   Operation 13 'alloca' 'tmp1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_5 = alloca i32 1"   --->   Operation 14 'alloca' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp1_2 = alloca i32 1"   --->   Operation 15 'alloca' 'tmp1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_acc = alloca i32 1"   --->   Operation 16 'alloca' 'tmp_acc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_acc1 = alloca i32 1"   --->   Operation 17 'alloca' 'tmp_acc1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_acc_2 = alloca i32 1"   --->   Operation 18 'alloca' 'tmp_acc_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_acc1_2 = alloca i32 1"   --->   Operation 19 'alloca' 'tmp_acc1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_acc_4 = alloca i32 1"   --->   Operation 20 'alloca' 'tmp_acc_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_acc1_4 = alloca i32 1"   --->   Operation 21 'alloca' 'tmp_acc1_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %empty"   --->   Operation 22 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_24 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_12"   --->   Operation 23 'read' 'void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_25 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_13"   --->   Operation 24 'read' 'void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_26 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_14"   --->   Operation 25 'read' 'void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_27 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_15"   --->   Operation 26 'read' 'void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_28 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_16"   --->   Operation 27 'read' 'void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_29 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_17"   --->   Operation 28 'read' 'void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_30 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_18"   --->   Operation 29 'read' 'void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_31 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_19"   --->   Operation 30 'read' 'void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_32 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_20"   --->   Operation 31 'read' 'void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_33 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_21"   --->   Operation 32 'read' 'void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_34 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_22"   --->   Operation 33 'read' 'void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_35 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_23"   --->   Operation 34 'read' 'void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_cast = zext i12 %tmp"   --->   Operation 35 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %tmp_hist1_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %tmp_hist1_V_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %tmp_hist1_V_2, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %tmp_hist_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %tmp_hist_V_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %tmp_hist_V_2, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %impop_data1, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %demosaic_out_data241, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.47ns)   --->   "%store_ln0 = store i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_35, i32 %tmp_acc1_4"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 45 [1/1] (0.47ns)   --->   "%store_ln0 = store i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_34, i32 %tmp_acc_4"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 46 [1/1] (0.47ns)   --->   "%store_ln0 = store i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_31, i32 %tmp_acc1_2"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 47 [1/1] (0.47ns)   --->   "%store_ln0 = store i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_30, i32 %tmp_acc_2"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 48 [1/1] (0.47ns)   --->   "%store_ln0 = store i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_27, i32 %tmp_acc1"   --->   Operation 48 'store' 'store_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 49 [1/1] (0.47ns)   --->   "%store_ln0 = store i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_26, i32 %tmp_acc"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 50 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_33, i32 %tmp1_2"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_32, i32 %tmp_5"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_29, i32 %tmp1_1"   --->   Operation 52 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_28, i32 %tmp_4"   --->   Operation 53 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_25, i32 %tmp1"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 55 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_24, i32 %tmp_3"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 56 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %col"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body81"   --->   Operation 57 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%col_2 = load i32 %col" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:515]   --->   Operation 58 'load' 'col_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.99ns)   --->   "%icmp_ln515 = icmp_eq  i32 %col_2, i32 %p_cast" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:515]   --->   Operation 59 'icmp' 'icmp_ln515' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln515 = br i1 %icmp_ln515, void %for.body81.split, void %for.inc154.loopexit.exitStub" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:515]   --->   Operation 60 'br' 'br_ln515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.01ns)   --->   "%col_3 = add i32 %col_2, i32 2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:515]   --->   Operation 61 'add' 'col_3' <Predicate = (!icmp_ln515)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln515 = store i32 %col_3, i32 %col" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:515]   --->   Operation 62 'store' 'store_ln515' <Predicate = (!icmp_ln515)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.40>
ST_2 : Operation 63 [1/1] (1.20ns)   --->   "%p_Val2_s = read i30 @_ssdm_op_Read.ap_fifo.volatile.i30P0A, i30 %demosaic_out_data241" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 63 'read' 'p_Val2_s' <Predicate = (!icmp_ln515)> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_2 : Operation 64 [1/1] (1.20ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i30P0A, i30 %impop_data1, i30 %p_Val2_s" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 64 'write' 'write_ln174' <Predicate = (!icmp_ln515)> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln884 = trunc i30 %p_Val2_s"   --->   Operation 65 'trunc' 'trunc_ln884' <Predicate = (!icmp_ln515)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %p_Val2_s, i32 10, i32 19"   --->   Operation 66 'partselect' 'tmp_2' <Predicate = (!icmp_ln515)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %p_Val2_s, i32 20, i32 29"   --->   Operation 67 'partselect' 'tmp_9' <Predicate = (!icmp_ln515)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.40>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_3_load_1 = load i32 %tmp_3" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:548]   --->   Operation 68 'load' 'tmp_3_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.20ns)   --->   "%p_Val2_35 = read i30 @_ssdm_op_Read.ap_fifo.volatile.i30P0A, i30 %demosaic_out_data241" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 69 'read' 'p_Val2_35' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_3 : Operation 70 [1/1] (1.20ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i30P0A, i30 %impop_data1, i30 %p_Val2_35" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 70 'write' 'write_ln174' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%lhs_V = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %trunc_ln884, i6 0"   --->   Operation 71 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%ret_V = or i16 %lhs_V, i16 32"   --->   Operation 72 'or' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_s = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V, i32 6, i32 15"   --->   Operation 73 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln598 = zext i10 %tmp_s"   --->   Operation 74 'zext' 'zext_ln598' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln884_1 = trunc i30 %p_Val2_35"   --->   Operation 75 'trunc' 'trunc_ln884_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%lhs_V_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %trunc_ln884_1, i6 0"   --->   Operation 76 'bitconcatenate' 'lhs_V_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%ret_V_46 = or i16 %lhs_V_8, i16 32"   --->   Operation 77 'or' 'ret_V_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_46, i32 6, i32 15"   --->   Operation 78 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.99ns)   --->   "%icmp_ln548 = icmp_eq  i32 %tmp_3_load_1, i32 %zext_ln598" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:548]   --->   Operation 79 'icmp' 'icmp_ln548' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln548 = br i1 %icmp_ln548, void %if.else, void %if.end" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:548]   --->   Operation 80 'br' 'br_ln548' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_acc_load_1 = load i32 %tmp_acc" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:551]   --->   Operation 81 'load' 'tmp_acc_load_1' <Predicate = (!icmp_ln548)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln551 = zext i32 %tmp_3_load_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:551]   --->   Operation 82 'zext' 'zext_ln551' <Predicate = (!icmp_ln548)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_hist_V_addr = getelementptr i32 %tmp_hist_V, i64 0, i64 %zext_ln551" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:551]   --->   Operation 83 'getelementptr' 'tmp_hist_V_addr' <Predicate = (!icmp_ln548)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (1.23ns)   --->   "%store_ln551 = store i32 %tmp_acc_load_1, i10 %tmp_hist_V_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:551]   --->   Operation 84 'store' 'store_ln551' <Predicate = (!icmp_ln548)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_4_load_1 = load i32 %tmp_4" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:548]   --->   Operation 85 'load' 'tmp_4_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%lhs_V_9 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_2, i6 0"   --->   Operation 86 'bitconcatenate' 'lhs_V_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%ret_V_47 = or i16 %lhs_V_9, i16 32"   --->   Operation 87 'or' 'ret_V_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_47, i32 6, i32 15"   --->   Operation 88 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln598_2 = zext i10 %tmp_6"   --->   Operation 89 'zext' 'zext_ln598_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %p_Val2_35, i32 10, i32 19"   --->   Operation 90 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.99ns)   --->   "%icmp_ln548_1 = icmp_eq  i32 %tmp_4_load_1, i32 %zext_ln598_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:548]   --->   Operation 91 'icmp' 'icmp_ln548_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln548 = br i1 %icmp_ln548_1, void %if.else.1, void %if.end.1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:548]   --->   Operation 92 'br' 'br_ln548' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_acc_2_load_1 = load i32 %tmp_acc_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:551]   --->   Operation 93 'load' 'tmp_acc_2_load_1' <Predicate = (!icmp_ln548_1)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln551_1 = zext i32 %tmp_4_load_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:551]   --->   Operation 94 'zext' 'zext_ln551_1' <Predicate = (!icmp_ln548_1)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_hist_V_1_addr = getelementptr i32 %tmp_hist_V_1, i64 0, i64 %zext_ln551_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:551]   --->   Operation 95 'getelementptr' 'tmp_hist_V_1_addr' <Predicate = (!icmp_ln548_1)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (1.23ns)   --->   "%store_ln551 = store i32 %tmp_acc_2_load_1, i10 %tmp_hist_V_1_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:551]   --->   Operation 96 'store' 'store_ln551' <Predicate = (!icmp_ln548_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_5_load_1 = load i32 %tmp_5" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:548]   --->   Operation 97 'load' 'tmp_5_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%lhs_V_11 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_9, i6 0"   --->   Operation 98 'bitconcatenate' 'lhs_V_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%ret_V_49 = or i16 %lhs_V_11, i16 32"   --->   Operation 99 'or' 'ret_V_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_49, i32 6, i32 15"   --->   Operation 100 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln598_4 = zext i10 %tmp_10"   --->   Operation 101 'zext' 'zext_ln598_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %p_Val2_35, i32 20, i32 29"   --->   Operation 102 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.99ns)   --->   "%icmp_ln548_2 = icmp_eq  i32 %tmp_5_load_1, i32 %zext_ln598_4" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:548]   --->   Operation 103 'icmp' 'icmp_ln548_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln548 = br i1 %icmp_ln548_2, void %if.else.2, void %if.end.2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:548]   --->   Operation 104 'br' 'br_ln548' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_acc_4_load_1 = load i32 %tmp_acc_4" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:551]   --->   Operation 105 'load' 'tmp_acc_4_load_1' <Predicate = (!icmp_ln548_2)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln551_2 = zext i32 %tmp_5_load_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:551]   --->   Operation 106 'zext' 'zext_ln551_2' <Predicate = (!icmp_ln548_2)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_hist_V_2_addr = getelementptr i32 %tmp_hist_V_2, i64 0, i64 %zext_ln551_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:551]   --->   Operation 107 'getelementptr' 'tmp_hist_V_2_addr' <Predicate = (!icmp_ln548_2)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (1.23ns)   --->   "%store_ln551 = store i32 %tmp_acc_4_load_1, i10 %tmp_hist_V_2_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:551]   --->   Operation 108 'store' 'store_ln551' <Predicate = (!icmp_ln548_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 109 [1/1] (0.42ns)   --->   "%store_ln515 = store i32 %zext_ln598_4, i32 %tmp_5" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:515]   --->   Operation 109 'store' 'store_ln515' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 110 [1/1] (0.42ns)   --->   "%store_ln515 = store i32 %zext_ln598_2, i32 %tmp_4" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:515]   --->   Operation 110 'store' 'store_ln515' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 111 [1/1] (0.42ns)   --->   "%store_ln515 = store i32 %zext_ln598, i32 %tmp_3" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:515]   --->   Operation 111 'store' 'store_ln515' <Predicate = true> <Delay = 0.42>

State 4 <SV = 3> <Delay = 2.22>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%specpipeline_ln518 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_18" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:518]   --->   Operation 112 'specpipeline' 'specpipeline_ln518' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%speclooptripcount_ln520 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 480, i64 240" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:520]   --->   Operation 113 'speclooptripcount' 'speclooptripcount_ln520' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%specloopname_ln515 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:515]   --->   Operation 114 'specloopname' 'specloopname_ln515' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln598_1 = zext i10 %tmp_1"   --->   Operation 115 'zext' 'zext_ln598_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln552 = zext i10 %tmp_s" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:552]   --->   Operation 116 'zext' 'zext_ln552' <Predicate = (!icmp_ln548)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_hist_V_addr_1 = getelementptr i32 %tmp_hist_V, i64 0, i64 %zext_ln552"   --->   Operation 117 'getelementptr' 'tmp_hist_V_addr_1' <Predicate = (!icmp_ln548)> <Delay = 0.00>
ST_4 : Operation 118 [2/2] (1.23ns)   --->   "%tmp_hist_V_load = load i10 %tmp_hist_V_addr_1"   --->   Operation 118 'load' 'tmp_hist_V_load' <Predicate = (!icmp_ln548)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%tmp1_3_load38 = load i32 %tmp1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:554]   --->   Operation 119 'load' 'tmp1_3_load38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.99ns)   --->   "%icmp_ln554 = icmp_eq  i32 %tmp1_3_load38, i32 %zext_ln598_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:554]   --->   Operation 120 'icmp' 'icmp_ln554' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln554 = br i1 %icmp_ln554, void %if.else126, void %for.inc148" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:554]   --->   Operation 121 'br' 'br_ln554' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_acc1_load_1 = load i32 %tmp_acc1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:557]   --->   Operation 122 'load' 'tmp_acc1_load_1' <Predicate = (!icmp_ln554)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln557 = zext i32 %tmp1_3_load38" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:557]   --->   Operation 123 'zext' 'zext_ln557' <Predicate = (!icmp_ln554)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_hist1_V_addr = getelementptr i32 %tmp_hist1_V, i64 0, i64 %zext_ln557" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:557]   --->   Operation 124 'getelementptr' 'tmp_hist1_V_addr' <Predicate = (!icmp_ln554)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (1.23ns)   --->   "%store_ln557 = store i32 %tmp_acc1_load_1, i10 %tmp_hist1_V_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:557]   --->   Operation 125 'store' 'store_ln557' <Predicate = (!icmp_ln554)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%lhs_V_10 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_7, i6 0"   --->   Operation 126 'bitconcatenate' 'lhs_V_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%ret_V_48 = or i16 %lhs_V_10, i16 32"   --->   Operation 127 'or' 'ret_V_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_48, i32 6, i32 15"   --->   Operation 128 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln598_3 = zext i10 %tmp_8"   --->   Operation 129 'zext' 'zext_ln598_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln552_1 = zext i10 %tmp_6" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:552]   --->   Operation 130 'zext' 'zext_ln552_1' <Predicate = (!icmp_ln548_1)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_hist_V_1_addr_1 = getelementptr i32 %tmp_hist_V_1, i64 0, i64 %zext_ln552_1"   --->   Operation 131 'getelementptr' 'tmp_hist_V_1_addr_1' <Predicate = (!icmp_ln548_1)> <Delay = 0.00>
ST_4 : Operation 132 [2/2] (1.23ns)   --->   "%tmp_hist_V_1_load = load i10 %tmp_hist_V_1_addr_1"   --->   Operation 132 'load' 'tmp_hist_V_1_load' <Predicate = (!icmp_ln548_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%tmp1_1_load_1 = load i32 %tmp1_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:554]   --->   Operation 133 'load' 'tmp1_1_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.99ns)   --->   "%icmp_ln554_1 = icmp_eq  i32 %tmp1_1_load_1, i32 %zext_ln598_3" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:554]   --->   Operation 134 'icmp' 'icmp_ln554_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln554 = br i1 %icmp_ln554_1, void %if.else126.1, void %for.inc148.1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:554]   --->   Operation 135 'br' 'br_ln554' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_acc1_2_load_1 = load i32 %tmp_acc1_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:557]   --->   Operation 136 'load' 'tmp_acc1_2_load_1' <Predicate = (!icmp_ln554_1)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln557_1 = zext i32 %tmp1_1_load_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:557]   --->   Operation 137 'zext' 'zext_ln557_1' <Predicate = (!icmp_ln554_1)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_hist1_V_1_addr = getelementptr i32 %tmp_hist1_V_1, i64 0, i64 %zext_ln557_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:557]   --->   Operation 138 'getelementptr' 'tmp_hist1_V_1_addr' <Predicate = (!icmp_ln554_1)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (1.23ns)   --->   "%store_ln557 = store i32 %tmp_acc1_2_load_1, i10 %tmp_hist1_V_1_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:557]   --->   Operation 139 'store' 'store_ln557' <Predicate = (!icmp_ln554_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%lhs_V_12 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_11, i6 0"   --->   Operation 140 'bitconcatenate' 'lhs_V_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%ret_V_50 = or i16 %lhs_V_12, i16 32"   --->   Operation 141 'or' 'ret_V_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_50, i32 6, i32 15"   --->   Operation 142 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln598_5 = zext i10 %tmp_12"   --->   Operation 143 'zext' 'zext_ln598_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln552_2 = zext i10 %tmp_10" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:552]   --->   Operation 144 'zext' 'zext_ln552_2' <Predicate = (!icmp_ln548_2)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_hist_V_2_addr_1 = getelementptr i32 %tmp_hist_V_2, i64 0, i64 %zext_ln552_2"   --->   Operation 145 'getelementptr' 'tmp_hist_V_2_addr_1' <Predicate = (!icmp_ln548_2)> <Delay = 0.00>
ST_4 : Operation 146 [2/2] (1.23ns)   --->   "%tmp_hist_V_2_load = load i10 %tmp_hist_V_2_addr_1"   --->   Operation 146 'load' 'tmp_hist_V_2_load' <Predicate = (!icmp_ln548_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%tmp1_2_load_1 = load i32 %tmp1_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:554]   --->   Operation 147 'load' 'tmp1_2_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.99ns)   --->   "%icmp_ln554_2 = icmp_eq  i32 %tmp1_2_load_1, i32 %zext_ln598_5" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:554]   --->   Operation 148 'icmp' 'icmp_ln554_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln554 = br i1 %icmp_ln554_2, void %if.else126.2, void %for.inc148.2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:554]   --->   Operation 149 'br' 'br_ln554' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_acc1_4_load_1 = load i32 %tmp_acc1_4" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:557]   --->   Operation 150 'load' 'tmp_acc1_4_load_1' <Predicate = (!icmp_ln554_2)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln557_2 = zext i32 %tmp1_2_load_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:557]   --->   Operation 151 'zext' 'zext_ln557_2' <Predicate = (!icmp_ln554_2)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_hist1_V_2_addr = getelementptr i32 %tmp_hist1_V_2, i64 0, i64 %zext_ln557_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:557]   --->   Operation 152 'getelementptr' 'tmp_hist1_V_2_addr' <Predicate = (!icmp_ln554_2)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (1.23ns)   --->   "%store_ln557 = store i32 %tmp_acc1_4_load_1, i10 %tmp_hist1_V_2_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:557]   --->   Operation 153 'store' 'store_ln557' <Predicate = (!icmp_ln554_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 154 [1/1] (0.42ns)   --->   "%store_ln515 = store i32 %zext_ln598_5, i32 %tmp1_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:515]   --->   Operation 154 'store' 'store_ln515' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 155 [1/1] (0.42ns)   --->   "%store_ln515 = store i32 %zext_ln598_3, i32 %tmp1_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:515]   --->   Operation 155 'store' 'store_ln515' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 156 [1/1] (0.42ns)   --->   "%store_ln515 = store i32 %zext_ln598_1, i32 %tmp1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:515]   --->   Operation 156 'store' 'store_ln515' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_3_load = load i32 %tmp_3"   --->   Operation 203 'load' 'tmp_3_load' <Predicate = (icmp_ln515)> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%tmp1_3_load = load i32 %tmp1"   --->   Operation 204 'load' 'tmp1_3_load' <Predicate = (icmp_ln515)> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_4_load = load i32 %tmp_4"   --->   Operation 205 'load' 'tmp_4_load' <Predicate = (icmp_ln515)> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%tmp1_1_load = load i32 %tmp1_1"   --->   Operation 206 'load' 'tmp1_1_load' <Predicate = (icmp_ln515)> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_5_load = load i32 %tmp_5"   --->   Operation 207 'load' 'tmp_5_load' <Predicate = (icmp_ln515)> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%tmp1_2_load = load i32 %tmp1_2"   --->   Operation 208 'load' 'tmp1_2_load' <Predicate = (icmp_ln515)> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_acc_load = load i32 %tmp_acc"   --->   Operation 209 'load' 'tmp_acc_load' <Predicate = (icmp_ln515)> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_acc1_load = load i32 %tmp_acc1"   --->   Operation 210 'load' 'tmp_acc1_load' <Predicate = (icmp_ln515)> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_acc_2_load = load i32 %tmp_acc_2"   --->   Operation 211 'load' 'tmp_acc_2_load' <Predicate = (icmp_ln515)> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_acc1_2_load = load i32 %tmp_acc1_2"   --->   Operation 212 'load' 'tmp_acc1_2_load' <Predicate = (icmp_ln515)> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_acc_4_load = load i32 %tmp_acc_4"   --->   Operation 213 'load' 'tmp_acc_4_load' <Predicate = (icmp_ln515)> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_acc1_4_load = load i32 %tmp_acc1_4"   --->   Operation 214 'load' 'tmp_acc1_4_load' <Predicate = (icmp_ln515)> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %tmp_acc1_4_out, i32 %tmp_acc1_4_load"   --->   Operation 215 'write' 'write_ln0' <Predicate = (icmp_ln515)> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %tmp_acc_4_out, i32 %tmp_acc_4_load"   --->   Operation 216 'write' 'write_ln0' <Predicate = (icmp_ln515)> <Delay = 0.00>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %tmp1_5_out, i32 %tmp1_2_load"   --->   Operation 217 'write' 'write_ln0' <Predicate = (icmp_ln515)> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %tmp_5_out, i32 %tmp_5_load"   --->   Operation 218 'write' 'write_ln0' <Predicate = (icmp_ln515)> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %tmp_acc1_2_out, i32 %tmp_acc1_2_load"   --->   Operation 219 'write' 'write_ln0' <Predicate = (icmp_ln515)> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %tmp_acc_2_out, i32 %tmp_acc_2_load"   --->   Operation 220 'write' 'write_ln0' <Predicate = (icmp_ln515)> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %tmp1_4_out, i32 %tmp1_1_load"   --->   Operation 221 'write' 'write_ln0' <Predicate = (icmp_ln515)> <Delay = 0.00>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %tmp_4_out, i32 %tmp_4_load"   --->   Operation 222 'write' 'write_ln0' <Predicate = (icmp_ln515)> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %tmp_acc1_out, i32 %tmp_acc1_load"   --->   Operation 223 'write' 'write_ln0' <Predicate = (icmp_ln515)> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %tmp_acc_out, i32 %tmp_acc_load"   --->   Operation 224 'write' 'write_ln0' <Predicate = (icmp_ln515)> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %tmp1_3_out, i32 %tmp1_3_load"   --->   Operation 225 'write' 'write_ln0' <Predicate = (icmp_ln515)> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %tmp_3_out, i32 %tmp_3_load"   --->   Operation 226 'write' 'write_ln0' <Predicate = (icmp_ln515)> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 227 'ret' 'ret_ln0' <Predicate = (icmp_ln515)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.71>
ST_5 : Operation 157 [1/2] (1.23ns)   --->   "%tmp_hist_V_load = load i10 %tmp_hist_V_addr_1"   --->   Operation 157 'load' 'tmp_hist_V_load' <Predicate = (!icmp_ln548)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 158 [1/1] (0.47ns)   --->   "%store_ln232 = store i32 %tmp_hist_V_load, i32 %tmp_acc"   --->   Operation 158 'store' 'store_ln232' <Predicate = (!icmp_ln548)> <Delay = 0.47>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 159 'br' 'br_ln0' <Predicate = (!icmp_ln548)> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_acc_load_2 = load i32 %tmp_acc" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:546]   --->   Operation 160 'load' 'tmp_acc_load_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (1.01ns)   --->   "%tmp_acc_6 = add i32 %tmp_acc_load_2, i32 1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:546]   --->   Operation 161 'add' 'tmp_acc_6' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln558 = zext i10 %tmp_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:558]   --->   Operation 162 'zext' 'zext_ln558' <Predicate = (!icmp_ln554)> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_hist1_V_addr_1 = getelementptr i32 %tmp_hist1_V, i64 0, i64 %zext_ln558"   --->   Operation 163 'getelementptr' 'tmp_hist1_V_addr_1' <Predicate = (!icmp_ln554)> <Delay = 0.00>
ST_5 : Operation 164 [2/2] (1.23ns)   --->   "%tmp_hist1_V_load = load i10 %tmp_hist1_V_addr_1"   --->   Operation 164 'load' 'tmp_hist1_V_load' <Predicate = (!icmp_ln554)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 165 [1/2] (1.23ns)   --->   "%tmp_hist_V_1_load = load i10 %tmp_hist_V_1_addr_1"   --->   Operation 165 'load' 'tmp_hist_V_1_load' <Predicate = (!icmp_ln548_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 166 [1/1] (0.47ns)   --->   "%store_ln232 = store i32 %tmp_hist_V_1_load, i32 %tmp_acc_2"   --->   Operation 166 'store' 'store_ln232' <Predicate = (!icmp_ln548_1)> <Delay = 0.47>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end.1"   --->   Operation 167 'br' 'br_ln0' <Predicate = (!icmp_ln548_1)> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_acc_2_load_2 = load i32 %tmp_acc_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:546]   --->   Operation 168 'load' 'tmp_acc_2_load_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (1.01ns)   --->   "%tmp_acc_7 = add i32 %tmp_acc_2_load_2, i32 1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:546]   --->   Operation 169 'add' 'tmp_acc_7' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln558_1 = zext i10 %tmp_8" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:558]   --->   Operation 170 'zext' 'zext_ln558_1' <Predicate = (!icmp_ln554_1)> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_hist1_V_1_addr_1 = getelementptr i32 %tmp_hist1_V_1, i64 0, i64 %zext_ln558_1"   --->   Operation 171 'getelementptr' 'tmp_hist1_V_1_addr_1' <Predicate = (!icmp_ln554_1)> <Delay = 0.00>
ST_5 : Operation 172 [2/2] (1.23ns)   --->   "%tmp_hist1_V_1_load = load i10 %tmp_hist1_V_1_addr_1"   --->   Operation 172 'load' 'tmp_hist1_V_1_load' <Predicate = (!icmp_ln554_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 173 [1/2] (1.23ns)   --->   "%tmp_hist_V_2_load = load i10 %tmp_hist_V_2_addr_1"   --->   Operation 173 'load' 'tmp_hist_V_2_load' <Predicate = (!icmp_ln548_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 174 [1/1] (0.47ns)   --->   "%store_ln232 = store i32 %tmp_hist_V_2_load, i32 %tmp_acc_4"   --->   Operation 174 'store' 'store_ln232' <Predicate = (!icmp_ln548_2)> <Delay = 0.47>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end.2"   --->   Operation 175 'br' 'br_ln0' <Predicate = (!icmp_ln548_2)> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_acc_4_load_2 = load i32 %tmp_acc_4" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:546]   --->   Operation 176 'load' 'tmp_acc_4_load_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (1.01ns)   --->   "%tmp_acc_8 = add i32 %tmp_acc_4_load_2, i32 1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:546]   --->   Operation 177 'add' 'tmp_acc_8' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln558_2 = zext i10 %tmp_12" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:558]   --->   Operation 178 'zext' 'zext_ln558_2' <Predicate = (!icmp_ln554_2)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_hist1_V_2_addr_1 = getelementptr i32 %tmp_hist1_V_2, i64 0, i64 %zext_ln558_2"   --->   Operation 179 'getelementptr' 'tmp_hist1_V_2_addr_1' <Predicate = (!icmp_ln554_2)> <Delay = 0.00>
ST_5 : Operation 180 [2/2] (1.23ns)   --->   "%tmp_hist1_V_2_load = load i10 %tmp_hist1_V_2_addr_1"   --->   Operation 180 'load' 'tmp_hist1_V_2_load' <Predicate = (!icmp_ln554_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 181 [1/1] (0.47ns)   --->   "%store_ln515 = store i32 %tmp_acc_8, i32 %tmp_acc_4" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:515]   --->   Operation 181 'store' 'store_ln515' <Predicate = true> <Delay = 0.47>
ST_5 : Operation 182 [1/1] (0.47ns)   --->   "%store_ln515 = store i32 %tmp_acc_7, i32 %tmp_acc_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:515]   --->   Operation 182 'store' 'store_ln515' <Predicate = true> <Delay = 0.47>
ST_5 : Operation 183 [1/1] (0.47ns)   --->   "%store_ln515 = store i32 %tmp_acc_6, i32 %tmp_acc" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:515]   --->   Operation 183 'store' 'store_ln515' <Predicate = true> <Delay = 0.47>

State 6 <SV = 5> <Delay = 1.71>
ST_6 : Operation 184 [1/2] (1.23ns)   --->   "%tmp_hist1_V_load = load i10 %tmp_hist1_V_addr_1"   --->   Operation 184 'load' 'tmp_hist1_V_load' <Predicate = (!icmp_ln554)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 185 [1/1] (0.47ns)   --->   "%store_ln232 = store i32 %tmp_hist1_V_load, i32 %tmp_acc1"   --->   Operation 185 'store' 'store_ln232' <Predicate = (!icmp_ln554)> <Delay = 0.47>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc148"   --->   Operation 186 'br' 'br_ln0' <Predicate = (!icmp_ln554)> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_acc1_load_2 = load i32 %tmp_acc1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:547]   --->   Operation 187 'load' 'tmp_acc1_load_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (1.01ns)   --->   "%tmp_acc1_6 = add i32 %tmp_acc1_load_2, i32 1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:547]   --->   Operation 188 'add' 'tmp_acc1_6' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 189 [1/2] (1.23ns)   --->   "%tmp_hist1_V_1_load = load i10 %tmp_hist1_V_1_addr_1"   --->   Operation 189 'load' 'tmp_hist1_V_1_load' <Predicate = (!icmp_ln554_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 190 [1/1] (0.47ns)   --->   "%store_ln232 = store i32 %tmp_hist1_V_1_load, i32 %tmp_acc1_2"   --->   Operation 190 'store' 'store_ln232' <Predicate = (!icmp_ln554_1)> <Delay = 0.47>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc148.1"   --->   Operation 191 'br' 'br_ln0' <Predicate = (!icmp_ln554_1)> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_acc1_2_load_2 = load i32 %tmp_acc1_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:547]   --->   Operation 192 'load' 'tmp_acc1_2_load_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (1.01ns)   --->   "%tmp_acc1_7 = add i32 %tmp_acc1_2_load_2, i32 1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:547]   --->   Operation 193 'add' 'tmp_acc1_7' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 194 [1/2] (1.23ns)   --->   "%tmp_hist1_V_2_load = load i10 %tmp_hist1_V_2_addr_1"   --->   Operation 194 'load' 'tmp_hist1_V_2_load' <Predicate = (!icmp_ln554_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 195 [1/1] (0.47ns)   --->   "%store_ln232 = store i32 %tmp_hist1_V_2_load, i32 %tmp_acc1_4"   --->   Operation 195 'store' 'store_ln232' <Predicate = (!icmp_ln554_2)> <Delay = 0.47>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc148.2"   --->   Operation 196 'br' 'br_ln0' <Predicate = (!icmp_ln554_2)> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_acc1_4_load_2 = load i32 %tmp_acc1_4" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:547]   --->   Operation 197 'load' 'tmp_acc1_4_load_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (1.01ns)   --->   "%tmp_acc1_8 = add i32 %tmp_acc1_4_load_2, i32 1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:547]   --->   Operation 198 'add' 'tmp_acc1_8' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 199 [1/1] (0.47ns)   --->   "%store_ln515 = store i32 %tmp_acc1_8, i32 %tmp_acc1_4" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:515]   --->   Operation 199 'store' 'store_ln515' <Predicate = true> <Delay = 0.47>
ST_6 : Operation 200 [1/1] (0.47ns)   --->   "%store_ln515 = store i32 %tmp_acc1_7, i32 %tmp_acc1_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:515]   --->   Operation 200 'store' 'store_ln515' <Predicate = true> <Delay = 0.47>
ST_6 : Operation 201 [1/1] (0.47ns)   --->   "%store_ln515 = store i32 %tmp_acc1_6, i32 %tmp_acc1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:515]   --->   Operation 201 'store' 'store_ln515' <Predicate = true> <Delay = 0.47>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln515 = br void %for.body81" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:515]   --->   Operation 202 'br' 'br_ln515' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.3ns, clock uncertainty: 0.891ns.

 <State 1>: 1.44ns
The critical path consists of the following:
	'alloca' operation ('col') [34]  (0 ns)
	'load' operation ('col', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:515) on local variable 'col' [84]  (0 ns)
	'add' operation ('col', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:515) [221]  (1.02 ns)
	'store' operation ('store_ln515', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:515) of variable 'col', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:515 on local variable 'col' [234]  (0.427 ns)

 <State 2>: 2.41ns
The critical path consists of the following:
	fifo read operation ('tmp.V', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'demosaic_out_data241' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [92]  (1.2 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'impop_data1' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [94]  (1.2 ns)

 <State 3>: 2.41ns
The critical path consists of the following:
	fifo read operation ('tmp.V', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'demosaic_out_data241' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [93]  (1.2 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'impop_data1' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [95]  (1.2 ns)

 <State 4>: 2.23ns
The critical path consists of the following:
	'load' operation ('tmp1_2_load_1', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:554) on local variable 'tmp1' [203]  (0 ns)
	'getelementptr' operation ('tmp_hist1_V_2_addr', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:557) [211]  (0 ns)
	'store' operation ('store_ln557', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:557) of variable 'tmp_acc1_4_load_1', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:557 on array 'tmp_hist1_V_2' [212]  (1.24 ns)
	blocking operation 0.991 ns on control path)

 <State 5>: 1.71ns
The critical path consists of the following:
	'load' operation ('tmp_hist_V_2_load') on array 'tmp_hist_V_2' [199]  (1.24 ns)
	'store' operation ('store_ln232') of variable 'tmp_hist_V_2_load' on local variable 'tmp_acc' [200]  (0.476 ns)

 <State 6>: 1.71ns
The critical path consists of the following:
	'load' operation ('tmp_hist1_V_1_load') on array 'tmp_hist1_V_1' [173]  (1.24 ns)
	'store' operation ('store_ln232') of variable 'tmp_hist1_V_1_load' on local variable 'tmp_acc1' [174]  (0.476 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
