// Seed: 3879018821
module module_0 (
    output tri0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    output wire id_3,
    output supply1 id_4,
    input supply0 id_5,
    input supply0 id_6,
    input wor id_7,
    output tri0 id_8,
    input tri id_9,
    input supply0 id_10,
    output wor id_11
);
  assign id_0 = 1;
  assign id_3 = |'b0 < id_6;
  wire id_13;
  wire id_14;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    output tri0 id_2,
    input uwire id_3,
    input tri1 id_4,
    input wire id_5,
    output tri0 id_6,
    output uwire id_7,
    input tri1 id_8,
    input wand id_9,
    input supply0 id_10,
    input uwire id_11,
    output wire id_12,
    output wire id_13,
    output supply0 id_14,
    input supply1 id_15,
    output tri0 id_16,
    input wor id_17,
    input supply0 id_18,
    input tri id_19,
    inout supply1 id_20,
    input supply1 id_21,
    output wand id_22,
    input uwire id_23
    , id_53,
    output uwire id_24,
    input wire id_25,
    input wand id_26,
    input tri id_27,
    input uwire id_28,
    input uwire id_29
    , id_54,
    input tri1 id_30,
    input wor id_31,
    input tri0 id_32,
    input uwire id_33
    , id_55,
    output uwire id_34,
    output wire id_35,
    output wand id_36,
    output supply1 id_37,
    output supply1 id_38,
    input supply1 id_39,
    output supply0 id_40,
    input tri id_41,
    input tri id_42,
    output tri0 id_43,
    input uwire id_44,
    output tri1 id_45
    , id_56,
    input tri1 id_46,
    output supply1 id_47,
    input wor id_48,
    input uwire id_49,
    input tri1 id_50,
    input tri id_51
);
  wire id_57;
  module_0 modCall_1 (
      id_40,
      id_39,
      id_26,
      id_12,
      id_43,
      id_33,
      id_1,
      id_4,
      id_47,
      id_30,
      id_25,
      id_7
  );
  assign modCall_1.id_3 = 0;
endmodule
