# EE477 Final Project

----
## Project - Bypass I-TLB

**Team Members**

Gorkem Caylak

Maruchi Kim

**Original Schematic**

https://drive.google.com/file/d/1cYlT4HG-mLdU-uS_6H_eaHJu6H-DJWBL/view?usp=sharing

**Modified Schematic**

https://drive.google.com/file/d/17eEQ3f_COgluUwQzFFlSz9rKgYt5FFze/view?usp=sharing

**Notebook**

https://docs.google.com/document/d/1Y47AIUnDIc7D9hooIgKMSQfMinyY3FcjUlEPEaaeuDQ/edit?usp=sharing

**Phase III Results**

Before clock gating:
towers, itlb+dtlb power consumption: 4.3%
rv64ui-v-ld, itlb+dtlb power consumption: 5.4%

After clock gating:
towers, itlb+dtlb power consumption: 1.9%
rv64ui-v-ld, itlb+dtlb power consumption: 2.6%