
*** Running vivado
    with args -log gtwizard_ultrascale_0_example_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source gtwizard_ultrascale_0_example_top.tcl -notrace


****** Vivado v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:21 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source gtwizard_ultrascale_0_example_top.tcl -notrace
Command: link_design -top gtwizard_ultrascale_0_example_top -part xcvu095-ffva2104-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcvu095-ffva2104-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.runs/impl_1/.Xil/Vivado-3680-lab521-amd-1/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_0_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/vio_0/vio_0.dcp' for cell 'gtwizard_ultrascale_0_vio_0_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0.dcp' for cell 'example_wrapper_inst/gtwizard_ultrascale_0_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/ila_xcvr_data/ila_xcvr_data.dcp' for cell 'example_wrapper_inst/ila_xcvr_data_inst_rx'
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2269.770 ; gain = 0.000 ; free physical = 122239 ; free virtual = 124958
INFO: [Netlist 29-17] Analyzing 489 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: example_wrapper_inst/ila_xcvr_data_inst_rx UUID: e3b0dc03-932b-5638-8a2a-e0171ddadba6 
INFO: [Chipscope 16-324] Core: example_wrapper_inst/ila_xcvr_data_inst_tx UUID: b0d9ea71-5906-58cc-9a59-06da157918fe 
INFO: [Chipscope 16-324] Core: gtwizard_ultrascale_0_vio_0_inst UUID: 29651c52-39ab-59fc-aaa2-5225a6767f8b 
Parsing XDC File [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_inst/inst'
Finished Parsing XDC File [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_inst/inst'
Parsing XDC File [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_inst/inst'
Parsing XDC File [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0.xdc] for cell 'example_wrapper_inst/gtwizard_ultrascale_0_inst/inst'
Finished Parsing XDC File [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0.xdc] for cell 'example_wrapper_inst/gtwizard_ultrascale_0_inst/inst'
Parsing XDC File [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'gtwizard_ultrascale_0_vio_0_inst'
Finished Parsing XDC File [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'gtwizard_ultrascale_0_vio_0_inst'
Parsing XDC File [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/ila_xcvr_data/ila_v6_2/constraints/ila_impl.xdc] for cell 'example_wrapper_inst/ila_xcvr_data_inst_rx/U0'
Finished Parsing XDC File [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/ila_xcvr_data/ila_v6_2/constraints/ila_impl.xdc] for cell 'example_wrapper_inst/ila_xcvr_data_inst_rx/U0'
Parsing XDC File [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/ila_xcvr_data/ila_v6_2/constraints/ila_impl.xdc] for cell 'example_wrapper_inst/ila_xcvr_data_inst_tx/U0'
Finished Parsing XDC File [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/ila_xcvr_data/ila_v6_2/constraints/ila_impl.xdc] for cell 'example_wrapper_inst/ila_xcvr_data_inst_tx/U0'
Parsing XDC File [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/ila_xcvr_data/ila_v6_2/constraints/ila.xdc] for cell 'example_wrapper_inst/ila_xcvr_data_inst_rx/U0'
Finished Parsing XDC File [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/ila_xcvr_data/ila_v6_2/constraints/ila.xdc] for cell 'example_wrapper_inst/ila_xcvr_data_inst_rx/U0'
Parsing XDC File [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/ila_xcvr_data/ila_v6_2/constraints/ila.xdc] for cell 'example_wrapper_inst/ila_xcvr_data_inst_tx/U0'
Finished Parsing XDC File [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/ila_xcvr_data/ila_v6_2/constraints/ila.xdc] for cell 'example_wrapper_inst/ila_xcvr_data_inst_tx/U0'
Parsing XDC File [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/constrs_1/imports/imports/gtwizard_ultrascale_0_example_top.xdc]
Finished Parsing XDC File [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/constrs_1/imports/imports/gtwizard_ultrascale_0_example_top.xdc]
Parsing XDC File [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'clk_wiz_0_inst/inst'
Finished Parsing XDC File [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'clk_wiz_0_inst/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2731.172 ; gain = 0.000 ; free physical = 121995 ; free virtual = 124715
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 323 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 320 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 

18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2731.172 ; gain = 619.184 ; free physical = 121995 ; free virtual = 124715
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu095'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu095'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2803.207 ; gain = 64.031 ; free physical = 121980 ; free virtual = 124700

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 186374893

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2803.207 ; gain = 0.000 ; free physical = 121973 ; free virtual = 124693

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 5efaeea27a8e64ec.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2985.879 ; gain = 0.000 ; free physical = 121757 ; free virtual = 124518
Phase 1 Generate And Synthesize Debug Cores | Checksum: 16d9028b3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 2985.879 ; gain = 30.875 ; free physical = 121757 ; free virtual = 124518

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 5 inverter(s) to 39 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1c293b27e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 2985.879 ; gain = 30.875 ; free physical = 121763 ; free virtual = 124524
INFO: [Opt 31-389] Phase Retarget created 10 cells and removed 25 cells
INFO: [Opt 31-1021] In phase Retarget, 122 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1b2fe6885

Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2985.879 ; gain = 30.875 ; free physical = 121763 ; free virtual = 124524
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 33 cells
INFO: [Opt 31-1021] In phase Constant propagation, 79 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1a71bb3fc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 2985.879 ; gain = 30.875 ; free physical = 121763 ; free virtual = 124524
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 93 cells
INFO: [Opt 31-1021] In phase Sweep, 2149 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 5 BUFG optimization | Checksum: 1a71bb3fc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 2985.879 ; gain = 30.875 ; free physical = 121763 ; free virtual = 124524
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1a71bb3fc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 2985.879 ; gain = 30.875 ; free physical = 121764 ; free virtual = 124525
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1a71bb3fc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 2985.879 ; gain = 30.875 ; free physical = 121765 ; free virtual = 124526
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 89 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              10  |              25  |                                            122  |
|  Constant propagation         |               0  |              33  |                                             79  |
|  Sweep                        |               0  |              93  |                                           2149  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             89  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2985.879 ; gain = 0.000 ; free physical = 121765 ; free virtual = 124526
Ending Logic Optimization Task | Checksum: 12894dbd4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2985.879 ; gain = 30.875 ; free physical = 121765 ; free virtual = 124526

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 16 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 16 newly gated: 0 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: b4adfa84

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4056.379 ; gain = 0.000 ; free physical = 121064 ; free virtual = 123964
Ending Power Optimization Task | Checksum: b4adfa84

Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 4056.379 ; gain = 1070.500 ; free physical = 121077 ; free virtual = 123978

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b4adfa84

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4056.379 ; gain = 0.000 ; free physical = 121077 ; free virtual = 123978

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4056.379 ; gain = 0.000 ; free physical = 121077 ; free virtual = 123978
Ending Netlist Obfuscation Task | Checksum: fc7384f2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4056.379 ; gain = 0.000 ; free physical = 121077 ; free virtual = 123978
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:57 . Memory (MB): peak = 4056.379 ; gain = 1325.207 ; free physical = 121077 ; free virtual = 123978
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4056.379 ; gain = 0.000 ; free physical = 121064 ; free virtual = 123969
INFO: [Common 17-1381] The checkpoint '/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.runs/impl_1/gtwizard_ultrascale_0_example_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file gtwizard_ultrascale_0_example_top_drc_opted.rpt -pb gtwizard_ultrascale_0_example_top_drc_opted.pb -rpx gtwizard_ultrascale_0_example_top_drc_opted.rpx
Command: report_drc -file gtwizard_ultrascale_0_example_top_drc_opted.rpt -pb gtwizard_ultrascale_0_example_top_drc_opted.pb -rpx gtwizard_ultrascale_0_example_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.runs/impl_1/gtwizard_ultrascale_0_example_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu095'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu095'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
ERROR: [DRC REQP-1740] GTx R/TXOUTCLK drives invalid load: GTYE3_CHANNEL cell example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST pin example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/RXOUTCLK (net: example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/rxoutclk_out[0]) should only drive a BUFG_GT load, but drives one or more invalid loads such as FDRE cell example_wrapper_inst/ila_xcvr_data_inst_rx/U0/ack_reg1_reg[0]. Please insert a BUFG_GT between the GT and its load(s).
ERROR: [DRC REQP-1740] GTx R/TXOUTCLK drives invalid load: GTYE3_CHANNEL cell example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST pin example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/TXOUTCLK (net: example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/txoutclk_out[0]) should only drive a BUFG_GT load, but drives one or more invalid loads such as FDRE cell example_wrapper_inst/ila_xcvr_data_inst_tx/U0/ack_reg1_reg[0]. Please insert a BUFG_GT between the GT and its load(s).
INFO: [Vivado_Tcl 4-198] DRC finished with 2 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-23] Error(s) found during DRC. Placer not run.
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
place_design failed
ERROR: [Common 17-39] 'place_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Mon Nov 30 10:07:29 2020...
