<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   xaxidma_hw.h File Reference
</title>
<link href="$DriverApiDocsCssPath" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">
<!-- Generated by Doxygen 1.4.5 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="annotated.html"><span>Classes</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
  </ul></div>
<h1>xaxidma_hw.h File Reference</h1><hr><a name="_details"></a><h2>Detailed Description</h2>
Hardware definition file. It defines the register interface and Buffer Descriptor (BD) definitions.<p>
<pre>
 MODIFICATION HISTORY:</pre><p>
<pre> Ver   Who  Date     Changes
 ----- ---- -------- -------------------------------------------------------
 1.00a jz   05/18/10 First release
 2.00a jz   08/10/10 Second release, added in <a class="el" href="xaxidma__g_8c.html">xaxidma_g.c</a>, <a class="el" href="xaxidma__sinit_8c.html">xaxidma_sinit.c</a>,
                     updated tcl file, added <a class="el" href="xaxidma__porting__guide_8h.html">xaxidma_porting_guide.h</a>
 3.00a jz   11/22/10 Support IP core parameters change
 4.00a rkv  02/22/11 Added support for simple DMA mode
 6.00a srt  01/24/12 Added support for Multi-Channel DMA mode
 8.0   srt  01/29/14 Added support for Micro DMA Mode and Cyclic mode of
		       operations.</pre><p>
<pre> </pre> 
<p>
<code>#include &quot;xil_types.h&quot;</code><br>
<code>#include &quot;xil_io.h&quot;</code><br>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Buffer Descriptor Alignment</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#172ac37a433cf18f44837be99f85eb65">XAXIDMA_BD_MINIMUM_ALIGNMENT</a>&nbsp;&nbsp;&nbsp;0x40</td></tr>

<tr><td colspan="2"><br><h2>Micro DMA Buffer Address Alignment</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#6dc3d92cd22bebb8c78f575fdd708f63">XAXIDMA_MICROMODE_MIN_BUF_ALIGN</a>&nbsp;&nbsp;&nbsp;0xFFF</td></tr>

<tr><td colspan="2"><br><h2>Maximum transfer length</h2></td></tr>
<tr><td colspan="2">This is determined by hardware <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="08e0492bd885b12e01539bf8529a74bb"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_MAX_TRANSFER_LEN" ref="08e0492bd885b12e01539bf8529a74bb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XAXIDMA_MAX_TRANSFER_LEN</b>&nbsp;&nbsp;&nbsp;0x7FFFFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="53b1147a15b0be70ab7dbf7f911c6df9"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_MCHAN_MAX_TRANSFER_LEN" ref="53b1147a15b0be70ab7dbf7f911c6df9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XAXIDMA_MCHAN_MAX_TRANSFER_LEN</b>&nbsp;&nbsp;&nbsp;0x00FFFF</td></tr>

<tr><td colspan="2"><br><h2>Device registers</h2></td></tr>
<tr><td colspan="2">Register sets on TX and RX channels are identical <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#ae11b569cb59c9947779589ead07ccc9">XAXIDMA_TX_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#cc225ced31df1bab617de7ed6ad1a17c">XAXIDMA_RX_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000030</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#d4a2fd858dd732a438cd95d3b57d750f">XAXIDMA_CR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#46071a06135daba58edb80468bbab223">XAXIDMA_SR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#c1288efd199b065f4665c9804c77e15b">XAXIDMA_CDESC_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#c96d2e59ba00e868822140d9f29813c5">XAXIDMA_TDESC_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#e8306ff44c327628fc48c301b6698a3d">XAXIDMA_SRCADDR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000018</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#9ea52af213da1ecbc01c527e5b7ac7c0">XAXIDMA_DESTADDR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000018</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#b58f70dc8bf21f59e2f0a117955159b5">XAXIDMA_BUFFLEN_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000028</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#c1e57967a17f77ef9549bd921de450a4">XAXIDMA_SGCTL_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0000002c</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#327001d0808c54cc9e9cce2a2f587400">XAXIDMA_RX_CDESC0_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#7f3f06da9a0ab32a9a5b6da817135070">XAXIDMA_RX_TDESC0_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000048</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#0ff787bbb8541a688032eb21e84e25cf">XAXIDMA_RX_NDESC_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td colspan="2"><br><h2>Bitmasks of XAXIDMA_CR_OFFSET register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#ce4a14ec60e8622e2deec89c4ac6faf7">XAXIDMA_CR_RUNSTOP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#38bd5193a0cd1e95063541d1cba6200e">XAXIDMA_CR_RESET_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#426079081a28fd8d78faa7f87b33496c">XAXIDMA_CR_KEYHOLE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#0ff038aae6243d434fe86ddafbbb3565">XAXIDMA_CR_CYCLIC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td colspan="2"><br><h2>Bitmasks of XAXIDMA_SR_OFFSET register</h2></td></tr>
<tr><td colspan="2">This register reports status of a DMA channel, including run/stop/idle state, errors, and interrupts (note that interrupt masks are shared with XAXIDMA_CR_OFFSET register, and are defined in the _IRQ_ section.<p>
The interrupt coalescing threshold value and delay counter value are also shared with XAXIDMA_CR_OFFSET register, and are defined in a later section. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#3c4e197b5bc1be9060eeaeff33d6fe85">XAXIDMA_HALTED_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#63092622dff2e8f26b4bad9cb84c7827">XAXIDMA_IDLE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#f66d9690f2b857c01364b83ae9ed2eba">XAXIDMA_ERR_INTERNAL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#223c1844a991b4e7e64831113f5fb59c">XAXIDMA_ERR_SLAVE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#c18e0bf93352085d1eaa057371d0cddc">XAXIDMA_ERR_DECODE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#8e9b118406260103ab5f3e480f92435b">XAXIDMA_ERR_SG_INT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#498d4167557fe95e6289a196428e7f68">XAXIDMA_ERR_SG_SLV_MASK</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#9ce7863b8a37ba9e1752153f74a152cc">XAXIDMA_ERR_SG_DEC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#d1df0faff93f4e5ca3a204c987f08146">XAXIDMA_ERR_ALL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000770</td></tr>

<tr><td colspan="2"><br><h2>Bitmask for interrupts</h2></td></tr>
<tr><td colspan="2">These masks are shared by XAXIDMA_CR_OFFSET register and XAXIDMA_SR_OFFSET register <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#d90d7a26d1ba3f28d3ee3f81f43af63c">XAXIDMA_IRQ_IOC_MASK</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#0f43d3e7890883156f0cbecec214ca6a">XAXIDMA_IRQ_DELAY_MASK</a>&nbsp;&nbsp;&nbsp;0x00002000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#39d16d549076c7354d395cdcee400703">XAXIDMA_IRQ_ERROR_MASK</a>&nbsp;&nbsp;&nbsp;0x00004000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#51c4a961f13d990339e06061ba167bb8">XAXIDMA_IRQ_ALL_MASK</a>&nbsp;&nbsp;&nbsp;0x00007000</td></tr>

<tr><td colspan="2"><br><h2>Bitmask and shift for delay and coalesce</h2></td></tr>
<tr><td colspan="2">These masks are shared by XAXIDMA_CR_OFFSET register and XAXIDMA_SR_OFFSET register <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#6afce261eb2a97a953300f8fcc415629">XAXIDMA_DELAY_MASK</a>&nbsp;&nbsp;&nbsp;0xFF000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#438bbe77b7cf338cf11aaed67f184663">XAXIDMA_COALESCE_MASK</a>&nbsp;&nbsp;&nbsp;0x00FF0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="b7555ff8f3ea86f10f4250d5bc5cec3c"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_DELAY_SHIFT" ref="b7555ff8f3ea86f10f4250d5bc5cec3c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XAXIDMA_DELAY_SHIFT</b>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="141a280d2638fcf31b76e8e31c9ef1c4"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_COALESCE_SHIFT" ref="141a280d2638fcf31b76e8e31c9ef1c4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XAXIDMA_COALESCE_SHIFT</b>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td colspan="2"><br><h2>Buffer Descriptor offsets</h2></td></tr>
<tr><td colspan="2">USR* fields are defined by higher level IP. setup for EMAC type devices. The first 13 words are used by hardware. All words after the 13rd word are for software use only. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#b27da71dcf2b5c408b55a4e7f625089a">XAXIDMA_BD_NDESC_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#229b60b08fe851ad17f6cadcba222b3a">XAXIDMA_BD_BUFA_OFFSET</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#66b0254bb9814ad9dd5b240178aa5b5d">XAXIDMA_BD_MCCTL_OFFSET</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#ff294b4ab28872ac079755a87fb27478">XAXIDMA_BD_STRIDE_VSIZE_OFFSET</a>&nbsp;&nbsp;&nbsp;0x14</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#6bc5d0d8022398ec23c01658626d077f">XAXIDMA_BD_CTRL_LEN_OFFSET</a>&nbsp;&nbsp;&nbsp;0x18</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#fdae67475110836ccf753c2823f668e5">XAXIDMA_BD_STS_OFFSET</a>&nbsp;&nbsp;&nbsp;0x1C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#604b455b365db279dfc688500f18ced2">XAXIDMA_BD_USR0_OFFSET</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#b00cf5a59c6d2b27e99648c15eefdb9e">XAXIDMA_BD_USR1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x24</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#ea14bd7c02e877400b110b4be269fea9">XAXIDMA_BD_USR2_OFFSET</a>&nbsp;&nbsp;&nbsp;0x28</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#876fc57acdd792316807c51a3708306d">XAXIDMA_BD_USR3_OFFSET</a>&nbsp;&nbsp;&nbsp;0x2C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#2844603f4b32644b12ae429732c4b3b6">XAXIDMA_BD_USR4_OFFSET</a>&nbsp;&nbsp;&nbsp;0x30</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#cd9de4caec5c0a825bc913feb2b4518e">XAXIDMA_BD_ID_OFFSET</a>&nbsp;&nbsp;&nbsp;0x34</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#cf0c5e41d56a3eaf7a3ad42fdc9e0e6a">XAXIDMA_BD_HAS_STSCNTRL_OFFSET</a>&nbsp;&nbsp;&nbsp;0x38</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a80a952d59502256cdc9d1700f0ba332">XAXIDMA_BD_HAS_DRE_OFFSET</a>&nbsp;&nbsp;&nbsp;0x3C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#363c33ea8e92ff011337337226408ec2">XAXIDMA_BD_HAS_DRE_MASK</a>&nbsp;&nbsp;&nbsp;0xF00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#e6119fda7385e9fae47e8238feda7092">XAXIDMA_BD_WORDLEN_MASK</a>&nbsp;&nbsp;&nbsp;0xFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#b1b3e023dd96fd5a468453cf487f597e">XAXIDMA_BD_HAS_DRE_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#9bb03d8e399f1a0302133934d9f2b00e">XAXIDMA_BD_WORDLEN_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#7ff720c406ef048809d0d6bbe4beca62">XAXIDMA_BD_START_CLEAR</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#6d3fd67362bbc0c1340b7c86c7b3a711">XAXIDMA_BD_BYTES_TO_CLEAR</a>&nbsp;&nbsp;&nbsp;48</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#1dee9737d7beedf24a6c4186478905a3">XAXIDMA_BD_NUM_WORDS</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#72d21173f252c8244042a5b60047367b">XAXIDMA_BD_HW_NUM_BYTES</a>&nbsp;&nbsp;&nbsp;52</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="7b55cf0f97a80d1696521ccd6c1daf03"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_LAST_APPWORD" ref="7b55cf0f97a80d1696521ccd6c1daf03" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XAXIDMA_LAST_APPWORD</b>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td colspan="2"><br><h2>Bitmasks of XAXIDMA_BD_CTRL_OFFSET register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#71f6bbeadc42cf3c819a40518bbbef87">XAXIDMA_BD_CTRL_TXSOF_MASK</a>&nbsp;&nbsp;&nbsp;0x08000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#79da57734f2014d04991e2a41e7afd82">XAXIDMA_BD_CTRL_TXEOF_MASK</a>&nbsp;&nbsp;&nbsp;0x04000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#0e76a150cf5d61ebe7ac7ced441469d8">XAXIDMA_BD_CTRL_ALL_MASK</a>&nbsp;&nbsp;&nbsp;0x0C000000</td></tr>

<tr><td colspan="2"><br><h2>Bitmasks of XAXIDMA_BD_STS_OFFSET register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#7b9c6e58b47b79432d58a5a569006992">XAXIDMA_BD_STS_COMPLETE_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#dc6318c2d1e1401444217492405b1c00">XAXIDMA_BD_STS_DEC_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x40000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#fd69e3f000319a1f96b5b129b43ec02c">XAXIDMA_BD_STS_SLV_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x20000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#90a886b43ab2a0709015fdce6b90babc">XAXIDMA_BD_STS_INT_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x10000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#05b384d17ef1fea2bddfefbfba214b72">XAXIDMA_BD_STS_ALL_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x70000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#5e7ed91efbe02c6d19d70f8b7b83adfe">XAXIDMA_BD_STS_RXSOF_MASK</a>&nbsp;&nbsp;&nbsp;0x08000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#de8ec74ef8baf4dd3b39e7fe2d9815ff">XAXIDMA_BD_STS_RXEOF_MASK</a>&nbsp;&nbsp;&nbsp;0x04000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a1f0f8ea46cd28de3ea30ea24dbdd19f">XAXIDMA_BD_STS_ALL_MASK</a>&nbsp;&nbsp;&nbsp;0xFC000000</td></tr>

<tr><td colspan="2"><br><h2>Bitmasks and shift values for XAXIDMA_BD_STRIDE_VSIZE_OFFSET register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#0985e4665e45844813d86e901ede9edd">XAxiDma_ReadReg</a>(BaseAddress, RegOffset)&nbsp;&nbsp;&nbsp;XAxiDma_In32((BaseAddress) + (RegOffset))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#0cd7166020a53c5a9365db13a5b044db">XAxiDma_WriteReg</a>(BaseAddress, RegOffset, Data)&nbsp;&nbsp;&nbsp;XAxiDma_Out32((BaseAddress) + (RegOffset), (Data))</td></tr>

</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="229b60b08fe851ad17f6cadcba222b3a"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_BUFA_OFFSET" ref="229b60b08fe851ad17f6cadcba222b3a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_BD_BUFA_OFFSET&nbsp;&nbsp;&nbsp;0x08          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Buffer address     </td>
  </tr>
</table>
<a class="anchor" name="6d3fd67362bbc0c1340b7c86c7b3a711"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_BYTES_TO_CLEAR" ref="6d3fd67362bbc0c1340b7c86c7b3a711" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_BD_BYTES_TO_CLEAR&nbsp;&nbsp;&nbsp;48          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
BD specific bytes to be cleared     </td>
  </tr>
</table>
<a class="anchor" name="0e76a150cf5d61ebe7ac7ced441469d8"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_CTRL_ALL_MASK" ref="0e76a150cf5d61ebe7ac7ced441469d8" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_BD_CTRL_ALL_MASK&nbsp;&nbsp;&nbsp;0x0C000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
All control bits     </td>
  </tr>
</table>
<a class="anchor" name="6bc5d0d8022398ec23c01658626d077f"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_CTRL_LEN_OFFSET" ref="6bc5d0d8022398ec23c01658626d077f" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_BD_CTRL_LEN_OFFSET&nbsp;&nbsp;&nbsp;0x18          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Control/buffer length     </td>
  </tr>
</table>
<a class="anchor" name="79da57734f2014d04991e2a41e7afd82"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_CTRL_TXEOF_MASK" ref="79da57734f2014d04991e2a41e7afd82" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_BD_CTRL_TXEOF_MASK&nbsp;&nbsp;&nbsp;0x04000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Last tx packet     </td>
  </tr>
</table>
<a class="anchor" name="71f6bbeadc42cf3c819a40518bbbef87"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_CTRL_TXSOF_MASK" ref="71f6bbeadc42cf3c819a40518bbbef87" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_BD_CTRL_TXSOF_MASK&nbsp;&nbsp;&nbsp;0x08000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
First tx packet     </td>
  </tr>
</table>
<a class="anchor" name="363c33ea8e92ff011337337226408ec2"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_HAS_DRE_MASK" ref="363c33ea8e92ff011337337226408ec2" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_BD_HAS_DRE_MASK&nbsp;&nbsp;&nbsp;0xF00          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Whether has DRE mask     </td>
  </tr>
</table>
<a class="anchor" name="a80a952d59502256cdc9d1700f0ba332"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_HAS_DRE_OFFSET" ref="a80a952d59502256cdc9d1700f0ba332" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_BD_HAS_DRE_OFFSET&nbsp;&nbsp;&nbsp;0x3C          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Whether has DRE     </td>
  </tr>
</table>
<a class="anchor" name="b1b3e023dd96fd5a468453cf487f597e"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_HAS_DRE_SHIFT" ref="b1b3e023dd96fd5a468453cf487f597e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_BD_HAS_DRE_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Whether has DRE shift     </td>
  </tr>
</table>
<a class="anchor" name="cf0c5e41d56a3eaf7a3ad42fdc9e0e6a"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_HAS_STSCNTRL_OFFSET" ref="cf0c5e41d56a3eaf7a3ad42fdc9e0e6a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_BD_HAS_STSCNTRL_OFFSET&nbsp;&nbsp;&nbsp;0x38          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Whether has stscntrl strm     </td>
  </tr>
</table>
<a class="anchor" name="72d21173f252c8244042a5b60047367b"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_HW_NUM_BYTES" ref="72d21173f252c8244042a5b60047367b" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_BD_HW_NUM_BYTES&nbsp;&nbsp;&nbsp;52          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Number of bytes hw used     </td>
  </tr>
</table>
<a class="anchor" name="cd9de4caec5c0a825bc913feb2b4518e"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_ID_OFFSET" ref="cd9de4caec5c0a825bc913feb2b4518e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_BD_ID_OFFSET&nbsp;&nbsp;&nbsp;0x34          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Sw ID     </td>
  </tr>
</table>
<a class="anchor" name="66b0254bb9814ad9dd5b240178aa5b5d"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_MCCTL_OFFSET" ref="66b0254bb9814ad9dd5b240178aa5b5d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_BD_MCCTL_OFFSET&nbsp;&nbsp;&nbsp;0x10          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Multichannel Control Fields     </td>
  </tr>
</table>
<a class="anchor" name="172ac37a433cf18f44837be99f85eb65"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_MINIMUM_ALIGNMENT" ref="172ac37a433cf18f44837be99f85eb65" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_BD_MINIMUM_ALIGNMENT&nbsp;&nbsp;&nbsp;0x40          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Minimum byte alignment requirement for descriptors to satisfy both hardware/software needs     </td>
  </tr>
</table>
<a class="anchor" name="b27da71dcf2b5c408b55a4e7f625089a"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_NDESC_OFFSET" ref="b27da71dcf2b5c408b55a4e7f625089a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_BD_NDESC_OFFSET&nbsp;&nbsp;&nbsp;0x00          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Next descriptor pointer     </td>
  </tr>
</table>
<a class="anchor" name="1dee9737d7beedf24a6c4186478905a3"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_NUM_WORDS" ref="1dee9737d7beedf24a6c4186478905a3" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_BD_NUM_WORDS&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Total number of words for one BD     </td>
  </tr>
</table>
<a class="anchor" name="7ff720c406ef048809d0d6bbe4beca62"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_START_CLEAR" ref="7ff720c406ef048809d0d6bbe4beca62" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_BD_START_CLEAR&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Offset to start clear     </td>
  </tr>
</table>
<a class="anchor" name="ff294b4ab28872ac079755a87fb27478"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_STRIDE_VSIZE_OFFSET" ref="ff294b4ab28872ac079755a87fb27478" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_BD_STRIDE_VSIZE_OFFSET&nbsp;&nbsp;&nbsp;0x14          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
2D Transfer Sizes     </td>
  </tr>
</table>
<a class="anchor" name="05b384d17ef1fea2bddfefbfba214b72"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_STS_ALL_ERR_MASK" ref="05b384d17ef1fea2bddfefbfba214b72" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_BD_STS_ALL_ERR_MASK&nbsp;&nbsp;&nbsp;0x70000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
All errors     </td>
  </tr>
</table>
<a class="anchor" name="a1f0f8ea46cd28de3ea30ea24dbdd19f"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_STS_ALL_MASK" ref="a1f0f8ea46cd28de3ea30ea24dbdd19f" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_BD_STS_ALL_MASK&nbsp;&nbsp;&nbsp;0xFC000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
All status bits     </td>
  </tr>
</table>
<a class="anchor" name="7b9c6e58b47b79432d58a5a569006992"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_STS_COMPLETE_MASK" ref="7b9c6e58b47b79432d58a5a569006992" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_BD_STS_COMPLETE_MASK&nbsp;&nbsp;&nbsp;0x80000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Completed     </td>
  </tr>
</table>
<a class="anchor" name="dc6318c2d1e1401444217492405b1c00"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_STS_DEC_ERR_MASK" ref="dc6318c2d1e1401444217492405b1c00" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_BD_STS_DEC_ERR_MASK&nbsp;&nbsp;&nbsp;0x40000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Decode error     </td>
  </tr>
</table>
<a class="anchor" name="90a886b43ab2a0709015fdce6b90babc"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_STS_INT_ERR_MASK" ref="90a886b43ab2a0709015fdce6b90babc" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_BD_STS_INT_ERR_MASK&nbsp;&nbsp;&nbsp;0x10000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Internal err     </td>
  </tr>
</table>
<a class="anchor" name="fdae67475110836ccf753c2823f668e5"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_STS_OFFSET" ref="fdae67475110836ccf753c2823f668e5" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_BD_STS_OFFSET&nbsp;&nbsp;&nbsp;0x1C          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Status     </td>
  </tr>
</table>
<a class="anchor" name="de8ec74ef8baf4dd3b39e7fe2d9815ff"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_STS_RXEOF_MASK" ref="de8ec74ef8baf4dd3b39e7fe2d9815ff" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_BD_STS_RXEOF_MASK&nbsp;&nbsp;&nbsp;0x04000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Last rx pkt     </td>
  </tr>
</table>
<a class="anchor" name="5e7ed91efbe02c6d19d70f8b7b83adfe"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_STS_RXSOF_MASK" ref="5e7ed91efbe02c6d19d70f8b7b83adfe" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_BD_STS_RXSOF_MASK&nbsp;&nbsp;&nbsp;0x08000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
First rx pkt     </td>
  </tr>
</table>
<a class="anchor" name="fd69e3f000319a1f96b5b129b43ec02c"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_STS_SLV_ERR_MASK" ref="fd69e3f000319a1f96b5b129b43ec02c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_BD_STS_SLV_ERR_MASK&nbsp;&nbsp;&nbsp;0x20000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Slave error     </td>
  </tr>
</table>
<a class="anchor" name="604b455b365db279dfc688500f18ced2"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_USR0_OFFSET" ref="604b455b365db279dfc688500f18ced2" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_BD_USR0_OFFSET&nbsp;&nbsp;&nbsp;0x20          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
User IP specific word0     </td>
  </tr>
</table>
<a class="anchor" name="b00cf5a59c6d2b27e99648c15eefdb9e"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_USR1_OFFSET" ref="b00cf5a59c6d2b27e99648c15eefdb9e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_BD_USR1_OFFSET&nbsp;&nbsp;&nbsp;0x24          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
User IP specific word1     </td>
  </tr>
</table>
<a class="anchor" name="ea14bd7c02e877400b110b4be269fea9"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_USR2_OFFSET" ref="ea14bd7c02e877400b110b4be269fea9" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_BD_USR2_OFFSET&nbsp;&nbsp;&nbsp;0x28          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
User IP specific word2     </td>
  </tr>
</table>
<a class="anchor" name="876fc57acdd792316807c51a3708306d"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_USR3_OFFSET" ref="876fc57acdd792316807c51a3708306d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_BD_USR3_OFFSET&nbsp;&nbsp;&nbsp;0x2C          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
User IP specific word3     </td>
  </tr>
</table>
<a class="anchor" name="2844603f4b32644b12ae429732c4b3b6"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_USR4_OFFSET" ref="2844603f4b32644b12ae429732c4b3b6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_BD_USR4_OFFSET&nbsp;&nbsp;&nbsp;0x30          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
User IP specific word4     </td>
  </tr>
</table>
<a class="anchor" name="e6119fda7385e9fae47e8238feda7092"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_WORDLEN_MASK" ref="e6119fda7385e9fae47e8238feda7092" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_BD_WORDLEN_MASK&nbsp;&nbsp;&nbsp;0xFF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Whether has DRE mask     </td>
  </tr>
</table>
<a class="anchor" name="9bb03d8e399f1a0302133934d9f2b00e"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_WORDLEN_SHIFT" ref="9bb03d8e399f1a0302133934d9f2b00e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_BD_WORDLEN_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Whether has DRE shift     </td>
  </tr>
</table>
<a class="anchor" name="b58f70dc8bf21f59e2f0a117955159b5"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BUFFLEN_OFFSET" ref="b58f70dc8bf21f59e2f0a117955159b5" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_BUFFLEN_OFFSET&nbsp;&nbsp;&nbsp;0x00000028          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Tail descriptor pointer     </td>
  </tr>
</table>
<a class="anchor" name="c1288efd199b065f4665c9804c77e15b"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_CDESC_OFFSET" ref="c1288efd199b065f4665c9804c77e15b" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_CDESC_OFFSET&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Current descriptor pointer     </td>
  </tr>
</table>
<a class="anchor" name="438bbe77b7cf338cf11aaed67f184663"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_COALESCE_MASK" ref="438bbe77b7cf338cf11aaed67f184663" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_COALESCE_MASK&nbsp;&nbsp;&nbsp;0x00FF0000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Coalesce counter     </td>
  </tr>
</table>
<a class="anchor" name="0ff038aae6243d434fe86ddafbbb3565"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_CR_CYCLIC_MASK" ref="0ff038aae6243d434fe86ddafbbb3565" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_CR_CYCLIC_MASK&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Cyclic Mode     </td>
  </tr>
</table>
<a class="anchor" name="426079081a28fd8d78faa7f87b33496c"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_CR_KEYHOLE_MASK" ref="426079081a28fd8d78faa7f87b33496c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_CR_KEYHOLE_MASK&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Keyhole feature     </td>
  </tr>
</table>
<a class="anchor" name="d4a2fd858dd732a438cd95d3b57d750f"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_CR_OFFSET" ref="d4a2fd858dd732a438cd95d3b57d750f" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_CR_OFFSET&nbsp;&nbsp;&nbsp;0x00000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Channel control     </td>
  </tr>
</table>
<a class="anchor" name="38bd5193a0cd1e95063541d1cba6200e"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_CR_RESET_MASK" ref="38bd5193a0cd1e95063541d1cba6200e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_CR_RESET_MASK&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Reset DMA engine     </td>
  </tr>
</table>
<a class="anchor" name="ce4a14ec60e8622e2deec89c4ac6faf7"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_CR_RUNSTOP_MASK" ref="ce4a14ec60e8622e2deec89c4ac6faf7" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_CR_RUNSTOP_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Start/stop DMA channel     </td>
  </tr>
</table>
<a class="anchor" name="6afce261eb2a97a953300f8fcc415629"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_DELAY_MASK" ref="6afce261eb2a97a953300f8fcc415629" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_DELAY_MASK&nbsp;&nbsp;&nbsp;0xFF000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Delay timeout counter     </td>
  </tr>
</table>
<a class="anchor" name="9ea52af213da1ecbc01c527e5b7ac7c0"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_DESTADDR_OFFSET" ref="9ea52af213da1ecbc01c527e5b7ac7c0" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_DESTADDR_OFFSET&nbsp;&nbsp;&nbsp;0x00000018          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Simple mode destination address pointer     </td>
  </tr>
</table>
<a class="anchor" name="d1df0faff93f4e5ca3a204c987f08146"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_ERR_ALL_MASK" ref="d1df0faff93f4e5ca3a204c987f08146" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_ERR_ALL_MASK&nbsp;&nbsp;&nbsp;0x00000770          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
All errors     </td>
  </tr>
</table>
<a class="anchor" name="c18e0bf93352085d1eaa057371d0cddc"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_ERR_DECODE_MASK" ref="c18e0bf93352085d1eaa057371d0cddc" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_ERR_DECODE_MASK&nbsp;&nbsp;&nbsp;0x00000040          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Datamover decode err     </td>
  </tr>
</table>
<a class="anchor" name="f66d9690f2b857c01364b83ae9ed2eba"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_ERR_INTERNAL_MASK" ref="f66d9690f2b857c01364b83ae9ed2eba" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_ERR_INTERNAL_MASK&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Datamover internal err     </td>
  </tr>
</table>
<a class="anchor" name="9ce7863b8a37ba9e1752153f74a152cc"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_ERR_SG_DEC_MASK" ref="9ce7863b8a37ba9e1752153f74a152cc" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_ERR_SG_DEC_MASK&nbsp;&nbsp;&nbsp;0x00000400          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
SG decode err     </td>
  </tr>
</table>
<a class="anchor" name="8e9b118406260103ab5f3e480f92435b"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_ERR_SG_INT_MASK" ref="8e9b118406260103ab5f3e480f92435b" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_ERR_SG_INT_MASK&nbsp;&nbsp;&nbsp;0x00000100          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
SG internal err     </td>
  </tr>
</table>
<a class="anchor" name="498d4167557fe95e6289a196428e7f68"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_ERR_SG_SLV_MASK" ref="498d4167557fe95e6289a196428e7f68" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_ERR_SG_SLV_MASK&nbsp;&nbsp;&nbsp;0x00000200          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
SG slave err     </td>
  </tr>
</table>
<a class="anchor" name="223c1844a991b4e7e64831113f5fb59c"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_ERR_SLAVE_MASK" ref="223c1844a991b4e7e64831113f5fb59c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_ERR_SLAVE_MASK&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Datamover slave err     </td>
  </tr>
</table>
<a class="anchor" name="3c4e197b5bc1be9060eeaeff33d6fe85"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_HALTED_MASK" ref="3c4e197b5bc1be9060eeaeff33d6fe85" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_HALTED_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
DMA channel halted     </td>
  </tr>
</table>
<a class="anchor" name="63092622dff2e8f26b4bad9cb84c7827"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_IDLE_MASK" ref="63092622dff2e8f26b4bad9cb84c7827" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_IDLE_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
DMA channel idle     </td>
  </tr>
</table>
<a class="anchor" name="51c4a961f13d990339e06061ba167bb8"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_IRQ_ALL_MASK" ref="51c4a961f13d990339e06061ba167bb8" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_IRQ_ALL_MASK&nbsp;&nbsp;&nbsp;0x00007000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
All interrupts     </td>
  </tr>
</table>
<a class="anchor" name="0f43d3e7890883156f0cbecec214ca6a"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_IRQ_DELAY_MASK" ref="0f43d3e7890883156f0cbecec214ca6a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_IRQ_DELAY_MASK&nbsp;&nbsp;&nbsp;0x00002000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Delay interrupt     </td>
  </tr>
</table>
<a class="anchor" name="39d16d549076c7354d395cdcee400703"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_IRQ_ERROR_MASK" ref="39d16d549076c7354d395cdcee400703" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_IRQ_ERROR_MASK&nbsp;&nbsp;&nbsp;0x00004000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Error interrupt     </td>
  </tr>
</table>
<a class="anchor" name="d90d7a26d1ba3f28d3ee3f81f43af63c"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_IRQ_IOC_MASK" ref="d90d7a26d1ba3f28d3ee3f81f43af63c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_IRQ_IOC_MASK&nbsp;&nbsp;&nbsp;0x00001000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Completion intr     </td>
  </tr>
</table>
<a class="anchor" name="6dc3d92cd22bebb8c78f575fdd708f63"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_MICROMODE_MIN_BUF_ALIGN" ref="6dc3d92cd22bebb8c78f575fdd708f63" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_MICROMODE_MIN_BUF_ALIGN&nbsp;&nbsp;&nbsp;0xFFF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Minimum byte alignment requirement for buffer address in Micro DMA mode     </td>
  </tr>
</table>
<a class="anchor" name="0985e4665e45844813d86e901ede9edd"></a><!-- doxytag: member="xaxidma_hw.h::XAxiDma_ReadReg" ref="0985e4665e45844813d86e901ede9edd" args="(BaseAddress, RegOffset)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAxiDma_ReadReg          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>RegOffset&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;XAxiDma_In32((BaseAddress) + (RegOffset))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Read the given register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the device </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset to be read</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>The 32-bit value of the register</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: u32 <a class="el" href="xaxidma__hw_8h.html#0985e4665e45844813d86e901ede9edd">XAxiDma_ReadReg(u32 BaseAddress, u32 RegOffset)</a> </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="327001d0808c54cc9e9cce2a2f587400"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_RX_CDESC0_OFFSET" ref="327001d0808c54cc9e9cce2a2f587400" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_RX_CDESC0_OFFSET&nbsp;&nbsp;&nbsp;0x00000040          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Multi-Channel DMA Descriptor Offsets Rx Current Descriptor 0     </td>
  </tr>
</table>
<a class="anchor" name="0ff787bbb8541a688032eb21e84e25cf"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_RX_NDESC_OFFSET" ref="0ff787bbb8541a688032eb21e84e25cf" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_RX_NDESC_OFFSET&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Rx Next Descriptor Offset     </td>
  </tr>
</table>
<a class="anchor" name="cc225ced31df1bab617de7ed6ad1a17c"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_RX_OFFSET" ref="cc225ced31df1bab617de7ed6ad1a17c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_RX_OFFSET&nbsp;&nbsp;&nbsp;0x00000030          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
RX channel registers base offset     </td>
  </tr>
</table>
<a class="anchor" name="7f3f06da9a0ab32a9a5b6da817135070"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_RX_TDESC0_OFFSET" ref="7f3f06da9a0ab32a9a5b6da817135070" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_RX_TDESC0_OFFSET&nbsp;&nbsp;&nbsp;0x00000048          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Rx Tail Descriptor 0     </td>
  </tr>
</table>
<a class="anchor" name="c1e57967a17f77ef9549bd921de450a4"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_SGCTL_OFFSET" ref="c1e57967a17f77ef9549bd921de450a4" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_SGCTL_OFFSET&nbsp;&nbsp;&nbsp;0x0000002c          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
SG Control Register     </td>
  </tr>
</table>
<a class="anchor" name="46071a06135daba58edb80468bbab223"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_SR_OFFSET" ref="46071a06135daba58edb80468bbab223" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_SR_OFFSET&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Status     </td>
  </tr>
</table>
<a class="anchor" name="e8306ff44c327628fc48c301b6698a3d"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_SRCADDR_OFFSET" ref="e8306ff44c327628fc48c301b6698a3d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_SRCADDR_OFFSET&nbsp;&nbsp;&nbsp;0x00000018          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Simple mode source address pointer     </td>
  </tr>
</table>
<a class="anchor" name="c96d2e59ba00e868822140d9f29813c5"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_TDESC_OFFSET" ref="c96d2e59ba00e868822140d9f29813c5" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_TDESC_OFFSET&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Tail descriptor pointer     </td>
  </tr>
</table>
<a class="anchor" name="ae11b569cb59c9947779589ead07ccc9"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_TX_OFFSET" ref="ae11b569cb59c9947779589ead07ccc9" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIDMA_TX_OFFSET&nbsp;&nbsp;&nbsp;0x00000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
TX channel registers base offset     </td>
  </tr>
</table>
<a class="anchor" name="0cd7166020a53c5a9365db13a5b044db"></a><!-- doxytag: member="xaxidma_hw.h::XAxiDma_WriteReg" ref="0cd7166020a53c5a9365db13a5b044db" args="(BaseAddress, RegOffset, Data)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAxiDma_WriteReg          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>RegOffset,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>Data&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;XAxiDma_Out32((BaseAddress) + (RegOffset), (Data))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Write the given register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the device </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset to be written </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Data</em>&nbsp;</td><td>is the 32-bit value to write to the register</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: void <a class="el" href="xaxidma__hw_8h.html#0cd7166020a53c5a9365db13a5b044db">XAxiDma_WriteReg(u32 BaseAddress, u32 RegOffset, u32 Data)</a> </dd></dl>
    </td>
  </tr>
</table>
Copyright @ 1995-2014 Xilinx, Inc. All rights reserved. 
