{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1716229649453 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1716229649453 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 21 02:27:29 2024 " "Processing started: Tue May 21 02:27:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1716229649453 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1716229649453 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off computer -c computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off computer -c computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1716229649460 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1716229649641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file computer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 computer " "Found entity 1: computer" {  } { { "computer.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/computer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716229649657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716229649657 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "computer " "Elaborating entity \"computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1716229649688 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8-register.bdf 1 1 " "Using design file 8-register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8-register " "Found entity 1: 8-register" {  } { { "8-register.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/8-register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716229649720 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1716229649720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8-register 8-register:MAR " "Elaborating entity \"8-register\" for hierarchy \"8-register:MAR\"" {  } { { "computer.bdf" "MAR" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/computer.bdf" { { 1024 2104 2328 1144 "MAR" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716229649721 ""}
{ "Warning" "WSGN_SEARCH_FILE" "start.bdf 1 1 " "Using design file start.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 start " "Found entity 1: start" {  } { { "start.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/start.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716229649731 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1716229649731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start start:1Start " "Elaborating entity \"start\" for hierarchy \"start:1Start\"" {  } { { "computer.bdf" "1Start" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/computer.bdf" { { 208 -1160 -1008 336 "1Start" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716229649731 ""}
{ "Warning" "WSGN_SEARCH_FILE" "3-8.bdf 1 1 " "Using design file 3-8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 3-8 " "Found entity 1: 3-8" {  } { { "3-8.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/3-8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716229649739 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1716229649739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "3-8 3-8:3-8Selector " "Elaborating entity \"3-8\" for hierarchy \"3-8:3-8Selector\"" {  } { { "computer.bdf" "3-8Selector" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/computer.bdf" { { 0 -1120 -1024 192 "3-8Selector" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716229649739 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.bdf 1 1 " "Using design file alu.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/alu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716229649742 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1716229649742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:1ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:1ALU\"" {  } { { "computer.bdf" "1ALU" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/computer.bdf" { { 1000 272 688 1096 "1ALU" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716229649742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74181 ALU:1ALU\|74181:inst " "Elaborating entity \"74181\" for hierarchy \"ALU:1ALU\|74181:inst\"" {  } { { "alu.bdf" "inst" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/alu.bdf" { { 224 640 760 480 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716229649751 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:1ALU\|74181:inst " "Elaborated megafunction instantiation \"ALU:1ALU\|74181:inst\"" {  } { { "alu.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/alu.bdf" { { 224 640 760 480 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716229649751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74182 ALU:1ALU\|74182:inst4 " "Elaborating entity \"74182\" for hierarchy \"ALU:1ALU\|74182:inst4\"" {  } { { "alu.bdf" "inst4" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/alu.bdf" { { 416 1120 1224 592 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716229649751 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:1ALU\|74182:inst4 " "Elaborated megafunction instantiation \"ALU:1ALU\|74182:inst4\"" {  } { { "alu.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/alu.bdf" { { 416 1120 1224 592 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716229649751 ""}
{ "Warning" "WSGN_SEARCH_FILE" "selector.bdf 1 1 " "Using design file selector.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 selector " "Found entity 1: selector" {  } { { "selector.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/selector.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716229649767 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1716229649767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector selector:SelectorA " "Elaborating entity \"selector\" for hierarchy \"selector:SelectorA\"" {  } { { "computer.bdf" "SelectorA" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/computer.bdf" { { 1312 64 416 1408 "SelectorA" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716229649767 ""}
{ "Warning" "WSGN_SEARCH_FILE" "4-registers-group.bdf 1 1 " "Using design file 4-registers-group.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4-registers-group " "Found entity 1: 4-registers-group" {  } { { "4-registers-group.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/4-registers-group.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716229649767 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1716229649767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4-registers-group 4-registers-group:inst2 " "Elaborating entity \"4-registers-group\" for hierarchy \"4-registers-group:inst2\"" {  } { { "computer.bdf" "inst2" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/computer.bdf" { { 1032 912 1232 1200 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716229649767 ""}
{ "Warning" "WSGN_SEARCH_FILE" "upc.bdf 1 1 " "Using design file upc.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 upc " "Found entity 1: upc" {  } { { "upc.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/upc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716229649783 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1716229649783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upc upc:PC " "Elaborating entity \"upc\" for hierarchy \"upc:PC\"" {  } { { "computer.bdf" "PC" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/computer.bdf" { { 1024 1240 1496 1160 "PC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716229649783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 upc:PC\|74161:inst " "Elaborating entity \"74161\" for hierarchy \"upc:PC\|74161:inst\"" {  } { { "upc.bdf" "inst" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/upc.bdf" { { 304 648 768 488 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716229649783 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "upc:PC\|74161:inst " "Elaborated megafunction instantiation \"upc:PC\|74161:inst\"" {  } { { "upc.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/upc.bdf" { { 304 648 768 488 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716229649798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 upc:PC\|74161:inst\|f74161:sub " "Elaborating entity \"f74161\" for hierarchy \"upc:PC\|74161:inst\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "c:/altera/13.0/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716229649798 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "upc:PC\|74161:inst\|f74161:sub upc:PC\|74161:inst " "Elaborated megafunction instantiation \"upc:PC\|74161:inst\|f74161:sub\", which is child of megafunction instantiation \"upc:PC\|74161:inst\"" {  } { { "74161.tdf" "" { Text "c:/altera/13.0/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "upc.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/upc.bdf" { { 304 648 768 488 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716229649798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 upc:PC\|74161:inst1 " "Elaborating entity \"74161\" for hierarchy \"upc:PC\|74161:inst1\"" {  } { { "upc.bdf" "inst1" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/upc.bdf" { { 560 648 768 744 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716229649798 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "upc:PC\|74161:inst1 " "Elaborated megafunction instantiation \"upc:PC\|74161:inst1\"" {  } { { "upc.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/upc.bdf" { { 560 648 768 744 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716229649798 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tri-door.bdf 1 1 " "Using design file tri-door.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 tri-door " "Found entity 1: tri-door" {  } { { "tri-door.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/tri-door.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716229649798 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1716229649798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri-door tri-door:tri-door " "Elaborating entity \"tri-door\" for hierarchy \"tri-door:tri-door\"" {  } { { "computer.bdf" "tri-door" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/computer.bdf" { { 1272 2560 2752 1368 "tri-door" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716229649814 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "40 " "Ignored 40 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "16 " "Ignored 16 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Quartus II" 0 -1 1716229649923 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "24 " "Ignored 24 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1716229649923 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1716229649923 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "8-register:IR\|inst1 " "Converted tri-state buffer \"8-register:IR\|inst1\" feeding internal logic into a wire" {  } { { "8-register.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/8-register.bdf" { { 448 776 824 480 "inst1" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1716229649933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "8-register:IR\|inst9 " "Converted tri-state buffer \"8-register:IR\|inst9\" feeding internal logic into a wire" {  } { { "8-register.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/8-register.bdf" { { 1080 776 824 1112 "inst9" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1716229649933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "8-register:IR\|inst11 " "Converted tri-state buffer \"8-register:IR\|inst11\" feeding internal logic into a wire" {  } { { "8-register.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/8-register.bdf" { { 1240 776 824 1272 "inst11" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1716229649933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "8-register:IR\|inst13 " "Converted tri-state buffer \"8-register:IR\|inst13\" feeding internal logic into a wire" {  } { { "8-register.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/8-register.bdf" { { 1384 776 824 1416 "inst13" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1716229649933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "8-register:IR\|inst15 " "Converted tri-state buffer \"8-register:IR\|inst15\" feeding internal logic into a wire" {  } { { "8-register.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/8-register.bdf" { { 1544 776 824 1576 "inst15" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1716229649933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"4-registers-group:inst2\|Q8\" " "Converted tri-state node \"4-registers-group:inst2\|Q8\" into a selector" {  } { { "selector.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/selector.bdf" { { 368 576 640 416 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1716229649933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"4-registers-group:inst2\|Q9\" " "Converted tri-state node \"4-registers-group:inst2\|Q9\" into a selector" {  } { { "selector.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/selector.bdf" { { 488 576 640 536 "inst5" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1716229649933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"4-registers-group:inst2\|Q10\" " "Converted tri-state node \"4-registers-group:inst2\|Q10\" into a selector" {  } { { "selector.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/selector.bdf" { { 608 576 640 656 "inst7" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1716229649933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"4-registers-group:inst2\|Q11\" " "Converted tri-state node \"4-registers-group:inst2\|Q11\" into a selector" {  } { { "selector.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/selector.bdf" { { 728 576 640 776 "inst9" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1716229649933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"4-registers-group:inst2\|Q12\" " "Converted tri-state node \"4-registers-group:inst2\|Q12\" into a selector" {  } { { "selector.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/selector.bdf" { { 848 576 640 896 "inst12" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1716229649933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"4-registers-group:inst2\|Q13\" " "Converted tri-state node \"4-registers-group:inst2\|Q13\" into a selector" {  } { { "selector.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/selector.bdf" { { 968 576 640 1016 "inst15" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1716229649933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"4-registers-group:inst2\|Q14\" " "Converted tri-state node \"4-registers-group:inst2\|Q14\" into a selector" {  } { { "selector.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/selector.bdf" { { 1088 576 640 1136 "inst18" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1716229649933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"4-registers-group:inst2\|Q15\" " "Converted tri-state node \"4-registers-group:inst2\|Q15\" into a selector" {  } { { "selector.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/selector.bdf" { { 1208 576 640 1256 "inst21" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1716229649933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "4-registers-group:inst2\|8-register:register0\|inst1 " "Converted tri-state buffer \"4-registers-group:inst2\|8-register:register0\|inst1\" feeding internal logic into a wire" {  } { { "8-register.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/8-register.bdf" { { 448 776 824 480 "inst1" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1716229649933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "4-registers-group:inst2\|8-register:register0\|inst3 " "Converted tri-state buffer \"4-registers-group:inst2\|8-register:register0\|inst3\" feeding internal logic into a wire" {  } { { "8-register.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/8-register.bdf" { { 608 776 824 640 "inst3" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1716229649933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "4-registers-group:inst2\|8-register:register0\|inst5 " "Converted tri-state buffer \"4-registers-group:inst2\|8-register:register0\|inst5\" feeding internal logic into a wire" {  } { { "8-register.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/8-register.bdf" { { 768 776 824 800 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1716229649933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "4-registers-group:inst2\|8-register:register0\|inst7 " "Converted tri-state buffer \"4-registers-group:inst2\|8-register:register0\|inst7\" feeding internal logic into a wire" {  } { { "8-register.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/8-register.bdf" { { 920 776 824 952 "inst7" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1716229649933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "4-registers-group:inst2\|8-register:register0\|inst9 " "Converted tri-state buffer \"4-registers-group:inst2\|8-register:register0\|inst9\" feeding internal logic into a wire" {  } { { "8-register.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/8-register.bdf" { { 1080 776 824 1112 "inst9" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1716229649933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "4-registers-group:inst2\|8-register:register0\|inst11 " "Converted tri-state buffer \"4-registers-group:inst2\|8-register:register0\|inst11\" feeding internal logic into a wire" {  } { { "8-register.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/8-register.bdf" { { 1240 776 824 1272 "inst11" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1716229649933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "4-registers-group:inst2\|8-register:register0\|inst13 " "Converted tri-state buffer \"4-registers-group:inst2\|8-register:register0\|inst13\" feeding internal logic into a wire" {  } { { "8-register.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/8-register.bdf" { { 1384 776 824 1416 "inst13" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1716229649933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "4-registers-group:inst2\|8-register:register0\|inst15 " "Converted tri-state buffer \"4-registers-group:inst2\|8-register:register0\|inst15\" feeding internal logic into a wire" {  } { { "8-register.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/8-register.bdf" { { 1544 776 824 1576 "inst15" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1716229649933 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1716229649933 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8-register:MAR\|inst1 MAR0 " "Converted the fanout from the always-enabled tri-state buffer \"8-register:MAR\|inst1\" to the node \"MAR0\" into a wire" {  } { { "8-register.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/8-register.bdf" { { 448 776 824 480 "inst1" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1716229650096 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8-register:MAR\|inst3 MAR1 " "Converted the fanout from the always-enabled tri-state buffer \"8-register:MAR\|inst3\" to the node \"MAR1\" into a wire" {  } { { "8-register.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/8-register.bdf" { { 608 776 824 640 "inst3" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1716229650096 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8-register:MAR\|inst5 MAR2 " "Converted the fanout from the always-enabled tri-state buffer \"8-register:MAR\|inst5\" to the node \"MAR2\" into a wire" {  } { { "8-register.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/8-register.bdf" { { 768 776 824 800 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1716229650096 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8-register:MAR\|inst7 MAR3 " "Converted the fanout from the always-enabled tri-state buffer \"8-register:MAR\|inst7\" to the node \"MAR3\" into a wire" {  } { { "8-register.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/8-register.bdf" { { 920 776 824 952 "inst7" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1716229650096 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8-register:MAR\|inst9 MAR4 " "Converted the fanout from the always-enabled tri-state buffer \"8-register:MAR\|inst9\" to the node \"MAR4\" into a wire" {  } { { "8-register.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/8-register.bdf" { { 1080 776 824 1112 "inst9" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1716229650096 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8-register:MAR\|inst11 MAR5 " "Converted the fanout from the always-enabled tri-state buffer \"8-register:MAR\|inst11\" to the node \"MAR5\" into a wire" {  } { { "8-register.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/8-register.bdf" { { 1240 776 824 1272 "inst11" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1716229650096 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8-register:MAR\|inst13 MAR6 " "Converted the fanout from the always-enabled tri-state buffer \"8-register:MAR\|inst13\" to the node \"MAR6\" into a wire" {  } { { "8-register.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/8-register.bdf" { { 1384 776 824 1416 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1716229650096 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8-register:MAR\|inst15 MAR7 " "Converted the fanout from the always-enabled tri-state buffer \"8-register:MAR\|inst15\" to the node \"MAR7\" into a wire" {  } { { "8-register.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/8-register.bdf" { { 1544 776 824 1576 "inst15" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1716229650096 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8-register:MDR\|inst1 L0 " "Converted the fanout from the always-enabled tri-state buffer \"8-register:MDR\|inst1\" to the node \"L0\" into a wire" {  } { { "8-register.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/8-register.bdf" { { 448 776 824 480 "inst1" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1716229650096 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8-register:MDR\|inst3 L1 " "Converted the fanout from the always-enabled tri-state buffer \"8-register:MDR\|inst3\" to the node \"L1\" into a wire" {  } { { "8-register.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/8-register.bdf" { { 608 776 824 640 "inst3" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1716229650096 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8-register:MDR\|inst5 L2 " "Converted the fanout from the always-enabled tri-state buffer \"8-register:MDR\|inst5\" to the node \"L2\" into a wire" {  } { { "8-register.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/8-register.bdf" { { 768 776 824 800 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1716229650096 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8-register:MDR\|inst7 L3 " "Converted the fanout from the always-enabled tri-state buffer \"8-register:MDR\|inst7\" to the node \"L3\" into a wire" {  } { { "8-register.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/8-register.bdf" { { 920 776 824 952 "inst7" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1716229650096 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8-register:MDR\|inst9 L4 " "Converted the fanout from the always-enabled tri-state buffer \"8-register:MDR\|inst9\" to the node \"L4\" into a wire" {  } { { "8-register.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/8-register.bdf" { { 1080 776 824 1112 "inst9" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1716229650096 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8-register:MDR\|inst11 L5 " "Converted the fanout from the always-enabled tri-state buffer \"8-register:MDR\|inst11\" to the node \"L5\" into a wire" {  } { { "8-register.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/8-register.bdf" { { 1240 776 824 1272 "inst11" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1716229650096 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8-register:MDR\|inst13 L6 " "Converted the fanout from the always-enabled tri-state buffer \"8-register:MDR\|inst13\" to the node \"L6\" into a wire" {  } { { "8-register.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/8-register.bdf" { { 1384 776 824 1416 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1716229650096 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8-register:MDR\|inst15 L7 " "Converted the fanout from the always-enabled tri-state buffer \"8-register:MDR\|inst15\" to the node \"L7\" into a wire" {  } { { "8-register.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/8-register.bdf" { { 1544 776 824 1576 "inst15" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1716229650096 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8-register:MDR\|inst1 selector:SelectorA\|inst1 " "Converted the fanout from the always-enabled tri-state buffer \"8-register:MDR\|inst1\" to the node \"selector:SelectorA\|inst1\" into a wire" {  } { { "8-register.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/8-register.bdf" { { 448 776 824 480 "inst1" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1716229650096 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8-register:MDR\|inst3 selector:SelectorA\|inst2 " "Converted the fanout from the always-enabled tri-state buffer \"8-register:MDR\|inst3\" to the node \"selector:SelectorA\|inst2\" into a wire" {  } { { "8-register.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/8-register.bdf" { { 608 776 824 640 "inst3" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1716229650096 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8-register:MDR\|inst5 selector:SelectorA\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"8-register:MDR\|inst5\" to the node \"selector:SelectorA\|inst3\" into a wire" {  } { { "8-register.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/8-register.bdf" { { 768 776 824 800 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1716229650096 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8-register:MDR\|inst7 selector:SelectorA\|inst10 " "Converted the fanout from the always-enabled tri-state buffer \"8-register:MDR\|inst7\" to the node \"selector:SelectorA\|inst10\" into a wire" {  } { { "8-register.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/8-register.bdf" { { 920 776 824 952 "inst7" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1716229650096 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8-register:MDR\|inst9 selector:SelectorA\|inst13 " "Converted the fanout from the always-enabled tri-state buffer \"8-register:MDR\|inst9\" to the node \"selector:SelectorA\|inst13\" into a wire" {  } { { "8-register.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/8-register.bdf" { { 1080 776 824 1112 "inst9" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1716229650096 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8-register:MDR\|inst11 selector:SelectorA\|inst16 " "Converted the fanout from the always-enabled tri-state buffer \"8-register:MDR\|inst11\" to the node \"selector:SelectorA\|inst16\" into a wire" {  } { { "8-register.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/8-register.bdf" { { 1240 776 824 1272 "inst11" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1716229650096 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8-register:MDR\|inst13 selector:SelectorA\|inst19 " "Converted the fanout from the always-enabled tri-state buffer \"8-register:MDR\|inst13\" to the node \"selector:SelectorA\|inst19\" into a wire" {  } { { "8-register.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/8-register.bdf" { { 1384 776 824 1416 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1716229650096 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "8-register:MDR\|inst15 selector:SelectorA\|inst22 " "Converted the fanout from the always-enabled tri-state buffer \"8-register:MDR\|inst15\" to the node \"selector:SelectorA\|inst22\" into a wire" {  } { { "8-register.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/8-register.bdf" { { 1544 776 824 1576 "inst15" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1716229650096 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1716229650096 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "8-register:IR\|inst7 4-registers-group:inst2\|8-register:register3\|inst " "Converted the fan-out from the tri-state buffer \"8-register:IR\|inst7\" to the node \"4-registers-group:inst2\|8-register:register3\|inst\" into an OR gate" {  } { { "8-register.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/8-register.bdf" { { 920 776 824 952 "inst7" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1716229650096 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "8-register:IR\|inst5 4-registers-group:inst2\|8-register:register2\|inst " "Converted the fan-out from the tri-state buffer \"8-register:IR\|inst5\" to the node \"4-registers-group:inst2\|8-register:register2\|inst\" into an OR gate" {  } { { "8-register.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/8-register.bdf" { { 768 776 824 800 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1716229650096 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "8-register:IR\|inst3 4-registers-group:inst2\|8-register:register1\|inst " "Converted the fan-out from the tri-state buffer \"8-register:IR\|inst3\" to the node \"4-registers-group:inst2\|8-register:register1\|inst\" into an OR gate" {  } { { "8-register.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/8-register.bdf" { { 608 776 824 640 "inst3" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1716229650096 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1716229650096 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "8-register.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/8-register.bdf" { { 1536 600 664 1616 "inst14" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1716229650111 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1716229650111 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "urd GND " "Pin \"urd\" is stuck at GND" {  } { { "computer.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/computer.bdf" { { 408 -1144 -968 424 "urd" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716229650127 "|computer|urd"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1716229650127 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1716229650346 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716229650346 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "179 " "Implemented 179 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1716229650564 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1716229650564 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1716229650564 ""} { "Info" "ICUT_CUT_TM_LCELLS" "128 " "Implemented 128 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1716229650564 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1716229650564 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4605 " "Peak virtual memory: 4605 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1716229650580 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 21 02:27:30 2024 " "Processing ended: Tue May 21 02:27:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1716229650580 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1716229650580 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1716229650580 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1716229650580 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1716229651599 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1716229651599 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 21 02:27:31 2024 " "Processing started: Tue May 21 02:27:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1716229651599 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1716229651599 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off computer -c computer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off computer -c computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1716229651599 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1716229651678 ""}
{ "Info" "0" "" "Project  = computer" {  } {  } 0 0 "Project  = computer" 0 0 "Fitter" 0 0 1716229651678 ""}
{ "Info" "0" "" "Revision = computer" {  } {  } 0 0 "Revision = computer" 0 0 "Fitter" 0 0 1716229651678 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1716229651866 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "computer EP2C8Q208C8 " "Selected device EP2C8Q208C8 for design \"computer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1716229651881 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1716229651883 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1716229651883 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1716229652429 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Device EP2C5Q208C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1716229652742 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Device EP2C5Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1716229652742 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Device EP2C8Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1716229652742 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1716229652742 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1716229652742 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/" { { 0 { 0 ""} 0 283 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1716229652742 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1716229652742 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1716229652742 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "computer.sdc " "Synopsys Design Constraints File file not found: 'computer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1716229652898 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1716229652898 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1716229652898 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "4-registers-group:inst2\|inst2  " "Automatically promoted node 4-registers-group:inst2\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1716229652914 ""}  } { { "4-registers-group.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/4-registers-group.bdf" { { -24 808 872 24 "inst2" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 4-registers-group:inst2|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716229652914 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "8-register:IR\|inst2  " "Automatically promoted node 8-register:IR\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1716229652914 ""}  } { { "8-register.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/8-register.bdf" { { 600 600 664 680 "inst2" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 8-register:IR|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716229652914 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "8-register:IR\|inst4  " "Automatically promoted node 8-register:IR\|inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1716229652914 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "selector:SelectorB\|inst4~0 " "Destination node selector:SelectorB\|inst4~0" {  } { { "selector.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/selector.bdf" { { 344 736 800 392 "inst4" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { selector:SelectorB|inst4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1716229652914 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "selector:SelectorB\|inst4~1 " "Destination node selector:SelectorB\|inst4~1" {  } { { "selector.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/selector.bdf" { { 344 736 800 392 "inst4" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { selector:SelectorB|inst4~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1716229652914 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "selector:SelectorB\|inst6~0 " "Destination node selector:SelectorB\|inst6~0" {  } { { "selector.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/selector.bdf" { { 464 736 800 512 "inst6" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { selector:SelectorB|inst6~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1716229652914 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "selector:SelectorB\|inst8~0 " "Destination node selector:SelectorB\|inst8~0" {  } { { "selector.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/selector.bdf" { { 584 736 800 632 "inst8" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { selector:SelectorB|inst8~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1716229652914 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "selector:SelectorB\|inst11~0 " "Destination node selector:SelectorB\|inst11~0" {  } { { "selector.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/selector.bdf" { { 704 736 800 752 "inst11" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { selector:SelectorB|inst11~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1716229652914 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "selector:SelectorB\|inst14~0 " "Destination node selector:SelectorB\|inst14~0" {  } { { "selector.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/selector.bdf" { { 824 736 800 872 "inst14" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { selector:SelectorB|inst14~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1716229652914 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "selector:SelectorB\|inst17~0 " "Destination node selector:SelectorB\|inst17~0" {  } { { "selector.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/selector.bdf" { { 944 736 800 992 "inst17" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { selector:SelectorB|inst17~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1716229652914 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "selector:SelectorB\|inst20~0 " "Destination node selector:SelectorB\|inst20~0" {  } { { "selector.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/selector.bdf" { { 1064 736 800 1112 "inst20" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { selector:SelectorB|inst20~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1716229652914 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "selector:SelectorB\|inst23~0 " "Destination node selector:SelectorB\|inst23~0" {  } { { "selector.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/selector.bdf" { { 1184 736 800 1232 "inst23" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { selector:SelectorB|inst23~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1716229652914 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1716229652914 ""}  } { { "8-register.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/8-register.bdf" { { 760 600 664 840 "inst4" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 8-register:IR|inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716229652914 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "8-register:IR\|inst6  " "Automatically promoted node 8-register:IR\|inst6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1716229652914 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "selector:SelectorB\|inst4~2 " "Destination node selector:SelectorB\|inst4~2" {  } { { "selector.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/selector.bdf" { { 344 736 800 392 "inst4" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { selector:SelectorB|inst4~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1716229652914 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "selector:SelectorB\|inst6~1 " "Destination node selector:SelectorB\|inst6~1" {  } { { "selector.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/selector.bdf" { { 464 736 800 512 "inst6" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { selector:SelectorB|inst6~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1716229652914 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "selector:SelectorB\|inst8~1 " "Destination node selector:SelectorB\|inst8~1" {  } { { "selector.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/selector.bdf" { { 584 736 800 632 "inst8" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { selector:SelectorB|inst8~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1716229652914 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "selector:SelectorB\|inst11~1 " "Destination node selector:SelectorB\|inst11~1" {  } { { "selector.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/selector.bdf" { { 704 736 800 752 "inst11" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { selector:SelectorB|inst11~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1716229652914 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "selector:SelectorB\|inst14~1 " "Destination node selector:SelectorB\|inst14~1" {  } { { "selector.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/selector.bdf" { { 824 736 800 872 "inst14" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { selector:SelectorB|inst14~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1716229652914 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "selector:SelectorB\|inst17~1 " "Destination node selector:SelectorB\|inst17~1" {  } { { "selector.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/selector.bdf" { { 944 736 800 992 "inst17" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { selector:SelectorB|inst17~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1716229652914 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "selector:SelectorB\|inst20~1 " "Destination node selector:SelectorB\|inst20~1" {  } { { "selector.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/selector.bdf" { { 1064 736 800 1112 "inst20" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { selector:SelectorB|inst20~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1716229652914 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "selector:SelectorB\|inst23~1 " "Destination node selector:SelectorB\|inst23~1" {  } { { "selector.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/selector.bdf" { { 1184 736 800 1232 "inst23" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { selector:SelectorB|inst23~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1716229652914 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1716229652914 ""}  } { { "8-register.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/8-register.bdf" { { 912 600 664 992 "inst6" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 8-register:IR|inst6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716229652914 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst36  " "Automatically promoted node inst36 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1716229652914 ""}  } { { "computer.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/computer.bdf" { { 944 1296 1344 1008 "inst36" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst36 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716229652914 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst37  " "Automatically promoted node inst37 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1716229652914 ""}  } { { "computer.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/computer.bdf" { { 944 2144 2192 1008 "inst37" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst37 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716229652914 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst38  " "Automatically promoted node inst38 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1716229652914 ""}  } { { "computer.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/computer.bdf" { { 944 2600 2648 1008 "inst38" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst38 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716229652914 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "start:1Start\|inst3  " "Automatically promoted node start:1Start\|inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1716229652914 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst37 " "Destination node inst37" {  } { { "computer.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/computer.bdf" { { 944 2144 2192 1008 "inst37" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst37 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1716229652914 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst38 " "Destination node inst38" {  } { { "computer.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/computer.bdf" { { 944 2600 2648 1008 "inst38" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst38 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1716229652914 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst3 " "Destination node inst3" {  } { { "computer.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/computer.bdf" { { 936 920 968 1000 "inst3" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1716229652914 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst36 " "Destination node inst36" {  } { { "computer.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/computer.bdf" { { 944 1296 1344 1008 "inst36" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst36 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1716229652914 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst35 " "Destination node inst35" {  } { { "computer.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/computer.bdf" { { 944 1816 1864 1008 "inst35" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst35 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1716229652914 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPuir " "Destination node CPuir" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { CPuir } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CPuir" } } } } { "computer.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/computer.bdf" { { 280 -856 -680 296 "CPuir" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPuir } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1716229652914 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1716229652914 ""}  } { { "start.bdf" "" { Schematic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/start.bdf" { { 472 656 720 520 "inst3" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { start:1Start|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716229652914 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1716229652961 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1716229652961 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1716229652961 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1716229652961 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1716229652961 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1716229652961 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1716229652961 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1716229652961 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1716229652961 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1716229652961 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1716229652961 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716229652976 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1716229653133 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716229653180 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1716229653196 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1716229653493 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716229653493 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1716229653524 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y0 X22_Y9 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y0 to location X22_Y9" {  } { { "loc" "" { Generic "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y0 to location X22_Y9"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y0 to location X22_Y9"} 11 0 12 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1716229654965 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1716229654965 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716229655184 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1716229655184 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1716229655184 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.22 " "Total time spent on timing analysis during the Fitter is 0.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1716229655200 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1716229655200 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "36 " "Found 36 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR0 0 " "Pin \"MDR0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1716229655200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR1 0 " "Pin \"MDR1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1716229655200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR2 0 " "Pin \"MDR2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1716229655200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR3 0 " "Pin \"MDR3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1716229655200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR4 0 " "Pin \"MDR4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1716229655200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR5 0 " "Pin \"MDR5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1716229655200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR6 0 " "Pin \"MDR6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1716229655200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR7 0 " "Pin \"MDR7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1716229655200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR0 0 " "Pin \"MAR0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1716229655200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR1 0 " "Pin \"MAR1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1716229655200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR2 0 " "Pin \"MAR2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1716229655200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR3 0 " "Pin \"MAR3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1716229655200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR4 0 " "Pin \"MAR4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1716229655200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR5 0 " "Pin \"MAR5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1716229655200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR6 0 " "Pin \"MAR6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1716229655200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR7 0 " "Pin \"MAR7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1716229655200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RD 0 " "Pin \"RD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1716229655200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WR 0 " "Pin \"WR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1716229655200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UPC0 0 " "Pin \"UPC0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1716229655200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UPC1 0 " "Pin \"UPC1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1716229655200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UPC2 0 " "Pin \"UPC2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1716229655200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UPC3 0 " "Pin \"UPC3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1716229655200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UPC4 0 " "Pin \"UPC4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1716229655200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UPC5 0 " "Pin \"UPC5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1716229655200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UPC6 0 " "Pin \"UPC6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1716229655200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UPC7 0 " "Pin \"UPC7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1716229655200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPuir 0 " "Pin \"CPuir\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1716229655200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "urd 0 " "Pin \"urd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1716229655200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L0 0 " "Pin \"L0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1716229655200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L1 0 " "Pin \"L1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1716229655200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L2 0 " "Pin \"L2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1716229655200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L3 0 " "Pin \"L3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1716229655200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L4 0 " "Pin \"L4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1716229655200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L5 0 " "Pin \"L5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1716229655200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L6 0 " "Pin \"L6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1716229655200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L7 0 " "Pin \"L7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1716229655200 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1716229655200 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1716229655246 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1716229655246 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1716229655278 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716229655356 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1716229655371 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/output_files/computer.fit.smsg " "Generated suppressed messages file C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/output_files/computer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1716229655419 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5701 " "Peak virtual memory: 5701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1716229655512 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 21 02:27:35 2024 " "Processing ended: Tue May 21 02:27:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1716229655512 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1716229655512 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1716229655512 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1716229655512 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1716229656592 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1716229656592 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 21 02:27:36 2024 " "Processing started: Tue May 21 02:27:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1716229656592 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1716229656592 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off computer -c computer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off computer -c computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1716229656592 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1716229656877 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1716229656883 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4571 " "Peak virtual memory: 4571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1716229657050 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 21 02:27:37 2024 " "Processing ended: Tue May 21 02:27:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1716229657050 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1716229657050 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1716229657050 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1716229657050 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1716229657708 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1716229658177 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1716229658177 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 21 02:27:37 2024 " "Processing started: Tue May 21 02:27:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1716229658177 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1716229658177 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta computer -c computer " "Command: quartus_sta computer -c computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1716229658177 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1716229658224 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1716229658299 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1716229658302 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1716229658302 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "computer.sdc " "Synopsys Design Constraints File file not found: 'computer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1716229658350 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1716229658350 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name HALF HALF " "create_clock -period 1.000 -name HALF HALF" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1716229658350 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name 8-register:IR\|inst2 8-register:IR\|inst2 " "create_clock -period 1.000 -name 8-register:IR\|inst2 8-register:IR\|inst2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1716229658350 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name 8-register:IR\|inst4 8-register:IR\|inst4 " "create_clock -period 1.000 -name 8-register:IR\|inst4 8-register:IR\|inst4" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1716229658350 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name 8-register:IR\|inst6 8-register:IR\|inst6 " "create_clock -period 1.000 -name 8-register:IR\|inst6 8-register:IR\|inst6" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1716229658350 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name START START " "create_clock -period 1.000 -name START START" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1716229658350 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1716229658350 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1716229658350 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1716229658365 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1716229658365 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.193 " "Worst-case setup slack is -9.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716229658365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716229658365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.193       -67.710 8-register:IR\|inst2  " "   -9.193       -67.710 8-register:IR\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716229658365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.030       -67.044 8-register:IR\|inst4  " "   -9.030       -67.044 8-register:IR\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716229658365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.813       -66.971 8-register:IR\|inst6  " "   -8.813       -66.971 8-register:IR\|inst6 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716229658365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.538       -83.483 HALF  " "   -4.538       -83.483 HALF " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716229658365 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1716229658365 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -9.580 " "Worst-case hold slack is -9.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716229658365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716229658365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.580      -212.560 HALF  " "   -9.580      -212.560 HALF " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716229658365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.337        -4.240 8-register:IR\|inst2  " "   -1.337        -4.240 8-register:IR\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716229658365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.080        -4.237 8-register:IR\|inst4  " "   -1.080        -4.237 8-register:IR\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716229658365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.988        -4.517 8-register:IR\|inst6  " "   -0.988        -4.517 8-register:IR\|inst6 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716229658365 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1716229658365 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1716229658365 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1716229658381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.941 " "Worst-case minimum pulse width slack is -1.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716229658381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716229658381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941        -3.425 START  " "   -1.941        -3.425 START " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716229658381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.777       -73.009 HALF  " "   -1.777       -73.009 HALF " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716229658381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742       -11.872 8-register:IR\|inst2  " "   -0.742       -11.872 8-register:IR\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716229658381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742       -11.872 8-register:IR\|inst4  " "   -0.742       -11.872 8-register:IR\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716229658381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742       -11.872 8-register:IR\|inst6  " "   -0.742       -11.872 8-register:IR\|inst6 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716229658381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1716229658381 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1716229658428 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1716229658428 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1716229658443 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.601 " "Worst-case setup slack is -2.601" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716229658443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716229658443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.601       -18.866 8-register:IR\|inst2  " "   -2.601       -18.866 8-register:IR\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716229658443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.524       -18.716 8-register:IR\|inst4  " "   -2.524       -18.716 8-register:IR\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716229658443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.438       -18.365 8-register:IR\|inst6  " "   -2.438       -18.365 8-register:IR\|inst6 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716229658443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.096        -7.355 HALF  " "   -1.096        -7.355 HALF " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716229658443 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1716229658443 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.641 " "Worst-case hold slack is -3.641" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716229658443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716229658443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.641       -90.090 HALF  " "   -3.641       -90.090 HALF " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716229658443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.919        -5.007 8-register:IR\|inst2  " "   -0.919        -5.007 8-register:IR\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716229658443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.826        -5.508 8-register:IR\|inst6  " "   -0.826        -5.508 8-register:IR\|inst6 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716229658443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.818        -5.157 8-register:IR\|inst4  " "   -0.818        -5.157 8-register:IR\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716229658443 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1716229658443 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1716229658443 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1716229658443 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716229658443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716229658443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -2.380 START  " "   -1.380        -2.380 START " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716229658443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -49.222 HALF  " "   -1.222       -49.222 HALF " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716229658443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -8.000 8-register:IR\|inst2  " "   -0.500        -8.000 8-register:IR\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716229658443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -8.000 8-register:IR\|inst4  " "   -0.500        -8.000 8-register:IR\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716229658443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -8.000 8-register:IR\|inst6  " "   -0.500        -8.000 8-register:IR\|inst6 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716229658443 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1716229658443 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1716229658522 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1716229658537 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1716229658537 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4592 " "Peak virtual memory: 4592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1716229658584 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 21 02:27:38 2024 " "Processing ended: Tue May 21 02:27:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1716229658584 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1716229658584 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1716229658584 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1716229658584 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1716229659523 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1716229659523 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 21 02:27:39 2024 " "Processing started: Tue May 21 02:27:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1716229659523 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1716229659523 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off computer -c computer " "Command: quartus_eda --read_settings_files=off --write_settings_files=off computer -c computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1716229659523 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "computer.vho\", \"computer_fast.vho computer_vhd.sdo computer_vhd_fast.sdo C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/simulation/modelsim/ simulation " "Generated files \"computer.vho\", \"computer_fast.vho\", \"computer_vhd.sdo\" and \"computer_vhd_fast.sdo\" in directory \"C:/Users/Exile/Desktop/computer_project-main/computer_project-main/project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1716229659711 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4528 " "Peak virtual memory: 4528 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1716229659727 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 21 02:27:39 2024 " "Processing ended: Tue May 21 02:27:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1716229659727 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1716229659727 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1716229659727 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1716229659727 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 67 s " "Quartus II Full Compilation was successful. 0 errors, 67 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1716229660325 ""}
