INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Studia/Semestr_6/Systemy_Rekonfigurowalne/hdmi_zybo_centroid/hdmi_vga_zybo_YCbCr_centroid.gen/sources_1/ip/divider_32_20_0/src/divider_32_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Studia/Semestr_6/Systemy_Rekonfigurowalne/hdmi_zybo_centroid/hdmi_vga_zybo_YCbCr_centroid.gen/sources_1/ip/divider_32_20_0/sim/divider_32_20_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Studia/Semestr_6/Systemy_Rekonfigurowalne/hdmi_zybo_centroid/hdmi_vga_zybo_YCbCr_centroid.gen/sources_1/ip/rgb2ycbcr_0_1/src/Deley_line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module Deley_line
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Studia/Semestr_6/Systemy_Rekonfigurowalne/hdmi_zybo_centroid/hdmi_vga_zybo_YCbCr_centroid.gen/sources_1/ip/rgb2ycbcr_0_1/src/rgb2ycbcr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Studia/Semestr_6/Systemy_Rekonfigurowalne/hdmi_zybo_centroid/hdmi_vga_zybo_YCbCr_centroid.gen/sources_1/ip/rgb2ycbcr_0_1/sim/rgb2ycbcr_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Studia/Semestr_6/Systemy_Rekonfigurowalne/hdmi_zybo_centroid/hdmi_vga_zybo_YCbCr_centroid.srcs/sources_1/new/centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Studia/Semestr_6/Systemy_Rekonfigurowalne/hdmi_zybo_centroid/hdmi_vga_zybo_YCbCr_centroid.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Studia/Semestr_6/Systemy_Rekonfigurowalne/hdmi_zybo_centroid/hdmi_vga_zybo_YCbCr_centroid.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Studia/Semestr_6/Systemy_Rekonfigurowalne/hdmi_zybo_centroid/hdmi_vga_zybo_YCbCr_centroid.srcs/sources_1/new/progowanie.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module progowanie
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Studia/Semestr_6/Systemy_Rekonfigurowalne/hdmi_zybo_centroid/hdmi_vga_zybo_YCbCr_centroid.srcs/sources_1/new/registe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Studia/Semestr_6/Systemy_Rekonfigurowalne/hdmi_zybo_centroid/hdmi_vga_zybo_YCbCr_centroid.srcs/sources_1/new/sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Studia/Semestr_6/Systemy_Rekonfigurowalne/hdmi_zybo_centroid/hdmi_vga_zybo_YCbCr_centroid.srcs/sources_1/new/vis_centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vis_centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Studia/Semestr_6/Systemy_Rekonfigurowalne/hdmi_zybo_centroid/hdmi_vga_zybo_YCbCr_centroid.srcs/sources_1/new/vp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Studia/Semestr_6/Systemy_Rekonfigurowalne/hdmi_zybo_centroid/hdmi_vga_zybo_YCbCr_centroid.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Studia/Semestr_6/Systemy_Rekonfigurowalne/hdmi_zybo_centroid/hdmi_vga_zybo_YCbCr_centroid.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
