Vivado Simulator 2025.1 - Simulation Report
--------------------------------------------
INFO: Starting simulation for project "ImageProcessor"
INFO: Running Timing Analysis...

TIMING REPORT:
--------------------------------------------
Design Name: img_proc_top
Clock Name: clk_video
Setup Time: 2.0 ns  Hold Time: 0.8 ns  Clock Delay: 3.3 ns
Slack: 0.7 ns  Max Frequency: 460 MHz
Path Delay: 1.6 ns  Data Arrival Time: 1.0 ns  Data Required Time: 1.6 ns

INFO: Running Power Analysis...

POWER REPORT:
--------------------------------------------
Total Dynamic Power: 10.1 mW  
Total Static Power: 3.0 mW
Leakage Power: 0.9 mW  Switching Power: 4.9 mW  Internal Power: 4.3 mW
VDD Supply: 1.2V  Current Drawn: 8.42 mA

INFO: Running Utilization Analysis...

UTILIZATION REPORT:
--------------------------------------------
LUTs Used: 14300 / 50000 (28.6%)
Flip-Flops Used: 6100 / 25000 (24.4%)
BRAM Blocks Used: 55 / 200 (27.5%)
DSP Blocks Used: 20 / 100 (20%)
Routing Utilization: 41%

INFO: Simulation completed successfully.
--------------------------------------------
End of Report