# intro-verilog-hdl
for training
