TRACE::2021-08-13.12:42:31::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:42:31::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:42:31::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:42:37::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:42:37::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:42:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:42:37::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-08-13.12:42:54::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2021-08-13.12:42:54::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper_1",
	"platHandOff":	"C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2021-08-13.12:42:54::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper_1",
	"platHandOff":	"C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper_1",
	"systems":	[{
			"systemName":	"design_1_wrapper_1",
			"systemDesc":	"design_1_wrapper_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper_1"
		}]
}
TRACE::2021-08-13.12:42:54::SCWPlatform::Boot application domains not present, creating them
TRACE::2021-08-13.12:42:54::SCWDomain::checking for install qemu data   : 
TRACE::2021-08-13.12:42:54::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-08-13.12:42:54::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-08-13.12:42:54::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-08-13.12:42:54::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:42:54::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:42:54::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:42:54::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:42:54::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:42:54::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:42:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:42:54::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:42:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:42:54::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:42:54::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:42:54::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:42:54::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:42:54::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:42:54::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:42:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:42:54::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:42:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:42:54::SCWPlatform::Boot application domain added for zynqmp_fsbl
TRACE::2021-08-13.12:42:54::SCWPlatform::Generating the sources  .
TRACE::2021-08-13.12:42:54::SCWBDomain::Generating boot domain sources.
TRACE::2021-08-13.12:42:54::SCWBDomain:: Generating the zynqmp_fsbl Application.
TRACE::2021-08-13.12:42:54::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:42:54::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:42:54::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:42:54::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:42:54::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:42:54::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:42:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:42:54::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:42:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:42:54::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:42:54::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-08-13.12:42:54::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:42:54::SCWMssOS::mss does not exists at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:42:54::SCWMssOS::Creating sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:42:54::SCWMssOS::Adding the swdes entry, created swdb C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:42:54::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:42:54::SCWMssOS::Writing mss at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:42:54::SCWMssOS::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2021-08-13.12:42:54::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-08-13.12:42:54::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-08-13.12:42:54::SCWBDomain::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2021-08-13.12:43:25::SCWPlatform::Generating sources Done.
TRACE::2021-08-13.12:43:25::SCWDomain::checking for install qemu data   : 
TRACE::2021-08-13.12:43:25::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-08-13.12:43:25::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-08-13.12:43:25::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-08-13.12:43:25::SCWPlatform::Boot application domain added for zynqmp_pmufw
TRACE::2021-08-13.12:43:25::SCWPlatform::Generating the sources  .
TRACE::2021-08-13.12:43:25::SCWBDomain::Generating boot domain sources.
TRACE::2021-08-13.12:43:25::SCWBDomain:: Generating the zynqmp_pmufw Application.
TRACE::2021-08-13.12:43:25::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:25::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:25::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:25::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:25::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:25::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:25::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:43:25::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||

TRACE::2021-08-13.12:43:25::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:43:25::SCWMssOS::mss does not exists at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:43:25::SCWMssOS::Creating sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:43:25::SCWMssOS::Adding the swdes entry, created swdb C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:43:25::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:43:25::SCWMssOS::Writing mss at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:43:25::SCWMssOS::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2021-08-13.12:43:25::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-08-13.12:43:25::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-08-13.12:43:25::SCWBDomain::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2021-08-13.12:43:36::SCWPlatform::Generating sources Done.
TRACE::2021-08-13.12:43:36::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:36::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:36::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:36::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:36::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:36::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:36::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:43:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss||

KEYINFO::2021-08-13.12:43:36::SCWMssOS::Could not open the swdb for C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
KEYINFO::2021-08-13.12:43:36::SCWMssOS::Could not open the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss is not found

TRACE::2021-08-13.12:43:36::SCWMssOS::Cleared the swdb table entry
KEYINFO::2021-08-13.12:43:36::SCWMssOS::Could not open the swdb for C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
KEYINFO::2021-08-13.12:43:36::SCWMssOS::Could not open the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss is not found

TRACE::2021-08-13.12:43:36::SCWMssOS::Cleared the swdb table entry
TRACE::2021-08-13.12:43:36::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:43:36::SCWMssOS::mss exists loading the mss file  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:43:36::SCWMssOS::Opened the sw design from mss  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:43:36::SCWMssOS::Adding the swdes entry C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-08-13.12:43:36::SCWMssOS::updating the scw layer about changes
TRACE::2021-08-13.12:43:36::SCWMssOS::Opened the sw design.  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:43:36::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:36::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:36::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:36::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:36::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:36::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:36::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:43:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-08-13.12:43:36::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:43:36::SCWMssOS::mss exists loading the mss file  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:43:36::SCWMssOS::Opened the sw design from mss  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:43:36::SCWMssOS::Adding the swdes entry C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2021-08-13.12:43:36::SCWMssOS::updating the scw layer about changes
TRACE::2021-08-13.12:43:37::SCWMssOS::Opened the sw design.  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:43:37::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:37::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:37::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:37::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:43:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:37::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:43:37::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:37::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:37::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:37::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:43:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:37::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:43:37::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:37::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:37::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:37::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:43:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:37::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:43:37::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:37::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:37::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:37::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:43:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:37::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:43:37::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:37::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:37::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:37::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:43:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:37::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:43:37::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:37::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:37::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:37::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:43:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:37::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:43:37::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper_1",
	"platHandOff":	"C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper_1",
	"systems":	[{
			"systemName":	"design_1_wrapper_1",
			"systemDesc":	"design_1_wrapper_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper_1",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6633c7ed0984c9e675df518b5bddc32f",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"358ed617374076d0d61687c4c40ab4f0",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-08-13.12:43:37::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:37::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:37::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:37::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:43:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:37::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:43:37::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:37::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:37::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:37::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:43:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:37::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:43:37::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:37::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:37::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:37::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:43:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:37::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:43:37::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:37::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:37::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:37::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:43:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:37::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:43:37::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:37::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:37::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:37::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:43:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:37::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:43:37::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:37::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:37::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:37::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:43:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:37::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:43:37::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper_1",
	"platHandOff":	"C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper_1",
	"systems":	[{
			"systemName":	"design_1_wrapper_1",
			"systemDesc":	"design_1_wrapper_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper_1",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6633c7ed0984c9e675df518b5bddc32f",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"358ed617374076d0d61687c4c40ab4f0",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-08-13.12:43:37::SCWDomain::checking for install qemu data   : 
TRACE::2021-08-13.12:43:37::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-08-13.12:43:37::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-08-13.12:43:37::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-08-13.12:43:37::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:37::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:37::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:37::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:37::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:37::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:37::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:43:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:37::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:43:37::SCWMssOS::mss does not exists at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:43:37::SCWMssOS::Creating sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:43:38::SCWMssOS::Adding the swdes entry, created swdb C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:43:38::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:43:38::SCWMssOS::Writing mss at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:43:38::SCWMssOS::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp
TRACE::2021-08-13.12:43:38::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-08-13.12:43:38::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-08-13.12:43:38::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:38::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:38::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:38::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:38::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:38::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:38::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:38::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:43:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:38::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:43:38::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:38::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:38::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:38::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:38::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:38::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:38::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:38::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:43:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:38::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:43:38::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:38::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:38::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:38::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:38::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:38::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:38::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:38::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:43:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:38::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:43:38::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:38::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:38::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:38::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:38::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:38::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:38::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:38::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:43:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:38::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:43:38::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:38::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:38::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:38::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:38::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:38::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:38::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:38::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:43:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:38::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:43:38::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:38::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:38::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:38::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:38::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:38::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:38::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:38::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:43:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:38::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:43:38::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:38::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:38::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:38::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:38::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:38::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:38::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:38::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:43:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:38::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:43:38::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:38::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:38::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:38::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:38::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:38::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:38::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:38::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:43:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:38::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:43:38::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:38::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:38::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:38::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:38::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:38::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:38::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:38::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:43:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:38::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:43:38::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper_1",
	"platHandOff":	"C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper_1",
	"systems":	[{
			"systemName":	"design_1_wrapper_1",
			"systemDesc":	"design_1_wrapper_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper_1",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6633c7ed0984c9e675df518b5bddc32f",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"358ed617374076d0d61687c4c40ab4f0",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-08-13.12:43:38::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:38::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:38::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:38::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:38::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:38::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:38::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:38::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:43:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:38::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:43:38::SCWMssOS::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp
TRACE::2021-08-13.12:43:38::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2021-08-13.12:43:45::SCWPlatform::Started generating the artifacts platform design_1_wrapper_1
TRACE::2021-08-13.12:43:45::SCWPlatform::Sanity checking of platform is completed
LOG::2021-08-13.12:43:45::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper_1
LOG::2021-08-13.12:43:45::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2021-08-13.12:43:45::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2021-08-13.12:43:45::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-08-13.12:43:45::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2021-08-13.12:43:45::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2021-08-13.12:43:45::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2021-08-13.12:43:45::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-08-13.12:43:45::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2021-08-13.12:43:45::SCWSystem::Checking the domain standalone_domain
LOG::2021-08-13.12:43:45::SCWSystem::Not a boot domain 
LOG::2021-08-13.12:43:45::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-08-13.12:43:45::SCWDomain::Generating domain artifcats
TRACE::2021-08-13.12:43:45::SCWMssOS::Generating standalone artifcats
TRACE::2021-08-13.12:43:45::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/export/design_1_wrapper_1/sw/design_1_wrapper_1/qemu/
TRACE::2021-08-13.12:43:45::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/export/design_1_wrapper_1/sw/design_1_wrapper_1/qemu/
TRACE::2021-08-13.12:43:45::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/export/design_1_wrapper_1/sw/design_1_wrapper_1/standalone_domain/qemu/
TRACE::2021-08-13.12:43:45::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/export/design_1_wrapper_1/sw/design_1_wrapper_1/standalone_domain/qemu/
TRACE::2021-08-13.12:43:45::SCWMssOS:: Copying the user libraries. 
TRACE::2021-08-13.12:43:45::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:45::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:45::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:45::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:45::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:45::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:45::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:45::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:43:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2021-08-13.12:43:45::SCWMssOS::Could not open the swdb for C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
KEYINFO::2021-08-13.12:43:45::SCWMssOS::Could not open the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss is not found

TRACE::2021-08-13.12:43:45::SCWMssOS::Cleared the swdb table entry
TRACE::2021-08-13.12:43:45::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:43:45::SCWMssOS::mss exists loading the mss file  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:43:45::SCWMssOS::Opened the sw design from mss  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:43:45::SCWMssOS::Adding the swdes entry C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2021-08-13.12:43:45::SCWMssOS::updating the scw layer about changes
TRACE::2021-08-13.12:43:46::SCWMssOS::Opened the sw design.  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWMssOS::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp
TRACE::2021-08-13.12:43:46::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-08-13.12:43:46::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-08-13.12:43:46::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-08-13.12:43:46::SCWMssOS::skipping the bsp build ... 
TRACE::2021-08-13.12:43:46::SCWMssOS::Copying to export directory.
TRACE::2021-08-13.12:43:46::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-08-13.12:43:46::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-08-13.12:43:46::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-08-13.12:43:46::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-08-13.12:43:46::SCWSystem::Completed Processing the sysconfig design_1_wrapper_1
LOG::2021-08-13.12:43:46::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Started preparing the platform 
TRACE::2021-08-13.12:43:46::SCWSystem::Writing the bif file for system config design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWSystem::dir created 
TRACE::2021-08-13.12:43:46::SCWSystem::Writing the bif 
TRACE::2021-08-13.12:43:46::SCWPlatform::Started writing the spfm file 
TRACE::2021-08-13.12:43:46::SCWPlatform::Started writing the xpfm file 
TRACE::2021-08-13.12:43:46::SCWPlatform::Completed generating the platform
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:46::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:46::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:46::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:46::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:46::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:46::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:46::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:46::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:46::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper_1",
	"platHandOff":	"C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper_1",
	"systems":	[{
			"systemName":	"design_1_wrapper_1",
			"systemDesc":	"design_1_wrapper_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper_1",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6633c7ed0984c9e675df518b5bddc32f",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"358ed617374076d0d61687c4c40ab4f0",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6633c7ed0984c9e675df518b5bddc32f",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-08-13.12:43:46::SCWPlatform::updated the xpfm file.
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:46::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:46::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:46::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:46::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:46::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:46::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:46::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:46::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:46::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:46::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper_1",
	"platHandOff":	"C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper_1",
	"systems":	[{
			"systemName":	"design_1_wrapper_1",
			"systemDesc":	"design_1_wrapper_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper_1",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6633c7ed0984c9e675df518b5bddc32f",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"358ed617374076d0d61687c4c40ab4f0",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6633c7ed0984c9e675df518b5bddc32f",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:46::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:46::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:46::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:46::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:46::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:46::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:46::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:46::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:46::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:46::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:46::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:46::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:43:46::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper_1",
	"platHandOff":	"C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper_1",
	"systems":	[{
			"systemName":	"design_1_wrapper_1",
			"systemDesc":	"design_1_wrapper_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper_1",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6633c7ed0984c9e675df518b5bddc32f",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"358ed617374076d0d61687c4c40ab4f0",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6633c7ed0984c9e675df518b5bddc32f",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-08-13.12:43:47::SCWPlatform::Started generating the artifacts platform design_1_wrapper_1
TRACE::2021-08-13.12:43:47::SCWPlatform::Sanity checking of platform is completed
LOG::2021-08-13.12:43:47::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper_1
LOG::2021-08-13.12:43:47::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-08-13.12:43:47::SCWDomain::Generating domain artifcats
TRACE::2021-08-13.12:43:47::SCWMssOS::Generating standalone artifcats
TRACE::2021-08-13.12:43:47::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/export/design_1_wrapper_1/sw/design_1_wrapper_1/qemu/
TRACE::2021-08-13.12:43:47::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/export/design_1_wrapper_1/sw/design_1_wrapper_1/qemu/
TRACE::2021-08-13.12:43:47::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/export/design_1_wrapper_1/sw/design_1_wrapper_1/standalone_domain/qemu/
TRACE::2021-08-13.12:43:47::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/export/design_1_wrapper_1/sw/design_1_wrapper_1/standalone_domain/qemu/
TRACE::2021-08-13.12:43:47::SCWMssOS:: Copying the user libraries. 
TRACE::2021-08-13.12:43:47::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:47::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:47::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:47::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:47::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:47::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:47::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:43:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:47::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:43:47::SCWMssOS::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp
TRACE::2021-08-13.12:43:47::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:43:47::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-08-13.12:43:47::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-08-13.12:43:47::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-08-13.12:43:47::SCWMssOS::skipping the bsp build ... 
TRACE::2021-08-13.12:43:47::SCWMssOS::Copying to export directory.
TRACE::2021-08-13.12:43:47::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-08-13.12:43:47::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-08-13.12:43:47::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-08-13.12:43:47::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-08-13.12:43:47::SCWSystem::Completed Processing the sysconfig design_1_wrapper_1
LOG::2021-08-13.12:43:47::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper_1
TRACE::2021-08-13.12:43:47::SCWPlatform::Started preparing the platform 
TRACE::2021-08-13.12:43:47::SCWSystem::Writing the bif file for system config design_1_wrapper_1
TRACE::2021-08-13.12:43:47::SCWSystem::dir created 
TRACE::2021-08-13.12:43:47::SCWSystem::Writing the bif 
TRACE::2021-08-13.12:43:47::SCWPlatform::Started writing the spfm file 
TRACE::2021-08-13.12:43:47::SCWPlatform::Started writing the xpfm file 
TRACE::2021-08-13.12:43:47::SCWPlatform::Completed generating the platform
TRACE::2021-08-13.12:43:47::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:47::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:47::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:47::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:47::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:47::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:47::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:43:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:47::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:43:47::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:47::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:47::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:47::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:47::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:47::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:47::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:43:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:47::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:43:47::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:47::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:47::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:47::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:47::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:47::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:47::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:43:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:47::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:43:47::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:47::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:47::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:47::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:47::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:47::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:47::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:43:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:47::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:43:47::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:47::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:47::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:47::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:47::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:47::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:47::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:43:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:47::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:43:47::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:47::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:47::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:47::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:47::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:47::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:47::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:43:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:47::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:43:47::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:47::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:47::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:47::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:47::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:47::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:47::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:43:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:47::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:43:47::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:47::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:47::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:47::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:47::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:47::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:47::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:43:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:47::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:43:47::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:47::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:47::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:47::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:43:47::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:43:47::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:43:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-08-13.12:43:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-08-13.12:43:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:43:47::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:43:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:43:47::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:43:47::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper_1",
	"platHandOff":	"C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper_1",
	"systems":	[{
			"systemName":	"design_1_wrapper_1",
			"systemDesc":	"design_1_wrapper_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper_1",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6633c7ed0984c9e675df518b5bddc32f",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"358ed617374076d0d61687c4c40ab4f0",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6633c7ed0984c9e675df518b5bddc32f",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-08-13.12:43:47::SCWPlatform::updated the xpfm file.
TRACE::2021-08-13.12:48:22::SCWPlatform::Clearing the existing platform
TRACE::2021-08-13.12:48:22::SCWSystem::Clearing the existing sysconfig
TRACE::2021-08-13.12:48:22::SCWBDomain::clearing the fsbl build
TRACE::2021-08-13.12:48:22::SCWMssOS::Removing the swdes entry for  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:48:22::SCWBDomain::clearing the pmufw build
TRACE::2021-08-13.12:48:22::SCWMssOS::Removing the swdes entry for  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:48:22::SCWMssOS::Removing the swdes entry for  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:22::SCWSystem::Clearing the domains completed.
TRACE::2021-08-13.12:48:22::SCWPlatform::Clearing the opened hw db.
TRACE::2021-08-13.12:48:22::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:22::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:22::SCWPlatform:: Platform location is C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:22::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:22::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:22::SCWPlatform::Removing the HwDB with name C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:22::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:22::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:22::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:22::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:22::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:22::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:22::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-08-13.12:48:39::SCWPlatform::Opened new HwDB with name design_1_wrapper_4
TRACE::2021-08-13.12:48:39::SCWReader::Active system found as  design_1_wrapper_1
TRACE::2021-08-13.12:48:39::SCWReader::Handling sysconfig design_1_wrapper_1
TRACE::2021-08-13.12:48:39::SCWDomain::checking for install qemu data   : 
TRACE::2021-08-13.12:48:39::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-08-13.12:48:39::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-08-13.12:48:39::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-08-13.12:48:39::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:39::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:39::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:39::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:39::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:39::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:39::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2021-08-13.12:48:39::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:39::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:39::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:39::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:48:39::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-08-13.12:48:39::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:48:39::SCWMssOS::mss exists loading the mss file  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:48:39::SCWMssOS::Opened the sw design from mss  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:48:39::SCWMssOS::Adding the swdes entry C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-08-13.12:48:39::SCWMssOS::updating the scw layer about changes
TRACE::2021-08-13.12:48:39::SCWMssOS::Opened the sw design.  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:48:39::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:39::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:39::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:39::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:48:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-08-13.12:48:39::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:48:39::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2021-08-13.12:48:39::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:39::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:39::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:39::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:48:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-08-13.12:48:39::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:48:39::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2021-08-13.12:48:39::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:39::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:39::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:39::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:48:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-08-13.12:48:39::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:48:39::SCWMssOS:: library already available in sw design:  xilpm:3.0
TRACE::2021-08-13.12:48:39::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:39::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:39::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:39::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:48:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-08-13.12:48:39::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:48:39::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:39::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:39::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:39::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:48:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-08-13.12:48:39::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:48:39::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:39::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:39::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:39::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:48:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-08-13.12:48:39::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:48:39::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:39::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:39::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:39::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:48:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-08-13.12:48:39::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:48:39::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:39::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:39::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:39::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:48:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-08-13.12:48:39::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:48:39::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:39::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:39::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:39::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:48:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-08-13.12:48:39::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:48:39::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-08-13.12:48:39::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-08-13.12:48:39::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:39::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:39::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:39::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:48:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-08-13.12:48:39::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:48:39::SCWReader::No isolation master present  
TRACE::2021-08-13.12:48:39::SCWDomain::checking for install qemu data   : 
TRACE::2021-08-13.12:48:39::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-08-13.12:48:39::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-08-13.12:48:39::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-08-13.12:48:39::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2021-08-13.12:48:39::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:39::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:39::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:39::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:48:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-08-13.12:48:39::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:48:39::SCWMssOS::mss exists loading the mss file  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:48:39::SCWMssOS::Opened the sw design from mss  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:48:39::SCWMssOS::Adding the swdes entry C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2021-08-13.12:48:39::SCWMssOS::updating the scw layer about changes
TRACE::2021-08-13.12:48:39::SCWMssOS::Opened the sw design.  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:48:39::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:39::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:39::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:39::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:48:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:48:39::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:48:39::SCWMssOS:: library already available in sw design:  xilfpga:5.1
TRACE::2021-08-13.12:48:39::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:39::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:39::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:39::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:48:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:48:39::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:48:39::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2021-08-13.12:48:39::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:39::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:39::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:39::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:48:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:48:39::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:48:39::SCWMssOS:: library already available in sw design:  xilskey:6.8
TRACE::2021-08-13.12:48:39::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-08-13.12:48:39::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-08-13.12:48:39::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:39::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:39::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:39::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:48:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:48:39::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:48:39::SCWReader::No isolation master present  
TRACE::2021-08-13.12:48:39::SCWDomain::checking for install qemu data   : 
TRACE::2021-08-13.12:48:39::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-08-13.12:48:39::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-08-13.12:48:39::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-08-13.12:48:39::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:39::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:39::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:39::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:39::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:39::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:39::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:39::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:48:39::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:39::SCWMssOS::mss exists loading the mss file  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:39::SCWMssOS::Opened the sw design from mss  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:39::SCWMssOS::Adding the swdes entry C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2021-08-13.12:48:39::SCWMssOS::updating the scw layer about changes
TRACE::2021-08-13.12:48:40::SCWMssOS::Opened the sw design.  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:40::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:40::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:40::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:40::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:40::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:40::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:40::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:40::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:48:40::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:40::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2021-08-13.12:48:40::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:40::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:40::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:40::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:40::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:40::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:40::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:40::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:48:40::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:40::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2021-08-13.12:48:40::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:40::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:40::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:40::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:40::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:40::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:40::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:40::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:48:40::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:40::SCWMssOS:: library already available in sw design:  xilpm:3.0
TRACE::2021-08-13.12:48:40::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:40::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:40::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:40::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:40::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:40::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:40::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:40::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:48:40::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:40::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:40::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:40::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:40::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:40::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:40::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:40::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:40::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:48:40::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:40::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:40::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:40::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:40::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:40::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:40::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:40::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:40::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:48:40::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:40::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:40::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:40::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:40::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:40::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:40::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:40::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:40::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:48:40::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:40::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:40::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:40::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:40::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:40::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:40::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:40::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:40::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:48:40::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:40::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:40::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:40::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:40::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:40::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:40::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:40::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:40::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:48:40::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:40::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-08-13.12:48:40::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-08-13.12:48:40::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:40::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:40::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:40::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:40::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:40::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:40::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:40::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:48:40::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:40::SCWReader::No isolation master present  
TRACE::2021-08-13.12:48:40::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:40::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:40::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:40::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:40::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:40::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:40::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:40::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:48:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:48:40::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-13.12:48:41::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:41::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:41::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:41::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:41::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:41::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:41::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:41::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:48:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:48:41::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-13.12:48:42::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:42::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:42::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:42::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:42::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:42::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:42::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:42::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:42::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:48:42::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:43::SCWMssOS::In reload Mss file.
TRACE::2021-08-13.12:48:43::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:43::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:43::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:43::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:43::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:43::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:43::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2021-08-13.12:48:43::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2021-08-13.12:48:43::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2021-08-13.12:48:43::SCWMssOS::Cleared the swdb table entry
TRACE::2021-08-13.12:48:43::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:43::SCWMssOS::mss exists loading the mss file  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:43::SCWMssOS::Opened the sw design from mss  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:43::SCWMssOS::Adding the swdes entry C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2021-08-13.12:48:43::SCWMssOS::updating the scw layer about changes
TRACE::2021-08-13.12:48:43::SCWMssOS::Opened the sw design.  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:43::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:43::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:43::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:43::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:43::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:43::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:43::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:48:43::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:43::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2021-08-13.12:48:43::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:43::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:43::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:43::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:43::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:43::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:43::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:48:43::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:43::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2021-08-13.12:48:43::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:43::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:43::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:43::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:43::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:43::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:43::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:48:43::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:43::SCWMssOS:: library already available in sw design:  xilpm:3.0
TRACE::2021-08-13.12:48:43::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:43::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:43::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:43::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:43::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:43::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:43::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:48:43::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:43::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:43::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:43::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:43::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:43::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:43::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:43::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:48:43::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:43::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:43::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:43::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:43::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:43::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:43::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:43::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:48:43::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:43::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:43::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:43::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:43::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:43::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:43::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:43::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:48:43::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:43::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:43::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:43::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:43::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:43::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:43::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:43::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:48:43::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:43::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:43::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:43::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:43::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:43::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:43::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:43::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:48:43::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:43::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:43::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:43::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:43::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:43::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:43::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:43::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:48:43::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:43::SCWMssOS::Removing the swdes entry for  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:45::SCWMssOS::In reload Mss file.
TRACE::2021-08-13.12:48:45::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:45::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:45::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:45::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:45::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:45::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:45::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:45::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:48:45::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:45::SCWMssOS::mss exists loading the mss file  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:45::SCWMssOS::Opened the sw design from mss  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:45::SCWMssOS::Adding the swdes entry C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2021-08-13.12:48:45::SCWMssOS::updating the scw layer about changes
TRACE::2021-08-13.12:48:45::SCWMssOS::Opened the sw design.  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:45::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:45::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:45::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:45::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:45::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:45::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:45::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:45::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:48:45::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:45::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2021-08-13.12:48:45::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:45::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:45::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:45::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:45::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:45::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:45::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:45::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:48:45::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:45::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2021-08-13.12:48:45::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:45::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:45::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:45::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:45::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:45::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:45::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:45::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:48:45::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:45::SCWMssOS:: library already available in sw design:  xilpm:3.0
TRACE::2021-08-13.12:48:45::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:45::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:45::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:45::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:45::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:45::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:45::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:45::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:48:45::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:45::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:45::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:45::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:45::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:45::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:45::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:45::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:45::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:48:45::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:45::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:45::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:45::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:45::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:45::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:45::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:45::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:45::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:48:45::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:45::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:45::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:45::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:45::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:45::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:45::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:45::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:45::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:48:45::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:45::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:45::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:45::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:45::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:45::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:45::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:45::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:45::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:48:45::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:45::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:45::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:45::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:45::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:45::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:45::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:45::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:45::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:48:45::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:45::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:45::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:45::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:45::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:45::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:45::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:45::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:45::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:48:45::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:45::SCWMssOS::Removing the swdes entry for  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:46::SCWMssOS::In reload Mss file.
TRACE::2021-08-13.12:48:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:46::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:46::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:48:46::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:46::SCWMssOS::mss exists loading the mss file  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:46::SCWMssOS::Opened the sw design from mss  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:46::SCWMssOS::Adding the swdes entry C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2021-08-13.12:48:46::SCWMssOS::updating the scw layer about changes
TRACE::2021-08-13.12:48:46::SCWMssOS::Opened the sw design.  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:46::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:46::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:48:46::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:46::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2021-08-13.12:48:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:46::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:46::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:48:46::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:46::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2021-08-13.12:48:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:46::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:46::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:48:46::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:46::SCWMssOS:: library already available in sw design:  xilpm:3.0
TRACE::2021-08-13.12:48:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:46::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:46::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:48:46::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:46::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:46::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:48:46::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:46::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:46::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:48:46::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:46::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:46::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:48:46::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:46::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:46::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:48:46::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:46::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:46::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:48:46::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw
TRACE::2021-08-13.12:48:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/hw/design_1_wrapper.xsa
TRACE::2021-08-13.12:48:46::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-13.12:48:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-13.12:48:46::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-13.12:48:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-13.12:48:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-13.12:48:46::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-13.12:48:46::SCWMssOS::Removing the swdes entry for  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/project_uscale/design_1_wrapper_1/psu_cortexa53_0/standalone_domain/bsp/system.mss
