Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto eb1b6db777824d429f8d9590ebdf74d3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot FSM_VGA_all_NEW_TB_behav xil_defaultlib.FSM_VGA_all_NEW_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_default
Compiling module xil_defaultlib.timer_1s(CLOCK_FREQ=15)
Compiling module xil_defaultlib.FSM_resize_shape(shape_sizeX=50,...
Compiling module xil_defaultlib.FSM_VGA(CLOCK_FREQ=15,SHAPEY=5)
Compiling module xil_defaultlib.counter(LIMIT=1000000)
Compiling module xil_defaultlib.timer_1s(CLOCK_FREQ=1000000)
Compiling module xil_defaultlib.FSM_color_change(CLOCK_FREQ=1000...
Compiling module xil_defaultlib.FSM_jump_game(CLOCK_FREQ=15)
Compiling module xil_defaultlib.FSM_VGA_all(CLOCK_FREQ=15,CLOCK_...
Compiling module xil_defaultlib.FSM_VGA_all_NEW_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM_VGA_all_NEW_TB_behav
