{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702019006641 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702019006642 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 08 01:03:26 2023 " "Processing started: Fri Dec 08 01:03:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702019006642 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702019006642 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pingpong -c pingpong " "Command: quartus_map --read_settings_files=on --write_settings_files=off pingpong -c pingpong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702019006642 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702019007350 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702019007350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sonic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sonic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sonic-Behavioral " "Found design unit 1: sonic-Behavioral" {  } { { "sonic.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/sonic.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702019022806 ""} { "Info" "ISGN_ENTITY_NAME" "1 sonic " "Found entity 1: sonic" {  } { { "sonic.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/sonic.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702019022806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702019022806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador_vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador_vga-controlador_vga_bhv " "Found design unit 1: controlador_vga-controlador_vga_bhv" {  } { { "controlador_vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/controlador_vga.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702019022807 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador_vga " "Found entity 1: controlador_vga" {  } { { "controlador_vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/controlador_vga.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702019022807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702019022807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "marcador_dss.vhd 2 1 " "Found 2 design units, including 1 entities, in source file marcador_dss.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 marcador_dss-marcador_dss_bhv " "Found design unit 1: marcador_dss-marcador_dss_bhv" {  } { { "marcador_dss.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/marcador_dss.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702019022812 ""} { "Info" "ISGN_ENTITY_NAME" "1 marcador_dss " "Found entity 1: marcador_dss" {  } { { "marcador_dss.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/marcador_dss.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702019022812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702019022812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imprime_pantalla.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imprime_pantalla.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imprime_pantalla-imprime_pantalla_bhv " "Found design unit 1: imprime_pantalla-imprime_pantalla_bhv" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/imprime_pantalla.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702019022818 ""} { "Info" "ISGN_ENTITY_NAME" "1 imprime_pantalla " "Found entity 1: imprime_pantalla" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/imprime_pantalla.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702019022818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702019022818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_frec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_frec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_frec-divisor_frec_bhv " "Found design unit 1: divisor_frec-divisor_frec_bhv" {  } { { "divisor_frec.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/divisor_frec.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702019022820 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_frec " "Found entity 1: divisor_frec" {  } { { "divisor_frec.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/divisor_frec.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702019022820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702019022820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pingpong.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pingpong.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PINGPONG-PINGPONG_bhv " "Found design unit 1: PINGPONG-PINGPONG_bhv" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702019022825 ""} { "Info" "ISGN_ENTITY_NAME" "1 PINGPONG " "Found entity 1: PINGPONG" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702019022825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702019022825 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pingpong " "Elaborating entity \"pingpong\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702019022907 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sonicplayer1_internal pingpong.vhd(90) " "VHDL Signal Declaration warning at pingpong.vhd(90): used explicit default value for signal \"sonicplayer1_internal\" because signal was never assigned a value" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 90 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1702019022917 "|pingpong"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sonicplayer2_internal pingpong.vhd(91) " "VHDL Signal Declaration warning at pingpong.vhd(91): used explicit default value for signal \"sonicplayer2_internal\" because signal was never assigned a value" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 91 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1702019022917 "|pingpong"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_frec divisor_frec:inst_div_f " "Elaborating entity \"divisor_frec\" for hierarchy \"divisor_frec:inst_div_f\"" {  } { { "pingpong.vhd" "inst_div_f" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702019022981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador_vga controlador_vga:ins_controlador_vga " "Elaborating entity \"controlador_vga\" for hierarchy \"controlador_vga:ins_controlador_vga\"" {  } { { "pingpong.vhd" "ins_controlador_vga" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702019022985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sonic sonic:ultra1 " "Elaborating entity \"sonic\" for hierarchy \"sonic:ultra1\"" {  } { { "pingpong.vhd" "ultra1" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702019022988 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sensor_eco 0 sonic.vhd(10) " "Net \"sensor_eco\" at sonic.vhd(10) has no driver or initial value, using a default initial value '0'" {  } { { "sonic.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/sonic.vhd" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1702019022998 "|pingpong|sonic:ultra1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imprime_pantalla imprime_pantalla:ins_imprime_pantalla " "Elaborating entity \"imprime_pantalla\" for hierarchy \"imprime_pantalla:ins_imprime_pantalla\"" {  } { { "pingpong.vhd" "ins_imprime_pantalla" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702019023028 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "encendido imprime_pantalla.vhd(107) " "VHDL Process Statement warning at imprime_pantalla.vhd(107): signal \"encendido\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/imprime_pantalla.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702019023029 "|pingpong|imprime_pantalla:ins_imprime_pantalla"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "encendido imprime_pantalla.vhd(123) " "VHDL Process Statement warning at imprime_pantalla.vhd(123): signal \"encendido\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/imprime_pantalla.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702019023031 "|pingpong|imprime_pantalla:ins_imprime_pantalla"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Coord_x_pelota imprime_pantalla.vhd(453) " "VHDL Process Statement warning at imprime_pantalla.vhd(453): signal \"Coord_x_pelota\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/imprime_pantalla.vhd" 453 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702019023038 "|pingpong|imprime_pantalla:ins_imprime_pantalla"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Coord_x_pelota imprime_pantalla.vhd(454) " "VHDL Process Statement warning at imprime_pantalla.vhd(454): signal \"Coord_x_pelota\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/imprime_pantalla.vhd" 454 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702019023038 "|pingpong|imprime_pantalla:ins_imprime_pantalla"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Coord_y_pelota imprime_pantalla.vhd(455) " "VHDL Process Statement warning at imprime_pantalla.vhd(455): signal \"Coord_y_pelota\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/imprime_pantalla.vhd" 455 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702019023038 "|pingpong|imprime_pantalla:ins_imprime_pantalla"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Coord_y_pelota imprime_pantalla.vhd(456) " "VHDL Process Statement warning at imprime_pantalla.vhd(456): signal \"Coord_y_pelota\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/imprime_pantalla.vhd" 456 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702019023038 "|pingpong|imprime_pantalla:ins_imprime_pantalla"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_frec divisor_frec:ins_reloj_jugadores " "Elaborating entity \"divisor_frec\" for hierarchy \"divisor_frec:ins_reloj_jugadores\"" {  } { { "pingpong.vhd" "ins_reloj_jugadores" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702019023081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_frec divisor_frec:ins_reloj_pelota " "Elaborating entity \"divisor_frec\" for hierarchy \"divisor_frec:ins_reloj_pelota\"" {  } { { "pingpong.vhd" "ins_reloj_pelota" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702019023085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "marcador_dss marcador_dss:ins_marcador " "Elaborating entity \"marcador_dss\" for hierarchy \"marcador_dss:ins_marcador\"" {  } { { "pingpong.vhd" "ins_marcador" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702019023087 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/imprime_pantalla.vhd" 146 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1702019024615 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1702019024615 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "imprime_pantalla:ins_imprime_pantalla\|Direccion_pelota\[1\] imprime_pantalla:ins_imprime_pantalla\|Direccion_pelota\[1\]~_emulated imprime_pantalla:ins_imprime_pantalla\|Direccion_pelota\[1\]~1 " "Register \"imprime_pantalla:ins_imprime_pantalla\|Direccion_pelota\[1\]\" is converted into an equivalent circuit using register \"imprime_pantalla:ins_imprime_pantalla\|Direccion_pelota\[1\]~_emulated\" and latch \"imprime_pantalla:ins_imprime_pantalla\|Direccion_pelota\[1\]~1\"" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/imprime_pantalla.vhd" 209 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702019024615 "|PINGPONG|imprime_pantalla:ins_imprime_pantalla|Direccion_pelota[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "imprime_pantalla:ins_imprime_pantalla\|Direccion_pelota\[0\] imprime_pantalla:ins_imprime_pantalla\|Direccion_pelota\[0\]~_emulated imprime_pantalla:ins_imprime_pantalla\|Direccion_pelota\[0\]~5 " "Register \"imprime_pantalla:ins_imprime_pantalla\|Direccion_pelota\[0\]\" is converted into an equivalent circuit using register \"imprime_pantalla:ins_imprime_pantalla\|Direccion_pelota\[0\]~_emulated\" and latch \"imprime_pantalla:ins_imprime_pantalla\|Direccion_pelota\[0\]~5\"" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/imprime_pantalla.vhd" 209 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702019024615 "|PINGPONG|imprime_pantalla:ins_imprime_pantalla|Direccion_pelota[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "imprime_pantalla:ins_imprime_pantalla\|Direccion_pelota\[2\] imprime_pantalla:ins_imprime_pantalla\|Direccion_pelota\[2\]~_emulated imprime_pantalla:ins_imprime_pantalla\|Direccion_pelota\[2\]~9 " "Register \"imprime_pantalla:ins_imprime_pantalla\|Direccion_pelota\[2\]\" is converted into an equivalent circuit using register \"imprime_pantalla:ins_imprime_pantalla\|Direccion_pelota\[2\]~_emulated\" and latch \"imprime_pantalla:ins_imprime_pantalla\|Direccion_pelota\[2\]~9\"" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/imprime_pantalla.vhd" 209 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702019024615 "|PINGPONG|imprime_pantalla:ins_imprime_pantalla|Direccion_pelota[2]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1702019024615 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "separador1_marcador GND " "Pin \"separador1_marcador\" is stuck at GND" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702019024931 "|PINGPONG|separador1_marcador"} { "Warning" "WMLS_MLS_STUCK_PIN" "separador2_marcador GND " "Pin \"separador2_marcador\" is stuck at GND" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702019024931 "|PINGPONG|separador2_marcador"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[0\] GND " "Pin \"R\[0\]\" is stuck at GND" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702019024931 "|PINGPONG|R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[0\] GND " "Pin \"G\[0\]\" is stuck at GND" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702019024931 "|PINGPONG|G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[0\] GND " "Pin \"B\[0\]\" is stuck at GND" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702019024931 "|PINGPONG|B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[1\] GND " "Pin \"B\[1\]\" is stuck at GND" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702019024931 "|PINGPONG|B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sensor_eco1 GND " "Pin \"sensor_eco1\" is stuck at GND" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702019024931 "|PINGPONG|sensor_eco1"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1 GND " "Pin \"led1\" is stuck at GND" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702019024931 "|PINGPONG|led1"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ucm1\[0\] GND " "Pin \"Ucm1\[0\]\" is stuck at GND" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702019024931 "|PINGPONG|Ucm1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ucm1\[1\] GND " "Pin \"Ucm1\[1\]\" is stuck at GND" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702019024931 "|PINGPONG|Ucm1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ucm1\[2\] GND " "Pin \"Ucm1\[2\]\" is stuck at GND" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702019024931 "|PINGPONG|Ucm1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ucm1\[3\] GND " "Pin \"Ucm1\[3\]\" is stuck at GND" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702019024931 "|PINGPONG|Ucm1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ucm1\[4\] GND " "Pin \"Ucm1\[4\]\" is stuck at GND" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702019024931 "|PINGPONG|Ucm1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ucm1\[5\] GND " "Pin \"Ucm1\[5\]\" is stuck at GND" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702019024931 "|PINGPONG|Ucm1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ucm1\[6\] VCC " "Pin \"Ucm1\[6\]\" is stuck at VCC" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702019024931 "|PINGPONG|Ucm1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dcm1\[0\] GND " "Pin \"Dcm1\[0\]\" is stuck at GND" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702019024931 "|PINGPONG|Dcm1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dcm1\[1\] GND " "Pin \"Dcm1\[1\]\" is stuck at GND" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702019024931 "|PINGPONG|Dcm1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dcm1\[2\] GND " "Pin \"Dcm1\[2\]\" is stuck at GND" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702019024931 "|PINGPONG|Dcm1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dcm1\[3\] GND " "Pin \"Dcm1\[3\]\" is stuck at GND" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702019024931 "|PINGPONG|Dcm1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dcm1\[4\] GND " "Pin \"Dcm1\[4\]\" is stuck at GND" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702019024931 "|PINGPONG|Dcm1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dcm1\[5\] GND " "Pin \"Dcm1\[5\]\" is stuck at GND" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702019024931 "|PINGPONG|Dcm1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dcm1\[6\] VCC " "Pin \"Dcm1\[6\]\" is stuck at VCC" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702019024931 "|PINGPONG|Dcm1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sonicplayer1 VCC " "Pin \"sonicplayer1\" is stuck at VCC" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702019024931 "|PINGPONG|sonicplayer1"} { "Warning" "WMLS_MLS_STUCK_PIN" "sensor_eco2 GND " "Pin \"sensor_eco2\" is stuck at GND" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702019024931 "|PINGPONG|sensor_eco2"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2 GND " "Pin \"led2\" is stuck at GND" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702019024931 "|PINGPONG|led2"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ucm2\[0\] GND " "Pin \"Ucm2\[0\]\" is stuck at GND" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702019024931 "|PINGPONG|Ucm2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ucm2\[1\] GND " "Pin \"Ucm2\[1\]\" is stuck at GND" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702019024931 "|PINGPONG|Ucm2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ucm2\[2\] GND " "Pin \"Ucm2\[2\]\" is stuck at GND" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702019024931 "|PINGPONG|Ucm2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ucm2\[3\] GND " "Pin \"Ucm2\[3\]\" is stuck at GND" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702019024931 "|PINGPONG|Ucm2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ucm2\[4\] GND " "Pin \"Ucm2\[4\]\" is stuck at GND" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702019024931 "|PINGPONG|Ucm2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ucm2\[5\] GND " "Pin \"Ucm2\[5\]\" is stuck at GND" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702019024931 "|PINGPONG|Ucm2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ucm2\[6\] VCC " "Pin \"Ucm2\[6\]\" is stuck at VCC" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702019024931 "|PINGPONG|Ucm2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dcm2\[0\] GND " "Pin \"Dcm2\[0\]\" is stuck at GND" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702019024931 "|PINGPONG|Dcm2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dcm2\[1\] GND " "Pin \"Dcm2\[1\]\" is stuck at GND" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702019024931 "|PINGPONG|Dcm2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dcm2\[2\] GND " "Pin \"Dcm2\[2\]\" is stuck at GND" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702019024931 "|PINGPONG|Dcm2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dcm2\[3\] GND " "Pin \"Dcm2\[3\]\" is stuck at GND" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702019024931 "|PINGPONG|Dcm2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dcm2\[4\] GND " "Pin \"Dcm2\[4\]\" is stuck at GND" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702019024931 "|PINGPONG|Dcm2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dcm2\[5\] GND " "Pin \"Dcm2\[5\]\" is stuck at GND" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702019024931 "|PINGPONG|Dcm2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dcm2\[6\] VCC " "Pin \"Dcm2\[6\]\" is stuck at VCC" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702019024931 "|PINGPONG|Dcm2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sonicplayer2 VCC " "Pin \"sonicplayer2\" is stuck at VCC" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702019024931 "|PINGPONG|sonicplayer2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1702019024931 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702019025081 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "imprime_pantalla:ins_imprime_pantalla\|coord_y_raqueta1\[7\] High " "Register imprime_pantalla:ins_imprime_pantalla\|coord_y_raqueta1\[7\] will power up to High" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/imprime_pantalla.vhd" 146 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1702019025283 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "imprime_pantalla:ins_imprime_pantalla\|coord_y_raqueta1\[6\] High " "Register imprime_pantalla:ins_imprime_pantalla\|coord_y_raqueta1\[6\] will power up to High" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/imprime_pantalla.vhd" 146 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1702019025283 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "imprime_pantalla:ins_imprime_pantalla\|coord_y_raqueta1\[5\] High " "Register imprime_pantalla:ins_imprime_pantalla\|coord_y_raqueta1\[5\] will power up to High" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/imprime_pantalla.vhd" 146 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1702019025283 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "imprime_pantalla:ins_imprime_pantalla\|coord_y_raqueta1\[4\] High " "Register imprime_pantalla:ins_imprime_pantalla\|coord_y_raqueta1\[4\] will power up to High" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/imprime_pantalla.vhd" 146 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1702019025283 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "imprime_pantalla:ins_imprime_pantalla\|coord_x_raqueta1\[1\] High " "Register imprime_pantalla:ins_imprime_pantalla\|coord_x_raqueta1\[1\] will power up to High" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/imprime_pantalla.vhd" 146 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1702019025283 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "imprime_pantalla:ins_imprime_pantalla\|Coord_x_pelota\[8\] High " "Register imprime_pantalla:ins_imprime_pantalla\|Coord_x_pelota\[8\] will power up to High" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/imprime_pantalla.vhd" 209 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1702019025283 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "imprime_pantalla:ins_imprime_pantalla\|Coord_x_pelota\[6\] High " "Register imprime_pantalla:ins_imprime_pantalla\|Coord_x_pelota\[6\] will power up to High" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/imprime_pantalla.vhd" 209 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1702019025283 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "imprime_pantalla:ins_imprime_pantalla\|Coord_y_pelota\[7\] High " "Register imprime_pantalla:ins_imprime_pantalla\|Coord_y_pelota\[7\] will power up to High" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/imprime_pantalla.vhd" 209 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1702019025283 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "imprime_pantalla:ins_imprime_pantalla\|Coord_y_pelota\[6\] High " "Register imprime_pantalla:ins_imprime_pantalla\|Coord_y_pelota\[6\] will power up to High" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/imprime_pantalla.vhd" 209 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1702019025283 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "imprime_pantalla:ins_imprime_pantalla\|Coord_y_pelota\[5\] High " "Register imprime_pantalla:ins_imprime_pantalla\|Coord_y_pelota\[5\] will power up to High" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/imprime_pantalla.vhd" 209 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1702019025283 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "imprime_pantalla:ins_imprime_pantalla\|Coord_y_pelota\[4\] High " "Register imprime_pantalla:ins_imprime_pantalla\|Coord_y_pelota\[4\] will power up to High" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/imprime_pantalla.vhd" 209 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1702019025283 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1702019025283 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702019026050 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702019026441 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702019026441 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "palancasjugadores\[0\] " "No output dependent on input pin \"palancasjugadores\[0\]\"" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702019026610 "|PINGPONG|palancasjugadores[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "palancasjugadores\[1\] " "No output dependent on input pin \"palancasjugadores\[1\]\"" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702019026610 "|PINGPONG|palancasjugadores[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1702019026610 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "749 " "Implemented 749 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702019026612 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702019026612 ""} { "Info" "ICUT_CUT_TM_LCELLS" "678 " "Implemented 678 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702019026612 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702019026612 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702019026650 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 08 01:03:46 2023 " "Processing ended: Fri Dec 08 01:03:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702019026650 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702019026650 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702019026650 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702019026650 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1702019028546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702019028547 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 08 01:03:47 2023 " "Processing started: Fri Dec 08 01:03:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702019028547 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1702019028547 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pingpong -c pingpong " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pingpong -c pingpong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1702019028547 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1702019028837 ""}
{ "Info" "0" "" "Project  = pingpong" {  } {  } 0 0 "Project  = pingpong" 0 0 "Fitter" 0 0 1702019028839 ""}
{ "Info" "0" "" "Revision = pingpong" {  } {  } 0 0 "Revision = pingpong" 0 0 "Fitter" 0 0 1702019028840 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1702019028991 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1702019028991 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pingpong 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"pingpong\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1702019029013 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702019029076 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702019029077 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1702019029448 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1702019029484 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702019030060 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702019030060 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702019030060 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702019030060 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702019030060 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702019030060 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702019030060 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702019030060 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702019030060 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702019030060 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702019030060 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702019030060 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702019030060 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1702019030060 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/" { { 0 { 0 ""} 0 1559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702019030094 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/" { { 0 { 0 ""} 0 1561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702019030094 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/" { { 0 { 0 ""} 0 1563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702019030094 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/" { { 0 { 0 ""} 0 1565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702019030094 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/" { { 0 { 0 ""} 0 1567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702019030094 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/" { { 0 { 0 ""} 0 1569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702019030094 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/" { { 0 { 0 ""} 0 1571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702019030094 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/" { { 0 { 0 ""} 0 1573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702019030094 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1702019030094 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1702019030097 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1702019030097 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1702019030097 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1702019030097 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1702019030105 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "30 71 " "No exact pin location assignment(s) for 30 pins of 71 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1702019030688 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1702019031734 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pingpong.sdc " "Synopsys Design Constraints File file not found: 'pingpong.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1702019031736 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1702019031737 ""}
{ "Warning" "WSTA_SCC_LOOP" "18 " "Found combinational loop of 18 nodes" { { "Warning" "WSTA_SCC_NODE" "ins_imprime_pantalla\|Direccion_pelota\[1\]~2\|combout " "Node \"ins_imprime_pantalla\|Direccion_pelota\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702019031738 ""} { "Warning" "WSTA_SCC_NODE" "ins_imprime_pantalla\|Direccion_pelota~50\|datab " "Node \"ins_imprime_pantalla\|Direccion_pelota~50\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702019031738 ""} { "Warning" "WSTA_SCC_NODE" "ins_imprime_pantalla\|Direccion_pelota~50\|combout " "Node \"ins_imprime_pantalla\|Direccion_pelota~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702019031738 ""} { "Warning" "WSTA_SCC_NODE" "ins_imprime_pantalla\|Direccion_pelota\[0\]~6\|datad " "Node \"ins_imprime_pantalla\|Direccion_pelota\[0\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702019031738 ""} { "Warning" "WSTA_SCC_NODE" "ins_imprime_pantalla\|Direccion_pelota\[0\]~6\|combout " "Node \"ins_imprime_pantalla\|Direccion_pelota\[0\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702019031738 ""} { "Warning" "WSTA_SCC_NODE" "ins_imprime_pantalla\|Direccion_pelota~50\|dataa " "Node \"ins_imprime_pantalla\|Direccion_pelota~50\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702019031738 ""} { "Warning" "WSTA_SCC_NODE" "ins_imprime_pantalla\|Direccion_pelota~53\|dataa " "Node \"ins_imprime_pantalla\|Direccion_pelota~53\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702019031738 ""} { "Warning" "WSTA_SCC_NODE" "ins_imprime_pantalla\|Direccion_pelota~53\|combout " "Node \"ins_imprime_pantalla\|Direccion_pelota~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702019031738 ""} { "Warning" "WSTA_SCC_NODE" "ins_imprime_pantalla\|Direccion_pelota\[2\]~10\|datad " "Node \"ins_imprime_pantalla\|Direccion_pelota\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702019031738 ""} { "Warning" "WSTA_SCC_NODE" "ins_imprime_pantalla\|Direccion_pelota\[2\]~10\|combout " "Node \"ins_imprime_pantalla\|Direccion_pelota\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702019031738 ""} { "Warning" "WSTA_SCC_NODE" "ins_imprime_pantalla\|Direccion_pelota~53\|datac " "Node \"ins_imprime_pantalla\|Direccion_pelota~53\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702019031738 ""} { "Warning" "WSTA_SCC_NODE" "ins_imprime_pantalla\|Direccion_pelota~29\|datab " "Node \"ins_imprime_pantalla\|Direccion_pelota~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702019031738 ""} { "Warning" "WSTA_SCC_NODE" "ins_imprime_pantalla\|Direccion_pelota~29\|combout " "Node \"ins_imprime_pantalla\|Direccion_pelota~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702019031738 ""} { "Warning" "WSTA_SCC_NODE" "ins_imprime_pantalla\|Direccion_pelota\[1\]~2\|datad " "Node \"ins_imprime_pantalla\|Direccion_pelota\[1\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702019031738 ""} { "Warning" "WSTA_SCC_NODE" "ins_imprime_pantalla\|Direccion_pelota~50\|datac " "Node \"ins_imprime_pantalla\|Direccion_pelota~50\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702019031738 ""} { "Warning" "WSTA_SCC_NODE" "ins_imprime_pantalla\|Direccion_pelota~29\|datad " "Node \"ins_imprime_pantalla\|Direccion_pelota~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702019031738 ""} { "Warning" "WSTA_SCC_NODE" "ins_imprime_pantalla\|Direccion_pelota~29\|dataa " "Node \"ins_imprime_pantalla\|Direccion_pelota~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702019031738 ""} { "Warning" "WSTA_SCC_NODE" "ins_imprime_pantalla\|Direccion_pelota~53\|datad " "Node \"ins_imprime_pantalla\|Direccion_pelota~53\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702019031738 ""}  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/imprime_pantalla.vhd" 209 -1 0 } } { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/imprime_pantalla.vhd" 89 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1702019031738 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1702019031748 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1702019031748 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1702019031755 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702019031829 ""}  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/" { { 0 { 0 ""} 0 1552 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702019031829 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divisor_frec:inst_div_f\|temporal  " "Automatically promoted node divisor_frec:inst_div_f\|temporal " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702019031829 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "imprime_pantalla:ins_imprime_pantalla\|estado " "Destination node imprime_pantalla:ins_imprime_pantalla\|estado" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/imprime_pantalla.vhd" 368 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/" { { 0 { 0 ""} 0 302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702019031829 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divisor_frec:inst_div_f\|temporal~0 " "Destination node divisor_frec:inst_div_f\|temporal~0" {  } { { "divisor_frec.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/divisor_frec.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/" { { 0 { 0 ""} 0 1475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702019031829 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1702019031829 ""}  } { { "divisor_frec.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/divisor_frec.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/" { { 0 { 0 ""} 0 386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702019031829 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divisor_frec:ins_reloj_pelota\|temporal  " "Automatically promoted node divisor_frec:ins_reloj_pelota\|temporal " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702019031830 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divisor_frec:ins_reloj_pelota\|temporal~0 " "Destination node divisor_frec:ins_reloj_pelota\|temporal~0" {  } { { "divisor_frec.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/divisor_frec.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/" { { 0 { 0 ""} 0 1050 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702019031830 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1702019031830 ""}  } { { "divisor_frec.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/divisor_frec.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702019031830 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controlador_vga:ins_controlador_vga\|Hsync  " "Automatically promoted node controlador_vga:ins_controlador_vga\|Hsync " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702019031830 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlador_vga:ins_controlador_vga\|Hsync~2 " "Destination node controlador_vga:ins_controlador_vga\|Hsync~2" {  } { { "controlador_vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/controlador_vga.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/" { { 0 { 0 ""} 0 742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702019031830 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "imprime_pantalla:ins_imprime_pantalla\|contador_columnas\[9\]~27 " "Destination node imprime_pantalla:ins_imprime_pantalla\|contador_columnas\[9\]~27" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/imprime_pantalla.vhd" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/" { { 0 { 0 ""} 0 981 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702019031830 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Hsync~output " "Destination node Hsync~output" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/" { { 0 { 0 ""} 0 1483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702019031830 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1702019031830 ""}  } { { "controlador_vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/controlador_vga.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702019031830 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divisor_frec:ins_reloj_jugadores\|temporal  " "Automatically promoted node divisor_frec:ins_reloj_jugadores\|temporal " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702019031831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divisor_frec:ins_reloj_jugadores\|temporal~0 " "Destination node divisor_frec:ins_reloj_jugadores\|temporal~0" {  } { { "divisor_frec.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/divisor_frec.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/" { { 0 { 0 ""} 0 1043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702019031831 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1702019031831 ""}  } { { "divisor_frec.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/divisor_frec.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702019031831 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "imprime_pantalla:ins_imprime_pantalla\|process_2~0  " "Automatically promoted node imprime_pantalla:ins_imprime_pantalla\|process_2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702019031831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "imprime_pantalla:ins_imprime_pantalla\|Direccion_pelota\[1\]~2 " "Destination node imprime_pantalla:ins_imprime_pantalla\|Direccion_pelota\[1\]~2" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/imprime_pantalla.vhd" 209 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702019031831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "imprime_pantalla:ins_imprime_pantalla\|Direccion_pelota\[0\]~6 " "Destination node imprime_pantalla:ins_imprime_pantalla\|Direccion_pelota\[0\]~6" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/imprime_pantalla.vhd" 209 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/" { { 0 { 0 ""} 0 393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702019031831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "imprime_pantalla:ins_imprime_pantalla\|Direccion_pelota\[2\]~10 " "Destination node imprime_pantalla:ins_imprime_pantalla\|Direccion_pelota\[2\]~10" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/imprime_pantalla.vhd" 209 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/" { { 0 { 0 ""} 0 397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702019031831 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1702019031831 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/" { { 0 { 0 ""} 0 1051 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702019031831 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1702019032512 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1702019032513 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1702019032515 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702019032516 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702019032521 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1702019032526 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1702019032526 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1702019032528 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1702019032603 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1702019032605 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1702019032605 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "30 unused 2.5V 0 30 0 " "Number of I/O pins in group: 30 (unused VREF, 2.5V VCCIO, 0 input, 30 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1702019032627 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1702019032627 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1702019032627 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702019032627 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702019032627 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 11 25 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702019032627 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 7 41 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702019032627 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702019032627 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702019032627 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 12 48 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702019032627 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 11 41 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702019032627 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702019032627 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1702019032627 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1702019032627 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702019032987 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1702019033023 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1702019036063 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702019036386 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1702019036431 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1702019045214 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702019045215 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1702019046718 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X45_Y44 X55_Y54 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54" {  } { { "loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54"} { { 12 { 0 ""} 45 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1702019049703 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1702019049703 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1702019051994 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1702019051994 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702019051998 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.76 " "Total time spent on timing analysis during the Fitter is 1.76 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1702019052272 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702019052290 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702019053315 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702019053316 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702019054722 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702019056789 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/output_files/pingpong.fit.smsg " "Generated suppressed messages file C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/output_files/pingpong.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1702019057430 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 25 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5396 " "Peak virtual memory: 5396 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702019058212 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 08 01:04:18 2023 " "Processing ended: Fri Dec 08 01:04:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702019058212 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702019058212 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702019058212 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1702019058212 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1702019059726 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702019059727 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 08 01:04:19 2023 " "Processing started: Fri Dec 08 01:04:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702019059727 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1702019059727 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pingpong -c pingpong " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pingpong -c pingpong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1702019059727 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1702019060284 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1702019062835 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1702019063029 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4689 " "Peak virtual memory: 4689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702019064357 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 08 01:04:24 2023 " "Processing ended: Fri Dec 08 01:04:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702019064357 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702019064357 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702019064357 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1702019064357 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1702019065175 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1702019066207 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702019066208 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 08 01:04:25 2023 " "Processing started: Fri Dec 08 01:04:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702019066208 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1702019066208 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pingpong -c pingpong " "Command: quartus_sta pingpong -c pingpong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1702019066208 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1702019066440 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1702019066797 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1702019066797 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702019066851 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702019066851 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1702019067210 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pingpong.sdc " "Synopsys Design Constraints File file not found: 'pingpong.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1702019067258 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1702019067259 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_frec:inst_div_f\|temporal divisor_frec:inst_div_f\|temporal " "create_clock -period 1.000 -name divisor_frec:inst_div_f\|temporal divisor_frec:inst_div_f\|temporal" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702019067265 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_frec:ins_reloj_pelota\|temporal divisor_frec:ins_reloj_pelota\|temporal " "create_clock -period 1.000 -name divisor_frec:ins_reloj_pelota\|temporal divisor_frec:ins_reloj_pelota\|temporal" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702019067265 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name encendido encendido " "create_clock -period 1.000 -name encendido encendido" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702019067265 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_frec:ins_reloj_jugadores\|temporal divisor_frec:ins_reloj_jugadores\|temporal " "create_clock -period 1.000 -name divisor_frec:ins_reloj_jugadores\|temporal divisor_frec:ins_reloj_jugadores\|temporal" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702019067265 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702019067265 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controlador_vga:ins_controlador_vga\|Hsync controlador_vga:ins_controlador_vga\|Hsync " "create_clock -period 1.000 -name controlador_vga:ins_controlador_vga\|Hsync controlador_vga:ins_controlador_vga\|Hsync" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702019067265 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702019067265 ""}
{ "Warning" "WSTA_SCC_LOOP" "18 " "Found combinational loop of 18 nodes" { { "Warning" "WSTA_SCC_NODE" "ins_imprime_pantalla\|Direccion_pelota\[0\]~6\|combout " "Node \"ins_imprime_pantalla\|Direccion_pelota\[0\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702019067269 ""} { "Warning" "WSTA_SCC_NODE" "ins_imprime_pantalla\|Direccion_pelota~29\|datab " "Node \"ins_imprime_pantalla\|Direccion_pelota~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702019067269 ""} { "Warning" "WSTA_SCC_NODE" "ins_imprime_pantalla\|Direccion_pelota~29\|combout " "Node \"ins_imprime_pantalla\|Direccion_pelota~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702019067269 ""} { "Warning" "WSTA_SCC_NODE" "ins_imprime_pantalla\|Direccion_pelota\[1\]~2\|datab " "Node \"ins_imprime_pantalla\|Direccion_pelota\[1\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702019067269 ""} { "Warning" "WSTA_SCC_NODE" "ins_imprime_pantalla\|Direccion_pelota\[1\]~2\|combout " "Node \"ins_imprime_pantalla\|Direccion_pelota\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702019067269 ""} { "Warning" "WSTA_SCC_NODE" "ins_imprime_pantalla\|Direccion_pelota~29\|datac " "Node \"ins_imprime_pantalla\|Direccion_pelota~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702019067269 ""} { "Warning" "WSTA_SCC_NODE" "ins_imprime_pantalla\|Direccion_pelota~53\|datab " "Node \"ins_imprime_pantalla\|Direccion_pelota~53\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702019067269 ""} { "Warning" "WSTA_SCC_NODE" "ins_imprime_pantalla\|Direccion_pelota~53\|combout " "Node \"ins_imprime_pantalla\|Direccion_pelota~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702019067269 ""} { "Warning" "WSTA_SCC_NODE" "ins_imprime_pantalla\|Direccion_pelota\[2\]~10\|datac " "Node \"ins_imprime_pantalla\|Direccion_pelota\[2\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702019067269 ""} { "Warning" "WSTA_SCC_NODE" "ins_imprime_pantalla\|Direccion_pelota\[2\]~10\|combout " "Node \"ins_imprime_pantalla\|Direccion_pelota\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702019067269 ""} { "Warning" "WSTA_SCC_NODE" "ins_imprime_pantalla\|Direccion_pelota~53\|datac " "Node \"ins_imprime_pantalla\|Direccion_pelota~53\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702019067269 ""} { "Warning" "WSTA_SCC_NODE" "ins_imprime_pantalla\|Direccion_pelota~50\|datac " "Node \"ins_imprime_pantalla\|Direccion_pelota~50\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702019067269 ""} { "Warning" "WSTA_SCC_NODE" "ins_imprime_pantalla\|Direccion_pelota~50\|combout " "Node \"ins_imprime_pantalla\|Direccion_pelota~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702019067269 ""} { "Warning" "WSTA_SCC_NODE" "ins_imprime_pantalla\|Direccion_pelota\[0\]~6\|datab " "Node \"ins_imprime_pantalla\|Direccion_pelota\[0\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702019067269 ""} { "Warning" "WSTA_SCC_NODE" "ins_imprime_pantalla\|Direccion_pelota~29\|datad " "Node \"ins_imprime_pantalla\|Direccion_pelota~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702019067269 ""} { "Warning" "WSTA_SCC_NODE" "ins_imprime_pantalla\|Direccion_pelota~50\|datab " "Node \"ins_imprime_pantalla\|Direccion_pelota~50\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702019067269 ""} { "Warning" "WSTA_SCC_NODE" "ins_imprime_pantalla\|Direccion_pelota~50\|datad " "Node \"ins_imprime_pantalla\|Direccion_pelota~50\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702019067269 ""} { "Warning" "WSTA_SCC_NODE" "ins_imprime_pantalla\|Direccion_pelota~53\|datad " "Node \"ins_imprime_pantalla\|Direccion_pelota~53\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702019067269 ""}  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/imprime_pantalla.vhd" 209 -1 0 } } { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/imprime_pantalla.vhd" 89 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1702019067269 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1702019067280 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702019067282 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1702019067283 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1702019067303 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1702019067318 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702019067327 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.568 " "Worst-case setup slack is -9.568" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019067332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019067332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.568            -180.662 divisor_frec:ins_reloj_pelota\|temporal  " "   -9.568            -180.662 divisor_frec:ins_reloj_pelota\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019067332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.562             -25.332 encendido  " "   -8.562             -25.332 encendido " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019067332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.117            -323.727 divisor_frec:inst_div_f\|temporal  " "   -5.117            -323.727 divisor_frec:inst_div_f\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019067332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.217            -170.047 clk  " "   -4.217            -170.047 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019067332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.646             -32.027 controlador_vga:ins_controlador_vga\|Hsync  " "   -3.646             -32.027 controlador_vga:ins_controlador_vga\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019067332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.934             -16.727 divisor_frec:ins_reloj_jugadores\|temporal  " "   -1.934             -16.727 divisor_frec:ins_reloj_jugadores\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019067332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702019067332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019067344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019067344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 clk  " "    0.340               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019067344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 controlador_vga:ins_controlador_vga\|Hsync  " "    0.347               0.000 controlador_vga:ins_controlador_vga\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019067344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 divisor_frec:inst_div_f\|temporal  " "    0.347               0.000 divisor_frec:inst_div_f\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019067344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 divisor_frec:ins_reloj_jugadores\|temporal  " "    0.451               0.000 divisor_frec:ins_reloj_jugadores\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019067344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.595               0.000 divisor_frec:ins_reloj_pelota\|temporal  " "    0.595               0.000 divisor_frec:ins_reloj_pelota\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019067344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.292               0.000 encendido  " "    2.292               0.000 encendido " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019067344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702019067344 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.697 " "Worst-case recovery slack is -2.697" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019067362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019067362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.697             -52.301 divisor_frec:ins_reloj_pelota\|temporal  " "   -2.697             -52.301 divisor_frec:ins_reloj_pelota\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019067362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.644             -87.622 clk  " "   -2.644             -87.622 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019067362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.247             -22.310 divisor_frec:ins_reloj_jugadores\|temporal  " "   -2.247             -22.310 divisor_frec:ins_reloj_jugadores\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019067362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.222            -185.568 divisor_frec:inst_div_f\|temporal  " "   -2.222            -185.568 divisor_frec:inst_div_f\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019067362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.053             -39.383 controlador_vga:ins_controlador_vga\|Hsync  " "   -2.053             -39.383 controlador_vga:ins_controlador_vga\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019067362 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702019067362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.248 " "Worst-case removal slack is 1.248" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019067370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019067370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.248               0.000 divisor_frec:inst_div_f\|temporal  " "    1.248               0.000 divisor_frec:inst_div_f\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019067370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.386               0.000 divisor_frec:ins_reloj_pelota\|temporal  " "    1.386               0.000 divisor_frec:ins_reloj_pelota\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019067370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.793               0.000 controlador_vga:ins_controlador_vga\|Hsync  " "    1.793               0.000 controlador_vga:ins_controlador_vga\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019067370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.060               0.000 divisor_frec:ins_reloj_jugadores\|temporal  " "    2.060               0.000 divisor_frec:ins_reloj_jugadores\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019067370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.061               0.000 clk  " "    2.061               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019067370 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702019067370 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019067386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019067386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -104.016 clk  " "   -3.000            -104.016 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019067386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 encendido  " "   -3.000              -3.000 encendido " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019067386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -122.061 divisor_frec:inst_div_f\|temporal  " "   -1.403            -122.061 divisor_frec:inst_div_f\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019067386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -32.269 divisor_frec:ins_reloj_pelota\|temporal  " "   -1.403             -32.269 divisor_frec:ins_reloj_pelota\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019067386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 controlador_vga:ins_controlador_vga\|Hsync  " "   -1.403             -29.463 controlador_vga:ins_controlador_vga\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019067386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -14.030 divisor_frec:ins_reloj_jugadores\|temporal  " "   -1.403             -14.030 divisor_frec:ins_reloj_jugadores\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019067386 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702019067386 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702019067413 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1702019067444 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1702019069068 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702019069248 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702019069272 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.793 " "Worst-case setup slack is -8.793" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.793            -165.093 divisor_frec:ins_reloj_pelota\|temporal  " "   -8.793            -165.093 divisor_frec:ins_reloj_pelota\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.773             -23.060 encendido  " "   -7.773             -23.060 encendido " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.631            -287.267 divisor_frec:inst_div_f\|temporal  " "   -4.631            -287.267 divisor_frec:inst_div_f\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.847            -150.909 clk  " "   -3.847            -150.909 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.241             -27.424 controlador_vga:ins_controlador_vga\|Hsync  " "   -3.241             -27.424 controlador_vga:ins_controlador_vga\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.665             -14.344 divisor_frec:ins_reloj_jugadores\|temporal  " "   -1.665             -14.344 divisor_frec:ins_reloj_jugadores\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069312 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702019069312 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.305 " "Worst-case hold slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 clk  " "    0.305               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 controlador_vga:ins_controlador_vga\|Hsync  " "    0.312               0.000 controlador_vga:ins_controlador_vga\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 divisor_frec:inst_div_f\|temporal  " "    0.312               0.000 divisor_frec:inst_div_f\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 divisor_frec:ins_reloj_jugadores\|temporal  " "    0.413               0.000 divisor_frec:ins_reloj_jugadores\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.556               0.000 divisor_frec:ins_reloj_pelota\|temporal  " "    0.556               0.000 divisor_frec:ins_reloj_pelota\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.985               0.000 encendido  " "    1.985               0.000 encendido " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069326 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702019069326 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.441 " "Worst-case recovery slack is -2.441" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.441             -47.225 divisor_frec:ins_reloj_pelota\|temporal  " "   -2.441             -47.225 divisor_frec:ins_reloj_pelota\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.340             -77.565 clk  " "   -2.340             -77.565 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.970             -19.560 divisor_frec:ins_reloj_jugadores\|temporal  " "   -1.970             -19.560 divisor_frec:ins_reloj_jugadores\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.962            -164.229 divisor_frec:inst_div_f\|temporal  " "   -1.962            -164.229 divisor_frec:inst_div_f\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.808             -35.452 controlador_vga:ins_controlador_vga\|Hsync  " "   -1.808             -35.452 controlador_vga:ins_controlador_vga\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702019069334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.129 " "Worst-case removal slack is 1.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.129               0.000 divisor_frec:inst_div_f\|temporal  " "    1.129               0.000 divisor_frec:inst_div_f\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.280               0.000 divisor_frec:ins_reloj_pelota\|temporal  " "    1.280               0.000 divisor_frec:ins_reloj_pelota\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.708               0.000 controlador_vga:ins_controlador_vga\|Hsync  " "    1.708               0.000 controlador_vga:ins_controlador_vga\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.008               0.000 divisor_frec:ins_reloj_jugadores\|temporal  " "    2.008               0.000 divisor_frec:ins_reloj_jugadores\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.018               0.000 clk  " "    2.018               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069343 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702019069343 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -104.016 clk  " "   -3.000            -104.016 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 encendido  " "   -3.000              -3.000 encendido " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -122.061 divisor_frec:inst_div_f\|temporal  " "   -1.403            -122.061 divisor_frec:inst_div_f\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -32.269 divisor_frec:ins_reloj_pelota\|temporal  " "   -1.403             -32.269 divisor_frec:ins_reloj_pelota\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 controlador_vga:ins_controlador_vga\|Hsync  " "   -1.403             -29.463 controlador_vga:ins_controlador_vga\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -14.030 divisor_frec:ins_reloj_jugadores\|temporal  " "   -1.403             -14.030 divisor_frec:ins_reloj_jugadores\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069348 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702019069348 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702019069376 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702019069672 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702019069679 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.507 " "Worst-case setup slack is -3.507" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.507             -64.612 divisor_frec:ins_reloj_pelota\|temporal  " "   -3.507             -64.612 divisor_frec:ins_reloj_pelota\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.506             -10.347 encendido  " "   -3.506             -10.347 encendido " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.599             -95.313 divisor_frec:inst_div_f\|temporal  " "   -1.599             -95.313 divisor_frec:inst_div_f\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.307             -33.222 clk  " "   -1.307             -33.222 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.922              -3.341 controlador_vga:ins_controlador_vga\|Hsync  " "   -0.922              -3.341 controlador_vga:ins_controlador_vga\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.215              -1.207 divisor_frec:ins_reloj_jugadores\|temporal  " "   -0.215              -1.207 divisor_frec:ins_reloj_jugadores\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069690 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702019069690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.147 " "Worst-case hold slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 clk  " "    0.147               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 controlador_vga:ins_controlador_vga\|Hsync  " "    0.152               0.000 controlador_vga:ins_controlador_vga\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 divisor_frec:inst_div_f\|temporal  " "    0.152               0.000 divisor_frec:inst_div_f\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 divisor_frec:ins_reloj_jugadores\|temporal  " "    0.181               0.000 divisor_frec:ins_reloj_jugadores\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_frec:ins_reloj_pelota\|temporal  " "    0.234               0.000 divisor_frec:ins_reloj_pelota\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.829               0.000 encendido  " "    0.829               0.000 encendido " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069703 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702019069703 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.225 " "Worst-case recovery slack is -1.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.225             -40.670 clk  " "   -1.225             -40.670 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.198             -23.346 divisor_frec:ins_reloj_pelota\|temporal  " "   -1.198             -23.346 divisor_frec:ins_reloj_pelota\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.059             -10.520 divisor_frec:ins_reloj_jugadores\|temporal  " "   -1.059             -10.520 divisor_frec:ins_reloj_jugadores\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.050             -85.044 divisor_frec:inst_div_f\|temporal  " "   -1.050             -85.044 divisor_frec:inst_div_f\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.923             -16.663 controlador_vga:ins_controlador_vga\|Hsync  " "   -0.923             -16.663 controlador_vga:ins_controlador_vga\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069715 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702019069715 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.436 " "Worst-case removal slack is 0.436" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 divisor_frec:inst_div_f\|temporal  " "    0.436               0.000 divisor_frec:inst_div_f\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.554               0.000 divisor_frec:ins_reloj_pelota\|temporal  " "    0.554               0.000 divisor_frec:ins_reloj_pelota\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.610               0.000 controlador_vga:ins_controlador_vga\|Hsync  " "    0.610               0.000 controlador_vga:ins_controlador_vga\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.624               0.000 clk  " "    0.624               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.676               0.000 divisor_frec:ins_reloj_jugadores\|temporal  " "    0.676               0.000 divisor_frec:ins_reloj_jugadores\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069723 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702019069723 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -77.306 clk  " "   -3.000             -77.306 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 encendido  " "   -3.000              -3.000 encendido " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -87.000 divisor_frec:inst_div_f\|temporal  " "   -1.000             -87.000 divisor_frec:inst_div_f\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -23.000 divisor_frec:ins_reloj_pelota\|temporal  " "   -1.000             -23.000 divisor_frec:ins_reloj_pelota\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -21.000 controlador_vga:ins_controlador_vga\|Hsync  " "   -1.000             -21.000 controlador_vga:ins_controlador_vga\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 divisor_frec:ins_reloj_jugadores\|temporal  " "   -1.000             -10.000 divisor_frec:ins_reloj_jugadores\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702019069736 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702019069736 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702019071186 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702019071190 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 25 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702019071330 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 08 01:04:31 2023 " "Processing ended: Fri Dec 08 01:04:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702019071330 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702019071330 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702019071330 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1702019071330 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 121 s " "Quartus Prime Full Compilation was successful. 0 errors, 121 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1702019072097 ""}
