###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Fri Nov  4 03:21:51 2016
#  Command:           optDesign -postRoute -hold
###############################################################
Path 1: VIOLATED Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[25] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[25] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \memif_crcf2.f0_rdata [25]         (v) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.110
+ Hold                          0.048
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.408
  Arrival Time                  0.705
  Slack Time                   -0.703
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                 | \memif_crcf2.f0_rdata [25] v |         | 0.000 |       |   0.600 |    1.303 | 
     | U3141                           | C v -> Y ^                   | AOI22X1 | 0.062 | 0.063 |   0.663 |    1.366 | 
     | U3142                           | B ^ -> Y v                   | NAND2X1 | 0.034 | 0.041 |   0.705 |    1.408 | 
     | \tx_core/tx_rs/crc_tx_d_reg[25] | D v                          | DFFSR   | 0.034 | 0.000 |   0.705 |    1.408 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |              |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.703 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.420 | 
     | FECTS_clks_clk___L2_I6          | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.305 |   0.588 |   -0.115 | 
     | FECTS_clks_clk___L3_I31         | A ^ -> Y ^   | CLKBUF1 | 0.172 | 0.260 |   0.848 |    0.144 | 
     | FECTS_clks_clk___L4_I163        | A ^ -> Y ^   | CLKBUF1 | 0.179 | 0.251 |   1.098 |    0.395 | 
     | \tx_core/tx_rs/crc_tx_d_reg[25] | CLK ^        | DFFSR   | 0.184 | 0.012 |   1.110 |    0.407 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[18] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[18] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \memif_crcf2.f0_rdata [18]         (v) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.111
+ Hold                          0.048
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.408
  Arrival Time                  0.707
  Slack Time                   -0.702
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                 | \memif_crcf2.f0_rdata [18] v |         | 0.000 |       |   0.600 |    1.302 | 
     | U3179                           | C v -> Y ^                   | AOI22X1 | 0.063 | 0.064 |   0.664 |    1.366 | 
     | U3180                           | B ^ -> Y v                   | NAND2X1 | 0.033 | 0.042 |   0.706 |    1.408 | 
     | \tx_core/tx_rs/crc_tx_d_reg[18] | D v                          | DFFSR   | 0.033 | 0.000 |   0.707 |    1.408 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |              |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.702 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.419 | 
     | FECTS_clks_clk___L2_I6          | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.305 |   0.588 |   -0.114 | 
     | FECTS_clks_clk___L3_I31         | A ^ -> Y ^   | CLKBUF1 | 0.172 | 0.260 |   0.848 |    0.146 | 
     | FECTS_clks_clk___L4_I163        | A ^ -> Y ^   | CLKBUF1 | 0.179 | 0.251 |   1.098 |    0.396 | 
     | \tx_core/tx_rs/crc_tx_d_reg[18] | CLK ^        | DFFSR   | 0.184 | 0.013 |   1.111 |    0.409 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[24] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[24] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \memif_crcf2.f0_rdata [24]         (v) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.110
+ Hold                          0.047
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.407
  Arrival Time                  0.706
  Slack Time                   -0.701
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                 | \memif_crcf2.f0_rdata [24] v |         | 0.000 |       |   0.600 |    1.301 | 
     | U3353                           | C v -> Y ^                   | AOI22X1 | 0.064 | 0.065 |   0.665 |    1.365 | 
     | U3354                           | B ^ -> Y v                   | NAND2X1 | 0.036 | 0.041 |   0.706 |    1.407 | 
     | \tx_core/tx_rs/crc_tx_d_reg[24] | D v                          | DFFSR   | 0.036 | 0.000 |   0.706 |    1.407 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |              |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.701 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.418 | 
     | FECTS_clks_clk___L2_I6          | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.305 |   0.588 |   -0.113 | 
     | FECTS_clks_clk___L3_I31         | A ^ -> Y ^   | CLKBUF1 | 0.172 | 0.260 |   0.848 |    0.147 | 
     | FECTS_clks_clk___L4_I163        | A ^ -> Y ^   | CLKBUF1 | 0.179 | 0.251 |   1.098 |    0.397 | 
     | \tx_core/tx_rs/crc_tx_d_reg[24] | CLK ^        | DFFSR   | 0.184 | 0.012 |   1.110 |    0.409 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[5] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[5] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \memif_crcf2.f0_rdata [5]         (v) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.111
+ Hold                          0.047
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.408
  Arrival Time                  0.709
  Slack Time                   -0.699
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                             |         |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                | \memif_crcf2.f0_rdata [5] v |         | 0.000 |       |   0.600 |    1.299 | 
     | U3257                          | C v -> Y ^                  | AOI22X1 | 0.061 | 0.063 |   0.663 |    1.362 | 
     | U3258                          | B ^ -> Y v                  | NAND2X1 | 0.038 | 0.046 |   0.709 |    1.408 | 
     | \tx_core/tx_rs/crc_tx_d_reg[5] | D v                         | DFFSR   | 0.038 | 0.000 |   0.709 |    1.408 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.699 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.416 | 
     | FECTS_clks_clk___L2_I6         | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.305 |   0.588 |   -0.111 | 
     | FECTS_clks_clk___L3_I31        | A ^ -> Y ^   | CLKBUF1 | 0.172 | 0.260 |   0.848 |    0.149 | 
     | FECTS_clks_clk___L4_I163       | A ^ -> Y ^   | CLKBUF1 | 0.179 | 0.251 |   1.098 |    0.399 | 
     | \tx_core/tx_rs/crc_tx_d_reg[5] | CLK ^        | DFFSR   | 0.184 | 0.013 |   1.111 |    0.413 | 
     +----------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[10] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[10] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \memif_crcf2.f0_rdata [10]         (v) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.110
+ Hold                          0.047
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.407
  Arrival Time                  0.708
  Slack Time                   -0.699
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                 | \memif_crcf2.f0_rdata [10] v |         | 0.000 |       |   0.600 |    1.299 | 
     | U3188                           | C v -> Y ^                   | AOI22X1 | 0.065 | 0.066 |   0.666 |    1.364 | 
     | U3189                           | B ^ -> Y v                   | NAND2X1 | 0.037 | 0.042 |   0.708 |    1.407 | 
     | \tx_core/tx_rs/crc_tx_d_reg[10] | D v                          | DFFSR   | 0.037 | 0.000 |   0.708 |    1.407 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |              |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.699 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.416 | 
     | FECTS_clks_clk___L2_I6          | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.305 |   0.588 |   -0.111 | 
     | FECTS_clks_clk___L3_I31         | A ^ -> Y ^   | CLKBUF1 | 0.172 | 0.260 |   0.848 |    0.149 | 
     | FECTS_clks_clk___L4_I163        | A ^ -> Y ^   | CLKBUF1 | 0.179 | 0.251 |   1.098 |    0.400 | 
     | \tx_core/tx_rs/crc_tx_d_reg[10] | CLK ^        | DFFSR   | 0.184 | 0.012 |   1.110 |    0.412 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[7] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[7] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \memif_crcf2.f0_rdata [7]         (v) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.111
+ Hold                          0.048
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.409
  Arrival Time                  0.720
  Slack Time                   -0.689
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                             |         |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                | \memif_crcf2.f0_rdata [7] v |         | 0.000 |       |   0.600 |    1.289 | 
     | U3317                          | C v -> Y ^                  | AOI22X1 | 0.081 | 0.076 |   0.675 |    1.365 | 
     | U3318                          | B ^ -> Y v                  | NAND2X1 | 0.033 | 0.044 |   0.719 |    1.409 | 
     | \tx_core/tx_rs/crc_tx_d_reg[7] | D v                         | DFFSR   | 0.033 | 0.000 |   0.720 |    1.409 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.689 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.407 | 
     | FECTS_clks_clk___L2_I6         | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.305 |   0.588 |   -0.102 | 
     | FECTS_clks_clk___L3_I31        | A ^ -> Y ^   | CLKBUF1 | 0.172 | 0.260 |   0.848 |    0.158 | 
     | FECTS_clks_clk___L4_I163       | A ^ -> Y ^   | CLKBUF1 | 0.179 | 0.251 |   1.098 |    0.409 | 
     | \tx_core/tx_rs/crc_tx_d_reg[7] | CLK ^        | DFFSR   | 0.184 | 0.013 |   1.111 |    0.422 | 
     +----------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[2] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[2] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \memif_crcf2.f0_rdata [2]         (v) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.109
+ Hold                          0.046
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.405
  Arrival Time                  0.717
  Slack Time                   -0.689
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                             |         |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                | \memif_crcf2.f0_rdata [2] v |         | 0.000 |       |   0.600 |    1.289 | 
     | U3166                          | C v -> Y ^                  | AOI22X1 | 0.073 | 0.071 |   0.671 |    1.359 | 
     | U3167                          | B ^ -> Y v                  | NAND2X1 | 0.040 | 0.046 |   0.716 |    1.405 | 
     | \tx_core/tx_rs/crc_tx_d_reg[2] | D v                         | DFFSR   | 0.040 | 0.000 |   0.717 |    1.405 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.689 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.406 | 
     | FECTS_clks_clk___L2_I6         | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.305 |   0.588 |   -0.101 | 
     | FECTS_clks_clk___L3_I31        | A ^ -> Y ^   | CLKBUF1 | 0.172 | 0.260 |   0.848 |    0.159 | 
     | FECTS_clks_clk___L4_I163       | A ^ -> Y ^   | CLKBUF1 | 0.179 | 0.251 |   1.098 |    0.409 | 
     | \tx_core/tx_rs/crc_tx_d_reg[2] | CLK ^        | DFFSR   | 0.184 | 0.011 |   1.109 |    0.421 | 
     +----------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[17] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[17] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \memif_crcf2.f0_rdata [17]         (v) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.109
+ Hold                          0.046
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.405
  Arrival Time                  0.717
  Slack Time                   -0.688
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                 | \memif_crcf2.f0_rdata [17] v |         | 0.000 |       |   0.600 |    1.288 | 
     | U3148                           | C v -> Y ^                   | AOI22X1 | 0.068 | 0.068 |   0.668 |    1.355 | 
     | U3149                           | B ^ -> Y v                   | NAND2X1 | 0.042 | 0.049 |   0.717 |    1.405 | 
     | \tx_core/tx_rs/crc_tx_d_reg[17] | D v                          | DFFSR   | 0.042 | 0.000 |   0.717 |    1.405 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |              |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.688 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.405 | 
     | FECTS_clks_clk___L2_I6          | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.305 |   0.588 |   -0.100 | 
     | FECTS_clks_clk___L3_I31         | A ^ -> Y ^   | CLKBUF1 | 0.172 | 0.260 |   0.848 |    0.160 | 
     | FECTS_clks_clk___L4_I163        | A ^ -> Y ^   | CLKBUF1 | 0.179 | 0.251 |   1.098 |    0.410 | 
     | \tx_core/tx_rs/crc_tx_d_reg[17] | CLK ^        | DFFSR   | 0.184 | 0.011 |   1.109 |    0.422 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[1] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[1] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \memif_crcf2.f0_rdata [1]         (v) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.109
+ Hold                          0.047
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.406
  Arrival Time                  0.720
  Slack Time                   -0.686
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                             |         |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                | \memif_crcf2.f0_rdata [1] v |         | 0.000 |       |   0.600 |    1.286 | 
     | U3157                          | C v -> Y ^                  | AOI22X1 | 0.079 | 0.075 |   0.674 |    1.360 | 
     | U3158                          | B ^ -> Y v                  | NAND2X1 | 0.035 | 0.045 |   0.720 |    1.406 | 
     | \tx_core/tx_rs/crc_tx_d_reg[1] | D v                         | DFFSR   | 0.035 | 0.000 |   0.720 |    1.406 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.686 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.403 | 
     | FECTS_clks_clk___L2_I6         | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.305 |   0.588 |   -0.098 | 
     | FECTS_clks_clk___L3_I31        | A ^ -> Y ^   | CLKBUF1 | 0.172 | 0.260 |   0.848 |    0.162 | 
     | FECTS_clks_clk___L4_I163       | A ^ -> Y ^   | CLKBUF1 | 0.179 | 0.251 |   1.098 |    0.412 | 
     | \tx_core/tx_rs/crc_tx_d_reg[1] | CLK ^        | DFFSR   | 0.184 | 0.011 |   1.109 |    0.423 | 
     +----------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[4] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[4] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \memif_crcf0.f0_rdata [4]         (v) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.101
+ Hold                          0.036
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.387
  Arrival Time                  0.707
  Slack Time                   -0.680
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                             |         |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                | \memif_crcf0.f0_rdata [4] v |         | 0.000 |       |   0.600 |    1.280 | 
     | U3226                          | C v -> Y ^                  | AOI22X1 | 0.060 | 0.059 |   0.659 |    1.338 | 
     | U3228                          | A ^ -> Y v                  | NAND2X1 | 0.040 | 0.048 |   0.707 |    1.386 | 
     | \tx_core/tx_rs/crc_tx_d_reg[4] | D v                         | DFFSR   | 0.040 | 0.000 |   0.707 |    1.387 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.680 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.397 | 
     | FECTS_clks_clk___L2_I6         | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.305 |   0.588 |   -0.092 | 
     | FECTS_clks_clk___L3_I31        | A ^ -> Y ^   | CLKBUF1 | 0.172 | 0.260 |   0.848 |    0.168 | 
     | FECTS_clks_clk___L4_I162       | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.247 |   1.094 |    0.415 | 
     | \tx_core/tx_rs/crc_tx_d_reg[4] | CLK ^        | DFFSR   | 0.154 | 0.007 |   1.101 |    0.421 | 
     +----------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[3] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[3] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \memif_crcf2.f0_rdata [3]         (v) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.100
+ Hold                          0.036
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.386
  Arrival Time                  0.708
  Slack Time                   -0.678
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                             |         |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                | \memif_crcf2.f0_rdata [3] v |         | 0.000 |       |   0.600 |    1.278 | 
     | U3197                          | C v -> Y ^                  | AOI22X1 | 0.064 | 0.064 |   0.664 |    1.342 | 
     | U3198                          | B ^ -> Y v                  | NAND2X1 | 0.038 | 0.043 |   0.708 |    1.385 | 
     | \tx_core/tx_rs/crc_tx_d_reg[3] | D v                         | DFFSR   | 0.038 | 0.000 |   0.708 |    1.386 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.678 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.395 | 
     | FECTS_clks_clk___L2_I6         | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.305 |   0.588 |   -0.090 | 
     | FECTS_clks_clk___L3_I31        | A ^ -> Y ^   | CLKBUF1 | 0.172 | 0.260 |   0.848 |    0.170 | 
     | FECTS_clks_clk___L4_I162       | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.247 |   1.094 |    0.417 | 
     | \tx_core/tx_rs/crc_tx_d_reg[3] | CLK ^        | DFFSR   | 0.154 | 0.005 |   1.100 |    0.422 | 
     +----------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[6] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[6] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \memif_crcf0.f0_rdata [6]         (v) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.101
+ Hold                          0.035
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.386
  Arrival Time                  0.717
  Slack Time                   -0.669
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                             |         |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                | \memif_crcf0.f0_rdata [6] v |         | 0.000 |       |   0.600 |    1.269 | 
     | U3286                          | C v -> Y ^                  | AOI22X1 | 0.069 | 0.066 |   0.666 |    1.335 | 
     | U3288                          | A ^ -> Y v                  | NAND2X1 | 0.044 | 0.051 |   0.716 |    1.385 | 
     | \tx_core/tx_rs/crc_tx_d_reg[6] | D v                         | DFFSR   | 0.044 | 0.000 |   0.717 |    1.386 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.669 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.386 | 
     | FECTS_clks_clk___L2_I6         | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.305 |   0.588 |   -0.081 | 
     | FECTS_clks_clk___L3_I31        | A ^ -> Y ^   | CLKBUF1 | 0.172 | 0.260 |   0.848 |    0.179 | 
     | FECTS_clks_clk___L4_I162       | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.247 |   1.094 |    0.425 | 
     | \tx_core/tx_rs/crc_tx_d_reg[6] | CLK ^        | DFFSR   | 0.154 | 0.007 |   1.101 |    0.432 | 
     +----------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt0 /\data32_d_
reg[10] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data32_d_reg[10] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.159
+ Removal                       0.229
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.639
  Arrival Time                  1.000
  Slack Time                   -0.639
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.639 | 
     | \tx_core/tx_crc/crcpkt0 /\data32_d_reg[10] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.639 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.639 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.356 | 
     | FECTS_clks_clk___L2_I5                     | A ^ -> Y ^   | CLKBUF1 | 0.207 | 0.324 |   0.607 |   -0.032 | 
     | FECTS_clks_clk___L3_I30                    | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.288 |   0.895 |    0.256 | 
     | FECTS_clks_clk___L4_I157                   | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.253 |   1.148 |    0.509 | 
     | \tx_core/tx_crc/crcpkt0 /\data32_d_reg[10] | CLK ^        | DFFSR   | 0.190 | 0.012 |   1.159 |    0.521 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin24_d_
reg[20] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin24_d_reg[20] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                      (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.157
+ Removal                       0.229
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.636
  Arrival Time                  1.000
  Slack Time                   -0.636
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                             | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.636 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin24_d_reg[20] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.636 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.636 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.354 | 
     | FECTS_clks_clk___L2_I5                      | A ^ -> Y ^   | CLKBUF1 | 0.207 | 0.324 |   0.607 |   -0.029 | 
     | FECTS_clks_clk___L3_I30                     | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.288 |   0.895 |    0.258 | 
     | FECTS_clks_clk___L4_I157                    | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.253 |   1.148 |    0.511 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin24_d_reg[20] | CLK ^        | DFFSR   | 0.189 | 0.009 |   1.157 |    0.521 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Removal Check with Pin \tx_core/axi_master /\pkt2_fifo/r_ptr_
reg[5] /CLK 
Endpoint:   \tx_core/axi_master /\pkt2_fifo/r_ptr_reg[5] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                       (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.152
+ Removal                       0.234
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.636
  Arrival Time                  1.000
  Slack Time                   -0.636
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                              | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.636 | 
     | \tx_core/axi_master /\pkt2_fifo/r_ptr_reg[5] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.636 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.636 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.353 | 
     | FECTS_clks_clk___L2_I4                       | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.332 |   0.615 |   -0.022 | 
     | FECTS_clks_clk___L3_I21                      | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.264 |   0.878 |    0.242 | 
     | FECTS_clks_clk___L4_I112                     | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.263 |   1.141 |    0.505 | 
     | \tx_core/axi_master /\pkt2_fifo/r_ptr_reg[5] | CLK ^        | DFFSR   | 0.199 | 0.011 |   1.152 |    0.516 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Removal Check with Pin \tx_core/axi_slave/wchaddr_fifo/r_ptr_
reg[4] /CLK 
Endpoint:   \tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[4] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                       (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.152
+ Removal                       0.234
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.636
  Arrival Time                  1.000
  Slack Time                   -0.636
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                              | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.636 | 
     | \tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[4] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.636 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.636 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.353 | 
     | FECTS_clks_clk___L2_I4                       | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.332 |   0.615 |   -0.021 | 
     | FECTS_clks_clk___L3_I21                      | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.264 |   0.878 |    0.242 | 
     | FECTS_clks_clk___L4_I112                     | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.263 |   1.141 |    0.505 | 
     | \tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[4] | CLK ^        | DFFSR   | 0.199 | 0.011 |   1.152 |    0.516 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Removal Check with Pin \tx_core/axi_master /\pkt2_fifo/w_ptr_
reg[5] /CLK 
Endpoint:   \tx_core/axi_master /\pkt2_fifo/w_ptr_reg[5] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                       (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.152
+ Removal                       0.234
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.636
  Arrival Time                  1.000
  Slack Time                   -0.636
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                              | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.636 | 
     | \tx_core/axi_master /\pkt2_fifo/w_ptr_reg[5] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.636 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.636 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.353 | 
     | FECTS_clks_clk___L2_I4                       | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.332 |   0.615 |   -0.021 | 
     | FECTS_clks_clk___L3_I21                      | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.264 |   0.878 |    0.242 | 
     | FECTS_clks_clk___L4_I112                     | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.263 |   1.141 |    0.505 | 
     | \tx_core/axi_master /\pkt2_fifo/w_ptr_reg[5] | CLK ^        | DFFSR   | 0.199 | 0.011 |   1.152 |    0.516 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Removal Check with Pin \tx_core/axi_slave/wchaddr_fifo/r_ptr_
reg[3] /CLK 
Endpoint:   \tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                       (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.152
+ Removal                       0.234
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.636
  Arrival Time                  1.000
  Slack Time                   -0.636
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                              | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.636 | 
     | \tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[3] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.636 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.636 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.353 | 
     | FECTS_clks_clk___L2_I4                       | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.332 |   0.615 |   -0.021 | 
     | FECTS_clks_clk___L3_I21                      | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.264 |   0.878 |    0.242 | 
     | FECTS_clks_clk___L4_I112                     | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.263 |   1.141 |    0.505 | 
     | \tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[3] | CLK ^        | DFFSR   | 0.199 | 0.011 |   1.152 |    0.516 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Removal Check with Pin \tx_core/axi_slave/wchaddr_fifo/r_ptr_
reg[2] /CLK 
Endpoint:   \tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                       (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.152
+ Removal                       0.234
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.636
  Arrival Time                  1.000
  Slack Time                   -0.636
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                              | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.636 | 
     | \tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[2] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.636 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.636 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.353 | 
     | FECTS_clks_clk___L2_I4                       | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.332 |   0.615 |   -0.021 | 
     | FECTS_clks_clk___L3_I21                      | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.264 |   0.878 |    0.242 | 
     | FECTS_clks_clk___L4_I112                     | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.263 |   1.141 |    0.505 | 
     | \tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[2] | CLK ^        | DFFSR   | 0.199 | 0.011 |   1.152 |    0.516 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin24_d_
reg[10] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin24_d_reg[10] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                      (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.157
+ Removal                       0.229
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.636
  Arrival Time                  1.000
  Slack Time                   -0.636
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                             | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.636 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin24_d_reg[10] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.636 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.636 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.353 | 
     | FECTS_clks_clk___L2_I5                      | A ^ -> Y ^   | CLKBUF1 | 0.207 | 0.324 |   0.607 |   -0.029 | 
     | FECTS_clks_clk___L3_I30                     | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.288 |   0.895 |    0.259 | 
     | FECTS_clks_clk___L4_I157                    | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.253 |   1.148 |    0.512 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin24_d_reg[10] | CLK ^        | DFFSR   | 0.189 | 0.009 |   1.157 |    0.521 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Removal Check with Pin \tx_core/axi_slave/wchaddr_fifo/w_ptr_
reg[4] /CLK 
Endpoint:   \tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[4] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                       (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.152
+ Removal                       0.234
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.636
  Arrival Time                  1.000
  Slack Time                   -0.636
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                              | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.636 | 
     | \tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[4] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.636 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.636 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.353 | 
     | FECTS_clks_clk___L2_I4                       | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.332 |   0.615 |   -0.021 | 
     | FECTS_clks_clk___L3_I21                      | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.264 |   0.878 |    0.243 | 
     | FECTS_clks_clk___L4_I112                     | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.263 |   1.141 |    0.505 | 
     | \tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[4] | CLK ^        | DFFSR   | 0.199 | 0.011 |   1.152 |    0.516 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Removal Check with Pin \tx_core/axi_slave/wchrsp_fifo/r_ptr_
reg[4] /CLK 
Endpoint:   \tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[4] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                      (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.151
+ Removal                       0.234
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.635
  Arrival Time                  1.000
  Slack Time                   -0.635
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                             | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.635 | 
     | \tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[4] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.635 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.635 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.353 | 
     | FECTS_clks_clk___L2_I4                      | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.332 |   0.615 |   -0.021 | 
     | FECTS_clks_clk___L3_I21                     | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.264 |   0.878 |    0.243 | 
     | FECTS_clks_clk___L4_I112                    | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.263 |   1.141 |    0.506 | 
     | \tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[4] | CLK ^        | DFFSR   | 0.199 | 0.010 |   1.151 |    0.516 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Removal Check with Pin \tx_core/axi_slave/wchrsp_fifo/r_ptr_
reg[3] /CLK 
Endpoint:   \tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                      (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.151
+ Removal                       0.234
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.635
  Arrival Time                  1.000
  Slack Time                   -0.635
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                             | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.635 | 
     | \tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[3] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.635 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.635 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.352 | 
     | FECTS_clks_clk___L2_I4                      | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.332 |   0.615 |   -0.020 | 
     | FECTS_clks_clk___L3_I21                     | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.264 |   0.878 |    0.244 | 
     | FECTS_clks_clk___L4_I112                    | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.263 |   1.141 |    0.506 | 
     | \tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[3] | CLK ^        | DFFSR   | 0.199 | 0.010 |   1.151 |    0.516 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin24_d_
reg[8] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin24_d_reg[8] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.155
+ Removal                       0.229
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.635
  Arrival Time                  1.000
  Slack Time                   -0.635
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.635 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin24_d_reg[8] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.635 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.635 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.352 | 
     | FECTS_clks_clk___L2_I5                     | A ^ -> Y ^   | CLKBUF1 | 0.207 | 0.324 |   0.607 |   -0.027 | 
     | FECTS_clks_clk___L3_I30                    | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.288 |   0.895 |    0.260 | 
     | FECTS_clks_clk___L4_I157                   | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.253 |   1.148 |    0.513 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin24_d_reg[8] | CLK ^        | DFFSR   | 0.189 | 0.008 |   1.155 |    0.521 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Removal Check with Pin \tx_core/axi_slave/wchrsp_fifo/w_ptr_
reg[3] /CLK 
Endpoint:   \tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                      (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.150
+ Removal                       0.234
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.634
  Arrival Time                  1.000
  Slack Time                   -0.634
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                             | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.634 | 
     | \tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[3] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.634 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.634 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.351 | 
     | FECTS_clks_clk___L2_I4                      | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.332 |   0.615 |   -0.019 | 
     | FECTS_clks_clk___L3_I21                     | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.264 |   0.878 |    0.244 | 
     | FECTS_clks_clk___L4_I112                    | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.263 |   1.141 |    0.507 | 
     | \tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[3] | CLK ^        | DFFSR   | 0.199 | 0.009 |   1.150 |    0.516 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Removal Check with Pin \tx_core/axi_slave/wchrsp_fifo/w_ptr_
reg[2] /CLK 
Endpoint:   \tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                      (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.150
+ Removal                       0.234
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.634
  Arrival Time                  1.000
  Slack Time                   -0.634
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                             | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.634 | 
     | \tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[2] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.634 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.634 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.351 | 
     | FECTS_clks_clk___L2_I4                      | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.332 |   0.615 |   -0.019 | 
     | FECTS_clks_clk___L3_I21                     | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.264 |   0.878 |    0.245 | 
     | FECTS_clks_clk___L4_I112                    | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.263 |   1.141 |    0.507 | 
     | \tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[2] | CLK ^        | DFFSR   | 0.199 | 0.009 |   1.150 |    0.516 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Removal Check with Pin \tx_core/axi_slave/wchrsp_fifo/w_ptr_
reg[1] /CLK 
Endpoint:   \tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                      (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.150
+ Removal                       0.234
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.634
  Arrival Time                  1.000
  Slack Time                   -0.634
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                             | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.634 | 
     | \tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[1] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.634 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.634 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.351 | 
     | FECTS_clks_clk___L2_I4                      | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.332 |   0.615 |   -0.019 | 
     | FECTS_clks_clk___L3_I21                     | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.264 |   0.878 |    0.245 | 
     | FECTS_clks_clk___L4_I112                    | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.263 |   1.141 |    0.507 | 
     | \tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[1] | CLK ^        | DFFSR   | 0.199 | 0.009 |   1.150 |    0.516 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Removal Check with Pin \tx_core/axi_slave/wchaddr_fifo/w_ptr_
reg[3] /CLK 
Endpoint:   \tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                       (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.150
+ Removal                       0.234
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.634
  Arrival Time                  1.000
  Slack Time                   -0.634
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                              | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.634 | 
     | \tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[3] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.634 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.634 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.351 | 
     | FECTS_clks_clk___L2_I4                       | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.332 |   0.615 |   -0.019 | 
     | FECTS_clks_clk___L3_I21                      | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.264 |   0.878 |    0.245 | 
     | FECTS_clks_clk___L4_I112                     | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.263 |   1.141 |    0.507 | 
     | \tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[3] | CLK ^        | DFFSR   | 0.199 | 0.009 |   1.150 |    0.516 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Removal Check with Pin \tx_core/axi_slave/wchrsp_fifo/w_ptr_
reg[0] /CLK 
Endpoint:   \tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                      (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.150
+ Removal                       0.234
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.633
  Arrival Time                  1.000
  Slack Time                   -0.633
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                             | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.633 | 
     | \tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[0] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.633 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.633 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.351 | 
     | FECTS_clks_clk___L2_I4                      | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.332 |   0.615 |   -0.019 | 
     | FECTS_clks_clk___L3_I21                     | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.264 |   0.878 |    0.245 | 
     | FECTS_clks_clk___L4_I112                    | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.263 |   1.141 |    0.508 | 
     | \tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[0] | CLK ^        | DFFSR   | 0.199 | 0.009 |   1.150 |    0.516 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Removal Check with Pin \tx_core/axi_slave/wchaddr_fifo/w_ptr_
reg[0] /CLK 
Endpoint:   \tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                       (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.149
+ Removal                       0.234
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.633
  Arrival Time                  1.000
  Slack Time                   -0.633
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                              | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.633 | 
     | \tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[0] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.633 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.633 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.350 | 
     | FECTS_clks_clk___L2_I4                       | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.332 |   0.615 |   -0.018 | 
     | FECTS_clks_clk___L3_I21                      | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.264 |   0.878 |    0.245 | 
     | FECTS_clks_clk___L4_I112                     | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.263 |   1.141 |    0.508 | 
     | \tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[0] | CLK ^        | DFFSR   | 0.199 | 0.008 |   1.149 |    0.516 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin24_d_
reg[9] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin24_d_reg[9] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.154
+ Removal                       0.229
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.633
  Arrival Time                  1.000
  Slack Time                   -0.633
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.633 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin24_d_reg[9] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.633 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.633 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.350 | 
     | FECTS_clks_clk___L2_I5                     | A ^ -> Y ^   | CLKBUF1 | 0.207 | 0.324 |   0.607 |   -0.026 | 
     | FECTS_clks_clk___L3_I30                    | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.288 |   0.895 |    0.262 | 
     | FECTS_clks_clk___L4_I157                   | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.253 |   1.148 |    0.515 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin24_d_reg[9] | CLK ^        | DFFSR   | 0.189 | 0.006 |   1.154 |    0.521 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Removal Check with Pin \tx_core/axi_slave/wchaddr_fifo/r_ptr_
reg[0] /CLK 
Endpoint:   \tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                       (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.149
+ Removal                       0.234
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.632
  Arrival Time                  1.000
  Slack Time                   -0.632
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                              | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.632 | 
     | \tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[0] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.632 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.632 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.350 | 
     | FECTS_clks_clk___L2_I4                       | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.332 |   0.615 |   -0.018 | 
     | FECTS_clks_clk___L3_I21                      | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.264 |   0.878 |    0.246 | 
     | FECTS_clks_clk___L4_I112                     | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.263 |   1.141 |    0.509 | 
     | \tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[0] | CLK ^        | DFFSR   | 0.198 | 0.008 |   1.149 |    0.516 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Removal Check with Pin \tx_core/axi_slave/wchrsp_fifo/w_ptr_
reg[4] /CLK 
Endpoint:   \tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[4] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                      (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.149
+ Removal                       0.234
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.632
  Arrival Time                  1.000
  Slack Time                   -0.632
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                             | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.632 | 
     | \tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[4] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.632 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.632 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.349 | 
     | FECTS_clks_clk___L2_I4                      | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.332 |   0.615 |   -0.018 | 
     | FECTS_clks_clk___L3_I21                     | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.264 |   0.878 |    0.246 | 
     | FECTS_clks_clk___L4_I112                    | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.263 |   1.141 |    0.509 | 
     | \tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[4] | CLK ^        | DFFSR   | 0.198 | 0.008 |   1.149 |    0.516 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Removal Check with Pin \tx_core/axi_slave/wchaddr_fifo/w_ptr_
reg[2] /CLK 
Endpoint:   \tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                       (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.149
+ Removal                       0.234
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.632
  Arrival Time                  1.000
  Slack Time                   -0.632
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                              | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.632 | 
     | \tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[2] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.632 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.632 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.349 | 
     | FECTS_clks_clk___L2_I4                       | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.332 |   0.615 |   -0.017 | 
     | FECTS_clks_clk___L3_I21                      | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.264 |   0.878 |    0.246 | 
     | FECTS_clks_clk___L4_I112                     | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.263 |   1.141 |    0.509 | 
     | \tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[2] | CLK ^        | DFFSR   | 0.198 | 0.007 |   1.149 |    0.516 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt0 /\data40_d_
reg[28] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data40_d_reg[28] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.155
+ Removal                       0.227
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.632
  Arrival Time                  1.000
  Slack Time                   -0.632
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.632 | 
     | \tx_core/tx_crc/crcpkt0 /\data40_d_reg[28] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.632 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.632 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.349 | 
     | FECTS_clks_clk___L2_I5                     | A ^ -> Y ^   | CLKBUF1 | 0.207 | 0.324 |   0.607 |   -0.024 | 
     | FECTS_clks_clk___L3_I30                    | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.288 |   0.895 |    0.263 | 
     | FECTS_clks_clk___L4_I155                   | A ^ -> Y ^   | CLKBUF1 | 0.182 | 0.257 |   1.152 |    0.521 | 
     | \tx_core/tx_crc/crcpkt0 /\data40_d_reg[28] | CLK ^        | DFFSR   | 0.184 | 0.003 |   1.155 |    0.523 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt0 /\data40_d_
reg[21] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data40_d_reg[21] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.155
+ Removal                       0.227
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.632
  Arrival Time                  1.000
  Slack Time                   -0.632
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.632 | 
     | \tx_core/tx_crc/crcpkt0 /\data40_d_reg[21] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.632 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.632 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.349 | 
     | FECTS_clks_clk___L2_I5                     | A ^ -> Y ^   | CLKBUF1 | 0.207 | 0.324 |   0.607 |   -0.024 | 
     | FECTS_clks_clk___L3_I30                    | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.288 |   0.895 |    0.263 | 
     | FECTS_clks_clk___L4_I155                   | A ^ -> Y ^   | CLKBUF1 | 0.182 | 0.257 |   1.152 |    0.521 | 
     | \tx_core/tx_crc/crcpkt0 /\data40_d_reg[21] | CLK ^        | DFFSR   | 0.184 | 0.003 |   1.155 |    0.523 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin40_d_
reg[8] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin40_d_reg[8] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.155
+ Removal                       0.227
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.631
  Arrival Time                  1.000
  Slack Time                   -0.631
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.631 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin40_d_reg[8] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.631 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.631 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.349 | 
     | FECTS_clks_clk___L2_I5                     | A ^ -> Y ^   | CLKBUF1 | 0.207 | 0.324 |   0.607 |   -0.024 | 
     | FECTS_clks_clk___L3_I30                    | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.288 |   0.895 |    0.263 | 
     | FECTS_clks_clk___L4_I155                   | A ^ -> Y ^   | CLKBUF1 | 0.182 | 0.257 |   1.152 |    0.521 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin40_d_reg[8] | CLK ^        | DFFSR   | 0.184 | 0.003 |   1.155 |    0.523 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin40_d_
reg[13] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin40_d_reg[13] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                      (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.155
+ Removal                       0.227
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.631
  Arrival Time                  1.000
  Slack Time                   -0.631
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                             | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.631 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin40_d_reg[13] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.631 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.631 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.349 | 
     | FECTS_clks_clk___L2_I5                      | A ^ -> Y ^   | CLKBUF1 | 0.207 | 0.324 |   0.607 |   -0.024 | 
     | FECTS_clks_clk___L3_I30                     | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.288 |   0.895 |    0.263 | 
     | FECTS_clks_clk___L4_I155                    | A ^ -> Y ^   | CLKBUF1 | 0.182 | 0.257 |   1.152 |    0.521 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin40_d_reg[13] | CLK ^        | DFFSR   | 0.184 | 0.002 |   1.155 |    0.523 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt0 /\data40_d_
reg[16] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data40_d_reg[16] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.155
+ Removal                       0.227
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.631
  Arrival Time                  1.000
  Slack Time                   -0.631
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.631 | 
     | \tx_core/tx_crc/crcpkt0 /\data40_d_reg[16] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.631 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.631 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.349 | 
     | FECTS_clks_clk___L2_I5                     | A ^ -> Y ^   | CLKBUF1 | 0.207 | 0.324 |   0.607 |   -0.024 | 
     | FECTS_clks_clk___L3_I30                    | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.288 |   0.895 |    0.263 | 
     | FECTS_clks_clk___L4_I155                   | A ^ -> Y ^   | CLKBUF1 | 0.182 | 0.257 |   1.152 |    0.521 | 
     | \tx_core/tx_crc/crcpkt0 /\data40_d_reg[16] | CLK ^        | DFFSR   | 0.184 | 0.002 |   1.155 |    0.523 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Removal Check with Pin \tx_core/axi_slave/wchaddr_fifo/r_ptr_
reg[1] /CLK 
Endpoint:   \tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                       (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.148
+ Removal                       0.234
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.631
  Arrival Time                  1.000
  Slack Time                   -0.631
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                              | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.631 | 
     | \tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[1] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.631 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.631 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.348 | 
     | FECTS_clks_clk___L2_I4                       | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.332 |   0.615 |   -0.017 | 
     | FECTS_clks_clk___L3_I21                      | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.264 |   0.878 |    0.247 | 
     | FECTS_clks_clk___L4_I112                     | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.263 |   1.141 |    0.510 | 
     | \tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[1] | CLK ^        | DFFSR   | 0.198 | 0.007 |   1.148 |    0.516 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin24_d_
reg[14] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin24_d_reg[14] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                      (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.152
+ Removal                       0.229
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.631
  Arrival Time                  1.000
  Slack Time                   -0.631
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                             | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.631 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin24_d_reg[14] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.631 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.631 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.348 | 
     | FECTS_clks_clk___L2_I5                      | A ^ -> Y ^   | CLKBUF1 | 0.207 | 0.324 |   0.607 |   -0.024 | 
     | FECTS_clks_clk___L3_I30                     | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.288 |   0.895 |    0.264 | 
     | FECTS_clks_clk___L4_I157                    | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.253 |   1.148 |    0.516 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin24_d_reg[14] | CLK ^        | DFFSR   | 0.188 | 0.005 |   1.152 |    0.521 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Removal Check with Pin \tx_core/axi_master /\pkt2_fifo/w_ptr_
reg[3] /CLK 
Endpoint:   \tx_core/axi_master /\pkt2_fifo/w_ptr_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                       (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.146
+ Removal                       0.233
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.630
  Arrival Time                  1.000
  Slack Time                   -0.630
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                              | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.630 | 
     | \tx_core/axi_master /\pkt2_fifo/w_ptr_reg[3] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.630 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.630 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.347 | 
     | FECTS_clks_clk___L2_I4                       | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.332 |   0.615 |   -0.015 | 
     | FECTS_clks_clk___L3_I21                      | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.264 |   0.878 |    0.249 | 
     | FECTS_clks_clk___L4_I112                     | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.263 |   1.141 |    0.511 | 
     | \tx_core/axi_master /\pkt2_fifo/w_ptr_reg[3] | CLK ^        | DFFSR   | 0.198 | 0.005 |   1.146 |    0.517 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt0 /load32_d_reg/
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /load32_d_reg/R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.151
+ Removal                       0.228
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.629
  Arrival Time                  1.000
  Slack Time                   -0.629
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                       | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.629 | 
     | \tx_core/tx_crc/crcpkt0 /load32_d_reg | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.629 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.629 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.347 | 
     | FECTS_clks_clk___L2_I5                | A ^ -> Y ^   | CLKBUF1 | 0.207 | 0.324 |   0.607 |   -0.022 | 
     | FECTS_clks_clk___L3_I30               | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.288 |   0.895 |    0.265 | 
     | FECTS_clks_clk___L4_I157              | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.253 |   1.148 |    0.518 | 
     | \tx_core/tx_crc/crcpkt0 /load32_d_reg | CLK ^        | DFFSR   | 0.187 | 0.004 |   1.151 |    0.522 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Removal Check with Pin \tx_core/axi_master /\pkt2_fifo/r_ptr_
reg[4] /CLK 
Endpoint:   \tx_core/axi_master /\pkt2_fifo/r_ptr_reg[4] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                       (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.145
+ Removal                       0.233
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.628
  Arrival Time                  1.000
  Slack Time                   -0.628
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                              | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.628 | 
     | \tx_core/axi_master /\pkt2_fifo/r_ptr_reg[4] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.628 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.628 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.345 | 
     | FECTS_clks_clk___L2_I4                       | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.332 |   0.615 |   -0.014 | 
     | FECTS_clks_clk___L3_I21                      | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.264 |   0.878 |    0.250 | 
     | FECTS_clks_clk___L4_I112                     | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.263 |   1.141 |    0.513 | 
     | \tx_core/axi_master /\pkt2_fifo/r_ptr_reg[4] | CLK ^        | DFFSR   | 0.197 | 0.004 |   1.145 |    0.517 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Removal Check with Pin \tx_core/axi_master /\pkt2_fifo/r_ptr_
reg[3] /CLK 
Endpoint:   \tx_core/axi_master /\pkt2_fifo/r_ptr_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                       (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.145
+ Removal                       0.233
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.628
  Arrival Time                  1.000
  Slack Time                   -0.628
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                              | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.628 | 
     | \tx_core/axi_master /\pkt2_fifo/r_ptr_reg[3] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.628 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.628 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.345 | 
     | FECTS_clks_clk___L2_I4                       | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.332 |   0.615 |   -0.014 | 
     | FECTS_clks_clk___L3_I21                      | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.264 |   0.878 |    0.250 | 
     | FECTS_clks_clk___L4_I112                     | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.263 |   1.141 |    0.513 | 
     | \tx_core/axi_master /\pkt2_fifo/r_ptr_reg[3] | CLK ^        | DFFSR   | 0.197 | 0.004 |   1.145 |    0.517 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Removal Check with Pin \tx_core/axi_master /\pkt2_fifo/w_ptr_
reg[4] /CLK 
Endpoint:   \tx_core/axi_master /\pkt2_fifo/w_ptr_reg[4] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                       (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.145
+ Removal                       0.233
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.628
  Arrival Time                  1.000
  Slack Time                   -0.628
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                              | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.628 | 
     | \tx_core/axi_master /\pkt2_fifo/w_ptr_reg[4] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.628 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.628 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.345 | 
     | FECTS_clks_clk___L2_I4                       | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.332 |   0.615 |   -0.014 | 
     | FECTS_clks_clk___L3_I21                      | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.264 |   0.878 |    0.250 | 
     | FECTS_clks_clk___L4_I112                     | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.263 |   1.141 |    0.513 | 
     | \tx_core/axi_master /\pkt2_fifo/w_ptr_reg[4] | CLK ^        | DFFSR   | 0.197 | 0.004 |   1.145 |    0.517 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin32_d_
reg[10] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin32_d_reg[10] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                      (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.150
+ Removal                       0.228
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.628
  Arrival Time                  1.000
  Slack Time                   -0.628
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                             | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.628 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin32_d_reg[10] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.628 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.628 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.345 | 
     | FECTS_clks_clk___L2_I5                      | A ^ -> Y ^   | CLKBUF1 | 0.207 | 0.324 |   0.607 |   -0.021 | 
     | FECTS_clks_clk___L3_I30                     | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.288 |   0.895 |    0.267 | 
     | FECTS_clks_clk___L4_I157                    | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.253 |   1.148 |    0.520 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin32_d_reg[10] | CLK ^        | DFFSR   | 0.186 | 0.002 |   1.150 |    0.522 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Removal Check with Pin \tx_core/axi_master /\pkt2_fifo/w_ptr_
reg[2] /CLK 
Endpoint:   \tx_core/axi_master /\pkt2_fifo/w_ptr_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                       (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.143
+ Removal                       0.233
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.626
  Arrival Time                  1.000
  Slack Time                   -0.626
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                              | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.626 | 
     | \tx_core/axi_master /\pkt2_fifo/w_ptr_reg[2] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.626 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.626 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.343 | 
     | FECTS_clks_clk___L2_I4                       | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.332 |   0.615 |   -0.012 | 
     | FECTS_clks_clk___L3_I21                      | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.264 |   0.878 |    0.252 | 
     | FECTS_clks_clk___L4_I112                     | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.263 |   1.141 |    0.515 | 
     | \tx_core/axi_master /\pkt2_fifo/w_ptr_reg[2] | CLK ^        | DFFSR   | 0.197 | 0.002 |   1.143 |    0.517 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Removal Check with Pin \tx_core/axi_master /\pkt2_fifo/r_ptr_
reg[1] /CLK 
Endpoint:   \tx_core/axi_master /\pkt2_fifo/r_ptr_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                       (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.143
+ Removal                       0.233
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.626
  Arrival Time                  1.000
  Slack Time                   -0.626
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                              | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.626 | 
     | \tx_core/axi_master /\pkt2_fifo/r_ptr_reg[1] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.626 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.626 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.343 | 
     | FECTS_clks_clk___L2_I4                       | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.332 |   0.615 |   -0.011 | 
     | FECTS_clks_clk___L3_I21                      | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.264 |   0.878 |    0.252 | 
     | FECTS_clks_clk___L4_I112                     | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.263 |   1.141 |    0.515 | 
     | \tx_core/axi_master /\pkt2_fifo/r_ptr_reg[1] | CLK ^        | DFFSR   | 0.197 | 0.002 |   1.143 |    0.517 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[9] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[9] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.156
+ Removal                       0.219
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.624
  Arrival Time                  1.000
  Slack Time                   -0.624
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.624 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[9] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.624 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.624 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.342 | 
     | FECTS_clks_clk___L2_I1                    | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.325 |   0.607 |   -0.017 | 
     | FECTS_clks_clk___L3_I10                   | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.283 |   0.890 |    0.266 | 
     | FECTS_clks_clk___L4_I51                   | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.259 |   1.149 |    0.524 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[9] | CLK ^        | DFFSR   | 0.167 | 0.007 |   1.156 |    0.531 | 
     +---------------------------------------------------------------------------------------------------------+ 

