
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//bc_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401210 <.init>:
  401210:	stp	x29, x30, [sp, #-16]!
  401214:	mov	x29, sp
  401218:	bl	401600 <ferror@plt+0x60>
  40121c:	ldp	x29, x30, [sp], #16
  401220:	ret

Disassembly of section .plt:

0000000000401230 <memcpy@plt-0x20>:
  401230:	stp	x16, x30, [sp, #-16]!
  401234:	adrp	x16, 427000 <ferror@plt+0x25a60>
  401238:	ldr	x17, [x16, #4088]
  40123c:	add	x16, x16, #0xff8
  401240:	br	x17
  401244:	nop
  401248:	nop
  40124c:	nop

0000000000401250 <memcpy@plt>:
  401250:	adrp	x16, 428000 <ferror@plt+0x26a60>
  401254:	ldr	x17, [x16]
  401258:	add	x16, x16, #0x0
  40125c:	br	x17

0000000000401260 <memmove@plt>:
  401260:	adrp	x16, 428000 <ferror@plt+0x26a60>
  401264:	ldr	x17, [x16, #8]
  401268:	add	x16, x16, #0x8
  40126c:	br	x17

0000000000401270 <strlen@plt>:
  401270:	adrp	x16, 428000 <ferror@plt+0x26a60>
  401274:	ldr	x17, [x16, #16]
  401278:	add	x16, x16, #0x10
  40127c:	br	x17

0000000000401280 <fputs@plt>:
  401280:	adrp	x16, 428000 <ferror@plt+0x26a60>
  401284:	ldr	x17, [x16, #24]
  401288:	add	x16, x16, #0x18
  40128c:	br	x17

0000000000401290 <exit@plt>:
  401290:	adrp	x16, 428000 <ferror@plt+0x26a60>
  401294:	ldr	x17, [x16, #32]
  401298:	add	x16, x16, #0x20
  40129c:	br	x17

00000000004012a0 <ftell@plt>:
  4012a0:	adrp	x16, 428000 <ferror@plt+0x26a60>
  4012a4:	ldr	x17, [x16, #40]
  4012a8:	add	x16, x16, #0x28
  4012ac:	br	x17

00000000004012b0 <fputc@plt>:
  4012b0:	adrp	x16, 428000 <ferror@plt+0x26a60>
  4012b4:	ldr	x17, [x16, #48]
  4012b8:	add	x16, x16, #0x30
  4012bc:	br	x17

00000000004012c0 <snprintf@plt>:
  4012c0:	adrp	x16, 428000 <ferror@plt+0x26a60>
  4012c4:	ldr	x17, [x16, #56]
  4012c8:	add	x16, x16, #0x38
  4012cc:	br	x17

00000000004012d0 <tcgetattr@plt>:
  4012d0:	adrp	x16, 428000 <ferror@plt+0x26a60>
  4012d4:	ldr	x17, [x16, #64]
  4012d8:	add	x16, x16, #0x40
  4012dc:	br	x17

00000000004012e0 <fileno@plt>:
  4012e0:	adrp	x16, 428000 <ferror@plt+0x26a60>
  4012e4:	ldr	x17, [x16, #72]
  4012e8:	add	x16, x16, #0x48
  4012ec:	br	x17

00000000004012f0 <fclose@plt>:
  4012f0:	adrp	x16, 428000 <ferror@plt+0x26a60>
  4012f4:	ldr	x17, [x16, #80]
  4012f8:	add	x16, x16, #0x50
  4012fc:	br	x17

0000000000401300 <atoi@plt>:
  401300:	adrp	x16, 428000 <ferror@plt+0x26a60>
  401304:	ldr	x17, [x16, #88]
  401308:	add	x16, x16, #0x58
  40130c:	br	x17

0000000000401310 <fopen@plt>:
  401310:	adrp	x16, 428000 <ferror@plt+0x26a60>
  401314:	ldr	x17, [x16, #96]
  401318:	add	x16, x16, #0x60
  40131c:	br	x17

0000000000401320 <malloc@plt>:
  401320:	adrp	x16, 428000 <ferror@plt+0x26a60>
  401324:	ldr	x17, [x16, #104]
  401328:	add	x16, x16, #0x68
  40132c:	br	x17

0000000000401330 <sigemptyset@plt>:
  401330:	adrp	x16, 428000 <ferror@plt+0x26a60>
  401334:	ldr	x17, [x16, #112]
  401338:	add	x16, x16, #0x70
  40133c:	br	x17

0000000000401340 <strncmp@plt>:
  401340:	adrp	x16, 428000 <ferror@plt+0x26a60>
  401344:	ldr	x17, [x16, #120]
  401348:	add	x16, x16, #0x78
  40134c:	br	x17

0000000000401350 <__libc_start_main@plt>:
  401350:	adrp	x16, 428000 <ferror@plt+0x26a60>
  401354:	ldr	x17, [x16, #128]
  401358:	add	x16, x16, #0x80
  40135c:	br	x17

0000000000401360 <fgetc@plt>:
  401360:	adrp	x16, 428000 <ferror@plt+0x26a60>
  401364:	ldr	x17, [x16, #136]
  401368:	add	x16, x16, #0x88
  40136c:	br	x17

0000000000401370 <memset@plt>:
  401370:	adrp	x16, 428000 <ferror@plt+0x26a60>
  401374:	ldr	x17, [x16, #144]
  401378:	add	x16, x16, #0x90
  40137c:	br	x17

0000000000401380 <catclose@plt>:
  401380:	adrp	x16, 428000 <ferror@plt+0x26a60>
  401384:	ldr	x17, [x16, #152]
  401388:	add	x16, x16, #0x98
  40138c:	br	x17

0000000000401390 <pselect@plt>:
  401390:	adrp	x16, 428000 <ferror@plt+0x26a60>
  401394:	ldr	x17, [x16, #160]
  401398:	add	x16, x16, #0xa0
  40139c:	br	x17

00000000004013a0 <calloc@plt>:
  4013a0:	adrp	x16, 428000 <ferror@plt+0x26a60>
  4013a4:	ldr	x17, [x16, #168]
  4013a8:	add	x16, x16, #0xa8
  4013ac:	br	x17

00000000004013b0 <strcasecmp@plt>:
  4013b0:	adrp	x16, 428000 <ferror@plt+0x26a60>
  4013b4:	ldr	x17, [x16, #176]
  4013b8:	add	x16, x16, #0xb0
  4013bc:	br	x17

00000000004013c0 <realloc@plt>:
  4013c0:	adrp	x16, 428000 <ferror@plt+0x26a60>
  4013c4:	ldr	x17, [x16, #184]
  4013c8:	add	x16, x16, #0xb8
  4013cc:	br	x17

00000000004013d0 <strdup@plt>:
  4013d0:	adrp	x16, 428000 <ferror@plt+0x26a60>
  4013d4:	ldr	x17, [x16, #192]
  4013d8:	add	x16, x16, #0xc0
  4013dc:	br	x17

00000000004013e0 <sigaction@plt>:
  4013e0:	adrp	x16, 428000 <ferror@plt+0x26a60>
  4013e4:	ldr	x17, [x16, #200]
  4013e8:	add	x16, x16, #0xc8
  4013ec:	br	x17

00000000004013f0 <strrchr@plt>:
  4013f0:	adrp	x16, 428000 <ferror@plt+0x26a60>
  4013f4:	ldr	x17, [x16, #208]
  4013f8:	add	x16, x16, #0xd0
  4013fc:	br	x17

0000000000401400 <__gmon_start__@plt>:
  401400:	adrp	x16, 428000 <ferror@plt+0x26a60>
  401404:	ldr	x17, [x16, #216]
  401408:	add	x16, x16, #0xd8
  40140c:	br	x17

0000000000401410 <write@plt>:
  401410:	adrp	x16, 428000 <ferror@plt+0x26a60>
  401414:	ldr	x17, [x16, #224]
  401418:	add	x16, x16, #0xe0
  40141c:	br	x17

0000000000401420 <fseek@plt>:
  401420:	adrp	x16, 428000 <ferror@plt+0x26a60>
  401424:	ldr	x17, [x16, #232]
  401428:	add	x16, x16, #0xe8
  40142c:	br	x17

0000000000401430 <abort@plt>:
  401430:	adrp	x16, 428000 <ferror@plt+0x26a60>
  401434:	ldr	x17, [x16, #240]
  401438:	add	x16, x16, #0xf0
  40143c:	br	x17

0000000000401440 <fread_unlocked@plt>:
  401440:	adrp	x16, 428000 <ferror@plt+0x26a60>
  401444:	ldr	x17, [x16, #248]
  401448:	add	x16, x16, #0xf8
  40144c:	br	x17

0000000000401450 <getopt_long@plt>:
  401450:	adrp	x16, 428000 <ferror@plt+0x26a60>
  401454:	ldr	x17, [x16, #256]
  401458:	add	x16, x16, #0x100
  40145c:	br	x17

0000000000401460 <strcmp@plt>:
  401460:	adrp	x16, 428000 <ferror@plt+0x26a60>
  401464:	ldr	x17, [x16, #264]
  401468:	add	x16, x16, #0x108
  40146c:	br	x17

0000000000401470 <__ctype_b_loc@plt>:
  401470:	adrp	x16, 428000 <ferror@plt+0x26a60>
  401474:	ldr	x17, [x16, #272]
  401478:	add	x16, x16, #0x110
  40147c:	br	x17

0000000000401480 <free@plt>:
  401480:	adrp	x16, 428000 <ferror@plt+0x26a60>
  401484:	ldr	x17, [x16, #280]
  401488:	add	x16, x16, #0x118
  40148c:	br	x17

0000000000401490 <catgets@plt>:
  401490:	adrp	x16, 428000 <ferror@plt+0x26a60>
  401494:	ldr	x17, [x16, #288]
  401498:	add	x16, x16, #0x120
  40149c:	br	x17

00000000004014a0 <catopen@plt>:
  4014a0:	adrp	x16, 428000 <ferror@plt+0x26a60>
  4014a4:	ldr	x17, [x16, #296]
  4014a8:	add	x16, x16, #0x128
  4014ac:	br	x17

00000000004014b0 <strchr@plt>:
  4014b0:	adrp	x16, 428000 <ferror@plt+0x26a60>
  4014b4:	ldr	x17, [x16, #304]
  4014b8:	add	x16, x16, #0x130
  4014bc:	br	x17

00000000004014c0 <fwrite@plt>:
  4014c0:	adrp	x16, 428000 <ferror@plt+0x26a60>
  4014c4:	ldr	x17, [x16, #312]
  4014c8:	add	x16, x16, #0x138
  4014cc:	br	x17

00000000004014d0 <fflush@plt>:
  4014d0:	adrp	x16, 428000 <ferror@plt+0x26a60>
  4014d4:	ldr	x17, [x16, #320]
  4014d8:	add	x16, x16, #0x140
  4014dc:	br	x17

00000000004014e0 <read@plt>:
  4014e0:	adrp	x16, 428000 <ferror@plt+0x26a60>
  4014e4:	ldr	x17, [x16, #328]
  4014e8:	add	x16, x16, #0x148
  4014ec:	br	x17

00000000004014f0 <tcsetattr@plt>:
  4014f0:	adrp	x16, 428000 <ferror@plt+0x26a60>
  4014f4:	ldr	x17, [x16, #336]
  4014f8:	add	x16, x16, #0x150
  4014fc:	br	x17

0000000000401500 <isatty@plt>:
  401500:	adrp	x16, 428000 <ferror@plt+0x26a60>
  401504:	ldr	x17, [x16, #344]
  401508:	add	x16, x16, #0x158
  40150c:	br	x17

0000000000401510 <__fxstat@plt>:
  401510:	adrp	x16, 428000 <ferror@plt+0x26a60>
  401514:	ldr	x17, [x16, #352]
  401518:	add	x16, x16, #0x160
  40151c:	br	x17

0000000000401520 <__isoc99_sscanf@plt>:
  401520:	adrp	x16, 428000 <ferror@plt+0x26a60>
  401524:	ldr	x17, [x16, #360]
  401528:	add	x16, x16, #0x168
  40152c:	br	x17

0000000000401530 <sigaddset@plt>:
  401530:	adrp	x16, 428000 <ferror@plt+0x26a60>
  401534:	ldr	x17, [x16, #368]
  401538:	add	x16, x16, #0x170
  40153c:	br	x17

0000000000401540 <vfprintf@plt>:
  401540:	adrp	x16, 428000 <ferror@plt+0x26a60>
  401544:	ldr	x17, [x16, #376]
  401548:	add	x16, x16, #0x178
  40154c:	br	x17

0000000000401550 <__errno_location@plt>:
  401550:	adrp	x16, 428000 <ferror@plt+0x26a60>
  401554:	ldr	x17, [x16, #384]
  401558:	add	x16, x16, #0x180
  40155c:	br	x17

0000000000401560 <getenv@plt>:
  401560:	adrp	x16, 428000 <ferror@plt+0x26a60>
  401564:	ldr	x17, [x16, #392]
  401568:	add	x16, x16, #0x188
  40156c:	br	x17

0000000000401570 <fprintf@plt>:
  401570:	adrp	x16, 428000 <ferror@plt+0x26a60>
  401574:	ldr	x17, [x16, #400]
  401578:	add	x16, x16, #0x190
  40157c:	br	x17

0000000000401580 <ioctl@plt>:
  401580:	adrp	x16, 428000 <ferror@plt+0x26a60>
  401584:	ldr	x17, [x16, #408]
  401588:	add	x16, x16, #0x198
  40158c:	br	x17

0000000000401590 <setlocale@plt>:
  401590:	adrp	x16, 428000 <ferror@plt+0x26a60>
  401594:	ldr	x17, [x16, #416]
  401598:	add	x16, x16, #0x1a0
  40159c:	br	x17

00000000004015a0 <ferror@plt>:
  4015a0:	adrp	x16, 428000 <ferror@plt+0x26a60>
  4015a4:	ldr	x17, [x16, #424]
  4015a8:	add	x16, x16, #0x1a8
  4015ac:	br	x17

Disassembly of section .text:

00000000004015b0 <.text>:
  4015b0:	mov	x29, #0x0                   	// #0
  4015b4:	mov	x30, #0x0                   	// #0
  4015b8:	mov	x5, x0
  4015bc:	ldr	x1, [sp]
  4015c0:	add	x2, sp, #0x8
  4015c4:	mov	x6, sp
  4015c8:	movz	x0, #0x0, lsl #48
  4015cc:	movk	x0, #0x0, lsl #32
  4015d0:	movk	x0, #0x40, lsl #16
  4015d4:	movk	x0, #0x414c
  4015d8:	movz	x3, #0x0, lsl #48
  4015dc:	movk	x3, #0x0, lsl #32
  4015e0:	movk	x3, #0x41, lsl #16
  4015e4:	movk	x3, #0x1bf0
  4015e8:	movz	x4, #0x0, lsl #48
  4015ec:	movk	x4, #0x0, lsl #32
  4015f0:	movk	x4, #0x41, lsl #16
  4015f4:	movk	x4, #0x1c70
  4015f8:	bl	401350 <__libc_start_main@plt>
  4015fc:	bl	401430 <abort@plt>
  401600:	adrp	x0, 427000 <ferror@plt+0x25a60>
  401604:	ldr	x0, [x0, #4064]
  401608:	cbz	x0, 401610 <ferror@plt+0x70>
  40160c:	b	401400 <__gmon_start__@plt>
  401610:	ret
  401614:	nop
  401618:	adrp	x0, 428000 <ferror@plt+0x26a60>
  40161c:	add	x0, x0, #0x218
  401620:	adrp	x1, 428000 <ferror@plt+0x26a60>
  401624:	add	x1, x1, #0x218
  401628:	cmp	x1, x0
  40162c:	b.eq	401644 <ferror@plt+0xa4>  // b.none
  401630:	adrp	x1, 411000 <ferror@plt+0xfa60>
  401634:	ldr	x1, [x1, #3232]
  401638:	cbz	x1, 401644 <ferror@plt+0xa4>
  40163c:	mov	x16, x1
  401640:	br	x16
  401644:	ret
  401648:	adrp	x0, 428000 <ferror@plt+0x26a60>
  40164c:	add	x0, x0, #0x218
  401650:	adrp	x1, 428000 <ferror@plt+0x26a60>
  401654:	add	x1, x1, #0x218
  401658:	sub	x1, x1, x0
  40165c:	lsr	x2, x1, #63
  401660:	add	x1, x2, x1, asr #3
  401664:	cmp	xzr, x1, asr #1
  401668:	asr	x1, x1, #1
  40166c:	b.eq	401684 <ferror@plt+0xe4>  // b.none
  401670:	adrp	x2, 411000 <ferror@plt+0xfa60>
  401674:	ldr	x2, [x2, #3240]
  401678:	cbz	x2, 401684 <ferror@plt+0xe4>
  40167c:	mov	x16, x2
  401680:	br	x16
  401684:	ret
  401688:	stp	x29, x30, [sp, #-32]!
  40168c:	mov	x29, sp
  401690:	str	x19, [sp, #16]
  401694:	adrp	x19, 428000 <ferror@plt+0x26a60>
  401698:	ldrb	w0, [x19, #576]
  40169c:	cbnz	w0, 4016ac <ferror@plt+0x10c>
  4016a0:	bl	401618 <ferror@plt+0x78>
  4016a4:	mov	w0, #0x1                   	// #1
  4016a8:	strb	w0, [x19, #576]
  4016ac:	ldr	x19, [sp, #16]
  4016b0:	ldp	x29, x30, [sp], #32
  4016b4:	ret
  4016b8:	b	401648 <ferror@plt+0xa8>
  4016bc:	stp	x29, x30, [sp, #-32]!
  4016c0:	mov	w8, #0x20                  	// #32
  4016c4:	str	x19, [sp, #16]
  4016c8:	mov	x19, x0
  4016cc:	stp	xzr, x8, [x0, #8]
  4016d0:	stp	x1, x2, [x0, #24]
  4016d4:	mov	w0, #0x20                  	// #32
  4016d8:	mov	x29, sp
  4016dc:	bl	402844 <ferror@plt+0x12a4>
  4016e0:	bl	4028c8 <ferror@plt+0x1328>
  4016e4:	str	x0, [x19]
  4016e8:	ldr	x19, [sp, #16]
  4016ec:	ldp	x29, x30, [sp], #32
  4016f0:	ret
  4016f4:	stp	x29, x30, [sp, #-48]!
  4016f8:	ldr	x8, [x0, #16]
  4016fc:	str	x21, [sp, #16]
  401700:	stp	x20, x19, [sp, #32]
  401704:	mov	x29, sp
  401708:	cmp	x8, x1
  40170c:	b.cs	40173c <ferror@plt+0x19c>  // b.hs, b.nlast
  401710:	mov	x20, x1
  401714:	ldr	x1, [x0, #24]
  401718:	ldr	x21, [x0]
  40171c:	mov	x19, x0
  401720:	mov	x0, x20
  401724:	bl	402844 <ferror@plt+0x12a4>
  401728:	mov	x1, x0
  40172c:	mov	x0, x21
  401730:	bl	4028e8 <ferror@plt+0x1348>
  401734:	str	x0, [x19]
  401738:	str	x20, [x19, #16]
  40173c:	ldp	x20, x19, [sp, #32]
  401740:	ldr	x21, [sp, #16]
  401744:	ldp	x29, x30, [sp], #48
  401748:	ret
  40174c:	stp	x29, x30, [sp, #-64]!
  401750:	ldr	x8, [x0, #8]
  401754:	stp	x22, x21, [sp, #32]
  401758:	ldr	x22, [x0, #32]
  40175c:	stp	x20, x19, [sp, #48]
  401760:	mov	x19, x0
  401764:	sub	x21, x8, x1
  401768:	stp	x24, x23, [sp, #16]
  40176c:	mov	x29, sp
  401770:	cbz	x22, 4017b4 <ferror@plt+0x214>
  401774:	ldr	x23, [x19, #8]
  401778:	cmp	x23, x21
  40177c:	b.ls	4017b8 <ferror@plt+0x218>  // b.plast
  401780:	ldr	x8, [x19]
  401784:	ldr	x9, [x19, #24]
  401788:	sub	x10, x23, #0x1
  40178c:	madd	x20, x9, x10, x8
  401790:	neg	x24, x9
  401794:	sub	x23, x23, #0x1
  401798:	mov	x0, x20
  40179c:	str	x23, [x19, #8]
  4017a0:	blr	x22
  4017a4:	cmp	x23, x21
  4017a8:	add	x20, x20, x24
  4017ac:	b.hi	401794 <ferror@plt+0x1f4>  // b.pmore
  4017b0:	b	4017b8 <ferror@plt+0x218>
  4017b4:	str	x21, [x19, #8]
  4017b8:	ldp	x20, x19, [sp, #48]
  4017bc:	ldp	x22, x21, [sp, #32]
  4017c0:	ldp	x24, x23, [sp, #16]
  4017c4:	ldp	x29, x30, [sp], #64
  4017c8:	ret
  4017cc:	stp	x29, x30, [sp, #-48]!
  4017d0:	ldp	x8, x9, [x0, #8]
  4017d4:	stp	x22, x21, [sp, #16]
  4017d8:	stp	x20, x19, [sp, #32]
  4017dc:	mov	x19, x0
  4017e0:	add	x8, x8, x1
  4017e4:	mov	x20, x1
  4017e8:	cmp	x8, x9
  4017ec:	mov	x21, x2
  4017f0:	mov	x29, sp
  4017f4:	b.ls	401804 <ferror@plt+0x264>  // b.plast
  4017f8:	mov	x0, x19
  4017fc:	mov	x1, x20
  401800:	bl	401834 <ferror@plt+0x294>
  401804:	ldr	x8, [x19, #24]
  401808:	ldp	x9, x22, [x19]
  40180c:	mov	x1, x21
  401810:	mul	x2, x8, x20
  401814:	madd	x0, x22, x8, x9
  401818:	bl	401250 <memcpy@plt>
  40181c:	add	x8, x22, x20
  401820:	str	x8, [x19, #8]
  401824:	ldp	x20, x19, [sp, #32]
  401828:	ldp	x22, x21, [sp, #16]
  40182c:	ldp	x29, x30, [sp], #48
  401830:	ret
  401834:	stp	x29, x30, [sp, #-48]!
  401838:	stp	x20, x19, [sp, #32]
  40183c:	mov	x19, x0
  401840:	ldp	x0, x20, [x0, #8]
  401844:	str	x21, [sp, #16]
  401848:	mov	x29, sp
  40184c:	bl	402898 <ferror@plt+0x12f8>
  401850:	cmp	x20, x0
  401854:	b.cs	401874 <ferror@plt+0x2d4>  // b.hs, b.nlast
  401858:	mov	x21, x0
  40185c:	mov	x0, x20
  401860:	mov	x1, x20
  401864:	bl	402898 <ferror@plt+0x12f8>
  401868:	mov	x20, x0
  40186c:	cmp	x0, x21
  401870:	b.cc	40185c <ferror@plt+0x2bc>  // b.lo, b.ul, b.last
  401874:	ldr	x1, [x19, #24]
  401878:	ldr	x21, [x19]
  40187c:	mov	x0, x20
  401880:	bl	402844 <ferror@plt+0x12a4>
  401884:	mov	x1, x0
  401888:	mov	x0, x21
  40188c:	bl	4028e8 <ferror@plt+0x1348>
  401890:	str	x0, [x19]
  401894:	str	x20, [x19, #16]
  401898:	ldp	x20, x19, [sp, #32]
  40189c:	ldr	x21, [sp, #16]
  4018a0:	ldp	x29, x30, [sp], #48
  4018a4:	ret
  4018a8:	stp	x29, x30, [sp, #-16]!
  4018ac:	mov	x2, x1
  4018b0:	mov	w1, #0x1                   	// #1
  4018b4:	mov	x29, sp
  4018b8:	bl	4017cc <ferror@plt+0x22c>
  4018bc:	ldp	x29, x30, [sp], #16
  4018c0:	ret
  4018c4:	sub	sp, sp, #0x20
  4018c8:	stp	x29, x30, [sp, #16]
  4018cc:	add	x29, sp, #0x10
  4018d0:	sturb	w1, [x29, #-4]
  4018d4:	sub	x1, x29, #0x4
  4018d8:	bl	4018a8 <ferror@plt+0x308>
  4018dc:	ldp	x29, x30, [sp, #16]
  4018e0:	add	sp, sp, #0x20
  4018e4:	ret
  4018e8:	sub	sp, sp, #0x30
  4018ec:	stp	x29, x30, [sp, #16]
  4018f0:	stp	x20, x19, [sp, #32]
  4018f4:	add	x29, sp, #0x10
  4018f8:	mov	x19, x0
  4018fc:	mov	x20, xzr
  401900:	sturb	wzr, [x29, #-4]
  401904:	cbz	x1, 401920 <ferror@plt+0x380>
  401908:	add	x8, sp, #0x4
  40190c:	strb	w1, [x8, x20]
  401910:	lsr	x1, x1, #8
  401914:	add	x20, x20, #0x1
  401918:	cbnz	x1, 40190c <ferror@plt+0x36c>
  40191c:	sturb	w20, [x29, #-4]
  401920:	sub	x1, x29, #0x4
  401924:	mov	x0, x19
  401928:	bl	4018a8 <ferror@plt+0x308>
  40192c:	add	x2, sp, #0x4
  401930:	mov	x0, x19
  401934:	mov	x1, x20
  401938:	bl	4017cc <ferror@plt+0x22c>
  40193c:	ldp	x20, x19, [sp, #32]
  401940:	ldp	x29, x30, [sp, #16]
  401944:	add	sp, sp, #0x30
  401948:	ret
  40194c:	stp	x29, x30, [sp, #-48]!
  401950:	ldr	x8, [x0, #8]
  401954:	str	x21, [sp, #16]
  401958:	mov	x21, x1
  40195c:	stp	x20, x19, [sp, #32]
  401960:	mov	x1, x8
  401964:	mov	x29, sp
  401968:	mov	x19, x2
  40196c:	mov	x20, x0
  401970:	bl	40174c <ferror@plt+0x1ac>
  401974:	mov	w1, #0x1                   	// #1
  401978:	mov	x0, x21
  40197c:	bl	402898 <ferror@plt+0x12f8>
  401980:	mov	x1, x0
  401984:	mov	x0, x20
  401988:	bl	4016f4 <ferror@plt+0x154>
  40198c:	ldr	x0, [x20]
  401990:	mov	x1, x19
  401994:	mov	x2, x21
  401998:	bl	401250 <memcpy@plt>
  40199c:	mov	x0, x20
  4019a0:	mov	w1, wzr
  4019a4:	str	x21, [x20, #8]
  4019a8:	bl	4018c4 <ferror@plt+0x324>
  4019ac:	ldp	x20, x19, [sp, #32]
  4019b0:	ldr	x21, [sp, #16]
  4019b4:	ldp	x29, x30, [sp], #48
  4019b8:	ret
  4019bc:	stp	x29, x30, [sp, #-32]!
  4019c0:	ldr	x8, [x0, #8]
  4019c4:	stp	x20, x19, [sp, #16]
  4019c8:	mov	x20, x0
  4019cc:	mov	x19, x1
  4019d0:	mov	x29, sp
  4019d4:	cbz	x8, 4019e4 <ferror@plt+0x444>
  4019d8:	mov	w1, #0x1                   	// #1
  4019dc:	mov	x0, x20
  4019e0:	bl	40174c <ferror@plt+0x1ac>
  4019e4:	mov	x0, x19
  4019e8:	bl	401270 <strlen@plt>
  4019ec:	add	x1, x0, #0x1
  4019f0:	mov	x0, x20
  4019f4:	mov	x2, x19
  4019f8:	bl	4017cc <ferror@plt+0x22c>
  4019fc:	ldp	x20, x19, [sp, #16]
  401a00:	ldp	x29, x30, [sp], #32
  401a04:	ret
  401a08:	stp	x29, x30, [sp, #-32]!
  401a0c:	ldr	x1, [x0, #8]
  401a10:	str	x19, [sp, #16]
  401a14:	mov	x29, sp
  401a18:	mov	x19, x0
  401a1c:	bl	40174c <ferror@plt+0x1ac>
  401a20:	mov	x0, x19
  401a24:	mov	w1, wzr
  401a28:	bl	4018c4 <ferror@plt+0x324>
  401a2c:	ldr	x19, [sp, #16]
  401a30:	ldp	x29, x30, [sp], #32
  401a34:	ret
  401a38:	stp	x29, x30, [sp, #-48]!
  401a3c:	str	x21, [sp, #16]
  401a40:	stp	x20, x19, [sp, #32]
  401a44:	mov	x29, sp
  401a48:	mov	x21, x1
  401a4c:	mov	x19, x0
  401a50:	bl	401aa8 <ferror@plt+0x508>
  401a54:	mov	x20, x0
  401a58:	add	x1, x21, #0x1
  401a5c:	mov	x0, x19
  401a60:	bl	401aa8 <ferror@plt+0x508>
  401a64:	ldr	x8, [x19, #32]
  401a68:	mov	x21, x0
  401a6c:	cbz	x8, 401a78 <ferror@plt+0x4d8>
  401a70:	mov	x0, x20
  401a74:	blr	x8
  401a78:	ldr	x8, [x19, #8]
  401a7c:	ldr	x9, [x19, #24]
  401a80:	mov	x0, x20
  401a84:	mov	x1, x21
  401a88:	sub	x8, x8, #0x1
  401a8c:	mul	x2, x9, x8
  401a90:	str	x8, [x19, #8]
  401a94:	bl	401260 <memmove@plt>
  401a98:	ldp	x20, x19, [sp, #32]
  401a9c:	ldr	x21, [sp, #16]
  401aa0:	ldp	x29, x30, [sp], #48
  401aa4:	ret
  401aa8:	ldr	x8, [x0]
  401aac:	ldr	x9, [x0, #24]
  401ab0:	madd	x0, x9, x1, x8
  401ab4:	ret
  401ab8:	stp	x29, x30, [sp, #-48]!
  401abc:	str	x21, [sp, #16]
  401ac0:	stp	x20, x19, [sp, #32]
  401ac4:	mov	x29, sp
  401ac8:	mov	x19, x2
  401acc:	mov	x20, x0
  401ad0:	bl	401aa8 <ferror@plt+0x508>
  401ad4:	ldr	x8, [x20, #32]
  401ad8:	mov	x21, x0
  401adc:	cbz	x8, 401ae8 <ferror@plt+0x548>
  401ae0:	mov	x0, x21
  401ae4:	blr	x8
  401ae8:	ldr	x2, [x20, #24]
  401aec:	mov	x0, x21
  401af0:	mov	x1, x19
  401af4:	bl	401250 <memcpy@plt>
  401af8:	ldp	x20, x19, [sp, #32]
  401afc:	ldr	x21, [sp, #16]
  401b00:	ldp	x29, x30, [sp], #48
  401b04:	ret
  401b08:	ldp	x8, x9, [x0]
  401b0c:	ldr	x10, [x0, #24]
  401b10:	mvn	x11, x1
  401b14:	add	x9, x9, x11
  401b18:	madd	x0, x9, x10, x8
  401b1c:	ret
  401b20:	stp	x29, x30, [sp, #-32]!
  401b24:	ldr	x1, [x0, #8]
  401b28:	str	x19, [sp, #16]
  401b2c:	mov	x29, sp
  401b30:	mov	x19, x0
  401b34:	bl	40174c <ferror@plt+0x1ac>
  401b38:	ldr	x0, [x19]
  401b3c:	bl	401480 <free@plt>
  401b40:	ldr	x19, [sp, #16]
  401b44:	ldp	x29, x30, [sp], #32
  401b48:	ret
  401b4c:	stp	x29, x30, [sp, #-48]!
  401b50:	stp	x22, x21, [sp, #16]
  401b54:	stp	x20, x19, [sp, #32]
  401b58:	mov	x29, sp
  401b5c:	mov	x22, x2
  401b60:	mov	x19, x1
  401b64:	mov	x20, x0
  401b68:	bl	401bd0 <ferror@plt+0x630>
  401b6c:	ldr	x8, [x20, #8]
  401b70:	str	x0, [x22]
  401b74:	cmp	x0, x8
  401b78:	b.ne	401b8c <ferror@plt+0x5ec>  // b.any
  401b7c:	mov	x0, x20
  401b80:	mov	x1, x19
  401b84:	bl	4018a8 <ferror@plt+0x308>
  401b88:	b	401bbc <ferror@plt+0x61c>
  401b8c:	mov	x21, x0
  401b90:	mov	x0, x20
  401b94:	mov	x1, x21
  401b98:	bl	401aa8 <ferror@plt+0x508>
  401b9c:	mov	x1, x0
  401ba0:	mov	x0, x19
  401ba4:	bl	40c370 <ferror@plt+0xadd0>
  401ba8:	cbz	w0, 401bc0 <ferror@plt+0x620>
  401bac:	mov	x0, x20
  401bb0:	mov	x1, x19
  401bb4:	mov	x2, x21
  401bb8:	bl	401c64 <ferror@plt+0x6c4>
  401bbc:	mov	w0, #0x1                   	// #1
  401bc0:	ldp	x20, x19, [sp, #32]
  401bc4:	ldp	x22, x21, [sp, #16]
  401bc8:	ldp	x29, x30, [sp], #48
  401bcc:	ret
  401bd0:	stp	x29, x30, [sp, #-64]!
  401bd4:	stp	x24, x23, [sp, #16]
  401bd8:	ldr	x24, [x0, #8]
  401bdc:	stp	x20, x19, [sp, #48]
  401be0:	mov	x19, x1
  401be4:	mov	x20, x0
  401be8:	mov	x23, xzr
  401bec:	stp	x22, x21, [sp, #32]
  401bf0:	mov	x29, sp
  401bf4:	b	401c0c <ferror@plt+0x66c>
  401bf8:	cmp	w0, #0x0
  401bfc:	csel	x24, x22, x24, lt  // lt = tstop
  401c00:	csinc	x23, x23, x22, lt  // lt = tstop
  401c04:	mov	w8, #0x1                   	// #1
  401c08:	tbz	w8, #0, 401c4c <ferror@plt+0x6ac>
  401c0c:	cmp	x23, x24
  401c10:	b.cs	401c48 <ferror@plt+0x6a8>  // b.hs, b.nlast
  401c14:	add	x8, x23, x24
  401c18:	lsr	x22, x8, #1
  401c1c:	mov	x0, x20
  401c20:	mov	x1, x22
  401c24:	bl	401aa8 <ferror@plt+0x508>
  401c28:	mov	x1, x0
  401c2c:	mov	x0, x19
  401c30:	bl	40c370 <ferror@plt+0xadd0>
  401c34:	cbnz	w0, 401bf8 <ferror@plt+0x658>
  401c38:	mov	w8, wzr
  401c3c:	mov	x21, x22
  401c40:	tbnz	w8, #0, 401c0c <ferror@plt+0x66c>
  401c44:	b	401c4c <ferror@plt+0x6ac>
  401c48:	mov	x21, x23
  401c4c:	mov	x0, x21
  401c50:	ldp	x20, x19, [sp, #48]
  401c54:	ldp	x22, x21, [sp, #32]
  401c58:	ldp	x24, x23, [sp, #16]
  401c5c:	ldp	x29, x30, [sp], #64
  401c60:	ret
  401c64:	stp	x29, x30, [sp, #-64]!
  401c68:	ldr	x8, [x0, #8]
  401c6c:	stp	x20, x19, [sp, #48]
  401c70:	mov	x20, x0
  401c74:	mov	x19, x1
  401c78:	cmp	x8, x2
  401c7c:	str	x23, [sp, #16]
  401c80:	stp	x22, x21, [sp, #32]
  401c84:	mov	x29, sp
  401c88:	b.ne	401c9c <ferror@plt+0x6fc>  // b.any
  401c8c:	mov	x0, x20
  401c90:	mov	x1, x19
  401c94:	bl	4018a8 <ferror@plt+0x308>
  401c98:	b	401cf0 <ferror@plt+0x750>
  401c9c:	ldr	x9, [x20, #16]
  401ca0:	mov	x21, x2
  401ca4:	cmp	x8, x9
  401ca8:	b.ne	401cb8 <ferror@plt+0x718>  // b.any
  401cac:	mov	w1, #0x1                   	// #1
  401cb0:	mov	x0, x20
  401cb4:	bl	401834 <ferror@plt+0x294>
  401cb8:	ldr	x22, [x20, #24]
  401cbc:	ldp	x8, x9, [x20]
  401cc0:	madd	x23, x22, x21, x8
  401cc4:	add	x8, x9, #0x1
  401cc8:	sub	x9, x9, x21
  401ccc:	add	x0, x23, x22
  401cd0:	mul	x2, x9, x22
  401cd4:	mov	x1, x23
  401cd8:	str	x8, [x20, #8]
  401cdc:	bl	401260 <memmove@plt>
  401ce0:	mov	x0, x23
  401ce4:	mov	x1, x19
  401ce8:	mov	x2, x22
  401cec:	bl	401260 <memmove@plt>
  401cf0:	ldp	x20, x19, [sp, #48]
  401cf4:	ldp	x22, x21, [sp, #32]
  401cf8:	ldr	x23, [sp, #16]
  401cfc:	ldp	x29, x30, [sp], #64
  401d00:	ret
  401d04:	stp	x29, x30, [sp, #-48]!
  401d08:	str	x21, [sp, #16]
  401d0c:	stp	x20, x19, [sp, #32]
  401d10:	mov	x29, sp
  401d14:	mov	x19, x1
  401d18:	mov	x21, x0
  401d1c:	bl	401bd0 <ferror@plt+0x630>
  401d20:	ldr	x8, [x21, #8]
  401d24:	cmp	x0, x8
  401d28:	b.cs	401d54 <ferror@plt+0x7b4>  // b.hs, b.nlast
  401d2c:	mov	x20, x0
  401d30:	mov	x0, x21
  401d34:	mov	x1, x20
  401d38:	bl	401aa8 <ferror@plt+0x508>
  401d3c:	mov	x1, x0
  401d40:	mov	x0, x19
  401d44:	bl	40c370 <ferror@plt+0xadd0>
  401d48:	cmp	w0, #0x0
  401d4c:	csinv	x0, x20, xzr, eq  // eq = none
  401d50:	b	401d58 <ferror@plt+0x7b8>
  401d54:	mov	x0, #0xffffffffffffffff    	// #-1
  401d58:	ldp	x20, x19, [sp, #32]
  401d5c:	ldr	x21, [sp, #16]
  401d60:	ldp	x29, x30, [sp], #48
  401d64:	ret
  401d68:	stp	x29, x30, [sp, #-16]!
  401d6c:	ldr	x8, [x0, #16]
  401d70:	mov	w9, #0x1                   	// #1
  401d74:	str	w9, [x0, #32]
  401d78:	and	w2, w1, #0xff
  401d7c:	mov	w0, #0x15                  	// #21
  401d80:	mov	x1, x8
  401d84:	mov	x29, sp
  401d88:	bl	402628 <ferror@plt+0x1088>
  401d8c:	ldp	x29, x30, [sp], #16
  401d90:	ret
  401d94:	ldr	x8, [x0, #8]
  401d98:	ldr	x9, [x0, #24]
  401d9c:	mov	w10, #0x23                  	// #35
  401da0:	str	w10, [x0, #32]
  401da4:	cmp	x8, x9
  401da8:	b.cs	401dd0 <ferror@plt+0x830>  // b.hs, b.nlast
  401dac:	ldr	x9, [x0]
  401db0:	ldrb	w10, [x9, x8]
  401db4:	cmp	w10, #0xa
  401db8:	b.eq	401dd0 <ferror@plt+0x830>  // b.none
  401dbc:	ldr	x10, [x0, #24]
  401dc0:	add	x8, x8, #0x1
  401dc4:	str	x8, [x0, #8]
  401dc8:	cmp	x8, x10
  401dcc:	b.cc	401db0 <ferror@plt+0x810>  // b.lo, b.ul, b.last
  401dd0:	ret
  401dd4:	stp	x29, x30, [sp, #-16]!
  401dd8:	ldp	x10, x9, [x0]
  401ddc:	mov	x8, xzr
  401de0:	mov	w11, #0x23                  	// #35
  401de4:	mov	x29, sp
  401de8:	add	x9, x9, #0x1
  401dec:	str	x9, [x0, #8]
  401df0:	str	w11, [x0, #32]
  401df4:	ldrb	w11, [x10, x9]
  401df8:	cmp	w11, #0x2a
  401dfc:	b.ne	401e1c <ferror@plt+0x87c>  // b.any
  401e00:	add	x11, x10, x9
  401e04:	ldrb	w11, [x11, #1]
  401e08:	cbz	w11, 401e30 <ferror@plt+0x890>
  401e0c:	cmp	w11, #0x2f
  401e10:	add	x9, x9, #0x1
  401e14:	b.ne	401df4 <ferror@plt+0x854>  // b.any
  401e18:	b	401e48 <ferror@plt+0x8a8>
  401e1c:	cbz	w11, 401e30 <ferror@plt+0x890>
  401e20:	cmp	w11, #0xa
  401e24:	cinc	x8, x8, eq  // eq = none
  401e28:	add	x9, x9, #0x1
  401e2c:	b	401df4 <ferror@plt+0x854>
  401e30:	ldr	x1, [x0, #16]
  401e34:	str	x9, [x0, #8]
  401e38:	mov	w0, #0x17                  	// #23
  401e3c:	bl	402628 <ferror@plt+0x1088>
  401e40:	mov	w1, w0
  401e44:	b	401e6c <ferror@plt+0x8cc>
  401e48:	mov	w10, #0x2                   	// #2
  401e4c:	ldr	x11, [x0, #16]
  401e50:	csinc	w10, w10, wzr, eq  // eq = none
  401e54:	and	x10, x10, #0x1
  401e58:	add	x9, x10, x9
  401e5c:	mov	w1, wzr
  401e60:	add	x9, x9, #0x1
  401e64:	add	x8, x11, x8
  401e68:	stp	x9, x8, [x0, #8]
  401e6c:	mov	w0, w1
  401e70:	ldp	x29, x30, [sp], #16
  401e74:	ret
  401e78:	stp	x29, x30, [sp, #-48]!
  401e7c:	str	x21, [sp, #16]
  401e80:	stp	x20, x19, [sp, #32]
  401e84:	ldp	x20, x8, [x0]
  401e88:	mov	w9, #0x23                  	// #35
  401e8c:	str	w9, [x0, #32]
  401e90:	mov	x29, sp
  401e94:	ldrb	w21, [x20, x8]
  401e98:	cmp	w21, #0xa
  401e9c:	b.eq	401ed0 <ferror@plt+0x930>  // b.none
  401ea0:	mov	x19, x0
  401ea4:	bl	401470 <__ctype_b_loc@plt>
  401ea8:	ldr	x8, [x0]
  401eac:	and	x9, x21, #0xff
  401eb0:	ldrh	w9, [x8, x9, lsl #1]
  401eb4:	tbz	w9, #13, 401ed0 <ferror@plt+0x930>
  401eb8:	ldr	x9, [x19, #8]
  401ebc:	add	x9, x9, #0x1
  401ec0:	str	x9, [x19, #8]
  401ec4:	ldrb	w21, [x20, x9]
  401ec8:	cmp	w21, #0xa
  401ecc:	b.ne	401eac <ferror@plt+0x90c>  // b.any
  401ed0:	ldp	x20, x19, [sp, #32]
  401ed4:	ldr	x21, [sp, #16]
  401ed8:	ldp	x29, x30, [sp], #48
  401edc:	ret
  401ee0:	stp	x29, x30, [sp, #-16]!
  401ee4:	and	w8, w1, #0xff
  401ee8:	cmp	w8, #0xa
  401eec:	mov	x29, sp
  401ef0:	b.eq	401f04 <ferror@plt+0x964>  // b.none
  401ef4:	cbnz	w8, 401f14 <ferror@plt+0x974>
  401ef8:	str	wzr, [x0, #32]
  401efc:	ldp	x29, x30, [sp], #16
  401f00:	ret
  401f04:	mov	w8, #0x22                  	// #34
  401f08:	str	w8, [x0, #32]
  401f0c:	ldp	x29, x30, [sp], #16
  401f10:	ret
  401f14:	bl	401e78 <ferror@plt+0x8d8>
  401f18:	ldp	x29, x30, [sp], #16
  401f1c:	ret
  401f20:	sub	sp, sp, #0x40
  401f24:	stp	x29, x30, [sp, #16]
  401f28:	add	x29, sp, #0x10
  401f2c:	stp	x22, x21, [sp, #32]
  401f30:	stp	x20, x19, [sp, #48]
  401f34:	sturb	w1, [x29, #-4]
  401f38:	ldr	x1, [x0, #48]
  401f3c:	mov	w8, #0x2e                  	// #46
  401f40:	add	x19, x0, #0x28
  401f44:	mov	x20, x0
  401f48:	str	w8, [x0, #32]
  401f4c:	mov	x0, x19
  401f50:	bl	40174c <ferror@plt+0x1ac>
  401f54:	sub	x1, x29, #0x4
  401f58:	mov	x0, x19
  401f5c:	bl	4018a8 <ferror@plt+0x308>
  401f60:	ldurb	w1, [x29, #-4]
  401f64:	mov	x0, x20
  401f68:	mov	w2, wzr
  401f6c:	bl	4020d8 <ferror@plt+0xb38>
  401f70:	ldp	x9, x8, [x20]
  401f74:	add	x8, x8, x0
  401f78:	str	x8, [x20, #8]
  401f7c:	ldrb	w8, [x9, x8]
  401f80:	cmp	w8, #0x65
  401f84:	strb	w8, [sp, #8]
  401f88:	b.ne	401fc0 <ferror@plt+0xa20>  // b.any
  401f8c:	adrp	x22, 428000 <ferror@plt+0x26a60>
  401f90:	ldr	x8, [x22, #584]
  401f94:	ldrb	w8, [x8, #1138]
  401f98:	tst	w8, #0x6
  401f9c:	b.eq	401fcc <ferror@plt+0xa2c>  // b.none
  401fa0:	ldr	x1, [x20, #16]
  401fa4:	mov	w0, #0x2c                  	// #44
  401fa8:	bl	402628 <ferror@plt+0x1088>
  401fac:	cmp	w0, #0x0
  401fb0:	mov	w21, w0
  401fb4:	cset	w8, ne  // ne = any
  401fb8:	cbnz	w0, 402084 <ferror@plt+0xae4>
  401fbc:	b	401fcc <ferror@plt+0xa2c>
  401fc0:	mov	w8, wzr
  401fc4:	cbnz	w8, 402098 <ferror@plt+0xaf8>
  401fc8:	b	402088 <ferror@plt+0xae8>
  401fcc:	add	x1, sp, #0x8
  401fd0:	mov	x0, x19
  401fd4:	bl	4018a8 <ferror@plt+0x308>
  401fd8:	ldp	x9, x8, [x20]
  401fdc:	mov	w10, #0x2d                  	// #45
  401fe0:	add	x8, x8, #0x1
  401fe4:	str	x8, [x20, #8]
  401fe8:	ldrb	w8, [x9, x8]
  401fec:	ldr	x9, [x22, #584]
  401ff0:	strb	w8, [sp, #8]
  401ff4:	ldr	x9, [x9, #1248]
  401ff8:	ldrb	w9, [x9]
  401ffc:	cmp	w9, #0x64
  402000:	mov	w9, #0x5f                  	// #95
  402004:	csel	w9, w9, w10, eq  // eq = none
  402008:	cmp	w9, w8
  40200c:	b.ne	402030 <ferror@plt+0xa90>  // b.any
  402010:	add	x1, sp, #0x8
  402014:	mov	x0, x19
  402018:	bl	4018a8 <ferror@plt+0x308>
  40201c:	ldp	x9, x8, [x20]
  402020:	add	x8, x8, #0x1
  402024:	str	x8, [x20, #8]
  402028:	ldrb	w8, [x9, x8]
  40202c:	strb	w8, [sp, #8]
  402030:	bl	401470 <__ctype_b_loc@plt>
  402034:	ldr	x8, [x0]
  402038:	ldrb	w2, [sp, #8]
  40203c:	ldrh	w8, [x8, x2, lsl #1]
  402040:	tbnz	w8, #11, 4020b0 <ferror@plt+0xb10>
  402044:	cmp	w2, #0x41
  402048:	b.cc	402070 <ferror@plt+0xad0>  // b.lo, b.ul, b.last
  40204c:	ldr	x8, [x22, #584]
  402050:	mov	w9, #0x5a                  	// #90
  402054:	ldr	x8, [x8, #1248]
  402058:	ldrb	w8, [x8]
  40205c:	cmp	w8, #0x64
  402060:	mov	w8, #0x46                  	// #70
  402064:	csel	w8, w8, w9, eq  // eq = none
  402068:	cmp	w8, w2
  40206c:	b.cs	4020b0 <ferror@plt+0xb10>  // b.hs, b.nlast
  402070:	ldr	x1, [x20, #16]
  402074:	mov	w0, #0x15                  	// #21
  402078:	bl	402628 <ferror@plt+0x1088>
  40207c:	mov	w21, w0
  402080:	mov	w8, #0x1                   	// #1
  402084:	cbnz	w8, 402098 <ferror@plt+0xaf8>
  402088:	mov	x0, x19
  40208c:	mov	w1, wzr
  402090:	bl	4018c4 <ferror@plt+0x324>
  402094:	mov	w21, wzr
  402098:	mov	w0, w21
  40209c:	ldp	x20, x19, [sp, #48]
  4020a0:	ldp	x22, x21, [sp, #32]
  4020a4:	ldp	x29, x30, [sp, #16]
  4020a8:	add	sp, sp, #0x40
  4020ac:	ret
  4020b0:	mov	w2, #0x1                   	// #1
  4020b4:	mov	x0, x20
  4020b8:	mov	w1, wzr
  4020bc:	bl	4020d8 <ferror@plt+0xb38>
  4020c0:	ldr	x9, [x20, #8]
  4020c4:	mov	w8, wzr
  4020c8:	add	x9, x9, x0
  4020cc:	str	x9, [x20, #8]
  4020d0:	cbnz	w8, 402098 <ferror@plt+0xaf8>
  4020d4:	b	402088 <ferror@plt+0xae8>
  4020d8:	sub	sp, sp, #0x70
  4020dc:	stp	x29, x30, [sp, #16]
  4020e0:	stp	x28, x27, [sp, #32]
  4020e4:	stp	x26, x25, [sp, #48]
  4020e8:	stp	x24, x23, [sp, #64]
  4020ec:	stp	x22, x21, [sp, #80]
  4020f0:	stp	x20, x19, [sp, #96]
  4020f4:	ldp	x24, x25, [x0]
  4020f8:	add	x29, sp, #0x10
  4020fc:	add	x22, x24, x25
  402100:	ldrb	w28, [x22]
  402104:	sturb	w28, [x29, #-4]
  402108:	cbz	w28, 402260 <ferror@plt+0xcc0>
  40210c:	and	w8, w1, #0xff
  402110:	cmp	w8, #0x2e
  402114:	mov	w19, w2
  402118:	mov	x21, x0
  40211c:	cset	w23, eq  // eq = none
  402120:	bl	401470 <__ctype_b_loc@plt>
  402124:	add	x8, x25, x24
  402128:	mov	x20, x0
  40212c:	mov	x0, xzr
  402130:	add	x21, x21, #0x28
  402134:	adrp	x24, 428000 <ferror@plt+0x26a60>
  402138:	mov	w25, #0x5a                  	// #90
  40213c:	add	x26, x8, #0x2
  402140:	mov	w27, #0x46                  	// #70
  402144:	ldr	x8, [x20]
  402148:	and	x9, x28, #0xff
  40214c:	ldrh	w10, [x8, x9, lsl #1]
  402150:	and	w9, w28, #0xff
  402154:	tbnz	w10, #11, 4021a8 <ferror@plt+0xc08>
  402158:	cmp	w9, #0x41
  40215c:	b.cc	40217c <ferror@plt+0xbdc>  // b.lo, b.ul, b.last
  402160:	ldr	x10, [x24, #584]
  402164:	ldr	x10, [x10, #1248]
  402168:	ldrb	w10, [x10]
  40216c:	cmp	w10, #0x64
  402170:	csel	w10, w27, w25, eq  // eq = none
  402174:	cmp	w10, w9
  402178:	b.cs	4021a8 <ferror@plt+0xc08>  // b.hs, b.nlast
  40217c:	cmp	w9, #0x2e
  402180:	cset	w10, ne  // ne = any
  402184:	orr	w10, w23, w10
  402188:	tbnz	w10, #0, 402190 <ferror@plt+0xbf0>
  40218c:	tbz	w19, #0, 4021a8 <ferror@plt+0xc08>
  402190:	cmp	w9, #0x5c
  402194:	b.ne	40226c <ferror@plt+0xccc>  // b.any
  402198:	add	x10, x0, x22
  40219c:	ldrb	w10, [x10, #1]
  4021a0:	cmp	w10, #0xa
  4021a4:	b.ne	40226c <ferror@plt+0xccc>  // b.any
  4021a8:	cmp	w9, #0x5c
  4021ac:	b.ne	402224 <ferror@plt+0xc84>  // b.any
  4021b0:	add	x9, x0, x22
  4021b4:	ldrb	w9, [x9, #1]
  4021b8:	cmp	w9, #0xa
  4021bc:	b.ne	40226c <ferror@plt+0xccc>  // b.any
  4021c0:	ldrb	w9, [x26, x0]
  4021c4:	add	x0, x0, #0x1
  4021c8:	cmp	x9, #0xa
  4021cc:	b.eq	4021d8 <ferror@plt+0xc38>  // b.none
  4021d0:	ldrh	w10, [x8, x9, lsl #1]
  4021d4:	tbnz	w10, #13, 4021c0 <ferror@plt+0xc20>
  4021d8:	sturb	w9, [x29, #-4]
  4021dc:	ldrh	w8, [x8, x9, lsl #1]
  4021e0:	add	x28, x0, #0x1
  4021e4:	tbnz	w8, #11, 402228 <ferror@plt+0xc88>
  4021e8:	cmp	w9, #0x41
  4021ec:	b.cc	40220c <ferror@plt+0xc6c>  // b.lo, b.ul, b.last
  4021f0:	ldr	x8, [x24, #584]
  4021f4:	ldr	x8, [x8, #1248]
  4021f8:	ldrb	w8, [x8]
  4021fc:	cmp	w8, #0x64
  402200:	csel	w8, w27, w25, eq  // eq = none
  402204:	cmp	w8, w9
  402208:	b.cs	402228 <ferror@plt+0xc88>  // b.hs, b.nlast
  40220c:	cmp	w9, #0x2e
  402210:	cset	w8, ne  // ne = any
  402214:	orr	w8, w23, w8
  402218:	tbnz	w8, #0, 40228c <ferror@plt+0xcec>
  40221c:	tbz	w19, #0, 402228 <ferror@plt+0xc88>
  402220:	b	40228c <ferror@plt+0xcec>
  402224:	mov	x28, x0
  402228:	ldurb	w8, [x29, #-4]
  40222c:	cmp	w8, #0x2e
  402230:	cset	w8, eq  // eq = none
  402234:	and	w9, w23, w8
  402238:	tbnz	w9, #0, 402268 <ferror@plt+0xcc8>
  40223c:	sub	x1, x29, #0x4
  402240:	mov	x0, x21
  402244:	orr	w23, w23, w8
  402248:	bl	4018a8 <ferror@plt+0x308>
  40224c:	add	x0, x28, #0x1
  402250:	ldrb	w28, [x22, x0]
  402254:	sturb	w28, [x29, #-4]
  402258:	cbnz	w28, 402144 <ferror@plt+0xba4>
  40225c:	b	40226c <ferror@plt+0xccc>
  402260:	mov	x0, xzr
  402264:	b	40226c <ferror@plt+0xccc>
  402268:	mov	x0, x28
  40226c:	ldp	x20, x19, [sp, #96]
  402270:	ldp	x22, x21, [sp, #80]
  402274:	ldp	x24, x23, [sp, #64]
  402278:	ldp	x26, x25, [sp, #48]
  40227c:	ldp	x28, x27, [sp, #32]
  402280:	ldp	x29, x30, [sp, #16]
  402284:	add	sp, sp, #0x70
  402288:	ret
  40228c:	add	x0, x0, #0x1
  402290:	b	40226c <ferror@plt+0xccc>
  402294:	stp	x29, x30, [sp, #-64]!
  402298:	str	x23, [sp, #16]
  40229c:	stp	x22, x21, [sp, #32]
  4022a0:	stp	x20, x19, [sp, #48]
  4022a4:	ldp	x8, x9, [x0]
  4022a8:	mov	x19, x0
  4022ac:	mov	x20, xzr
  4022b0:	mov	x29, sp
  4022b4:	add	x22, x8, x9
  4022b8:	mov	x21, x22
  4022bc:	ldrb	w23, [x21, #-1]!
  4022c0:	mov	w8, #0x2d                  	// #45
  4022c4:	str	w8, [x0, #32]
  4022c8:	b	4022d4 <ferror@plt+0xd34>
  4022cc:	ldrb	w23, [x22, x20]
  4022d0:	add	x20, x20, #0x1
  4022d4:	sub	w8, w23, #0x61
  4022d8:	and	w8, w8, #0xff
  4022dc:	cmp	w8, #0x1a
  4022e0:	b.cc	4022cc <ferror@plt+0xd2c>  // b.lo, b.ul, b.last
  4022e4:	bl	401470 <__ctype_b_loc@plt>
  4022e8:	ldr	x8, [x0]
  4022ec:	and	x9, x23, #0xff
  4022f0:	ldrh	w8, [x8, x9, lsl #1]
  4022f4:	and	w9, w23, #0xff
  4022f8:	cmp	w9, #0x5f
  4022fc:	and	w8, w8, #0x800
  402300:	b.eq	4022cc <ferror@plt+0xd2c>  // b.none
  402304:	cbnz	w8, 4022cc <ferror@plt+0xd2c>
  402308:	add	x0, x19, #0x28
  40230c:	mov	x1, x20
  402310:	mov	x2, x21
  402314:	bl	40194c <ferror@plt+0x3ac>
  402318:	ldr	x8, [x19, #8]
  40231c:	ldr	x23, [sp, #16]
  402320:	add	x8, x8, x20
  402324:	sub	x8, x8, #0x1
  402328:	str	x8, [x19, #8]
  40232c:	ldp	x20, x19, [sp, #48]
  402330:	ldp	x22, x21, [sp, #32]
  402334:	ldp	x29, x30, [sp], #64
  402338:	ret
  40233c:	stp	x29, x30, [sp, #-16]!
  402340:	add	x0, x0, #0x28
  402344:	mov	w1, #0x1                   	// #1
  402348:	mov	x2, xzr
  40234c:	mov	x29, sp
  402350:	bl	4016bc <ferror@plt+0x11c>
  402354:	ldp	x29, x30, [sp], #16
  402358:	ret
  40235c:	stp	x29, x30, [sp, #-16]!
  402360:	add	x0, x0, #0x28
  402364:	mov	x29, sp
  402368:	bl	401b20 <ferror@plt+0x580>
  40236c:	ldp	x29, x30, [sp], #16
  402370:	ret
  402374:	mov	w8, #0x1                   	// #1
  402378:	str	x8, [x0, #16]
  40237c:	adrp	x8, 428000 <ferror@plt+0x26a60>
  402380:	ldr	x8, [x8, #584]
  402384:	str	x1, [x8, #1112]
  402388:	ret
  40238c:	stp	x29, x30, [sp, #-32]!
  402390:	stp	x20, x19, [sp, #16]
  402394:	ldr	w9, [x0, #32]
  402398:	ldr	x8, [x0, #8]
  40239c:	mov	x19, x0
  4023a0:	mov	x29, sp
  4023a4:	str	w9, [x0, #36]
  4023a8:	cbz	x8, 4023c4 <ferror@plt+0xe24>
  4023ac:	ldr	x10, [x19]
  4023b0:	add	x10, x8, x10
  4023b4:	ldurb	w10, [x10, #-1]
  4023b8:	cmp	w10, #0xa
  4023bc:	cset	w10, eq  // eq = none
  4023c0:	b	4023c8 <ferror@plt+0xe28>
  4023c4:	mov	x10, xzr
  4023c8:	ldr	x11, [x19, #16]
  4023cc:	add	x1, x11, x10
  4023d0:	str	x1, [x19, #16]
  4023d4:	cbz	w9, 402414 <ferror@plt+0xe74>
  4023d8:	ldr	x9, [x19, #24]
  4023dc:	mov	w0, wzr
  4023e0:	str	wzr, [x19, #32]
  4023e4:	cmp	x8, x9
  4023e8:	b.eq	40241c <ferror@plt+0xe7c>  // b.none
  4023ec:	adrp	x20, 428000 <ferror@plt+0x26a60>
  4023f0:	ldr	x8, [x20, #584]
  4023f4:	mov	x0, x19
  4023f8:	ldr	x8, [x8, #1784]
  4023fc:	blr	x8
  402400:	cbnz	w0, 40241c <ferror@plt+0xe7c>
  402404:	ldr	w8, [x19, #32]
  402408:	cmp	w8, #0x23
  40240c:	b.eq	4023f0 <ferror@plt+0xe50>  // b.none
  402410:	b	40241c <ferror@plt+0xe7c>
  402414:	mov	w0, #0x14                  	// #20
  402418:	bl	402628 <ferror@plt+0x1088>
  40241c:	ldp	x20, x19, [sp, #16]
  402420:	ldp	x29, x30, [sp], #32
  402424:	ret
  402428:	stp	x29, x30, [sp, #-32]!
  40242c:	str	x19, [sp, #16]
  402430:	mov	x19, x0
  402434:	stp	x1, xzr, [x0]
  402438:	mov	x0, x1
  40243c:	mov	x29, sp
  402440:	bl	401270 <strlen@plt>
  402444:	mov	x8, #0x100000001           	// #4294967297
  402448:	stp	x0, x8, [x19, #24]
  40244c:	mov	x0, x19
  402450:	bl	40238c <ferror@plt+0xdec>
  402454:	ldr	x19, [sp, #16]
  402458:	ldp	x29, x30, [sp], #32
  40245c:	ret
  402460:	stp	x29, x30, [sp, #-32]!
  402464:	stp	x20, x19, [sp, #16]
  402468:	adrp	x20, 428000 <ferror@plt+0x26a60>
  40246c:	ldr	x8, [x20, #584]
  402470:	mov	x19, x0
  402474:	adrp	x0, 411000 <ferror@plt+0xfa60>
  402478:	adrp	x2, 411000 <ferror@plt+0xfa60>
  40247c:	ldr	x1, [x8, #1248]
  402480:	add	x0, x0, #0xcb9
  402484:	add	x2, x2, #0xcc0
  402488:	mov	x29, sp
  40248c:	bl	4024d0 <ferror@plt+0xf30>
  402490:	adrp	x8, 428000 <ferror@plt+0x26a60>
  402494:	ldr	x1, [x8, #560]
  402498:	adrp	x0, 411000 <ferror@plt+0xfa60>
  40249c:	add	x0, x0, #0xfd1
  4024a0:	bl	402588 <ferror@plt+0xfe8>
  4024a4:	cbz	x19, 4024c4 <ferror@plt+0xf24>
  4024a8:	mov	w0, #0xa                   	// #10
  4024ac:	bl	4025c0 <ferror@plt+0x1020>
  4024b0:	ldr	x8, [x20, #584]
  4024b4:	mov	x0, x19
  4024b8:	ldr	x1, [x8, #1248]
  4024bc:	mov	x2, x1
  4024c0:	bl	4024d0 <ferror@plt+0xf30>
  4024c4:	ldp	x20, x19, [sp, #16]
  4024c8:	ldp	x29, x30, [sp], #32
  4024cc:	ret
  4024d0:	sub	sp, sp, #0x130
  4024d4:	stp	x29, x30, [sp, #256]
  4024d8:	add	x29, sp, #0x100
  4024dc:	mov	x9, #0xffffffffffffffc8    	// #-56
  4024e0:	mov	x10, sp
  4024e4:	sub	x11, x29, #0x78
  4024e8:	movk	x9, #0xff80, lsl #32
  4024ec:	add	x12, x29, #0x30
  4024f0:	add	x10, x10, #0x80
  4024f4:	add	x11, x11, #0x38
  4024f8:	stp	x20, x19, [sp, #288]
  4024fc:	adrp	x20, 428000 <ferror@plt+0x26a60>
  402500:	stp	x10, x9, [x29, #-16]
  402504:	stp	x12, x11, [x29, #-32]
  402508:	mov	x8, x0
  40250c:	stp	x1, x2, [x29, #-120]
  402510:	stp	x3, x4, [x29, #-104]
  402514:	stp	x5, x6, [x29, #-88]
  402518:	stur	x7, [x29, #-72]
  40251c:	stp	q0, q1, [sp]
  402520:	ldr	x0, [x20, #560]
  402524:	ldp	q0, q1, [x29, #-32]
  402528:	sub	x2, x29, #0x40
  40252c:	mov	x1, x8
  402530:	str	x28, [sp, #272]
  402534:	stp	q2, q3, [sp, #32]
  402538:	stp	q4, q5, [sp, #64]
  40253c:	stp	q6, q7, [sp, #96]
  402540:	stp	q0, q1, [x29, #-64]
  402544:	bl	401540 <vfprintf@plt>
  402548:	tbnz	w0, #31, 402580 <ferror@plt+0xfe0>
  40254c:	mov	w19, w0
  402550:	ldr	x0, [x20, #560]
  402554:	bl	4015a0 <ferror@plt>
  402558:	cbnz	w0, 402580 <ferror@plt+0xfe0>
  40255c:	adrp	x8, 428000 <ferror@plt+0x26a60>
  402560:	ldr	x8, [x8, #584]
  402564:	sxtw	x0, w19
  402568:	ldr	x28, [sp, #272]
  40256c:	str	xzr, [x8, #1104]
  402570:	ldp	x20, x19, [sp, #288]
  402574:	ldp	x29, x30, [sp, #256]
  402578:	add	sp, sp, #0x130
  40257c:	ret
  402580:	mov	w0, #0x5                   	// #5
  402584:	bl	402874 <ferror@plt+0x12d4>
  402588:	stp	x29, x30, [sp, #-32]!
  40258c:	str	x19, [sp, #16]
  402590:	mov	x29, sp
  402594:	mov	x19, x1
  402598:	bl	401280 <fputs@plt>
  40259c:	tbnz	w0, #31, 4025b8 <ferror@plt+0x1018>
  4025a0:	mov	x0, x19
  4025a4:	bl	4015a0 <ferror@plt>
  4025a8:	cbnz	w0, 4025b8 <ferror@plt+0x1018>
  4025ac:	ldr	x19, [sp, #16]
  4025b0:	ldp	x29, x30, [sp], #32
  4025b4:	ret
  4025b8:	mov	w0, #0x5                   	// #5
  4025bc:	bl	402874 <ferror@plt+0x12d4>
  4025c0:	stp	x29, x30, [sp, #-32]!
  4025c4:	stp	x20, x19, [sp, #16]
  4025c8:	adrp	x20, 428000 <ferror@plt+0x26a60>
  4025cc:	ldr	x1, [x20, #560]
  4025d0:	mov	x29, sp
  4025d4:	mov	w19, w0
  4025d8:	bl	4012b0 <fputc@plt>
  4025dc:	tbnz	w0, #31, 402620 <ferror@plt+0x1080>
  4025e0:	ldr	x0, [x20, #560]
  4025e4:	bl	4015a0 <ferror@plt>
  4025e8:	cbnz	w0, 402620 <ferror@plt+0x1080>
  4025ec:	cmp	w19, #0xa
  4025f0:	adrp	x8, 428000 <ferror@plt+0x26a60>
  4025f4:	b.ne	402600 <ferror@plt+0x1060>  // b.any
  4025f8:	mov	x9, xzr
  4025fc:	b	40260c <ferror@plt+0x106c>
  402600:	ldr	x9, [x8, #584]
  402604:	ldr	x9, [x9, #1104]
  402608:	add	x9, x9, #0x1
  40260c:	ldr	x8, [x8, #584]
  402610:	str	x9, [x8, #1104]
  402614:	ldp	x20, x19, [sp, #16]
  402618:	ldp	x29, x30, [sp], #32
  40261c:	ret
  402620:	mov	w0, #0x5                   	// #5
  402624:	bl	402874 <ferror@plt+0x12d4>
  402628:	sub	sp, sp, #0x140
  40262c:	adrp	x8, 412000 <ferror@plt+0x10a60>
  402630:	stp	x24, x23, [sp, #272]
  402634:	mov	w24, w0
  402638:	add	x8, x8, #0x88
  40263c:	adrp	x23, 428000 <ferror@plt+0x26a60>
  402640:	stp	x22, x21, [sp, #288]
  402644:	ldrb	w21, [x8, x24]
  402648:	ldr	x9, [x23, #584]
  40264c:	stp	x29, x30, [sp, #240]
  402650:	stp	x20, x19, [sp, #304]
  402654:	add	x29, sp, #0xf0
  402658:	add	x8, x9, x21, lsl #3
  40265c:	mov	x19, x1
  402660:	cmp	w0, #0x23
  402664:	add	x8, x8, #0x718
  402668:	str	x28, [sp, #256]
  40266c:	stp	x2, x3, [x29, #-112]
  402670:	stp	x4, x5, [x29, #-96]
  402674:	stp	x6, x7, [x29, #-80]
  402678:	stp	q1, q2, [sp, #16]
  40267c:	stp	q3, q4, [sp, #48]
  402680:	str	q0, [sp]
  402684:	stp	q5, q6, [sp, #80]
  402688:	str	q7, [sp, #112]
  40268c:	b.cc	4026c4 <ferror@plt+0x1124>  // b.lo, b.ul, b.last
  402690:	ldrh	w10, [x9, #1138]
  402694:	tbnz	w10, #2, 4026c4 <ferror@plt+0x1124>
  402698:	tbnz	w10, #1, 4026bc <ferror@plt+0x111c>
  40269c:	mov	w0, wzr
  4026a0:	ldp	x20, x19, [sp, #304]
  4026a4:	ldp	x22, x21, [sp, #288]
  4026a8:	ldp	x24, x23, [sp, #272]
  4026ac:	ldr	x28, [sp, #256]
  4026b0:	ldp	x29, x30, [sp, #240]
  4026b4:	add	sp, sp, #0x140
  4026b8:	ret
  4026bc:	add	x8, x9, #0x738
  4026c0:	mov	w21, #0xff                  	// #255
  4026c4:	ldr	x20, [x8]
  4026c8:	adrp	x8, 428000 <ferror@plt+0x26a60>
  4026cc:	ldr	x0, [x8, #560]
  4026d0:	bl	4014d0 <fflush@plt>
  4026d4:	adrp	x22, 428000 <ferror@plt+0x26a60>
  4026d8:	sub	x9, x29, #0x70
  4026dc:	ldr	x0, [x22, #536]
  4026e0:	add	x8, x29, #0x50
  4026e4:	add	x9, x9, #0x30
  4026e8:	mov	x10, sp
  4026ec:	stp	x8, x9, [x29, #-32]
  4026f0:	mov	x8, #0xffffffffffffffd0    	// #-48
  4026f4:	adrp	x1, 411000 <ferror@plt+0xfa60>
  4026f8:	add	x10, x10, #0x80
  4026fc:	movk	x8, #0xff80, lsl #32
  402700:	add	x1, x1, #0xcc6
  402704:	mov	x2, x20
  402708:	stp	x10, x8, [x29, #-16]
  40270c:	bl	401570 <fprintf@plt>
  402710:	ldr	x8, [x23, #584]
  402714:	ldr	x0, [x22, #536]
  402718:	ldp	q0, q1, [x29, #-32]
  40271c:	sub	x2, x29, #0x40
  402720:	add	x8, x8, x24, lsl #3
  402724:	ldr	x1, [x8, #1856]
  402728:	stp	q0, q1, [x29, #-64]
  40272c:	bl	401540 <vfprintf@plt>
  402730:	ldr	x8, [x23, #584]
  402734:	ldr	x2, [x8, #1112]
  402738:	cbz	x2, 4027e0 <ferror@plt+0x1240>
  40273c:	cbnz	x19, 4027bc <ferror@plt+0x121c>
  402740:	add	x0, x8, #0x1f0
  402744:	mov	x1, xzr
  402748:	bl	401b08 <ferror@plt+0x568>
  40274c:	ldr	x8, [x23, #584]
  402750:	ldr	x1, [x0]
  402754:	mov	x19, x0
  402758:	add	x0, x8, #0x218
  40275c:	bl	401aa8 <ferror@plt+0x508>
  402760:	ldr	x9, [x23, #584]
  402764:	ldr	x8, [x22, #536]
  402768:	ldr	x3, [x0, #208]
  40276c:	adrp	x1, 411000 <ferror@plt+0xfa60>
  402770:	ldr	x2, [x9, #1808]
  402774:	add	x1, x1, #0xcd3
  402778:	mov	x0, x8
  40277c:	bl	401570 <fprintf@plt>
  402780:	ldr	x8, [x23, #584]
  402784:	ldr	x8, [x8, #1248]
  402788:	ldrb	w8, [x8]
  40278c:	cmp	w8, #0x64
  402790:	b.eq	4027e0 <ferror@plt+0x1240>  // b.none
  402794:	ldr	x8, [x19]
  402798:	cmp	x8, #0x2
  40279c:	b.cc	4027e0 <ferror@plt+0x1240>  // b.lo, b.ul, b.last
  4027a0:	ldr	x3, [x22, #536]
  4027a4:	adrp	x0, 414000 <ferror@plt+0x12a60>
  4027a8:	add	x0, x0, #0x5d2
  4027ac:	mov	w1, #0x2                   	// #2
  4027b0:	mov	w2, #0x1                   	// #1
  4027b4:	bl	4014c0 <fwrite@plt>
  4027b8:	b	4027e0 <ferror@plt+0x1240>
  4027bc:	ldr	x0, [x22, #536]
  4027c0:	adrp	x1, 411000 <ferror@plt+0xfa60>
  4027c4:	add	x1, x1, #0xccb
  4027c8:	bl	401570 <fprintf@plt>
  4027cc:	adrp	x8, 412000 <ferror@plt+0x10a60>
  4027d0:	ldr	x0, [x22, #536]
  4027d4:	ldr	x1, [x8, #128]
  4027d8:	mov	x2, x19
  4027dc:	bl	401570 <fprintf@plt>
  4027e0:	ldr	x3, [x22, #536]
  4027e4:	adrp	x0, 411000 <ferror@plt+0xfa60>
  4027e8:	add	x0, x0, #0xcde
  4027ec:	mov	w1, #0x2                   	// #2
  4027f0:	mov	w2, #0x1                   	// #1
  4027f4:	bl	4014c0 <fwrite@plt>
  4027f8:	ldr	x0, [x22, #536]
  4027fc:	bl	4014d0 <fflush@plt>
  402800:	add	w0, w21, #0x1
  402804:	b	4026a0 <ferror@plt+0x1100>
  402808:	stp	x29, x30, [sp, #-32]!
  40280c:	str	x19, [sp, #16]
  402810:	adrp	x19, 428000 <ferror@plt+0x26a60>
  402814:	ldr	x8, [x19, #584]
  402818:	mov	x29, sp
  40281c:	ldr	x0, [x8, #2280]
  402820:	cmn	x0, #0x1
  402824:	b.eq	40282c <ferror@plt+0x128c>  // b.none
  402828:	bl	401380 <catclose@plt>
  40282c:	ldr	x8, [x19, #584]
  402830:	add	x0, x8, #0x4f0
  402834:	bl	410338 <ferror@plt+0xed98>
  402838:	ldr	x19, [sp, #16]
  40283c:	ldp	x29, x30, [sp], #32
  402840:	ret
  402844:	umulh	x8, x0, x1
  402848:	mul	x0, x0, x1
  40284c:	cmp	xzr, x8
  402850:	cset	w8, ne  // ne = any
  402854:	cmn	x0, #0x1
  402858:	b.eq	402864 <ferror@plt+0x12c4>  // b.none
  40285c:	cbnz	w8, 402864 <ferror@plt+0x12c4>
  402860:	ret
  402864:	stp	x29, x30, [sp, #-16]!
  402868:	mov	w0, #0x4                   	// #4
  40286c:	mov	x29, sp
  402870:	bl	402874 <ferror@plt+0x12d4>
  402874:	stp	x29, x30, [sp, #-32]!
  402878:	mov	x1, xzr
  40287c:	str	x19, [sp, #16]
  402880:	mov	x29, sp
  402884:	bl	402628 <ferror@plt+0x1088>
  402888:	mov	w19, w0
  40288c:	bl	402808 <ferror@plt+0x1268>
  402890:	mov	w0, w19
  402894:	bl	401290 <exit@plt>
  402898:	adds	x0, x1, x0
  40289c:	cset	w8, cs  // cs = hs, nlast
  4028a0:	cmp	x0, x1
  4028a4:	b.cc	4028b8 <ferror@plt+0x1318>  // b.lo, b.ul, b.last
  4028a8:	cmn	x0, #0x1
  4028ac:	b.eq	4028b8 <ferror@plt+0x1318>  // b.none
  4028b0:	cbnz	w8, 4028b8 <ferror@plt+0x1318>
  4028b4:	ret
  4028b8:	stp	x29, x30, [sp, #-16]!
  4028bc:	mov	w0, #0x4                   	// #4
  4028c0:	mov	x29, sp
  4028c4:	bl	402874 <ferror@plt+0x12d4>
  4028c8:	stp	x29, x30, [sp, #-16]!
  4028cc:	mov	x29, sp
  4028d0:	bl	401320 <malloc@plt>
  4028d4:	cbz	x0, 4028e0 <ferror@plt+0x1340>
  4028d8:	ldp	x29, x30, [sp], #16
  4028dc:	ret
  4028e0:	mov	w0, #0x4                   	// #4
  4028e4:	bl	402874 <ferror@plt+0x12d4>
  4028e8:	stp	x29, x30, [sp, #-16]!
  4028ec:	mov	x29, sp
  4028f0:	bl	4013c0 <realloc@plt>
  4028f4:	cbz	x0, 402900 <ferror@plt+0x1360>
  4028f8:	ldp	x29, x30, [sp], #16
  4028fc:	ret
  402900:	mov	w0, #0x4                   	// #4
  402904:	bl	402874 <ferror@plt+0x12d4>
  402908:	stp	x29, x30, [sp, #-16]!
  40290c:	mov	x29, sp
  402910:	bl	4013d0 <strdup@plt>
  402914:	cbz	x0, 402920 <ferror@plt+0x1380>
  402918:	ldp	x29, x30, [sp], #16
  40291c:	ret
  402920:	mov	w0, #0x4                   	// #4
  402924:	bl	402874 <ferror@plt+0x12d4>
  402928:	stp	x29, x30, [sp, #-32]!
  40292c:	str	x19, [sp, #16]
  402930:	mov	x29, sp
  402934:	mov	x19, x0
  402938:	bl	4014d0 <fflush@plt>
  40293c:	tbnz	w0, #31, 402958 <ferror@plt+0x13b8>
  402940:	mov	x0, x19
  402944:	bl	4015a0 <ferror@plt>
  402948:	cbnz	w0, 402958 <ferror@plt+0x13b8>
  40294c:	ldr	x19, [sp, #16]
  402950:	ldp	x29, x30, [sp], #32
  402954:	ret
  402958:	mov	w0, #0x5                   	// #5
  40295c:	bl	402874 <ferror@plt+0x12d4>
  402960:	sub	sp, sp, #0xe0
  402964:	add	x8, sp, #0x8
  402968:	stp	x22, x21, [sp, #192]
  40296c:	mov	w21, w0
  402970:	add	x0, x8, #0x8
  402974:	stp	x29, x30, [sp, #160]
  402978:	stp	x24, x23, [sp, #176]
  40297c:	stp	x20, x19, [sp, #208]
  402980:	add	x29, sp, #0xa0
  402984:	mov	x19, x4
  402988:	mov	x22, x3
  40298c:	mov	x23, x2
  402990:	mov	x20, x1
  402994:	bl	401330 <sigemptyset@plt>
  402998:	adrp	x8, 402000 <ferror@plt+0xa60>
  40299c:	add	x8, x8, #0xba4
  4029a0:	add	x1, sp, #0x8
  4029a4:	mov	w0, #0x2                   	// #2
  4029a8:	mov	x2, xzr
  4029ac:	str	x8, [sp, #8]
  4029b0:	str	wzr, [sp, #144]
  4029b4:	bl	4013e0 <sigaction@plt>
  4029b8:	add	x1, sp, #0x8
  4029bc:	mov	w0, #0xf                   	// #15
  4029c0:	mov	x2, xzr
  4029c4:	bl	4013e0 <sigaction@plt>
  4029c8:	add	x1, sp, #0x8
  4029cc:	mov	w0, #0x3                   	// #3
  4029d0:	mov	x2, xzr
  4029d4:	bl	4013e0 <sigaction@plt>
  4029d8:	adrp	x24, 428000 <ferror@plt+0x26a60>
  4029dc:	ldr	x8, [x24, #584]
  4029e0:	str	xzr, [x8, #1112]
  4029e4:	bl	402c38 <ferror@plt+0x1698>
  4029e8:	mov	x0, x23
  4029ec:	bl	402d7c <ferror@plt+0x17dc>
  4029f0:	ldr	x8, [x24, #584]
  4029f4:	mov	w1, #0x8                   	// #8
  4029f8:	mov	x2, xzr
  4029fc:	strh	w0, [x8, #1142]
  402a00:	add	x0, x8, #0x490
  402a04:	bl	4016bc <ferror@plt+0x11c>
  402a08:	ldr	x8, [x24, #584]
  402a0c:	mov	w1, #0x1                   	// #1
  402a10:	mov	x2, xzr
  402a14:	add	x0, x8, #0x4b8
  402a18:	bl	4016bc <ferror@plt+0x11c>
  402a1c:	ldr	x8, [x24, #584]
  402a20:	add	x0, x8, #0x138
  402a24:	bl	4093e8 <ferror@plt+0x7e48>
  402a28:	ldr	x0, [x24, #584]
  402a2c:	mov	x2, xzr
  402a30:	add	x1, x0, #0x138
  402a34:	bl	403c9c <ferror@plt+0x26fc>
  402a38:	ldr	x8, [x24, #584]
  402a3c:	add	x0, x8, #0x4f0
  402a40:	bl	41023c <ferror@plt+0xec9c>
  402a44:	ldr	x23, [x24, #584]
  402a48:	ldr	x8, [x23, #1248]
  402a4c:	ldrb	w8, [x8]
  402a50:	cmp	w8, #0x64
  402a54:	b.eq	402a78 <ferror@plt+0x14d8>  // b.none
  402a58:	adrp	x0, 411000 <ferror@plt+0xfa60>
  402a5c:	add	x0, x0, #0xce1
  402a60:	bl	401560 <getenv@plt>
  402a64:	ldrh	w8, [x23, #1138]
  402a68:	cmp	x0, #0x0
  402a6c:	cset	w9, ne  // ne = any
  402a70:	orr	w8, w8, w9, lsl #2
  402a74:	strh	w8, [x23, #1138]
  402a78:	mov	x0, x22
  402a7c:	bl	402e00 <ferror@plt+0x1860>
  402a80:	mov	w22, w0
  402a84:	cbnz	w0, 402b7c <ferror@plt+0x15dc>
  402a88:	mov	w0, w21
  402a8c:	mov	x1, x20
  402a90:	bl	408f48 <ferror@plt+0x79a8>
  402a94:	mov	w22, w0
  402a98:	cbnz	w0, 402b7c <ferror@plt+0x15dc>
  402a9c:	bl	401500 <isatty@plt>
  402aa0:	mov	w20, w0
  402aa4:	mov	w0, #0x1                   	// #1
  402aa8:	bl	401500 <isatty@plt>
  402aac:	mov	w21, w0
  402ab0:	mov	w0, #0x2                   	// #2
  402ab4:	bl	401500 <isatty@plt>
  402ab8:	ldr	x8, [x24, #584]
  402abc:	cmp	w20, #0x0
  402ac0:	cset	w10, ne  // ne = any
  402ac4:	cmp	w21, #0x0
  402ac8:	cset	w11, ne  // ne = any
  402acc:	tst	w10, w11
  402ad0:	ldrh	w11, [x8, #1138]
  402ad4:	mov	w9, #0x20                  	// #32
  402ad8:	csel	w9, w9, wzr, ne  // ne = any
  402adc:	cmp	w0, #0x0
  402ae0:	cset	w12, ne  // ne = any
  402ae4:	and	w12, w10, w12
  402ae8:	orr	w10, w11, w10, lsl #8
  402aec:	tst	w11, #0x6
  402af0:	orr	w9, w10, w9
  402af4:	strh	w9, [x8, #1138]
  402af8:	strb	w12, [x8, #1141]
  402afc:	b.eq	402b08 <ferror@plt+0x1568>  // b.none
  402b00:	and	w9, w9, #0xffffffbf
  402b04:	strh	w9, [x8, #1138]
  402b08:	ldr	x9, [x8, #1248]
  402b0c:	mov	w10, #0x10                  	// #16
  402b10:	mov	w11, #0xca00                	// #51712
  402b14:	movk	w11, #0x3b9a, lsl #16
  402b18:	str	x10, [x8, #1144]
  402b1c:	mov	x10, #0xfffffffffffffffe    	// #-2
  402b20:	str	x11, [x8, #1152]
  402b24:	str	x10, [x8, #1160]
  402b28:	ldrb	w10, [x9]
  402b2c:	cmp	w10, #0x64
  402b30:	b.eq	402b48 <ferror@plt+0x15a8>  // b.none
  402b34:	ldrb	w10, [x8, #1138]
  402b38:	tst	w10, #0x6
  402b3c:	b.ne	402b48 <ferror@plt+0x15a8>  // b.any
  402b40:	mov	w10, #0x24                  	// #36
  402b44:	str	x10, [x8, #1144]
  402b48:	ldrb	w9, [x9]
  402b4c:	cmp	w9, #0x64
  402b50:	b.eq	402b70 <ferror@plt+0x15d0>  // b.none
  402b54:	ldrh	w8, [x8, #1138]
  402b58:	mov	w9, #0x28                  	// #40
  402b5c:	and	w8, w8, w9
  402b60:	cmp	w8, #0x20
  402b64:	b.ne	402b70 <ferror@plt+0x15d0>  // b.any
  402b68:	mov	x0, xzr
  402b6c:	bl	402460 <ferror@plt+0xec0>
  402b70:	mov	x0, x19
  402b74:	bl	402f54 <ferror@plt+0x19b4>
  402b78:	mov	w22, w0
  402b7c:	bl	402808 <ferror@plt+0x1268>
  402b80:	sub	w8, w22, #0x1
  402b84:	cmp	w8, #0x4
  402b88:	csel	w0, w22, wzr, cc  // cc = lo, ul, last
  402b8c:	ldp	x20, x19, [sp, #208]
  402b90:	ldp	x22, x21, [sp, #192]
  402b94:	ldp	x24, x23, [sp, #176]
  402b98:	ldp	x29, x30, [sp, #160]
  402b9c:	add	sp, sp, #0xe0
  402ba0:	ret
  402ba4:	stp	x29, x30, [sp, #-48]!
  402ba8:	stp	x22, x21, [sp, #16]
  402bac:	stp	x20, x19, [sp, #32]
  402bb0:	mov	x29, sp
  402bb4:	mov	w20, w0
  402bb8:	bl	401550 <__errno_location@plt>
  402bbc:	adrp	x22, 428000 <ferror@plt+0x26a60>
  402bc0:	ldr	w21, [x0]
  402bc4:	ldr	x8, [x22, #584]
  402bc8:	mov	x19, x0
  402bcc:	cmp	w20, #0x2
  402bd0:	b.ne	402c1c <ferror@plt+0x167c>  // b.any
  402bd4:	ldrb	w20, [x8, #1136]
  402bd8:	ldr	x1, [x8, #1120]
  402bdc:	mov	w0, #0x2                   	// #2
  402be0:	mov	x2, x20
  402be4:	bl	401410 <write@plt>
  402be8:	cmp	x0, x20
  402bec:	b.ne	402c00 <ferror@plt+0x1660>  // b.any
  402bf0:	ldr	x8, [x22, #584]
  402bf4:	ldr	w9, [x8, #1128]
  402bf8:	add	w9, w9, #0x1
  402bfc:	str	w9, [x8, #1128]
  402c00:	ldr	x8, [x22, #584]
  402c04:	mov	w10, #0x7fffffff            	// #2147483647
  402c08:	ldr	w9, [x8, #1128]
  402c0c:	cmp	w9, w10
  402c10:	b.ne	402c24 <ferror@plt+0x1684>  // b.any
  402c14:	mov	w9, #0x1                   	// #1
  402c18:	b	402c20 <ferror@plt+0x1680>
  402c1c:	mov	w9, #0x7fffffff            	// #2147483647
  402c20:	str	w9, [x8, #1128]
  402c24:	str	w21, [x19]
  402c28:	ldp	x20, x19, [sp, #32]
  402c2c:	ldp	x22, x21, [sp, #16]
  402c30:	ldp	x29, x30, [sp], #48
  402c34:	ret
  402c38:	stp	x29, x30, [sp, #-80]!
  402c3c:	stp	x22, x21, [sp, #48]
  402c40:	adrp	x21, 428000 <ferror@plt+0x26a60>
  402c44:	ldr	x8, [x21, #584]
  402c48:	stp	x26, x25, [sp, #16]
  402c4c:	stp	x24, x23, [sp, #32]
  402c50:	stp	x20, x19, [sp, #64]
  402c54:	ldr	x9, [x8, #2240]
  402c58:	mov	x29, sp
  402c5c:	cbz	x9, 402d58 <ferror@plt+0x17b8>
  402c60:	adrp	x0, 416000 <ferror@plt+0x14a60>
  402c64:	add	x0, x0, #0x744
  402c68:	mov	w1, #0x1                   	// #1
  402c6c:	bl	4014a0 <catopen@plt>
  402c70:	ldr	x8, [x21, #584]
  402c74:	cmn	x0, #0x1
  402c78:	str	x0, [x8, #2280]
  402c7c:	b.eq	402d60 <ferror@plt+0x17c0>  // b.none
  402c80:	adrp	x8, 412000 <ferror@plt+0x10a60>
  402c84:	ldr	x3, [x8, #120]
  402c88:	mov	w1, #0x1                   	// #1
  402c8c:	mov	w2, #0x1                   	// #1
  402c90:	bl	401490 <catgets@plt>
  402c94:	ldr	x8, [x21, #584]
  402c98:	adrp	x20, 428000 <ferror@plt+0x26a60>
  402c9c:	mov	x19, xzr
  402ca0:	add	x20, x20, #0x1c0
  402ca4:	str	x0, [x8, #1808]
  402ca8:	ldr	x8, [x21, #584]
  402cac:	lsl	x22, x19, #3
  402cb0:	ldr	x3, [x20, x22]
  402cb4:	add	x19, x19, #0x1
  402cb8:	ldr	x0, [x8, #2280]
  402cbc:	mov	w1, #0x2                   	// #2
  402cc0:	mov	w2, w19
  402cc4:	bl	401490 <catgets@plt>
  402cc8:	ldr	x8, [x21, #584]
  402ccc:	cmp	x19, #0x5
  402cd0:	add	x8, x8, x22
  402cd4:	str	x0, [x8, #1816]
  402cd8:	b.ne	402ca8 <ferror@plt+0x1708>  // b.any
  402cdc:	adrp	x8, 412000 <ferror@plt+0x10a60>
  402ce0:	ldrb	w9, [x8, #136]
  402ce4:	adrp	x23, 412000 <ferror@plt+0x10a60>
  402ce8:	adrp	x24, 412000 <ferror@plt+0x10a60>
  402cec:	mov	x22, xzr
  402cf0:	mov	w8, #0x1                   	// #1
  402cf4:	add	x23, x23, #0x88
  402cf8:	add	w19, w9, #0x3
  402cfc:	add	x24, x24, #0xb8
  402d00:	ldr	x10, [x21, #584]
  402d04:	ldrb	w25, [x23, x22]
  402d08:	lsl	x26, x22, #3
  402d0c:	and	w9, w9, #0xff
  402d10:	ldr	x0, [x10, #2280]
  402d14:	ldr	x3, [x24, x26]
  402d18:	add	w11, w25, #0x3
  402d1c:	cmp	w9, w25
  402d20:	csel	w19, w19, w11, eq  // eq = none
  402d24:	csinc	w20, w8, wzr, eq  // eq = none
  402d28:	mov	w1, w19
  402d2c:	mov	w2, w20
  402d30:	bl	401490 <catgets@plt>
  402d34:	ldr	x8, [x21, #584]
  402d38:	add	x22, x22, #0x1
  402d3c:	cmp	x22, #0x30
  402d40:	mov	w9, w25
  402d44:	add	x8, x8, x26
  402d48:	str	x0, [x8, #1856]
  402d4c:	add	w8, w20, #0x1
  402d50:	b.ne	402d00 <ferror@plt+0x1760>  // b.any
  402d54:	b	402d64 <ferror@plt+0x17c4>
  402d58:	mov	x9, #0xffffffffffffffff    	// #-1
  402d5c:	str	x9, [x8, #2280]
  402d60:	bl	40309c <ferror@plt+0x1afc>
  402d64:	ldp	x20, x19, [sp, #64]
  402d68:	ldp	x22, x21, [sp, #48]
  402d6c:	ldp	x24, x23, [sp, #32]
  402d70:	ldp	x26, x25, [sp, #16]
  402d74:	ldp	x29, x30, [sp], #80
  402d78:	ret
  402d7c:	stp	x29, x30, [sp, #-32]!
  402d80:	stp	x20, x19, [sp, #16]
  402d84:	mov	x29, sp
  402d88:	bl	401560 <getenv@plt>
  402d8c:	cbz	x0, 402df0 <ferror@plt+0x1850>
  402d90:	mov	x19, x0
  402d94:	bl	401270 <strlen@plt>
  402d98:	cbz	x0, 402dc8 <ferror@plt+0x1828>
  402d9c:	mov	x20, x0
  402da0:	bl	401470 <__ctype_b_loc@plt>
  402da4:	ldr	x8, [x0]
  402da8:	mov	x9, xzr
  402dac:	ldrb	w10, [x19, x9]
  402db0:	add	x9, x9, #0x1
  402db4:	cmp	x9, x20
  402db8:	ldrh	w10, [x8, x10, lsl #1]
  402dbc:	b.cs	402dc4 <ferror@plt+0x1824>  // b.hs, b.nlast
  402dc0:	tbnz	w10, #11, 402dac <ferror@plt+0x180c>
  402dc4:	tbz	w10, #11, 402df0 <ferror@plt+0x1850>
  402dc8:	mov	x0, x19
  402dcc:	bl	401300 <atoi@plt>
  402dd0:	sxtw	x8, w0
  402dd4:	mov	w9, #0xfffc                	// #65532
  402dd8:	sub	x10, x8, #0x1
  402ddc:	sub	x8, x8, #0x3
  402de0:	cmp	x8, x9
  402de4:	mov	w8, #0x45                  	// #69
  402de8:	csel	x0, x8, x10, hi  // hi = pmore
  402dec:	b	402df4 <ferror@plt+0x1854>
  402df0:	mov	w0, #0x45                  	// #69
  402df4:	ldp	x20, x19, [sp, #16]
  402df8:	ldp	x29, x30, [sp], #32
  402dfc:	ret
  402e00:	sub	sp, sp, #0x70
  402e04:	stp	x29, x30, [sp, #64]
  402e08:	add	x29, sp, #0x40
  402e0c:	stp	x22, x21, [sp, #80]
  402e10:	stp	x20, x19, [sp, #96]
  402e14:	stur	x0, [x29, #-8]
  402e18:	bl	401560 <getenv@plt>
  402e1c:	cbz	x0, 402f38 <ferror@plt+0x1998>
  402e20:	bl	402908 <ferror@plt+0x1368>
  402e24:	mov	x19, x0
  402e28:	str	x0, [sp, #8]
  402e2c:	add	x0, sp, #0x10
  402e30:	mov	w1, #0x8                   	// #8
  402e34:	mov	x2, xzr
  402e38:	bl	4016bc <ferror@plt+0x11c>
  402e3c:	add	x0, sp, #0x10
  402e40:	sub	x1, x29, #0x8
  402e44:	bl	4018a8 <ferror@plt+0x308>
  402e48:	ldr	x21, [sp, #8]
  402e4c:	ldrb	w22, [x21]
  402e50:	cbz	w22, 402ef0 <ferror@plt+0x1950>
  402e54:	bl	401470 <__ctype_b_loc@plt>
  402e58:	mov	x20, x0
  402e5c:	b	402e74 <ferror@plt+0x18d4>
  402e60:	add	x8, x21, #0x1
  402e64:	str	x8, [sp, #8]
  402e68:	ldr	x21, [sp, #8]
  402e6c:	ldrb	w22, [x21]
  402e70:	cbz	w22, 402ef0 <ferror@plt+0x1950>
  402e74:	ldr	x8, [x20]
  402e78:	and	x9, x22, #0xff
  402e7c:	ldrh	w8, [x8, x9, lsl #1]
  402e80:	tbnz	w8, #13, 402e60 <ferror@plt+0x18c0>
  402e84:	add	x0, sp, #0x10
  402e88:	add	x1, sp, #0x8
  402e8c:	bl	4018a8 <ferror@plt+0x308>
  402e90:	ldr	x9, [sp, #8]
  402e94:	ldrb	w10, [x9]
  402e98:	cmp	x10, #0x0
  402e9c:	cset	w8, eq  // eq = none
  402ea0:	cbz	x10, 402e68 <ferror@plt+0x18c8>
  402ea4:	ldr	x11, [x20]
  402ea8:	ldrh	w10, [x11, x10, lsl #1]
  402eac:	tbnz	w10, #13, 402edc <ferror@plt+0x193c>
  402eb0:	add	x9, x9, #0x1
  402eb4:	str	x9, [sp, #8]
  402eb8:	ldrb	w10, [x9]
  402ebc:	cmp	x10, #0x0
  402ec0:	cset	w8, eq  // eq = none
  402ec4:	cbz	x10, 402e68 <ferror@plt+0x18c8>
  402ec8:	ldr	x11, [x20]
  402ecc:	add	x9, x9, #0x1
  402ed0:	ldrh	w10, [x11, x10, lsl #1]
  402ed4:	tbz	w10, #13, 402eb4 <ferror@plt+0x1914>
  402ed8:	sub	x9, x9, #0x1
  402edc:	tbnz	w8, #0, 402e68 <ferror@plt+0x18c8>
  402ee0:	strb	wzr, [x9]
  402ee4:	ldr	x8, [sp, #8]
  402ee8:	add	x8, x8, #0x1
  402eec:	b	402e64 <ferror@plt+0x18c4>
  402ef0:	add	x0, sp, #0x10
  402ef4:	add	x1, sp, #0x8
  402ef8:	str	xzr, [sp, #8]
  402efc:	bl	4018a8 <ferror@plt+0x308>
  402f00:	ldr	w8, [sp, #24]
  402f04:	add	x0, sp, #0x10
  402f08:	mov	x1, xzr
  402f0c:	sub	w20, w8, #0x1
  402f10:	bl	401aa8 <ferror@plt+0x508>
  402f14:	mov	x1, x0
  402f18:	mov	w0, w20
  402f1c:	bl	408f48 <ferror@plt+0x79a8>
  402f20:	mov	w20, w0
  402f24:	add	x0, sp, #0x10
  402f28:	bl	401b20 <ferror@plt+0x580>
  402f2c:	mov	x0, x19
  402f30:	bl	401480 <free@plt>
  402f34:	b	402f3c <ferror@plt+0x199c>
  402f38:	mov	w20, wzr
  402f3c:	mov	w0, w20
  402f40:	ldp	x20, x19, [sp, #96]
  402f44:	ldp	x22, x21, [sp, #80]
  402f48:	ldp	x29, x30, [sp, #64]
  402f4c:	add	sp, sp, #0x70
  402f50:	ret
  402f54:	stp	x29, x30, [sp, #-48]!
  402f58:	stp	x22, x21, [sp, #16]
  402f5c:	adrp	x21, 428000 <ferror@plt+0x26a60>
  402f60:	ldr	x8, [x21, #584]
  402f64:	stp	x20, x19, [sp, #32]
  402f68:	mov	x19, x0
  402f6c:	mov	x29, sp
  402f70:	ldr	x9, [x8, #1248]
  402f74:	ldrb	w9, [x9]
  402f78:	cmp	w9, #0x64
  402f7c:	b.eq	402f88 <ferror@plt+0x19e8>  // b.none
  402f80:	ldrb	w8, [x8, #1138]
  402f84:	tbnz	w8, #4, 403014 <ferror@plt+0x1a74>
  402f88:	ldr	x0, [x21, #584]
  402f8c:	ldr	x8, [x0, #1216]
  402f90:	cbz	x8, 402fc4 <ferror@plt+0x1a24>
  402f94:	adrp	x1, 414000 <ferror@plt+0x12a60>
  402f98:	add	x1, x1, #0x348
  402f9c:	bl	402374 <ferror@plt+0xdd4>
  402fa0:	ldr	x8, [x21, #584]
  402fa4:	mov	w1, wzr
  402fa8:	ldr	x0, [x8, #1208]
  402fac:	bl	403164 <ferror@plt+0x1bc4>
  402fb0:	mov	w20, w0
  402fb4:	cbnz	w0, 403088 <ferror@plt+0x1ae8>
  402fb8:	mov	x0, x19
  402fbc:	bl	401560 <getenv@plt>
  402fc0:	cbnz	x0, 403088 <ferror@plt+0x1ae8>
  402fc4:	mov	w22, wzr
  402fc8:	mov	x19, xzr
  402fcc:	b	402fdc <ferror@plt+0x1a3c>
  402fd0:	mov	w20, wzr
  402fd4:	add	x19, x19, #0x1
  402fd8:	cbnz	w20, 403088 <ferror@plt+0x1ae8>
  402fdc:	ldr	x8, [x21, #584]
  402fe0:	ldr	x9, [x8, #1176]
  402fe4:	cmp	x19, x9
  402fe8:	b.cs	403060 <ferror@plt+0x1ac0>  // b.hs, b.nlast
  402fec:	add	x0, x8, #0x490
  402ff0:	mov	x1, x19
  402ff4:	bl	401aa8 <ferror@plt+0x508>
  402ff8:	ldr	x0, [x0]
  402ffc:	ldrb	w8, [x0]
  403000:	cbz	w8, 402fd0 <ferror@plt+0x1a30>
  403004:	bl	403284 <ferror@plt+0x1ce4>
  403008:	mov	w20, w0
  40300c:	mov	w22, #0x1                   	// #1
  403010:	b	402fd4 <ferror@plt+0x1a34>
  403014:	adrp	x8, 428000 <ferror@plt+0x26a60>
  403018:	ldr	x0, [x8, #520]
  40301c:	adrp	x1, 416000 <ferror@plt+0x14a60>
  403020:	add	x1, x1, #0xfb
  403024:	bl	403104 <ferror@plt+0x1b64>
  403028:	mov	w20, w0
  40302c:	cbnz	w0, 403088 <ferror@plt+0x1ae8>
  403030:	ldr	x8, [x21, #584]
  403034:	ldrb	w8, [x8, #1138]
  403038:	tst	w8, #0x6
  40303c:	b.ne	402f88 <ferror@plt+0x19e8>  // b.any
  403040:	adrp	x8, 428000 <ferror@plt+0x26a60>
  403044:	ldr	x0, [x8, #528]
  403048:	adrp	x1, 416000 <ferror@plt+0x14a60>
  40304c:	add	x1, x1, #0x747
  403050:	bl	403104 <ferror@plt+0x1b64>
  403054:	mov	w20, w0
  403058:	cbnz	w0, 403088 <ferror@plt+0x1ae8>
  40305c:	b	402f88 <ferror@plt+0x19e8>
  403060:	ldr	x8, [x8, #1248]
  403064:	ldrb	w8, [x8]
  403068:	cmp	w8, #0x64
  40306c:	b.ne	403080 <ferror@plt+0x1ae0>  // b.any
  403070:	eor	w8, w22, #0x1
  403074:	tbnz	w8, #0, 403080 <ferror@plt+0x1ae0>
  403078:	mov	w20, wzr
  40307c:	b	403088 <ferror@plt+0x1ae8>
  403080:	bl	403340 <ferror@plt+0x1da0>
  403084:	mov	w20, w0
  403088:	mov	w0, w20
  40308c:	ldp	x20, x19, [sp, #32]
  403090:	ldp	x22, x21, [sp, #16]
  403094:	ldp	x29, x30, [sp], #48
  403098:	ret
  40309c:	adrp	x10, 412000 <ferror@plt+0x10a60>
  4030a0:	adrp	x8, 428000 <ferror@plt+0x26a60>
  4030a4:	ldr	x10, [x10, #120]
  4030a8:	ldr	x11, [x8, #584]
  4030ac:	mov	x9, xzr
  4030b0:	str	x10, [x11, #1808]
  4030b4:	adrp	x10, 428000 <ferror@plt+0x26a60>
  4030b8:	add	x10, x10, #0x1c0
  4030bc:	ldr	x11, [x8, #584]
  4030c0:	ldr	x12, [x10, x9]
  4030c4:	add	x11, x11, x9
  4030c8:	add	x9, x9, #0x8
  4030cc:	cmp	x9, #0x28
  4030d0:	str	x12, [x11, #1816]
  4030d4:	b.ne	4030bc <ferror@plt+0x1b1c>  // b.any
  4030d8:	adrp	x10, 412000 <ferror@plt+0x10a60>
  4030dc:	mov	x9, xzr
  4030e0:	add	x10, x10, #0xb8
  4030e4:	ldr	x11, [x8, #584]
  4030e8:	ldr	x12, [x10, x9]
  4030ec:	add	x11, x11, x9
  4030f0:	add	x9, x9, #0x8
  4030f4:	cmp	x9, #0x180
  4030f8:	str	x12, [x11, #1856]
  4030fc:	b.ne	4030e4 <ferror@plt+0x1b44>  // b.any
  403100:	ret
  403104:	stp	x29, x30, [sp, #-32]!
  403108:	stp	x20, x19, [sp, #16]
  40310c:	adrp	x20, 428000 <ferror@plt+0x26a60>
  403110:	ldr	x8, [x20, #584]
  403114:	mov	x19, x1
  403118:	mov	x1, x0
  40311c:	mov	x29, sp
  403120:	mov	x0, x8
  403124:	bl	402374 <ferror@plt+0xdd4>
  403128:	ldr	x0, [x20, #584]
  40312c:	mov	x1, x19
  403130:	bl	403b54 <ferror@plt+0x25b4>
  403134:	cbz	w0, 403154 <ferror@plt+0x1bb4>
  403138:	ldp	x20, x19, [sp, #16]
  40313c:	ldp	x29, x30, [sp], #32
  403140:	ret
  403144:	ldr	x9, [x8, #1792]
  403148:	mov	x0, x8
  40314c:	blr	x9
  403150:	cbnz	w0, 403138 <ferror@plt+0x1b98>
  403154:	ldr	x8, [x20, #584]
  403158:	ldr	w9, [x8, #32]
  40315c:	cbnz	w9, 403144 <ferror@plt+0x1ba4>
  403160:	b	403138 <ferror@plt+0x1b98>
  403164:	stp	x29, x30, [sp, #-48]!
  403168:	str	x21, [sp, #16]
  40316c:	adrp	x21, 428000 <ferror@plt+0x26a60>
  403170:	ldr	x8, [x21, #584]
  403174:	stp	x20, x19, [sp, #32]
  403178:	mov	w19, w1
  40317c:	mov	x1, x0
  403180:	mov	x0, x8
  403184:	mov	x29, sp
  403188:	bl	403b54 <ferror@plt+0x25b4>
  40318c:	mov	w20, w0
  403190:	cbnz	w0, 403250 <ferror@plt+0x1cb0>
  403194:	b	4031a4 <ferror@plt+0x1c04>
  403198:	ldr	x8, [x0, #1792]
  40319c:	blr	x8
  4031a0:	cbnz	w0, 4031ec <ferror@plt+0x1c4c>
  4031a4:	ldr	x0, [x21, #584]
  4031a8:	ldr	w8, [x0, #32]
  4031ac:	cbnz	w8, 403198 <ferror@plt+0x1bf8>
  4031b0:	ldr	x8, [x0, #1248]
  4031b4:	ldrb	w8, [x8]
  4031b8:	cmp	w8, #0x64
  4031bc:	b.ne	4031f4 <ferror@plt+0x1c54>  // b.any
  4031c0:	ldr	x8, [x21, #584]
  4031c4:	add	x0, x8, #0x138
  4031c8:	bl	4097c8 <ferror@plt+0x8228>
  4031cc:	ldr	x8, [x21, #584]
  4031d0:	mov	w20, w0
  4031d4:	ldrb	w8, [x8, #1138]
  4031d8:	tbz	w8, #5, 403250 <ferror@plt+0x1cb0>
  4031dc:	adrp	x8, 428000 <ferror@plt+0x26a60>
  4031e0:	ldr	x0, [x8, #560]
  4031e4:	bl	402928 <ferror@plt+0x1388>
  4031e8:	b	403250 <ferror@plt+0x1cb0>
  4031ec:	mov	w20, w0
  4031f0:	b	403250 <ferror@plt+0x1cb0>
  4031f4:	add	x0, x0, #0x50
  4031f8:	mov	x1, xzr
  4031fc:	bl	401b08 <ferror@plt+0x568>
  403200:	tbnz	w19, #0, 403228 <ferror@plt+0x1c88>
  403204:	mov	x8, x0
  403208:	ldr	x0, [x21, #584]
  40320c:	ldr	x9, [x0, #88]
  403210:	cmp	x9, #0x1
  403214:	b.ne	403228 <ferror@plt+0x1c88>  // b.any
  403218:	ldrh	w8, [x8]
  40321c:	cmp	w8, #0x100
  403220:	b.ne	403228 <ferror@plt+0x1c88>  // b.any
  403224:	bl	40d784 <ferror@plt+0xc1e4>
  403228:	ldr	x8, [x21, #584]
  40322c:	ldr	x9, [x8, #88]
  403230:	cmp	x9, #0x1
  403234:	b.ne	40324c <ferror@plt+0x1cac>  // b.any
  403238:	add	x0, x8, #0x50
  40323c:	mov	x1, xzr
  403240:	bl	401b08 <ferror@plt+0x568>
  403244:	ldrh	w8, [x0]
  403248:	cbz	w8, 4031c0 <ferror@plt+0x1c20>
  40324c:	mov	w20, wzr
  403250:	bl	4036a0 <ferror@plt+0x2100>
  403254:	cmp	w20, #0x7
  403258:	b.eq	403270 <ferror@plt+0x1cd0>  // b.none
  40325c:	ldr	x8, [x21, #584]
  403260:	ldrb	w8, [x8, #1138]
  403264:	tbz	w8, #5, 403270 <ferror@plt+0x1cd0>
  403268:	tbz	w19, #0, 403270 <ferror@plt+0x1cd0>
  40326c:	mov	w20, wzr
  403270:	mov	w0, w20
  403274:	ldp	x20, x19, [sp, #32]
  403278:	ldr	x21, [sp, #16]
  40327c:	ldp	x29, x30, [sp], #48
  403280:	ret
  403284:	sub	sp, sp, #0x30
  403288:	stp	x20, x19, [sp, #32]
  40328c:	adrp	x20, 428000 <ferror@plt+0x26a60>
  403290:	ldr	x8, [x20, #584]
  403294:	mov	x19, x0
  403298:	mov	x1, x19
  40329c:	stp	x29, x30, [sp, #16]
  4032a0:	mov	x0, x8
  4032a4:	add	x29, sp, #0x10
  4032a8:	bl	402374 <ferror@plt+0xdd4>
  4032ac:	add	x1, sp, #0x8
  4032b0:	mov	x0, x19
  4032b4:	bl	404014 <ferror@plt+0x2a74>
  4032b8:	mov	w19, w0
  4032bc:	cbnz	w0, 40332c <ferror@plt+0x1d8c>
  4032c0:	ldr	x0, [sp, #8]
  4032c4:	mov	w1, wzr
  4032c8:	bl	403164 <ferror@plt+0x1bc4>
  4032cc:	mov	w19, w0
  4032d0:	cbnz	w0, 403324 <ferror@plt+0x1d84>
  4032d4:	ldr	x8, [x20, #584]
  4032d8:	ldr	x9, [x8, #1248]
  4032dc:	ldrb	w9, [x9]
  4032e0:	cmp	w9, #0x64
  4032e4:	b.ne	4032f0 <ferror@plt+0x1d50>  // b.any
  4032e8:	mov	w19, wzr
  4032ec:	b	403324 <ferror@plt+0x1d84>
  4032f0:	ldr	x9, [x8, #88]
  4032f4:	cmp	x9, #0x1
  4032f8:	b.ne	403310 <ferror@plt+0x1d70>  // b.any
  4032fc:	add	x0, x8, #0x50
  403300:	mov	x1, xzr
  403304:	bl	401b08 <ferror@plt+0x568>
  403308:	ldrh	w8, [x0]
  40330c:	cbz	w8, 4032e8 <ferror@plt+0x1d48>
  403310:	ldr	x8, [x20, #584]
  403314:	mov	w0, #0x20                  	// #32
  403318:	ldr	x1, [x8, #16]
  40331c:	bl	402628 <ferror@plt+0x1088>
  403320:	mov	w19, w0
  403324:	ldr	x0, [sp, #8]
  403328:	bl	401480 <free@plt>
  40332c:	mov	w0, w19
  403330:	ldp	x20, x19, [sp, #32]
  403334:	ldp	x29, x30, [sp, #16]
  403338:	add	sp, sp, #0x30
  40333c:	ret
  403340:	sub	sp, sp, #0xb0
  403344:	stp	x22, x21, [sp, #144]
  403348:	adrp	x22, 428000 <ferror@plt+0x26a60>
  40334c:	ldr	x0, [x22, #584]
  403350:	adrp	x1, 414000 <ferror@plt+0x12a60>
  403354:	add	x1, x1, #0x350
  403358:	stp	x29, x30, [sp, #80]
  40335c:	str	x27, [sp, #96]
  403360:	stp	x26, x25, [sp, #112]
  403364:	stp	x24, x23, [sp, #128]
  403368:	stp	x20, x19, [sp, #160]
  40336c:	add	x29, sp, #0x50
  403370:	bl	402374 <ferror@plt+0xdd4>
  403374:	mov	x0, sp
  403378:	mov	w1, #0x1                   	// #1
  40337c:	mov	x2, xzr
  403380:	bl	4016bc <ferror@plt+0x11c>
  403384:	add	x0, sp, #0x28
  403388:	mov	w1, #0x1                   	// #1
  40338c:	mov	x2, xzr
  403390:	bl	4016bc <ferror@plt+0x11c>
  403394:	mov	x0, sp
  403398:	mov	w1, wzr
  40339c:	bl	4018c4 <ferror@plt+0x324>
  4033a0:	adrp	x1, 411000 <ferror@plt+0xfa60>
  4033a4:	add	x1, x1, #0xcf1
  4033a8:	add	x0, sp, #0x28
  4033ac:	bl	403f24 <ferror@plt+0x2984>
  4033b0:	sub	w8, w0, #0x1
  4033b4:	mov	w19, w0
  4033b8:	cmp	w8, #0x4
  4033bc:	b.cs	403408 <ferror@plt+0x1e68>  // b.hs, b.nlast
  4033c0:	mov	w24, wzr
  4033c4:	mov	x23, xzr
  4033c8:	cmp	w19, #0x5
  4033cc:	b.eq	4033e8 <ferror@plt+0x1e48>  // b.none
  4033d0:	cbnz	w19, 403630 <ferror@plt+0x2090>
  4033d4:	ldr	x8, [x22, #584]
  4033d8:	ldr	w9, [x8, #1128]
  4033dc:	ldr	w8, [x8, #1132]
  4033e0:	cmp	w9, w8
  4033e4:	b.ne	403610 <ferror@plt+0x2070>  // b.any
  4033e8:	sub	w8, w19, #0x1
  4033ec:	cmp	w8, #0x4
  4033f0:	b.cc	403630 <ferror@plt+0x2090>  // b.lo, b.ul, b.last
  4033f4:	tbz	w24, #0, 403618 <ferror@plt+0x2078>
  4033f8:	ldr	x8, [x22, #584]
  4033fc:	mov	w0, #0x17                  	// #23
  403400:	ldr	x1, [x8, #16]
  403404:	b	403628 <ferror@plt+0x2088>
  403408:	adrp	x25, 411000 <ferror@plt+0xfa60>
  40340c:	adrp	x20, 411000 <ferror@plt+0xfa60>
  403410:	mov	x23, xzr
  403414:	mov	w24, wzr
  403418:	add	x25, x25, #0xcb0
  40341c:	add	x20, x20, #0xcf1
  403420:	ldr	x26, [sp, #48]
  403424:	cmp	x26, #0x2
  403428:	b.cc	4033c8 <ferror@plt+0x1e28>  // b.lo, b.ul, b.last
  40342c:	ldr	x8, [x22, #584]
  403430:	cmp	w19, #0x8
  403434:	ldr	w9, [x8, #1128]
  403438:	b.eq	4033c8 <ferror@plt+0x1e28>  // b.none
  40343c:	ldr	w10, [x8, #1132]
  403440:	cmp	w9, w10
  403444:	b.ne	4033c8 <ferror@plt+0x1e28>  // b.any
  403448:	ldr	x21, [sp, #40]
  40344c:	subs	x27, x26, #0x1
  403450:	b.eq	403544 <ferror@plt+0x1fa4>  // b.none
  403454:	ldr	x9, [x8, #1248]
  403458:	mov	x10, xzr
  40345c:	ldrb	w9, [x9]
  403460:	b	403474 <ferror@plt+0x1ed4>
  403464:	mov	x11, x10
  403468:	add	x10, x11, #0x1
  40346c:	cmp	x10, x27
  403470:	b.cs	403544 <ferror@plt+0x1fa4>  // b.hs, b.nlast
  403474:	ldrb	w12, [x21, x10]
  403478:	add	x11, x10, #0x1
  40347c:	tbnz	w24, #0, 4034d4 <ferror@plt+0x1f34>
  403480:	sub	x13, x10, #0x1
  403484:	cmp	x13, x27
  403488:	b.hi	403498 <ferror@plt+0x1ef8>  // b.pmore
  40348c:	ldrb	w13, [x21, x13]
  403490:	cmp	w13, #0x5c
  403494:	b.eq	4034d4 <ferror@plt+0x1f34>  // b.none
  403498:	ldr	x13, [x8, #1248]
  40349c:	ldrb	w13, [x13]
  4034a0:	cmp	w13, #0x64
  4034a4:	b.ne	4034c8 <ferror@plt+0x1f28>  // b.any
  4034a8:	cmp	w12, #0x5b
  4034ac:	b.eq	403534 <ferror@plt+0x1f94>  // b.none
  4034b0:	cmp	w12, #0x5d
  4034b4:	b.ne	4034d4 <ferror@plt+0x1f34>  // b.any
  4034b8:	sub	x23, x23, #0x1
  4034bc:	cmp	x27, x11
  4034c0:	b.hi	4034dc <ferror@plt+0x1f3c>  // b.pmore
  4034c4:	b	403464 <ferror@plt+0x1ec4>
  4034c8:	cmp	w12, #0x22
  4034cc:	cset	w13, eq  // eq = none
  4034d0:	eor	x23, x23, x13
  4034d4:	cmp	x27, x11
  4034d8:	b.ls	403464 <ferror@plt+0x1ec4>  // b.plast
  4034dc:	cbnz	x23, 403464 <ferror@plt+0x1ec4>
  4034e0:	cmp	w9, #0x64
  4034e4:	b.eq	403464 <ferror@plt+0x1ec4>  // b.none
  4034e8:	ldrb	w13, [x21, x11]
  4034ec:	cmp	w12, #0x2f
  4034f0:	cset	w14, ne  // ne = any
  4034f4:	cmp	w13, #0x2a
  4034f8:	b.ne	40350c <ferror@plt+0x1f6c>  // b.any
  4034fc:	orr	w14, w24, w14
  403500:	tbnz	w14, #0, 40350c <ferror@plt+0x1f6c>
  403504:	mov	w24, #0x1                   	// #1
  403508:	b	403468 <ferror@plt+0x1ec8>
  40350c:	cmp	w12, #0x2a
  403510:	cset	w12, eq  // eq = none
  403514:	cmp	w13, #0x2f
  403518:	and	w12, w24, w12
  40351c:	cset	w13, eq  // eq = none
  403520:	and	w14, w12, w13
  403524:	tst	w12, w13
  403528:	eor	w24, w24, w14
  40352c:	csel	x11, x11, x10, ne  // ne = any
  403530:	b	403468 <ferror@plt+0x1ec8>
  403534:	add	x23, x23, #0x1
  403538:	cmp	x27, x11
  40353c:	b.hi	4034dc <ferror@plt+0x1f3c>  // b.pmore
  403540:	b	403464 <ferror@plt+0x1ec4>
  403544:	mov	x0, sp
  403548:	mov	x1, x21
  40354c:	bl	4019bc <ferror@plt+0x41c>
  403550:	mov	w8, #0x4                   	// #4
  403554:	tbnz	w24, #0, 4035b4 <ferror@plt+0x2014>
  403558:	cbnz	x23, 4035b4 <ferror@plt+0x2014>
  40355c:	cmp	x27, #0x2
  403560:	b.cc	403580 <ferror@plt+0x1fe0>  // b.lo, b.ul, b.last
  403564:	add	x8, x26, x21
  403568:	ldurb	w9, [x8, #-3]
  40356c:	cmp	w9, #0x5c
  403570:	b.ne	403580 <ferror@plt+0x1fe0>  // b.any
  403574:	ldurb	w8, [x8, #-2]
  403578:	cmp	w8, #0xa
  40357c:	b.eq	40358c <ferror@plt+0x1fec>  // b.none
  403580:	ldr	x8, [x22, #584]
  403584:	ldrb	w8, [x8, #1776]
  403588:	cbz	w8, 40359c <ferror@plt+0x1ffc>
  40358c:	mov	w8, #0x4                   	// #4
  403590:	cmp	w8, #0x8
  403594:	b.ls	4035bc <ferror@plt+0x201c>  // b.plast
  403598:	b	40360c <ferror@plt+0x206c>
  40359c:	ldr	x0, [sp]
  4035a0:	mov	w1, #0x1                   	// #1
  4035a4:	bl	403164 <ferror@plt+0x1bc4>
  4035a8:	cbz	w0, 4035ec <ferror@plt+0x204c>
  4035ac:	mov	w8, #0x8                   	// #8
  4035b0:	mov	w19, w0
  4035b4:	cmp	w8, #0x8
  4035b8:	b.hi	40360c <ferror@plt+0x206c>  // b.pmore
  4035bc:	adr	x9, 4033c8 <ferror@plt+0x1e28>
  4035c0:	ldrb	w10, [x25, x8]
  4035c4:	add	x9, x9, x10, lsl #2
  4035c8:	br	x9
  4035cc:	add	x0, sp, #0x28
  4035d0:	mov	x1, x20
  4035d4:	bl	403f24 <ferror@plt+0x2984>
  4035d8:	sub	w8, w0, #0x1
  4035dc:	mov	w19, w0
  4035e0:	cmp	w8, #0x3
  4035e4:	b.hi	403420 <ferror@plt+0x1e80>  // b.pmore
  4035e8:	b	4033c8 <ferror@plt+0x1e28>
  4035ec:	cmp	w19, #0x5
  4035f0:	mov	x0, sp
  4035f4:	cset	w21, eq  // eq = none
  4035f8:	bl	401a08 <ferror@plt+0x468>
  4035fc:	mov	w19, wzr
  403600:	lsl	w8, w21, #1
  403604:	cmp	w8, #0x8
  403608:	b.ls	4035bc <ferror@plt+0x201c>  // b.plast
  40360c:	b	403640 <ferror@plt+0x20a0>
  403610:	mov	w19, #0x8                   	// #8
  403614:	b	403630 <ferror@plt+0x2090>
  403618:	ldr	x8, [x22, #584]
  40361c:	cbz	x23, 403664 <ferror@plt+0x20c4>
  403620:	ldr	x1, [x8, #16]
  403624:	mov	w0, #0x16                  	// #22
  403628:	bl	402628 <ferror@plt+0x1088>
  40362c:	mov	w19, w0
  403630:	add	x0, sp, #0x28
  403634:	bl	401b20 <ferror@plt+0x580>
  403638:	mov	x0, sp
  40363c:	bl	401b20 <ferror@plt+0x580>
  403640:	mov	w0, w19
  403644:	ldp	x20, x19, [sp, #160]
  403648:	ldp	x22, x21, [sp, #144]
  40364c:	ldp	x24, x23, [sp, #128]
  403650:	ldp	x26, x25, [sp, #112]
  403654:	ldr	x27, [sp, #96]
  403658:	ldp	x29, x30, [sp, #80]
  40365c:	add	sp, sp, #0xb0
  403660:	ret
  403664:	ldr	x9, [x8, #1248]
  403668:	ldrb	w9, [x9]
  40366c:	cmp	w9, #0x64
  403670:	b.eq	403630 <ferror@plt+0x2090>  // b.none
  403674:	ldr	x9, [x8, #88]
  403678:	cmp	x9, #0x1
  40367c:	b.ne	403694 <ferror@plt+0x20f4>  // b.any
  403680:	add	x0, x8, #0x50
  403684:	mov	x1, xzr
  403688:	bl	401b08 <ferror@plt+0x568>
  40368c:	ldrh	w8, [x0]
  403690:	cbz	w8, 403630 <ferror@plt+0x2090>
  403694:	ldr	x8, [x22, #584]
  403698:	mov	w0, #0x20                  	// #32
  40369c:	b	403400 <ferror@plt+0x1e60>
  4036a0:	stp	x29, x30, [sp, #-80]!
  4036a4:	stp	x26, x25, [sp, #16]
  4036a8:	adrp	x26, 428000 <ferror@plt+0x26a60>
  4036ac:	ldr	x25, [x26, #584]
  4036b0:	stp	x20, x19, [sp, #64]
  4036b4:	mov	x1, xzr
  4036b8:	stp	x24, x23, [sp, #32]
  4036bc:	add	x19, x25, #0x218
  4036c0:	mov	x0, x19
  4036c4:	stp	x22, x21, [sp, #48]
  4036c8:	mov	x29, sp
  4036cc:	bl	401aa8 <ferror@plt+0x508>
  4036d0:	mov	x20, x0
  4036d4:	add	x0, x25, #0x1f0
  4036d8:	mov	x1, xzr
  4036dc:	bl	401aa8 <ferror@plt+0x508>
  4036e0:	ldr	x8, [x26, #584]
  4036e4:	mov	x21, x0
  4036e8:	ldr	x9, [x8, #1248]
  4036ec:	ldrb	w9, [x9]
  4036f0:	cmp	w9, #0x64
  4036f4:	b.eq	403720 <ferror@plt+0x2180>  // b.none
  4036f8:	ldr	x9, [x8, #88]
  4036fc:	cmp	x9, #0x1
  403700:	b.ne	403720 <ferror@plt+0x2180>  // b.any
  403704:	add	x0, x8, #0x50
  403708:	mov	x1, xzr
  40370c:	bl	401b08 <ferror@plt+0x568>
  403710:	ldrh	w8, [x0]
  403714:	cmp	w8, #0x0
  403718:	cset	w24, eq  // eq = none
  40371c:	b	403724 <ferror@plt+0x2184>
  403720:	mov	w24, wzr
  403724:	ldr	x8, [x26, #584]
  403728:	ldr	x8, [x8, #1248]
  40372c:	ldrb	w8, [x8]
  403730:	cmp	w8, #0x64
  403734:	b.ne	403850 <ferror@plt+0x22b0>  // b.any
  403738:	ldr	x8, [x26, #584]
  40373c:	ldr	x9, [x8, #624]
  403740:	cbz	x9, 403798 <ferror@plt+0x21f8>
  403744:	mov	x22, xzr
  403748:	b	403760 <ferror@plt+0x21c0>
  40374c:	ldr	x8, [x26, #584]
  403750:	add	x22, x22, #0x1
  403754:	ldr	x9, [x8, #624]
  403758:	cmp	x22, x9
  40375c:	b.cs	40379c <ferror@plt+0x21fc>  // b.hs, b.nlast
  403760:	add	x0, x8, #0x268
  403764:	mov	x1, x22
  403768:	bl	401aa8 <ferror@plt+0x508>
  40376c:	mov	x1, xzr
  403770:	mov	x23, x0
  403774:	bl	401b08 <ferror@plt+0x568>
  403778:	ldr	x8, [x23, #8]
  40377c:	cmp	x8, #0x1
  403780:	b.ne	40379c <ferror@plt+0x21fc>  // b.any
  403784:	ldr	x8, [x0]
  403788:	cbnz	x8, 40374c <ferror@plt+0x21ac>
  40378c:	ldr	x8, [x0, #32]
  403790:	cbnz	x8, 40374c <ferror@plt+0x21ac>
  403794:	b	40379c <ferror@plt+0x21fc>
  403798:	mov	x22, xzr
  40379c:	ldr	x8, [x26, #584]
  4037a0:	ldr	x8, [x8, #624]
  4037a4:	cmp	x22, x8
  4037a8:	b.ne	403850 <ferror@plt+0x22b0>  // b.any
  4037ac:	ldr	x8, [x26, #584]
  4037b0:	ldr	x9, [x8, #704]
  4037b4:	cbz	x9, 40383c <ferror@plt+0x229c>
  4037b8:	mov	x22, xzr
  4037bc:	add	x0, x8, #0x2b8
  4037c0:	mov	x1, x22
  4037c4:	bl	401aa8 <ferror@plt+0x508>
  4037c8:	mov	x1, xzr
  4037cc:	bl	401b08 <ferror@plt+0x568>
  4037d0:	ldr	x8, [x0, #8]
  4037d4:	mov	x23, x0
  4037d8:	cbz	x8, 403814 <ferror@plt+0x2274>
  4037dc:	mov	x24, xzr
  4037e0:	b	4037f4 <ferror@plt+0x2254>
  4037e4:	ldr	x8, [x23, #8]
  4037e8:	add	x24, x24, #0x1
  4037ec:	cmp	x24, x8
  4037f0:	b.cs	403818 <ferror@plt+0x2278>  // b.hs, b.nlast
  4037f4:	mov	x0, x23
  4037f8:	mov	x1, x24
  4037fc:	bl	401aa8 <ferror@plt+0x508>
  403800:	ldr	x8, [x0]
  403804:	cbnz	x8, 4037e4 <ferror@plt+0x2244>
  403808:	ldr	x8, [x0, #32]
  40380c:	cbnz	x8, 4037e4 <ferror@plt+0x2244>
  403810:	b	403818 <ferror@plt+0x2278>
  403814:	mov	x24, xzr
  403818:	ldr	x8, [x23, #8]
  40381c:	cmp	x24, x8
  403820:	b.ne	403840 <ferror@plt+0x22a0>  // b.any
  403824:	ldr	x8, [x26, #584]
  403828:	add	x22, x22, #0x1
  40382c:	ldr	x9, [x8, #704]
  403830:	cmp	x22, x9
  403834:	b.cc	4037bc <ferror@plt+0x221c>  // b.lo, b.ul, b.last
  403838:	b	403840 <ferror@plt+0x22a0>
  40383c:	mov	x22, xzr
  403840:	ldr	x8, [x26, #584]
  403844:	ldr	x8, [x8, #704]
  403848:	cmp	x22, x8
  40384c:	cset	w24, eq  // eq = none
  403850:	cbz	w24, 4038e4 <ferror@plt+0x2344>
  403854:	ldr	x8, [x25, #504]
  403858:	cmp	x8, #0x1
  40385c:	b.ne	4038e4 <ferror@plt+0x2344>  // b.any
  403860:	ldr	x8, [x25, #464]
  403864:	cbnz	x8, 4038e4 <ferror@plt+0x2344>
  403868:	ldr	x8, [x21, #8]
  40386c:	ldr	x9, [x20, #8]
  403870:	cmp	x8, x9
  403874:	b.ne	4038e4 <ferror@plt+0x2344>  // b.any
  403878:	ldr	x8, [x26, #584]
  40387c:	ldr	x8, [x8, #1248]
  403880:	ldrb	w8, [x8]
  403884:	cmp	w8, #0x64
  403888:	b.eq	403898 <ferror@plt+0x22f8>  // b.none
  40388c:	ldr	x1, [x20, #48]
  403890:	add	x0, x20, #0x28
  403894:	bl	40174c <ferror@plt+0x1ac>
  403898:	ldr	x1, [x20, #136]
  40389c:	add	x0, x20, #0x80
  4038a0:	bl	40174c <ferror@plt+0x1ac>
  4038a4:	ldr	x1, [x20, #176]
  4038a8:	add	x0, x20, #0xa8
  4038ac:	bl	40174c <ferror@plt+0x1ac>
  4038b0:	ldr	x1, [x20, #8]
  4038b4:	mov	x0, x20
  4038b8:	bl	40174c <ferror@plt+0x1ac>
  4038bc:	str	xzr, [x21, #8]
  4038c0:	ldr	x8, [x26, #584]
  4038c4:	ldr	x8, [x8, #1248]
  4038c8:	ldrb	w8, [x8]
  4038cc:	cmp	w8, #0x64
  4038d0:	b.ne	4038e4 <ferror@plt+0x2344>  // b.any
  4038d4:	ldr	x8, [x25, #544]
  4038d8:	mov	x0, x19
  4038dc:	sub	x1, x8, #0x2
  4038e0:	bl	40174c <ferror@plt+0x1ac>
  4038e4:	ldp	x20, x19, [sp, #64]
  4038e8:	ldp	x22, x21, [sp, #48]
  4038ec:	ldp	x24, x23, [sp, #32]
  4038f0:	ldp	x26, x25, [sp, #16]
  4038f4:	ldp	x29, x30, [sp], #80
  4038f8:	ret
  4038fc:	stp	x29, x30, [sp, #-32]!
  403900:	ldr	x8, [x0, #280]
  403904:	str	x19, [sp, #16]
  403908:	mov	x19, x0
  40390c:	str	x1, [x0, #296]
  403910:	add	x0, x8, #0xe0
  403914:	mov	x29, sp
  403918:	bl	401aa8 <ferror@plt+0x508>
  40391c:	str	x0, [x19, #288]
  403920:	ldr	x19, [sp, #16]
  403924:	ldp	x29, x30, [sp], #32
  403928:	ret
  40392c:	stp	x29, x30, [sp, #-32]!
  403930:	str	x19, [sp, #16]
  403934:	mov	x19, x0
  403938:	ldr	x0, [x0, #280]
  40393c:	and	w2, w2, #0x1
  403940:	mov	x29, sp
  403944:	bl	4092a8 <ferror@plt+0x7d08>
  403948:	ldr	x8, [x19, #288]
  40394c:	mov	x1, x0
  403950:	mov	x0, x8
  403954:	bl	4018e8 <ferror@plt+0x348>
  403958:	ldr	x19, [sp, #16]
  40395c:	ldp	x29, x30, [sp], #32
  403960:	ret
  403964:	sub	sp, sp, #0x80
  403968:	adrp	x8, 428000 <ferror@plt+0x26a60>
  40396c:	ldr	x8, [x8, #584]
  403970:	stp	x29, x30, [sp, #64]
  403974:	stp	x22, x21, [sp, #96]
  403978:	stp	x20, x19, [sp, #112]
  40397c:	ldr	x8, [x8, #1248]
  403980:	mov	w19, w2
  403984:	mov	x22, x1
  403988:	mov	x20, x0
  40398c:	ldrb	w8, [x8]
  403990:	str	x23, [sp, #80]
  403994:	add	x29, sp, #0x40
  403998:	cmp	w8, #0x64
  40399c:	b.ne	4039b4 <ferror@plt+0x2414>  // b.any
  4039a0:	ldr	x8, [x20, #280]
  4039a4:	mov	x1, xzr
  4039a8:	add	x0, x8, #0xe0
  4039ac:	bl	401aa8 <ferror@plt+0x508>
  4039b0:	b	4039b8 <ferror@plt+0x2418>
  4039b4:	ldr	x0, [x20, #288]
  4039b8:	and	w8, w19, #0xff
  4039bc:	mov	w9, #0x80                  	// #128
  4039c0:	cmp	w8, #0x2e
  4039c4:	mov	w8, #0xa8                  	// #168
  4039c8:	csel	x8, x8, x9, eq  // eq = none
  4039cc:	add	x23, x0, x8
  4039d0:	ldr	x21, [x23, #8]
  4039d4:	b.ne	403a14 <ferror@plt+0x2474>  // b.any
  4039d8:	adrp	x8, 414000 <ferror@plt+0x12a60>
  4039dc:	ldrb	w8, [x8, #569]
  4039e0:	ldrb	w9, [x22]
  4039e4:	cmp	w8, w9
  4039e8:	b.ne	403a24 <ferror@plt+0x2484>  // b.any
  4039ec:	adrp	x8, 414000 <ferror@plt+0x12a60>
  4039f0:	add	x8, x8, #0x239
  4039f4:	ldrb	w8, [x8, #1]
  4039f8:	ldrb	w9, [x22, #1]
  4039fc:	cmp	w8, w9
  403a00:	b.ne	403a24 <ferror@plt+0x2484>  // b.any
  403a04:	ldr	x0, [x20, #288]
  403a08:	mov	w1, #0x32                  	// #50
  403a0c:	bl	4018c4 <ferror@plt+0x324>
  403a10:	b	403a70 <ferror@plt+0x24d0>
  403a14:	mov	x0, x22
  403a18:	bl	402908 <ferror@plt+0x1368>
  403a1c:	str	x0, [sp]
  403a20:	b	403a40 <ferror@plt+0x24a0>
  403a24:	mov	x0, x22
  403a28:	bl	402908 <ferror@plt+0x1368>
  403a2c:	mov	x8, #0xffffffffffffffff    	// #-1
  403a30:	movi	v0.2d, #0x0
  403a34:	stp	x0, x8, [sp]
  403a38:	stp	q0, q0, [sp, #16]
  403a3c:	str	q0, [sp, #48]
  403a40:	mov	x1, sp
  403a44:	mov	x0, x23
  403a48:	bl	4018a8 <ferror@plt+0x308>
  403a4c:	ldr	x1, [x20, #296]
  403a50:	mov	x0, x20
  403a54:	bl	4038fc <ferror@plt+0x235c>
  403a58:	ldr	x0, [x20, #288]
  403a5c:	mov	w1, w19
  403a60:	bl	4018c4 <ferror@plt+0x324>
  403a64:	ldr	x0, [x20, #288]
  403a68:	mov	x1, x21
  403a6c:	bl	4018e8 <ferror@plt+0x348>
  403a70:	ldp	x20, x19, [sp, #112]
  403a74:	ldp	x22, x21, [sp, #96]
  403a78:	ldr	x23, [sp, #80]
  403a7c:	ldp	x29, x30, [sp, #64]
  403a80:	add	sp, sp, #0x80
  403a84:	ret
  403a88:	stp	x29, x30, [sp, #-48]!
  403a8c:	stp	x22, x21, [sp, #16]
  403a90:	stp	x20, x19, [sp, #32]
  403a94:	mov	x20, x0
  403a98:	ldr	x21, [x20, #40]!
  403a9c:	mov	x19, x0
  403aa0:	mov	w1, #0x65                  	// #101
  403aa4:	mov	x29, sp
  403aa8:	mov	x0, x21
  403aac:	bl	4014b0 <strchr@plt>
  403ab0:	mov	x22, x0
  403ab4:	cbz	x0, 403ac8 <ferror@plt+0x2528>
  403ab8:	sub	x8, x22, x21
  403abc:	add	x21, x8, #0x1
  403ac0:	strb	wzr, [x22]
  403ac4:	b	403acc <ferror@plt+0x252c>
  403ac8:	mov	x21, xzr
  403acc:	ldr	x1, [x19, #40]
  403ad0:	mov	w2, #0x2e                  	// #46
  403ad4:	mov	x0, x19
  403ad8:	bl	403964 <ferror@plt+0x23c4>
  403adc:	cbz	x22, 403b44 <ferror@plt+0x25a4>
  403ae0:	mov	x0, x20
  403ae4:	mov	x1, x21
  403ae8:	bl	401aa8 <ferror@plt+0x508>
  403aec:	adrp	x8, 428000 <ferror@plt+0x26a60>
  403af0:	ldr	x8, [x8, #584]
  403af4:	ldrb	w9, [x0]
  403af8:	mov	w10, #0x2d                  	// #45
  403afc:	mov	x0, x20
  403b00:	ldr	x8, [x8, #1248]
  403b04:	ldrb	w8, [x8]
  403b08:	cmp	w8, #0x64
  403b0c:	mov	w8, #0x5f                  	// #95
  403b10:	csel	w8, w8, w10, eq  // eq = none
  403b14:	cmp	w8, w9
  403b18:	cinc	x1, x21, eq  // eq = none
  403b1c:	mov	w8, #0xe                   	// #14
  403b20:	cinc	w21, w8, eq  // eq = none
  403b24:	bl	401aa8 <ferror@plt+0x508>
  403b28:	mov	x1, x0
  403b2c:	mov	w2, #0x2e                  	// #46
  403b30:	mov	x0, x19
  403b34:	bl	403964 <ferror@plt+0x23c4>
  403b38:	ldr	x0, [x19, #288]
  403b3c:	mov	w1, w21
  403b40:	bl	4018c4 <ferror@plt+0x324>
  403b44:	ldp	x20, x19, [sp, #32]
  403b48:	ldp	x22, x21, [sp, #16]
  403b4c:	ldp	x29, x30, [sp], #48
  403b50:	ret
  403b54:	stp	x29, x30, [sp, #-32]!
  403b58:	stp	x20, x19, [sp, #16]
  403b5c:	ldr	x8, [x0, #280]
  403b60:	mov	x19, x1
  403b64:	ldr	x1, [x0, #296]
  403b68:	mov	x20, x0
  403b6c:	add	x0, x8, #0xe0
  403b70:	mov	x29, sp
  403b74:	bl	401aa8 <ferror@plt+0x508>
  403b78:	str	x0, [x20, #288]
  403b7c:	mov	x0, x20
  403b80:	mov	x1, x19
  403b84:	bl	402428 <ferror@plt+0xe88>
  403b88:	ldp	x20, x19, [sp, #16]
  403b8c:	ldp	x29, x30, [sp], #32
  403b90:	ret
  403b94:	stp	x29, x30, [sp, #-32]!
  403b98:	stp	x20, x19, [sp, #16]
  403b9c:	ldr	x8, [x0, #296]
  403ba0:	mov	x20, x0
  403ba4:	mov	w19, w1
  403ba8:	mov	x29, sp
  403bac:	cbz	x8, 403bc4 <ferror@plt+0x2624>
  403bb0:	ldr	x0, [x20, #288]
  403bb4:	bl	40c578 <ferror@plt+0xafd8>
  403bb8:	mov	x0, x20
  403bbc:	mov	x1, xzr
  403bc0:	bl	4038fc <ferror@plt+0x235c>
  403bc4:	ldr	x8, [x20, #24]
  403bc8:	str	wzr, [x20, #32]
  403bcc:	strb	wzr, [x20, #304]
  403bd0:	str	x8, [x20, #8]
  403bd4:	adrp	x8, 428000 <ferror@plt+0x26a60>
  403bd8:	ldr	x8, [x8, #584]
  403bdc:	ldr	x8, [x8, #1248]
  403be0:	ldrb	w8, [x8]
  403be4:	cmp	w8, #0x64
  403be8:	b.eq	403c20 <ferror@plt+0x2680>  // b.none
  403bec:	ldr	x8, [x20, #88]
  403bf0:	add	x0, x20, #0x50
  403bf4:	sub	x1, x8, #0x1
  403bf8:	bl	40174c <ferror@plt+0x1ac>
  403bfc:	ldr	x1, [x20, #128]
  403c00:	add	x0, x20, #0x78
  403c04:	bl	40174c <ferror@plt+0x1ac>
  403c08:	ldr	x1, [x20, #168]
  403c0c:	add	x0, x20, #0xa0
  403c10:	bl	40174c <ferror@plt+0x1ac>
  403c14:	ldr	x1, [x20, #208]
  403c18:	add	x0, x20, #0xc8
  403c1c:	bl	40174c <ferror@plt+0x1ac>
  403c20:	ldr	x0, [x20, #280]
  403c24:	mov	w1, w19
  403c28:	bl	4096d0 <ferror@plt+0x8130>
  403c2c:	ldp	x20, x19, [sp, #16]
  403c30:	ldp	x29, x30, [sp], #32
  403c34:	ret
  403c38:	stp	x29, x30, [sp, #-32]!
  403c3c:	adrp	x8, 428000 <ferror@plt+0x26a60>
  403c40:	ldr	x8, [x8, #584]
  403c44:	str	x19, [sp, #16]
  403c48:	mov	x19, x0
  403c4c:	mov	x29, sp
  403c50:	ldr	x8, [x8, #1248]
  403c54:	ldrb	w8, [x8]
  403c58:	cmp	w8, #0x64
  403c5c:	b.eq	403c88 <ferror@plt+0x26e8>  // b.none
  403c60:	add	x0, x19, #0x50
  403c64:	bl	401b20 <ferror@plt+0x580>
  403c68:	add	x0, x19, #0x78
  403c6c:	bl	401b20 <ferror@plt+0x580>
  403c70:	add	x0, x19, #0xa0
  403c74:	bl	401b20 <ferror@plt+0x580>
  403c78:	add	x0, x19, #0xc8
  403c7c:	bl	401b20 <ferror@plt+0x580>
  403c80:	add	x0, x19, #0xf0
  403c84:	bl	401b20 <ferror@plt+0x580>
  403c88:	mov	x0, x19
  403c8c:	bl	40235c <ferror@plt+0xdbc>
  403c90:	ldr	x19, [sp, #16]
  403c94:	ldp	x29, x30, [sp], #32
  403c98:	ret
  403c9c:	sub	sp, sp, #0x40
  403ca0:	adrp	x8, 428000 <ferror@plt+0x26a60>
  403ca4:	ldr	x8, [x8, #584]
  403ca8:	stp	x29, x30, [sp, #16]
  403cac:	add	x29, sp, #0x10
  403cb0:	stp	x22, x21, [sp, #32]
  403cb4:	stp	x20, x19, [sp, #48]
  403cb8:	sturh	wzr, [x29, #-4]
  403cbc:	ldr	x8, [x8, #1248]
  403cc0:	mov	x19, x2
  403cc4:	mov	x20, x1
  403cc8:	mov	x21, x0
  403ccc:	ldrb	w8, [x8]
  403cd0:	cmp	w8, #0x64
  403cd4:	b.eq	403d38 <ferror@plt+0x2798>  // b.none
  403cd8:	add	x22, x21, #0x50
  403cdc:	mov	w1, #0x2                   	// #2
  403ce0:	mov	x0, x22
  403ce4:	mov	x2, xzr
  403ce8:	bl	4016bc <ferror@plt+0x11c>
  403cec:	sub	x1, x29, #0x4
  403cf0:	mov	x0, x22
  403cf4:	bl	4018a8 <ferror@plt+0x308>
  403cf8:	add	x0, x21, #0x78
  403cfc:	mov	w1, #0x18                  	// #24
  403d00:	mov	x2, xzr
  403d04:	bl	4016bc <ferror@plt+0x11c>
  403d08:	add	x0, x21, #0xa0
  403d0c:	mov	w1, #0x8                   	// #8
  403d10:	mov	x2, xzr
  403d14:	bl	4016bc <ferror@plt+0x11c>
  403d18:	add	x0, x21, #0xc8
  403d1c:	mov	w1, #0x4                   	// #4
  403d20:	mov	x2, xzr
  403d24:	bl	4016bc <ferror@plt+0x11c>
  403d28:	add	x0, x21, #0xf0
  403d2c:	mov	w1, #0x1                   	// #1
  403d30:	mov	x2, xzr
  403d34:	bl	4016bc <ferror@plt+0x11c>
  403d38:	mov	x0, x21
  403d3c:	bl	40233c <ferror@plt+0xd9c>
  403d40:	mov	x0, x21
  403d44:	mov	x1, x19
  403d48:	str	x20, [x21, #280]
  403d4c:	strb	wzr, [x21, #304]
  403d50:	bl	4038fc <ferror@plt+0x235c>
  403d54:	ldp	x20, x19, [sp, #48]
  403d58:	ldp	x22, x21, [sp, #32]
  403d5c:	ldp	x29, x30, [sp, #16]
  403d60:	add	sp, sp, #0x40
  403d64:	ret
  403d68:	sub	sp, sp, #0x60
  403d6c:	stp	x29, x30, [sp, #16]
  403d70:	add	x29, sp, #0x10
  403d74:	stp	x26, x25, [sp, #32]
  403d78:	stp	x24, x23, [sp, #48]
  403d7c:	stp	x22, x21, [sp, #64]
  403d80:	stp	x20, x19, [sp, #80]
  403d84:	sturb	wzr, [x29, #-4]
  403d88:	ldr	x8, [x0, #8]
  403d8c:	mov	x20, x1
  403d90:	mov	x19, x0
  403d94:	mov	x1, x8
  403d98:	bl	40174c <ferror@plt+0x1ac>
  403d9c:	adrp	x22, 428000 <ferror@plt+0x26a60>
  403da0:	ldr	x8, [x22, #584]
  403da4:	ldrh	w9, [x8, #1138]
  403da8:	tbnz	w9, #7, 403dd4 <ferror@plt+0x2834>
  403dac:	tst	x9, #0x6
  403db0:	b.ne	403dd4 <ferror@plt+0x2834>  // b.any
  403db4:	ldrb	w8, [x8, #1141]
  403db8:	cbz	w8, 403dd4 <ferror@plt+0x2834>
  403dbc:	adrp	x21, 428000 <ferror@plt+0x26a60>
  403dc0:	ldr	x1, [x21, #536]
  403dc4:	mov	x0, x20
  403dc8:	bl	402588 <ferror@plt+0xfe8>
  403dcc:	ldr	x0, [x21, #536]
  403dd0:	bl	402928 <ferror@plt+0x1388>
  403dd4:	ldr	x8, [x22, #584]
  403dd8:	ldr	w9, [x8, #1128]
  403ddc:	ldr	w8, [x8, #1132]
  403de0:	cmp	w9, w8
  403de4:	b.ne	403ec0 <ferror@plt+0x2920>  // b.any
  403de8:	ldurb	w8, [x29, #-4]
  403dec:	cmp	w8, #0xa
  403df0:	b.eq	403ec0 <ferror@plt+0x2920>  // b.none
  403df4:	adrp	x21, 414000 <ferror@plt+0x12a60>
  403df8:	adrp	x23, 428000 <ferror@plt+0x26a60>
  403dfc:	mov	w24, #0x7fffffff            	// #2147483647
  403e00:	mov	w25, #0x120                 	// #288
  403e04:	adrp	x26, 428000 <ferror@plt+0x26a60>
  403e08:	add	x21, x21, #0x358
  403e0c:	ldr	x0, [x23, #568]
  403e10:	bl	401360 <fgetc@plt>
  403e14:	cmn	w0, #0x1
  403e18:	b.eq	403e30 <ferror@plt+0x2890>  // b.none
  403e1c:	sturb	w0, [x29, #-4]
  403e20:	sub	x1, x29, #0x4
  403e24:	mov	x0, x19
  403e28:	bl	4018a8 <ferror@plt+0x308>
  403e2c:	b	403ea0 <ferror@plt+0x2900>
  403e30:	bl	401550 <__errno_location@plt>
  403e34:	ldr	w8, [x0]
  403e38:	cmp	w8, #0x4
  403e3c:	b.ne	403f00 <ferror@plt+0x2960>  // b.any
  403e40:	ldr	x8, [x22, #584]
  403e44:	ldr	w9, [x8, #1128]
  403e48:	cmp	w9, w24
  403e4c:	b.eq	403f14 <ferror@plt+0x2974>  // b.none
  403e50:	ldr	w9, [x8, #1128]
  403e54:	ldrh	w10, [x8, #1138]
  403e58:	str	w9, [x8, #1132]
  403e5c:	tst	w10, w25
  403e60:	b.eq	403f1c <ferror@plt+0x297c>  // b.none
  403e64:	ldr	x1, [x26, #536]
  403e68:	mov	x0, x21
  403e6c:	bl	402588 <ferror@plt+0xfe8>
  403e70:	ldr	x8, [x22, #584]
  403e74:	ldrh	w9, [x8, #1138]
  403e78:	tbnz	w9, #7, 403e98 <ferror@plt+0x28f8>
  403e7c:	tst	x9, #0x6
  403e80:	b.ne	403e98 <ferror@plt+0x28f8>  // b.any
  403e84:	ldrb	w8, [x8, #1141]
  403e88:	cbz	w8, 403e98 <ferror@plt+0x28f8>
  403e8c:	ldr	x1, [x26, #536]
  403e90:	mov	x0, x20
  403e94:	bl	402588 <ferror@plt+0xfe8>
  403e98:	ldr	x0, [x26, #536]
  403e9c:	bl	402928 <ferror@plt+0x1388>
  403ea0:	ldr	x8, [x22, #584]
  403ea4:	ldr	w9, [x8, #1128]
  403ea8:	ldr	w8, [x8, #1132]
  403eac:	cmp	w9, w8
  403eb0:	b.ne	403ec0 <ferror@plt+0x2920>  // b.any
  403eb4:	ldurb	w8, [x29, #-4]
  403eb8:	cmp	w8, #0xa
  403ebc:	b.ne	403e0c <ferror@plt+0x286c>  // b.any
  403ec0:	mov	x0, x19
  403ec4:	mov	w1, wzr
  403ec8:	bl	4018c4 <ferror@plt+0x324>
  403ecc:	ldr	x8, [x22, #584]
  403ed0:	ldr	w9, [x8, #1128]
  403ed4:	ldr	w8, [x8, #1132]
  403ed8:	cmp	w9, w8
  403edc:	cset	w8, ne  // ne = any
  403ee0:	lsl	w0, w8, #3
  403ee4:	ldp	x20, x19, [sp, #80]
  403ee8:	ldp	x22, x21, [sp, #64]
  403eec:	ldp	x24, x23, [sp, #48]
  403ef0:	ldp	x26, x25, [sp, #32]
  403ef4:	ldp	x29, x30, [sp, #16]
  403ef8:	add	sp, sp, #0x60
  403efc:	ret
  403f00:	mov	x0, x19
  403f04:	mov	w1, wzr
  403f08:	bl	4018c4 <ferror@plt+0x324>
  403f0c:	mov	w0, #0x5                   	// #5
  403f10:	b	403ee4 <ferror@plt+0x2944>
  403f14:	mov	w0, #0x7                   	// #7
  403f18:	b	403ee4 <ferror@plt+0x2944>
  403f1c:	mov	w0, #0x8                   	// #8
  403f20:	b	403ee4 <ferror@plt+0x2944>
  403f24:	stp	x29, x30, [sp, #-32]!
  403f28:	adrp	x8, 428000 <ferror@plt+0x26a60>
  403f2c:	ldr	x8, [x8, #560]
  403f30:	stp	x20, x19, [sp, #16]
  403f34:	mov	x20, x0
  403f38:	mov	x29, sp
  403f3c:	mov	x0, x8
  403f40:	mov	x19, x1
  403f44:	bl	402928 <ferror@plt+0x1388>
  403f48:	adrp	x8, 428000 <ferror@plt+0x26a60>
  403f4c:	ldr	x8, [x8, #584]
  403f50:	mov	x1, x20
  403f54:	mov	x2, x19
  403f58:	add	x0, x8, #0x4f0
  403f5c:	bl	410078 <ferror@plt+0xead8>
  403f60:	mov	w19, w0
  403f64:	cmp	w0, #0x5
  403f68:	b.eq	403f70 <ferror@plt+0x29d0>  // b.none
  403f6c:	cbnz	w19, 403f98 <ferror@plt+0x29f8>
  403f70:	ldp	x0, x8, [x20]
  403f74:	sub	x1, x8, #0x1
  403f78:	bl	403fa8 <ferror@plt+0x2a08>
  403f7c:	tbz	w0, #0, 403f98 <ferror@plt+0x29f8>
  403f80:	adrp	x2, 414000 <ferror@plt+0x12a60>
  403f84:	add	x2, x2, #0x350
  403f88:	mov	w0, #0x7                   	// #7
  403f8c:	mov	x1, xzr
  403f90:	bl	402628 <ferror@plt+0x1088>
  403f94:	mov	w19, w0
  403f98:	mov	w0, w19
  403f9c:	ldp	x20, x19, [sp, #16]
  403fa0:	ldp	x29, x30, [sp], #32
  403fa4:	ret
  403fa8:	stp	x29, x30, [sp, #-48]!
  403fac:	str	x21, [sp, #16]
  403fb0:	stp	x20, x19, [sp, #32]
  403fb4:	mov	x29, sp
  403fb8:	cbz	x1, 404000 <ferror@plt+0x2a60>
  403fbc:	mov	x19, x1
  403fc0:	mov	x20, x0
  403fc4:	b	403fdc <ferror@plt+0x2a3c>
  403fc8:	cmp	w21, #0x7e
  403fcc:	b.hi	403ff8 <ferror@plt+0x2a58>  // b.pmore
  403fd0:	subs	x19, x19, #0x1
  403fd4:	add	x20, x20, #0x1
  403fd8:	b.eq	404000 <ferror@plt+0x2a60>  // b.none
  403fdc:	ldrb	w21, [x20]
  403fe0:	cmp	x21, #0x1f
  403fe4:	b.hi	403fc8 <ferror@plt+0x2a28>  // b.pmore
  403fe8:	bl	401470 <__ctype_b_loc@plt>
  403fec:	ldr	x8, [x0]
  403ff0:	ldrh	w8, [x8, x21, lsl #1]
  403ff4:	tbnz	w8, #13, 403fd0 <ferror@plt+0x2a30>
  403ff8:	mov	w0, #0x1                   	// #1
  403ffc:	b	404004 <ferror@plt+0x2a64>
  404000:	mov	w0, wzr
  404004:	ldp	x20, x19, [sp, #32]
  404008:	ldr	x21, [sp, #16]
  40400c:	ldp	x29, x30, [sp], #48
  404010:	ret
  404014:	sub	sp, sp, #0xb0
  404018:	stp	x22, x21, [sp, #144]
  40401c:	mov	x21, x1
  404020:	adrp	x1, 414000 <ferror@plt+0x12a60>
  404024:	add	x1, x1, #0x3e7
  404028:	stp	x29, x30, [sp, #128]
  40402c:	stp	x20, x19, [sp, #160]
  404030:	add	x29, sp, #0x80
  404034:	mov	x19, x0
  404038:	bl	401310 <fopen@plt>
  40403c:	cbz	x0, 404070 <ferror@plt+0x2ad0>
  404040:	mov	x20, x0
  404044:	bl	4012e0 <fileno@plt>
  404048:	mov	x1, sp
  40404c:	bl	411c78 <ferror@plt+0x106d8>
  404050:	cmn	w0, #0x1
  404054:	b.eq	4040fc <ferror@plt+0x2b5c>  // b.none
  404058:	ldr	w8, [sp, #16]
  40405c:	and	w8, w8, #0xf000
  404060:	cmp	w8, #0x4, lsl #12
  404064:	b.ne	404078 <ferror@plt+0x2ad8>  // b.any
  404068:	mov	w22, #0x8                   	// #8
  40406c:	b	404100 <ferror@plt+0x2b60>
  404070:	mov	w0, #0x6                   	// #6
  404074:	b	40410c <ferror@plt+0x2b6c>
  404078:	mov	w2, #0x2                   	// #2
  40407c:	mov	x0, x20
  404080:	mov	x1, xzr
  404084:	bl	401420 <fseek@plt>
  404088:	cmn	w0, #0x1
  40408c:	b.eq	4040fc <ferror@plt+0x2b5c>  // b.none
  404090:	mov	x0, x20
  404094:	bl	4012a0 <ftell@plt>
  404098:	tbnz	x0, #63, 4040fc <ferror@plt+0x2b5c>
  40409c:	mov	x22, x0
  4040a0:	mov	x0, x20
  4040a4:	mov	x1, xzr
  4040a8:	mov	w2, wzr
  4040ac:	bl	401420 <fseek@plt>
  4040b0:	cmn	w0, #0x1
  4040b4:	b.eq	4040fc <ferror@plt+0x2b5c>  // b.none
  4040b8:	add	x0, x22, #0x1
  4040bc:	bl	4028c8 <ferror@plt+0x1328>
  4040c0:	mov	w1, #0x1                   	// #1
  4040c4:	mov	x2, x22
  4040c8:	mov	x3, x20
  4040cc:	str	x0, [x21]
  4040d0:	bl	401440 <fread_unlocked@plt>
  4040d4:	cmp	x0, x22
  4040d8:	b.ne	40412c <ferror@plt+0x2b8c>  // b.any
  4040dc:	ldr	x8, [x21]
  4040e0:	mov	x1, x22
  4040e4:	strb	wzr, [x8, x22]
  4040e8:	ldr	x0, [x21]
  4040ec:	bl	403fa8 <ferror@plt+0x2a08>
  4040f0:	tbz	w0, #0, 40413c <ferror@plt+0x2b9c>
  4040f4:	mov	w22, #0x7                   	// #7
  4040f8:	b	404130 <ferror@plt+0x2b90>
  4040fc:	mov	w22, #0x5                   	// #5
  404100:	mov	x0, x20
  404104:	bl	4012f0 <fclose@plt>
  404108:	mov	w0, w22
  40410c:	mov	x1, xzr
  404110:	mov	x2, x19
  404114:	bl	402628 <ferror@plt+0x1088>
  404118:	ldp	x20, x19, [sp, #160]
  40411c:	ldp	x22, x21, [sp, #144]
  404120:	ldp	x29, x30, [sp, #128]
  404124:	add	sp, sp, #0xb0
  404128:	ret
  40412c:	mov	w22, #0x5                   	// #5
  404130:	ldr	x0, [x21]
  404134:	bl	401480 <free@plt>
  404138:	b	404100 <ferror@plt+0x2b60>
  40413c:	mov	x0, x20
  404140:	bl	4012f0 <fclose@plt>
  404144:	mov	w0, wzr
  404148:	b	404118 <ferror@plt+0x2b78>
  40414c:	stp	x29, x30, [sp, #-48]!
  404150:	stp	x20, x19, [sp, #32]
  404154:	mov	x19, x1
  404158:	mov	w20, w0
  40415c:	mov	w0, #0x1                   	// #1
  404160:	mov	w1, #0x8f0                 	// #2288
  404164:	stp	x22, x21, [sp, #16]
  404168:	mov	x29, sp
  40416c:	bl	4013a0 <calloc@plt>
  404170:	adrp	x21, 428000 <ferror@plt+0x26a60>
  404174:	str	x0, [x21, #584]
  404178:	cbz	x0, 4041cc <ferror@plt+0x2c2c>
  40417c:	adrp	x1, 411000 <ferror@plt+0xfa60>
  404180:	add	x1, x1, #0xce0
  404184:	mov	w0, #0x6                   	// #6
  404188:	bl	401590 <setlocale@plt>
  40418c:	ldr	x22, [x21, #584]
  404190:	mov	w1, #0x2f                  	// #47
  404194:	str	x0, [x22, #2240]
  404198:	ldr	x21, [x19]
  40419c:	mov	x0, x21
  4041a0:	bl	4013f0 <strrchr@plt>
  4041a4:	cmp	x0, #0x0
  4041a8:	csinc	x8, x21, x0, eq  // eq = none
  4041ac:	str	x8, [x22, #1248]
  4041b0:	ldrb	w8, [x8]
  4041b4:	mov	w0, w20
  4041b8:	mov	x1, x19
  4041bc:	cmp	w8, #0x64
  4041c0:	b.ne	4041dc <ferror@plt+0x2c3c>  // b.any
  4041c4:	bl	40c87c <ferror@plt+0xb2dc>
  4041c8:	b	4041e0 <ferror@plt+0x2c40>
  4041cc:	mov	w0, #0x4                   	// #4
  4041d0:	mov	x1, xzr
  4041d4:	bl	402628 <ferror@plt+0x1088>
  4041d8:	b	4041e0 <ferror@plt+0x2c40>
  4041dc:	bl	40d1c4 <ferror@plt+0xbc24>
  4041e0:	ldp	x20, x19, [sp, #32]
  4041e4:	ldp	x22, x21, [sp, #16]
  4041e8:	ldp	x29, x30, [sp], #48
  4041ec:	ret
  4041f0:	stp	x29, x30, [sp, #-16]!
  4041f4:	ldr	x8, [x0, #24]
  4041f8:	ldrb	w1, [x0, #40]
  4041fc:	mov	x29, sp
  404200:	cmp	x8, #0x0
  404204:	cset	w0, ne  // ne = any
  404208:	bl	404214 <ferror@plt+0x2c74>
  40420c:	ldp	x29, x30, [sp], #16
  404210:	ret
  404214:	sbfx	x9, x1, #0, #1
  404218:	and	x8, x1, #0x1
  40421c:	eor	x9, x9, x0
  404220:	add	x0, x9, x8
  404224:	ret
  404228:	stp	x29, x30, [sp, #-32]!
  40422c:	str	x19, [sp, #16]
  404230:	mov	x29, sp
  404234:	mov	x19, x0
  404238:	bl	404258 <ferror@plt+0x2cb8>
  40423c:	ldr	x8, [x19]
  404240:	mov	w9, #0x1                   	// #1
  404244:	str	x9, [x19, #24]
  404248:	ldr	x19, [sp, #16]
  40424c:	str	w9, [x8]
  404250:	ldp	x29, x30, [sp], #32
  404254:	ret
  404258:	stp	x29, x30, [sp, #-16]!
  40425c:	mov	x1, xzr
  404260:	mov	x29, sp
  404264:	bl	40713c <ferror@plt+0x5b9c>
  404268:	ldp	x29, x30, [sp], #16
  40426c:	ret
  404270:	stp	x29, x30, [sp, #-64]!
  404274:	cmp	x0, x1
  404278:	stp	x24, x23, [sp, #16]
  40427c:	stp	x22, x21, [sp, #32]
  404280:	stp	x20, x19, [sp, #48]
  404284:	mov	x29, sp
  404288:	b.eq	4042bc <ferror@plt+0x2d1c>  // b.none
  40428c:	ldr	x9, [x0, #24]
  404290:	ldr	x8, [x1, #24]
  404294:	mov	x19, x1
  404298:	mov	x20, x0
  40429c:	cbz	x9, 4042c4 <ferror@plt+0x2d24>
  4042a0:	cbz	x8, 4042e0 <ferror@plt+0x2d40>
  4042a4:	ldrb	w9, [x20, #40]
  4042a8:	ldrb	w8, [x19, #40]
  4042ac:	cbz	w9, 4042ec <ferror@plt+0x2d4c>
  4042b0:	cbz	w8, 4042f8 <ferror@plt+0x2d58>
  4042b4:	mov	w22, #0x1                   	// #1
  4042b8:	b	404304 <ferror@plt+0x2d64>
  4042bc:	mov	x0, xzr
  4042c0:	b	404328 <ferror@plt+0x2d88>
  4042c4:	ldrb	w9, [x19, #40]
  4042c8:	cmp	x8, #0x0
  4042cc:	cset	w0, ne  // ne = any
  4042d0:	cmp	w9, #0x0
  4042d4:	cset	w1, eq  // eq = none
  4042d8:	bl	404214 <ferror@plt+0x2c74>
  4042dc:	b	404328 <ferror@plt+0x2d88>
  4042e0:	mov	x0, x20
  4042e4:	bl	4041f0 <ferror@plt+0x2c50>
  4042e8:	b	404328 <ferror@plt+0x2d88>
  4042ec:	cbz	w8, 404300 <ferror@plt+0x2d60>
  4042f0:	mov	w0, #0x1                   	// #1
  4042f4:	b	404328 <ferror@plt+0x2d88>
  4042f8:	mov	x0, #0xffffffffffffffff    	// #-1
  4042fc:	b	404328 <ferror@plt+0x2d88>
  404300:	mov	w22, wzr
  404304:	mov	x0, x20
  404308:	bl	404408 <ferror@plt+0x2e68>
  40430c:	mov	x21, x0
  404310:	mov	x0, x19
  404314:	bl	404408 <ferror@plt+0x2e68>
  404318:	subs	x8, x21, x0
  40431c:	b.eq	40433c <ferror@plt+0x2d9c>  // b.none
  404320:	cmp	w22, #0x0
  404324:	cneg	x0, x8, ne  // ne = any
  404328:	ldp	x20, x19, [sp, #48]
  40432c:	ldp	x22, x21, [sp, #32]
  404330:	ldp	x24, x23, [sp, #16]
  404334:	ldp	x29, x30, [sp], #64
  404338:	ret
  40433c:	ldr	x21, [x20, #8]
  404340:	ldr	x23, [x19, #8]
  404344:	subs	x24, x21, x23
  404348:	b.ls	404358 <ferror@plt+0x2db8>  // b.plast
  40434c:	mov	x8, x20
  404350:	mov	x9, x23
  404354:	b	404368 <ferror@plt+0x2dc8>
  404358:	sub	x24, x23, x21
  40435c:	mov	x8, x19
  404360:	mov	x9, x21
  404364:	mov	x19, x20
  404368:	ldr	x20, [x8]
  40436c:	ldr	x1, [x19]
  404370:	add	x2, x9, x0
  404374:	add	x8, x20, x24, lsl #2
  404378:	mov	x0, x8
  40437c:	bl	404424 <ferror@plt+0x2e84>
  404380:	mov	x8, #0x8000000000000000    	// #-9223372036854775808
  404384:	cmp	x0, x8
  404388:	b.eq	404328 <ferror@plt+0x2d88>  // b.none
  40438c:	cbnz	x0, 4043dc <ferror@plt+0x2e3c>
  404390:	adrp	x8, 428000 <ferror@plt+0x26a60>
  404394:	ldr	x8, [x8, #584]
  404398:	sub	x10, x24, #0x1
  40439c:	ldr	w9, [x8, #1132]
  4043a0:	ldr	w11, [x8, #1128]
  4043a4:	cmp	x10, x24
  4043a8:	b.cs	4043f4 <ferror@plt+0x2e54>  // b.hs, b.nlast
  4043ac:	cmp	w11, w9
  4043b0:	b.ne	4043f4 <ferror@plt+0x2e54>  // b.any
  4043b4:	ldr	w11, [x20, x10, lsl #2]
  4043b8:	sub	x10, x10, #0x1
  4043bc:	cbz	w11, 4043a0 <ferror@plt+0x2e00>
  4043c0:	cmp	x21, x23
  4043c4:	cset	w8, hi  // hi = pmore
  4043c8:	eor	w8, w8, w22
  4043cc:	eor	w1, w8, #0x1
  4043d0:	mov	w0, #0x1                   	// #1
  4043d4:	bl	404214 <ferror@plt+0x2c74>
  4043d8:	b	404328 <ferror@plt+0x2d88>
  4043dc:	cmp	x21, x23
  4043e0:	cset	w8, hi  // hi = pmore
  4043e4:	eor	w8, w8, w22
  4043e8:	eor	w1, w8, #0x1
  4043ec:	bl	404214 <ferror@plt+0x2c74>
  4043f0:	b	404328 <ferror@plt+0x2d88>
  4043f4:	ldr	w8, [x8, #1128]
  4043f8:	cmp	w8, w9
  4043fc:	cset	w8, ne  // ne = any
  404400:	lsl	x0, x8, #63
  404404:	b	404328 <ferror@plt+0x2d88>
  404408:	ldr	x8, [x0, #24]
  40440c:	cbz	x8, 40441c <ferror@plt+0x2e7c>
  404410:	ldr	x9, [x0, #8]
  404414:	sub	x0, x8, x9
  404418:	ret
  40441c:	mov	x0, xzr
  404420:	ret
  404424:	stp	x29, x30, [sp, #-16]!
  404428:	adrp	x11, 428000 <ferror@plt+0x26a60>
  40442c:	ldr	x9, [x11, #584]
  404430:	mov	w8, wzr
  404434:	mov	x29, sp
  404438:	ldr	w12, [x9, #1128]
  40443c:	ldr	w10, [x9, #1132]
  404440:	add	x9, x9, #0x468
  404444:	cbz	x2, 4044ac <ferror@plt+0x2f0c>
  404448:	cmp	w12, w10
  40444c:	b.ne	4044ac <ferror@plt+0x2f0c>  // b.any
  404450:	lsl	x8, x2, #2
  404454:	sub	x8, x8, #0x4
  404458:	ldr	w12, [x0, x8]
  40445c:	ldr	w8, [x1, x8]
  404460:	subs	w8, w12, w8
  404464:	b.ne	4044ac <ferror@plt+0x2f0c>  // b.any
  404468:	ldr	x11, [x11, #584]
  40446c:	sub	x13, x2, #0x2
  404470:	add	x9, x11, #0x468
  404474:	ldr	w14, [x11, #1128]
  404478:	ldr	w10, [x11, #1132]
  40447c:	mov	x12, x13
  404480:	cmp	x13, x2
  404484:	b.cs	4044a8 <ferror@plt+0x2f08>  // b.hs, b.nlast
  404488:	cmp	w14, w10
  40448c:	b.ne	4044a8 <ferror@plt+0x2f08>  // b.any
  404490:	lsl	x8, x12, #2
  404494:	ldr	w13, [x0, x8]
  404498:	ldr	w8, [x1, x8]
  40449c:	sub	w8, w13, w8
  4044a0:	sub	x13, x12, #0x1
  4044a4:	cbz	w8, 404474 <ferror@plt+0x2ed4>
  4044a8:	add	x2, x12, #0x1
  4044ac:	ldr	w9, [x9]
  4044b0:	cmp	w9, w10
  4044b4:	b.ne	4044cc <ferror@plt+0x2f2c>  // b.any
  4044b8:	lsr	w1, w8, #31
  4044bc:	mov	x0, x2
  4044c0:	bl	404214 <ferror@plt+0x2c74>
  4044c4:	ldp	x29, x30, [sp], #16
  4044c8:	ret
  4044cc:	mov	x0, #0x8000000000000000    	// #-9223372036854775808
  4044d0:	ldp	x29, x30, [sp], #16
  4044d4:	ret
  4044d8:	stp	x29, x30, [sp, #-48]!
  4044dc:	stp	x22, x21, [sp, #16]
  4044e0:	stp	x20, x19, [sp, #32]
  4044e4:	mov	x29, sp
  4044e8:	cbz	x1, 4045b0 <ferror@plt+0x3010>
  4044ec:	ldr	x21, [x0, #8]
  4044f0:	mov	x20, x1
  4044f4:	mov	x19, x0
  4044f8:	cbz	x21, 404528 <ferror@plt+0x2f88>
  4044fc:	ldr	x8, [x19, #16]
  404500:	mov	w1, #0x8                   	// #8
  404504:	sub	x0, x8, x20
  404508:	bl	402898 <ferror@plt+0x12f8>
  40450c:	mov	x8, #0xe38f                	// #58255
  404510:	movk	x8, #0x8e38, lsl #16
  404514:	movk	x8, #0x38e3, lsl #32
  404518:	movk	x8, #0xe38e, lsl #48
  40451c:	umulh	x8, x0, x8
  404520:	sub	x8, x21, x8, lsr #3
  404524:	b	40452c <ferror@plt+0x2f8c>
  404528:	mov	x8, xzr
  40452c:	ldp	x9, x10, [x19, #16]
  404530:	sub	x11, x21, x8
  404534:	sub	x9, x9, x20
  404538:	stp	x11, x9, [x19, #8]
  40453c:	cbz	x10, 4045b0 <ferror@plt+0x3010>
  404540:	mov	x11, #0xe38f                	// #58255
  404544:	movk	x11, #0x8e38, lsl #16
  404548:	movk	x11, #0x38e3, lsl #32
  40454c:	movk	x11, #0xe38e, lsl #48
  404550:	sub	x22, x10, x8
  404554:	ldr	x20, [x19]
  404558:	umulh	x10, x9, x11
  40455c:	lsr	x10, x10, #3
  404560:	add	x10, x10, x10, lsl #3
  404564:	mov	w12, #0x9                   	// #9
  404568:	subs	x9, x9, x10
  40456c:	add	x1, x20, x8, lsl #2
  404570:	sub	x8, x12, x9
  404574:	lsl	x2, x22, #2
  404578:	mov	x0, x20
  40457c:	str	x22, [x19, #24]
  404580:	csel	x21, xzr, x8, eq  // eq = none
  404584:	bl	401260 <memmove@plt>
  404588:	cbz	x22, 4045a8 <ferror@plt+0x3008>
  40458c:	adrp	x8, 414000 <ferror@plt+0x12a60>
  404590:	add	x8, x8, #0x250
  404594:	ldr	x8, [x8, x21, lsl #3]
  404598:	ldr	w9, [x20]
  40459c:	sdiv	w9, w9, w8
  4045a0:	mul	w8, w9, w8
  4045a4:	str	w8, [x20]
  4045a8:	mov	x0, x19
  4045ac:	bl	4045c0 <ferror@plt+0x3020>
  4045b0:	ldp	x20, x19, [sp, #32]
  4045b4:	ldp	x22, x21, [sp, #16]
  4045b8:	ldp	x29, x30, [sp], #48
  4045bc:	ret
  4045c0:	ldr	x8, [x0, #24]
  4045c4:	cmp	x8, #0x0
  4045c8:	cset	w9, eq  // eq = none
  4045cc:	cbz	x8, 40460c <ferror@plt+0x306c>
  4045d0:	ldr	x10, [x0]
  4045d4:	add	x11, x10, x8, lsl #2
  4045d8:	ldur	w11, [x11, #-4]
  4045dc:	cbz	w11, 4045e8 <ferror@plt+0x3048>
  4045e0:	mov	x10, x8
  4045e4:	b	404608 <ferror@plt+0x3068>
  4045e8:	sub	x11, x10, #0x8
  4045ec:	subs	x10, x8, #0x1
  4045f0:	cset	w9, eq  // eq = none
  4045f4:	str	x10, [x0, #24]
  4045f8:	b.eq	40460c <ferror@plt+0x306c>  // b.none
  4045fc:	ldr	w12, [x11, x8, lsl #2]
  404600:	mov	x8, x10
  404604:	cbz	w12, 4045ec <ferror@plt+0x304c>
  404608:	cbz	w9, 404618 <ferror@plt+0x3078>
  40460c:	strb	wzr, [x0, #40]
  404610:	str	xzr, [x0, #8]
  404614:	ret
  404618:	ldr	x8, [x0, #8]
  40461c:	cmp	x10, x8
  404620:	b.cs	404614 <ferror@plt+0x3074>  // b.hs, b.nlast
  404624:	str	x8, [x0, #24]
  404628:	ret
  40462c:	stp	x29, x30, [sp, #-16]!
  404630:	adrp	x3, 404000 <ferror@plt+0x2a60>
  404634:	add	x3, x3, #0xa9c
  404638:	mov	w2, #0x1                   	// #1
  40463c:	mov	x29, sp
  404640:	bl	40464c <ferror@plt+0x30ac>
  404644:	ldp	x29, x30, [sp], #16
  404648:	ret
  40464c:	stp	x29, x30, [sp, #-96]!
  404650:	stp	x28, x27, [sp, #16]
  404654:	stp	x26, x25, [sp, #32]
  404658:	stp	x24, x23, [sp, #48]
  40465c:	stp	x22, x21, [sp, #64]
  404660:	stp	x20, x19, [sp, #80]
  404664:	mov	x29, sp
  404668:	sub	sp, sp, #0x1e0
  40466c:	ldr	x8, [x0, #24]
  404670:	mov	x19, x3
  404674:	mov	x20, x2
  404678:	str	xzr, [sp, #136]
  40467c:	cbz	x8, 4046f0 <ferror@plt+0x3150>
  404680:	mov	x21, x1
  404684:	mov	x22, x0
  404688:	sub	x0, x29, #0x30
  40468c:	mov	w1, #0x8                   	// #8
  404690:	mov	x2, xzr
  404694:	bl	4016bc <ferror@plt+0x11c>
  404698:	ldr	x1, [x22, #8]
  40469c:	sub	x0, x29, #0x90
  4046a0:	bl	404ad0 <ferror@plt+0x3530>
  4046a4:	sub	x0, x29, #0x60
  4046a8:	mov	x1, x22
  4046ac:	bl	404bd0 <ferror@plt+0x3630>
  4046b0:	ldur	x1, [x29, #-80]
  4046b4:	sub	x0, x29, #0x60
  4046b8:	bl	4044d8 <ferror@plt+0x2f38>
  4046bc:	sub	x1, x29, #0x60
  4046c0:	sub	x2, x29, #0x90
  4046c4:	mov	x0, x22
  4046c8:	bl	4061b8 <ferror@plt+0x4c18>
  4046cc:	mov	w24, w0
  4046d0:	cbz	w0, 404728 <ferror@plt+0x3188>
  4046d4:	sub	x0, x29, #0x90
  4046d8:	bl	404b10 <ferror@plt+0x3570>
  4046dc:	sub	x0, x29, #0x60
  4046e0:	bl	404b10 <ferror@plt+0x3570>
  4046e4:	sub	x0, x29, #0x30
  4046e8:	bl	401b20 <ferror@plt+0x580>
  4046ec:	b	404704 <ferror@plt+0x3164>
  4046f0:	mov	x0, xzr
  4046f4:	mov	x1, x20
  4046f8:	mov	w2, wzr
  4046fc:	blr	x19
  404700:	mov	w24, wzr
  404704:	mov	w0, w24
  404708:	add	sp, sp, #0x1e0
  40470c:	ldp	x20, x19, [sp, #80]
  404710:	ldp	x22, x21, [sp, #64]
  404714:	ldp	x24, x23, [sp, #48]
  404718:	ldp	x26, x25, [sp, #32]
  40471c:	ldp	x28, x27, [sp, #16]
  404720:	ldp	x29, x30, [sp], #96
  404724:	ret
  404728:	adrp	x26, 428000 <ferror@plt+0x26a60>
  40472c:	ldr	x8, [x26, #584]
  404730:	ldr	x9, [x8, #2248]
  404734:	cmp	x9, x21
  404738:	b.eq	40478c <ferror@plt+0x31ec>  // b.none
  40473c:	mov	w9, #0xca01                	// #51713
  404740:	movk	w9, #0x3b9a, lsl #16
  404744:	mov	w10, #0x1                   	// #1
  404748:	cmp	x21, x9
  40474c:	str	x10, [x8, #2256]
  404750:	str	xzr, [x8, #2264]
  404754:	b.cs	40477c <ferror@plt+0x31dc>  // b.hs, b.nlast
  404758:	ldr	x11, [x8, #2264]
  40475c:	mov	x12, x21
  404760:	mov	x10, x12
  404764:	mul	x12, x12, x21
  404768:	cmp	x12, x9
  40476c:	add	x11, x11, #0x1
  404770:	b.cc	404760 <ferror@plt+0x31c0>  // b.lo, b.ul, b.last
  404774:	str	x10, [x8, #2256]
  404778:	str	x11, [x8, #2264]
  40477c:	mvn	x10, x10
  404780:	add	x9, x10, x9
  404784:	str	x9, [x8, #2272]
  404788:	str	x21, [x8, #2248]
  40478c:	ldr	x1, [x8, #2272]
  404790:	ldr	x23, [x8, #2264]
  404794:	cbz	x1, 4047ac <ferror@plt+0x320c>
  404798:	ldr	x2, [x8, #2256]
  40479c:	sub	x0, x29, #0x60
  4047a0:	bl	407974 <ferror@plt+0x63d4>
  4047a4:	mov	w24, w0
  4047a8:	cbnz	w0, 4046d4 <ferror@plt+0x3134>
  4047ac:	ldr	x9, [x26, #584]
  4047b0:	ldr	w10, [x9, #1128]
  4047b4:	ldr	w8, [x9, #1132]
  4047b8:	add	x9, x9, #0x468
  4047bc:	cmp	w10, w8
  4047c0:	b.ne	404880 <ferror@plt+0x32e0>  // b.any
  4047c4:	ldur	x10, [x29, #-72]
  4047c8:	cbz	x10, 404880 <ferror@plt+0x32e0>
  4047cc:	mov	x24, xzr
  4047d0:	ldur	x9, [x29, #-96]
  4047d4:	ldr	x8, [x26, #584]
  4047d8:	ldrsw	x25, [x9, x24, lsl #2]
  4047dc:	ldr	w9, [x8, #1128]
  4047e0:	cbz	x23, 404858 <ferror@plt+0x32b8>
  4047e4:	ldr	w8, [x8, #1132]
  4047e8:	cmp	w9, w8
  4047ec:	b.ne	404858 <ferror@plt+0x32b8>  // b.any
  4047f0:	mov	w27, #0x1                   	// #1
  4047f4:	cbnz	x25, 404808 <ferror@plt+0x3268>
  4047f8:	ldur	x8, [x29, #-72]
  4047fc:	sub	x8, x8, #0x1
  404800:	cmp	x24, x8
  404804:	b.cs	404858 <ferror@plt+0x32b8>  // b.hs, b.nlast
  404808:	cmp	x23, x27
  40480c:	b.ne	40481c <ferror@plt+0x327c>  // b.any
  404810:	str	x25, [sp, #136]
  404814:	mov	x25, xzr
  404818:	b	40482c <ferror@plt+0x328c>
  40481c:	udiv	x8, x25, x21
  404820:	msub	x9, x8, x21, x25
  404824:	str	x9, [sp, #136]
  404828:	mov	x25, x8
  40482c:	sub	x0, x29, #0x30
  404830:	add	x1, sp, #0x88
  404834:	bl	4018a8 <ferror@plt+0x308>
  404838:	ldr	x9, [x26, #584]
  40483c:	cmp	x27, x23
  404840:	ldr	w8, [x9, #1128]
  404844:	b.cs	404858 <ferror@plt+0x32b8>  // b.hs, b.nlast
  404848:	ldr	w9, [x9, #1132]
  40484c:	add	x27, x27, #0x1
  404850:	cmp	w8, w9
  404854:	b.eq	4047f4 <ferror@plt+0x3254>  // b.none
  404858:	ldr	x9, [x26, #584]
  40485c:	ldr	w10, [x9, #1128]
  404860:	ldr	w8, [x9, #1132]
  404864:	cmp	w10, w8
  404868:	b.ne	40487c <ferror@plt+0x32dc>  // b.any
  40486c:	ldur	x10, [x29, #-72]
  404870:	add	x24, x24, #0x1
  404874:	cmp	x24, x10
  404878:	b.cc	4047d0 <ferror@plt+0x3230>  // b.lo, b.ul, b.last
  40487c:	add	x9, x9, #0x468
  404880:	ldr	w9, [x9]
  404884:	cmp	w9, w8
  404888:	b.ne	404a4c <ferror@plt+0x34ac>  // b.any
  40488c:	ldr	x9, [x26, #584]
  404890:	ldr	w10, [x9, #1128]
  404894:	ldr	w8, [x9, #1132]
  404898:	add	x9, x9, #0x468
  40489c:	cmp	w10, w8
  4048a0:	b.ne	4048f4 <ferror@plt+0x3354>  // b.any
  4048a4:	ldur	x10, [x29, #-40]
  4048a8:	cbz	x10, 4048f4 <ferror@plt+0x3354>
  4048ac:	mov	x23, xzr
  4048b0:	sub	x0, x29, #0x30
  4048b4:	mov	x1, x23
  4048b8:	bl	401b08 <ferror@plt+0x568>
  4048bc:	ldr	x0, [x0]
  4048c0:	mov	x1, x20
  4048c4:	mov	w2, wzr
  4048c8:	blr	x19
  4048cc:	ldr	x9, [x26, #584]
  4048d0:	ldr	w10, [x9, #1128]
  4048d4:	ldr	w8, [x9, #1132]
  4048d8:	cmp	w10, w8
  4048dc:	b.ne	4048f0 <ferror@plt+0x3350>  // b.any
  4048e0:	ldur	x10, [x29, #-40]
  4048e4:	add	x23, x23, #0x1
  4048e8:	cmp	x23, x10
  4048ec:	b.cc	4048b0 <ferror@plt+0x3310>  // b.lo, b.ul, b.last
  4048f0:	add	x9, x9, #0x468
  4048f4:	ldr	w9, [x9]
  4048f8:	cmp	w9, w8
  4048fc:	b.ne	404a4c <ferror@plt+0x34ac>  // b.any
  404900:	ldr	x8, [x22, #16]
  404904:	cbz	x8, 404a70 <ferror@plt+0x34d0>
  404908:	ldr	x1, [x22, #8]
  40490c:	sub	x0, x29, #0xc0
  404910:	bl	404ad0 <ferror@plt+0x3530>
  404914:	add	x0, sp, #0xf0
  404918:	mov	x1, sp
  40491c:	mov	w2, #0x22                  	// #34
  404920:	bl	404ab4 <ferror@plt+0x3514>
  404924:	add	x0, sp, #0xc0
  404928:	mov	w1, #0x22                  	// #34
  40492c:	add	x23, sp, #0xc0
  404930:	bl	404ad0 <ferror@plt+0x3530>
  404934:	add	x0, sp, #0x90
  404938:	mov	w1, #0x22                  	// #34
  40493c:	add	x28, sp, #0x90
  404940:	bl	404ad0 <ferror@plt+0x3530>
  404944:	add	x0, sp, #0xc0
  404948:	bl	404228 <ferror@plt+0x2c88>
  40494c:	ldr	x0, [x22, #16]
  404950:	mov	w1, #0x8                   	// #8
  404954:	stur	x0, [x29, #-176]
  404958:	bl	402898 <ferror@plt+0x12f8>
  40495c:	mov	x8, #0xe38f                	// #58255
  404960:	movk	x8, #0x8e38, lsl #16
  404964:	movk	x8, #0x38e3, lsl #32
  404968:	movk	x8, #0xe38e, lsl #48
  40496c:	umulh	x8, x0, x8
  404970:	lsr	x8, x8, #3
  404974:	mov	w27, #0x1                   	// #1
  404978:	stur	x8, [x29, #-184]
  40497c:	ldr	x8, [x26, #584]
  404980:	ldr	w9, [x8, #1128]
  404984:	ldr	w8, [x8, #1132]
  404988:	cmp	w9, w8
  40498c:	b.ne	404a78 <ferror@plt+0x34d8>  // b.any
  404990:	mov	x0, x23
  404994:	mov	x25, x28
  404998:	bl	404d94 <ferror@plt+0x37f4>
  40499c:	ldr	x8, [x22, #16]
  4049a0:	add	x8, x8, #0x1
  4049a4:	cmp	x0, x8
  4049a8:	b.cs	404a78 <ferror@plt+0x34d8>  // b.hs, b.nlast
  4049ac:	ldur	x8, [x29, #-120]
  4049b0:	sub	x0, x29, #0xc0
  4049b4:	add	x1, x8, #0x1
  4049b8:	bl	404b88 <ferror@plt+0x35e8>
  4049bc:	sub	x0, x29, #0x90
  4049c0:	sub	x2, x29, #0xc0
  4049c4:	mov	x1, x21
  4049c8:	bl	407ae4 <ferror@plt+0x6544>
  4049cc:	cbnz	w0, 404a44 <ferror@plt+0x34a4>
  4049d0:	ldur	x9, [x29, #-168]
  4049d4:	ldur	x8, [x29, #-184]
  4049d8:	cmp	x9, x8
  4049dc:	b.cs	4049e4 <ferror@plt+0x3444>  // b.hs, b.nlast
  4049e0:	stur	x8, [x29, #-168]
  4049e4:	sub	x0, x29, #0xc0
  4049e8:	add	x1, sp, #0x88
  4049ec:	bl	405928 <ferror@plt+0x4388>
  4049f0:	cbnz	w0, 404a44 <ferror@plt+0x34a4>
  4049f4:	ldr	x1, [sp, #136]
  4049f8:	add	x0, sp, #0xf0
  4049fc:	bl	404c38 <ferror@plt+0x3698>
  404a00:	sub	x0, x29, #0xc0
  404a04:	add	x1, sp, #0xf0
  404a08:	sub	x2, x29, #0x90
  404a0c:	bl	4061b8 <ferror@plt+0x4c18>
  404a10:	cbnz	w0, 404a44 <ferror@plt+0x34a4>
  404a14:	ldr	x0, [sp, #136]
  404a18:	and	w2, w27, #0x1
  404a1c:	mov	x1, x20
  404a20:	blr	x19
  404a24:	mov	x0, x23
  404a28:	mov	x1, x21
  404a2c:	mov	x2, x25
  404a30:	bl	407ae4 <ferror@plt+0x6544>
  404a34:	mov	w27, wzr
  404a38:	mov	x28, x23
  404a3c:	mov	x23, x25
  404a40:	cbz	w0, 40497c <ferror@plt+0x33dc>
  404a44:	mov	w24, w0
  404a48:	b	404a7c <ferror@plt+0x34dc>
  404a4c:	mov	w24, wzr
  404a50:	cbnz	w24, 4046d4 <ferror@plt+0x3134>
  404a54:	ldr	x8, [x26, #584]
  404a58:	ldr	w9, [x8, #1128]
  404a5c:	ldr	w8, [x8, #1132]
  404a60:	cmp	w9, w8
  404a64:	cset	w8, ne  // ne = any
  404a68:	lsl	w24, w8, #3
  404a6c:	b	4046d4 <ferror@plt+0x3134>
  404a70:	mov	w24, wzr
  404a74:	b	4046d4 <ferror@plt+0x3134>
  404a78:	mov	w24, wzr
  404a7c:	add	x0, sp, #0x90
  404a80:	bl	404b10 <ferror@plt+0x3570>
  404a84:	add	x0, sp, #0xc0
  404a88:	bl	404b10 <ferror@plt+0x3570>
  404a8c:	sub	x0, x29, #0xc0
  404a90:	bl	404b10 <ferror@plt+0x3570>
  404a94:	cbnz	w24, 4046d4 <ferror@plt+0x3134>
  404a98:	b	404a54 <ferror@plt+0x34b4>
  404a9c:	stp	x29, x30, [sp, #-16]!
  404aa0:	and	w0, w0, #0xff
  404aa4:	mov	x29, sp
  404aa8:	bl	4025c0 <ferror@plt+0x1020>
  404aac:	ldp	x29, x30, [sp], #16
  404ab0:	ret
  404ab4:	stp	x29, x30, [sp, #-16]!
  404ab8:	mov	x29, sp
  404abc:	str	x1, [x0]
  404ac0:	str	x2, [x0, #32]
  404ac4:	bl	404258 <ferror@plt+0x2cb8>
  404ac8:	ldp	x29, x30, [sp], #16
  404acc:	ret
  404ad0:	stp	x29, x30, [sp, #-32]!
  404ad4:	cmp	x1, #0x2
  404ad8:	mov	w8, #0x2                   	// #2
  404adc:	stp	x20, x19, [sp, #16]
  404ae0:	csel	x20, x1, x8, hi  // hi = pmore
  404ae4:	mov	x19, x0
  404ae8:	lsl	x0, x20, #2
  404aec:	mov	x29, sp
  404af0:	bl	4028c8 <ferror@plt+0x1328>
  404af4:	mov	x1, x0
  404af8:	mov	x0, x19
  404afc:	mov	x2, x20
  404b00:	bl	404ab4 <ferror@plt+0x3514>
  404b04:	ldp	x20, x19, [sp, #16]
  404b08:	ldp	x29, x30, [sp], #32
  404b0c:	ret
  404b10:	stp	x29, x30, [sp, #-16]!
  404b14:	ldr	x0, [x0]
  404b18:	mov	x29, sp
  404b1c:	bl	401480 <free@plt>
  404b20:	ldp	x29, x30, [sp], #16
  404b24:	ret
  404b28:	cmp	x0, x1
  404b2c:	b.eq	404b84 <ferror@plt+0x35e4>  // b.none
  404b30:	stp	x29, x30, [sp, #-32]!
  404b34:	stp	x20, x19, [sp, #16]
  404b38:	mov	x19, x1
  404b3c:	ldr	x1, [x1, #24]
  404b40:	mov	x29, sp
  404b44:	mov	x20, x0
  404b48:	bl	404b88 <ferror@plt+0x35e8>
  404b4c:	ldr	x8, [x19, #24]
  404b50:	ldr	x0, [x20]
  404b54:	str	x8, [x20, #24]
  404b58:	ldrb	w9, [x19, #40]
  404b5c:	lsl	x2, x8, #2
  404b60:	strb	w9, [x20, #40]
  404b64:	ldr	x9, [x19, #8]
  404b68:	str	x9, [x20, #8]
  404b6c:	ldr	x9, [x19, #16]
  404b70:	str	x9, [x20, #16]
  404b74:	ldr	x1, [x19]
  404b78:	bl	401250 <memcpy@plt>
  404b7c:	ldp	x20, x19, [sp, #16]
  404b80:	ldp	x29, x30, [sp], #32
  404b84:	ret
  404b88:	stp	x29, x30, [sp, #-32]!
  404b8c:	ldr	x8, [x0, #32]
  404b90:	cmp	x1, #0x2
  404b94:	mov	w9, #0x2                   	// #2
  404b98:	stp	x20, x19, [sp, #16]
  404b9c:	csel	x20, x1, x9, hi  // hi = pmore
  404ba0:	cmp	x20, x8
  404ba4:	mov	x29, sp
  404ba8:	b.ls	404bc4 <ferror@plt+0x3624>  // b.plast
  404bac:	mov	x19, x0
  404bb0:	ldr	x0, [x0]
  404bb4:	lsl	x1, x20, #2
  404bb8:	bl	4028e8 <ferror@plt+0x1348>
  404bbc:	str	x0, [x19]
  404bc0:	str	x20, [x19, #32]
  404bc4:	ldp	x20, x19, [sp, #16]
  404bc8:	ldp	x29, x30, [sp], #32
  404bcc:	ret
  404bd0:	stp	x29, x30, [sp, #-32]!
  404bd4:	stp	x20, x19, [sp, #16]
  404bd8:	mov	x19, x1
  404bdc:	ldr	x1, [x1, #24]
  404be0:	mov	x29, sp
  404be4:	mov	x20, x0
  404be8:	bl	404ad0 <ferror@plt+0x3530>
  404bec:	mov	x0, x20
  404bf0:	mov	x1, x19
  404bf4:	bl	404b28 <ferror@plt+0x3588>
  404bf8:	ldp	x20, x19, [sp, #16]
  404bfc:	ldp	x29, x30, [sp], #32
  404c00:	ret
  404c04:	stp	x29, x30, [sp, #-32]!
  404c08:	stp	x20, x19, [sp, #16]
  404c0c:	mov	x19, x1
  404c10:	mov	w1, #0x4                   	// #4
  404c14:	mov	x29, sp
  404c18:	mov	x20, x0
  404c1c:	bl	404ad0 <ferror@plt+0x3530>
  404c20:	mov	x0, x20
  404c24:	mov	x1, x19
  404c28:	bl	404c38 <ferror@plt+0x3698>
  404c2c:	ldp	x20, x19, [sp, #16]
  404c30:	ldp	x29, x30, [sp], #32
  404c34:	ret
  404c38:	stp	x29, x30, [sp, #-48]!
  404c3c:	str	x21, [sp, #16]
  404c40:	stp	x20, x19, [sp, #32]
  404c44:	mov	x29, sp
  404c48:	mov	x20, x1
  404c4c:	mov	x19, x0
  404c50:	bl	404258 <ferror@plt+0x2cb8>
  404c54:	cbz	x20, 404c94 <ferror@plt+0x36f4>
  404c58:	mov	w21, #0xca00                	// #51712
  404c5c:	mov	w1, #0x21                  	// #33
  404c60:	mov	x0, x19
  404c64:	movk	w21, #0x3b9a, lsl #16
  404c68:	bl	404b88 <ferror@plt+0x35e8>
  404c6c:	ldr	x8, [x19]
  404c70:	mov	x9, xzr
  404c74:	udiv	x10, x20, x21
  404c78:	msub	w11, w10, w21, w20
  404c7c:	cmp	x20, x21
  404c80:	str	w11, [x8, x9, lsl #2]
  404c84:	add	x9, x9, #0x1
  404c88:	mov	x20, x10
  404c8c:	b.cs	404c74 <ferror@plt+0x36d4>  // b.hs, b.nlast
  404c90:	str	x9, [x19, #24]
  404c94:	ldp	x20, x19, [sp, #32]
  404c98:	ldr	x21, [sp, #16]
  404c9c:	ldp	x29, x30, [sp], #48
  404ca0:	ret
  404ca4:	ldr	x0, [x0, #16]
  404ca8:	ret
  404cac:	stp	x29, x30, [sp, #-32]!
  404cb0:	ldr	x8, [x0, #24]
  404cb4:	stp	x20, x19, [sp, #16]
  404cb8:	mov	x29, sp
  404cbc:	cbz	x8, 404d28 <ferror@plt+0x3788>
  404cc0:	ldr	x9, [x0, #8]
  404cc4:	mov	x19, x0
  404cc8:	cmp	x9, x8
  404ccc:	b.ne	404d30 <ferror@plt+0x3790>  // b.any
  404cd0:	bl	404d48 <ferror@plt+0x37a8>
  404cd4:	ldr	x8, [x19, #16]
  404cd8:	mov	x10, #0xe38f                	// #58255
  404cdc:	ldr	x9, [x19]
  404ce0:	movk	x10, #0x8e38, lsl #16
  404ce4:	movk	x10, #0x38e3, lsl #32
  404ce8:	movk	x10, #0xe38e, lsl #48
  404cec:	umulh	x10, x8, x10
  404cf0:	add	x9, x9, x0, lsl #2
  404cf4:	lsr	x10, x10, #3
  404cf8:	mov	x20, x0
  404cfc:	add	x10, x10, x10, lsl #3
  404d00:	sub	x0, x9, #0x4
  404d04:	sub	x19, x8, x10
  404d08:	bl	404d74 <ferror@plt+0x37d4>
  404d0c:	add	x8, x20, x20, lsl #3
  404d10:	sub	x9, x19, #0x9
  404d14:	cmp	x19, #0x0
  404d18:	sub	x8, x8, x0
  404d1c:	csel	x9, xzr, x9, eq  // eq = none
  404d20:	add	x0, x8, x9
  404d24:	b	404d3c <ferror@plt+0x379c>
  404d28:	mov	x0, xzr
  404d2c:	b	404d3c <ferror@plt+0x379c>
  404d30:	bl	404d94 <ferror@plt+0x37f4>
  404d34:	ldr	x8, [x19, #16]
  404d38:	add	x0, x8, x0
  404d3c:	ldp	x20, x19, [sp, #16]
  404d40:	ldp	x29, x30, [sp], #32
  404d44:	ret
  404d48:	ldr	x8, [x0, #24]
  404d4c:	sub	x10, x8, #0x1
  404d50:	mov	x9, x10
  404d54:	cmp	x10, x8
  404d58:	b.cs	404d6c <ferror@plt+0x37cc>  // b.hs, b.nlast
  404d5c:	ldr	x10, [x0]
  404d60:	ldr	w11, [x10, x9, lsl #2]
  404d64:	sub	x10, x9, #0x1
  404d68:	cbz	w11, 404d50 <ferror@plt+0x37b0>
  404d6c:	add	x0, x9, #0x1
  404d70:	ret
  404d74:	stp	x29, x30, [sp, #-16]!
  404d78:	ldrsw	x0, [x0]
  404d7c:	mov	x29, sp
  404d80:	bl	407d80 <ferror@plt+0x67e0>
  404d84:	mov	w8, #0x9                   	// #9
  404d88:	sub	x0, x8, x0
  404d8c:	ldp	x29, x30, [sp], #16
  404d90:	ret
  404d94:	stp	x29, x30, [sp, #-32]!
  404d98:	stp	x20, x19, [sp, #16]
  404d9c:	mov	x29, sp
  404da0:	mov	x20, x0
  404da4:	bl	404408 <ferror@plt+0x2e68>
  404da8:	adds	x19, x0, x0, lsl #3
  404dac:	b.eq	404dc8 <ferror@plt+0x3828>  // b.none
  404db0:	ldr	x8, [x20]
  404db4:	ldr	x9, [x20, #24]
  404db8:	add	x8, x8, x9, lsl #2
  404dbc:	sub	x0, x8, #0x4
  404dc0:	bl	404d74 <ferror@plt+0x37d4>
  404dc4:	sub	x19, x19, x0
  404dc8:	mov	x0, x19
  404dcc:	ldp	x20, x19, [sp, #16]
  404dd0:	ldp	x29, x30, [sp], #32
  404dd4:	ret
  404dd8:	stp	x29, x30, [sp, #-32]!
  404ddc:	str	x19, [sp, #16]
  404de0:	mov	x19, x0
  404de4:	mov	x29, sp
  404de8:	tbz	w3, #0, 404e0c <ferror@plt+0x386c>
  404dec:	ldrb	w0, [x1]
  404df0:	mov	w1, #0x65                  	// #101
  404df4:	bl	404e34 <ferror@plt+0x3894>
  404df8:	mov	x1, x0
  404dfc:	mov	x0, x19
  404e00:	bl	404c38 <ferror@plt+0x3698>
  404e04:	mov	w0, wzr
  404e08:	b	404e28 <ferror@plt+0x3888>
  404e0c:	mov	x0, x19
  404e10:	cmp	x2, #0xa
  404e14:	b.ne	404e24 <ferror@plt+0x3884>  // b.any
  404e18:	bl	404e84 <ferror@plt+0x38e4>
  404e1c:	mov	w0, wzr
  404e20:	b	404e28 <ferror@plt+0x3888>
  404e24:	bl	4050d4 <ferror@plt+0x3b34>
  404e28:	ldr	x19, [sp, #16]
  404e2c:	ldp	x29, x30, [sp], #32
  404e30:	ret
  404e34:	stp	x29, x30, [sp, #-32]!
  404e38:	stp	x20, x19, [sp, #16]
  404e3c:	mov	x29, sp
  404e40:	mov	x19, x1
  404e44:	mov	w20, w0
  404e48:	bl	401470 <__ctype_b_loc@plt>
  404e4c:	ldr	x8, [x0]
  404e50:	and	x9, x20, #0xff
  404e54:	ldrh	w8, [x8, x9, lsl #1]
  404e58:	tbnz	w8, #8, 404e64 <ferror@plt+0x38c4>
  404e5c:	sub	w8, w20, #0x30
  404e60:	b	404e74 <ferror@plt+0x38d4>
  404e64:	sub	w8, w20, #0x37
  404e68:	sub	w9, w19, #0x1
  404e6c:	cmp	x19, w8, uxtb
  404e70:	csel	w8, w8, w9, hi  // hi = pmore
  404e74:	ldp	x20, x19, [sp, #16]
  404e78:	and	x0, x8, #0xff
  404e7c:	ldp	x29, x30, [sp], #32
  404e80:	ret
  404e84:	sub	sp, sp, #0x70
  404e88:	stp	x26, x25, [sp, #48]
  404e8c:	stp	x22, x21, [sp, #80]
  404e90:	stp	x20, x19, [sp, #96]
  404e94:	mov	x21, x1
  404e98:	mov	x19, x0
  404e9c:	mov	x25, xzr
  404ea0:	stp	x29, x30, [sp, #16]
  404ea4:	stp	x28, x27, [sp, #32]
  404ea8:	stp	x24, x23, [sp, #64]
  404eac:	add	x29, sp, #0x10
  404eb0:	ldrb	w8, [x21, x25]
  404eb4:	cmp	w8, #0x30
  404eb8:	b.ne	404ec4 <ferror@plt+0x3924>  // b.any
  404ebc:	add	x25, x25, #0x1
  404ec0:	b	404eb0 <ferror@plt+0x3910>
  404ec4:	cbz	w8, 4050b4 <ferror@plt+0x3b14>
  404ec8:	add	x22, x21, x25
  404ecc:	mov	x0, x22
  404ed0:	bl	401270 <strlen@plt>
  404ed4:	mov	x20, x0
  404ed8:	mov	w1, #0x2e                  	// #46
  404edc:	mov	x0, x22
  404ee0:	bl	4014b0 <strchr@plt>
  404ee4:	mov	x23, x0
  404ee8:	mov	x27, xzr
  404eec:	cbnz	x20, 404f04 <ferror@plt+0x3964>
  404ef0:	mov	w8, #0x1                   	// #1
  404ef4:	b	404f2c <ferror@plt+0x398c>
  404ef8:	add	x27, x27, #0x1
  404efc:	cmp	x20, x27
  404f00:	b.eq	404f34 <ferror@plt+0x3994>  // b.none
  404f04:	ldrb	w8, [x22, x27]
  404f08:	cmp	w8, #0x30
  404f0c:	b.eq	404ef8 <ferror@plt+0x3958>  // b.none
  404f10:	cmp	w8, #0x2e
  404f14:	b.eq	404ef8 <ferror@plt+0x3958>  // b.none
  404f18:	cmp	w8, #0x30
  404f1c:	cset	w9, eq  // eq = none
  404f20:	cmp	w8, #0x2e
  404f24:	cset	w8, eq  // eq = none
  404f28:	orr	w8, w9, w8
  404f2c:	stur	w8, [x29, #-4]
  404f30:	b	404f40 <ferror@plt+0x39a0>
  404f34:	mov	w8, #0x1                   	// #1
  404f38:	stur	w8, [x29, #-4]
  404f3c:	mov	x27, x20
  404f40:	add	x8, x22, x20
  404f44:	mvn	x9, x23
  404f48:	cmp	x23, #0x0
  404f4c:	add	x8, x9, x8
  404f50:	csel	x24, x8, xzr, ne  // ne = any
  404f54:	mov	w1, #0x8                   	// #8
  404f58:	mov	x0, x24
  404f5c:	cset	w28, ne  // ne = any
  404f60:	str	x24, [x19, #16]
  404f64:	bl	402898 <ferror@plt+0x12f8>
  404f68:	mov	x26, #0xe38f                	// #58255
  404f6c:	movk	x26, #0x8e38, lsl #16
  404f70:	movk	x26, #0x38e3, lsl #32
  404f74:	movk	x26, #0xe38e, lsl #48
  404f78:	cmp	x22, x23
  404f7c:	sub	x8, x20, x28
  404f80:	umulh	x9, x0, x26
  404f84:	csneg	x10, xzr, x27, eq  // eq = none
  404f88:	lsr	x9, x9, #3
  404f8c:	add	x0, x8, x10
  404f90:	mov	w1, #0x8                   	// #8
  404f94:	str	x9, [x19, #8]
  404f98:	bl	402898 <ferror@plt+0x12f8>
  404f9c:	umulh	x8, x24, x26
  404fa0:	lsr	x8, x8, #3
  404fa4:	add	x8, x8, x8, lsl #3
  404fa8:	subs	x8, x24, x8
  404fac:	mov	w9, #0x9                   	// #9
  404fb0:	sub	x8, x9, x8
  404fb4:	csel	x22, xzr, x8, eq  // eq = none
  404fb8:	add	x8, x0, x22
  404fbc:	umulh	x8, x8, x26
  404fc0:	lsr	x1, x8, #3
  404fc4:	mov	x0, x19
  404fc8:	str	x1, [x19, #24]
  404fcc:	bl	404b88 <ferror@plt+0x35e8>
  404fd0:	ldr	x8, [x19, #24]
  404fd4:	ldr	x0, [x19]
  404fd8:	mov	w1, wzr
  404fdc:	lsl	x2, x8, #2
  404fe0:	bl	401370 <memset@plt>
  404fe4:	ldur	w8, [x29, #-4]
  404fe8:	cbz	w8, 404ff8 <ferror@plt+0x3a58>
  404fec:	str	xzr, [x19, #8]
  404ff0:	str	xzr, [x19, #24]
  404ff4:	b	4050b4 <ferror@plt+0x3b14>
  404ff8:	cbz	x20, 4050b4 <ferror@plt+0x3b14>
  404ffc:	adrp	x8, 414000 <ferror@plt+0x12a60>
  405000:	add	x8, x8, #0x250
  405004:	ldr	x24, [x8, x22, lsl #3]
  405008:	mov	x27, #0x8e39                	// #36409
  40500c:	mov	x28, #0x1c72                	// #7282
  405010:	movk	x27, #0x38e3, lsl #16
  405014:	movk	x28, #0x71c7, lsl #16
  405018:	movk	x27, #0xe38e, lsl #32
  40501c:	movk	x28, #0xc71c, lsl #32
  405020:	sub	x23, x20, #0x1
  405024:	add	x21, x21, x25
  405028:	movk	x27, #0x8e38, lsl #48
  40502c:	movk	x28, #0x1c71, lsl #48
  405030:	b	4050a0 <ferror@plt+0x3b00>
  405034:	mov	x8, #0xe38f                	// #58255
  405038:	movk	x8, #0x8e38, lsl #16
  40503c:	movk	x8, #0x38e3, lsl #32
  405040:	movk	x8, #0xe38e, lsl #48
  405044:	umulh	x8, x22, x8
  405048:	lsr	x8, x8, #1
  40504c:	and	x26, x8, #0x7ffffffffffffffc
  405050:	bl	401470 <__ctype_b_loc@plt>
  405054:	ldr	x8, [x0]
  405058:	ldr	x10, [x19]
  40505c:	sub	w9, w25, #0x30
  405060:	add	x11, x24, x24, lsl #2
  405064:	ldrh	w8, [x8, x25, lsl #1]
  405068:	ldr	w13, [x10, x26]
  40506c:	madd	x12, x22, x27, x27
  405070:	lsl	x11, x11, #1
  405074:	tst	w8, #0x100
  405078:	mov	w8, #0x9                   	// #9
  40507c:	csel	w8, w9, w8, eq  // eq = none
  405080:	cmp	x12, x28
  405084:	madd	w8, w8, w24, w13
  405088:	csinc	x24, x11, xzr, cs  // cs = hs, nlast
  40508c:	str	w8, [x10, x26]
  405090:	sub	x23, x23, #0x1
  405094:	cmp	x23, x20
  405098:	add	x22, x22, #0x1
  40509c:	b.cs	4050b4 <ferror@plt+0x3b14>  // b.hs, b.nlast
  4050a0:	ldrb	w25, [x21, x23]
  4050a4:	cmp	x25, #0x2e
  4050a8:	b.ne	405034 <ferror@plt+0x3a94>  // b.any
  4050ac:	sub	x22, x22, #0x1
  4050b0:	b	405090 <ferror@plt+0x3af0>
  4050b4:	ldp	x20, x19, [sp, #96]
  4050b8:	ldp	x22, x21, [sp, #80]
  4050bc:	ldp	x24, x23, [sp, #64]
  4050c0:	ldp	x26, x25, [sp, #48]
  4050c4:	ldp	x28, x27, [sp, #32]
  4050c8:	ldp	x29, x30, [sp, #16]
  4050cc:	add	sp, sp, #0x70
  4050d0:	ret
  4050d4:	sub	sp, sp, #0x160
  4050d8:	stp	x20, x19, [sp, #336]
  4050dc:	mov	x19, x0
  4050e0:	mov	x0, x1
  4050e4:	stp	x29, x30, [sp, #256]
  4050e8:	stp	x28, x27, [sp, #272]
  4050ec:	stp	x26, x25, [sp, #288]
  4050f0:	stp	x24, x23, [sp, #304]
  4050f4:	stp	x22, x21, [sp, #320]
  4050f8:	add	x29, sp, #0x100
  4050fc:	mov	x20, x2
  405100:	mov	x22, x1
  405104:	bl	401270 <strlen@plt>
  405108:	cbz	x0, 405304 <ferror@plt+0x3d64>
  40510c:	mov	x21, x0
  405110:	mov	x9, xzr
  405114:	ldrb	w8, [x22, x9]
  405118:	cmp	w8, #0x30
  40511c:	cset	w10, ne  // ne = any
  405120:	cmp	w8, #0x2e
  405124:	cset	w11, ne  // ne = any
  405128:	and	w10, w11, w10
  40512c:	tbnz	w10, #0, 40513c <ferror@plt+0x3b9c>
  405130:	add	x9, x9, #0x1
  405134:	cmp	x9, x21
  405138:	b.cc	405114 <ferror@plt+0x3b74>  // b.lo, b.ul, b.last
  40513c:	cmp	w8, #0x2e
  405140:	mov	w24, wzr
  405144:	b.eq	4053c4 <ferror@plt+0x3e24>  // b.none
  405148:	cmp	w8, #0x30
  40514c:	b.eq	4053c4 <ferror@plt+0x3e24>  // b.none
  405150:	sub	x0, x29, #0x38
  405154:	mov	w1, #0x21                  	// #33
  405158:	bl	404ad0 <ferror@plt+0x3530>
  40515c:	sub	x0, x29, #0x68
  405160:	mov	w1, #0x21                  	// #33
  405164:	bl	404ad0 <ferror@plt+0x3530>
  405168:	mov	x26, xzr
  40516c:	ldrb	w0, [x22, x26]
  405170:	cbz	w0, 4051cc <ferror@plt+0x3c2c>
  405174:	cmp	w0, #0x2e
  405178:	b.eq	4051cc <ferror@plt+0x3c2c>  // b.none
  40517c:	mov	x1, x20
  405180:	bl	404e34 <ferror@plt+0x3894>
  405184:	mov	x23, x0
  405188:	sub	x2, x29, #0x68
  40518c:	mov	x0, x19
  405190:	mov	x1, x20
  405194:	bl	407ae4 <ferror@plt+0x6544>
  405198:	cbnz	w0, 40530c <ferror@plt+0x3d6c>
  40519c:	sub	x0, x29, #0x38
  4051a0:	mov	x1, x23
  4051a4:	bl	404c38 <ferror@plt+0x3698>
  4051a8:	sub	x0, x29, #0x68
  4051ac:	sub	x1, x29, #0x38
  4051b0:	mov	x2, x19
  4051b4:	bl	405b18 <ferror@plt+0x4578>
  4051b8:	cbnz	w0, 40530c <ferror@plt+0x3d6c>
  4051bc:	add	x26, x26, #0x1
  4051c0:	cmp	x21, x26
  4051c4:	b.ne	40516c <ferror@plt+0x3bcc>  // b.any
  4051c8:	mov	x26, x21
  4051cc:	cmp	x26, x21
  4051d0:	b.ne	4051dc <ferror@plt+0x3c3c>  // b.any
  4051d4:	ldrb	w8, [x22, x26]
  4051d8:	cbz	w8, 405314 <ferror@plt+0x3d74>
  4051dc:	add	x0, sp, #0x68
  4051e0:	mov	w1, #0x21                  	// #33
  4051e4:	bl	404ad0 <ferror@plt+0x3530>
  4051e8:	add	x0, sp, #0x38
  4051ec:	mov	w1, #0x2                   	// #2
  4051f0:	bl	404ad0 <ferror@plt+0x3530>
  4051f4:	add	x0, sp, #0x8
  4051f8:	mov	w1, #0x2                   	// #2
  4051fc:	bl	404ad0 <ferror@plt+0x3530>
  405200:	sub	x0, x29, #0x68
  405204:	sub	x23, x29, #0x68
  405208:	bl	404228 <ferror@plt+0x2c88>
  40520c:	adrp	x8, 428000 <ferror@plt+0x26a60>
  405210:	ldr	x9, [x8, #584]
  405214:	add	x10, x26, #0x1
  405218:	mov	x25, xzr
  40521c:	cmp	x10, x21
  405220:	ldr	w11, [x9, #1128]
  405224:	ldr	w8, [x9, #1132]
  405228:	add	x9, x9, #0x468
  40522c:	b.cs	40532c <ferror@plt+0x3d8c>  // b.hs, b.nlast
  405230:	cmp	w11, w8
  405234:	b.ne	40532c <ferror@plt+0x3d8c>  // b.any
  405238:	ldrb	w0, [x22, x10]
  40523c:	cbz	w0, 405324 <ferror@plt+0x3d84>
  405240:	add	x28, x22, x26
  405244:	add	x22, sp, #0x68
  405248:	sub	x11, x29, #0x68
  40524c:	mov	w9, #0x2                   	// #2
  405250:	mov	x1, x20
  405254:	mov	x23, x22
  405258:	mov	x22, x11
  40525c:	mov	x27, x9
  405260:	bl	404e34 <ferror@plt+0x3894>
  405264:	mov	x25, x0
  405268:	add	x0, sp, #0x38
  40526c:	add	x2, sp, #0x8
  405270:	mov	x1, x20
  405274:	bl	407ae4 <ferror@plt+0x6544>
  405278:	cbnz	w0, 40531c <ferror@plt+0x3d7c>
  40527c:	sub	x0, x29, #0x38
  405280:	mov	x1, x25
  405284:	bl	404c38 <ferror@plt+0x3698>
  405288:	add	x0, sp, #0x8
  40528c:	sub	x1, x29, #0x38
  405290:	add	x2, sp, #0x38
  405294:	bl	405b18 <ferror@plt+0x4578>
  405298:	cbnz	w0, 40531c <ferror@plt+0x3d7c>
  40529c:	mov	x0, x22
  4052a0:	mov	x1, x20
  4052a4:	mov	x2, x23
  4052a8:	bl	407ae4 <ferror@plt+0x6544>
  4052ac:	cbnz	w0, 40531c <ferror@plt+0x3d7c>
  4052b0:	ldr	x9, [x23, #24]
  4052b4:	ldr	x8, [x23, #8]
  4052b8:	cmp	x9, x8
  4052bc:	b.cs	4052c4 <ferror@plt+0x3d24>  // b.hs, b.nlast
  4052c0:	str	x8, [x23, #24]
  4052c4:	adrp	x8, 428000 <ferror@plt+0x26a60>
  4052c8:	ldr	x10, [x8, #584]
  4052cc:	add	x11, x26, x27
  4052d0:	cmp	x11, x21
  4052d4:	ldr	w9, [x10, #1128]
  4052d8:	ldr	w8, [x10, #1132]
  4052dc:	b.cs	4052f8 <ferror@plt+0x3d58>  // b.hs, b.nlast
  4052e0:	cmp	w9, w8
  4052e4:	b.ne	4052f8 <ferror@plt+0x3d58>  // b.any
  4052e8:	ldrb	w0, [x28, x27]
  4052ec:	add	x9, x27, #0x1
  4052f0:	mov	x11, x23
  4052f4:	cbnz	w0, 405250 <ferror@plt+0x3cb0>
  4052f8:	add	x9, x10, #0x468
  4052fc:	sub	x25, x27, #0x1
  405300:	b	40532c <ferror@plt+0x3d8c>
  405304:	mov	w24, wzr
  405308:	b	4053c4 <ferror@plt+0x3e24>
  40530c:	mov	w24, w0
  405310:	b	4053b4 <ferror@plt+0x3e14>
  405314:	mov	w24, wzr
  405318:	b	4053b4 <ferror@plt+0x3e14>
  40531c:	mov	w24, w0
  405320:	b	40539c <ferror@plt+0x3dfc>
  405324:	mov	x25, xzr
  405328:	sub	x23, x29, #0x68
  40532c:	ldr	w9, [x9]
  405330:	cmp	w9, w8
  405334:	b.ne	405398 <ferror@plt+0x3df8>  // b.any
  405338:	lsl	x3, x25, #1
  40533c:	add	x0, sp, #0x38
  405340:	add	x2, sp, #0x8
  405344:	mov	x1, x23
  405348:	bl	4064ac <ferror@plt+0x4f0c>
  40534c:	mov	w24, w0
  405350:	cbnz	w0, 40539c <ferror@plt+0x3dfc>
  405354:	add	x0, sp, #0x8
  405358:	mov	x1, x25
  40535c:	bl	4044d8 <ferror@plt+0x2f38>
  405360:	add	x1, sp, #0x8
  405364:	mov	x0, x19
  405368:	mov	x2, x19
  40536c:	bl	405b18 <ferror@plt+0x4578>
  405370:	mov	w24, w0
  405374:	cbnz	w0, 40539c <ferror@plt+0x3dfc>
  405378:	ldr	x8, [x19, #24]
  40537c:	cbz	x8, 4053e8 <ferror@plt+0x3e48>
  405380:	ldr	x8, [x19, #16]
  405384:	subs	x1, x25, x8
  405388:	b.ls	4053f0 <ferror@plt+0x3e50>  // b.plast
  40538c:	mov	x0, x19
  405390:	bl	40714c <ferror@plt+0x5bac>
  405394:	b	4053f0 <ferror@plt+0x3e50>
  405398:	mov	w24, #0x8                   	// #8
  40539c:	add	x0, sp, #0x8
  4053a0:	bl	404b10 <ferror@plt+0x3570>
  4053a4:	add	x0, sp, #0x38
  4053a8:	bl	404b10 <ferror@plt+0x3570>
  4053ac:	add	x0, sp, #0x68
  4053b0:	bl	404b10 <ferror@plt+0x3570>
  4053b4:	sub	x0, x29, #0x68
  4053b8:	bl	404b10 <ferror@plt+0x3570>
  4053bc:	sub	x0, x29, #0x38
  4053c0:	bl	404b10 <ferror@plt+0x3570>
  4053c4:	mov	w0, w24
  4053c8:	ldp	x20, x19, [sp, #336]
  4053cc:	ldp	x22, x21, [sp, #320]
  4053d0:	ldp	x24, x23, [sp, #304]
  4053d4:	ldp	x26, x25, [sp, #288]
  4053d8:	ldp	x28, x27, [sp, #272]
  4053dc:	ldp	x29, x30, [sp, #256]
  4053e0:	add	sp, sp, #0x160
  4053e4:	ret
  4053e8:	mov	x0, x19
  4053ec:	bl	404258 <ferror@plt+0x2cb8>
  4053f0:	mov	w24, wzr
  4053f4:	b	40539c <ferror@plt+0x3dfc>
  4053f8:	stp	x29, x30, [sp, #-48]!
  4053fc:	str	x21, [sp, #16]
  405400:	stp	x20, x19, [sp, #32]
  405404:	mov	x29, sp
  405408:	mov	w19, w2
  40540c:	mov	x21, x1
  405410:	mov	x20, x0
  405414:	bl	4054b0 <ferror@plt+0x3f10>
  405418:	ldr	x8, [x20, #24]
  40541c:	cbz	x8, 40543c <ferror@plt+0x3e9c>
  405420:	cmp	x21, #0xa
  405424:	b.ne	405458 <ferror@plt+0x3eb8>  // b.any
  405428:	mov	x0, x20
  40542c:	bl	405524 <ferror@plt+0x3f84>
  405430:	mov	w20, wzr
  405434:	cbz	w20, 405490 <ferror@plt+0x3ef0>
  405438:	b	40549c <ferror@plt+0x3efc>
  40543c:	mov	w1, #0x1                   	// #1
  405440:	mov	x0, xzr
  405444:	mov	w2, wzr
  405448:	bl	4054ec <ferror@plt+0x3f4c>
  40544c:	mov	w20, wzr
  405450:	cbz	w20, 405490 <ferror@plt+0x3ef0>
  405454:	b	40549c <ferror@plt+0x3efc>
  405458:	cmp	x21, #0x1
  40545c:	b.hi	40547c <ferror@plt+0x3edc>  // b.pmore
  405460:	cmp	x21, #0x0
  405464:	cset	w1, ne  // ne = any
  405468:	mov	x0, x20
  40546c:	bl	4056dc <ferror@plt+0x413c>
  405470:	mov	w20, w0
  405474:	cbz	w20, 405490 <ferror@plt+0x3ef0>
  405478:	b	40549c <ferror@plt+0x3efc>
  40547c:	mov	x0, x20
  405480:	mov	x1, x21
  405484:	bl	405880 <ferror@plt+0x42e0>
  405488:	mov	w20, w0
  40548c:	cbnz	w20, 40549c <ferror@plt+0x3efc>
  405490:	tbz	w19, #0, 40549c <ferror@plt+0x3efc>
  405494:	mov	w0, #0xa                   	// #10
  405498:	bl	4058f8 <ferror@plt+0x4358>
  40549c:	mov	w0, w20
  4054a0:	ldp	x20, x19, [sp, #32]
  4054a4:	ldr	x21, [sp, #16]
  4054a8:	ldp	x29, x30, [sp], #48
  4054ac:	ret
  4054b0:	stp	x29, x30, [sp, #-16]!
  4054b4:	adrp	x8, 428000 <ferror@plt+0x26a60>
  4054b8:	ldr	x8, [x8, #584]
  4054bc:	mov	x29, sp
  4054c0:	ldrh	w9, [x8, #1142]
  4054c4:	ldr	x8, [x8, #1104]
  4054c8:	sub	x9, x9, #0x1
  4054cc:	cmp	x8, x9
  4054d0:	b.cc	4054e4 <ferror@plt+0x3f44>  // b.lo, b.ul, b.last
  4054d4:	mov	w0, #0x5c                  	// #92
  4054d8:	bl	4025c0 <ferror@plt+0x1020>
  4054dc:	mov	w0, #0xa                   	// #10
  4054e0:	bl	4025c0 <ferror@plt+0x1020>
  4054e4:	ldp	x29, x30, [sp], #16
  4054e8:	ret
  4054ec:	stp	x29, x30, [sp, #-32]!
  4054f0:	str	x19, [sp, #16]
  4054f4:	mov	x19, x0
  4054f8:	mov	x29, sp
  4054fc:	tbz	w2, #0, 405508 <ferror@plt+0x3f68>
  405500:	mov	w0, #0x2e                  	// #46
  405504:	bl	4058f8 <ferror@plt+0x4358>
  405508:	adrp	x8, 414000 <ferror@plt+0x12a60>
  40550c:	add	x8, x8, #0x23b
  405510:	ldrb	w0, [x8, x19]
  405514:	bl	4058f8 <ferror@plt+0x4358>
  405518:	ldr	x19, [sp, #16]
  40551c:	ldp	x29, x30, [sp], #32
  405520:	ret
  405524:	sub	sp, sp, #0xd0
  405528:	stp	x20, x19, [sp, #192]
  40552c:	ldrb	w8, [x0, #40]
  405530:	ldr	x20, [x0, #8]
  405534:	mov	x19, x0
  405538:	stp	x29, x30, [sp, #112]
  40553c:	stp	x28, x27, [sp, #128]
  405540:	stp	x26, x25, [sp, #144]
  405544:	stp	x24, x23, [sp, #160]
  405548:	stp	x22, x21, [sp, #176]
  40554c:	add	x29, sp, #0x70
  405550:	cbz	w8, 40555c <ferror@plt+0x3fbc>
  405554:	mov	w0, #0x2d                  	// #45
  405558:	bl	4058f8 <ferror@plt+0x4358>
  40555c:	ldr	x8, [x19, #24]
  405560:	str	x8, [sp, #24]
  405564:	cbz	x8, 4056bc <ferror@plt+0x411c>
  405568:	ldr	x9, [x19]
  40556c:	mov	x10, #0xe38f                	// #58255
  405570:	movk	x10, #0x8e38, lsl #16
  405574:	movk	x10, #0x38e3, lsl #32
  405578:	str	x9, [sp, #16]
  40557c:	ldr	x9, [x19, #16]
  405580:	movk	x10, #0xe38e, lsl #48
  405584:	ldr	x22, [sp, #24]
  405588:	mov	w11, #0x9                   	// #9
  40558c:	umulh	x10, x9, x10
  405590:	lsr	x10, x10, #3
  405594:	add	x10, x10, x10, lsl #3
  405598:	sub	x9, x9, x10
  40559c:	add	x19, sp, #0x20
  4055a0:	mov	w23, #0x6667                	// #26215
  4055a4:	str	x9, [sp, #8]
  4055a8:	sub	x9, x11, x9
  4055ac:	sub	x8, x22, #0x1
  4055b0:	mov	w28, #0x1                   	// #1
  4055b4:	movk	w23, #0x6666, lsl #16
  4055b8:	add	x24, x19, #0x40
  4055bc:	str	x9, [sp]
  4055c0:	mov	w27, #0xa                   	// #10
  4055c4:	b	4055d8 <ferror@plt+0x4038>
  4055c8:	ldr	x9, [sp, #24]
  4055cc:	sub	x8, x22, #0x1
  4055d0:	cmp	x8, x9
  4055d4:	b.cs	4056bc <ferror@plt+0x411c>  // b.hs, b.nlast
  4055d8:	mov	x21, x22
  4055dc:	mov	x22, x8
  4055e0:	ldp	x10, x8, [sp, #8]
  4055e4:	cmp	x21, x20
  4055e8:	cset	w9, ne  // ne = any
  4055ec:	and	w28, w28, w9
  4055f0:	ldr	x9, [sp]
  4055f4:	ldr	w8, [x8, x22, lsl #2]
  4055f8:	cmp	x10, #0x0
  4055fc:	ccmp	x22, #0x0, #0x0, ne  // ne = any
  405600:	movi	v0.2d, #0x0
  405604:	csel	x26, x9, xzr, eq  // eq = none
  405608:	str	xzr, [sp, #96]
  40560c:	stp	q0, q0, [sp, #64]
  405610:	stp	q0, q0, [sp, #32]
  405614:	cbz	w8, 405654 <ferror@plt+0x40b4>
  405618:	mov	x9, xzr
  40561c:	smull	x10, w8, w23
  405620:	lsr	x12, x10, #63
  405624:	asr	x10, x10, #34
  405628:	add	w10, w10, w12
  40562c:	add	w11, w8, #0x9
  405630:	msub	w8, w10, w27, w8
  405634:	sxtw	x8, w8
  405638:	cmp	w11, #0x13
  40563c:	str	x8, [x19, x9, lsl #3]
  405640:	b.cc	405654 <ferror@plt+0x40b4>  // b.lo, b.ul, b.last
  405644:	cmp	x9, #0x8
  405648:	add	x9, x9, #0x1
  40564c:	mov	w8, w10
  405650:	b.cc	40561c <ferror@plt+0x407c>  // b.lo, b.ul, b.last
  405654:	cmp	x26, #0x8
  405658:	b.hi	4055c8 <ferror@plt+0x4028>  // b.pmore
  40565c:	mov	x25, xzr
  405660:	cmp	x21, x20
  405664:	cset	w8, eq  // eq = none
  405668:	cmp	x25, #0x0
  40566c:	cset	w9, eq  // eq = none
  405670:	tbz	w28, #0, 405688 <ferror@plt+0x40e8>
  405674:	ldr	x10, [x24, x25, lsl #3]
  405678:	cmp	x10, #0x0
  40567c:	cset	w28, eq  // eq = none
  405680:	tbz	w28, #0, 405690 <ferror@plt+0x40f0>
  405684:	b	4056a0 <ferror@plt+0x4100>
  405688:	mov	w28, wzr
  40568c:	tbnz	w28, #0, 4056a0 <ferror@plt+0x4100>
  405690:	ldr	x0, [x24, x25, lsl #3]
  405694:	and	w2, w8, w9
  405698:	mov	w1, #0x1                   	// #1
  40569c:	bl	4054ec <ferror@plt+0x3f4c>
  4056a0:	add	x8, x25, #0x7
  4056a4:	cmp	x8, #0x8
  4056a8:	b.hi	4055c8 <ferror@plt+0x4028>  // b.pmore
  4056ac:	cmp	x8, x26
  4056b0:	sub	x25, x25, #0x1
  4056b4:	b.cs	405660 <ferror@plt+0x40c0>  // b.hs, b.nlast
  4056b8:	b	4055c8 <ferror@plt+0x4028>
  4056bc:	ldp	x20, x19, [sp, #192]
  4056c0:	ldp	x22, x21, [sp, #176]
  4056c4:	ldp	x24, x23, [sp, #160]
  4056c8:	ldp	x26, x25, [sp, #144]
  4056cc:	ldp	x28, x27, [sp, #128]
  4056d0:	ldp	x29, x30, [sp, #112]
  4056d4:	add	sp, sp, #0xd0
  4056d8:	ret
  4056dc:	sub	sp, sp, #0x130
  4056e0:	stp	x22, x21, [sp, #272]
  4056e4:	ldr	x21, [x0, #24]
  4056e8:	ldr	x22, [x0, #8]
  4056ec:	stp	x29, x30, [sp, #240]
  4056f0:	stp	x20, x19, [sp, #288]
  4056f4:	add	x29, sp, #0xf0
  4056f8:	mov	x20, x0
  4056fc:	mov	w19, w1
  405700:	sub	x0, x29, #0x30
  405704:	mov	x1, x20
  405708:	str	x28, [sp, #256]
  40570c:	bl	404bd0 <ferror@plt+0x3630>
  405710:	cmp	x21, x22
  405714:	b.hi	4057a4 <ferror@plt+0x4204>  // b.pmore
  405718:	mov	x0, x20
  40571c:	bl	404d48 <ferror@plt+0x37a8>
  405720:	ldr	x8, [x20]
  405724:	adrp	x10, 414000 <ferror@plt+0x12a60>
  405728:	add	x10, x10, #0x290
  40572c:	add	x8, x8, x0, lsl #2
  405730:	ldursw	x9, [x8, #-4]
  405734:	mov	w8, #0x1                   	// #1
  405738:	ldr	x11, [x10]
  40573c:	cmp	x11, x9
  405740:	b.ls	405754 <ferror@plt+0x41b4>  // b.plast
  405744:	add	x8, x8, #0x1
  405748:	cmp	x8, #0xa
  40574c:	sub	x10, x10, #0x8
  405750:	b.ne	405738 <ferror@plt+0x4198>  // b.any
  405754:	ldr	x9, [x20, #8]
  405758:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  40575c:	movk	x10, #0xaaab
  405760:	sub	x9, x9, x0
  405764:	add	x9, x9, x9, lsl #3
  405768:	add	x8, x9, x8
  40576c:	umulh	x9, x8, x10
  405770:	lsr	x9, x9, #1
  405774:	add	x9, x9, x9, lsl #1
  405778:	subs	x9, x8, x9
  40577c:	cset	w10, ne  // ne = any
  405780:	eor	x9, x9, #0x3
  405784:	tst	w10, w19
  405788:	csel	x9, x9, xzr, ne  // ne = any
  40578c:	add	x19, x9, x8
  405790:	sub	x0, x29, #0x30
  405794:	mov	x1, x19
  405798:	bl	407214 <ferror@plt+0x5c74>
  40579c:	cbnz	w0, 405844 <ferror@plt+0x42a4>
  4057a0:	b	4057e8 <ferror@plt+0x4248>
  4057a4:	mov	x0, x20
  4057a8:	bl	404d94 <ferror@plt+0x37f4>
  4057ac:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  4057b0:	sub	x8, x0, #0x1
  4057b4:	movk	x9, #0xaaab
  4057b8:	umulh	x9, x8, x9
  4057bc:	lsr	x9, x9, #1
  4057c0:	add	x9, x9, x9, lsl #1
  4057c4:	subs	x9, x8, x9
  4057c8:	cset	w10, ne  // ne = any
  4057cc:	tst	w10, w19
  4057d0:	csel	x9, x9, xzr, ne  // ne = any
  4057d4:	sub	x19, x8, x9
  4057d8:	sub	x0, x29, #0x30
  4057dc:	mov	x1, x19
  4057e0:	bl	407dac <ferror@plt+0x680c>
  4057e4:	cbnz	w0, 405844 <ferror@plt+0x42a4>
  4057e8:	sub	x0, x29, #0x30
  4057ec:	bl	405524 <ferror@plt+0x3f84>
  4057f0:	mov	w0, #0x65                  	// #101
  4057f4:	bl	4058f8 <ferror@plt+0x4358>
  4057f8:	cbz	x19, 405834 <ferror@plt+0x4294>
  4057fc:	cmp	x21, x22
  405800:	b.hi	40580c <ferror@plt+0x426c>  // b.pmore
  405804:	mov	w0, #0x2d                  	// #45
  405808:	bl	4058f8 <ferror@plt+0x4358>
  40580c:	sub	x0, x29, #0x60
  405810:	add	x1, sp, #0xc
  405814:	mov	w2, #0x21                  	// #33
  405818:	bl	404ab4 <ferror@plt+0x3514>
  40581c:	sub	x0, x29, #0x60
  405820:	mov	x1, x19
  405824:	bl	404c38 <ferror@plt+0x3698>
  405828:	sub	x0, x29, #0x60
  40582c:	bl	405524 <ferror@plt+0x3f84>
  405830:	b	405844 <ferror@plt+0x42a4>
  405834:	mov	w1, #0x1                   	// #1
  405838:	mov	x0, xzr
  40583c:	mov	w2, wzr
  405840:	bl	4054ec <ferror@plt+0x3f4c>
  405844:	sub	x0, x29, #0x30
  405848:	bl	404b10 <ferror@plt+0x3570>
  40584c:	adrp	x8, 428000 <ferror@plt+0x26a60>
  405850:	ldr	x8, [x8, #584]
  405854:	ldr	w9, [x8, #1128]
  405858:	ldr	w8, [x8, #1132]
  40585c:	ldp	x20, x19, [sp, #288]
  405860:	ldp	x22, x21, [sp, #272]
  405864:	ldr	x28, [sp, #256]
  405868:	ldp	x29, x30, [sp, #240]
  40586c:	cmp	w9, w8
  405870:	cset	w8, ne  // ne = any
  405874:	lsl	w0, w8, #3
  405878:	add	sp, sp, #0x130
  40587c:	ret
  405880:	stp	x29, x30, [sp, #-48]!
  405884:	str	x21, [sp, #16]
  405888:	ldrb	w21, [x0, #40]
  40588c:	stp	x20, x19, [sp, #32]
  405890:	mov	x19, x0
  405894:	mov	x20, x1
  405898:	mov	x29, sp
  40589c:	cbz	w21, 4058a8 <ferror@plt+0x4308>
  4058a0:	mov	w0, #0x2d                  	// #45
  4058a4:	bl	4058f8 <ferror@plt+0x4358>
  4058a8:	cmp	x20, #0x11
  4058ac:	strb	wzr, [x19, #40]
  4058b0:	b.cs	4058c4 <ferror@plt+0x4324>  // b.hs, b.nlast
  4058b4:	adrp	x3, 405000 <ferror@plt+0x3a60>
  4058b8:	add	x3, x3, #0x4ec
  4058bc:	mov	w2, #0x1                   	// #1
  4058c0:	b	4058d8 <ferror@plt+0x4338>
  4058c4:	sub	x0, x20, #0x1
  4058c8:	bl	407d80 <ferror@plt+0x67e0>
  4058cc:	adrp	x3, 407000 <ferror@plt+0x5a60>
  4058d0:	mov	x2, x0
  4058d4:	add	x3, x3, #0xfe8
  4058d8:	mov	x0, x19
  4058dc:	mov	x1, x20
  4058e0:	bl	40464c <ferror@plt+0x30ac>
  4058e4:	strb	w21, [x19, #40]
  4058e8:	ldp	x20, x19, [sp, #32]
  4058ec:	ldr	x21, [sp, #16]
  4058f0:	ldp	x29, x30, [sp], #48
  4058f4:	ret
  4058f8:	stp	x29, x30, [sp, #-32]!
  4058fc:	str	x19, [sp, #16]
  405900:	mov	w19, w0
  405904:	cmp	w0, #0xa
  405908:	mov	x29, sp
  40590c:	b.eq	405914 <ferror@plt+0x4374>  // b.none
  405910:	bl	4054b0 <ferror@plt+0x3f10>
  405914:	mov	w0, w19
  405918:	bl	4025c0 <ferror@plt+0x1020>
  40591c:	ldr	x19, [sp, #16]
  405920:	ldp	x29, x30, [sp], #32
  405924:	ret
  405928:	stp	x29, x30, [sp, #-64]!
  40592c:	ldrb	w8, [x0, #40]
  405930:	stp	x24, x23, [sp, #16]
  405934:	stp	x22, x21, [sp, #32]
  405938:	stp	x20, x19, [sp, #48]
  40593c:	mov	x29, sp
  405940:	cbz	w8, 405954 <ferror@plt+0x43b4>
  405944:	mov	w0, wzr
  405948:	mov	x1, xzr
  40594c:	bl	402628 <ferror@plt+0x1088>
  405950:	b	4059c8 <ferror@plt+0x4428>
  405954:	ldr	x22, [x0, #24]
  405958:	ldr	x23, [x0, #8]
  40595c:	mov	w24, #0xca00                	// #51712
  405960:	mov	x19, x0
  405964:	mov	x20, x1
  405968:	mov	x21, xzr
  40596c:	movk	w24, #0x3b9a, lsl #16
  405970:	b	405988 <ferror@plt+0x43e8>
  405974:	mov	w0, #0x2                   	// #2
  405978:	mov	x1, xzr
  40597c:	bl	402628 <ferror@plt+0x1088>
  405980:	mov	w8, wzr
  405984:	tbz	wzr, #0, 4059c8 <ferror@plt+0x4428>
  405988:	cmp	x22, x23
  40598c:	b.ls	4059c0 <ferror@plt+0x4420>  // b.plast
  405990:	umulh	x8, x21, x24
  405994:	cmp	xzr, x8
  405998:	b.ne	405974 <ferror@plt+0x43d4>  // b.any
  40599c:	ldr	x8, [x19]
  4059a0:	sub	x22, x22, #0x1
  4059a4:	mul	x9, x21, x24
  4059a8:	ldrsw	x8, [x8, x22, lsl #2]
  4059ac:	adds	x21, x9, x8
  4059b0:	b.cs	405974 <ferror@plt+0x43d4>  // b.hs, b.nlast
  4059b4:	mov	w8, #0x1                   	// #1
  4059b8:	tbnz	w8, #0, 405988 <ferror@plt+0x43e8>
  4059bc:	b	4059c8 <ferror@plt+0x4428>
  4059c0:	mov	w0, wzr
  4059c4:	str	x21, [x20]
  4059c8:	ldp	x20, x19, [sp, #48]
  4059cc:	ldp	x22, x21, [sp, #32]
  4059d0:	ldp	x24, x23, [sp, #16]
  4059d4:	ldp	x29, x30, [sp], #64
  4059d8:	ret
  4059dc:	stp	x29, x30, [sp, #-48]!
  4059e0:	stp	x22, x21, [sp, #16]
  4059e4:	stp	x20, x19, [sp, #32]
  4059e8:	ldr	x21, [x0, #8]
  4059ec:	mov	x29, sp
  4059f0:	mov	x19, x1
  4059f4:	bl	404408 <ferror@plt+0x2e68>
  4059f8:	ldr	x22, [x19, #8]
  4059fc:	mov	x20, x0
  405a00:	mov	x0, x19
  405a04:	bl	404408 <ferror@plt+0x2e68>
  405a08:	cmp	x21, x22
  405a0c:	csel	x8, x21, x22, hi  // hi = pmore
  405a10:	cmp	x20, x0
  405a14:	csel	x1, x20, x0, hi  // hi = pmore
  405a18:	mov	x0, x8
  405a1c:	bl	402898 <ferror@plt+0x12f8>
  405a20:	mov	w1, #0x1                   	// #1
  405a24:	bl	402898 <ferror@plt+0x12f8>
  405a28:	ldp	x20, x19, [sp, #32]
  405a2c:	ldp	x22, x21, [sp, #16]
  405a30:	ldp	x29, x30, [sp], #48
  405a34:	ret
  405a38:	stp	x29, x30, [sp, #-48]!
  405a3c:	stp	x22, x21, [sp, #16]
  405a40:	stp	x20, x19, [sp, #32]
  405a44:	mov	x19, x1
  405a48:	mov	x20, x0
  405a4c:	ldr	x0, [x0, #8]
  405a50:	ldr	x1, [x1, #8]
  405a54:	mov	x29, sp
  405a58:	mov	x21, x2
  405a5c:	bl	402898 <ferror@plt+0x12f8>
  405a60:	mov	x22, x0
  405a64:	mov	w1, #0x8                   	// #8
  405a68:	mov	x0, x21
  405a6c:	bl	402898 <ferror@plt+0x12f8>
  405a70:	mov	x8, #0xe38f                	// #58255
  405a74:	movk	x8, #0x8e38, lsl #16
  405a78:	movk	x8, #0x38e3, lsl #32
  405a7c:	movk	x8, #0xe38e, lsl #48
  405a80:	umulh	x8, x0, x8
  405a84:	lsr	x8, x8, #3
  405a88:	cmp	x8, x22
  405a8c:	csel	x0, x8, x22, hi  // hi = pmore
  405a90:	mov	w1, #0x1                   	// #1
  405a94:	bl	402898 <ferror@plt+0x12f8>
  405a98:	mov	x21, x0
  405a9c:	mov	x0, x20
  405aa0:	bl	404408 <ferror@plt+0x2e68>
  405aa4:	mov	x20, x0
  405aa8:	mov	x0, x19
  405aac:	bl	404408 <ferror@plt+0x2e68>
  405ab0:	mov	x1, x0
  405ab4:	mov	x0, x20
  405ab8:	bl	402898 <ferror@plt+0x12f8>
  405abc:	mov	x1, x21
  405ac0:	bl	402898 <ferror@plt+0x12f8>
  405ac4:	ldp	x20, x19, [sp, #32]
  405ac8:	ldp	x22, x21, [sp, #16]
  405acc:	ldp	x29, x30, [sp], #48
  405ad0:	ret
  405ad4:	stp	x29, x30, [sp, #-16]!
  405ad8:	ldr	x0, [x0, #24]
  405adc:	ldr	x1, [x1, #24]
  405ae0:	mov	x29, sp
  405ae4:	bl	402898 <ferror@plt+0x12f8>
  405ae8:	mov	w1, #0x1                   	// #1
  405aec:	bl	402898 <ferror@plt+0x12f8>
  405af0:	ldp	x29, x30, [sp], #16
  405af4:	ret
  405af8:	ldr	x8, [x0, #24]
  405afc:	ldr	x9, [x1, #24]
  405b00:	ldr	x10, [x0, #8]
  405b04:	ldr	x11, [x1, #8]
  405b08:	add	x8, x9, x8
  405b0c:	sub	x8, x8, x10
  405b10:	sub	x0, x8, x11
  405b14:	ret
  405b18:	stp	x29, x30, [sp, #-48]!
  405b1c:	str	x21, [sp, #16]
  405b20:	stp	x20, x19, [sp, #32]
  405b24:	mov	x29, sp
  405b28:	mov	x19, x2
  405b2c:	mov	x20, x1
  405b30:	mov	x21, x0
  405b34:	bl	4059dc <ferror@plt+0x443c>
  405b38:	adrp	x4, 405000 <ferror@plt+0x3a60>
  405b3c:	mov	x5, x0
  405b40:	add	x4, x4, #0xc40
  405b44:	mov	x0, x21
  405b48:	mov	x1, x20
  405b4c:	mov	x2, x19
  405b50:	mov	x3, xzr
  405b54:	bl	405b68 <ferror@plt+0x45c8>
  405b58:	ldp	x20, x19, [sp, #32]
  405b5c:	ldr	x21, [sp, #16]
  405b60:	ldp	x29, x30, [sp], #48
  405b64:	ret
  405b68:	sub	sp, sp, #0x70
  405b6c:	stp	x22, x21, [sp, #80]
  405b70:	stp	x20, x19, [sp, #96]
  405b74:	mov	x19, x4
  405b78:	mov	x20, x3
  405b7c:	mov	x21, x2
  405b80:	cmp	x2, x0
  405b84:	stp	x29, x30, [sp, #48]
  405b88:	stp	x24, x23, [sp, #64]
  405b8c:	add	x29, sp, #0x30
  405b90:	b.eq	405ba0 <ferror@plt+0x4600>  // b.none
  405b94:	mov	w24, wzr
  405b98:	mov	x22, x0
  405b9c:	b	405bb8 <ferror@plt+0x4618>
  405ba0:	ldp	q1, q0, [x21, #16]
  405ba4:	ldr	q2, [x21]
  405ba8:	mov	w24, #0x1                   	// #1
  405bac:	mov	x22, sp
  405bb0:	stp	q1, q0, [sp, #16]
  405bb4:	str	q2, [sp]
  405bb8:	cmp	x21, x1
  405bbc:	mov	x8, sp
  405bc0:	csel	x23, x1, x8, ne  // ne = any
  405bc4:	b.ne	405be8 <ferror@plt+0x4648>  // b.any
  405bc8:	cmp	x21, x0
  405bcc:	b.eq	405be8 <ferror@plt+0x4648>  // b.none
  405bd0:	ldp	q1, q0, [x21, #16]
  405bd4:	ldr	q2, [x21]
  405bd8:	mov	w24, #0x1                   	// #1
  405bdc:	mov	x23, sp
  405be0:	stp	q1, q0, [sp, #16]
  405be4:	str	q2, [sp]
  405be8:	mov	x0, x21
  405bec:	mov	x1, x5
  405bf0:	cbz	w24, 405bfc <ferror@plt+0x465c>
  405bf4:	bl	404ad0 <ferror@plt+0x3530>
  405bf8:	b	405c00 <ferror@plt+0x4660>
  405bfc:	bl	404b88 <ferror@plt+0x35e8>
  405c00:	mov	x0, x22
  405c04:	mov	x1, x23
  405c08:	mov	x2, x21
  405c0c:	mov	x3, x20
  405c10:	blr	x19
  405c14:	mov	w19, w0
  405c18:	cbz	w24, 405c24 <ferror@plt+0x4684>
  405c1c:	mov	x0, sp
  405c20:	bl	404b10 <ferror@plt+0x3570>
  405c24:	mov	w0, w19
  405c28:	ldp	x20, x19, [sp, #96]
  405c2c:	ldp	x22, x21, [sp, #80]
  405c30:	ldp	x24, x23, [sp, #64]
  405c34:	ldp	x29, x30, [sp, #48]
  405c38:	add	sp, sp, #0x70
  405c3c:	ret
  405c40:	sub	sp, sp, #0xa0
  405c44:	stp	x29, x30, [sp, #64]
  405c48:	stp	x28, x27, [sp, #80]
  405c4c:	stp	x26, x25, [sp, #96]
  405c50:	stp	x24, x23, [sp, #112]
  405c54:	stp	x22, x21, [sp, #128]
  405c58:	stp	x20, x19, [sp, #144]
  405c5c:	ldr	x22, [x1, #24]
  405c60:	mov	x21, x2
  405c64:	mov	x25, x0
  405c68:	add	x29, sp, #0x40
  405c6c:	cbz	x22, 405d10 <ferror@plt+0x4770>
  405c70:	ldr	x23, [x25, #24]
  405c74:	mov	x24, x3
  405c78:	mov	x20, x1
  405c7c:	cbz	x23, 405d24 <ferror@plt+0x4784>
  405c80:	ldrb	w8, [x20, #40]
  405c84:	ldrb	w19, [x25, #40]
  405c88:	mov	x0, x25
  405c8c:	cmp	x8, x24
  405c90:	cset	w26, ne  // ne = any
  405c94:	bl	404408 <ferror@plt+0x2e68>
  405c98:	mov	x24, x0
  405c9c:	mov	x0, x20
  405ca0:	bl	404408 <ferror@plt+0x2e68>
  405ca4:	ldr	x8, [x25, #8]
  405ca8:	ldr	x9, [x20, #8]
  405cac:	cmp	x24, x0
  405cb0:	csel	x10, x24, x0, hi  // hi = pmore
  405cb4:	stp	w19, w26, [x29, #-24]
  405cb8:	cmp	x8, x9
  405cbc:	csel	x11, x8, x9, cc  // cc = lo, ul, last
  405cc0:	csel	x12, x8, x9, hi  // hi = pmore
  405cc4:	cmp	w19, w26
  405cc8:	sub	x11, x12, x11
  405ccc:	add	x10, x12, x10
  405cd0:	stur	x11, [x29, #-16]
  405cd4:	str	x12, [sp, #8]
  405cd8:	b.eq	405d48 <ferror@plt+0x47a8>  // b.none
  405cdc:	cmp	x24, x0
  405ce0:	str	x10, [sp, #32]
  405ce4:	b.ne	405d58 <ferror@plt+0x47b8>  // b.any
  405ce8:	ldr	x0, [x25]
  405cec:	cmp	x8, x9
  405cf0:	b.ls	405d60 <ferror@plt+0x47c0>  // b.plast
  405cf4:	ldr	x1, [x20]
  405cf8:	add	x0, x0, x11, lsl #2
  405cfc:	mov	x2, x22
  405d00:	bl	404424 <ferror@plt+0x2e84>
  405d04:	ldur	x11, [x29, #-16]
  405d08:	lsr	x27, x0, #63
  405d0c:	b	405d7c <ferror@plt+0x47dc>
  405d10:	mov	x0, x21
  405d14:	mov	x1, x25
  405d18:	bl	404b28 <ferror@plt+0x3588>
  405d1c:	mov	w0, wzr
  405d20:	b	406198 <ferror@plt+0x4bf8>
  405d24:	mov	x0, x21
  405d28:	mov	x1, x20
  405d2c:	bl	404b28 <ferror@plt+0x3588>
  405d30:	ldrb	w8, [x20, #40]
  405d34:	mov	w0, wzr
  405d38:	cmp	x8, x24
  405d3c:	cset	w8, ne  // ne = any
  405d40:	strb	w8, [x21, #40]
  405d44:	b	406198 <ferror@plt+0x4bf8>
  405d48:	mov	w27, wzr
  405d4c:	add	x10, x10, #0x1
  405d50:	str	x10, [sp, #32]
  405d54:	b	405d7c <ferror@plt+0x47dc>
  405d58:	cset	w27, cc  // cc = lo, ul, last
  405d5c:	b	405d7c <ferror@plt+0x47dc>
  405d60:	ldr	x8, [x20]
  405d64:	mov	x2, x23
  405d68:	add	x1, x8, x11, lsl #2
  405d6c:	bl	404424 <ferror@plt+0x2e84>
  405d70:	ldur	x11, [x29, #-16]
  405d74:	cmp	x0, #0x1
  405d78:	cset	w27, lt  // lt = tstop
  405d7c:	cmp	w27, #0x0
  405d80:	csel	x8, x25, x20, ne  // ne = any
  405d84:	csel	x9, x20, x25, ne  // ne = any
  405d88:	ldr	x26, [x8, #24]
  405d8c:	ldr	x19, [x9, #24]
  405d90:	ldr	x24, [x9]
  405d94:	ldr	x23, [x8]
  405d98:	ldr	x22, [x21]
  405d9c:	adrp	x28, 428000 <ferror@plt+0x26a60>
  405da0:	stp	x21, x25, [sp, #16]
  405da4:	sturb	wzr, [x29, #-4]
  405da8:	str	x27, [sp]
  405dac:	cbz	x11, 405df4 <ferror@plt+0x4854>
  405db0:	ldr	x8, [x25, #8]
  405db4:	ldr	x9, [x20, #8]
  405db8:	cmp	x8, x9
  405dbc:	cset	w8, hi  // hi = pmore
  405dc0:	eor	w8, w27, w8
  405dc4:	cmp	w8, #0x1
  405dc8:	b.ne	405dfc <ferror@plt+0x485c>  // b.any
  405dcc:	lsl	x25, x11, #2
  405dd0:	mov	x0, x22
  405dd4:	mov	x1, x24
  405dd8:	mov	x2, x25
  405ddc:	bl	401250 <memcpy@plt>
  405de0:	ldur	x11, [x29, #-16]
  405de4:	ldur	w21, [x29, #-24]
  405de8:	add	x24, x24, x25
  405dec:	sub	x19, x19, x11
  405df0:	b	405e94 <ferror@plt+0x48f4>
  405df4:	ldur	w21, [x29, #-24]
  405df8:	b	405e98 <ferror@plt+0x48f8>
  405dfc:	ldp	w21, w8, [x29, #-24]
  405e00:	cmp	w21, w8
  405e04:	b.eq	405e78 <ferror@plt+0x48d8>  // b.none
  405e08:	ldr	x9, [x28, #584]
  405e0c:	ldr	w10, [x9, #1128]
  405e10:	ldr	w8, [x9, #1132]
  405e14:	cmp	w10, w8
  405e18:	b.ne	405e60 <ferror@plt+0x48c0>  // b.any
  405e1c:	mov	x25, xzr
  405e20:	lsl	x27, x25, #2
  405e24:	ldr	w1, [x23, x27]
  405e28:	sub	x2, x29, #0x4
  405e2c:	mov	w0, wzr
  405e30:	bl	408070 <ferror@plt+0x6ad0>
  405e34:	str	w0, [x22, x27]
  405e38:	ldr	x9, [x28, #584]
  405e3c:	ldur	x11, [x29, #-16]
  405e40:	add	x25, x25, #0x1
  405e44:	ldr	w10, [x9, #1128]
  405e48:	ldr	w8, [x9, #1132]
  405e4c:	cmp	x25, x11
  405e50:	b.cs	405e5c <ferror@plt+0x48bc>  // b.hs, b.nlast
  405e54:	cmp	w10, w8
  405e58:	b.eq	405e20 <ferror@plt+0x4880>  // b.none
  405e5c:	ldur	w21, [x29, #-24]
  405e60:	add	x9, x9, #0x468
  405e64:	ldr	w9, [x9]
  405e68:	cmp	w9, w8
  405e6c:	b.eq	405e8c <ferror@plt+0x48ec>  // b.none
  405e70:	mov	w0, #0x8                   	// #8
  405e74:	b	406198 <ferror@plt+0x4bf8>
  405e78:	lsl	x2, x11, #2
  405e7c:	mov	x0, x22
  405e80:	mov	x1, x23
  405e84:	bl	401250 <memcpy@plt>
  405e88:	ldur	x11, [x29, #-16]
  405e8c:	add	x23, x23, x11, lsl #2
  405e90:	sub	x26, x26, x11
  405e94:	add	x22, x22, x11, lsl #2
  405e98:	ldr	x8, [x28, #584]
  405e9c:	cmp	x19, x26
  405ea0:	csel	x27, x19, x26, cc  // cc = lo, ul, last
  405ea4:	mov	x25, xzr
  405ea8:	ldr	w9, [x8, #1128]
  405eac:	ldr	w8, [x8, #1132]
  405eb0:	ldur	w10, [x29, #-20]
  405eb4:	cmp	w9, w8
  405eb8:	cset	w8, eq  // eq = none
  405ebc:	cmp	x27, #0x0
  405ec0:	cset	w9, ne  // ne = any
  405ec4:	cmp	w21, w10
  405ec8:	and	w8, w9, w8
  405ecc:	b.eq	405f68 <ferror@plt+0x49c8>  // b.none
  405ed0:	cbz	w8, 405f0c <ferror@plt+0x496c>
  405ed4:	lsl	x21, x25, #2
  405ed8:	ldr	w0, [x24, x21]
  405edc:	ldr	w1, [x23, x21]
  405ee0:	sub	x2, x29, #0x4
  405ee4:	bl	408070 <ferror@plt+0x6ad0>
  405ee8:	str	w0, [x22, x21]
  405eec:	ldr	x8, [x28, #584]
  405ef0:	add	x25, x25, #0x1
  405ef4:	cmp	x25, x27
  405ef8:	ldr	w9, [x8, #1128]
  405efc:	b.cs	405f0c <ferror@plt+0x496c>  // b.hs, b.nlast
  405f00:	ldr	w8, [x8, #1132]
  405f04:	cmp	w9, w8
  405f08:	b.eq	405ed4 <ferror@plt+0x4934>  // b.none
  405f0c:	ldr	x8, [x28, #584]
  405f10:	cmp	x25, x19
  405f14:	ldr	w9, [x8, #1128]
  405f18:	b.cs	406000 <ferror@plt+0x4a60>  // b.hs, b.nlast
  405f1c:	ldr	w8, [x8, #1132]
  405f20:	cmp	w9, w8
  405f24:	b.ne	406000 <ferror@plt+0x4a60>  // b.any
  405f28:	ldr	x27, [sp, #24]
  405f2c:	lsl	x21, x25, #2
  405f30:	ldr	w0, [x24, x21]
  405f34:	sub	x2, x29, #0x4
  405f38:	mov	w1, wzr
  405f3c:	bl	408070 <ferror@plt+0x6ad0>
  405f40:	str	w0, [x22, x21]
  405f44:	ldr	x8, [x28, #584]
  405f48:	add	x25, x25, #0x1
  405f4c:	cmp	x25, x19
  405f50:	ldr	w9, [x8, #1128]
  405f54:	b.cs	406004 <ferror@plt+0x4a64>  // b.hs, b.nlast
  405f58:	ldr	w8, [x8, #1132]
  405f5c:	cmp	w9, w8
  405f60:	b.eq	405f2c <ferror@plt+0x498c>  // b.none
  405f64:	b	406004 <ferror@plt+0x4a64>
  405f68:	cbz	w8, 405fa4 <ferror@plt+0x4a04>
  405f6c:	lsl	x21, x25, #2
  405f70:	ldr	w0, [x24, x21]
  405f74:	ldr	w1, [x23, x21]
  405f78:	sub	x2, x29, #0x4
  405f7c:	bl	40809c <ferror@plt+0x6afc>
  405f80:	str	w0, [x22, x21]
  405f84:	ldr	x8, [x28, #584]
  405f88:	add	x25, x25, #0x1
  405f8c:	cmp	x25, x27
  405f90:	ldr	w9, [x8, #1128]
  405f94:	b.cs	405fa4 <ferror@plt+0x4a04>  // b.hs, b.nlast
  405f98:	ldr	w8, [x8, #1132]
  405f9c:	cmp	w9, w8
  405fa0:	b.eq	405f6c <ferror@plt+0x49cc>  // b.none
  405fa4:	ldr	x8, [x28, #584]
  405fa8:	cmp	x25, x19
  405fac:	ldr	w9, [x8, #1128]
  405fb0:	b.cs	4060a0 <ferror@plt+0x4b00>  // b.hs, b.nlast
  405fb4:	ldr	w8, [x8, #1132]
  405fb8:	cmp	w9, w8
  405fbc:	b.ne	4060a0 <ferror@plt+0x4b00>  // b.any
  405fc0:	ldr	x27, [sp, #24]
  405fc4:	lsl	x21, x25, #2
  405fc8:	ldr	w0, [x24, x21]
  405fcc:	sub	x2, x29, #0x4
  405fd0:	mov	w1, wzr
  405fd4:	bl	40809c <ferror@plt+0x6afc>
  405fd8:	str	w0, [x22, x21]
  405fdc:	ldr	x8, [x28, #584]
  405fe0:	add	x25, x25, #0x1
  405fe4:	cmp	x25, x19
  405fe8:	ldr	w9, [x8, #1128]
  405fec:	b.cs	4060a4 <ferror@plt+0x4b04>  // b.hs, b.nlast
  405ff0:	ldr	w8, [x8, #1132]
  405ff4:	cmp	w9, w8
  405ff8:	b.eq	405fc4 <ferror@plt+0x4a24>  // b.none
  405ffc:	b	4060a4 <ferror@plt+0x4b04>
  406000:	ldr	x27, [sp, #24]
  406004:	ldr	x8, [x28, #584]
  406008:	ldr	w9, [x8, #1128]
  40600c:	cmp	x25, x26
  406010:	b.cs	40604c <ferror@plt+0x4aac>  // b.hs, b.nlast
  406014:	ldr	w8, [x8, #1132]
  406018:	cmp	w9, w8
  40601c:	b.ne	40604c <ferror@plt+0x4aac>  // b.any
  406020:	lsl	x19, x25, #2
  406024:	ldr	w1, [x23, x19]
  406028:	sub	x2, x29, #0x4
  40602c:	mov	w0, wzr
  406030:	bl	408070 <ferror@plt+0x6ad0>
  406034:	str	w0, [x22, x19]
  406038:	ldr	x8, [x28, #584]
  40603c:	add	x25, x25, #0x1
  406040:	ldr	w9, [x8, #1128]
  406044:	cmp	x25, x26
  406048:	b.cc	406014 <ferror@plt+0x4a74>  // b.lo, b.ul, b.last
  40604c:	ldr	x8, [x28, #584]
  406050:	ldr	w9, [x8, #1128]
  406054:	ldr	x21, [sp, #32]
  406058:	ldur	x10, [x29, #-16]
  40605c:	sub	x19, x21, x10
  406060:	cmp	x25, x19
  406064:	b.cs	40613c <ferror@plt+0x4b9c>  // b.hs, b.nlast
  406068:	ldr	w8, [x8, #1132]
  40606c:	cmp	w9, w8
  406070:	b.ne	40613c <ferror@plt+0x4b9c>  // b.any
  406074:	sub	x2, x29, #0x4
  406078:	mov	w0, wzr
  40607c:	mov	w1, wzr
  406080:	bl	408070 <ferror@plt+0x6ad0>
  406084:	str	w0, [x22, x25, lsl #2]
  406088:	ldr	x8, [x28, #584]
  40608c:	add	x25, x25, #0x1
  406090:	ldr	w9, [x8, #1128]
  406094:	cmp	x25, x19
  406098:	b.cc	406068 <ferror@plt+0x4ac8>  // b.lo, b.ul, b.last
  40609c:	b	40613c <ferror@plt+0x4b9c>
  4060a0:	ldr	x27, [sp, #24]
  4060a4:	ldr	x8, [x28, #584]
  4060a8:	ldr	w9, [x8, #1128]
  4060ac:	cmp	x25, x26
  4060b0:	b.cs	4060ec <ferror@plt+0x4b4c>  // b.hs, b.nlast
  4060b4:	ldr	w8, [x8, #1132]
  4060b8:	cmp	w9, w8
  4060bc:	b.ne	4060ec <ferror@plt+0x4b4c>  // b.any
  4060c0:	lsl	x19, x25, #2
  4060c4:	ldr	w1, [x23, x19]
  4060c8:	sub	x2, x29, #0x4
  4060cc:	mov	w0, wzr
  4060d0:	bl	40809c <ferror@plt+0x6afc>
  4060d4:	str	w0, [x22, x19]
  4060d8:	ldr	x8, [x28, #584]
  4060dc:	add	x25, x25, #0x1
  4060e0:	ldr	w9, [x8, #1128]
  4060e4:	cmp	x25, x26
  4060e8:	b.cc	4060b4 <ferror@plt+0x4b14>  // b.lo, b.ul, b.last
  4060ec:	ldr	x8, [x28, #584]
  4060f0:	ldr	w9, [x8, #1128]
  4060f4:	ldr	x21, [sp, #32]
  4060f8:	ldur	x10, [x29, #-16]
  4060fc:	sub	x19, x21, x10
  406100:	cmp	x25, x19
  406104:	b.cs	40613c <ferror@plt+0x4b9c>  // b.hs, b.nlast
  406108:	ldr	w8, [x8, #1132]
  40610c:	cmp	w9, w8
  406110:	b.ne	40613c <ferror@plt+0x4b9c>  // b.any
  406114:	sub	x2, x29, #0x4
  406118:	mov	w0, wzr
  40611c:	mov	w1, wzr
  406120:	bl	40809c <ferror@plt+0x6afc>
  406124:	str	w0, [x22, x25, lsl #2]
  406128:	ldr	x8, [x28, #584]
  40612c:	add	x25, x25, #0x1
  406130:	ldr	w9, [x8, #1128]
  406134:	cmp	x25, x19
  406138:	b.cc	406108 <ferror@plt+0x4b68>  // b.lo, b.ul, b.last
  40613c:	ldr	x8, [x28, #584]
  406140:	ldr	w9, [x8, #1128]
  406144:	ldr	w8, [x8, #1132]
  406148:	cmp	w9, w8
  40614c:	b.ne	406180 <ferror@plt+0x4be0>  // b.any
  406150:	ldp	x9, x0, [sp, #8]
  406154:	ldrb	w8, [x27, #40]
  406158:	str	x9, [x0, #8]
  40615c:	ldr	x9, [sp]
  406160:	eor	w8, w8, w9
  406164:	strb	w8, [x0, #40]
  406168:	ldr	x8, [x27, #16]
  40616c:	ldr	x9, [x20, #16]
  406170:	cmp	x8, x9
  406174:	csel	x8, x8, x9, hi  // hi = pmore
  406178:	stp	x8, x21, [x0, #16]
  40617c:	bl	4045c0 <ferror@plt+0x3020>
  406180:	ldr	x8, [x28, #584]
  406184:	ldr	w9, [x8, #1128]
  406188:	ldr	w8, [x8, #1132]
  40618c:	cmp	w9, w8
  406190:	cset	w8, ne  // ne = any
  406194:	lsl	w0, w8, #3
  406198:	ldp	x20, x19, [sp, #144]
  40619c:	ldp	x22, x21, [sp, #128]
  4061a0:	ldp	x24, x23, [sp, #112]
  4061a4:	ldp	x26, x25, [sp, #96]
  4061a8:	ldp	x28, x27, [sp, #80]
  4061ac:	ldp	x29, x30, [sp, #64]
  4061b0:	add	sp, sp, #0xa0
  4061b4:	ret
  4061b8:	stp	x29, x30, [sp, #-48]!
  4061bc:	str	x21, [sp, #16]
  4061c0:	stp	x20, x19, [sp, #32]
  4061c4:	mov	x29, sp
  4061c8:	mov	x19, x2
  4061cc:	mov	x20, x1
  4061d0:	mov	x21, x0
  4061d4:	bl	4059dc <ferror@plt+0x443c>
  4061d8:	adrp	x4, 405000 <ferror@plt+0x3a60>
  4061dc:	mov	x5, x0
  4061e0:	add	x4, x4, #0xc40
  4061e4:	mov	w3, #0x1                   	// #1
  4061e8:	mov	x0, x21
  4061ec:	mov	x1, x20
  4061f0:	mov	x2, x19
  4061f4:	bl	405b68 <ferror@plt+0x45c8>
  4061f8:	ldp	x20, x19, [sp, #32]
  4061fc:	ldr	x21, [sp, #16]
  406200:	ldp	x29, x30, [sp], #48
  406204:	ret
  406208:	stp	x29, x30, [sp, #-48]!
  40620c:	stp	x20, x19, [sp, #32]
  406210:	mov	x20, x2
  406214:	mov	x2, x3
  406218:	stp	x22, x21, [sp, #16]
  40621c:	mov	x29, sp
  406220:	mov	x19, x3
  406224:	mov	x21, x1
  406228:	mov	x22, x0
  40622c:	bl	405a38 <ferror@plt+0x4498>
  406230:	adrp	x4, 406000 <ferror@plt+0x4a60>
  406234:	mov	x5, x0
  406238:	add	x4, x4, #0x260
  40623c:	mov	x0, x22
  406240:	mov	x1, x21
  406244:	mov	x2, x20
  406248:	mov	x3, x19
  40624c:	bl	405b68 <ferror@plt+0x45c8>
  406250:	ldp	x20, x19, [sp, #32]
  406254:	ldp	x22, x21, [sp, #16]
  406258:	ldp	x29, x30, [sp], #48
  40625c:	ret
  406260:	sub	sp, sp, #0xc0
  406264:	stp	x22, x21, [sp, #160]
  406268:	mov	x21, x0
  40626c:	mov	x0, x2
  406270:	stp	x29, x30, [sp, #96]
  406274:	str	x27, [sp, #112]
  406278:	stp	x26, x25, [sp, #128]
  40627c:	stp	x24, x23, [sp, #144]
  406280:	stp	x20, x19, [sp, #176]
  406284:	add	x29, sp, #0x60
  406288:	mov	x22, x3
  40628c:	mov	x19, x2
  406290:	mov	x20, x1
  406294:	bl	404258 <ferror@plt+0x2cb8>
  406298:	ldp	x9, x8, [x21, #16]
  40629c:	ldr	x10, [x20, #16]
  4062a0:	cmp	x9, x22
  4062a4:	add	x11, x10, x9
  4062a8:	csel	x9, x22, x9, cc  // cc = lo, ul, last
  4062ac:	cmp	x9, x10
  4062b0:	csel	x9, x9, x10, hi  // hi = pmore
  4062b4:	cmp	x11, x9
  4062b8:	csel	x22, x11, x9, cc  // cc = lo, ul, last
  4062bc:	cmp	x8, #0x1
  4062c0:	b.eq	4062d0 <ferror@plt+0x4d30>  // b.none
  4062c4:	ldr	x9, [x20, #24]
  4062c8:	cmp	x9, #0x1
  4062cc:	b.ne	4062e0 <ferror@plt+0x4d40>  // b.any
  4062d0:	ldr	x9, [x21, #8]
  4062d4:	cbnz	x9, 4062e0 <ferror@plt+0x4d40>
  4062d8:	ldr	x9, [x20, #8]
  4062dc:	cbz	x9, 406440 <ferror@plt+0x4ea0>
  4062e0:	ldr	x9, [x21, #8]
  4062e4:	add	x0, sp, #0x30
  4062e8:	add	x1, x9, x8
  4062ec:	bl	404ad0 <ferror@plt+0x3530>
  4062f0:	ldr	x8, [x20, #24]
  4062f4:	ldr	x9, [x20, #8]
  4062f8:	mov	x0, sp
  4062fc:	add	x1, x9, x8
  406300:	bl	404ad0 <ferror@plt+0x3530>
  406304:	add	x0, sp, #0x30
  406308:	mov	x1, x21
  40630c:	bl	404b28 <ferror@plt+0x3588>
  406310:	mov	x0, sp
  406314:	mov	x1, x20
  406318:	bl	404b28 <ferror@plt+0x3588>
  40631c:	ldr	x8, [sp, #56]
  406320:	add	x0, sp, #0x30
  406324:	strb	wzr, [sp, #40]
  406328:	strb	wzr, [sp, #88]
  40632c:	add	x26, x8, x8, lsl #3
  406330:	mov	x1, x26
  406334:	bl	407214 <ferror@plt+0x5c74>
  406338:	cbz	w0, 40634c <ferror@plt+0x4dac>
  40633c:	mov	w25, w0
  406340:	mov	x23, xzr
  406344:	mov	x24, xzr
  406348:	b	4063f4 <ferror@plt+0x4e54>
  40634c:	add	x0, sp, #0x30
  406350:	bl	4045c0 <ferror@plt+0x3020>
  406354:	add	x0, sp, #0x30
  406358:	bl	4080d0 <ferror@plt+0x6b30>
  40635c:	ldr	x8, [sp, #8]
  406360:	mov	x23, x0
  406364:	mov	x0, sp
  406368:	add	x27, x8, x8, lsl #3
  40636c:	mov	x1, x27
  406370:	bl	407214 <ferror@plt+0x5c74>
  406374:	cbz	w0, 406384 <ferror@plt+0x4de4>
  406378:	mov	w25, w0
  40637c:	mov	x24, xzr
  406380:	b	4063f4 <ferror@plt+0x4e54>
  406384:	mov	x0, sp
  406388:	bl	4080d0 <ferror@plt+0x6b30>
  40638c:	mov	x24, x0
  406390:	mov	x0, sp
  406394:	bl	4045c0 <ferror@plt+0x3020>
  406398:	add	x0, sp, #0x30
  40639c:	mov	x1, sp
  4063a0:	mov	x2, x19
  4063a4:	bl	408128 <ferror@plt+0x6b88>
  4063a8:	cbnz	w0, 4063f0 <ferror@plt+0x4e50>
  4063ac:	mov	x0, x23
  4063b0:	mov	x1, x24
  4063b4:	bl	402898 <ferror@plt+0x12f8>
  4063b8:	ldr	x8, [x19, #24]
  4063bc:	mov	x1, x0
  4063c0:	mov	x0, x8
  4063c4:	bl	402898 <ferror@plt+0x12f8>
  4063c8:	mov	x25, x0
  4063cc:	mov	x0, x19
  4063d0:	mov	x1, x25
  4063d4:	bl	404b88 <ferror@plt+0x35e8>
  4063d8:	ldr	x8, [x19, #24]
  4063dc:	mov	x0, x19
  4063e0:	sub	x8, x25, x8
  4063e4:	add	x1, x8, x8, lsl #3
  4063e8:	bl	407214 <ferror@plt+0x5c74>
  4063ec:	cbz	w0, 406480 <ferror@plt+0x4ee0>
  4063f0:	mov	w25, w0
  4063f4:	mov	x0, sp
  4063f8:	mov	x1, x24
  4063fc:	bl	4085d0 <ferror@plt+0x7030>
  406400:	mov	x0, sp
  406404:	bl	404b10 <ferror@plt+0x3570>
  406408:	add	x0, sp, #0x30
  40640c:	mov	x1, x23
  406410:	bl	4085d0 <ferror@plt+0x7030>
  406414:	add	x0, sp, #0x30
  406418:	bl	404b10 <ferror@plt+0x3570>
  40641c:	mov	w0, w25
  406420:	ldp	x20, x19, [sp, #176]
  406424:	ldp	x22, x21, [sp, #160]
  406428:	ldp	x24, x23, [sp, #144]
  40642c:	ldp	x26, x25, [sp, #128]
  406430:	ldr	x27, [sp, #112]
  406434:	ldp	x29, x30, [sp, #96]
  406438:	add	sp, sp, #0xc0
  40643c:	ret
  406440:	cmp	x8, #0x1
  406444:	csel	x8, x21, x20, eq  // eq = none
  406448:	ldr	x8, [x8]
  40644c:	csel	x0, x20, x21, eq  // eq = none
  406450:	mov	x2, x19
  406454:	ldrsw	x1, [x8]
  406458:	bl	407ae4 <ferror@plt+0x6544>
  40645c:	mov	w25, w0
  406460:	cbnz	w0, 40641c <ferror@plt+0x4e7c>
  406464:	ldr	x8, [x19, #24]
  406468:	cbz	x8, 40641c <ferror@plt+0x4e7c>
  40646c:	ldrb	w8, [x21, #40]
  406470:	ldrb	w9, [x20, #40]
  406474:	eor	w8, w9, w8
  406478:	strb	w8, [x19, #40]
  40647c:	b	40641c <ferror@plt+0x4e7c>
  406480:	add	x1, x27, x26
  406484:	mov	x0, x19
  406488:	bl	407dac <ferror@plt+0x680c>
  40648c:	mov	w25, w0
  406490:	cbnz	w0, 4063f4 <ferror@plt+0x4e54>
  406494:	ldrb	w2, [x21, #40]
  406498:	ldrb	w3, [x20, #40]
  40649c:	mov	x0, x19
  4064a0:	mov	x1, x22
  4064a4:	bl	408560 <ferror@plt+0x6fc0>
  4064a8:	b	4063f4 <ferror@plt+0x4e54>
  4064ac:	stp	x29, x30, [sp, #-48]!
  4064b0:	stp	x20, x19, [sp, #32]
  4064b4:	mov	x20, x2
  4064b8:	mov	x2, x3
  4064bc:	stp	x22, x21, [sp, #16]
  4064c0:	mov	x29, sp
  4064c4:	mov	x19, x3
  4064c8:	mov	x21, x1
  4064cc:	mov	x22, x0
  4064d0:	bl	405a38 <ferror@plt+0x4498>
  4064d4:	adrp	x4, 406000 <ferror@plt+0x4a60>
  4064d8:	mov	x5, x0
  4064dc:	add	x4, x4, #0x504
  4064e0:	mov	x0, x22
  4064e4:	mov	x1, x21
  4064e8:	mov	x2, x20
  4064ec:	mov	x3, x19
  4064f0:	bl	405b68 <ferror@plt+0x45c8>
  4064f4:	ldp	x20, x19, [sp, #32]
  4064f8:	ldp	x22, x21, [sp, #16]
  4064fc:	ldp	x29, x30, [sp], #48
  406500:	ret
  406504:	sub	sp, sp, #0xa0
  406508:	stp	x29, x30, [sp, #96]
  40650c:	stp	x22, x21, [sp, #128]
  406510:	stp	x20, x19, [sp, #144]
  406514:	ldr	x8, [x1, #24]
  406518:	str	x23, [sp, #112]
  40651c:	add	x29, sp, #0x60
  406520:	cbz	x8, 406584 <ferror@plt+0x4fe4>
  406524:	ldr	x9, [x0, #24]
  406528:	mov	x21, x3
  40652c:	mov	x19, x2
  406530:	mov	x22, x0
  406534:	cbz	x9, 406748 <ferror@plt+0x51a8>
  406538:	mov	x20, x1
  40653c:	cmp	x8, #0x1
  406540:	b.ne	406598 <ferror@plt+0x4ff8>  // b.any
  406544:	ldr	x9, [x20, #8]
  406548:	cbnz	x9, 406598 <ferror@plt+0x4ff8>
  40654c:	ldr	x9, [x20]
  406550:	ldr	w9, [x9]
  406554:	cmp	w9, #0x1
  406558:	b.ne	406598 <ferror@plt+0x4ff8>  // b.any
  40655c:	mov	x0, x19
  406560:	mov	x1, x22
  406564:	bl	404b28 <ferror@plt+0x3588>
  406568:	ldrb	w2, [x22, #40]
  40656c:	ldrb	w3, [x20, #40]
  406570:	mov	x0, x19
  406574:	mov	x1, x21
  406578:	bl	408560 <ferror@plt+0x6fc0>
  40657c:	mov	w23, wzr
  406580:	b	406770 <ferror@plt+0x51d0>
  406584:	mov	w0, #0x3                   	// #3
  406588:	mov	x1, xzr
  40658c:	bl	402628 <ferror@plt+0x1088>
  406590:	mov	w23, w0
  406594:	b	406770 <ferror@plt+0x51d0>
  406598:	ldr	x9, [x22, #8]
  40659c:	cbnz	x9, 4065a8 <ferror@plt+0x5008>
  4065a0:	ldr	x9, [x20, #8]
  4065a4:	cbz	x9, 40678c <ferror@plt+0x51ec>
  4065a8:	mov	x0, x22
  4065ac:	mov	x1, x20
  4065b0:	mov	x2, x21
  4065b4:	bl	405a38 <ferror@plt+0x4498>
  4065b8:	mov	x1, x0
  4065bc:	add	x0, sp, #0x30
  4065c0:	bl	404ad0 <ferror@plt+0x3530>
  4065c4:	add	x0, sp, #0x30
  4065c8:	mov	x1, x22
  4065cc:	bl	404b28 <ferror@plt+0x3588>
  4065d0:	mov	x0, sp
  4065d4:	mov	x1, x20
  4065d8:	bl	404bd0 <ferror@plt+0x3630>
  4065dc:	ldr	x23, [x20, #24]
  4065e0:	ldr	x8, [sp, #72]
  4065e4:	cmp	x23, x8
  4065e8:	b.ls	406618 <ferror@plt+0x5078>  // b.plast
  4065ec:	mov	w1, #0x2                   	// #2
  4065f0:	mov	x0, x23
  4065f4:	bl	402898 <ferror@plt+0x12f8>
  4065f8:	mov	x1, x0
  4065fc:	add	x0, sp, #0x30
  406600:	bl	404b88 <ferror@plt+0x35e8>
  406604:	ldr	x8, [sp, #72]
  406608:	add	x0, sp, #0x30
  40660c:	sub	x8, x23, x8
  406610:	add	x1, x8, x8, lsl #3
  406614:	bl	40714c <ferror@plt+0x5bac>
  406618:	ldr	x8, [sp, #56]
  40661c:	add	x0, sp, #0x30
  406620:	add	x8, x8, x8, lsl #3
  406624:	str	x8, [sp, #64]
  406628:	ldr	x1, [x20, #16]
  40662c:	bl	40714c <ferror@plt+0x5bac>
  406630:	ldr	x0, [x20, #16]
  406634:	mov	w1, #0x8                   	// #8
  406638:	bl	402898 <ferror@plt+0x12f8>
  40663c:	mov	x9, #0xe38f                	// #58255
  406640:	ldr	x8, [sp, #56]
  406644:	movk	x9, #0x8e38, lsl #16
  406648:	movk	x9, #0x38e3, lsl #32
  40664c:	movk	x9, #0xe38e, lsl #48
  406650:	umulh	x9, x0, x9
  406654:	sub	x8, x8, x9, lsr #3
  406658:	str	x8, [sp, #56]
  40665c:	add	x8, x8, x8, lsl #3
  406660:	cmp	x8, x21
  406664:	str	x8, [sp, #64]
  406668:	b.cs	406684 <ferror@plt+0x50e4>  // b.hs, b.nlast
  40666c:	add	x0, sp, #0x30
  406670:	mov	x1, x21
  406674:	bl	40714c <ferror@plt+0x5bac>
  406678:	ldr	x8, [sp, #56]
  40667c:	add	x8, x8, x8, lsl #3
  406680:	str	x8, [sp, #64]
  406684:	ldp	x0, x8, [sp, #72]
  406688:	cmp	x8, x0
  40668c:	b.ne	4066a4 <ferror@plt+0x5104>  // b.any
  406690:	mov	w1, #0x1                   	// #1
  406694:	bl	402898 <ferror@plt+0x12f8>
  406698:	mov	x1, x0
  40669c:	add	x0, sp, #0x30
  4066a0:	bl	404b88 <ferror@plt+0x35e8>
  4066a4:	ldr	x8, [sp, #72]
  4066a8:	ldr	x9, [sp, #48]
  4066ac:	add	x10, x8, #0x1
  4066b0:	str	x10, [sp, #72]
  4066b4:	str	wzr, [x9, x8, lsl #2]
  4066b8:	ldr	x8, [sp, #56]
  4066bc:	cmp	x8, x10
  4066c0:	b.ne	4066d0 <ferror@plt+0x5130>  // b.any
  4066c4:	add	x0, sp, #0x30
  4066c8:	bl	404d48 <ferror@plt+0x37a8>
  4066cc:	str	x0, [sp, #72]
  4066d0:	ldr	x8, [sp, #8]
  4066d4:	ldr	x9, [sp, #24]
  4066d8:	mov	x10, sp
  4066dc:	add	x23, x10, #0x8
  4066e0:	cmp	x8, x9
  4066e4:	b.ne	4066f4 <ferror@plt+0x5154>  // b.any
  4066e8:	mov	x0, sp
  4066ec:	bl	404d48 <ferror@plt+0x37a8>
  4066f0:	str	x0, [sp, #24]
  4066f4:	add	x0, sp, #0x30
  4066f8:	mov	x1, sp
  4066fc:	mov	x2, x19
  406700:	mov	x3, x21
  406704:	stp	xzr, xzr, [x23]
  406708:	bl	408a7c <ferror@plt+0x74dc>
  40670c:	mov	w23, w0
  406710:	cbnz	w0, 406760 <ferror@plt+0x51c0>
  406714:	adrp	x8, 428000 <ferror@plt+0x26a60>
  406718:	ldr	x8, [x8, #584]
  40671c:	ldr	w9, [x8, #1128]
  406720:	ldr	w8, [x8, #1132]
  406724:	cmp	w9, w8
  406728:	b.ne	40675c <ferror@plt+0x51bc>  // b.any
  40672c:	ldrb	w2, [x22, #40]
  406730:	ldrb	w3, [x20, #40]
  406734:	mov	x0, x19
  406738:	mov	x1, x21
  40673c:	bl	408560 <ferror@plt+0x6fc0>
  406740:	mov	w23, wzr
  406744:	b	406760 <ferror@plt+0x51c0>
  406748:	mov	x0, x19
  40674c:	mov	x1, x21
  406750:	bl	40713c <ferror@plt+0x5b9c>
  406754:	mov	w23, wzr
  406758:	b	406770 <ferror@plt+0x51d0>
  40675c:	mov	w23, #0x8                   	// #8
  406760:	mov	x0, sp
  406764:	bl	404b10 <ferror@plt+0x3570>
  406768:	add	x0, sp, #0x30
  40676c:	bl	404b10 <ferror@plt+0x3570>
  406770:	mov	w0, w23
  406774:	ldp	x20, x19, [sp, #144]
  406778:	ldp	x22, x21, [sp, #128]
  40677c:	ldr	x23, [sp, #112]
  406780:	ldp	x29, x30, [sp, #96]
  406784:	add	sp, sp, #0xa0
  406788:	ret
  40678c:	cbnz	x21, 4065a8 <ferror@plt+0x5008>
  406790:	cmp	x8, #0x1
  406794:	b.ne	4065a8 <ferror@plt+0x5008>  // b.any
  406798:	ldr	x8, [x20]
  40679c:	add	x3, sp, #0x30
  4067a0:	mov	x0, x22
  4067a4:	mov	x2, x19
  4067a8:	ldrsw	x1, [x8]
  4067ac:	bl	40755c <ferror@plt+0x5fbc>
  4067b0:	ldrb	w2, [x22, #40]
  4067b4:	ldrb	w3, [x20, #40]
  4067b8:	mov	w23, w0
  4067bc:	mov	x0, x19
  4067c0:	mov	x1, xzr
  4067c4:	bl	408560 <ferror@plt+0x6fc0>
  4067c8:	b	406770 <ferror@plt+0x51d0>
  4067cc:	stp	x29, x30, [sp, #-48]!
  4067d0:	stp	x20, x19, [sp, #32]
  4067d4:	mov	x20, x2
  4067d8:	mov	x2, x3
  4067dc:	stp	x22, x21, [sp, #16]
  4067e0:	mov	x29, sp
  4067e4:	mov	x19, x3
  4067e8:	mov	x21, x1
  4067ec:	mov	x22, x0
  4067f0:	bl	405a38 <ferror@plt+0x4498>
  4067f4:	adrp	x4, 406000 <ferror@plt+0x4a60>
  4067f8:	mov	x5, x0
  4067fc:	add	x4, x4, #0x824
  406800:	mov	x0, x22
  406804:	mov	x1, x21
  406808:	mov	x2, x20
  40680c:	mov	x3, x19
  406810:	bl	405b68 <ferror@plt+0x45c8>
  406814:	ldp	x20, x19, [sp, #32]
  406818:	ldp	x22, x21, [sp, #16]
  40681c:	ldp	x29, x30, [sp], #48
  406820:	ret
  406824:	sub	sp, sp, #0x70
  406828:	stp	x29, x30, [sp, #48]
  40682c:	stp	x22, x21, [sp, #80]
  406830:	stp	x20, x19, [sp, #96]
  406834:	mov	x21, x1
  406838:	ldr	x1, [x1, #16]
  40683c:	mov	x22, x0
  406840:	mov	x0, x3
  406844:	str	x23, [sp, #64]
  406848:	add	x29, sp, #0x30
  40684c:	mov	x19, x3
  406850:	mov	x20, x2
  406854:	bl	402898 <ferror@plt+0x12f8>
  406858:	ldr	x8, [x22, #16]
  40685c:	mov	x1, x21
  406860:	cmp	x0, x8
  406864:	csel	x23, x0, x8, hi  // hi = pmore
  406868:	mov	x0, x22
  40686c:	mov	x2, x23
  406870:	bl	405a38 <ferror@plt+0x4498>
  406874:	mov	x1, x0
  406878:	mov	x0, sp
  40687c:	bl	404ad0 <ferror@plt+0x3530>
  406880:	mov	x2, sp
  406884:	mov	x0, x22
  406888:	mov	x1, x21
  40688c:	mov	x3, x20
  406890:	mov	x4, x19
  406894:	mov	x5, x23
  406898:	bl	40761c <ferror@plt+0x607c>
  40689c:	mov	w19, w0
  4068a0:	mov	x0, sp
  4068a4:	bl	404b10 <ferror@plt+0x3570>
  4068a8:	mov	w0, w19
  4068ac:	ldp	x20, x19, [sp, #96]
  4068b0:	ldp	x22, x21, [sp, #80]
  4068b4:	ldr	x23, [sp, #64]
  4068b8:	ldp	x29, x30, [sp, #48]
  4068bc:	add	sp, sp, #0x70
  4068c0:	ret
  4068c4:	stp	x29, x30, [sp, #-48]!
  4068c8:	stp	x22, x21, [sp, #16]
  4068cc:	stp	x20, x19, [sp, #32]
  4068d0:	mov	x29, sp
  4068d4:	mov	x19, x3
  4068d8:	mov	x20, x2
  4068dc:	mov	x21, x1
  4068e0:	mov	x22, x0
  4068e4:	bl	405ad4 <ferror@plt+0x4534>
  4068e8:	adrp	x4, 406000 <ferror@plt+0x4a60>
  4068ec:	mov	x5, x0
  4068f0:	add	x4, x4, #0x918
  4068f4:	mov	x0, x22
  4068f8:	mov	x1, x21
  4068fc:	mov	x2, x20
  406900:	mov	x3, x19
  406904:	bl	405b68 <ferror@plt+0x45c8>
  406908:	ldp	x20, x19, [sp, #32]
  40690c:	ldp	x22, x21, [sp, #16]
  406910:	ldp	x29, x30, [sp], #48
  406914:	ret
  406918:	sub	sp, sp, #0x90
  40691c:	stp	x29, x30, [sp, #48]
  406920:	add	x29, sp, #0x30
  406924:	stp	x26, x25, [sp, #80]
  406928:	stp	x24, x23, [sp, #96]
  40692c:	stp	x22, x21, [sp, #112]
  406930:	stp	x20, x19, [sp, #128]
  406934:	str	xzr, [x29, #24]
  406938:	ldr	x8, [x1, #8]
  40693c:	str	x27, [sp, #64]
  406940:	cbz	x8, 406978 <ferror@plt+0x53d8>
  406944:	mov	w0, #0x1                   	// #1
  406948:	mov	x1, xzr
  40694c:	bl	402628 <ferror@plt+0x1088>
  406950:	mov	w22, w0
  406954:	mov	w0, w22
  406958:	ldp	x20, x19, [sp, #128]
  40695c:	ldp	x22, x21, [sp, #112]
  406960:	ldp	x24, x23, [sp, #96]
  406964:	ldp	x26, x25, [sp, #80]
  406968:	ldr	x27, [sp, #64]
  40696c:	ldp	x29, x30, [sp, #48]
  406970:	add	sp, sp, #0x90
  406974:	ret
  406978:	ldr	x8, [x1, #24]
  40697c:	mov	x19, x2
  406980:	mov	x23, x1
  406984:	cbz	x8, 4069cc <ferror@plt+0x542c>
  406988:	ldr	x9, [x0, #24]
  40698c:	mov	x20, x3
  406990:	mov	x21, x0
  406994:	cbz	x9, 406ab8 <ferror@plt+0x5518>
  406998:	cmp	x8, #0x1
  40699c:	b.ne	4069dc <ferror@plt+0x543c>  // b.any
  4069a0:	ldr	x8, [x23]
  4069a4:	ldr	w8, [x8]
  4069a8:	cmp	w8, #0x1
  4069ac:	b.ne	4069dc <ferror@plt+0x543c>  // b.any
  4069b0:	ldrb	w8, [x23, #40]
  4069b4:	cbz	w8, 406adc <ferror@plt+0x553c>
  4069b8:	mov	x0, x21
  4069bc:	mov	x1, x19
  4069c0:	mov	x2, x20
  4069c4:	bl	408e98 <ferror@plt+0x78f8>
  4069c8:	b	406950 <ferror@plt+0x53b0>
  4069cc:	mov	x0, x19
  4069d0:	bl	404228 <ferror@plt+0x2c88>
  4069d4:	mov	w22, wzr
  4069d8:	b	406954 <ferror@plt+0x53b4>
  4069dc:	ldrb	w25, [x23, #40]
  4069e0:	add	x1, x29, #0x18
  4069e4:	mov	x0, x23
  4069e8:	strb	wzr, [x23, #40]
  4069ec:	bl	405928 <ferror@plt+0x4388>
  4069f0:	mov	w22, w0
  4069f4:	strb	w25, [x23, #40]
  4069f8:	cbnz	w0, 406954 <ferror@plt+0x53b4>
  4069fc:	mov	x0, sp
  406a00:	mov	x1, x21
  406a04:	bl	404bd0 <ferror@plt+0x3630>
  406a08:	cbnz	w25, 406a28 <ferror@plt+0x5488>
  406a0c:	ldr	x8, [x21, #16]
  406a10:	ldr	x9, [x29, #24]
  406a14:	cmp	x8, x20
  406a18:	csel	x10, x20, x8, cc  // cc = lo, ul, last
  406a1c:	mul	x8, x9, x8
  406a20:	cmp	x8, x10
  406a24:	csel	x20, x8, x10, cc  // cc = lo, ul, last
  406a28:	adrp	x24, 428000 <ferror@plt+0x26a60>
  406a2c:	ldr	x9, [x24, #584]
  406a30:	ldr	x21, [x21, #16]
  406a34:	ldr	w10, [x9, #1128]
  406a38:	ldr	w8, [x9, #1132]
  406a3c:	add	x9, x9, #0x468
  406a40:	cmp	w10, w8
  406a44:	b.ne	406af8 <ferror@plt+0x5558>  // b.any
  406a48:	ldr	x26, [x29, #24]
  406a4c:	tbnz	w26, #0, 406af8 <ferror@plt+0x5558>
  406a50:	ldr	x23, [x29, #24]
  406a54:	lsl	x21, x21, #1
  406a58:	mov	x0, sp
  406a5c:	mov	x1, sp
  406a60:	mov	x2, sp
  406a64:	mov	x3, x21
  406a68:	bl	406208 <ferror@plt+0x4c68>
  406a6c:	cbnz	w0, 406aac <ferror@plt+0x550c>
  406a70:	ldr	x9, [x24, #584]
  406a74:	lsr	x23, x26, #1
  406a78:	ldr	w10, [x9, #1128]
  406a7c:	ldr	w8, [x9, #1132]
  406a80:	cmp	w10, w8
  406a84:	b.ne	406af0 <ferror@plt+0x5550>  // b.any
  406a88:	tbnz	w26, #1, 406af0 <ferror@plt+0x5550>
  406a8c:	lsl	x21, x21, #1
  406a90:	mov	x0, sp
  406a94:	mov	x1, sp
  406a98:	mov	x2, sp
  406a9c:	mov	x3, x21
  406aa0:	bl	406208 <ferror@plt+0x4c68>
  406aa4:	mov	x26, x23
  406aa8:	cbz	w0, 406a70 <ferror@plt+0x54d0>
  406aac:	mov	w22, w0
  406ab0:	str	x23, [x29, #24]
  406ab4:	b	406c3c <ferror@plt+0x569c>
  406ab8:	ldrb	w8, [x23, #40]
  406abc:	cbz	w8, 406ac8 <ferror@plt+0x5528>
  406ac0:	mov	w0, #0x3                   	// #3
  406ac4:	b	406948 <ferror@plt+0x53a8>
  406ac8:	mov	x0, x19
  406acc:	mov	x1, x20
  406ad0:	bl	40713c <ferror@plt+0x5b9c>
  406ad4:	mov	w22, wzr
  406ad8:	b	406954 <ferror@plt+0x53b4>
  406adc:	mov	x0, x19
  406ae0:	mov	x1, x21
  406ae4:	bl	404b28 <ferror@plt+0x3588>
  406ae8:	mov	w22, wzr
  406aec:	b	406954 <ferror@plt+0x53b4>
  406af0:	add	x9, x9, #0x468
  406af4:	str	x23, [x29, #24]
  406af8:	ldr	w9, [x9]
  406afc:	cmp	w9, w8
  406b00:	b.ne	406c24 <ferror@plt+0x5684>  // b.any
  406b04:	mov	x1, sp
  406b08:	mov	x0, x19
  406b0c:	bl	404b28 <ferror@plt+0x3588>
  406b10:	ldr	x9, [x24, #584]
  406b14:	ldr	w10, [x9, #1128]
  406b18:	ldr	w8, [x9, #1132]
  406b1c:	add	x9, x9, #0x468
  406b20:	cmp	w10, w8
  406b24:	b.ne	406bb4 <ferror@plt+0x5614>  // b.any
  406b28:	ldr	x27, [x29, #24]
  406b2c:	lsr	x10, x27, #1
  406b30:	cbz	x10, 406b9c <ferror@plt+0x55fc>
  406b34:	mov	x23, x21
  406b38:	lsl	x21, x21, #1
  406b3c:	mov	x0, sp
  406b40:	mov	x1, sp
  406b44:	mov	x2, sp
  406b48:	mov	x3, x21
  406b4c:	mov	x26, x10
  406b50:	bl	406208 <ferror@plt+0x4c68>
  406b54:	cbnz	w0, 406ba4 <ferror@plt+0x5604>
  406b58:	tbz	w27, #1, 406b78 <ferror@plt+0x55d8>
  406b5c:	add	x23, x23, x21
  406b60:	mov	x1, sp
  406b64:	mov	x0, x19
  406b68:	mov	x2, x19
  406b6c:	mov	x3, x23
  406b70:	bl	406208 <ferror@plt+0x4c68>
  406b74:	cbnz	w0, 406ba4 <ferror@plt+0x5604>
  406b78:	ldr	x9, [x24, #584]
  406b7c:	ldr	w10, [x9, #1128]
  406b80:	ldr	w8, [x9, #1132]
  406b84:	add	x9, x9, #0x468
  406b88:	cmp	w10, w8
  406b8c:	b.ne	406bb0 <ferror@plt+0x5610>  // b.any
  406b90:	lsr	x10, x26, #1
  406b94:	mov	x27, x26
  406b98:	cbnz	x10, 406b38 <ferror@plt+0x5598>
  406b9c:	str	x10, [x29, #24]
  406ba0:	b	406bb4 <ferror@plt+0x5614>
  406ba4:	mov	w22, w0
  406ba8:	str	x26, [x29, #24]
  406bac:	b	406c3c <ferror@plt+0x569c>
  406bb0:	str	x26, [x29, #24]
  406bb4:	ldr	w9, [x9]
  406bb8:	cmp	w9, w8
  406bbc:	b.ne	406c24 <ferror@plt+0x5684>  // b.any
  406bc0:	cbz	w25, 406bdc <ferror@plt+0x563c>
  406bc4:	mov	x0, x19
  406bc8:	mov	x1, x19
  406bcc:	mov	x2, x20
  406bd0:	bl	408e98 <ferror@plt+0x78f8>
  406bd4:	mov	w22, w0
  406bd8:	cbnz	w0, 406c3c <ferror@plt+0x569c>
  406bdc:	ldr	x8, [x19, #16]
  406be0:	subs	x1, x8, x20
  406be4:	b.ls	406bf0 <ferror@plt+0x5650>  // b.plast
  406be8:	mov	x0, x19
  406bec:	bl	4044d8 <ferror@plt+0x2f38>
  406bf0:	ldr	x8, [x19, #24]
  406bf4:	cbz	x8, 406c18 <ferror@plt+0x5678>
  406bf8:	mov	x9, xzr
  406bfc:	ldr	x10, [x19]
  406c00:	ldr	w10, [x10, x9, lsl #2]
  406c04:	cbnz	w10, 406c24 <ferror@plt+0x5684>
  406c08:	add	x9, x9, #0x1
  406c0c:	cmp	x8, x9
  406c10:	b.ne	406bfc <ferror@plt+0x565c>  // b.any
  406c14:	cbnz	w10, 406c24 <ferror@plt+0x5684>
  406c18:	mov	x0, x19
  406c1c:	mov	x1, x20
  406c20:	bl	40713c <ferror@plt+0x5b9c>
  406c24:	ldr	x8, [x24, #584]
  406c28:	ldr	w9, [x8, #1128]
  406c2c:	ldr	w8, [x8, #1132]
  406c30:	cmp	w9, w8
  406c34:	cset	w8, ne  // ne = any
  406c38:	lsl	w22, w8, #3
  406c3c:	mov	x0, sp
  406c40:	bl	404b10 <ferror@plt+0x3570>
  406c44:	b	406954 <ferror@plt+0x53b4>
  406c48:	stp	x29, x30, [sp, #-48]!
  406c4c:	stp	x22, x21, [sp, #16]
  406c50:	stp	x20, x19, [sp, #32]
  406c54:	mov	x29, sp
  406c58:	mov	x19, x3
  406c5c:	mov	x20, x2
  406c60:	mov	x21, x1
  406c64:	mov	x22, x0
  406c68:	bl	405af8 <ferror@plt+0x4558>
  406c6c:	adrp	x4, 406000 <ferror@plt+0x4a60>
  406c70:	mov	x5, x0
  406c74:	add	x4, x4, #0xc9c
  406c78:	mov	x0, x22
  406c7c:	mov	x1, x21
  406c80:	mov	x2, x20
  406c84:	mov	x3, x19
  406c88:	bl	405b68 <ferror@plt+0x45c8>
  406c8c:	ldp	x20, x19, [sp, #32]
  406c90:	ldp	x22, x21, [sp, #16]
  406c94:	ldp	x29, x30, [sp], #48
  406c98:	ret
  406c9c:	sub	sp, sp, #0x30
  406ca0:	add	x3, sp, #0x8
  406ca4:	stp	x29, x30, [sp, #16]
  406ca8:	stp	x20, x19, [sp, #32]
  406cac:	add	x29, sp, #0x10
  406cb0:	mov	x19, x2
  406cb4:	str	xzr, [sp, #8]
  406cb8:	bl	408ef8 <ferror@plt+0x7958>
  406cbc:	mov	w20, w0
  406cc0:	cbnz	w0, 406cf0 <ferror@plt+0x5750>
  406cc4:	ldr	x8, [sp, #8]
  406cc8:	ldr	x9, [x19, #16]
  406ccc:	subs	x1, x8, x9
  406cd0:	b.cs	406ce4 <ferror@plt+0x5744>  // b.hs, b.nlast
  406cd4:	sub	x1, x9, x8
  406cd8:	mov	x0, x19
  406cdc:	bl	4044d8 <ferror@plt+0x2f38>
  406ce0:	b	406cf0 <ferror@plt+0x5750>
  406ce4:	b.ls	406cf0 <ferror@plt+0x5750>  // b.plast
  406ce8:	mov	x0, x19
  406cec:	bl	40714c <ferror@plt+0x5bac>
  406cf0:	mov	w0, w20
  406cf4:	ldp	x20, x19, [sp, #32]
  406cf8:	ldp	x29, x30, [sp, #16]
  406cfc:	add	sp, sp, #0x30
  406d00:	ret
  406d04:	stp	x29, x30, [sp, #-48]!
  406d08:	stp	x22, x21, [sp, #16]
  406d0c:	stp	x20, x19, [sp, #32]
  406d10:	mov	x29, sp
  406d14:	mov	x19, x3
  406d18:	mov	x20, x2
  406d1c:	mov	x21, x1
  406d20:	mov	x22, x0
  406d24:	bl	405af8 <ferror@plt+0x4558>
  406d28:	adrp	x4, 406000 <ferror@plt+0x4a60>
  406d2c:	mov	x5, x0
  406d30:	add	x4, x4, #0xd58
  406d34:	mov	x0, x22
  406d38:	mov	x1, x21
  406d3c:	mov	x2, x20
  406d40:	mov	x3, x19
  406d44:	bl	405b68 <ferror@plt+0x45c8>
  406d48:	ldp	x20, x19, [sp, #32]
  406d4c:	ldp	x22, x21, [sp, #16]
  406d50:	ldp	x29, x30, [sp], #48
  406d54:	ret
  406d58:	stp	x29, x30, [sp, #-32]!
  406d5c:	mov	x29, sp
  406d60:	add	x3, x29, #0x18
  406d64:	str	x19, [sp, #16]
  406d68:	mov	x19, x2
  406d6c:	str	xzr, [x29, #24]
  406d70:	bl	408ef8 <ferror@plt+0x7958>
  406d74:	cbnz	w0, 406d84 <ferror@plt+0x57e4>
  406d78:	ldr	x1, [x29, #24]
  406d7c:	mov	x0, x19
  406d80:	bl	407214 <ferror@plt+0x5c74>
  406d84:	ldr	x19, [sp, #16]
  406d88:	ldp	x29, x30, [sp], #32
  406d8c:	ret
  406d90:	stp	x29, x30, [sp, #-48]!
  406d94:	stp	x22, x21, [sp, #16]
  406d98:	stp	x20, x19, [sp, #32]
  406d9c:	mov	x29, sp
  406da0:	mov	x19, x3
  406da4:	mov	x20, x2
  406da8:	mov	x21, x1
  406dac:	mov	x22, x0
  406db0:	bl	405af8 <ferror@plt+0x4558>
  406db4:	adrp	x4, 406000 <ferror@plt+0x4a60>
  406db8:	mov	x5, x0
  406dbc:	add	x4, x4, #0xde4
  406dc0:	mov	x0, x22
  406dc4:	mov	x1, x21
  406dc8:	mov	x2, x20
  406dcc:	mov	x3, x19
  406dd0:	bl	405b68 <ferror@plt+0x45c8>
  406dd4:	ldp	x20, x19, [sp, #32]
  406dd8:	ldp	x22, x21, [sp, #16]
  406ddc:	ldp	x29, x30, [sp], #48
  406de0:	ret
  406de4:	stp	x29, x30, [sp, #-32]!
  406de8:	mov	x29, sp
  406dec:	add	x3, x29, #0x18
  406df0:	str	x19, [sp, #16]
  406df4:	mov	x19, x2
  406df8:	str	xzr, [x29, #24]
  406dfc:	bl	408ef8 <ferror@plt+0x7958>
  406e00:	cbnz	w0, 406e20 <ferror@plt+0x5880>
  406e04:	ldr	x8, [x19, #24]
  406e08:	cbz	x8, 406e1c <ferror@plt+0x587c>
  406e0c:	ldr	x1, [x29, #24]
  406e10:	mov	x0, x19
  406e14:	bl	407dac <ferror@plt+0x680c>
  406e18:	b	406e20 <ferror@plt+0x5880>
  406e1c:	mov	w0, wzr
  406e20:	ldr	x19, [sp, #16]
  406e24:	ldp	x29, x30, [sp], #32
  406e28:	ret
  406e2c:	sub	sp, sp, #0x160
  406e30:	ldrb	w8, [x0, #40]
  406e34:	stp	x29, x30, [sp, #256]
  406e38:	str	x28, [sp, #272]
  406e3c:	stp	x26, x25, [sp, #288]
  406e40:	stp	x24, x23, [sp, #304]
  406e44:	stp	x22, x21, [sp, #320]
  406e48:	stp	x20, x19, [sp, #336]
  406e4c:	add	x29, sp, #0x100
  406e50:	cbz	w8, 406e68 <ferror@plt+0x58c8>
  406e54:	mov	w0, wzr
  406e58:	mov	x1, xzr
  406e5c:	bl	402628 <ferror@plt+0x1088>
  406e60:	mov	w22, w0
  406e64:	b	407118 <ferror@plt+0x5b78>
  406e68:	ldr	x8, [x0, #16]
  406e6c:	mov	x21, x0
  406e70:	mov	x19, x1
  406e74:	cmp	x8, x2
  406e78:	csel	x20, x8, x2, hi  // hi = pmore
  406e7c:	bl	404d94 <ferror@plt+0x37f4>
  406e80:	mov	w1, #0x1                   	// #1
  406e84:	bl	402898 <ferror@plt+0x12f8>
  406e88:	mov	x22, x0
  406e8c:	mov	w1, #0x8                   	// #8
  406e90:	mov	x0, x20
  406e94:	bl	402898 <ferror@plt+0x12f8>
  406e98:	mov	x9, #0xe38f                	// #58255
  406e9c:	movk	x9, #0x8e38, lsl #16
  406ea0:	ldr	x8, [x21, #8]
  406ea4:	movk	x9, #0x38e3, lsl #32
  406ea8:	movk	x9, #0xe38e, lsl #48
  406eac:	umulh	x9, x0, x9
  406eb0:	lsr	x9, x9, #3
  406eb4:	cmp	x9, x8
  406eb8:	csel	x0, x9, x8, hi  // hi = pmore
  406ebc:	lsr	x1, x22, #1
  406ec0:	bl	402898 <ferror@plt+0x12f8>
  406ec4:	mov	w1, #0x1                   	// #1
  406ec8:	bl	402898 <ferror@plt+0x12f8>
  406ecc:	mov	x1, x0
  406ed0:	mov	x0, x19
  406ed4:	bl	404ad0 <ferror@plt+0x3530>
  406ed8:	ldr	x8, [x21, #24]
  406edc:	cmp	x8, #0x1
  406ee0:	b.eq	406efc <ferror@plt+0x595c>  // b.none
  406ee4:	cbnz	x8, 406f30 <ferror@plt+0x5990>
  406ee8:	mov	x0, x19
  406eec:	mov	x1, x20
  406ef0:	bl	40713c <ferror@plt+0x5b9c>
  406ef4:	mov	w22, wzr
  406ef8:	b	407118 <ferror@plt+0x5b78>
  406efc:	ldr	x8, [x21, #8]
  406f00:	cbnz	x8, 406f30 <ferror@plt+0x5990>
  406f04:	ldr	x8, [x21]
  406f08:	ldr	w8, [x8]
  406f0c:	cmp	w8, #0x1
  406f10:	b.ne	406f30 <ferror@plt+0x5990>  // b.any
  406f14:	mov	x0, x19
  406f18:	bl	404228 <ferror@plt+0x2c88>
  406f1c:	mov	x0, x19
  406f20:	mov	x1, x20
  406f24:	bl	40714c <ferror@plt+0x5bac>
  406f28:	mov	w22, wzr
  406f2c:	b	407118 <ferror@plt+0x5b78>
  406f30:	mov	w1, #0x8                   	// #8
  406f34:	mov	x0, x20
  406f38:	sub	x23, x29, #0x30
  406f3c:	bl	402898 <ferror@plt+0x12f8>
  406f40:	mov	x8, #0xe38f                	// #58255
  406f44:	movk	x8, #0x8e38, lsl #16
  406f48:	movk	x8, #0x38e3, lsl #32
  406f4c:	ldr	x9, [x21, #8]
  406f50:	movk	x8, #0xe38e, lsl #48
  406f54:	umulh	x8, x0, x8
  406f58:	ldr	x0, [x21, #24]
  406f5c:	lsr	x8, x8, #3
  406f60:	cmp	x8, x9
  406f64:	csel	x1, x8, x9, hi  // hi = pmore
  406f68:	bl	402898 <ferror@plt+0x12f8>
  406f6c:	mov	x22, x0
  406f70:	sub	x0, x29, #0x30
  406f74:	mov	x1, x22
  406f78:	bl	404ad0 <ferror@plt+0x3530>
  406f7c:	sub	x0, x29, #0x60
  406f80:	mov	x1, x22
  406f84:	bl	404ad0 <ferror@plt+0x3530>
  406f88:	add	x0, sp, #0x70
  406f8c:	add	x1, sp, #0xc
  406f90:	mov	w2, #0x1                   	// #1
  406f94:	mov	w24, #0x1                   	// #1
  406f98:	bl	404ab4 <ferror@plt+0x3514>
  406f9c:	add	x0, sp, #0x70
  406fa0:	bl	404228 <ferror@plt+0x2c88>
  406fa4:	ldr	x8, [sp, #112]
  406fa8:	mov	w9, #0x6500                	// #25856
  406fac:	movk	w9, #0x1dcd, lsl #16
  406fb0:	add	x0, sp, #0x40
  406fb4:	mov	x1, x22
  406fb8:	str	w9, [x8]
  406fbc:	stp	x24, x24, [sp, #128]
  406fc0:	str	x24, [sp, #120]
  406fc4:	bl	404ad0 <ferror@plt+0x3530>
  406fc8:	add	x0, sp, #0x10
  406fcc:	mov	x1, x22
  406fd0:	bl	404ad0 <ferror@plt+0x3530>
  406fd4:	sub	x0, x29, #0x30
  406fd8:	bl	404228 <ferror@plt+0x2c88>
  406fdc:	mov	x0, x21
  406fe0:	bl	404d94 <ferror@plt+0x37f4>
  406fe4:	cbz	x0, 40701c <ferror@plt+0x5a7c>
  406fe8:	ldr	x8, [x23]
  406fec:	tst	x0, #0x1
  406ff0:	mov	w9, #0x2                   	// #2
  406ff4:	mov	w10, #0x6                   	// #6
  406ff8:	orr	x11, x0, #0xfffffffffffffffe
  406ffc:	csel	w9, w10, w9, eq  // eq = none
  407000:	add	x10, x11, x0
  407004:	lsr	x1, x10, #1
  407008:	sub	x0, x29, #0x30
  40700c:	str	w9, [x8]
  407010:	bl	407214 <ferror@plt+0x5c74>
  407014:	mov	w22, w0
  407018:	cbnz	w0, 4070ec <ferror@plt+0x5b4c>
  40701c:	add	x24, x20, #0xb
  407020:	stp	xzr, xzr, [x23, #8]
  407024:	sub	x23, x29, #0x30
  407028:	sub	x8, x29, #0x60
  40702c:	adrp	x26, 428000 <ferror@plt+0x26a60>
  407030:	ldr	x9, [x26, #584]
  407034:	ldr	w10, [x9, #1128]
  407038:	ldr	w9, [x9, #1132]
  40703c:	cmp	w10, w9
  407040:	b.ne	4070ac <ferror@plt+0x5b0c>  // b.any
  407044:	mov	x0, x8
  407048:	mov	x1, x23
  40704c:	mov	x25, x8
  407050:	bl	404270 <ferror@plt+0x2cd0>
  407054:	cbz	x0, 4070ac <ferror@plt+0x5b0c>
  407058:	add	x2, sp, #0x40
  40705c:	mov	x0, x21
  407060:	mov	x1, x23
  407064:	mov	x3, x24
  407068:	bl	4064ac <ferror@plt+0x4f0c>
  40706c:	cbnz	w0, 4070a4 <ferror@plt+0x5b04>
  407070:	add	x1, sp, #0x40
  407074:	add	x2, sp, #0x10
  407078:	mov	x0, x23
  40707c:	bl	405b18 <ferror@plt+0x4578>
  407080:	cbnz	w0, 4070a4 <ferror@plt+0x5b04>
  407084:	add	x0, sp, #0x10
  407088:	add	x1, sp, #0x70
  40708c:	mov	x2, x25
  407090:	mov	x3, x24
  407094:	bl	406208 <ferror@plt+0x4c68>
  407098:	mov	x8, x23
  40709c:	mov	x23, x25
  4070a0:	cbz	w0, 407030 <ferror@plt+0x5a90>
  4070a4:	mov	w22, w0
  4070a8:	b	4070ec <ferror@plt+0x5b4c>
  4070ac:	ldr	x8, [x26, #584]
  4070b0:	ldr	w9, [x8, #1128]
  4070b4:	ldr	w8, [x8, #1132]
  4070b8:	cmp	w9, w8
  4070bc:	b.ne	4070e8 <ferror@plt+0x5b48>  // b.any
  4070c0:	mov	x0, x19
  4070c4:	mov	x1, x23
  4070c8:	bl	404b28 <ferror@plt+0x3588>
  4070cc:	ldr	x8, [x19, #16]
  4070d0:	subs	x1, x8, x20
  4070d4:	b.ls	4070e0 <ferror@plt+0x5b40>  // b.plast
  4070d8:	mov	x0, x19
  4070dc:	bl	4044d8 <ferror@plt+0x2f38>
  4070e0:	mov	w22, wzr
  4070e4:	b	4070ec <ferror@plt+0x5b4c>
  4070e8:	mov	w22, #0x8                   	// #8
  4070ec:	cbz	w22, 4070f8 <ferror@plt+0x5b58>
  4070f0:	mov	x0, x19
  4070f4:	bl	404b10 <ferror@plt+0x3570>
  4070f8:	add	x0, sp, #0x10
  4070fc:	bl	404b10 <ferror@plt+0x3570>
  407100:	add	x0, sp, #0x40
  407104:	bl	404b10 <ferror@plt+0x3570>
  407108:	sub	x0, x29, #0x60
  40710c:	bl	404b10 <ferror@plt+0x3570>
  407110:	sub	x0, x29, #0x30
  407114:	bl	404b10 <ferror@plt+0x3570>
  407118:	mov	w0, w22
  40711c:	ldp	x20, x19, [sp, #336]
  407120:	ldp	x22, x21, [sp, #320]
  407124:	ldp	x24, x23, [sp, #304]
  407128:	ldp	x26, x25, [sp, #288]
  40712c:	ldr	x28, [sp, #272]
  407130:	ldp	x29, x30, [sp, #256]
  407134:	add	sp, sp, #0x160
  407138:	ret
  40713c:	stp	xzr, x1, [x0, #8]
  407140:	str	xzr, [x0, #24]
  407144:	strb	wzr, [x0, #40]
  407148:	ret
  40714c:	stp	x29, x30, [sp, #-48]!
  407150:	stp	x22, x21, [sp, #16]
  407154:	stp	x20, x19, [sp, #32]
  407158:	mov	x29, sp
  40715c:	cbz	x1, 407204 <ferror@plt+0x5c64>
  407160:	ldp	x8, x22, [x0, #16]
  407164:	mov	x20, x1
  407168:	mov	x19, x0
  40716c:	add	x0, x8, x1
  407170:	cbz	x22, 407200 <ferror@plt+0x5c60>
  407174:	mov	w1, #0x8                   	// #8
  407178:	bl	402898 <ferror@plt+0x12f8>
  40717c:	mov	x9, #0xe38f                	// #58255
  407180:	movk	x9, #0x8e38, lsl #16
  407184:	ldr	x8, [x19, #8]
  407188:	movk	x9, #0x38e3, lsl #32
  40718c:	movk	x9, #0xe38e, lsl #48
  407190:	umulh	x9, x0, x9
  407194:	lsr	x9, x9, #3
  407198:	subs	x21, x9, x8
  40719c:	b.eq	4071e0 <ferror@plt+0x5c40>  // b.none
  4071a0:	mov	x0, x22
  4071a4:	mov	x1, x21
  4071a8:	bl	402898 <ferror@plt+0x12f8>
  4071ac:	mov	x1, x0
  4071b0:	mov	x0, x19
  4071b4:	bl	404b88 <ferror@plt+0x35e8>
  4071b8:	ldr	x1, [x19]
  4071bc:	ldr	x8, [x19, #24]
  4071c0:	lsl	x22, x21, #2
  4071c4:	add	x0, x1, x22
  4071c8:	lsl	x2, x8, #2
  4071cc:	bl	401260 <memmove@plt>
  4071d0:	ldr	x0, [x19]
  4071d4:	mov	w1, wzr
  4071d8:	mov	x2, x22
  4071dc:	bl	401370 <memset@plt>
  4071e0:	ldp	x8, x9, [x19, #8]
  4071e4:	ldr	x10, [x19, #24]
  4071e8:	add	x8, x8, x21
  4071ec:	add	x9, x9, x20
  4071f0:	add	x10, x10, x21
  4071f4:	stp	x8, x9, [x19, #8]
  4071f8:	str	x10, [x19, #24]
  4071fc:	b	407204 <ferror@plt+0x5c64>
  407200:	str	x0, [x19, #16]
  407204:	ldp	x20, x19, [sp, #32]
  407208:	ldp	x22, x21, [sp, #16]
  40720c:	ldp	x29, x30, [sp], #48
  407210:	ret
  407214:	stp	x29, x30, [sp, #-64]!
  407218:	stp	x24, x23, [sp, #16]
  40721c:	stp	x22, x21, [sp, #32]
  407220:	stp	x20, x19, [sp, #48]
  407224:	mov	x29, sp
  407228:	cbz	x1, 407280 <ferror@plt+0x5ce0>
  40722c:	ldr	x24, [x0, #16]
  407230:	mov	x20, x1
  407234:	mov	x19, x0
  407238:	cmp	x24, x1
  40723c:	b.cs	40729c <ferror@plt+0x5cfc>  // b.hs, b.nlast
  407240:	sub	x0, x20, x24
  407244:	mov	w1, #0x8                   	// #8
  407248:	bl	402898 <ferror@plt+0x12f8>
  40724c:	mov	x8, #0xe38f                	// #58255
  407250:	movk	x8, #0x8e38, lsl #16
  407254:	ldr	x1, [x19, #24]
  407258:	movk	x8, #0x38e3, lsl #32
  40725c:	movk	x8, #0xe38e, lsl #48
  407260:	umulh	x8, x0, x8
  407264:	lsr	x0, x8, #3
  407268:	bl	402898 <ferror@plt+0x12f8>
  40726c:	cmn	x0, #0x1
  407270:	b.eq	407288 <ferror@plt+0x5ce8>  // b.none
  407274:	mov	w8, #0x1                   	// #1
  407278:	cbnz	w8, 40729c <ferror@plt+0x5cfc>
  40727c:	b	40740c <ferror@plt+0x5e6c>
  407280:	mov	w0, wzr
  407284:	b	40740c <ferror@plt+0x5e6c>
  407288:	mov	w0, #0x2                   	// #2
  40728c:	mov	x1, xzr
  407290:	bl	402628 <ferror@plt+0x1088>
  407294:	mov	w8, wzr
  407298:	cbz	w8, 40740c <ferror@plt+0x5e6c>
  40729c:	ldr	x21, [x19, #24]
  4072a0:	cbz	x21, 407390 <ferror@plt+0x5df0>
  4072a4:	mov	x22, #0xe38f                	// #58255
  4072a8:	movk	x22, #0x8e38, lsl #16
  4072ac:	movk	x22, #0x38e3, lsl #32
  4072b0:	movk	x22, #0xe38e, lsl #48
  4072b4:	umulh	x8, x20, x22
  4072b8:	lsr	x8, x8, #3
  4072bc:	add	x8, x8, x8, lsl #3
  4072c0:	mov	w1, #0x8                   	// #8
  4072c4:	mov	x0, x20
  4072c8:	sub	x23, x20, x8
  4072cc:	bl	402898 <ferror@plt+0x12f8>
  4072d0:	umulh	x8, x0, x22
  4072d4:	lsr	x22, x8, #3
  4072d8:	cbz	x24, 407328 <ferror@plt+0x5d88>
  4072dc:	ldr	x8, [x19, #8]
  4072e0:	subs	x22, x22, x8
  4072e4:	b.hi	407328 <ferror@plt+0x5d88>  // b.pmore
  4072e8:	mov	x8, #0xe38f                	// #58255
  4072ec:	movk	x8, #0x8e38, lsl #16
  4072f0:	movk	x8, #0x38e3, lsl #32
  4072f4:	movk	x8, #0xe38e, lsl #48
  4072f8:	umulh	x8, x24, x8
  4072fc:	lsr	x8, x8, #3
  407300:	add	x8, x8, x8, lsl #3
  407304:	mov	w9, #0x9                   	// #9
  407308:	subs	x8, x24, x8
  40730c:	sub	x10, x9, x23
  407310:	csel	x8, x9, x8, eq  // eq = none
  407314:	cmp	x23, #0x0
  407318:	csel	x9, x10, xzr, ne  // ne = any
  40731c:	add	x8, x8, x9
  407320:	cmp	x8, #0x9
  407324:	cset	w22, hi  // hi = pmore
  407328:	cbz	x22, 407374 <ferror@plt+0x5dd4>
  40732c:	mov	x0, x21
  407330:	mov	x1, x22
  407334:	bl	402898 <ferror@plt+0x12f8>
  407338:	mov	x1, x0
  40733c:	mov	x0, x19
  407340:	bl	404b88 <ferror@plt+0x35e8>
  407344:	ldr	x1, [x19]
  407348:	ldr	x24, [x19, #24]
  40734c:	lsl	x21, x22, #2
  407350:	add	x0, x1, x21
  407354:	lsl	x2, x24, #2
  407358:	bl	401260 <memmove@plt>
  40735c:	ldr	x0, [x19]
  407360:	mov	w1, wzr
  407364:	mov	x2, x21
  407368:	bl	401370 <memset@plt>
  40736c:	add	x8, x24, x22
  407370:	str	x8, [x19, #24]
  407374:	ldr	x8, [x19, #16]
  407378:	subs	x0, x8, x20
  40737c:	b.cs	4073a4 <ferror@plt+0x5e04>  // b.hs, b.nlast
  407380:	stp	xzr, xzr, [x19, #8]
  407384:	cbnz	x23, 4073d0 <ferror@plt+0x5e30>
  407388:	mov	w20, wzr
  40738c:	b	4073e4 <ferror@plt+0x5e44>
  407390:	subs	x8, x24, x20
  407394:	csel	x8, xzr, x8, cc  // cc = lo, ul, last
  407398:	mov	w0, wzr
  40739c:	str	x8, [x19, #16]
  4073a0:	b	40740c <ferror@plt+0x5e6c>
  4073a4:	mov	w1, #0x8                   	// #8
  4073a8:	str	x0, [x19, #16]
  4073ac:	bl	402898 <ferror@plt+0x12f8>
  4073b0:	mov	x8, #0xe38f                	// #58255
  4073b4:	movk	x8, #0x8e38, lsl #16
  4073b8:	movk	x8, #0x38e3, lsl #32
  4073bc:	movk	x8, #0xe38e, lsl #48
  4073c0:	umulh	x8, x0, x8
  4073c4:	lsr	x8, x8, #3
  4073c8:	str	x8, [x19, #8]
  4073cc:	cbz	x23, 407388 <ferror@plt+0x5de8>
  4073d0:	mov	w8, #0x9                   	// #9
  4073d4:	sub	x1, x8, x23
  4073d8:	mov	x0, x19
  4073dc:	bl	407f48 <ferror@plt+0x69a8>
  4073e0:	mov	w20, w0
  4073e4:	mov	x0, x19
  4073e8:	bl	4045c0 <ferror@plt+0x3020>
  4073ec:	adrp	x8, 428000 <ferror@plt+0x26a60>
  4073f0:	ldr	x8, [x8, #584]
  4073f4:	ldr	w9, [x8, #1128]
  4073f8:	ldr	w8, [x8, #1132]
  4073fc:	cmp	w9, w8
  407400:	ccmp	w20, #0x0, #0x0, ne  // ne = any
  407404:	mov	w8, #0x8                   	// #8
  407408:	csel	w0, w20, w8, ne  // ne = any
  40740c:	ldp	x20, x19, [sp, #48]
  407410:	ldp	x22, x21, [sp, #32]
  407414:	ldp	x24, x23, [sp, #16]
  407418:	ldp	x29, x30, [sp], #64
  40741c:	ret
  407420:	sub	sp, sp, #0x80
  407424:	stp	x29, x30, [sp, #48]
  407428:	stp	x24, x23, [sp, #80]
  40742c:	stp	x22, x21, [sp, #96]
  407430:	stp	x20, x19, [sp, #112]
  407434:	ldr	x8, [x1, #16]
  407438:	ldr	x9, [x0, #16]
  40743c:	mov	x20, x2
  407440:	str	x25, [sp, #64]
  407444:	add	x8, x8, x4
  407448:	cmp	x8, x9
  40744c:	csel	x23, x8, x9, hi  // hi = pmore
  407450:	mov	x2, x23
  407454:	add	x29, sp, #0x30
  407458:	mov	x21, x4
  40745c:	mov	x19, x3
  407460:	mov	x22, x1
  407464:	mov	x24, x0
  407468:	bl	405a38 <ferror@plt+0x4498>
  40746c:	cmp	x20, x24
  407470:	mov	x1, x0
  407474:	b.eq	407494 <ferror@plt+0x5ef4>  // b.none
  407478:	mov	x0, x20
  40747c:	bl	404b88 <ferror@plt+0x35e8>
  407480:	mov	w25, wzr
  407484:	mov	x0, x24
  407488:	ldr	x8, [x24, #24]
  40748c:	cbnz	x8, 4074bc <ferror@plt+0x5f1c>
  407490:	b	4074cc <ferror@plt+0x5f2c>
  407494:	ldp	q1, q0, [x20, #16]
  407498:	ldr	q2, [x20]
  40749c:	mov	x0, x20
  4074a0:	stp	q1, q0, [sp, #16]
  4074a4:	str	q2, [sp]
  4074a8:	bl	404ad0 <ferror@plt+0x3530>
  4074ac:	mov	x0, sp
  4074b0:	mov	w25, #0x1                   	// #1
  4074b4:	ldr	x8, [x24, #24]
  4074b8:	cbz	x8, 4074cc <ferror@plt+0x5f2c>
  4074bc:	ldr	x8, [x24, #8]
  4074c0:	cbnz	x8, 4074cc <ferror@plt+0x5f2c>
  4074c4:	ldr	x8, [x22, #8]
  4074c8:	cbz	x8, 407514 <ferror@plt+0x5f74>
  4074cc:	mov	x1, x22
  4074d0:	mov	x2, x20
  4074d4:	mov	x3, x19
  4074d8:	mov	x4, x21
  4074dc:	mov	x5, x23
  4074e0:	bl	40761c <ferror@plt+0x607c>
  4074e4:	mov	w20, w0
  4074e8:	cbz	w25, 4074f4 <ferror@plt+0x5f54>
  4074ec:	mov	x0, sp
  4074f0:	bl	404b10 <ferror@plt+0x3570>
  4074f4:	mov	w0, w20
  4074f8:	ldp	x20, x19, [sp, #112]
  4074fc:	ldp	x22, x21, [sp, #96]
  407500:	ldp	x24, x23, [sp, #80]
  407504:	ldr	x25, [sp, #64]
  407508:	ldp	x29, x30, [sp, #48]
  40750c:	add	sp, sp, #0x80
  407510:	ret
  407514:	cbnz	x21, 4074cc <ferror@plt+0x5f2c>
  407518:	ldr	x8, [x22, #24]
  40751c:	cmp	x8, #0x1
  407520:	b.ne	4074cc <ferror@plt+0x5f2c>  // b.any
  407524:	ldr	x8, [x22]
  407528:	add	x3, x29, #0x18
  40752c:	mov	x2, x20
  407530:	ldrsw	x1, [x8]
  407534:	bl	40755c <ferror@plt+0x5fbc>
  407538:	ldr	x8, [x29, #24]
  40753c:	ldr	x9, [x19]
  407540:	mov	w20, w0
  407544:	cmp	x8, #0x0
  407548:	str	w8, [x9]
  40754c:	cset	w8, ne  // ne = any
  407550:	str	x8, [x19, #24]
  407554:	cbnz	w25, 4074ec <ferror@plt+0x5f4c>
  407558:	b	4074f4 <ferror@plt+0x5f54>
  40755c:	stp	x29, x30, [sp, #-48]!
  407560:	stp	x20, x19, [sp, #32]
  407564:	adrp	x20, 428000 <ferror@plt+0x26a60>
  407568:	ldr	x9, [x20, #584]
  40756c:	str	x21, [sp, #16]
  407570:	ldr	x8, [x0, #24]
  407574:	mov	x19, x3
  407578:	ldr	w10, [x9, #1128]
  40757c:	mov	x21, xzr
  407580:	mov	x29, sp
  407584:	cbz	x8, 4075e4 <ferror@plt+0x6044>
  407588:	ldr	w9, [x9, #1132]
  40758c:	cmp	w10, w9
  407590:	b.ne	4075e4 <ferror@plt+0x6044>  // b.any
  407594:	ldr	x9, [x0]
  407598:	ldr	x10, [x2]
  40759c:	ldr	x11, [x20, #584]
  4075a0:	mov	w13, #0xca00                	// #51712
  4075a4:	mov	x21, xzr
  4075a8:	sub	x12, x8, #0x1
  4075ac:	movk	w13, #0x3b9a, lsl #16
  4075b0:	lsl	x14, x12, #2
  4075b4:	ldrsw	x15, [x9, x14]
  4075b8:	sub	x12, x12, #0x1
  4075bc:	cmp	x12, x8
  4075c0:	madd	x15, x21, x13, x15
  4075c4:	udiv	x16, x15, x1
  4075c8:	str	w16, [x10, x14]
  4075cc:	ldr	w14, [x11, #1128]
  4075d0:	msub	x21, x16, x1, x15
  4075d4:	b.cs	4075e4 <ferror@plt+0x6044>  // b.hs, b.nlast
  4075d8:	ldr	w15, [x11, #1132]
  4075dc:	cmp	w14, w15
  4075e0:	b.eq	4075b0 <ferror@plt+0x6010>  // b.none
  4075e4:	mov	x0, x2
  4075e8:	str	x8, [x2, #24]
  4075ec:	bl	4045c0 <ferror@plt+0x3020>
  4075f0:	str	x21, [x19]
  4075f4:	ldr	x8, [x20, #584]
  4075f8:	ldr	w9, [x8, #1128]
  4075fc:	ldr	w8, [x8, #1132]
  407600:	ldp	x20, x19, [sp, #32]
  407604:	ldr	x21, [sp, #16]
  407608:	cmp	w9, w8
  40760c:	cset	w8, ne  // ne = any
  407610:	lsl	w0, w8, #3
  407614:	ldp	x29, x30, [sp], #48
  407618:	ret
  40761c:	sub	sp, sp, #0x80
  407620:	stp	x29, x30, [sp, #48]
  407624:	stp	x24, x23, [sp, #80]
  407628:	stp	x22, x21, [sp, #96]
  40762c:	stp	x20, x19, [sp, #112]
  407630:	ldr	x8, [x1, #24]
  407634:	str	x25, [sp, #64]
  407638:	add	x29, sp, #0x30
  40763c:	cbz	x8, 407724 <ferror@plt+0x6184>
  407640:	ldr	x8, [x0, #24]
  407644:	mov	x20, x5
  407648:	mov	x19, x3
  40764c:	mov	x24, x2
  407650:	mov	x22, x0
  407654:	cbz	x8, 407738 <ferror@plt+0x6198>
  407658:	mov	x21, x1
  40765c:	ldr	x1, [x19, #32]
  407660:	mov	x0, sp
  407664:	mov	x25, x4
  407668:	bl	404ad0 <ferror@plt+0x3530>
  40766c:	mov	x0, x22
  407670:	mov	x1, x21
  407674:	mov	x2, x24
  407678:	mov	x3, x25
  40767c:	bl	406504 <ferror@plt+0x4f64>
  407680:	mov	w23, w0
  407684:	cbnz	w0, 407718 <ferror@plt+0x6178>
  407688:	cmp	x25, #0x0
  40768c:	csinc	x3, xzr, x20, eq  // eq = none
  407690:	mov	x2, sp
  407694:	mov	x0, x24
  407698:	mov	x1, x21
  40769c:	bl	406260 <ferror@plt+0x4cc0>
  4076a0:	mov	w23, w0
  4076a4:	cbnz	w0, 407718 <ferror@plt+0x6178>
  4076a8:	mov	x1, sp
  4076ac:	mov	x0, x22
  4076b0:	mov	x2, x19
  4076b4:	bl	4061b8 <ferror@plt+0x4c18>
  4076b8:	mov	w23, w0
  4076bc:	cbnz	w0, 407718 <ferror@plt+0x6178>
  4076c0:	ldr	x8, [x19, #16]
  4076c4:	cmp	x8, x20
  4076c8:	b.cs	4076e0 <ferror@plt+0x6140>  // b.hs, b.nlast
  4076cc:	ldr	x9, [x19, #24]
  4076d0:	cbz	x9, 4076e0 <ferror@plt+0x6140>
  4076d4:	sub	x1, x20, x8
  4076d8:	mov	x0, x19
  4076dc:	bl	40714c <ferror@plt+0x5bac>
  4076e0:	ldrb	w2, [x22, #40]
  4076e4:	ldrb	w3, [x21, #40]
  4076e8:	ldrb	w24, [x19, #40]
  4076ec:	mov	x0, x19
  4076f0:	mov	x1, x20
  4076f4:	bl	408560 <ferror@plt+0x6fc0>
  4076f8:	ldr	x8, [x19, #24]
  4076fc:	mov	w23, wzr
  407700:	cmp	x8, #0x0
  407704:	cset	w8, ne  // ne = any
  407708:	cmp	w24, #0x0
  40770c:	cset	w9, ne  // ne = any
  407710:	and	w8, w9, w8
  407714:	strb	w8, [x19, #40]
  407718:	mov	x0, sp
  40771c:	bl	404b10 <ferror@plt+0x3570>
  407720:	b	407754 <ferror@plt+0x61b4>
  407724:	mov	w0, #0x3                   	// #3
  407728:	mov	x1, xzr
  40772c:	bl	402628 <ferror@plt+0x1088>
  407730:	mov	w23, w0
  407734:	b	407754 <ferror@plt+0x61b4>
  407738:	mov	x0, x24
  40773c:	mov	x1, x20
  407740:	bl	40713c <ferror@plt+0x5b9c>
  407744:	mov	x0, x19
  407748:	mov	x1, x20
  40774c:	bl	40713c <ferror@plt+0x5b9c>
  407750:	mov	w23, wzr
  407754:	mov	w0, w23
  407758:	ldp	x20, x19, [sp, #112]
  40775c:	ldp	x22, x21, [sp, #96]
  407760:	ldp	x24, x23, [sp, #80]
  407764:	ldr	x25, [sp, #64]
  407768:	ldp	x29, x30, [sp, #48]
  40776c:	add	sp, sp, #0x80
  407770:	ret
  407774:	sub	sp, sp, #0x110
  407778:	stp	x29, x30, [sp, #208]
  40777c:	stp	x28, x23, [sp, #224]
  407780:	stp	x22, x21, [sp, #240]
  407784:	stp	x20, x19, [sp, #256]
  407788:	mov	x21, x1
  40778c:	ldr	x1, [x2, #24]
  407790:	add	x29, sp, #0xd0
  407794:	cbz	x1, 4077a8 <ferror@plt+0x6208>
  407798:	ldrb	w8, [x21, #40]
  40779c:	cbz	w8, 4077b0 <ferror@plt+0x6210>
  4077a0:	mov	w0, wzr
  4077a4:	b	4077d4 <ferror@plt+0x6234>
  4077a8:	mov	w0, #0x3                   	// #3
  4077ac:	b	4077d8 <ferror@plt+0x6238>
  4077b0:	ldr	x8, [x0, #8]
  4077b4:	mov	x22, x0
  4077b8:	cbnz	x8, 4077d0 <ferror@plt+0x6230>
  4077bc:	ldr	x8, [x21, #8]
  4077c0:	cbnz	x8, 4077d0 <ferror@plt+0x6230>
  4077c4:	ldr	x8, [x2, #8]
  4077c8:	mov	x20, x2
  4077cc:	cbz	x8, 4077fc <ferror@plt+0x625c>
  4077d0:	mov	w0, #0x1                   	// #1
  4077d4:	mov	x1, xzr
  4077d8:	bl	402628 <ferror@plt+0x1088>
  4077dc:	mov	w22, w0
  4077e0:	mov	w0, w22
  4077e4:	ldp	x20, x19, [sp, #256]
  4077e8:	ldp	x22, x21, [sp, #240]
  4077ec:	ldp	x28, x23, [sp, #224]
  4077f0:	ldp	x29, x30, [sp, #208]
  4077f4:	add	sp, sp, #0x110
  4077f8:	ret
  4077fc:	mov	x0, x3
  407800:	mov	x19, x3
  407804:	bl	404b88 <ferror@plt+0x35e8>
  407808:	ldr	x1, [x20, #24]
  40780c:	sub	x0, x29, #0x30
  407810:	bl	404ad0 <ferror@plt+0x3530>
  407814:	add	x0, sp, #0x40
  407818:	add	x1, sp, #0x8
  40781c:	mov	w2, #0x2                   	// #2
  407820:	mov	w23, #0x2                   	// #2
  407824:	bl	404ab4 <ferror@plt+0x3514>
  407828:	ldr	x8, [x21, #24]
  40782c:	add	x0, sp, #0x10
  407830:	add	x1, x8, #0x1
  407834:	bl	404ad0 <ferror@plt+0x3530>
  407838:	add	x0, sp, #0x40
  40783c:	bl	404228 <ferror@plt+0x2c88>
  407840:	ldr	x8, [sp, #64]
  407844:	mov	x0, x19
  407848:	str	w23, [x8]
  40784c:	bl	404228 <ferror@plt+0x2c88>
  407850:	sub	x2, x29, #0x30
  407854:	mov	x0, x22
  407858:	mov	x1, x20
  40785c:	mov	x3, xzr
  407860:	bl	406824 <ferror@plt+0x5284>
  407864:	mov	w22, w0
  407868:	cbnz	w0, 407960 <ferror@plt+0x63c0>
  40786c:	sub	x0, x29, #0x60
  407870:	mov	x1, x21
  407874:	bl	404bd0 <ferror@plt+0x3630>
  407878:	adrp	x21, 428000 <ferror@plt+0x26a60>
  40787c:	ldr	x8, [x21, #584]
  407880:	ldr	w10, [x8, #1128]
  407884:	ldr	w9, [x8, #1132]
  407888:	ldur	x11, [x29, #-72]
  40788c:	cmp	w10, w9
  407890:	ccmp	x11, #0x0, #0x4, eq  // eq = none
  407894:	b.eq	407948 <ferror@plt+0x63a8>  // b.none
  407898:	sub	x0, x29, #0x60
  40789c:	add	x1, sp, #0x40
  4078a0:	sub	x2, x29, #0x60
  4078a4:	add	x3, sp, #0x10
  4078a8:	mov	x4, xzr
  4078ac:	bl	407420 <ferror@plt+0x5e80>
  4078b0:	cbnz	w0, 407940 <ferror@plt+0x63a0>
  4078b4:	ldr	x8, [sp, #40]
  4078b8:	cmp	x8, #0x1
  4078bc:	b.ne	407910 <ferror@plt+0x6370>  // b.any
  4078c0:	ldr	x8, [sp, #24]
  4078c4:	cbnz	x8, 407910 <ferror@plt+0x6370>
  4078c8:	ldr	x8, [sp, #16]
  4078cc:	ldr	w8, [x8]
  4078d0:	cmp	w8, #0x1
  4078d4:	b.ne	407910 <ferror@plt+0x6370>  // b.any
  4078d8:	ldrb	w8, [sp, #56]
  4078dc:	cbnz	w8, 407910 <ferror@plt+0x6370>
  4078e0:	sub	x1, x29, #0x30
  4078e4:	add	x2, sp, #0x10
  4078e8:	mov	x0, x19
  4078ec:	mov	x3, xzr
  4078f0:	bl	406208 <ferror@plt+0x4c68>
  4078f4:	cbnz	w0, 407940 <ferror@plt+0x63a0>
  4078f8:	add	x0, sp, #0x10
  4078fc:	mov	x1, x20
  407900:	mov	x2, x19
  407904:	mov	x3, xzr
  407908:	bl	406824 <ferror@plt+0x5284>
  40790c:	cbnz	w0, 407940 <ferror@plt+0x63a0>
  407910:	sub	x0, x29, #0x30
  407914:	sub	x1, x29, #0x30
  407918:	add	x2, sp, #0x10
  40791c:	mov	x3, xzr
  407920:	bl	406208 <ferror@plt+0x4c68>
  407924:	cbnz	w0, 407940 <ferror@plt+0x63a0>
  407928:	add	x0, sp, #0x10
  40792c:	sub	x2, x29, #0x30
  407930:	mov	x1, x20
  407934:	mov	x3, xzr
  407938:	bl	406824 <ferror@plt+0x5284>
  40793c:	cbz	w0, 40787c <ferror@plt+0x62dc>
  407940:	mov	w22, w0
  407944:	b	407958 <ferror@plt+0x63b8>
  407948:	ldr	w8, [x8, #1128]
  40794c:	cmp	w8, w9
  407950:	cset	w8, ne  // ne = any
  407954:	lsl	w22, w8, #3
  407958:	sub	x0, x29, #0x60
  40795c:	bl	404b10 <ferror@plt+0x3570>
  407960:	add	x0, sp, #0x10
  407964:	bl	404b10 <ferror@plt+0x3570>
  407968:	sub	x0, x29, #0x30
  40796c:	bl	404b10 <ferror@plt+0x3570>
  407970:	b	4077e0 <ferror@plt+0x6240>
  407974:	stp	x29, x30, [sp, #-64]!
  407978:	str	x23, [sp, #16]
  40797c:	adrp	x23, 428000 <ferror@plt+0x26a60>
  407980:	ldr	x8, [x23, #584]
  407984:	stp	x22, x21, [sp, #32]
  407988:	stp	x20, x19, [sp, #48]
  40798c:	mov	x19, x2
  407990:	ldr	w9, [x8, #1128]
  407994:	ldr	w8, [x8, #1132]
  407998:	mov	x20, x0
  40799c:	mov	x29, sp
  4079a0:	cmp	w9, w8
  4079a4:	b.ne	407a00 <ferror@plt+0x6460>  // b.any
  4079a8:	ldr	x8, [x20, #24]
  4079ac:	cbz	x8, 407ad8 <ferror@plt+0x6538>
  4079b0:	mov	x21, x1
  4079b4:	mov	x22, xzr
  4079b8:	mov	x0, x20
  4079bc:	mov	x1, x21
  4079c0:	mov	x2, x19
  4079c4:	mov	x3, x22
  4079c8:	bl	407c10 <ferror@plt+0x6670>
  4079cc:	ldr	x9, [x23, #584]
  4079d0:	cmp	w0, #0x0
  4079d4:	cset	w8, ne  // ne = any
  4079d8:	ldr	w10, [x9, #1128]
  4079dc:	cbnz	w0, 407a08 <ferror@plt+0x6468>
  4079e0:	ldr	w9, [x9, #1132]
  4079e4:	cmp	w10, w9
  4079e8:	b.ne	407a08 <ferror@plt+0x6468>  // b.any
  4079ec:	ldr	x9, [x20, #24]
  4079f0:	add	x22, x22, #0x1
  4079f4:	cmp	x22, x9
  4079f8:	b.cc	4079b8 <ferror@plt+0x6418>  // b.lo, b.ul, b.last
  4079fc:	b	407a08 <ferror@plt+0x6468>
  407a00:	mov	w0, wzr
  407a04:	mov	w8, wzr
  407a08:	tbnz	w8, #0, 407ac4 <ferror@plt+0x6524>
  407a0c:	ldr	x9, [x23, #584]
  407a10:	ldr	w10, [x9, #1128]
  407a14:	ldr	w8, [x9, #1132]
  407a18:	add	x9, x9, #0x468
  407a1c:	cmp	w10, w8
  407a20:	b.ne	407ab4 <ferror@plt+0x6514>  // b.any
  407a24:	ldr	x0, [x20, #24]
  407a28:	cbz	x0, 407ab4 <ferror@plt+0x6514>
  407a2c:	mov	x21, xzr
  407a30:	ldr	x8, [x20]
  407a34:	ldr	w8, [x8, x21, lsl #2]
  407a38:	cmp	w8, w19
  407a3c:	b.lt	407a8c <ferror@plt+0x64ec>  // b.tstop
  407a40:	add	x8, x21, #0x1
  407a44:	cmp	x8, x0
  407a48:	b.ne	407a70 <ferror@plt+0x64d0>  // b.any
  407a4c:	mov	w1, #0x1                   	// #1
  407a50:	bl	402898 <ferror@plt+0x12f8>
  407a54:	mov	x1, x0
  407a58:	str	x0, [x20, #24]
  407a5c:	mov	x0, x20
  407a60:	bl	404b88 <ferror@plt+0x35e8>
  407a64:	ldr	x8, [x20]
  407a68:	add	x8, x8, x21, lsl #2
  407a6c:	str	wzr, [x8, #4]
  407a70:	ldr	x8, [x20]
  407a74:	add	x8, x8, x21, lsl #2
  407a78:	ldp	w9, w10, [x8]
  407a7c:	sdiv	w11, w9, w19
  407a80:	add	w10, w10, w11
  407a84:	msub	w9, w11, w19, w9
  407a88:	stp	w9, w10, [x8]
  407a8c:	ldr	x9, [x23, #584]
  407a90:	ldr	w10, [x9, #1128]
  407a94:	ldr	w8, [x9, #1132]
  407a98:	add	x9, x9, #0x468
  407a9c:	cmp	w10, w8
  407aa0:	b.ne	407ab4 <ferror@plt+0x6514>  // b.any
  407aa4:	ldr	x0, [x20, #24]
  407aa8:	add	x21, x21, #0x1
  407aac:	cmp	x21, x0
  407ab0:	b.cc	407a30 <ferror@plt+0x6490>  // b.lo, b.ul, b.last
  407ab4:	ldr	w9, [x9]
  407ab8:	cmp	w9, w8
  407abc:	cset	w8, ne  // ne = any
  407ac0:	lsl	w0, w8, #3
  407ac4:	ldp	x20, x19, [sp, #48]
  407ac8:	ldp	x22, x21, [sp, #32]
  407acc:	ldr	x23, [sp, #16]
  407ad0:	ldp	x29, x30, [sp], #64
  407ad4:	ret
  407ad8:	mov	w0, wzr
  407adc:	tbz	w8, #0, 407a0c <ferror@plt+0x646c>
  407ae0:	b	407ac4 <ferror@plt+0x6524>
  407ae4:	stp	x29, x30, [sp, #-64]!
  407ae8:	stp	x22, x21, [sp, #32]
  407aec:	ldr	x22, [x0, #24]
  407af0:	ldr	x9, [x2, #32]
  407af4:	stp	x20, x19, [sp, #48]
  407af8:	mov	x19, x2
  407afc:	add	x8, x22, #0x1
  407b00:	mov	x21, x0
  407b04:	cmp	x8, x9
  407b08:	mov	x20, x1
  407b0c:	str	x23, [sp, #16]
  407b10:	mov	x29, sp
  407b14:	b.ls	407b24 <ferror@plt+0x6584>  // b.plast
  407b18:	mov	x0, x19
  407b1c:	mov	x1, x8
  407b20:	bl	404b88 <ferror@plt+0x35e8>
  407b24:	ldr	x8, [x19, #32]
  407b28:	ldr	x0, [x19]
  407b2c:	mov	w1, wzr
  407b30:	lsl	x2, x8, #2
  407b34:	bl	401370 <memset@plt>
  407b38:	adrp	x23, 428000 <ferror@plt+0x26a60>
  407b3c:	ldr	x11, [x23, #584]
  407b40:	mov	x8, xzr
  407b44:	ldr	w9, [x11, #1128]
  407b48:	ldr	w10, [x11, #1132]
  407b4c:	add	x11, x11, #0x468
  407b50:	cbz	x22, 407bb8 <ferror@plt+0x6618>
  407b54:	cmp	w9, w10
  407b58:	mov	x9, x8
  407b5c:	b.ne	407bbc <ferror@plt+0x661c>  // b.any
  407b60:	ldr	x11, [x21]
  407b64:	ldr	x13, [x19]
  407b68:	ldr	x12, [x23, #584]
  407b6c:	mov	w14, #0xca00                	// #51712
  407b70:	mov	x9, xzr
  407b74:	mov	x8, xzr
  407b78:	movk	w14, #0x3b9a, lsl #16
  407b7c:	lsl	x10, x9, #2
  407b80:	ldrsw	x15, [x11, x10]
  407b84:	add	x9, x9, #0x1
  407b88:	cmp	x9, x22
  407b8c:	madd	x15, x15, x20, x8
  407b90:	udiv	x8, x15, x14
  407b94:	msub	w15, w8, w14, w15
  407b98:	str	w15, [x13, x10]
  407b9c:	ldr	w15, [x12, #1128]
  407ba0:	ldr	w10, [x12, #1132]
  407ba4:	b.cs	407bb0 <ferror@plt+0x6610>  // b.hs, b.nlast
  407ba8:	cmp	w15, w10
  407bac:	b.eq	407b7c <ferror@plt+0x65dc>  // b.none
  407bb0:	add	x11, x12, #0x468
  407bb4:	b	407bbc <ferror@plt+0x661c>
  407bb8:	mov	x9, x8
  407bbc:	ldr	w11, [x11]
  407bc0:	cmp	w11, w10
  407bc4:	b.ne	407bdc <ferror@plt+0x663c>  // b.any
  407bc8:	ldr	x10, [x19]
  407bcc:	cmp	x8, #0x0
  407bd0:	cinc	x11, x22, ne  // ne = any
  407bd4:	str	w8, [x10, x9, lsl #2]
  407bd8:	str	x11, [x19, #24]
  407bdc:	mov	x0, x19
  407be0:	bl	4045c0 <ferror@plt+0x3020>
  407be4:	ldr	x8, [x23, #584]
  407be8:	ldr	w9, [x8, #1128]
  407bec:	ldr	w8, [x8, #1132]
  407bf0:	ldp	x20, x19, [sp, #48]
  407bf4:	ldp	x22, x21, [sp, #32]
  407bf8:	ldr	x23, [sp, #16]
  407bfc:	cmp	w9, w8
  407c00:	cset	w8, ne  // ne = any
  407c04:	lsl	w0, w8, #3
  407c08:	ldp	x29, x30, [sp], #64
  407c0c:	ret
  407c10:	stp	x29, x30, [sp, #-96]!
  407c14:	ldr	x8, [x0, #24]
  407c18:	stp	x24, x23, [sp, #48]
  407c1c:	stp	x28, x27, [sp, #16]
  407c20:	stp	x26, x25, [sp, #32]
  407c24:	sub	x24, x8, x3
  407c28:	cmp	x24, #0x2
  407c2c:	stp	x22, x21, [sp, #64]
  407c30:	stp	x20, x19, [sp, #80]
  407c34:	mov	x29, sp
  407c38:	b.cs	407c44 <ferror@plt+0x66a4>  // b.hs, b.nlast
  407c3c:	mov	w0, wzr
  407c40:	b	407d64 <ferror@plt+0x67c4>
  407c44:	adrp	x26, 428000 <ferror@plt+0x26a60>
  407c48:	ldr	x8, [x26, #584]
  407c4c:	ldr	x10, [x0]
  407c50:	mov	x19, x3
  407c54:	mov	x20, x0
  407c58:	ldr	w12, [x8, #1128]
  407c5c:	ldr	w9, [x8, #1132]
  407c60:	subs	x11, x24, #0x1
  407c64:	add	x8, x8, #0x468
  407c68:	b.eq	407d48 <ferror@plt+0x67a8>  // b.none
  407c6c:	cmp	w12, w9
  407c70:	b.ne	407d48 <ferror@plt+0x67a8>  // b.any
  407c74:	mov	w14, #0xca00                	// #51712
  407c78:	movk	w14, #0x3b9a, lsl #16
  407c7c:	mov	x21, x2
  407c80:	mov	x22, x1
  407c84:	add	x8, x10, x19, lsl #2
  407c88:	lsl	x27, x11, #2
  407c8c:	sub	x28, x14, #0x1
  407c90:	mov	x23, x24
  407c94:	add	x9, x8, x27
  407c98:	ldpsw	x11, x10, [x9, #-4]
  407c9c:	madd	x11, x10, x22, x11
  407ca0:	udiv	x12, x11, x21
  407ca4:	add	x25, x12, x10
  407ca8:	msub	w11, w12, w21, w11
  407cac:	cmp	x25, x28
  407cb0:	stur	w11, [x9, #-4]
  407cb4:	b.ls	407d14 <ferror@plt+0x6774>  // b.plast
  407cb8:	cmp	x24, x23
  407cbc:	b.ne	407cfc <ferror@plt+0x675c>  // b.any
  407cc0:	mov	w1, #0x1                   	// #1
  407cc4:	mov	x0, x23
  407cc8:	bl	402898 <ferror@plt+0x12f8>
  407ccc:	mov	x1, x19
  407cd0:	mov	x23, x0
  407cd4:	bl	402898 <ferror@plt+0x12f8>
  407cd8:	mov	x1, x0
  407cdc:	mov	x0, x20
  407ce0:	bl	404b88 <ferror@plt+0x35e8>
  407ce4:	ldr	x8, [x20]
  407ce8:	mov	w14, #0xca00                	// #51712
  407cec:	movk	w14, #0x3b9a, lsl #16
  407cf0:	add	x8, x8, x19, lsl #2
  407cf4:	add	x9, x8, x23, lsl #2
  407cf8:	stur	wzr, [x9, #-4]
  407cfc:	lsl	x9, x24, #2
  407d00:	ldr	w10, [x8, x9]
  407d04:	udiv	x11, x25, x14
  407d08:	msub	x25, x11, x14, x25
  407d0c:	add	w10, w10, w11
  407d10:	str	w10, [x8, x9]
  407d14:	add	x9, x8, x24, lsl #2
  407d18:	stur	w25, [x9, #-4]
  407d1c:	ldr	x10, [x26, #584]
  407d20:	cmp	x24, #0x2
  407d24:	ldr	w11, [x10, #1128]
  407d28:	ldr	w9, [x10, #1132]
  407d2c:	b.eq	407d40 <ferror@plt+0x67a0>  // b.none
  407d30:	sub	x24, x24, #0x1
  407d34:	cmp	w11, w9
  407d38:	sub	x27, x27, #0x4
  407d3c:	b.eq	407c94 <ferror@plt+0x66f4>  // b.none
  407d40:	add	x8, x10, #0x468
  407d44:	b	407d4c <ferror@plt+0x67ac>
  407d48:	mov	x23, x24
  407d4c:	add	x10, x23, x19
  407d50:	str	x10, [x20, #24]
  407d54:	ldr	w8, [x8]
  407d58:	cmp	w8, w9
  407d5c:	cset	w8, ne  // ne = any
  407d60:	lsl	w0, w8, #3
  407d64:	ldp	x20, x19, [sp, #80]
  407d68:	ldp	x22, x21, [sp, #64]
  407d6c:	ldp	x24, x23, [sp, #48]
  407d70:	ldp	x26, x25, [sp, #32]
  407d74:	ldp	x28, x27, [sp, #16]
  407d78:	ldp	x29, x30, [sp], #96
  407d7c:	ret
  407d80:	cbz	x0, 407da8 <ferror@plt+0x6808>
  407d84:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  407d88:	mov	x8, x0
  407d8c:	mov	x0, xzr
  407d90:	movk	x9, #0xcccd
  407d94:	umulh	x10, x8, x9
  407d98:	cmp	x8, #0x9
  407d9c:	lsr	x8, x10, #3
  407da0:	add	x0, x0, #0x1
  407da4:	b.hi	407d94 <ferror@plt+0x67f4>  // b.pmore
  407da8:	ret
  407dac:	stp	x29, x30, [sp, #-96]!
  407db0:	str	x27, [sp, #16]
  407db4:	stp	x26, x25, [sp, #32]
  407db8:	stp	x24, x23, [sp, #48]
  407dbc:	stp	x22, x21, [sp, #64]
  407dc0:	stp	x20, x19, [sp, #80]
  407dc4:	mov	x29, sp
  407dc8:	cbz	x1, 407f28 <ferror@plt+0x6988>
  407dcc:	ldr	x8, [x0, #24]
  407dd0:	mov	x20, x1
  407dd4:	mov	x19, x0
  407dd8:	cbz	x8, 407ef4 <ferror@plt+0x6954>
  407ddc:	mov	x23, #0xe38f                	// #58255
  407de0:	movk	x23, #0x8e38, lsl #16
  407de4:	movk	x23, #0x38e3, lsl #32
  407de8:	movk	x23, #0xe38e, lsl #48
  407dec:	ldr	x25, [x19, #16]
  407df0:	umulh	x8, x20, x23
  407df4:	lsr	x8, x8, #3
  407df8:	add	x8, x8, x8, lsl #3
  407dfc:	sub	x21, x20, x8
  407e00:	umulh	x8, x25, x23
  407e04:	lsr	x8, x8, #3
  407e08:	add	x8, x8, x8, lsl #3
  407e0c:	subs	x8, x25, x8
  407e10:	mov	w26, #0x9                   	// #9
  407e14:	mov	x0, x19
  407e18:	csel	x27, x26, x8, eq  // eq = none
  407e1c:	bl	404408 <ferror@plt+0x2e68>
  407e20:	mov	x22, x0
  407e24:	mov	w1, #0x8                   	// #8
  407e28:	mov	x0, x20
  407e2c:	mov	w24, #0x8                   	// #8
  407e30:	bl	402898 <ferror@plt+0x12f8>
  407e34:	add	x9, x27, x21
  407e38:	umulh	x8, x0, x23
  407e3c:	cmp	x9, #0x9
  407e40:	lsr	x8, x8, #3
  407e44:	cset	w9, hi  // hi = pmore
  407e48:	sub	x8, x8, x9
  407e4c:	csel	x1, x26, xzr, hi  // hi = pmore
  407e50:	subs	x8, x8, x22
  407e54:	mov	x0, x19
  407e58:	csel	x22, xzr, x8, cc  // cc = lo, ul, last
  407e5c:	bl	40714c <ferror@plt+0x5bac>
  407e60:	ldr	x1, [x19, #24]
  407e64:	mov	x0, x22
  407e68:	bl	402898 <ferror@plt+0x12f8>
  407e6c:	mov	x1, x0
  407e70:	mov	x0, x19
  407e74:	bl	404b88 <ferror@plt+0x35e8>
  407e78:	ldr	x8, [x19]
  407e7c:	ldr	x26, [x19, #24]
  407e80:	lsl	x2, x22, #2
  407e84:	mov	w1, wzr
  407e88:	add	x0, x8, x26, lsl #2
  407e8c:	bl	401370 <memset@plt>
  407e90:	add	x8, x26, x22
  407e94:	stp	xzr, x8, [x19, #16]
  407e98:	str	xzr, [x19, #8]
  407e9c:	cbz	x21, 407eb0 <ferror@plt+0x6910>
  407ea0:	mov	x0, x19
  407ea4:	mov	x1, x21
  407ea8:	bl	407f48 <ferror@plt+0x69a8>
  407eac:	mov	w21, w0
  407eb0:	add	x0, x25, x20
  407eb4:	mov	w1, #0x8                   	// #8
  407eb8:	str	x0, [x19, #16]
  407ebc:	bl	402898 <ferror@plt+0x12f8>
  407ec0:	umulh	x8, x0, x23
  407ec4:	lsr	x8, x8, #3
  407ec8:	mov	x0, x19
  407ecc:	str	x8, [x19, #8]
  407ed0:	bl	4045c0 <ferror@plt+0x3020>
  407ed4:	adrp	x8, 428000 <ferror@plt+0x26a60>
  407ed8:	ldr	x8, [x8, #584]
  407edc:	ldr	w9, [x8, #1128]
  407ee0:	ldr	w8, [x8, #1132]
  407ee4:	cmp	w9, w8
  407ee8:	ccmp	w21, #0x0, #0x0, ne  // ne = any
  407eec:	csel	w0, w21, w24, ne  // ne = any
  407ef0:	b	407f2c <ferror@plt+0x698c>
  407ef4:	ldr	x8, [x19, #16]
  407ef8:	mov	w1, #0x8                   	// #8
  407efc:	add	x0, x8, x20
  407f00:	str	x0, [x19, #16]
  407f04:	bl	402898 <ferror@plt+0x12f8>
  407f08:	mov	x8, #0xe38f                	// #58255
  407f0c:	movk	x8, #0x8e38, lsl #16
  407f10:	movk	x8, #0x38e3, lsl #32
  407f14:	movk	x8, #0xe38e, lsl #48
  407f18:	umulh	x8, x0, x8
  407f1c:	lsr	x1, x8, #3
  407f20:	mov	x0, x19
  407f24:	bl	404b88 <ferror@plt+0x35e8>
  407f28:	mov	w0, wzr
  407f2c:	ldp	x20, x19, [sp, #80]
  407f30:	ldp	x22, x21, [sp, #64]
  407f34:	ldp	x24, x23, [sp, #48]
  407f38:	ldp	x26, x25, [sp, #32]
  407f3c:	ldr	x27, [sp, #16]
  407f40:	ldp	x29, x30, [sp], #96
  407f44:	ret
  407f48:	adrp	x10, 428000 <ferror@plt+0x26a60>
  407f4c:	ldr	x9, [x10, #584]
  407f50:	ldr	x8, [x0, #24]
  407f54:	ldr	x14, [x0]
  407f58:	ldr	w11, [x9, #1128]
  407f5c:	ldr	w12, [x9, #1132]
  407f60:	add	x9, x9, #0x468
  407f64:	cbz	x8, 407fd4 <ferror@plt+0x6a34>
  407f68:	cmp	w11, w12
  407f6c:	b.ne	407fd4 <ferror@plt+0x6a34>  // b.any
  407f70:	adrp	x11, 414000 <ferror@plt+0x12a60>
  407f74:	mov	w12, #0x9                   	// #9
  407f78:	add	x11, x11, #0x250
  407f7c:	sub	x12, x12, x1
  407f80:	ldr	x9, [x11, x1, lsl #3]
  407f84:	ldr	x11, [x11, x12, lsl #3]
  407f88:	ldr	x10, [x10, #584]
  407f8c:	mov	x13, xzr
  407f90:	sub	x14, x14, #0x4
  407f94:	mov	x15, x8
  407f98:	lsl	x12, x15, #2
  407f9c:	ldrsw	x16, [x14, x12]
  407fa0:	udiv	x17, x16, x9
  407fa4:	madd	w13, w13, w11, w17
  407fa8:	str	w13, [x14, x12]
  407fac:	ldr	w18, [x10, #1128]
  407fb0:	ldr	w12, [x10, #1132]
  407fb4:	sub	x13, x15, #0x2
  407fb8:	cmp	x13, x8
  407fbc:	b.cs	407fd0 <ferror@plt+0x6a30>  // b.hs, b.nlast
  407fc0:	msub	x13, x17, x9, x16
  407fc4:	cmp	w18, w12
  407fc8:	sub	x15, x15, #0x1
  407fcc:	b.eq	407f98 <ferror@plt+0x69f8>  // b.none
  407fd0:	add	x9, x10, #0x468
  407fd4:	ldr	w8, [x9]
  407fd8:	cmp	w8, w12
  407fdc:	cset	w8, ne  // ne = any
  407fe0:	lsl	w0, w8, #3
  407fe4:	ret
  407fe8:	stp	x29, x30, [sp, #-48]!
  407fec:	tst	w2, #0x1
  407ff0:	mov	w8, #0x20                  	// #32
  407ff4:	mov	w9, #0x2e                  	// #46
  407ff8:	stp	x20, x19, [sp, #32]
  407ffc:	mov	x20, x0
  408000:	csel	w0, w9, w8, ne  // ne = any
  408004:	stp	x22, x21, [sp, #16]
  408008:	mov	x29, sp
  40800c:	mov	x19, x1
  408010:	bl	4058f8 <ferror@plt+0x4358>
  408014:	mov	w21, #0x1                   	// #1
  408018:	subs	x8, x19, #0x1
  40801c:	b.eq	408030 <ferror@plt+0x6a90>  // b.none
  408020:	add	x9, x21, x21, lsl #2
  408024:	subs	x8, x8, #0x1
  408028:	lsl	x21, x9, #1
  40802c:	b.ne	408020 <ferror@plt+0x6a80>  // b.any
  408030:	cbz	x19, 408060 <ferror@plt+0x6ac0>
  408034:	mov	x22, #0xcccccccccccccccc    	// #-3689348814741910324
  408038:	movk	x22, #0xcccd
  40803c:	udiv	x8, x20, x21
  408040:	msub	x20, x8, x21, x20
  408044:	and	w8, w8, #0xff
  408048:	add	w0, w8, #0x30
  40804c:	bl	4058f8 <ferror@plt+0x4358>
  408050:	umulh	x8, x21, x22
  408054:	subs	x19, x19, #0x1
  408058:	lsr	x21, x8, #3
  40805c:	b.ne	40803c <ferror@plt+0x6a9c>  // b.any
  408060:	ldp	x20, x19, [sp, #32]
  408064:	ldp	x22, x21, [sp, #16]
  408068:	ldp	x29, x30, [sp], #48
  40806c:	ret
  408070:	ldrb	w8, [x2]
  408074:	mov	w9, #0xca00                	// #51712
  408078:	movk	w9, #0x3b9a, lsl #16
  40807c:	add	w9, w0, w9
  408080:	add	w8, w8, w1
  408084:	cmp	w8, w0
  408088:	csel	w9, w9, w0, gt
  40808c:	cset	w10, gt
  408090:	sub	w0, w9, w8
  408094:	strb	w10, [x2]
  408098:	ret
  40809c:	ldrb	w8, [x2]
  4080a0:	add	w9, w1, w0
  4080a4:	mov	w10, #0xc9ff                	// #51711
  4080a8:	mov	w11, #0x3600                	// #13824
  4080ac:	movk	w10, #0x3b9a, lsl #16
  4080b0:	movk	w11, #0xc465, lsl #16
  4080b4:	add	w8, w9, w8
  4080b8:	cmp	w8, w10
  4080bc:	add	w9, w8, w11
  4080c0:	cset	w10, gt
  4080c4:	csel	w0, w9, w8, gt
  4080c8:	strb	w10, [x2]
  4080cc:	ret
  4080d0:	ldr	x9, [x0, #24]
  4080d4:	cbz	x9, 4080e4 <ferror@plt+0x6b44>
  4080d8:	ldr	x10, [x0]
  4080dc:	ldr	w8, [x10]
  4080e0:	cbz	w8, 408104 <ferror@plt+0x6b64>
  4080e4:	mov	x8, xzr
  4080e8:	ldr	x10, [x0]
  4080ec:	sub	x9, x9, x8
  4080f0:	str	x9, [x0, #24]
  4080f4:	add	x9, x10, x8, lsl #2
  4080f8:	str	x9, [x0]
  4080fc:	mov	x0, x8
  408100:	ret
  408104:	mov	w11, #0x1                   	// #1
  408108:	ldr	x9, [x0, #24]
  40810c:	mov	x8, x11
  408110:	cmp	x9, x11
  408114:	b.ls	4080e8 <ferror@plt+0x6b48>  // b.plast
  408118:	ldr	w12, [x10, x8, lsl #2]
  40811c:	add	x11, x8, #0x1
  408120:	cbz	w12, 408108 <ferror@plt+0x6b68>
  408124:	b	4080e8 <ferror@plt+0x6b48>
  408128:	stp	x29, x30, [sp, #-96]!
  40812c:	stp	x28, x27, [sp, #16]
  408130:	stp	x26, x25, [sp, #32]
  408134:	stp	x24, x23, [sp, #48]
  408138:	stp	x22, x21, [sp, #64]
  40813c:	stp	x20, x19, [sp, #80]
  408140:	mov	x29, sp
  408144:	sub	sp, sp, #0x1e0
  408148:	ldr	x8, [x0, #24]
  40814c:	mov	x19, x2
  408150:	mov	x23, x0
  408154:	mov	x22, x1
  408158:	cmp	x8, #0x1
  40815c:	b.ne	408168 <ferror@plt+0x6bc8>  // b.any
  408160:	ldr	x9, [x23, #8]
  408164:	cbz	x9, 4081f4 <ferror@plt+0x6c54>
  408168:	mov	w20, wzr
  40816c:	adrp	x9, 428000 <ferror@plt+0x26a60>
  408170:	ldr	x9, [x9, #584]
  408174:	ldr	w10, [x9, #1128]
  408178:	ldr	w9, [x9, #1132]
  40817c:	cmp	w10, w9
  408180:	b.ne	4081c4 <ferror@plt+0x6c24>  // b.any
  408184:	cbz	x8, 4081cc <ferror@plt+0x6c2c>
  408188:	ldr	x9, [x22, #24]
  40818c:	cbz	x9, 4081cc <ferror@plt+0x6c2c>
  408190:	tbz	w20, #0, 408208 <ferror@plt+0x6c68>
  408194:	mov	x0, x19
  408198:	mov	x1, x22
  40819c:	bl	404b28 <ferror@plt+0x3588>
  4081a0:	ldrb	w8, [x23, #40]
  4081a4:	cbnz	w8, 4081b0 <ferror@plt+0x6c10>
  4081a8:	ldrb	w8, [x22, #40]
  4081ac:	cbz	w8, 4081cc <ferror@plt+0x6c2c>
  4081b0:	ldrb	w8, [x19, #40]
  4081b4:	mov	w22, wzr
  4081b8:	eor	w8, w8, #0x1
  4081bc:	strb	w8, [x19, #40]
  4081c0:	b	4081d0 <ferror@plt+0x6c30>
  4081c4:	mov	w22, #0x8                   	// #8
  4081c8:	b	4081d0 <ferror@plt+0x6c30>
  4081cc:	mov	w22, wzr
  4081d0:	mov	w0, w22
  4081d4:	add	sp, sp, #0x1e0
  4081d8:	ldp	x20, x19, [sp, #80]
  4081dc:	ldp	x22, x21, [sp, #64]
  4081e0:	ldp	x24, x23, [sp, #48]
  4081e4:	ldp	x26, x25, [sp, #32]
  4081e8:	ldp	x28, x27, [sp, #16]
  4081ec:	ldp	x29, x30, [sp], #96
  4081f0:	ret
  4081f4:	ldr	x9, [x23]
  4081f8:	ldr	w9, [x9]
  4081fc:	cmp	w9, #0x1
  408200:	cset	w20, eq  // eq = none
  408204:	b	40816c <ferror@plt+0x6bcc>
  408208:	cmp	x9, #0x1
  40820c:	b.ne	408240 <ferror@plt+0x6ca0>  // b.any
  408210:	ldr	x10, [x22, #8]
  408214:	cbnz	x10, 408240 <ferror@plt+0x6ca0>
  408218:	ldr	x10, [x22]
  40821c:	ldr	w10, [x10]
  408220:	cmp	w10, #0x1
  408224:	b.ne	408240 <ferror@plt+0x6ca0>  // b.any
  408228:	cmp	w20, #0x0
  40822c:	csel	x1, x22, x23, ne  // ne = any
  408230:	mov	x0, x19
  408234:	bl	404b28 <ferror@plt+0x3588>
  408238:	tbnz	w20, #0, 4081a0 <ferror@plt+0x6c00>
  40823c:	b	4081a8 <ferror@plt+0x6c08>
  408240:	cmp	x8, #0x40
  408244:	b.cc	4083ec <ferror@plt+0x6e4c>  // b.lo, b.ul, b.last
  408248:	cmp	x9, #0x3f
  40824c:	b.ls	4083ec <ferror@plt+0x6e4c>  // b.plast
  408250:	cmp	x8, x9
  408254:	csel	x8, x8, x9, hi  // hi = pmore
  408258:	cmp	x8, #0x2
  40825c:	mov	w9, #0x2                   	// #2
  408260:	csel	x24, x8, x9, hi  // hi = pmore
  408264:	add	x26, x24, #0x1
  408268:	mov	w0, #0x6                   	// #6
  40826c:	mov	x1, x24
  408270:	lsr	x21, x26, #1
  408274:	bl	402844 <ferror@plt+0x12a4>
  408278:	lsl	x0, x0, #2
  40827c:	bl	4028c8 <ferror@plt+0x1328>
  408280:	mov	x20, x0
  408284:	sub	x0, x29, #0x30
  408288:	mov	x1, x20
  40828c:	mov	x2, x24
  408290:	bl	404ab4 <ferror@plt+0x3514>
  408294:	lsl	x27, x24, #2
  408298:	add	x25, x20, x27
  40829c:	sub	x0, x29, #0x60
  4082a0:	mov	x1, x25
  4082a4:	mov	x2, x24
  4082a8:	bl	404ab4 <ferror@plt+0x3514>
  4082ac:	add	x25, x25, x27
  4082b0:	sub	x0, x29, #0x90
  4082b4:	mov	x1, x25
  4082b8:	mov	x2, x24
  4082bc:	bl	404ab4 <ferror@plt+0x3514>
  4082c0:	add	x25, x25, x27
  4082c4:	sub	x0, x29, #0xc0
  4082c8:	mov	x1, x25
  4082cc:	mov	x2, x24
  4082d0:	bl	404ab4 <ferror@plt+0x3514>
  4082d4:	add	x25, x25, x27
  4082d8:	add	x0, sp, #0xc0
  4082dc:	mov	x1, x25
  4082e0:	mov	x2, x24
  4082e4:	bl	404ab4 <ferror@plt+0x3514>
  4082e8:	add	x1, x25, x27
  4082ec:	add	x0, sp, #0xf0
  4082f0:	mov	x2, x24
  4082f4:	bl	404ab4 <ferror@plt+0x3514>
  4082f8:	mov	w1, #0x1                   	// #1
  4082fc:	mov	x0, x24
  408300:	bl	402898 <ferror@plt+0x12f8>
  408304:	mov	x24, x0
  408308:	add	x0, sp, #0x90
  40830c:	mov	x1, x24
  408310:	bl	404ad0 <ferror@plt+0x3530>
  408314:	add	x0, sp, #0x60
  408318:	mov	x1, x24
  40831c:	bl	404ad0 <ferror@plt+0x3530>
  408320:	add	x0, sp, #0x30
  408324:	mov	x1, x24
  408328:	bl	404ad0 <ferror@plt+0x3530>
  40832c:	mov	x0, x24
  408330:	mov	x1, x24
  408334:	bl	402898 <ferror@plt+0x12f8>
  408338:	add	x24, x0, #0x1
  40833c:	mov	x0, sp
  408340:	mov	x1, x24
  408344:	bl	404ad0 <ferror@plt+0x3530>
  408348:	sub	x2, x29, #0x30
  40834c:	sub	x3, x29, #0x60
  408350:	mov	x0, x23
  408354:	mov	x1, x21
  408358:	bl	4087b8 <ferror@plt+0x7218>
  40835c:	sub	x2, x29, #0x90
  408360:	sub	x3, x29, #0xc0
  408364:	mov	x0, x22
  408368:	mov	x1, x21
  40836c:	bl	4087b8 <ferror@plt+0x7218>
  408370:	mov	x0, x19
  408374:	mov	x1, x24
  408378:	bl	404b88 <ferror@plt+0x35e8>
  40837c:	ldr	x0, [x19]
  408380:	lsl	x2, x24, #2
  408384:	mov	w1, wzr
  408388:	str	x24, [x19, #24]
  40838c:	bl	401370 <memset@plt>
  408390:	sub	x0, x29, #0x60
  408394:	sub	x1, x29, #0x30
  408398:	add	x2, sp, #0xc0
  40839c:	bl	4061b8 <ferror@plt+0x4c18>
  4083a0:	mov	w22, w0
  4083a4:	cbnz	w0, 4083c0 <ferror@plt+0x6e20>
  4083a8:	sub	x0, x29, #0x90
  4083ac:	sub	x1, x29, #0xc0
  4083b0:	add	x2, sp, #0xf0
  4083b4:	bl	4061b8 <ferror@plt+0x4c18>
  4083b8:	mov	w22, w0
  4083bc:	cbz	w0, 408404 <ferror@plt+0x6e64>
  4083c0:	mov	x0, x20
  4083c4:	bl	401480 <free@plt>
  4083c8:	mov	x0, sp
  4083cc:	bl	404b10 <ferror@plt+0x3570>
  4083d0:	add	x0, sp, #0x30
  4083d4:	bl	404b10 <ferror@plt+0x3570>
  4083d8:	add	x0, sp, #0x60
  4083dc:	bl	404b10 <ferror@plt+0x3570>
  4083e0:	add	x0, sp, #0x90
  4083e4:	bl	404b10 <ferror@plt+0x3570>
  4083e8:	b	4081d0 <ferror@plt+0x6c30>
  4083ec:	mov	x0, x23
  4083f0:	mov	x1, x22
  4083f4:	mov	x2, x19
  4083f8:	bl	4085ec <ferror@plt+0x704c>
  4083fc:	mov	w22, w0
  408400:	b	4081d0 <ferror@plt+0x6c30>
  408404:	ldur	x8, [x29, #-72]
  408408:	cbz	x8, 408478 <ferror@plt+0x6ed8>
  40840c:	ldur	x8, [x29, #-168]
  408410:	cbz	x8, 408478 <ferror@plt+0x6ed8>
  408414:	sub	x0, x29, #0x60
  408418:	sub	x1, x29, #0xc0
  40841c:	add	x2, sp, #0x30
  408420:	mov	x3, xzr
  408424:	bl	406260 <ferror@plt+0x4cc0>
  408428:	mov	w22, w0
  40842c:	cbnz	w0, 4083c0 <ferror@plt+0x6e20>
  408430:	add	x0, sp, #0x30
  408434:	bl	4045c0 <ferror@plt+0x3020>
  408438:	adrp	x3, 408000 <ferror@plt+0x6a60>
  40843c:	and	x2, x26, #0xfffffffffffffffe
  408440:	add	x3, x3, #0x874
  408444:	add	x1, sp, #0x30
  408448:	mov	x0, x19
  40844c:	bl	408848 <ferror@plt+0x72a8>
  408450:	mov	w22, w0
  408454:	cbnz	w0, 4083c0 <ferror@plt+0x6e20>
  408458:	adrp	x3, 408000 <ferror@plt+0x6a60>
  40845c:	add	x3, x3, #0x874
  408460:	add	x1, sp, #0x30
  408464:	mov	x0, x19
  408468:	mov	x2, x21
  40846c:	bl	408848 <ferror@plt+0x72a8>
  408470:	mov	w22, w0
  408474:	cbnz	w0, 4083c0 <ferror@plt+0x6e20>
  408478:	ldur	x8, [x29, #-24]
  40847c:	cbz	x8, 4084ec <ferror@plt+0x6f4c>
  408480:	ldur	x8, [x29, #-120]
  408484:	cbz	x8, 4084ec <ferror@plt+0x6f4c>
  408488:	sub	x0, x29, #0x30
  40848c:	sub	x1, x29, #0x90
  408490:	add	x2, sp, #0x90
  408494:	mov	x3, xzr
  408498:	bl	406260 <ferror@plt+0x4cc0>
  40849c:	mov	w22, w0
  4084a0:	cbnz	w0, 4083c0 <ferror@plt+0x6e20>
  4084a4:	add	x0, sp, #0x90
  4084a8:	bl	4045c0 <ferror@plt+0x3020>
  4084ac:	adrp	x3, 408000 <ferror@plt+0x6a60>
  4084b0:	add	x3, x3, #0x874
  4084b4:	add	x1, sp, #0x90
  4084b8:	mov	x0, x19
  4084bc:	mov	x2, x21
  4084c0:	bl	408848 <ferror@plt+0x72a8>
  4084c4:	mov	w22, w0
  4084c8:	cbnz	w0, 4083c0 <ferror@plt+0x6e20>
  4084cc:	adrp	x3, 408000 <ferror@plt+0x6a60>
  4084d0:	add	x3, x3, #0x874
  4084d4:	add	x1, sp, #0x90
  4084d8:	mov	x0, x19
  4084dc:	mov	x2, xzr
  4084e0:	bl	408848 <ferror@plt+0x72a8>
  4084e4:	mov	w22, w0
  4084e8:	cbnz	w0, 4083c0 <ferror@plt+0x6e20>
  4084ec:	ldr	x8, [sp, #216]
  4084f0:	cbz	x8, 408558 <ferror@plt+0x6fb8>
  4084f4:	ldr	x8, [sp, #264]
  4084f8:	cbz	x8, 408558 <ferror@plt+0x6fb8>
  4084fc:	add	x0, sp, #0xc0
  408500:	add	x1, sp, #0xf0
  408504:	add	x2, sp, #0x60
  408508:	mov	x3, xzr
  40850c:	bl	406260 <ferror@plt+0x4cc0>
  408510:	mov	w22, w0
  408514:	cbnz	w0, 4083c0 <ferror@plt+0x6e20>
  408518:	add	x0, sp, #0x60
  40851c:	bl	4045c0 <ferror@plt+0x3020>
  408520:	ldrb	w8, [sp, #232]
  408524:	ldrb	w9, [sp, #280]
  408528:	adrp	x10, 408000 <ferror@plt+0x6a60>
  40852c:	adrp	x11, 408000 <ferror@plt+0x6a60>
  408530:	add	x10, x10, #0x978
  408534:	add	x11, x11, #0x874
  408538:	cmp	w8, w9
  40853c:	csel	x3, x11, x10, eq  // eq = none
  408540:	add	x1, sp, #0x60
  408544:	mov	x0, x19
  408548:	mov	x2, x21
  40854c:	bl	408848 <ferror@plt+0x72a8>
  408550:	mov	w22, w0
  408554:	b	4083c0 <ferror@plt+0x6e20>
  408558:	mov	w22, wzr
  40855c:	b	4083c0 <ferror@plt+0x6e20>
  408560:	stp	x29, x30, [sp, #-48]!
  408564:	ldr	x9, [x0, #16]
  408568:	str	x21, [sp, #16]
  40856c:	stp	x20, x19, [sp, #32]
  408570:	mov	w19, w3
  408574:	mov	x20, x0
  408578:	mov	x8, x1
  40857c:	subs	x1, x9, x1
  408580:	mov	w21, w2
  408584:	mov	x29, sp
  408588:	b.cs	40859c <ferror@plt+0x6ffc>  // b.hs, b.nlast
  40858c:	sub	x1, x8, x9
  408590:	mov	x0, x20
  408594:	bl	40714c <ferror@plt+0x5bac>
  408598:	b	4085a4 <ferror@plt+0x7004>
  40859c:	mov	x0, x20
  4085a0:	bl	4044d8 <ferror@plt+0x2f38>
  4085a4:	mov	x0, x20
  4085a8:	bl	4045c0 <ferror@plt+0x3020>
  4085ac:	ldr	x8, [x20, #24]
  4085b0:	cbz	x8, 4085c0 <ferror@plt+0x7020>
  4085b4:	eor	w8, w21, w19
  4085b8:	and	w8, w8, #0x1
  4085bc:	strb	w8, [x20, #40]
  4085c0:	ldp	x20, x19, [sp, #32]
  4085c4:	ldr	x21, [sp, #16]
  4085c8:	ldp	x29, x30, [sp], #48
  4085cc:	ret
  4085d0:	ldr	x8, [x0, #24]
  4085d4:	ldr	x9, [x0]
  4085d8:	add	x8, x8, x1
  4085dc:	sub	x9, x9, x1, lsl #2
  4085e0:	str	x8, [x0, #24]
  4085e4:	str	x9, [x0]
  4085e8:	ret
  4085ec:	stp	x29, x30, [sp, #-80]!
  4085f0:	stp	x24, x23, [sp, #32]
  4085f4:	stp	x22, x21, [sp, #48]
  4085f8:	stp	x20, x19, [sp, #64]
  4085fc:	ldr	x21, [x0, #24]
  408600:	ldr	x22, [x1, #24]
  408604:	str	x25, [sp, #16]
  408608:	ldr	x24, [x0]
  40860c:	ldr	x25, [x1]
  408610:	mov	x0, x21
  408614:	mov	x1, x22
  408618:	mov	x29, sp
  40861c:	mov	x19, x2
  408620:	bl	402898 <ferror@plt+0x12f8>
  408624:	mov	w1, #0x1                   	// #1
  408628:	mov	x20, x0
  40862c:	bl	402898 <ferror@plt+0x12f8>
  408630:	mov	x1, x0
  408634:	mov	x0, x19
  408638:	bl	404b88 <ferror@plt+0x35e8>
  40863c:	ldr	x8, [x19, #32]
  408640:	ldr	x23, [x19]
  408644:	mov	w1, wzr
  408648:	lsl	x2, x8, #2
  40864c:	mov	x0, x23
  408650:	bl	401370 <memset@plt>
  408654:	adrp	x9, 428000 <ferror@plt+0x26a60>
  408658:	ldr	x11, [x9, #584]
  40865c:	mov	x8, xzr
  408660:	ldr	w12, [x11, #1128]
  408664:	add	x15, x11, #0x468
  408668:	add	x10, x11, #0x46c
  40866c:	cbz	x20, 408778 <ferror@plt+0x71d8>
  408670:	ldr	w16, [x11, #1132]
  408674:	cmp	w12, w16
  408678:	b.ne	408778 <ferror@plt+0x71d8>  // b.any
  40867c:	ldr	x11, [x9, #584]
  408680:	mov	x14, #0xa7640000            	// #2808348672
  408684:	mov	w12, #0xca00                	// #51712
  408688:	movk	x14, #0xb6b3, lsl #32
  40868c:	mov	x10, xzr
  408690:	mov	x8, xzr
  408694:	movk	w12, #0x3b9a, lsl #16
  408698:	sub	x13, x22, #0x1
  40869c:	add	x9, x11, #0x468
  4086a0:	movk	x14, #0xde0, lsl #48
  4086a4:	ldr	w1, [x15]
  4086a8:	cmp	x10, x13
  4086ac:	csel	x18, x10, x13, cc  // cc = lo, ul, last
  4086b0:	cmp	x18, x22
  4086b4:	mov	x17, xzr
  4086b8:	b.cs	408720 <ferror@plt+0x7180>  // b.hs, b.nlast
  4086bc:	sub	x0, x10, x22
  4086c0:	add	x0, x0, #0x1
  4086c4:	bic	x0, x0, x0, asr #63
  4086c8:	cmp	x0, x21
  4086cc:	b.cs	408720 <ferror@plt+0x7180>  // b.hs, b.nlast
  4086d0:	cmp	w1, w16
  4086d4:	b.ne	408720 <ferror@plt+0x7180>  // b.any
  4086d8:	mov	x17, xzr
  4086dc:	ldrsw	x1, [x24, x0, lsl #2]
  4086e0:	ldrsw	x2, [x25, x18, lsl #2]
  4086e4:	madd	x8, x2, x1, x8
  4086e8:	cmp	x8, x14
  4086ec:	b.cc	4086fc <ferror@plt+0x715c>  // b.lo, b.ul, b.last
  4086f0:	udiv	x1, x8, x12
  4086f4:	add	x17, x1, x17
  4086f8:	msub	x8, x1, x12, x8
  4086fc:	ldr	w1, [x15]
  408700:	sub	x18, x18, #0x1
  408704:	cmp	x18, x22
  408708:	b.cs	408720 <ferror@plt+0x7180>  // b.hs, b.nlast
  40870c:	add	x0, x0, #0x1
  408710:	cmp	x0, x21
  408714:	b.cs	408720 <ferror@plt+0x7180>  // b.hs, b.nlast
  408718:	cmp	w1, w16
  40871c:	b.eq	4086dc <ferror@plt+0x713c>  // b.none
  408720:	sub	x15, x12, #0x1
  408724:	cmp	x8, x15
  408728:	b.ls	408740 <ferror@plt+0x71a0>  // b.plast
  40872c:	udiv	x15, x8, x12
  408730:	add	x16, x17, x15
  408734:	msub	x15, x15, x12, x8
  408738:	mov	x8, x16
  40873c:	b	408748 <ferror@plt+0x71a8>
  408740:	mov	x15, x8
  408744:	mov	x8, x17
  408748:	str	w15, [x23, x10, lsl #2]
  40874c:	ldr	w15, [x11, #1128]
  408750:	add	x10, x10, #0x1
  408754:	cmp	x10, x20
  408758:	b.cs	40876c <ferror@plt+0x71cc>  // b.hs, b.nlast
  40875c:	ldr	w16, [x11, #1132]
  408760:	cmp	w15, w16
  408764:	mov	x15, x9
  408768:	b.eq	4086a4 <ferror@plt+0x7104>  // b.none
  40876c:	add	x10, x11, #0x46c
  408770:	cbnz	x8, 408780 <ferror@plt+0x71e0>
  408774:	b	408788 <ferror@plt+0x71e8>
  408778:	mov	x9, x15
  40877c:	cbz	x8, 408788 <ferror@plt+0x71e8>
  408780:	str	w8, [x23, x20, lsl #2]
  408784:	add	x20, x20, #0x1
  408788:	str	x20, [x19, #24]
  40878c:	ldr	w8, [x9]
  408790:	ldr	w9, [x10]
  408794:	ldp	x20, x19, [sp, #64]
  408798:	ldp	x22, x21, [sp, #48]
  40879c:	ldp	x24, x23, [sp, #32]
  4087a0:	ldr	x25, [sp, #16]
  4087a4:	cmp	w8, w9
  4087a8:	cset	w8, ne  // ne = any
  4087ac:	lsl	w0, w8, #3
  4087b0:	ldp	x29, x30, [sp], #80
  4087b4:	ret
  4087b8:	stp	x29, x30, [sp, #-48]!
  4087bc:	ldr	x8, [x0, #24]
  4087c0:	stp	x22, x21, [sp, #16]
  4087c4:	stp	x20, x19, [sp, #32]
  4087c8:	mov	x21, x0
  4087cc:	subs	x8, x8, x1
  4087d0:	mov	x19, x2
  4087d4:	mov	x29, sp
  4087d8:	b.ls	408824 <ferror@plt+0x7284>  // b.plast
  4087dc:	ldr	x9, [x21]
  4087e0:	ldr	x0, [x3]
  4087e4:	lsl	x22, x1, #2
  4087e8:	stp	xzr, x1, [x19, #16]
  4087ec:	add	x1, x9, x22
  4087f0:	lsl	x2, x8, #2
  4087f4:	mov	x20, x3
  4087f8:	stp	xzr, x8, [x3, #16]
  4087fc:	str	xzr, [x3, #8]
  408800:	str	xzr, [x19, #8]
  408804:	bl	401250 <memcpy@plt>
  408808:	ldr	x0, [x19]
  40880c:	ldr	x1, [x21]
  408810:	mov	x2, x22
  408814:	bl	401250 <memcpy@plt>
  408818:	mov	x0, x20
  40881c:	bl	4045c0 <ferror@plt+0x3020>
  408820:	b	408830 <ferror@plt+0x7290>
  408824:	mov	x0, x19
  408828:	mov	x1, x21
  40882c:	bl	404b28 <ferror@plt+0x3588>
  408830:	mov	x0, x19
  408834:	bl	4045c0 <ferror@plt+0x3020>
  408838:	ldp	x20, x19, [sp, #32]
  40883c:	ldp	x22, x21, [sp, #16]
  408840:	ldp	x29, x30, [sp], #48
  408844:	ret
  408848:	stp	x29, x30, [sp, #-16]!
  40884c:	ldr	x10, [x0]
  408850:	ldr	x8, [x1]
  408854:	ldr	x9, [x1, #24]
  408858:	mov	x29, sp
  40885c:	add	x0, x10, x2, lsl #2
  408860:	mov	x1, x8
  408864:	mov	x2, x9
  408868:	blr	x3
  40886c:	ldp	x29, x30, [sp], #16
  408870:	ret
  408874:	sub	sp, sp, #0x50
  408878:	stp	x22, x21, [sp, #48]
  40887c:	adrp	x22, 428000 <ferror@plt+0x26a60>
  408880:	ldr	x8, [x22, #584]
  408884:	stp	x29, x30, [sp, #16]
  408888:	add	x29, sp, #0x10
  40888c:	stp	x24, x23, [sp, #32]
  408890:	stp	x20, x19, [sp, #64]
  408894:	sturb	wzr, [x29, #-4]
  408898:	ldr	w9, [x8, #1128]
  40889c:	mov	x19, x0
  4088a0:	mov	x23, xzr
  4088a4:	cbz	x2, 4088f8 <ferror@plt+0x7358>
  4088a8:	ldr	w8, [x8, #1132]
  4088ac:	cmp	w9, w8
  4088b0:	b.ne	4088f8 <ferror@plt+0x7358>  // b.any
  4088b4:	mov	x20, x2
  4088b8:	mov	x21, x1
  4088bc:	mov	x23, xzr
  4088c0:	lsl	x24, x23, #2
  4088c4:	ldr	w0, [x19, x24]
  4088c8:	ldr	w1, [x21, x24]
  4088cc:	sub	x2, x29, #0x4
  4088d0:	bl	40809c <ferror@plt+0x6afc>
  4088d4:	ldr	x8, [x22, #584]
  4088d8:	str	w0, [x19, x24]
  4088dc:	add	x23, x23, #0x1
  4088e0:	cmp	x23, x20
  4088e4:	ldr	w9, [x8, #1128]
  4088e8:	b.cs	4088f8 <ferror@plt+0x7358>  // b.hs, b.nlast
  4088ec:	ldr	w8, [x8, #1132]
  4088f0:	cmp	w9, w8
  4088f4:	b.eq	4088c0 <ferror@plt+0x7320>  // b.none
  4088f8:	ldr	x9, [x22, #584]
  4088fc:	ldr	w10, [x9, #1128]
  408900:	ldr	w8, [x9, #1132]
  408904:	add	x9, x9, #0x468
  408908:	cmp	w10, w8
  40890c:	b.ne	408950 <ferror@plt+0x73b0>  // b.any
  408910:	ldurb	w10, [x29, #-4]
  408914:	tbz	w10, #0, 408950 <ferror@plt+0x73b0>
  408918:	add	x19, x19, x23, lsl #2
  40891c:	ldr	w0, [x19]
  408920:	sub	x2, x29, #0x4
  408924:	mov	w1, wzr
  408928:	bl	40809c <ferror@plt+0x6afc>
  40892c:	ldr	x9, [x22, #584]
  408930:	str	w0, [x19], #4
  408934:	ldr	w10, [x9, #1128]
  408938:	ldr	w8, [x9, #1132]
  40893c:	cmp	w10, w8
  408940:	b.ne	40894c <ferror@plt+0x73ac>  // b.any
  408944:	ldurb	w10, [x29, #-4]
  408948:	tbnz	w10, #0, 40891c <ferror@plt+0x737c>
  40894c:	add	x9, x9, #0x468
  408950:	ldr	w9, [x9]
  408954:	ldp	x20, x19, [sp, #64]
  408958:	ldp	x22, x21, [sp, #48]
  40895c:	ldp	x24, x23, [sp, #32]
  408960:	ldp	x29, x30, [sp, #16]
  408964:	cmp	w9, w8
  408968:	cset	w8, ne  // ne = any
  40896c:	lsl	w0, w8, #3
  408970:	add	sp, sp, #0x50
  408974:	ret
  408978:	sub	sp, sp, #0x50
  40897c:	stp	x22, x21, [sp, #48]
  408980:	adrp	x22, 428000 <ferror@plt+0x26a60>
  408984:	ldr	x8, [x22, #584]
  408988:	stp	x29, x30, [sp, #16]
  40898c:	add	x29, sp, #0x10
  408990:	stp	x24, x23, [sp, #32]
  408994:	stp	x20, x19, [sp, #64]
  408998:	sturb	wzr, [x29, #-4]
  40899c:	ldr	w9, [x8, #1128]
  4089a0:	mov	x19, x0
  4089a4:	mov	x23, xzr
  4089a8:	cbz	x2, 4089fc <ferror@plt+0x745c>
  4089ac:	ldr	w8, [x8, #1132]
  4089b0:	cmp	w9, w8
  4089b4:	b.ne	4089fc <ferror@plt+0x745c>  // b.any
  4089b8:	mov	x20, x2
  4089bc:	mov	x21, x1
  4089c0:	mov	x23, xzr
  4089c4:	lsl	x24, x23, #2
  4089c8:	ldr	w0, [x19, x24]
  4089cc:	ldr	w1, [x21, x24]
  4089d0:	sub	x2, x29, #0x4
  4089d4:	bl	408070 <ferror@plt+0x6ad0>
  4089d8:	ldr	x8, [x22, #584]
  4089dc:	str	w0, [x19, x24]
  4089e0:	add	x23, x23, #0x1
  4089e4:	cmp	x23, x20
  4089e8:	ldr	w9, [x8, #1128]
  4089ec:	b.cs	4089fc <ferror@plt+0x745c>  // b.hs, b.nlast
  4089f0:	ldr	w8, [x8, #1132]
  4089f4:	cmp	w9, w8
  4089f8:	b.eq	4089c4 <ferror@plt+0x7424>  // b.none
  4089fc:	ldr	x9, [x22, #584]
  408a00:	ldr	w10, [x9, #1128]
  408a04:	ldr	w8, [x9, #1132]
  408a08:	add	x9, x9, #0x468
  408a0c:	cmp	w10, w8
  408a10:	b.ne	408a54 <ferror@plt+0x74b4>  // b.any
  408a14:	ldurb	w10, [x29, #-4]
  408a18:	tbz	w10, #0, 408a54 <ferror@plt+0x74b4>
  408a1c:	add	x19, x19, x23, lsl #2
  408a20:	ldr	w0, [x19]
  408a24:	sub	x2, x29, #0x4
  408a28:	mov	w1, wzr
  408a2c:	bl	408070 <ferror@plt+0x6ad0>
  408a30:	ldr	x9, [x22, #584]
  408a34:	str	w0, [x19], #4
  408a38:	ldr	w10, [x9, #1128]
  408a3c:	ldr	w8, [x9, #1132]
  408a40:	cmp	w10, w8
  408a44:	b.ne	408a50 <ferror@plt+0x74b0>  // b.any
  408a48:	ldurb	w10, [x29, #-4]
  408a4c:	tbnz	w10, #0, 408a20 <ferror@plt+0x7480>
  408a50:	add	x9, x9, #0x468
  408a54:	ldr	w9, [x9]
  408a58:	ldp	x20, x19, [sp, #64]
  408a5c:	ldp	x22, x21, [sp, #48]
  408a60:	ldp	x24, x23, [sp, #32]
  408a64:	ldp	x29, x30, [sp, #16]
  408a68:	cmp	w9, w8
  408a6c:	cset	w8, ne  // ne = any
  408a70:	lsl	w0, w8, #3
  408a74:	add	sp, sp, #0x50
  408a78:	ret
  408a7c:	sub	sp, sp, #0xc0
  408a80:	stp	x24, x23, [sp, #144]
  408a84:	stp	x22, x21, [sp, #160]
  408a88:	ldr	x22, [x1, #24]
  408a8c:	ldr	x23, [x0, #24]
  408a90:	stp	x20, x19, [sp, #176]
  408a94:	mov	x20, x1
  408a98:	mov	x21, x0
  408a9c:	sub	x8, x23, x22
  408aa0:	mov	x0, x2
  408aa4:	mov	x1, x23
  408aa8:	stp	x29, x30, [sp, #96]
  408aac:	stp	x28, x27, [sp, #112]
  408ab0:	stp	x26, x25, [sp, #128]
  408ab4:	add	x29, sp, #0x60
  408ab8:	mov	x26, x3
  408abc:	mov	x19, x2
  408ac0:	str	x8, [sp, #32]
  408ac4:	bl	404b88 <ferror@plt+0x35e8>
  408ac8:	ldr	x8, [x19, #32]
  408acc:	ldr	x0, [x19]
  408ad0:	mov	w1, wzr
  408ad4:	lsl	x2, x8, #2
  408ad8:	bl	401370 <memset@plt>
  408adc:	ldp	x8, x9, [x21, #8]
  408ae0:	ldr	x0, [x20]
  408ae4:	str	x23, [x19, #24]
  408ae8:	sub	x1, x22, #0x1
  408aec:	stp	x8, x9, [x19, #8]
  408af0:	ldrsw	x25, [x0, x1, lsl #2]
  408af4:	cmp	x22, #0x2
  408af8:	str	x19, [sp]
  408afc:	b.cc	408b80 <ferror@plt+0x75e0>  // b.lo, b.ul, b.last
  408b00:	bl	408dac <ferror@plt+0x780c>
  408b04:	tbz	w0, #0, 408b80 <ferror@plt+0x75e0>
  408b08:	cmp	w25, #0x10, lsl #12
  408b0c:	cset	w8, hi  // hi = pmore
  408b10:	b.hi	408b84 <ferror@plt+0x75e4>  // b.pmore
  408b14:	mov	x0, x21
  408b18:	mov	x1, x20
  408b1c:	mov	x2, x25
  408b20:	bl	408de4 <ferror@plt+0x7844>
  408b24:	mov	w25, w0
  408b28:	cbnz	w0, 408d88 <ferror@plt+0x77e8>
  408b2c:	ldr	x8, [x21, #24]
  408b30:	ldr	x22, [x20, #24]
  408b34:	mov	x0, x21
  408b38:	cmp	x8, x22
  408b3c:	csel	x8, x8, x22, hi  // hi = pmore
  408b40:	add	x23, x8, #0x1
  408b44:	mov	x1, x23
  408b48:	bl	404b88 <ferror@plt+0x35e8>
  408b4c:	ldr	x8, [x21, #24]
  408b50:	cmp	x23, x8
  408b54:	b.ls	408b5c <ferror@plt+0x75bc>  // b.plast
  408b58:	str	x23, [x21, #24]
  408b5c:	ldr	x0, [x20]
  408b60:	ldr	x8, [x21, #24]
  408b64:	sub	x1, x22, #0x1
  408b68:	ldrsw	x25, [x0, x1, lsl #2]
  408b6c:	sub	x8, x8, x22
  408b70:	str	x8, [sp, #32]
  408b74:	bl	408dac <ferror@plt+0x780c>
  408b78:	mov	w8, w0
  408b7c:	b	408b84 <ferror@plt+0x75e4>
  408b80:	mov	w8, wzr
  408b84:	ldr	x1, [x21, #24]
  408b88:	str	x21, [sp, #8]
  408b8c:	ldr	x21, [sp]
  408b90:	str	x8, [sp, #40]
  408b94:	and	x8, x8, #0x1
  408b98:	add	x19, x25, x8
  408b9c:	mov	x0, x21
  408ba0:	str	x1, [sp, #24]
  408ba4:	bl	404b88 <ferror@plt+0x35e8>
  408ba8:	ldr	x8, [x21, #32]
  408bac:	ldr	x0, [x21]
  408bb0:	mov	w1, wzr
  408bb4:	lsl	x2, x8, #2
  408bb8:	bl	401370 <memset@plt>
  408bbc:	ldr	x21, [x21, #8]
  408bc0:	mov	w1, #0x8                   	// #8
  408bc4:	mov	x0, x26
  408bc8:	bl	402898 <ferror@plt+0x12f8>
  408bcc:	mov	x8, #0xe38f                	// #58255
  408bd0:	movk	x8, #0x8e38, lsl #16
  408bd4:	movk	x8, #0x38e3, lsl #32
  408bd8:	movk	x8, #0xe38e, lsl #48
  408bdc:	umulh	x8, x0, x8
  408be0:	sub	x8, x21, x8, lsr #3
  408be4:	ldr	x21, [sp, #8]
  408be8:	add	x1, x22, #0x1
  408bec:	add	x0, sp, #0x30
  408bf0:	str	x8, [sp, #16]
  408bf4:	bl	404ad0 <ferror@plt+0x3530>
  408bf8:	ldr	x23, [sp, #32]
  408bfc:	mov	w25, wzr
  408c00:	sub	x24, x22, #0x1
  408c04:	b	408c10 <ferror@plt+0x7670>
  408c08:	mov	w8, #0x5                   	// #5
  408c0c:	cbnz	w8, 408d54 <ferror@plt+0x77b4>
  408c10:	adrp	x8, 428000 <ferror@plt+0x26a60>
  408c14:	ldr	x8, [x8, #584]
  408c18:	ldr	w9, [x8, #1128]
  408c1c:	ldr	x10, [sp, #24]
  408c20:	cbz	x10, 408d5c <ferror@plt+0x77bc>
  408c24:	ldr	x10, [sp, #16]
  408c28:	sub	x23, x23, #0x1
  408c2c:	cmp	x23, x10
  408c30:	b.cc	408d5c <ferror@plt+0x77bc>  // b.lo, b.ul, b.last
  408c34:	ldr	x10, [sp, #32]
  408c38:	cmp	x23, x10
  408c3c:	b.cs	408d5c <ferror@plt+0x77bc>  // b.hs, b.nlast
  408c40:	ldr	w8, [x8, #1132]
  408c44:	cmp	w9, w8
  408c48:	b.ne	408d5c <ferror@plt+0x77bc>  // b.any
  408c4c:	ldr	x8, [x21]
  408c50:	mov	x1, x20
  408c54:	mov	x2, x22
  408c58:	add	x26, x8, x23, lsl #2
  408c5c:	mov	x0, x26
  408c60:	bl	408e38 <ferror@plt+0x7898>
  408c64:	mov	x8, #0x8000000000000000    	// #-9223372036854775808
  408c68:	cmp	x0, x8
  408c6c:	b.eq	408c08 <ferror@plt+0x7668>  // b.none
  408c70:	mov	x21, xzr
  408c74:	mov	x27, x0
  408c78:	tbnz	x0, #63, 408d3c <ferror@plt+0x779c>
  408c7c:	ldrsw	x8, [x26, x22, lsl #2]
  408c80:	ldrsw	x9, [x26, x24, lsl #2]
  408c84:	mov	w10, #0xca00                	// #51712
  408c88:	movk	w10, #0x3b9a, lsl #16
  408c8c:	madd	x8, x8, x10, x9
  408c90:	udiv	x28, x8, x19
  408c94:	cmp	x28, #0x1
  408c98:	b.hi	408cb8 <ferror@plt+0x7718>  // b.pmore
  408c9c:	ldr	x1, [x20]
  408ca0:	mov	x0, x26
  408ca4:	mov	x2, x22
  408ca8:	bl	408978 <ferror@plt+0x73d8>
  408cac:	cbnz	w0, 408ce0 <ferror@plt+0x7740>
  408cb0:	mov	w28, #0x1                   	// #1
  408cb4:	b	408cec <ferror@plt+0x774c>
  408cb8:	add	x2, sp, #0x30
  408cbc:	mov	x0, x20
  408cc0:	mov	x1, x28
  408cc4:	bl	407ae4 <ferror@plt+0x6544>
  408cc8:	cbnz	w0, 408ce0 <ferror@plt+0x7740>
  408ccc:	ldr	x1, [sp, #48]
  408cd0:	ldr	x2, [sp, #72]
  408cd4:	mov	x0, x26
  408cd8:	bl	408978 <ferror@plt+0x73d8>
  408cdc:	cbz	w0, 408cec <ferror@plt+0x774c>
  408ce0:	mov	w25, w0
  408ce4:	mov	w8, #0x5                   	// #5
  408ce8:	b	408d34 <ferror@plt+0x7794>
  408cec:	ldr	x8, [sp, #40]
  408cf0:	add	x21, x28, x21
  408cf4:	tbz	w8, #0, 408d28 <ferror@plt+0x7788>
  408cf8:	mov	x0, x26
  408cfc:	mov	x1, x20
  408d00:	mov	x2, x22
  408d04:	bl	408e38 <ferror@plt+0x7898>
  408d08:	mov	x8, #0x8000000000000000    	// #-9223372036854775808
  408d0c:	mov	x27, x0
  408d10:	cmp	x0, x8
  408d14:	b.ne	408d2c <ferror@plt+0x778c>  // b.any
  408d18:	mov	w25, wzr
  408d1c:	mov	w8, #0x5                   	// #5
  408d20:	mov	x27, #0x8000000000000000    	// #-9223372036854775808
  408d24:	b	408d34 <ferror@plt+0x7794>
  408d28:	mov	x27, #0xffffffffffffffff    	// #-1
  408d2c:	mov	w8, wzr
  408d30:	mov	w25, wzr
  408d34:	cbnz	w8, 408d4c <ferror@plt+0x77ac>
  408d38:	tbz	x27, #63, 408c7c <ferror@plt+0x76dc>
  408d3c:	ldr	x9, [sp]
  408d40:	mov	w8, wzr
  408d44:	ldr	x9, [x9]
  408d48:	str	w21, [x9, x23, lsl #2]
  408d4c:	ldr	x21, [sp, #8]
  408d50:	cbz	w8, 408c10 <ferror@plt+0x7670>
  408d54:	cmp	w8, #0x5
  408d58:	b.ne	408d88 <ferror@plt+0x77e8>  // b.any
  408d5c:	cbnz	w25, 408d7c <ferror@plt+0x77dc>
  408d60:	adrp	x8, 428000 <ferror@plt+0x26a60>
  408d64:	ldr	x8, [x8, #584]
  408d68:	ldr	w9, [x8, #1128]
  408d6c:	ldr	w8, [x8, #1132]
  408d70:	cmp	w9, w8
  408d74:	cset	w8, ne  // ne = any
  408d78:	lsl	w25, w8, #3
  408d7c:	add	x0, sp, #0x30
  408d80:	bl	404b10 <ferror@plt+0x3570>
  408d84:	b	408d88 <ferror@plt+0x77e8>
  408d88:	mov	w0, w25
  408d8c:	ldp	x20, x19, [sp, #176]
  408d90:	ldp	x22, x21, [sp, #160]
  408d94:	ldp	x24, x23, [sp, #144]
  408d98:	ldp	x26, x25, [sp, #128]
  408d9c:	ldp	x28, x27, [sp, #112]
  408da0:	ldp	x29, x30, [sp, #96]
  408da4:	add	sp, sp, #0xc0
  408da8:	ret
  408dac:	cbz	x1, 408ddc <ferror@plt+0x783c>
  408db0:	sub	x8, x0, #0x4
  408db4:	mov	x9, x1
  408db8:	ldr	w10, [x8, x9, lsl #2]
  408dbc:	sub	x11, x9, #0x2
  408dc0:	cmp	w10, #0x0
  408dc4:	cset	w0, ne  // ne = any
  408dc8:	cmp	x11, x1
  408dcc:	b.cs	408dd8 <ferror@plt+0x7838>  // b.hs, b.nlast
  408dd0:	sub	x9, x9, #0x1
  408dd4:	cbz	w10, 408db8 <ferror@plt+0x7818>
  408dd8:	ret
  408ddc:	mov	w0, wzr
  408de0:	ret
  408de4:	stp	x29, x30, [sp, #-48]!
  408de8:	str	x21, [sp, #16]
  408dec:	mov	x21, x0
  408df0:	mov	x0, x2
  408df4:	stp	x20, x19, [sp, #32]
  408df8:	mov	x29, sp
  408dfc:	mov	x19, x1
  408e00:	bl	407d80 <ferror@plt+0x67e0>
  408e04:	mov	w8, #0x9                   	// #9
  408e08:	sub	x20, x8, x0
  408e0c:	mov	x0, x21
  408e10:	mov	x1, x20
  408e14:	bl	407214 <ferror@plt+0x5c74>
  408e18:	cbnz	w0, 408e28 <ferror@plt+0x7888>
  408e1c:	mov	x0, x19
  408e20:	mov	x1, x20
  408e24:	bl	407214 <ferror@plt+0x5c74>
  408e28:	ldp	x20, x19, [sp, #32]
  408e2c:	ldr	x21, [sp, #16]
  408e30:	ldp	x29, x30, [sp], #48
  408e34:	ret
  408e38:	stp	x29, x30, [sp, #-16]!
  408e3c:	ldr	x8, [x1, #24]
  408e40:	mov	x29, sp
  408e44:	cmp	x8, x2
  408e48:	b.ls	408e74 <ferror@plt+0x78d4>  // b.plast
  408e4c:	ldr	w9, [x0, x2, lsl #2]
  408e50:	cbz	w9, 408e60 <ferror@plt+0x78c0>
  408e54:	ldr	x1, [x1]
  408e58:	add	x2, x2, #0x1
  408e5c:	b	408e8c <ferror@plt+0x78ec>
  408e60:	cmp	x8, x2
  408e64:	b.ls	408e74 <ferror@plt+0x78d4>  // b.plast
  408e68:	mov	x0, #0xffffffffffffffff    	// #-1
  408e6c:	ldp	x29, x30, [sp], #16
  408e70:	ret
  408e74:	ldr	w8, [x0, x2, lsl #2]
  408e78:	cbz	w8, 408e88 <ferror@plt+0x78e8>
  408e7c:	mov	w0, #0x1                   	// #1
  408e80:	ldp	x29, x30, [sp], #16
  408e84:	ret
  408e88:	ldr	x1, [x1]
  408e8c:	bl	404424 <ferror@plt+0x2e84>
  408e90:	ldp	x29, x30, [sp], #16
  408e94:	ret
  408e98:	sub	sp, sp, #0x60
  408e9c:	stp	x29, x30, [sp, #48]
  408ea0:	add	x29, sp, #0x30
  408ea4:	str	x21, [sp, #64]
  408ea8:	stp	x20, x19, [sp, #80]
  408eac:	mov	x19, x2
  408eb0:	mov	x20, x1
  408eb4:	mov	x21, x0
  408eb8:	mov	x0, sp
  408ebc:	add	x1, x29, #0x18
  408ec0:	mov	w2, #0x2                   	// #2
  408ec4:	bl	404ab4 <ferror@plt+0x3514>
  408ec8:	mov	x0, sp
  408ecc:	bl	404228 <ferror@plt+0x2c88>
  408ed0:	mov	x0, sp
  408ed4:	mov	x1, x21
  408ed8:	mov	x2, x20
  408edc:	mov	x3, x19
  408ee0:	bl	4064ac <ferror@plt+0x4f0c>
  408ee4:	ldp	x20, x19, [sp, #80]
  408ee8:	ldr	x21, [sp, #64]
  408eec:	ldp	x29, x30, [sp, #48]
  408ef0:	add	sp, sp, #0x60
  408ef4:	ret
  408ef8:	stp	x29, x30, [sp, #-32]!
  408efc:	stp	x20, x19, [sp, #16]
  408f00:	ldr	x8, [x1, #8]
  408f04:	mov	x29, sp
  408f08:	cbz	x8, 408f1c <ferror@plt+0x797c>
  408f0c:	mov	w0, #0x1                   	// #1
  408f10:	mov	x1, xzr
  408f14:	bl	402628 <ferror@plt+0x1088>
  408f18:	b	408f3c <ferror@plt+0x799c>
  408f1c:	mov	x20, x1
  408f20:	mov	x1, x0
  408f24:	mov	x0, x2
  408f28:	mov	x19, x3
  408f2c:	bl	404b28 <ferror@plt+0x3588>
  408f30:	mov	x0, x20
  408f34:	mov	x1, x19
  408f38:	bl	405928 <ferror@plt+0x4388>
  408f3c:	ldp	x20, x19, [sp, #16]
  408f40:	ldp	x29, x30, [sp], #32
  408f44:	ret
  408f48:	sub	sp, sp, #0x70
  408f4c:	stp	x28, x27, [sp, #32]
  408f50:	stp	x22, x21, [sp, #80]
  408f54:	adrp	x22, 411000 <ferror@plt+0xfa60>
  408f58:	adrp	x21, 411000 <ferror@plt+0xfa60>
  408f5c:	adrp	x27, 411000 <ferror@plt+0xfa60>
  408f60:	stp	x29, x30, [sp, #16]
  408f64:	stp	x26, x25, [sp, #48]
  408f68:	stp	x24, x23, [sp, #64]
  408f6c:	stp	x20, x19, [sp, #96]
  408f70:	add	x29, sp, #0x10
  408f74:	mov	x19, x1
  408f78:	mov	w20, w0
  408f7c:	mov	w25, wzr
  408f80:	mov	w26, wzr
  408f84:	adrp	x24, 428000 <ferror@plt+0x26a60>
  408f88:	add	x22, x22, #0xf18
  408f8c:	add	x21, x21, #0xd78
  408f90:	add	x27, x27, #0xcf8
  408f94:	adrp	x23, 428000 <ferror@plt+0x26a60>
  408f98:	adrp	x28, 428000 <ferror@plt+0x26a60>
  408f9c:	stur	wzr, [x29, #-4]
  408fa0:	str	wzr, [x24, #552]
  408fa4:	b	408fb8 <ferror@plt+0x7a18>
  408fa8:	mov	w2, wzr
  408fac:	mov	w25, #0x1                   	// #1
  408fb0:	mov	w26, #0x1                   	// #1
  408fb4:	cbnz	w2, 409114 <ferror@plt+0x7b74>
  408fb8:	sub	x4, x29, #0x4
  408fbc:	mov	w0, w20
  408fc0:	mov	x1, x19
  408fc4:	mov	x2, x22
  408fc8:	mov	x3, x21
  408fcc:	bl	401450 <getopt_long@plt>
  408fd0:	add	w8, w0, #0x1
  408fd4:	mov	w2, w0
  408fd8:	cmp	w8, #0x79
  408fdc:	mov	w0, #0x4                   	// #4
  408fe0:	b.hi	4091f0 <ferror@plt+0x7c50>  // b.pmore
  408fe4:	adr	x9, 408fa8 <ferror@plt+0x7a08>
  408fe8:	ldrb	w10, [x27, x8]
  408fec:	add	x9, x9, x10, lsl #2
  408ff0:	br	x9
  408ff4:	ldr	x8, [x23, #584]
  408ff8:	mov	w2, wzr
  408ffc:	ldrh	w9, [x8, #1138]
  409000:	orr	w9, w9, #0x80
  409004:	strh	w9, [x8, #1138]
  409008:	b	408fb4 <ferror@plt+0x7a14>
  40900c:	ldr	x8, [x23, #584]
  409010:	ldr	x9, [x8, #1248]
  409014:	ldrh	w10, [x8, #1138]
  409018:	ldrb	w9, [x9]
  40901c:	orr	w10, w10, #0x2
  409020:	b	4090e4 <ferror@plt+0x7b44>
  409024:	ldr	x8, [x23, #584]
  409028:	ldr	x1, [x28, #544]
  40902c:	add	x0, x8, #0x4b8
  409030:	bl	409248 <ferror@plt+0x7ca8>
  409034:	cbnz	w0, 4091f0 <ferror@plt+0x7c50>
  409038:	mov	w2, wzr
  40903c:	b	408fb4 <ferror@plt+0x7a14>
  409040:	ldr	x8, [x23, #584]
  409044:	ldr	x9, [x8, #1248]
  409048:	ldrh	w10, [x8, #1138]
  40904c:	ldrb	w9, [x9]
  409050:	orr	w10, w10, #0x8
  409054:	b	4090e4 <ferror@plt+0x7b44>
  409058:	ldr	x8, [x23, #584]
  40905c:	ldr	x9, [x8, #1248]
  409060:	ldrh	w10, [x8, #1138]
  409064:	ldrb	w9, [x9]
  409068:	orr	w10, w10, #0x10
  40906c:	b	4090e4 <ferror@plt+0x7b44>
  409070:	ldr	x8, [x23, #584]
  409074:	mov	w2, wzr
  409078:	ldrh	w9, [x8, #1138]
  40907c:	orr	w9, w9, #0x20
  409080:	strh	w9, [x8, #1138]
  409084:	b	408fb4 <ferror@plt+0x7a14>
  409088:	ldr	x8, [x23, #584]
  40908c:	ldr	x0, [x8, #1256]
  409090:	bl	402460 <ferror@plt+0xec0>
  409094:	mov	w2, wzr
  409098:	mov	w25, #0x1                   	// #1
  40909c:	b	408fb4 <ferror@plt+0x7a14>
  4090a0:	ldr	x8, [x23, #584]
  4090a4:	ldr	x1, [x28, #544]
  4090a8:	add	x0, x8, #0x4b8
  4090ac:	bl	409218 <ferror@plt+0x7c78>
  4090b0:	mov	w2, wzr
  4090b4:	b	408fb4 <ferror@plt+0x7a14>
  4090b8:	ldr	x8, [x23, #584]
  4090bc:	ldr	x9, [x8, #1248]
  4090c0:	ldrh	w10, [x8, #1138]
  4090c4:	ldrb	w9, [x9]
  4090c8:	orr	w10, w10, #0x40
  4090cc:	b	4090e4 <ferror@plt+0x7b44>
  4090d0:	ldr	x8, [x23, #584]
  4090d4:	ldr	x9, [x8, #1248]
  4090d8:	ldrh	w10, [x8, #1138]
  4090dc:	ldrb	w9, [x9]
  4090e0:	orr	w10, w10, #0x4
  4090e4:	cmp	w9, #0x64
  4090e8:	csel	w2, w2, wzr, eq  // eq = none
  4090ec:	strh	w10, [x8, #1138]
  4090f0:	b	408fb4 <ferror@plt+0x7a14>
  4090f4:	ldr	x8, [x23, #584]
  4090f8:	ldr	x9, [x8, #1248]
  4090fc:	ldrh	w10, [x8, #1138]
  409100:	ldrb	w9, [x9]
  409104:	orr	w10, w10, #0x1
  409108:	cmp	w9, #0x64
  40910c:	csel	w2, wzr, w2, eq  // eq = none
  409110:	b	4090ec <ferror@plt+0x7b4c>
  409114:	adrp	x9, 411000 <ferror@plt+0xfa60>
  409118:	mov	x8, xzr
  40911c:	add	x9, x9, #0xd90
  409120:	stur	wzr, [x29, #-4]
  409124:	ldr	w10, [x9]
  409128:	cmp	w10, w2
  40912c:	b.eq	409144 <ferror@plt+0x7ba4>  // b.none
  409130:	add	x8, x8, #0x1
  409134:	cmp	x8, #0xc
  409138:	add	x9, x9, #0x20
  40913c:	stur	w8, [x29, #-4]
  409140:	b.ne	409124 <ferror@plt+0x7b84>  // b.any
  409144:	and	x8, x8, #0xffffffff
  409148:	lsl	x8, x8, #5
  40914c:	ldr	x3, [x21, x8]
  409150:	mov	w0, #0x9                   	// #9
  409154:	mov	x1, xzr
  409158:	bl	402628 <ferror@plt+0x1088>
  40915c:	b	4091f0 <ferror@plt+0x7c50>
  409160:	tbz	w26, #0, 40916c <ferror@plt+0x7bcc>
  409164:	mov	x0, xzr
  409168:	bl	402460 <ferror@plt+0xec0>
  40916c:	tbnz	w25, #0, 409210 <ferror@plt+0x7c70>
  409170:	ldr	x8, [x23, #584]
  409174:	ldr	x9, [x8, #1216]
  409178:	cmp	x9, #0x1
  40917c:	b.hi	409190 <ferror@plt+0x7bf0>  // b.pmore
  409180:	ldr	x9, [x8, #1248]
  409184:	ldrb	w9, [x9]
  409188:	cmp	w9, #0x64
  40918c:	b.ne	40919c <ferror@plt+0x7bfc>  // b.any
  409190:	ldrh	w9, [x8, #1138]
  409194:	orr	w9, w9, #0x8
  409198:	strh	w9, [x8, #1138]
  40919c:	ldrsw	x21, [x24, #552]
  4091a0:	ldr	x0, [x19, x21, lsl #3]
  4091a4:	cbz	x0, 4091c0 <ferror@plt+0x7c20>
  4091a8:	adrp	x1, 411000 <ferror@plt+0xfa60>
  4091ac:	add	x1, x1, #0xf28
  4091b0:	bl	401460 <strcmp@plt>
  4091b4:	cbnz	w0, 4091c0 <ferror@plt+0x7c20>
  4091b8:	add	w8, w21, #0x1
  4091bc:	str	w8, [x24, #552]
  4091c0:	ldr	w8, [x24, #552]
  4091c4:	cmp	w8, w20
  4091c8:	stur	w8, [x29, #-4]
  4091cc:	b.ge	4091ec <ferror@plt+0x7c4c>  // b.tcont
  4091d0:	ldr	x9, [x23, #584]
  4091d4:	add	x1, x19, w8, sxtw #3
  4091d8:	add	x0, x9, #0x490
  4091dc:	bl	4018a8 <ferror@plt+0x308>
  4091e0:	ldur	w8, [x29, #-4]
  4091e4:	add	w8, w8, #0x1
  4091e8:	b	4091c4 <ferror@plt+0x7c24>
  4091ec:	mov	w0, wzr
  4091f0:	ldp	x20, x19, [sp, #96]
  4091f4:	ldp	x22, x21, [sp, #80]
  4091f8:	ldp	x24, x23, [sp, #64]
  4091fc:	ldp	x26, x25, [sp, #48]
  409200:	ldp	x28, x27, [sp, #32]
  409204:	ldp	x29, x30, [sp, #16]
  409208:	add	sp, sp, #0x70
  40920c:	ret
  409210:	mov	w0, wzr
  409214:	bl	401290 <exit@plt>
  409218:	stp	x29, x30, [sp, #-32]!
  40921c:	str	x19, [sp, #16]
  409220:	mov	x29, sp
  409224:	mov	x19, x0
  409228:	bl	4019bc <ferror@plt+0x41c>
  40922c:	adrp	x1, 411000 <ferror@plt+0xfa60>
  409230:	add	x1, x1, #0xcdf
  409234:	mov	x0, x19
  409238:	bl	4019bc <ferror@plt+0x41c>
  40923c:	ldr	x19, [sp, #16]
  409240:	ldp	x29, x30, [sp], #32
  409244:	ret
  409248:	sub	sp, sp, #0x30
  40924c:	adrp	x9, 428000 <ferror@plt+0x26a60>
  409250:	ldr	x9, [x9, #584]
  409254:	mov	x8, x1
  409258:	stp	x29, x30, [sp, #16]
  40925c:	stp	x20, x19, [sp, #32]
  409260:	mov	x20, x0
  409264:	str	x1, [x9, #1112]
  409268:	add	x1, sp, #0x8
  40926c:	mov	x0, x8
  409270:	add	x29, sp, #0x10
  409274:	bl	404014 <ferror@plt+0x2a74>
  409278:	mov	w19, w0
  40927c:	cbnz	w0, 409294 <ferror@plt+0x7cf4>
  409280:	ldr	x1, [sp, #8]
  409284:	mov	x0, x20
  409288:	bl	409218 <ferror@plt+0x7c78>
  40928c:	ldr	x0, [sp, #8]
  409290:	bl	401480 <free@plt>
  409294:	mov	w0, w19
  409298:	ldp	x20, x19, [sp, #32]
  40929c:	ldp	x29, x30, [sp, #16]
  4092a0:	add	sp, sp, #0x30
  4092a4:	ret
  4092a8:	sub	sp, sp, #0x80
  4092ac:	add	x8, x0, #0x130
  4092b0:	add	x9, x0, #0x180
  4092b4:	tst	w2, #0x1
  4092b8:	stp	x29, x30, [sp, #80]
  4092bc:	stp	x22, x21, [sp, #96]
  4092c0:	stp	x20, x19, [sp, #112]
  4092c4:	csel	x19, x8, x9, ne  // ne = any
  4092c8:	ldr	x8, [x19, #8]
  4092cc:	add	x9, x0, #0x158
  4092d0:	add	x10, x0, #0x1a8
  4092d4:	add	x29, sp, #0x50
  4092d8:	csel	x20, x9, x10, ne  // ne = any
  4092dc:	mov	w21, w2
  4092e0:	stp	x1, x8, [x29, #-16]
  4092e4:	sub	x1, x29, #0x10
  4092e8:	sub	x2, x29, #0x18
  4092ec:	mov	x0, x20
  4092f0:	bl	401b4c <ferror@plt+0x5ac>
  4092f4:	mov	w22, w0
  4092f8:	tbz	w0, #0, 409314 <ferror@plt+0x7d74>
  4092fc:	and	w1, w21, #0x1
  409300:	add	x0, sp, #0x8
  409304:	bl	40c644 <ferror@plt+0xb0a4>
  409308:	add	x1, sp, #0x8
  40930c:	mov	x0, x19
  409310:	bl	4018a8 <ferror@plt+0x308>
  409314:	ldur	x1, [x29, #-24]
  409318:	mov	x0, x20
  40931c:	bl	401aa8 <ferror@plt+0x508>
  409320:	mov	x19, x0
  409324:	tbz	w22, #0, 409334 <ferror@plt+0x7d94>
  409328:	ldur	x0, [x29, #-16]
  40932c:	bl	402908 <ferror@plt+0x1368>
  409330:	str	x0, [x19]
  409334:	ldr	x0, [x19, #8]
  409338:	ldp	x20, x19, [sp, #112]
  40933c:	ldp	x22, x21, [sp, #96]
  409340:	ldp	x29, x30, [sp, #80]
  409344:	add	sp, sp, #0x80
  409348:	ret
  40934c:	stp	x29, x30, [sp, #-32]!
  409350:	str	x19, [sp, #16]
  409354:	mov	x19, x0
  409358:	add	x0, x0, #0x8
  40935c:	mov	x29, sp
  409360:	bl	404b28 <ferror@plt+0x3588>
  409364:	ldr	x8, [x19, #32]
  409368:	cbz	x8, 409378 <ferror@plt+0x7dd8>
  40936c:	ldrb	w8, [x19, #48]
  409370:	eor	w8, w8, #0x1
  409374:	strb	w8, [x19, #48]
  409378:	ldr	x19, [sp, #16]
  40937c:	ldp	x29, x30, [sp], #32
  409380:	ret
  409384:	stp	x29, x30, [sp, #-32]!
  409388:	str	x19, [sp, #16]
  40938c:	mov	x19, x0
  409390:	mov	x0, x1
  409394:	mov	x29, sp
  409398:	bl	4041f0 <ferror@plt+0x2c50>
  40939c:	cbnz	x0, 4093a8 <ferror@plt+0x7e08>
  4093a0:	add	x0, x19, #0x8
  4093a4:	bl	404228 <ferror@plt+0x2c88>
  4093a8:	ldr	x19, [sp, #16]
  4093ac:	ldp	x29, x30, [sp], #32
  4093b0:	ret
  4093b4:	stp	x29, x30, [sp, #-32]!
  4093b8:	stp	x20, x19, [sp, #16]
  4093bc:	add	x20, x0, #0x8
  4093c0:	mov	x0, x20
  4093c4:	mov	x29, sp
  4093c8:	mov	x19, x1
  4093cc:	bl	404b28 <ferror@plt+0x3588>
  4093d0:	ldr	x1, [x19, #16]
  4093d4:	mov	x0, x20
  4093d8:	bl	4044d8 <ferror@plt+0x2f38>
  4093dc:	ldp	x20, x19, [sp, #16]
  4093e0:	ldp	x29, x30, [sp], #32
  4093e4:	ret
  4093e8:	sub	sp, sp, #0x50
  4093ec:	mov	w8, #0xa                   	// #10
  4093f0:	mov	w2, #0x318                 	// #792
  4093f4:	mov	w1, wzr
  4093f8:	stp	x29, x30, [sp, #32]
  4093fc:	str	x21, [sp, #48]
  409400:	stp	x20, x19, [sp, #64]
  409404:	add	x29, sp, #0x20
  409408:	mov	x19, x0
  40940c:	str	x8, [sp]
  409410:	bl	401370 <memset@plt>
  409414:	mov	x8, xzr
  409418:	mov	w20, #0x28                  	// #40
  40941c:	stp	xzr, xzr, [sp, #16]
  409420:	str	xzr, [sp, #8]
  409424:	str	xzr, [x29, #24]
  409428:	add	x21, x19, #0x18
  40942c:	madd	x0, x8, x20, x21
  409430:	mov	w1, #0x8                   	// #8
  409434:	mov	x2, xzr
  409438:	bl	4016bc <ferror@plt+0x11c>
  40943c:	ldr	x8, [x29, #24]
  409440:	ldr	x9, [sp]
  409444:	mov	x1, sp
  409448:	cmp	x8, #0x2
  40944c:	csel	x9, xzr, x9, eq  // eq = none
  409450:	madd	x0, x8, x20, x21
  409454:	str	x9, [sp]
  409458:	bl	4018a8 <ferror@plt+0x308>
  40945c:	ldr	x8, [sp]
  409460:	ldr	x9, [x29, #24]
  409464:	str	x8, [x19, x9, lsl #3]
  409468:	add	x8, x9, #0x1
  40946c:	cmp	x8, #0x3
  409470:	str	x8, [x29, #24]
  409474:	b.cc	409428 <ferror@plt+0x7e88>  // b.lo, b.ul, b.last
  409478:	adrp	x21, 428000 <ferror@plt+0x26a60>
  40947c:	ldr	x8, [x21, #584]
  409480:	ldr	x8, [x8, #1248]
  409484:	ldrb	w8, [x8]
  409488:	cmp	w8, #0x64
  40948c:	b.ne	4094dc <ferror@plt+0x7f3c>  // b.any
  409490:	add	x20, x19, #0x1d0
  409494:	mov	w1, #0x8                   	// #8
  409498:	mov	x0, x20
  40949c:	mov	x2, xzr
  4094a0:	bl	4016bc <ferror@plt+0x11c>
  4094a4:	add	x1, x29, #0x18
  4094a8:	mov	x0, x20
  4094ac:	str	xzr, [x29, #24]
  4094b0:	bl	4018a8 <ferror@plt+0x308>
  4094b4:	add	x20, x19, #0x200
  4094b8:	mov	w8, #0x100                 	// #256
  4094bc:	add	x1, x19, #0x290
  4094c0:	mov	w2, #0x21                  	// #33
  4094c4:	mov	x0, x20
  4094c8:	str	x8, [x19, #504]
  4094cc:	bl	404ab4 <ferror@plt+0x3514>
  4094d0:	ldr	x1, [x19, #504]
  4094d4:	mov	x0, x20
  4094d8:	bl	404c38 <ferror@plt+0x3698>
  4094dc:	add	x20, x19, #0x230
  4094e0:	add	x1, x19, #0x314
  4094e4:	mov	w2, #0x1                   	// #1
  4094e8:	mov	x0, x20
  4094ec:	bl	404ab4 <ferror@plt+0x3514>
  4094f0:	mov	x0, x20
  4094f4:	bl	404228 <ferror@plt+0x2c88>
  4094f8:	ldr	x8, [x21, #584]
  4094fc:	ldr	x8, [x8, #1248]
  409500:	ldrb	w8, [x8]
  409504:	cmp	w8, #0x64
  409508:	b.eq	409518 <ferror@plt+0x7f78>  // b.none
  40950c:	add	x0, x19, #0x260
  409510:	mov	w1, #0x2                   	// #2
  409514:	bl	404ad0 <ferror@plt+0x3530>
  409518:	adrp	x2, 40c000 <ferror@plt+0xaa60>
  40951c:	add	x0, x19, #0xe0
  409520:	add	x2, x2, #0x5ec
  409524:	mov	w1, #0xe0                  	// #224
  409528:	bl	4016bc <ferror@plt+0x11c>
  40952c:	add	x0, x19, #0x108
  409530:	mov	w1, #0x10                  	// #16
  409534:	mov	x2, xzr
  409538:	bl	4016bc <ferror@plt+0x11c>
  40953c:	adrp	x0, 414000 <ferror@plt+0x12a60>
  409540:	add	x0, x0, #0x8
  409544:	bl	402908 <ferror@plt+0x1368>
  409548:	mov	x1, x0
  40954c:	mov	x0, x19
  409550:	bl	4095fc <ferror@plt+0x805c>
  409554:	adrp	x0, 414000 <ferror@plt+0x12a60>
  409558:	add	x0, x0, #0xf
  40955c:	bl	402908 <ferror@plt+0x1368>
  409560:	mov	x1, x0
  409564:	mov	x0, x19
  409568:	bl	4095fc <ferror@plt+0x805c>
  40956c:	adrp	x20, 401000 <memcpy@plt-0x250>
  409570:	add	x20, x20, #0xb20
  409574:	add	x0, x19, #0x130
  409578:	mov	w1, #0x28                  	// #40
  40957c:	mov	x2, x20
  409580:	bl	4016bc <ferror@plt+0x11c>
  409584:	add	x0, x19, #0x158
  409588:	mov	w1, #0x10                  	// #16
  40958c:	mov	x2, xzr
  409590:	bl	4016bc <ferror@plt+0x11c>
  409594:	add	x0, x19, #0x180
  409598:	mov	w1, #0x28                  	// #40
  40959c:	mov	x2, x20
  4095a0:	bl	4016bc <ferror@plt+0x11c>
  4095a4:	add	x0, x19, #0x1a8
  4095a8:	mov	w1, #0x10                  	// #16
  4095ac:	mov	x2, xzr
  4095b0:	bl	4016bc <ferror@plt+0x11c>
  4095b4:	adrp	x2, 40c000 <ferror@plt+0xaa60>
  4095b8:	add	x0, x19, #0x90
  4095bc:	add	x2, x2, #0x844
  4095c0:	mov	w1, #0x38                  	// #56
  4095c4:	bl	4016bc <ferror@plt+0x11c>
  4095c8:	add	x19, x19, #0xb8
  4095cc:	mov	w1, #0x18                  	// #24
  4095d0:	mov	x0, x19
  4095d4:	mov	x2, xzr
  4095d8:	bl	4016bc <ferror@plt+0x11c>
  4095dc:	add	x1, sp, #0x8
  4095e0:	mov	x0, x19
  4095e4:	bl	4018a8 <ferror@plt+0x308>
  4095e8:	ldp	x20, x19, [sp, #64]
  4095ec:	ldr	x21, [sp, #48]
  4095f0:	ldp	x29, x30, [sp, #32]
  4095f4:	add	sp, sp, #0x50
  4095f8:	ret
  4095fc:	sub	sp, sp, #0x130
  409600:	stp	x29, x30, [sp, #240]
  409604:	stp	x22, x21, [sp, #272]
  409608:	stp	x20, x19, [sp, #288]
  40960c:	ldr	x8, [x0, #232]
  409610:	add	x29, sp, #0xf0
  409614:	add	x21, x0, #0x108
  409618:	mov	x19, x1
  40961c:	mov	x20, x0
  409620:	stp	x1, x8, [x29, #-16]
  409624:	sub	x1, x29, #0x10
  409628:	add	x2, x29, #0x18
  40962c:	mov	x0, x21
  409630:	str	x28, [sp, #256]
  409634:	bl	401b4c <ferror@plt+0x5ac>
  409638:	ldr	x1, [x29, #24]
  40963c:	mov	w22, w0
  409640:	mov	x0, x21
  409644:	bl	401aa8 <ferror@plt+0x508>
  409648:	ldr	x1, [x0, #8]
  40964c:	str	x1, [x29, #24]
  409650:	tbz	w22, #0, 409668 <ferror@plt+0x80c8>
  409654:	mov	x1, sp
  409658:	mov	x0, x20
  40965c:	mov	x2, x19
  409660:	bl	409698 <ferror@plt+0x80f8>
  409664:	b	40967c <ferror@plt+0x80dc>
  409668:	add	x0, x20, #0xe0
  40966c:	bl	401aa8 <ferror@plt+0x508>
  409670:	bl	40c578 <ferror@plt+0xafd8>
  409674:	mov	x0, x19
  409678:	bl	401480 <free@plt>
  40967c:	ldr	x0, [x29, #24]
  409680:	ldp	x20, x19, [sp, #288]
  409684:	ldp	x22, x21, [sp, #272]
  409688:	ldr	x28, [sp, #256]
  40968c:	ldp	x29, x30, [sp, #240]
  409690:	add	sp, sp, #0x130
  409694:	ret
  409698:	stp	x29, x30, [sp, #-32]!
  40969c:	stp	x20, x19, [sp, #16]
  4096a0:	mov	x19, x1
  4096a4:	mov	x20, x0
  4096a8:	mov	x0, x1
  4096ac:	mov	x1, x2
  4096b0:	mov	x29, sp
  4096b4:	bl	40c4e0 <ferror@plt+0xaf40>
  4096b8:	add	x0, x20, #0xe0
  4096bc:	mov	x1, x19
  4096c0:	bl	4018a8 <ferror@plt+0x308>
  4096c4:	ldp	x20, x19, [sp, #16]
  4096c8:	ldp	x29, x30, [sp], #32
  4096cc:	ret
  4096d0:	stp	x29, x30, [sp, #-48]!
  4096d4:	stp	x20, x19, [sp, #32]
  4096d8:	ldr	x8, [x0, #192]
  4096dc:	str	x21, [sp, #16]
  4096e0:	add	x21, x0, #0xb8
  4096e4:	mov	w19, w1
  4096e8:	mov	x20, x0
  4096ec:	sub	x1, x8, #0x1
  4096f0:	mov	x0, x21
  4096f4:	mov	x29, sp
  4096f8:	bl	40174c <ferror@plt+0x1ac>
  4096fc:	ldr	x1, [x20, #152]
  409700:	add	x0, x20, #0x90
  409704:	bl	40174c <ferror@plt+0x1ac>
  409708:	add	x0, x20, #0xe0
  40970c:	mov	x1, xzr
  409710:	bl	401aa8 <ferror@plt+0x508>
  409714:	mov	x20, x0
  409718:	mov	x0, x21
  40971c:	mov	x1, xzr
  409720:	bl	401b08 <ferror@plt+0x568>
  409724:	ldr	x8, [x20, #8]
  409728:	mov	w10, #0x7fffffff            	// #2147483647
  40972c:	str	x8, [x0, #8]
  409730:	adrp	x8, 428000 <ferror@plt+0x26a60>
  409734:	ldr	x8, [x8, #584]
  409738:	ldr	w9, [x8, #1128]
  40973c:	cmp	w9, w10
  409740:	b.ne	40974c <ferror@plt+0x81ac>  // b.any
  409744:	mov	w19, #0x7                   	// #7
  409748:	b	409790 <ferror@plt+0x81f0>
  40974c:	cbz	w19, 4097a4 <ferror@plt+0x8204>
  409750:	ldr	w9, [x8, #1128]
  409754:	tst	w19, #0xfffffff7
  409758:	str	w9, [x8, #1132]
  40975c:	b.ne	409790 <ferror@plt+0x81f0>  // b.any
  409760:	ldrh	w8, [x8, #1138]
  409764:	mov	w9, #0x120                 	// #288
  409768:	tst	w8, w9
  40976c:	b.eq	409744 <ferror@plt+0x81a4>  // b.none
  409770:	adrp	x19, 428000 <ferror@plt+0x26a60>
  409774:	ldr	x1, [x19, #536]
  409778:	adrp	x0, 414000 <ferror@plt+0x12a60>
  40977c:	add	x0, x0, #0x358
  409780:	bl	402588 <ferror@plt+0xfe8>
  409784:	ldr	x0, [x19, #536]
  409788:	bl	402928 <ferror@plt+0x1388>
  40978c:	mov	w19, wzr
  409790:	mov	w0, w19
  409794:	ldp	x20, x19, [sp, #32]
  409798:	ldr	x21, [sp, #16]
  40979c:	ldp	x29, x30, [sp], #48
  4097a0:	ret
  4097a4:	ldr	w9, [x8, #1128]
  4097a8:	cbz	w9, 409750 <ferror@plt+0x81b0>
  4097ac:	ldr	w9, [x8, #1128]
  4097b0:	mov	w10, #0x7fffffff            	// #2147483647
  4097b4:	cmp	w9, w10
  4097b8:	b.eq	409750 <ferror@plt+0x81b0>  // b.none
  4097bc:	ldrb	w9, [x8, #1138]
  4097c0:	tbz	w9, #5, 409750 <ferror@plt+0x81b0>
  4097c4:	b	409744 <ferror@plt+0x81a4>
  4097c8:	sub	sp, sp, #0xe0
  4097cc:	stp	x20, x19, [sp, #208]
  4097d0:	mov	x19, x0
  4097d4:	add	x0, x0, #0xb8
  4097d8:	mov	x1, xzr
  4097dc:	stp	x29, x30, [sp, #128]
  4097e0:	stp	x28, x27, [sp, #144]
  4097e4:	stp	x26, x25, [sp, #160]
  4097e8:	stp	x24, x23, [sp, #176]
  4097ec:	stp	x22, x21, [sp, #192]
  4097f0:	add	x29, sp, #0x80
  4097f4:	str	x0, [sp, #40]
  4097f8:	bl	401b08 <ferror@plt+0x568>
  4097fc:	ldr	x1, [x0]
  409800:	mov	x24, x0
  409804:	add	x0, x19, #0xe0
  409808:	str	x0, [sp, #32]
  40980c:	bl	401aa8 <ferror@plt+0x508>
  409810:	ldr	x28, [x0]
  409814:	add	x8, x19, #0x90
  409818:	adrp	x21, 414000 <ferror@plt+0x12a60>
  40981c:	mov	x27, x0
  409820:	mov	w25, wzr
  409824:	str	x8, [sp, #24]
  409828:	add	x8, x19, #0x1d0
  40982c:	adrp	x22, 428000 <ferror@plt+0x26a60>
  409830:	add	x21, x21, #0xa92
  409834:	str	wzr, [sp, #16]
  409838:	str	x8, [sp, #8]
  40983c:	ldr	x8, [x22, #584]
  409840:	ldr	w10, [x8, #1128]
  409844:	ldr	w9, [x8, #1132]
  409848:	cbnz	w25, 409d0c <ferror@plt+0x876c>
  40984c:	cmp	w10, w9
  409850:	b.ne	409d0c <ferror@plt+0x876c>  // b.any
  409854:	mov	x26, x24
  409858:	ldr	x10, [x26, #8]!
  40985c:	ldr	x4, [x27, #8]
  409860:	cmp	x10, x4
  409864:	b.cs	409d0c <ferror@plt+0x876c>  // b.hs, b.nlast
  409868:	add	x9, x10, #0x1
  40986c:	str	x9, [x26]
  409870:	ldrb	w23, [x28, x10]
  409874:	cmp	w23, #0x5b
  409878:	b.hi	409cd4 <ferror@plt+0x8734>  // b.pmore
  40987c:	adr	x9, 40988c <ferror@plt+0x82ec>
  409880:	ldrh	w10, [x21, x23, lsl #1]
  409884:	add	x9, x9, x10, lsl #2
  409888:	br	x9
  40988c:	mov	x0, x19
  409890:	mov	w1, w23
  409894:	bl	40ad64 <ferror@plt+0x97c4>
  409898:	mov	w25, w0
  40989c:	b	409b40 <ferror@plt+0x85a0>
  4098a0:	mov	x0, x19
  4098a4:	mov	w1, w23
  4098a8:	bl	40ac04 <ferror@plt+0x9664>
  4098ac:	mov	w25, w0
  4098b0:	b	409b40 <ferror@plt+0x85a0>
  4098b4:	mov	x0, x19
  4098b8:	mov	w1, w23
  4098bc:	bl	40a338 <ferror@plt+0x8d98>
  4098c0:	mov	w25, w0
  4098c4:	b	409b40 <ferror@plt+0x85a0>
  4098c8:	mov	x0, x19
  4098cc:	mov	w1, w23
  4098d0:	bl	40a080 <ferror@plt+0x8ae0>
  4098d4:	mov	w25, w0
  4098d8:	b	409b40 <ferror@plt+0x85a0>
  4098dc:	mov	x0, x19
  4098e0:	mov	w1, w23
  4098e4:	bl	40a8ac <ferror@plt+0x930c>
  4098e8:	mov	w25, w0
  4098ec:	b	409b40 <ferror@plt+0x85a0>
  4098f0:	mov	x0, x19
  4098f4:	mov	w1, w23
  4098f8:	bl	40acdc <ferror@plt+0x973c>
  4098fc:	mov	w25, w0
  409900:	b	409b40 <ferror@plt+0x85a0>
  409904:	mov	x0, x19
  409908:	mov	w1, w23
  40990c:	bl	40a880 <ferror@plt+0x92e0>
  409910:	mov	w25, wzr
  409914:	b	409b40 <ferror@plt+0x85a0>
  409918:	add	x8, x8, x23, lsl #3
  40991c:	ldr	x1, [x8, #664]
  409920:	mov	w2, #0x5                   	// #5
  409924:	mov	x0, x19
  409928:	bl	40a6a0 <ferror@plt+0x9100>
  40992c:	mov	w25, wzr
  409930:	b	409b40 <ferror@plt+0x85a0>
  409934:	mov	x0, x19
  409938:	mov	w1, w23
  40993c:	mov	x2, xzr
  409940:	bl	40aa54 <ferror@plt+0x94b4>
  409944:	mov	w25, w0
  409948:	b	409b40 <ferror@plt+0x85a0>
  40994c:	mov	x0, x19
  409950:	mov	w1, w23
  409954:	bl	40a184 <ferror@plt+0x8be4>
  409958:	b	409b18 <ferror@plt+0x8578>
  40995c:	mov	x0, x19
  409960:	mov	x1, x28
  409964:	mov	x2, x26
  409968:	mov	w3, w23
  40996c:	bl	40a7e4 <ferror@plt+0x9244>
  409970:	mov	w25, w0
  409974:	b	409b40 <ferror@plt+0x85a0>
  409978:	sub	w8, w23, #0x2c
  40997c:	str	w8, [sp, #64]
  409980:	b	409a2c <ferror@plt+0x848c>
  409984:	cmp	w23, #0x4f
  409988:	cset	w3, eq  // eq = none
  40998c:	mov	x0, x19
  409990:	mov	x1, x28
  409994:	mov	x2, x26
  409998:	str	w3, [sp, #16]
  40999c:	bl	40b22c <ferror@plt+0x9c8c>
  4099a0:	b	409b18 <ferror@plt+0x8578>
  4099a4:	cmp	w23, #0x57
  4099a8:	cset	w4, eq  // eq = none
  4099ac:	mov	w3, #0x1                   	// #1
  4099b0:	mov	x0, x19
  4099b4:	mov	x1, x28
  4099b8:	mov	x2, x26
  4099bc:	mov	w20, #0x1                   	// #1
  4099c0:	bl	40a6e4 <ferror@plt+0x9144>
  4099c4:	mov	w25, w0
  4099c8:	tbnz	w20, #0, 40983c <ferror@plt+0x829c>
  4099cc:	b	409d3c <ferror@plt+0x879c>
  4099d0:	mov	x0, x19
  4099d4:	mov	w1, w23
  4099d8:	bl	40b9ec <ferror@plt+0xa44c>
  4099dc:	b	409b18 <ferror@plt+0x8578>
  4099e0:	mov	w8, #0x4                   	// #4
  4099e4:	b	409a18 <ferror@plt+0x8478>
  4099e8:	mov	x0, x19
  4099ec:	mov	x1, x28
  4099f0:	mov	x2, x26
  4099f4:	mov	w3, wzr
  4099f8:	mov	w4, wzr
  4099fc:	bl	40a6e4 <ferror@plt+0x9144>
  409a00:	mov	w25, w0
  409a04:	b	409b40 <ferror@plt+0x85a0>
  409a08:	mov	x0, x19
  409a0c:	bl	40a478 <ferror@plt+0x8ed8>
  409a10:	b	409b18 <ferror@plt+0x8578>
  409a14:	mov	w8, #0x3                   	// #3
  409a18:	mov	x0, x28
  409a1c:	mov	x1, x26
  409a20:	str	w8, [sp, #64]
  409a24:	bl	409d98 <ferror@plt+0x87f8>
  409a28:	str	x0, [sp, #72]
  409a2c:	ldr	x0, [sp, #24]
  409a30:	add	x1, sp, #0x40
  409a34:	bl	4018a8 <ferror@plt+0x308>
  409a38:	mov	w25, wzr
  409a3c:	b	409b40 <ferror@plt+0x85a0>
  409a40:	add	x1, sp, #0x38
  409a44:	add	x2, sp, #0x30
  409a48:	mov	x0, x19
  409a4c:	bl	409d60 <ferror@plt+0x87c0>
  409a50:	cbz	w0, 409c94 <ferror@plt+0x86f4>
  409a54:	mov	w25, w0
  409a58:	b	409a90 <ferror@plt+0x84f0>
  409a5c:	mov	x0, x19
  409a60:	mov	x1, x28
  409a64:	mov	x2, x26
  409a68:	bl	409df8 <ferror@plt+0x8858>
  409a6c:	b	409b18 <ferror@plt+0x8578>
  409a70:	mov	w25, #0x7                   	// #7
  409a74:	b	409b40 <ferror@plt+0x85a0>
  409a78:	ldr	x23, [sp, #24]
  409a7c:	mov	w1, #0x1                   	// #1
  409a80:	mov	x0, x23
  409a84:	bl	40afe0 <ferror@plt+0x9a40>
  409a88:	mov	w25, w0
  409a8c:	cbz	w0, 409cf4 <ferror@plt+0x8754>
  409a90:	mov	w20, wzr
  409a94:	str	w25, [sp, #20]
  409a98:	tbnz	wzr, #0, 40983c <ferror@plt+0x829c>
  409a9c:	b	409d3c <ferror@plt+0x879c>
  409aa0:	ldr	x23, [sp, #40]
  409aa4:	mov	w1, #0x1                   	// #1
  409aa8:	mov	w20, #0x1                   	// #1
  409aac:	mov	x0, x23
  409ab0:	bl	40174c <ferror@plt+0x1ac>
  409ab4:	ldr	x0, [sp, #8]
  409ab8:	mov	w1, #0x1                   	// #1
  409abc:	bl	40174c <ferror@plt+0x1ac>
  409ac0:	mov	x0, x23
  409ac4:	mov	x1, xzr
  409ac8:	bl	401b08 <ferror@plt+0x568>
  409acc:	mov	x24, x0
  409ad0:	ldr	x1, [x0]
  409ad4:	ldr	x0, [sp, #32]
  409ad8:	bl	401aa8 <ferror@plt+0x508>
  409adc:	ldr	x28, [x0]
  409ae0:	mov	x27, x0
  409ae4:	mov	w25, wzr
  409ae8:	tbnz	w20, #0, 40983c <ferror@plt+0x829c>
  409aec:	b	409d3c <ferror@plt+0x879c>
  409af0:	mov	x0, x19
  409af4:	bl	40b02c <ferror@plt+0x9a8c>
  409af8:	mov	w25, w0
  409afc:	b	409b40 <ferror@plt+0x85a0>
  409b00:	mov	x0, x19
  409b04:	bl	40b144 <ferror@plt+0x9ba4>
  409b08:	mov	w25, w0
  409b0c:	b	409b40 <ferror@plt+0x85a0>
  409b10:	mov	x0, x19
  409b14:	bl	40b530 <ferror@plt+0x9f90>
  409b18:	mov	w25, w0
  409b1c:	ldr	x0, [sp, #40]
  409b20:	mov	x1, xzr
  409b24:	bl	401b08 <ferror@plt+0x568>
  409b28:	mov	x24, x0
  409b2c:	ldr	x1, [x0]
  409b30:	ldr	x0, [sp, #32]
  409b34:	bl	401aa8 <ferror@plt+0x508>
  409b38:	ldr	x28, [x0]
  409b3c:	mov	x27, x0
  409b40:	mov	w20, #0x1                   	// #1
  409b44:	tbnz	w20, #0, 40983c <ferror@plt+0x829c>
  409b48:	b	409d3c <ferror@plt+0x879c>
  409b4c:	mov	x0, x19
  409b50:	bl	40b6b8 <ferror@plt+0xa118>
  409b54:	mov	w25, w0
  409b58:	b	409b40 <ferror@plt+0x85a0>
  409b5c:	mov	x0, x19
  409b60:	bl	40b490 <ferror@plt+0x9ef0>
  409b64:	mov	w25, w0
  409b68:	b	409b40 <ferror@plt+0x85a0>
  409b6c:	ldr	x1, [x19, #152]
  409b70:	ldr	x0, [sp, #24]
  409b74:	bl	40174c <ferror@plt+0x1ac>
  409b78:	mov	w25, wzr
  409b7c:	b	409b40 <ferror@plt+0x85a0>
  409b80:	mov	x0, x19
  409b84:	bl	40b4e4 <ferror@plt+0x9f44>
  409b88:	mov	w25, wzr
  409b8c:	b	409b40 <ferror@plt+0x85a0>
  409b90:	ldr	x23, [sp, #24]
  409b94:	mov	w1, #0x1                   	// #1
  409b98:	mov	w20, #0x1                   	// #1
  409b9c:	mov	x0, x23
  409ba0:	bl	40afe0 <ferror@plt+0x9a40>
  409ba4:	mov	w25, w0
  409ba8:	cbnz	w0, 409b44 <ferror@plt+0x85a4>
  409bac:	mov	x0, x23
  409bb0:	mov	x1, xzr
  409bb4:	bl	401b08 <ferror@plt+0x568>
  409bb8:	mov	x1, x0
  409bbc:	str	x0, [sp, #56]
  409bc0:	add	x0, sp, #0x40
  409bc4:	bl	40c7bc <ferror@plt+0xb21c>
  409bc8:	add	x1, sp, #0x40
  409bcc:	mov	x0, x23
  409bd0:	bl	4018a8 <ferror@plt+0x308>
  409bd4:	b	409b40 <ferror@plt+0x85a0>
  409bd8:	ldr	x20, [sp, #24]
  409bdc:	mov	w1, #0x2                   	// #2
  409be0:	mov	x0, x20
  409be4:	bl	40afe0 <ferror@plt+0x9a40>
  409be8:	mov	w25, w0
  409bec:	cbnz	w0, 409b40 <ferror@plt+0x85a0>
  409bf0:	mov	x0, x20
  409bf4:	mov	x1, xzr
  409bf8:	bl	401b08 <ferror@plt+0x568>
  409bfc:	mov	x23, x0
  409c00:	str	x0, [sp, #56]
  409c04:	mov	w1, #0x1                   	// #1
  409c08:	mov	x0, x20
  409c0c:	mov	w20, #0x1                   	// #1
  409c10:	bl	401b08 <ferror@plt+0x568>
  409c14:	ldr	x8, [x23, #48]
  409c18:	ldp	q2, q0, [x23, #16]
  409c1c:	ldr	q1, [x23]
  409c20:	str	x8, [sp, #112]
  409c24:	stp	q2, q0, [sp, #80]
  409c28:	str	q1, [sp, #64]
  409c2c:	ldr	x8, [x0, #48]
  409c30:	ldp	q1, q0, [x0, #16]
  409c34:	ldr	q2, [x0]
  409c38:	str	x8, [x23, #48]
  409c3c:	stp	q1, q0, [x23, #16]
  409c40:	str	q2, [x23]
  409c44:	ldr	x8, [sp, #112]
  409c48:	ldp	q2, q0, [sp, #80]
  409c4c:	ldr	q1, [sp, #64]
  409c50:	str	x8, [x0, #48]
  409c54:	stp	q2, q0, [x0, #16]
  409c58:	str	q1, [x0]
  409c5c:	tbnz	w20, #0, 40983c <ferror@plt+0x829c>
  409c60:	b	409d3c <ferror@plt+0x879c>
  409c64:	mov	x0, x28
  409c68:	mov	x1, x26
  409c6c:	bl	409d98 <ferror@plt+0x87f8>
  409c70:	mov	x1, x0
  409c74:	mov	w3, #0x1                   	// #1
  409c78:	mov	x0, x19
  409c7c:	mov	w2, wzr
  409c80:	mov	w20, #0x1                   	// #1
  409c84:	bl	40b74c <ferror@plt+0xa1ac>
  409c88:	mov	w25, w0
  409c8c:	tbnz	w20, #0, 40983c <ferror@plt+0x829c>
  409c90:	b	409d3c <ferror@plt+0x879c>
  409c94:	ldr	x0, [sp, #48]
  409c98:	bl	4041f0 <ferror@plt+0x2c50>
  409c9c:	cmp	x0, #0x0
  409ca0:	ldr	x0, [sp, #24]
  409ca4:	cset	w8, eq  // eq = none
  409ca8:	mov	w1, #0x1                   	// #1
  409cac:	str	w8, [sp, #16]
  409cb0:	bl	40174c <ferror@plt+0x1ac>
  409cb4:	mov	x0, x28
  409cb8:	mov	x1, x26
  409cbc:	bl	409d98 <ferror@plt+0x87f8>
  409cc0:	cmp	w23, #0x43
  409cc4:	mov	x1, x0
  409cc8:	b.eq	409cdc <ferror@plt+0x873c>  // b.none
  409ccc:	ldr	w8, [sp, #16]
  409cd0:	tbnz	w8, #0, 409cdc <ferror@plt+0x873c>
  409cd4:	mov	w25, wzr
  409cd8:	b	409b40 <ferror@plt+0x85a0>
  409cdc:	add	x0, x27, #0x28
  409ce0:	bl	401aa8 <ferror@plt+0x508>
  409ce4:	ldr	x8, [x0]
  409ce8:	mov	w25, wzr
  409cec:	str	x8, [x26]
  409cf0:	b	409b40 <ferror@plt+0x85a0>
  409cf4:	mov	w1, #0x1                   	// #1
  409cf8:	mov	x0, x23
  409cfc:	mov	w20, #0x1                   	// #1
  409d00:	bl	40174c <ferror@plt+0x1ac>
  409d04:	tbnz	w20, #0, 40983c <ferror@plt+0x829c>
  409d08:	b	409d3c <ferror@plt+0x879c>
  409d0c:	cmp	w25, #0x7
  409d10:	b.eq	409d18 <ferror@plt+0x8778>  // b.none
  409d14:	cbnz	w25, 409d2c <ferror@plt+0x878c>
  409d18:	ldr	w8, [x8, #1128]
  409d1c:	cmp	w8, w9
  409d20:	b.ne	409d2c <ferror@plt+0x878c>  // b.any
  409d24:	str	w25, [sp, #20]
  409d28:	b	409d3c <ferror@plt+0x879c>
  409d2c:	mov	x0, x19
  409d30:	mov	w1, w25
  409d34:	bl	4096d0 <ferror@plt+0x8130>
  409d38:	str	w0, [sp, #20]
  409d3c:	ldr	w0, [sp, #20]
  409d40:	ldp	x20, x19, [sp, #208]
  409d44:	ldp	x22, x21, [sp, #192]
  409d48:	ldp	x24, x23, [sp, #176]
  409d4c:	ldp	x26, x25, [sp, #160]
  409d50:	ldp	x28, x27, [sp, #144]
  409d54:	ldp	x29, x30, [sp, #128]
  409d58:	add	sp, sp, #0xe0
  409d5c:	ret
  409d60:	stp	x29, x30, [sp, #-32]!
  409d64:	mov	x3, xzr
  409d68:	stp	x20, x19, [sp, #16]
  409d6c:	mov	x29, sp
  409d70:	mov	x19, x2
  409d74:	mov	x20, x1
  409d78:	bl	40bae4 <ferror@plt+0xa544>
  409d7c:	cbnz	w0, 409d8c <ferror@plt+0x87ec>
  409d80:	ldr	x0, [x20]
  409d84:	ldr	x1, [x19]
  409d88:	bl	40bb6c <ferror@plt+0xa5cc>
  409d8c:	ldp	x20, x19, [sp, #16]
  409d90:	ldp	x29, x30, [sp], #32
  409d94:	ret
  409d98:	ldr	x9, [x1]
  409d9c:	ldrb	w10, [x0, x9]
  409da0:	add	x9, x9, #0x1
  409da4:	str	x9, [x1]
  409da8:	cbz	x10, 409df0 <ferror@plt+0x8850>
  409dac:	ldr	x12, [x1]
  409db0:	mov	x8, x0
  409db4:	sub	w13, w10, #0x1
  409db8:	mov	x9, xzr
  409dbc:	mov	x0, xzr
  409dc0:	lsl	x11, x10, #3
  409dc4:	add	x10, x12, w13, uxtb
  409dc8:	add	x8, x8, x12
  409dcc:	ldrb	w12, [x8], #1
  409dd0:	lsl	x12, x12, x9
  409dd4:	add	x9, x9, #0x8
  409dd8:	cmp	x11, x9
  409ddc:	orr	x0, x12, x0
  409de0:	b.ne	409dcc <ferror@plt+0x882c>  // b.any
  409de4:	add	x8, x10, #0x1
  409de8:	str	x8, [x1]
  409dec:	ret
  409df0:	mov	x0, xzr
  409df4:	ret
  409df8:	sub	sp, sp, #0xc0
  409dfc:	stp	x22, x21, [sp, #160]
  409e00:	stp	x20, x19, [sp, #176]
  409e04:	mov	x22, x1
  409e08:	mov	x19, x0
  409e0c:	mov	x0, x1
  409e10:	mov	x1, x2
  409e14:	stp	x29, x30, [sp, #96]
  409e18:	stp	x28, x27, [sp, #112]
  409e1c:	stp	x26, x25, [sp, #128]
  409e20:	stp	x24, x23, [sp, #144]
  409e24:	add	x29, sp, #0x60
  409e28:	mov	x21, x2
  409e2c:	bl	409d98 <ferror@plt+0x87f8>
  409e30:	mov	x20, x0
  409e34:	mov	x0, x22
  409e38:	mov	x1, x21
  409e3c:	stur	xzr, [x29, #-16]
  409e40:	bl	409d98 <ferror@plt+0x87f8>
  409e44:	mov	x1, x0
  409e48:	stur	x0, [x29, #-24]
  409e4c:	add	x0, x19, #0xe0
  409e50:	bl	401aa8 <ferror@plt+0x508>
  409e54:	ldr	x8, [x0, #8]
  409e58:	mov	x21, x0
  409e5c:	cbz	x8, 409fa8 <ferror@plt+0x8a08>
  409e60:	ldr	x2, [x21, #120]
  409e64:	cmp	x20, x2
  409e68:	b.ne	409fc0 <ferror@plt+0x8a20>  // b.any
  409e6c:	ldr	x8, [x19, #152]
  409e70:	adrp	x9, 428000 <ferror@plt+0x26a60>
  409e74:	ldr	x9, [x9, #584]
  409e78:	sub	x8, x8, x20
  409e7c:	stur	x8, [x29, #-8]
  409e80:	ldrb	w8, [x9, #1138]
  409e84:	tbz	w8, #6, 409e90 <ferror@plt+0x88f0>
  409e88:	mov	x0, x19
  409e8c:	bl	40be8c <ferror@plt+0xa8ec>
  409e90:	cbz	x20, 409fd8 <ferror@plt+0x8a38>
  409e94:	mov	x28, xzr
  409e98:	add	x22, x19, #0x90
  409e9c:	add	x23, x21, #0x50
  409ea0:	sub	x8, x20, #0x1
  409ea4:	stp	x22, x8, [sp, #8]
  409ea8:	b	409ed0 <ferror@plt+0x8930>
  409eac:	mov	w0, #0x13                  	// #19
  409eb0:	mov	x1, xzr
  409eb4:	bl	402628 <ferror@plt+0x1088>
  409eb8:	mov	w24, w0
  409ebc:	mov	w8, wzr
  409ec0:	cbz	w8, 40a05c <ferror@plt+0x8abc>
  409ec4:	add	x28, x28, #0x1
  409ec8:	cmp	x28, x20
  409ecc:	b.eq	409fd8 <ferror@plt+0x8a38>  // b.none
  409ed0:	mov	x0, x22
  409ed4:	mov	x1, xzr
  409ed8:	bl	401b08 <ferror@plt+0x568>
  409edc:	ldr	w8, [x0]
  409ee0:	cmp	w8, #0x8
  409ee4:	b.eq	409eac <ferror@plt+0x890c>  // b.none
  409ee8:	ldr	x8, [sp, #16]
  409eec:	mov	x25, x0
  409ef0:	mov	x0, x23
  409ef4:	sub	x1, x8, x28
  409ef8:	bl	401aa8 <ferror@plt+0x508>
  409efc:	ldr	w8, [x25]
  409f00:	mov	x26, x0
  409f04:	orr	w8, w8, #0x2
  409f08:	cmp	w8, #0x2
  409f0c:	b.ne	409f7c <ferror@plt+0x89dc>  // b.any
  409f10:	cbz	x28, 409f7c <ferror@plt+0x89dc>
  409f14:	ldr	x27, [sp, #16]
  409f18:	mov	w22, #0x1                   	// #1
  409f1c:	b	409f38 <ferror@plt+0x8998>
  409f20:	mov	w3, #0x1                   	// #1
  409f24:	cmp	x22, x28
  409f28:	b.cs	409f80 <ferror@plt+0x89e0>  // b.hs, b.nlast
  409f2c:	sub	x27, x27, #0x1
  409f30:	add	x22, x22, #0x1
  409f34:	tbz	w3, #0, 409f80 <ferror@plt+0x89e0>
  409f38:	mov	x0, x23
  409f3c:	mov	x1, x27
  409f40:	bl	401aa8 <ferror@plt+0x508>
  409f44:	ldr	x8, [x25, #8]
  409f48:	ldr	x9, [x0]
  409f4c:	cmp	x8, x9
  409f50:	b.ne	409f20 <ferror@plt+0x8980>  // b.any
  409f54:	ldr	x8, [x0, #8]
  409f58:	ldr	w9, [x25]
  409f5c:	cmp	x8, #0x0
  409f60:	cset	w8, eq  // eq = none
  409f64:	cmp	w9, #0x0
  409f68:	cset	w9, eq  // eq = none
  409f6c:	eor	w3, w8, w9
  409f70:	cmp	x22, x28
  409f74:	b.cc	409f2c <ferror@plt+0x898c>  // b.lo, b.ul, b.last
  409f78:	b	409f80 <ferror@plt+0x89e0>
  409f7c:	mov	w3, #0x1                   	// #1
  409f80:	ldr	x1, [x26]
  409f84:	ldr	w2, [x26, #8]
  409f88:	mov	x0, x19
  409f8c:	bl	40b74c <ferror@plt+0xa1ac>
  409f90:	ldr	x22, [sp, #8]
  409f94:	cmp	w0, #0x0
  409f98:	cset	w8, eq  // eq = none
  409f9c:	csel	w24, w24, w0, eq  // eq = none
  409fa0:	cbnz	w8, 409ec4 <ferror@plt+0x8924>
  409fa4:	b	40a05c <ferror@plt+0x8abc>
  409fa8:	ldr	x2, [x21, #208]
  409fac:	mov	w0, #0x12                  	// #18
  409fb0:	mov	x1, xzr
  409fb4:	bl	402628 <ferror@plt+0x1088>
  409fb8:	mov	w24, w0
  409fbc:	b	40a05c <ferror@plt+0x8abc>
  409fc0:	mov	w0, #0x11                  	// #17
  409fc4:	mov	x1, xzr
  409fc8:	mov	x3, x20
  409fcc:	bl	402628 <ferror@plt+0x1088>
  409fd0:	mov	w24, w0
  409fd4:	b	40a05c <ferror@plt+0x8abc>
  409fd8:	ldr	x8, [x21, #88]
  409fdc:	cmp	x20, x8
  409fe0:	b.cs	40a04c <ferror@plt+0x8aac>  // b.hs, b.nlast
  409fe4:	add	x22, x21, #0x50
  409fe8:	b	40a010 <ferror@plt+0x8a70>
  409fec:	mov	w1, #0x1                   	// #1
  409ff0:	bl	40c644 <ferror@plt+0xb0a4>
  409ff4:	add	x1, sp, #0x18
  409ff8:	mov	x0, x23
  409ffc:	bl	4018a8 <ferror@plt+0x308>
  40a000:	ldr	x8, [x21, #88]
  40a004:	add	x20, x20, #0x1
  40a008:	cmp	x20, x8
  40a00c:	b.cs	40a04c <ferror@plt+0x8aac>  // b.hs, b.nlast
  40a010:	mov	x0, x22
  40a014:	mov	x1, x20
  40a018:	bl	401aa8 <ferror@plt+0x508>
  40a01c:	ldr	x1, [x0]
  40a020:	ldr	w2, [x0, #8]
  40a024:	mov	x23, x0
  40a028:	mov	x0, x19
  40a02c:	bl	40bdac <ferror@plt+0xa80c>
  40a030:	ldr	x8, [x23, #8]
  40a034:	mov	x23, x0
  40a038:	add	x0, sp, #0x18
  40a03c:	cbnz	x8, 409fec <ferror@plt+0x8a4c>
  40a040:	mov	w1, #0x2                   	// #2
  40a044:	bl	404ad0 <ferror@plt+0x3530>
  40a048:	b	409ff4 <ferror@plt+0x8a54>
  40a04c:	add	x0, x19, #0xb8
  40a050:	sub	x1, x29, #0x18
  40a054:	bl	4018a8 <ferror@plt+0x308>
  40a058:	mov	w24, wzr
  40a05c:	mov	w0, w24
  40a060:	ldp	x20, x19, [sp, #176]
  40a064:	ldp	x22, x21, [sp, #160]
  40a068:	ldp	x24, x23, [sp, #144]
  40a06c:	ldp	x26, x25, [sp, #128]
  40a070:	ldp	x28, x27, [sp, #112]
  40a074:	ldp	x29, x30, [sp, #96]
  40a078:	add	sp, sp, #0xc0
  40a07c:	ret
  40a080:	sub	sp, sp, #0xc0
  40a084:	stp	x29, x30, [sp, #128]
  40a088:	add	x29, sp, #0x80
  40a08c:	stp	x20, x19, [sp, #176]
  40a090:	mov	w20, w1
  40a094:	add	x1, x29, #0x18
  40a098:	add	x2, sp, #0x8
  40a09c:	str	x23, [sp, #144]
  40a0a0:	stp	x22, x21, [sp, #160]
  40a0a4:	mov	x19, x0
  40a0a8:	bl	409d60 <ferror@plt+0x87c0>
  40a0ac:	mov	w21, w0
  40a0b0:	cbnz	w0, 40a168 <ferror@plt+0x8bc8>
  40a0b4:	orr	w8, w20, #0x1
  40a0b8:	and	w21, w8, #0xff
  40a0bc:	and	w23, w20, #0xff
  40a0c0:	cmp	w21, #0x23
  40a0c4:	cset	w8, ne  // ne = any
  40a0c8:	cmp	w23, #0x2
  40a0cc:	cset	w9, cc  // cc = lo, ul, last
  40a0d0:	and	w22, w9, w8
  40a0d4:	cmp	w22, #0x1
  40a0d8:	b.ne	40a0f4 <ferror@plt+0x8b54>  // b.any
  40a0dc:	ldr	x1, [sp, #8]
  40a0e0:	mov	w8, #0x5                   	// #5
  40a0e4:	str	w8, [sp, #16]
  40a0e8:	add	x8, sp, #0x10
  40a0ec:	add	x0, x8, #0x8
  40a0f0:	bl	404bd0 <ferror@plt+0x3630>
  40a0f4:	mov	w9, #0x1c                  	// #28
  40a0f8:	mov	w8, #0x6                   	// #6
  40a0fc:	cmp	w23, #0x23
  40a100:	mov	w10, #0x28                  	// #40
  40a104:	bfxil	w9, w20, #0, #1
  40a108:	add	x20, x19, #0x90
  40a10c:	stur	w8, [x29, #-56]
  40a110:	cinc	w8, w10, eq  // eq = none
  40a114:	cmp	w21, #0x23
  40a118:	sub	x1, x29, #0x38
  40a11c:	mov	x0, x20
  40a120:	csel	w21, w9, w8, ne  // ne = any
  40a124:	bl	4018a8 <ferror@plt+0x308>
  40a128:	mov	x0, x19
  40a12c:	mov	w1, w21
  40a130:	bl	40ad64 <ferror@plt+0x97c4>
  40a134:	mov	w21, w0
  40a138:	cbz	w22, 40a168 <ferror@plt+0x8bc8>
  40a13c:	cbz	w21, 40a150 <ferror@plt+0x8bb0>
  40a140:	add	x8, sp, #0x10
  40a144:	add	x0, x8, #0x8
  40a148:	bl	404b10 <ferror@plt+0x3570>
  40a14c:	b	40a168 <ferror@plt+0x8bc8>
  40a150:	mov	w1, #0x1                   	// #1
  40a154:	mov	x0, x20
  40a158:	bl	40174c <ferror@plt+0x1ac>
  40a15c:	add	x1, sp, #0x10
  40a160:	mov	x0, x20
  40a164:	bl	4018a8 <ferror@plt+0x308>
  40a168:	mov	w0, w21
  40a16c:	ldp	x20, x19, [sp, #176]
  40a170:	ldp	x22, x21, [sp, #160]
  40a174:	ldr	x23, [sp, #144]
  40a178:	ldp	x29, x30, [sp, #128]
  40a17c:	add	sp, sp, #0xc0
  40a180:	ret
  40a184:	sub	sp, sp, #0x90
  40a188:	stp	x20, x19, [sp, #128]
  40a18c:	add	x19, x0, #0xb8
  40a190:	str	x25, [sp, #80]
  40a194:	stp	x24, x23, [sp, #96]
  40a198:	stp	x22, x21, [sp, #112]
  40a19c:	mov	w24, w1
  40a1a0:	mov	x21, x0
  40a1a4:	and	w25, w1, #0xff
  40a1a8:	mov	x0, x19
  40a1ac:	mov	x1, xzr
  40a1b0:	stp	x29, x30, [sp, #64]
  40a1b4:	add	x29, sp, #0x40
  40a1b8:	bl	401b08 <ferror@plt+0x568>
  40a1bc:	ldr	x8, [x0, #16]
  40a1c0:	add	x20, x21, #0x90
  40a1c4:	cmp	w25, #0x46
  40a1c8:	mov	x22, x0
  40a1cc:	cinc	x1, x8, eq  // eq = none
  40a1d0:	mov	x0, x20
  40a1d4:	bl	40afe0 <ferror@plt+0x9a40>
  40a1d8:	cbnz	w0, 40a31c <ferror@plt+0x8d7c>
  40a1dc:	ldr	x1, [x22]
  40a1e0:	add	x0, x21, #0xe0
  40a1e4:	bl	401aa8 <ferror@plt+0x508>
  40a1e8:	mov	x23, x0
  40a1ec:	mov	w8, #0x5                   	// #5
  40a1f0:	cmp	w25, #0x46
  40a1f4:	str	w8, [sp, #8]
  40a1f8:	b.ne	40a230 <ferror@plt+0x8c90>  // b.any
  40a1fc:	mov	x1, sp
  40a200:	add	x2, x29, #0x18
  40a204:	mov	x0, x21
  40a208:	mov	x3, xzr
  40a20c:	bl	40bae4 <ferror@plt+0xa544>
  40a210:	cbnz	w0, 40a31c <ferror@plt+0x8d7c>
  40a214:	ldr	x1, [x29, #24]
  40a218:	add	x8, sp, #0x8
  40a21c:	add	x0, x8, #0x8
  40a220:	bl	404bd0 <ferror@plt+0x3630>
  40a224:	ldr	x8, [x23, #88]
  40a228:	cbnz	x8, 40a268 <ferror@plt+0x8cc8>
  40a22c:	b	40a2a4 <ferror@plt+0x8d04>
  40a230:	and	w8, w24, #0xff
  40a234:	cmp	w8, #0x48
  40a238:	b.ne	40a250 <ferror@plt+0x8cb0>  // b.any
  40a23c:	mov	w8, #0x8                   	// #8
  40a240:	str	w8, [sp, #8]
  40a244:	ldr	x8, [x23, #88]
  40a248:	cbnz	x8, 40a268 <ferror@plt+0x8cc8>
  40a24c:	b	40a2a4 <ferror@plt+0x8d04>
  40a250:	add	x8, sp, #0x8
  40a254:	add	x0, x8, #0x8
  40a258:	mov	w1, #0x2                   	// #2
  40a25c:	bl	404ad0 <ferror@plt+0x3530>
  40a260:	ldr	x8, [x23, #88]
  40a264:	cbz	x8, 40a2a4 <ferror@plt+0x8d04>
  40a268:	mov	x24, xzr
  40a26c:	add	x25, x23, #0x50
  40a270:	mov	x0, x25
  40a274:	mov	x1, x24
  40a278:	bl	401aa8 <ferror@plt+0x508>
  40a27c:	ldr	x1, [x0]
  40a280:	ldr	w2, [x0, #8]
  40a284:	mov	x0, x21
  40a288:	bl	40bdac <ferror@plt+0xa80c>
  40a28c:	mov	w1, #0x1                   	// #1
  40a290:	bl	40174c <ferror@plt+0x1ac>
  40a294:	ldr	x8, [x23, #88]
  40a298:	add	x24, x24, #0x1
  40a29c:	cmp	x24, x8
  40a2a0:	b.cc	40a270 <ferror@plt+0x8cd0>  // b.lo, b.ul, b.last
  40a2a4:	ldr	x8, [x21, #152]
  40a2a8:	ldr	x9, [x22, #16]
  40a2ac:	mov	x0, x20
  40a2b0:	sub	x1, x8, x9
  40a2b4:	bl	40174c <ferror@plt+0x1ac>
  40a2b8:	adrp	x8, 428000 <ferror@plt+0x26a60>
  40a2bc:	ldr	x8, [x8, #584]
  40a2c0:	ldrb	w8, [x8, #1138]
  40a2c4:	tbz	w8, #6, 40a300 <ferror@plt+0x8d60>
  40a2c8:	add	x22, x21, #0x18
  40a2cc:	mov	x23, #0xffffffffffffffe8    	// #-24
  40a2d0:	mov	x21, x22
  40a2d4:	mov	w1, #0x1                   	// #1
  40a2d8:	mov	x0, x21
  40a2dc:	bl	40174c <ferror@plt+0x1ac>
  40a2e0:	mov	x0, x21
  40a2e4:	mov	x1, xzr
  40a2e8:	bl	401b08 <ferror@plt+0x568>
  40a2ec:	ldr	x8, [x0]
  40a2f0:	add	x21, x21, #0x28
  40a2f4:	str	x8, [x22, x23]
  40a2f8:	adds	x23, x23, #0x8
  40a2fc:	b.ne	40a2d4 <ferror@plt+0x8d34>  // b.any
  40a300:	add	x1, sp, #0x8
  40a304:	mov	x0, x20
  40a308:	bl	4018a8 <ferror@plt+0x308>
  40a30c:	mov	w1, #0x1                   	// #1
  40a310:	mov	x0, x19
  40a314:	bl	40174c <ferror@plt+0x1ac>
  40a318:	mov	w0, wzr
  40a31c:	ldp	x20, x19, [sp, #128]
  40a320:	ldp	x22, x21, [sp, #112]
  40a324:	ldp	x24, x23, [sp, #96]
  40a328:	ldr	x25, [sp, #80]
  40a32c:	ldp	x29, x30, [sp, #64]
  40a330:	add	sp, sp, #0x90
  40a334:	ret
  40a338:	sub	sp, sp, #0x80
  40a33c:	stp	x29, x30, [sp, #80]
  40a340:	add	x29, sp, #0x50
  40a344:	stp	x20, x19, [sp, #112]
  40a348:	mov	w20, w1
  40a34c:	add	x1, x29, #0x18
  40a350:	add	x2, sp, #0x8
  40a354:	sub	x3, x29, #0x8
  40a358:	mov	x4, sp
  40a35c:	str	x21, [sp, #96]
  40a360:	mov	x19, x0
  40a364:	bl	40bed0 <ferror@plt+0xa930>
  40a368:	cbnz	w0, 40a3e8 <ferror@plt+0x8e48>
  40a36c:	and	w8, w20, #0xff
  40a370:	cmp	w8, #0x17
  40a374:	b.ne	40a38c <ferror@plt+0x8dec>  // b.any
  40a378:	ldr	x0, [sp, #8]
  40a37c:	bl	4041f0 <ferror@plt+0x2c50>
  40a380:	cbnz	x0, 40a3a8 <ferror@plt+0x8e08>
  40a384:	mov	w21, wzr
  40a388:	b	40a3b8 <ferror@plt+0x8e18>
  40a38c:	ldr	x0, [sp, #8]
  40a390:	cmp	w8, #0x16
  40a394:	b.ne	40a3fc <ferror@plt+0x8e5c>  // b.any
  40a398:	bl	4041f0 <ferror@plt+0x2c50>
  40a39c:	cbz	x0, 40a3a8 <ferror@plt+0x8e08>
  40a3a0:	mov	w21, #0x1                   	// #1
  40a3a4:	b	40a3b8 <ferror@plt+0x8e18>
  40a3a8:	ldr	x0, [sp]
  40a3ac:	bl	4041f0 <ferror@plt+0x2c50>
  40a3b0:	cmp	x0, #0x0
  40a3b4:	cset	w21, ne  // ne = any
  40a3b8:	add	x8, sp, #0x10
  40a3bc:	add	x20, x8, #0x8
  40a3c0:	mov	w1, #0x2                   	// #2
  40a3c4:	mov	x0, x20
  40a3c8:	bl	404ad0 <ferror@plt+0x3530>
  40a3cc:	cbz	w21, 40a3d8 <ferror@plt+0x8e38>
  40a3d0:	mov	x0, x20
  40a3d4:	bl	404228 <ferror@plt+0x2c88>
  40a3d8:	add	x1, sp, #0x10
  40a3dc:	mov	x0, x19
  40a3e0:	bl	40bf24 <ferror@plt+0xa984>
  40a3e4:	mov	w0, wzr
  40a3e8:	ldp	x20, x19, [sp, #112]
  40a3ec:	ldr	x21, [sp, #96]
  40a3f0:	ldp	x29, x30, [sp, #80]
  40a3f4:	add	sp, sp, #0x80
  40a3f8:	ret
  40a3fc:	ldr	x1, [sp]
  40a400:	bl	404270 <ferror@plt+0x2cd0>
  40a404:	mov	x8, #0x8000000000000000    	// #-9223372036854775808
  40a408:	cmp	x0, x8
  40a40c:	b.ne	40a418 <ferror@plt+0x8e78>  // b.any
  40a410:	mov	w0, #0x8                   	// #8
  40a414:	b	40a3e8 <ferror@plt+0x8e48>
  40a418:	and	w8, w20, #0xff
  40a41c:	sub	w8, w8, #0x10
  40a420:	cmp	w8, #0x5
  40a424:	b.hi	40a384 <ferror@plt+0x8de4>  // b.pmore
  40a428:	adrp	x9, 414000 <ferror@plt+0x12a60>
  40a42c:	add	x9, x9, #0xb4a
  40a430:	adr	x10, 40a3b0 <ferror@plt+0x8e10>
  40a434:	ldrb	w11, [x9, x8]
  40a438:	add	x10, x10, x11, lsl #2
  40a43c:	br	x10
  40a440:	cmp	x0, #0x0
  40a444:	cset	w21, eq  // eq = none
  40a448:	b	40a3b8 <ferror@plt+0x8e18>
  40a44c:	cmp	x0, #0x1
  40a450:	cset	w21, lt  // lt = tstop
  40a454:	b	40a3b8 <ferror@plt+0x8e18>
  40a458:	lsr	x8, x0, #63
  40a45c:	eor	w21, w8, #0x1
  40a460:	b	40a3b8 <ferror@plt+0x8e18>
  40a464:	lsr	x21, x0, #63
  40a468:	b	40a3b8 <ferror@plt+0x8e18>
  40a46c:	cmp	x0, #0x0
  40a470:	cset	w21, gt
  40a474:	b	40a3b8 <ferror@plt+0x8e18>
  40a478:	sub	sp, sp, #0x1d0
  40a47c:	stp	x22, x21, [sp, #432]
  40a480:	add	x21, x0, #0xe0
  40a484:	stp	x20, x19, [sp, #448]
  40a488:	mov	x19, x0
  40a48c:	mov	w1, #0x1                   	// #1
  40a490:	mov	x0, x21
  40a494:	stp	x29, x30, [sp, #384]
  40a498:	stp	x28, x25, [sp, #400]
  40a49c:	stp	x24, x23, [sp, #416]
  40a4a0:	add	x29, sp, #0x180
  40a4a4:	bl	401aa8 <ferror@plt+0x508>
  40a4a8:	ldr	x8, [x19, #192]
  40a4ac:	mov	x23, x0
  40a4b0:	add	x20, x19, #0xb8
  40a4b4:	cbz	x8, 40a50c <ferror@plt+0x8f6c>
  40a4b8:	mov	x24, xzr
  40a4bc:	b	40a4d8 <ferror@plt+0x8f38>
  40a4c0:	mov	w8, #0x1                   	// #1
  40a4c4:	tbz	w8, #0, 40a680 <ferror@plt+0x90e0>
  40a4c8:	ldr	x8, [x19, #192]
  40a4cc:	add	x24, x24, #0x1
  40a4d0:	cmp	x24, x8
  40a4d4:	b.cs	40a50c <ferror@plt+0x8f6c>  // b.hs, b.nlast
  40a4d8:	mov	x0, x20
  40a4dc:	mov	x1, x24
  40a4e0:	bl	401aa8 <ferror@plt+0x508>
  40a4e4:	ldr	x8, [x0]
  40a4e8:	cmp	x8, #0x1
  40a4ec:	b.ne	40a4c0 <ferror@plt+0x8f20>  // b.any
  40a4f0:	mov	w0, #0xe                   	// #14
  40a4f4:	mov	x1, xzr
  40a4f8:	bl	402628 <ferror@plt+0x1088>
  40a4fc:	mov	w22, w0
  40a500:	mov	w8, wzr
  40a504:	tbnz	wzr, #0, 40a4c8 <ferror@plt+0x8f28>
  40a508:	b	40a680 <ferror@plt+0x90e0>
  40a50c:	adrp	x24, 428000 <ferror@plt+0x26a60>
  40a510:	ldr	x8, [x24, #584]
  40a514:	adrp	x1, 414000 <ferror@plt+0x12a60>
  40a518:	add	x1, x1, #0x350
  40a51c:	add	x0, sp, #0x48
  40a520:	ldr	x25, [x8, #1112]
  40a524:	bl	402374 <ferror@plt+0xdd4>
  40a528:	ldr	x1, [x23, #8]
  40a52c:	mov	x0, x23
  40a530:	bl	40174c <ferror@plt+0x1ac>
  40a534:	add	x0, sp, #0x20
  40a538:	mov	w1, #0x1                   	// #1
  40a53c:	mov	x2, xzr
  40a540:	bl	4016bc <ferror@plt+0x11c>
  40a544:	ldr	x8, [x24, #584]
  40a548:	adrp	x9, 414000 <ferror@plt+0x12a60>
  40a54c:	adrp	x10, 414000 <ferror@plt+0x12a60>
  40a550:	add	x9, x9, #0xb5c
  40a554:	ldr	x8, [x8, #1248]
  40a558:	add	x10, x10, #0xb63
  40a55c:	add	x0, sp, #0x20
  40a560:	ldrb	w8, [x8]
  40a564:	cmp	w8, #0x64
  40a568:	csel	x1, x10, x9, eq  // eq = none
  40a56c:	bl	403f24 <ferror@plt+0x2984>
  40a570:	cbz	w0, 40a594 <ferror@plt+0x8ff4>
  40a574:	mov	w22, w0
  40a578:	cmp	w0, #0x5
  40a57c:	b.ne	40a670 <ferror@plt+0x90d0>  // b.any
  40a580:	mov	w0, #0xd                   	// #13
  40a584:	mov	x1, xzr
  40a588:	bl	402628 <ferror@plt+0x1088>
  40a58c:	mov	w22, w0
  40a590:	b	40a670 <ferror@plt+0x90d0>
  40a594:	add	x0, sp, #0x48
  40a598:	mov	w2, #0x1                   	// #1
  40a59c:	mov	x1, x19
  40a5a0:	bl	403c9c <ferror@plt+0x26fc>
  40a5a4:	ldr	x1, [sp, #32]
  40a5a8:	add	x0, sp, #0x48
  40a5ac:	bl	403b54 <ferror@plt+0x25b4>
  40a5b0:	mov	w22, w0
  40a5b4:	cbnz	w0, 40a668 <ferror@plt+0x90c8>
  40a5b8:	ldr	x8, [x24, #584]
  40a5bc:	add	x0, sp, #0x48
  40a5c0:	mov	w1, #0x28                  	// #40
  40a5c4:	ldr	x8, [x8, #1800]
  40a5c8:	blr	x8
  40a5cc:	mov	w22, w0
  40a5d0:	cbnz	w0, 40a668 <ferror@plt+0x90c8>
  40a5d4:	ldr	w8, [sp, #104]
  40a5d8:	cbz	w8, 40a5e4 <ferror@plt+0x9044>
  40a5dc:	cmp	w8, #0x22
  40a5e0:	b.ne	40a658 <ferror@plt+0x90b8>  // b.any
  40a5e4:	ldr	x8, [x24, #584]
  40a5e8:	ldrb	w8, [x8, #1138]
  40a5ec:	tbz	w8, #6, 40a5f8 <ferror@plt+0x9058>
  40a5f0:	mov	x0, x19
  40a5f4:	bl	40be8c <ferror@plt+0xa8ec>
  40a5f8:	mov	w8, #0x1                   	// #1
  40a5fc:	stp	x8, xzr, [sp, #8]
  40a600:	ldr	x8, [x19, #152]
  40a604:	mov	w1, #0x1                   	// #1
  40a608:	mov	x0, x21
  40a60c:	str	x8, [sp, #24]
  40a610:	bl	401aa8 <ferror@plt+0x508>
  40a614:	ldr	x8, [x24, #584]
  40a618:	ldrb	w1, [x8, #1140]
  40a61c:	bl	4018c4 <ferror@plt+0x324>
  40a620:	add	x1, sp, #0x8
  40a624:	mov	x0, x20
  40a628:	bl	4018a8 <ferror@plt+0x308>
  40a62c:	ldr	x8, [x24, #584]
  40a630:	ldr	x8, [x8, #1248]
  40a634:	ldrb	w8, [x8]
  40a638:	cmp	w8, #0x64
  40a63c:	b.ne	40a650 <ferror@plt+0x90b0>  // b.any
  40a640:	add	x0, x19, #0x1d0
  40a644:	mov	x1, sp
  40a648:	str	xzr, [sp]
  40a64c:	bl	4018a8 <ferror@plt+0x308>
  40a650:	mov	w22, wzr
  40a654:	b	40a668 <ferror@plt+0x90c8>
  40a658:	mov	w0, #0xd                   	// #13
  40a65c:	mov	x1, xzr
  40a660:	bl	402628 <ferror@plt+0x1088>
  40a664:	mov	w22, w0
  40a668:	add	x0, sp, #0x48
  40a66c:	bl	403c38 <ferror@plt+0x2698>
  40a670:	add	x0, sp, #0x20
  40a674:	bl	401b20 <ferror@plt+0x580>
  40a678:	ldr	x8, [x24, #584]
  40a67c:	str	x25, [x8, #1112]
  40a680:	mov	w0, w22
  40a684:	ldp	x20, x19, [sp, #448]
  40a688:	ldp	x22, x21, [sp, #432]
  40a68c:	ldp	x24, x23, [sp, #416]
  40a690:	ldp	x28, x25, [sp, #400]
  40a694:	ldp	x29, x30, [sp, #384]
  40a698:	add	sp, sp, #0x1d0
  40a69c:	ret
  40a6a0:	sub	sp, sp, #0x60
  40a6a4:	add	x8, sp, #0x8
  40a6a8:	stp	x20, x19, [sp, #80]
  40a6ac:	mov	x20, x0
  40a6b0:	add	x0, x8, #0x8
  40a6b4:	stp	x29, x30, [sp, #64]
  40a6b8:	add	x29, sp, #0x40
  40a6bc:	mov	w19, w2
  40a6c0:	bl	404c04 <ferror@plt+0x3664>
  40a6c4:	add	x0, x20, #0x90
  40a6c8:	add	x1, sp, #0x8
  40a6cc:	str	w19, [sp, #8]
  40a6d0:	bl	4018a8 <ferror@plt+0x308>
  40a6d4:	ldp	x20, x19, [sp, #80]
  40a6d8:	ldp	x29, x30, [sp, #64]
  40a6dc:	add	sp, sp, #0x60
  40a6e0:	ret
  40a6e4:	sub	sp, sp, #0x80
  40a6e8:	stp	x20, x19, [sp, #112]
  40a6ec:	mov	x19, x0
  40a6f0:	mov	x0, x1
  40a6f4:	mov	x1, x2
  40a6f8:	stp	x29, x30, [sp, #64]
  40a6fc:	str	x23, [sp, #80]
  40a700:	stp	x22, x21, [sp, #96]
  40a704:	add	x29, sp, #0x40
  40a708:	mov	w20, w4
  40a70c:	mov	w21, w3
  40a710:	bl	409d98 <ferror@plt+0x87f8>
  40a714:	mov	x1, x0
  40a718:	str	wzr, [sp, #8]
  40a71c:	str	x0, [sp, #16]
  40a720:	tbnz	w21, #0, 40a73c <ferror@plt+0x919c>
  40a724:	mov	w21, wzr
  40a728:	tbnz	w20, #0, 40a73c <ferror@plt+0x919c>
  40a72c:	add	x0, x19, #0x90
  40a730:	add	x1, sp, #0x8
  40a734:	bl	4018a8 <ferror@plt+0x308>
  40a738:	b	40a774 <ferror@plt+0x91d4>
  40a73c:	mov	x0, x19
  40a740:	mov	w2, wzr
  40a744:	bl	40bdac <ferror@plt+0xa80c>
  40a748:	mov	x1, xzr
  40a74c:	mov	x22, x0
  40a750:	bl	401b08 <ferror@plt+0x568>
  40a754:	tst	w20, #0x1
  40a758:	mov	w8, #0x1                   	// #1
  40a75c:	mov	x23, x0
  40a760:	cinc	x1, x8, eq  // eq = none
  40a764:	mov	x0, x22
  40a768:	bl	40afe0 <ferror@plt+0x9a40>
  40a76c:	mov	w21, w0
  40a770:	cbz	w0, 40a790 <ferror@plt+0x91f0>
  40a774:	mov	w0, w21
  40a778:	ldp	x20, x19, [sp, #112]
  40a77c:	ldp	x22, x21, [sp, #96]
  40a780:	ldr	x23, [sp, #80]
  40a784:	ldp	x29, x30, [sp, #64]
  40a788:	add	sp, sp, #0x80
  40a78c:	ret
  40a790:	ldr	x8, [x23]
  40a794:	cbnz	x8, 40a7a0 <ferror@plt+0x9200>
  40a798:	ldr	x8, [x23, #32]
  40a79c:	cbz	x8, 40a7cc <ferror@plt+0x922c>
  40a7a0:	add	x8, sp, #0x8
  40a7a4:	mov	w9, #0x5                   	// #5
  40a7a8:	add	x0, x8, #0x8
  40a7ac:	mov	x1, x23
  40a7b0:	str	w9, [sp, #8]
  40a7b4:	bl	404bd0 <ferror@plt+0x3630>
  40a7b8:	tbnz	w20, #0, 40a72c <ferror@plt+0x918c>
  40a7bc:	mov	w1, #0x1                   	// #1
  40a7c0:	mov	x0, x22
  40a7c4:	bl	40174c <ferror@plt+0x1ac>
  40a7c8:	b	40a72c <ferror@plt+0x918c>
  40a7cc:	mov	w8, #0x3                   	// #3
  40a7d0:	str	w8, [sp, #8]
  40a7d4:	ldr	x8, [x23, #16]
  40a7d8:	str	x8, [sp, #16]
  40a7dc:	tbnz	w20, #0, 40a72c <ferror@plt+0x918c>
  40a7e0:	b	40a7bc <ferror@plt+0x921c>
  40a7e4:	sub	sp, sp, #0x70
  40a7e8:	stp	x20, x19, [sp, #96]
  40a7ec:	mov	x19, x0
  40a7f0:	mov	x0, x1
  40a7f4:	mov	x1, x2
  40a7f8:	stp	x29, x30, [sp, #80]
  40a7fc:	add	x29, sp, #0x50
  40a800:	and	w20, w3, #0xff
  40a804:	bl	409d98 <ferror@plt+0x87f8>
  40a808:	cmp	w20, #0x31
  40a80c:	str	x0, [sp, #32]
  40a810:	b.ne	40a830 <ferror@plt+0x9290>  // b.any
  40a814:	mov	w8, #0x2                   	// #2
  40a818:	add	x0, x19, #0x90
  40a81c:	add	x1, sp, #0x18
  40a820:	str	w8, [sp, #24]
  40a824:	bl	4018a8 <ferror@plt+0x308>
  40a828:	mov	w0, wzr
  40a82c:	b	40a854 <ferror@plt+0x92b4>
  40a830:	add	x1, sp, #0x10
  40a834:	add	x2, sp, #0x8
  40a838:	mov	x0, x19
  40a83c:	bl	409d60 <ferror@plt+0x87c0>
  40a840:	cbnz	w0, 40a854 <ferror@plt+0x92b4>
  40a844:	ldr	x0, [sp, #8]
  40a848:	mov	x1, sp
  40a84c:	bl	405928 <ferror@plt+0x4388>
  40a850:	cbz	w0, 40a864 <ferror@plt+0x92c4>
  40a854:	ldp	x20, x19, [sp, #96]
  40a858:	ldp	x29, x30, [sp, #80]
  40a85c:	add	sp, sp, #0x70
  40a860:	ret
  40a864:	ldr	x8, [sp]
  40a868:	add	x1, sp, #0x18
  40a86c:	mov	w2, #0x1                   	// #1
  40a870:	mov	x0, x19
  40a874:	str	x8, [sp, #40]
  40a878:	bl	40c014 <ferror@plt+0xaa74>
  40a87c:	b	40a828 <ferror@plt+0x9288>
  40a880:	stp	x29, x30, [sp, #-16]!
  40a884:	add	x8, x0, w1, uxtb #3
  40a888:	sub	x8, x8, #0x1a0
  40a88c:	ldr	x8, [x8]
  40a890:	and	w9, w1, #0xff
  40a894:	sub	w2, w9, #0x2b
  40a898:	mov	x29, sp
  40a89c:	mov	x1, x8
  40a8a0:	bl	40a6a0 <ferror@plt+0x9100>
  40a8a4:	ldp	x29, x30, [sp], #16
  40a8a8:	ret
  40a8ac:	sub	sp, sp, #0x80
  40a8b0:	stp	x29, x30, [sp, #80]
  40a8b4:	add	x29, sp, #0x50
  40a8b8:	stp	x22, x21, [sp, #96]
  40a8bc:	mov	w21, w1
  40a8c0:	sub	x1, x29, #0x8
  40a8c4:	add	x2, sp, #0x8
  40a8c8:	mov	x3, xzr
  40a8cc:	stp	x20, x19, [sp, #112]
  40a8d0:	mov	x19, x0
  40a8d4:	bl	40bae4 <ferror@plt+0xa544>
  40a8d8:	cbnz	w0, 40aa2c <ferror@plt+0x948c>
  40a8dc:	sub	w9, w21, #0x37
  40a8e0:	add	x8, sp, #0x10
  40a8e4:	and	w9, w9, #0xff
  40a8e8:	cmp	w9, #0x2
  40a8ec:	add	x20, x8, #0x8
  40a8f0:	b.cs	40a934 <ferror@plt+0x9394>  // b.hs, b.nlast
  40a8f4:	adrp	x8, 428000 <ferror@plt+0x26a60>
  40a8f8:	ldr	x8, [x8, #584]
  40a8fc:	and	w9, w21, #0xff
  40a900:	cmp	w9, #0x37
  40a904:	ldr	x8, [x8, #1248]
  40a908:	ldrb	w8, [x8]
  40a90c:	b.ne	40a974 <ferror@plt+0x93d4>  // b.any
  40a910:	cmp	w8, #0x64
  40a914:	b.eq	40a998 <ferror@plt+0x93f8>  // b.none
  40a918:	ldur	x8, [x29, #-8]
  40a91c:	ldr	w8, [x8]
  40a920:	cmp	w8, #0x2
  40a924:	b.ne	40a998 <ferror@plt+0x93f8>  // b.any
  40a928:	ldr	x8, [sp, #8]
  40a92c:	ldr	x1, [x8, #8]
  40a930:	b	40aa10 <ferror@plt+0x9470>
  40a934:	ldr	x22, [sp, #8]
  40a938:	ldur	x0, [x29, #-8]
  40a93c:	mov	x1, x22
  40a940:	bl	40bb6c <ferror@plt+0xa5cc>
  40a944:	cbnz	w0, 40aa2c <ferror@plt+0x948c>
  40a948:	and	w8, w21, #0xff
  40a94c:	cmp	w8, #0x3a
  40a950:	b.eq	40aa40 <ferror@plt+0x94a0>  // b.none
  40a954:	cmp	w8, #0x39
  40a958:	b.ne	40a8f4 <ferror@plt+0x9354>  // b.any
  40a95c:	ldr	x2, [x19, #16]
  40a960:	mov	x0, x22
  40a964:	mov	x1, x20
  40a968:	bl	406e2c <ferror@plt+0x588c>
  40a96c:	cbnz	w0, 40aa2c <ferror@plt+0x948c>
  40a970:	b	40aa18 <ferror@plt+0x9478>
  40a974:	cmp	w8, #0x64
  40a978:	b.ne	40aa04 <ferror@plt+0x9464>  // b.any
  40a97c:	ldur	x8, [x29, #-8]
  40a980:	ldr	w8, [x8]
  40a984:	and	w8, w8, #0xfffffffe
  40a988:	cmp	w8, #0x2
  40a98c:	b.ne	40a9f0 <ferror@plt+0x9450>  // b.any
  40a990:	mov	x1, xzr
  40a994:	b	40aa10 <ferror@plt+0x9470>
  40a998:	ldur	x9, [x29, #-8]
  40a99c:	ldr	w8, [x9]
  40a9a0:	and	w10, w8, #0xfffffffe
  40a9a4:	cmp	w10, #0x2
  40a9a8:	b.ne	40a9d4 <ferror@plt+0x9434>  // b.any
  40a9ac:	ldr	x10, [sp, #8]
  40a9b0:	add	x9, x9, #0x8
  40a9b4:	cmp	w8, #0x3
  40a9b8:	mov	x0, x19
  40a9bc:	add	x10, x10, #0x10
  40a9c0:	csel	x8, x9, x10, eq  // eq = none
  40a9c4:	ldr	x1, [x8]
  40a9c8:	bl	40c050 <ferror@plt+0xaab0>
  40a9cc:	bl	401270 <strlen@plt>
  40a9d0:	b	40aa0c <ferror@plt+0x946c>
  40a9d4:	ldr	x0, [sp, #8]
  40a9d8:	ldr	x10, [x0]
  40a9dc:	cbnz	x10, 40a9e8 <ferror@plt+0x9448>
  40a9e0:	ldr	x10, [x0, #32]
  40a9e4:	cbz	x10, 40a9ac <ferror@plt+0x940c>
  40a9e8:	bl	404cac <ferror@plt+0x370c>
  40a9ec:	b	40aa0c <ferror@plt+0x946c>
  40a9f0:	ldr	x8, [sp, #8]
  40a9f4:	ldr	x9, [x8]
  40a9f8:	cbnz	x9, 40aa04 <ferror@plt+0x9464>
  40a9fc:	ldr	x8, [x8, #32]
  40aa00:	cbz	x8, 40a990 <ferror@plt+0x93f0>
  40aa04:	ldr	x0, [sp, #8]
  40aa08:	bl	404ca4 <ferror@plt+0x3704>
  40aa0c:	mov	x1, x0
  40aa10:	mov	x0, x20
  40aa14:	bl	404c04 <ferror@plt+0x3664>
  40aa18:	add	x1, sp, #0x10
  40aa1c:	mov	w2, #0x5                   	// #5
  40aa20:	mov	x0, x19
  40aa24:	bl	40c014 <ferror@plt+0xaa74>
  40aa28:	mov	w0, wzr
  40aa2c:	ldp	x20, x19, [sp, #112]
  40aa30:	ldp	x22, x21, [sp, #96]
  40aa34:	ldp	x29, x30, [sp, #80]
  40aa38:	add	sp, sp, #0x80
  40aa3c:	ret
  40aa40:	mov	x0, x20
  40aa44:	mov	x1, x22
  40aa48:	bl	404bd0 <ferror@plt+0x3630>
  40aa4c:	strb	wzr, [sp, #64]
  40aa50:	b	40aa18 <ferror@plt+0x9478>
  40aa54:	sub	sp, sp, #0x50
  40aa58:	stp	x20, x19, [sp, #64]
  40aa5c:	add	x19, x0, #0x90
  40aa60:	stp	x22, x21, [sp, #48]
  40aa64:	mov	w20, w1
  40aa68:	mov	x21, x0
  40aa6c:	add	x1, x2, #0x1
  40aa70:	mov	x0, x19
  40aa74:	stp	x29, x30, [sp, #16]
  40aa78:	stp	x24, x23, [sp, #32]
  40aa7c:	add	x29, sp, #0x10
  40aa80:	mov	x23, x2
  40aa84:	bl	40afe0 <ferror@plt+0x9a40>
  40aa88:	mov	w22, w0
  40aa8c:	cbz	w0, 40aaac <ferror@plt+0x950c>
  40aa90:	mov	w0, w22
  40aa94:	ldp	x20, x19, [sp, #64]
  40aa98:	ldp	x22, x21, [sp, #48]
  40aa9c:	ldp	x24, x23, [sp, #32]
  40aaa0:	ldp	x29, x30, [sp, #16]
  40aaa4:	add	sp, sp, #0x50
  40aaa8:	ret
  40aaac:	mov	x0, x19
  40aab0:	mov	x1, x23
  40aab4:	bl	401b08 <ferror@plt+0x568>
  40aab8:	ldr	w8, [x0]
  40aabc:	cmp	w8, #0x8
  40aac0:	b.ne	40aae4 <ferror@plt+0x9544>  // b.any
  40aac4:	and	w8, w20, #0xff
  40aac8:	cmp	w8, #0x3f
  40aacc:	b.eq	40ab44 <ferror@plt+0x95a4>  // b.none
  40aad0:	mov	w0, #0x13                  	// #19
  40aad4:	mov	x1, xzr
  40aad8:	bl	402628 <ferror@plt+0x1088>
  40aadc:	mov	w22, w0
  40aae0:	b	40aa90 <ferror@plt+0x94f0>
  40aae4:	mov	x23, x0
  40aae8:	add	x2, sp, #0x8
  40aaec:	mov	x0, x21
  40aaf0:	mov	x1, x23
  40aaf4:	bl	40bbb4 <ferror@plt+0xa614>
  40aaf8:	mov	w22, w0
  40aafc:	cbnz	w0, 40aa90 <ferror@plt+0x94f0>
  40ab00:	ldr	w8, [x23]
  40ab04:	and	w9, w8, #0xfffffffe
  40ab08:	cmp	w9, #0x2
  40ab0c:	b.ne	40ab58 <ferror@plt+0x95b8>  // b.any
  40ab10:	ldr	x9, [sp, #8]
  40ab14:	add	x10, x23, #0x8
  40ab18:	cmp	w8, #0x3
  40ab1c:	mov	x0, x21
  40ab20:	add	x9, x9, #0x10
  40ab24:	csel	x8, x10, x9, eq  // eq = none
  40ab28:	ldr	x1, [x8]
  40ab2c:	bl	40c050 <ferror@plt+0xaab0>
  40ab30:	and	w21, w20, #0xff
  40ab34:	cmp	w21, #0x42
  40ab38:	b.ne	40abb4 <ferror@plt+0x9614>  // b.any
  40ab3c:	bl	40c080 <ferror@plt+0xaae0>
  40ab40:	b	40abc8 <ferror@plt+0x9628>
  40ab44:	mov	w1, #0x1                   	// #1
  40ab48:	mov	x0, x19
  40ab4c:	bl	40174c <ferror@plt+0x1ac>
  40ab50:	mov	w22, wzr
  40ab54:	b	40aa90 <ferror@plt+0x94f0>
  40ab58:	ldr	x24, [sp, #8]
  40ab5c:	ldr	x9, [x24]
  40ab60:	cbnz	x9, 40ab6c <ferror@plt+0x95cc>
  40ab64:	ldr	x9, [x24, #32]
  40ab68:	cbz	x9, 40ab10 <ferror@plt+0x9570>
  40ab6c:	ldr	x1, [x21, #8]
  40ab70:	and	w8, w20, #0xff
  40ab74:	cmp	w8, #0x3f
  40ab78:	cset	w2, eq  // eq = none
  40ab7c:	mov	x0, x24
  40ab80:	bl	4053f8 <ferror@plt+0x3e58>
  40ab84:	mov	w22, w0
  40ab88:	cbnz	w0, 40abcc <ferror@plt+0x962c>
  40ab8c:	adrp	x8, 428000 <ferror@plt+0x26a60>
  40ab90:	ldr	x8, [x8, #584]
  40ab94:	ldr	x8, [x8, #1248]
  40ab98:	ldrb	w8, [x8]
  40ab9c:	cmp	w8, #0x64
  40aba0:	b.eq	40abc8 <ferror@plt+0x9628>  // b.none
  40aba4:	add	x0, x21, #0x260
  40aba8:	mov	x1, x24
  40abac:	bl	404b28 <ferror@plt+0x3588>
  40abb0:	b	40abc8 <ferror@plt+0x9628>
  40abb4:	bl	40c0dc <ferror@plt+0xab3c>
  40abb8:	cmp	w21, #0x3f
  40abbc:	b.ne	40abc8 <ferror@plt+0x9628>  // b.any
  40abc0:	mov	w0, #0xa                   	// #10
  40abc4:	bl	4025c0 <ferror@plt+0x1020>
  40abc8:	mov	w22, wzr
  40abcc:	cbnz	w22, 40aa90 <ferror@plt+0x94f0>
  40abd0:	and	w8, w20, #0xff
  40abd4:	cmp	w8, #0x3f
  40abd8:	b.ne	40abf4 <ferror@plt+0x9654>  // b.any
  40abdc:	adrp	x8, 428000 <ferror@plt+0x26a60>
  40abe0:	ldr	x8, [x8, #584]
  40abe4:	ldr	x8, [x8, #1248]
  40abe8:	ldrb	w8, [x8]
  40abec:	cmp	w8, #0x64
  40abf0:	b.eq	40aa90 <ferror@plt+0x94f0>  // b.none
  40abf4:	mov	w1, #0x1                   	// #1
  40abf8:	mov	x0, x19
  40abfc:	bl	40174c <ferror@plt+0x1ac>
  40ac00:	b	40aa90 <ferror@plt+0x94f0>
  40ac04:	sub	sp, sp, #0x90
  40ac08:	stp	x29, x30, [sp, #80]
  40ac0c:	add	x29, sp, #0x50
  40ac10:	stp	x20, x19, [sp, #128]
  40ac14:	mov	w20, w1
  40ac18:	add	x1, x29, #0x18
  40ac1c:	add	x2, sp, #0x8
  40ac20:	sub	x3, x29, #0x8
  40ac24:	mov	x4, sp
  40ac28:	str	x23, [sp, #96]
  40ac2c:	stp	x22, x21, [sp, #112]
  40ac30:	mov	x19, x0
  40ac34:	bl	40bed0 <ferror@plt+0xa930>
  40ac38:	mov	w21, w0
  40ac3c:	cbnz	w0, 40acc0 <ferror@plt+0x9720>
  40ac40:	and	x8, x20, #0xff
  40ac44:	adrp	x9, 414000 <ferror@plt+0x12a60>
  40ac48:	sub	x8, x8, #0x7
  40ac4c:	add	x9, x9, #0x2e8
  40ac50:	ldp	x22, x21, [sp]
  40ac54:	lsl	x23, x8, #3
  40ac58:	ldr	x8, [x9, x23]
  40ac5c:	ldr	x2, [x19, #16]
  40ac60:	add	x9, sp, #0x10
  40ac64:	mov	x0, x21
  40ac68:	mov	x1, x22
  40ac6c:	add	x20, x9, #0x8
  40ac70:	blr	x8
  40ac74:	mov	x1, x0
  40ac78:	mov	x0, x20
  40ac7c:	bl	404ad0 <ferror@plt+0x3530>
  40ac80:	adrp	x8, 414000 <ferror@plt+0x12a60>
  40ac84:	add	x8, x8, #0x2a0
  40ac88:	ldr	x8, [x8, x23]
  40ac8c:	ldr	x3, [x19, #16]
  40ac90:	mov	x0, x21
  40ac94:	mov	x1, x22
  40ac98:	mov	x2, x20
  40ac9c:	blr	x8
  40aca0:	mov	w21, w0
  40aca4:	cbz	w0, 40acb4 <ferror@plt+0x9714>
  40aca8:	mov	x0, x20
  40acac:	bl	404b10 <ferror@plt+0x3570>
  40acb0:	b	40acc0 <ferror@plt+0x9720>
  40acb4:	add	x1, sp, #0x10
  40acb8:	mov	x0, x19
  40acbc:	bl	40bf24 <ferror@plt+0xa984>
  40acc0:	mov	w0, w21
  40acc4:	ldp	x20, x19, [sp, #128]
  40acc8:	ldp	x22, x21, [sp, #112]
  40accc:	ldr	x23, [sp, #96]
  40acd0:	ldp	x29, x30, [sp, #80]
  40acd4:	add	sp, sp, #0x90
  40acd8:	ret
  40acdc:	sub	sp, sp, #0x80
  40ace0:	stp	x22, x21, [sp, #96]
  40ace4:	mov	w21, w1
  40ace8:	add	x1, sp, #0x10
  40acec:	add	x2, sp, #0x8
  40acf0:	stp	x29, x30, [sp, #80]
  40acf4:	stp	x20, x19, [sp, #112]
  40acf8:	add	x29, sp, #0x50
  40acfc:	mov	x19, x0
  40ad00:	bl	409d60 <ferror@plt+0x87c0>
  40ad04:	mov	w20, w0
  40ad08:	cbnz	w0, 40ad4c <ferror@plt+0x97ac>
  40ad0c:	ldr	x22, [sp, #8]
  40ad10:	add	x8, sp, #0x18
  40ad14:	add	x0, x8, #0x8
  40ad18:	ldr	x1, [x22, #24]
  40ad1c:	bl	404ad0 <ferror@plt+0x3530>
  40ad20:	adrp	x8, 414000 <ferror@plt+0x12a60>
  40ad24:	add	x8, x8, #0x330
  40ad28:	add	x8, x8, w21, uxtb #3
  40ad2c:	ldur	x8, [x8, #-32]
  40ad30:	add	x0, sp, #0x18
  40ad34:	mov	x1, x22
  40ad38:	blr	x8
  40ad3c:	add	x1, sp, #0x18
  40ad40:	mov	w2, #0x5                   	// #5
  40ad44:	mov	x0, x19
  40ad48:	bl	40c014 <ferror@plt+0xaa74>
  40ad4c:	mov	w0, w20
  40ad50:	ldp	x20, x19, [sp, #112]
  40ad54:	ldp	x22, x21, [sp, #96]
  40ad58:	ldp	x29, x30, [sp, #80]
  40ad5c:	add	sp, sp, #0x80
  40ad60:	ret
  40ad64:	sub	sp, sp, #0xa0
  40ad68:	stp	x29, x30, [sp, #96]
  40ad6c:	add	x29, sp, #0x60
  40ad70:	stp	x20, x19, [sp, #144]
  40ad74:	mov	w20, w1
  40ad78:	sub	x1, x29, #0x8
  40ad7c:	add	x2, sp, #0x10
  40ad80:	sub	x3, x29, #0x10
  40ad84:	add	x4, sp, #0x8
  40ad88:	stp	x24, x23, [sp, #112]
  40ad8c:	stp	x22, x21, [sp, #128]
  40ad90:	mov	x19, x0
  40ad94:	bl	40c1d8 <ferror@plt+0xac38>
  40ad98:	mov	w22, w0
  40ad9c:	cbz	w0, 40adbc <ferror@plt+0x981c>
  40ada0:	mov	w0, w22
  40ada4:	ldp	x20, x19, [sp, #144]
  40ada8:	ldp	x22, x21, [sp, #128]
  40adac:	ldp	x24, x23, [sp, #112]
  40adb0:	ldp	x29, x30, [sp, #96]
  40adb4:	add	sp, sp, #0xa0
  40adb8:	ret
  40adbc:	ldur	x21, [x29, #-16]
  40adc0:	ldr	w8, [x21]
  40adc4:	cmp	w8, #0x3
  40adc8:	b.ne	40ae04 <ferror@plt+0x9864>  // b.any
  40adcc:	ldur	x8, [x29, #-8]
  40add0:	ldr	w9, [x8]
  40add4:	cmp	w9, #0x1
  40add8:	b.ne	40ae58 <ferror@plt+0x98b8>  // b.any
  40addc:	ldr	x19, [sp, #16]
  40ade0:	ldr	x20, [x21, #8]
  40ade4:	mov	x0, x19
  40ade8:	bl	404b10 <ferror@plt+0x3570>
  40adec:	movi	v0.2d, #0x0
  40adf0:	mov	w22, wzr
  40adf4:	stp	q0, q0, [x19, #16]
  40adf8:	str	q0, [x19]
  40adfc:	str	x20, [x19, #16]
  40ae00:	b	40ada0 <ferror@plt+0x9800>
  40ae04:	and	w8, w20, #0xff
  40ae08:	cmp	w8, #0x2d
  40ae0c:	b.eq	40ae18 <ferror@plt+0x9878>  // b.none
  40ae10:	cmp	w8, #0x21
  40ae14:	b.ne	40ae84 <ferror@plt+0x98e4>  // b.any
  40ae18:	ldp	x1, x0, [sp, #8]
  40ae1c:	bl	404b28 <ferror@plt+0x3588>
  40ae20:	mov	w21, wzr
  40ae24:	ldur	x24, [x29, #-8]
  40ae28:	ldr	w23, [x24]
  40ae2c:	sub	w8, w23, #0x9
  40ae30:	cmp	w8, #0x2
  40ae34:	b.hi	40af90 <ferror@plt+0x99f0>  // b.pmore
  40ae38:	ldr	x0, [sp, #16]
  40ae3c:	add	x1, sp, #0x18
  40ae40:	bl	405928 <ferror@plt+0x4388>
  40ae44:	mov	w21, w0
  40ae48:	cbz	w0, 40aec4 <ferror@plt+0x9924>
  40ae4c:	mov	w8, wzr
  40ae50:	mov	w22, w21
  40ae54:	b	40af8c <ferror@plt+0x99ec>
  40ae58:	ldr	x1, [x8, #8]
  40ae5c:	mov	x0, x19
  40ae60:	mov	w2, wzr
  40ae64:	bl	40bdac <ferror@plt+0xa80c>
  40ae68:	mov	x2, x0
  40ae6c:	mov	x0, x19
  40ae70:	mov	x1, x21
  40ae74:	mov	w3, wzr
  40ae78:	bl	40c29c <ferror@plt+0xacfc>
  40ae7c:	mov	w22, w0
  40ae80:	b	40ada0 <ferror@plt+0x9800>
  40ae84:	and	w8, w20, #0xff
  40ae88:	sub	w9, w20, #0xc
  40ae8c:	adrp	x10, 414000 <ferror@plt+0x12a60>
  40ae90:	cmp	w8, #0x22
  40ae94:	add	x10, x10, #0x2a0
  40ae98:	csel	w8, w20, w9, cc  // cc = lo, ul, last
  40ae9c:	ldp	x1, x0, [sp, #8]
  40aea0:	add	x8, x10, w8, uxtb #3
  40aea4:	ldr	x3, [x19, #16]
  40aea8:	ldur	x8, [x8, #-192]
  40aeac:	mov	x2, x0
  40aeb0:	blr	x8
  40aeb4:	mov	w21, w0
  40aeb8:	mov	w22, w0
  40aebc:	cbnz	w0, 40ada0 <ferror@plt+0x9800>
  40aec0:	b	40ae24 <ferror@plt+0x9884>
  40aec4:	ldr	w8, [x24]
  40aec8:	cmp	w23, #0xb
  40aecc:	b.ne	40aee8 <ferror@plt+0x9948>  // b.any
  40aed0:	adrp	x9, 428000 <ferror@plt+0x26a60>
  40aed4:	ldr	x9, [x9, #584]
  40aed8:	mov	x2, xzr
  40aedc:	mov	w23, #0x2                   	// #2
  40aee0:	add	x9, x9, #0x488
  40aee4:	b	40af34 <ferror@plt+0x9994>
  40aee8:	cmp	w23, #0xa
  40aeec:	adrp	x9, 428000 <ferror@plt+0x26a60>
  40aef0:	b.ne	40af14 <ferror@plt+0x9974>  // b.any
  40aef4:	ldr	x10, [x9, #584]
  40aef8:	ldr	x11, [x10, #1248]
  40aefc:	ldrb	w11, [x11]
  40af00:	cmp	w11, #0x64
  40af04:	b.eq	40af1c <ferror@plt+0x997c>  // b.none
  40af08:	ldrb	w10, [x10, #1138]
  40af0c:	tst	w10, #0x6
  40af10:	b.eq	40af1c <ferror@plt+0x997c>  // b.none
  40af14:	mov	w2, #0x2                   	// #2
  40af18:	b	40af20 <ferror@plt+0x9980>
  40af1c:	mov	x2, xzr
  40af20:	ldr	x9, [x9, #584]
  40af24:	cmp	w23, #0xa
  40af28:	cset	w23, eq  // eq = none
  40af2c:	add	x9, x9, w23, uxtw #3
  40af30:	add	x9, x9, #0x478
  40af34:	ldr	x3, [x9]
  40af38:	ldr	x9, [sp, #24]
  40af3c:	cmp	x9, x3
  40af40:	b.hi	40af78 <ferror@plt+0x99d8>  // b.pmore
  40af44:	cmp	x9, x2
  40af48:	b.cc	40af78 <ferror@plt+0x99d8>  // b.lo, b.ul, b.last
  40af4c:	mov	w8, #0x28                  	// #40
  40af50:	madd	x8, x23, x8, x19
  40af54:	add	x0, x8, #0x18
  40af58:	mov	x1, xzr
  40af5c:	bl	401b08 <ferror@plt+0x568>
  40af60:	ldr	x8, [sp, #24]
  40af64:	str	x8, [x0]
  40af68:	ldr	x8, [sp, #24]
  40af6c:	str	x8, [x19, x23, lsl #3]
  40af70:	mov	w8, #0x1                   	// #1
  40af74:	b	40af8c <ferror@plt+0x99ec>
  40af78:	add	w0, w8, #0x1
  40af7c:	mov	x1, xzr
  40af80:	bl	402628 <ferror@plt+0x1088>
  40af84:	mov	w22, w0
  40af88:	mov	w8, wzr
  40af8c:	cbz	w8, 40ada0 <ferror@plt+0x9800>
  40af90:	and	w8, w20, #0xff
  40af94:	cmp	w8, #0x21
  40af98:	b.hi	40afbc <ferror@plt+0x9a1c>  // b.pmore
  40af9c:	ldr	x1, [sp, #16]
  40afa0:	add	x8, sp, #0x18
  40afa4:	add	x0, x8, #0x8
  40afa8:	bl	404bd0 <ferror@plt+0x3630>
  40afac:	add	x1, sp, #0x18
  40afb0:	mov	x0, x19
  40afb4:	bl	40bf24 <ferror@plt+0xa984>
  40afb8:	b	40afd8 <ferror@plt+0x9a38>
  40afbc:	add	x19, x19, #0x90
  40afc0:	mov	w1, #0x1                   	// #1
  40afc4:	mov	x0, x19
  40afc8:	bl	40174c <ferror@plt+0x1ac>
  40afcc:	mov	w1, #0x1                   	// #1
  40afd0:	mov	x0, x19
  40afd4:	bl	40174c <ferror@plt+0x1ac>
  40afd8:	mov	w22, w21
  40afdc:	b	40ada0 <ferror@plt+0x9800>
  40afe0:	stp	x29, x30, [sp, #-16]!
  40afe4:	adrp	x8, 428000 <ferror@plt+0x26a60>
  40afe8:	ldr	x8, [x8, #584]
  40afec:	mov	x29, sp
  40aff0:	ldr	x8, [x8, #1248]
  40aff4:	ldrb	w8, [x8]
  40aff8:	cmp	w8, #0x64
  40affc:	b.ne	40b020 <ferror@plt+0x9a80>  // b.any
  40b000:	ldr	x8, [x0, #8]
  40b004:	cmp	x8, x1
  40b008:	b.cs	40b020 <ferror@plt+0x9a80>  // b.hs, b.nlast
  40b00c:	mov	w0, #0x10                  	// #16
  40b010:	mov	x1, xzr
  40b014:	bl	402628 <ferror@plt+0x1088>
  40b018:	ldp	x29, x30, [sp], #16
  40b01c:	ret
  40b020:	mov	w0, wzr
  40b024:	ldp	x29, x30, [sp], #16
  40b028:	ret
  40b02c:	sub	sp, sp, #0x90
  40b030:	stp	x29, x30, [sp, #96]
  40b034:	add	x29, sp, #0x60
  40b038:	add	x1, x29, #0x18
  40b03c:	add	x2, sp, #0x10
  40b040:	mov	w3, #0x2                   	// #2
  40b044:	str	x21, [sp, #112]
  40b048:	stp	x20, x19, [sp, #128]
  40b04c:	mov	x19, x0
  40b050:	bl	40bae4 <ferror@plt+0xa544>
  40b054:	mov	w21, w0
  40b058:	cbnz	w0, 40b12c <ferror@plt+0x9b8c>
  40b05c:	ldr	x20, [x29, #24]
  40b060:	ldr	x1, [sp, #16]
  40b064:	mov	x0, x20
  40b068:	bl	40bb6c <ferror@plt+0xa5cc>
  40b06c:	mov	w21, w0
  40b070:	cbnz	w0, 40b12c <ferror@plt+0x9b8c>
  40b074:	sub	x1, x29, #0x8
  40b078:	add	x2, sp, #0x8
  40b07c:	sub	x3, x29, #0x10
  40b080:	mov	x4, sp
  40b084:	mov	x0, x19
  40b088:	bl	40bed0 <ferror@plt+0xa930>
  40b08c:	mov	w21, w0
  40b090:	cbnz	w0, 40b12c <ferror@plt+0x9b8c>
  40b094:	ldr	w8, [x20]
  40b098:	cmp	w8, #0x1
  40b09c:	b.ne	40b0d8 <ferror@plt+0x9b38>  // b.any
  40b0a0:	ldur	x8, [x29, #-8]
  40b0a4:	ldr	w8, [x8]
  40b0a8:	cmp	w8, #0x1
  40b0ac:	b.eq	40b0c0 <ferror@plt+0x9b20>  // b.none
  40b0b0:	ldur	x8, [x29, #-16]
  40b0b4:	ldr	w8, [x8]
  40b0b8:	cmp	w8, #0x1
  40b0bc:	b.ne	40b0d8 <ferror@plt+0x9b38>  // b.any
  40b0c0:	add	x2, sp, #0x10
  40b0c4:	mov	x0, x19
  40b0c8:	mov	x1, x20
  40b0cc:	bl	40bbb4 <ferror@plt+0xa614>
  40b0d0:	mov	w21, w0
  40b0d4:	cbnz	w0, 40b12c <ferror@plt+0x9b8c>
  40b0d8:	ldr	x21, [sp]
  40b0dc:	add	x8, sp, #0x18
  40b0e0:	add	x20, x8, #0x8
  40b0e4:	mov	x0, x20
  40b0e8:	ldr	x1, [x21, #24]
  40b0ec:	bl	404ad0 <ferror@plt+0x3530>
  40b0f0:	ldp	x1, x0, [sp, #8]
  40b0f4:	mov	x2, x21
  40b0f8:	mov	x3, x20
  40b0fc:	bl	407774 <ferror@plt+0x61d4>
  40b100:	mov	w21, w0
  40b104:	cbz	w0, 40b114 <ferror@plt+0x9b74>
  40b108:	mov	x0, x20
  40b10c:	bl	404b10 <ferror@plt+0x3570>
  40b110:	b	40b12c <ferror@plt+0x9b8c>
  40b114:	add	x0, x19, #0x90
  40b118:	mov	w1, #0x1                   	// #1
  40b11c:	bl	40174c <ferror@plt+0x1ac>
  40b120:	add	x1, sp, #0x18
  40b124:	mov	x0, x19
  40b128:	bl	40bf24 <ferror@plt+0xa984>
  40b12c:	mov	w0, w21
  40b130:	ldp	x20, x19, [sp, #128]
  40b134:	ldr	x21, [sp, #112]
  40b138:	ldp	x29, x30, [sp, #96]
  40b13c:	add	sp, sp, #0x90
  40b140:	ret
  40b144:	sub	sp, sp, #0xd0
  40b148:	stp	x29, x30, [sp, #144]
  40b14c:	add	x29, sp, #0x90
  40b150:	sub	x1, x29, #0x8
  40b154:	add	x2, sp, #0x8
  40b158:	sub	x3, x29, #0x10
  40b15c:	mov	x4, sp
  40b160:	stp	x24, x23, [sp, #160]
  40b164:	stp	x22, x21, [sp, #176]
  40b168:	stp	x20, x19, [sp, #192]
  40b16c:	mov	x19, x0
  40b170:	bl	40bed0 <ferror@plt+0xa930>
  40b174:	mov	w22, w0
  40b178:	cbnz	w0, 40b210 <ferror@plt+0x9c70>
  40b17c:	ldp	x23, x22, [sp]
  40b180:	ldr	x2, [x19, #16]
  40b184:	add	x8, sp, #0x48
  40b188:	add	x20, x8, #0x8
  40b18c:	add	x8, sp, #0x10
  40b190:	mov	x0, x22
  40b194:	mov	x1, x23
  40b198:	add	x21, x8, #0x8
  40b19c:	bl	405a38 <ferror@plt+0x4498>
  40b1a0:	mov	x24, x0
  40b1a4:	mov	x0, x20
  40b1a8:	mov	x1, x24
  40b1ac:	bl	404ad0 <ferror@plt+0x3530>
  40b1b0:	mov	x0, x21
  40b1b4:	mov	x1, x24
  40b1b8:	bl	404ad0 <ferror@plt+0x3530>
  40b1bc:	ldr	x4, [x19, #16]
  40b1c0:	mov	x0, x22
  40b1c4:	mov	x1, x23
  40b1c8:	mov	x2, x21
  40b1cc:	mov	x3, x20
  40b1d0:	bl	407420 <ferror@plt+0x5e80>
  40b1d4:	mov	w22, w0
  40b1d8:	cbz	w0, 40b1f0 <ferror@plt+0x9c50>
  40b1dc:	mov	x0, x21
  40b1e0:	bl	404b10 <ferror@plt+0x3570>
  40b1e4:	mov	x0, x20
  40b1e8:	bl	404b10 <ferror@plt+0x3570>
  40b1ec:	b	40b210 <ferror@plt+0x9c70>
  40b1f0:	add	x1, sp, #0x10
  40b1f4:	mov	x0, x19
  40b1f8:	bl	40bf24 <ferror@plt+0xa984>
  40b1fc:	mov	w8, #0x5                   	// #5
  40b200:	add	x0, x19, #0x90
  40b204:	add	x1, sp, #0x48
  40b208:	str	w8, [sp, #72]
  40b20c:	bl	4018a8 <ferror@plt+0x308>
  40b210:	mov	w0, w22
  40b214:	ldp	x20, x19, [sp, #192]
  40b218:	ldp	x22, x21, [sp, #176]
  40b21c:	ldp	x24, x23, [sp, #160]
  40b220:	ldp	x29, x30, [sp, #144]
  40b224:	add	sp, sp, #0xd0
  40b228:	ret
  40b22c:	sub	sp, sp, #0x1c0
  40b230:	stp	x29, x30, [sp, #352]
  40b234:	add	x29, sp, #0x160
  40b238:	stp	x24, x23, [sp, #400]
  40b23c:	stp	x22, x21, [sp, #416]
  40b240:	stp	x20, x19, [sp, #432]
  40b244:	mov	w24, w3
  40b248:	mov	x22, x2
  40b24c:	mov	x20, x1
  40b250:	add	x1, x29, #0x18
  40b254:	add	x2, sp, #0x8
  40b258:	mov	x3, xzr
  40b25c:	str	x28, [sp, #368]
  40b260:	stp	x26, x25, [sp, #384]
  40b264:	mov	x21, x4
  40b268:	mov	x19, x0
  40b26c:	bl	40bae4 <ferror@plt+0xa544>
  40b270:	mov	w23, w0
  40b274:	cbnz	w0, 40b44c <ferror@plt+0x9eac>
  40b278:	tbz	w24, #0, 40b2b8 <ferror@plt+0x9d18>
  40b27c:	mov	x0, x20
  40b280:	mov	x1, x22
  40b284:	bl	409d98 <ferror@plt+0x87f8>
  40b288:	mov	x23, x0
  40b28c:	mov	x0, x20
  40b290:	mov	x1, x22
  40b294:	bl	409d98 <ferror@plt+0x87f8>
  40b298:	ldr	x8, [x29, #24]
  40b29c:	cmn	x0, #0x1
  40b2a0:	ldr	x8, [x8, #32]
  40b2a4:	b.ne	40b2d0 <ferror@plt+0x9d30>  // b.any
  40b2a8:	cbnz	x8, 40b2d0 <ferror@plt+0x9d30>
  40b2ac:	mov	w23, wzr
  40b2b0:	tbnz	w8, #0, 40b318 <ferror@plt+0x9d78>
  40b2b4:	b	40b440 <ferror@plt+0x9ea0>
  40b2b8:	ldr	x8, [x29, #24]
  40b2bc:	ldr	w9, [x8]
  40b2c0:	cmp	w9, #0x3
  40b2c4:	b.ne	40b3c8 <ferror@plt+0x9e28>  // b.any
  40b2c8:	ldr	x1, [x8, #8]
  40b2cc:	b	40b318 <ferror@plt+0x9d78>
  40b2d0:	cmp	x8, #0x0
  40b2d4:	csel	x1, x23, x0, ne  // ne = any
  40b2d8:	mov	x0, x19
  40b2dc:	mov	w2, wzr
  40b2e0:	bl	40bdac <ferror@plt+0xa80c>
  40b2e4:	mov	x1, xzr
  40b2e8:	bl	401b08 <ferror@plt+0x568>
  40b2ec:	str	x0, [sp, #8]
  40b2f0:	ldr	x8, [x0]
  40b2f4:	cbnz	x8, 40b300 <ferror@plt+0x9d60>
  40b2f8:	ldr	x8, [x0, #32]
  40b2fc:	cbz	x8, 40b470 <ferror@plt+0x9ed0>
  40b300:	mov	w0, #0xf                   	// #15
  40b304:	mov	x1, xzr
  40b308:	bl	402628 <ferror@plt+0x1088>
  40b30c:	mov	w23, w0
  40b310:	mov	w8, wzr
  40b314:	tbz	wzr, #0, 40b440 <ferror@plt+0x9ea0>
  40b318:	mov	x0, x19
  40b31c:	add	x24, x1, #0x2
  40b320:	bl	40c050 <ferror@plt+0xaab0>
  40b324:	add	x25, x19, #0xe0
  40b328:	mov	x23, x0
  40b32c:	mov	x0, x25
  40b330:	mov	x1, x24
  40b334:	bl	401aa8 <ferror@plt+0x508>
  40b338:	ldr	x8, [x0, #8]
  40b33c:	cbz	x8, 40b3d0 <ferror@plt+0x9e30>
  40b340:	ldr	x8, [x19, #152]
  40b344:	add	x0, x19, #0x90
  40b348:	mov	w1, #0x1                   	// #1
  40b34c:	str	x24, [sp, #16]
  40b350:	stp	xzr, x8, [sp, #24]
  40b354:	bl	40174c <ferror@plt+0x1ac>
  40b358:	ldr	x8, [x19, #192]
  40b35c:	add	x23, x19, #0xb8
  40b360:	cmp	x8, #0x2
  40b364:	b.cc	40b3ac <ferror@plt+0x9e0c>  // b.lo, b.ul, b.last
  40b368:	ldr	x8, [x22]
  40b36c:	sub	x9, x21, #0x1
  40b370:	cmp	x8, x9
  40b374:	b.ne	40b3ac <ferror@plt+0x9e0c>  // b.any
  40b378:	ldrb	w8, [x20, x8]
  40b37c:	cmp	w8, #0x4b
  40b380:	b.ne	40b3ac <ferror@plt+0x9e0c>  // b.any
  40b384:	add	x0, x19, #0x1d0
  40b388:	mov	x1, xzr
  40b38c:	bl	401b08 <ferror@plt+0x568>
  40b390:	ldr	x8, [x0]
  40b394:	mov	w1, #0x1                   	// #1
  40b398:	add	x8, x8, #0x1
  40b39c:	str	x8, [x0]
  40b3a0:	mov	x0, x23
  40b3a4:	bl	40174c <ferror@plt+0x1ac>
  40b3a8:	b	40b3bc <ferror@plt+0x9e1c>
  40b3ac:	add	x8, sp, #0x10
  40b3b0:	add	x1, x8, #0x8
  40b3b4:	add	x0, x19, #0x1d0
  40b3b8:	bl	4018a8 <ferror@plt+0x308>
  40b3bc:	add	x1, sp, #0x10
  40b3c0:	mov	x0, x23
  40b3c4:	bl	4018a8 <ferror@plt+0x308>
  40b3c8:	mov	w23, wzr
  40b3cc:	b	40b44c <ferror@plt+0x9eac>
  40b3d0:	add	x0, sp, #0x28
  40b3d4:	mov	x1, x19
  40b3d8:	mov	x2, x24
  40b3dc:	bl	403c9c <ferror@plt+0x26fc>
  40b3e0:	adrp	x26, 428000 <ferror@plt+0x26a60>
  40b3e4:	ldr	x8, [x26, #584]
  40b3e8:	add	x0, sp, #0x28
  40b3ec:	ldr	x1, [x8, #1112]
  40b3f0:	bl	402374 <ferror@plt+0xdd4>
  40b3f4:	add	x0, sp, #0x28
  40b3f8:	mov	x1, x23
  40b3fc:	bl	403b54 <ferror@plt+0x25b4>
  40b400:	mov	w23, w0
  40b404:	cbnz	w0, 40b424 <ferror@plt+0x9e84>
  40b408:	ldr	x8, [x26, #584]
  40b40c:	add	x0, sp, #0x28
  40b410:	mov	w1, #0x4                   	// #4
  40b414:	ldr	x8, [x8, #1800]
  40b418:	blr	x8
  40b41c:	mov	w23, w0
  40b420:	cbz	w0, 40b484 <ferror@plt+0x9ee4>
  40b424:	add	x0, sp, #0x28
  40b428:	bl	403c38 <ferror@plt+0x2698>
  40b42c:	mov	x0, x25
  40b430:	mov	x1, x24
  40b434:	bl	401aa8 <ferror@plt+0x508>
  40b438:	ldr	x1, [x0, #8]
  40b43c:	bl	40174c <ferror@plt+0x1ac>
  40b440:	add	x0, x19, #0x90
  40b444:	mov	w1, #0x1                   	// #1
  40b448:	bl	40174c <ferror@plt+0x1ac>
  40b44c:	mov	w0, w23
  40b450:	ldp	x20, x19, [sp, #432]
  40b454:	ldp	x22, x21, [sp, #416]
  40b458:	ldp	x24, x23, [sp, #400]
  40b45c:	ldp	x26, x25, [sp, #384]
  40b460:	ldr	x28, [sp, #368]
  40b464:	ldp	x29, x30, [sp, #352]
  40b468:	add	sp, sp, #0x1c0
  40b46c:	ret
  40b470:	ldr	x1, [x0, #16]
  40b474:	mov	w23, wzr
  40b478:	mov	w8, #0x1                   	// #1
  40b47c:	tbnz	w8, #0, 40b318 <ferror@plt+0x9d78>
  40b480:	b	40b440 <ferror@plt+0x9ea0>
  40b484:	add	x0, sp, #0x28
  40b488:	bl	403c38 <ferror@plt+0x2698>
  40b48c:	b	40b340 <ferror@plt+0x9da0>
  40b490:	stp	x29, x30, [sp, #-32]!
  40b494:	stp	x20, x19, [sp, #16]
  40b498:	ldr	x8, [x0, #152]
  40b49c:	mov	x29, sp
  40b4a0:	cbz	x8, 40b4d4 <ferror@plt+0x9f34>
  40b4a4:	mov	x19, x0
  40b4a8:	mov	x20, xzr
  40b4ac:	mov	w1, #0x3f                  	// #63
  40b4b0:	mov	x0, x19
  40b4b4:	mov	x2, x20
  40b4b8:	bl	40aa54 <ferror@plt+0x94b4>
  40b4bc:	cbnz	w0, 40b4d8 <ferror@plt+0x9f38>
  40b4c0:	ldr	x8, [x19, #152]
  40b4c4:	add	x20, x20, #0x1
  40b4c8:	cmp	x20, x8
  40b4cc:	b.cc	40b4ac <ferror@plt+0x9f0c>  // b.lo, b.ul, b.last
  40b4d0:	b	40b4d8 <ferror@plt+0x9f38>
  40b4d4:	mov	w0, wzr
  40b4d8:	ldp	x20, x19, [sp, #16]
  40b4dc:	ldp	x29, x30, [sp], #32
  40b4e0:	ret
  40b4e4:	sub	sp, sp, #0x60
  40b4e8:	mov	w8, #0x5                   	// #5
  40b4ec:	stp	x29, x30, [sp, #64]
  40b4f0:	str	w8, [sp, #8]
  40b4f4:	ldr	x1, [x0, #152]
  40b4f8:	add	x8, sp, #0x8
  40b4fc:	add	x8, x8, #0x8
  40b500:	str	x19, [sp, #80]
  40b504:	add	x19, x0, #0x90
  40b508:	mov	x0, x8
  40b50c:	add	x29, sp, #0x40
  40b510:	bl	404c04 <ferror@plt+0x3664>
  40b514:	add	x1, sp, #0x8
  40b518:	mov	x0, x19
  40b51c:	bl	4018a8 <ferror@plt+0x308>
  40b520:	ldr	x19, [sp, #80]
  40b524:	ldp	x29, x30, [sp, #64]
  40b528:	add	sp, sp, #0x60
  40b52c:	ret
  40b530:	sub	sp, sp, #0x1b0
  40b534:	stp	x29, x30, [sp, #368]
  40b538:	add	x29, sp, #0x170
  40b53c:	add	x1, x29, #0x18
  40b540:	sub	x2, x29, #0x40
  40b544:	mov	x3, xzr
  40b548:	str	x28, [sp, #384]
  40b54c:	stp	x22, x21, [sp, #400]
  40b550:	stp	x20, x19, [sp, #416]
  40b554:	mov	x19, x0
  40b558:	bl	40bae4 <ferror@plt+0xa544>
  40b55c:	mov	w21, w0
  40b560:	cbnz	w0, 40b68c <ferror@plt+0xa0ec>
  40b564:	add	x20, x19, #0xe0
  40b568:	mov	x0, x20
  40b56c:	mov	x1, xzr
  40b570:	bl	401aa8 <ferror@plt+0x508>
  40b574:	ldr	x9, [x29, #24]
  40b578:	ldr	x22, [x0, #136]
  40b57c:	ldr	w8, [x9]
  40b580:	and	w10, w8, #0xfffffffe
  40b584:	cmp	w10, #0x2
  40b588:	b.ne	40b628 <ferror@plt+0xa088>  // b.any
  40b58c:	ldur	x10, [x29, #-64]
  40b590:	add	x9, x9, #0x8
  40b594:	cmp	w8, #0x3
  40b598:	add	x0, x0, #0x80
  40b59c:	add	x10, x10, #0x10
  40b5a0:	csel	x8, x9, x10, eq  // eq = none
  40b5a4:	ldr	x1, [x8]
  40b5a8:	bl	401aa8 <ferror@plt+0x508>
  40b5ac:	ldr	x8, [x0]
  40b5b0:	stur	x8, [x29, #-128]
  40b5b4:	ldrb	w21, [x8]
  40b5b8:	adrp	x2, 414000 <ferror@plt+0x12a60>
  40b5bc:	add	x2, x2, #0x8
  40b5c0:	add	x1, sp, #0x8
  40b5c4:	mov	x0, x19
  40b5c8:	sturb	w21, [x29, #-116]
  40b5cc:	sturb	wzr, [x29, #-115]
  40b5d0:	bl	409698 <ferror@plt+0x80f8>
  40b5d4:	sub	x0, x29, #0x74
  40b5d8:	bl	402908 <ferror@plt+0x1368>
  40b5dc:	stur	x0, [x29, #-128]
  40b5e0:	mov	x0, x20
  40b5e4:	mov	x1, xzr
  40b5e8:	bl	401aa8 <ferror@plt+0x508>
  40b5ec:	add	x0, x0, #0x80
  40b5f0:	sub	x1, x29, #0x80
  40b5f4:	bl	4018a8 <ferror@plt+0x308>
  40b5f8:	add	x19, x19, #0x90
  40b5fc:	mov	w8, #0x3                   	// #3
  40b600:	mov	w1, #0x1                   	// #1
  40b604:	mov	x0, x19
  40b608:	stur	x22, [x29, #-48]
  40b60c:	stur	w8, [x29, #-56]
  40b610:	bl	40174c <ferror@plt+0x1ac>
  40b614:	sub	x1, x29, #0x38
  40b618:	mov	x0, x19
  40b61c:	bl	4018a8 <ferror@plt+0x308>
  40b620:	mov	w21, wzr
  40b624:	b	40b68c <ferror@plt+0xa0ec>
  40b628:	ldur	x1, [x29, #-64]
  40b62c:	ldr	x10, [x1]
  40b630:	cbnz	x10, 40b63c <ferror@plt+0xa09c>
  40b634:	ldr	x10, [x1, #32]
  40b638:	cbz	x10, 40b58c <ferror@plt+0x9fec>
  40b63c:	sub	x0, x29, #0x70
  40b640:	bl	404bd0 <ferror@plt+0x3630>
  40b644:	ldur	x1, [x29, #-96]
  40b648:	sub	x0, x29, #0x70
  40b64c:	bl	4044d8 <ferror@plt+0x2f38>
  40b650:	add	x1, x19, #0x200
  40b654:	sub	x0, x29, #0x70
  40b658:	sub	x2, x29, #0x70
  40b65c:	mov	x3, xzr
  40b660:	sturb	wzr, [x29, #-72]
  40b664:	bl	4067cc <ferror@plt+0x522c>
  40b668:	mov	w21, w0
  40b66c:	cbnz	w0, 40b684 <ferror@plt+0xa0e4>
  40b670:	sub	x0, x29, #0x70
  40b674:	sub	x1, x29, #0x88
  40b678:	bl	405928 <ferror@plt+0x4388>
  40b67c:	mov	w21, w0
  40b680:	cbz	w0, 40b6a8 <ferror@plt+0xa108>
  40b684:	sub	x0, x29, #0x70
  40b688:	bl	404b10 <ferror@plt+0x3570>
  40b68c:	mov	w0, w21
  40b690:	ldp	x20, x19, [sp, #416]
  40b694:	ldp	x22, x21, [sp, #400]
  40b698:	ldr	x28, [sp, #384]
  40b69c:	ldp	x29, x30, [sp, #368]
  40b6a0:	add	sp, sp, #0x1b0
  40b6a4:	ret
  40b6a8:	ldurb	w21, [x29, #-136]
  40b6ac:	sub	x0, x29, #0x70
  40b6b0:	bl	404b10 <ferror@plt+0x3570>
  40b6b4:	b	40b5b8 <ferror@plt+0xa018>
  40b6b8:	sub	sp, sp, #0x30
  40b6bc:	stp	x29, x30, [sp, #16]
  40b6c0:	add	x29, sp, #0x10
  40b6c4:	add	x1, x29, #0x18
  40b6c8:	add	x2, sp, #0x8
  40b6cc:	mov	x3, xzr
  40b6d0:	str	x19, [sp, #32]
  40b6d4:	mov	x19, x0
  40b6d8:	bl	40bae4 <ferror@plt+0xa544>
  40b6dc:	cbnz	w0, 40b73c <ferror@plt+0xa19c>
  40b6e0:	ldr	x9, [x29, #24]
  40b6e4:	ldr	w8, [x9]
  40b6e8:	and	w10, w8, #0xfffffffe
  40b6ec:	cmp	w10, #0x2
  40b6f0:	b.ne	40b720 <ferror@plt+0xa180>  // b.any
  40b6f4:	ldr	x10, [sp, #8]
  40b6f8:	add	x9, x9, #0x8
  40b6fc:	cmp	w8, #0x3
  40b700:	mov	x0, x19
  40b704:	add	x10, x10, #0x10
  40b708:	csel	x8, x9, x10, eq  // eq = none
  40b70c:	ldr	x1, [x8]
  40b710:	bl	40c050 <ferror@plt+0xaab0>
  40b714:	bl	40c080 <ferror@plt+0xaae0>
  40b718:	mov	w0, wzr
  40b71c:	b	40b73c <ferror@plt+0xa19c>
  40b720:	ldr	x0, [sp, #8]
  40b724:	ldr	x10, [x0]
  40b728:	cbnz	x10, 40b734 <ferror@plt+0xa194>
  40b72c:	ldr	x10, [x0, #32]
  40b730:	cbz	x10, 40b6f4 <ferror@plt+0xa154>
  40b734:	ldr	x1, [x19, #504]
  40b738:	bl	40462c <ferror@plt+0x308c>
  40b73c:	ldr	x19, [sp, #32]
  40b740:	ldp	x29, x30, [sp, #16]
  40b744:	add	sp, sp, #0x30
  40b748:	ret
  40b74c:	sub	sp, sp, #0xb0
  40b750:	adrp	x8, 428000 <ferror@plt+0x26a60>
  40b754:	ldr	x8, [x8, #584]
  40b758:	stp	x29, x30, [sp, #80]
  40b75c:	stp	x28, x27, [sp, #96]
  40b760:	stp	x26, x25, [sp, #112]
  40b764:	stp	x24, x23, [sp, #128]
  40b768:	stp	x22, x21, [sp, #144]
  40b76c:	stp	x20, x19, [sp, #160]
  40b770:	str	xzr, [sp, #8]
  40b774:	ldr	x8, [x8, #1248]
  40b778:	mov	w20, w3
  40b77c:	mov	w21, w2
  40b780:	mov	x23, x1
  40b784:	ldrb	w8, [x8]
  40b788:	mov	x19, x0
  40b78c:	add	x29, sp, #0x50
  40b790:	cmp	w8, #0x64
  40b794:	b.ne	40b7e8 <ferror@plt+0xa248>  // b.any
  40b798:	sub	x1, x29, #0x8
  40b79c:	add	x2, sp, #0x8
  40b7a0:	mov	x0, x19
  40b7a4:	mov	x3, xzr
  40b7a8:	bl	40bae4 <ferror@plt+0xa544>
  40b7ac:	cbnz	w0, 40b9cc <ferror@plt+0xa42c>
  40b7b0:	mov	x0, x19
  40b7b4:	mov	x1, x23
  40b7b8:	mov	w2, w21
  40b7bc:	bl	40bdac <ferror@plt+0xa80c>
  40b7c0:	ldur	x25, [x29, #-8]
  40b7c4:	mov	x22, x0
  40b7c8:	ldr	w8, [x25]
  40b7cc:	cmp	w8, #0x3
  40b7d0:	b.ne	40b81c <ferror@plt+0xa27c>  // b.any
  40b7d4:	cbz	w21, 40b8d4 <ferror@plt+0xa334>
  40b7d8:	mov	w0, #0xf                   	// #15
  40b7dc:	mov	x1, xzr
  40b7e0:	bl	402628 <ferror@plt+0x1088>
  40b7e4:	b	40b9cc <ferror@plt+0xa42c>
  40b7e8:	add	x0, x19, #0x90
  40b7ec:	mov	x1, xzr
  40b7f0:	bl	401b08 <ferror@plt+0x568>
  40b7f4:	mov	w1, w21
  40b7f8:	stur	x0, [x29, #-8]
  40b7fc:	bl	40c32c <ferror@plt+0xad8c>
  40b800:	cbnz	w0, 40b9cc <ferror@plt+0xa42c>
  40b804:	tbz	w20, #0, 40b8c8 <ferror@plt+0xa328>
  40b808:	ldur	x1, [x29, #-8]
  40b80c:	add	x2, sp, #0x8
  40b810:	mov	x0, x19
  40b814:	bl	40bbb4 <ferror@plt+0xa614>
  40b818:	b	40b7ac <ferror@plt+0xa20c>
  40b81c:	cbz	w21, 40b8ec <ferror@plt+0xa34c>
  40b820:	ldr	x1, [x25, #8]
  40b824:	ldr	x26, [sp, #8]
  40b828:	add	x8, sp, #0x10
  40b82c:	mov	x0, x19
  40b830:	mov	w2, w21
  40b834:	add	x24, x8, #0x8
  40b838:	bl	40bdac <ferror@plt+0xa80c>
  40b83c:	mov	x27, x0
  40b840:	tbnz	w20, #0, 40b858 <ferror@plt+0xa2b8>
  40b844:	mvn	w8, w20
  40b848:	and	x1, x8, #0x1
  40b84c:	mov	x0, x27
  40b850:	bl	401b08 <ferror@plt+0x568>
  40b854:	mov	x26, x0
  40b858:	ldr	x8, [x26, #24]
  40b85c:	cmp	x8, #0x30
  40b860:	cset	w10, eq  // eq = none
  40b864:	cmp	w21, #0x2
  40b868:	cset	w9, eq  // eq = none
  40b86c:	cmp	x8, #0x1
  40b870:	and	w28, w9, w10
  40b874:	cset	w10, eq  // eq = none
  40b878:	tbnz	w28, #0, 40b900 <ferror@plt+0xa360>
  40b87c:	and	w9, w9, w10
  40b880:	cbnz	w9, 40b900 <ferror@plt+0xa360>
  40b884:	cmp	w21, #0x2
  40b888:	b.eq	40b8a4 <ferror@plt+0xa304>  // b.none
  40b88c:	cmp	x8, #0x1
  40b890:	b.ne	40b8a4 <ferror@plt+0xa304>  // b.any
  40b894:	mov	x0, x19
  40b898:	mov	x1, x26
  40b89c:	bl	40bdd0 <ferror@plt+0xa830>
  40b8a0:	mov	x26, x0
  40b8a4:	mov	w1, #0x1                   	// #1
  40b8a8:	mov	x0, x24
  40b8ac:	mov	w20, #0x1                   	// #1
  40b8b0:	bl	40c644 <ferror@plt+0xb0a4>
  40b8b4:	mov	x0, x24
  40b8b8:	mov	x1, x26
  40b8bc:	bl	40c730 <ferror@plt+0xb190>
  40b8c0:	cbnz	w20, 40b9ac <ferror@plt+0xa40c>
  40b8c4:	b	40b9c8 <ferror@plt+0xa428>
  40b8c8:	cbz	w21, 40b954 <ferror@plt+0xa3b4>
  40b8cc:	mov	w0, wzr
  40b8d0:	b	40b7ac <ferror@plt+0xa20c>
  40b8d4:	mov	w3, #0x1                   	// #1
  40b8d8:	mov	x0, x19
  40b8dc:	mov	x1, x25
  40b8e0:	mov	x2, x22
  40b8e4:	bl	40c29c <ferror@plt+0xacfc>
  40b8e8:	b	40b9cc <ferror@plt+0xa42c>
  40b8ec:	ldr	x1, [sp, #8]
  40b8f0:	add	x8, sp, #0x10
  40b8f4:	add	x0, x8, #0x8
  40b8f8:	bl	404bd0 <ferror@plt+0x3630>
  40b8fc:	b	40b9ac <ferror@plt+0xa40c>
  40b900:	mov	w1, #0x1                   	// #1
  40b904:	mov	x0, x24
  40b908:	mov	x2, xzr
  40b90c:	bl	4016bc <ferror@plt+0x11c>
  40b910:	cbz	w28, 40b980 <ferror@plt+0xa3e0>
  40b914:	mov	x0, x19
  40b918:	mov	x1, x23
  40b91c:	mov	w2, w21
  40b920:	bl	40bdac <ferror@plt+0xa80c>
  40b924:	ldr	x1, [x25, #8]
  40b928:	mov	x22, x0
  40b92c:	mov	x0, x24
  40b930:	bl	4018e8 <ferror@plt+0x348>
  40b934:	ldr	x8, [x27, #8]
  40b938:	tst	w20, #0x1
  40b93c:	mov	x9, #0xfffffffffffffffe    	// #-2
  40b940:	cinc	x9, x9, ne  // ne = any
  40b944:	add	x1, x9, x8
  40b948:	mov	x0, x24
  40b94c:	bl	4018e8 <ferror@plt+0x348>
  40b950:	b	40b98c <ferror@plt+0xa3ec>
  40b954:	ldur	x8, [x29, #-8]
  40b958:	mov	x0, x19
  40b95c:	mov	w2, wzr
  40b960:	ldr	x1, [x8, #8]
  40b964:	bl	40bdac <ferror@plt+0xa80c>
  40b968:	mov	w1, #0x1                   	// #1
  40b96c:	bl	401b08 <ferror@plt+0x568>
  40b970:	mov	x8, x0
  40b974:	mov	w0, wzr
  40b978:	str	x8, [sp, #8]
  40b97c:	b	40b7ac <ferror@plt+0xa20c>
  40b980:	ldp	x2, x1, [x26]
  40b984:	mov	x0, x24
  40b988:	bl	4017cc <ferror@plt+0x22c>
  40b98c:	mov	x0, x22
  40b990:	mov	x1, x24
  40b994:	bl	4018a8 <ferror@plt+0x308>
  40b998:	add	x0, x19, #0x90
  40b99c:	mov	w1, #0x1                   	// #1
  40b9a0:	bl	40174c <ferror@plt+0x1ac>
  40b9a4:	mov	w20, wzr
  40b9a8:	cbz	w20, 40b9c8 <ferror@plt+0xa428>
  40b9ac:	add	x8, sp, #0x10
  40b9b0:	add	x1, x8, #0x8
  40b9b4:	mov	x0, x22
  40b9b8:	bl	4018a8 <ferror@plt+0x308>
  40b9bc:	add	x0, x19, #0x90
  40b9c0:	mov	w1, #0x1                   	// #1
  40b9c4:	bl	40174c <ferror@plt+0x1ac>
  40b9c8:	mov	w0, wzr
  40b9cc:	ldp	x20, x19, [sp, #160]
  40b9d0:	ldp	x22, x21, [sp, #144]
  40b9d4:	ldp	x24, x23, [sp, #128]
  40b9d8:	ldp	x26, x25, [sp, #112]
  40b9dc:	ldp	x28, x27, [sp, #96]
  40b9e0:	ldp	x29, x30, [sp, #80]
  40b9e4:	add	sp, sp, #0xb0
  40b9e8:	ret
  40b9ec:	sub	sp, sp, #0x40
  40b9f0:	and	w8, w1, #0xff
  40b9f4:	stp	x20, x19, [sp, #48]
  40b9f8:	cmp	w8, #0x5a
  40b9fc:	mov	x19, x0
  40ba00:	stp	x29, x30, [sp, #16]
  40ba04:	str	x21, [sp, #32]
  40ba08:	add	x29, sp, #0x10
  40ba0c:	b.ne	40ba64 <ferror@plt+0xa4c4>  // b.any
  40ba10:	mov	w8, #0x2                   	// #2
  40ba14:	str	x8, [sp]
  40ba18:	ldr	x8, [sp]
  40ba1c:	cbz	x8, 40ba9c <ferror@plt+0xa4fc>
  40ba20:	mov	x20, xzr
  40ba24:	add	x21, x19, #0x1d0
  40ba28:	ldr	x8, [x19, #472]
  40ba2c:	cmp	x20, x8
  40ba30:	b.cs	40baa0 <ferror@plt+0xa500>  // b.hs, b.nlast
  40ba34:	mov	x0, x21
  40ba38:	mov	x1, x20
  40ba3c:	bl	401b08 <ferror@plt+0x568>
  40ba40:	ldr	x8, [x0]
  40ba44:	ldr	x9, [sp]
  40ba48:	add	x20, x20, #0x1
  40ba4c:	add	x8, x8, #0x1
  40ba50:	subs	x8, x9, x8
  40ba54:	csel	x8, xzr, x8, cc  // cc = lo, ul, last
  40ba58:	str	x8, [sp]
  40ba5c:	b.hi	40ba28 <ferror@plt+0xa488>  // b.pmore
  40ba60:	b	40baa0 <ferror@plt+0xa500>
  40ba64:	add	x1, x29, #0x18
  40ba68:	add	x2, sp, #0x8
  40ba6c:	mov	x0, x19
  40ba70:	bl	409d60 <ferror@plt+0x87c0>
  40ba74:	cbnz	w0, 40bad0 <ferror@plt+0xa530>
  40ba78:	ldr	x0, [sp, #8]
  40ba7c:	mov	x1, sp
  40ba80:	bl	405928 <ferror@plt+0x4388>
  40ba84:	cbnz	w0, 40bad0 <ferror@plt+0xa530>
  40ba88:	add	x0, x19, #0x90
  40ba8c:	mov	w1, #0x1                   	// #1
  40ba90:	bl	40174c <ferror@plt+0x1ac>
  40ba94:	ldr	x8, [sp]
  40ba98:	cbnz	x8, 40ba20 <ferror@plt+0xa480>
  40ba9c:	mov	x20, xzr
  40baa0:	ldr	x8, [x19, #192]
  40baa4:	cmp	x20, x8
  40baa8:	b.ne	40bab4 <ferror@plt+0xa514>  // b.any
  40baac:	mov	w0, #0x7                   	// #7
  40bab0:	b	40bad0 <ferror@plt+0xa530>
  40bab4:	add	x0, x19, #0xb8
  40bab8:	mov	x1, x20
  40babc:	bl	40174c <ferror@plt+0x1ac>
  40bac0:	add	x0, x19, #0x1d0
  40bac4:	mov	x1, x20
  40bac8:	bl	40174c <ferror@plt+0x1ac>
  40bacc:	mov	w0, wzr
  40bad0:	ldp	x20, x19, [sp, #48]
  40bad4:	ldr	x21, [sp, #32]
  40bad8:	ldp	x29, x30, [sp, #16]
  40badc:	add	sp, sp, #0x40
  40bae0:	ret
  40bae4:	stp	x29, x30, [sp, #-64]!
  40bae8:	str	x23, [sp, #16]
  40baec:	add	x23, x0, #0x90
  40baf0:	stp	x22, x21, [sp, #32]
  40baf4:	stp	x20, x19, [sp, #48]
  40baf8:	mov	x21, x1
  40bafc:	mov	x20, x0
  40bb00:	add	x1, x3, #0x1
  40bb04:	mov	x0, x23
  40bb08:	mov	x29, sp
  40bb0c:	mov	x22, x3
  40bb10:	mov	x19, x2
  40bb14:	bl	40afe0 <ferror@plt+0x9a40>
  40bb18:	cbnz	w0, 40bb58 <ferror@plt+0xa5b8>
  40bb1c:	mov	x0, x23
  40bb20:	mov	x1, x22
  40bb24:	bl	401b08 <ferror@plt+0x568>
  40bb28:	str	x0, [x21]
  40bb2c:	ldr	w8, [x0]
  40bb30:	cmp	w8, #0x8
  40bb34:	b.ne	40bb48 <ferror@plt+0xa5a8>  // b.any
  40bb38:	mov	w0, #0x13                  	// #19
  40bb3c:	mov	x1, xzr
  40bb40:	bl	402628 <ferror@plt+0x1088>
  40bb44:	b	40bb58 <ferror@plt+0xa5b8>
  40bb48:	mov	x1, x0
  40bb4c:	mov	x0, x20
  40bb50:	mov	x2, x19
  40bb54:	bl	40bbb4 <ferror@plt+0xa614>
  40bb58:	ldp	x20, x19, [sp, #48]
  40bb5c:	ldp	x22, x21, [sp, #32]
  40bb60:	ldr	x23, [sp, #16]
  40bb64:	ldp	x29, x30, [sp], #64
  40bb68:	ret
  40bb6c:	stp	x29, x30, [sp, #-16]!
  40bb70:	ldr	w8, [x0]
  40bb74:	mov	x29, sp
  40bb78:	and	w8, w8, #0xfffffffe
  40bb7c:	cmp	w8, #0x2
  40bb80:	b.ne	40bb98 <ferror@plt+0xa5f8>  // b.any
  40bb84:	mov	w0, #0xf                   	// #15
  40bb88:	mov	x1, xzr
  40bb8c:	bl	402628 <ferror@plt+0x1088>
  40bb90:	ldp	x29, x30, [sp], #16
  40bb94:	ret
  40bb98:	ldr	x8, [x1]
  40bb9c:	cbnz	x8, 40bba8 <ferror@plt+0xa608>
  40bba0:	ldr	x8, [x1, #32]
  40bba4:	cbz	x8, 40bb84 <ferror@plt+0xa5e4>
  40bba8:	mov	w0, wzr
  40bbac:	ldp	x29, x30, [sp], #16
  40bbb0:	ret
  40bbb4:	stp	x29, x30, [sp, #-64]!
  40bbb8:	stp	x24, x23, [sp, #16]
  40bbbc:	stp	x22, x21, [sp, #32]
  40bbc0:	stp	x20, x19, [sp, #48]
  40bbc4:	ldr	w8, [x1]
  40bbc8:	mov	x19, x2
  40bbcc:	mov	x29, sp
  40bbd0:	cmp	w8, #0xb
  40bbd4:	b.hi	40bc98 <ferror@plt+0xa6f8>  // b.pmore
  40bbd8:	adrp	x9, 414000 <ferror@plt+0x12a60>
  40bbdc:	add	x9, x9, #0xb50
  40bbe0:	adr	x10, 40bbf8 <ferror@plt+0xa658>
  40bbe4:	ldrb	w11, [x9, x8]
  40bbe8:	add	x10, x10, x11, lsl #2
  40bbec:	mov	x21, x1
  40bbf0:	mov	x23, x0
  40bbf4:	br	x10
  40bbf8:	mov	w0, wzr
  40bbfc:	add	x20, x21, #0x8
  40bc00:	b	40bd68 <ferror@plt+0xa7c8>
  40bc04:	ldr	x1, [x21, #8]
  40bc08:	cmp	w8, #0x0
  40bc0c:	cset	w2, ne  // ne = any
  40bc10:	mov	x0, x23
  40bc14:	bl	40bdac <ferror@plt+0xa80c>
  40bc18:	ldr	w8, [x21]
  40bc1c:	cmp	w8, #0x1
  40bc20:	b.ne	40bc84 <ferror@plt+0xa6e4>  // b.any
  40bc24:	ldr	x20, [x21, #16]
  40bc28:	mov	x1, xzr
  40bc2c:	bl	401b08 <ferror@plt+0x568>
  40bc30:	ldr	x8, [x0, #24]
  40bc34:	mov	x21, x0
  40bc38:	cmp	x8, #0x1
  40bc3c:	b.ne	40bc50 <ferror@plt+0xa6b0>  // b.any
  40bc40:	mov	x0, x23
  40bc44:	mov	x1, x21
  40bc48:	bl	40bdd0 <ferror@plt+0xa830>
  40bc4c:	mov	x21, x0
  40bc50:	ldr	x8, [x21, #8]
  40bc54:	cmp	x8, x20
  40bc58:	b.hi	40bc74 <ferror@plt+0xa6d4>  // b.pmore
  40bc5c:	mov	w1, #0x1                   	// #1
  40bc60:	mov	x0, x20
  40bc64:	bl	402898 <ferror@plt+0x12f8>
  40bc68:	mov	x1, x0
  40bc6c:	mov	x0, x21
  40bc70:	bl	40c694 <ferror@plt+0xb0f4>
  40bc74:	mov	x0, x21
  40bc78:	mov	x1, x20
  40bc7c:	bl	401aa8 <ferror@plt+0x508>
  40bc80:	b	40bc8c <ferror@plt+0xa6ec>
  40bc84:	mov	x1, xzr
  40bc88:	bl	401b08 <ferror@plt+0x568>
  40bc8c:	mov	x20, x0
  40bc90:	mov	w0, wzr
  40bc94:	b	40bd68 <ferror@plt+0xa7c8>
  40bc98:	mov	w0, wzr
  40bc9c:	b	40bd68 <ferror@plt+0xa7c8>
  40bca0:	mov	x20, x21
  40bca4:	ldr	x1, [x20, #8]!
  40bca8:	mov	x0, x23
  40bcac:	bl	40bd80 <ferror@plt+0xa7e0>
  40bcb0:	ldr	x23, [x23]
  40bcb4:	ldr	x8, [x0, #8]
  40bcb8:	mov	x22, x0
  40bcbc:	cmp	x8, x23
  40bcc0:	b.eq	40bd48 <ferror@plt+0xa7a8>  // b.none
  40bcc4:	mov	x24, x22
  40bcc8:	ldr	x8, [x24, #16]!
  40bccc:	cbnz	x8, 40bd00 <ferror@plt+0xa760>
  40bcd0:	ldr	x0, [x22]
  40bcd4:	bl	401270 <strlen@plt>
  40bcd8:	mov	w1, #0x8                   	// #8
  40bcdc:	bl	402898 <ferror@plt+0x12f8>
  40bce0:	mov	x8, #0xe38f                	// #58255
  40bce4:	movk	x8, #0x8e38, lsl #16
  40bce8:	movk	x8, #0x38e3, lsl #32
  40bcec:	movk	x8, #0xe38e, lsl #48
  40bcf0:	umulh	x8, x0, x8
  40bcf4:	lsr	x1, x8, #3
  40bcf8:	mov	x0, x24
  40bcfc:	bl	404ad0 <ferror@plt+0x3530>
  40bd00:	ldr	x1, [x22]
  40bd04:	mov	x0, x24
  40bd08:	mov	x2, x23
  40bd0c:	ldrb	w8, [x1, #1]
  40bd10:	cmp	w8, #0x0
  40bd14:	cset	w3, eq  // eq = none
  40bd18:	bl	404dd8 <ferror@plt+0x3838>
  40bd1c:	cbz	w0, 40bd44 <ferror@plt+0xa7a4>
  40bd20:	mov	w8, wzr
  40bd24:	tbnz	wzr, #0, 40bd68 <ferror@plt+0xa7c8>
  40bd28:	b	40bd6c <ferror@plt+0xa7cc>
  40bd2c:	mov	w0, wzr
  40bd30:	add	x20, x23, #0x230
  40bd34:	b	40bd68 <ferror@plt+0xa7c8>
  40bd38:	mov	w0, wzr
  40bd3c:	add	x20, x23, #0x260
  40bd40:	b	40bd68 <ferror@plt+0xa7c8>
  40bd44:	str	x23, [x22, #8]
  40bd48:	add	x1, x22, #0x10
  40bd4c:	mov	x0, x20
  40bd50:	bl	404bd0 <ferror@plt+0x3630>
  40bd54:	mov	w8, #0x5                   	// #5
  40bd58:	mov	w0, wzr
  40bd5c:	str	w8, [x21]
  40bd60:	mov	w8, #0x1                   	// #1
  40bd64:	tbz	w8, #0, 40bd6c <ferror@plt+0xa7cc>
  40bd68:	str	x20, [x19]
  40bd6c:	ldp	x20, x19, [sp, #48]
  40bd70:	ldp	x22, x21, [sp, #32]
  40bd74:	ldp	x24, x23, [sp, #16]
  40bd78:	ldp	x29, x30, [sp], #64
  40bd7c:	ret
  40bd80:	stp	x29, x30, [sp, #-32]!
  40bd84:	str	x19, [sp, #16]
  40bd88:	mov	x29, sp
  40bd8c:	mov	x19, x1
  40bd90:	bl	40be38 <ferror@plt+0xa898>
  40bd94:	add	x0, x0, #0xa8
  40bd98:	mov	x1, x19
  40bd9c:	bl	401aa8 <ferror@plt+0x508>
  40bda0:	ldr	x19, [sp, #16]
  40bda4:	ldp	x29, x30, [sp], #32
  40bda8:	ret
  40bdac:	stp	x29, x30, [sp, #-16]!
  40bdb0:	add	x8, x0, #0x130
  40bdb4:	add	x9, x0, #0x180
  40bdb8:	cmp	w2, #0x0
  40bdbc:	csel	x0, x8, x9, eq  // eq = none
  40bdc0:	mov	x29, sp
  40bdc4:	bl	401aa8 <ferror@plt+0x508>
  40bdc8:	ldp	x29, x30, [sp], #16
  40bdcc:	ret
  40bdd0:	stp	x29, x30, [sp, #-48]!
  40bdd4:	mov	x29, sp
  40bdd8:	stp	x20, x19, [sp, #32]
  40bddc:	str	xzr, [x29, #24]
  40bde0:	ldr	x8, [x1]
  40bde4:	mov	x19, x1
  40bde8:	mov	x20, x0
  40bdec:	add	x1, x29, #0x18
  40bdf0:	mov	x0, x8
  40bdf4:	str	x21, [sp, #16]
  40bdf8:	bl	409d98 <ferror@plt+0x87f8>
  40bdfc:	ldr	x8, [x19]
  40be00:	mov	x19, x0
  40be04:	add	x1, x29, #0x18
  40be08:	mov	x0, x8
  40be0c:	bl	409d98 <ferror@plt+0x87f8>
  40be10:	mov	x21, x0
  40be14:	add	x0, x20, #0x180
  40be18:	mov	x1, x19
  40be1c:	bl	401aa8 <ferror@plt+0x508>
  40be20:	mov	x1, x21
  40be24:	bl	401aa8 <ferror@plt+0x508>
  40be28:	ldp	x20, x19, [sp, #32]
  40be2c:	ldr	x21, [sp, #16]
  40be30:	ldp	x29, x30, [sp], #48
  40be34:	ret
  40be38:	stp	x29, x30, [sp, #-32]!
  40be3c:	adrp	x8, 428000 <ferror@plt+0x26a60>
  40be40:	ldr	x8, [x8, #584]
  40be44:	str	x19, [sp, #16]
  40be48:	mov	x19, x0
  40be4c:	mov	x29, sp
  40be50:	ldr	x8, [x8, #1248]
  40be54:	ldrb	w8, [x8]
  40be58:	cmp	w8, #0x64
  40be5c:	b.ne	40be68 <ferror@plt+0xa8c8>  // b.any
  40be60:	mov	x1, xzr
  40be64:	b	40be78 <ferror@plt+0xa8d8>
  40be68:	add	x0, x19, #0xb8
  40be6c:	mov	x1, xzr
  40be70:	bl	401b08 <ferror@plt+0x568>
  40be74:	ldr	x1, [x0]
  40be78:	add	x0, x19, #0xe0
  40be7c:	bl	401aa8 <ferror@plt+0x508>
  40be80:	ldr	x19, [sp, #16]
  40be84:	ldp	x29, x30, [sp], #32
  40be88:	ret
  40be8c:	stp	x29, x30, [sp, #-48]!
  40be90:	stp	x20, x19, [sp, #32]
  40be94:	add	x20, x0, #0x18
  40be98:	str	x21, [sp, #16]
  40be9c:	mov	x21, #0xffffffffffffffe8    	// #-24
  40bea0:	mov	x19, x20
  40bea4:	mov	x29, sp
  40bea8:	add	x1, x20, x21
  40beac:	mov	x0, x19
  40beb0:	bl	4018a8 <ferror@plt+0x308>
  40beb4:	adds	x21, x21, #0x8
  40beb8:	add	x19, x19, #0x28
  40bebc:	b.ne	40bea8 <ferror@plt+0xa908>  // b.any
  40bec0:	ldp	x20, x19, [sp, #32]
  40bec4:	ldr	x21, [sp, #16]
  40bec8:	ldp	x29, x30, [sp], #48
  40becc:	ret
  40bed0:	stp	x29, x30, [sp, #-48]!
  40bed4:	stp	x22, x21, [sp, #16]
  40bed8:	stp	x20, x19, [sp, #32]
  40bedc:	mov	x29, sp
  40bee0:	mov	x19, x4
  40bee4:	mov	x20, x3
  40bee8:	mov	x21, x2
  40beec:	mov	x22, x1
  40bef0:	bl	40bf70 <ferror@plt+0xa9d0>
  40bef4:	cbnz	w0, 40bf14 <ferror@plt+0xa974>
  40bef8:	ldr	x0, [x22]
  40befc:	ldr	x1, [x21]
  40bf00:	bl	40bb6c <ferror@plt+0xa5cc>
  40bf04:	cbnz	w0, 40bf14 <ferror@plt+0xa974>
  40bf08:	ldr	x0, [x20]
  40bf0c:	ldr	x1, [x19]
  40bf10:	bl	40bb6c <ferror@plt+0xa5cc>
  40bf14:	ldp	x20, x19, [sp, #32]
  40bf18:	ldp	x22, x21, [sp, #16]
  40bf1c:	ldp	x29, x30, [sp], #48
  40bf20:	ret
  40bf24:	stp	x29, x30, [sp, #-32]!
  40bf28:	stp	x20, x19, [sp, #16]
  40bf2c:	mov	w8, #0x5                   	// #5
  40bf30:	add	x20, x0, #0x90
  40bf34:	mov	x19, x1
  40bf38:	str	w8, [x1]
  40bf3c:	mov	w1, #0x1                   	// #1
  40bf40:	mov	x0, x20
  40bf44:	mov	x29, sp
  40bf48:	bl	40174c <ferror@plt+0x1ac>
  40bf4c:	mov	w1, #0x1                   	// #1
  40bf50:	mov	x0, x20
  40bf54:	bl	40174c <ferror@plt+0x1ac>
  40bf58:	mov	x0, x20
  40bf5c:	mov	x1, x19
  40bf60:	bl	4018a8 <ferror@plt+0x308>
  40bf64:	ldp	x20, x19, [sp, #16]
  40bf68:	ldp	x29, x30, [sp], #32
  40bf6c:	ret
  40bf70:	stp	x29, x30, [sp, #-64]!
  40bf74:	stp	x22, x21, [sp, #32]
  40bf78:	mov	x21, x3
  40bf7c:	mov	w3, #0x1                   	// #1
  40bf80:	str	x23, [sp, #16]
  40bf84:	stp	x20, x19, [sp, #48]
  40bf88:	mov	x29, sp
  40bf8c:	mov	x23, x4
  40bf90:	mov	x19, x2
  40bf94:	mov	x22, x1
  40bf98:	mov	x20, x0
  40bf9c:	bl	40bae4 <ferror@plt+0xa544>
  40bfa0:	cbnz	w0, 40c000 <ferror@plt+0xaa60>
  40bfa4:	mov	x0, x20
  40bfa8:	mov	x1, x21
  40bfac:	mov	x2, x23
  40bfb0:	mov	x3, xzr
  40bfb4:	bl	40bae4 <ferror@plt+0xa544>
  40bfb8:	cbnz	w0, 40c000 <ferror@plt+0xaa60>
  40bfbc:	ldr	x1, [x22]
  40bfc0:	ldr	w22, [x1]
  40bfc4:	cmp	w22, #0x1
  40bfc8:	b.hi	40bfe8 <ferror@plt+0xaa48>  // b.pmore
  40bfcc:	ldr	x8, [x21]
  40bfd0:	ldr	w8, [x8]
  40bfd4:	cmp	w22, w8
  40bfd8:	b.ne	40bfe8 <ferror@plt+0xaa48>  // b.any
  40bfdc:	mov	x0, x20
  40bfe0:	mov	x2, x19
  40bfe4:	bl	40bbb4 <ferror@plt+0xa614>
  40bfe8:	cmp	w22, #0x3
  40bfec:	b.ne	40c000 <ferror@plt+0xaa60>  // b.any
  40bff0:	cbnz	w0, 40c000 <ferror@plt+0xaa60>
  40bff4:	mov	w0, #0xf                   	// #15
  40bff8:	mov	x1, xzr
  40bffc:	bl	402628 <ferror@plt+0x1088>
  40c000:	ldp	x20, x19, [sp, #48]
  40c004:	ldp	x22, x21, [sp, #32]
  40c008:	ldr	x23, [sp, #16]
  40c00c:	ldp	x29, x30, [sp], #64
  40c010:	ret
  40c014:	stp	x29, x30, [sp, #-32]!
  40c018:	stp	x20, x19, [sp, #16]
  40c01c:	add	x20, x0, #0x90
  40c020:	mov	x19, x1
  40c024:	str	w2, [x1]
  40c028:	mov	w1, #0x1                   	// #1
  40c02c:	mov	x0, x20
  40c030:	mov	x29, sp
  40c034:	bl	40174c <ferror@plt+0x1ac>
  40c038:	mov	x0, x20
  40c03c:	mov	x1, x19
  40c040:	bl	4018a8 <ferror@plt+0x308>
  40c044:	ldp	x20, x19, [sp, #16]
  40c048:	ldp	x29, x30, [sp], #32
  40c04c:	ret
  40c050:	stp	x29, x30, [sp, #-32]!
  40c054:	str	x19, [sp, #16]
  40c058:	mov	x29, sp
  40c05c:	mov	x19, x1
  40c060:	bl	40be38 <ferror@plt+0xa898>
  40c064:	add	x0, x0, #0x80
  40c068:	mov	x1, x19
  40c06c:	bl	401aa8 <ferror@plt+0x508>
  40c070:	ldr	x0, [x0]
  40c074:	ldr	x19, [sp, #16]
  40c078:	ldp	x29, x30, [sp], #32
  40c07c:	ret
  40c080:	stp	x29, x30, [sp, #-32]!
  40c084:	stp	x20, x19, [sp, #16]
  40c088:	mov	x19, x0
  40c08c:	adrp	x0, 411000 <ferror@plt+0xfa60>
  40c090:	add	x0, x0, #0xcd0
  40c094:	mov	x1, x19
  40c098:	mov	x29, sp
  40c09c:	bl	4024d0 <ferror@plt+0xf30>
  40c0a0:	adrp	x8, 428000 <ferror@plt+0x26a60>
  40c0a4:	ldr	x20, [x8, #584]
  40c0a8:	mov	w1, #0xa                   	// #10
  40c0ac:	ldr	x8, [x20, #1104]
  40c0b0:	add	x8, x8, x0
  40c0b4:	mov	x0, x19
  40c0b8:	str	x8, [x20, #1104]
  40c0bc:	bl	4013f0 <strrchr@plt>
  40c0c0:	cbz	x0, 40c0d0 <ferror@plt+0xab30>
  40c0c4:	add	x0, x0, #0x1
  40c0c8:	bl	401270 <strlen@plt>
  40c0cc:	str	x0, [x20, #1104]
  40c0d0:	ldp	x20, x19, [sp, #16]
  40c0d4:	ldp	x29, x30, [sp], #32
  40c0d8:	ret
  40c0dc:	stp	x29, x30, [sp, #-96]!
  40c0e0:	str	x27, [sp, #16]
  40c0e4:	stp	x26, x25, [sp, #32]
  40c0e8:	stp	x24, x23, [sp, #48]
  40c0ec:	stp	x22, x21, [sp, #64]
  40c0f0:	stp	x20, x19, [sp, #80]
  40c0f4:	mov	x29, sp
  40c0f8:	mov	x19, x0
  40c0fc:	bl	401270 <strlen@plt>
  40c100:	mov	x20, x0
  40c104:	adrp	x23, 428000 <ferror@plt+0x26a60>
  40c108:	cbz	x0, 40c198 <ferror@plt+0xabf8>
  40c10c:	adrp	x21, 414000 <ferror@plt+0x12a60>
  40c110:	adrp	x27, 414000 <ferror@plt+0x12a60>
  40c114:	mov	x24, xzr
  40c118:	sub	x25, x20, #0x1
  40c11c:	add	x21, x21, #0x378
  40c120:	mov	x26, #0xffffffffffffffff    	// #-1
  40c124:	add	x27, x27, #0x382
  40c128:	b	40c144 <ferror@plt+0xaba4>
  40c12c:	mov	w22, #0x5c                  	// #92
  40c130:	mov	w0, w22
  40c134:	bl	4025c0 <ferror@plt+0x1020>
  40c138:	add	x24, x24, #0x1
  40c13c:	cmp	x24, x20
  40c140:	b.cs	40c1bc <ferror@plt+0xac1c>  // b.hs, b.nlast
  40c144:	ldrb	w22, [x19, x24]
  40c148:	cmp	w22, #0x5c
  40c14c:	b.ne	40c130 <ferror@plt+0xab90>  // b.any
  40c150:	cmp	x24, x25
  40c154:	b.eq	40c12c <ferror@plt+0xab8c>  // b.none
  40c158:	add	x24, x24, #0x1
  40c15c:	ldrb	w22, [x19, x24]
  40c160:	mov	x0, x21
  40c164:	mov	w1, w22
  40c168:	bl	4014b0 <strchr@plt>
  40c16c:	cbz	x0, 40c18c <ferror@plt+0xabec>
  40c170:	cmp	w22, #0x6e
  40c174:	b.ne	40c180 <ferror@plt+0xabe0>  // b.any
  40c178:	ldr	x8, [x23, #584]
  40c17c:	str	x26, [x8, #1104]
  40c180:	sub	x8, x0, x21
  40c184:	ldrb	w22, [x27, x8]
  40c188:	b	40c130 <ferror@plt+0xab90>
  40c18c:	mov	w0, #0x5c                  	// #92
  40c190:	bl	4025c0 <ferror@plt+0x1020>
  40c194:	b	40c130 <ferror@plt+0xab90>
  40c198:	ldr	x8, [x23, #584]
  40c19c:	ldr	x8, [x8, #1248]
  40c1a0:	ldrb	w8, [x8]
  40c1a4:	cmp	w8, #0x64
  40c1a8:	b.ne	40c1b8 <ferror@plt+0xac18>  // b.any
  40c1ac:	mov	w0, wzr
  40c1b0:	bl	4025c0 <ferror@plt+0x1020>
  40c1b4:	b	40c1bc <ferror@plt+0xac1c>
  40c1b8:	cbnz	x20, 40c10c <ferror@plt+0xab6c>
  40c1bc:	ldp	x20, x19, [sp, #80]
  40c1c0:	ldp	x22, x21, [sp, #64]
  40c1c4:	ldp	x24, x23, [sp, #48]
  40c1c8:	ldp	x26, x25, [sp, #32]
  40c1cc:	ldr	x27, [sp, #16]
  40c1d0:	ldp	x29, x30, [sp], #96
  40c1d4:	ret
  40c1d8:	stp	x29, x30, [sp, #-48]!
  40c1dc:	str	x21, [sp, #16]
  40c1e0:	stp	x20, x19, [sp, #32]
  40c1e4:	mov	x29, sp
  40c1e8:	mov	x19, x4
  40c1ec:	mov	x20, x3
  40c1f0:	mov	x21, x1
  40c1f4:	bl	40bf70 <ferror@plt+0xa9d0>
  40c1f8:	cbnz	w0, 40c224 <ferror@plt+0xac84>
  40c1fc:	ldr	x8, [x21]
  40c200:	ldr	w8, [x8]
  40c204:	sub	w9, w8, #0x4
  40c208:	cmp	w9, #0x3
  40c20c:	b.cc	40c218 <ferror@plt+0xac78>  // b.lo, b.ul, b.last
  40c210:	cmp	w8, #0x2
  40c214:	b.ne	40c234 <ferror@plt+0xac94>  // b.any
  40c218:	mov	w0, #0xf                   	// #15
  40c21c:	mov	x1, xzr
  40c220:	bl	402628 <ferror@plt+0x1088>
  40c224:	ldp	x20, x19, [sp, #32]
  40c228:	ldr	x21, [sp, #16]
  40c22c:	ldp	x29, x30, [sp], #48
  40c230:	ret
  40c234:	adrp	x9, 428000 <ferror@plt+0x26a60>
  40c238:	ldr	x9, [x9, #584]
  40c23c:	ldr	x9, [x9, #1248]
  40c240:	ldrb	w9, [x9]
  40c244:	cmp	w9, #0x64
  40c248:	b.ne	40c274 <ferror@plt+0xacd4>  // b.any
  40c24c:	ldr	x9, [x20]
  40c250:	ldr	w9, [x9]
  40c254:	cmp	w9, #0x3
  40c258:	b.ne	40c268 <ferror@plt+0xacc8>  // b.any
  40c25c:	cmp	w8, #0x2
  40c260:	b.cs	40c274 <ferror@plt+0xacd4>  // b.hs, b.nlast
  40c264:	b	40c294 <ferror@plt+0xacf4>
  40c268:	ldr	x9, [x19]
  40c26c:	ldr	x10, [x9]
  40c270:	cbz	x10, 40c284 <ferror@plt+0xace4>
  40c274:	ldr	x0, [x20]
  40c278:	ldr	x1, [x19]
  40c27c:	bl	40bb6c <ferror@plt+0xa5cc>
  40c280:	b	40c224 <ferror@plt+0xac84>
  40c284:	cmp	w8, #0x1
  40c288:	b.hi	40c274 <ferror@plt+0xacd4>  // b.pmore
  40c28c:	ldr	x8, [x9, #32]
  40c290:	cbnz	x8, 40c274 <ferror@plt+0xacd4>
  40c294:	mov	w0, wzr
  40c298:	b	40c224 <ferror@plt+0xac84>
  40c29c:	sub	sp, sp, #0x60
  40c2a0:	movi	v0.2d, #0x0
  40c2a4:	stp	x29, x30, [sp, #48]
  40c2a8:	stp	x20, x19, [sp, #80]
  40c2ac:	stp	q0, q0, [sp, #16]
  40c2b0:	str	q0, [sp]
  40c2b4:	ldr	x8, [x1, #8]
  40c2b8:	mov	x19, x2
  40c2bc:	mov	x20, x0
  40c2c0:	str	x21, [sp, #64]
  40c2c4:	add	x29, sp, #0x30
  40c2c8:	str	x8, [sp, #16]
  40c2cc:	tbnz	w3, #0, 40c2fc <ferror@plt+0xad5c>
  40c2d0:	add	x21, x20, #0x90
  40c2d4:	mov	w1, #0x2                   	// #2
  40c2d8:	mov	x0, x21
  40c2dc:	bl	40afe0 <ferror@plt+0x9a40>
  40c2e0:	cbnz	w0, 40c318 <ferror@plt+0xad78>
  40c2e4:	mov	w1, #0x1                   	// #1
  40c2e8:	mov	x0, x19
  40c2ec:	bl	40174c <ferror@plt+0x1ac>
  40c2f0:	mov	w1, #0x1                   	// #1
  40c2f4:	mov	x0, x21
  40c2f8:	bl	40174c <ferror@plt+0x1ac>
  40c2fc:	add	x0, x20, #0x90
  40c300:	mov	w1, #0x1                   	// #1
  40c304:	bl	40174c <ferror@plt+0x1ac>
  40c308:	mov	x1, sp
  40c30c:	mov	x0, x19
  40c310:	bl	4018a8 <ferror@plt+0x308>
  40c314:	mov	w0, wzr
  40c318:	ldp	x20, x19, [sp, #80]
  40c31c:	ldr	x21, [sp, #64]
  40c320:	ldp	x29, x30, [sp, #48]
  40c324:	add	sp, sp, #0x60
  40c328:	ret
  40c32c:	stp	x29, x30, [sp, #-16]!
  40c330:	ldr	w8, [x0]
  40c334:	mov	x29, sp
  40c338:	cmp	w8, #0x2
  40c33c:	cset	w8, ne  // ne = any
  40c340:	cmp	w1, #0x0
  40c344:	cset	w9, eq  // eq = none
  40c348:	cmp	w9, w8
  40c34c:	b.eq	40c364 <ferror@plt+0xadc4>  // b.none
  40c350:	mov	w0, #0xf                   	// #15
  40c354:	mov	x1, xzr
  40c358:	bl	402628 <ferror@plt+0x1088>
  40c35c:	ldp	x29, x30, [sp], #16
  40c360:	ret
  40c364:	mov	w0, wzr
  40c368:	ldp	x29, x30, [sp], #16
  40c36c:	ret
  40c370:	stp	x29, x30, [sp, #-16]!
  40c374:	ldr	x0, [x0]
  40c378:	ldr	x1, [x1]
  40c37c:	mov	x29, sp
  40c380:	bl	401460 <strcmp@plt>
  40c384:	ldp	x29, x30, [sp], #16
  40c388:	ret
  40c38c:	stp	x29, x30, [sp, #-16]!
  40c390:	ldr	x0, [x0]
  40c394:	mov	x29, sp
  40c398:	bl	401480 <free@plt>
  40c39c:	ldp	x29, x30, [sp], #16
  40c3a0:	ret
  40c3a4:	stp	x29, x30, [sp, #-32]!
  40c3a8:	str	x19, [sp, #16]
  40c3ac:	mov	x19, x0
  40c3b0:	ldr	x0, [x19], #16
  40c3b4:	mov	x29, sp
  40c3b8:	bl	401480 <free@plt>
  40c3bc:	mov	x0, x19
  40c3c0:	bl	404b10 <ferror@plt+0x3570>
  40c3c4:	ldr	x19, [sp, #16]
  40c3c8:	ldp	x29, x30, [sp], #32
  40c3cc:	ret
  40c3d0:	sub	sp, sp, #0x70
  40c3d4:	stp	x22, x21, [sp, #80]
  40c3d8:	mov	x21, x2
  40c3dc:	cmp	w3, #0x0
  40c3e0:	mov	x22, x0
  40c3e4:	cset	w2, eq  // eq = none
  40c3e8:	mov	x0, x1
  40c3ec:	mov	x1, x21
  40c3f0:	stp	x29, x30, [sp, #16]
  40c3f4:	str	x27, [sp, #32]
  40c3f8:	stp	x26, x25, [sp, #48]
  40c3fc:	stp	x24, x23, [sp, #64]
  40c400:	stp	x20, x19, [sp, #96]
  40c404:	add	x29, sp, #0x10
  40c408:	mov	x20, x4
  40c40c:	mov	w19, w3
  40c410:	bl	4092a8 <ferror@plt+0x7d08>
  40c414:	ldr	x8, [x22, #88]
  40c418:	mov	x24, x0
  40c41c:	add	x23, x22, #0x50
  40c420:	cbz	x8, 40c4a4 <ferror@plt+0xaf04>
  40c424:	adrp	x8, 411000 <ferror@plt+0xfa60>
  40c428:	adrp	x9, 414000 <ferror@plt+0x12a60>
  40c42c:	add	x8, x8, #0xce0
  40c430:	add	x9, x9, #0xb67
  40c434:	cmp	w19, #0x1
  40c438:	mov	x25, xzr
  40c43c:	csel	x26, x9, x8, eq  // eq = none
  40c440:	b	40c45c <ferror@plt+0xaebc>
  40c444:	mov	w8, #0x1                   	// #1
  40c448:	tbz	w8, #0, 40c4bc <ferror@plt+0xaf1c>
  40c44c:	ldr	x8, [x22, #88]
  40c450:	add	x25, x25, #0x1
  40c454:	cmp	x25, x8
  40c458:	b.cs	40c4a4 <ferror@plt+0xaf04>  // b.hs, b.nlast
  40c45c:	mov	x0, x23
  40c460:	mov	x1, x25
  40c464:	bl	401aa8 <ferror@plt+0x508>
  40c468:	ldr	x8, [x0]
  40c46c:	cmp	x24, x8
  40c470:	b.ne	40c444 <ferror@plt+0xaea4>  // b.any
  40c474:	ldr	w8, [x0, #8]
  40c478:	cmp	w8, w19
  40c47c:	b.ne	40c444 <ferror@plt+0xaea4>  // b.any
  40c480:	mov	w0, #0x1f                  	// #31
  40c484:	mov	x1, x20
  40c488:	mov	x2, x21
  40c48c:	mov	x3, x26
  40c490:	bl	402628 <ferror@plt+0x1088>
  40c494:	mov	w27, w0
  40c498:	mov	w8, wzr
  40c49c:	tbnz	wzr, #0, 40c44c <ferror@plt+0xaeac>
  40c4a0:	b	40c4bc <ferror@plt+0xaf1c>
  40c4a4:	mov	w8, w19
  40c4a8:	mov	x1, sp
  40c4ac:	mov	x0, x23
  40c4b0:	stp	x24, x8, [sp]
  40c4b4:	bl	4018a8 <ferror@plt+0x308>
  40c4b8:	mov	w27, wzr
  40c4bc:	mov	w0, w27
  40c4c0:	ldp	x20, x19, [sp, #96]
  40c4c4:	ldp	x22, x21, [sp, #80]
  40c4c8:	ldp	x24, x23, [sp, #64]
  40c4cc:	ldp	x26, x25, [sp, #48]
  40c4d0:	ldr	x27, [sp, #32]
  40c4d4:	ldp	x29, x30, [sp, #16]
  40c4d8:	add	sp, sp, #0x70
  40c4dc:	ret
  40c4e0:	stp	x29, x30, [sp, #-32]!
  40c4e4:	stp	x20, x19, [sp, #16]
  40c4e8:	mov	x19, x1
  40c4ec:	mov	w1, #0x1                   	// #1
  40c4f0:	mov	x2, xzr
  40c4f4:	mov	x29, sp
  40c4f8:	mov	x20, x0
  40c4fc:	bl	4016bc <ferror@plt+0x11c>
  40c500:	adrp	x2, 40c000 <ferror@plt+0xaa60>
  40c504:	add	x0, x20, #0x80
  40c508:	add	x2, x2, #0x38c
  40c50c:	mov	w1, #0x8                   	// #8
  40c510:	bl	4016bc <ferror@plt+0x11c>
  40c514:	adrp	x2, 40c000 <ferror@plt+0xaa60>
  40c518:	add	x0, x20, #0xa8
  40c51c:	add	x2, x2, #0x3a4
  40c520:	mov	w1, #0x40                  	// #64
  40c524:	bl	4016bc <ferror@plt+0x11c>
  40c528:	adrp	x8, 428000 <ferror@plt+0x26a60>
  40c52c:	ldr	x8, [x8, #584]
  40c530:	ldr	x8, [x8, #1248]
  40c534:	ldrb	w8, [x8]
  40c538:	cmp	w8, #0x64
  40c53c:	b.eq	40c568 <ferror@plt+0xafc8>  // b.none
  40c540:	add	x0, x20, #0x50
  40c544:	mov	w1, #0x10                  	// #16
  40c548:	mov	x2, xzr
  40c54c:	bl	4016bc <ferror@plt+0x11c>
  40c550:	add	x0, x20, #0x28
  40c554:	mov	w1, #0x8                   	// #8
  40c558:	mov	x2, xzr
  40c55c:	bl	4016bc <ferror@plt+0x11c>
  40c560:	str	xzr, [x20, #120]
  40c564:	strb	wzr, [x20, #216]
  40c568:	str	x19, [x20, #208]
  40c56c:	ldp	x20, x19, [sp, #16]
  40c570:	ldp	x29, x30, [sp], #32
  40c574:	ret
  40c578:	stp	x29, x30, [sp, #-32]!
  40c57c:	ldr	x1, [x0, #8]
  40c580:	str	x19, [sp, #16]
  40c584:	mov	x29, sp
  40c588:	mov	x19, x0
  40c58c:	bl	40174c <ferror@plt+0x1ac>
  40c590:	ldr	x1, [x19, #136]
  40c594:	add	x0, x19, #0x80
  40c598:	bl	40174c <ferror@plt+0x1ac>
  40c59c:	ldr	x1, [x19, #176]
  40c5a0:	add	x0, x19, #0xa8
  40c5a4:	bl	40174c <ferror@plt+0x1ac>
  40c5a8:	adrp	x8, 428000 <ferror@plt+0x26a60>
  40c5ac:	ldr	x8, [x8, #584]
  40c5b0:	ldr	x8, [x8, #1248]
  40c5b4:	ldrb	w8, [x8]
  40c5b8:	cmp	w8, #0x64
  40c5bc:	b.eq	40c5e0 <ferror@plt+0xb040>  // b.none
  40c5c0:	ldr	x1, [x19, #88]
  40c5c4:	add	x0, x19, #0x50
  40c5c8:	bl	40174c <ferror@plt+0x1ac>
  40c5cc:	ldr	x1, [x19, #48]
  40c5d0:	add	x0, x19, #0x28
  40c5d4:	bl	40174c <ferror@plt+0x1ac>
  40c5d8:	str	xzr, [x19, #120]
  40c5dc:	strb	wzr, [x19, #216]
  40c5e0:	ldr	x19, [sp, #16]
  40c5e4:	ldp	x29, x30, [sp], #32
  40c5e8:	ret
  40c5ec:	stp	x29, x30, [sp, #-32]!
  40c5f0:	str	x19, [sp, #16]
  40c5f4:	mov	x29, sp
  40c5f8:	mov	x19, x0
  40c5fc:	bl	401b20 <ferror@plt+0x580>
  40c600:	add	x0, x19, #0x80
  40c604:	bl	401b20 <ferror@plt+0x580>
  40c608:	add	x0, x19, #0xa8
  40c60c:	bl	401b20 <ferror@plt+0x580>
  40c610:	adrp	x8, 428000 <ferror@plt+0x26a60>
  40c614:	ldr	x8, [x8, #584]
  40c618:	ldr	x8, [x8, #1248]
  40c61c:	ldrb	w8, [x8]
  40c620:	cmp	w8, #0x64
  40c624:	b.eq	40c638 <ferror@plt+0xb098>  // b.none
  40c628:	add	x0, x19, #0x50
  40c62c:	bl	401b20 <ferror@plt+0x580>
  40c630:	add	x0, x19, #0x28
  40c634:	bl	401b20 <ferror@plt+0x580>
  40c638:	ldr	x19, [sp, #16]
  40c63c:	ldp	x29, x30, [sp], #32
  40c640:	ret
  40c644:	stp	x29, x30, [sp, #-32]!
  40c648:	str	x19, [sp, #16]
  40c64c:	mov	x19, x0
  40c650:	mov	x29, sp
  40c654:	tbz	w1, #0, 40c668 <ferror@plt+0xb0c8>
  40c658:	adrp	x2, 404000 <ferror@plt+0x2a60>
  40c65c:	add	x2, x2, #0xb10
  40c660:	mov	w1, #0x30                  	// #48
  40c664:	b	40c674 <ferror@plt+0xb0d4>
  40c668:	adrp	x2, 401000 <memcpy@plt-0x250>
  40c66c:	add	x2, x2, #0xb20
  40c670:	mov	w1, #0x28                  	// #40
  40c674:	mov	x0, x19
  40c678:	bl	4016bc <ferror@plt+0x11c>
  40c67c:	mov	w1, #0x1                   	// #1
  40c680:	mov	x0, x19
  40c684:	bl	40c694 <ferror@plt+0xb0f4>
  40c688:	ldr	x19, [sp, #16]
  40c68c:	ldp	x29, x30, [sp], #32
  40c690:	ret
  40c694:	sub	sp, sp, #0x50
  40c698:	stp	x29, x30, [sp, #48]
  40c69c:	stp	x20, x19, [sp, #64]
  40c6a0:	add	x29, sp, #0x30
  40c6a4:	mov	x19, x1
  40c6a8:	mov	x20, x0
  40c6ac:	bl	4016f4 <ferror@plt+0x154>
  40c6b0:	ldr	x8, [x20, #24]
  40c6b4:	cmp	x8, #0x30
  40c6b8:	b.ne	40c6ec <ferror@plt+0xb14c>  // b.any
  40c6bc:	ldr	x8, [x20, #32]
  40c6c0:	adrp	x9, 404000 <ferror@plt+0x2a60>
  40c6c4:	add	x9, x9, #0xb10
  40c6c8:	cmp	x8, x9
  40c6cc:	b.ne	40c6ec <ferror@plt+0xb14c>  // b.any
  40c6d0:	b	40c720 <ferror@plt+0xb180>
  40c6d4:	mov	x0, sp
  40c6d8:	mov	w1, #0x1                   	// #1
  40c6dc:	bl	40c644 <ferror@plt+0xb0a4>
  40c6e0:	mov	x1, sp
  40c6e4:	mov	x0, x20
  40c6e8:	bl	4018a8 <ferror@plt+0x308>
  40c6ec:	ldr	x8, [x20, #8]
  40c6f0:	cmp	x8, x19
  40c6f4:	b.cc	40c6d4 <ferror@plt+0xb134>  // b.lo, b.ul, b.last
  40c6f8:	ldp	x20, x19, [sp, #64]
  40c6fc:	ldp	x29, x30, [sp, #48]
  40c700:	add	sp, sp, #0x50
  40c704:	ret
  40c708:	mov	x0, sp
  40c70c:	mov	w1, #0x2                   	// #2
  40c710:	bl	404ad0 <ferror@plt+0x3530>
  40c714:	mov	x1, sp
  40c718:	mov	x0, x20
  40c71c:	bl	4018a8 <ferror@plt+0x308>
  40c720:	ldr	x8, [x20, #8]
  40c724:	cmp	x8, x19
  40c728:	b.cc	40c708 <ferror@plt+0xb168>  // b.lo, b.ul, b.last
  40c72c:	b	40c6f8 <ferror@plt+0xb158>
  40c730:	stp	x29, x30, [sp, #-48]!
  40c734:	stp	x22, x21, [sp, #16]
  40c738:	stp	x20, x19, [sp, #32]
  40c73c:	ldr	x8, [x0, #8]
  40c740:	mov	x20, x1
  40c744:	mov	x29, sp
  40c748:	mov	x19, x0
  40c74c:	mov	x1, x8
  40c750:	bl	40174c <ferror@plt+0x1ac>
  40c754:	ldr	x1, [x20, #16]
  40c758:	mov	x0, x19
  40c75c:	bl	4016f4 <ferror@plt+0x154>
  40c760:	ldr	x8, [x20, #8]
  40c764:	str	x8, [x19, #8]
  40c768:	ldr	x8, [x20, #8]
  40c76c:	cbz	x8, 40c7ac <ferror@plt+0xb20c>
  40c770:	mov	x21, xzr
  40c774:	mov	x0, x19
  40c778:	mov	x1, x21
  40c77c:	bl	401aa8 <ferror@plt+0x508>
  40c780:	mov	x22, x0
  40c784:	mov	x0, x20
  40c788:	mov	x1, x21
  40c78c:	bl	401aa8 <ferror@plt+0x508>
  40c790:	mov	x1, x0
  40c794:	mov	x0, x22
  40c798:	bl	404bd0 <ferror@plt+0x3630>
  40c79c:	ldr	x8, [x20, #8]
  40c7a0:	add	x21, x21, #0x1
  40c7a4:	cmp	x21, x8
  40c7a8:	b.cc	40c774 <ferror@plt+0xb1d4>  // b.lo, b.ul, b.last
  40c7ac:	ldp	x20, x19, [sp, #32]
  40c7b0:	ldp	x22, x21, [sp, #16]
  40c7b4:	ldp	x29, x30, [sp], #48
  40c7b8:	ret
  40c7bc:	stp	x29, x30, [sp, #-16]!
  40c7c0:	ldr	w8, [x1]
  40c7c4:	mov	x29, sp
  40c7c8:	cmp	w8, #0xb
  40c7cc:	str	w8, [x0]
  40c7d0:	b.hi	40c7f8 <ferror@plt+0xb258>  // b.pmore
  40c7d4:	mov	w9, #0x1                   	// #1
  40c7d8:	lsl	w9, w9, w8
  40c7dc:	mov	w10, #0xe20                 	// #3616
  40c7e0:	tst	w9, w10
  40c7e4:	b.ne	40c800 <ferror@plt+0xb260>  // b.any
  40c7e8:	tst	w9, #0x7
  40c7ec:	b.eq	40c814 <ferror@plt+0xb274>  // b.none
  40c7f0:	ldur	q0, [x1, #8]
  40c7f4:	stur	q0, [x0, #8]
  40c7f8:	ldp	x29, x30, [sp], #16
  40c7fc:	ret
  40c800:	add	x0, x0, #0x8
  40c804:	add	x1, x1, #0x8
  40c808:	bl	404bd0 <ferror@plt+0x3630>
  40c80c:	ldp	x29, x30, [sp], #16
  40c810:	ret
  40c814:	mov	w9, #0x1                   	// #1
  40c818:	lsl	w8, w9, w8
  40c81c:	tst	w8, #0x18
  40c820:	b.eq	40c7f8 <ferror@plt+0xb258>  // b.none
  40c824:	ldur	q0, [x1, #40]
  40c828:	ldur	q1, [x1, #24]
  40c82c:	ldur	q2, [x1, #8]
  40c830:	stur	q0, [x0, #40]
  40c834:	stur	q1, [x0, #24]
  40c838:	stur	q2, [x0, #8]
  40c83c:	ldp	x29, x30, [sp], #16
  40c840:	ret
  40c844:	stp	x29, x30, [sp, #-16]!
  40c848:	ldr	w8, [x0]
  40c84c:	mov	x29, sp
  40c850:	cmp	w8, #0xb
  40c854:	b.hi	40c874 <ferror@plt+0xb2d4>  // b.pmore
  40c858:	mov	w9, #0x1                   	// #1
  40c85c:	lsl	w8, w9, w8
  40c860:	mov	w9, #0xe20                 	// #3616
  40c864:	tst	w8, w9
  40c868:	b.eq	40c874 <ferror@plt+0xb2d4>  // b.none
  40c86c:	add	x0, x0, #0x8
  40c870:	bl	404b10 <ferror@plt+0x3570>
  40c874:	ldp	x29, x30, [sp], #16
  40c878:	ret
  40c87c:	stp	x29, x30, [sp, #-48]!
  40c880:	adrp	x8, 428000 <ferror@plt+0x26a60>
  40c884:	str	x21, [sp, #16]
  40c888:	ldr	x21, [x8, #584]
  40c88c:	stp	x20, x19, [sp, #32]
  40c890:	mov	w20, w0
  40c894:	adrp	x9, 415000 <ferror@plt+0x13a60>
  40c898:	adrp	x0, 411000 <ferror@plt+0xfa60>
  40c89c:	mov	w8, #0x4b                  	// #75
  40c8a0:	add	x9, x9, #0x899
  40c8a4:	add	x0, x0, #0xfb2
  40c8a8:	mov	x29, sp
  40c8ac:	mov	x19, x1
  40c8b0:	strb	w8, [x21, #1140]
  40c8b4:	str	x9, [x21, #1256]
  40c8b8:	str	x0, [x21, #1120]
  40c8bc:	bl	401270 <strlen@plt>
  40c8c0:	adrp	x8, 40c000 <ferror@plt+0xaa60>
  40c8c4:	adrp	x9, 40c000 <ferror@plt+0xaa60>
  40c8c8:	adrp	x10, 40c000 <ferror@plt+0xaa60>
  40c8cc:	adrp	x2, 414000 <ferror@plt+0x12a60>
  40c8d0:	adrp	x3, 414000 <ferror@plt+0x12a60>
  40c8d4:	adrp	x4, 414000 <ferror@plt+0x12a60>
  40c8d8:	strb	w0, [x21, #1136]
  40c8dc:	add	x8, x8, #0x98c
  40c8e0:	add	x9, x9, #0xfa8
  40c8e4:	add	x10, x10, #0xd04
  40c8e8:	add	x2, x2, #0xb6a
  40c8ec:	add	x3, x3, #0xb79
  40c8f0:	add	x4, x4, #0xb85
  40c8f4:	mov	w0, w20
  40c8f8:	mov	x1, x19
  40c8fc:	str	x8, [x21, #1784]
  40c900:	str	x9, [x21, #1792]
  40c904:	str	x10, [x21, #1800]
  40c908:	bl	402960 <ferror@plt+0x13c0>
  40c90c:	ldp	x20, x19, [sp, #32]
  40c910:	ldr	x21, [sp, #16]
  40c914:	ldp	x29, x30, [sp], #48
  40c918:	ret
  40c91c:	stp	x29, x30, [sp, #-32]!
  40c920:	str	x19, [sp, #16]
  40c924:	ldp	x8, x9, [x0]
  40c928:	mov	x29, sp
  40c92c:	ldrb	w19, [x8, x9]
  40c930:	bl	401470 <__ctype_b_loc@plt>
  40c934:	ldr	x8, [x0]
  40c938:	ldrh	w8, [x8, x19, lsl #1]
  40c93c:	tbnz	w8, #11, 40c97c <ferror@plt+0xb3dc>
  40c940:	cmp	w19, #0x41
  40c944:	b.cc	40c970 <ferror@plt+0xb3d0>  // b.lo, b.ul, b.last
  40c948:	adrp	x8, 428000 <ferror@plt+0x26a60>
  40c94c:	ldr	x8, [x8, #584]
  40c950:	mov	w9, #0x5a                  	// #90
  40c954:	ldr	x8, [x8, #1248]
  40c958:	ldrb	w8, [x8]
  40c95c:	cmp	w8, #0x64
  40c960:	mov	w8, #0x46                  	// #70
  40c964:	csel	w8, w8, w9, eq  // eq = none
  40c968:	cmp	w8, w19
  40c96c:	b.cs	40c97c <ferror@plt+0xb3dc>  // b.hs, b.nlast
  40c970:	cmp	w19, #0x2e
  40c974:	cset	w0, ne  // ne = any
  40c978:	b	40c980 <ferror@plt+0xb3e0>
  40c97c:	mov	w0, wzr
  40c980:	ldr	x19, [sp, #16]
  40c984:	ldp	x29, x30, [sp], #32
  40c988:	ret
  40c98c:	stp	x29, x30, [sp, #-48]!
  40c990:	str	x21, [sp, #16]
  40c994:	stp	x20, x19, [sp, #32]
  40c998:	ldp	x9, x8, [x0]
  40c99c:	adrp	x11, 414000 <ferror@plt+0x12a60>
  40c9a0:	ldr	x11, [x11, #376]
  40c9a4:	mov	x19, x0
  40c9a8:	add	x10, x8, #0x1
  40c9ac:	str	x10, [x0, #8]
  40c9b0:	ldrb	w20, [x9, x8]
  40c9b4:	mov	x29, sp
  40c9b8:	cbz	x11, 40c9e4 <ferror@plt+0xb444>
  40c9bc:	ldr	w13, [x19, #36]
  40c9c0:	adrp	x14, 414000 <ferror@plt+0x12a60>
  40c9c4:	mov	x12, xzr
  40c9c8:	add	x14, x14, #0x164
  40c9cc:	ldrb	w15, [x14, x12]
  40c9d0:	cmp	w13, w15
  40c9d4:	b.eq	40ca40 <ferror@plt+0xb4a0>  // b.none
  40c9d8:	add	x12, x12, #0x1
  40c9dc:	cmp	x12, x11
  40c9e0:	b.cc	40c9cc <ferror@plt+0xb42c>  // b.lo, b.ul, b.last
  40c9e4:	sub	w11, w20, #0x24
  40c9e8:	and	w11, w11, #0xff
  40c9ec:	cmp	w11, #0x5a
  40c9f0:	b.hi	40ca10 <ferror@plt+0xb470>  // b.pmore
  40c9f4:	adrp	x11, 414000 <ferror@plt+0x12a60>
  40c9f8:	add	x11, x11, #0x180
  40c9fc:	add	x11, x20, x11
  40ca00:	ldurb	w11, [x11, #-36]
  40ca04:	cmp	w11, #0x1
  40ca08:	str	w11, [x19, #32]
  40ca0c:	b.ne	40ca4c <ferror@plt+0xb4ac>  // b.any
  40ca10:	cmp	w20, #0x5b
  40ca14:	b.hi	40cafc <ferror@plt+0xb55c>  // b.pmore
  40ca18:	adrp	x11, 414000 <ferror@plt+0x12a60>
  40ca1c:	add	x11, x11, #0xb94
  40ca20:	adr	x12, 40ca30 <ferror@plt+0xb490>
  40ca24:	ldrb	w13, [x11, x20]
  40ca28:	add	x12, x12, x13, lsl #2
  40ca2c:	br	x12
  40ca30:	mov	x0, x19
  40ca34:	mov	w1, w20
  40ca38:	bl	401f20 <ferror@plt+0x980>
  40ca3c:	b	40cb08 <ferror@plt+0xb568>
  40ca40:	mov	x0, x19
  40ca44:	bl	40cb18 <ferror@plt+0xb578>
  40ca48:	b	40cb08 <ferror@plt+0xb568>
  40ca4c:	mov	w0, wzr
  40ca50:	b	40cb08 <ferror@plt+0xb568>
  40ca54:	mov	x0, x19
  40ca58:	mov	w1, w20
  40ca5c:	bl	401ee0 <ferror@plt+0x940>
  40ca60:	mov	w0, wzr
  40ca64:	b	40cb08 <ferror@plt+0xb568>
  40ca68:	ldrb	w9, [x9, x10]
  40ca6c:	sub	w9, w9, #0x3c
  40ca70:	cmp	w9, #0x3
  40ca74:	b.cs	40cafc <ferror@plt+0xb55c>  // b.hs, b.nlast
  40ca78:	adrp	x10, 414000 <ferror@plt+0x12a60>
  40ca7c:	sxtb	x9, w9
  40ca80:	add	x10, x10, #0xbf0
  40ca84:	ldr	w9, [x10, x9, lsl #2]
  40ca88:	add	x8, x8, #0x2
  40ca8c:	mov	w0, wzr
  40ca90:	str	x8, [x19, #8]
  40ca94:	str	w9, [x19, #32]
  40ca98:	b	40cb08 <ferror@plt+0xb568>
  40ca9c:	mov	x0, x19
  40caa0:	bl	401d94 <ferror@plt+0x7f4>
  40caa4:	mov	w0, wzr
  40caa8:	b	40cb08 <ferror@plt+0xb568>
  40caac:	mov	x0, x19
  40cab0:	bl	40cbf4 <ferror@plt+0xb654>
  40cab4:	b	40cb08 <ferror@plt+0xb568>
  40cab8:	ldrb	w21, [x9, x10]
  40cabc:	bl	401470 <__ctype_b_loc@plt>
  40cac0:	ldr	x8, [x0]
  40cac4:	ldrh	w8, [x8, x21, lsl #1]
  40cac8:	tbnz	w8, #11, 40ca30 <ferror@plt+0xb490>
  40cacc:	cmp	w21, #0x41
  40cad0:	b.cc	40cafc <ferror@plt+0xb55c>  // b.lo, b.ul, b.last
  40cad4:	adrp	x8, 428000 <ferror@plt+0x26a60>
  40cad8:	ldr	x8, [x8, #584]
  40cadc:	mov	w9, #0x5a                  	// #90
  40cae0:	ldr	x8, [x8, #1248]
  40cae4:	ldrb	w8, [x8]
  40cae8:	cmp	w8, #0x64
  40caec:	mov	w8, #0x46                  	// #70
  40caf0:	csel	w8, w8, w9, eq  // eq = none
  40caf4:	cmp	w8, w21
  40caf8:	b.cs	40ca30 <ferror@plt+0xb490>  // b.hs, b.nlast
  40cafc:	mov	x0, x19
  40cb00:	mov	w1, w20
  40cb04:	bl	401d68 <ferror@plt+0x7c8>
  40cb08:	ldp	x20, x19, [sp, #32]
  40cb0c:	ldr	x21, [sp, #16]
  40cb10:	ldp	x29, x30, [sp], #48
  40cb14:	ret
  40cb18:	stp	x29, x30, [sp, #-32]!
  40cb1c:	adrp	x8, 428000 <ferror@plt+0x26a60>
  40cb20:	ldr	x8, [x8, #584]
  40cb24:	stp	x20, x19, [sp, #16]
  40cb28:	mov	x19, x0
  40cb2c:	mov	x29, sp
  40cb30:	ldrb	w8, [x8, #1138]
  40cb34:	tbz	w8, #0, 40cb54 <ferror@plt+0xb5b4>
  40cb38:	bl	401470 <__ctype_b_loc@plt>
  40cb3c:	ldp	x8, x9, [x19]
  40cb40:	ldr	x10, [x0]
  40cb44:	add	x8, x9, x8
  40cb48:	ldurb	w8, [x8, #-1]
  40cb4c:	ldrh	w8, [x10, x8, lsl #1]
  40cb50:	tbnz	w8, #13, 40cb9c <ferror@plt+0xb5fc>
  40cb54:	ldr	x1, [x19, #48]
  40cb58:	add	x20, x19, #0x28
  40cb5c:	mov	x0, x20
  40cb60:	bl	40174c <ferror@plt+0x1ac>
  40cb64:	ldp	x8, x9, [x19]
  40cb68:	mov	x0, x20
  40cb6c:	add	x8, x9, x8
  40cb70:	ldurb	w1, [x8, #-1]
  40cb74:	bl	4018c4 <ferror@plt+0x324>
  40cb78:	mov	x0, x20
  40cb7c:	mov	w1, wzr
  40cb80:	bl	4018c4 <ferror@plt+0x324>
  40cb84:	mov	w8, #0x2d                  	// #45
  40cb88:	str	w8, [x19, #32]
  40cb8c:	mov	w0, wzr
  40cb90:	ldp	x20, x19, [sp, #16]
  40cb94:	ldp	x29, x30, [sp], #32
  40cb98:	ret
  40cb9c:	mov	x20, x0
  40cba0:	mov	x0, x19
  40cba4:	bl	401e78 <ferror@plt+0x8d8>
  40cba8:	ldp	x9, x8, [x19]
  40cbac:	ldrb	w2, [x9, x8]
  40cbb0:	cmp	x2, #0x5f
  40cbb4:	b.eq	40cbd8 <ferror@plt+0xb638>  // b.none
  40cbb8:	ldr	x9, [x20]
  40cbbc:	ldrh	w9, [x9, x2, lsl #1]
  40cbc0:	tbnz	w9, #3, 40cbd8 <ferror@plt+0xb638>
  40cbc4:	ldr	x1, [x19, #16]
  40cbc8:	mov	w0, #0x15                  	// #21
  40cbcc:	bl	402628 <ferror@plt+0x1088>
  40cbd0:	tbnz	wzr, #0, 40cb8c <ferror@plt+0xb5ec>
  40cbd4:	b	40cb90 <ferror@plt+0xb5f0>
  40cbd8:	add	x8, x8, #0x1
  40cbdc:	mov	x0, x19
  40cbe0:	str	x8, [x19, #8]
  40cbe4:	bl	402294 <ferror@plt+0xcf4>
  40cbe8:	mov	w8, #0x1                   	// #1
  40cbec:	tbnz	w8, #0, 40cb8c <ferror@plt+0xb5ec>
  40cbf0:	b	40cb90 <ferror@plt+0xb5f0>
  40cbf4:	stp	x29, x30, [sp, #-64]!
  40cbf8:	stp	x22, x21, [sp, #32]
  40cbfc:	stp	x20, x19, [sp, #48]
  40cc00:	ldr	x1, [x0, #48]
  40cc04:	ldr	x21, [x0, #8]
  40cc08:	mov	w8, #0x2c                  	// #44
  40cc0c:	add	x20, x0, #0x28
  40cc10:	mov	x19, x0
  40cc14:	str	w8, [x0, #32]
  40cc18:	mov	x0, x20
  40cc1c:	str	x23, [sp, #16]
  40cc20:	mov	x29, sp
  40cc24:	bl	40174c <ferror@plt+0x1ac>
  40cc28:	ldr	x9, [x19]
  40cc2c:	mov	x22, xzr
  40cc30:	mov	w8, #0x1                   	// #1
  40cc34:	ldrb	w10, [x9, x21]
  40cc38:	strb	w10, [x29, #28]
  40cc3c:	cbz	w10, 40ccb4 <ferror@plt+0xb714>
  40cc40:	mov	w23, #0x1                   	// #1
  40cc44:	and	w10, w10, #0xff
  40cc48:	cmp	w10, #0x5c
  40cc4c:	b.ne	40cc64 <ferror@plt+0xb6c4>  // b.any
  40cc50:	add	x21, x21, #0x1
  40cc54:	ldrb	w9, [x9, x21]
  40cc58:	strb	w9, [x29, #28]
  40cc5c:	cbnz	w9, 40cc78 <ferror@plt+0xb6d8>
  40cc60:	b	40ccb4 <ferror@plt+0xb714>
  40cc64:	cmp	w10, #0x5b
  40cc68:	cinc	x8, x23, eq  // eq = none
  40cc6c:	cmp	w10, #0x5d
  40cc70:	cset	w9, eq  // eq = none
  40cc74:	sub	x23, x8, x9
  40cc78:	ldrb	w8, [x29, #28]
  40cc7c:	cmp	w8, #0xa
  40cc80:	cinc	x22, x22, eq  // eq = none
  40cc84:	cbz	x23, 40cc94 <ferror@plt+0xb6f4>
  40cc88:	add	x1, x29, #0x1c
  40cc8c:	mov	x0, x20
  40cc90:	bl	4018a8 <ferror@plt+0x308>
  40cc94:	ldr	x9, [x19]
  40cc98:	add	x21, x21, #0x1
  40cc9c:	cmp	x23, #0x0
  40cca0:	cset	w8, ne  // ne = any
  40cca4:	ldrb	w10, [x9, x21]
  40cca8:	strb	w10, [x29, #28]
  40ccac:	cbz	x23, 40ccb4 <ferror@plt+0xb714>
  40ccb0:	cbnz	w10, 40cc44 <ferror@plt+0xb6a4>
  40ccb4:	tbz	w8, #0, 40ccd4 <ferror@plt+0xb734>
  40ccb8:	ldrb	w8, [x29, #28]
  40ccbc:	cbnz	w8, 40ccd4 <ferror@plt+0xb734>
  40ccc0:	ldr	x1, [x19, #16]
  40ccc4:	mov	w0, #0x16                  	// #22
  40ccc8:	str	x21, [x19, #8]
  40cccc:	bl	402628 <ferror@plt+0x1088>
  40ccd0:	b	40ccf0 <ferror@plt+0xb750>
  40ccd4:	mov	x0, x20
  40ccd8:	mov	w1, wzr
  40ccdc:	bl	4018c4 <ferror@plt+0x324>
  40cce0:	ldr	x8, [x19, #16]
  40cce4:	mov	w0, wzr
  40cce8:	add	x8, x8, x22
  40ccec:	stp	x21, x8, [x19, #8]
  40ccf0:	ldp	x20, x19, [sp, #48]
  40ccf4:	ldp	x22, x21, [sp, #32]
  40ccf8:	ldr	x23, [sp, #16]
  40ccfc:	ldp	x29, x30, [sp], #64
  40cd00:	ret
  40cd04:	stp	x29, x30, [sp, #-64]!
  40cd08:	stp	x22, x21, [sp, #32]
  40cd0c:	adrp	x21, 428000 <ferror@plt+0x26a60>
  40cd10:	ldr	x9, [x21, #584]
  40cd14:	str	x23, [sp, #16]
  40cd18:	stp	x20, x19, [sp, #48]
  40cd1c:	mov	w20, w1
  40cd20:	ldr	w10, [x9, #1128]
  40cd24:	ldr	w8, [x9, #1132]
  40cd28:	mov	x19, x0
  40cd2c:	add	x9, x9, #0x468
  40cd30:	mov	x29, sp
  40cd34:	cmp	w10, w8
  40cd38:	b.ne	40cde4 <ferror@plt+0xb844>  // b.any
  40cd3c:	adrp	x23, 414000 <ferror@plt+0x12a60>
  40cd40:	mov	w10, wzr
  40cd44:	mov	w0, wzr
  40cd48:	mov	w22, wzr
  40cd4c:	add	x23, x23, #0x1dc
  40cd50:	ldr	w1, [x19, #32]
  40cd54:	cmp	w1, #0x22
  40cd58:	b.ne	40cd8c <ferror@plt+0xb7ec>  // b.any
  40cd5c:	mov	x0, x19
  40cd60:	bl	40238c <ferror@plt+0xdec>
  40cd64:	ldr	x9, [x21, #584]
  40cd68:	cmp	w0, #0x0
  40cd6c:	cset	w10, ne  // ne = any
  40cd70:	ldr	w11, [x9, #1128]
  40cd74:	ldr	w8, [x9, #1132]
  40cd78:	add	x9, x9, #0x468
  40cd7c:	cbnz	w0, 40cdf0 <ferror@plt+0xb850>
  40cd80:	cmp	w11, w8
  40cd84:	b.eq	40cd50 <ferror@plt+0xb7b0>  // b.none
  40cd88:	b	40cdf0 <ferror@plt+0xb850>
  40cd8c:	cbz	w1, 40cdf0 <ferror@plt+0xb850>
  40cd90:	ldrb	w8, [x23, x1]
  40cd94:	cmp	w8, #0xff
  40cd98:	b.eq	40cdb4 <ferror@plt+0xb814>  // b.none
  40cd9c:	ldr	x0, [x19, #288]
  40cda0:	mov	w1, w8
  40cda4:	bl	4018c4 <ferror@plt+0x324>
  40cda8:	mov	x0, x19
  40cdac:	bl	40238c <ferror@plt+0xdec>
  40cdb0:	b	40cdc0 <ferror@plt+0xb820>
  40cdb4:	mov	x0, x19
  40cdb8:	mov	w2, w20
  40cdbc:	bl	40ce60 <ferror@plt+0xb8c0>
  40cdc0:	ldr	x8, [x21, #584]
  40cdc4:	cmp	w0, #0x0
  40cdc8:	cset	w10, ne  // ne = any
  40cdcc:	mov	w22, #0x1                   	// #1
  40cdd0:	add	x9, x8, #0x468
  40cdd4:	ldr	w11, [x8, #1128]
  40cdd8:	ldr	w8, [x8, #1132]
  40cddc:	cbz	w0, 40cd80 <ferror@plt+0xb7e0>
  40cde0:	b	40cdf0 <ferror@plt+0xb850>
  40cde4:	mov	w22, wzr
  40cde8:	mov	w0, wzr
  40cdec:	mov	w10, wzr
  40cdf0:	tbnz	w10, #0, 40ce4c <ferror@plt+0xb8ac>
  40cdf4:	ldr	w9, [x9]
  40cdf8:	cmp	w9, w8
  40cdfc:	b.ne	40ce38 <ferror@plt+0xb898>  // b.any
  40ce00:	and	x8, x20, #0xff
  40ce04:	tst	x8, #0x8
  40ce08:	cset	w9, eq  // eq = none
  40ce0c:	orr	w9, w9, w22
  40ce10:	tbz	w9, #0, 40ce40 <ferror@plt+0xb8a0>
  40ce14:	mov	w0, wzr
  40ce18:	tbz	w8, #2, 40ce4c <ferror@plt+0xb8ac>
  40ce1c:	ldr	w8, [x19, #32]
  40ce20:	cbnz	w8, 40ce4c <ferror@plt+0xb8ac>
  40ce24:	ldr	x0, [x19, #288]
  40ce28:	mov	w1, #0x4b                  	// #75
  40ce2c:	bl	4018c4 <ferror@plt+0x324>
  40ce30:	mov	w0, wzr
  40ce34:	b	40ce4c <ferror@plt+0xb8ac>
  40ce38:	mov	w0, #0x8                   	// #8
  40ce3c:	b	40ce4c <ferror@plt+0xb8ac>
  40ce40:	mov	w0, #0xd                   	// #13
  40ce44:	mov	x1, xzr
  40ce48:	bl	402628 <ferror@plt+0x1088>
  40ce4c:	ldp	x20, x19, [sp, #48]
  40ce50:	ldp	x22, x21, [sp, #32]
  40ce54:	ldr	x23, [sp, #16]
  40ce58:	ldp	x29, x30, [sp], #64
  40ce5c:	ret
  40ce60:	stp	x29, x30, [sp, #-32]!
  40ce64:	sub	w8, w1, #0x4
  40ce68:	stp	x20, x19, [sp, #16]
  40ce6c:	cmp	w8, #0x55
  40ce70:	mov	x19, x0
  40ce74:	mov	x29, sp
  40ce78:	b.hi	40cf14 <ferror@plt+0xb974>  // b.pmore
  40ce7c:	adrp	x9, 414000 <ferror@plt+0x12a60>
  40ce80:	add	x9, x9, #0xbfc
  40ce84:	adr	x10, 40ce98 <ferror@plt+0xb8f8>
  40ce88:	ldrb	w11, [x9, x8]
  40ce8c:	add	x10, x10, x11, lsl #2
  40ce90:	mov	w20, w1
  40ce94:	br	x10
  40ce98:	mov	x0, x19
  40ce9c:	mov	w1, w20
  40cea0:	bl	40d020 <ferror@plt+0xba80>
  40cea4:	mov	w20, #0x1                   	// #1
  40cea8:	b	40cf8c <ferror@plt+0xb9ec>
  40ceac:	sub	w1, w20, #0x20
  40ceb0:	mov	w3, #0x1                   	// #1
  40ceb4:	mov	x0, x19
  40ceb8:	mov	w2, wzr
  40cebc:	b	40cf08 <ferror@plt+0xb968>
  40cec0:	cmp	w20, #0x21
  40cec4:	mov	w8, #0x59                  	// #89
  40cec8:	mov	w9, #0x2f                  	// #47
  40cecc:	cset	w3, eq  // eq = none
  40ced0:	csel	w1, w9, w8, eq  // eq = none
  40ced4:	b	40cee4 <ferror@plt+0xb944>
  40ced8:	cmp	w20, #0x4a
  40cedc:	cset	w3, eq  // eq = none
  40cee0:	mov	w1, #0x30                  	// #48
  40cee4:	mov	w2, #0x1                   	// #1
  40cee8:	mov	x0, x19
  40ceec:	b	40cf08 <ferror@plt+0xb968>
  40cef0:	cmp	w20, #0x58
  40cef4:	mov	w8, #0x57                  	// #87
  40cef8:	cinc	w1, w8, eq  // eq = none
  40cefc:	mov	w2, #0x1                   	// #1
  40cf00:	mov	x0, x19
  40cf04:	mov	w3, wzr
  40cf08:	mov	w20, #0x1                   	// #1
  40cf0c:	bl	40d0a4 <ferror@plt+0xbb04>
  40cf10:	b	40cf8c <ferror@plt+0xb9ec>
  40cf14:	ldr	x1, [x19, #16]
  40cf18:	mov	w0, #0x18                  	// #24
  40cf1c:	b	40cf84 <ferror@plt+0xb9e4>
  40cf20:	mov	x0, x19
  40cf24:	bl	40d11c <ferror@plt+0xbb7c>
  40cf28:	mov	w20, #0x1                   	// #1
  40cf2c:	b	40cf8c <ferror@plt+0xb9ec>
  40cf30:	tbnz	w2, #3, 40cf7c <ferror@plt+0xb9dc>
  40cf34:	ldr	x0, [x19, #288]
  40cf38:	mov	w1, #0x3b                  	// #59
  40cf3c:	b	40cf70 <ferror@plt+0xb9d0>
  40cf40:	mov	x0, x19
  40cf44:	bl	40c91c <ferror@plt+0xb37c>
  40cf48:	tbnz	w0, #0, 40cf68 <ferror@plt+0xb9c8>
  40cf4c:	mov	x0, x19
  40cf50:	bl	40238c <ferror@plt+0xdec>
  40cf54:	cbnz	w0, 40cf9c <ferror@plt+0xb9fc>
  40cf58:	mov	x0, x19
  40cf5c:	bl	403a88 <ferror@plt+0x24e8>
  40cf60:	cmp	w20, #0x4
  40cf64:	b.ne	40cf74 <ferror@plt+0xb9d4>  // b.any
  40cf68:	ldr	x0, [x19, #288]
  40cf6c:	mov	w1, #0x4                   	// #4
  40cf70:	bl	4018c4 <ferror@plt+0x324>
  40cf74:	mov	w0, wzr
  40cf78:	b	40cf88 <ferror@plt+0xb9e8>
  40cf7c:	ldr	x1, [x19, #16]
  40cf80:	mov	w0, #0xe                   	// #14
  40cf84:	bl	402628 <ferror@plt+0x1088>
  40cf88:	mov	w20, wzr
  40cf8c:	cbnz	w0, 40cf9c <ferror@plt+0xb9fc>
  40cf90:	tbnz	w20, #0, 40cf9c <ferror@plt+0xb9fc>
  40cf94:	mov	x0, x19
  40cf98:	bl	40238c <ferror@plt+0xdec>
  40cf9c:	ldp	x20, x19, [sp, #16]
  40cfa0:	ldp	x29, x30, [sp], #32
  40cfa4:	ret
  40cfa8:	stp	x29, x30, [sp, #-32]!
  40cfac:	ldr	w8, [x0, #32]
  40cfb0:	str	x19, [sp, #16]
  40cfb4:	mov	x19, x0
  40cfb8:	mov	x29, sp
  40cfbc:	cbz	w8, 40cfd8 <ferror@plt+0xba38>
  40cfc0:	mov	x0, x19
  40cfc4:	mov	w1, wzr
  40cfc8:	bl	40cd04 <ferror@plt+0xb764>
  40cfcc:	mov	w1, w0
  40cfd0:	cbnz	w0, 40d00c <ferror@plt+0xba6c>
  40cfd4:	b	40cfec <ferror@plt+0xba4c>
  40cfd8:	ldr	x1, [x19, #16]
  40cfdc:	mov	w0, #0x14                  	// #20
  40cfe0:	bl	402628 <ferror@plt+0x1088>
  40cfe4:	mov	w1, w0
  40cfe8:	cbnz	w0, 40d00c <ferror@plt+0xba6c>
  40cfec:	adrp	x8, 428000 <ferror@plt+0x26a60>
  40cff0:	ldr	x8, [x8, #584]
  40cff4:	ldr	w9, [x8, #1128]
  40cff8:	ldr	w8, [x8, #1132]
  40cffc:	cmp	w9, w8
  40d000:	b.ne	40d00c <ferror@plt+0xba6c>  // b.any
  40d004:	mov	w0, wzr
  40d008:	b	40d014 <ferror@plt+0xba74>
  40d00c:	mov	x0, x19
  40d010:	bl	403b94 <ferror@plt+0x25f4>
  40d014:	ldr	x19, [sp, #16]
  40d018:	ldp	x29, x30, [sp], #32
  40d01c:	ret
  40d020:	stp	x29, x30, [sp, #-32]!
  40d024:	str	x19, [sp, #16]
  40d028:	mov	x19, x0
  40d02c:	ldr	x0, [x0, #288]
  40d030:	mov	x29, sp
  40d034:	bl	4018c4 <ferror@plt+0x324>
  40d038:	ldr	x0, [x19, #288]
  40d03c:	mov	w1, #0x4f                  	// #79
  40d040:	bl	4018c4 <ferror@plt+0x324>
  40d044:	mov	w1, #0x1                   	// #1
  40d048:	mov	x0, x19
  40d04c:	bl	40d16c <ferror@plt+0xbbcc>
  40d050:	cbnz	w0, 40d098 <ferror@plt+0xbaf8>
  40d054:	mov	x0, x19
  40d058:	bl	40238c <ferror@plt+0xdec>
  40d05c:	cbnz	w0, 40d098 <ferror@plt+0xbaf8>
  40d060:	ldr	w8, [x19, #32]
  40d064:	cmp	w8, #0x46
  40d068:	b.ne	40d088 <ferror@plt+0xbae8>  // b.any
  40d06c:	mov	w1, #0x1                   	// #1
  40d070:	mov	x0, x19
  40d074:	bl	40d16c <ferror@plt+0xbbcc>
  40d078:	cbnz	w0, 40d098 <ferror@plt+0xbaf8>
  40d07c:	mov	x0, x19
  40d080:	bl	40238c <ferror@plt+0xdec>
  40d084:	b	40d098 <ferror@plt+0xbaf8>
  40d088:	ldr	x0, [x19, #288]
  40d08c:	mov	x1, #0xffffffffffffffff    	// #-1
  40d090:	bl	4018e8 <ferror@plt+0x348>
  40d094:	mov	w0, wzr
  40d098:	ldr	x19, [sp, #16]
  40d09c:	ldp	x29, x30, [sp], #32
  40d0a0:	ret
  40d0a4:	stp	x29, x30, [sp, #-48]!
  40d0a8:	stp	x22, x21, [sp, #16]
  40d0ac:	stp	x20, x19, [sp, #32]
  40d0b0:	mov	x19, x0
  40d0b4:	ldr	x0, [x0, #288]
  40d0b8:	mov	x29, sp
  40d0bc:	mov	w20, w3
  40d0c0:	mov	w22, w2
  40d0c4:	mov	w21, w1
  40d0c8:	bl	4018c4 <ferror@plt+0x324>
  40d0cc:	tbz	w22, #0, 40d0e8 <ferror@plt+0xbb48>
  40d0d0:	and	w8, w21, #0xff
  40d0d4:	cmp	w8, #0x30
  40d0d8:	cset	w1, ne  // ne = any
  40d0dc:	mov	x0, x19
  40d0e0:	bl	40d16c <ferror@plt+0xbbcc>
  40d0e4:	cbnz	w0, 40d10c <ferror@plt+0xbb6c>
  40d0e8:	tbz	w20, #0, 40d104 <ferror@plt+0xbb64>
  40d0ec:	ldr	x0, [x19, #288]
  40d0f0:	mov	w1, #0x56                  	// #86
  40d0f4:	bl	4018c4 <ferror@plt+0x324>
  40d0f8:	ldr	x0, [x19, #288]
  40d0fc:	mov	w1, #0x2d                  	// #45
  40d100:	bl	4018c4 <ferror@plt+0x324>
  40d104:	mov	x0, x19
  40d108:	bl	40238c <ferror@plt+0xdec>
  40d10c:	ldp	x20, x19, [sp, #32]
  40d110:	ldp	x22, x21, [sp, #16]
  40d114:	ldp	x29, x30, [sp], #48
  40d118:	ret
  40d11c:	sub	sp, sp, #0x100
  40d120:	stp	x29, x30, [sp, #224]
  40d124:	str	x19, [sp, #240]
  40d128:	mov	x19, x0
  40d12c:	ldr	x0, [x0, #280]
  40d130:	adrp	x2, 414000 <ferror@plt+0x12a60>
  40d134:	add	x2, x2, #0x8
  40d138:	mov	x1, sp
  40d13c:	add	x29, sp, #0xe0
  40d140:	bl	409698 <ferror@plt+0x80f8>
  40d144:	ldr	x1, [x19, #40]
  40d148:	mov	w2, #0x41                  	// #65
  40d14c:	mov	x0, x19
  40d150:	bl	403964 <ferror@plt+0x23c4>
  40d154:	mov	x0, x19
  40d158:	bl	40238c <ferror@plt+0xdec>
  40d15c:	ldr	x19, [sp, #240]
  40d160:	ldp	x29, x30, [sp, #224]
  40d164:	add	sp, sp, #0x100
  40d168:	ret
  40d16c:	stp	x29, x30, [sp, #-32]!
  40d170:	stp	x20, x19, [sp, #16]
  40d174:	mov	x29, sp
  40d178:	mov	w20, w1
  40d17c:	mov	x19, x0
  40d180:	bl	40238c <ferror@plt+0xdec>
  40d184:	cbnz	w0, 40d1b8 <ferror@plt+0xbc18>
  40d188:	ldr	w8, [x19, #32]
  40d18c:	cmp	w8, #0x2d
  40d190:	b.ne	40d1ac <ferror@plt+0xbc0c>  // b.any
  40d194:	ldr	x1, [x19, #40]
  40d198:	and	w2, w20, #0x1
  40d19c:	mov	x0, x19
  40d1a0:	bl	40392c <ferror@plt+0x238c>
  40d1a4:	mov	w0, wzr
  40d1a8:	b	40d1b8 <ferror@plt+0xbc18>
  40d1ac:	ldr	x1, [x19, #16]
  40d1b0:	mov	w0, #0x18                  	// #24
  40d1b4:	bl	402628 <ferror@plt+0x1088>
  40d1b8:	ldp	x20, x19, [sp, #16]
  40d1bc:	ldp	x29, x30, [sp], #32
  40d1c0:	ret
  40d1c4:	stp	x29, x30, [sp, #-48]!
  40d1c8:	adrp	x8, 428000 <ferror@plt+0x26a60>
  40d1cc:	str	x21, [sp, #16]
  40d1d0:	ldr	x21, [x8, #584]
  40d1d4:	stp	x20, x19, [sp, #32]
  40d1d8:	mov	w20, w0
  40d1dc:	adrp	x9, 414000 <ferror@plt+0x12a60>
  40d1e0:	adrp	x0, 411000 <ferror@plt+0xfa60>
  40d1e4:	mov	w8, #0x46                  	// #70
  40d1e8:	add	x9, x9, #0xfe1
  40d1ec:	add	x0, x0, #0xf90
  40d1f0:	mov	x29, sp
  40d1f4:	mov	x19, x1
  40d1f8:	strb	w8, [x21, #1140]
  40d1fc:	str	x9, [x21, #1256]
  40d200:	str	x0, [x21, #1120]
  40d204:	bl	401270 <strlen@plt>
  40d208:	adrp	x8, 40d000 <ferror@plt+0xba60>
  40d20c:	adrp	x9, 40d000 <ferror@plt+0xba60>
  40d210:	adrp	x10, 40e000 <ferror@plt+0xca60>
  40d214:	adrp	x2, 414000 <ferror@plt+0x12a60>
  40d218:	adrp	x3, 414000 <ferror@plt+0x12a60>
  40d21c:	adrp	x4, 414000 <ferror@plt+0x12a60>
  40d220:	strb	w0, [x21, #1136]
  40d224:	add	x8, x8, #0x264
  40d228:	add	x9, x9, #0x80c
  40d22c:	add	x10, x10, #0x734
  40d230:	add	x2, x2, #0xc52
  40d234:	add	x3, x3, #0xc61
  40d238:	add	x4, x4, #0xc6d
  40d23c:	mov	w0, w20
  40d240:	mov	x1, x19
  40d244:	str	x8, [x21, #1784]
  40d248:	str	x9, [x21, #1792]
  40d24c:	str	x10, [x21, #1800]
  40d250:	bl	402960 <ferror@plt+0x13c0>
  40d254:	ldp	x20, x19, [sp, #32]
  40d258:	ldr	x21, [sp, #16]
  40d25c:	ldp	x29, x30, [sp], #48
  40d260:	ret
  40d264:	stp	x29, x30, [sp, #-48]!
  40d268:	str	x21, [sp, #16]
  40d26c:	stp	x20, x19, [sp, #32]
  40d270:	ldp	x9, x8, [x0]
  40d274:	mov	x19, x0
  40d278:	mov	x29, sp
  40d27c:	add	x10, x8, #0x1
  40d280:	str	x10, [x0, #8]
  40d284:	ldrb	w20, [x9, x8]
  40d288:	cmp	w20, #0x7d
  40d28c:	b.hi	40d518 <ferror@plt+0xbf78>  // b.pmore
  40d290:	adrp	x11, 414000 <ferror@plt+0x12a60>
  40d294:	add	x11, x11, #0xc7a
  40d298:	adr	x12, 40d2a8 <ferror@plt+0xbd08>
  40d29c:	ldrb	w13, [x11, x20]
  40d2a0:	add	x12, x12, x13, lsl #2
  40d2a4:	br	x12
  40d2a8:	mov	x0, x19
  40d2ac:	mov	w1, w20
  40d2b0:	bl	401f20 <ferror@plt+0x980>
  40d2b4:	b	40d56c <ferror@plt+0xbfcc>
  40d2b8:	mov	x0, x19
  40d2bc:	bl	40d640 <ferror@plt+0xc0a0>
  40d2c0:	b	40d56c <ferror@plt+0xbfcc>
  40d2c4:	mov	x0, x19
  40d2c8:	mov	w1, w20
  40d2cc:	bl	401ee0 <ferror@plt+0x940>
  40d2d0:	b	40d568 <ferror@plt+0xbfc8>
  40d2d4:	sub	w8, w20, #0x4
  40d2d8:	b	40d450 <ferror@plt+0xbeb0>
  40d2dc:	sub	w8, w20, #0x35
  40d2e0:	b	40d450 <ferror@plt+0xbeb0>
  40d2e4:	sub	w8, w20, #0x52
  40d2e8:	b	40d450 <ferror@plt+0xbeb0>
  40d2ec:	mov	w1, #0x13                  	// #19
  40d2f0:	mov	w2, #0x5                   	// #5
  40d2f4:	mov	x0, x19
  40d2f8:	bl	40d57c <ferror@plt+0xbfdc>
  40d2fc:	ldr	w8, [x19, #32]
  40d300:	cmp	w8, #0x5
  40d304:	b.ne	40d568 <ferror@plt+0xbfc8>  // b.any
  40d308:	ldr	x1, [x19, #16]
  40d30c:	adrp	x2, 414000 <ferror@plt+0x12a60>
  40d310:	add	x2, x2, #0xcf8
  40d314:	mov	w0, #0x28                  	// #40
  40d318:	bl	402628 <ferror@plt+0x1088>
  40d31c:	b	40d56c <ferror@plt+0xbfcc>
  40d320:	mov	x0, x19
  40d324:	bl	40d5a0 <ferror@plt+0xc000>
  40d328:	b	40d56c <ferror@plt+0xbfcc>
  40d32c:	ldr	x1, [x19, #16]
  40d330:	mov	w0, #0x24                  	// #36
  40d334:	bl	402628 <ferror@plt+0x1088>
  40d338:	cbnz	w0, 40d56c <ferror@plt+0xbfcc>
  40d33c:	mov	x0, x19
  40d340:	bl	401d94 <ferror@plt+0x7f4>
  40d344:	b	40d568 <ferror@plt+0xbfc8>
  40d348:	mov	w8, #0x6                   	// #6
  40d34c:	b	40d450 <ferror@plt+0xbeb0>
  40d350:	mov	w1, #0x1b                  	// #27
  40d354:	mov	w2, #0xa                   	// #10
  40d358:	b	40d560 <ferror@plt+0xbfc0>
  40d35c:	ldrb	w8, [x9, x10]
  40d360:	cmp	w8, #0x26
  40d364:	b.ne	40d518 <ferror@plt+0xbf78>  // b.any
  40d368:	ldr	x1, [x19, #16]
  40d36c:	adrp	x2, 414000 <ferror@plt+0x12a60>
  40d370:	add	x2, x2, #0xcfa
  40d374:	mov	w0, #0x28                  	// #40
  40d378:	bl	402628 <ferror@plt+0x1088>
  40d37c:	cbnz	w0, 40d56c <ferror@plt+0xbfcc>
  40d380:	ldr	x8, [x19, #8]
  40d384:	mov	w9, #0x17                  	// #23
  40d388:	b	40d508 <ferror@plt+0xbf68>
  40d38c:	mov	w1, #0x19                  	// #25
  40d390:	mov	w2, #0x8                   	// #8
  40d394:	b	40d560 <ferror@plt+0xbfc0>
  40d398:	ldrb	w9, [x9, x10]
  40d39c:	cmp	w9, #0x2b
  40d3a0:	b.ne	40d528 <ferror@plt+0xbf88>  // b.any
  40d3a4:	mov	w0, wzr
  40d3a8:	add	x8, x8, #0x2
  40d3ac:	mov	w9, #0x2                   	// #2
  40d3b0:	b	40d50c <ferror@plt+0xbf6c>
  40d3b4:	mov	w8, #0x27                  	// #39
  40d3b8:	b	40d450 <ferror@plt+0xbeb0>
  40d3bc:	ldrb	w9, [x9, x10]
  40d3c0:	cmp	w9, #0x2d
  40d3c4:	b.ne	40d534 <ferror@plt+0xbf94>  // b.any
  40d3c8:	mov	w0, wzr
  40d3cc:	add	x8, x8, #0x2
  40d3d0:	mov	w9, #0x3                   	// #3
  40d3d4:	b	40d50c <ferror@plt+0xbf6c>
  40d3d8:	ldrb	w21, [x9, x10]
  40d3dc:	bl	401470 <__ctype_b_loc@plt>
  40d3e0:	ldr	x8, [x0]
  40d3e4:	ldrh	w8, [x8, x21, lsl #1]
  40d3e8:	tbnz	w8, #11, 40d2a8 <ferror@plt+0xbd08>
  40d3ec:	cmp	w21, #0x41
  40d3f0:	b.cc	40d41c <ferror@plt+0xbe7c>  // b.lo, b.ul, b.last
  40d3f4:	adrp	x8, 428000 <ferror@plt+0x26a60>
  40d3f8:	ldr	x8, [x8, #584]
  40d3fc:	mov	w9, #0x5a                  	// #90
  40d400:	ldr	x8, [x8, #1248]
  40d404:	ldrb	w8, [x8]
  40d408:	cmp	w8, #0x64
  40d40c:	mov	w8, #0x46                  	// #70
  40d410:	csel	w8, w8, w9, eq  // eq = none
  40d414:	cmp	w8, w21
  40d418:	b.cs	40d2a8 <ferror@plt+0xbd08>  // b.hs, b.nlast
  40d41c:	ldr	x1, [x19, #16]
  40d420:	mov	w8, #0x39                  	// #57
  40d424:	mov	w0, #0x26                  	// #38
  40d428:	str	w8, [x19, #32]
  40d42c:	bl	402628 <ferror@plt+0x1088>
  40d430:	b	40d56c <ferror@plt+0xbfcc>
  40d434:	ldrb	w8, [x9, x10]
  40d438:	cmp	w8, #0x2a
  40d43c:	b.ne	40d540 <ferror@plt+0xbfa0>  // b.any
  40d440:	mov	x0, x19
  40d444:	bl	401dd4 <ferror@plt+0x834>
  40d448:	b	40d56c <ferror@plt+0xbfcc>
  40d44c:	mov	w8, #0x2a                  	// #42
  40d450:	mov	w0, wzr
  40d454:	str	w8, [x19, #32]
  40d458:	b	40d56c <ferror@plt+0xbfcc>
  40d45c:	ldrb	w9, [x9, x10]
  40d460:	cmp	w9, #0x3c
  40d464:	b.ne	40d54c <ferror@plt+0xbfac>  // b.any
  40d468:	add	x8, x8, #0x2
  40d46c:	str	x8, [x19, #8]
  40d470:	mov	w1, #0x1f                  	// #31
  40d474:	mov	w2, #0xe                   	// #14
  40d478:	b	40d560 <ferror@plt+0xbfc0>
  40d47c:	mov	w1, #0x10                  	// #16
  40d480:	mov	w2, #0x21                  	// #33
  40d484:	b	40d560 <ferror@plt+0xbfc0>
  40d488:	ldrb	w9, [x9, x10]
  40d48c:	cmp	w9, #0x3e
  40d490:	b.ne	40d558 <ferror@plt+0xbfb8>  // b.any
  40d494:	add	x8, x8, #0x2
  40d498:	str	x8, [x19, #8]
  40d49c:	mov	w1, #0x20                  	// #32
  40d4a0:	mov	w2, #0xf                   	// #15
  40d4a4:	b	40d560 <ferror@plt+0xbfc0>
  40d4a8:	mov	w1, #0x1e                  	// #30
  40d4ac:	mov	w2, #0xd                   	// #13
  40d4b0:	b	40d560 <ferror@plt+0xbfc0>
  40d4b4:	ldrb	w9, [x9, x10]
  40d4b8:	cmp	w9, #0xa
  40d4bc:	b.ne	40d518 <ferror@plt+0xbf78>  // b.any
  40d4c0:	mov	w0, wzr
  40d4c4:	add	x8, x8, #0x2
  40d4c8:	mov	w9, #0x23                  	// #35
  40d4cc:	b	40d50c <ferror@plt+0xbf6c>
  40d4d0:	mov	w1, #0x18                  	// #24
  40d4d4:	mov	w2, #0x7                   	// #7
  40d4d8:	b	40d560 <ferror@plt+0xbfc0>
  40d4dc:	ldrb	w8, [x9, x10]
  40d4e0:	cmp	w8, #0x7c
  40d4e4:	b.ne	40d518 <ferror@plt+0xbf78>  // b.any
  40d4e8:	ldr	x1, [x19, #16]
  40d4ec:	adrp	x2, 414000 <ferror@plt+0x12a60>
  40d4f0:	add	x2, x2, #0xcfd
  40d4f4:	mov	w0, #0x28                  	// #40
  40d4f8:	bl	402628 <ferror@plt+0x1088>
  40d4fc:	cbnz	w0, 40d56c <ferror@plt+0xbfcc>
  40d500:	ldr	x8, [x19, #8]
  40d504:	mov	w9, #0x16                  	// #22
  40d508:	add	x8, x8, #0x1
  40d50c:	str	x8, [x19, #8]
  40d510:	str	w9, [x19, #32]
  40d514:	b	40d56c <ferror@plt+0xbfcc>
  40d518:	mov	x0, x19
  40d51c:	mov	w1, w20
  40d520:	bl	401d68 <ferror@plt+0x7c8>
  40d524:	b	40d56c <ferror@plt+0xbfcc>
  40d528:	mov	w1, #0x1c                  	// #28
  40d52c:	mov	w2, #0xb                   	// #11
  40d530:	b	40d560 <ferror@plt+0xbfc0>
  40d534:	mov	w1, #0x1d                  	// #29
  40d538:	mov	w2, #0xc                   	// #12
  40d53c:	b	40d560 <ferror@plt+0xbfc0>
  40d540:	mov	w1, #0x1a                  	// #26
  40d544:	mov	w2, #0x9                   	// #9
  40d548:	b	40d560 <ferror@plt+0xbfc0>
  40d54c:	mov	w1, #0x11                  	// #17
  40d550:	mov	w2, #0x14                  	// #20
  40d554:	b	40d560 <ferror@plt+0xbfc0>
  40d558:	mov	w1, #0x12                  	// #18
  40d55c:	mov	w2, #0x15                  	// #21
  40d560:	mov	x0, x19
  40d564:	bl	40d57c <ferror@plt+0xbfdc>
  40d568:	mov	w0, wzr
  40d56c:	ldp	x20, x19, [sp, #32]
  40d570:	ldr	x21, [sp, #16]
  40d574:	ldp	x29, x30, [sp], #48
  40d578:	ret
  40d57c:	ldp	x9, x8, [x0]
  40d580:	ldrb	w9, [x9, x8]
  40d584:	cmp	w9, #0x3d
  40d588:	b.ne	40d598 <ferror@plt+0xbff8>  // b.any
  40d58c:	add	x8, x8, #0x1
  40d590:	mov	w2, w1
  40d594:	str	x8, [x0, #8]
  40d598:	str	w2, [x0, #32]
  40d59c:	ret
  40d5a0:	stp	x29, x30, [sp, #-48]!
  40d5a4:	stp	x22, x21, [sp, #16]
  40d5a8:	stp	x20, x19, [sp, #32]
  40d5ac:	ldp	x8, x21, [x0]
  40d5b0:	mov	w9, #0x2c                  	// #44
  40d5b4:	mov	x19, x0
  40d5b8:	mov	x20, xzr
  40d5bc:	mov	x22, xzr
  40d5c0:	str	w9, [x0, #32]
  40d5c4:	add	x9, x8, x21
  40d5c8:	mov	x29, sp
  40d5cc:	ldrb	w10, [x9, x20]
  40d5d0:	cbz	w10, 40d5f0 <ferror@plt+0xc050>
  40d5d4:	cmp	w10, #0x22
  40d5d8:	b.eq	40d608 <ferror@plt+0xc068>  // b.none
  40d5dc:	cmp	w10, #0xa
  40d5e0:	cinc	x22, x22, eq  // eq = none
  40d5e4:	add	x20, x20, #0x1
  40d5e8:	ldrb	w10, [x9, x20]
  40d5ec:	cbnz	w10, 40d5d4 <ferror@plt+0xc034>
  40d5f0:	ldr	x1, [x19, #16]
  40d5f4:	add	x8, x21, x20
  40d5f8:	mov	w0, #0x16                  	// #22
  40d5fc:	str	x8, [x19, #8]
  40d600:	bl	402628 <ferror@plt+0x1088>
  40d604:	b	40d630 <ferror@plt+0xc090>
  40d608:	add	x0, x19, #0x28
  40d60c:	add	x2, x8, x21
  40d610:	mov	x1, x20
  40d614:	bl	40194c <ferror@plt+0x3ac>
  40d618:	ldr	x8, [x19, #16]
  40d61c:	add	x9, x21, x20
  40d620:	mov	w0, wzr
  40d624:	add	x9, x9, #0x1
  40d628:	add	x8, x8, x22
  40d62c:	stp	x9, x8, [x19, #8]
  40d630:	ldp	x20, x19, [sp, #32]
  40d634:	ldp	x22, x21, [sp, #16]
  40d638:	ldp	x29, x30, [sp], #48
  40d63c:	ret
  40d640:	stp	x29, x30, [sp, #-96]!
  40d644:	adrp	x8, 414000 <ferror@plt+0x12a60>
  40d648:	stp	x26, x25, [sp, #32]
  40d64c:	ldr	x25, [x8, #264]
  40d650:	stp	x20, x19, [sp, #80]
  40d654:	mov	x19, x0
  40d658:	mov	w20, wzr
  40d65c:	str	x27, [sp, #16]
  40d660:	stp	x24, x23, [sp, #48]
  40d664:	stp	x22, x21, [sp, #64]
  40d668:	mov	x29, sp
  40d66c:	cbz	x25, 40d734 <ferror@plt+0xc194>
  40d670:	ldp	x8, x9, [x19]
  40d674:	adrp	x10, 414000 <ferror@plt+0x12a60>
  40d678:	add	x10, x10, #0x16
  40d67c:	mov	x26, xzr
  40d680:	add	x8, x8, x9
  40d684:	sub	x21, x8, #0x1
  40d688:	add	x22, x10, #0x1
  40d68c:	ldurb	w27, [x22, #-1]
  40d690:	mov	x0, x21
  40d694:	mov	x1, x22
  40d698:	and	x24, x27, #0x7f
  40d69c:	mov	x2, x24
  40d6a0:	bl	401340 <strncmp@plt>
  40d6a4:	cbz	w0, 40d6c4 <ferror@plt+0xc124>
  40d6a8:	mov	w8, #0x1                   	// #1
  40d6ac:	tbz	w8, #0, 40d764 <ferror@plt+0xc1c4>
  40d6b0:	add	x26, x26, #0x1
  40d6b4:	cmp	x26, x25
  40d6b8:	add	x22, x22, #0xa
  40d6bc:	b.cc	40d68c <ferror@plt+0xc0ec>  // b.lo, b.ul, b.last
  40d6c0:	b	40d734 <ferror@plt+0xc194>
  40d6c4:	bl	401470 <__ctype_b_loc@plt>
  40d6c8:	ldrb	w9, [x21, x24]
  40d6cc:	mov	w8, #0x1                   	// #1
  40d6d0:	cmp	x9, #0x5f
  40d6d4:	b.eq	40d6ac <ferror@plt+0xc10c>  // b.none
  40d6d8:	ldr	x10, [x0]
  40d6dc:	ldrh	w9, [x10, x9, lsl #1]
  40d6e0:	tbnz	w9, #3, 40d6ac <ferror@plt+0xc10c>
  40d6e4:	sxtb	w8, w27
  40d6e8:	add	w9, w26, #0x2f
  40d6ec:	str	w9, [x19, #32]
  40d6f0:	tbnz	w8, #31, 40d718 <ferror@plt+0xc178>
  40d6f4:	ldr	x1, [x19, #16]
  40d6f8:	mov	w0, #0x25                  	// #37
  40d6fc:	mov	x2, x22
  40d700:	bl	402628 <ferror@plt+0x1088>
  40d704:	mov	w20, w0
  40d708:	cbz	w0, 40d718 <ferror@plt+0xc178>
  40d70c:	mov	w8, wzr
  40d710:	mov	w23, w20
  40d714:	b	40d6ac <ferror@plt+0xc10c>
  40d718:	ldr	x9, [x19, #8]
  40d71c:	mov	w23, wzr
  40d720:	mov	w8, wzr
  40d724:	add	x9, x24, x9
  40d728:	sub	x9, x9, #0x1
  40d72c:	str	x9, [x19, #8]
  40d730:	b	40d6ac <ferror@plt+0xc10c>
  40d734:	mov	x0, x19
  40d738:	bl	402294 <ferror@plt+0xcf4>
  40d73c:	ldr	x8, [x19, #48]
  40d740:	mov	w23, w20
  40d744:	sub	x8, x8, #0x1
  40d748:	cmp	x8, #0x2
  40d74c:	b.cc	40d764 <ferror@plt+0xc1c4>  // b.lo, b.ul, b.last
  40d750:	ldr	x1, [x19, #16]
  40d754:	ldr	x2, [x19, #40]
  40d758:	mov	w0, #0x23                  	// #35
  40d75c:	bl	402628 <ferror@plt+0x1088>
  40d760:	mov	w23, w0
  40d764:	mov	w0, w23
  40d768:	ldp	x20, x19, [sp, #80]
  40d76c:	ldp	x22, x21, [sp, #64]
  40d770:	ldp	x24, x23, [sp, #48]
  40d774:	ldp	x26, x25, [sp, #32]
  40d778:	ldr	x27, [sp, #16]
  40d77c:	ldp	x29, x30, [sp], #96
  40d780:	ret
  40d784:	stp	x29, x30, [sp, #-32]!
  40d788:	str	x19, [sp, #16]
  40d78c:	mov	x19, x0
  40d790:	add	x0, x0, #0x50
  40d794:	mov	x1, xzr
  40d798:	mov	x29, sp
  40d79c:	bl	401b08 <ferror@plt+0x568>
  40d7a0:	ldrh	w8, [x0]
  40d7a4:	and	w8, w8, #0xfffffeff
  40d7a8:	strh	w8, [x0]
  40d7ac:	mov	x0, x19
  40d7b0:	bl	40d7c0 <ferror@plt+0xc220>
  40d7b4:	ldr	x19, [sp, #16]
  40d7b8:	ldp	x29, x30, [sp], #32
  40d7bc:	ret
  40d7c0:	stp	x29, x30, [sp, #-32]!
  40d7c4:	stp	x20, x19, [sp, #16]
  40d7c8:	ldr	x20, [x0, #288]
  40d7cc:	add	x19, x0, #0x78
  40d7d0:	mov	x0, x19
  40d7d4:	mov	x1, xzr
  40d7d8:	mov	x29, sp
  40d7dc:	bl	401b08 <ferror@plt+0x568>
  40d7e0:	ldr	x1, [x0, #8]
  40d7e4:	add	x0, x20, #0x28
  40d7e8:	bl	401aa8 <ferror@plt+0x508>
  40d7ec:	ldr	x8, [x20, #8]
  40d7f0:	mov	w1, #0x1                   	// #1
  40d7f4:	str	x8, [x0]
  40d7f8:	mov	x0, x19
  40d7fc:	bl	40174c <ferror@plt+0x1ac>
  40d800:	ldp	x20, x19, [sp, #16]
  40d804:	ldp	x29, x30, [sp], #32
  40d808:	ret
  40d80c:	stp	x29, x30, [sp, #-32]!
  40d810:	ldr	w8, [x0, #32]
  40d814:	str	x19, [sp, #16]
  40d818:	mov	x19, x0
  40d81c:	mov	x29, sp
  40d820:	cmp	w8, #0x32
  40d824:	b.eq	40d83c <ferror@plt+0xc29c>  // b.none
  40d828:	cbnz	w8, 40d86c <ferror@plt+0xc2cc>
  40d82c:	ldr	x1, [x19, #16]
  40d830:	mov	w0, #0x14                  	// #20
  40d834:	bl	402628 <ferror@plt+0x1088>
  40d838:	b	40d874 <ferror@plt+0xc2d4>
  40d83c:	ldr	x8, [x19, #88]
  40d840:	cmp	x8, #0x1
  40d844:	b.ne	40d85c <ferror@plt+0xc2bc>  // b.any
  40d848:	add	x0, x19, #0x50
  40d84c:	mov	x1, xzr
  40d850:	bl	401b08 <ferror@plt+0x568>
  40d854:	ldrh	w8, [x0]
  40d858:	cbz	w8, 40d8b8 <ferror@plt+0xc318>
  40d85c:	ldr	x1, [x19, #16]
  40d860:	mov	w0, #0x18                  	// #24
  40d864:	bl	402628 <ferror@plt+0x1088>
  40d868:	b	40d8a4 <ferror@plt+0xc304>
  40d86c:	mov	x0, x19
  40d870:	bl	40db80 <ferror@plt+0xc5e0>
  40d874:	mov	w1, w0
  40d878:	cmp	w0, #0x7
  40d87c:	b.eq	40d884 <ferror@plt+0xc2e4>  // b.none
  40d880:	cbnz	w1, 40d89c <ferror@plt+0xc2fc>
  40d884:	adrp	x8, 428000 <ferror@plt+0x26a60>
  40d888:	ldr	x8, [x8, #584]
  40d88c:	ldr	w9, [x8, #1128]
  40d890:	ldr	w8, [x8, #1132]
  40d894:	cmp	w9, w8
  40d898:	b.eq	40d8a8 <ferror@plt+0xc308>  // b.none
  40d89c:	mov	x0, x19
  40d8a0:	bl	403b94 <ferror@plt+0x25f4>
  40d8a4:	mov	w1, w0
  40d8a8:	ldr	x19, [sp, #16]
  40d8ac:	mov	w0, w1
  40d8b0:	ldp	x29, x30, [sp], #32
  40d8b4:	ret
  40d8b8:	mov	x0, x19
  40d8bc:	bl	40d8c4 <ferror@plt+0xc324>
  40d8c0:	b	40d874 <ferror@plt+0xc2d4>
  40d8c4:	stp	x29, x30, [sp, #-64]!
  40d8c8:	str	x23, [sp, #16]
  40d8cc:	stp	x22, x21, [sp, #32]
  40d8d0:	stp	x20, x19, [sp, #48]
  40d8d4:	mov	x29, sp
  40d8d8:	mov	x19, x0
  40d8dc:	bl	40238c <ferror@plt+0xdec>
  40d8e0:	mov	w21, w0
  40d8e4:	cbnz	w0, 40db2c <ferror@plt+0xc58c>
  40d8e8:	ldr	w8, [x19, #32]
  40d8ec:	cmp	w8, #0x2d
  40d8f0:	b.ne	40db1c <ferror@plt+0xc57c>  // b.any
  40d8f4:	adrp	x8, 428000 <ferror@plt+0x26a60>
  40d8f8:	ldr	x8, [x8, #584]
  40d8fc:	ldrb	w8, [x8, #1138]
  40d900:	tst	w8, #0x6
  40d904:	b.eq	40d910 <ferror@plt+0xc370>  // b.none
  40d908:	mov	w20, wzr
  40d90c:	b	40d928 <ferror@plt+0xc388>
  40d910:	ldr	x0, [x19, #40]
  40d914:	adrp	x1, 414000 <ferror@plt+0x12a60>
  40d918:	add	x1, x1, #0xdae
  40d91c:	bl	401460 <strcmp@plt>
  40d920:	cmp	w0, #0x0
  40d924:	cset	w20, eq  // eq = none
  40d928:	mov	x0, x19
  40d92c:	bl	40238c <ferror@plt+0xdec>
  40d930:	mov	w21, w0
  40d934:	cbnz	w0, 40db2c <ferror@plt+0xc58c>
  40d938:	cbz	w20, 40d950 <ferror@plt+0xc3b0>
  40d93c:	ldr	w8, [x19, #32]
  40d940:	cmp	w8, #0x2d
  40d944:	cset	w22, eq  // eq = none
  40d948:	cbnz	w22, 40d958 <ferror@plt+0xc3b8>
  40d94c:	b	40d97c <ferror@plt+0xc3dc>
  40d950:	mov	w22, wzr
  40d954:	cbz	w22, 40d97c <ferror@plt+0xc3dc>
  40d958:	ldr	x1, [x19, #16]
  40d95c:	mov	w0, #0x2e                  	// #46
  40d960:	bl	402628 <ferror@plt+0x1088>
  40d964:	mov	w21, w0
  40d968:	cbnz	w0, 40db2c <ferror@plt+0xc58c>
  40d96c:	mov	x0, x19
  40d970:	bl	40238c <ferror@plt+0xdec>
  40d974:	mov	w21, w0
  40d978:	cbnz	w0, 40db2c <ferror@plt+0xc58c>
  40d97c:	ldr	w8, [x19, #32]
  40d980:	cmp	w8, #0x24
  40d984:	b.ne	40db1c <ferror@plt+0xc57c>  // b.any
  40d988:	ldr	x0, [x19, #40]
  40d98c:	ldr	x20, [x19, #280]
  40d990:	bl	402908 <ferror@plt+0x1368>
  40d994:	mov	x1, x0
  40d998:	mov	x0, x20
  40d99c:	bl	4095fc <ferror@plt+0x805c>
  40d9a0:	mov	x1, x0
  40d9a4:	mov	x0, x19
  40d9a8:	bl	4038fc <ferror@plt+0x235c>
  40d9ac:	ldr	x8, [x19, #288]
  40d9b0:	mov	x0, x19
  40d9b4:	strb	w22, [x8, #216]
  40d9b8:	bl	40238c <ferror@plt+0xdec>
  40d9bc:	mov	w21, w0
  40d9c0:	cbnz	w0, 40db2c <ferror@plt+0xc58c>
  40d9c4:	mov	w23, wzr
  40d9c8:	add	x20, x19, #0xf0
  40d9cc:	b	40d9e8 <ferror@plt+0xc448>
  40d9d0:	mov	x0, x19
  40d9d4:	bl	40238c <ferror@plt+0xdec>
  40d9d8:	cbz	w0, 40da8c <ferror@plt+0xc4ec>
  40d9dc:	mov	w21, w0
  40d9e0:	mov	w8, wzr
  40d9e4:	tbz	wzr, #0, 40db2c <ferror@plt+0xc58c>
  40d9e8:	ldr	w8, [x19, #32]
  40d9ec:	cmp	w8, #0x8
  40d9f0:	b.eq	40d9d0 <ferror@plt+0xc430>  // b.none
  40d9f4:	cmp	w8, #0x25
  40d9f8:	b.eq	40db18 <ferror@plt+0xc578>  // b.none
  40d9fc:	mov	w22, wzr
  40da00:	ldr	w8, [x19, #32]
  40da04:	cmp	w8, #0x2d
  40da08:	b.ne	40da70 <ferror@plt+0xc4d0>  // b.any
  40da0c:	ldr	x8, [x19, #288]
  40da10:	mov	x0, x20
  40da14:	ldr	x9, [x8, #120]
  40da18:	add	x9, x9, #0x1
  40da1c:	str	x9, [x8, #120]
  40da20:	ldp	x2, x1, [x19, #40]
  40da24:	bl	40194c <ferror@plt+0x3ac>
  40da28:	mov	x0, x19
  40da2c:	bl	40238c <ferror@plt+0xdec>
  40da30:	cbnz	w0, 40d9dc <ferror@plt+0xc43c>
  40da34:	ldr	w8, [x19, #32]
  40da38:	cmp	w8, #0x26
  40da3c:	b.ne	40daa4 <ferror@plt+0xc504>  // b.any
  40da40:	cmp	w22, #0x0
  40da44:	mov	x0, x19
  40da48:	csinc	w22, w22, wzr, ne  // ne = any
  40da4c:	bl	40238c <ferror@plt+0xdec>
  40da50:	cbnz	w0, 40d9dc <ferror@plt+0xc43c>
  40da54:	ldr	w8, [x19, #32]
  40da58:	cmp	w8, #0x28
  40da5c:	b.ne	40da70 <ferror@plt+0xc4d0>  // b.any
  40da60:	mov	x0, x19
  40da64:	bl	40238c <ferror@plt+0xdec>
  40da68:	cbnz	w0, 40d9dc <ferror@plt+0xc43c>
  40da6c:	b	40dac0 <ferror@plt+0xc520>
  40da70:	ldr	x1, [x19, #16]
  40da74:	mov	w0, #0x1c                  	// #28
  40da78:	bl	402628 <ferror@plt+0x1088>
  40da7c:	mov	w21, w0
  40da80:	mov	w8, wzr
  40da84:	tbnz	wzr, #0, 40d9e8 <ferror@plt+0xc448>
  40da88:	b	40db2c <ferror@plt+0xc58c>
  40da8c:	ldr	x1, [x19, #16]
  40da90:	mov	w0, #0x2d                  	// #45
  40da94:	bl	402628 <ferror@plt+0x1088>
  40da98:	cbnz	w0, 40d9dc <ferror@plt+0xc43c>
  40da9c:	mov	w22, #0x2                   	// #2
  40daa0:	b	40da00 <ferror@plt+0xc460>
  40daa4:	cmp	w22, #0x2
  40daa8:	b.ne	40dac0 <ferror@plt+0xc520>  // b.any
  40daac:	ldr	x1, [x19, #16]
  40dab0:	ldr	x2, [x19, #240]
  40dab4:	mov	w0, #0x22                  	// #34
  40dab8:	bl	402628 <ferror@plt+0x1088>
  40dabc:	b	40da7c <ferror@plt+0xc4dc>
  40dac0:	ldr	w8, [x19, #32]
  40dac4:	cmp	w8, #0x27
  40dac8:	cset	w23, eq  // eq = none
  40dacc:	b.ne	40daf0 <ferror@plt+0xc550>  // b.any
  40dad0:	mov	x0, x19
  40dad4:	bl	40238c <ferror@plt+0xdec>
  40dad8:	cbz	w0, 40daf0 <ferror@plt+0xc550>
  40dadc:	mov	w23, #0x1                   	// #1
  40dae0:	mov	w21, w0
  40dae4:	mov	w8, wzr
  40dae8:	tbnz	wzr, #0, 40d9e8 <ferror@plt+0xc448>
  40daec:	b	40db2c <ferror@plt+0xc58c>
  40daf0:	ldp	x1, x0, [x19, #280]
  40daf4:	ldr	x2, [x19, #240]
  40daf8:	ldr	x4, [x19, #16]
  40dafc:	mov	w3, w22
  40db00:	bl	40c3d0 <ferror@plt+0xae30>
  40db04:	cmp	w0, #0x0
  40db08:	cset	w8, eq  // eq = none
  40db0c:	csel	w21, w21, w0, eq  // eq = none
  40db10:	tbnz	w8, #0, 40d9e8 <ferror@plt+0xc448>
  40db14:	b	40db2c <ferror@plt+0xc58c>
  40db18:	tbz	w23, #0, 40db44 <ferror@plt+0xc5a4>
  40db1c:	ldr	x1, [x19, #16]
  40db20:	mov	w0, #0x1c                  	// #28
  40db24:	bl	402628 <ferror@plt+0x1088>
  40db28:	mov	w21, w0
  40db2c:	mov	w0, w21
  40db30:	ldp	x20, x19, [sp, #48]
  40db34:	ldp	x22, x21, [sp, #32]
  40db38:	ldr	x23, [sp, #16]
  40db3c:	ldp	x29, x30, [sp], #64
  40db40:	ret
  40db44:	mov	w1, #0x6                   	// #6
  40db48:	mov	x0, x19
  40db4c:	bl	40e75c <ferror@plt+0xd1bc>
  40db50:	mov	x0, x19
  40db54:	bl	40238c <ferror@plt+0xdec>
  40db58:	mov	w21, w0
  40db5c:	cbnz	w0, 40db2c <ferror@plt+0xc58c>
  40db60:	ldr	w8, [x19, #32]
  40db64:	cmp	w8, #0x29
  40db68:	b.ne	40db74 <ferror@plt+0xc5d4>  // b.any
  40db6c:	mov	w21, wzr
  40db70:	b	40db2c <ferror@plt+0xc58c>
  40db74:	ldr	x1, [x19, #16]
  40db78:	mov	w0, #0x2f                  	// #47
  40db7c:	b	40db24 <ferror@plt+0xc584>
  40db80:	stp	x29, x30, [sp, #-64]!
  40db84:	stp	x22, x21, [sp, #32]
  40db88:	stp	x20, x19, [sp, #48]
  40db8c:	str	x23, [sp, #16]
  40db90:	ldr	w23, [x0, #32]
  40db94:	mov	x19, x0
  40db98:	mov	x29, sp
  40db9c:	cmp	w23, #0x2f
  40dba0:	b.eq	40dbb8 <ferror@plt+0xc618>  // b.none
  40dba4:	cmp	w23, #0x22
  40dba8:	b.ne	40dbc4 <ferror@plt+0xc624>  // b.any
  40dbac:	mov	x0, x19
  40dbb0:	bl	40238c <ferror@plt+0xdec>
  40dbb4:	b	40dd8c <ferror@plt+0xc7ec>
  40dbb8:	mov	x0, x19
  40dbbc:	bl	40e7ac <ferror@plt+0xd20c>
  40dbc0:	b	40dd8c <ferror@plt+0xc7ec>
  40dbc4:	cmp	w23, #0x46
  40dbc8:	strb	wzr, [x19, #304]
  40dbcc:	b.ne	40dc70 <ferror@plt+0xc6d0>  // b.any
  40dbd0:	ldr	x22, [x19, #88]
  40dbd4:	add	x20, x19, #0x50
  40dbd8:	mov	x0, x20
  40dbdc:	mov	x1, xzr
  40dbe0:	bl	401b08 <ferror@plt+0x568>
  40dbe4:	ldrh	w21, [x0]
  40dbe8:	sub	w8, w23, #0x2
  40dbec:	cmp	w8, #0x44
  40dbf0:	b.hi	40dda0 <ferror@plt+0xc800>  // b.pmore
  40dbf4:	adrp	x9, 414000 <ferror@plt+0x12a60>
  40dbf8:	add	x9, x9, #0xd00
  40dbfc:	adr	x10, 40dc10 <ferror@plt+0xc670>
  40dc00:	ldrb	w11, [x9, x8]
  40dc04:	add	x10, x10, x11, lsl #2
  40dc08:	mov	w0, wzr
  40dc0c:	br	x10
  40dc10:	adrp	x8, 414000 <ferror@plt+0x12a60>
  40dc14:	add	x8, x8, #0x141
  40dc18:	ldrb	w9, [x8, #4]
  40dc1c:	ldr	w2, [x8]
  40dc20:	mov	w1, #0x2                   	// #2
  40dc24:	mov	x0, x19
  40dc28:	bfi	x2, x9, #32, #8
  40dc2c:	bl	40df10 <ferror@plt+0xc970>
  40dc30:	cbnz	w0, 40dc68 <ferror@plt+0xc6c8>
  40dc34:	ldr	x8, [x19, #88]
  40dc38:	cmp	x22, x8
  40dc3c:	b.ne	40dc64 <ferror@plt+0xc6c4>  // b.any
  40dc40:	mov	x0, x20
  40dc44:	mov	x1, xzr
  40dc48:	bl	401b08 <ferror@plt+0x568>
  40dc4c:	ldrh	w8, [x0]
  40dc50:	cmp	w21, w8
  40dc54:	b.ne	40dc64 <ferror@plt+0xc6c4>  // b.any
  40dc58:	mov	x0, x19
  40dc5c:	bl	40f544 <ferror@plt+0xdfa4>
  40dc60:	tbz	w0, #0, 40dd60 <ferror@plt+0xc7c0>
  40dc64:	mov	w0, wzr
  40dc68:	cbnz	w0, 40dd8c <ferror@plt+0xc7ec>
  40dc6c:	b	40dd80 <ferror@plt+0xc7e0>
  40dc70:	add	x20, x19, #0x50
  40dc74:	mov	x0, x20
  40dc78:	mov	x1, xzr
  40dc7c:	bl	401b08 <ferror@plt+0x568>
  40dc80:	ldrb	w8, [x0, #1]
  40dc84:	tbnz	w8, #0, 40dcd8 <ferror@plt+0xc738>
  40dc88:	mov	x0, x20
  40dc8c:	mov	x1, xzr
  40dc90:	bl	401b08 <ferror@plt+0x568>
  40dc94:	ldrh	w8, [x0]
  40dc98:	cmp	w23, #0x29
  40dc9c:	b.ne	40dd18 <ferror@plt+0xc778>  // b.any
  40dca0:	tbz	w8, #3, 40dd40 <ferror@plt+0xc7a0>
  40dca4:	mov	x0, x20
  40dca8:	mov	x1, xzr
  40dcac:	bl	401b08 <ferror@plt+0x568>
  40dcb0:	ldrh	w8, [x0]
  40dcb4:	orr	w8, w8, #0x1
  40dcb8:	strh	w8, [x0]
  40dcbc:	mov	x0, x19
  40dcc0:	bl	40238c <ferror@plt+0xdec>
  40dcc4:	cbnz	w0, 40dd8c <ferror@plt+0xc7ec>
  40dcc8:	mov	w1, #0x1                   	// #1
  40dccc:	mov	x0, x19
  40dcd0:	bl	40eca8 <ferror@plt+0xd708>
  40dcd4:	b	40dd8c <ferror@plt+0xc7ec>
  40dcd8:	mov	x0, x19
  40dcdc:	bl	40d784 <ferror@plt+0xc1e4>
  40dce0:	ldr	x8, [x19, #88]
  40dce4:	cmp	x8, #0x2
  40dce8:	b.cc	40dd10 <ferror@plt+0xc770>  // b.lo, b.ul, b.last
  40dcec:	mov	x0, x20
  40dcf0:	mov	x1, xzr
  40dcf4:	bl	401b08 <ferror@plt+0x568>
  40dcf8:	ldrb	w8, [x0]
  40dcfc:	tbnz	w8, #0, 40dd10 <ferror@plt+0xc770>
  40dd00:	mov	x0, x19
  40dd04:	mov	w1, wzr
  40dd08:	bl	40e94c <ferror@plt+0xd3ac>
  40dd0c:	b	40dd8c <ferror@plt+0xc7ec>
  40dd10:	mov	w0, wzr
  40dd14:	b	40dd8c <ferror@plt+0xc7ec>
  40dd18:	tbz	w8, #3, 40dbd0 <ferror@plt+0xc630>
  40dd1c:	mov	x0, x20
  40dd20:	mov	x1, xzr
  40dd24:	bl	401b08 <ferror@plt+0x568>
  40dd28:	ldrb	w8, [x0]
  40dd2c:	tbnz	w8, #0, 40dbd0 <ferror@plt+0xc630>
  40dd30:	mov	x0, x19
  40dd34:	mov	w1, wzr
  40dd38:	bl	40eca8 <ferror@plt+0xd708>
  40dd3c:	b	40dd8c <ferror@plt+0xc7ec>
  40dd40:	mov	w1, #0x1                   	// #1
  40dd44:	mov	x0, x19
  40dd48:	bl	40e75c <ferror@plt+0xd1bc>
  40dd4c:	b	40dbac <ferror@plt+0xc60c>
  40dd50:	ldr	w1, [x19, #32]
  40dd54:	mov	x0, x19
  40dd58:	bl	40ee5c <ferror@plt+0xd8bc>
  40dd5c:	b	40dc30 <ferror@plt+0xc690>
  40dd60:	ldr	x1, [x19, #16]
  40dd64:	mov	w0, #0x18                  	// #24
  40dd68:	bl	402628 <ferror@plt+0x1088>
  40dd6c:	cbnz	w0, 40dd8c <ferror@plt+0xc7ec>
  40dd70:	b	40dd80 <ferror@plt+0xc7e0>
  40dd74:	mov	x0, x19
  40dd78:	bl	40238c <ferror@plt+0xdec>
  40dd7c:	cbnz	w0, 40dd8c <ferror@plt+0xc7ec>
  40dd80:	ldr	w8, [x19, #32]
  40dd84:	cmp	w8, #0x2a
  40dd88:	b.eq	40dd74 <ferror@plt+0xc7d4>  // b.none
  40dd8c:	ldp	x20, x19, [sp, #48]
  40dd90:	ldp	x22, x21, [sp, #32]
  40dd94:	ldr	x23, [sp, #16]
  40dd98:	ldp	x29, x30, [sp], #64
  40dd9c:	ret
  40dda0:	ldr	x1, [x19, #16]
  40dda4:	mov	w0, #0x18                  	// #24
  40dda8:	bl	402628 <ferror@plt+0x1088>
  40ddac:	b	40dc30 <ferror@plt+0xc690>
  40ddb0:	mov	w1, #0x1                   	// #1
  40ddb4:	mov	x0, x19
  40ddb8:	bl	40e94c <ferror@plt+0xd3ac>
  40ddbc:	b	40dc30 <ferror@plt+0xc690>
  40ddc0:	mov	w1, #0x42                  	// #66
  40ddc4:	mov	x0, x19
  40ddc8:	bl	40ee18 <ferror@plt+0xd878>
  40ddcc:	b	40dc30 <ferror@plt+0xc690>
  40ddd0:	mov	x0, x19
  40ddd4:	bl	40ef40 <ferror@plt+0xd9a0>
  40ddd8:	b	40dc30 <ferror@plt+0xc690>
  40dddc:	mov	x0, x19
  40dde0:	bl	40f17c <ferror@plt+0xdbdc>
  40dde4:	b	40dc30 <ferror@plt+0xc690>
  40dde8:	adrp	x0, 414000 <ferror@plt+0x12a60>
  40ddec:	add	x0, x0, #0xdb3
  40ddf0:	mov	w1, #0x40                  	// #64
  40ddf4:	bl	4024d0 <ferror@plt+0xf30>
  40ddf8:	adrp	x0, 414000 <ferror@plt+0x12a60>
  40ddfc:	add	x0, x0, #0xdcb
  40de00:	mov	w1, #0x9                   	// #9
  40de04:	bl	4024d0 <ferror@plt+0xf30>
  40de08:	adrp	x0, 414000 <ferror@plt+0x12a60>
  40de0c:	mov	w1, #0xca00                	// #51712
  40de10:	add	x0, x0, #0xde3
  40de14:	movk	w1, #0x3b9a, lsl #16
  40de18:	bl	4024d0 <ferror@plt+0xf30>
  40de1c:	adrp	x0, 414000 <ferror@plt+0x12a60>
  40de20:	add	x0, x0, #0xdfb
  40de24:	mov	x1, #0xffffffffffffffff    	// #-1
  40de28:	bl	4024d0 <ferror@plt+0xf30>
  40de2c:	adrp	x0, 411000 <ferror@plt+0xfa60>
  40de30:	add	x0, x0, #0xcdf
  40de34:	bl	4024d0 <ferror@plt+0xf30>
  40de38:	adrp	x0, 414000 <ferror@plt+0x12a60>
  40de3c:	mov	w1, #0xca00                	// #51712
  40de40:	add	x0, x0, #0xe13
  40de44:	movk	w1, #0x3b9a, lsl #16
  40de48:	bl	4024d0 <ferror@plt+0xf30>
  40de4c:	adrp	x0, 414000 <ferror@plt+0x12a60>
  40de50:	add	x0, x0, #0xe2b
  40de54:	mov	x1, #0xfffffffffffffffe    	// #-2
  40de58:	bl	4024d0 <ferror@plt+0xf30>
  40de5c:	adrp	x0, 414000 <ferror@plt+0x12a60>
  40de60:	add	x0, x0, #0xe43
  40de64:	mov	x1, #0xfffffffffffffffe    	// #-2
  40de68:	bl	4024d0 <ferror@plt+0xf30>
  40de6c:	adrp	x0, 414000 <ferror@plt+0x12a60>
  40de70:	add	x0, x0, #0xe5b
  40de74:	mov	x1, #0xfffffffffffffffe    	// #-2
  40de78:	bl	4024d0 <ferror@plt+0xf30>
  40de7c:	adrp	x0, 414000 <ferror@plt+0x12a60>
  40de80:	add	x0, x0, #0xe73
  40de84:	mov	x1, #0xfffffffffffffffe    	// #-2
  40de88:	bl	4024d0 <ferror@plt+0xf30>
  40de8c:	adrp	x0, 414000 <ferror@plt+0x12a60>
  40de90:	add	x0, x0, #0xe8b
  40de94:	mov	x1, #0xfffffffffffffffe    	// #-2
  40de98:	bl	4024d0 <ferror@plt+0xf30>
  40de9c:	adrp	x0, 414000 <ferror@plt+0x12a60>
  40dea0:	add	x0, x0, #0xea3
  40dea4:	mov	x1, #0xffffffffffffffff    	// #-1
  40dea8:	bl	4024d0 <ferror@plt+0xf30>
  40deac:	adrp	x0, 414000 <ferror@plt+0x12a60>
  40deb0:	add	x0, x0, #0xebb
  40deb4:	mov	x1, #0xfffffffffffffffe    	// #-2
  40deb8:	bl	4024d0 <ferror@plt+0xf30>
  40debc:	b	40ded8 <ferror@plt+0xc938>
  40dec0:	mov	x0, x19
  40dec4:	bl	40f334 <ferror@plt+0xdd94>
  40dec8:	b	40dc30 <ferror@plt+0xc690>
  40decc:	ldr	x0, [x19, #288]
  40ded0:	mov	w1, #0x49                  	// #73
  40ded4:	bl	4018c4 <ferror@plt+0x324>
  40ded8:	mov	x0, x19
  40dedc:	bl	40238c <ferror@plt+0xdec>
  40dee0:	b	40dc30 <ferror@plt+0xc690>
  40dee4:	mov	x0, x19
  40dee8:	bl	40f240 <ferror@plt+0xdca0>
  40deec:	b	40dc30 <ferror@plt+0xc690>
  40def0:	mov	w0, #0x7                   	// #7
  40def4:	b	40dc30 <ferror@plt+0xc690>
  40def8:	mov	x0, x19
  40defc:	bl	40ed8c <ferror@plt+0xd7ec>
  40df00:	b	40dc30 <ferror@plt+0xc690>
  40df04:	mov	x0, x19
  40df08:	bl	40f46c <ferror@plt+0xdecc>
  40df0c:	b	40dc30 <ferror@plt+0xc690>
  40df10:	stp	x29, x30, [sp, #-32]!
  40df14:	and	x2, x2, #0xffffffffff
  40df18:	str	x19, [sp, #16]
  40df1c:	mov	x29, sp
  40df20:	mov	x19, x0
  40df24:	bl	40df48 <ferror@plt+0xc9a8>
  40df28:	cmp	w0, #0x6
  40df2c:	b.ne	40df3c <ferror@plt+0xc99c>  // b.any
  40df30:	ldr	x1, [x19, #16]
  40df34:	mov	w0, #0x1a                  	// #26
  40df38:	bl	402628 <ferror@plt+0x1088>
  40df3c:	ldr	x19, [sp, #16]
  40df40:	ldp	x29, x30, [sp], #32
  40df44:	ret
  40df48:	sub	sp, sp, #0xa0
  40df4c:	stp	x29, x30, [sp, #64]
  40df50:	add	x29, sp, #0x40
  40df54:	lsr	x8, x2, #32
  40df58:	mov	w9, #0x3f                  	// #63
  40df5c:	stp	x28, x27, [sp, #80]
  40df60:	stp	x26, x25, [sp, #96]
  40df64:	stp	x24, x23, [sp, #112]
  40df68:	stp	x22, x21, [sp, #128]
  40df6c:	stp	x20, x19, [sp, #144]
  40df70:	sturb	w8, [x29, #-4]
  40df74:	stp	w9, w2, [x29, #-12]
  40df78:	ldr	w23, [x0, #32]
  40df7c:	stur	xzr, [x29, #-24]
  40df80:	mov	w22, w1
  40df84:	mov	x19, x0
  40df88:	stur	w23, [x29, #-16]
  40df8c:	ldr	x20, [x0, #208]
  40df90:	sturb	wzr, [x29, #-28]
  40df94:	tbz	w1, #3, 40e44c <ferror@plt+0xceac>
  40df98:	adrp	x8, 428000 <ferror@plt+0x26a60>
  40df9c:	ldr	x9, [x8, #584]
  40dfa0:	add	x21, x19, #0xc8
  40dfa4:	and	x11, x22, #0xff
  40dfa8:	ldr	w10, [x9, #1128]
  40dfac:	ldr	w8, [x9, #1132]
  40dfb0:	add	x9, x9, #0x468
  40dfb4:	str	x11, [sp, #24]
  40dfb8:	str	w23, [sp, #20]
  40dfbc:	cmp	w10, w8
  40dfc0:	b.ne	40e46c <ferror@plt+0xcecc>  // b.any
  40dfc4:	ldur	w24, [x29, #-16]
  40dfc8:	adrp	x12, 414000 <ferror@plt+0x12a60>
  40dfcc:	add	x12, x12, #0x118
  40dfd0:	tst	x11, #0x8
  40dfd4:	ubfx	x10, x24, #3, #5
  40dfd8:	ldrb	w10, [x12, x10]
  40dfdc:	mvn	w11, w24
  40dfe0:	and	w11, w11, #0x7
  40dfe4:	lsr	w10, w10, w11
  40dfe8:	cset	w11, eq  // eq = none
  40dfec:	str	w11, [sp, #16]
  40dff0:	tbz	w10, #0, 40e46c <ferror@plt+0xcecc>
  40dff4:	and	w8, w22, #0xfffffffb
  40dff8:	mov	w27, wzr
  40dffc:	mov	w23, wzr
  40e000:	mov	w25, wzr
  40e004:	mov	w28, wzr
  40e008:	str	wzr, [sp, #32]
  40e00c:	stp	w8, wzr, [sp, #8]
  40e010:	mov	w26, #0x1                   	// #1
  40e014:	sub	w8, w24, #0x2
  40e018:	cmp	w8, #0x43
  40e01c:	mov	w0, wzr
  40e020:	b.hi	40e1b4 <ferror@plt+0xcc14>  // b.pmore
  40e024:	adrp	x11, 414000 <ferror@plt+0x12a60>
  40e028:	add	x11, x11, #0xd45
  40e02c:	adr	x9, 40e03c <ferror@plt+0xca9c>
  40e030:	ldrb	w10, [x11, x8]
  40e034:	add	x9, x9, x10, lsl #2
  40e038:	br	x9
  40e03c:	ldur	w8, [x29, #-12]
  40e040:	cmp	w8, #0x31
  40e044:	b.eq	40e0e0 <ferror@plt+0xcb40>  // b.none
  40e048:	sub	w8, w8, #0x2f
  40e04c:	cmp	w8, #0x8
  40e050:	b.cs	40e0e0 <ferror@plt+0xcb40>  // b.hs, b.nlast
  40e054:	orr	w8, w24, #0x1
  40e058:	cmp	w8, #0x5
  40e05c:	b.ne	40e078 <ferror@plt+0xcad8>  // b.any
  40e060:	tbnz	w26, #0, 40e090 <ferror@plt+0xcaf0>
  40e064:	ldr	w8, [x19, #36]
  40e068:	and	w8, w8, #0xfffffffe
  40e06c:	cmp	w8, #0x4
  40e070:	b.eq	40e090 <ferror@plt+0xcaf0>  // b.none
  40e074:	b	40e598 <ferror@plt+0xcff8>
  40e078:	ldur	w8, [x29, #-12]
  40e07c:	sub	w8, w8, #0x2
  40e080:	cmp	w8, #0x3
  40e084:	cset	w8, hi  // hi = pmore
  40e088:	bic	w8, w8, w26
  40e08c:	tbz	w8, #0, 40e598 <ferror@plt+0xcff8>
  40e090:	sub	w8, w24, #0x10
  40e094:	and	w9, w24, #0xff
  40e098:	cmp	w8, #0x6
  40e09c:	sub	x3, x29, #0x18
  40e0a0:	mov	x0, x19
  40e0a4:	mov	w1, w24
  40e0a8:	mov	x2, x20
  40e0ac:	cinc	w27, w27, cc  // cc = lo, ul, last
  40e0b0:	stur	w9, [x29, #-12]
  40e0b4:	bl	40f9a0 <ferror@plt+0xe400>
  40e0b8:	ldur	w8, [x29, #-16]
  40e0bc:	mov	w0, wzr
  40e0c0:	mov	w23, wzr
  40e0c4:	str	wzr, [sp, #32]
  40e0c8:	orr	w8, w8, #0x1
  40e0cc:	cmp	w8, #0x5
  40e0d0:	sturb	wzr, [x29, #-28]
  40e0d4:	cset	w26, ne  // ne = any
  40e0d8:	mov	w28, #0x1                   	// #1
  40e0dc:	b	40e1b4 <ferror@plt+0xcc14>
  40e0e0:	ldr	x1, [x19, #16]
  40e0e4:	mov	w0, #0x1d                  	// #29
  40e0e8:	bl	402628 <ferror@plt+0x1088>
  40e0ec:	b	40e1b4 <ferror@plt+0xcc14>
  40e0f0:	tbnz	w26, #0, 40e104 <ferror@plt+0xcb64>
  40e0f4:	tbnz	w23, #0, 40e598 <ferror@plt+0xcff8>
  40e0f8:	ldur	w0, [x29, #-12]
  40e0fc:	bl	40f8b0 <ferror@plt+0xe310>
  40e100:	tbnz	w0, #0, 40e598 <ferror@plt+0xcff8>
  40e104:	ldr	w9, [sp, #16]
  40e108:	cmp	w24, #0x42
  40e10c:	cset	w8, ne  // ne = any
  40e110:	orr	w8, w8, w9
  40e114:	tbz	w8, #0, 40e614 <ferror@plt+0xd074>
  40e118:	sub	w1, w24, #0x7
  40e11c:	mov	x0, x19
  40e120:	stur	w1, [x29, #-12]
  40e124:	bl	40fd74 <ferror@plt+0xe7d4>
  40e128:	b	40e194 <ferror@plt+0xcbf4>
  40e12c:	tbnz	w26, #0, 40e140 <ferror@plt+0xcba0>
  40e130:	tbnz	w23, #0, 40e598 <ferror@plt+0xcff8>
  40e134:	ldur	w0, [x29, #-12]
  40e138:	bl	40f8b0 <ferror@plt+0xe310>
  40e13c:	tbnz	w0, #0, 40e598 <ferror@plt+0xcff8>
  40e140:	sub	w1, w24, #0x6
  40e144:	stur	w1, [x29, #-12]
  40e148:	ldr	x0, [x19, #288]
  40e14c:	bl	4018c4 <ferror@plt+0x324>
  40e150:	ldur	x8, [x29, #-24]
  40e154:	mov	w28, #0x1                   	// #1
  40e158:	mov	w0, wzr
  40e15c:	mov	w23, wzr
  40e160:	mov	w26, wzr
  40e164:	sturb	w28, [x29, #-28]
  40e168:	b	40e1ac <ferror@plt+0xcc0c>
  40e16c:	tbnz	w26, #0, 40e180 <ferror@plt+0xcbe0>
  40e170:	tbnz	w23, #0, 40e598 <ferror@plt+0xcff8>
  40e174:	ldur	w0, [x29, #-12]
  40e178:	bl	40f8b0 <ferror@plt+0xe310>
  40e17c:	tbnz	w0, #0, 40e598 <ferror@plt+0xcff8>
  40e180:	sub	x3, x29, #0xc
  40e184:	mov	x0, x19
  40e188:	mov	w1, w24
  40e18c:	mov	w2, w22
  40e190:	bl	40fcb8 <ferror@plt+0xe718>
  40e194:	ldur	x8, [x29, #-24]
  40e198:	mov	w23, wzr
  40e19c:	mov	w28, wzr
  40e1a0:	mov	w26, wzr
  40e1a4:	str	wzr, [sp, #32]
  40e1a8:	sturb	wzr, [x29, #-28]
  40e1ac:	add	x8, x8, #0x1
  40e1b0:	stur	x8, [x29, #-24]
  40e1b4:	cbnz	w0, 40e1c4 <ferror@plt+0xcc24>
  40e1b8:	tbz	w28, #0, 40e1c4 <ferror@plt+0xcc24>
  40e1bc:	mov	x0, x19
  40e1c0:	bl	40238c <ferror@plt+0xdec>
  40e1c4:	ldr	w8, [x19, #32]
  40e1c8:	adrp	x9, 428000 <ferror@plt+0x26a60>
  40e1cc:	ldr	x9, [x9, #584]
  40e1d0:	stur	w8, [x29, #-16]
  40e1d4:	ldr	w10, [x9, #1128]
  40e1d8:	ldr	w8, [x9, #1132]
  40e1dc:	add	x9, x9, #0x468
  40e1e0:	cmp	w10, w8
  40e1e4:	cset	w11, ne  // ne = any
  40e1e8:	cmp	w0, #0x0
  40e1ec:	cset	w10, ne  // ne = any
  40e1f0:	orr	w11, w10, w11
  40e1f4:	orr	w11, w25, w11
  40e1f8:	tbnz	w11, #0, 40e47c <ferror@plt+0xcedc>
  40e1fc:	ldur	w24, [x29, #-16]
  40e200:	adrp	x12, 414000 <ferror@plt+0x12a60>
  40e204:	add	x12, x12, #0x118
  40e208:	ubfx	x11, x24, #3, #5
  40e20c:	ldrb	w11, [x12, x11]
  40e210:	mvn	w12, w24
  40e214:	and	w12, w12, #0x7
  40e218:	lsr	w11, w11, w12
  40e21c:	tbnz	w11, #0, 40e014 <ferror@plt+0xca74>
  40e220:	b	40e47c <ferror@plt+0xcedc>
  40e224:	ldr	w8, [sp, #32]
  40e228:	tbnz	w8, #0, 40e654 <ferror@plt+0xd0b4>
  40e22c:	sub	x1, x29, #0xc
  40e230:	sub	x2, x29, #0x1c
  40e234:	sub	x3, x29, #0x18
  40e238:	mov	x0, x19
  40e23c:	mov	w4, w22
  40e240:	bl	40f704 <ferror@plt+0xe164>
  40e244:	mov	w8, #0x1                   	// #1
  40e248:	mov	w23, wzr
  40e24c:	mov	w28, wzr
  40e250:	mov	w26, wzr
  40e254:	str	w8, [sp, #32]
  40e258:	b	40e1b4 <ferror@plt+0xcc14>
  40e25c:	tbnz	w26, #0, 40e720 <ferror@plt+0xd180>
  40e260:	tbnz	w23, #0, 40e270 <ferror@plt+0xccd0>
  40e264:	ldur	w0, [x29, #-12]
  40e268:	bl	40f8b0 <ferror@plt+0xe310>
  40e26c:	tbz	w0, #0, 40e720 <ferror@plt+0xd180>
  40e270:	ldr	x0, [x19, #288]
  40e274:	mov	w1, #0x6                   	// #6
  40e278:	bl	4018c4 <ferror@plt+0x324>
  40e27c:	mov	w0, wzr
  40e280:	mov	w23, wzr
  40e284:	sturb	wzr, [x29, #-28]
  40e288:	mov	w28, #0x1                   	// #1
  40e28c:	b	40e1b4 <ferror@plt+0xcc14>
  40e290:	and	w3, w23, #0x1
  40e294:	and	w4, w26, #0x1
  40e298:	sub	x1, x29, #0xc
  40e29c:	sub	x5, x29, #0x18
  40e2a0:	mov	x0, x19
  40e2a4:	mov	x2, x20
  40e2a8:	bl	40f8e4 <ferror@plt+0xe344>
  40e2ac:	ldur	w8, [x29, #-12]
  40e2b0:	ldr	w9, [sp, #32]
  40e2b4:	mov	w23, wzr
  40e2b8:	mov	w28, wzr
  40e2bc:	cmp	w8, #0xc
  40e2c0:	cset	w8, ne  // ne = any
  40e2c4:	and	w9, w9, w8
  40e2c8:	sturb	wzr, [x29, #-28]
  40e2cc:	cset	w26, eq  // eq = none
  40e2d0:	str	w9, [sp, #32]
  40e2d4:	b	40e1b4 <ferror@plt+0xcc14>
  40e2d8:	tbnz	w26, #0, 40e2ec <ferror@plt+0xcd4c>
  40e2dc:	tbnz	w23, #0, 40e598 <ferror@plt+0xcff8>
  40e2e0:	ldur	w0, [x29, #-12]
  40e2e4:	bl	40f8b0 <ferror@plt+0xe310>
  40e2e8:	tbnz	w0, #0, 40e598 <ferror@plt+0xcff8>
  40e2ec:	ldr	w8, [sp, #12]
  40e2f0:	sub	x1, x29, #0x10
  40e2f4:	mov	x0, x21
  40e2f8:	sturb	wzr, [x29, #-28]
  40e2fc:	add	w8, w8, #0x1
  40e300:	str	w8, [sp, #12]
  40e304:	bl	4018a8 <ferror@plt+0x308>
  40e308:	mov	w0, wzr
  40e30c:	mov	w23, wzr
  40e310:	str	wzr, [sp, #32]
  40e314:	mov	w28, #0x1                   	// #1
  40e318:	b	40e1b4 <ferror@plt+0xcc14>
  40e31c:	ldr	w8, [x19, #36]
  40e320:	cmp	w8, #0x24
  40e324:	b.eq	40e72c <ferror@plt+0xd18c>  // b.none
  40e328:	tbnz	w26, #0, 40e598 <ferror@plt+0xcff8>
  40e32c:	ldur	w8, [x29, #-12]
  40e330:	sub	w8, w8, #0x2
  40e334:	cmp	w8, #0x3
  40e338:	b.ls	40e598 <ferror@plt+0xcff8>  // b.plast
  40e33c:	ldr	w8, [sp, #12]
  40e340:	cbz	w8, 40e438 <ferror@plt+0xce98>
  40e344:	sub	w8, w8, #0x1
  40e348:	sub	x1, x29, #0x18
  40e34c:	mov	x0, x19
  40e350:	str	w8, [sp, #12]
  40e354:	bl	40fa98 <ferror@plt+0xe4f8>
  40e358:	mov	w28, wzr
  40e35c:	mov	w26, wzr
  40e360:	str	wzr, [sp, #32]
  40e364:	mov	w23, #0x1                   	// #1
  40e368:	b	40e1b4 <ferror@plt+0xcc14>
  40e36c:	tbnz	w26, #0, 40e380 <ferror@plt+0xcde0>
  40e370:	tbnz	w23, #0, 40e598 <ferror@plt+0xcff8>
  40e374:	ldur	w0, [x29, #-12]
  40e378:	bl	40f8b0 <ferror@plt+0xe310>
  40e37c:	tbnz	w0, #0, 40e598 <ferror@plt+0xcff8>
  40e380:	ldr	w3, [sp, #8]
  40e384:	sub	x1, x29, #0xc
  40e388:	sub	x2, x29, #0x1c
  40e38c:	mov	x0, x19
  40e390:	bl	40fb24 <ferror@plt+0xe584>
  40e394:	ldur	w8, [x29, #-12]
  40e398:	ldur	x9, [x29, #-24]
  40e39c:	mov	w28, wzr
  40e3a0:	mov	w26, wzr
  40e3a4:	cmp	w8, #0x45
  40e3a8:	add	x8, x9, #0x1
  40e3ac:	cset	w23, eq  // eq = none
  40e3b0:	b	40e1b0 <ferror@plt+0xcc10>
  40e3b4:	tbnz	w26, #0, 40e3c8 <ferror@plt+0xce28>
  40e3b8:	tbnz	w23, #0, 40e598 <ferror@plt+0xcff8>
  40e3bc:	ldur	w0, [x29, #-12]
  40e3c0:	bl	40f8b0 <ferror@plt+0xe310>
  40e3c4:	tbnz	w0, #0, 40e598 <ferror@plt+0xcff8>
  40e3c8:	mov	x0, x19
  40e3cc:	bl	403a88 <ferror@plt+0x24e8>
  40e3d0:	ldur	x8, [x29, #-24]
  40e3d4:	mov	w9, #0x2e                  	// #46
  40e3d8:	mov	w0, wzr
  40e3dc:	mov	w23, wzr
  40e3e0:	add	x8, x8, #0x1
  40e3e4:	mov	w26, wzr
  40e3e8:	stur	w9, [x29, #-12]
  40e3ec:	sturb	wzr, [x29, #-28]
  40e3f0:	stur	x8, [x29, #-24]
  40e3f4:	mov	w28, #0x1                   	// #1
  40e3f8:	b	40e1b4 <ferror@plt+0xcc14>
  40e3fc:	tbnz	w26, #0, 40e410 <ferror@plt+0xce70>
  40e400:	tbnz	w23, #0, 40e598 <ferror@plt+0xcff8>
  40e404:	ldur	w0, [x29, #-12]
  40e408:	bl	40f8b0 <ferror@plt+0xe310>
  40e40c:	tbnz	w0, #0, 40e598 <ferror@plt+0xcff8>
  40e410:	sub	x1, x29, #0xc
  40e414:	sub	x2, x29, #0x1c
  40e418:	mov	x0, x19
  40e41c:	mov	w3, w22
  40e420:	bl	40fde4 <ferror@plt+0xe844>
  40e424:	ldur	x8, [x29, #-24]
  40e428:	mov	w23, wzr
  40e42c:	mov	w28, wzr
  40e430:	mov	w26, wzr
  40e434:	b	40e1ac <ferror@plt+0xcc0c>
  40e438:	mov	w0, wzr
  40e43c:	str	wzr, [sp, #12]
  40e440:	mov	w28, wzr
  40e444:	mov	w25, #0x1                   	// #1
  40e448:	b	40e1b4 <ferror@plt+0xcc14>
  40e44c:	ldr	w8, [x19, #32]
  40e450:	cmp	w8, #0x22
  40e454:	stur	w8, [x29, #-16]
  40e458:	b.ne	40df98 <ferror@plt+0xc9f8>  // b.any
  40e45c:	mov	x0, x19
  40e460:	bl	40238c <ferror@plt+0xdec>
  40e464:	cbz	w0, 40e44c <ferror@plt+0xceac>
  40e468:	b	40e5a4 <ferror@plt+0xd004>
  40e46c:	mov	w0, wzr
  40e470:	mov	w27, wzr
  40e474:	str	wzr, [sp, #32]
  40e478:	mov	w10, wzr
  40e47c:	tbnz	w10, #0, 40e5a4 <ferror@plt+0xd004>
  40e480:	ldr	w9, [x9]
  40e484:	cmp	w9, w8
  40e488:	b.ne	40e4fc <ferror@plt+0xcf5c>  // b.any
  40e48c:	ldr	x8, [x19, #208]
  40e490:	cmp	x8, x20
  40e494:	b.ls	40e504 <ferror@plt+0xcf64>  // b.plast
  40e498:	mov	x0, x21
  40e49c:	mov	x1, xzr
  40e4a0:	bl	401b08 <ferror@plt+0x568>
  40e4a4:	ldr	w22, [x0]
  40e4a8:	orr	w23, w22, #0x1
  40e4ac:	cmp	w23, #0x25
  40e4b0:	b.eq	40e598 <ferror@plt+0xcff8>  // b.none
  40e4b4:	ldr	x0, [x19, #288]
  40e4b8:	mov	w1, w22
  40e4bc:	bl	4018c4 <ferror@plt+0x324>
  40e4c0:	ldur	x8, [x29, #-24]
  40e4c4:	cmp	w23, #0x5
  40e4c8:	cset	w9, ne  // ne = any
  40e4cc:	mov	w1, #0x1                   	// #1
  40e4d0:	sub	x8, x8, x9
  40e4d4:	mov	x0, x21
  40e4d8:	stur	x8, [x29, #-24]
  40e4dc:	bl	40174c <ferror@plt+0x1ac>
  40e4e0:	ldr	x8, [x19, #208]
  40e4e4:	cmp	x8, x20
  40e4e8:	b.hi	40e498 <ferror@plt+0xcef8>  // b.pmore
  40e4ec:	sub	w8, w22, #0x18
  40e4f0:	cmp	w8, #0xa
  40e4f4:	cset	w22, cc  // cc = lo, ul, last
  40e4f8:	b	40e508 <ferror@plt+0xcf68>
  40e4fc:	mov	w0, #0x8                   	// #8
  40e500:	b	40e5a4 <ferror@plt+0xd004>
  40e504:	mov	w22, wzr
  40e508:	ldur	x8, [x29, #-24]
  40e50c:	cmp	x8, #0x1
  40e510:	b.ne	40e598 <ferror@plt+0xcff8>  // b.any
  40e514:	ldurb	w21, [x29, #-8]
  40e518:	cbz	w21, 40e52c <ferror@plt+0xcf8c>
  40e51c:	ldur	w8, [x29, #-16]
  40e520:	ldurb	w9, [x29, #-7]
  40e524:	cmp	w8, w9
  40e528:	b.ne	40e53c <ferror@plt+0xcf9c>  // b.any
  40e52c:	mov	w8, wzr
  40e530:	cmp	w8, w21
  40e534:	b.eq	40e574 <ferror@plt+0xcfd4>  // b.none
  40e538:	b	40e580 <ferror@plt+0xcfe0>
  40e53c:	ldurb	w21, [x29, #-8]
  40e540:	mov	w11, #0x2                   	// #2
  40e544:	sub	x10, x29, #0x8
  40e548:	mov	x9, x11
  40e54c:	sub	w11, w9, #0x1
  40e550:	cmp	w11, w21
  40e554:	b.cs	40e568 <ferror@plt+0xcfc8>  // b.hs, b.nlast
  40e558:	ldrb	w11, [x10, x9]
  40e55c:	cmp	w8, w11
  40e560:	add	x11, x9, #0x1
  40e564:	b.ne	40e548 <ferror@plt+0xcfa8>  // b.any
  40e568:	sub	w8, w9, #0x1
  40e56c:	cmp	w8, w21
  40e570:	b.ne	40e580 <ferror@plt+0xcfe0>  // b.any
  40e574:	mov	x0, x19
  40e578:	bl	40f544 <ferror@plt+0xdfa4>
  40e57c:	tbz	w0, #0, 40e598 <ferror@plt+0xcff8>
  40e580:	ldr	x8, [sp, #24]
  40e584:	tbnz	w8, #0, 40e5c4 <ferror@plt+0xd024>
  40e588:	cbz	w27, 40e5c4 <ferror@plt+0xd024>
  40e58c:	ldr	x1, [x19, #16]
  40e590:	mov	w0, #0x29                  	// #41
  40e594:	b	40e5d8 <ferror@plt+0xd038>
  40e598:	ldr	x1, [x19, #16]
  40e59c:	mov	w0, #0x19                  	// #25
  40e5a0:	bl	402628 <ferror@plt+0x1088>
  40e5a4:	ldp	x20, x19, [sp, #144]
  40e5a8:	ldp	x22, x21, [sp, #128]
  40e5ac:	ldp	x24, x23, [sp, #112]
  40e5b0:	ldp	x26, x25, [sp, #96]
  40e5b4:	ldp	x28, x27, [sp, #80]
  40e5b8:	ldp	x29, x30, [sp, #64]
  40e5bc:	add	sp, sp, #0xa0
  40e5c0:	ret
  40e5c4:	tbz	w8, #0, 40e5e0 <ferror@plt+0xd040>
  40e5c8:	cmp	w27, #0x2
  40e5cc:	b.cc	40e5e0 <ferror@plt+0xd040>  // b.lo, b.ul, b.last
  40e5d0:	ldr	x1, [x19, #16]
  40e5d4:	mov	w0, #0x2a                  	// #42
  40e5d8:	bl	402628 <ferror@plt+0x1088>
  40e5dc:	cbnz	w0, 40e5a4 <ferror@plt+0xd004>
  40e5e0:	ldr	x9, [sp, #24]
  40e5e4:	mov	w20, #0xff                  	// #255
  40e5e8:	tbnz	w9, #5, 40e620 <ferror@plt+0xd080>
  40e5ec:	ldr	w23, [sp, #20]
  40e5f0:	cmp	w23, #0x24
  40e5f4:	b.eq	40e690 <ferror@plt+0xd0f0>  // b.none
  40e5f8:	cbz	w22, 40e628 <ferror@plt+0xd088>
  40e5fc:	ldr	x0, [x19, #288]
  40e600:	mov	x1, xzr
  40e604:	bl	401b08 <ferror@plt+0x568>
  40e608:	ldrb	w8, [x0]
  40e60c:	add	w20, w8, #0xc
  40e610:	b	40e664 <ferror@plt+0xd0c4>
  40e614:	ldr	x1, [x19, #16]
  40e618:	mov	w0, #0xe                   	// #14
  40e61c:	b	40e5a0 <ferror@plt+0xd000>
  40e620:	ldr	w23, [sp, #20]
  40e624:	b	40e690 <ferror@plt+0xd0f0>
  40e628:	ubfx	x8, x9, #1, #1
  40e62c:	ldr	w9, [sp, #32]
  40e630:	orn	w8, w8, w9
  40e634:	tbnz	w8, #0, 40e660 <ferror@plt+0xd0c0>
  40e638:	ldr	x0, [x19, #288]
  40e63c:	mov	x1, xzr
  40e640:	bl	401b08 <ferror@plt+0x568>
  40e644:	ldrb	w8, [x0]
  40e648:	mov	w20, #0x22                  	// #34
  40e64c:	bfxil	w20, w8, #0, #1
  40e650:	b	40e664 <ferror@plt+0xd0c4>
  40e654:	ldr	x1, [x19, #16]
  40e658:	mov	w0, #0x1d                  	// #29
  40e65c:	b	40e5a0 <ferror@plt+0xd000>
  40e660:	mov	w20, #0xff                  	// #255
  40e664:	sub	w8, w20, #0x22
  40e668:	and	w8, w8, #0xff
  40e66c:	cmp	w8, #0xb
  40e670:	b.hi	40e68c <ferror@plt+0xd0ec>  // b.pmore
  40e674:	ldr	x0, [x19, #288]
  40e678:	mov	w1, #0x1                   	// #1
  40e67c:	bl	40174c <ferror@plt+0x1ac>
  40e680:	ldr	x0, [x19, #288]
  40e684:	mov	w1, w20
  40e688:	bl	4018c4 <ferror@plt+0x324>
  40e68c:	ldr	x9, [sp, #24]
  40e690:	tbnz	w9, #1, 40e6b4 <ferror@plt+0xd114>
  40e694:	sub	w8, w20, #0x22
  40e698:	and	w8, w8, #0xff
  40e69c:	cmp	w8, #0xc
  40e6a0:	b.cc	40e6d0 <ferror@plt+0xd130>  // b.lo, b.ul, b.last
  40e6a4:	tbnz	w9, #5, 40e6d0 <ferror@plt+0xd130>
  40e6a8:	ldr	x0, [x19, #288]
  40e6ac:	mov	w1, #0x4a                  	// #74
  40e6b0:	b	40e6cc <ferror@plt+0xd12c>
  40e6b4:	cmp	w23, #0x24
  40e6b8:	b.eq	40e6c4 <ferror@plt+0xd124>  // b.none
  40e6bc:	eor	w8, w22, #0x1
  40e6c0:	cbz	w8, 40e6d0 <ferror@plt+0xd130>
  40e6c4:	ldr	x0, [x19, #288]
  40e6c8:	mov	w1, #0x3f                  	// #63
  40e6cc:	bl	4018c4 <ferror@plt+0x324>
  40e6d0:	cbz	w21, 40e6fc <ferror@plt+0xd15c>
  40e6d4:	mov	w8, #0x1                   	// #1
  40e6d8:	sub	x9, x29, #0x8
  40e6dc:	ldrb	w10, [x9, x8]
  40e6e0:	cmp	w8, w21
  40e6e4:	b.cs	40e6f4 <ferror@plt+0xd154>  // b.hs, b.nlast
  40e6e8:	cmp	w10, #0x22
  40e6ec:	add	x8, x8, #0x1
  40e6f0:	b.ne	40e6dc <ferror@plt+0xd13c>  // b.any
  40e6f4:	cmp	w10, #0x22
  40e6f8:	b.eq	40e718 <ferror@plt+0xd178>  // b.none
  40e6fc:	ldr	w8, [x19, #32]
  40e700:	cmp	w8, #0x22
  40e704:	b.ne	40e718 <ferror@plt+0xd178>  // b.any
  40e708:	mov	x0, x19
  40e70c:	bl	40238c <ferror@plt+0xdec>
  40e710:	cbz	w0, 40e6fc <ferror@plt+0xd15c>
  40e714:	b	40e5a4 <ferror@plt+0xd004>
  40e718:	mov	w0, wzr
  40e71c:	b	40e5a4 <ferror@plt+0xd004>
  40e720:	ldr	x1, [x19, #16]
  40e724:	mov	w0, #0x18                  	// #24
  40e728:	b	40e5a0 <ferror@plt+0xd000>
  40e72c:	mov	w0, #0x6                   	// #6
  40e730:	b	40e5a4 <ferror@plt+0xd004>
  40e734:	stp	x29, x30, [sp, #-16]!
  40e738:	adrp	x8, 414000 <ferror@plt+0x12a60>
  40e73c:	add	x8, x8, #0x15f
  40e740:	ldrb	w9, [x8, #4]
  40e744:	ldr	w2, [x8]
  40e748:	mov	x29, sp
  40e74c:	bfi	x2, x9, #32, #8
  40e750:	bl	40df10 <ferror@plt+0xc970>
  40e754:	ldp	x29, x30, [sp], #16
  40e758:	ret
  40e75c:	stp	x29, x30, [sp, #-32]!
  40e760:	str	x19, [sp, #16]
  40e764:	mov	x29, sp
  40e768:	add	x19, x0, #0x50
  40e76c:	strh	w1, [x29, #28]
  40e770:	mov	x0, x19
  40e774:	mov	x1, xzr
  40e778:	bl	401b08 <ferror@plt+0x568>
  40e77c:	ldrh	w8, [x0]
  40e780:	ldrh	w9, [x29, #28]
  40e784:	add	x1, x29, #0x1c
  40e788:	mov	x0, x19
  40e78c:	and	w8, w8, #0x1c
  40e790:	orr	w8, w8, w9
  40e794:	orr	w8, w8, #0x8
  40e798:	strh	w8, [x29, #28]
  40e79c:	bl	4018a8 <ferror@plt+0x308>
  40e7a0:	ldr	x19, [sp, #16]
  40e7a4:	ldp	x29, x30, [sp], #32
  40e7a8:	ret
  40e7ac:	stp	x29, x30, [sp, #-80]!
  40e7b0:	stp	x24, x23, [sp, #32]
  40e7b4:	stp	x22, x21, [sp, #48]
  40e7b8:	stp	x20, x19, [sp, #64]
  40e7bc:	ldrb	w8, [x0, #304]
  40e7c0:	mov	x19, x0
  40e7c4:	str	x25, [sp, #16]
  40e7c8:	mov	x29, sp
  40e7cc:	cbz	w8, 40e90c <ferror@plt+0xd36c>
  40e7d0:	mov	x0, x19
  40e7d4:	bl	40238c <ferror@plt+0xdec>
  40e7d8:	mov	w22, w0
  40e7dc:	cbnz	w0, 40e91c <ferror@plt+0xd37c>
  40e7e0:	ldr	w24, [x19, #32]
  40e7e4:	strb	wzr, [x19, #304]
  40e7e8:	cmp	w24, #0x2d
  40e7ec:	b.ne	40e8e0 <ferror@plt+0xd340>  // b.any
  40e7f0:	mov	w25, wzr
  40e7f4:	add	x20, x19, #0xf0
  40e7f8:	ldp	x2, x8, [x19, #40]
  40e7fc:	mov	x0, x20
  40e800:	sub	x1, x8, #0x1
  40e804:	bl	40194c <ferror@plt+0x3ac>
  40e808:	mov	x0, x19
  40e80c:	bl	40238c <ferror@plt+0xdec>
  40e810:	cbz	w0, 40e834 <ferror@plt+0xd294>
  40e814:	mov	w22, w0
  40e818:	mov	w8, wzr
  40e81c:	mov	w21, w0
  40e820:	tbz	w8, #0, 40e938 <ferror@plt+0xd398>
  40e824:	ldr	w8, [x19, #32]
  40e828:	cmp	w8, #0x2d
  40e82c:	b.eq	40e7f8 <ferror@plt+0xd258>  // b.none
  40e830:	b	40e8e8 <ferror@plt+0xd348>
  40e834:	ldr	w8, [x19, #32]
  40e838:	cmp	w8, #0x26
  40e83c:	b.ne	40e86c <ferror@plt+0xd2cc>  // b.any
  40e840:	mov	x0, x19
  40e844:	bl	40238c <ferror@plt+0xdec>
  40e848:	cbnz	w0, 40e814 <ferror@plt+0xd274>
  40e84c:	ldr	w8, [x19, #32]
  40e850:	cmp	w8, #0x28
  40e854:	b.ne	40e8c4 <ferror@plt+0xd324>  // b.any
  40e858:	mov	x0, x19
  40e85c:	bl	40238c <ferror@plt+0xdec>
  40e860:	cbnz	w0, 40e814 <ferror@plt+0xd274>
  40e864:	mov	w23, #0x1                   	// #1
  40e868:	b	40e870 <ferror@plt+0xd2d0>
  40e86c:	mov	w23, wzr
  40e870:	ldr	w8, [x19, #32]
  40e874:	cmp	w8, #0x27
  40e878:	cset	w25, eq  // eq = none
  40e87c:	b.ne	40e89c <ferror@plt+0xd2fc>  // b.any
  40e880:	mov	x0, x19
  40e884:	bl	40238c <ferror@plt+0xdec>
  40e888:	cbz	w0, 40e89c <ferror@plt+0xd2fc>
  40e88c:	mov	w22, w0
  40e890:	mov	w8, wzr
  40e894:	mov	w25, #0x1                   	// #1
  40e898:	b	40e81c <ferror@plt+0xd27c>
  40e89c:	ldp	x1, x0, [x19, #280]
  40e8a0:	ldr	x2, [x19, #240]
  40e8a4:	ldr	x4, [x19, #16]
  40e8a8:	mov	w3, w23
  40e8ac:	bl	40c3d0 <ferror@plt+0xae30>
  40e8b0:	cmp	w0, #0x0
  40e8b4:	mov	w22, w0
  40e8b8:	cset	w8, eq  // eq = none
  40e8bc:	csel	w21, w21, w0, eq  // eq = none
  40e8c0:	b	40e820 <ferror@plt+0xd280>
  40e8c4:	ldr	x1, [x19, #16]
  40e8c8:	mov	w0, #0x1c                  	// #28
  40e8cc:	bl	402628 <ferror@plt+0x1088>
  40e8d0:	mov	w21, w0
  40e8d4:	mov	w22, wzr
  40e8d8:	mov	w8, wzr
  40e8dc:	b	40e820 <ferror@plt+0xd280>
  40e8e0:	mov	w22, wzr
  40e8e4:	mov	w25, wzr
  40e8e8:	tbz	w25, #0, 40e8f8 <ferror@plt+0xd358>
  40e8ec:	ldr	x1, [x19, #16]
  40e8f0:	mov	w0, #0x1c                  	// #28
  40e8f4:	b	40e914 <ferror@plt+0xd374>
  40e8f8:	cmp	w24, #0x2d
  40e8fc:	b.ne	40e940 <ferror@plt+0xd3a0>  // b.any
  40e900:	mov	x0, x19
  40e904:	bl	40f544 <ferror@plt+0xdfa4>
  40e908:	tbnz	w0, #0, 40e91c <ferror@plt+0xd37c>
  40e90c:	ldr	x1, [x19, #16]
  40e910:	mov	w0, #0x18                  	// #24
  40e914:	bl	402628 <ferror@plt+0x1088>
  40e918:	mov	w22, w0
  40e91c:	mov	w0, w22
  40e920:	ldp	x20, x19, [sp, #64]
  40e924:	ldp	x22, x21, [sp, #48]
  40e928:	ldp	x24, x23, [sp, #32]
  40e92c:	ldr	x25, [sp, #16]
  40e930:	ldp	x29, x30, [sp], #80
  40e934:	ret
  40e938:	mov	w22, w21
  40e93c:	b	40e91c <ferror@plt+0xd37c>
  40e940:	ldr	x1, [x19, #16]
  40e944:	mov	w0, #0x1e                  	// #30
  40e948:	b	40e914 <ferror@plt+0xd374>
  40e94c:	stp	x29, x30, [sp, #-96]!
  40e950:	stp	x28, x27, [sp, #16]
  40e954:	stp	x26, x25, [sp, #32]
  40e958:	stp	x24, x23, [sp, #48]
  40e95c:	stp	x22, x21, [sp, #64]
  40e960:	stp	x20, x19, [sp, #80]
  40e964:	ldr	x8, [x0, #88]
  40e968:	mov	x20, x0
  40e96c:	mov	x29, sp
  40e970:	cmp	x8, #0x1
  40e974:	b.hi	40e98c <ferror@plt+0xd3ec>  // b.pmore
  40e978:	ldr	x1, [x20, #16]
  40e97c:	mov	w0, #0x18                  	// #24
  40e980:	bl	402628 <ferror@plt+0x1088>
  40e984:	mov	w19, w0
  40e988:	b	40ec88 <ferror@plt+0xd6e8>
  40e98c:	mov	w22, w1
  40e990:	tbz	w1, #0, 40e9b0 <ferror@plt+0xd410>
  40e994:	mov	x0, x20
  40e998:	bl	40238c <ferror@plt+0xdec>
  40e99c:	mov	w19, w0
  40e9a0:	cbnz	w0, 40ec88 <ferror@plt+0xd6e8>
  40e9a4:	mov	x0, x20
  40e9a8:	bl	40f544 <ferror@plt+0xdfa4>
  40e9ac:	tbz	w0, #0, 40e978 <ferror@plt+0xd3d8>
  40e9b0:	add	x21, x20, #0x50
  40e9b4:	mov	x0, x21
  40e9b8:	mov	x1, xzr
  40e9bc:	bl	401b08 <ferror@plt+0x568>
  40e9c0:	ldrb	w8, [x0]
  40e9c4:	mov	w28, wzr
  40e9c8:	mov	w19, wzr
  40e9cc:	add	x23, x20, #0xa0
  40e9d0:	and	w26, w8, #0x1
  40e9d4:	ldr	x27, [x20, #88]
  40e9d8:	tbnz	w22, #0, 40e9fc <ferror@plt+0xd45c>
  40e9dc:	tbz	w26, #0, 40e9fc <ferror@plt+0xd45c>
  40e9e0:	ldr	x1, [x20, #16]
  40e9e4:	mov	w0, #0x18                  	// #24
  40e9e8:	bl	402628 <ferror@plt+0x1088>
  40e9ec:	mov	w24, w0
  40e9f0:	mov	w8, wzr
  40e9f4:	cbnz	w8, 40ebe0 <ferror@plt+0xd640>
  40e9f8:	b	40ec84 <ferror@plt+0xd6e4>
  40e9fc:	mov	x0, x21
  40ea00:	mov	x1, xzr
  40ea04:	bl	401b08 <ferror@plt+0x568>
  40ea08:	ldrb	w8, [x0]
  40ea0c:	tbnz	w8, #5, 40ea64 <ferror@plt+0xd4c4>
  40ea10:	mov	x0, x21
  40ea14:	mov	x1, xzr
  40ea18:	bl	401b08 <ferror@plt+0x568>
  40ea1c:	ldrb	w8, [x0]
  40ea20:	tbnz	w8, #7, 40ea9c <ferror@plt+0xd4fc>
  40ea24:	mov	x0, x21
  40ea28:	mov	x1, xzr
  40ea2c:	bl	401b08 <ferror@plt+0x568>
  40ea30:	ldrb	w8, [x0]
  40ea34:	tbnz	w8, #1, 40eb6c <ferror@plt+0xd5cc>
  40ea38:	mov	x0, x21
  40ea3c:	mov	x1, xzr
  40ea40:	bl	401b08 <ferror@plt+0x568>
  40ea44:	ldrb	w8, [x0]
  40ea48:	tbz	w8, #0, 40eab0 <ferror@plt+0xd510>
  40ea4c:	mov	x0, x21
  40ea50:	mov	x1, xzr
  40ea54:	bl	401b08 <ferror@plt+0x568>
  40ea58:	ldrb	w8, [x0]
  40ea5c:	tbz	w8, #6, 40eaa4 <ferror@plt+0xd504>
  40ea60:	b	40eab0 <ferror@plt+0xd510>
  40ea64:	mov	x0, x23
  40ea68:	mov	x1, xzr
  40ea6c:	bl	401b08 <ferror@plt+0x568>
  40ea70:	ldr	x8, [x20, #288]
  40ea74:	mov	x25, x0
  40ea78:	mov	w1, #0x43                  	// #67
  40ea7c:	mov	x0, x8
  40ea80:	bl	4018c4 <ferror@plt+0x324>
  40ea84:	ldr	x0, [x20, #288]
  40ea88:	ldr	x1, [x25]
  40ea8c:	bl	4018e8 <ferror@plt+0x348>
  40ea90:	mov	w1, #0x1                   	// #1
  40ea94:	mov	x0, x23
  40ea98:	bl	40174c <ferror@plt+0x1ac>
  40ea9c:	mov	x0, x20
  40eaa0:	bl	40d7c0 <ferror@plt+0xc220>
  40eaa4:	mov	w1, #0x1                   	// #1
  40eaa8:	mov	x0, x21
  40eaac:	bl	40174c <ferror@plt+0x1ac>
  40eab0:	mov	x0, x21
  40eab4:	mov	x1, xzr
  40eab8:	bl	401b08 <ferror@plt+0x568>
  40eabc:	ldrb	w8, [x0]
  40eac0:	tbz	w8, #6, 40ebd0 <ferror@plt+0xd630>
  40eac4:	ldr	x8, [x20, #88]
  40eac8:	cmp	x27, x8
  40eacc:	b.eq	40eae4 <ferror@plt+0xd544>  // b.none
  40ead0:	mov	x0, x21
  40ead4:	mov	x1, xzr
  40ead8:	bl	401b08 <ferror@plt+0x568>
  40eadc:	ldrb	w8, [x0]
  40eae0:	tbnz	w8, #0, 40ebd0 <ferror@plt+0xd630>
  40eae4:	ldr	w8, [x20, #32]
  40eae8:	cmp	w8, #0x22
  40eaec:	b.ne	40eb0c <ferror@plt+0xd56c>  // b.any
  40eaf0:	mov	x0, x20
  40eaf4:	bl	40238c <ferror@plt+0xdec>
  40eaf8:	cbnz	w0, 40eb94 <ferror@plt+0xd5f4>
  40eafc:	ldr	w8, [x20, #32]
  40eb00:	cmp	w8, #0x22
  40eb04:	b.eq	40eaf0 <ferror@plt+0xd550>  // b.none
  40eb08:	mov	w19, wzr
  40eb0c:	mov	w1, #0x1                   	// #1
  40eb10:	mov	x0, x21
  40eb14:	bl	40174c <ferror@plt+0x1ac>
  40eb18:	adrp	x8, 428000 <ferror@plt+0x26a60>
  40eb1c:	ldr	x8, [x8, #584]
  40eb20:	ldrb	w8, [x8, #1138]
  40eb24:	tbnz	w8, #2, 40eb60 <ferror@plt+0xd5c0>
  40eb28:	mov	x0, x21
  40eb2c:	mov	x1, xzr
  40eb30:	bl	401b08 <ferror@plt+0x568>
  40eb34:	ldrh	w8, [x0]
  40eb38:	orr	w8, w8, #0x100
  40eb3c:	strh	w8, [x0]
  40eb40:	ldr	w8, [x20, #32]
  40eb44:	cmp	w8, #0x46
  40eb48:	b.ne	40eba8 <ferror@plt+0xd608>  // b.any
  40eb4c:	mov	x0, x20
  40eb50:	bl	40ed8c <ferror@plt+0xd7ec>
  40eb54:	mov	w19, w0
  40eb58:	mov	w28, #0x1                   	// #1
  40eb5c:	b	40ebd0 <ferror@plt+0xd630>
  40eb60:	mov	x0, x20
  40eb64:	bl	40d784 <ferror@plt+0xc1e4>
  40eb68:	b	40ebd0 <ferror@plt+0xd630>
  40eb6c:	ldr	x0, [x20, #288]
  40eb70:	ldrb	w8, [x0, #216]
  40eb74:	cmp	w8, #0x0
  40eb78:	mov	w8, #0x47                  	// #71
  40eb7c:	cinc	w1, w8, ne  // ne = any
  40eb80:	bl	4018c4 <ferror@plt+0x324>
  40eb84:	mov	x0, x20
  40eb88:	mov	x1, xzr
  40eb8c:	bl	4038fc <ferror@plt+0x235c>
  40eb90:	b	40eaa4 <ferror@plt+0xd504>
  40eb94:	mov	w19, w0
  40eb98:	mov	w8, wzr
  40eb9c:	mov	w24, w0
  40eba0:	cbnz	w8, 40ebe0 <ferror@plt+0xd640>
  40eba4:	b	40ec84 <ferror@plt+0xd6e4>
  40eba8:	tbnz	w26, #0, 40ebcc <ferror@plt+0xd62c>
  40ebac:	mov	x0, x21
  40ebb0:	mov	x1, xzr
  40ebb4:	bl	401b08 <ferror@plt+0x568>
  40ebb8:	ldrb	w8, [x0, #1]
  40ebbc:	bic	w8, w8, w22
  40ebc0:	tbnz	w8, #0, 40ebcc <ferror@plt+0xd62c>
  40ebc4:	mov	x0, x20
  40ebc8:	bl	40d784 <ferror@plt+0xc1e4>
  40ebcc:	mov	w28, wzr
  40ebd0:	eor	w8, w26, #0x1
  40ebd4:	and	w22, w22, w8
  40ebd8:	mov	w8, #0x1                   	// #1
  40ebdc:	cbz	w8, 40ec84 <ferror@plt+0xd6e4>
  40ebe0:	ldr	x8, [x20, #88]
  40ebe4:	cmp	x8, #0x2
  40ebe8:	cset	w8, cc  // cc = lo, ul, last
  40ebec:	orr	w8, w28, w8
  40ebf0:	tbnz	w8, #0, 40ec24 <ferror@plt+0xd684>
  40ebf4:	mov	x0, x21
  40ebf8:	mov	x1, xzr
  40ebfc:	bl	401b08 <ferror@plt+0x568>
  40ec00:	ldrb	w8, [x0, #1]
  40ec04:	bic	w8, w8, w22
  40ec08:	tbnz	w8, #0, 40ec24 <ferror@plt+0xd684>
  40ec0c:	mov	x0, x21
  40ec10:	mov	x1, xzr
  40ec14:	bl	401b08 <ferror@plt+0x568>
  40ec18:	ldrh	w8, [x0]
  40ec1c:	and	w26, w8, #0x1
  40ec20:	tbz	w8, #0, 40e9d4 <ferror@plt+0xd434>
  40ec24:	cbz	w19, 40ec6c <ferror@plt+0xd6cc>
  40ec28:	tbz	w22, #0, 40ec88 <ferror@plt+0xd6e8>
  40ec2c:	mov	x0, x21
  40ec30:	mov	x1, xzr
  40ec34:	bl	401b08 <ferror@plt+0x568>
  40ec38:	ldrb	w8, [x0]
  40ec3c:	tbz	w8, #0, 40ec88 <ferror@plt+0xd6e8>
  40ec40:	mov	x0, x21
  40ec44:	mov	x1, xzr
  40ec48:	bl	401b08 <ferror@plt+0x568>
  40ec4c:	ldrh	w8, [x0]
  40ec50:	mov	w9, #0x1e2                 	// #482
  40ec54:	tst	w8, w9
  40ec58:	b.ne	40ec88 <ferror@plt+0xd6e8>  // b.any
  40ec5c:	mov	w1, #0x1                   	// #1
  40ec60:	mov	x0, x21
  40ec64:	bl	40174c <ferror@plt+0x1ac>
  40ec68:	b	40ec88 <ferror@plt+0xd6e8>
  40ec6c:	ldr	x8, [x20, #88]
  40ec70:	cmp	x8, #0x1
  40ec74:	b.ne	40ec28 <ferror@plt+0xd688>  // b.any
  40ec78:	eor	w8, w22, #0x1
  40ec7c:	tbz	w8, #0, 40e978 <ferror@plt+0xd3d8>
  40ec80:	b	40ec28 <ferror@plt+0xd688>
  40ec84:	mov	w19, w24
  40ec88:	mov	w0, w19
  40ec8c:	ldp	x20, x19, [sp, #80]
  40ec90:	ldp	x22, x21, [sp, #64]
  40ec94:	ldp	x24, x23, [sp, #48]
  40ec98:	ldp	x26, x25, [sp, #32]
  40ec9c:	ldp	x28, x27, [sp, #16]
  40eca0:	ldp	x29, x30, [sp], #96
  40eca4:	ret
  40eca8:	stp	x29, x30, [sp, #-48]!
  40ecac:	stp	x20, x19, [sp, #32]
  40ecb0:	add	x20, x0, #0x50
  40ecb4:	stp	x22, x21, [sp, #16]
  40ecb8:	mov	w21, w1
  40ecbc:	mov	x19, x0
  40ecc0:	mov	x0, x20
  40ecc4:	mov	x1, xzr
  40ecc8:	mov	x29, sp
  40eccc:	bl	401b08 <ferror@plt+0x568>
  40ecd0:	ldrh	w8, [x0]
  40ecd4:	and	w9, w8, #0xfffffff7
  40ecd8:	strh	w9, [x0]
  40ecdc:	tbnz	w8, #1, 40ed24 <ferror@plt+0xd784>
  40ece0:	ldr	x22, [x19, #88]
  40ece4:	mov	x0, x19
  40ece8:	bl	40db80 <ferror@plt+0xc5e0>
  40ecec:	cbnz	w0, 40ed7c <ferror@plt+0xd7dc>
  40ecf0:	tbnz	w21, #0, 40ed7c <ferror@plt+0xd7dc>
  40ecf4:	mov	x0, x20
  40ecf8:	mov	x1, xzr
  40ecfc:	bl	401b08 <ferror@plt+0x568>
  40ed00:	ldrb	w8, [x0]
  40ed04:	tbnz	w8, #3, 40ed68 <ferror@plt+0xd7c8>
  40ed08:	ldr	x8, [x19, #88]
  40ed0c:	cmp	x22, x8
  40ed10:	b.hi	40ed68 <ferror@plt+0xd7c8>  // b.pmore
  40ed14:	mov	x0, x19
  40ed18:	mov	w1, wzr
  40ed1c:	bl	40e94c <ferror@plt+0xd3ac>
  40ed20:	b	40ed7c <ferror@plt+0xd7dc>
  40ed24:	tbz	w21, #0, 40ed70 <ferror@plt+0xd7d0>
  40ed28:	ldr	w8, [x19, #32]
  40ed2c:	cmp	w8, #0x2f
  40ed30:	cset	w8, ne  // ne = any
  40ed34:	strb	w8, [x19, #304]
  40ed38:	b.ne	40ed50 <ferror@plt+0xd7b0>  // b.any
  40ed3c:	mov	w8, #0x1                   	// #1
  40ed40:	mov	x0, x19
  40ed44:	strb	w8, [x19, #304]
  40ed48:	bl	40e7ac <ferror@plt+0xd20c>
  40ed4c:	cbnz	w0, 40ed7c <ferror@plt+0xd7dc>
  40ed50:	ldr	w8, [x19, #32]
  40ed54:	cmp	w8, #0x22
  40ed58:	b.ne	40ed68 <ferror@plt+0xd7c8>  // b.any
  40ed5c:	mov	x0, x19
  40ed60:	bl	40238c <ferror@plt+0xdec>
  40ed64:	b	40ed7c <ferror@plt+0xd7dc>
  40ed68:	mov	w0, wzr
  40ed6c:	b	40ed7c <ferror@plt+0xd7dc>
  40ed70:	ldr	x1, [x19, #16]
  40ed74:	mov	w0, #0x18                  	// #24
  40ed78:	bl	402628 <ferror@plt+0x1088>
  40ed7c:	ldp	x20, x19, [sp, #32]
  40ed80:	ldp	x22, x21, [sp, #16]
  40ed84:	ldp	x29, x30, [sp], #48
  40ed88:	ret
  40ed8c:	stp	x29, x30, [sp, #-32]!
  40ed90:	stp	x20, x19, [sp, #16]
  40ed94:	ldr	x8, [x0, #288]
  40ed98:	mov	x19, x0
  40ed9c:	add	x0, x0, #0x50
  40eda0:	mov	x1, xzr
  40eda4:	ldr	x20, [x8, #48]
  40eda8:	mov	x29, sp
  40edac:	bl	401b08 <ferror@plt+0x568>
  40edb0:	ldrb	w8, [x0, #1]
  40edb4:	tbnz	w8, #0, 40edc8 <ferror@plt+0xd828>
  40edb8:	ldr	x1, [x19, #16]
  40edbc:	mov	w0, #0x18                  	// #24
  40edc0:	bl	402628 <ferror@plt+0x1088>
  40edc4:	b	40ee0c <ferror@plt+0xd86c>
  40edc8:	ldr	x0, [x19, #288]
  40edcc:	mov	w1, #0x43                  	// #67
  40edd0:	bl	4018c4 <ferror@plt+0x324>
  40edd4:	ldr	x0, [x19, #288]
  40edd8:	mov	x1, x20
  40eddc:	bl	4018e8 <ferror@plt+0x348>
  40ede0:	mov	x0, x19
  40ede4:	bl	40d784 <ferror@plt+0xc1e4>
  40ede8:	mov	x0, x19
  40edec:	mov	x1, x20
  40edf0:	mov	w2, wzr
  40edf4:	bl	40f658 <ferror@plt+0xe0b8>
  40edf8:	mov	w1, #0x80                  	// #128
  40edfc:	mov	x0, x19
  40ee00:	bl	40e75c <ferror@plt+0xd1bc>
  40ee04:	mov	x0, x19
  40ee08:	bl	40238c <ferror@plt+0xdec>
  40ee0c:	ldp	x20, x19, [sp, #16]
  40ee10:	ldp	x29, x30, [sp], #32
  40ee14:	ret
  40ee18:	stp	x29, x30, [sp, #-32]!
  40ee1c:	stp	x20, x19, [sp, #16]
  40ee20:	ldr	x8, [x0, #40]
  40ee24:	mov	w20, w1
  40ee28:	mov	w2, #0x41                  	// #65
  40ee2c:	mov	x29, sp
  40ee30:	mov	x1, x8
  40ee34:	mov	x19, x0
  40ee38:	bl	403964 <ferror@plt+0x23c4>
  40ee3c:	ldr	x0, [x19, #288]
  40ee40:	mov	w1, w20
  40ee44:	bl	4018c4 <ferror@plt+0x324>
  40ee48:	mov	x0, x19
  40ee4c:	bl	40238c <ferror@plt+0xdec>
  40ee50:	ldp	x20, x19, [sp, #16]
  40ee54:	ldp	x29, x30, [sp], #32
  40ee58:	ret
  40ee5c:	stp	x29, x30, [sp, #-48]!
  40ee60:	stp	x20, x19, [sp, #32]
  40ee64:	mov	w20, w1
  40ee68:	mov	x19, x0
  40ee6c:	add	x0, x0, #0x50
  40ee70:	mov	x1, xzr
  40ee74:	str	x21, [sp, #16]
  40ee78:	mov	x29, sp
  40ee7c:	bl	401b08 <ferror@plt+0x568>
  40ee80:	ldrb	w8, [x0]
  40ee84:	tbnz	w8, #4, 40ee98 <ferror@plt+0xd8f8>
  40ee88:	ldr	x1, [x19, #16]
  40ee8c:	mov	w0, #0x18                  	// #24
  40ee90:	bl	402628 <ferror@plt+0x1088>
  40ee94:	b	40eefc <ferror@plt+0xd95c>
  40ee98:	cmp	w20, #0x30
  40ee9c:	b.ne	40eecc <ferror@plt+0xd92c>  // b.any
  40eea0:	ldr	x8, [x19, #128]
  40eea4:	cbz	x8, 40ee88 <ferror@plt+0xd8e8>
  40eea8:	add	x20, x19, #0x78
  40eeac:	sub	x21, x8, #0x1
  40eeb0:	mov	x0, x20
  40eeb4:	mov	x1, x21
  40eeb8:	bl	401aa8 <ferror@plt+0x508>
  40eebc:	ldr	x8, [x0]
  40eec0:	cbz	x8, 40ef0c <ferror@plt+0xd96c>
  40eec4:	add	x0, x0, #0x8
  40eec8:	b	40eed8 <ferror@plt+0xd938>
  40eecc:	add	x0, x19, #0xa0
  40eed0:	mov	x1, xzr
  40eed4:	bl	401b08 <ferror@plt+0x568>
  40eed8:	ldr	x20, [x0]
  40eedc:	ldr	x0, [x19, #288]
  40eee0:	mov	w1, #0x43                  	// #67
  40eee4:	bl	4018c4 <ferror@plt+0x324>
  40eee8:	ldr	x0, [x19, #288]
  40eeec:	mov	x1, x20
  40eef0:	bl	4018e8 <ferror@plt+0x348>
  40eef4:	mov	x0, x19
  40eef8:	bl	40238c <ferror@plt+0xdec>
  40eefc:	ldp	x20, x19, [sp, #32]
  40ef00:	ldr	x21, [sp, #16]
  40ef04:	ldp	x29, x30, [sp], #48
  40ef08:	ret
  40ef0c:	ldr	x8, [x19, #128]
  40ef10:	cmp	x21, x8
  40ef14:	b.cs	40eec4 <ferror@plt+0xd924>  // b.hs, b.nlast
  40ef18:	mov	x0, x20
  40ef1c:	mov	x1, x21
  40ef20:	bl	401aa8 <ferror@plt+0x508>
  40ef24:	ldr	x8, [x0]
  40ef28:	cbnz	x8, 40eec4 <ferror@plt+0xd924>
  40ef2c:	ldr	x8, [x19, #128]
  40ef30:	sub	x21, x21, #0x1
  40ef34:	cmp	x21, x8
  40ef38:	b.cc	40ef18 <ferror@plt+0xd978>  // b.lo, b.ul, b.last
  40ef3c:	b	40eec4 <ferror@plt+0xd924>
  40ef40:	stp	x29, x30, [sp, #-64]!
  40ef44:	str	x23, [sp, #16]
  40ef48:	stp	x22, x21, [sp, #32]
  40ef4c:	stp	x20, x19, [sp, #48]
  40ef50:	mov	x29, sp
  40ef54:	mov	x19, x0
  40ef58:	bl	40238c <ferror@plt+0xdec>
  40ef5c:	cbnz	w0, 40f168 <ferror@plt+0xdbc8>
  40ef60:	ldr	w8, [x19, #32]
  40ef64:	cmp	w8, #0x24
  40ef68:	b.ne	40f15c <ferror@plt+0xdbbc>  // b.any
  40ef6c:	mov	x0, x19
  40ef70:	bl	40238c <ferror@plt+0xdec>
  40ef74:	cbnz	w0, 40f168 <ferror@plt+0xdbc8>
  40ef78:	ldr	w8, [x19, #32]
  40ef7c:	cmp	w8, #0x2a
  40ef80:	b.ne	40ef98 <ferror@plt+0xd9f8>  // b.any
  40ef84:	ldr	x1, [x19, #16]
  40ef88:	mov	w0, #0x2b                  	// #43
  40ef8c:	bl	402628 <ferror@plt+0x1088>
  40ef90:	cbnz	w0, 40f168 <ferror@plt+0xdbc8>
  40ef94:	b	40efbc <ferror@plt+0xda1c>
  40ef98:	adrp	x8, 414000 <ferror@plt+0x12a60>
  40ef9c:	add	x8, x8, #0x15a
  40efa0:	ldrb	w9, [x8, #4]
  40efa4:	ldr	w2, [x8]
  40efa8:	mov	x0, x19
  40efac:	mov	w1, wzr
  40efb0:	bfi	x2, x9, #32, #8
  40efb4:	bl	40df10 <ferror@plt+0xc970>
  40efb8:	cbnz	w0, 40f168 <ferror@plt+0xdbc8>
  40efbc:	ldr	w8, [x19, #32]
  40efc0:	cmp	w8, #0x2a
  40efc4:	b.ne	40f15c <ferror@plt+0xdbbc>  // b.any
  40efc8:	mov	x0, x19
  40efcc:	bl	40238c <ferror@plt+0xdec>
  40efd0:	cbnz	w0, 40f168 <ferror@plt+0xdbc8>
  40efd4:	ldr	x8, [x19, #288]
  40efd8:	mov	x0, x19
  40efdc:	ldr	x1, [x8, #8]
  40efe0:	ldr	x20, [x8, #48]
  40efe4:	bl	40f6a0 <ferror@plt+0xe100>
  40efe8:	ldr	w8, [x19, #32]
  40efec:	cmp	w8, #0x2a
  40eff0:	b.ne	40f030 <ferror@plt+0xda90>  // b.any
  40eff4:	adrp	x8, 414000 <ferror@plt+0x12a60>
  40eff8:	ldr	x21, [x8, #272]
  40effc:	add	x22, x19, #0x28
  40f000:	mov	x0, x21
  40f004:	bl	401270 <strlen@plt>
  40f008:	mov	x1, x0
  40f00c:	mov	x0, x22
  40f010:	mov	x2, x21
  40f014:	bl	40194c <ferror@plt+0x3ac>
  40f018:	mov	x0, x19
  40f01c:	bl	403a88 <ferror@plt+0x24e8>
  40f020:	ldr	x1, [x19, #16]
  40f024:	mov	w0, #0x2b                  	// #43
  40f028:	bl	402628 <ferror@plt+0x1088>
  40f02c:	b	40f050 <ferror@plt+0xdab0>
  40f030:	adrp	x8, 414000 <ferror@plt+0x12a60>
  40f034:	add	x8, x8, #0x15a
  40f038:	ldrb	w9, [x8, #4]
  40f03c:	ldr	w2, [x8]
  40f040:	mov	w1, #0x21                  	// #33
  40f044:	mov	x0, x19
  40f048:	bfi	x2, x9, #32, #8
  40f04c:	bl	40df10 <ferror@plt+0xc970>
  40f050:	cbnz	w0, 40f168 <ferror@plt+0xdbc8>
  40f054:	ldr	w8, [x19, #32]
  40f058:	cmp	w8, #0x2a
  40f05c:	b.ne	40f15c <ferror@plt+0xdbbc>  // b.any
  40f060:	mov	x0, x19
  40f064:	bl	40238c <ferror@plt+0xdec>
  40f068:	cbnz	w0, 40f168 <ferror@plt+0xdbc8>
  40f06c:	ldr	x0, [x19, #288]
  40f070:	mov	w1, #0x44                  	// #68
  40f074:	add	x22, x20, #0x1
  40f078:	add	x23, x20, #0x2
  40f07c:	add	x21, x20, #0x3
  40f080:	bl	4018c4 <ferror@plt+0x324>
  40f084:	ldr	x0, [x19, #288]
  40f088:	mov	x1, x21
  40f08c:	bl	4018e8 <ferror@plt+0x348>
  40f090:	ldr	x0, [x19, #288]
  40f094:	mov	w1, #0x43                  	// #67
  40f098:	bl	4018c4 <ferror@plt+0x324>
  40f09c:	ldr	x0, [x19, #288]
  40f0a0:	mov	x1, x23
  40f0a4:	bl	4018e8 <ferror@plt+0x348>
  40f0a8:	mov	x0, x19
  40f0ac:	mov	x1, x22
  40f0b0:	bl	40f6cc <ferror@plt+0xe12c>
  40f0b4:	ldr	w8, [x19, #32]
  40f0b8:	cmp	w8, #0x25
  40f0bc:	b.ne	40f0d0 <ferror@plt+0xdb30>  // b.any
  40f0c0:	ldr	x1, [x19, #16]
  40f0c4:	mov	w0, #0x2b                  	// #43
  40f0c8:	bl	402628 <ferror@plt+0x1088>
  40f0cc:	b	40f0f0 <ferror@plt+0xdb50>
  40f0d0:	adrp	x8, 414000 <ferror@plt+0x12a60>
  40f0d4:	add	x8, x8, #0x150
  40f0d8:	ldrb	w9, [x8, #4]
  40f0dc:	ldr	w2, [x8]
  40f0e0:	mov	x0, x19
  40f0e4:	mov	w1, wzr
  40f0e8:	bfi	x2, x9, #32, #8
  40f0ec:	bl	40df10 <ferror@plt+0xc970>
  40f0f0:	cbnz	w0, 40f168 <ferror@plt+0xdbc8>
  40f0f4:	ldr	w8, [x19, #32]
  40f0f8:	cmp	w8, #0x25
  40f0fc:	b.ne	40f15c <ferror@plt+0xdbbc>  // b.any
  40f100:	ldr	x0, [x19, #288]
  40f104:	mov	w1, #0x43                  	// #67
  40f108:	bl	4018c4 <ferror@plt+0x324>
  40f10c:	ldr	x0, [x19, #288]
  40f110:	mov	x1, x20
  40f114:	bl	4018e8 <ferror@plt+0x348>
  40f118:	ldr	x8, [x19, #288]
  40f11c:	mov	x0, x19
  40f120:	ldr	x1, [x8, #8]
  40f124:	bl	40f6a0 <ferror@plt+0xe100>
  40f128:	mov	w2, #0x1                   	// #1
  40f12c:	mov	x0, x19
  40f130:	mov	x1, x21
  40f134:	bl	40f658 <ferror@plt+0xe0b8>
  40f138:	mov	x0, x19
  40f13c:	bl	40238c <ferror@plt+0xdec>
  40f140:	mov	w20, w0
  40f144:	cbnz	w0, 40f154 <ferror@plt+0xdbb4>
  40f148:	mov	w1, #0x30                  	// #48
  40f14c:	mov	x0, x19
  40f150:	bl	40e75c <ferror@plt+0xd1bc>
  40f154:	mov	w0, w20
  40f158:	b	40f168 <ferror@plt+0xdbc8>
  40f15c:	ldr	x1, [x19, #16]
  40f160:	mov	w0, #0x18                  	// #24
  40f164:	bl	402628 <ferror@plt+0x1088>
  40f168:	ldp	x20, x19, [sp, #48]
  40f16c:	ldp	x22, x21, [sp, #32]
  40f170:	ldr	x23, [sp, #16]
  40f174:	ldp	x29, x30, [sp], #64
  40f178:	ret
  40f17c:	stp	x29, x30, [sp, #-32]!
  40f180:	stp	x20, x19, [sp, #16]
  40f184:	mov	x29, sp
  40f188:	mov	x19, x0
  40f18c:	bl	40238c <ferror@plt+0xdec>
  40f190:	cbnz	w0, 40f234 <ferror@plt+0xdc94>
  40f194:	ldr	w8, [x19, #32]
  40f198:	cmp	w8, #0x24
  40f19c:	b.ne	40f228 <ferror@plt+0xdc88>  // b.any
  40f1a0:	mov	x0, x19
  40f1a4:	bl	40238c <ferror@plt+0xdec>
  40f1a8:	cbnz	w0, 40f234 <ferror@plt+0xdc94>
  40f1ac:	adrp	x8, 414000 <ferror@plt+0x12a60>
  40f1b0:	add	x8, x8, #0x150
  40f1b4:	ldrb	w9, [x8, #4]
  40f1b8:	ldr	w2, [x8]
  40f1bc:	mov	w1, #0x21                  	// #33
  40f1c0:	mov	x0, x19
  40f1c4:	bfi	x2, x9, #32, #8
  40f1c8:	bl	40df10 <ferror@plt+0xc970>
  40f1cc:	cbnz	w0, 40f234 <ferror@plt+0xdc94>
  40f1d0:	ldr	w8, [x19, #32]
  40f1d4:	cmp	w8, #0x25
  40f1d8:	b.ne	40f228 <ferror@plt+0xdc88>  // b.any
  40f1dc:	mov	x0, x19
  40f1e0:	bl	40238c <ferror@plt+0xdec>
  40f1e4:	cbnz	w0, 40f234 <ferror@plt+0xdc94>
  40f1e8:	ldr	x0, [x19, #288]
  40f1ec:	mov	w1, #0x44                  	// #68
  40f1f0:	bl	4018c4 <ferror@plt+0x324>
  40f1f4:	ldr	x0, [x19, #288]
  40f1f8:	ldr	x20, [x0, #48]
  40f1fc:	mov	x1, x20
  40f200:	bl	4018e8 <ferror@plt+0x348>
  40f204:	mov	x0, x19
  40f208:	mov	x1, x20
  40f20c:	mov	w2, wzr
  40f210:	bl	40f658 <ferror@plt+0xe0b8>
  40f214:	mov	w1, #0x40                  	// #64
  40f218:	mov	x0, x19
  40f21c:	bl	40e75c <ferror@plt+0xd1bc>
  40f220:	mov	w0, wzr
  40f224:	b	40f234 <ferror@plt+0xdc94>
  40f228:	ldr	x1, [x19, #16]
  40f22c:	mov	w0, #0x18                  	// #24
  40f230:	bl	402628 <ferror@plt+0x1088>
  40f234:	ldp	x20, x19, [sp, #16]
  40f238:	ldp	x29, x30, [sp], #32
  40f23c:	ret
  40f240:	stp	x29, x30, [sp, #-64]!
  40f244:	str	x23, [sp, #16]
  40f248:	stp	x22, x21, [sp, #32]
  40f24c:	stp	x20, x19, [sp, #48]
  40f250:	mov	x29, sp
  40f254:	mov	x19, x0
  40f258:	bl	40238c <ferror@plt+0xdec>
  40f25c:	cbnz	w0, 40f320 <ferror@plt+0xdd80>
  40f260:	ldr	w23, [x19, #32]
  40f264:	mov	x0, x19
  40f268:	bl	40f544 <ferror@plt+0xdfa4>
  40f26c:	tbz	w0, #0, 40f27c <ferror@plt+0xdcdc>
  40f270:	ldr	x1, [x19, #16]
  40f274:	mov	w0, #0x1b                  	// #27
  40f278:	b	40f31c <ferror@plt+0xdd7c>
  40f27c:	adrp	x8, 414000 <ferror@plt+0x12a60>
  40f280:	add	x8, x8, #0x14b
  40f284:	ldrb	w9, [x8, #4]
  40f288:	ldr	w21, [x8]
  40f28c:	bfi	x21, x9, #32, #8
  40f290:	cmp	w23, #0x2c
  40f294:	b.ne	40f2a8 <ferror@plt+0xdd08>  // b.any
  40f298:	mov	w1, #0x40                  	// #64
  40f29c:	mov	x0, x19
  40f2a0:	bl	40ee18 <ferror@plt+0xd878>
  40f2a4:	b	40f2d4 <ferror@plt+0xdd34>
  40f2a8:	and	x8, x20, #0xffffff0000000000
  40f2ac:	orr	x20, x8, x21
  40f2b0:	mov	w1, #0x20                  	// #32
  40f2b4:	mov	x0, x19
  40f2b8:	mov	x2, x20
  40f2bc:	bl	40df10 <ferror@plt+0xc970>
  40f2c0:	cbnz	w0, 40f2d4 <ferror@plt+0xdd34>
  40f2c4:	ldr	x0, [x19, #288]
  40f2c8:	mov	w1, #0x40                  	// #64
  40f2cc:	bl	4018c4 <ferror@plt+0x324>
  40f2d0:	mov	w0, wzr
  40f2d4:	cbnz	w0, 40f320 <ferror@plt+0xdd80>
  40f2d8:	ldr	w22, [x19, #32]
  40f2dc:	mov	x0, x19
  40f2e0:	cmp	w22, #0x27
  40f2e4:	b.ne	40f2fc <ferror@plt+0xdd5c>  // b.any
  40f2e8:	bl	40238c <ferror@plt+0xdec>
  40f2ec:	ldr	w23, [x19, #32]
  40f2f0:	cbz	w0, 40f290 <ferror@plt+0xdcf0>
  40f2f4:	cbz	w0, 40f30c <ferror@plt+0xdd6c>
  40f2f8:	b	40f320 <ferror@plt+0xdd80>
  40f2fc:	bl	40f544 <ferror@plt+0xdfa4>
  40f300:	tbz	w0, #0, 40f314 <ferror@plt+0xdd74>
  40f304:	mov	w0, wzr
  40f308:	cbnz	w0, 40f320 <ferror@plt+0xdd80>
  40f30c:	cmp	w22, #0x27
  40f310:	b.ne	40f320 <ferror@plt+0xdd80>  // b.any
  40f314:	ldr	x1, [x19, #16]
  40f318:	mov	w0, #0x18                  	// #24
  40f31c:	bl	402628 <ferror@plt+0x1088>
  40f320:	ldp	x20, x19, [sp, #48]
  40f324:	ldp	x22, x21, [sp, #32]
  40f328:	ldr	x23, [sp, #16]
  40f32c:	ldp	x29, x30, [sp], #64
  40f330:	ret
  40f334:	stp	x29, x30, [sp, #-48]!
  40f338:	stp	x20, x19, [sp, #32]
  40f33c:	mov	x19, x0
  40f340:	add	x0, x0, #0x50
  40f344:	mov	x1, xzr
  40f348:	stp	x22, x21, [sp, #16]
  40f34c:	mov	x29, sp
  40f350:	bl	401b08 <ferror@plt+0x568>
  40f354:	ldrb	w8, [x0]
  40f358:	tbnz	w8, #2, 40f370 <ferror@plt+0xddd0>
  40f35c:	ldr	x1, [x19, #16]
  40f360:	mov	w0, #0x18                  	// #24
  40f364:	bl	402628 <ferror@plt+0x1088>
  40f368:	mov	w20, w0
  40f36c:	b	40f458 <ferror@plt+0xdeb8>
  40f370:	ldr	x8, [x19, #288]
  40f374:	mov	x0, x19
  40f378:	ldrb	w8, [x8, #216]
  40f37c:	cmp	w8, #0x0
  40f380:	mov	w8, #0x47                  	// #71
  40f384:	cinc	w21, w8, ne  // ne = any
  40f388:	bl	40238c <ferror@plt+0xdec>
  40f38c:	mov	w20, w0
  40f390:	cbnz	w0, 40f458 <ferror@plt+0xdeb8>
  40f394:	ldr	w22, [x19, #32]
  40f398:	mov	x0, x19
  40f39c:	bl	40f544 <ferror@plt+0xdfa4>
  40f3a0:	tbz	w0, #0, 40f3b8 <ferror@plt+0xde18>
  40f3a4:	ldr	x0, [x19, #288]
  40f3a8:	mov	w1, w21
  40f3ac:	bl	4018c4 <ferror@plt+0x324>
  40f3b0:	mov	w20, wzr
  40f3b4:	b	40f458 <ferror@plt+0xdeb8>
  40f3b8:	adrp	x8, 414000 <ferror@plt+0x12a60>
  40f3bc:	add	x8, x8, #0x141
  40f3c0:	ldrb	w9, [x8, #4]
  40f3c4:	ldr	w2, [x8]
  40f3c8:	mov	w1, #0x20                  	// #32
  40f3cc:	mov	x0, x19
  40f3d0:	bfi	x2, x9, #32, #8
  40f3d4:	bl	40df48 <ferror@plt+0xc9a8>
  40f3d8:	mov	w20, w0
  40f3dc:	cbz	w0, 40f404 <ferror@plt+0xde64>
  40f3e0:	cmp	w20, #0x6
  40f3e4:	b.ne	40f458 <ferror@plt+0xdeb8>  // b.any
  40f3e8:	ldr	x0, [x19, #288]
  40f3ec:	mov	w1, w21
  40f3f0:	bl	4018c4 <ferror@plt+0x324>
  40f3f4:	mov	x0, x19
  40f3f8:	bl	40238c <ferror@plt+0xdec>
  40f3fc:	mov	w20, w0
  40f400:	cbnz	w0, 40f458 <ferror@plt+0xdeb8>
  40f404:	cmp	w22, #0x24
  40f408:	b.ne	40f438 <ferror@plt+0xde98>  // b.any
  40f40c:	ldr	w8, [x19, #36]
  40f410:	cmp	w8, #0x25
  40f414:	b.ne	40f438 <ferror@plt+0xde98>  // b.any
  40f418:	ldr	x8, [x19, #288]
  40f41c:	ldrb	w9, [x8, #216]
  40f420:	cbz	w9, 40f44c <ferror@plt+0xdeac>
  40f424:	ldr	x1, [x19, #16]
  40f428:	ldr	x2, [x8, #208]
  40f42c:	mov	w0, #0x21                  	// #33
  40f430:	bl	402628 <ferror@plt+0x1088>
  40f434:	b	40f368 <ferror@plt+0xddc8>
  40f438:	ldr	x1, [x19, #16]
  40f43c:	mov	w0, #0x27                  	// #39
  40f440:	bl	402628 <ferror@plt+0x1088>
  40f444:	mov	w20, w0
  40f448:	cbnz	w0, 40f458 <ferror@plt+0xdeb8>
  40f44c:	ldr	x0, [x19, #288]
  40f450:	mov	w1, #0x46                  	// #70
  40f454:	bl	4018c4 <ferror@plt+0x324>
  40f458:	mov	w0, w20
  40f45c:	ldp	x20, x19, [sp, #32]
  40f460:	ldp	x22, x21, [sp, #16]
  40f464:	ldp	x29, x30, [sp], #48
  40f468:	ret
  40f46c:	stp	x29, x30, [sp, #-32]!
  40f470:	stp	x20, x19, [sp, #16]
  40f474:	mov	x29, sp
  40f478:	mov	x19, x0
  40f47c:	bl	40238c <ferror@plt+0xdec>
  40f480:	cbnz	w0, 40f538 <ferror@plt+0xdf98>
  40f484:	ldr	w8, [x19, #32]
  40f488:	cmp	w8, #0x24
  40f48c:	b.ne	40f52c <ferror@plt+0xdf8c>  // b.any
  40f490:	mov	x0, x19
  40f494:	bl	40238c <ferror@plt+0xdec>
  40f498:	cbnz	w0, 40f538 <ferror@plt+0xdf98>
  40f49c:	ldr	x8, [x19, #288]
  40f4a0:	mov	x0, x19
  40f4a4:	ldr	x1, [x8, #48]
  40f4a8:	bl	40f6cc <ferror@plt+0xe12c>
  40f4ac:	ldr	x8, [x19, #288]
  40f4b0:	mov	w2, #0x1                   	// #1
  40f4b4:	mov	x0, x19
  40f4b8:	ldr	x20, [x8, #48]
  40f4bc:	mov	x1, x20
  40f4c0:	bl	40f658 <ferror@plt+0xe0b8>
  40f4c4:	adrp	x8, 414000 <ferror@plt+0x12a60>
  40f4c8:	add	x8, x8, #0x150
  40f4cc:	ldrb	w9, [x8, #4]
  40f4d0:	ldr	w2, [x8]
  40f4d4:	mov	w1, #0x21                  	// #33
  40f4d8:	mov	x0, x19
  40f4dc:	bfi	x2, x9, #32, #8
  40f4e0:	bl	40df10 <ferror@plt+0xc970>
  40f4e4:	cbnz	w0, 40f538 <ferror@plt+0xdf98>
  40f4e8:	ldr	w8, [x19, #32]
  40f4ec:	cmp	w8, #0x25
  40f4f0:	b.ne	40f52c <ferror@plt+0xdf8c>  // b.any
  40f4f4:	mov	x0, x19
  40f4f8:	bl	40238c <ferror@plt+0xdec>
  40f4fc:	cbnz	w0, 40f538 <ferror@plt+0xdf98>
  40f500:	ldr	x0, [x19, #288]
  40f504:	mov	w1, #0x44                  	// #68
  40f508:	bl	4018c4 <ferror@plt+0x324>
  40f50c:	ldr	x0, [x19, #288]
  40f510:	mov	x1, x20
  40f514:	bl	4018e8 <ferror@plt+0x348>
  40f518:	mov	w1, #0x30                  	// #48
  40f51c:	mov	x0, x19
  40f520:	bl	40e75c <ferror@plt+0xd1bc>
  40f524:	mov	w0, wzr
  40f528:	b	40f538 <ferror@plt+0xdf98>
  40f52c:	ldr	x1, [x19, #16]
  40f530:	mov	w0, #0x18                  	// #24
  40f534:	bl	402628 <ferror@plt+0x1088>
  40f538:	ldp	x20, x19, [sp, #16]
  40f53c:	ldp	x29, x30, [sp], #32
  40f540:	ret
  40f544:	stp	x29, x30, [sp, #-48]!
  40f548:	stp	x22, x21, [sp, #16]
  40f54c:	stp	x20, x19, [sp, #32]
  40f550:	ldr	w9, [x0, #32]
  40f554:	mov	x19, x0
  40f558:	mov	w8, wzr
  40f55c:	mov	w0, #0x1                   	// #1
  40f560:	sub	w10, w9, #0x22
  40f564:	cmp	w10, #0x24
  40f568:	mov	x29, sp
  40f56c:	b.hi	40f5c4 <ferror@plt+0xe024>  // b.pmore
  40f570:	adrp	x9, 414000 <ferror@plt+0x12a60>
  40f574:	add	x9, x9, #0xd89
  40f578:	adr	x11, 40f588 <ferror@plt+0xdfe8>
  40f57c:	ldrb	w12, [x9, x10]
  40f580:	add	x11, x11, x12, lsl #2
  40f584:	br	x11
  40f588:	ldr	x8, [x19, #88]
  40f58c:	cbz	x8, 40f63c <ferror@plt+0xe09c>
  40f590:	mov	x20, xzr
  40f594:	add	x21, x19, #0x50
  40f598:	mov	x0, x21
  40f59c:	mov	x1, x20
  40f5a0:	bl	401b08 <ferror@plt+0x568>
  40f5a4:	ldrh	w8, [x0]
  40f5a8:	tbnz	w8, #0, 40f628 <ferror@plt+0xe088>
  40f5ac:	ldr	x9, [x19, #88]
  40f5b0:	add	x20, x20, #0x1
  40f5b4:	cmp	x20, x9
  40f5b8:	b.cc	40f598 <ferror@plt+0xdff8>  // b.lo, b.ul, b.last
  40f5bc:	and	w8, w8, #0x1
  40f5c0:	b	40f63c <ferror@plt+0xe09c>
  40f5c4:	cbnz	w9, 40f63c <ferror@plt+0xe09c>
  40f5c8:	b	40f640 <ferror@plt+0xe0a0>
  40f5cc:	ldr	x8, [x19, #88]
  40f5d0:	cbz	x8, 40f61c <ferror@plt+0xe07c>
  40f5d4:	mov	x20, xzr
  40f5d8:	add	x21, x19, #0x50
  40f5dc:	mov	w22, #0xa0                  	// #160
  40f5e0:	mov	x0, x21
  40f5e4:	mov	x1, x20
  40f5e8:	bl	401b08 <ferror@plt+0x568>
  40f5ec:	ldrh	w8, [x0]
  40f5f0:	tbz	w8, #0, 40f600 <ferror@plt+0xe060>
  40f5f4:	ldr	w9, [x19, #36]
  40f5f8:	cmp	w9, #0x2b
  40f5fc:	b.ne	40f630 <ferror@plt+0xe090>  // b.any
  40f600:	ldr	x9, [x19, #88]
  40f604:	add	x20, x20, #0x1
  40f608:	cmp	x20, x9
  40f60c:	b.cs	40f618 <ferror@plt+0xe078>  // b.hs, b.nlast
  40f610:	and	w9, w8, w22
  40f614:	cbnz	w9, 40f5e0 <ferror@plt+0xe040>
  40f618:	ubfx	w8, w8, #6, #1
  40f61c:	mov	w9, #0x1                   	// #1
  40f620:	tbnz	w9, #0, 40f63c <ferror@plt+0xe09c>
  40f624:	b	40f650 <ferror@plt+0xe0b0>
  40f628:	mov	w8, #0x1                   	// #1
  40f62c:	b	40f63c <ferror@plt+0xe09c>
  40f630:	mov	w8, wzr
  40f634:	mov	w9, wzr
  40f638:	tbz	w9, #0, 40f650 <ferror@plt+0xe0b0>
  40f63c:	mov	w0, w8
  40f640:	ldp	x20, x19, [sp, #32]
  40f644:	ldp	x22, x21, [sp, #16]
  40f648:	ldp	x29, x30, [sp], #48
  40f64c:	ret
  40f650:	mov	w0, wzr
  40f654:	b	40f640 <ferror@plt+0xe0a0>
  40f658:	sub	sp, sp, #0x40
  40f65c:	str	x19, [sp, #48]
  40f660:	mov	x19, x0
  40f664:	and	x8, x2, #0x1
  40f668:	stp	x1, xzr, [sp, #16]
  40f66c:	add	x0, x0, #0x78
  40f670:	add	x1, sp, #0x8
  40f674:	stp	x29, x30, [sp, #32]
  40f678:	add	x29, sp, #0x20
  40f67c:	str	x8, [sp, #8]
  40f680:	bl	4018a8 <ferror@plt+0x308>
  40f684:	mov	x1, #0xffffffffffffffff    	// #-1
  40f688:	mov	x0, x19
  40f68c:	bl	40f6a0 <ferror@plt+0xe100>
  40f690:	ldr	x19, [sp, #48]
  40f694:	ldp	x29, x30, [sp, #32]
  40f698:	add	sp, sp, #0x40
  40f69c:	ret
  40f6a0:	sub	sp, sp, #0x20
  40f6a4:	stp	x29, x30, [sp, #16]
  40f6a8:	str	x1, [sp, #8]
  40f6ac:	ldr	x8, [x0, #288]
  40f6b0:	add	x1, sp, #0x8
  40f6b4:	add	x29, sp, #0x10
  40f6b8:	add	x0, x8, #0x28
  40f6bc:	bl	4018a8 <ferror@plt+0x308>
  40f6c0:	ldp	x29, x30, [sp, #16]
  40f6c4:	add	sp, sp, #0x20
  40f6c8:	ret
  40f6cc:	stp	x29, x30, [sp, #-32]!
  40f6d0:	mov	x29, sp
  40f6d4:	str	x1, [x29, #24]
  40f6d8:	ldr	x8, [x0, #288]
  40f6dc:	str	x19, [sp, #16]
  40f6e0:	mov	x19, x0
  40f6e4:	ldr	x1, [x8, #8]
  40f6e8:	bl	40f6a0 <ferror@plt+0xe100>
  40f6ec:	add	x0, x19, #0xa0
  40f6f0:	add	x1, x29, #0x18
  40f6f4:	bl	4018a8 <ferror@plt+0x308>
  40f6f8:	ldr	x19, [sp, #16]
  40f6fc:	ldp	x29, x30, [sp], #32
  40f700:	ret
  40f704:	stp	x29, x30, [sp, #-64]!
  40f708:	stp	x24, x23, [sp, #16]
  40f70c:	stp	x22, x21, [sp, #32]
  40f710:	stp	x20, x19, [sp, #48]
  40f714:	ldr	w9, [x0, #36]
  40f718:	ldr	w8, [x1]
  40f71c:	mov	w23, w4
  40f720:	mov	x24, x3
  40f724:	mov	x19, x0
  40f728:	mov	x22, x1
  40f72c:	cmp	w9, #0x25
  40f730:	mov	x20, x2
  40f734:	mov	x29, sp
  40f738:	b.hi	40f774 <ferror@plt+0xe1d4>  // b.pmore
  40f73c:	mov	w10, #0x1                   	// #1
  40f740:	lsl	x9, x10, x9
  40f744:	mov	x10, #0xc                   	// #12
  40f748:	movk	x10, #0x20, lsl #32
  40f74c:	tst	x9, x10
  40f750:	b.eq	40f774 <ferror@plt+0xe1d4>  // b.none
  40f754:	ldr	x1, [x19, #16]
  40f758:	mov	w0, #0x1d                  	// #29
  40f75c:	bl	402628 <ferror@plt+0x1088>
  40f760:	ldp	x20, x19, [sp, #48]
  40f764:	ldp	x22, x21, [sp, #32]
  40f768:	ldp	x24, x23, [sp, #16]
  40f76c:	ldp	x29, x30, [sp], #64
  40f770:	ret
  40f774:	cmp	w8, #0x31
  40f778:	b.eq	40f7b8 <ferror@plt+0xe218>  // b.none
  40f77c:	sub	w8, w8, #0x2f
  40f780:	cmp	w8, #0x7
  40f784:	b.hi	40f7b8 <ferror@plt+0xe218>  // b.pmore
  40f788:	ldrb	w8, [x20]
  40f78c:	cbz	w8, 40f754 <ferror@plt+0xe1b4>
  40f790:	ldr	w8, [x19, #32]
  40f794:	cmp	w8, #0x2
  40f798:	cset	w1, ne  // ne = any
  40f79c:	str	w1, [x22]
  40f7a0:	ldr	x0, [x19, #288]
  40f7a4:	bl	4018c4 <ferror@plt+0x324>
  40f7a8:	mov	x0, x19
  40f7ac:	bl	40238c <ferror@plt+0xdec>
  40f7b0:	strb	wzr, [x20]
  40f7b4:	b	40f760 <ferror@plt+0xe1c0>
  40f7b8:	ldr	w8, [x19, #32]
  40f7bc:	mov	x0, x19
  40f7c0:	cmp	w8, #0x2
  40f7c4:	mov	w8, #0x2                   	// #2
  40f7c8:	cinc	w21, w8, ne  // ne = any
  40f7cc:	str	w21, [x22]
  40f7d0:	bl	40238c <ferror@plt+0xdec>
  40f7d4:	cbnz	w0, 40f760 <ferror@plt+0xe1c0>
  40f7d8:	ldr	x9, [x24]
  40f7dc:	ldr	w8, [x19, #32]
  40f7e0:	add	x9, x9, #0x1
  40f7e4:	cmp	w8, #0x2d
  40f7e8:	str	x9, [x24]
  40f7ec:	b.ne	40f80c <ferror@plt+0xe26c>  // b.any
  40f7f0:	orr	w3, w23, #0x4
  40f7f4:	mov	x0, x19
  40f7f8:	mov	x1, x22
  40f7fc:	mov	x2, x20
  40f800:	bl	40fb24 <ferror@plt+0xe584>
  40f804:	cbnz	w0, 40f760 <ferror@plt+0xe1c0>
  40f808:	b	40f880 <ferror@plt+0xe2e0>
  40f80c:	sub	w9, w8, #0x39
  40f810:	cmp	w9, #0x2
  40f814:	b.hi	40f838 <ferror@plt+0xe298>  // b.pmore
  40f818:	ldr	x0, [x19, #288]
  40f81c:	sub	w1, w8, #0x6
  40f820:	bl	4018c4 <ferror@plt+0x324>
  40f824:	mov	x0, x19
  40f828:	bl	40238c <ferror@plt+0xdec>
  40f82c:	strb	wzr, [x20]
  40f830:	cbnz	w0, 40f760 <ferror@plt+0xe1c0>
  40f834:	b	40f880 <ferror@plt+0xe2e0>
  40f838:	cmp	w8, #0x3c
  40f83c:	b.ne	40f870 <ferror@plt+0xe2d0>  // b.any
  40f840:	mov	x0, x19
  40f844:	bl	40238c <ferror@plt+0xdec>
  40f848:	cbnz	w0, 40f760 <ferror@plt+0xe1c0>
  40f84c:	ldr	w8, [x19, #32]
  40f850:	cmp	w8, #0x24
  40f854:	b.ne	40f894 <ferror@plt+0xe2f4>  // b.any
  40f858:	ldr	x1, [x19, #16]
  40f85c:	mov	w0, #0x18                  	// #24
  40f860:	bl	402628 <ferror@plt+0x1088>
  40f864:	strb	wzr, [x20]
  40f868:	cbnz	w0, 40f760 <ferror@plt+0xe1c0>
  40f86c:	b	40f880 <ferror@plt+0xe2e0>
  40f870:	ldr	x1, [x19, #16]
  40f874:	mov	w0, #0x18                  	// #24
  40f878:	bl	402628 <ferror@plt+0x1088>
  40f87c:	cbnz	w0, 40f760 <ferror@plt+0xe1c0>
  40f880:	ldr	x0, [x19, #288]
  40f884:	mov	w1, w21
  40f888:	bl	4018c4 <ferror@plt+0x324>
  40f88c:	mov	w0, wzr
  40f890:	b	40f760 <ferror@plt+0xe1c0>
  40f894:	ldr	x0, [x19, #288]
  40f898:	mov	w1, #0x36                  	// #54
  40f89c:	bl	4018c4 <ferror@plt+0x324>
  40f8a0:	mov	w0, wzr
  40f8a4:	strb	wzr, [x20]
  40f8a8:	cbnz	w0, 40f760 <ferror@plt+0xe1c0>
  40f8ac:	b	40f880 <ferror@plt+0xe2e0>
  40f8b0:	sub	w8, w0, #0x2e
  40f8b4:	cmp	w8, #0x11
  40f8b8:	b.cs	40f8c4 <ferror@plt+0xe324>  // b.hs, b.nlast
  40f8bc:	mov	w0, #0x1                   	// #1
  40f8c0:	ret
  40f8c4:	cmp	w0, #0x6
  40f8c8:	b.hi	40f8dc <ferror@plt+0xe33c>  // b.pmore
  40f8cc:	mov	w8, #0x43                  	// #67
  40f8d0:	lsr	w8, w8, w0
  40f8d4:	and	w0, w8, #0x1
  40f8d8:	ret
  40f8dc:	mov	w0, wzr
  40f8e0:	ret
  40f8e4:	stp	x29, x30, [sp, #-80]!
  40f8e8:	str	x25, [sp, #16]
  40f8ec:	stp	x24, x23, [sp, #32]
  40f8f0:	stp	x22, x21, [sp, #48]
  40f8f4:	stp	x20, x19, [sp, #64]
  40f8f8:	mov	x29, sp
  40f8fc:	mov	x20, x5
  40f900:	mov	w24, w4
  40f904:	mov	w25, w3
  40f908:	mov	x21, x2
  40f90c:	mov	x23, x1
  40f910:	mov	x22, x0
  40f914:	bl	40238c <ferror@plt+0xdec>
  40f918:	mov	w19, w0
  40f91c:	cbnz	w0, 40f984 <ferror@plt+0xe3e4>
  40f920:	tst	w24, #0x1
  40f924:	mov	w8, #0xc                   	// #12
  40f928:	mov	w9, #0x4                   	// #4
  40f92c:	csel	w8, w9, w8, ne  // ne = any
  40f930:	tbnz	w25, #0, 40f950 <ferror@plt+0xe3b0>
  40f934:	tbnz	w24, #0, 40f950 <ferror@plt+0xe3b0>
  40f938:	ldr	w0, [x23]
  40f93c:	bl	40f8b0 <ferror@plt+0xe310>
  40f940:	tst	w0, #0x1
  40f944:	mov	w8, #0x4                   	// #4
  40f948:	mov	w9, #0xc                   	// #12
  40f94c:	csel	w8, w9, w8, ne  // ne = any
  40f950:	cmp	w8, #0xc
  40f954:	str	w8, [x29, #28]
  40f958:	str	w8, [x23]
  40f95c:	b.ne	40f978 <ferror@plt+0xe3d8>  // b.any
  40f960:	mov	w1, #0xc                   	// #12
  40f964:	mov	x0, x22
  40f968:	mov	x2, x21
  40f96c:	mov	x3, x20
  40f970:	bl	40f9a0 <ferror@plt+0xe400>
  40f974:	b	40f984 <ferror@plt+0xe3e4>
  40f978:	add	x0, x22, #0xc8
  40f97c:	add	x1, x29, #0x1c
  40f980:	bl	4018a8 <ferror@plt+0x308>
  40f984:	mov	w0, w19
  40f988:	ldp	x20, x19, [sp, #64]
  40f98c:	ldp	x22, x21, [sp, #48]
  40f990:	ldp	x24, x23, [sp, #32]
  40f994:	ldr	x25, [sp, #16]
  40f998:	ldp	x29, x30, [sp], #80
  40f99c:	ret
  40f9a0:	sub	sp, sp, #0x60
  40f9a4:	stp	x29, x30, [sp, #16]
  40f9a8:	add	x29, sp, #0x10
  40f9ac:	stp	x26, x25, [sp, #32]
  40f9b0:	stp	x24, x23, [sp, #48]
  40f9b4:	stp	x22, x21, [sp, #64]
  40f9b8:	stp	x20, x19, [sp, #80]
  40f9bc:	stur	w1, [x29, #-4]
  40f9c0:	ldr	x8, [x0, #208]
  40f9c4:	add	x21, x0, #0xc8
  40f9c8:	cmp	x8, x2
  40f9cc:	b.ls	40fa70 <ferror@plt+0xe4d0>  // b.plast
  40f9d0:	adrp	x24, 414000 <ferror@plt+0x12a60>
  40f9d4:	sub	w8, w1, #0x2
  40f9d8:	add	x24, x24, #0x121
  40f9dc:	ldrsb	w25, [x24, w8, uxtw]
  40f9e0:	mov	x19, x3
  40f9e4:	mov	x20, x0
  40f9e8:	mov	x22, x2
  40f9ec:	and	w26, w25, #0x7f
  40f9f0:	b	40fa30 <ferror@plt+0xe490>
  40f9f4:	ldr	x0, [x20, #288]
  40f9f8:	mov	w1, w23
  40f9fc:	bl	4018c4 <ferror@plt+0x324>
  40fa00:	mov	w1, #0x1                   	// #1
  40fa04:	mov	x0, x21
  40fa08:	bl	40174c <ferror@plt+0x1ac>
  40fa0c:	ldr	x8, [x19]
  40fa10:	orr	w9, w23, #0x1
  40fa14:	cmp	w9, #0x5
  40fa18:	cset	w9, ne  // ne = any
  40fa1c:	sub	x8, x8, x9
  40fa20:	str	x8, [x19]
  40fa24:	ldr	x8, [x20, #208]
  40fa28:	cmp	x8, x22
  40fa2c:	b.ls	40fa70 <ferror@plt+0xe4d0>  // b.plast
  40fa30:	mov	x0, x21
  40fa34:	mov	x1, xzr
  40fa38:	bl	401b08 <ferror@plt+0x568>
  40fa3c:	ldr	w23, [x0]
  40fa40:	cmp	w23, #0x24
  40fa44:	b.eq	40fa70 <ferror@plt+0xe4d0>  // b.none
  40fa48:	sub	w8, w23, #0x2
  40fa4c:	ldrb	w9, [x24, w8, uxtw]
  40fa50:	cmp	w25, #0x0
  40fa54:	cset	w8, lt  // lt = tstop
  40fa58:	and	w9, w9, #0x7f
  40fa5c:	cmp	w9, w26
  40fa60:	cset	w9, eq  // eq = none
  40fa64:	b.cc	40f9f4 <ferror@plt+0xe454>  // b.lo, b.ul, b.last
  40fa68:	and	w8, w8, w9
  40fa6c:	cbnz	w8, 40f9f4 <ferror@plt+0xe454>
  40fa70:	sub	x1, x29, #0x4
  40fa74:	mov	x0, x21
  40fa78:	bl	4018a8 <ferror@plt+0x308>
  40fa7c:	ldp	x20, x19, [sp, #80]
  40fa80:	ldp	x22, x21, [sp, #64]
  40fa84:	ldp	x24, x23, [sp, #48]
  40fa88:	ldp	x26, x25, [sp, #32]
  40fa8c:	ldp	x29, x30, [sp, #16]
  40fa90:	add	sp, sp, #0x60
  40fa94:	ret
  40fa98:	stp	x29, x30, [sp, #-48]!
  40fa9c:	stp	x22, x21, [sp, #16]
  40faa0:	stp	x20, x19, [sp, #32]
  40faa4:	mov	x29, sp
  40faa8:	mov	x21, x1
  40faac:	mov	x19, x0
  40fab0:	add	x20, x0, #0xc8
  40fab4:	mov	x0, x20
  40fab8:	mov	x1, xzr
  40fabc:	bl	401b08 <ferror@plt+0x568>
  40fac0:	ldr	w22, [x0]
  40fac4:	cmp	w22, #0x24
  40fac8:	b.eq	40fb00 <ferror@plt+0xe560>  // b.none
  40facc:	ldr	x0, [x19, #288]
  40fad0:	mov	w1, w22
  40fad4:	bl	4018c4 <ferror@plt+0x324>
  40fad8:	mov	w1, #0x1                   	// #1
  40fadc:	mov	x0, x20
  40fae0:	bl	40174c <ferror@plt+0x1ac>
  40fae4:	ldr	x8, [x21]
  40fae8:	orr	w9, w22, #0x1
  40faec:	cmp	w9, #0x5
  40faf0:	cset	w9, ne  // ne = any
  40faf4:	sub	x8, x8, x9
  40faf8:	str	x8, [x21]
  40fafc:	b	40fab4 <ferror@plt+0xe514>
  40fb00:	mov	w1, #0x1                   	// #1
  40fb04:	mov	x0, x20
  40fb08:	bl	40174c <ferror@plt+0x1ac>
  40fb0c:	mov	x0, x19
  40fb10:	bl	40238c <ferror@plt+0xdec>
  40fb14:	ldp	x20, x19, [sp, #32]
  40fb18:	ldp	x22, x21, [sp, #16]
  40fb1c:	ldp	x29, x30, [sp], #48
  40fb20:	ret
  40fb24:	stp	x29, x30, [sp, #-64]!
  40fb28:	stp	x24, x23, [sp, #16]
  40fb2c:	stp	x22, x21, [sp, #32]
  40fb30:	stp	x20, x19, [sp, #48]
  40fb34:	mov	x20, x0
  40fb38:	ldr	x0, [x0, #40]
  40fb3c:	mov	x29, sp
  40fb40:	mov	w23, w3
  40fb44:	mov	x22, x2
  40fb48:	mov	x21, x1
  40fb4c:	bl	402908 <ferror@plt+0x1368>
  40fb50:	mov	x19, x0
  40fb54:	mov	x0, x20
  40fb58:	bl	40238c <ferror@plt+0xdec>
  40fb5c:	mov	w24, w0
  40fb60:	cbz	w0, 40fb84 <ferror@plt+0xe5e4>
  40fb64:	mov	x0, x19
  40fb68:	bl	401480 <free@plt>
  40fb6c:	mov	w0, w24
  40fb70:	ldp	x20, x19, [sp, #48]
  40fb74:	ldp	x22, x21, [sp, #32]
  40fb78:	ldp	x24, x23, [sp, #16]
  40fb7c:	ldp	x29, x30, [sp], #64
  40fb80:	ret
  40fb84:	ldr	w8, [x20, #32]
  40fb88:	cmp	w8, #0x24
  40fb8c:	b.eq	40fbc4 <ferror@plt+0xe624>  // b.none
  40fb90:	cmp	w8, #0x26
  40fb94:	b.ne	40fbec <ferror@plt+0xe64c>  // b.any
  40fb98:	mov	x0, x20
  40fb9c:	bl	40238c <ferror@plt+0xdec>
  40fba0:	mov	w24, w0
  40fba4:	cbnz	w0, 40fb64 <ferror@plt+0xe5c4>
  40fba8:	ldr	w8, [x20, #32]
  40fbac:	cmp	w8, #0x28
  40fbb0:	b.ne	40fc20 <ferror@plt+0xe680>  // b.any
  40fbb4:	tbnz	w23, #4, 40fc78 <ferror@plt+0xe6d8>
  40fbb8:	ldr	x1, [x20, #16]
  40fbbc:	mov	w0, #0x19                  	// #25
  40fbc0:	b	40fc6c <ferror@plt+0xe6cc>
  40fbc4:	tbnz	w23, #2, 40fc64 <ferror@plt+0xe6c4>
  40fbc8:	mov	w8, #0x45                  	// #69
  40fbcc:	mov	x0, x20
  40fbd0:	mov	x1, x19
  40fbd4:	mov	w2, w23
  40fbd8:	str	w8, [x21]
  40fbdc:	strb	wzr, [x22]
  40fbe0:	bl	40febc <ferror@plt+0xe91c>
  40fbe4:	mov	w24, w0
  40fbe8:	b	40fb6c <ferror@plt+0xe5cc>
  40fbec:	mov	w8, #0x2f                  	// #47
  40fbf0:	mov	w9, #0x1                   	// #1
  40fbf4:	str	w8, [x21]
  40fbf8:	strb	w9, [x22]
  40fbfc:	ldr	x0, [x20, #288]
  40fc00:	mov	w1, #0x2f                  	// #47
  40fc04:	bl	4018c4 <ferror@plt+0x324>
  40fc08:	mov	w2, #0x1                   	// #1
  40fc0c:	mov	x0, x20
  40fc10:	mov	x1, x19
  40fc14:	bl	40392c <ferror@plt+0x238c>
  40fc18:	mov	w24, wzr
  40fc1c:	b	40fb64 <ferror@plt+0xe5c4>
  40fc20:	adrp	x8, 414000 <ferror@plt+0x12a60>
  40fc24:	add	x8, x8, #0x155
  40fc28:	ldrb	w9, [x8, #4]
  40fc2c:	ldr	w2, [x8]
  40fc30:	and	w8, w23, #0xfffffffc
  40fc34:	orr	w1, w8, #0x20
  40fc38:	mov	x0, x20
  40fc3c:	bfi	x2, x9, #32, #8
  40fc40:	bl	40df10 <ferror@plt+0xc970>
  40fc44:	mov	w24, w0
  40fc48:	cbnz	w0, 40fb64 <ferror@plt+0xe5c4>
  40fc4c:	ldr	w8, [x20, #32]
  40fc50:	cmp	w8, #0x28
  40fc54:	b.ne	40fc64 <ferror@plt+0xe6c4>  // b.any
  40fc58:	mov	w8, #0x1                   	// #1
  40fc5c:	mov	w9, #0x30                  	// #48
  40fc60:	b	40fc80 <ferror@plt+0xe6e0>
  40fc64:	ldr	x1, [x20, #16]
  40fc68:	mov	w0, #0x18                  	// #24
  40fc6c:	bl	402628 <ferror@plt+0x1088>
  40fc70:	mov	w24, w0
  40fc74:	b	40fb64 <ferror@plt+0xe5c4>
  40fc78:	mov	w8, wzr
  40fc7c:	mov	w9, #0x31                  	// #49
  40fc80:	mov	x0, x20
  40fc84:	str	w9, [x21]
  40fc88:	strb	w8, [x22]
  40fc8c:	bl	40238c <ferror@plt+0xdec>
  40fc90:	mov	w24, w0
  40fc94:	cbnz	w0, 40fb64 <ferror@plt+0xe5c4>
  40fc98:	ldr	x0, [x20, #288]
  40fc9c:	ldr	w1, [x21]
  40fca0:	bl	4018c4 <ferror@plt+0x324>
  40fca4:	mov	x0, x20
  40fca8:	mov	x1, x19
  40fcac:	mov	w2, wzr
  40fcb0:	bl	40392c <ferror@plt+0x238c>
  40fcb4:	b	40fb64 <ferror@plt+0xe5c4>
  40fcb8:	stp	x29, x30, [sp, #-48]!
  40fcbc:	stp	x22, x21, [sp, #16]
  40fcc0:	stp	x20, x19, [sp, #32]
  40fcc4:	mov	x29, sp
  40fcc8:	mov	x20, x3
  40fccc:	mov	w22, w2
  40fcd0:	mov	w21, w1
  40fcd4:	mov	x19, x0
  40fcd8:	bl	40238c <ferror@plt+0xdec>
  40fcdc:	cbnz	w0, 40fd64 <ferror@plt+0xe7c4>
  40fce0:	ldr	w8, [x19, #32]
  40fce4:	cmp	w8, #0x24
  40fce8:	b.ne	40fd58 <ferror@plt+0xe7b8>  // b.any
  40fcec:	mov	x0, x19
  40fcf0:	bl	40238c <ferror@plt+0xdec>
  40fcf4:	cbnz	w0, 40fd64 <ferror@plt+0xe7c4>
  40fcf8:	adrp	x10, 414000 <ferror@plt+0x12a60>
  40fcfc:	add	x10, x10, #0x150
  40fd00:	ldrb	w11, [x10, #4]
  40fd04:	ldr	w2, [x10]
  40fd08:	cmp	w21, #0x3d
  40fd0c:	mov	w9, #0x20                  	// #32
  40fd10:	mov	w10, #0x30                  	// #48
  40fd14:	and	w8, w22, #0xfffffffc
  40fd18:	csel	w9, w10, w9, eq  // eq = none
  40fd1c:	orr	w1, w8, w9
  40fd20:	bfi	x2, x11, #32, #8
  40fd24:	mov	x0, x19
  40fd28:	bl	40df10 <ferror@plt+0xc970>
  40fd2c:	cbnz	w0, 40fd64 <ferror@plt+0xe7c4>
  40fd30:	ldr	w8, [x19, #32]
  40fd34:	cmp	w8, #0x25
  40fd38:	b.ne	40fd58 <ferror@plt+0xe7b8>  // b.any
  40fd3c:	sub	w1, w21, #0x6
  40fd40:	str	w1, [x20]
  40fd44:	ldr	x0, [x19, #288]
  40fd48:	bl	4018c4 <ferror@plt+0x324>
  40fd4c:	mov	x0, x19
  40fd50:	bl	40238c <ferror@plt+0xdec>
  40fd54:	b	40fd64 <ferror@plt+0xe7c4>
  40fd58:	ldr	x1, [x19, #16]
  40fd5c:	mov	w0, #0x18                  	// #24
  40fd60:	bl	402628 <ferror@plt+0x1088>
  40fd64:	ldp	x20, x19, [sp, #32]
  40fd68:	ldp	x22, x21, [sp, #16]
  40fd6c:	ldp	x29, x30, [sp], #48
  40fd70:	ret
  40fd74:	stp	x29, x30, [sp, #-32]!
  40fd78:	stp	x20, x19, [sp, #16]
  40fd7c:	mov	x29, sp
  40fd80:	mov	w20, w1
  40fd84:	mov	x19, x0
  40fd88:	bl	40238c <ferror@plt+0xdec>
  40fd8c:	cbnz	w0, 40fdd8 <ferror@plt+0xe838>
  40fd90:	ldr	w8, [x19, #32]
  40fd94:	cmp	w8, #0x24
  40fd98:	b.ne	40fdcc <ferror@plt+0xe82c>  // b.any
  40fd9c:	mov	x0, x19
  40fda0:	bl	40238c <ferror@plt+0xdec>
  40fda4:	cbnz	w0, 40fdd8 <ferror@plt+0xe838>
  40fda8:	ldr	w8, [x19, #32]
  40fdac:	cmp	w8, #0x25
  40fdb0:	b.ne	40fdcc <ferror@plt+0xe82c>  // b.any
  40fdb4:	ldr	x0, [x19, #288]
  40fdb8:	mov	w1, w20
  40fdbc:	bl	4018c4 <ferror@plt+0x324>
  40fdc0:	mov	x0, x19
  40fdc4:	bl	40238c <ferror@plt+0xdec>
  40fdc8:	b	40fdd8 <ferror@plt+0xe838>
  40fdcc:	ldr	x1, [x19, #16]
  40fdd0:	mov	w0, #0x18                  	// #24
  40fdd4:	bl	402628 <ferror@plt+0x1088>
  40fdd8:	ldp	x20, x19, [sp, #16]
  40fddc:	ldp	x29, x30, [sp], #32
  40fde0:	ret
  40fde4:	stp	x29, x30, [sp, #-48]!
  40fde8:	stp	x22, x21, [sp, #16]
  40fdec:	stp	x20, x19, [sp, #32]
  40fdf0:	mov	x29, sp
  40fdf4:	mov	w20, w3
  40fdf8:	mov	x21, x2
  40fdfc:	mov	x22, x1
  40fe00:	mov	x19, x0
  40fe04:	bl	40238c <ferror@plt+0xdec>
  40fe08:	cbnz	w0, 40fe9c <ferror@plt+0xe8fc>
  40fe0c:	ldr	w8, [x19, #32]
  40fe10:	cmp	w8, #0x24
  40fe14:	b.ne	40fe7c <ferror@plt+0xe8dc>  // b.any
  40fe18:	mov	w8, #0x38                  	// #56
  40fe1c:	mov	x0, x19
  40fe20:	str	w8, [x22]
  40fe24:	strb	wzr, [x21]
  40fe28:	bl	40238c <ferror@plt+0xdec>
  40fe2c:	cbnz	w0, 40fe9c <ferror@plt+0xe8fc>
  40fe30:	adrp	x8, 414000 <ferror@plt+0x12a60>
  40fe34:	add	x8, x8, #0x150
  40fe38:	ldrb	w9, [x8, #4]
  40fe3c:	ldr	w2, [x8]
  40fe40:	and	w8, w20, #0xfffffffc
  40fe44:	orr	w1, w8, #0x20
  40fe48:	mov	x0, x19
  40fe4c:	bfi	x2, x9, #32, #8
  40fe50:	bl	40df10 <ferror@plt+0xc970>
  40fe54:	cbnz	w0, 40fe9c <ferror@plt+0xe8fc>
  40fe58:	ldr	w8, [x19, #32]
  40fe5c:	cmp	w8, #0x25
  40fe60:	b.ne	40feac <ferror@plt+0xe90c>  // b.any
  40fe64:	ldr	x0, [x19, #288]
  40fe68:	mov	w1, #0x38                  	// #56
  40fe6c:	bl	4018c4 <ferror@plt+0x324>
  40fe70:	mov	x0, x19
  40fe74:	bl	40238c <ferror@plt+0xdec>
  40fe78:	b	40fe9c <ferror@plt+0xe8fc>
  40fe7c:	mov	w8, #0x36                  	// #54
  40fe80:	mov	w9, #0x1                   	// #1
  40fe84:	str	w8, [x22]
  40fe88:	strb	w9, [x21]
  40fe8c:	ldr	x0, [x19, #288]
  40fe90:	mov	w1, #0x36                  	// #54
  40fe94:	bl	4018c4 <ferror@plt+0x324>
  40fe98:	mov	w0, wzr
  40fe9c:	ldp	x20, x19, [sp, #32]
  40fea0:	ldp	x22, x21, [sp, #16]
  40fea4:	ldp	x29, x30, [sp], #48
  40fea8:	ret
  40feac:	ldr	x1, [x19, #16]
  40feb0:	mov	w0, #0x18                  	// #24
  40feb4:	bl	402628 <ferror@plt+0x1088>
  40feb8:	b	40fe9c <ferror@plt+0xe8fc>
  40febc:	sub	sp, sp, #0x40
  40fec0:	stp	x20, x19, [sp, #48]
  40fec4:	mov	x20, x1
  40fec8:	str	x1, [sp]
  40fecc:	mov	w1, w2
  40fed0:	stp	x29, x30, [sp, #16]
  40fed4:	str	x21, [sp, #32]
  40fed8:	add	x29, sp, #0x10
  40fedc:	mov	x19, x0
  40fee0:	bl	40ff88 <ferror@plt+0xe9e8>
  40fee4:	cbz	w0, 40fef8 <ferror@plt+0xe958>
  40fee8:	mov	w21, w0
  40feec:	mov	x0, x20
  40fef0:	bl	401480 <free@plt>
  40fef4:	b	40ff70 <ferror@plt+0xe9d0>
  40fef8:	ldr	x8, [x19, #280]
  40fefc:	mov	x1, sp
  40ff00:	add	x0, x8, #0x108
  40ff04:	bl	401d04 <ferror@plt+0x764>
  40ff08:	cmn	x0, #0x1
  40ff0c:	b.eq	40ff34 <ferror@plt+0xe994>  // b.none
  40ff10:	mov	x21, x0
  40ff14:	mov	x0, x20
  40ff18:	bl	401480 <free@plt>
  40ff1c:	ldr	x8, [x19, #280]
  40ff20:	mov	x1, x21
  40ff24:	add	x0, x8, #0x108
  40ff28:	bl	401aa8 <ferror@plt+0x508>
  40ff2c:	ldr	x20, [x0, #8]
  40ff30:	b	40ff58 <ferror@plt+0xe9b8>
  40ff34:	ldr	x0, [x19, #280]
  40ff38:	mov	x1, x20
  40ff3c:	bl	4095fc <ferror@plt+0x805c>
  40ff40:	ldr	x8, [x19, #280]
  40ff44:	ldr	x1, [x19, #296]
  40ff48:	mov	x20, x0
  40ff4c:	add	x0, x8, #0xe0
  40ff50:	bl	401aa8 <ferror@plt+0x508>
  40ff54:	str	x0, [x19, #288]
  40ff58:	ldr	x0, [x19, #288]
  40ff5c:	mov	x1, x20
  40ff60:	bl	4018e8 <ferror@plt+0x348>
  40ff64:	mov	x0, x19
  40ff68:	bl	40238c <ferror@plt+0xdec>
  40ff6c:	mov	w21, w0
  40ff70:	mov	w0, w21
  40ff74:	ldp	x20, x19, [sp, #48]
  40ff78:	ldr	x21, [sp, #32]
  40ff7c:	ldp	x29, x30, [sp, #16]
  40ff80:	add	sp, sp, #0x40
  40ff84:	ret
  40ff88:	stp	x29, x30, [sp, #-64]!
  40ff8c:	stp	x24, x23, [sp, #16]
  40ff90:	stp	x22, x21, [sp, #32]
  40ff94:	stp	x20, x19, [sp, #48]
  40ff98:	mov	x29, sp
  40ff9c:	mov	w21, w1
  40ffa0:	mov	x19, x0
  40ffa4:	bl	40238c <ferror@plt+0xdec>
  40ffa8:	cbz	w0, 40ffc0 <ferror@plt+0xea20>
  40ffac:	ldp	x20, x19, [sp, #48]
  40ffb0:	ldp	x22, x21, [sp, #32]
  40ffb4:	ldp	x24, x23, [sp, #16]
  40ffb8:	ldp	x29, x30, [sp], #64
  40ffbc:	ret
  40ffc0:	ldr	w8, [x19, #32]
  40ffc4:	cmp	w8, #0x25
  40ffc8:	b.ne	40ffe8 <ferror@plt+0xea48>  // b.any
  40ffcc:	mov	w24, wzr
  40ffd0:	mov	x20, xzr
  40ffd4:	cbz	w24, 410058 <ferror@plt+0xeab8>
  40ffd8:	ldr	x1, [x19, #16]
  40ffdc:	mov	w0, #0x18                  	// #24
  40ffe0:	bl	402628 <ferror@plt+0x1088>
  40ffe4:	b	40ffac <ferror@plt+0xea0c>
  40ffe8:	adrp	x8, 414000 <ferror@plt+0x12a60>
  40ffec:	add	x8, x8, #0x146
  40fff0:	ldrb	w9, [x8, #4]
  40fff4:	ldr	w23, [x8]
  40fff8:	mov	x20, xzr
  40fffc:	bfi	x23, x9, #32, #8
  410000:	b	410014 <ferror@plt+0xea74>
  410004:	ldr	w8, [x19, #32]
  410008:	add	x20, x20, #0x1
  41000c:	cmp	w8, #0x25
  410010:	b.eq	40ffd4 <ferror@plt+0xea34>  // b.none
  410014:	and	w8, w21, #0xfffffffc
  410018:	and	x9, x22, #0xffffff0000000000
  41001c:	orr	w21, w8, #0x30
  410020:	orr	x22, x9, x23
  410024:	mov	x0, x19
  410028:	mov	w1, w21
  41002c:	mov	x2, x22
  410030:	bl	40df10 <ferror@plt+0xc970>
  410034:	cbnz	w0, 40ffac <ferror@plt+0xea0c>
  410038:	ldr	w8, [x19, #32]
  41003c:	cmp	w8, #0x27
  410040:	cset	w24, eq  // eq = none
  410044:	b.ne	410004 <ferror@plt+0xea64>  // b.any
  410048:	mov	x0, x19
  41004c:	bl	40238c <ferror@plt+0xdec>
  410050:	cbz	w0, 410004 <ferror@plt+0xea64>
  410054:	b	40ffac <ferror@plt+0xea0c>
  410058:	ldr	x0, [x19, #288]
  41005c:	mov	w1, #0x45                  	// #69
  410060:	bl	4018c4 <ferror@plt+0x324>
  410064:	ldr	x0, [x19, #288]
  410068:	mov	x1, x20
  41006c:	bl	4018e8 <ferror@plt+0x348>
  410070:	mov	w0, wzr
  410074:	b	40ffac <ferror@plt+0xea0c>
  410078:	stp	x29, x30, [sp, #-48]!
  41007c:	adrp	x8, 428000 <ferror@plt+0x26a60>
  410080:	ldr	x8, [x8, #584]
  410084:	stp	x20, x19, [sp, #32]
  410088:	mov	x19, x1
  41008c:	str	x21, [sp, #16]
  410090:	ldrb	w9, [x8, #1139]
  410094:	mov	x29, sp
  410098:	tbz	w9, #0, 4100a4 <ferror@plt+0xeb04>
  41009c:	ldrb	w8, [x8, #1778]
  4100a0:	cbz	w8, 4100c8 <ferror@plt+0xeb28>
  4100a4:	mov	x0, x19
  4100a8:	mov	x1, x2
  4100ac:	bl	403d68 <ferror@plt+0x27c8>
  4100b0:	mov	w20, w0
  4100b4:	mov	w0, w20
  4100b8:	ldp	x20, x19, [sp, #32]
  4100bc:	ldr	x21, [sp, #16]
  4100c0:	ldp	x29, x30, [sp], #48
  4100c4:	ret
  4100c8:	mov	x1, x2
  4100cc:	mov	x21, x0
  4100d0:	bl	41011c <ferror@plt+0xeb7c>
  4100d4:	mov	w20, w0
  4100d8:	cmp	w0, #0x5
  4100dc:	b.eq	4100e4 <ferror@plt+0xeb44>  // b.none
  4100e0:	cbnz	w20, 4100b4 <ferror@plt+0xeb14>
  4100e4:	ldp	x2, x8, [x21]
  4100e8:	mov	x0, x19
  4100ec:	sub	x1, x8, #0x1
  4100f0:	bl	40194c <ferror@plt+0x3ac>
  4100f4:	ldr	x0, [x21]
  4100f8:	bl	402908 <ferror@plt+0x1368>
  4100fc:	mov	x1, x0
  410100:	mov	x0, x21
  410104:	bl	4101b8 <ferror@plt+0xec18>
  410108:	adrp	x1, 411000 <ferror@plt+0xfa60>
  41010c:	add	x1, x1, #0xcdf
  410110:	mov	x0, x19
  410114:	bl	4019bc <ferror@plt+0x41c>
  410118:	b	4100b4 <ferror@plt+0xeb14>
  41011c:	stp	x29, x30, [sp, #-48]!
  410120:	str	x21, [sp, #16]
  410124:	stp	x20, x19, [sp, #32]
  410128:	mov	x29, sp
  41012c:	mov	x21, x1
  410130:	mov	x20, x0
  410134:	bl	41038c <ferror@plt+0xedec>
  410138:	mov	w19, w0
  41013c:	cbnz	w0, 4101a4 <ferror@plt+0xec04>
  410140:	mov	x0, x20
  410144:	mov	x1, x21
  410148:	bl	41044c <ferror@plt+0xeeac>
  41014c:	mov	w19, w0
  410150:	mov	x0, x20
  410154:	bl	410778 <ferror@plt+0xf1d8>
  410158:	and	w8, w0, #0x1
  41015c:	strb	w8, [x20, #512]
  410160:	tbnz	w0, #0, 41016c <ferror@plt+0xebcc>
  410164:	mov	x0, x20
  410168:	bl	41034c <ferror@plt+0xedac>
  41016c:	cbnz	w19, 4101a4 <ferror@plt+0xec04>
  410170:	adrp	x1, 411000 <ferror@plt+0xfa60>
  410174:	add	x1, x1, #0xcdf
  410178:	mov	w0, #0x2                   	// #2
  41017c:	mov	w2, #0x1                   	// #1
  410180:	bl	401410 <write@plt>
  410184:	cmp	x0, #0x1
  410188:	b.ne	410194 <ferror@plt+0xebf4>  // b.any
  41018c:	mov	w19, wzr
  410190:	b	4101a4 <ferror@plt+0xec04>
  410194:	mov	w0, #0x5                   	// #5
  410198:	mov	x1, xzr
  41019c:	bl	402628 <ferror@plt+0x1088>
  4101a0:	mov	w19, w0
  4101a4:	mov	w0, w19
  4101a8:	ldp	x20, x19, [sp, #32]
  4101ac:	ldr	x21, [sp, #16]
  4101b0:	ldp	x29, x30, [sp], #48
  4101b4:	ret
  4101b8:	stp	x29, x30, [sp, #-48]!
  4101bc:	mov	x29, sp
  4101c0:	stp	x20, x19, [sp, #32]
  4101c4:	str	x1, [x29, #24]
  4101c8:	ldr	x8, [x0, #48]
  4101cc:	mov	x20, x0
  4101d0:	add	x19, x0, #0x28
  4101d4:	str	x21, [sp, #16]
  4101d8:	cbz	x8, 4101fc <ferror@plt+0xec5c>
  4101dc:	mov	x0, x19
  4101e0:	mov	x1, xzr
  4101e4:	bl	401b08 <ferror@plt+0x568>
  4101e8:	ldr	x21, [x29, #24]
  4101ec:	ldr	x0, [x0]
  4101f0:	mov	x1, x21
  4101f4:	bl	401460 <strcmp@plt>
  4101f8:	cbz	w0, 410224 <ferror@plt+0xec84>
  4101fc:	ldr	x8, [x20, #48]
  410200:	cmp	x8, #0x80
  410204:	b.ne	410214 <ferror@plt+0xec74>  // b.any
  410208:	mov	x0, x19
  41020c:	mov	x1, xzr
  410210:	bl	401a38 <ferror@plt+0x498>
  410214:	add	x1, x29, #0x18
  410218:	mov	x0, x19
  41021c:	bl	4018a8 <ferror@plt+0x308>
  410220:	b	41022c <ferror@plt+0xec8c>
  410224:	mov	x0, x21
  410228:	bl	401480 <free@plt>
  41022c:	ldp	x20, x19, [sp, #32]
  410230:	ldr	x21, [sp, #16]
  410234:	ldp	x29, x30, [sp], #48
  410238:	ret
  41023c:	stp	x29, x30, [sp, #-32]!
  410240:	mov	w1, #0x1                   	// #1
  410244:	mov	x2, xzr
  410248:	stp	x20, x19, [sp, #16]
  41024c:	mov	x29, sp
  410250:	mov	x19, x0
  410254:	bl	4016bc <ferror@plt+0x11c>
  410258:	adrp	x2, 40c000 <ferror@plt+0xaa60>
  41025c:	add	x0, x19, #0x28
  410260:	add	x2, x2, #0x38c
  410264:	mov	w1, #0x8                   	// #8
  410268:	bl	4016bc <ferror@plt+0x11c>
  41026c:	add	x0, x19, #0x50
  410270:	mov	w1, #0x1                   	// #1
  410274:	mov	x2, xzr
  410278:	bl	4016bc <ferror@plt+0x11c>
  41027c:	movi	v0.2d, #0x0
  410280:	stp	q0, q0, [x19, #240]
  410284:	ldr	x8, [x19, #240]
  410288:	add	x20, x19, #0x180
  41028c:	mov	x0, x20
  410290:	stp	q0, q0, [x19, #336]
  410294:	orr	x8, x8, #0x1
  410298:	stp	q0, q0, [x19, #304]
  41029c:	stp	q0, q0, [x19, #272]
  4102a0:	str	x8, [x19, #240]
  4102a4:	stp	xzr, xzr, [x19, #368]
  4102a8:	bl	401330 <sigemptyset@plt>
  4102ac:	mov	w1, #0x2                   	// #2
  4102b0:	mov	x0, x20
  4102b4:	bl	401530 <sigaddset@plt>
  4102b8:	strh	wzr, [x19, #512]
  4102bc:	bl	4102d4 <ferror@plt+0xed34>
  4102c0:	and	w8, w0, #0x1
  4102c4:	strb	w8, [x19, #514]
  4102c8:	ldp	x20, x19, [sp, #16]
  4102cc:	ldp	x29, x30, [sp], #32
  4102d0:	ret
  4102d4:	stp	x29, x30, [sp, #-32]!
  4102d8:	adrp	x0, 414000 <ferror@plt+0x12a60>
  4102dc:	add	x0, x0, #0xfdc
  4102e0:	stp	x20, x19, [sp, #16]
  4102e4:	mov	x29, sp
  4102e8:	bl	401560 <getenv@plt>
  4102ec:	cbz	x0, 41032c <ferror@plt+0xed8c>
  4102f0:	adrp	x8, 428000 <ferror@plt+0x26a60>
  4102f4:	ldr	x1, [x8, #488]
  4102f8:	cbz	x1, 410320 <ferror@plt+0xed80>
  4102fc:	adrp	x8, 428000 <ferror@plt+0x26a60>
  410300:	add	x8, x8, #0x1e8
  410304:	mov	x19, x0
  410308:	add	x20, x8, #0x8
  41030c:	mov	x0, x19
  410310:	bl	4013b0 <strcasecmp@plt>
  410314:	cbz	w0, 410328 <ferror@plt+0xed88>
  410318:	ldr	x1, [x20], #8
  41031c:	cbnz	x1, 41030c <ferror@plt+0xed6c>
  410320:	mov	w0, wzr
  410324:	b	41032c <ferror@plt+0xed8c>
  410328:	mov	w0, #0x1                   	// #1
  41032c:	ldp	x20, x19, [sp, #16]
  410330:	ldp	x29, x30, [sp], #32
  410334:	ret
  410338:	stp	x29, x30, [sp, #-16]!
  41033c:	mov	x29, sp
  410340:	bl	41034c <ferror@plt+0xedac>
  410344:	ldp	x29, x30, [sp], #16
  410348:	ret
  41034c:	stp	x29, x30, [sp, #-32]!
  410350:	ldrb	w8, [x0, #513]
  410354:	str	x19, [sp, #16]
  410358:	mov	x29, sp
  41035c:	cbz	w8, 410380 <ferror@plt+0xede0>
  410360:	mov	x19, x0
  410364:	add	x2, x0, #0xb0
  410368:	mov	w1, #0x2                   	// #2
  41036c:	mov	w0, wzr
  410370:	bl	4014f0 <tcsetattr@plt>
  410374:	cmn	w0, #0x1
  410378:	b.eq	410380 <ferror@plt+0xede0>  // b.none
  41037c:	strb	wzr, [x19, #513]
  410380:	ldr	x19, [sp, #16]
  410384:	ldp	x29, x30, [sp], #32
  410388:	ret
  41038c:	sub	sp, sp, #0x60
  410390:	stp	x29, x30, [sp, #64]
  410394:	stp	x20, x19, [sp, #80]
  410398:	ldrb	w8, [x0, #513]
  41039c:	add	x29, sp, #0x40
  4103a0:	cbz	w8, 4103ac <ferror@plt+0xee0c>
  4103a4:	mov	w0, wzr
  4103a8:	b	41043c <ferror@plt+0xee9c>
  4103ac:	add	x20, x0, #0xb0
  4103b0:	mov	x19, x0
  4103b4:	mov	w0, wzr
  4103b8:	mov	x1, x20
  4103bc:	bl	4012d0 <tcgetattr@plt>
  4103c0:	cmn	w0, #0x1
  4103c4:	b.eq	410430 <ferror@plt+0xee90>  // b.none
  4103c8:	ldp	q0, q1, [x20]
  4103cc:	ldr	q2, [x20, #32]
  4103d0:	ldur	q3, [x20, #44]
  4103d4:	mov	w9, #0xfffffacd            	// #-1331
  4103d8:	stp	q0, q1, [sp]
  4103dc:	ldr	w8, [sp]
  4103e0:	ldp	w11, w10, [sp, #8]
  4103e4:	mov	x2, sp
  4103e8:	mov	w1, #0x2                   	// #2
  4103ec:	and	w8, w8, w9
  4103f0:	mov	w9, #0xffff7ff4            	// #-32780
  4103f4:	and	w9, w10, w9
  4103f8:	str	w8, [sp]
  4103fc:	orr	w8, w11, #0x30
  410400:	stp	w8, w9, [sp, #8]
  410404:	mov	w8, #0x100                 	// #256
  410408:	mov	w0, wzr
  41040c:	stur	q3, [sp, #44]
  410410:	str	q2, [sp, #32]
  410414:	strh	w8, [sp, #22]
  410418:	bl	4014f0 <tcsetattr@plt>
  41041c:	tbnz	w0, #31, 410430 <ferror@plt+0xee90>
  410420:	mov	w0, wzr
  410424:	mov	w8, #0x1                   	// #1
  410428:	strb	w8, [x19, #513]
  41042c:	b	41043c <ferror@plt+0xee9c>
  410430:	mov	w0, #0x5                   	// #5
  410434:	mov	x1, xzr
  410438:	bl	402628 <ferror@plt+0x1088>
  41043c:	ldp	x20, x19, [sp, #80]
  410440:	ldp	x29, x30, [sp, #64]
  410444:	add	sp, sp, #0x60
  410448:	ret
  41044c:	sub	sp, sp, #0x90
  410450:	stp	x29, x30, [sp, #48]
  410454:	stp	x28, x27, [sp, #64]
  410458:	stp	x26, x25, [sp, #80]
  41045c:	stp	x24, x23, [sp, #96]
  410460:	stp	x22, x21, [sp, #112]
  410464:	stp	x20, x19, [sp, #128]
  410468:	add	x29, sp, #0x30
  41046c:	mov	x20, x1
  410470:	mov	x19, x0
  410474:	bl	4107e4 <ferror@plt+0xf244>
  410478:	mov	w8, w0
  41047c:	cbz	w0, 4104a4 <ferror@plt+0xef04>
  410480:	ldp	x20, x19, [sp, #128]
  410484:	ldp	x22, x21, [sp, #112]
  410488:	ldp	x24, x23, [sp, #96]
  41048c:	ldp	x26, x25, [sp, #80]
  410490:	ldp	x28, x27, [sp, #64]
  410494:	ldp	x29, x30, [sp, #48]
  410498:	mov	w0, w8
  41049c:	add	sp, sp, #0x90
  4104a0:	ret
  4104a4:	adrp	x28, 428000 <ferror@plt+0x26a60>
  4104a8:	ldr	x8, [x28, #584]
  4104ac:	ldrh	w9, [x8, #1138]
  4104b0:	tbnz	w9, #7, 410500 <ferror@plt+0xef60>
  4104b4:	tst	x9, #0x6
  4104b8:	b.ne	410500 <ferror@plt+0xef60>  // b.any
  4104bc:	ldrb	w8, [x8, #1141]
  4104c0:	cbz	w8, 410500 <ferror@plt+0xef60>
  4104c4:	mov	x0, x20
  4104c8:	str	x20, [x19, #120]
  4104cc:	bl	401270 <strlen@plt>
  4104d0:	mov	x1, x0
  4104d4:	str	x0, [x19, #128]
  4104d8:	mov	x0, x20
  4104dc:	bl	41084c <ferror@plt+0xf2ac>
  4104e0:	ldr	x2, [x19, #128]
  4104e4:	str	x0, [x19, #136]
  4104e8:	mov	w0, #0x2                   	// #2
  4104ec:	mov	x1, x20
  4104f0:	bl	401410 <write@plt>
  4104f4:	ldr	x8, [x19, #128]
  4104f8:	cmp	x0, x8
  4104fc:	b.ne	410764 <ferror@plt+0xf1c4>  // b.any
  410500:	adrp	x9, 412000 <ferror@plt+0x10a60>
  410504:	adrp	x8, 414000 <ferror@plt+0x12a60>
  410508:	ldr	x22, [x9, #584]
  41050c:	ldr	x24, [x8, #880]
  410510:	adrp	x21, 414000 <ferror@plt+0x12a60>
  410514:	adrp	x27, 411000 <ferror@plt+0xfa60>
  410518:	mov	w0, wzr
  41051c:	add	x20, x19, #0x28
  410520:	add	x21, x21, #0xed3
  410524:	add	x26, x22, #0x1
  410528:	add	x27, x27, #0xce0
  41052c:	b	41054c <ferror@plt+0xefac>
  410530:	mov	x0, x19
  410534:	bl	410b28 <ferror@plt+0xf588>
  410538:	cbz	w0, 410708 <ferror@plt+0xf168>
  41053c:	mov	w25, wzr
  410540:	mov	w23, w0
  410544:	mov	w8, w23
  410548:	tbz	w25, #0, 410480 <ferror@plt+0xeee0>
  41054c:	mov	w8, w0
  410550:	cbnz	w0, 410480 <ferror@plt+0xeee0>
  410554:	add	x0, sp, #0x10
  410558:	add	x1, sp, #0xc
  41055c:	mov	x2, sp
  410560:	str	wzr, [sp, #12]
  410564:	str	xzr, [sp]
  410568:	bl	4108f4 <ferror@plt+0xf354>
  41056c:	cbnz	w0, 41053c <ferror@plt+0xef9c>
  410570:	ldr	w1, [sp, #12]
  410574:	sub	w8, w1, #0x1
  410578:	cmp	w8, #0x7e
  41057c:	b.hi	4105f0 <ferror@plt+0xf050>  // b.pmore
  410580:	adr	x9, 410530 <ferror@plt+0xef90>
  410584:	ldrb	w10, [x21, x8]
  410588:	add	x9, x9, x10, lsl #2
  41058c:	mov	w25, #0x1                   	// #1
  410590:	mov	w0, #0x5                   	// #5
  410594:	br	x9
  410598:	mov	x0, x19
  41059c:	bl	410d8c <ferror@plt+0xf7ec>
  4105a0:	b	4106ec <ferror@plt+0xf14c>
  4105a4:	mov	w1, #0x1                   	// #1
  4105a8:	mov	x0, x20
  4105ac:	bl	40174c <ferror@plt+0x1ac>
  4105b0:	mov	w23, wzr
  4105b4:	mov	w0, wzr
  4105b8:	mov	w25, wzr
  4105bc:	b	410544 <ferror@plt+0xefa4>
  4105c0:	mov	x0, x19
  4105c4:	bl	411298 <ferror@plt+0xfcf8>
  4105c8:	b	4106ec <ferror@plt+0xf14c>
  4105cc:	mov	x0, x19
  4105d0:	bl	410f0c <ferror@plt+0xf96c>
  4105d4:	b	4106ec <ferror@plt+0xf14c>
  4105d8:	mov	x0, x19
  4105dc:	bl	4112c4 <ferror@plt+0xfd24>
  4105e0:	b	4106ec <ferror@plt+0xf14c>
  4105e4:	mov	x0, x19
  4105e8:	bl	410f54 <ferror@plt+0xf9b4>
  4105ec:	b	4106ec <ferror@plt+0xf14c>
  4105f0:	cmp	w8, #0x19
  4105f4:	b.hi	4106dc <ferror@plt+0xf13c>  // b.pmore
  4105f8:	mov	x0, x19
  4105fc:	bl	410b28 <ferror@plt+0xf588>
  410600:	b	4106ec <ferror@plt+0xf14c>
  410604:	adrp	x1, 412000 <ferror@plt+0x10a60>
  410608:	add	x0, sp, #0x10
  41060c:	add	x1, x1, #0x238
  410610:	mov	x2, x26
  410614:	bl	401250 <memcpy@plt>
  410618:	add	x1, sp, #0x10
  41061c:	mov	x0, x19
  410620:	mov	x2, x22
  410624:	b	4106e8 <ferror@plt+0xf148>
  410628:	ldr	x8, [x19, #8]
  41062c:	ldr	x9, [x19, #144]
  410630:	mov	x0, x19
  410634:	sub	x1, x8, x9
  410638:	bl	40174c <ferror@plt+0x1ac>
  41063c:	mov	x0, x19
  410640:	mov	w1, wzr
  410644:	bl	4018c4 <ferror@plt+0x324>
  410648:	b	4106b8 <ferror@plt+0xf118>
  41064c:	adrp	x1, 414000 <ferror@plt+0x12a60>
  410650:	mov	w0, #0x2                   	// #2
  410654:	mov	w2, #0x7                   	// #7
  410658:	add	x1, x1, #0xfa6
  41065c:	bl	401410 <write@plt>
  410660:	cmp	x0, #0x7
  410664:	b.ne	4106f4 <ferror@plt+0xf154>  // b.any
  410668:	mov	w0, wzr
  41066c:	cbnz	w0, 4106ec <ferror@plt+0xf14c>
  410670:	b	4106b8 <ferror@plt+0xf118>
  410674:	mov	x0, x19
  410678:	mov	w1, wzr
  41067c:	bl	410fac <ferror@plt+0xfa0c>
  410680:	b	4106ec <ferror@plt+0xf14c>
  410684:	mov	w1, #0x1                   	// #1
  410688:	mov	x0, x19
  41068c:	mov	w25, #0x1                   	// #1
  410690:	bl	410fac <ferror@plt+0xfa0c>
  410694:	b	410544 <ferror@plt+0xefa4>
  410698:	mov	x0, x19
  41069c:	bl	410e14 <ferror@plt+0xf874>
  4106a0:	b	4106ec <ferror@plt+0xf14c>
  4106a4:	mov	x0, x19
  4106a8:	mov	x1, xzr
  4106ac:	mov	x2, x27
  4106b0:	bl	40194c <ferror@plt+0x3ac>
  4106b4:	str	xzr, [x19, #144]
  4106b8:	mov	x0, x19
  4106bc:	bl	410bd8 <ferror@plt+0xf638>
  4106c0:	b	4106ec <ferror@plt+0xf14c>
  4106c4:	mov	x0, x19
  4106c8:	bl	4112fc <ferror@plt+0xfd5c>
  4106cc:	b	4106ec <ferror@plt+0xf14c>
  4106d0:	mov	x0, x19
  4106d4:	bl	41109c <ferror@plt+0xfafc>
  4106d8:	b	4106ec <ferror@plt+0xf14c>
  4106dc:	ldr	x2, [sp]
  4106e0:	add	x1, sp, #0x10
  4106e4:	mov	x0, x19
  4106e8:	bl	4109d4 <ferror@plt+0xf434>
  4106ec:	mov	w25, #0x1                   	// #1
  4106f0:	b	410544 <ferror@plt+0xefa4>
  4106f4:	mov	w0, #0x5                   	// #5
  4106f8:	mov	x1, xzr
  4106fc:	bl	402628 <ferror@plt+0x1088>
  410700:	cbnz	w0, 4106ec <ferror@plt+0xf14c>
  410704:	b	4106b8 <ferror@plt+0xf118>
  410708:	mov	x0, x19
  41070c:	bl	4107e4 <ferror@plt+0xf244>
  410710:	cbnz	w0, 4106ec <ferror@plt+0xf14c>
  410714:	ldr	x8, [x28, #584]
  410718:	mov	w0, #0x2                   	// #2
  41071c:	ldr	x1, [x8, #1120]
  410720:	ldrb	w2, [x8, #1136]
  410724:	bl	401410 <write@plt>
  410728:	ldr	x8, [x28, #584]
  41072c:	ldrb	w8, [x8, #1136]
  410730:	cmp	x0, x8
  410734:	b.ne	410754 <ferror@plt+0xf1b4>  // b.any
  410738:	adrp	x1, 414000 <ferror@plt+0x12a60>
  41073c:	mov	w0, #0x2                   	// #2
  410740:	add	x1, x1, #0x358
  410744:	mov	x2, x24
  410748:	bl	401410 <write@plt>
  41074c:	cmp	x0, x24
  410750:	b.eq	4106b8 <ferror@plt+0xf118>  // b.none
  410754:	mov	w0, #0x5                   	// #5
  410758:	mov	x1, xzr
  41075c:	bl	402628 <ferror@plt+0x1088>
  410760:	b	4106ec <ferror@plt+0xf14c>
  410764:	mov	w0, #0x5                   	// #5
  410768:	mov	x1, xzr
  41076c:	bl	402628 <ferror@plt+0x1088>
  410770:	mov	w8, w0
  410774:	b	410480 <ferror@plt+0xeee0>
  410778:	stp	x29, x30, [sp, #-32]!
  41077c:	add	x1, x0, #0xf0
  410780:	add	x4, x0, #0x170
  410784:	add	x5, x0, #0x180
  410788:	mov	w0, #0x1                   	// #1
  41078c:	mov	x2, xzr
  410790:	mov	x3, xzr
  410794:	str	x19, [sp, #16]
  410798:	mov	x29, sp
  41079c:	mov	w19, #0x1                   	// #1
  4107a0:	bl	401390 <pselect@plt>
  4107a4:	cmp	w0, #0x0
  4107a8:	b.gt	4107d4 <ferror@plt+0xf234>
  4107ac:	add	x2, x29, #0x1c
  4107b0:	mov	w1, #0x541b                	// #21531
  4107b4:	mov	w0, wzr
  4107b8:	bl	401580 <ioctl@plt>
  4107bc:	ldr	w8, [x29, #28]
  4107c0:	cmp	w0, #0x0
  4107c4:	cset	w9, ge  // ge = tcont
  4107c8:	cmp	w8, #0x0
  4107cc:	cset	w8, gt
  4107d0:	and	w19, w9, w8
  4107d4:	mov	w0, w19
  4107d8:	ldr	x19, [sp, #16]
  4107dc:	ldp	x29, x30, [sp], #32
  4107e0:	ret
  4107e4:	stp	x29, x30, [sp, #-32]!
  4107e8:	str	x19, [sp, #16]
  4107ec:	mov	x29, sp
  4107f0:	mov	x19, x0
  4107f4:	str	xzr, [x0, #168]
  4107f8:	stp	xzr, xzr, [x0, #144]
  4107fc:	bl	4113a0 <ferror@plt+0xfe00>
  410800:	cmn	x0, #0x1
  410804:	str	x0, [x19, #160]
  410808:	b.eq	410834 <ferror@plt+0xf294>  // b.none
  41080c:	adrp	x0, 411000 <ferror@plt+0xfa60>
  410810:	add	x0, x0, #0xce0
  410814:	bl	402908 <ferror@plt+0x1368>
  410818:	mov	x1, x0
  41081c:	mov	x0, x19
  410820:	bl	4101b8 <ferror@plt+0xec18>
  410824:	mov	x0, x19
  410828:	bl	401a08 <ferror@plt+0x468>
  41082c:	mov	w0, wzr
  410830:	b	410840 <ferror@plt+0xf2a0>
  410834:	mov	w0, #0x5                   	// #5
  410838:	mov	x1, xzr
  41083c:	bl	402628 <ferror@plt+0x1088>
  410840:	ldr	x19, [sp, #16]
  410844:	ldp	x29, x30, [sp], #32
  410848:	ret
  41084c:	stp	x29, x30, [sp, #-80]!
  410850:	str	x28, [sp, #16]
  410854:	stp	x24, x23, [sp, #32]
  410858:	stp	x22, x21, [sp, #48]
  41085c:	stp	x20, x19, [sp, #64]
  410860:	mov	x29, sp
  410864:	sub	sp, sp, #0x1, lsl #12
  410868:	cbz	x1, 4108c4 <ferror@plt+0xf324>
  41086c:	mov	x20, x1
  410870:	mov	x21, x0
  410874:	mov	x23, xzr
  410878:	mov	x19, xzr
  41087c:	mov	x24, sp
  410880:	b	4108a4 <ferror@plt+0xf304>
  410884:	ldrb	w8, [x22]
  410888:	add	x9, x19, #0x1
  41088c:	strb	w8, [x24, x19]
  410890:	mov	x19, x9
  410894:	mov	w8, #0x1                   	// #1
  410898:	add	x23, x8, x23
  41089c:	cmp	x23, x20
  4108a0:	b.cs	4108c8 <ferror@plt+0xf328>  // b.hs, b.nlast
  4108a4:	add	x22, x21, x23
  4108a8:	sub	x1, x20, x23
  4108ac:	add	x2, x29, #0x18
  4108b0:	mov	x0, x22
  4108b4:	bl	411544 <ferror@plt+0xffa4>
  4108b8:	tbz	w0, #0, 410884 <ferror@plt+0xf2e4>
  4108bc:	ldr	x8, [x29, #24]
  4108c0:	b	410898 <ferror@plt+0xf2f8>
  4108c4:	mov	x19, xzr
  4108c8:	mov	x0, sp
  4108cc:	mov	x1, x19
  4108d0:	mov	x2, x19
  4108d4:	bl	4115dc <ferror@plt+0x1003c>
  4108d8:	add	sp, sp, #0x1, lsl #12
  4108dc:	ldp	x20, x19, [sp, #64]
  4108e0:	ldp	x22, x21, [sp, #48]
  4108e4:	ldp	x24, x23, [sp, #32]
  4108e8:	ldr	x28, [sp, #16]
  4108ec:	ldp	x29, x30, [sp], #80
  4108f0:	ret
  4108f4:	stp	x29, x30, [sp, #-48]!
  4108f8:	str	x21, [sp, #16]
  4108fc:	mov	x21, x0
  410900:	stp	x20, x19, [sp, #32]
  410904:	mov	x19, x2
  410908:	mov	x20, x1
  41090c:	mov	w2, #0x1                   	// #1
  410910:	mov	w0, wzr
  410914:	mov	x1, x21
  410918:	mov	x29, sp
  41091c:	bl	4014e0 <read@plt>
  410920:	cmp	x0, #0x1
  410924:	b.lt	4109a8 <ferror@plt+0xf408>  // b.tstop
  410928:	ldrb	w8, [x21]
  41092c:	tbz	w8, #7, 410984 <ferror@plt+0xf3e4>
  410930:	and	w9, w8, #0xe0
  410934:	cmp	w9, #0xc0
  410938:	b.ne	410948 <ferror@plt+0xf3a8>  // b.any
  41093c:	add	x1, x21, #0x1
  410940:	mov	w2, #0x1                   	// #1
  410944:	b	410974 <ferror@plt+0xf3d4>
  410948:	and	w9, w8, #0xf0
  41094c:	cmp	w9, #0xe0
  410950:	b.ne	410960 <ferror@plt+0xf3c0>  // b.any
  410954:	add	x1, x21, #0x1
  410958:	mov	w2, #0x2                   	// #2
  41095c:	b	410974 <ferror@plt+0xf3d4>
  410960:	and	w8, w8, #0xf8
  410964:	cmp	w8, #0xf0
  410968:	b.ne	4109a4 <ferror@plt+0xf404>  // b.any
  41096c:	add	x1, x21, #0x1
  410970:	mov	w2, #0x3                   	// #3
  410974:	mov	w0, wzr
  410978:	bl	4014e0 <read@plt>
  41097c:	cmp	x0, #0x1
  410980:	b.lt	4109a8 <ferror@plt+0xf408>  // b.tstop
  410984:	mov	w1, #0x20                  	// #32
  410988:	mov	x0, x21
  41098c:	mov	x2, x20
  410990:	bl	411718 <ferror@plt+0x10178>
  410994:	mov	x8, x0
  410998:	mov	w0, wzr
  41099c:	str	x8, [x19]
  4109a0:	b	4109c4 <ferror@plt+0xf424>
  4109a4:	mov	x0, #0xffffffffffffffff    	// #-1
  4109a8:	tbnz	x0, #63, 4109b8 <ferror@plt+0xf418>
  4109ac:	str	x0, [x19]
  4109b0:	mov	w0, #0x5                   	// #5
  4109b4:	b	4109c4 <ferror@plt+0xf424>
  4109b8:	mov	w0, #0x5                   	// #5
  4109bc:	mov	x1, xzr
  4109c0:	bl	402628 <ferror@plt+0x1088>
  4109c4:	ldp	x20, x19, [sp, #32]
  4109c8:	ldr	x21, [sp, #16]
  4109cc:	ldp	x29, x30, [sp], #48
  4109d0:	ret
  4109d4:	stp	x29, x30, [sp, #-64]!
  4109d8:	stp	x22, x21, [sp, #32]
  4109dc:	stp	x20, x19, [sp, #48]
  4109e0:	mov	x20, x0
  4109e4:	ldr	x0, [x0, #8]
  4109e8:	mov	x21, x1
  4109ec:	mov	x1, x2
  4109f0:	str	x23, [sp, #16]
  4109f4:	mov	x29, sp
  4109f8:	mov	x19, x2
  4109fc:	bl	402898 <ferror@plt+0x12f8>
  410a00:	mov	x1, x0
  410a04:	mov	x0, x20
  410a08:	bl	4016f4 <ferror@plt+0x154>
  410a0c:	ldr	x8, [x20, #8]
  410a10:	ldr	x1, [x20, #144]
  410a14:	sub	x8, x8, #0x1
  410a18:	subs	x2, x8, x1
  410a1c:	b.ne	410ab4 <ferror@plt+0xf514>  // b.any
  410a20:	mov	x0, x20
  410a24:	bl	401aa8 <ferror@plt+0x508>
  410a28:	mov	x1, x21
  410a2c:	mov	x2, x19
  410a30:	bl	401250 <memcpy@plt>
  410a34:	ldr	x8, [x20, #144]
  410a38:	ldr	x9, [x20, #8]
  410a3c:	mov	x0, x20
  410a40:	mov	w1, wzr
  410a44:	add	x8, x8, x19
  410a48:	add	x9, x19, x9
  410a4c:	str	x8, [x20, #144]
  410a50:	sub	x8, x9, #0x1
  410a54:	str	x8, [x20, #8]
  410a58:	bl	4018c4 <ferror@plt+0x324>
  410a5c:	ldr	x8, [x20, #8]
  410a60:	ldp	x0, x1, [x20, #120]
  410a64:	sub	x22, x8, #0x1
  410a68:	bl	41084c <ferror@plt+0xf2ac>
  410a6c:	ldr	x8, [x20]
  410a70:	mov	x23, x0
  410a74:	mov	x1, x22
  410a78:	mov	x2, x22
  410a7c:	mov	x0, x8
  410a80:	bl	4115dc <ferror@plt+0x1003c>
  410a84:	ldr	x8, [x20, #160]
  410a88:	add	x9, x0, x23
  410a8c:	cmp	x9, x8
  410a90:	b.cs	410afc <ferror@plt+0xf55c>  // b.hs, b.nlast
  410a94:	mov	w0, #0x2                   	// #2
  410a98:	mov	x1, x21
  410a9c:	mov	x2, x19
  410aa0:	bl	401410 <write@plt>
  410aa4:	cmp	x0, x19
  410aa8:	b.ne	410b18 <ferror@plt+0xf578>  // b.any
  410aac:	mov	w0, wzr
  410ab0:	b	410b04 <ferror@plt+0xf564>
  410ab4:	ldr	x8, [x20]
  410ab8:	add	x1, x8, x1
  410abc:	add	x0, x1, x19
  410ac0:	bl	401260 <memmove@plt>
  410ac4:	ldr	x8, [x20]
  410ac8:	ldr	x9, [x20, #144]
  410acc:	mov	x1, x21
  410ad0:	mov	x2, x19
  410ad4:	add	x0, x8, x9
  410ad8:	bl	401250 <memcpy@plt>
  410adc:	ldr	x8, [x20, #144]
  410ae0:	ldp	x10, x9, [x20]
  410ae4:	add	x8, x8, x19
  410ae8:	add	x9, x9, x19
  410aec:	str	x8, [x20, #144]
  410af0:	add	x8, x9, x10
  410af4:	str	x9, [x20, #8]
  410af8:	sturb	wzr, [x8, #-1]
  410afc:	mov	x0, x20
  410b00:	bl	410bd8 <ferror@plt+0xf638>
  410b04:	ldp	x20, x19, [sp, #48]
  410b08:	ldp	x22, x21, [sp, #32]
  410b0c:	ldr	x23, [sp, #16]
  410b10:	ldp	x29, x30, [sp], #64
  410b14:	ret
  410b18:	mov	w0, #0x5                   	// #5
  410b1c:	mov	x1, xzr
  410b20:	bl	402628 <ferror@plt+0x1088>
  410b24:	b	410b04 <ferror@plt+0xf564>
  410b28:	sub	sp, sp, #0x30
  410b2c:	stp	x29, x30, [sp, #16]
  410b30:	add	x29, sp, #0x10
  410b34:	stp	x20, x19, [sp, #32]
  410b38:	mov	w20, w1
  410b3c:	mov	w8, #0x415e                	// #16734
  410b40:	mov	w9, #0xa                   	// #10
  410b44:	add	w10, w1, #0x40
  410b48:	sub	x1, x29, #0x4
  410b4c:	mov	x19, x0
  410b50:	sturb	wzr, [x29, #-2]
  410b54:	sturh	w8, [x29, #-4]
  410b58:	strh	w9, [sp, #8]
  410b5c:	sturb	w10, [x29, #-3]
  410b60:	bl	4019bc <ferror@plt+0x41c>
  410b64:	mov	x0, x19
  410b68:	bl	410bd8 <ferror@plt+0xf638>
  410b6c:	cbnz	w0, 410bc8 <ferror@plt+0xf628>
  410b70:	mov	w1, #0x3                   	// #3
  410b74:	mov	x0, x19
  410b78:	bl	40174c <ferror@plt+0x1ac>
  410b7c:	mov	x0, x19
  410b80:	mov	w1, wzr
  410b84:	bl	4018c4 <ferror@plt+0x324>
  410b88:	sub	w8, w20, #0x3
  410b8c:	cmp	w8, #0x2
  410b90:	mov	w0, wzr
  410b94:	b.cc	410bc8 <ferror@plt+0xf628>  // b.lo, b.ul, b.last
  410b98:	add	x1, sp, #0x8
  410b9c:	mov	w0, #0x2                   	// #2
  410ba0:	mov	w2, #0x1                   	// #1
  410ba4:	bl	401410 <write@plt>
  410ba8:	cmp	x0, #0x1
  410bac:	b.ne	410bbc <ferror@plt+0xf61c>  // b.any
  410bb0:	mov	x0, x19
  410bb4:	bl	410bd8 <ferror@plt+0xf638>
  410bb8:	b	410bc8 <ferror@plt+0xf628>
  410bbc:	mov	w0, #0x5                   	// #5
  410bc0:	mov	x1, xzr
  410bc4:	bl	402628 <ferror@plt+0x1088>
  410bc8:	ldp	x20, x19, [sp, #32]
  410bcc:	ldp	x29, x30, [sp, #16]
  410bd0:	add	sp, sp, #0x30
  410bd4:	ret
  410bd8:	sub	sp, sp, #0x80
  410bdc:	stp	x29, x30, [sp, #64]
  410be0:	str	x23, [sp, #80]
  410be4:	stp	x22, x21, [sp, #96]
  410be8:	stp	x20, x19, [sp, #112]
  410bec:	ldp	x20, x8, [x0]
  410bf0:	ldp	x23, x21, [x0, #136]
  410bf4:	mov	x19, x0
  410bf8:	add	x29, sp, #0x40
  410bfc:	sub	x22, x8, #0x1
  410c00:	mov	x0, x20
  410c04:	mov	x1, x22
  410c08:	mov	x2, x21
  410c0c:	bl	4115dc <ferror@plt+0x1003c>
  410c10:	ldr	x8, [x19, #160]
  410c14:	add	x9, x0, x23
  410c18:	cmp	x9, x8
  410c1c:	b.cc	410c48 <ferror@plt+0xf6a8>  // b.lo, b.ul, b.last
  410c20:	mov	x0, x20
  410c24:	mov	x1, x22
  410c28:	mov	x2, xzr
  410c2c:	mov	x3, xzr
  410c30:	bl	411650 <ferror@plt+0x100b0>
  410c34:	ldr	x23, [x19, #136]
  410c38:	add	x20, x20, x0
  410c3c:	sub	x22, x22, x0
  410c40:	sub	x21, x21, x0
  410c44:	b	410c00 <ferror@plt+0xf660>
  410c48:	ldr	x23, [x19, #136]
  410c4c:	mov	x0, x20
  410c50:	mov	x1, x22
  410c54:	mov	x2, x22
  410c58:	bl	4115dc <ferror@plt+0x1003c>
  410c5c:	ldr	x8, [x19, #160]
  410c60:	add	x9, x0, x23
  410c64:	cmp	x9, x8
  410c68:	b.ls	410c84 <ferror@plt+0xf6e4>  // b.plast
  410c6c:	mov	x0, x20
  410c70:	mov	x1, x22
  410c74:	bl	4118a4 <ferror@plt+0x10304>
  410c78:	ldr	x23, [x19, #136]
  410c7c:	sub	x22, x22, x0
  410c80:	b	410c4c <ferror@plt+0xf6ac>
  410c84:	mov	w8, #0xd                   	// #13
  410c88:	mov	x0, sp
  410c8c:	strh	w8, [sp]
  410c90:	add	x23, x19, #0x50
  410c94:	bl	401270 <strlen@plt>
  410c98:	mov	x1, x0
  410c9c:	mov	x2, sp
  410ca0:	mov	x0, x23
  410ca4:	bl	40194c <ferror@plt+0x3ac>
  410ca8:	adrp	x8, 428000 <ferror@plt+0x26a60>
  410cac:	ldr	x8, [x8, #584]
  410cb0:	ldrh	w9, [x8, #1138]
  410cb4:	tbnz	w9, #7, 410cd4 <ferror@plt+0xf734>
  410cb8:	tst	x9, #0x6
  410cbc:	b.ne	410cd4 <ferror@plt+0xf734>  // b.any
  410cc0:	ldrb	w8, [x8, #1141]
  410cc4:	cbz	w8, 410cd4 <ferror@plt+0xf734>
  410cc8:	ldr	x1, [x19, #120]
  410ccc:	mov	x0, x23
  410cd0:	bl	4019bc <ferror@plt+0x41c>
  410cd4:	mov	x0, x23
  410cd8:	mov	x1, x20
  410cdc:	bl	4019bc <ferror@plt+0x41c>
  410ce0:	mov	w8, #0x5b1b                	// #23323
  410ce4:	movk	w8, #0x4b30, lsl #16
  410ce8:	mov	x1, sp
  410cec:	mov	x0, x23
  410cf0:	strb	wzr, [sp, #4]
  410cf4:	str	w8, [sp]
  410cf8:	bl	4019bc <ferror@plt+0x41c>
  410cfc:	mov	x0, x20
  410d00:	mov	x1, x22
  410d04:	mov	x2, x21
  410d08:	bl	4115dc <ferror@plt+0x1003c>
  410d0c:	ldr	x8, [x19, #136]
  410d10:	adds	x3, x8, x0
  410d14:	b.eq	410d38 <ferror@plt+0xf798>  // b.none
  410d18:	adrp	x2, 414000 <ferror@plt+0x12a60>
  410d1c:	add	x2, x2, #0xfd4
  410d20:	mov	x0, sp
  410d24:	mov	w1, #0x40                  	// #64
  410d28:	bl	4012c0 <snprintf@plt>
  410d2c:	mov	x1, sp
  410d30:	mov	x0, x23
  410d34:	bl	4019bc <ferror@plt+0x41c>
  410d38:	ldr	x8, [x19, #88]
  410d3c:	cbz	x8, 410d60 <ferror@plt+0xf7c0>
  410d40:	ldr	x1, [x19, #80]
  410d44:	sub	x2, x8, #0x1
  410d48:	mov	w0, #0x2                   	// #2
  410d4c:	bl	401410 <write@plt>
  410d50:	ldr	x8, [x19, #88]
  410d54:	sub	x8, x8, #0x1
  410d58:	cmp	x0, x8
  410d5c:	b.ne	410d68 <ferror@plt+0xf7c8>  // b.any
  410d60:	mov	w0, wzr
  410d64:	b	410d74 <ferror@plt+0xf7d4>
  410d68:	mov	w0, #0x5                   	// #5
  410d6c:	mov	x1, xzr
  410d70:	bl	402628 <ferror@plt+0x1088>
  410d74:	ldp	x20, x19, [sp, #112]
  410d78:	ldp	x22, x21, [sp, #96]
  410d7c:	ldr	x23, [sp, #80]
  410d80:	ldp	x29, x30, [sp, #64]
  410d84:	add	sp, sp, #0x80
  410d88:	ret
  410d8c:	stp	x29, x30, [sp, #-48]!
  410d90:	stp	x20, x19, [sp, #32]
  410d94:	ldr	x1, [x0, #144]
  410d98:	mov	x19, x0
  410d9c:	mov	w0, wzr
  410da0:	str	x21, [sp, #16]
  410da4:	mov	x29, sp
  410da8:	cbz	x1, 410e04 <ferror@plt+0xf864>
  410dac:	ldr	x8, [x19, #8]
  410db0:	sub	x21, x8, #0x1
  410db4:	cbz	x21, 410e04 <ferror@plt+0xf864>
  410db8:	ldr	x0, [x19]
  410dbc:	bl	4118a4 <ferror@plt+0x10304>
  410dc0:	ldr	x8, [x19]
  410dc4:	ldr	x9, [x19, #144]
  410dc8:	mov	x20, x0
  410dcc:	add	x1, x8, x9
  410dd0:	sub	x0, x1, x0
  410dd4:	sub	x2, x21, x9
  410dd8:	bl	401260 <memmove@plt>
  410ddc:	ldr	x8, [x19, #144]
  410de0:	ldp	x10, x9, [x19]
  410de4:	mov	x0, x19
  410de8:	sub	x8, x8, x20
  410dec:	sub	x9, x9, x20
  410df0:	str	x8, [x19, #144]
  410df4:	add	x8, x9, x10
  410df8:	str	x9, [x19, #8]
  410dfc:	sturb	wzr, [x8, #-1]
  410e00:	bl	410bd8 <ferror@plt+0xf638>
  410e04:	ldp	x20, x19, [sp, #32]
  410e08:	ldr	x21, [sp, #16]
  410e0c:	ldp	x29, x30, [sp], #48
  410e10:	ret
  410e14:	sub	sp, sp, #0x50
  410e18:	stp	x29, x30, [sp, #16]
  410e1c:	stp	x24, x23, [sp, #32]
  410e20:	stp	x22, x21, [sp, #48]
  410e24:	stp	x20, x19, [sp, #64]
  410e28:	mov	x19, x0
  410e2c:	ldr	x0, [x0]
  410e30:	ldr	x1, [x19, #144]
  410e34:	add	x29, sp, #0x10
  410e38:	bl	4118a4 <ferror@plt+0x10304>
  410e3c:	mov	x20, x0
  410e40:	ldp	x0, x8, [x19]
  410e44:	ldr	x2, [x19, #144]
  410e48:	mov	x3, xzr
  410e4c:	sub	x1, x8, #0x1
  410e50:	bl	411650 <ferror@plt+0x100b0>
  410e54:	cbz	x20, 410ef0 <ferror@plt+0xf950>
  410e58:	mov	x21, x0
  410e5c:	cmp	x0, #0x4
  410e60:	mov	w0, wzr
  410e64:	b.hi	410ef4 <ferror@plt+0xf954>  // b.pmore
  410e68:	cmp	x20, #0x4
  410e6c:	b.hi	410ef4 <ferror@plt+0xf954>  // b.pmore
  410e70:	ldr	x9, [x19, #8]
  410e74:	ldr	x8, [x19, #144]
  410e78:	sub	x9, x9, #0x1
  410e7c:	cmp	x8, x9
  410e80:	b.eq	410ef4 <ferror@plt+0xf954>  // b.none
  410e84:	ldr	x9, [x19]
  410e88:	neg	x24, x20
  410e8c:	add	x0, sp, #0x8
  410e90:	mov	x2, x20
  410e94:	add	x22, x9, x8
  410e98:	add	x23, x22, x24
  410e9c:	mov	x1, x23
  410ea0:	bl	401250 <memcpy@plt>
  410ea4:	mov	x0, x23
  410ea8:	mov	x1, x22
  410eac:	mov	x2, x21
  410eb0:	bl	401250 <memcpy@plt>
  410eb4:	ldr	x8, [x19]
  410eb8:	ldr	x9, [x19, #144]
  410ebc:	add	x1, sp, #0x8
  410ec0:	mov	x2, x20
  410ec4:	add	x8, x8, x9
  410ec8:	add	x8, x8, x24
  410ecc:	add	x0, x8, x21
  410ed0:	bl	401250 <memcpy@plt>
  410ed4:	ldr	x8, [x19, #144]
  410ed8:	sub	x9, x21, x20
  410edc:	mov	x0, x19
  410ee0:	add	x8, x9, x8
  410ee4:	str	x8, [x19, #144]
  410ee8:	bl	410bd8 <ferror@plt+0xf638>
  410eec:	b	410ef4 <ferror@plt+0xf954>
  410ef0:	mov	w0, wzr
  410ef4:	ldp	x20, x19, [sp, #64]
  410ef8:	ldp	x22, x21, [sp, #48]
  410efc:	ldp	x24, x23, [sp, #32]
  410f00:	ldp	x29, x30, [sp, #16]
  410f04:	add	sp, sp, #0x50
  410f08:	ret
  410f0c:	stp	x29, x30, [sp, #-32]!
  410f10:	ldr	x1, [x0, #144]
  410f14:	str	x19, [sp, #16]
  410f18:	mov	x29, sp
  410f1c:	cbz	x1, 410f44 <ferror@plt+0xf9a4>
  410f20:	mov	x19, x0
  410f24:	ldr	x0, [x0]
  410f28:	bl	4118a4 <ferror@plt+0x10304>
  410f2c:	ldr	x8, [x19, #144]
  410f30:	sub	x8, x8, x0
  410f34:	mov	x0, x19
  410f38:	str	x8, [x19, #144]
  410f3c:	bl	410bd8 <ferror@plt+0xf638>
  410f40:	b	410f48 <ferror@plt+0xf9a8>
  410f44:	mov	w0, wzr
  410f48:	ldr	x19, [sp, #16]
  410f4c:	ldp	x29, x30, [sp], #32
  410f50:	ret
  410f54:	stp	x29, x30, [sp, #-32]!
  410f58:	ldr	x8, [x0, #8]
  410f5c:	ldr	x2, [x0, #144]
  410f60:	str	x19, [sp, #16]
  410f64:	mov	x29, sp
  410f68:	sub	x1, x8, #0x1
  410f6c:	cmp	x2, x1
  410f70:	b.ne	410f7c <ferror@plt+0xf9dc>  // b.any
  410f74:	mov	w0, wzr
  410f78:	b	410fa0 <ferror@plt+0xfa00>
  410f7c:	mov	x19, x0
  410f80:	ldr	x0, [x0]
  410f84:	mov	x3, xzr
  410f88:	bl	411650 <ferror@plt+0x100b0>
  410f8c:	ldr	x8, [x19, #144]
  410f90:	add	x8, x8, x0
  410f94:	mov	x0, x19
  410f98:	str	x8, [x19, #144]
  410f9c:	bl	410bd8 <ferror@plt+0xf638>
  410fa0:	ldr	x19, [sp, #16]
  410fa4:	ldp	x29, x30, [sp], #32
  410fa8:	ret
  410fac:	stp	x29, x30, [sp, #-48]!
  410fb0:	stp	x20, x19, [sp, #32]
  410fb4:	ldr	x8, [x0, #48]
  410fb8:	str	x21, [sp, #16]
  410fbc:	mov	x29, sp
  410fc0:	cmp	x8, #0x2
  410fc4:	b.cs	410fd0 <ferror@plt+0xfa30>  // b.hs, b.nlast
  410fc8:	mov	w0, wzr
  410fcc:	b	41108c <ferror@plt+0xfaec>
  410fd0:	mov	x19, x0
  410fd4:	ldr	x0, [x0]
  410fd8:	mov	w21, w1
  410fdc:	add	x20, x19, #0x28
  410fe0:	bl	402908 <ferror@plt+0x1368>
  410fe4:	str	x0, [x29, #24]
  410fe8:	ldr	x8, [x19, #168]
  410fec:	ldr	x9, [x19, #48]
  410ff0:	add	x2, x29, #0x18
  410ff4:	mov	x0, x20
  410ff8:	mvn	x8, x8
  410ffc:	add	x1, x9, x8
  411000:	bl	401ab8 <ferror@plt+0x518>
  411004:	ldr	x8, [x19, #168]
  411008:	tst	w21, #0x1
  41100c:	mov	w9, #0x1                   	// #1
  411010:	cneg	x9, x9, eq  // eq = none
  411014:	add	x8, x8, x9
  411018:	cmn	x8, #0x1
  41101c:	str	x8, [x19, #168]
  411020:	b.eq	411074 <ferror@plt+0xfad4>  // b.none
  411024:	ldr	x9, [x19, #48]
  411028:	cmp	x8, x9
  41102c:	b.cs	411080 <ferror@plt+0xfae0>  // b.hs, b.nlast
  411030:	mvn	x8, x8
  411034:	add	x1, x9, x8
  411038:	mov	x0, x20
  41103c:	bl	401aa8 <ferror@plt+0x508>
  411040:	ldr	x20, [x0]
  411044:	mov	x0, x20
  411048:	bl	401270 <strlen@plt>
  41104c:	mov	x1, x0
  411050:	mov	x0, x19
  411054:	mov	x2, x20
  411058:	bl	40194c <ferror@plt+0x3ac>
  41105c:	ldr	x8, [x19, #8]
  411060:	mov	x0, x19
  411064:	sub	x8, x8, #0x1
  411068:	str	x8, [x19, #144]
  41106c:	bl	410bd8 <ferror@plt+0xf638>
  411070:	b	41108c <ferror@plt+0xfaec>
  411074:	mov	w0, wzr
  411078:	str	xzr, [x19, #168]
  41107c:	b	41108c <ferror@plt+0xfaec>
  411080:	sub	x8, x9, #0x1
  411084:	mov	w0, wzr
  411088:	str	x8, [x19, #168]
  41108c:	ldp	x20, x19, [sp, #32]
  411090:	ldr	x21, [sp, #16]
  411094:	ldp	x29, x30, [sp], #48
  411098:	ret
  41109c:	sub	sp, sp, #0x30
  4110a0:	stp	x29, x30, [sp, #16]
  4110a4:	add	x29, sp, #0x10
  4110a8:	stp	x20, x19, [sp, #32]
  4110ac:	mov	x19, x0
  4110b0:	sub	x1, x29, #0x4
  4110b4:	mov	w2, #0x1                   	// #1
  4110b8:	mov	w0, wzr
  4110bc:	bl	4014e0 <read@plt>
  4110c0:	cmn	x0, #0x1
  4110c4:	b.eq	411268 <ferror@plt+0xfcc8>  // b.none
  4110c8:	ldurb	w20, [x29, #-4]
  4110cc:	mov	w0, wzr
  4110d0:	sub	w8, w20, #0x4f
  4110d4:	cmp	w8, #0x17
  4110d8:	b.hi	41126c <ferror@plt+0xfccc>  // b.pmore
  4110dc:	adrp	x9, 414000 <ferror@plt+0x12a60>
  4110e0:	add	x9, x9, #0xf52
  4110e4:	adr	x10, 4110f4 <ferror@plt+0xfb54>
  4110e8:	ldrb	w11, [x9, x8]
  4110ec:	add	x10, x10, x11, lsl #2
  4110f0:	br	x10
  4110f4:	sub	x8, x29, #0x4
  4110f8:	orr	x1, x8, #0x1
  4110fc:	mov	w2, #0x1                   	// #1
  411100:	mov	w0, wzr
  411104:	bl	4014e0 <read@plt>
  411108:	cmn	x0, #0x1
  41110c:	b.eq	411288 <ferror@plt+0xfce8>  // b.none
  411110:	cmp	w20, #0x4f
  411114:	b.eq	41116c <ferror@plt+0xfbcc>  // b.none
  411118:	cmp	w20, #0x5b
  41111c:	b.ne	411268 <ferror@plt+0xfcc8>  // b.any
  411120:	ldurb	w20, [x29, #-3]
  411124:	sub	w8, w20, #0x30
  411128:	cmp	w8, #0x9
  41112c:	b.hi	411198 <ferror@plt+0xfbf8>  // b.pmore
  411130:	sub	x8, x29, #0x4
  411134:	orr	x1, x8, #0x2
  411138:	mov	w2, #0x1                   	// #1
  41113c:	mov	w0, wzr
  411140:	bl	4014e0 <read@plt>
  411144:	cmn	x0, #0x1
  411148:	b.eq	411288 <ferror@plt+0xfce8>  // b.none
  41114c:	ldurb	w8, [x29, #-2]
  411150:	cmp	w20, #0x33
  411154:	b.ne	41121c <ferror@plt+0xfc7c>  // b.any
  411158:	cmp	w8, #0x7e
  41115c:	b.ne	41121c <ferror@plt+0xfc7c>  // b.any
  411160:	mov	x0, x19
  411164:	bl	411b5c <ferror@plt+0x105bc>
  411168:	b	41126c <ferror@plt+0xfccc>
  41116c:	ldurb	w8, [x29, #-3]
  411170:	mov	w0, wzr
  411174:	sub	w8, w8, #0x41
  411178:	cmp	w8, #0x7
  41117c:	b.hi	41126c <ferror@plt+0xfccc>  // b.pmore
  411180:	adrp	x9, 414000 <ferror@plt+0x12a60>
  411184:	add	x9, x9, #0xf6a
  411188:	adr	x10, 4111c0 <ferror@plt+0xfc20>
  41118c:	ldrb	w11, [x9, x8]
  411190:	add	x10, x10, x11, lsl #2
  411194:	br	x10
  411198:	sub	w8, w20, #0x31
  41119c:	cmp	w8, #0x33
  4111a0:	mov	w0, wzr
  4111a4:	b.hi	41126c <ferror@plt+0xfccc>  // b.pmore
  4111a8:	adrp	x9, 414000 <ferror@plt+0x12a60>
  4111ac:	add	x9, x9, #0xf72
  4111b0:	adr	x10, 4111c0 <ferror@plt+0xfc20>
  4111b4:	ldrb	w11, [x9, x8]
  4111b8:	add	x10, x10, x11, lsl #2
  4111bc:	br	x10
  4111c0:	mov	x0, x19
  4111c4:	bl	411298 <ferror@plt+0xfcf8>
  4111c8:	b	41126c <ferror@plt+0xfccc>
  4111cc:	mov	x0, x19
  4111d0:	bl	411aa8 <ferror@plt+0x10508>
  4111d4:	b	41126c <ferror@plt+0xfccc>
  4111d8:	mov	x0, x19
  4111dc:	bl	4112c4 <ferror@plt+0xfd24>
  4111e0:	b	41126c <ferror@plt+0xfccc>
  4111e4:	mov	w1, #0x1                   	// #1
  4111e8:	mov	x0, x19
  4111ec:	bl	410fac <ferror@plt+0xfa0c>
  4111f0:	b	41126c <ferror@plt+0xfccc>
  4111f4:	mov	x0, x19
  4111f8:	mov	w1, wzr
  4111fc:	bl	410fac <ferror@plt+0xfa0c>
  411200:	b	41126c <ferror@plt+0xfccc>
  411204:	mov	x0, x19
  411208:	bl	410f54 <ferror@plt+0xf9b4>
  41120c:	b	41126c <ferror@plt+0xfccc>
  411210:	mov	x0, x19
  411214:	bl	410f0c <ferror@plt+0xf96c>
  411218:	b	41126c <ferror@plt+0xfccc>
  41121c:	cmp	w8, #0x3b
  411220:	b.ne	411268 <ferror@plt+0xfcc8>  // b.any
  411224:	sub	x1, x29, #0x4
  411228:	mov	w2, #0x2                   	// #2
  41122c:	mov	w0, wzr
  411230:	bl	4014e0 <read@plt>
  411234:	cmn	x0, #0x1
  411238:	b.eq	411288 <ferror@plt+0xfce8>  // b.none
  41123c:	ldurb	w8, [x29, #-4]
  411240:	cmp	w8, #0x35
  411244:	b.ne	411268 <ferror@plt+0xfcc8>  // b.any
  411248:	ldurb	w8, [x29, #-3]
  41124c:	cmp	w8, #0x44
  411250:	b.eq	41127c <ferror@plt+0xfcdc>  // b.none
  411254:	cmp	w8, #0x43
  411258:	b.ne	411268 <ferror@plt+0xfcc8>  // b.any
  41125c:	mov	x0, x19
  411260:	bl	411954 <ferror@plt+0x103b4>
  411264:	b	41126c <ferror@plt+0xfccc>
  411268:	mov	w0, wzr
  41126c:	ldp	x20, x19, [sp, #32]
  411270:	ldp	x29, x30, [sp, #16]
  411274:	add	sp, sp, #0x30
  411278:	ret
  41127c:	mov	x0, x19
  411280:	bl	411a08 <ferror@plt+0x10468>
  411284:	b	41126c <ferror@plt+0xfccc>
  411288:	mov	w0, #0x5                   	// #5
  41128c:	mov	x1, xzr
  411290:	bl	402628 <ferror@plt+0x1088>
  411294:	b	41126c <ferror@plt+0xfccc>
  411298:	stp	x29, x30, [sp, #-16]!
  41129c:	ldr	x8, [x0, #144]
  4112a0:	mov	x29, sp
  4112a4:	cbz	x8, 4112b8 <ferror@plt+0xfd18>
  4112a8:	str	xzr, [x0, #144]
  4112ac:	bl	410bd8 <ferror@plt+0xf638>
  4112b0:	ldp	x29, x30, [sp], #16
  4112b4:	ret
  4112b8:	mov	w0, wzr
  4112bc:	ldp	x29, x30, [sp], #16
  4112c0:	ret
  4112c4:	stp	x29, x30, [sp, #-16]!
  4112c8:	ldr	x8, [x0, #8]
  4112cc:	ldr	x9, [x0, #144]
  4112d0:	mov	x29, sp
  4112d4:	sub	x8, x8, #0x1
  4112d8:	cmp	x9, x8
  4112dc:	b.ne	4112ec <ferror@plt+0xfd4c>  // b.any
  4112e0:	mov	w0, wzr
  4112e4:	ldp	x29, x30, [sp], #16
  4112e8:	ret
  4112ec:	str	x8, [x0, #144]
  4112f0:	bl	410bd8 <ferror@plt+0xf638>
  4112f4:	ldp	x29, x30, [sp], #16
  4112f8:	ret
  4112fc:	stp	x29, x30, [sp, #-48]!
  411300:	stp	x20, x19, [sp, #32]
  411304:	ldr	x20, [x0, #144]
  411308:	mov	x19, x0
  41130c:	str	x21, [sp, #16]
  411310:	mov	x29, sp
  411314:	cbz	x20, 41133c <ferror@plt+0xfd9c>
  411318:	ldr	x8, [x19]
  41131c:	sub	x9, x20, #0x1
  411320:	ldrb	w10, [x8, x9]
  411324:	cmp	w10, #0x20
  411328:	b.ne	41133c <ferror@plt+0xfd9c>  // b.any
  41132c:	str	x9, [x19, #144]
  411330:	sub	x9, x9, #0x1
  411334:	cmn	x9, #0x1
  411338:	b.ne	411320 <ferror@plt+0xfd80>  // b.any
  41133c:	ldr	x21, [x19, #144]
  411340:	cbz	x21, 411364 <ferror@plt+0xfdc4>
  411344:	ldr	x8, [x19]
  411348:	sub	x8, x8, #0x1
  41134c:	ldrb	w9, [x8, x21]
  411350:	cmp	w9, #0x20
  411354:	b.eq	411364 <ferror@plt+0xfdc4>  // b.none
  411358:	sub	x21, x21, #0x1
  41135c:	str	x21, [x19, #144]
  411360:	cbnz	x21, 41134c <ferror@plt+0xfdac>
  411364:	ldp	x8, x9, [x19]
  411368:	add	x0, x8, x21
  41136c:	add	x1, x8, x20
  411370:	sub	x2, x9, x20
  411374:	bl	401260 <memmove@plt>
  411378:	ldr	x8, [x19, #8]
  41137c:	sub	x9, x21, x20
  411380:	mov	x0, x19
  411384:	add	x8, x9, x8
  411388:	str	x8, [x19, #8]
  41138c:	bl	410bd8 <ferror@plt+0xf638>
  411390:	ldp	x20, x19, [sp, #32]
  411394:	ldr	x21, [sp, #16]
  411398:	ldp	x29, x30, [sp], #48
  41139c:	ret
  4113a0:	sub	sp, sp, #0x70
  4113a4:	stp	x29, x30, [sp, #80]
  4113a8:	add	x29, sp, #0x50
  4113ac:	sub	x2, x29, #0x8
  4113b0:	mov	w0, #0x2                   	// #2
  4113b4:	mov	w1, #0x5413                	// #21523
  4113b8:	stp	x20, x19, [sp, #96]
  4113bc:	bl	401580 <ioctl@plt>
  4113c0:	cmn	w0, #0x1
  4113c4:	b.eq	4113d0 <ferror@plt+0xfe30>  // b.none
  4113c8:	ldurh	w19, [x29, #-6]
  4113cc:	cbnz	x19, 411458 <ferror@plt+0xfeb8>
  4113d0:	bl	41146c <ferror@plt+0xfecc>
  4113d4:	cmn	x0, #0x1
  4113d8:	b.eq	411454 <ferror@plt+0xfeb4>  // b.none
  4113dc:	adrp	x1, 414000 <ferror@plt+0x12a60>
  4113e0:	mov	x20, x0
  4113e4:	add	x1, x1, #0xfae
  4113e8:	mov	w0, #0x2                   	// #2
  4113ec:	mov	w2, #0x6                   	// #6
  4113f0:	bl	401410 <write@plt>
  4113f4:	cmp	x0, #0x6
  4113f8:	b.ne	411454 <ferror@plt+0xfeb4>  // b.any
  4113fc:	bl	41146c <ferror@plt+0xfecc>
  411400:	cmn	x0, #0x1
  411404:	b.eq	411454 <ferror@plt+0xfeb4>  // b.none
  411408:	mov	x19, x0
  41140c:	subs	x3, x0, x20
  411410:	b.ls	411458 <ferror@plt+0xfeb8>  // b.plast
  411414:	adrp	x2, 414000 <ferror@plt+0x12a60>
  411418:	add	x2, x2, #0xfb5
  41141c:	add	x0, sp, #0x8
  411420:	mov	w1, #0x40                  	// #64
  411424:	bl	4012c0 <snprintf@plt>
  411428:	add	x0, sp, #0x8
  41142c:	bl	401270 <strlen@plt>
  411430:	mov	x20, x0
  411434:	add	x1, sp, #0x8
  411438:	mov	w0, #0x2                   	// #2
  41143c:	mov	x2, x20
  411440:	bl	401410 <write@plt>
  411444:	cmp	x0, x20
  411448:	b.eq	411458 <ferror@plt+0xfeb8>  // b.none
  41144c:	mov	x19, #0xffffffffffffffff    	// #-1
  411450:	b	411458 <ferror@plt+0xfeb8>
  411454:	mov	w19, #0x50                  	// #80
  411458:	mov	x0, x19
  41145c:	ldp	x20, x19, [sp, #96]
  411460:	ldp	x29, x30, [sp, #80]
  411464:	add	sp, sp, #0x70
  411468:	ret
  41146c:	sub	sp, sp, #0x80
  411470:	adrp	x1, 414000 <ferror@plt+0x12a60>
  411474:	add	x1, x1, #0xfbc
  411478:	mov	w0, #0x2                   	// #2
  41147c:	mov	w2, #0x4                   	// #4
  411480:	stp	x29, x30, [sp, #80]
  411484:	str	x21, [sp, #96]
  411488:	stp	x20, x19, [sp, #112]
  41148c:	add	x29, sp, #0x50
  411490:	bl	401410 <write@plt>
  411494:	cmp	x0, #0x4
  411498:	b.ne	41152c <ferror@plt+0xff8c>  // b.any
  41149c:	mov	x20, xzr
  4114a0:	add	x21, sp, #0x10
  4114a4:	add	x19, x21, x20
  4114a8:	mov	w2, #0x1                   	// #1
  4114ac:	mov	w0, wzr
  4114b0:	mov	x1, x19
  4114b4:	bl	4014e0 <read@plt>
  4114b8:	cmp	x0, #0x1
  4114bc:	b.ne	4114d8 <ferror@plt+0xff38>  // b.any
  4114c0:	ldrb	w8, [x19]
  4114c4:	cmp	w8, #0x52
  4114c8:	b.eq	4114d8 <ferror@plt+0xff38>  // b.none
  4114cc:	add	x20, x20, #0x1
  4114d0:	cmp	x20, #0x3f
  4114d4:	b.ne	4114a4 <ferror@plt+0xff04>  // b.any
  4114d8:	add	x8, sp, #0x10
  4114dc:	strb	wzr, [x8, x20]
  4114e0:	ldrb	w8, [sp, #16]
  4114e4:	cmp	w8, #0x1b
  4114e8:	b.ne	41152c <ferror@plt+0xff8c>  // b.any
  4114ec:	ldrb	w8, [sp, #17]
  4114f0:	cmp	w8, #0x5b
  4114f4:	b.ne	41152c <ferror@plt+0xff8c>  // b.any
  4114f8:	add	x8, sp, #0x10
  4114fc:	adrp	x1, 414000 <ferror@plt+0x12a60>
  411500:	orr	x0, x8, #0x2
  411504:	add	x1, x1, #0xfc1
  411508:	add	x2, sp, #0x8
  41150c:	add	x3, x29, #0x18
  411510:	bl	401520 <__isoc99_sscanf@plt>
  411514:	cmp	w0, #0x2
  411518:	b.ne	41152c <ferror@plt+0xff8c>  // b.any
  41151c:	ldr	x8, [x29, #24]
  411520:	cmp	x8, #0x10, lsl #12
  411524:	csel	x0, x8, xzr, cc  // cc = lo, ul, last
  411528:	b	411530 <ferror@plt+0xff90>
  41152c:	mov	x0, #0xffffffffffffffff    	// #-1
  411530:	ldp	x20, x19, [sp, #112]
  411534:	ldr	x21, [sp, #96]
  411538:	ldp	x29, x30, [sp, #80]
  41153c:	add	sp, sp, #0x80
  411540:	ret
  411544:	cmp	x1, #0x3
  411548:	b.cc	41155c <ferror@plt+0xffbc>  // b.lo, b.ul, b.last
  41154c:	ldrh	w8, [x0]
  411550:	mov	w9, #0x5b1b                	// #23323
  411554:	cmp	w8, w9
  411558:	b.eq	411564 <ferror@plt+0xffc4>  // b.none
  41155c:	mov	w0, wzr
  411560:	ret
  411564:	mov	w9, #0x3                   	// #3
  411568:	mov	w10, #0x2                   	// #2
  41156c:	mov	w8, #0x1                   	// #1
  411570:	movk	w9, #0x408, lsl #16
  411574:	cmp	x1, x10
  411578:	b.eq	4115cc <ferror@plt+0x1002c>  // b.none
  41157c:	ldrb	w11, [x0, x10]
  411580:	add	x10, x10, #0x1
  411584:	cmp	w11, #0x49
  411588:	b.eq	41159c <ferror@plt+0xfffc>  // b.none
  41158c:	sub	w12, w11, #0x41
  411590:	and	w12, w12, #0xff
  411594:	cmp	w12, #0xb
  411598:	b.cc	4115b8 <ferror@plt+0x10018>  // b.lo, b.ul, b.last
  41159c:	sub	w12, w11, #0x53
  4115a0:	cmp	w12, #0x1a
  4115a4:	mov	w11, wzr
  4115a8:	b.hi	4115c0 <ferror@plt+0x10020>  // b.pmore
  4115ac:	lsl	w12, w8, w12
  4115b0:	tst	w12, w9
  4115b4:	b.eq	4115c0 <ferror@plt+0x10020>  // b.none
  4115b8:	mov	w11, #0x1                   	// #1
  4115bc:	str	x10, [x2]
  4115c0:	cbz	w11, 411574 <ferror@plt+0xffd4>
  4115c4:	cbnz	w11, 4115d4 <ferror@plt+0x10034>
  4115c8:	b	41155c <ferror@plt+0xffbc>
  4115cc:	mov	w11, wzr
  4115d0:	cbz	w11, 41155c <ferror@plt+0xffbc>
  4115d4:	mov	w0, #0x1                   	// #1
  4115d8:	ret
  4115dc:	stp	x29, x30, [sp, #-64]!
  4115e0:	str	x23, [sp, #16]
  4115e4:	stp	x22, x21, [sp, #32]
  4115e8:	stp	x20, x19, [sp, #48]
  4115ec:	mov	x29, sp
  4115f0:	cbz	x2, 411634 <ferror@plt+0x10094>
  4115f4:	mov	x19, x2
  4115f8:	mov	x20, x1
  4115fc:	mov	x21, x0
  411600:	mov	x22, xzr
  411604:	mov	x23, xzr
  411608:	add	x3, x29, #0x18
  41160c:	mov	x0, x21
  411610:	mov	x1, x20
  411614:	mov	x2, x23
  411618:	bl	411650 <ferror@plt+0x100b0>
  41161c:	ldr	x8, [x29, #24]
  411620:	add	x23, x0, x23
  411624:	cmp	x23, x19
  411628:	add	x22, x8, x22
  41162c:	b.cc	411608 <ferror@plt+0x10068>  // b.lo, b.ul, b.last
  411630:	b	411638 <ferror@plt+0x10098>
  411634:	mov	x22, xzr
  411638:	mov	x0, x22
  41163c:	ldp	x20, x19, [sp, #48]
  411640:	ldp	x22, x21, [sp, #32]
  411644:	ldr	x23, [sp, #16]
  411648:	ldp	x29, x30, [sp], #64
  41164c:	ret
  411650:	sub	sp, sp, #0x50
  411654:	stp	x29, x30, [sp, #16]
  411658:	add	x29, sp, #0x10
  41165c:	stp	x22, x21, [sp, #48]
  411660:	stp	x20, x19, [sp, #64]
  411664:	mov	x19, x2
  411668:	mov	x20, x1
  41166c:	mov	x21, x0
  411670:	add	x0, x0, x2
  411674:	sub	x1, x1, x2
  411678:	sub	x2, x29, #0x4
  41167c:	stp	x24, x23, [sp, #32]
  411680:	mov	x22, x3
  411684:	bl	411718 <ferror@plt+0x10178>
  411688:	ldur	w24, [x29, #-4]
  41168c:	mov	x23, x0
  411690:	mov	w0, w24
  411694:	bl	411808 <ferror@plt+0x10268>
  411698:	tbz	w0, #0, 4116a4 <ferror@plt+0x10104>
  41169c:	mov	x0, xzr
  4116a0:	b	411700 <ferror@plt+0x10160>
  4116a4:	cbz	x22, 4116c0 <ferror@plt+0x10120>
  4116a8:	mov	w0, w24
  4116ac:	bl	411850 <ferror@plt+0x102b0>
  4116b0:	tst	w0, #0x1
  4116b4:	mov	w8, #0x1                   	// #1
  4116b8:	cinc	x8, x8, ne  // ne = any
  4116bc:	str	x8, [x22]
  4116c0:	add	x23, x23, x19
  4116c4:	cmp	x23, x20
  4116c8:	b.cs	4116fc <ferror@plt+0x1015c>  // b.hs, b.nlast
  4116cc:	add	x0, x21, x23
  4116d0:	sub	x1, x20, x23
  4116d4:	sub	x2, x29, #0x4
  4116d8:	bl	411718 <ferror@plt+0x10178>
  4116dc:	ldur	w8, [x29, #-4]
  4116e0:	mov	x22, x0
  4116e4:	mov	w0, w8
  4116e8:	bl	411808 <ferror@plt+0x10268>
  4116ec:	tbz	w0, #0, 4116fc <ferror@plt+0x1015c>
  4116f0:	add	x23, x22, x23
  4116f4:	cmp	x23, x20
  4116f8:	b.cc	4116cc <ferror@plt+0x1012c>  // b.lo, b.ul, b.last
  4116fc:	sub	x0, x23, x19
  411700:	ldp	x20, x19, [sp, #64]
  411704:	ldp	x22, x21, [sp, #48]
  411708:	ldp	x24, x23, [sp, #32]
  41170c:	ldp	x29, x30, [sp, #16]
  411710:	add	sp, sp, #0x50
  411714:	ret
  411718:	cbz	x1, 4117f0 <ferror@plt+0x10250>
  41171c:	ldrb	w9, [x0]
  411720:	tbnz	w9, #7, 411734 <ferror@plt+0x10194>
  411724:	mov	w8, wzr
  411728:	mov	w0, #0x1                   	// #1
  41172c:	str	w9, [x2]
  411730:	b	4117ec <ferror@plt+0x1024c>
  411734:	and	w8, w9, #0xe0
  411738:	cmp	w8, #0xc0
  41173c:	b.ne	411764 <ferror@plt+0x101c4>  // b.any
  411740:	cmp	x1, #0x2
  411744:	b.cc	4117e8 <ferror@plt+0x10248>  // b.lo, b.ul, b.last
  411748:	ldrb	w10, [x0, #1]
  41174c:	mov	w8, wzr
  411750:	mov	w0, #0x2                   	// #2
  411754:	and	w10, w10, #0x3f
  411758:	bfi	w10, w9, #6, #5
  41175c:	str	w10, [x2]
  411760:	b	4117ec <ferror@plt+0x1024c>
  411764:	and	w8, w9, #0xf0
  411768:	cmp	w8, #0xe0
  41176c:	b.ne	4117a0 <ferror@plt+0x10200>  // b.any
  411770:	cmp	x1, #0x3
  411774:	b.cc	4117e8 <ferror@plt+0x10248>  // b.lo, b.ul, b.last
  411778:	ldrb	w10, [x0, #1]
  41177c:	ldrb	w11, [x0, #2]
  411780:	ubfiz	w9, w9, #12, #4
  411784:	mov	w8, wzr
  411788:	and	w10, w10, #0x3f
  41178c:	bfi	w9, w10, #6, #6
  411790:	bfxil	w9, w11, #0, #6
  411794:	str	w9, [x2]
  411798:	mov	w0, #0x3                   	// #3
  41179c:	b	4117ec <ferror@plt+0x1024c>
  4117a0:	and	w8, w9, #0xf8
  4117a4:	cmp	w8, #0xf0
  4117a8:	b.ne	4117fc <ferror@plt+0x1025c>  // b.any
  4117ac:	cmp	x1, #0x4
  4117b0:	b.cc	4117e8 <ferror@plt+0x10248>  // b.lo, b.ul, b.last
  4117b4:	ldrb	w10, [x0, #1]
  4117b8:	ldrb	w11, [x0, #2]
  4117bc:	ldrb	w12, [x0, #3]
  4117c0:	ubfiz	w9, w9, #18, #3
  4117c4:	and	w10, w10, #0x3f
  4117c8:	and	w11, w11, #0x3f
  4117cc:	bfi	w9, w10, #12, #6
  4117d0:	bfi	w9, w11, #6, #6
  4117d4:	bfxil	w9, w12, #0, #6
  4117d8:	mov	w8, wzr
  4117dc:	str	w9, [x2]
  4117e0:	mov	w0, #0x4                   	// #4
  4117e4:	b	4117ec <ferror@plt+0x1024c>
  4117e8:	mov	w8, #0x1                   	// #1
  4117ec:	cbz	w8, 4117f8 <ferror@plt+0x10258>
  4117f0:	mov	w0, #0x1                   	// #1
  4117f4:	str	wzr, [x2]
  4117f8:	ret
  4117fc:	mov	w8, wzr
  411800:	mov	w9, #0xfffd                	// #65533
  411804:	b	411728 <ferror@plt+0x10188>
  411808:	adrp	x8, 414000 <ferror@plt+0x12a60>
  41180c:	ldr	x8, [x8]
  411810:	cbz	x8, 411840 <ferror@plt+0x102a0>
  411814:	adrp	x10, 412000 <ferror@plt+0x10a60>
  411818:	mov	x9, xzr
  41181c:	add	x10, x10, #0x598
  411820:	ldr	w11, [x10, x9, lsl #2]
  411824:	cmp	w11, w0
  411828:	b.hi	411840 <ferror@plt+0x102a0>  // b.pmore
  41182c:	cmp	w11, w0
  411830:	b.eq	411848 <ferror@plt+0x102a8>  // b.none
  411834:	add	x9, x9, #0x1
  411838:	cmp	x9, x8
  41183c:	b.cc	411820 <ferror@plt+0x10280>  // b.lo, b.ul, b.last
  411840:	mov	w0, wzr
  411844:	ret
  411848:	mov	w0, #0x1                   	// #1
  41184c:	ret
  411850:	adrp	x8, 412000 <ferror@plt+0x10a60>
  411854:	ldr	x8, [x8, #1424]
  411858:	cbz	x8, 411894 <ferror@plt+0x102f4>
  41185c:	adrp	x10, 412000 <ferror@plt+0x10a60>
  411860:	add	x10, x10, #0x250
  411864:	mov	x9, xzr
  411868:	add	x10, x10, #0x4
  41186c:	ldur	w11, [x10, #-4]
  411870:	cmp	w11, w0
  411874:	b.hi	411894 <ferror@plt+0x102f4>  // b.pmore
  411878:	ldr	w11, [x10]
  41187c:	cmp	w11, w0
  411880:	b.cs	41189c <ferror@plt+0x102fc>  // b.hs, b.nlast
  411884:	add	x9, x9, #0x1
  411888:	cmp	x9, x8
  41188c:	add	x10, x10, #0x8
  411890:	b.cc	41186c <ferror@plt+0x102cc>  // b.lo, b.ul, b.last
  411894:	mov	w0, wzr
  411898:	ret
  41189c:	mov	w0, #0x1                   	// #1
  4118a0:	ret
  4118a4:	sub	sp, sp, #0x40
  4118a8:	stp	x22, x21, [sp, #32]
  4118ac:	stp	x20, x19, [sp, #48]
  4118b0:	mov	x19, x1
  4118b4:	mov	x21, x0
  4118b8:	mov	x22, x1
  4118bc:	stp	x29, x30, [sp, #16]
  4118c0:	add	x29, sp, #0x10
  4118c4:	cbz	x22, 411904 <ferror@plt+0x10364>
  4118c8:	mov	x0, x21
  4118cc:	mov	x1, x22
  4118d0:	bl	411920 <ferror@plt+0x10380>
  4118d4:	sub	x22, x22, x0
  4118d8:	mov	x1, x0
  4118dc:	add	x0, x21, x22
  4118e0:	sub	x2, x29, #0x4
  4118e4:	bl	411718 <ferror@plt+0x10178>
  4118e8:	ldur	w0, [x29, #-4]
  4118ec:	bl	411808 <ferror@plt+0x10268>
  4118f0:	sub	x8, x19, x22
  4118f4:	tst	w0, #0x1
  4118f8:	csel	x20, x20, x8, ne  // ne = any
  4118fc:	tbnz	w0, #0, 4118c4 <ferror@plt+0x10324>
  411900:	b	411908 <ferror@plt+0x10368>
  411904:	mov	x20, xzr
  411908:	mov	x0, x20
  41190c:	ldp	x20, x19, [sp, #48]
  411910:	ldp	x22, x21, [sp, #32]
  411914:	ldp	x29, x30, [sp, #16]
  411918:	add	sp, sp, #0x40
  41191c:	ret
  411920:	sub	x9, x1, #0x1
  411924:	mov	x8, x9
  411928:	cmp	x9, x1
  41192c:	b.cs	411944 <ferror@plt+0x103a4>  // b.hs, b.nlast
  411930:	ldrb	w9, [x0, x8]
  411934:	and	w9, w9, #0xc0
  411938:	cmp	w9, #0x80
  41193c:	sub	x9, x8, #0x1
  411940:	b.eq	411924 <ferror@plt+0x10384>  // b.none
  411944:	cmp	x8, x1
  411948:	csel	x8, x8, xzr, cc  // cc = lo, ul, last
  41194c:	sub	x0, x1, x8
  411950:	ret
  411954:	stp	x29, x30, [sp, #-48]!
  411958:	stp	x20, x19, [sp, #32]
  41195c:	ldr	x8, [x0, #8]
  411960:	str	x21, [sp, #16]
  411964:	mov	x29, sp
  411968:	subs	x20, x8, #0x1
  41196c:	b.eq	4119f4 <ferror@plt+0x10454>  // b.none
  411970:	ldr	x8, [x0, #144]
  411974:	mov	x19, x0
  411978:	cmp	x8, x20
  41197c:	b.cs	4119f4 <ferror@plt+0x10454>  // b.hs, b.nlast
  411980:	ldr	x21, [x19, #144]
  411984:	cmp	x21, x20
  411988:	b.cs	4119b4 <ferror@plt+0x10414>  // b.hs, b.nlast
  41198c:	bl	401470 <__ctype_b_loc@plt>
  411990:	ldr	x8, [x0]
  411994:	ldr	x9, [x19]
  411998:	ldrb	w10, [x9, x21]
  41199c:	ldrh	w10, [x8, x10, lsl #1]
  4119a0:	tbz	w10, #13, 4119b4 <ferror@plt+0x10414>
  4119a4:	add	x21, x21, #0x1
  4119a8:	cmp	x20, x21
  4119ac:	str	x21, [x19, #144]
  4119b0:	b.ne	411998 <ferror@plt+0x103f8>  // b.any
  4119b4:	ldr	x21, [x19, #144]
  4119b8:	cmp	x21, x20
  4119bc:	b.cs	4119e8 <ferror@plt+0x10448>  // b.hs, b.nlast
  4119c0:	bl	401470 <__ctype_b_loc@plt>
  4119c4:	ldr	x8, [x0]
  4119c8:	ldr	x9, [x19]
  4119cc:	ldrb	w10, [x9, x21]
  4119d0:	ldrh	w10, [x8, x10, lsl #1]
  4119d4:	tbnz	w10, #13, 4119e8 <ferror@plt+0x10448>
  4119d8:	add	x21, x21, #0x1
  4119dc:	cmp	x20, x21
  4119e0:	str	x21, [x19, #144]
  4119e4:	b.ne	4119cc <ferror@plt+0x1042c>  // b.any
  4119e8:	mov	x0, x19
  4119ec:	bl	410bd8 <ferror@plt+0xf638>
  4119f0:	b	4119f8 <ferror@plt+0x10458>
  4119f4:	mov	w0, wzr
  4119f8:	ldp	x20, x19, [sp, #32]
  4119fc:	ldr	x21, [sp, #16]
  411a00:	ldp	x29, x30, [sp], #48
  411a04:	ret
  411a08:	stp	x29, x30, [sp, #-32]!
  411a0c:	stp	x20, x19, [sp, #16]
  411a10:	ldr	x8, [x0, #8]
  411a14:	mov	x29, sp
  411a18:	cmp	x8, #0x1
  411a1c:	b.ne	411a28 <ferror@plt+0x10488>  // b.any
  411a20:	mov	w0, wzr
  411a24:	b	411a9c <ferror@plt+0x104fc>
  411a28:	ldr	x20, [x0, #144]
  411a2c:	mov	x19, x0
  411a30:	cbz	x20, 411a60 <ferror@plt+0x104c0>
  411a34:	bl	401470 <__ctype_b_loc@plt>
  411a38:	ldr	x8, [x0]
  411a3c:	ldr	x9, [x19]
  411a40:	sub	x10, x20, #0x1
  411a44:	ldrb	w11, [x9, x10]
  411a48:	ldrh	w11, [x8, x11, lsl #1]
  411a4c:	tbz	w11, #13, 411a60 <ferror@plt+0x104c0>
  411a50:	str	x10, [x19, #144]
  411a54:	sub	x10, x10, #0x1
  411a58:	cmn	x10, #0x1
  411a5c:	b.ne	411a44 <ferror@plt+0x104a4>  // b.any
  411a60:	ldr	x20, [x19, #144]
  411a64:	cbz	x20, 411a94 <ferror@plt+0x104f4>
  411a68:	bl	401470 <__ctype_b_loc@plt>
  411a6c:	ldr	x8, [x0]
  411a70:	ldr	x9, [x19]
  411a74:	sub	x10, x20, #0x1
  411a78:	ldrb	w11, [x9, x10]
  411a7c:	ldrh	w11, [x8, x11, lsl #1]
  411a80:	tbnz	w11, #13, 411a94 <ferror@plt+0x104f4>
  411a84:	str	x10, [x19, #144]
  411a88:	sub	x10, x10, #0x1
  411a8c:	cmn	x10, #0x1
  411a90:	b.ne	411a78 <ferror@plt+0x104d8>  // b.any
  411a94:	mov	x0, x19
  411a98:	bl	410bd8 <ferror@plt+0xf638>
  411a9c:	ldp	x20, x19, [sp, #16]
  411aa0:	ldp	x29, x30, [sp], #32
  411aa4:	ret
  411aa8:	stp	x29, x30, [sp, #-32]!
  411aac:	stp	x20, x19, [sp, #16]
  411ab0:	ldr	x8, [x0, #8]
  411ab4:	ldr	x9, [x0, #144]
  411ab8:	mov	x19, x0
  411abc:	mov	x29, sp
  411ac0:	sub	x8, x8, #0x1
  411ac4:	cmp	x9, x8
  411ac8:	b.cs	411af4 <ferror@plt+0x10554>  // b.hs, b.nlast
  411acc:	ldr	x10, [x19]
  411ad0:	mov	x20, x9
  411ad4:	ldrb	w11, [x10, x20]
  411ad8:	cmp	w11, #0x20
  411adc:	b.ne	411af8 <ferror@plt+0x10558>  // b.any
  411ae0:	add	x20, x20, #0x1
  411ae4:	cmp	x8, x20
  411ae8:	b.ne	411ad4 <ferror@plt+0x10534>  // b.any
  411aec:	mov	x20, x8
  411af0:	b	411af8 <ferror@plt+0x10558>
  411af4:	mov	x20, x9
  411af8:	cmp	x8, x20
  411afc:	b.ls	411b20 <ferror@plt+0x10580>  // b.plast
  411b00:	ldr	x10, [x19]
  411b04:	ldrb	w11, [x10, x20]
  411b08:	cmp	w11, #0x20
  411b0c:	b.eq	411b20 <ferror@plt+0x10580>  // b.none
  411b10:	add	x20, x20, #0x1
  411b14:	cmp	x8, x20
  411b18:	b.ne	411b04 <ferror@plt+0x10564>  // b.any
  411b1c:	mov	x20, x8
  411b20:	ldr	x10, [x19]
  411b24:	sub	x2, x8, x20
  411b28:	add	x0, x10, x9
  411b2c:	add	x1, x10, x20
  411b30:	bl	401260 <memmove@plt>
  411b34:	ldr	x8, [x19, #144]
  411b38:	ldr	x9, [x19, #8]
  411b3c:	mov	x0, x19
  411b40:	sub	x8, x8, x20
  411b44:	add	x8, x8, x9
  411b48:	str	x8, [x19, #8]
  411b4c:	bl	410bd8 <ferror@plt+0xf638>
  411b50:	ldp	x20, x19, [sp, #16]
  411b54:	ldp	x29, x30, [sp], #32
  411b58:	ret
  411b5c:	stp	x29, x30, [sp, #-48]!
  411b60:	stp	x20, x19, [sp, #32]
  411b64:	ldr	x8, [x0, #8]
  411b68:	str	x21, [sp, #16]
  411b6c:	mov	x29, sp
  411b70:	subs	x20, x8, #0x1
  411b74:	b.eq	411bd8 <ferror@plt+0x10638>  // b.none
  411b78:	ldr	x2, [x0, #144]
  411b7c:	mov	x19, x0
  411b80:	cmp	x2, x20
  411b84:	b.cs	411bd8 <ferror@plt+0x10638>  // b.hs, b.nlast
  411b88:	ldr	x0, [x19]
  411b8c:	mov	x1, x20
  411b90:	mov	x3, xzr
  411b94:	bl	411650 <ferror@plt+0x100b0>
  411b98:	ldr	x8, [x19]
  411b9c:	ldr	x9, [x19, #144]
  411ba0:	mov	x21, x0
  411ba4:	sub	x10, x20, x0
  411ba8:	add	x0, x8, x9
  411bac:	add	x1, x0, x21
  411bb0:	sub	x2, x10, x9
  411bb4:	bl	401260 <memmove@plt>
  411bb8:	ldp	x9, x8, [x19]
  411bbc:	mov	x0, x19
  411bc0:	sub	x8, x8, x21
  411bc4:	str	x8, [x19, #8]
  411bc8:	add	x8, x8, x9
  411bcc:	sturb	wzr, [x8, #-1]
  411bd0:	bl	410bd8 <ferror@plt+0xf638>
  411bd4:	b	411bdc <ferror@plt+0x1063c>
  411bd8:	mov	w0, wzr
  411bdc:	ldp	x20, x19, [sp, #32]
  411be0:	ldr	x21, [sp, #16]
  411be4:	ldp	x29, x30, [sp], #48
  411be8:	ret
  411bec:	nop
  411bf0:	stp	x29, x30, [sp, #-64]!
  411bf4:	mov	x29, sp
  411bf8:	stp	x19, x20, [sp, #16]
  411bfc:	adrp	x20, 427000 <ferror@plt+0x25a60>
  411c00:	add	x20, x20, #0xdf0
  411c04:	stp	x21, x22, [sp, #32]
  411c08:	adrp	x21, 427000 <ferror@plt+0x25a60>
  411c0c:	add	x21, x21, #0xde8
  411c10:	sub	x20, x20, x21
  411c14:	mov	w22, w0
  411c18:	stp	x23, x24, [sp, #48]
  411c1c:	mov	x23, x1
  411c20:	mov	x24, x2
  411c24:	bl	401210 <memcpy@plt-0x40>
  411c28:	cmp	xzr, x20, asr #3
  411c2c:	b.eq	411c58 <ferror@plt+0x106b8>  // b.none
  411c30:	asr	x20, x20, #3
  411c34:	mov	x19, #0x0                   	// #0
  411c38:	ldr	x3, [x21, x19, lsl #3]
  411c3c:	mov	x2, x24
  411c40:	add	x19, x19, #0x1
  411c44:	mov	x1, x23
  411c48:	mov	w0, w22
  411c4c:	blr	x3
  411c50:	cmp	x20, x19
  411c54:	b.ne	411c38 <ferror@plt+0x10698>  // b.any
  411c58:	ldp	x19, x20, [sp, #16]
  411c5c:	ldp	x21, x22, [sp, #32]
  411c60:	ldp	x23, x24, [sp, #48]
  411c64:	ldp	x29, x30, [sp], #64
  411c68:	ret
  411c6c:	nop
  411c70:	ret
  411c74:	nop
  411c78:	mov	x2, x1
  411c7c:	mov	w1, w0
  411c80:	mov	w0, #0x0                   	// #0
  411c84:	b	401510 <__fxstat@plt>

Disassembly of section .fini:

0000000000411c88 <.fini>:
  411c88:	stp	x29, x30, [sp, #-16]!
  411c8c:	mov	x29, sp
  411c90:	ldp	x29, x30, [sp], #16
  411c94:	ret
