# Digital-Alarm-Clock
FPGA alarm clock system   
<img src="https://user-images.githubusercontent.com/51766769/103549869-0a3fe880-4e76-11eb-9a01-69da9dc0f6ca.jpg" width="200">
<img src="https://user-images.githubusercontent.com/51766769/103549877-0ca24280-4e76-11eb-88a8-2bdbaae3ae10.jpg" width="200">
<img src="https://user-images.githubusercontent.com/51766769/103549881-0e6c0600-4e76-11eb-9220-d6d40bdff337.jpg" width="200">   
Design and implementation of an FPGA-based Alarm Clock using VHDL in Quartus Prime software targeted for Intel MAX 10 FPGA. The alarm clock can set the time, set an alarm time, snooze, and reset. An LED will turn on when the time reaches the alarm and will turn off when the user presses the snooze switch. The time is displayed in the military time format using seven segment displays. The entire project was soldered onto a PCB.
