<HTML>
<HEAD><TITLE>Synthesis Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
#Build: Synplify Pro (R) M-2017.03L-SP1-1, Build 086R, Aug  4 2017
#install: C:\Program Files\lscc\diamond\3.10_x64\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-HAL5TRF

# Thu Nov 14 11:34:16 2019

#Implementation: impl_led_fsm

Synopsys HDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\Program Files\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo2.v" (library work)
@I::"C:\Program Files\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\Program Files\lscc\diamond\3.10_x64\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Program Files\lscc\diamond\3.10_x64\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Program Files\lscc\diamond\3.10_x64\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Program Files\lscc\diamond\3.10_x64\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\Project\Verilog\STEP\series_courses\01_LED_FSM\led_fsm_top.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module led_fsm_top
@N: CG364 :"D:\Project\Verilog\STEP\series_courses\01_LED_FSM\led_fsm_top.v":80:7:80:20|Synthesizing module led_controller in library work.
@N: CG793 :"D:\Project\Verilog\STEP\series_courses\01_LED_FSM\led_fsm_top.v":107:8:107:15|Ignoring system task $display
@N: CG364 :"D:\Project\Verilog\STEP\series_courses\01_LED_FSM\led_fsm_top.v":111:7:111:22|Synthesizing module state_controller in library work.
@N: CG179 :"D:\Project\Verilog\STEP\series_courses\01_LED_FSM\led_fsm_top.v":127:23:127:29|Removing redundant assignment.
@N: CG364 :"D:\Project\Verilog\STEP\series_courses\01_LED_FSM\led_fsm_top.v":139:7:139:21|Synthesizing module condition_judge in library work.
@N: CG364 :"D:\Project\Verilog\STEP\series_courses\01_LED_FSM\led_fsm_top.v":28:7:28:17|Synthesizing module led_fsm_top in library work.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 14 11:34:16 2019

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
File D:\Project\Verilog\STEP\series_courses\01_LED_FSM\impl_led_fsm\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 14 11:34:17 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 14 11:34:17 2019

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
File D:\Project\Verilog\STEP\series_courses\01_LED_FSM\impl_led_fsm\synwork\led_fsm_impl_led_fsm_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 14 11:34:18 2019

###########################################################]
Pre-mapping Report

# Thu Nov 14 11:34:18 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\Project\Verilog\STEP\series_courses\01_LED_FSM\impl_led_fsm\led_fsm_impl_led_fsm_scck.rpt 
Printing clock  summary report in "D:\Project\Verilog\STEP\series_courses\01_LED_FSM\impl_led_fsm\led_fsm_impl_led_fsm_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=10  set on top level netlist led_fsm_top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)



Clock Summary
******************

          Start                Requested     Requested     Clock        Clock                   Clock
Level     Clock                Frequency     Period        Type         Group                   Load 
-----------------------------------------------------------------------------------------------------
0 -       led_fsm_top|iclk     1.0 MHz       1000.000      inferred     Inferred_clkgroup_0     43   
=====================================================================================================

@W: MT529 :"d:\project\verilog\step\series_courses\01_led_fsm\led_fsm_top.v":88:4:88:9|Found inferred clock led_fsm_top|iclk which controls 43 sequential elements including impl_led_controller.rvled[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 141MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Nov 14 11:34:19 2019

###########################################################]
Map & Optimize Report

# Thu Nov 14 11:34:19 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		   994.18ns		  33 /        43

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 43 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=================================== Non-Gated/Non-Generated Clocks ===================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance               
------------------------------------------------------------------------------------------------------
@K:CKID0001       iclk                port                   43         impl_led_controller_rvledio[0]
======================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 141MB)

Writing Analyst data base D:\Project\Verilog\STEP\series_courses\01_LED_FSM\impl_led_fsm\synwork\led_fsm_impl_led_fsm_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: D:\Project\Verilog\STEP\series_courses\01_LED_FSM\impl_led_fsm\led_fsm_impl_led_fsm.edi
M-2017.03L-SP1-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 145MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 145MB)

@W: MT420 |Found inferred clock led_fsm_top|iclk with period 1000.00ns. Please declare a user-defined clock on object "p:iclk"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Nov 14 11:34:21 2019
#


Top view:               led_fsm_top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 993.615

                     Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock       Frequency     Frequency     Period        Period        Slack       Type         Group              
-------------------------------------------------------------------------------------------------------------------------
led_fsm_top|iclk     1.0 MHz       156.6 MHz     1000.000      6.385         993.615     inferred     Inferred_clkgroup_0
=========================================================================================================================





Clock Relationships
*******************

Clocks                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------
Starting          Ending            |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------
led_fsm_top|iclk  led_fsm_top|iclk  |  1000.000    993.615  |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: led_fsm_top|iclk
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                  Arrival            
Instance                         Reference            Type        Pin     Net              Time        Slack  
                                 Clock                                                                        
--------------------------------------------------------------------------------------------------------------
condition_judge.rvcounter[0]     led_fsm_top|iclk     FD1S3DX     Q       rvcounter[0]     1.044       993.615
condition_judge.rvcounter[1]     led_fsm_top|iclk     FD1S3DX     Q       rvcounter[1]     1.044       993.758
condition_judge.rvcounter[2]     led_fsm_top|iclk     FD1S3DX     Q       rvcounter[2]     1.044       993.758
condition_judge.rvcounter[3]     led_fsm_top|iclk     FD1S3DX     Q       rvcounter[3]     1.044       993.901
condition_judge.rvcounter[4]     led_fsm_top|iclk     FD1S3DX     Q       rvcounter[4]     1.044       993.901
condition_judge.rvcounter[5]     led_fsm_top|iclk     FD1S3DX     Q       rvcounter[5]     1.044       994.043
condition_judge.rvcounter[6]     led_fsm_top|iclk     FD1S3DX     Q       rvcounter[6]     1.044       994.043
condition_judge.rvcounter[7]     led_fsm_top|iclk     FD1S3DX     Q       rvcounter[7]     1.044       994.186
condition_judge.rvcounter[8]     led_fsm_top|iclk     FD1S3DX     Q       rvcounter[8]     1.044       994.186
condition_judge.rvcounter[9]     led_fsm_top|iclk     FD1S3DX     Q       rvcounter[9]     1.044       994.329
==============================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                         Required            
Instance                          Reference            Type        Pin     Net                     Time         Slack  
                                  Clock                                                                                
-----------------------------------------------------------------------------------------------------------------------
condition_judge.rvcounter[31]     led_fsm_top|iclk     FD1S3DX     D       un3_rvcounter_1[31]     999.894      993.615
condition_judge.rvcounter[29]     led_fsm_top|iclk     FD1S3DX     D       un3_rvcounter_1[29]     999.894      993.758
condition_judge.rvcounter[30]     led_fsm_top|iclk     FD1S3DX     D       un3_rvcounter_1[30]     999.894      993.758
condition_judge.rvcounter[23]     led_fsm_top|iclk     FD1S3DX     D       rvcounter_3[23]         1000.089     993.764
condition_judge.rvcounter[27]     led_fsm_top|iclk     FD1S3DX     D       un3_rvcounter_1[27]     999.894      993.901
condition_judge.rvcounter[28]     led_fsm_top|iclk     FD1S3DX     D       un3_rvcounter_1[28]     999.894      993.901
condition_judge.rvcounter[21]     led_fsm_top|iclk     FD1S3DX     D       rvcounter_3[21]         1000.089     993.907
condition_judge.rvcounter[25]     led_fsm_top|iclk     FD1S3DX     D       un3_rvcounter_1[25]     999.894      994.043
condition_judge.rvcounter[26]     led_fsm_top|iclk     FD1S3DX     D       un3_rvcounter_1[26]     999.894      994.043
condition_judge.rvcounter[20]     led_fsm_top|iclk     FD1S3DX     D       rvcounter_3[20]         1000.089     994.049
=======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.894

    - Propagation time:                      6.279
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     993.615

    Number of logic level(s):                17
    Starting point:                          condition_judge.rvcounter[0] / Q
    Ending point:                            condition_judge.rvcounter[31] / D
    The start point is clocked by            led_fsm_top|iclk [rising] on pin CK
    The end   point is clocked by            led_fsm_top|iclk [rising] on pin CK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                         Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
condition_judge.rvcounter[0]                 FD1S3DX     Q        Out     1.044     1.044       -         
rvcounter[0]                                 Net         -        -       -         -           2         
condition_judge.un3_rvcounter_1_cry_0_0      CCU2D       A1       In      0.000     1.044       -         
condition_judge.un3_rvcounter_1_cry_0_0      CCU2D       COUT     Out     1.544     2.588       -         
un3_rvcounter_1_cry_0                        Net         -        -       -         -           1         
condition_judge.un3_rvcounter_1_cry_1_0      CCU2D       CIN      In      0.000     2.588       -         
condition_judge.un3_rvcounter_1_cry_1_0      CCU2D       COUT     Out     0.143     2.731       -         
un3_rvcounter_1_cry_2                        Net         -        -       -         -           1         
condition_judge.un3_rvcounter_1_cry_3_0      CCU2D       CIN      In      0.000     2.731       -         
condition_judge.un3_rvcounter_1_cry_3_0      CCU2D       COUT     Out     0.143     2.874       -         
un3_rvcounter_1_cry_4                        Net         -        -       -         -           1         
condition_judge.un3_rvcounter_1_cry_5_0      CCU2D       CIN      In      0.000     2.874       -         
condition_judge.un3_rvcounter_1_cry_5_0      CCU2D       COUT     Out     0.143     3.017       -         
un3_rvcounter_1_cry_6                        Net         -        -       -         -           1         
condition_judge.un3_rvcounter_1_cry_7_0      CCU2D       CIN      In      0.000     3.017       -         
condition_judge.un3_rvcounter_1_cry_7_0      CCU2D       COUT     Out     0.143     3.159       -         
un3_rvcounter_1_cry_8                        Net         -        -       -         -           1         
condition_judge.un3_rvcounter_1_cry_9_0      CCU2D       CIN      In      0.000     3.159       -         
condition_judge.un3_rvcounter_1_cry_9_0      CCU2D       COUT     Out     0.143     3.302       -         
un3_rvcounter_1_cry_10                       Net         -        -       -         -           1         
condition_judge.un3_rvcounter_1_cry_11_0     CCU2D       CIN      In      0.000     3.302       -         
condition_judge.un3_rvcounter_1_cry_11_0     CCU2D       COUT     Out     0.143     3.445       -         
un3_rvcounter_1_cry_12                       Net         -        -       -         -           1         
condition_judge.un3_rvcounter_1_cry_13_0     CCU2D       CIN      In      0.000     3.445       -         
condition_judge.un3_rvcounter_1_cry_13_0     CCU2D       COUT     Out     0.143     3.588       -         
un3_rvcounter_1_cry_14                       Net         -        -       -         -           1         
condition_judge.un3_rvcounter_1_cry_15_0     CCU2D       CIN      In      0.000     3.588       -         
condition_judge.un3_rvcounter_1_cry_15_0     CCU2D       COUT     Out     0.143     3.731       -         
un3_rvcounter_1_cry_16                       Net         -        -       -         -           1         
condition_judge.un3_rvcounter_1_cry_17_0     CCU2D       CIN      In      0.000     3.731       -         
condition_judge.un3_rvcounter_1_cry_17_0     CCU2D       COUT     Out     0.143     3.873       -         
un3_rvcounter_1_cry_18                       Net         -        -       -         -           1         
condition_judge.un3_rvcounter_1_cry_19_0     CCU2D       CIN      In      0.000     3.873       -         
condition_judge.un3_rvcounter_1_cry_19_0     CCU2D       COUT     Out     0.143     4.016       -         
un3_rvcounter_1_cry_20                       Net         -        -       -         -           1         
condition_judge.un3_rvcounter_1_cry_21_0     CCU2D       CIN      In      0.000     4.016       -         
condition_judge.un3_rvcounter_1_cry_21_0     CCU2D       COUT     Out     0.143     4.159       -         
un3_rvcounter_1_cry_22                       Net         -        -       -         -           1         
condition_judge.un3_rvcounter_1_cry_23_0     CCU2D       CIN      In      0.000     4.159       -         
condition_judge.un3_rvcounter_1_cry_23_0     CCU2D       COUT     Out     0.143     4.302       -         
un3_rvcounter_1_cry_24                       Net         -        -       -         -           1         
condition_judge.un3_rvcounter_1_cry_25_0     CCU2D       CIN      In      0.000     4.302       -         
condition_judge.un3_rvcounter_1_cry_25_0     CCU2D       COUT     Out     0.143     4.445       -         
un3_rvcounter_1_cry_26                       Net         -        -       -         -           1         
condition_judge.un3_rvcounter_1_cry_27_0     CCU2D       CIN      In      0.000     4.445       -         
condition_judge.un3_rvcounter_1_cry_27_0     CCU2D       COUT     Out     0.143     4.588       -         
un3_rvcounter_1_cry_28                       Net         -        -       -         -           1         
condition_judge.un3_rvcounter_1_cry_29_0     CCU2D       CIN      In      0.000     4.588       -         
condition_judge.un3_rvcounter_1_cry_29_0     CCU2D       COUT     Out     0.143     4.730       -         
un3_rvcounter_1_cry_30                       Net         -        -       -         -           1         
condition_judge.un3_rvcounter_1_s_31_0       CCU2D       CIN      In      0.000     4.730       -         
condition_judge.un3_rvcounter_1_s_31_0       CCU2D       S0       Out     1.549     6.279       -         
un3_rvcounter_1[31]                          Net         -        -       -         -           1         
condition_judge.rvcounter[31]                FD1S3DX     D        In      0.000     6.279       -         
==========================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)

---------------------------------------
Resource Usage Report
Part: lcmxo2_4000hc-6

Register bits: 43 of 4320 (1%)
PIC Latch:       0
I/O cells:       16


Details:
CCU2D:          17
FD1S3DX:        35
GSR:            1
IB:             2
INV:            1
OB:             14
OFS1P3BX:       7
OFS1P3DX:       1
ORCALUT4:       32
PUR:            1
VHI:            4
VLO:            4
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 31MB peak: 145MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Nov 14 11:34:21 2019

###########################################################]



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
