// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _forward_3_HH_
#define _forward_3_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "forward_conv_1.h"

namespace ap_rtl {

struct forward_3 : public sc_module {
    // Port declarations 32
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<11> > conv_layer_5_16_1_0_14_14_6_input_data_V_address0;
    sc_out< sc_logic > conv_layer_5_16_1_0_14_14_6_input_data_V_ce0;
    sc_in< sc_lv<16> > conv_layer_5_16_1_0_14_14_6_input_data_V_q0;
    sc_out< sc_lv<11> > conv_layer_5_16_1_0_14_14_6_output_data_V_address0;
    sc_out< sc_logic > conv_layer_5_16_1_0_14_14_6_output_data_V_ce0;
    sc_out< sc_logic > conv_layer_5_16_1_0_14_14_6_output_data_V_we0;
    sc_out< sc_lv<16> > conv_layer_5_16_1_0_14_14_6_output_data_V_d0;
    sc_in< sc_lv<16> > conv_layer_5_16_1_0_14_14_6_output_data_V_q0;
    sc_out< sc_lv<12> > conv_layer_5_16_1_0_14_14_6_W_data_V_address0;
    sc_out< sc_logic > conv_layer_5_16_1_0_14_14_6_W_data_V_ce0;
    sc_in< sc_lv<16> > conv_layer_5_16_1_0_14_14_6_W_data_V_q0;
    sc_out< sc_lv<11> > conv_layer_5_16_1_0_14_14_6_inpad_data_V_address0;
    sc_out< sc_logic > conv_layer_5_16_1_0_14_14_6_inpad_data_V_ce0;
    sc_out< sc_logic > conv_layer_5_16_1_0_14_14_6_inpad_data_V_we0;
    sc_out< sc_lv<16> > conv_layer_5_16_1_0_14_14_6_inpad_data_V_d0;
    sc_in< sc_lv<16> > conv_layer_5_16_1_0_14_14_6_inpad_data_V_q0;
    sc_out< sc_lv<11> > conv_layer_5_16_1_0_14_14_6_relu1_input_data_V_address0;
    sc_out< sc_logic > conv_layer_5_16_1_0_14_14_6_relu1_input_data_V_ce0;
    sc_out< sc_logic > conv_layer_5_16_1_0_14_14_6_relu1_input_data_V_we0;
    sc_out< sc_lv<16> > conv_layer_5_16_1_0_14_14_6_relu1_input_data_V_d0;
    sc_in< sc_lv<16> > conv_layer_5_16_1_0_14_14_6_relu1_input_data_V_q0;
    sc_out< sc_lv<11> > conv_layer_5_16_1_0_14_14_6_relu1_output_data_V_address0;
    sc_out< sc_logic > conv_layer_5_16_1_0_14_14_6_relu1_output_data_V_ce0;
    sc_out< sc_logic > conv_layer_5_16_1_0_14_14_6_relu1_output_data_V_we0;
    sc_out< sc_lv<15> > conv_layer_5_16_1_0_14_14_6_relu1_output_data_V_d0;
    sc_in< sc_lv<15> > conv_layer_5_16_1_0_14_14_6_relu1_output_data_V_q0;


    // Module declarations
    forward_3(sc_module_name name);
    SC_HAS_PROCESS(forward_3);

    ~forward_3();

    sc_trace_file* mVcdFile;

    forward_conv_1* grp_forward_conv_1_fu_188;
    sc_signal< sc_lv<10> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<64> > p_i0_0_i_cast7_fu_200_p1;
    sc_signal< sc_lv<64> > p_i0_0_i_cast7_reg_351;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<11> > p_i0_fu_211_p2;
    sc_signal< sc_lv<11> > p_i0_reg_359;
    sc_signal< sc_lv<1> > tmp_fu_205_p2;
    sc_signal< sc_lv<11> > p_x_assign_cast6_fu_217_p1;
    sc_signal< sc_lv<11> > p_x_assign_cast6_reg_369;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<4> > ix_fu_227_p2;
    sc_signal< sc_lv<4> > ix_reg_377;
    sc_signal< sc_lv<4> > iy_fu_239_p2;
    sc_signal< sc_lv<4> > iy_reg_385;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<11> > tmp1_cast_fu_271_p1;
    sc_signal< sc_lv<11> > tmp1_cast_reg_390;
    sc_signal< sc_lv<1> > exitcond8_i_fu_233_p2;
    sc_signal< sc_lv<5> > iz_fu_281_p2;
    sc_signal< sc_lv<5> > iz_reg_398;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<11> > next_mul_fu_287_p2;
    sc_signal< sc_lv<11> > next_mul_reg_403;
    sc_signal< sc_lv<1> > exitcond_i_fu_275_p2;
    sc_signal< sc_lv<64> > tmp_8_i_fu_303_p1;
    sc_signal< sc_lv<64> > tmp_8_i_reg_408;
    sc_signal< sc_lv<64> > p_i0_0_i1_cast3_fu_329_p1;
    sc_signal< sc_lv<64> > p_i0_0_i1_cast3_reg_418;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<11> > p_i0_6_fu_340_p2;
    sc_signal< sc_lv<11> > p_i0_6_reg_426;
    sc_signal< sc_lv<1> > tmp_s_fu_334_p2;
    sc_signal< sc_logic > grp_forward_conv_1_fu_188_ap_start;
    sc_signal< sc_logic > grp_forward_conv_1_fu_188_ap_done;
    sc_signal< sc_logic > grp_forward_conv_1_fu_188_ap_idle;
    sc_signal< sc_logic > grp_forward_conv_1_fu_188_ap_ready;
    sc_signal< sc_lv<11> > grp_forward_conv_1_fu_188_conv_layer_5_16_1_0_14_14_6_input_data_V_address0;
    sc_signal< sc_logic > grp_forward_conv_1_fu_188_conv_layer_5_16_1_0_14_14_6_input_data_V_ce0;
    sc_signal< sc_lv<11> > grp_forward_conv_1_fu_188_conv_layer_5_16_1_0_14_14_6_output_data_V_address0;
    sc_signal< sc_logic > grp_forward_conv_1_fu_188_conv_layer_5_16_1_0_14_14_6_output_data_V_ce0;
    sc_signal< sc_logic > grp_forward_conv_1_fu_188_conv_layer_5_16_1_0_14_14_6_output_data_V_we0;
    sc_signal< sc_lv<16> > grp_forward_conv_1_fu_188_conv_layer_5_16_1_0_14_14_6_output_data_V_d0;
    sc_signal< sc_lv<12> > grp_forward_conv_1_fu_188_conv_layer_5_16_1_0_14_14_6_W_data_V_address0;
    sc_signal< sc_logic > grp_forward_conv_1_fu_188_conv_layer_5_16_1_0_14_14_6_W_data_V_ce0;
    sc_signal< sc_lv<11> > grp_forward_conv_1_fu_188_conv_layer_5_16_1_0_14_14_6_inpad_data_V_address0;
    sc_signal< sc_logic > grp_forward_conv_1_fu_188_conv_layer_5_16_1_0_14_14_6_inpad_data_V_ce0;
    sc_signal< sc_logic > grp_forward_conv_1_fu_188_conv_layer_5_16_1_0_14_14_6_inpad_data_V_we0;
    sc_signal< sc_lv<16> > grp_forward_conv_1_fu_188_conv_layer_5_16_1_0_14_14_6_inpad_data_V_d0;
    sc_signal< sc_lv<11> > p_i0_0_i_reg_122;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<4> > p_x_assign_reg_133;
    sc_signal< sc_lv<4> > p_y_assign_reg_144;
    sc_signal< sc_lv<1> > exitcond7_i_fu_221_p2;
    sc_signal< sc_lv<5> > p_z_assign_reg_155;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<11> > phi_mul_reg_166;
    sc_signal< sc_lv<11> > p_i0_0_i1_reg_177;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > grp_forward_conv_1_fu_188_ap_start_reg;
    sc_signal< sc_lv<16> > extLd_fu_346_p1;
    sc_signal< sc_lv<5> > p_shl1_i_fu_253_p3;
    sc_signal< sc_lv<7> > p_shl1_i_cast_fu_261_p1;
    sc_signal< sc_lv<7> > p_shl_i_fu_245_p3;
    sc_signal< sc_lv<7> > tmp1_fu_265_p2;
    sc_signal< sc_lv<11> > tmp2_fu_293_p2;
    sc_signal< sc_lv<11> > tmp_7_i_fu_298_p2;
    sc_signal< sc_lv<1> > tmp_74_fu_312_p3;
    sc_signal< sc_lv<15> > tmp_73_fu_308_p1;
    sc_signal< sc_lv<10> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<10> ap_ST_fsm_state1;
    static const sc_lv<10> ap_ST_fsm_state2;
    static const sc_lv<10> ap_ST_fsm_state3;
    static const sc_lv<10> ap_ST_fsm_state4;
    static const sc_lv<10> ap_ST_fsm_state5;
    static const sc_lv<10> ap_ST_fsm_state6;
    static const sc_lv<10> ap_ST_fsm_state7;
    static const sc_lv<10> ap_ST_fsm_state8;
    static const sc_lv<10> ap_ST_fsm_state9;
    static const sc_lv<10> ap_ST_fsm_state10;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<11> ap_const_lv11_640;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<11> ap_const_lv11_64;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<15> ap_const_lv15_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_conv_layer_5_16_1_0_14_14_6_W_data_V_address0();
    void thread_conv_layer_5_16_1_0_14_14_6_W_data_V_ce0();
    void thread_conv_layer_5_16_1_0_14_14_6_inpad_data_V_address0();
    void thread_conv_layer_5_16_1_0_14_14_6_inpad_data_V_ce0();
    void thread_conv_layer_5_16_1_0_14_14_6_inpad_data_V_d0();
    void thread_conv_layer_5_16_1_0_14_14_6_inpad_data_V_we0();
    void thread_conv_layer_5_16_1_0_14_14_6_input_data_V_address0();
    void thread_conv_layer_5_16_1_0_14_14_6_input_data_V_ce0();
    void thread_conv_layer_5_16_1_0_14_14_6_output_data_V_address0();
    void thread_conv_layer_5_16_1_0_14_14_6_output_data_V_ce0();
    void thread_conv_layer_5_16_1_0_14_14_6_output_data_V_d0();
    void thread_conv_layer_5_16_1_0_14_14_6_output_data_V_we0();
    void thread_conv_layer_5_16_1_0_14_14_6_relu1_input_data_V_address0();
    void thread_conv_layer_5_16_1_0_14_14_6_relu1_input_data_V_ce0();
    void thread_conv_layer_5_16_1_0_14_14_6_relu1_input_data_V_d0();
    void thread_conv_layer_5_16_1_0_14_14_6_relu1_input_data_V_we0();
    void thread_conv_layer_5_16_1_0_14_14_6_relu1_output_data_V_address0();
    void thread_conv_layer_5_16_1_0_14_14_6_relu1_output_data_V_ce0();
    void thread_conv_layer_5_16_1_0_14_14_6_relu1_output_data_V_d0();
    void thread_conv_layer_5_16_1_0_14_14_6_relu1_output_data_V_we0();
    void thread_exitcond7_i_fu_221_p2();
    void thread_exitcond8_i_fu_233_p2();
    void thread_exitcond_i_fu_275_p2();
    void thread_extLd_fu_346_p1();
    void thread_grp_forward_conv_1_fu_188_ap_start();
    void thread_ix_fu_227_p2();
    void thread_iy_fu_239_p2();
    void thread_iz_fu_281_p2();
    void thread_next_mul_fu_287_p2();
    void thread_p_i0_0_i1_cast3_fu_329_p1();
    void thread_p_i0_0_i_cast7_fu_200_p1();
    void thread_p_i0_6_fu_340_p2();
    void thread_p_i0_fu_211_p2();
    void thread_p_shl1_i_cast_fu_261_p1();
    void thread_p_shl1_i_fu_253_p3();
    void thread_p_shl_i_fu_245_p3();
    void thread_p_x_assign_cast6_fu_217_p1();
    void thread_tmp1_cast_fu_271_p1();
    void thread_tmp1_fu_265_p2();
    void thread_tmp2_fu_293_p2();
    void thread_tmp_73_fu_308_p1();
    void thread_tmp_74_fu_312_p3();
    void thread_tmp_7_i_fu_298_p2();
    void thread_tmp_8_i_fu_303_p1();
    void thread_tmp_fu_205_p2();
    void thread_tmp_s_fu_334_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
