// Seed: 1234154306
module module_0 (
    output tri1 id_0,
    input  wire id_1,
    input  wor  id_2,
    input  wand id_3,
    input  tri  id_4,
    output tri1 id_5
);
  parameter id_7 = 1'b0 - -1'b0;
  localparam id_8 = 1'b0 - id_7;
  assign id_5 = id_1;
  localparam id_9 = id_8 & 1 & id_8;
  assign id_0 = -1'b0 & 1'b0 & 1 & id_2 & id_3;
endmodule
module module_1 #(
    parameter id_0  = 32'd54,
    parameter id_10 = 32'd30,
    parameter id_11 = 32'd98,
    parameter id_5  = 32'd25
) (
    input wand _id_0#(
        ._id_5(1 - 1),
        .id_6 (1'b0),
        .id_7 (1),
        .id_8 (1)
    ),
    output supply0 id_1,
    output logic id_2,
    input tri id_3
);
  always begin : LABEL_0
    id_7 <= -1;
  end
  assign id_2 = -1 - -1;
  wand [1 : id_5] id_9;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1
  );
  always id_2 = id_6;
  assign {-1, -1} = id_5;
  wire _id_10;
  wire _id_11;
  logic [id_0 : id_10] id_12;
  wire [-1 'h0 : id_11] id_13;
  assign id_9 = id_12 - id_13 == id_6;
  wire id_14;
endmodule
