logic state;
logic bit_count;
logic stop_bit_expected;

always @(posedge clk) begin
  if (reset) begin
    state <= 0;
    bit_count <= 0;
    stop_bit_expected <= 0;
    done <= 0;
  end else begin
    case (state)
      0: begin // Idle state
        if (in == 0) begin
          state <= 1;
          stop_bit_expected <= 0;
        end
      end
      1: begin // Start bit received
        if (bit_count == 0) begin
          bit_count <= 1;
        end else if (bit_count == 8) begin
          state <= 2;
          stop_bit_expected <= 1;
        end else begin
          bit_count <= bit_count + 1;
        end
      end
      2: begin // Stop bit expected
        if (stop_bit_expected) begin
          if (in == 1) begin
            state <= 0;
            done <= 1;
            done <= 0;
          end else begin
            state <= 1;
            stop_bit_expected <= 0;
          end
        end else begin
          state <= 1;
          stop_bit_expected <= 0;
        end
      end
    endcase
  end
end

assign done = 0;
endmodule