{"title":"MIPS architecture","summary":"MIPS (Microprocessor without Interlocked Pipelined Stages)[1] is a reduced instruction set computer (RISC) instruction set architecture (ISA)[2]: A-1 [3]: 19  developed by MIPS Computer Systems, now MIPS Technologies, based in the United States.","image":"Wikibooks-logo-en-noslogan.svg.png.webp","url":"MIPS_architecture"}