{
  "module_name": "mipi_backend_defs.h",
  "hash_id": "e6b50df3450d4209319b684be645f802b409be123261510a11c0677db613ba74",
  "original_prompt": "Ingested from linux-6.6.14/drivers/staging/media/atomisp/pci/css_2401_system/hrt/mipi_backend_defs.h",
  "human_readable_source": " \n \n\n#ifndef _mipi_backend_defs_h\n#define _mipi_backend_defs_h\n\n#include \"mipi_backend_common_defs.h\"\n\n#define MIPI_BACKEND_REG_ALIGN                    4 \n\n#define _HRT_MIPI_BACKEND_NOF_IRQS                         3 \n\n\n#define _HRT_MIPI_BACKEND_ENABLE_REG_IDX                   0\n#define _HRT_MIPI_BACKEND_STATUS_REG_IDX                   1\n\n#define _HRT_MIPI_BACKEND_COMP_FORMAT_REG0_IDX             2\n#define _HRT_MIPI_BACKEND_COMP_FORMAT_REG1_IDX             3\n#define _HRT_MIPI_BACKEND_COMP_FORMAT_REG2_IDX             4\n#define _HRT_MIPI_BACKEND_COMP_FORMAT_REG3_IDX             5\n#define _HRT_MIPI_BACKEND_RAW16_CONFIG_REG_IDX             6\n#define _HRT_MIPI_BACKEND_RAW18_CONFIG_REG_IDX             7\n#define _HRT_MIPI_BACKEND_FORCE_RAW8_REG_IDX               8\n#define _HRT_MIPI_BACKEND_IRQ_STATUS_REG_IDX               9\n#define _HRT_MIPI_BACKEND_IRQ_CLEAR_REG_IDX               10\n\n#define _HRT_MIPI_BACKEND_CUST_EN_REG_IDX                 11\n#define _HRT_MIPI_BACKEND_CUST_DATA_STATE_REG_IDX         12\n#define _HRT_MIPI_BACKEND_CUST_PIX_EXT_S0P0_REG_IDX       13\n#define _HRT_MIPI_BACKEND_CUST_PIX_EXT_S0P1_REG_IDX       14\n#define _HRT_MIPI_BACKEND_CUST_PIX_EXT_S0P2_REG_IDX       15\n#define _HRT_MIPI_BACKEND_CUST_PIX_EXT_S0P3_REG_IDX       16\n#define _HRT_MIPI_BACKEND_CUST_PIX_EXT_S1P0_REG_IDX       17\n#define _HRT_MIPI_BACKEND_CUST_PIX_EXT_S1P1_REG_IDX       18\n#define _HRT_MIPI_BACKEND_CUST_PIX_EXT_S1P2_REG_IDX       19\n#define _HRT_MIPI_BACKEND_CUST_PIX_EXT_S1P3_REG_IDX       20\n#define _HRT_MIPI_BACKEND_CUST_PIX_EXT_S2P0_REG_IDX       21\n#define _HRT_MIPI_BACKEND_CUST_PIX_EXT_S2P1_REG_IDX       22\n#define _HRT_MIPI_BACKEND_CUST_PIX_EXT_S2P2_REG_IDX       23\n#define _HRT_MIPI_BACKEND_CUST_PIX_EXT_S2P3_REG_IDX       24\n#define _HRT_MIPI_BACKEND_CUST_PIX_VALID_EOP_REG_IDX      25\n\n#define _HRT_MIPI_BACKEND_GLOBAL_LUT_DISREGARD_REG_IDX    26\n#define _HRT_MIPI_BACKEND_PKT_STALL_STATUS_REG_IDX        27\n\n#define _HRT_MIPI_BACKEND_SP_LUT_ENTRY_0_REG_IDX          28\n#define _HRT_MIPI_BACKEND_SP_LUT_ENTRY_1_REG_IDX          29\n#define _HRT_MIPI_BACKEND_SP_LUT_ENTRY_2_REG_IDX          30\n#define _HRT_MIPI_BACKEND_SP_LUT_ENTRY_3_REG_IDX          31\n\n#define _HRT_MIPI_BACKEND_NOF_REGISTERS                   32 \n\n#define _HRT_MIPI_BACKEND_LP_LUT_ENTRY_0_REG_IDX          32\n\n\n#define _HRT_MIPI_BACKEND_ENABLE_REG_WIDTH                 1\n#define _HRT_MIPI_BACKEND_STATUS_REG_WIDTH                 1\n\n#define _HRT_MIPI_BACKEND_COMP_FORMAT_REG_WIDTH           32\n#define _HRT_MIPI_BACKEND_RAW16_CONFIG_REG_WIDTH           7\n#define _HRT_MIPI_BACKEND_RAW18_CONFIG_REG_WIDTH           9\n#define _HRT_MIPI_BACKEND_FORCE_RAW8_REG_WIDTH             8\n#define _HRT_MIPI_BACKEND_IRQ_STATUS_REG_WIDTH            _HRT_MIPI_BACKEND_NOF_IRQS\n#define _HRT_MIPI_BACKEND_IRQ_CLEAR_REG_WIDTH              0\n#define _HRT_MIPI_BACKEND_GLOBAL_LUT_DISREGARD_REG_WIDTH   1\n#define _HRT_MIPI_BACKEND_PKT_STALL_STATUS_REG_WIDTH       1 + 2 + 6\n\n\n\n\n\n\n\n\n#define _HRT_MIPI_BACKEND_NOF_SP_LUT_ENTRIES               4\n\n\n\n#define _HRT_MIPI_BACKEND_CHANNEL_ID_WIDTH                 2\n#define _HRT_MIPI_BACKEND_FORMAT_TYPE_WIDTH                6\n#define _HRT_MIPI_BACKEND_PACKET_ID_WIDTH                  _HRT_MIPI_BACKEND_CHANNEL_ID_WIDTH + _HRT_MIPI_BACKEND_FORMAT_TYPE_WIDTH\n\n#define _HRT_MIPI_BACKEND_STREAMING_PIX_A_LSB                 0\n#define _HRT_MIPI_BACKEND_STREAMING_PIX_A_MSB(pix_width)     (_HRT_MIPI_BACKEND_STREAMING_PIX_A_LSB + (pix_width) - 1)\n#define _HRT_MIPI_BACKEND_STREAMING_PIX_A_VAL_BIT(pix_width) (_HRT_MIPI_BACKEND_STREAMING_PIX_A_MSB(pix_width) + 1)\n#define _HRT_MIPI_BACKEND_STREAMING_PIX_B_LSB(pix_width)     (_HRT_MIPI_BACKEND_STREAMING_PIX_A_VAL_BIT(pix_width) + 1)\n#define _HRT_MIPI_BACKEND_STREAMING_PIX_B_MSB(pix_width)     (_HRT_MIPI_BACKEND_STREAMING_PIX_B_LSB(pix_width) + (pix_width) - 1)\n#define _HRT_MIPI_BACKEND_STREAMING_PIX_B_VAL_BIT(pix_width) (_HRT_MIPI_BACKEND_STREAMING_PIX_B_MSB(pix_width) + 1)\n#define _HRT_MIPI_BACKEND_STREAMING_SOP_BIT(pix_width)       (_HRT_MIPI_BACKEND_STREAMING_PIX_B_VAL_BIT(pix_width) + 1)\n#define _HRT_MIPI_BACKEND_STREAMING_EOP_BIT(pix_width)       (_HRT_MIPI_BACKEND_STREAMING_SOP_BIT(pix_width) + 1)\n#define _HRT_MIPI_BACKEND_STREAMING_WIDTH(pix_width)         (_HRT_MIPI_BACKEND_STREAMING_EOP_BIT(pix_width) + 1)\n\n \n \n \n \n#define _HRT_MIPI_BACKEND_CUST_EN_IDX                     0      \n#define _HRT_MIPI_BACKEND_CUST_EN_DATAID_IDX              2      \n#define _HRT_MIPI_BACKEND_CUST_EN_HIGH_PREC_IDX           8     \n#define _HRT_MIPI_BACKEND_CUST_EN_WIDTH                   9\n#define _HRT_MIPI_BACKEND_CUST_MODE_ALL                   1      \n#define _HRT_MIPI_BACKEND_CUST_MODE_ONE                   3      \n\n#define _HRT_MIPI_BACKEND_CUST_EN_OPTION_IDX              1\n\n \n#define _HRT_MIPI_BACKEND_CUST_DATA_STATE_S0_IDX          0      \n#define _HRT_MIPI_BACKEND_CUST_DATA_STATE_S1_IDX          8      \n#define _HRT_MIPI_BACKEND_CUST_DATA_STATE_S2_IDX          16     \n#define _HRT_MIPI_BACKEND_CUST_DATA_STATE_WIDTH           24     \n#define _HRT_MIPI_BACKEND_CUST_DATA_STATE_VALID_IDX       0      \n#define _HRT_MIPI_BACKEND_CUST_DATA_STATE_GETBITS_IDX     1      \n\n \n#define _HRT_MIPI_BACKEND_CUST_PIX_EXT_DATA_ALIGN_IDX     0      \n#define _HRT_MIPI_BACKEND_CUST_PIX_EXT_PIX_ALIGN_IDX      6      \n#define _HRT_MIPI_BACKEND_CUST_PIX_EXT_PIX_MASK_IDX       11     \n#define _HRT_MIPI_BACKEND_CUST_PIX_EXT_PIX_EN_IDX         29     \n\n#define _HRT_MIPI_BACKEND_CUST_PIX_EXT_WIDTH              30     \n\n \n#define _HRT_MIPI_BACKEND_CUST_PIX_VALID_EOP_P0_IDX        0     \n#define _HRT_MIPI_BACKEND_CUST_PIX_VALID_EOP_P1_IDX        4     \n#define _HRT_MIPI_BACKEND_CUST_PIX_VALID_EOP_P2_IDX        8     \n#define _HRT_MIPI_BACKEND_CUST_PIX_VALID_EOP_P3_IDX        12    \n#define _HRT_MIPI_BACKEND_CUST_PIX_VALID_EOP_WIDTH         16\n#define _HRT_MIPI_BACKEND_CUST_PIX_VALID_EOP_NOR_VALID_IDX 0     \n#define _HRT_MIPI_BACKEND_CUST_PIX_VALID_EOP_NOR_EOP_IDX   1     \n#define _HRT_MIPI_BACKEND_CUST_PIX_VALID_EOP_ESP_VALID_IDX 2     \n#define _HRT_MIPI_BACKEND_CUST_PIX_VALID_EOP_ESP_EOP_IDX   3     \n\n \n \n \n \n \n \n \n \n \n \n \n \n\n#define HRT_MIPI_BACKEND_STREAM_EOP_BIT                      0\n#define HRT_MIPI_BACKEND_STREAM_SOP_BIT                      1\n#define HRT_MIPI_BACKEND_STREAM_EOF_BIT                      2\n#define HRT_MIPI_BACKEND_STREAM_SOF_BIT                      3\n#define HRT_MIPI_BACKEND_STREAM_CHID_LS_BIT                  4\n#define HRT_MIPI_BACKEND_STREAM_CHID_MS_BIT(sid_width)      (HRT_MIPI_BACKEND_STREAM_CHID_LS_BIT + (sid_width) - 1)\n#define HRT_MIPI_BACKEND_STREAM_PIX_VAL_BIT(sid_width, p)    (HRT_MIPI_BACKEND_STREAM_CHID_MS_BIT(sid_width) + 1 + p)\n\n#define HRT_MIPI_BACKEND_STREAM_PIX_LS_BIT(sid_width, ppc, pix_width, p) (HRT_MIPI_BACKEND_STREAM_PIX_VAL_BIT(sid_width, ppc) + ((pix_width) * p))\n#define HRT_MIPI_BACKEND_STREAM_PIX_MS_BIT(sid_width, ppc, pix_width, p) (HRT_MIPI_BACKEND_STREAM_PIX_LS_BIT(sid_width, ppc, pix_width, p) + (pix_width) - 1)\n\n#if 0\n\n\n\n#endif\n\n#define HRT_MIPI_BACKEND_STREAM_BITS(sid_width, ppc, pix_width)         (HRT_MIPI_BACKEND_STREAM_PIX_MS_BIT(sid_width, ppc, pix_width, (ppc - 1)) + 1)\n\n \n#define HRT_MIPI_BACKEND_LUT_PKT_DISREGARD_BIT              0                                                                                           \n#define HRT_MIPI_BACKEND_LUT_SID_LS_BIT                     HRT_MIPI_BACKEND_LUT_PKT_DISREGARD_BIT + 1                                                  \n#define HRT_MIPI_BACKEND_LUT_SID_MS_BIT(sid_width)          (HRT_MIPI_BACKEND_LUT_SID_LS_BIT + (sid_width) - 1)                                             \n#define HRT_MIPI_BACKEND_LUT_MIPI_CH_ID_LS_BIT(sid_width)   HRT_MIPI_BACKEND_LUT_SID_MS_BIT(sid_width) + 1                                              \n#define HRT_MIPI_BACKEND_LUT_MIPI_CH_ID_MS_BIT(sid_width)   HRT_MIPI_BACKEND_LUT_MIPI_CH_ID_LS_BIT(sid_width) + _HRT_MIPI_BACKEND_CHANNEL_ID_WIDTH - 1  \n#define HRT_MIPI_BACKEND_LUT_MIPI_FMT_LS_BIT(sid_width)     HRT_MIPI_BACKEND_LUT_MIPI_CH_ID_MS_BIT(sid_width) + 1                                       \n#define HRT_MIPI_BACKEND_LUT_MIPI_FMT_MS_BIT(sid_width)     HRT_MIPI_BACKEND_LUT_MIPI_FMT_LS_BIT(sid_width) + _HRT_MIPI_BACKEND_FORMAT_TYPE_WIDTH - 1   \n\n \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}