Analysis & Synthesis report for sarbazi
Tue Aug 04 19:25:56 2020
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                            ;
+-------------------------------+-----------------------------------------+
; Analysis & Synthesis Status   ; Failed - Tue Aug 04 19:25:56 2020       ;
; Quartus II Version            ; 9.0 Build 132 02/25/2009 SJ Web Edition ;
; Revision Name                 ; sarbazi                                 ;
; Top-level Entity Name         ; sarbazi-main                            ;
; Family                        ; Stratix II                              ;
; Logic utilization             ; N/A until Partition Merge               ;
;     Combinational ALUTs       ; N/A until Partition Merge               ;
;     Dedicated logic registers ; N/A until Partition Merge               ;
; Total registers               ; N/A until Partition Merge               ;
; Total pins                    ; N/A until Partition Merge               ;
; Total virtual pins            ; N/A until Partition Merge               ;
; Total block memory bits       ; N/A until Partition Merge               ;
; DSP block 9-bit elements      ; N/A until Partition Merge               ;
; Total PLLs                    ; N/A until Partition Merge               ;
; Total DLLs                    ; N/A until Partition Merge               ;
+-------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                          ; sarbazi-main       ; sarbazi            ;
; Family name                                                    ; Stratix II         ; Cyclone IV GX      ;
; Type of Retiming Performed During Resynthesis                  ; Full               ;                    ;
; Resynthesis Optimization Effort                                ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                       ; Normal             ;                    ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto DSP Block Replacement                                     ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM Block Balancing                                       ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Timing-Driven Synthesis                                        ; On                 ; On                 ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Tue Aug 04 19:25:53 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sarbazi -c sarbazi
Info: Found 1 design units, including 1 entities, in source file control_branch.v
    Info: Found entity 1: control_branch
Info: Found 1 design units, including 1 entities, in source file pcMux.tdf
    Info: Found entity 1: pcMux
Info: Found 1 design units, including 1 entities, in source file RAM.v
    Info: Found entity 1: RAM
Info: Found 1 design units, including 1 entities, in source file EXMEM.bdf
    Info: Found entity 1: EXMEM
Info: Found 1 design units, including 1 entities, in source file memwb.bdf
    Info: Found entity 1: memwb
Info: Found 1 design units, including 1 entities, in source file MegaWizardSymbols/reg_ex.tdf
    Info: Found entity 1: reg_ex
Info: Found 1 design units, including 1 entities, in source file sarbazi-register.bdf
    Info: Found entity 1: sarbazi-register
Info: Found 1 design units, including 1 entities, in source file lpm_mux0.v
    Info: Found entity 1: lpm_mux0
Info: Found 1 design units, including 1 entities, in source file lpm_decode0.v
    Info: Found entity 1: lpm_decode0
Info: Found 1 design units, including 1 entities, in source file filfil.v
    Info: Found entity 1: filfil
Info: Found 1 design units, including 1 entities, in source file ALU.v
    Info: Found entity 1: ALU
Info: Found 1 design units, including 1 entities, in source file adder.v
    Info: Found entity 1: adder
Info: Found 1 design units, including 1 entities, in source file instFetchLEVEL.bdf
    Info: Found entity 1: instFetchLEVEL
Info: Found 1 design units, including 1 entities, in source file instDecodeLEVEL.bdf
    Info: Found entity 1: instDecodeLEVEL
Info: Found 1 design units, including 1 entities, in source file controller.bdf
    Info: Found entity 1: controller
Info: Found 1 design units, including 1 entities, in source file littleMUX.v
    Info: Found entity 1: littleMUX
Info: Found 1 design units, including 1 entities, in source file MemoryLevel.bdf
    Info: Found entity 1: MemoryLevel
Info: Found 1 design units, including 1 entities, in source file ExecuteLevel.bdf
    Info: Found entity 1: ExecuteLevel
Info: Found 2 design units, including 1 entities, in source file lpm_compare1.vhd
    Info: Found design unit 1: lpm_compare1-SYN
    Info: Found entity 1: lpm_compare1
Info: Found 2 design units, including 1 entities, in source file MegaWizardSymbols/reg.vhd
    Info: Found design unit 1: reg-SYN
    Info: Found entity 1: reg
Info: Found 1 design units, including 1 entities, in source file IDEX.bdf
    Info: Found entity 1: IDEX
Info: Found 2 design units, including 1 entities, in source file MegaWizardSymbols/reg_wb.vhd
    Info: Found design unit 1: reg_wb-SYN
    Info: Found entity 1: reg_wb
Info: Found 1 design units, including 1 entities, in source file IFID.bdf
    Info: Found entity 1: IFID
Info: Found 2 design units, including 1 entities, in source file reg_memory.vhd
    Info: Found design unit 1: reg_memory-SYN
    Info: Found entity 1: reg_memory
Info: Found 1 design units, including 1 entities, in source file BranchAddress.bdf
    Info: Found entity 1: BranchAddress
Info: Found 1 design units, including 1 entities, in source file signExtender.bdf
    Info: Found entity 1: signExtender
Info: Found 1 design units, including 1 entities, in source file MegaWizardSymbols/ROM.v
    Info: Found entity 1: ROM
Info: Found 1 design units, including 1 entities, in source file adder2.v
    Info: Found entity 1: adder2
Info: Found 1 design units, including 1 entities, in source file sarbazi-main.bdf
    Info: Found entity 1: sarbazi-main
Info: Elaborating entity "sarbazi-main" for the top level hierarchy
Error: Width mismatch in port "Read_data1[31..0]" of instance "inst4" and type ExecuteLevel -- source is ""read_data1_out/IDEX""
Error: Width mismatch in port "S_E_Immediate[31..0]" of instance "inst4" and type ExecuteLevel -- source is ""s_e_immediate""
Error: Width mismatch in port "Read_data2[31..0]" of instance "inst4" and type ExecuteLevel -- source is ""read_data2_out/IDEX""
Error: Width mismatch in port "Execute[6..0]" of instance "inst4" and type ExecuteLevel -- source is ""ex_out/IDEX""
Error: Width mismatch in port "PC_plus4[31..0]" of instance "inst4" and type ExecuteLevel -- source is ""pc_plus4_out/IDEX""
Error: Width mismatch in port "data2x[31..0]" of instance "inst10" and type pcMux -- source is ""s_e_out/MEMWB""
Error: Width mismatch in port "data1x[31..0]" of instance "inst10" and type pcMux -- source is ""read_data_out/MEMWB""
Error: Width mismatch in port "data0x[31..0]" of instance "inst10" and type pcMux -- source is ""address_out/MEMWB""
Error: Width mismatch in port "BranchOpcode[1..0]" of instance "inst7" and type MemoryLevel -- source is ""Memory_control_out/EXMEM""
Error: Width mismatch in port "MemAddress[31..0]" of instance "inst7" and type MemoryLevel -- source is ""address_out/EXMEM""
Error: Width mismatch in port "data[31..0]" of instance "inst7" and type MemoryLevel -- source is ""write_data_out/EXMEM""
Error: Width mismatch in port "Instruction[31..0]" of instance "inst8" and type instDecodeLEVEL -- source is ""instruction_out/IFID""
Error: Width mismatch in port "Write_data[31..0]" of instance "inst8" and type instDecodeLEVEL -- source is ""result_out/mux""
Error: Width mismatch in port "Write_register[4..0]" of instance "inst8" and type instDecodeLEVEL -- source is ""DestinationReg_out/MEMWB""
Error: Width mismatch in port "wb[2..0]" of instance "inst15" and type memwb -- source is ""web_out/EXMEM""
Error: Width mismatch in port "read_data[31..0]" of instance "inst15" and type memwb -- source is ""read_data_in/MEMWB""
Error: Width mismatch in port "address[31..0]" of instance "inst15" and type memwb -- source is ""address_out/EXMEM""
Error: Width mismatch in port "destinationReg[4..0]" of instance "inst15" and type memwb -- source is ""DestinationReg_out/EXMEM""
Error: Width mismatch in port "IF_in[31..0]" of instance "inst17" and type IFID -- source is ""pc_plus4_in/IFID""
Error: Width mismatch in port "ID_in[31..0]" of instance "inst17" and type IFID -- source is ""id_in/IFID""
Error: Width mismatch in port "pc_in[13..0]" of instance "inst17" and type IFID -- source is ""pc_in/IFID""
Error: Width mismatch in port "new_in[1..0]" of instance "inst18" and type IDEX -- source is ""Memory_control_in/IDEX""
Error: Width mismatch in port "WB[2..0]" of instance "inst18" and type IDEX -- source is ""wb_in/IDEX""
Error: Width mismatch in port "pc_in[13..0]" of instance "inst18" and type IDEX -- source is ""pc_out/IFID""
Error: Width mismatch in port "EX[6..0]" of instance "inst18" and type IDEX -- source is ""ex_in/IDEX""
Error: Width mismatch in port "PC_PLUS4[31..0]" of instance "inst18" and type IDEX -- source is ""pc_plus4_out/IFID""
Error: Width mismatch in port "READ_DATA1[31..0]" of instance "inst18" and type IDEX -- source is ""read_data1_in/IDEX""
Error: Width mismatch in port "READ_DATA2[31..0]" of instance "inst18" and type IDEX -- source is ""read_data2_in/IDEX""
Error: Width mismatch in port "S_E_IMMEDIATE[31..0]" of instance "inst18" and type IDEX -- source is ""s_e_immediate_in/IDEX""
Error: Width mismatch in port "destinationReg[4..0]" of instance "inst18" and type IDEX -- source is ""destinationReg_in/IDEX""
Error: Width mismatch in port "wb[2..0]" of instance "inst19" and type EXMEM -- source is ""wb_out/IDEX""
Error: Width mismatch in port "m[3..0]" of instance "inst19" and type EXMEM -- source is ""m_out/IDEX""
Error: Width mismatch in port "Add_results[31..0]" of instance "inst19" and type EXMEM -- source is ""add_result_in/EXMEM""
Error: Width mismatch in port "ALU_results[31..0]" of instance "inst19" and type EXMEM -- source is ""alu_result_in/EXMEM""
Error: Width mismatch in port "read_data2[31..0]" of instance "inst19" and type EXMEM -- source is ""read_data2_out/ExecuteLevel""
Error: Width mismatch in port "sign_extended[31..0]" of instance "inst19" and type EXMEM -- source is ""s_e_immediate/IDEX""
Error: Width mismatch in port "pc_in[13..0]" of instance "inst19" and type EXMEM -- source is ""pc_out/IDEX""
Error: Width mismatch in port "destinationReg[4..0]" of instance "inst19" and type EXMEM -- source is ""DestinationReg_out/IDEX""
Error: Width mismatch in port "new_in[1..0]" of instance "inst19" and type EXMEM -- source is ""Memory_control_out/IDEX""
Error: Width mismatch in port "branch[31..0]" of instance "inst" and type instFetchLEVEL -- source is ""add_result_out/EXMEM""
Error: Port "JR[31..0]" of type instFetchLEVEL of instance "inst" is missing source signal
Error: Width mismatch in port "PCSrc[1..0]" of instance "inst" and type instFetchLEVEL -- source is ""control_out/MemoryLevel""
Error: Width mismatch in pc_plus4_out/IDEX -- source is ""pc_plus4_o[31..0]" (ID IDEX:inst18)"
Error: Width mismatch in read_data1_out/IDEX -- source is ""read_data1_o[31..0]" (ID IDEX:inst18)"
Error: Width mismatch in read_data2_out/IDEX -- source is ""read_data2_o[31..0]" (ID IDEX:inst18)"
Error: Width mismatch in ex_out/IDEX -- source is ""ex_o[6..0]" (ID IDEX:inst18)"
Error: Width mismatch in read_data2_out/ExecuteLevel -- source is ""read_data2_out[31..0]" (ID ExecuteLevel:inst4)"
Error: Width mismatch in alu_result_in/EXMEM -- source is ""ALU_Result[31..0]" (ID ExecuteLevel:inst4)"
Error: Width mismatch in add_result_in/EXMEM -- source is ""MemAddress[31..0]" (ID ExecuteLevel:inst4)"
Error: Width mismatch in instruction_out/IFID -- source is ""ID[31..0]" (ID IFID:inst17)"
Error: Width mismatch in s_e_immediate_in/IDEX -- source is ""S_E_Immediate[31..0]" (ID instDecodeLEVEL:inst8)"
Error: Width mismatch in destinationReg_in/IDEX -- source is ""destinationReg[4..0]" (ID instDecodeLEVEL:inst8)"
Error: Width mismatch in read_data1_in/IDEX -- source is ""Read_data_1[31..0]" (ID instDecodeLEVEL:inst8)"
Error: Width mismatch in read_data2_in/IDEX -- source is ""Read_data_2[31..0]" (ID instDecodeLEVEL:inst8)"
Error: Width mismatch in pc_plus4_in/IFID -- source is ""PC_plus4[31..0]" (ID instFetchLEVEL:inst)"
Error: Width mismatch in id_in/IFID -- source is ""instruction[31..0]" (ID instFetchLEVEL:inst)"
Error: Width mismatch in pc_plus4_in/IFID -- source is ""PC_plus4[31..0]" (ID instFetchLEVEL:inst)"
Error: Width mismatch in id_in/IFID -- source is ""instruction[31..0]" (ID instFetchLEVEL:inst)"
Error: Width mismatch in wb_in/IDEX -- source is ""Write_back[2..0]" (ID instDecodeLEVEL:inst8)"
Error: Width mismatch in wb_in/IDEX -- source is ""Write_back[2..0]" (ID instDecodeLEVEL:inst8)"
Error: Width mismatch in ex_in/IDEX -- source is ""Execution[6..0]" (ID instDecodeLEVEL:inst8)"
Error: Width mismatch in result_out/mux -- source is ""result[31..0]" (ID pcMux:inst10)"
Error: Width mismatch in read_data_in/MEMWB -- source is ""MemOut[31..0]" (ID MemoryLevel:inst7)"
Error: Width mismatch in address_out/EXMEM -- source is ""address[31..0]" (ID EXMEM:inst19)"
Error: Width mismatch in control_out/MemoryLevel -- source is ""Control[1..0]" (ID MemoryLevel:inst7)"
Error: Width mismatch in control_out/MemoryLevel -- source is ""Control[1..0]" (ID MemoryLevel:inst7)"
Error: Width mismatch in read_data_in/MEMWB -- source is ""MemOut[31..0]" (ID MemoryLevel:inst7)"
Error: Width mismatch in write_data_out/EXMEM -- source is ""write_data[31..0]" (ID EXMEM:inst19)"
Error: Width mismatch in address_out/EXMEM -- source is ""address[31..0]" (ID EXMEM:inst19)"
Error: Width mismatch in s_e_out/MEMWB -- source is ""sign_extended_out[31..0]" (ID memwb:inst15)"
Error: Width mismatch in result_out/mux -- source is ""result[31..0]" (ID pcMux:inst10)"
Error: Width mismatch in s_e_out/MEMWB -- source is ""sign_extended_out[31..0]" (ID memwb:inst15)"
Error: Width mismatch in read_data_out/MEMWB -- source is ""read_data_out[31..0]" (ID memwb:inst15)"
Error: Width mismatch in read_data_out/MEMWB -- source is ""read_data_out[31..0]" (ID memwb:inst15)"
Error: Width mismatch in address_out/MEMWB -- source is ""address_out[31..0]" (ID memwb:inst15)"
Error: Width mismatch in address_out/MEMWB -- source is ""address_out[31..0]" (ID memwb:inst15)"
Error: Width mismatch in DestinationReg_out/EXMEM -- source is ""destinationReg_o[4..0]" (ID EXMEM:inst19)"
Error: Width mismatch in DestinationReg_out/MEMWB -- source is ""destinationReg_o[4..0]" (ID memwb:inst15)"
Error: Width mismatch in wb_out/IDEX -- source is ""wb_o[2..0]" (ID IDEX:inst18)"
Error: Width mismatch in m_out/IDEX -- source is ""m_o[3..0]" (ID IDEX:inst18)"
Error: Width mismatch in Memory_control_in/IDEX -- source is ""Memory_control[1..0]" (ID instDecodeLEVEL:inst8)"
Error: Width mismatch in Memory_control_in/IDEX -- source is ""Memory_control[1..0]" (ID instDecodeLEVEL:inst8)"
Error: Width mismatch in Memory_control_out/IDEX -- source is ""new_out[1..0]" (ID IDEX:inst18)"
Error: Width mismatch in DestinationReg_out/MEMWB -- source is ""destinationReg_o[4..0]" (ID memwb:inst15)"
Error: Width mismatch in IS_byte_out/EXMEM -- source is ""Add_results_out[31..0]" (ID EXMEM:inst19)"
Error: Width mismatch in pc_plus4_out/IFID -- source is ""IF[31..0]" (ID IFID:inst17)"
Error: Width mismatch in instruction_out/IFID -- source is ""ID[31..0]" (ID IFID:inst17)"
Error: Width mismatch in wb_out/IDEX -- source is ""wb_o[2..0]" (ID IDEX:inst18)"
Error: Width mismatch in m_out/IDEX -- source is ""m_o[3..0]" (ID IDEX:inst18)"
Error: Width mismatch in alu_result_in/EXMEM -- source is ""ALU_Result[31..0]" (ID ExecuteLevel:inst4)"
Error: Width mismatch in read_data2_out/ExecuteLevel -- source is ""read_data2_out[31..0]" (ID ExecuteLevel:inst4)"
Error: Width mismatch in add_result_in/EXMEM -- source is ""MemAddress[31..0]" (ID ExecuteLevel:inst4)"
Error: Width mismatch in address_out/EXMEM -- source is ""address[31..0]" (ID EXMEM:inst19)"
Error: Width mismatch in write_data_out/EXMEM -- source is ""write_data[31..0]" (ID EXMEM:inst19)"
Error: Width mismatch in s_e_immediate/IDEX -- source is ""s_e_immediate_o[31..0]" (ID IDEX:inst18)"
Error: Width mismatch in IS_byte_out/EXMEM -- source is ""Add_results_out[31..0]" (ID EXMEM:inst19)"
Error: Width mismatch in DestinationReg_out/IDEX -- source is ""destinationReg_o[4..0]" (ID IDEX:inst18)"
Error: Width mismatch in Memory_control_out/IDEX -- source is ""new_out[1..0]" (ID IDEX:inst18)"
Error: Width mismatch in DestinationReg_out/EXMEM -- source is ""destinationReg_o[4..0]" (ID EXMEM:inst19)"
Error: Width mismatch in ex_out/IDEX -- source is ""ex_o[6..0]" (ID IDEX:inst18)"
Error: Width mismatch in pc_plus4_out/IDEX -- source is ""pc_plus4_o[31..0]" (ID IDEX:inst18)"
Error: Width mismatch in read_data1_out/IDEX -- source is ""read_data1_o[31..0]" (ID IDEX:inst18)"
Error: Width mismatch in read_data2_out/IDEX -- source is ""read_data2_o[31..0]" (ID IDEX:inst18)"
Error: Width mismatch in s_e_immediate/IDEX -- source is ""s_e_immediate_o[31..0]" (ID IDEX:inst18)"
Error: Width mismatch in destinationReg_out/IDEX -- source is ""destinationReg_o[4..0]" (ID IDEX:inst18)"
Error: Width mismatch in pc_plus4_out/IFID -- source is ""IF[31..0]" (ID IFID:inst17)"
Error: Width mismatch in s_e_immediate_in/IDEX -- source is ""S_E_Immediate[31..0]" (ID instDecodeLEVEL:inst8)"
Error: Width mismatch in destinationReg_in/IDEX -- source is ""destinationReg[4..0]" (ID instDecodeLEVEL:inst8)"
Error: Width mismatch in read_data1_in/IDEX -- source is ""Read_data_1[31..0]" (ID instDecodeLEVEL:inst8)"
Error: Width mismatch in read_data2_in/IDEX -- source is ""Read_data_2[31..0]" (ID instDecodeLEVEL:inst8)"
Error: Width mismatch in ex_in/IDEX -- source is ""Execution[6..0]" (ID instDecodeLEVEL:inst8)"
Error: Width mismatch in pc_out/IFID -- source is ""pc_out[13..0]" (ID IFID:inst17)"
Error: Width mismatch in pc_out/IFID -- source is ""pc_out[13..0]" (ID IFID:inst17)"
Error: Width mismatch in pc_out/IDEX -- source is ""pc_out[13..0]" (ID IDEX:inst18)"
Error: Width mismatch in pc_out/IDEX -- source is ""pc_out[13..0]" (ID IDEX:inst18)"
Error: Width mismatch in pc_in/IFID -- source is ""pc_out[13..0]" (ID instFetchLEVEL:inst)"
Error: Width mismatch in pc_in/IFID -- source is ""pc_out[13..0]" (ID instFetchLEVEL:inst)"
Error: Can't elaborate top-level user hierarchy
Error: Quartus II Analysis & Synthesis was unsuccessful. 118 errors, 0 warnings
    Error: Peak virtual memory: 0 megabytes
    Error: Processing ended: Tue Aug 04 19:25:56 2020
    Error: Elapsed time: 00:00:03
    Error: Total CPU time (on all processors): 00:00:03


