

================================================================
== Vivado HLS Report for 'Loop_1_proc'
================================================================
* Date:           Tue Mar  3 01:12:46 2020

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        times_5
* Solution:       hls_target
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.60|      7.33|        0.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2067609|  2067609|  2067609|  2067609|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Loop 1  |  2067607|  2067607|         5|          1|          1|  2067604|    yes   |
        +----------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 1
  Pipeline-0: II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_8 (4)  [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecMemCore(i288* %p_hw_input_stencil_stream_V_value_V, [1 x i8]* @p_str, [9 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_9 (5)  [1/1] 0.00ns
newFuncRoot:1  call void (...)* @_ssdm_op_SpecInterface(i288* %p_hw_input_stencil_stream_V_value_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_10 (6)  [1/1] 1.59ns  loc: hls_target.cpp:67
newFuncRoot:2  br label %.preheader


 <State 2>: 7.33ns
ST_2: indvar_flatten (8)  [1/1] 0.00ns
.preheader:0  %indvar_flatten = phi i21 [ 0, %newFuncRoot ], [ %indvar_flatten_next, %.preheader.preheader ]

ST_2: p_hw_output_y_scan_1 (9)  [1/1] 0.00ns  loc: hls_target.cpp:69
.preheader:1  %p_hw_output_y_scan_1 = phi i11 [ 0, %newFuncRoot ], [ %p_hw_output_y_scan_s, %.preheader.preheader ]

ST_2: p_hw_output_x_scan_2 (10)  [1/1] 0.00ns
.preheader:2  %p_hw_output_x_scan_2 = phi i11 [ 0, %newFuncRoot ], [ %p_hw_output_x_scan_1, %.preheader.preheader ]

ST_2: exitcond_flatten (11)  [1/1] 3.15ns
.preheader:3  %exitcond_flatten = icmp eq i21 %indvar_flatten, -29548

ST_2: indvar_flatten_next (12)  [1/1] 2.59ns
.preheader:4  %indvar_flatten_next = add i21 %indvar_flatten, 1

ST_2: StgValue_16 (13)  [1/1] 0.00ns
.preheader:5  br i1 %exitcond_flatten, label %.exitStub, label %.preheader.preheader

ST_2: exitcond (16)  [1/1] 2.94ns  loc: hls_target.cpp:69
.preheader.preheader:1  %exitcond = icmp eq i11 %p_hw_output_x_scan_2, -130

ST_2: p_hw_output_x_scan_s (17)  [1/1] 2.07ns  loc: hls_target.cpp:69
.preheader.preheader:2  %p_hw_output_x_scan_s = select i1 %exitcond, i11 0, i11 %p_hw_output_x_scan_2

ST_2: p_hw_output_x_scan_1 (54)  [1/1] 2.33ns  loc: hls_target.cpp:69
.preheader.preheader:39  %p_hw_output_x_scan_1 = add i11 1, %p_hw_output_x_scan_s


 <State 3>: 4.40ns
ST_3: p_hw_output_y_scan_2 (18)  [1/1] 2.33ns  loc: hls_target.cpp:67
.preheader.preheader:3  %p_hw_output_y_scan_2 = add i11 1, %p_hw_output_y_scan_1

ST_3: tmp8 (20)  [1/1] 2.94ns  loc: hls_target.cpp:150
.preheader.preheader:5  %tmp8 = icmp eq i11 %p_hw_output_y_scan_1, -971

ST_3: p_hw_output_y_scan_s (22)  [1/1] 2.07ns  loc: hls_target.cpp:69
.preheader.preheader:7  %p_hw_output_y_scan_s = select i1 %exitcond, i11 %p_hw_output_y_scan_2, i11 %p_hw_output_y_scan_1

ST_3: tmp_value_V (25)  [1/1] 2.45ns  loc: hls_target.cpp:75
.preheader.preheader:10  %tmp_value_V = call i288 @_ssdm_op_Read.ap_fifo.volatile.i288P(i288* %p_hw_input_stencil_stream_V_value_V)

ST_3: p_345 (26)  [1/1] 0.00ns  loc: ./Stencil.h:122->hls_target.cpp:75
.preheader.preheader:11  %p_345 = trunc i288 %tmp_value_V to i32

ST_3: p_357 (27)  [1/1] 0.00ns  loc: ./Stencil.h:122->hls_target.cpp:75
.preheader.preheader:12  %p_357 = call i32 @_ssdm_op_PartSelect.i32.i288.i32.i32(i288 %tmp_value_V, i32 64, i32 95)

ST_3: p_381 (28)  [1/1] 0.00ns  loc: ./Stencil.h:122->hls_target.cpp:75
.preheader.preheader:13  %p_381 = call i32 @_ssdm_op_PartSelect.i32.i288.i32.i32(i288 %tmp_value_V, i32 192, i32 223)

ST_3: p_393 (29)  [1/1] 0.00ns  loc: ./Stencil.h:122->hls_target.cpp:75
.preheader.preheader:14  %p_393 = call i32 @_ssdm_op_PartSelect.i32.i288.i32.i32(i288 %tmp_value_V, i32 256, i32 287)

ST_3: tmp_2 (30)  [1/1] 0.00ns  loc: hls_target.cpp:75
.preheader.preheader:15  %tmp_2 = call i31 @_ssdm_op_PartSelect.i31.i288.i32.i32(i288 %tmp_value_V, i32 32, i32 62)

ST_3: tmp_4 (32)  [1/1] 0.00ns  loc: hls_target.cpp:75
.preheader.preheader:17  %tmp_4 = call i31 @_ssdm_op_PartSelect.i31.i288.i32.i32(i288 %tmp_value_V, i32 96, i32 126)

ST_3: tmp_5 (34)  [1/1] 0.00ns  loc: hls_target.cpp:75
.preheader.preheader:19  %tmp_5 = call i30 @_ssdm_op_PartSelect.i30.i288.i32.i32(i288 %tmp_value_V, i32 128, i32 157)

ST_3: tmp_6 (36)  [1/1] 0.00ns  loc: hls_target.cpp:75
.preheader.preheader:21  %tmp_6 = call i31 @_ssdm_op_PartSelect.i31.i288.i32.i32(i288 %tmp_value_V, i32 160, i32 190)

ST_3: tmp_7 (38)  [1/1] 0.00ns  loc: hls_target.cpp:75
.preheader.preheader:23  %tmp_7 = call i31 @_ssdm_op_PartSelect.i31.i288.i32.i32(i288 %tmp_value_V, i32 224, i32 254)

ST_3: tmp_s (50)  [1/1] 2.94ns  loc: hls_target.cpp:150
.preheader.preheader:35  %tmp_s = icmp eq i11 %p_hw_output_x_scan_s, -131


 <State 4>: 4.37ns
ST_4: tmp_mid1 (19)  [1/1] 2.94ns  loc: hls_target.cpp:150
.preheader.preheader:4  %tmp_mid1 = icmp eq i11 %p_hw_output_y_scan_2, -971

ST_4: p_353 (31)  [1/1] 0.00ns  loc: hls_target.cpp:92
.preheader.preheader:16  %p_353 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_2, i1 false)

ST_4: p_371 (35)  [1/1] 0.00ns  loc: hls_target.cpp:113
.preheader.preheader:20  %p_371 = call i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30 %tmp_5, i2 0)

ST_4: p_377 (37)  [1/1] 0.00ns  loc: hls_target.cpp:120
.preheader.preheader:22  %p_377 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_6, i1 false)

ST_4: p_389 (39)  [1/1] 0.00ns  loc: hls_target.cpp:134
.preheader.preheader:24  %p_389 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_7, i1 false)

ST_4: tmp2 (40)  [1/1] 2.90ns  loc: hls_target.cpp:143
.preheader.preheader:25  %tmp2 = add i32 %p_345, %p_353

ST_4: tmp5 (43)  [1/1] 2.90ns  loc: hls_target.cpp:143
.preheader.preheader:28  %tmp5 = add i32 %p_377, %p_371

ST_4: tmp7 (44)  [1/1] 2.19ns  loc: hls_target.cpp:143
.preheader.preheader:29  %tmp7 = add i32 %p_393, %p_389

ST_4: tmp6 (45)  [1/1] 2.19ns  loc: hls_target.cpp:143
.preheader.preheader:30  %tmp6 = add i32 %p_381, %tmp7


 <State 5>: 4.37ns
ST_5: tmp_mid2 (21)  [1/1] 0.00ns  loc: hls_target.cpp:150 (grouped into LUT with out node tmp_last_V)
.preheader.preheader:6  %tmp_mid2 = select i1 %exitcond, i1 %tmp_mid1, i1 %tmp8

ST_5: p_365 (33)  [1/1] 0.00ns  loc: hls_target.cpp:106
.preheader.preheader:18  %p_365 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_4, i1 false)

ST_5: tmp3 (41)  [1/1] 2.19ns  loc: hls_target.cpp:143
.preheader.preheader:26  %tmp3 = add i32 %p_365, %p_357

ST_5: tmp1 (42)  [1/1] 2.19ns  loc: hls_target.cpp:143
.preheader.preheader:27  %tmp1 = add i32 %tmp2, %tmp3

ST_5: tmp_last_V (51)  [1/1] 2.07ns  loc: hls_target.cpp:150 (out node of the LUT)
.preheader.preheader:36  %tmp_last_V = and i1 %tmp_s, %tmp_mid2


 <State 6>: 4.37ns
ST_6: empty (15)  [1/1] 0.00ns
.preheader.preheader:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2067604, i64 2067604, i64 2067604)

ST_6: tmp_1 (23)  [1/1] 0.00ns  loc: hls_target.cpp:70
.preheader.preheader:8  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

ST_6: StgValue_50 (24)  [1/1] 0.00ns  loc: hls_target.cpp:71
.preheader.preheader:9  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_6: tmp4 (46)  [1/1] 2.19ns  loc: hls_target.cpp:143
.preheader.preheader:31  %tmp4 = add i32 %tmp5, %tmp6

ST_6: p_397 (47)  [1/1] 2.19ns  loc: hls_target.cpp:143
.preheader.preheader:32  %p_397 = add nsw i32 %tmp1, %tmp4

ST_6: tmp_3 (48)  [1/1] 0.00ns  loc: hls_target.cpp:146
.preheader.preheader:33  %tmp_3 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_397, i32 4, i32 31)

ST_6: p_399 (49)  [1/1] 0.00ns  loc: hls_target.cpp:146
.preheader.preheader:34  %p_399 = sext i28 %tmp_3 to i32

ST_6: StgValue_55 (52)  [1/1] 0.00ns  loc: hls_target.cpp:155
.preheader.preheader:37  call void @_ssdm_op_Write.ap_auto.volatile.i32P.i1P(i32* %hw_output_V_value_V, i1* %hw_output_V_last_V, i32 %p_399, i1 %tmp_last_V)

ST_6: empty_76 (53)  [1/1] 0.00ns  loc: hls_target.cpp:157
.preheader.preheader:38  %empty_76 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_1)

ST_6: StgValue_57 (55)  [1/1] 0.00ns  loc: hls_target.cpp:69
.preheader.preheader:40  br label %.preheader


 <State 7>: 0.00ns
ST_7: StgValue_58 (57)  [1/1] 0.00ns
.exitStub:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.6ns, clock uncertainty: 0.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [8]  (1.59 ns)

 <State 2>: 7.33ns
The critical path consists of the following:
	'phi' operation ('_hw_output_x___scan_dim_0') with incoming values : ('_hw_output_x___scan_dim_0', hls_target.cpp:69) [10]  (0 ns)
	'icmp' operation ('exitcond', hls_target.cpp:69) [16]  (2.94 ns)
	'select' operation ('p_hw_output_x_scan_s', hls_target.cpp:69) [17]  (2.07 ns)
	'add' operation ('_hw_output_x___scan_dim_0', hls_target.cpp:69) [54]  (2.33 ns)

 <State 3>: 4.4ns
The critical path consists of the following:
	'add' operation ('p_hw_output_y_scan_2', hls_target.cpp:67) [18]  (2.33 ns)
	'select' operation ('p_hw_output_y_scan_s', hls_target.cpp:69) [22]  (2.07 ns)

 <State 4>: 4.37ns
The critical path consists of the following:
	'add' operation ('tmp7', hls_target.cpp:143) [44]  (2.19 ns)
	'add' operation ('tmp6', hls_target.cpp:143) [45]  (2.19 ns)

 <State 5>: 4.37ns
The critical path consists of the following:
	'add' operation ('tmp3', hls_target.cpp:143) [41]  (2.19 ns)
	'add' operation ('tmp1', hls_target.cpp:143) [42]  (2.19 ns)

 <State 6>: 4.37ns
The critical path consists of the following:
	'add' operation ('tmp4', hls_target.cpp:143) [46]  (2.19 ns)
	'add' operation ('_397', hls_target.cpp:143) [47]  (2.19 ns)
	wire write on port 'hw_output_V_value_V' (hls_target.cpp:155) [52]  (0 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
