Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/yuan/Desktop/FPGA/traffic_light/traffic_light_tb_isim_beh.exe -prj /home/yuan/Desktop/FPGA/traffic_light/traffic_light_tb_beh.prj work.traffic_light_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "/home/yuan/Desktop/FPGA/traffic_light/freq_divider.v" into library work
Analyzing Verilog file "/home/yuan/Desktop/FPGA/traffic_light/traffic_light.v" into library work
Analyzing Verilog file "/home/yuan/Desktop/FPGA/traffic_light/traffic_light_tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 84888 KB
Fuse CPU Usage: 720 ms
Compiling module freq_divider
Compiling module traffic_light
Compiling module traffic_light_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable /home/yuan/Desktop/FPGA/traffic_light/traffic_light_tb_isim_beh.exe
Fuse Memory Usage: 383092 KB
Fuse CPU Usage: 740 ms
GCC CPU Usage: 500 ms
