# compile vhdl design source files
vhdl xil_defaultlib  \
"TOP_tb_func_synth.vhd" \
"../../../../../Project_FPGA_IP.srcs/sim_1/new/TOP_tb.vhd" \

# Do not sort compile order
nosort
