// Seed: 3892688143
module module_0;
  always begin : LABEL_0
    if (-1'b0) $display(id_1 - id_1);
  end
  byte id_2;
  always_latch id_3 = id_3;
endmodule
module module_1 (
    input uwire id_0,
    output wire id_1,
    id_6,
    output supply0 id_2,
    input wand id_3,
    input tri id_4
);
  assign id_1 = 1;
  module_0 modCall_1 ();
  assign id_1 = id_4;
endmodule
module module_2 (
    output uwire id_0,
    output wor id_1,
    input wire id_2,
    output supply0 id_3,
    input wand id_4,
    id_17,
    input supply1 id_5,
    input wire id_6,
    output uwire id_7#(.id_18(-1)),
    input tri1 id_8,
    input wand id_9,
    input wor id_10,
    output supply1 id_11,
    input uwire id_12,
    input tri0 id_13,
    output tri0 id_14,
    input tri1 id_15
);
  assign id_14 = -1;
  wire id_19;
  wire id_20;
  tri0 id_21;
  module_0 modCall_1 ();
  wire id_22;
  assign id_19 = -1;
  assign id_3  = -1 & {-1'b0, id_21.id_4, 1, 1, id_9, -1'b0, -1, -1, id_10, id_5};
endmodule
