Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Mar  3 01:17:14 2019
| Host         : DESKTOP-3VDLSPS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Bounce_Timer_wrapper_control_sets_placed.rpt
| Design       : Bounce_Timer_wrapper
| Device       : xc7z007s
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            5 |
|      6 |            1 |
|      8 |            1 |
|     14 |            3 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              38 |           11 |
| No           | No                    | Yes                    |              35 |           15 |
| No           | Yes                   | No                     |               4 |            2 |
| Yes          | No                    | No                     |              38 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              20 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+----------------------------------------------------------------+-------------------------------------------------------------+------------------+----------------+
|               Clock Signal              |                          Enable Signal                         |                       Set/Reset Signal                      | Slice Load Count | Bel Load Count |
+-----------------------------------------+----------------------------------------------------------------+-------------------------------------------------------------+------------------+----------------+
|  Bounce_Timer_i/HZ_Counter_0/inst/o_Out |                                                                | Bounce_Timer_i/rst_clk_100MHz_100M/U0/peripheral_aresetn[0] |                1 |              2 |
|  Bounce_Timer_i/HZ_Counter_0/inst/o_Out | Bounce_Timer_i/BINARY_TO_BCD_0/inst/r_BCD[7]                   |                                                             |                2 |              4 |
|  Bounce_Timer_i/HZ_Counter_0/inst/o_Out | Bounce_Timer_i/BINARY_TO_BCD_0/inst/r_BCD[15]                  |                                                             |                2 |              4 |
|  Bounce_Timer_i/HZ_Counter_0/inst/o_Out | Bounce_Timer_i/BINARY_TO_BCD_0/inst/r_BCD[3]                   |                                                             |                2 |              4 |
|  Bounce_Timer_i/HZ_Counter_0/inst/o_Out | Bounce_Timer_i/BINARY_TO_BCD_0/inst/r_BCD[11]                  |                                                             |                2 |              4 |
|  i_CLK_IBUF_BUFG                        |                                                                | Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_int       |                2 |              4 |
|  i_CLK_IBUF_BUFG                        | Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/seq_cnt_en           | Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/clear |                1 |              6 |
|  Bounce_Timer_i/HZ_Counter_0/inst/o_Out | Bounce_Timer_i/BINARY_TO_BCD_0/inst/r_Loop_Count[7]_i_1_n_0    |                                                             |                3 |              8 |
|  Bounce_Timer_i/HZ_Counter_0/inst/o_Out |                                                                |                                                             |                5 |             14 |
|  Bounce_Timer_i/HZ_Counter_0/inst/o_Out | Bounce_Timer_i/BINARY_TO_BCD_0/inst/r_Binary_0                 |                                                             |                5 |             14 |
|  i_CLK_IBUF_BUFG                        | Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER[13]_i_2_n_0 | Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER          |                4 |             14 |
|  i_CLK_IBUF_BUFG                        |                                                                |                                                             |                7 |             25 |
|  i_CLK_IBUF_BUFG                        |                                                                | Bounce_Timer_i/rst_clk_100MHz_100M/U0/peripheral_aresetn[0] |               14 |             33 |
+-----------------------------------------+----------------------------------------------------------------+-------------------------------------------------------------+------------------+----------------+


