{"id": "https://openalex.org/W2130915421", "doi": "https://doi.org/10.1109/mwscas.1995.510254", "title": "A real time clustering CMOS neural engine", "display_name": "A real time clustering CMOS neural engine", "publication_year": 2002, "publication_date": "2002-11-19", "ids": {"openalex": "https://openalex.org/W2130915421", "doi": "https://doi.org/10.1109/mwscas.1995.510254", "mag": "2130915421"}, "language": "en", "primary_location": {"is_oa": false, "landing_page_url": "https://doi.org/10.1109/mwscas.1995.510254", "pdf_url": null, "source": null, "license": null, "license_id": null, "version": null, "is_accepted": false, "is_published": false}, "type": "article", "type_crossref": "proceedings-article", "indexed_in": ["crossref"], "open_access": {"is_oa": false, "oa_status": "closed", "oa_url": null, "any_repository_has_fulltext": false}, "authorships": [{"author_position": "first", "author": {"id": "https://openalex.org/A5079540787", "display_name": "Teresa Serrano-Gotarredona", "orcid": "https://orcid.org/0000-0001-5714-2526"}, "institutions": [{"id": "https://openalex.org/I4210147934", "display_name": "Centro Nacional de Microelectr\u00f3nica", "ror": "https://ror.org/03ycqrz18", "country_code": "ES", "type": "facility", "lineage": ["https://openalex.org/I134820265", "https://openalex.org/I4210147934"]}], "countries": ["ES"], "is_corresponding": false, "raw_author_name": "T. Serrano-Gotarredona", "raw_affiliation_strings": ["Centro Nacional de Microelectron., Spain"]}, {"author_position": "middle", "author": {"id": "https://openalex.org/A5004019252", "display_name": "B. Linates-Barranco", "orcid": null}, "institutions": [{"id": "https://openalex.org/I4210147934", "display_name": "Centro Nacional de Microelectr\u00f3nica", "ror": "https://ror.org/03ycqrz18", "country_code": "ES", "type": "facility", "lineage": ["https://openalex.org/I134820265", "https://openalex.org/I4210147934"]}], "countries": ["ES"], "is_corresponding": false, "raw_author_name": "B. Linates-Barranco", "raw_affiliation_strings": ["Centro Nacional de Microelectron., Spain"]}, {"author_position": "last", "author": {"id": "https://openalex.org/A5016693928", "display_name": "J.L. Huertas", "orcid": "https://orcid.org/0000-0001-8230-9543"}, "institutions": [{"id": "https://openalex.org/I4210147934", "display_name": "Centro Nacional de Microelectr\u00f3nica", "ror": "https://ror.org/03ycqrz18", "country_code": "ES", "type": "facility", "lineage": ["https://openalex.org/I134820265", "https://openalex.org/I4210147934"]}], "countries": ["ES"], "is_corresponding": false, "raw_author_name": "J.L. Huertas", "raw_affiliation_strings": ["Centro Nacional de Microelectron., Spain"]}], "countries_distinct_count": 1, "institutions_distinct_count": 1, "corresponding_author_ids": [], "corresponding_institution_ids": [], "apc_list": null, "apc_paid": null, "has_fulltext": true, "fulltext_origin": "ngrams", "cited_by_count": 1, "cited_by_percentile_year": {"min": 60, "max": 68}, "biblio": {"volume": null, "issue": null, "first_page": null, "last_page": null}, "is_retracted": false, "is_paratext": false, "primary_topic": {"id": "https://openalex.org/T10323", "display_name": "Analog Circuit Design for Biomedical Applications", "score": 1.0, "subfield": {"id": "https://openalex.org/subfields/2204", "display_name": "Biomedical Engineering"}, "field": {"id": "https://openalex.org/fields/22", "display_name": "Engineering"}, "domain": {"id": "https://openalex.org/domains/3", "display_name": "Physical Sciences"}}, "topics": [{"id": "https://openalex.org/T10323", "display_name": "Analog Circuit Design for Biomedical Applications", "score": 1.0, "subfield": {"id": "https://openalex.org/subfields/2204", "display_name": "Biomedical Engineering"}, "field": {"id": "https://openalex.org/fields/22", "display_name": "Engineering"}, "domain": {"id": "https://openalex.org/domains/3", "display_name": "Physical Sciences"}}, {"id": "https://openalex.org/T11992", "display_name": "CMOS Image Sensor Technology", "score": 0.9996, "subfield": {"id": "https://openalex.org/subfields/2208", "display_name": "Electrical and Electronic Engineering"}, "field": {"id": "https://openalex.org/fields/22", "display_name": "Engineering"}, "domain": {"id": "https://openalex.org/domains/3", "display_name": "Physical Sciences"}}, {"id": "https://openalex.org/T10502", "display_name": "Memristive Devices for Neuromorphic Computing", "score": 0.9989, "subfield": {"id": "https://openalex.org/subfields/2208", "display_name": "Electrical and Electronic Engineering"}, "field": {"id": "https://openalex.org/fields/22", "display_name": "Engineering"}, "domain": {"id": "https://openalex.org/domains/3", "display_name": "Physical Sciences"}}], "keywords": [{"id": "https://openalex.org/keywords/cmos", "display_name": "CMOS", "score": 0.534763}, {"id": "https://openalex.org/keywords/cmos-image-sensors", "display_name": "CMOS Image Sensors", "score": 0.520172}, {"id": "https://openalex.org/keywords/temporal-noise-analysis", "display_name": "Temporal Noise Analysis", "score": 0.512967}, {"id": "https://openalex.org/keywords/neuromorphic-computing", "display_name": "Neuromorphic Computing", "score": 0.512166}, {"id": "https://openalex.org/keywords/pixel-level-adc", "display_name": "Pixel-Level ADC", "score": 0.503167}], "concepts": [{"id": "https://openalex.org/C14580979", "wikidata": "https://www.wikidata.org/wiki/Q876049", "display_name": "Very-large-scale integration", "level": 2, "score": 0.7655511}, {"id": "https://openalex.org/C165005293", "wikidata": "https://www.wikidata.org/wiki/Q1074500", "display_name": "Chip", "level": 2, "score": 0.7099978}, {"id": "https://openalex.org/C41008148", "wikidata": "https://www.wikidata.org/wiki/Q21198", "display_name": "Computer science", "level": 0, "score": 0.6688948}, {"id": "https://openalex.org/C2776303644", "wikidata": "https://www.wikidata.org/wiki/Q1020499", "display_name": "Interfacing", "level": 2, "score": 0.6402107}, {"id": "https://openalex.org/C101468663", "wikidata": "https://www.wikidata.org/wiki/Q1620158", "display_name": "Modular design", "level": 2, "score": 0.5483601}, {"id": "https://openalex.org/C9390403", "wikidata": "https://www.wikidata.org/wiki/Q3966", "display_name": "Computer hardware", "level": 1, "score": 0.5123595}, {"id": "https://openalex.org/C151319957", "wikidata": "https://www.wikidata.org/wiki/Q752739", "display_name": "Asynchronous communication", "level": 2, "score": 0.49632746}, {"id": "https://openalex.org/C46362747", "wikidata": "https://www.wikidata.org/wiki/Q173431", "display_name": "CMOS", "level": 2, "score": 0.45263728}, {"id": "https://openalex.org/C149635348", "wikidata": "https://www.wikidata.org/wiki/Q193040", "display_name": "Embedded system", "level": 1, "score": 0.4032639}, {"id": "https://openalex.org/C24326235", "wikidata": "https://www.wikidata.org/wiki/Q126095", "display_name": "Electronic engineering", "level": 1, "score": 0.21317285}, {"id": "https://openalex.org/C127413603", "wikidata": "https://www.wikidata.org/wiki/Q11023", "display_name": "Engineering", "level": 0, "score": 0.17300066}, {"id": "https://openalex.org/C76155785", "wikidata": "https://www.wikidata.org/wiki/Q418", "display_name": "Telecommunications", "level": 1, "score": 0.0}, {"id": "https://openalex.org/C31258907", "wikidata": "https://www.wikidata.org/wiki/Q1301371", "display_name": "Computer network", "level": 1, "score": 0.0}, {"id": "https://openalex.org/C111919701", "wikidata": "https://www.wikidata.org/wiki/Q9135", "display_name": "Operating system", "level": 1, "score": 0.0}], "mesh": [], "locations_count": 1, "locations": [{"is_oa": false, "landing_page_url": "https://doi.org/10.1109/mwscas.1995.510254", "pdf_url": null, "source": null, "license": null, "license_id": null, "version": null, "is_accepted": false, "is_published": false}], "best_oa_location": null, "sustainable_development_goals": [], "grants": [], "referenced_works_count": 3, "referenced_works": ["https://openalex.org/W1576002410", "https://openalex.org/W1984001576", "https://openalex.org/W2140823559"], "related_works": ["https://openalex.org/W2484987020", "https://openalex.org/W2049402143", "https://openalex.org/W2098218272", "https://openalex.org/W2136647108", "https://openalex.org/W1965180958", "https://openalex.org/W2350029007", "https://openalex.org/W1973428399", "https://openalex.org/W2152662857", "https://openalex.org/W2182594080", "https://openalex.org/W2017757432"], "ngrams_url": "https://api.openalex.org/works/W2130915421/ngrams", "abstract_inverted_index": {"Summary": [0], "form": [1], "only": [2], "given,": [3], "as": [4], "follows.": [5], "We": [6], "describe": [7], "an": [8, 126, 139, 147, 166], "analog": [9, 184], "VLSI": [10, 86], "implementation": [11], "of": [12, 41, 60, 75, 119, 130, 170], "the": [13, 61, 76, 120, 181, 190], "ART1": [14, 63, 92], "algorithm": [15, 78], "(Carpenter,": [16], "1987).": [17], "A": [18], "prototype": [19], "chip": [20, 55, 89, 182, 204], "has": [21, 37, 67], "been": [22, 68, 211], "fabricated": [23], "in": [24, 48, 138, 158, 185], "a": [25, 38, 49, 57, 198], "standard": [26], "low": [27], "cost": [28], "1.5": [29], "/spl": [30, 162], "mu/m": [31], "double-mental": [32], "single-poly": [33], "CMOS": [34], "process.": [35], "It": [36, 102], "die": [39], "area": [40], "1": [42], "cm/sup": [43], "2/": [44], "and": [45, 98, 146, 175], "is": [46, 122, 156, 183], "mounted": [47], "120": [50], "pin": [51], "PGA": [52], "package.": [53], "The": [54, 88], "realizes": [56], "modified": [58], "version": [59], "original": [62, 77], "architecture.": [64], "Such": [65], "modification": [66], "shown": [69], "to": [70, 113, 189], "preserve": [71], "all": [72], "computational": [73], "properties": [74], "(Serrano,": [79], "1994),": [80], "while": [81], "being": [82], "more": [83], "appropriate": [84], "for": [85, 216], "realizations.": [87], "implements": [90], "on": [91], "network": [93], "with": [94, 142, 150], "100": [95, 106], "F1": [96, 140], "nodes": [97], "18": [99, 114], "F2": [100, 148], "nodes.": [101, 153], "can,": [103], "therefore,": [104], "cluster": [105], "binary": [107], "pixels": [108], "input": [109], "patterns": [110], "into": [111], "up": [112], "different": [115], "categories.": [116], "Modular": [117], "expansibility": [118], "system": [121], "possible": [123], "by": [124], "assembling": [125], "N/spl": [127], "times/M": [128, 152], "array": [129], "chips": [131], "without": [132], "any": [133], "extra": [134], "interfacing": [135], "circuitry,": [136], "resulting": [137], "layer": [141, 149], "100/spl": [143], "times/N": [144], "nodes,": [145], "18/spl": [151], "Pattern": [154], "classification": [155], "performed": [157], "less": [159], "than": [160], "1.8": [161], "mu/s,": [163], "which": [164, 209], "means": [165], "equivalent": [167], "computing": [168], "power": [169], "2.2/spl": [171], "times/10/sup": [172], "9/": [173], "connections": [174], "connection-updates": [176], "per": [177], "second.": [178], "Although": [179], "internally": [180], "nature,": [186], "it": [187], "interfaces": [188], "outside": [191], "world": [192], "through": [193, 213], "digital": [194, 201, 217], "signals,": [195], "thus": [196], "having": [197], "true": [199], "asynchronous": [200], "behavior.": [202], "Experimental": [203], "test": [205, 214], "results": [206], "are": [207], "available,": [208], "have": [210], "obtained": [212], "equipment": [215], "chips.": [218]}, "cited_by_api_url": "https://api.openalex.org/works?filter=cites:W2130915421", "counts_by_year": [], "updated_date": "2024-05-03T01:20:20.474473", "created_date": "2016-06-24"}