
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000003a  00800200  00001b60  00001bf4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001b60  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000a  0080023a  0080023a  00001c2e  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001c2e  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000228  00000000  00000000  00001c8a  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001a49  00000000  00000000  00001eb2  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000b99  00000000  00000000  000038fb  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001175  00000000  00000000  00004494  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000434  00000000  00000000  0000560c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000061c  00000000  00000000  00005a40  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000b26  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000188  00000000  00000000  00006b82  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	f2 c0       	rjmp	.+484    	; 0x1e6 <__ctors_end>
       2:	00 00       	nop
       4:	10 c1       	rjmp	.+544    	; 0x226 <__bad_interrupt>
       6:	00 00       	nop
       8:	0e c1       	rjmp	.+540    	; 0x226 <__bad_interrupt>
       a:	00 00       	nop
       c:	0c c1       	rjmp	.+536    	; 0x226 <__bad_interrupt>
       e:	00 00       	nop
      10:	0a c1       	rjmp	.+532    	; 0x226 <__bad_interrupt>
      12:	00 00       	nop
      14:	08 c1       	rjmp	.+528    	; 0x226 <__bad_interrupt>
      16:	00 00       	nop
      18:	06 c1       	rjmp	.+524    	; 0x226 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	04 c1       	rjmp	.+520    	; 0x226 <__bad_interrupt>
      1e:	00 00       	nop
      20:	02 c1       	rjmp	.+516    	; 0x226 <__bad_interrupt>
      22:	00 00       	nop
      24:	00 c1       	rjmp	.+512    	; 0x226 <__bad_interrupt>
      26:	00 00       	nop
      28:	fe c0       	rjmp	.+508    	; 0x226 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	fc c0       	rjmp	.+504    	; 0x226 <__bad_interrupt>
      2e:	00 00       	nop
      30:	fa c0       	rjmp	.+500    	; 0x226 <__bad_interrupt>
      32:	00 00       	nop
      34:	f8 c0       	rjmp	.+496    	; 0x226 <__bad_interrupt>
      36:	00 00       	nop
      38:	f6 c0       	rjmp	.+492    	; 0x226 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	f4 c0       	rjmp	.+488    	; 0x226 <__bad_interrupt>
      3e:	00 00       	nop
      40:	f2 c0       	rjmp	.+484    	; 0x226 <__bad_interrupt>
      42:	00 00       	nop
      44:	f0 c0       	rjmp	.+480    	; 0x226 <__bad_interrupt>
      46:	00 00       	nop
      48:	ee c0       	rjmp	.+476    	; 0x226 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	ec c0       	rjmp	.+472    	; 0x226 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ea c0       	rjmp	.+468    	; 0x226 <__bad_interrupt>
      52:	00 00       	nop
      54:	e8 c0       	rjmp	.+464    	; 0x226 <__bad_interrupt>
      56:	00 00       	nop
      58:	e6 c0       	rjmp	.+460    	; 0x226 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	e4 c0       	rjmp	.+456    	; 0x226 <__bad_interrupt>
      5e:	00 00       	nop
      60:	e2 c0       	rjmp	.+452    	; 0x226 <__bad_interrupt>
      62:	00 00       	nop
      64:	e0 c0       	rjmp	.+448    	; 0x226 <__bad_interrupt>
      66:	00 00       	nop
      68:	de c0       	rjmp	.+444    	; 0x226 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	dc c0       	rjmp	.+440    	; 0x226 <__bad_interrupt>
      6e:	00 00       	nop
      70:	da c0       	rjmp	.+436    	; 0x226 <__bad_interrupt>
      72:	00 00       	nop
      74:	d8 c0       	rjmp	.+432    	; 0x226 <__bad_interrupt>
      76:	00 00       	nop
      78:	d6 c0       	rjmp	.+428    	; 0x226 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	d4 c0       	rjmp	.+424    	; 0x226 <__bad_interrupt>
      7e:	00 00       	nop
      80:	d2 c0       	rjmp	.+420    	; 0x226 <__bad_interrupt>
      82:	00 00       	nop
      84:	d0 c0       	rjmp	.+416    	; 0x226 <__bad_interrupt>
      86:	00 00       	nop
      88:	ce c0       	rjmp	.+412    	; 0x226 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	cc c0       	rjmp	.+408    	; 0x226 <__bad_interrupt>
      8e:	00 00       	nop
      90:	ca c0       	rjmp	.+404    	; 0x226 <__bad_interrupt>
      92:	00 00       	nop
      94:	c8 c0       	rjmp	.+400    	; 0x226 <__bad_interrupt>
      96:	00 00       	nop
      98:	c6 c0       	rjmp	.+396    	; 0x226 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	c4 c0       	rjmp	.+392    	; 0x226 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	c2 c0       	rjmp	.+388    	; 0x226 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	c0 c0       	rjmp	.+384    	; 0x226 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	be c0       	rjmp	.+380    	; 0x226 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	bc c0       	rjmp	.+376    	; 0x226 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	ba c0       	rjmp	.+372    	; 0x226 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	b8 c0       	rjmp	.+368    	; 0x226 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	b6 c0       	rjmp	.+364    	; 0x226 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	b4 c0       	rjmp	.+360    	; 0x226 <__bad_interrupt>
      be:	00 00       	nop
      c0:	b2 c0       	rjmp	.+356    	; 0x226 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	b0 c0       	rjmp	.+352    	; 0x226 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	ae c0       	rjmp	.+348    	; 0x226 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	ac c0       	rjmp	.+344    	; 0x226 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	aa c0       	rjmp	.+340    	; 0x226 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	a8 c0       	rjmp	.+336    	; 0x226 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	a6 c0       	rjmp	.+332    	; 0x226 <__bad_interrupt>
      da:	00 00       	nop
      dc:	a4 c0       	rjmp	.+328    	; 0x226 <__bad_interrupt>
      de:	00 00       	nop
      e0:	a2 c0       	rjmp	.+324    	; 0x226 <__bad_interrupt>
	...

000000e4 <__trampolines_end>:
      e4:	6e 61       	ori	r22, 0x1E	; 30
      e6:	6e 00       	.word	0x006e	; ????

000000e8 <__c.2159>:
      e8:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
      f8:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
     108:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
     118:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
     128:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
     138:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
     148:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
     158:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
     168:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
     178:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     188:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     198:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     1a8:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     1b8:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     1c8:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     1d8:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

000001e6 <__ctors_end>:
     1e6:	11 24       	eor	r1, r1
     1e8:	1f be       	out	0x3f, r1	; 63
     1ea:	cf ef       	ldi	r28, 0xFF	; 255
     1ec:	d1 e2       	ldi	r29, 0x21	; 33
     1ee:	de bf       	out	0x3e, r29	; 62
     1f0:	cd bf       	out	0x3d, r28	; 61
     1f2:	00 e0       	ldi	r16, 0x00	; 0
     1f4:	0c bf       	out	0x3c, r16	; 60

000001f6 <__do_copy_data>:
     1f6:	12 e0       	ldi	r17, 0x02	; 2
     1f8:	a0 e0       	ldi	r26, 0x00	; 0
     1fa:	b2 e0       	ldi	r27, 0x02	; 2
     1fc:	e0 e6       	ldi	r30, 0x60	; 96
     1fe:	fb e1       	ldi	r31, 0x1B	; 27
     200:	00 e0       	ldi	r16, 0x00	; 0
     202:	0b bf       	out	0x3b, r16	; 59
     204:	02 c0       	rjmp	.+4      	; 0x20a <__do_copy_data+0x14>
     206:	07 90       	elpm	r0, Z+
     208:	0d 92       	st	X+, r0
     20a:	aa 33       	cpi	r26, 0x3A	; 58
     20c:	b1 07       	cpc	r27, r17
     20e:	d9 f7       	brne	.-10     	; 0x206 <__do_copy_data+0x10>

00000210 <__do_clear_bss>:
     210:	22 e0       	ldi	r18, 0x02	; 2
     212:	aa e3       	ldi	r26, 0x3A	; 58
     214:	b2 e0       	ldi	r27, 0x02	; 2
     216:	01 c0       	rjmp	.+2      	; 0x21a <.do_clear_bss_start>

00000218 <.do_clear_bss_loop>:
     218:	1d 92       	st	X+, r1

0000021a <.do_clear_bss_start>:
     21a:	a4 34       	cpi	r26, 0x44	; 68
     21c:	b2 07       	cpc	r27, r18
     21e:	e1 f7       	brne	.-8      	; 0x218 <.do_clear_bss_loop>
     220:	8d d2       	rcall	.+1306   	; 0x73c <main>
     222:	0c 94 ae 0d 	jmp	0x1b5c	; 0x1b5c <_exit>

00000226 <__bad_interrupt>:
     226:	ec ce       	rjmp	.-552    	; 0x0 <__vectors>

00000228 <CAN_data_receive>:
	}
	return false;
}
*/

bool CAN_data_receive(CAN_message* msg, uint8_t reg){
     228:	ef 92       	push	r14
     22a:	ff 92       	push	r15
     22c:	0f 93       	push	r16
     22e:	1f 93       	push	r17
     230:	cf 93       	push	r28
     232:	df 93       	push	r29
     234:	ec 01       	movw	r28, r24
     236:	e6 2e       	mov	r14, r22
	
	memset(msg, 0, sizeof(CAN_message));
     238:	8c e0       	ldi	r24, 0x0C	; 12
     23a:	fe 01       	movw	r30, r28
     23c:	11 92       	st	Z+, r1
     23e:	8a 95       	dec	r24
     240:	e9 f7       	brne	.-6      	; 0x23c <CAN_data_receive+0x14>
	
	uint8_t retVal = false;
	//reg0, 0x60: bit nr 0
	//reg1, 0x70: bit nr 1
	uint8_t status = mcp2515_read_status();
     242:	25 d1       	rcall	.+586    	; 0x48e <mcp2515_read_status>
	if(status | (1 << ((reg>>4)-6))){
     244:	2e 2d       	mov	r18, r14
     246:	22 95       	swap	r18
     248:	2f 70       	andi	r18, 0x0F	; 15
     24a:	26 50       	subi	r18, 0x06	; 6
     24c:	41 e0       	ldi	r20, 0x01	; 1
     24e:	50 e0       	ldi	r21, 0x00	; 0
     250:	ba 01       	movw	r22, r20
     252:	02 c0       	rjmp	.+4      	; 0x258 <CAN_data_receive+0x30>
     254:	66 0f       	add	r22, r22
     256:	77 1f       	adc	r23, r23
     258:	2a 95       	dec	r18
     25a:	e2 f7       	brpl	.-8      	; 0x254 <CAN_data_receive+0x2c>
     25c:	9b 01       	movw	r18, r22
     25e:	28 2b       	or	r18, r24
     260:	23 2b       	or	r18, r19
     262:	69 f1       	breq	.+90     	; 0x2be <CAN_data_receive+0x96>
		msg->id = (mcp2515_read(reg+1) << 3); //8 msb
     264:	81 e0       	ldi	r24, 0x01	; 1
     266:	8e 0d       	add	r24, r14
     268:	f7 d0       	rcall	.+494    	; 0x458 <mcp2515_read>
     26a:	78 e0       	ldi	r23, 0x08	; 8
     26c:	87 9f       	mul	r24, r23
     26e:	80 01       	movw	r16, r0
     270:	11 24       	eor	r1, r1
     272:	19 83       	std	Y+1, r17	; 0x01
     274:	08 83       	st	Y, r16
		msg->id |= (mcp2515_read(reg+2) >> 5); //3 lsb
     276:	82 e0       	ldi	r24, 0x02	; 2
     278:	8e 0d       	add	r24, r14
     27a:	ee d0       	rcall	.+476    	; 0x458 <mcp2515_read>
     27c:	82 95       	swap	r24
     27e:	86 95       	lsr	r24
     280:	87 70       	andi	r24, 0x07	; 7
     282:	08 2b       	or	r16, r24
     284:	19 83       	std	Y+1, r17	; 0x01
     286:	08 83       	st	Y, r16
		msg->length = mcp2515_read(reg+5) & 0x0f;
     288:	85 e0       	ldi	r24, 0x05	; 5
     28a:	8e 0d       	add	r24, r14
     28c:	e5 d0       	rcall	.+458    	; 0x458 <mcp2515_read>
     28e:	8f 70       	andi	r24, 0x0F	; 15
     290:	8a 83       	std	Y+2, r24	; 0x02
		
		for(uint8_t i=0; i<msg->length && i<8; ++i){
     292:	88 23       	and	r24, r24
     294:	b1 f0       	breq	.+44     	; 0x2c2 <CAN_data_receive+0x9a>
     296:	8e 01       	movw	r16, r28
     298:	0d 5f       	subi	r16, 0xFD	; 253
     29a:	1f 4f       	sbci	r17, 0xFF	; 255
     29c:	f1 2c       	mov	r15, r1
			msg->data[i] = mcp2515_read(reg+6+i);
     29e:	86 e0       	ldi	r24, 0x06	; 6
     2a0:	e8 0e       	add	r14, r24
     2a2:	8e 2d       	mov	r24, r14
     2a4:	8f 0d       	add	r24, r15
     2a6:	d8 d0       	rcall	.+432    	; 0x458 <mcp2515_read>
     2a8:	f8 01       	movw	r30, r16
     2aa:	81 93       	st	Z+, r24
     2ac:	8f 01       	movw	r16, r30
	if(status | (1 << ((reg>>4)-6))){
		msg->id = (mcp2515_read(reg+1) << 3); //8 msb
		msg->id |= (mcp2515_read(reg+2) >> 5); //3 lsb
		msg->length = mcp2515_read(reg+5) & 0x0f;
		
		for(uint8_t i=0; i<msg->length && i<8; ++i){
     2ae:	f3 94       	inc	r15
     2b0:	8a 81       	ldd	r24, Y+2	; 0x02
     2b2:	f8 16       	cp	r15, r24
     2b4:	40 f4       	brcc	.+16     	; 0x2c6 <CAN_data_receive+0x9e>
     2b6:	f8 e0       	ldi	r31, 0x08	; 8
     2b8:	ff 12       	cpse	r15, r31
     2ba:	f3 cf       	rjmp	.-26     	; 0x2a2 <CAN_data_receive+0x7a>
     2bc:	06 c0       	rjmp	.+12     	; 0x2ca <CAN_data_receive+0xa2>

bool CAN_data_receive(CAN_message* msg, uint8_t reg){
	
	memset(msg, 0, sizeof(CAN_message));
	
	uint8_t retVal = false;
     2be:	80 e0       	ldi	r24, 0x00	; 0
     2c0:	05 c0       	rjmp	.+10     	; 0x2cc <CAN_data_receive+0xa4>
		msg->length = mcp2515_read(reg+5) & 0x0f;
		
		for(uint8_t i=0; i<msg->length && i<8; ++i){
			msg->data[i] = mcp2515_read(reg+6+i);
		}
		retVal = true;
     2c2:	81 e0       	ldi	r24, 0x01	; 1
     2c4:	03 c0       	rjmp	.+6      	; 0x2cc <CAN_data_receive+0xa4>
     2c6:	81 e0       	ldi	r24, 0x01	; 1
     2c8:	01 c0       	rjmp	.+2      	; 0x2cc <CAN_data_receive+0xa4>
     2ca:	81 e0       	ldi	r24, 0x01	; 1
	}	
	return retVal;
}
     2cc:	df 91       	pop	r29
     2ce:	cf 91       	pop	r28
     2d0:	1f 91       	pop	r17
     2d2:	0f 91       	pop	r16
     2d4:	ff 90       	pop	r15
     2d6:	ef 90       	pop	r14
     2d8:	08 95       	ret

000002da <CAN_int>:

interrupt CAN_int(){
	if(!read_bit(interrupt_PIN, interrupt_bit)){
     2da:	7f 99       	sbic	0x0f, 7	; 15
     2dc:	05 c0       	rjmp	.+10     	; 0x2e8 <CAN_int+0xe>
		//printf("Interupt active");
		interrupt retval = (interrupt)((mcp2515_read(MCP_CANSTAT)&MCP_CANSTAT_ICOD_MASK) >> 1);
     2de:	8e e0       	ldi	r24, 0x0E	; 14
     2e0:	bb d0       	rcall	.+374    	; 0x458 <mcp2515_read>
     2e2:	8e 70       	andi	r24, 0x0E	; 14
		//printf("%u",retval);
		return retval;
     2e4:	86 95       	lsr	r24
     2e6:	08 95       	ret
	}
	return NOINT;
     2e8:	80 e0       	ldi	r24, 0x00	; 0
}
     2ea:	08 95       	ret

000002ec <CAN_all_int_clear>:
		mcp2515_bit_modify(MCP_CANINTF, interruptToMask(CAN_interrupt), 0x00);	
	}
}

void CAN_all_int_clear(){
	mcp2515_write(MCP_CANINTF, 0x00);
     2ec:	60 e0       	ldi	r22, 0x00	; 0
     2ee:	8c e2       	ldi	r24, 0x2C	; 44
     2f0:	bf c0       	rjmp	.+382    	; 0x470 <mcp2515_write>
     2f2:	08 95       	ret

000002f4 <CAN_init>:

#include <stdio.h>
#include <string.h>

void CAN_init(){
	clear_bit(interrupt_DDR, interrupt_bit); //Input på interrupt pinen
     2f4:	87 98       	cbi	0x10, 7	; 16
	
	uint8_t value;
	SPI_init(); // Initialize SPI
     2f6:	eb d0       	rcall	.+470    	; 0x4ce <SPI_init>
	mcp2515_reset(); // Send reset-command
     2f8:	e5 d0       	rcall	.+458    	; 0x4c4 <mcp2515_reset>
	
	mcp2515_bit_modify(MCP_CANCTRL, MODE_MASK, MODE_CONFIG);
     2fa:	40 e8       	ldi	r20, 0x80	; 128
     2fc:	60 ee       	ldi	r22, 0xE0	; 224
     2fe:	8f e0       	ldi	r24, 0x0F	; 15
     300:	cd d0       	rcall	.+410    	; 0x49c <mcp2515_bit_modify>
	// Self-test
	value = mcp2515_read(MCP_CANSTAT);
     302:	8e e0       	ldi	r24, 0x0E	; 14
     304:	a9 d0       	rcall	.+338    	; 0x458 <mcp2515_read>
	if ((value & MODE_MASK) != MODE_CONFIG) {
     306:	80 7e       	andi	r24, 0xE0	; 224
     308:	80 38       	cpi	r24, 0x80	; 128
     30a:	21 f0       	breq	.+8      	; 0x314 <CAN_init+0x20>
		puts("MCP2515 is NOT in configuration mode after reset!\n");
     30c:	86 e0       	ldi	r24, 0x06	; 6
     30e:	92 e0       	ldi	r25, 0x02	; 2
     310:	0e 94 db 0b 	call	0x17b6	; 0x17b6 <puts>
	}
		
	//Setter opp RXBOCTRL
		//RXM = 01, aktiv filter, kun kort id. 
	mcp2515_bit_modify(MCP_RXB0CTRL, MCP_RXB0RXM_MASK, 1 << 5);
     314:	40 e2       	ldi	r20, 0x20	; 32
     316:	60 e6       	ldi	r22, 0x60	; 96
     318:	80 e6       	ldi	r24, 0x60	; 96
     31a:	c0 d0       	rcall	.+384    	; 0x49c <mcp2515_bit_modify>
		//BUKT: 1 -> ting går til RXB1 når denne er full
	mcp2515_bit_modify(MCP_RXB0CTRL, MCP_RXB0BUKT_MASK, 1 << 2);
     31c:	44 e0       	ldi	r20, 0x04	; 4
     31e:	64 e0       	ldi	r22, 0x04	; 4
     320:	80 e6       	ldi	r24, 0x60	; 96
     322:	bc d0       	rcall	.+376    	; 0x49c <mcp2515_bit_modify>
	//RXB1CTRL
		//RXM = 01, aktiv filter, kun kort id. 
	mcp2515_bit_modify(MCP_RXB1CTRL, MCP_RXB1RXM_MASK, 1 << 5);
     324:	40 e2       	ldi	r20, 0x20	; 32
     326:	60 e6       	ldi	r22, 0x60	; 96
     328:	80 e7       	ldi	r24, 0x70	; 112
     32a:	b8 d0       	rcall	.+368    	; 0x49c <mcp2515_bit_modify>
	//TX2IE = 0 Transmit 2 empty interrupt
	//TX1IE = 0 Transmit 1 empty interrupt
	//TX0IE = 0 Transmit 0 empty interrupt
	//RX1IE = 1 Interrupt når data på RX1
	//RX0IE = 1 -||- RX2
	mcp2515_write(MCP_CANINTE, 0b00000011);
     32c:	63 e0       	ldi	r22, 0x03	; 3
     32e:	8b e2       	ldi	r24, 0x2B	; 43
     330:	9f d0       	rcall	.+318    	; 0x470 <mcp2515_write>
	
	//Filtere:
	//Masken til RX0
	mcp2515_write(MCP_RXM0SIDH, CANID_MCUH_mask >> 3);
     332:	60 ea       	ldi	r22, 0xA0	; 160
     334:	80 e2       	ldi	r24, 0x20	; 32
     336:	9c d0       	rcall	.+312    	; 0x470 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXM0SIDL, 0b11100000U, CANID_MCUH_mask << 5);
     338:	40 e2       	ldi	r20, 0x20	; 32
     33a:	60 ee       	ldi	r22, 0xE0	; 224
     33c:	81 e2       	ldi	r24, 0x21	; 33
     33e:	ae d0       	rcall	.+348    	; 0x49c <mcp2515_bit_modify>
	
	//Masken til RX1
	mcp2515_write(MCP_RXM1SIDH, CANID_MCUL_mask >> 3);
     340:	60 ea       	ldi	r22, 0xA0	; 160
     342:	84 e2       	ldi	r24, 0x24	; 36
     344:	95 d0       	rcall	.+298    	; 0x470 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXM1SIDL, 0b11100000U, CANID_MCUL_mask << 5);
     346:	40 e6       	ldi	r20, 0x60	; 96
     348:	60 ee       	ldi	r22, 0xE0	; 224
     34a:	85 e2       	ldi	r24, 0x25	; 37
     34c:	a7 d0       	rcall	.+334    	; 0x49c <mcp2515_bit_modify>
	
	//Filter 0 (RX0, går til RX1 om  RX0 er full)
	mcp2515_write(MCP_RXF0SIDH, CANID_MCU_HIGHPRIO_0 >> 3);
     34e:	60 e2       	ldi	r22, 0x20	; 32
     350:	80 e0       	ldi	r24, 0x00	; 0
     352:	8e d0       	rcall	.+284    	; 0x470 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXF0SIDL, 0b11100000U, CANID_MCU_HIGHPRIO_0 << 5);
     354:	40 e0       	ldi	r20, 0x00	; 0
     356:	60 ee       	ldi	r22, 0xE0	; 224
     358:	81 e0       	ldi	r24, 0x01	; 1
     35a:	a0 d0       	rcall	.+320    	; 0x49c <mcp2515_bit_modify>
	
	//Filter 1 (RX0, går til RX1 om  RX0 er full)
	mcp2515_write(MCP_RXF1SIDH, CANID_MCU_HIGHPRIO_1 >> 3);
     35c:	60 e2       	ldi	r22, 0x20	; 32
     35e:	84 e0       	ldi	r24, 0x04	; 4
     360:	87 d0       	rcall	.+270    	; 0x470 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXF1SIDL, 0b11100000U, CANID_MCU_HIGHPRIO_1 << 5);
     362:	40 e2       	ldi	r20, 0x20	; 32
     364:	60 ee       	ldi	r22, 0xE0	; 224
     366:	85 e0       	ldi	r24, 0x05	; 5
     368:	99 d0       	rcall	.+306    	; 0x49c <mcp2515_bit_modify>
	
	//Filter 2 (RX1)
	mcp2515_write(MCP_RXF2SIDH, CANID_MCU_0 >> 3);
     36a:	60 ea       	ldi	r22, 0xA0	; 160
     36c:	88 e0       	ldi	r24, 0x08	; 8
     36e:	80 d0       	rcall	.+256    	; 0x470 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXF2SIDL, 0b11100000U, CANID_MCU_0 << 5);
     370:	40 e0       	ldi	r20, 0x00	; 0
     372:	60 ee       	ldi	r22, 0xE0	; 224
     374:	89 e0       	ldi	r24, 0x09	; 9
     376:	92 d0       	rcall	.+292    	; 0x49c <mcp2515_bit_modify>
	
	//Filter 3 (RX1)
	mcp2515_write(MCP_RXF3SIDH, CANID_MCU_1 >> 3);
     378:	60 ea       	ldi	r22, 0xA0	; 160
     37a:	80 e1       	ldi	r24, 0x10	; 16
     37c:	79 d0       	rcall	.+242    	; 0x470 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXF3SIDL, 0b11100000U, CANID_MCU_1 << 5);
     37e:	40 e2       	ldi	r20, 0x20	; 32
     380:	60 ee       	ldi	r22, 0xE0	; 224
     382:	81 e1       	ldi	r24, 0x11	; 17
     384:	8b d0       	rcall	.+278    	; 0x49c <mcp2515_bit_modify>
	
	//Filter 4 (RX1)
	mcp2515_write(MCP_RXF4SIDH, CANID_MCU_2 >> 3);
     386:	60 ea       	ldi	r22, 0xA0	; 160
     388:	84 e1       	ldi	r24, 0x14	; 20
     38a:	72 d0       	rcall	.+228    	; 0x470 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXF4SIDL, 0b11100000U, CANID_MCU_2 << 5);
     38c:	40 e4       	ldi	r20, 0x40	; 64
     38e:	60 ee       	ldi	r22, 0xE0	; 224
     390:	85 e1       	ldi	r24, 0x15	; 21
     392:	84 d0       	rcall	.+264    	; 0x49c <mcp2515_bit_modify>
	
	//Filter 5 (RX1)
	mcp2515_write(MCP_RXF5SIDH, CANID_MCU_3 >> 3);
     394:	60 ea       	ldi	r22, 0xA0	; 160
     396:	88 e1       	ldi	r24, 0x18	; 24
     398:	6b d0       	rcall	.+214    	; 0x470 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXF5SIDL, 0b11100000U, CANID_MCU_3 << 5);
     39a:	40 e6       	ldi	r20, 0x60	; 96
     39c:	60 ee       	ldi	r22, 0xE0	; 224
     39e:	89 e1       	ldi	r24, 0x19	; 25
     3a0:	7d d0       	rcall	.+250    	; 0x49c <mcp2515_bit_modify>
	
	CAN_all_int_clear();
     3a2:	a4 df       	rcall	.-184    	; 0x2ec <CAN_all_int_clear>
	mcp2515_bit_modify(MCP_CANCTRL, MODE_MASK, MODE_NORMAL);
     3a4:	40 e0       	ldi	r20, 0x00	; 0
     3a6:	60 ee       	ldi	r22, 0xE0	; 224
     3a8:	8f e0       	ldi	r24, 0x0F	; 15
     3aa:	78 c0       	rjmp	.+240    	; 0x49c <mcp2515_bit_modify>
     3ac:	08 95       	ret

000003ae <interruptToMask>:
void CAN_all_int_clear(){
	mcp2515_write(MCP_CANINTF, 0x00);
}

uint8_t interruptToMask(interrupt CAN_interrrupt){
	switch(CAN_interrrupt){
     3ae:	86 30       	cpi	r24, 0x06	; 6
     3b0:	31 f0       	breq	.+12     	; 0x3be <interruptToMask+0x10>
     3b2:	87 30       	cpi	r24, 0x07	; 7
     3b4:	31 f0       	breq	.+12     	; 0x3c2 <interruptToMask+0x14>
     3b6:	81 30       	cpi	r24, 0x01	; 1
     3b8:	31 f0       	breq	.+12     	; 0x3c6 <interruptToMask+0x18>
		case NOINT:
			return 0x00;
     3ba:	80 e0       	ldi	r24, 0x00	; 0
     3bc:	08 95       	ret
		case ERR:
			return 0b00100000;
		case RX0:
			return 0b00000001;
     3be:	81 e0       	ldi	r24, 0x01	; 1
     3c0:	08 95       	ret
		case RX1:
			return 0b00000010;
     3c2:	82 e0       	ldi	r24, 0x02	; 2
     3c4:	08 95       	ret
uint8_t interruptToMask(interrupt CAN_interrrupt){
	switch(CAN_interrrupt){
		case NOINT:
			return 0x00;
		case ERR:
			return 0b00100000;
     3c6:	80 e2       	ldi	r24, 0x20	; 32
		case RX1:
			return 0b00000010;
		default:
			return 0x00;
	}
     3c8:	08 95       	ret

000003ca <CAN_int_clear>:
	}
	return NOINT;
}

void CAN_int_clear(interrupt CAN_interrupt){
	if(CAN_interrupt != NOINT){
     3ca:	88 23       	and	r24, r24
     3cc:	29 f0       	breq	.+10     	; 0x3d8 <CAN_int_clear+0xe>
		mcp2515_bit_modify(MCP_CANINTF, interruptToMask(CAN_interrupt), 0x00);	
     3ce:	ef df       	rcall	.-34     	; 0x3ae <interruptToMask>
     3d0:	40 e0       	ldi	r20, 0x00	; 0
     3d2:	68 2f       	mov	r22, r24
     3d4:	8c e2       	ldi	r24, 0x2C	; 44
     3d6:	62 c0       	rjmp	.+196    	; 0x49c <mcp2515_bit_modify>
     3d8:	08 95       	ret

000003da <I2C_init>:
//Velger clock lik 285 714Hz ved prescaler lik 4^1 = 4, bitrate register = 5.

void I2C_init(){
	//Finn utgangen, og sett den til output?
	//I2C klokkehastighet på 285 714hz
	TWBR = 5;		//bitrate register
     3da:	85 e0       	ldi	r24, 0x05	; 5
     3dc:	80 93 b8 00 	sts	0x00B8, r24
	TWSR |= (0b01); //Prescaler, 2 bit, gir scaling på 4^bitverdi
     3e0:	e9 eb       	ldi	r30, 0xB9	; 185
     3e2:	f0 e0       	ldi	r31, 0x00	; 0
     3e4:	80 81       	ld	r24, Z
     3e6:	81 60       	ori	r24, 0x01	; 1
     3e8:	80 83       	st	Z, r24
	//set_bit(TWCR,TWEA); //Enable acknowledge bit //Muilig vi må gjøre det hver gang vi skal sende
	
	TWAR = (0b0001000 << 1) | (1 << 0); //Node2 sin adresse er 0000001, siste 1bit er at vi hører på general calls
     3ea:	81 e1       	ldi	r24, 0x11	; 17
     3ec:	80 93 ba 00 	sts	0x00BA, r24
	/*TWAMR disables bitene i adresse. Tror ikke vi trenger det?*/
	
	//red_bit(TWCR, TWWC); //Write collision flag, ?
	set_bit(TWCR,TWEN); //Aktiverer I2C
     3f0:	ec eb       	ldi	r30, 0xBC	; 188
     3f2:	f0 e0       	ldi	r31, 0x00	; 0
     3f4:	80 81       	ld	r24, Z
     3f6:	84 60       	ori	r24, 0x04	; 4
     3f8:	80 83       	st	Z, r24
	//set_bit(TWCR,TWIE); //Interupt enable. Tror dette er ordentlig interupts, så det driter vi i.
	//uint8_t I2C_status = (TWSR >> 3);
	//TWDR = 0xff; //1 byte. I transmit mode: dataen som skal sendes. I receve mode: Dataen den har fått inn
	TWDR = 0xFF;
     3fa:	8f ef       	ldi	r24, 0xFF	; 255
     3fc:	80 93 bb 00 	sts	0x00BB, r24
     400:	08 95       	ret

00000402 <I2C_transmit>:
}

void I2C_transmit(uint8_t data, uint8_t addr){
	TWCR = (1<<TWSTA)|(1<<TWINT)|(1<<TWEN); //Sender startbit, interupt clear og enable for å sende siganl
     402:	94 ea       	ldi	r25, 0xA4	; 164
     404:	90 93 bc 00 	sts	0x00BC, r25
	TWCR = (1<<TWSTO)|(1<<TWINT)|(1<<TWEN); //Stopbit, Interupt clear og enable for å sende
}

//Forteller at den er ferdig med oppgaven
uint8_t I2C_getInterrupt(){
	return read_bit(TWCR,TWINT);
     408:	ec eb       	ldi	r30, 0xBC	; 188
     40a:	f0 e0       	ldi	r31, 0x00	; 0
     40c:	90 81       	ld	r25, Z
	TWDR = 0xFF;
}

void I2C_transmit(uint8_t data, uint8_t addr){
	TWCR = (1<<TWSTA)|(1<<TWINT)|(1<<TWEN); //Sender startbit, interupt clear og enable for å sende siganl
	while(!I2C_getInterrupt());	//Venter til start signalet er sendt
     40e:	99 23       	and	r25, r25
     410:	ec f7       	brge	.-6      	; 0x40c <I2C_transmit+0xa>
	//printf("State:%u\n",TWSR&0xF8); //Start transmitted. BRA!

	TWDR = (addr<<1) | 0b0; //Sender adressen inn i transmittbuffer. Siste 7 er adresse, 1 bit er R/!W.
     412:	66 0f       	add	r22, r22
     414:	60 93 bb 00 	sts	0x00BB, r22
	TWCR = (1<<TWINT)|(1<<TWEN); //Interupt clear og enable for å sende
     418:	94 e8       	ldi	r25, 0x84	; 132
     41a:	90 93 bc 00 	sts	0x00BC, r25
	TWCR = (1<<TWSTO)|(1<<TWINT)|(1<<TWEN); //Stopbit, Interupt clear og enable for å sende
}

//Forteller at den er ferdig med oppgaven
uint8_t I2C_getInterrupt(){
	return read_bit(TWCR,TWINT);
     41e:	ec eb       	ldi	r30, 0xBC	; 188
     420:	f0 e0       	ldi	r31, 0x00	; 0
     422:	90 81       	ld	r25, Z
	//printf("State:%u\n",TWSR&0xF8); //Start transmitted. BRA!

	TWDR = (addr<<1) | 0b0; //Sender adressen inn i transmittbuffer. Siste 7 er adresse, 1 bit er R/!W.
	TWCR = (1<<TWINT)|(1<<TWEN); //Interupt clear og enable for å sende
	
	while(!I2C_getInterrupt());	//Interupt når slave addr + write er sendt, og ack er motatt
     424:	99 23       	and	r25, r25
     426:	ec f7       	brge	.-6      	; 0x422 <I2C_transmit+0x20>
	
	//printf("State:%u\n",TWSR&0xF8); //SLA+w has been transmited. Bra!
	
	/*000 må være 0. RST 1 for reset alle DAC registere. PD 1->shut down mode (0 -> vanlig). A2(ignored) A1 A0 velger dac fra 0 til 3*/
	TWDR = 0b00000000; //Bruk dac0, ikke reset eller power down.
     428:	10 92 bb 00 	sts	0x00BB, r1
	TWCR = (1<<TWINT)|(1<<TWEN); //Interupt clear og enable for å sende
     42c:	94 e8       	ldi	r25, 0x84	; 132
     42e:	90 93 bc 00 	sts	0x00BC, r25
	TWCR = (1<<TWSTO)|(1<<TWINT)|(1<<TWEN); //Stopbit, Interupt clear og enable for å sende
}

//Forteller at den er ferdig med oppgaven
uint8_t I2C_getInterrupt(){
	return read_bit(TWCR,TWINT);
     432:	ec eb       	ldi	r30, 0xBC	; 188
     434:	f0 e0       	ldi	r31, 0x00	; 0
     436:	90 81       	ld	r25, Z
	
	/*000 må være 0. RST 1 for reset alle DAC registere. PD 1->shut down mode (0 -> vanlig). A2(ignored) A1 A0 velger dac fra 0 til 3*/
	TWDR = 0b00000000; //Bruk dac0, ikke reset eller power down.
	TWCR = (1<<TWINT)|(1<<TWEN); //Interupt clear og enable for å sende
	
	while(!I2C_getInterrupt());	//Interupt når controll signal er sendt, og ack er motatt
     438:	99 23       	and	r25, r25
     43a:	ec f7       	brge	.-6      	; 0x436 <I2C_transmit+0x34>
	
	//printf("State:%u\n",TWSR&0xF8); //Data sendt, bra!
	
	TWDR = data;
     43c:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = (1<<TWINT)|(1<<TWEN); //Interupt clear og enable for å sende
     440:	84 e8       	ldi	r24, 0x84	; 132
     442:	80 93 bc 00 	sts	0x00BC, r24
	TWCR = (1<<TWSTO)|(1<<TWINT)|(1<<TWEN); //Stopbit, Interupt clear og enable for å sende
}

//Forteller at den er ferdig med oppgaven
uint8_t I2C_getInterrupt(){
	return read_bit(TWCR,TWINT);
     446:	ec eb       	ldi	r30, 0xBC	; 188
     448:	f0 e0       	ldi	r31, 0x00	; 0
     44a:	80 81       	ld	r24, Z
	//printf("State:%u\n",TWSR&0xF8); //Data sendt, bra!
	
	TWDR = data;
	TWCR = (1<<TWINT)|(1<<TWEN); //Interupt clear og enable for å sende
	
	while(!I2C_getInterrupt());	//Interupt når data er sendt, og ack er motatt
     44c:	88 23       	and	r24, r24
     44e:	ec f7       	brge	.-6      	; 0x44a <I2C_transmit+0x48>
	
	//printf("State:%u\n\n",TWSR&0xF8); //Data sendt, bra!
	
	TWCR = (1<<TWSTO)|(1<<TWINT)|(1<<TWEN); //Stopbit, Interupt clear og enable for å sende
     450:	84 e9       	ldi	r24, 0x94	; 148
     452:	80 93 bc 00 	sts	0x00BC, r24
     456:	08 95       	ret

00000458 <mcp2515_read>:


void mcp2515_request_to_send(uint8_t reg){
	clear_bit(slave_cs_reg, slave_cs_bit);	//Aktiverer can controller
	SPI_communicate(reg);					//Sender instruksjon
	set_bit(slave_cs_reg, slave_cs_bit);	//deaktiverer.
     458:	cf 93       	push	r28
     45a:	c8 2f       	mov	r28, r24
     45c:	28 98       	cbi	0x05, 0	; 5
     45e:	83 e0       	ldi	r24, 0x03	; 3
     460:	3e d0       	rcall	.+124    	; 0x4de <SPI_communicate>
     462:	8c 2f       	mov	r24, r28
     464:	3c d0       	rcall	.+120    	; 0x4de <SPI_communicate>
     466:	80 e0       	ldi	r24, 0x00	; 0
     468:	3a d0       	rcall	.+116    	; 0x4de <SPI_communicate>
     46a:	28 9a       	sbi	0x05, 0	; 5
     46c:	cf 91       	pop	r28
     46e:	08 95       	ret

00000470 <mcp2515_write>:
     470:	cf 93       	push	r28
     472:	df 93       	push	r29
     474:	d8 2f       	mov	r29, r24
     476:	c6 2f       	mov	r28, r22
     478:	28 98       	cbi	0x05, 0	; 5
     47a:	82 e0       	ldi	r24, 0x02	; 2
     47c:	30 d0       	rcall	.+96     	; 0x4de <SPI_communicate>
     47e:	8d 2f       	mov	r24, r29
     480:	2e d0       	rcall	.+92     	; 0x4de <SPI_communicate>
     482:	8c 2f       	mov	r24, r28
     484:	2c d0       	rcall	.+88     	; 0x4de <SPI_communicate>
     486:	28 9a       	sbi	0x05, 0	; 5
     488:	df 91       	pop	r29
     48a:	cf 91       	pop	r28
     48c:	08 95       	ret

0000048e <mcp2515_read_status>:
     48e:	28 98       	cbi	0x05, 0	; 5
     490:	80 ea       	ldi	r24, 0xA0	; 160
     492:	25 d0       	rcall	.+74     	; 0x4de <SPI_communicate>
     494:	80 e0       	ldi	r24, 0x00	; 0
     496:	23 d0       	rcall	.+70     	; 0x4de <SPI_communicate>
     498:	28 9a       	sbi	0x05, 0	; 5
     49a:	08 95       	ret

0000049c <mcp2515_bit_modify>:
}

void mcp2515_bit_modify(uint8_t addr, uint8_t mask, uint8_t data){
     49c:	1f 93       	push	r17
     49e:	cf 93       	push	r28
     4a0:	df 93       	push	r29
     4a2:	18 2f       	mov	r17, r24
     4a4:	d6 2f       	mov	r29, r22
     4a6:	c4 2f       	mov	r28, r20
	clear_bit(slave_cs_reg, slave_cs_bit);	//Aktiverer can controller
     4a8:	28 98       	cbi	0x05, 0	; 5
	SPI_communicate(MCP_BITMOD);			//Sender instruksjon
     4aa:	85 e0       	ldi	r24, 0x05	; 5
     4ac:	18 d0       	rcall	.+48     	; 0x4de <SPI_communicate>
	SPI_communicate(addr);
     4ae:	81 2f       	mov	r24, r17
     4b0:	16 d0       	rcall	.+44     	; 0x4de <SPI_communicate>
	SPI_communicate(mask);
     4b2:	8d 2f       	mov	r24, r29
     4b4:	14 d0       	rcall	.+40     	; 0x4de <SPI_communicate>
	SPI_communicate(data);
     4b6:	8c 2f       	mov	r24, r28
     4b8:	12 d0       	rcall	.+36     	; 0x4de <SPI_communicate>
	set_bit(slave_cs_reg, slave_cs_bit);	//deaktiverer.
     4ba:	28 9a       	sbi	0x05, 0	; 5
}
     4bc:	df 91       	pop	r29
     4be:	cf 91       	pop	r28
     4c0:	1f 91       	pop	r17
     4c2:	08 95       	ret

000004c4 <mcp2515_reset>:

void mcp2515_reset(){
	clear_bit(slave_cs_reg, slave_cs_bit);	//Aktiverer can controller
     4c4:	28 98       	cbi	0x05, 0	; 5
	SPI_communicate(MCP_RESET);				//Sender instruksjon
     4c6:	80 ec       	ldi	r24, 0xC0	; 192
     4c8:	0a d0       	rcall	.+20     	; 0x4de <SPI_communicate>
	set_bit(slave_cs_reg, slave_cs_bit);	//deaktiverer.
     4ca:	28 9a       	sbi	0x05, 0	; 5
     4cc:	08 95       	ret

000004ce <SPI_init>:

#include "spi.h"

void SPI_init(void){
	/* Set MOSI and SCK output, all others input */
	set_bit(master_out_ddr, master_out_bit);
     4ce:	22 9a       	sbi	0x04, 2	; 4
	clear_bit(master_inn_ddr, master_inn_bit);
     4d0:	23 98       	cbi	0x04, 3	; 4
	set_bit(slave_clk_ddr, slave_clk_bit);
     4d2:	21 9a       	sbi	0x04, 1	; 4
	set_bit(slave_cs_ddr, slave_cs_bit);
     4d4:	20 9a       	sbi	0x04, 0	; 4
	
	
	/* Enable SPI, Master, set clock rate fck/16 */
	SPCR |= (1<<SPE)|(1<<MSTR)|(1<<SPR0);
     4d6:	8c b5       	in	r24, 0x2c	; 44
     4d8:	81 65       	ori	r24, 0x51	; 81
     4da:	8c bd       	out	0x2c, r24	; 44
     4dc:	08 95       	ret

000004de <SPI_communicate>:
	//SPIE, interrupt enable
}

char SPI_communicate(char cData){
	/* Start transmission */
	SPDR = cData;
     4de:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete */
	while(!(SPSR & (1<<SPIF)));
     4e0:	0d b4       	in	r0, 0x2d	; 45
     4e2:	07 fe       	sbrs	r0, 7
     4e4:	fd cf       	rjmp	.-6      	; 0x4e0 <SPI_communicate+0x2>
	return SPDR;
     4e6:	8e b5       	in	r24, 0x2e	; 46
     4e8:	08 95       	ret

000004ea <USART_Transmit>:
}

void USART_Transmit( unsigned char data ){

	//Wait for empty transmit buffer
	while( !( UCSR0A & (1<<UDRE0)) );
     4ea:	e0 ec       	ldi	r30, 0xC0	; 192
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	90 81       	ld	r25, Z
     4f0:	95 ff       	sbrs	r25, 5
     4f2:	fd cf       	rjmp	.-6      	; 0x4ee <USART_Transmit+0x4>

	//Put data into buffer, sends the data
	UDR0 = data;
     4f4:	80 93 c6 00 	sts	0x00C6, r24
     4f8:	08 95       	ret

000004fa <USART_Receive>:
}

unsigned char USART_Receive(void){
	
	//Wait for data to be received
	while( !(UCSR0A & (1<<RXC0)) );
     4fa:	e0 ec       	ldi	r30, 0xC0	; 192
     4fc:	f0 e0       	ldi	r31, 0x00	; 0
     4fe:	80 81       	ld	r24, Z
     500:	88 23       	and	r24, r24
     502:	ec f7       	brge	.-6      	; 0x4fe <USART_Receive+0x4>
	//Get and return received data from buffer
	return UDR0;
     504:	80 91 c6 00 	lds	r24, 0x00C6
}
     508:	08 95       	ret

0000050a <USART_init>:
void USART_init(){
	
	//ubbr = F_CPU
	unsigned int ubrr = MYUBRR;
	//Set baud rate
	UBRR0H = (unsigned char)(ubrr>>8);
     50a:	10 92 c5 00 	sts	0x00C5, r1
	UBRR0L = (unsigned char)ubrr;
     50e:	87 e6       	ldi	r24, 0x67	; 103
     510:	80 93 c4 00 	sts	0x00C4, r24
	
	//Enable receiver and transmitter
	UCSR0B	 = (1<<RXEN0)|(1<<TXEN0);
     514:	88 e1       	ldi	r24, 0x18	; 24
     516:	80 93 c1 00 	sts	0x00C1, r24
		//RXEN:  Aktiverer USART receiver
		//TXEN: Aktiverer USART transmitter
		
	
	//Set frame format: 8data, 2stop bit
	UCSR0C = (3<<UCSZ00);
     51a:	86 e0       	ldi	r24, 0x06	; 6
     51c:	80 93 c2 00 	sts	0x00C2, r24
		//URSEL: Skriver til UCSRC istedet for UBRRH, ved 1.
		//USBS0: Antall stop bits, 0->1bit, 1->2bit
		//UCZ0/1/2: Character size 011->8bit. 
		
	//Slik at vi kan bruke printf;
	fdevopen(USART_Transmit,USART_Receive);
     520:	6d e7       	ldi	r22, 0x7D	; 125
     522:	72 e0       	ldi	r23, 0x02	; 2
     524:	85 e7       	ldi	r24, 0x75	; 117
     526:	92 e0       	ldi	r25, 0x02	; 2
     528:	0c 94 5f 0b 	jmp	0x16be	; 0x16be <fdevopen>
     52c:	08 95       	ret

0000052e <adc_init>:
 */ 
#include "../MainInclude/MainInclude.h"
#include "adc.h"

void adc_init(){
	clear_bit(DDRF,PF0);
     52e:	80 98       	cbi	0x10, 0	; 16
	
	
	ADMUX |= (1<<MUX0); //Bruker ADC1
     530:	ec e7       	ldi	r30, 0x7C	; 124
     532:	f0 e0       	ldi	r31, 0x00	; 0
     534:	80 81       	ld	r24, Z
     536:	81 60       	ori	r24, 0x01	; 1
     538:	80 83       	st	Z, r24
	ADMUX |= (1<<REFS0); //Bruker AVCC som refferanse.
     53a:	80 81       	ld	r24, Z
     53c:	80 64       	ori	r24, 0x40	; 64
     53e:	80 83       	st	Z, r24
	
	//ADC enable. //Prescaler, bytt ut en med verdier opp til 7. //Aktiverer interupt
	ADCSRA |= (1<<ADEN) | (1<<ADPS0) | (1<<ADIE);
     540:	ea e7       	ldi	r30, 0x7A	; 122
     542:	f0 e0       	ldi	r31, 0x00	; 0
     544:	80 81       	ld	r24, Z
     546:	89 68       	ori	r24, 0x89	; 137
     548:	80 83       	st	Z, r24
	ADCSRB |= (0<<ADTS0); //Free running mode
     54a:	eb e7       	ldi	r30, 0x7B	; 123
     54c:	f0 e0       	ldi	r31, 0x00	; 0
     54e:	80 81       	ld	r24, Z
     550:	80 83       	st	Z, r24
     552:	08 95       	ret

00000554 <adc_getVal>:
}

uint16_t adc_getVal(){
	//Starter konvertering
	ADCSRA |= (1<<ADSC);
     554:	ea e7       	ldi	r30, 0x7A	; 122
     556:	f0 e0       	ldi	r31, 0x00	; 0
     558:	80 81       	ld	r24, Z
     55a:	80 64       	ori	r24, 0x40	; 64
     55c:	80 83       	st	Z, r24
	while(! (ADCSRA & ADIF)) //Så lenge konverteringa ikke er ferdig
     55e:	80 81       	ld	r24, Z
     560:	82 fd       	sbrc	r24, 2
     562:	06 c0       	rjmp	.+12     	; 0x570 <adc_getVal+0x1c>
	ADCSRA |= ADIF; //Resetter interupten
     564:	80 81       	ld	r24, Z
     566:	84 60       	ori	r24, 0x04	; 4
     568:	80 83       	st	Z, r24
}

uint16_t adc_getVal(){
	//Starter konvertering
	ADCSRA |= (1<<ADSC);
	while(! (ADCSRA & ADIF)) //Så lenge konverteringa ikke er ferdig
     56a:	80 81       	ld	r24, Z
     56c:	82 ff       	sbrs	r24, 2
     56e:	fa cf       	rjmp	.-12     	; 0x564 <adc_getVal+0x10>
	ADCSRA |= ADIF; //Resetter interupten
	return ADC;
     570:	80 91 78 00 	lds	r24, 0x0078
     574:	90 91 79 00 	lds	r25, 0x0079
}
     578:	08 95       	ret

0000057a <adc_measure>:


uint16_t adc_measure(ADC_signal* signal){
     57a:	0f 93       	push	r16
     57c:	1f 93       	push	r17
     57e:	cf 93       	push	r28
     580:	df 93       	push	r29
     582:	ec 01       	movw	r28, r24
	signal->nrMeasurements ++;
     584:	88 81       	ld	r24, Y
     586:	8f 5f       	subi	r24, 0xFF	; 255
     588:	88 83       	st	Y, r24
	signal->sumValue += adc_getVal();
     58a:	09 81       	ldd	r16, Y+1	; 0x01
     58c:	1a 81       	ldd	r17, Y+2	; 0x02
     58e:	e2 df       	rcall	.-60     	; 0x554 <adc_getVal>
     590:	80 0f       	add	r24, r16
     592:	91 1f       	adc	r25, r17
     594:	9a 83       	std	Y+2, r25	; 0x02
     596:	89 83       	std	Y+1, r24	; 0x01
	
	if(signal->nrMeasurements > averagingPeriod){
     598:	68 81       	ld	r22, Y
     59a:	63 33       	cpi	r22, 0x33	; 51
     59c:	90 f0       	brcs	.+36     	; 0x5c2 <adc_measure+0x48>
		if(signal->sumValue / signal->nrMeasurements < boolValueBorder){
     59e:	70 e0       	ldi	r23, 0x00	; 0
     5a0:	8c d7       	rcall	.+3864   	; 0x14ba <__udivmodhi4>
     5a2:	68 3c       	cpi	r22, 0xC8	; 200
     5a4:	71 05       	cpc	r23, r1
     5a6:	48 f4       	brcc	.+18     	; 0x5ba <adc_measure+0x40>
			if(signal->boolState != 1){
     5a8:	8b 81       	ldd	r24, Y+3	; 0x03
     5aa:	81 30       	cpi	r24, 0x01	; 1
     5ac:	19 f0       	breq	.+6      	; 0x5b4 <adc_measure+0x3a>
				signal->count++;
     5ae:	8c 81       	ldd	r24, Y+4	; 0x04
     5b0:	8f 5f       	subi	r24, 0xFF	; 255
     5b2:	8c 83       	std	Y+4, r24	; 0x04
			}
			signal->boolState = 1;
     5b4:	81 e0       	ldi	r24, 0x01	; 1
     5b6:	8b 83       	std	Y+3, r24	; 0x03
     5b8:	01 c0       	rjmp	.+2      	; 0x5bc <adc_measure+0x42>
		}
		else{
			signal->boolState = 0;
     5ba:	1b 82       	std	Y+3, r1	; 0x03
		}
		
		signal->nrMeasurements = 0;
     5bc:	18 82       	st	Y, r1
		signal->sumValue = 0;
     5be:	1a 82       	std	Y+2, r1	; 0x02
     5c0:	19 82       	std	Y+1, r1	; 0x01
	}
     5c2:	df 91       	pop	r29
     5c4:	cf 91       	pop	r28
     5c6:	1f 91       	pop	r17
     5c8:	0f 91       	pop	r16
     5ca:	08 95       	ret

000005cc <motorbox_set_power>:
	else{
		motorbox_set_power(POS_DIR, percent +35);
	}
}

void motorbox_set_power(uint8_t dir, uint8_t power){
     5cc:	96 2f       	mov	r25, r22
	if(dir){
     5ce:	88 23       	and	r24, r24
     5d0:	11 f0       	breq	.+4      	; 0x5d6 <motorbox_set_power+0xa>
		set_bit(MOTORBOX_CONTROLL_REG,MOTOR_DIRECTION);
     5d2:	8b 9a       	sbi	0x11, 3	; 17
     5d4:	01 c0       	rjmp	.+2      	; 0x5d8 <motorbox_set_power+0xc>
	}
	else{
		clear_bit(MOTORBOX_CONTROLL_REG,MOTOR_DIRECTION);
     5d6:	8b 98       	cbi	0x11, 3	; 17
	}
	I2C_transmit(power,DAC_ADRESS);	
     5d8:	68 e2       	ldi	r22, 0x28	; 40
     5da:	89 2f       	mov	r24, r25
     5dc:	12 cf       	rjmp	.-476    	; 0x402 <I2C_transmit>
     5de:	08 95       	ret

000005e0 <motorbox_set_percent>:
	//Enabler output, velger lowbit, setter direction til -1
	MOTORBOX_CONTROLL_REG &= ~((1<<ENCODER_OUTPUTENABLE_NOT)|(1<<ENCODER_SELECTHIGHBIT)|(1<<MOTOR_DIRECTION));
	motorbox_reset_encoder();
}

void motorbox_set_percent(int16_t percent){
     5e0:	8c 39       	cpi	r24, 0x9C	; 156
     5e2:	2f ef       	ldi	r18, 0xFF	; 255
     5e4:	92 07       	cpc	r25, r18
     5e6:	14 f4       	brge	.+4      	; 0x5ec <motorbox_set_percent+0xc>
     5e8:	8c e9       	ldi	r24, 0x9C	; 156
     5ea:	9f ef       	ldi	r25, 0xFF	; 255
     5ec:	85 36       	cpi	r24, 0x65	; 101
     5ee:	91 05       	cpc	r25, r1
     5f0:	14 f0       	brlt	.+4      	; 0x5f6 <motorbox_set_percent+0x16>
     5f2:	84 e6       	ldi	r24, 0x64	; 100
     5f4:	90 e0       	ldi	r25, 0x00	; 0
		percent = 100;
	}
	else if(percent < -100){
		percent = -100;
	}
	if(percent<10 && percent>-10){
     5f6:	9c 01       	movw	r18, r24
     5f8:	27 5f       	subi	r18, 0xF7	; 247
     5fa:	3f 4f       	sbci	r19, 0xFF	; 255
     5fc:	23 31       	cpi	r18, 0x13	; 19
     5fe:	31 05       	cpc	r19, r1
     600:	20 f4       	brcc	.+8      	; 0x60a <motorbox_set_percent+0x2a>
		motorbox_set_power(!POS_DIR, 0);
     602:	60 e0       	ldi	r22, 0x00	; 0
     604:	80 e0       	ldi	r24, 0x00	; 0
     606:	e2 cf       	rjmp	.-60     	; 0x5cc <motorbox_set_power>
     608:	08 95       	ret
	}
	else if(percent < 0){
     60a:	99 23       	and	r25, r25
     60c:	2c f4       	brge	.+10     	; 0x618 <motorbox_set_percent+0x38>
		motorbox_set_power(!POS_DIR, -percent + 35);
     60e:	63 e2       	ldi	r22, 0x23	; 35
     610:	68 1b       	sub	r22, r24
     612:	80 e0       	ldi	r24, 0x00	; 0
     614:	db cf       	rjmp	.-74     	; 0x5cc <motorbox_set_power>
     616:	08 95       	ret
	}
	else{
		motorbox_set_power(POS_DIR, percent +35);
     618:	63 e2       	ldi	r22, 0x23	; 35
     61a:	68 0f       	add	r22, r24
     61c:	81 e0       	ldi	r24, 0x01	; 1
     61e:	d6 cf       	rjmp	.-84     	; 0x5cc <motorbox_set_power>
     620:	08 95       	ret

00000622 <motorbox_reset_encoder>:
	encoder_data |= (reverse_byte(MOTORBOX_DATA_PIN)<<8);
	return -board_size/2-encoder_data;
}

void motorbox_reset_encoder(){
	clear_bit(MOTORBOX_CONTROLL_REG,ENCODER_RESET_NOT);
     622:	8e 98       	cbi	0x11, 6	; 17
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     624:	8a e6       	ldi	r24, 0x6A	; 106
     626:	8a 95       	dec	r24
     628:	f1 f7       	brne	.-4      	; 0x626 <motorbox_reset_encoder+0x4>
     62a:	00 c0       	rjmp	.+0      	; 0x62c <motorbox_reset_encoder+0xa>
	_delay_us(20);
	set_bit(MOTORBOX_CONTROLL_REG,ENCODER_RESET_NOT);
     62c:	8e 9a       	sbi	0x11, 6	; 17
     62e:	08 95       	ret

00000630 <motorbox_init>:
 */ 

#include "MotorBox.h"

void motorbox_init(){
	MOTORBOX_CONTROLL_DDR |= (1<<ENCODER_OUTPUTENABLE_NOT)|(1<<ENCODER_RESET_NOT)|(1<<ENCODER_SELECTHIGHBIT)|(1<<MOTOR_ENABLE)|(1<<MOTOR_DIRECTION);
     630:	80 b3       	in	r24, 0x10	; 16
     632:	88 6f       	ori	r24, 0xF8	; 248
     634:	80 bb       	out	0x10, r24	; 16
	clear_bit(MOTORBOX_CONTROLL_REG,ENCODER_RESET_NOT);
     636:	8e 98       	cbi	0x11, 6	; 17
	//Velger å ikke resette, skrur på motor
	MOTORBOX_CONTROLL_REG |= (1<<ENCODER_RESET_NOT)|(1<<MOTOR_ENABLE);
     638:	81 b3       	in	r24, 0x11	; 17
     63a:	80 65       	ori	r24, 0x50	; 80
     63c:	81 bb       	out	0x11, r24	; 17
	//Enabler output, velger lowbit, setter direction til -1
	MOTORBOX_CONTROLL_REG &= ~((1<<ENCODER_OUTPUTENABLE_NOT)|(1<<ENCODER_SELECTHIGHBIT)|(1<<MOTOR_DIRECTION));
     63e:	81 b3       	in	r24, 0x11	; 17
     640:	87 75       	andi	r24, 0x57	; 87
     642:	81 bb       	out	0x11, r24	; 17
	motorbox_reset_encoder();
     644:	ee cf       	rjmp	.-36     	; 0x622 <motorbox_reset_encoder>
     646:	08 95       	ret

00000648 <reverse_byte>:
	_delay_us(20);
	set_bit(MOTORBOX_CONTROLL_REG,ENCODER_RESET_NOT);
}

uint8_t reverse_byte(uint8_t b) {
	b = (b & 0xF0) >> 4 | (b & 0x0F) << 4;
     648:	82 95       	swap	r24
	b = (b & 0xCC) >> 2 | (b & 0x33) << 2;
     64a:	28 2f       	mov	r18, r24
     64c:	23 73       	andi	r18, 0x33	; 51
     64e:	22 0f       	add	r18, r18
     650:	22 0f       	add	r18, r18
     652:	98 2f       	mov	r25, r24
     654:	9c 7c       	andi	r25, 0xCC	; 204
     656:	96 95       	lsr	r25
     658:	96 95       	lsr	r25
     65a:	92 2b       	or	r25, r18
	b = (b & 0xAA) >> 1 | (b & 0x55) << 1;
     65c:	29 2f       	mov	r18, r25
     65e:	25 75       	andi	r18, 0x55	; 85
     660:	22 0f       	add	r18, r18
     662:	9a 7a       	andi	r25, 0xAA	; 170
     664:	89 2f       	mov	r24, r25
     666:	86 95       	lsr	r24
	return b;
     668:	82 2b       	or	r24, r18
     66a:	08 95       	ret

0000066c <motorbox_get_encoder>:
		clear_bit(MOTORBOX_CONTROLL_REG,MOTOR_DIRECTION);
	}
	I2C_transmit(power,DAC_ADRESS);	
}

int16_t motorbox_get_encoder(){
     66c:	cf 93       	push	r28
     66e:	df 93       	push	r29
	set_bit(MOTORBOX_CONTROLL_REG,ENCODER_SELECTHIGHBIT);
     670:	8d 9a       	sbi	0x11, 5	; 17
     672:	8a e6       	ldi	r24, 0x6A	; 106
     674:	8a 95       	dec	r24
     676:	f1 f7       	brne	.-4      	; 0x674 <motorbox_get_encoder+0x8>
     678:	00 c0       	rjmp	.+0      	; 0x67a <motorbox_get_encoder+0xe>
	_delay_us(20);
	uint16_t encoder_data = reverse_byte(MOTORBOX_DATA_PIN);;
     67a:	80 91 06 01 	lds	r24, 0x0106
     67e:	e4 df       	rcall	.-56     	; 0x648 <reverse_byte>
     680:	c8 2f       	mov	r28, r24
     682:	d0 e0       	ldi	r29, 0x00	; 0
	clear_bit(MOTORBOX_CONTROLL_REG,ENCODER_SELECTHIGHBIT);
     684:	8d 98       	cbi	0x11, 5	; 17
     686:	8a e6       	ldi	r24, 0x6A	; 106
     688:	8a 95       	dec	r24
     68a:	f1 f7       	brne	.-4      	; 0x688 <motorbox_get_encoder+0x1c>
     68c:	00 c0       	rjmp	.+0      	; 0x68e <motorbox_get_encoder+0x22>
	_delay_us(20);
	encoder_data |= (reverse_byte(MOTORBOX_DATA_PIN)<<8);
     68e:	80 91 06 01 	lds	r24, 0x0106
     692:	da df       	rcall	.-76     	; 0x648 <reverse_byte>
     694:	d8 2b       	or	r29, r24
	return -board_size/2-encoder_data;
}
     696:	80 ed       	ldi	r24, 0xD0	; 208
     698:	9e ee       	ldi	r25, 0xEE	; 238
     69a:	8c 1b       	sub	r24, r28
     69c:	9d 0b       	sbc	r25, r29
     69e:	df 91       	pop	r29
     6a0:	cf 91       	pop	r28
     6a2:	08 95       	ret

000006a4 <servo_init>:
 */ 
#include "servo.h"
#include "../MainInclude/MainInclude.h"

void servo_init(){
	set_bit(PWM_DDR, PWM_bit);
     6a4:	25 9a       	sbi	0x04, 5	; 4
	
	//Setter fast PWM 9 bit, 0110, WGM10. MAX = 0x01FF
	TCCR1A |= (1<<WGM11);
     6a6:	a0 e8       	ldi	r26, 0x80	; 128
     6a8:	b0 e0       	ldi	r27, 0x00	; 0
     6aa:	8c 91       	ld	r24, X
     6ac:	82 60       	ori	r24, 0x02	; 2
     6ae:	8c 93       	st	X, r24
	TCCR1B |= (1<<WGM12)|(1<<WGM13);
     6b0:	e1 e8       	ldi	r30, 0x81	; 129
     6b2:	f0 e0       	ldi	r31, 0x00	; 0
     6b4:	80 81       	ld	r24, Z
     6b6:	88 61       	ori	r24, 0x18	; 24
     6b8:	80 83       	st	Z, r24
	
	//Clear OC1A on compare match, set OC1A at BOTTOM
	TCCR1A |= (1<<COM1A1);
     6ba:	8c 91       	ld	r24, X
     6bc:	80 68       	ori	r24, 0x80	; 128
     6be:	8c 93       	st	X, r24
	
	//Clock prescaler
	TCCR1B |= (clock_scaler << CS10);
     6c0:	80 81       	ld	r24, Z
     6c2:	82 60       	ori	r24, 0x02	; 2
     6c4:	80 83       	st	Z, r24
	
	//TOP signalet
	ICR1 = duty_cycle_ms * F_CPU / clock_scaler_val;
     6c6:	80 e4       	ldi	r24, 0x40	; 64
     6c8:	9c e9       	ldi	r25, 0x9C	; 156
     6ca:	90 93 87 00 	sts	0x0087, r25
     6ce:	80 93 86 00 	sts	0x0086, r24
	
	//OC1A er pwm signalet	går ut på PB5
	//OCR1A nivået for sette lav. 
	OCR1A = pulse_width_min * F_CPU / clock_scaler_val;
     6d2:	88 e0       	ldi	r24, 0x08	; 8
     6d4:	97 e0       	ldi	r25, 0x07	; 7
     6d6:	90 93 89 00 	sts	0x0089, r25
     6da:	80 93 88 00 	sts	0x0088, r24
     6de:	08 95       	ret

000006e0 <servo_set>:
}

void servo_set(int percent){
     6e0:	8c 39       	cpi	r24, 0x9C	; 156
     6e2:	2f ef       	ldi	r18, 0xFF	; 255
     6e4:	92 07       	cpc	r25, r18
     6e6:	14 f4       	brge	.+4      	; 0x6ec <servo_set+0xc>
     6e8:	8c e9       	ldi	r24, 0x9C	; 156
     6ea:	9f ef       	ldi	r25, 0xFF	; 255
     6ec:	85 36       	cpi	r24, 0x65	; 101
     6ee:	91 05       	cpc	r25, r1
     6f0:	14 f0       	brlt	.+4      	; 0x6f6 <servo_set+0x16>
     6f2:	84 e6       	ldi	r24, 0x64	; 100
     6f4:	90 e0       	ldi	r25, 0x00	; 0
		percent = 100;
	}
	else if(percent < -100){
		percent = -100;		
	}
	OCR1A = (pulse_width_neutral + ((pulse_width_max-pulse_width_min)/200)*(-percent))* F_CPU / clock_scaler_val;
     6f6:	66 27       	eor	r22, r22
     6f8:	77 27       	eor	r23, r23
     6fa:	68 1b       	sub	r22, r24
     6fc:	79 0b       	sbc	r23, r25
     6fe:	88 27       	eor	r24, r24
     700:	77 fd       	sbrc	r23, 7
     702:	80 95       	com	r24
     704:	98 2f       	mov	r25, r24
     706:	63 d2       	rcall	.+1222   	; 0xbce <__floatsisf>
     708:	2b e9       	ldi	r18, 0x9B	; 155
     70a:	33 e5       	ldi	r19, 0x53	; 83
     70c:	49 ec       	ldi	r20, 0xC9	; 201
     70e:	56 e3       	ldi	r21, 0x36	; 54
     710:	ea d2       	rcall	.+1492   	; 0xce6 <__mulsf3>
     712:	26 ea       	ldi	r18, 0xA6	; 166
     714:	3b e9       	ldi	r19, 0x9B	; 155
     716:	44 ec       	ldi	r20, 0xC4	; 196
     718:	5a e3       	ldi	r21, 0x3A	; 58
     71a:	5a d1       	rcall	.+692    	; 0x9d0 <__addsf3>
     71c:	20 e0       	ldi	r18, 0x00	; 0
     71e:	34 e2       	ldi	r19, 0x24	; 36
     720:	44 e7       	ldi	r20, 0x74	; 116
     722:	5b e4       	ldi	r21, 0x4B	; 75
     724:	e0 d2       	rcall	.+1472   	; 0xce6 <__mulsf3>
     726:	20 e0       	ldi	r18, 0x00	; 0
     728:	30 e0       	ldi	r19, 0x00	; 0
     72a:	40 e0       	ldi	r20, 0x00	; 0
     72c:	5e e3       	ldi	r21, 0x3E	; 62
     72e:	db d2       	rcall	.+1462   	; 0xce6 <__mulsf3>
     730:	20 d2       	rcall	.+1088   	; 0xb72 <__fixunssfsi>
     732:	70 93 89 00 	sts	0x0089, r23
     736:	60 93 88 00 	sts	0x0088, r22
     73a:	08 95       	ret

0000073c <main>:
#include "InternalDrivers/adc.h"
#include "CommunicationDrivers/I2C.h"
#include "../../../InterNodeHeaders/CanMessageFormat.h"
#include "regulator.h"

int main(){
     73c:	cf 93       	push	r28
     73e:	df 93       	push	r29
     740:	cd b7       	in	r28, 0x3d	; 61
     742:	de b7       	in	r29, 0x3e	; 62
     744:	a2 97       	sbiw	r28, 0x22	; 34
     746:	0f b6       	in	r0, 0x3f	; 63
     748:	f8 94       	cli
     74a:	de bf       	out	0x3e, r29	; 62
     74c:	0f be       	out	0x3f, r0	; 63
     74e:	cd bf       	out	0x3d, r28	; 61
	USART_init();
     750:	dc de       	rcall	.-584    	; 0x50a <USART_init>
	CAN_init();
     752:	d0 dd       	rcall	.-1120   	; 0x2f4 <CAN_init>
	servo_init();
     754:	a7 df       	rcall	.-178    	; 0x6a4 <servo_init>
	adc_init();
     756:	eb de       	rcall	.-554    	; 0x52e <adc_init>
	I2C_init();
     758:	40 de       	rcall	.-896    	; 0x3da <I2C_init>
	motorbox_init();
     75a:	6a df       	rcall	.-300    	; 0x630 <motorbox_init>
	
	CAN_message msgInn0;
	ADC_signal adcSignal;
	PI pi_state;
	int8_t reg_ref;
	regulator_init(&pi_state);
     75c:	ce 01       	movw	r24, r28
     75e:	42 96       	adiw	r24, 0x12	; 18
     760:	30 d0       	rcall	.+96     	; 0x7c2 <regulator_init>
				reg_ref = msgInn0.data[CANMSG_MOTOR];
			break;
			case PACKAGESPECIFIER_SWITCHOFF:
				//printf("SWITCHING OFFF");
				servo_set(0);
				reg_ref = 0;
     762:	f1 2c       	mov	r15, r1
	ADC_signal adcSignal;
	PI pi_state;
	int8_t reg_ref;
	regulator_init(&pi_state);
	while(1){
		uint16_t encoder = motorbox_get_encoder();
     764:	83 df       	rcall	.-250    	; 0x66c <motorbox_get_encoder>
		CAN_interrupt = CAN_int();
     766:	b9 dd       	rcall	.-1166   	; 0x2da <CAN_int>
     768:	18 2f       	mov	r17, r24
		switch(CAN_interrupt){
     76a:	86 30       	cpi	r24, 0x06	; 6
     76c:	19 f0       	breq	.+6      	; 0x774 <main+0x38>
     76e:	87 30       	cpi	r24, 0x07	; 7
     770:	31 f0       	breq	.+12     	; 0x77e <main+0x42>
     772:	09 c0       	rjmp	.+18     	; 0x786 <main+0x4a>
			case ERR:
				//printf("Error\n");
				break;
			case RX0:
				//printf("Receved on RX0\n");
				CAN_data_receive(&msgInn0, MCP_RXB0CTRL);
     774:	60 e6       	ldi	r22, 0x60	; 96
     776:	ce 01       	movw	r24, r28
     778:	01 96       	adiw	r24, 0x01	; 1
     77a:	56 dd       	rcall	.-1364   	; 0x228 <CAN_data_receive>
				break;
     77c:	04 c0       	rjmp	.+8      	; 0x786 <main+0x4a>
			case RX1:
				//printf("Receved on RX1\n");
				CAN_data_receive(&msgInn0, MCP_RXB1CTRL);
     77e:	60 e7       	ldi	r22, 0x70	; 112
     780:	ce 01       	movw	r24, r28
     782:	01 96       	adiw	r24, 0x01	; 1
     784:	51 dd       	rcall	.-1374   	; 0x228 <CAN_data_receive>
				break;
			default:
				break;
		}
		CAN_int_clear(CAN_interrupt);
     786:	81 2f       	mov	r24, r17
     788:	20 de       	rcall	.-960    	; 0x3ca <CAN_int_clear>
		switch(msgInn0.data[CANMSG_PACKAGESPECIFIER]){
     78a:	8c 81       	ldd	r24, Y+4	; 0x04
     78c:	88 23       	and	r24, r24
     78e:	19 f0       	breq	.+6      	; 0x796 <main+0x5a>
     790:	81 30       	cpi	r24, 0x01	; 1
     792:	41 f0       	breq	.+16     	; 0x7a4 <main+0x68>
     794:	0b c0       	rjmp	.+22     	; 0x7ac <main+0x70>
			case PACKAGESPECIFIER_MOTORSIGNALS:
				servo_set(msgInn0.data[CANMSG_SERVO]);
     796:	8e 81       	ldd	r24, Y+6	; 0x06
     798:	99 27       	eor	r25, r25
     79a:	87 fd       	sbrc	r24, 7
     79c:	90 95       	com	r25
     79e:	a0 df       	rcall	.-192    	; 0x6e0 <servo_set>
				reg_ref = msgInn0.data[CANMSG_MOTOR];
     7a0:	0f 81       	ldd	r16, Y+7	; 0x07
			break;
     7a2:	04 c0       	rjmp	.+8      	; 0x7ac <main+0x70>
			case PACKAGESPECIFIER_SWITCHOFF:
				//printf("SWITCHING OFFF");
				servo_set(0);
     7a4:	80 e0       	ldi	r24, 0x00	; 0
     7a6:	90 e0       	ldi	r25, 0x00	; 0
     7a8:	9b df       	rcall	.-202    	; 0x6e0 <servo_set>
				reg_ref = 0;
     7aa:	0f 2d       	mov	r16, r15
			break;
		}
		adc_measure(&adcSignal);
     7ac:	ce 01       	movw	r24, r28
     7ae:	0d 96       	adiw	r24, 0x0d	; 13
     7b0:	e4 de       	rcall	.-568    	; 0x57a <adc_measure>
		
		regulator_increment(&pi_state,reg_ref);
     7b2:	60 2f       	mov	r22, r16
     7b4:	ce 01       	movw	r24, r28
     7b6:	42 96       	adiw	r24, 0x12	; 18
     7b8:	22 d0       	rcall	.+68     	; 0x7fe <regulator_increment>
		motorbox_set_percent(pi_state.u);
     7ba:	88 8d       	ldd	r24, Y+24	; 0x18
     7bc:	99 8d       	ldd	r25, Y+25	; 0x19
     7be:	10 df       	rcall	.-480    	; 0x5e0 <motorbox_set_percent>
	}
     7c0:	d1 cf       	rjmp	.-94     	; 0x764 <main+0x28>

000007c2 <regulator_init>:
 * Created: 06.11.2015 11:02:05
 *  Author: sverrevr
 */ 
#include "regulator.h"

void regulator_init(PI* pi_state){
     7c2:	fc 01       	movw	r30, r24
	pi_state->P = 2;
     7c4:	82 e0       	ldi	r24, 0x02	; 2
     7c6:	80 83       	st	Z, r24
	pi_state->I = 1;
     7c8:	40 e0       	ldi	r20, 0x00	; 0
     7ca:	50 e0       	ldi	r21, 0x00	; 0
     7cc:	60 e8       	ldi	r22, 0x80	; 128
     7ce:	7f e3       	ldi	r23, 0x3F	; 63
     7d0:	41 83       	std	Z+1, r20	; 0x01
     7d2:	52 83       	std	Z+2, r21	; 0x02
     7d4:	63 83       	std	Z+3, r22	; 0x03
     7d6:	74 83       	std	Z+4, r23	; 0x04
	pi_state->D	= 1;
     7d8:	81 e0       	ldi	r24, 0x01	; 1
     7da:	85 83       	std	Z+5, r24	; 0x05
	pi_state->u= 0;
     7dc:	17 82       	std	Z+7, r1	; 0x07
     7de:	16 82       	std	Z+6, r1	; 0x06
	pi_state->integralValue = 0.0f;
     7e0:	10 86       	std	Z+8, r1	; 0x08
     7e2:	11 86       	std	Z+9, r1	; 0x09
     7e4:	12 86       	std	Z+10, r1	; 0x0a
     7e6:	13 86       	std	Z+11, r1	; 0x0b
	pi_state->refPosValue = 0.0f;
     7e8:	14 86       	std	Z+12, r1	; 0x0c
     7ea:	15 86       	std	Z+13, r1	; 0x0d
     7ec:	16 86       	std	Z+14, r1	; 0x0e
     7ee:	17 86       	std	Z+15, r1	; 0x0f
	pi_state->prevVal = 0;
     7f0:	10 8a       	std	Z+16, r1	; 0x10
	/* Setter opp klokken som beregner tiden mellom hver incrementering*/
	//Bruker timer/counter 3 med normal opperation
	TCCR3B |= (0<<CS32)|(1<<CS31)|(1<<CS30); //aktiverer, med clock/1 prescaler. Kan da telle i 4ms, dette er for lite?
     7f2:	e1 e9       	ldi	r30, 0x91	; 145
     7f4:	f0 e0       	ldi	r31, 0x00	; 0
     7f6:	80 81       	ld	r24, Z
     7f8:	83 60       	ori	r24, 0x03	; 3
     7fa:	80 83       	st	Z, r24
     7fc:	08 95       	ret

000007fe <regulator_increment>:
	//TIMSK3 = (1<<TOIE3); //Overflow interrupt enable
	//TCNT3 holder verdien, resettes ved å sette den lik 0;	
}

void regulator_increment(PI* piState, int8_t refSpeedPercent){
     7fe:	2f 92       	push	r2
     800:	3f 92       	push	r3
     802:	4f 92       	push	r4
     804:	5f 92       	push	r5
     806:	6f 92       	push	r6
     808:	7f 92       	push	r7
     80a:	8f 92       	push	r8
     80c:	9f 92       	push	r9
     80e:	af 92       	push	r10
     810:	bf 92       	push	r11
     812:	cf 92       	push	r12
     814:	df 92       	push	r13
     816:	ef 92       	push	r14
     818:	ff 92       	push	r15
     81a:	0f 93       	push	r16
     81c:	1f 93       	push	r17
     81e:	cf 93       	push	r28
     820:	df 93       	push	r29
     822:	00 d0       	rcall	.+0      	; 0x824 <regulator_increment+0x26>
     824:	00 d0       	rcall	.+0      	; 0x826 <regulator_increment+0x28>
     826:	cd b7       	in	r28, 0x3d	; 61
     828:	de b7       	in	r29, 0x3e	; 62
     82a:	9e 83       	std	Y+6, r25	; 0x06
     82c:	8d 83       	std	Y+5, r24	; 0x05
     82e:	b6 2e       	mov	r11, r22
	float dt = TCNT3*1.0/((F_CPU/64)*1.0);
     830:	04 e9       	ldi	r16, 0x94	; 148
     832:	10 e0       	ldi	r17, 0x00	; 0
     834:	f8 01       	movw	r30, r16
     836:	60 81       	ld	r22, Z
     838:	71 81       	ldd	r23, Z+1	; 0x01
     83a:	80 e0       	ldi	r24, 0x00	; 0
     83c:	90 e0       	ldi	r25, 0x00	; 0
     83e:	c5 d1       	rcall	.+906    	; 0xbca <__floatunsisf>
     840:	20 e0       	ldi	r18, 0x00	; 0
     842:	34 e2       	ldi	r19, 0x24	; 36
     844:	44 e7       	ldi	r20, 0x74	; 116
     846:	58 e4       	ldi	r21, 0x48	; 72
     848:	27 d1       	rcall	.+590    	; 0xa98 <__divsf3>
     84a:	6b 01       	movw	r12, r22
     84c:	7c 01       	movw	r14, r24
	TCNT3 = 0;
     84e:	f8 01       	movw	r30, r16
     850:	11 82       	std	Z+1, r1	; 0x01
     852:	10 82       	st	Z, r1
	piState->u =  avvik * piState->P + piState->integralValue * piState->I + derivatLedd * piState->D;
	
	piState->prevVal = avvik;
}
int16_t get_pos_from_percent(int8_t percent){
	return (board_size/200) * percent;
     854:	fb 2d       	mov	r31, r11
     856:	8c e2       	ldi	r24, 0x2C	; 44
     858:	f8 02       	muls	r31, r24
     85a:	b0 01       	movw	r22, r0
     85c:	11 24       	eor	r1, r1

void regulator_increment(PI* piState, int8_t refSpeedPercent){
	float dt = TCNT3*1.0/((F_CPU/64)*1.0);
	TCNT3 = 0;
	//int16_t ref->
	piState->refPosValue += get_pos_from_percent(refSpeedPercent)*dt *CONTROLLER_GAIN;
     85e:	88 27       	eor	r24, r24
     860:	77 fd       	sbrc	r23, 7
     862:	80 95       	com	r24
     864:	98 2f       	mov	r25, r24
     866:	b3 d1       	rcall	.+870    	; 0xbce <__floatsisf>
     868:	a7 01       	movw	r20, r14
     86a:	96 01       	movw	r18, r12
     86c:	3c d2       	rcall	.+1144   	; 0xce6 <__mulsf3>
     86e:	20 e0       	ldi	r18, 0x00	; 0
     870:	30 e0       	ldi	r19, 0x00	; 0
     872:	40 e4       	ldi	r20, 0x40	; 64
     874:	50 e4       	ldi	r21, 0x40	; 64
     876:	37 d2       	rcall	.+1134   	; 0xce6 <__mulsf3>
     878:	9b 01       	movw	r18, r22
     87a:	ac 01       	movw	r20, r24
     87c:	ed 81       	ldd	r30, Y+5	; 0x05
     87e:	fe 81       	ldd	r31, Y+6	; 0x06
     880:	64 85       	ldd	r22, Z+12	; 0x0c
     882:	75 85       	ldd	r23, Z+13	; 0x0d
     884:	86 85       	ldd	r24, Z+14	; 0x0e
     886:	97 85       	ldd	r25, Z+15	; 0x0f
     888:	a3 d0       	rcall	.+326    	; 0x9d0 <__addsf3>
     88a:	ed 81       	ldd	r30, Y+5	; 0x05
     88c:	fe 81       	ldd	r31, Y+6	; 0x06
     88e:	64 87       	std	Z+12, r22	; 0x0c
     890:	75 87       	std	Z+13, r23	; 0x0d
     892:	86 87       	std	Z+14, r24	; 0x0e
     894:	97 87       	std	Z+15, r25	; 0x0f
	int16_t encoderPos = motorbox_get_encoder();
     896:	ea de       	rcall	.-556    	; 0x66c <motorbox_get_encoder>
	int16_t avvik = (piState->refPosValue-encoderPos)/(board_size/100); //I prosent, -100er motor helt til høyre, mens vi vil helt til venstre
     898:	bc 01       	movw	r22, r24
     89a:	88 27       	eor	r24, r24
     89c:	77 fd       	sbrc	r23, 7
     89e:	80 95       	com	r24
     8a0:	98 2f       	mov	r25, r24
     8a2:	95 d1       	rcall	.+810    	; 0xbce <__floatsisf>
     8a4:	9b 01       	movw	r18, r22
     8a6:	ac 01       	movw	r20, r24
     8a8:	ed 81       	ldd	r30, Y+5	; 0x05
     8aa:	fe 81       	ldd	r31, Y+6	; 0x06
     8ac:	64 85       	ldd	r22, Z+12	; 0x0c
     8ae:	75 85       	ldd	r23, Z+13	; 0x0d
     8b0:	86 85       	ldd	r24, Z+14	; 0x0e
     8b2:	97 85       	ldd	r25, Z+15	; 0x0f
     8b4:	8c d0       	rcall	.+280    	; 0x9ce <__subsf3>
     8b6:	20 e0       	ldi	r18, 0x00	; 0
     8b8:	30 e0       	ldi	r19, 0x00	; 0
     8ba:	40 eb       	ldi	r20, 0xB0	; 176
     8bc:	52 e4       	ldi	r21, 0x42	; 66
     8be:	ec d0       	rcall	.+472    	; 0xa98 <__divsf3>
     8c0:	53 d1       	rcall	.+678    	; 0xb68 <__fixsfsi>
     8c2:	1b 01       	movw	r2, r22
     8c4:	2c 01       	movw	r4, r24
	piState->integralValue+=avvik*dt;
     8c6:	88 27       	eor	r24, r24
     8c8:	77 fd       	sbrc	r23, 7
     8ca:	80 95       	com	r24
     8cc:	98 2f       	mov	r25, r24
     8ce:	7f d1       	rcall	.+766    	; 0xbce <__floatsisf>
     8d0:	a7 01       	movw	r20, r14
     8d2:	96 01       	movw	r18, r12
     8d4:	08 d2       	rcall	.+1040   	; 0xce6 <__mulsf3>
     8d6:	ed 81       	ldd	r30, Y+5	; 0x05
     8d8:	fe 81       	ldd	r31, Y+6	; 0x06
     8da:	20 85       	ldd	r18, Z+8	; 0x08
     8dc:	31 85       	ldd	r19, Z+9	; 0x09
     8de:	42 85       	ldd	r20, Z+10	; 0x0a
     8e0:	53 85       	ldd	r21, Z+11	; 0x0b
     8e2:	76 d0       	rcall	.+236    	; 0x9d0 <__addsf3>
     8e4:	4b 01       	movw	r8, r22
     8e6:	5c 01       	movw	r10, r24
     8e8:	ed 81       	ldd	r30, Y+5	; 0x05
     8ea:	fe 81       	ldd	r31, Y+6	; 0x06
     8ec:	60 87       	std	Z+8, r22	; 0x08
     8ee:	71 87       	std	Z+9, r23	; 0x09
     8f0:	82 87       	std	Z+10, r24	; 0x0a
     8f2:	93 87       	std	Z+11, r25	; 0x0b
	int16_t derivatLedd = (avvik-piState->prevVal)/dt;
	
	//printf("PosRef: %f     \tEncodePos: %i      \tAvvik: %i     \tIntegralVal: %f    \r", piState->refPosValue, encoderPos, avvik, piState->integralValue);
	piState->u =  avvik * piState->P + piState->integralValue * piState->I + derivatLedd * piState->D;
     8f4:	80 81       	ld	r24, Z
     8f6:	99 27       	eor	r25, r25
     8f8:	87 fd       	sbrc	r24, 7
     8fa:	90 95       	com	r25
     8fc:	82 9d       	mul	r24, r2
     8fe:	b0 01       	movw	r22, r0
     900:	83 9d       	mul	r24, r3
     902:	70 0d       	add	r23, r0
     904:	92 9d       	mul	r25, r2
     906:	70 0d       	add	r23, r0
     908:	11 24       	eor	r1, r1
     90a:	88 27       	eor	r24, r24
     90c:	77 fd       	sbrc	r23, 7
     90e:	80 95       	com	r24
     910:	98 2f       	mov	r25, r24
     912:	5d d1       	rcall	.+698    	; 0xbce <__floatsisf>
     914:	69 83       	std	Y+1, r22	; 0x01
     916:	7a 83       	std	Y+2, r23	; 0x02
     918:	8b 83       	std	Y+3, r24	; 0x03
     91a:	9c 83       	std	Y+4, r25	; 0x04
     91c:	ed 81       	ldd	r30, Y+5	; 0x05
     91e:	fe 81       	ldd	r31, Y+6	; 0x06
     920:	21 81       	ldd	r18, Z+1	; 0x01
     922:	32 81       	ldd	r19, Z+2	; 0x02
     924:	43 81       	ldd	r20, Z+3	; 0x03
     926:	54 81       	ldd	r21, Z+4	; 0x04
     928:	c5 01       	movw	r24, r10
     92a:	b4 01       	movw	r22, r8
     92c:	dc d1       	rcall	.+952    	; 0xce6 <__mulsf3>
     92e:	9b 01       	movw	r18, r22
     930:	ac 01       	movw	r20, r24
     932:	69 81       	ldd	r22, Y+1	; 0x01
     934:	7a 81       	ldd	r23, Y+2	; 0x02
     936:	8b 81       	ldd	r24, Y+3	; 0x03
     938:	9c 81       	ldd	r25, Y+4	; 0x04
     93a:	4a d0       	rcall	.+148    	; 0x9d0 <__addsf3>
     93c:	4b 01       	movw	r8, r22
     93e:	5c 01       	movw	r10, r24
     940:	ed 81       	ldd	r30, Y+5	; 0x05
     942:	fe 81       	ldd	r31, Y+6	; 0x06
     944:	65 80       	ldd	r6, Z+5	; 0x05
     946:	77 24       	eor	r7, r7
     948:	67 fc       	sbrc	r6, 7
     94a:	70 94       	com	r7
	//int16_t ref->
	piState->refPosValue += get_pos_from_percent(refSpeedPercent)*dt *CONTROLLER_GAIN;
	int16_t encoderPos = motorbox_get_encoder();
	int16_t avvik = (piState->refPosValue-encoderPos)/(board_size/100); //I prosent, -100er motor helt til høyre, mens vi vil helt til venstre
	piState->integralValue+=avvik*dt;
	int16_t derivatLedd = (avvik-piState->prevVal)/dt;
     94c:	80 89       	ldd	r24, Z+16	; 0x10
     94e:	99 27       	eor	r25, r25
     950:	87 fd       	sbrc	r24, 7
     952:	90 95       	com	r25
     954:	b1 01       	movw	r22, r2
     956:	68 1b       	sub	r22, r24
     958:	79 0b       	sbc	r23, r25
     95a:	88 27       	eor	r24, r24
     95c:	77 fd       	sbrc	r23, 7
     95e:	80 95       	com	r24
     960:	98 2f       	mov	r25, r24
     962:	35 d1       	rcall	.+618    	; 0xbce <__floatsisf>
     964:	a7 01       	movw	r20, r14
     966:	96 01       	movw	r18, r12
     968:	97 d0       	rcall	.+302    	; 0xa98 <__divsf3>
     96a:	fe d0       	rcall	.+508    	; 0xb68 <__fixsfsi>
	
	//printf("PosRef: %f     \tEncodePos: %i      \tAvvik: %i     \tIntegralVal: %f    \r", piState->refPosValue, encoderPos, avvik, piState->integralValue);
	piState->u =  avvik * piState->P + piState->integralValue * piState->I + derivatLedd * piState->D;
     96c:	66 9e       	mul	r6, r22
     96e:	90 01       	movw	r18, r0
     970:	67 9e       	mul	r6, r23
     972:	30 0d       	add	r19, r0
     974:	76 9e       	mul	r7, r22
     976:	30 0d       	add	r19, r0
     978:	11 24       	eor	r1, r1
     97a:	b9 01       	movw	r22, r18
     97c:	88 27       	eor	r24, r24
     97e:	77 fd       	sbrc	r23, 7
     980:	80 95       	com	r24
     982:	98 2f       	mov	r25, r24
     984:	24 d1       	rcall	.+584    	; 0xbce <__floatsisf>
     986:	9b 01       	movw	r18, r22
     988:	ac 01       	movw	r20, r24
     98a:	c5 01       	movw	r24, r10
     98c:	b4 01       	movw	r22, r8
     98e:	20 d0       	rcall	.+64     	; 0x9d0 <__addsf3>
     990:	eb d0       	rcall	.+470    	; 0xb68 <__fixsfsi>
     992:	ed 81       	ldd	r30, Y+5	; 0x05
     994:	fe 81       	ldd	r31, Y+6	; 0x06
     996:	77 83       	std	Z+7, r23	; 0x07
     998:	66 83       	std	Z+6, r22	; 0x06
	
	piState->prevVal = avvik;
     99a:	20 8a       	std	Z+16, r2	; 0x10
}
     99c:	26 96       	adiw	r28, 0x06	; 6
     99e:	0f b6       	in	r0, 0x3f	; 63
     9a0:	f8 94       	cli
     9a2:	de bf       	out	0x3e, r29	; 62
     9a4:	0f be       	out	0x3f, r0	; 63
     9a6:	cd bf       	out	0x3d, r28	; 61
     9a8:	df 91       	pop	r29
     9aa:	cf 91       	pop	r28
     9ac:	1f 91       	pop	r17
     9ae:	0f 91       	pop	r16
     9b0:	ff 90       	pop	r15
     9b2:	ef 90       	pop	r14
     9b4:	df 90       	pop	r13
     9b6:	cf 90       	pop	r12
     9b8:	bf 90       	pop	r11
     9ba:	af 90       	pop	r10
     9bc:	9f 90       	pop	r9
     9be:	8f 90       	pop	r8
     9c0:	7f 90       	pop	r7
     9c2:	6f 90       	pop	r6
     9c4:	5f 90       	pop	r5
     9c6:	4f 90       	pop	r4
     9c8:	3f 90       	pop	r3
     9ca:	2f 90       	pop	r2
     9cc:	08 95       	ret

000009ce <__subsf3>:
     9ce:	50 58       	subi	r21, 0x80	; 128

000009d0 <__addsf3>:
     9d0:	bb 27       	eor	r27, r27
     9d2:	aa 27       	eor	r26, r26
     9d4:	0e d0       	rcall	.+28     	; 0x9f2 <__addsf3x>
     9d6:	4d c1       	rjmp	.+666    	; 0xc72 <__fp_round>
     9d8:	3e d1       	rcall	.+636    	; 0xc56 <__fp_pscA>
     9da:	30 f0       	brcs	.+12     	; 0x9e8 <__addsf3+0x18>
     9dc:	43 d1       	rcall	.+646    	; 0xc64 <__fp_pscB>
     9de:	20 f0       	brcs	.+8      	; 0x9e8 <__addsf3+0x18>
     9e0:	31 f4       	brne	.+12     	; 0x9ee <__addsf3+0x1e>
     9e2:	9f 3f       	cpi	r25, 0xFF	; 255
     9e4:	11 f4       	brne	.+4      	; 0x9ea <__addsf3+0x1a>
     9e6:	1e f4       	brtc	.+6      	; 0x9ee <__addsf3+0x1e>
     9e8:	33 c1       	rjmp	.+614    	; 0xc50 <__fp_nan>
     9ea:	0e f4       	brtc	.+2      	; 0x9ee <__addsf3+0x1e>
     9ec:	e0 95       	com	r30
     9ee:	e7 fb       	bst	r30, 7
     9f0:	29 c1       	rjmp	.+594    	; 0xc44 <__fp_inf>

000009f2 <__addsf3x>:
     9f2:	e9 2f       	mov	r30, r25
     9f4:	4f d1       	rcall	.+670    	; 0xc94 <__fp_split3>
     9f6:	80 f3       	brcs	.-32     	; 0x9d8 <__addsf3+0x8>
     9f8:	ba 17       	cp	r27, r26
     9fa:	62 07       	cpc	r22, r18
     9fc:	73 07       	cpc	r23, r19
     9fe:	84 07       	cpc	r24, r20
     a00:	95 07       	cpc	r25, r21
     a02:	18 f0       	brcs	.+6      	; 0xa0a <__addsf3x+0x18>
     a04:	71 f4       	brne	.+28     	; 0xa22 <__addsf3x+0x30>
     a06:	9e f5       	brtc	.+102    	; 0xa6e <__addsf3x+0x7c>
     a08:	67 c1       	rjmp	.+718    	; 0xcd8 <__fp_zero>
     a0a:	0e f4       	brtc	.+2      	; 0xa0e <__addsf3x+0x1c>
     a0c:	e0 95       	com	r30
     a0e:	0b 2e       	mov	r0, r27
     a10:	ba 2f       	mov	r27, r26
     a12:	a0 2d       	mov	r26, r0
     a14:	0b 01       	movw	r0, r22
     a16:	b9 01       	movw	r22, r18
     a18:	90 01       	movw	r18, r0
     a1a:	0c 01       	movw	r0, r24
     a1c:	ca 01       	movw	r24, r20
     a1e:	a0 01       	movw	r20, r0
     a20:	11 24       	eor	r1, r1
     a22:	ff 27       	eor	r31, r31
     a24:	59 1b       	sub	r21, r25
     a26:	99 f0       	breq	.+38     	; 0xa4e <__addsf3x+0x5c>
     a28:	59 3f       	cpi	r21, 0xF9	; 249
     a2a:	50 f4       	brcc	.+20     	; 0xa40 <__addsf3x+0x4e>
     a2c:	50 3e       	cpi	r21, 0xE0	; 224
     a2e:	68 f1       	brcs	.+90     	; 0xa8a <__addsf3x+0x98>
     a30:	1a 16       	cp	r1, r26
     a32:	f0 40       	sbci	r31, 0x00	; 0
     a34:	a2 2f       	mov	r26, r18
     a36:	23 2f       	mov	r18, r19
     a38:	34 2f       	mov	r19, r20
     a3a:	44 27       	eor	r20, r20
     a3c:	58 5f       	subi	r21, 0xF8	; 248
     a3e:	f3 cf       	rjmp	.-26     	; 0xa26 <__addsf3x+0x34>
     a40:	46 95       	lsr	r20
     a42:	37 95       	ror	r19
     a44:	27 95       	ror	r18
     a46:	a7 95       	ror	r26
     a48:	f0 40       	sbci	r31, 0x00	; 0
     a4a:	53 95       	inc	r21
     a4c:	c9 f7       	brne	.-14     	; 0xa40 <__addsf3x+0x4e>
     a4e:	7e f4       	brtc	.+30     	; 0xa6e <__addsf3x+0x7c>
     a50:	1f 16       	cp	r1, r31
     a52:	ba 0b       	sbc	r27, r26
     a54:	62 0b       	sbc	r22, r18
     a56:	73 0b       	sbc	r23, r19
     a58:	84 0b       	sbc	r24, r20
     a5a:	ba f0       	brmi	.+46     	; 0xa8a <__addsf3x+0x98>
     a5c:	91 50       	subi	r25, 0x01	; 1
     a5e:	a1 f0       	breq	.+40     	; 0xa88 <__addsf3x+0x96>
     a60:	ff 0f       	add	r31, r31
     a62:	bb 1f       	adc	r27, r27
     a64:	66 1f       	adc	r22, r22
     a66:	77 1f       	adc	r23, r23
     a68:	88 1f       	adc	r24, r24
     a6a:	c2 f7       	brpl	.-16     	; 0xa5c <__addsf3x+0x6a>
     a6c:	0e c0       	rjmp	.+28     	; 0xa8a <__addsf3x+0x98>
     a6e:	ba 0f       	add	r27, r26
     a70:	62 1f       	adc	r22, r18
     a72:	73 1f       	adc	r23, r19
     a74:	84 1f       	adc	r24, r20
     a76:	48 f4       	brcc	.+18     	; 0xa8a <__addsf3x+0x98>
     a78:	87 95       	ror	r24
     a7a:	77 95       	ror	r23
     a7c:	67 95       	ror	r22
     a7e:	b7 95       	ror	r27
     a80:	f7 95       	ror	r31
     a82:	9e 3f       	cpi	r25, 0xFE	; 254
     a84:	08 f0       	brcs	.+2      	; 0xa88 <__addsf3x+0x96>
     a86:	b3 cf       	rjmp	.-154    	; 0x9ee <__addsf3+0x1e>
     a88:	93 95       	inc	r25
     a8a:	88 0f       	add	r24, r24
     a8c:	08 f0       	brcs	.+2      	; 0xa90 <__addsf3x+0x9e>
     a8e:	99 27       	eor	r25, r25
     a90:	ee 0f       	add	r30, r30
     a92:	97 95       	ror	r25
     a94:	87 95       	ror	r24
     a96:	08 95       	ret

00000a98 <__divsf3>:
     a98:	0c d0       	rcall	.+24     	; 0xab2 <__divsf3x>
     a9a:	eb c0       	rjmp	.+470    	; 0xc72 <__fp_round>
     a9c:	e3 d0       	rcall	.+454    	; 0xc64 <__fp_pscB>
     a9e:	40 f0       	brcs	.+16     	; 0xab0 <__divsf3+0x18>
     aa0:	da d0       	rcall	.+436    	; 0xc56 <__fp_pscA>
     aa2:	30 f0       	brcs	.+12     	; 0xab0 <__divsf3+0x18>
     aa4:	21 f4       	brne	.+8      	; 0xaae <__divsf3+0x16>
     aa6:	5f 3f       	cpi	r21, 0xFF	; 255
     aa8:	19 f0       	breq	.+6      	; 0xab0 <__divsf3+0x18>
     aaa:	cc c0       	rjmp	.+408    	; 0xc44 <__fp_inf>
     aac:	51 11       	cpse	r21, r1
     aae:	15 c1       	rjmp	.+554    	; 0xcda <__fp_szero>
     ab0:	cf c0       	rjmp	.+414    	; 0xc50 <__fp_nan>

00000ab2 <__divsf3x>:
     ab2:	f0 d0       	rcall	.+480    	; 0xc94 <__fp_split3>
     ab4:	98 f3       	brcs	.-26     	; 0xa9c <__divsf3+0x4>

00000ab6 <__divsf3_pse>:
     ab6:	99 23       	and	r25, r25
     ab8:	c9 f3       	breq	.-14     	; 0xaac <__divsf3+0x14>
     aba:	55 23       	and	r21, r21
     abc:	b1 f3       	breq	.-20     	; 0xaaa <__divsf3+0x12>
     abe:	95 1b       	sub	r25, r21
     ac0:	55 0b       	sbc	r21, r21
     ac2:	bb 27       	eor	r27, r27
     ac4:	aa 27       	eor	r26, r26
     ac6:	62 17       	cp	r22, r18
     ac8:	73 07       	cpc	r23, r19
     aca:	84 07       	cpc	r24, r20
     acc:	38 f0       	brcs	.+14     	; 0xadc <__divsf3_pse+0x26>
     ace:	9f 5f       	subi	r25, 0xFF	; 255
     ad0:	5f 4f       	sbci	r21, 0xFF	; 255
     ad2:	22 0f       	add	r18, r18
     ad4:	33 1f       	adc	r19, r19
     ad6:	44 1f       	adc	r20, r20
     ad8:	aa 1f       	adc	r26, r26
     ada:	a9 f3       	breq	.-22     	; 0xac6 <__divsf3_pse+0x10>
     adc:	33 d0       	rcall	.+102    	; 0xb44 <__divsf3_pse+0x8e>
     ade:	0e 2e       	mov	r0, r30
     ae0:	3a f0       	brmi	.+14     	; 0xaf0 <__divsf3_pse+0x3a>
     ae2:	e0 e8       	ldi	r30, 0x80	; 128
     ae4:	30 d0       	rcall	.+96     	; 0xb46 <__divsf3_pse+0x90>
     ae6:	91 50       	subi	r25, 0x01	; 1
     ae8:	50 40       	sbci	r21, 0x00	; 0
     aea:	e6 95       	lsr	r30
     aec:	00 1c       	adc	r0, r0
     aee:	ca f7       	brpl	.-14     	; 0xae2 <__divsf3_pse+0x2c>
     af0:	29 d0       	rcall	.+82     	; 0xb44 <__divsf3_pse+0x8e>
     af2:	fe 2f       	mov	r31, r30
     af4:	27 d0       	rcall	.+78     	; 0xb44 <__divsf3_pse+0x8e>
     af6:	66 0f       	add	r22, r22
     af8:	77 1f       	adc	r23, r23
     afa:	88 1f       	adc	r24, r24
     afc:	bb 1f       	adc	r27, r27
     afe:	26 17       	cp	r18, r22
     b00:	37 07       	cpc	r19, r23
     b02:	48 07       	cpc	r20, r24
     b04:	ab 07       	cpc	r26, r27
     b06:	b0 e8       	ldi	r27, 0x80	; 128
     b08:	09 f0       	breq	.+2      	; 0xb0c <__divsf3_pse+0x56>
     b0a:	bb 0b       	sbc	r27, r27
     b0c:	80 2d       	mov	r24, r0
     b0e:	bf 01       	movw	r22, r30
     b10:	ff 27       	eor	r31, r31
     b12:	93 58       	subi	r25, 0x83	; 131
     b14:	5f 4f       	sbci	r21, 0xFF	; 255
     b16:	2a f0       	brmi	.+10     	; 0xb22 <__divsf3_pse+0x6c>
     b18:	9e 3f       	cpi	r25, 0xFE	; 254
     b1a:	51 05       	cpc	r21, r1
     b1c:	68 f0       	brcs	.+26     	; 0xb38 <__divsf3_pse+0x82>
     b1e:	92 c0       	rjmp	.+292    	; 0xc44 <__fp_inf>
     b20:	dc c0       	rjmp	.+440    	; 0xcda <__fp_szero>
     b22:	5f 3f       	cpi	r21, 0xFF	; 255
     b24:	ec f3       	brlt	.-6      	; 0xb20 <__divsf3_pse+0x6a>
     b26:	98 3e       	cpi	r25, 0xE8	; 232
     b28:	dc f3       	brlt	.-10     	; 0xb20 <__divsf3_pse+0x6a>
     b2a:	86 95       	lsr	r24
     b2c:	77 95       	ror	r23
     b2e:	67 95       	ror	r22
     b30:	b7 95       	ror	r27
     b32:	f7 95       	ror	r31
     b34:	9f 5f       	subi	r25, 0xFF	; 255
     b36:	c9 f7       	brne	.-14     	; 0xb2a <__divsf3_pse+0x74>
     b38:	88 0f       	add	r24, r24
     b3a:	91 1d       	adc	r25, r1
     b3c:	96 95       	lsr	r25
     b3e:	87 95       	ror	r24
     b40:	97 f9       	bld	r25, 7
     b42:	08 95       	ret
     b44:	e1 e0       	ldi	r30, 0x01	; 1
     b46:	66 0f       	add	r22, r22
     b48:	77 1f       	adc	r23, r23
     b4a:	88 1f       	adc	r24, r24
     b4c:	bb 1f       	adc	r27, r27
     b4e:	62 17       	cp	r22, r18
     b50:	73 07       	cpc	r23, r19
     b52:	84 07       	cpc	r24, r20
     b54:	ba 07       	cpc	r27, r26
     b56:	20 f0       	brcs	.+8      	; 0xb60 <__divsf3_pse+0xaa>
     b58:	62 1b       	sub	r22, r18
     b5a:	73 0b       	sbc	r23, r19
     b5c:	84 0b       	sbc	r24, r20
     b5e:	ba 0b       	sbc	r27, r26
     b60:	ee 1f       	adc	r30, r30
     b62:	88 f7       	brcc	.-30     	; 0xb46 <__divsf3_pse+0x90>
     b64:	e0 95       	com	r30
     b66:	08 95       	ret

00000b68 <__fixsfsi>:
     b68:	04 d0       	rcall	.+8      	; 0xb72 <__fixunssfsi>
     b6a:	68 94       	set
     b6c:	b1 11       	cpse	r27, r1
     b6e:	b5 c0       	rjmp	.+362    	; 0xcda <__fp_szero>
     b70:	08 95       	ret

00000b72 <__fixunssfsi>:
     b72:	98 d0       	rcall	.+304    	; 0xca4 <__fp_splitA>
     b74:	88 f0       	brcs	.+34     	; 0xb98 <__fixunssfsi+0x26>
     b76:	9f 57       	subi	r25, 0x7F	; 127
     b78:	90 f0       	brcs	.+36     	; 0xb9e <__fixunssfsi+0x2c>
     b7a:	b9 2f       	mov	r27, r25
     b7c:	99 27       	eor	r25, r25
     b7e:	b7 51       	subi	r27, 0x17	; 23
     b80:	a0 f0       	brcs	.+40     	; 0xbaa <__fixunssfsi+0x38>
     b82:	d1 f0       	breq	.+52     	; 0xbb8 <__fixunssfsi+0x46>
     b84:	66 0f       	add	r22, r22
     b86:	77 1f       	adc	r23, r23
     b88:	88 1f       	adc	r24, r24
     b8a:	99 1f       	adc	r25, r25
     b8c:	1a f0       	brmi	.+6      	; 0xb94 <__fixunssfsi+0x22>
     b8e:	ba 95       	dec	r27
     b90:	c9 f7       	brne	.-14     	; 0xb84 <__fixunssfsi+0x12>
     b92:	12 c0       	rjmp	.+36     	; 0xbb8 <__fixunssfsi+0x46>
     b94:	b1 30       	cpi	r27, 0x01	; 1
     b96:	81 f0       	breq	.+32     	; 0xbb8 <__fixunssfsi+0x46>
     b98:	9f d0       	rcall	.+318    	; 0xcd8 <__fp_zero>
     b9a:	b1 e0       	ldi	r27, 0x01	; 1
     b9c:	08 95       	ret
     b9e:	9c c0       	rjmp	.+312    	; 0xcd8 <__fp_zero>
     ba0:	67 2f       	mov	r22, r23
     ba2:	78 2f       	mov	r23, r24
     ba4:	88 27       	eor	r24, r24
     ba6:	b8 5f       	subi	r27, 0xF8	; 248
     ba8:	39 f0       	breq	.+14     	; 0xbb8 <__fixunssfsi+0x46>
     baa:	b9 3f       	cpi	r27, 0xF9	; 249
     bac:	cc f3       	brlt	.-14     	; 0xba0 <__fixunssfsi+0x2e>
     bae:	86 95       	lsr	r24
     bb0:	77 95       	ror	r23
     bb2:	67 95       	ror	r22
     bb4:	b3 95       	inc	r27
     bb6:	d9 f7       	brne	.-10     	; 0xbae <__fixunssfsi+0x3c>
     bb8:	3e f4       	brtc	.+14     	; 0xbc8 <__fixunssfsi+0x56>
     bba:	90 95       	com	r25
     bbc:	80 95       	com	r24
     bbe:	70 95       	com	r23
     bc0:	61 95       	neg	r22
     bc2:	7f 4f       	sbci	r23, 0xFF	; 255
     bc4:	8f 4f       	sbci	r24, 0xFF	; 255
     bc6:	9f 4f       	sbci	r25, 0xFF	; 255
     bc8:	08 95       	ret

00000bca <__floatunsisf>:
     bca:	e8 94       	clt
     bcc:	09 c0       	rjmp	.+18     	; 0xbe0 <__floatsisf+0x12>

00000bce <__floatsisf>:
     bce:	97 fb       	bst	r25, 7
     bd0:	3e f4       	brtc	.+14     	; 0xbe0 <__floatsisf+0x12>
     bd2:	90 95       	com	r25
     bd4:	80 95       	com	r24
     bd6:	70 95       	com	r23
     bd8:	61 95       	neg	r22
     bda:	7f 4f       	sbci	r23, 0xFF	; 255
     bdc:	8f 4f       	sbci	r24, 0xFF	; 255
     bde:	9f 4f       	sbci	r25, 0xFF	; 255
     be0:	99 23       	and	r25, r25
     be2:	a9 f0       	breq	.+42     	; 0xc0e <__floatsisf+0x40>
     be4:	f9 2f       	mov	r31, r25
     be6:	96 e9       	ldi	r25, 0x96	; 150
     be8:	bb 27       	eor	r27, r27
     bea:	93 95       	inc	r25
     bec:	f6 95       	lsr	r31
     bee:	87 95       	ror	r24
     bf0:	77 95       	ror	r23
     bf2:	67 95       	ror	r22
     bf4:	b7 95       	ror	r27
     bf6:	f1 11       	cpse	r31, r1
     bf8:	f8 cf       	rjmp	.-16     	; 0xbea <__floatsisf+0x1c>
     bfa:	fa f4       	brpl	.+62     	; 0xc3a <__floatsisf+0x6c>
     bfc:	bb 0f       	add	r27, r27
     bfe:	11 f4       	brne	.+4      	; 0xc04 <__floatsisf+0x36>
     c00:	60 ff       	sbrs	r22, 0
     c02:	1b c0       	rjmp	.+54     	; 0xc3a <__floatsisf+0x6c>
     c04:	6f 5f       	subi	r22, 0xFF	; 255
     c06:	7f 4f       	sbci	r23, 0xFF	; 255
     c08:	8f 4f       	sbci	r24, 0xFF	; 255
     c0a:	9f 4f       	sbci	r25, 0xFF	; 255
     c0c:	16 c0       	rjmp	.+44     	; 0xc3a <__floatsisf+0x6c>
     c0e:	88 23       	and	r24, r24
     c10:	11 f0       	breq	.+4      	; 0xc16 <__floatsisf+0x48>
     c12:	96 e9       	ldi	r25, 0x96	; 150
     c14:	11 c0       	rjmp	.+34     	; 0xc38 <__floatsisf+0x6a>
     c16:	77 23       	and	r23, r23
     c18:	21 f0       	breq	.+8      	; 0xc22 <__floatsisf+0x54>
     c1a:	9e e8       	ldi	r25, 0x8E	; 142
     c1c:	87 2f       	mov	r24, r23
     c1e:	76 2f       	mov	r23, r22
     c20:	05 c0       	rjmp	.+10     	; 0xc2c <__floatsisf+0x5e>
     c22:	66 23       	and	r22, r22
     c24:	71 f0       	breq	.+28     	; 0xc42 <__floatsisf+0x74>
     c26:	96 e8       	ldi	r25, 0x86	; 134
     c28:	86 2f       	mov	r24, r22
     c2a:	70 e0       	ldi	r23, 0x00	; 0
     c2c:	60 e0       	ldi	r22, 0x00	; 0
     c2e:	2a f0       	brmi	.+10     	; 0xc3a <__floatsisf+0x6c>
     c30:	9a 95       	dec	r25
     c32:	66 0f       	add	r22, r22
     c34:	77 1f       	adc	r23, r23
     c36:	88 1f       	adc	r24, r24
     c38:	da f7       	brpl	.-10     	; 0xc30 <__floatsisf+0x62>
     c3a:	88 0f       	add	r24, r24
     c3c:	96 95       	lsr	r25
     c3e:	87 95       	ror	r24
     c40:	97 f9       	bld	r25, 7
     c42:	08 95       	ret

00000c44 <__fp_inf>:
     c44:	97 f9       	bld	r25, 7
     c46:	9f 67       	ori	r25, 0x7F	; 127
     c48:	80 e8       	ldi	r24, 0x80	; 128
     c4a:	70 e0       	ldi	r23, 0x00	; 0
     c4c:	60 e0       	ldi	r22, 0x00	; 0
     c4e:	08 95       	ret

00000c50 <__fp_nan>:
     c50:	9f ef       	ldi	r25, 0xFF	; 255
     c52:	80 ec       	ldi	r24, 0xC0	; 192
     c54:	08 95       	ret

00000c56 <__fp_pscA>:
     c56:	00 24       	eor	r0, r0
     c58:	0a 94       	dec	r0
     c5a:	16 16       	cp	r1, r22
     c5c:	17 06       	cpc	r1, r23
     c5e:	18 06       	cpc	r1, r24
     c60:	09 06       	cpc	r0, r25
     c62:	08 95       	ret

00000c64 <__fp_pscB>:
     c64:	00 24       	eor	r0, r0
     c66:	0a 94       	dec	r0
     c68:	12 16       	cp	r1, r18
     c6a:	13 06       	cpc	r1, r19
     c6c:	14 06       	cpc	r1, r20
     c6e:	05 06       	cpc	r0, r21
     c70:	08 95       	ret

00000c72 <__fp_round>:
     c72:	09 2e       	mov	r0, r25
     c74:	03 94       	inc	r0
     c76:	00 0c       	add	r0, r0
     c78:	11 f4       	brne	.+4      	; 0xc7e <__fp_round+0xc>
     c7a:	88 23       	and	r24, r24
     c7c:	52 f0       	brmi	.+20     	; 0xc92 <__fp_round+0x20>
     c7e:	bb 0f       	add	r27, r27
     c80:	40 f4       	brcc	.+16     	; 0xc92 <__fp_round+0x20>
     c82:	bf 2b       	or	r27, r31
     c84:	11 f4       	brne	.+4      	; 0xc8a <__fp_round+0x18>
     c86:	60 ff       	sbrs	r22, 0
     c88:	04 c0       	rjmp	.+8      	; 0xc92 <__fp_round+0x20>
     c8a:	6f 5f       	subi	r22, 0xFF	; 255
     c8c:	7f 4f       	sbci	r23, 0xFF	; 255
     c8e:	8f 4f       	sbci	r24, 0xFF	; 255
     c90:	9f 4f       	sbci	r25, 0xFF	; 255
     c92:	08 95       	ret

00000c94 <__fp_split3>:
     c94:	57 fd       	sbrc	r21, 7
     c96:	90 58       	subi	r25, 0x80	; 128
     c98:	44 0f       	add	r20, r20
     c9a:	55 1f       	adc	r21, r21
     c9c:	59 f0       	breq	.+22     	; 0xcb4 <__fp_splitA+0x10>
     c9e:	5f 3f       	cpi	r21, 0xFF	; 255
     ca0:	71 f0       	breq	.+28     	; 0xcbe <__fp_splitA+0x1a>
     ca2:	47 95       	ror	r20

00000ca4 <__fp_splitA>:
     ca4:	88 0f       	add	r24, r24
     ca6:	97 fb       	bst	r25, 7
     ca8:	99 1f       	adc	r25, r25
     caa:	61 f0       	breq	.+24     	; 0xcc4 <__fp_splitA+0x20>
     cac:	9f 3f       	cpi	r25, 0xFF	; 255
     cae:	79 f0       	breq	.+30     	; 0xcce <__fp_splitA+0x2a>
     cb0:	87 95       	ror	r24
     cb2:	08 95       	ret
     cb4:	12 16       	cp	r1, r18
     cb6:	13 06       	cpc	r1, r19
     cb8:	14 06       	cpc	r1, r20
     cba:	55 1f       	adc	r21, r21
     cbc:	f2 cf       	rjmp	.-28     	; 0xca2 <__fp_split3+0xe>
     cbe:	46 95       	lsr	r20
     cc0:	f1 df       	rcall	.-30     	; 0xca4 <__fp_splitA>
     cc2:	08 c0       	rjmp	.+16     	; 0xcd4 <__fp_splitA+0x30>
     cc4:	16 16       	cp	r1, r22
     cc6:	17 06       	cpc	r1, r23
     cc8:	18 06       	cpc	r1, r24
     cca:	99 1f       	adc	r25, r25
     ccc:	f1 cf       	rjmp	.-30     	; 0xcb0 <__fp_splitA+0xc>
     cce:	86 95       	lsr	r24
     cd0:	71 05       	cpc	r23, r1
     cd2:	61 05       	cpc	r22, r1
     cd4:	08 94       	sec
     cd6:	08 95       	ret

00000cd8 <__fp_zero>:
     cd8:	e8 94       	clt

00000cda <__fp_szero>:
     cda:	bb 27       	eor	r27, r27
     cdc:	66 27       	eor	r22, r22
     cde:	77 27       	eor	r23, r23
     ce0:	cb 01       	movw	r24, r22
     ce2:	97 f9       	bld	r25, 7
     ce4:	08 95       	ret

00000ce6 <__mulsf3>:
     ce6:	0b d0       	rcall	.+22     	; 0xcfe <__mulsf3x>
     ce8:	c4 cf       	rjmp	.-120    	; 0xc72 <__fp_round>
     cea:	b5 df       	rcall	.-150    	; 0xc56 <__fp_pscA>
     cec:	28 f0       	brcs	.+10     	; 0xcf8 <__mulsf3+0x12>
     cee:	ba df       	rcall	.-140    	; 0xc64 <__fp_pscB>
     cf0:	18 f0       	brcs	.+6      	; 0xcf8 <__mulsf3+0x12>
     cf2:	95 23       	and	r25, r21
     cf4:	09 f0       	breq	.+2      	; 0xcf8 <__mulsf3+0x12>
     cf6:	a6 cf       	rjmp	.-180    	; 0xc44 <__fp_inf>
     cf8:	ab cf       	rjmp	.-170    	; 0xc50 <__fp_nan>
     cfa:	11 24       	eor	r1, r1
     cfc:	ee cf       	rjmp	.-36     	; 0xcda <__fp_szero>

00000cfe <__mulsf3x>:
     cfe:	ca df       	rcall	.-108    	; 0xc94 <__fp_split3>
     d00:	a0 f3       	brcs	.-24     	; 0xcea <__mulsf3+0x4>

00000d02 <__mulsf3_pse>:
     d02:	95 9f       	mul	r25, r21
     d04:	d1 f3       	breq	.-12     	; 0xcfa <__mulsf3+0x14>
     d06:	95 0f       	add	r25, r21
     d08:	50 e0       	ldi	r21, 0x00	; 0
     d0a:	55 1f       	adc	r21, r21
     d0c:	62 9f       	mul	r22, r18
     d0e:	f0 01       	movw	r30, r0
     d10:	72 9f       	mul	r23, r18
     d12:	bb 27       	eor	r27, r27
     d14:	f0 0d       	add	r31, r0
     d16:	b1 1d       	adc	r27, r1
     d18:	63 9f       	mul	r22, r19
     d1a:	aa 27       	eor	r26, r26
     d1c:	f0 0d       	add	r31, r0
     d1e:	b1 1d       	adc	r27, r1
     d20:	aa 1f       	adc	r26, r26
     d22:	64 9f       	mul	r22, r20
     d24:	66 27       	eor	r22, r22
     d26:	b0 0d       	add	r27, r0
     d28:	a1 1d       	adc	r26, r1
     d2a:	66 1f       	adc	r22, r22
     d2c:	82 9f       	mul	r24, r18
     d2e:	22 27       	eor	r18, r18
     d30:	b0 0d       	add	r27, r0
     d32:	a1 1d       	adc	r26, r1
     d34:	62 1f       	adc	r22, r18
     d36:	73 9f       	mul	r23, r19
     d38:	b0 0d       	add	r27, r0
     d3a:	a1 1d       	adc	r26, r1
     d3c:	62 1f       	adc	r22, r18
     d3e:	83 9f       	mul	r24, r19
     d40:	a0 0d       	add	r26, r0
     d42:	61 1d       	adc	r22, r1
     d44:	22 1f       	adc	r18, r18
     d46:	74 9f       	mul	r23, r20
     d48:	33 27       	eor	r19, r19
     d4a:	a0 0d       	add	r26, r0
     d4c:	61 1d       	adc	r22, r1
     d4e:	23 1f       	adc	r18, r19
     d50:	84 9f       	mul	r24, r20
     d52:	60 0d       	add	r22, r0
     d54:	21 1d       	adc	r18, r1
     d56:	82 2f       	mov	r24, r18
     d58:	76 2f       	mov	r23, r22
     d5a:	6a 2f       	mov	r22, r26
     d5c:	11 24       	eor	r1, r1
     d5e:	9f 57       	subi	r25, 0x7F	; 127
     d60:	50 40       	sbci	r21, 0x00	; 0
     d62:	8a f0       	brmi	.+34     	; 0xd86 <__mulsf3_pse+0x84>
     d64:	e1 f0       	breq	.+56     	; 0xd9e <__mulsf3_pse+0x9c>
     d66:	88 23       	and	r24, r24
     d68:	4a f0       	brmi	.+18     	; 0xd7c <__mulsf3_pse+0x7a>
     d6a:	ee 0f       	add	r30, r30
     d6c:	ff 1f       	adc	r31, r31
     d6e:	bb 1f       	adc	r27, r27
     d70:	66 1f       	adc	r22, r22
     d72:	77 1f       	adc	r23, r23
     d74:	88 1f       	adc	r24, r24
     d76:	91 50       	subi	r25, 0x01	; 1
     d78:	50 40       	sbci	r21, 0x00	; 0
     d7a:	a9 f7       	brne	.-22     	; 0xd66 <__mulsf3_pse+0x64>
     d7c:	9e 3f       	cpi	r25, 0xFE	; 254
     d7e:	51 05       	cpc	r21, r1
     d80:	70 f0       	brcs	.+28     	; 0xd9e <__mulsf3_pse+0x9c>
     d82:	60 cf       	rjmp	.-320    	; 0xc44 <__fp_inf>
     d84:	aa cf       	rjmp	.-172    	; 0xcda <__fp_szero>
     d86:	5f 3f       	cpi	r21, 0xFF	; 255
     d88:	ec f3       	brlt	.-6      	; 0xd84 <__mulsf3_pse+0x82>
     d8a:	98 3e       	cpi	r25, 0xE8	; 232
     d8c:	dc f3       	brlt	.-10     	; 0xd84 <__mulsf3_pse+0x82>
     d8e:	86 95       	lsr	r24
     d90:	77 95       	ror	r23
     d92:	67 95       	ror	r22
     d94:	b7 95       	ror	r27
     d96:	f7 95       	ror	r31
     d98:	e7 95       	ror	r30
     d9a:	9f 5f       	subi	r25, 0xFF	; 255
     d9c:	c1 f7       	brne	.-16     	; 0xd8e <__mulsf3_pse+0x8c>
     d9e:	fe 2b       	or	r31, r30
     da0:	88 0f       	add	r24, r24
     da2:	91 1d       	adc	r25, r1
     da4:	96 95       	lsr	r25
     da6:	87 95       	ror	r24
     da8:	97 f9       	bld	r25, 7
     daa:	08 95       	ret

00000dac <vfprintf>:
     dac:	2f 92       	push	r2
     dae:	3f 92       	push	r3
     db0:	4f 92       	push	r4
     db2:	5f 92       	push	r5
     db4:	6f 92       	push	r6
     db6:	7f 92       	push	r7
     db8:	8f 92       	push	r8
     dba:	9f 92       	push	r9
     dbc:	af 92       	push	r10
     dbe:	bf 92       	push	r11
     dc0:	cf 92       	push	r12
     dc2:	df 92       	push	r13
     dc4:	ef 92       	push	r14
     dc6:	ff 92       	push	r15
     dc8:	0f 93       	push	r16
     dca:	1f 93       	push	r17
     dcc:	cf 93       	push	r28
     dce:	df 93       	push	r29
     dd0:	cd b7       	in	r28, 0x3d	; 61
     dd2:	de b7       	in	r29, 0x3e	; 62
     dd4:	63 97       	sbiw	r28, 0x13	; 19
     dd6:	0f b6       	in	r0, 0x3f	; 63
     dd8:	f8 94       	cli
     dda:	de bf       	out	0x3e, r29	; 62
     ddc:	0f be       	out	0x3f, r0	; 63
     dde:	cd bf       	out	0x3d, r28	; 61
     de0:	7c 01       	movw	r14, r24
     de2:	1b 01       	movw	r2, r22
     de4:	6a 01       	movw	r12, r20
     de6:	fc 01       	movw	r30, r24
     de8:	17 82       	std	Z+7, r1	; 0x07
     dea:	16 82       	std	Z+6, r1	; 0x06
     dec:	83 81       	ldd	r24, Z+3	; 0x03
     dee:	81 ff       	sbrs	r24, 1
     df0:	49 c3       	rjmp	.+1682   	; 0x1484 <vfprintf+0x6d8>
     df2:	be 01       	movw	r22, r28
     df4:	6f 5f       	subi	r22, 0xFF	; 255
     df6:	7f 4f       	sbci	r23, 0xFF	; 255
     df8:	4b 01       	movw	r8, r22
     dfa:	f7 01       	movw	r30, r14
     dfc:	93 81       	ldd	r25, Z+3	; 0x03
     dfe:	f1 01       	movw	r30, r2
     e00:	93 fd       	sbrc	r25, 3
     e02:	85 91       	lpm	r24, Z+
     e04:	93 ff       	sbrs	r25, 3
     e06:	81 91       	ld	r24, Z+
     e08:	1f 01       	movw	r2, r30
     e0a:	88 23       	and	r24, r24
     e0c:	09 f4       	brne	.+2      	; 0xe10 <vfprintf+0x64>
     e0e:	36 c3       	rjmp	.+1644   	; 0x147c <vfprintf+0x6d0>
     e10:	85 32       	cpi	r24, 0x25	; 37
     e12:	39 f4       	brne	.+14     	; 0xe22 <vfprintf+0x76>
     e14:	93 fd       	sbrc	r25, 3
     e16:	85 91       	lpm	r24, Z+
     e18:	93 ff       	sbrs	r25, 3
     e1a:	81 91       	ld	r24, Z+
     e1c:	1f 01       	movw	r2, r30
     e1e:	85 32       	cpi	r24, 0x25	; 37
     e20:	31 f4       	brne	.+12     	; 0xe2e <vfprintf+0x82>
     e22:	b7 01       	movw	r22, r14
     e24:	90 e0       	ldi	r25, 0x00	; 0
     e26:	95 d4       	rcall	.+2346   	; 0x1752 <fputc>
     e28:	56 01       	movw	r10, r12
     e2a:	65 01       	movw	r12, r10
     e2c:	e6 cf       	rjmp	.-52     	; 0xdfa <vfprintf+0x4e>
     e2e:	10 e0       	ldi	r17, 0x00	; 0
     e30:	51 2c       	mov	r5, r1
     e32:	20 e0       	ldi	r18, 0x00	; 0
     e34:	20 32       	cpi	r18, 0x20	; 32
     e36:	a0 f4       	brcc	.+40     	; 0xe60 <vfprintf+0xb4>
     e38:	8b 32       	cpi	r24, 0x2B	; 43
     e3a:	69 f0       	breq	.+26     	; 0xe56 <vfprintf+0xaa>
     e3c:	30 f4       	brcc	.+12     	; 0xe4a <vfprintf+0x9e>
     e3e:	80 32       	cpi	r24, 0x20	; 32
     e40:	59 f0       	breq	.+22     	; 0xe58 <vfprintf+0xac>
     e42:	83 32       	cpi	r24, 0x23	; 35
     e44:	69 f4       	brne	.+26     	; 0xe60 <vfprintf+0xb4>
     e46:	20 61       	ori	r18, 0x10	; 16
     e48:	2c c0       	rjmp	.+88     	; 0xea2 <vfprintf+0xf6>
     e4a:	8d 32       	cpi	r24, 0x2D	; 45
     e4c:	39 f0       	breq	.+14     	; 0xe5c <vfprintf+0xb0>
     e4e:	80 33       	cpi	r24, 0x30	; 48
     e50:	39 f4       	brne	.+14     	; 0xe60 <vfprintf+0xb4>
     e52:	21 60       	ori	r18, 0x01	; 1
     e54:	26 c0       	rjmp	.+76     	; 0xea2 <vfprintf+0xf6>
     e56:	22 60       	ori	r18, 0x02	; 2
     e58:	24 60       	ori	r18, 0x04	; 4
     e5a:	23 c0       	rjmp	.+70     	; 0xea2 <vfprintf+0xf6>
     e5c:	28 60       	ori	r18, 0x08	; 8
     e5e:	21 c0       	rjmp	.+66     	; 0xea2 <vfprintf+0xf6>
     e60:	27 fd       	sbrc	r18, 7
     e62:	27 c0       	rjmp	.+78     	; 0xeb2 <vfprintf+0x106>
     e64:	30 ed       	ldi	r19, 0xD0	; 208
     e66:	38 0f       	add	r19, r24
     e68:	3a 30       	cpi	r19, 0x0A	; 10
     e6a:	78 f4       	brcc	.+30     	; 0xe8a <vfprintf+0xde>
     e6c:	26 ff       	sbrs	r18, 6
     e6e:	06 c0       	rjmp	.+12     	; 0xe7c <vfprintf+0xd0>
     e70:	fa e0       	ldi	r31, 0x0A	; 10
     e72:	1f 9f       	mul	r17, r31
     e74:	30 0d       	add	r19, r0
     e76:	11 24       	eor	r1, r1
     e78:	13 2f       	mov	r17, r19
     e7a:	13 c0       	rjmp	.+38     	; 0xea2 <vfprintf+0xf6>
     e7c:	6a e0       	ldi	r22, 0x0A	; 10
     e7e:	56 9e       	mul	r5, r22
     e80:	30 0d       	add	r19, r0
     e82:	11 24       	eor	r1, r1
     e84:	53 2e       	mov	r5, r19
     e86:	20 62       	ori	r18, 0x20	; 32
     e88:	0c c0       	rjmp	.+24     	; 0xea2 <vfprintf+0xf6>
     e8a:	8e 32       	cpi	r24, 0x2E	; 46
     e8c:	21 f4       	brne	.+8      	; 0xe96 <vfprintf+0xea>
     e8e:	26 fd       	sbrc	r18, 6
     e90:	f5 c2       	rjmp	.+1514   	; 0x147c <vfprintf+0x6d0>
     e92:	20 64       	ori	r18, 0x40	; 64
     e94:	06 c0       	rjmp	.+12     	; 0xea2 <vfprintf+0xf6>
     e96:	8c 36       	cpi	r24, 0x6C	; 108
     e98:	11 f4       	brne	.+4      	; 0xe9e <vfprintf+0xf2>
     e9a:	20 68       	ori	r18, 0x80	; 128
     e9c:	02 c0       	rjmp	.+4      	; 0xea2 <vfprintf+0xf6>
     e9e:	88 36       	cpi	r24, 0x68	; 104
     ea0:	41 f4       	brne	.+16     	; 0xeb2 <vfprintf+0x106>
     ea2:	f1 01       	movw	r30, r2
     ea4:	93 fd       	sbrc	r25, 3
     ea6:	85 91       	lpm	r24, Z+
     ea8:	93 ff       	sbrs	r25, 3
     eaa:	81 91       	ld	r24, Z+
     eac:	1f 01       	movw	r2, r30
     eae:	81 11       	cpse	r24, r1
     eb0:	c1 cf       	rjmp	.-126    	; 0xe34 <vfprintf+0x88>
     eb2:	9b eb       	ldi	r25, 0xBB	; 187
     eb4:	98 0f       	add	r25, r24
     eb6:	93 30       	cpi	r25, 0x03	; 3
     eb8:	18 f4       	brcc	.+6      	; 0xec0 <vfprintf+0x114>
     eba:	20 61       	ori	r18, 0x10	; 16
     ebc:	80 5e       	subi	r24, 0xE0	; 224
     ebe:	06 c0       	rjmp	.+12     	; 0xecc <vfprintf+0x120>
     ec0:	9b e9       	ldi	r25, 0x9B	; 155
     ec2:	98 0f       	add	r25, r24
     ec4:	93 30       	cpi	r25, 0x03	; 3
     ec6:	08 f0       	brcs	.+2      	; 0xeca <vfprintf+0x11e>
     ec8:	9a c1       	rjmp	.+820    	; 0x11fe <vfprintf+0x452>
     eca:	2f 7e       	andi	r18, 0xEF	; 239
     ecc:	26 ff       	sbrs	r18, 6
     ece:	16 e0       	ldi	r17, 0x06	; 6
     ed0:	2f 73       	andi	r18, 0x3F	; 63
     ed2:	72 2e       	mov	r7, r18
     ed4:	85 36       	cpi	r24, 0x65	; 101
     ed6:	21 f4       	brne	.+8      	; 0xee0 <vfprintf+0x134>
     ed8:	f2 2f       	mov	r31, r18
     eda:	f0 64       	ori	r31, 0x40	; 64
     edc:	7f 2e       	mov	r7, r31
     ede:	08 c0       	rjmp	.+16     	; 0xef0 <vfprintf+0x144>
     ee0:	86 36       	cpi	r24, 0x66	; 102
     ee2:	21 f4       	brne	.+8      	; 0xeec <vfprintf+0x140>
     ee4:	62 2f       	mov	r22, r18
     ee6:	60 68       	ori	r22, 0x80	; 128
     ee8:	76 2e       	mov	r7, r22
     eea:	02 c0       	rjmp	.+4      	; 0xef0 <vfprintf+0x144>
     eec:	11 11       	cpse	r17, r1
     eee:	11 50       	subi	r17, 0x01	; 1
     ef0:	77 fe       	sbrs	r7, 7
     ef2:	07 c0       	rjmp	.+14     	; 0xf02 <vfprintf+0x156>
     ef4:	1c 33       	cpi	r17, 0x3C	; 60
     ef6:	48 f4       	brcc	.+18     	; 0xf0a <vfprintf+0x15e>
     ef8:	44 24       	eor	r4, r4
     efa:	43 94       	inc	r4
     efc:	41 0e       	add	r4, r17
     efe:	27 e0       	ldi	r18, 0x07	; 7
     f00:	0b c0       	rjmp	.+22     	; 0xf18 <vfprintf+0x16c>
     f02:	18 30       	cpi	r17, 0x08	; 8
     f04:	30 f4       	brcc	.+12     	; 0xf12 <vfprintf+0x166>
     f06:	21 2f       	mov	r18, r17
     f08:	06 c0       	rjmp	.+12     	; 0xf16 <vfprintf+0x16a>
     f0a:	27 e0       	ldi	r18, 0x07	; 7
     f0c:	4c e3       	ldi	r20, 0x3C	; 60
     f0e:	44 2e       	mov	r4, r20
     f10:	03 c0       	rjmp	.+6      	; 0xf18 <vfprintf+0x16c>
     f12:	27 e0       	ldi	r18, 0x07	; 7
     f14:	17 e0       	ldi	r17, 0x07	; 7
     f16:	41 2c       	mov	r4, r1
     f18:	56 01       	movw	r10, r12
     f1a:	74 e0       	ldi	r23, 0x04	; 4
     f1c:	a7 0e       	add	r10, r23
     f1e:	b1 1c       	adc	r11, r1
     f20:	f6 01       	movw	r30, r12
     f22:	60 81       	ld	r22, Z
     f24:	71 81       	ldd	r23, Z+1	; 0x01
     f26:	82 81       	ldd	r24, Z+2	; 0x02
     f28:	93 81       	ldd	r25, Z+3	; 0x03
     f2a:	04 2d       	mov	r16, r4
     f2c:	a4 01       	movw	r20, r8
     f2e:	d9 d2       	rcall	.+1458   	; 0x14e2 <__ftoa_engine>
     f30:	6c 01       	movw	r12, r24
     f32:	09 81       	ldd	r16, Y+1	; 0x01
     f34:	00 ff       	sbrs	r16, 0
     f36:	02 c0       	rjmp	.+4      	; 0xf3c <vfprintf+0x190>
     f38:	03 ff       	sbrs	r16, 3
     f3a:	06 c0       	rjmp	.+12     	; 0xf48 <vfprintf+0x19c>
     f3c:	71 fc       	sbrc	r7, 1
     f3e:	07 c0       	rjmp	.+14     	; 0xf4e <vfprintf+0x1a2>
     f40:	72 fc       	sbrc	r7, 2
     f42:	08 c0       	rjmp	.+16     	; 0xf54 <vfprintf+0x1a8>
     f44:	61 2c       	mov	r6, r1
     f46:	08 c0       	rjmp	.+16     	; 0xf58 <vfprintf+0x1ac>
     f48:	3d e2       	ldi	r19, 0x2D	; 45
     f4a:	63 2e       	mov	r6, r19
     f4c:	05 c0       	rjmp	.+10     	; 0xf58 <vfprintf+0x1ac>
     f4e:	2b e2       	ldi	r18, 0x2B	; 43
     f50:	62 2e       	mov	r6, r18
     f52:	02 c0       	rjmp	.+4      	; 0xf58 <vfprintf+0x1ac>
     f54:	90 e2       	ldi	r25, 0x20	; 32
     f56:	69 2e       	mov	r6, r25
     f58:	80 2f       	mov	r24, r16
     f5a:	8c 70       	andi	r24, 0x0C	; 12
     f5c:	81 f1       	breq	.+96     	; 0xfbe <vfprintf+0x212>
     f5e:	66 20       	and	r6, r6
     f60:	11 f0       	breq	.+4      	; 0xf66 <vfprintf+0x1ba>
     f62:	84 e0       	ldi	r24, 0x04	; 4
     f64:	01 c0       	rjmp	.+2      	; 0xf68 <vfprintf+0x1bc>
     f66:	83 e0       	ldi	r24, 0x03	; 3
     f68:	85 15       	cp	r24, r5
     f6a:	10 f0       	brcs	.+4      	; 0xf70 <vfprintf+0x1c4>
     f6c:	51 2c       	mov	r5, r1
     f6e:	0a c0       	rjmp	.+20     	; 0xf84 <vfprintf+0x1d8>
     f70:	58 1a       	sub	r5, r24
     f72:	73 fc       	sbrc	r7, 3
     f74:	07 c0       	rjmp	.+14     	; 0xf84 <vfprintf+0x1d8>
     f76:	b7 01       	movw	r22, r14
     f78:	80 e2       	ldi	r24, 0x20	; 32
     f7a:	90 e0       	ldi	r25, 0x00	; 0
     f7c:	ea d3       	rcall	.+2004   	; 0x1752 <fputc>
     f7e:	5a 94       	dec	r5
     f80:	d1 f7       	brne	.-12     	; 0xf76 <vfprintf+0x1ca>
     f82:	f4 cf       	rjmp	.-24     	; 0xf6c <vfprintf+0x1c0>
     f84:	66 20       	and	r6, r6
     f86:	21 f0       	breq	.+8      	; 0xf90 <vfprintf+0x1e4>
     f88:	b7 01       	movw	r22, r14
     f8a:	86 2d       	mov	r24, r6
     f8c:	90 e0       	ldi	r25, 0x00	; 0
     f8e:	e1 d3       	rcall	.+1986   	; 0x1752 <fputc>
     f90:	03 fd       	sbrc	r16, 3
     f92:	03 c0       	rjmp	.+6      	; 0xf9a <vfprintf+0x1ee>
     f94:	08 ee       	ldi	r16, 0xE8	; 232
     f96:	10 e0       	ldi	r17, 0x00	; 0
     f98:	02 c0       	rjmp	.+4      	; 0xf9e <vfprintf+0x1f2>
     f9a:	04 ee       	ldi	r16, 0xE4	; 228
     f9c:	10 e0       	ldi	r17, 0x00	; 0
     f9e:	f7 2d       	mov	r31, r7
     fa0:	f0 71       	andi	r31, 0x10	; 16
     fa2:	7f 2e       	mov	r7, r31
     fa4:	f8 01       	movw	r30, r16
     fa6:	84 91       	lpm	r24, Z
     fa8:	88 23       	and	r24, r24
     faa:	09 f4       	brne	.+2      	; 0xfae <vfprintf+0x202>
     fac:	5e c2       	rjmp	.+1212   	; 0x146a <vfprintf+0x6be>
     fae:	71 10       	cpse	r7, r1
     fb0:	80 52       	subi	r24, 0x20	; 32
     fb2:	b7 01       	movw	r22, r14
     fb4:	90 e0       	ldi	r25, 0x00	; 0
     fb6:	cd d3       	rcall	.+1946   	; 0x1752 <fputc>
     fb8:	0f 5f       	subi	r16, 0xFF	; 255
     fba:	1f 4f       	sbci	r17, 0xFF	; 255
     fbc:	f3 cf       	rjmp	.-26     	; 0xfa4 <vfprintf+0x1f8>
     fbe:	77 fe       	sbrs	r7, 7
     fc0:	0f c0       	rjmp	.+30     	; 0xfe0 <vfprintf+0x234>
     fc2:	4c 0c       	add	r4, r12
     fc4:	04 ff       	sbrs	r16, 4
     fc6:	04 c0       	rjmp	.+8      	; 0xfd0 <vfprintf+0x224>
     fc8:	8a 81       	ldd	r24, Y+2	; 0x02
     fca:	81 33       	cpi	r24, 0x31	; 49
     fcc:	09 f4       	brne	.+2      	; 0xfd0 <vfprintf+0x224>
     fce:	4a 94       	dec	r4
     fd0:	14 14       	cp	r1, r4
     fd2:	74 f5       	brge	.+92     	; 0x1030 <vfprintf+0x284>
     fd4:	f8 e0       	ldi	r31, 0x08	; 8
     fd6:	f4 15       	cp	r31, r4
     fd8:	78 f5       	brcc	.+94     	; 0x1038 <vfprintf+0x28c>
     fda:	88 e0       	ldi	r24, 0x08	; 8
     fdc:	48 2e       	mov	r4, r24
     fde:	2c c0       	rjmp	.+88     	; 0x1038 <vfprintf+0x28c>
     fe0:	76 fc       	sbrc	r7, 6
     fe2:	2a c0       	rjmp	.+84     	; 0x1038 <vfprintf+0x28c>
     fe4:	81 2f       	mov	r24, r17
     fe6:	90 e0       	ldi	r25, 0x00	; 0
     fe8:	8c 15       	cp	r24, r12
     fea:	9d 05       	cpc	r25, r13
     fec:	9c f0       	brlt	.+38     	; 0x1014 <vfprintf+0x268>
     fee:	6c ef       	ldi	r22, 0xFC	; 252
     ff0:	c6 16       	cp	r12, r22
     ff2:	6f ef       	ldi	r22, 0xFF	; 255
     ff4:	d6 06       	cpc	r13, r22
     ff6:	74 f0       	brlt	.+28     	; 0x1014 <vfprintf+0x268>
     ff8:	77 2d       	mov	r23, r7
     ffa:	70 68       	ori	r23, 0x80	; 128
     ffc:	77 2e       	mov	r7, r23
     ffe:	0a c0       	rjmp	.+20     	; 0x1014 <vfprintf+0x268>
    1000:	e2 e0       	ldi	r30, 0x02	; 2
    1002:	f0 e0       	ldi	r31, 0x00	; 0
    1004:	ec 0f       	add	r30, r28
    1006:	fd 1f       	adc	r31, r29
    1008:	e1 0f       	add	r30, r17
    100a:	f1 1d       	adc	r31, r1
    100c:	80 81       	ld	r24, Z
    100e:	80 33       	cpi	r24, 0x30	; 48
    1010:	19 f4       	brne	.+6      	; 0x1018 <vfprintf+0x26c>
    1012:	11 50       	subi	r17, 0x01	; 1
    1014:	11 11       	cpse	r17, r1
    1016:	f4 cf       	rjmp	.-24     	; 0x1000 <vfprintf+0x254>
    1018:	77 fe       	sbrs	r7, 7
    101a:	0e c0       	rjmp	.+28     	; 0x1038 <vfprintf+0x28c>
    101c:	44 24       	eor	r4, r4
    101e:	43 94       	inc	r4
    1020:	41 0e       	add	r4, r17
    1022:	81 2f       	mov	r24, r17
    1024:	90 e0       	ldi	r25, 0x00	; 0
    1026:	c8 16       	cp	r12, r24
    1028:	d9 06       	cpc	r13, r25
    102a:	2c f4       	brge	.+10     	; 0x1036 <vfprintf+0x28a>
    102c:	1c 19       	sub	r17, r12
    102e:	04 c0       	rjmp	.+8      	; 0x1038 <vfprintf+0x28c>
    1030:	44 24       	eor	r4, r4
    1032:	43 94       	inc	r4
    1034:	01 c0       	rjmp	.+2      	; 0x1038 <vfprintf+0x28c>
    1036:	10 e0       	ldi	r17, 0x00	; 0
    1038:	77 fe       	sbrs	r7, 7
    103a:	07 c0       	rjmp	.+14     	; 0x104a <vfprintf+0x29e>
    103c:	1c 14       	cp	r1, r12
    103e:	1d 04       	cpc	r1, r13
    1040:	3c f4       	brge	.+14     	; 0x1050 <vfprintf+0x2a4>
    1042:	96 01       	movw	r18, r12
    1044:	2f 5f       	subi	r18, 0xFF	; 255
    1046:	3f 4f       	sbci	r19, 0xFF	; 255
    1048:	05 c0       	rjmp	.+10     	; 0x1054 <vfprintf+0x2a8>
    104a:	25 e0       	ldi	r18, 0x05	; 5
    104c:	30 e0       	ldi	r19, 0x00	; 0
    104e:	02 c0       	rjmp	.+4      	; 0x1054 <vfprintf+0x2a8>
    1050:	21 e0       	ldi	r18, 0x01	; 1
    1052:	30 e0       	ldi	r19, 0x00	; 0
    1054:	66 20       	and	r6, r6
    1056:	11 f0       	breq	.+4      	; 0x105c <vfprintf+0x2b0>
    1058:	2f 5f       	subi	r18, 0xFF	; 255
    105a:	3f 4f       	sbci	r19, 0xFF	; 255
    105c:	11 23       	and	r17, r17
    105e:	31 f0       	breq	.+12     	; 0x106c <vfprintf+0x2c0>
    1060:	41 2f       	mov	r20, r17
    1062:	50 e0       	ldi	r21, 0x00	; 0
    1064:	4f 5f       	subi	r20, 0xFF	; 255
    1066:	5f 4f       	sbci	r21, 0xFF	; 255
    1068:	24 0f       	add	r18, r20
    106a:	35 1f       	adc	r19, r21
    106c:	45 2d       	mov	r20, r5
    106e:	50 e0       	ldi	r21, 0x00	; 0
    1070:	24 17       	cp	r18, r20
    1072:	35 07       	cpc	r19, r21
    1074:	14 f4       	brge	.+4      	; 0x107a <vfprintf+0x2ce>
    1076:	52 1a       	sub	r5, r18
    1078:	01 c0       	rjmp	.+2      	; 0x107c <vfprintf+0x2d0>
    107a:	51 2c       	mov	r5, r1
    107c:	87 2d       	mov	r24, r7
    107e:	89 70       	andi	r24, 0x09	; 9
    1080:	41 f4       	brne	.+16     	; 0x1092 <vfprintf+0x2e6>
    1082:	55 20       	and	r5, r5
    1084:	31 f0       	breq	.+12     	; 0x1092 <vfprintf+0x2e6>
    1086:	b7 01       	movw	r22, r14
    1088:	80 e2       	ldi	r24, 0x20	; 32
    108a:	90 e0       	ldi	r25, 0x00	; 0
    108c:	62 d3       	rcall	.+1732   	; 0x1752 <fputc>
    108e:	5a 94       	dec	r5
    1090:	f8 cf       	rjmp	.-16     	; 0x1082 <vfprintf+0x2d6>
    1092:	66 20       	and	r6, r6
    1094:	21 f0       	breq	.+8      	; 0x109e <vfprintf+0x2f2>
    1096:	b7 01       	movw	r22, r14
    1098:	86 2d       	mov	r24, r6
    109a:	90 e0       	ldi	r25, 0x00	; 0
    109c:	5a d3       	rcall	.+1716   	; 0x1752 <fputc>
    109e:	73 fc       	sbrc	r7, 3
    10a0:	08 c0       	rjmp	.+16     	; 0x10b2 <vfprintf+0x306>
    10a2:	55 20       	and	r5, r5
    10a4:	31 f0       	breq	.+12     	; 0x10b2 <vfprintf+0x306>
    10a6:	b7 01       	movw	r22, r14
    10a8:	80 e3       	ldi	r24, 0x30	; 48
    10aa:	90 e0       	ldi	r25, 0x00	; 0
    10ac:	52 d3       	rcall	.+1700   	; 0x1752 <fputc>
    10ae:	5a 94       	dec	r5
    10b0:	f8 cf       	rjmp	.-16     	; 0x10a2 <vfprintf+0x2f6>
    10b2:	77 fe       	sbrs	r7, 7
    10b4:	5d c0       	rjmp	.+186    	; 0x1170 <vfprintf+0x3c4>
    10b6:	9c 2d       	mov	r25, r12
    10b8:	8d 2d       	mov	r24, r13
    10ba:	d7 fe       	sbrs	r13, 7
    10bc:	02 c0       	rjmp	.+4      	; 0x10c2 <vfprintf+0x316>
    10be:	90 e0       	ldi	r25, 0x00	; 0
    10c0:	80 e0       	ldi	r24, 0x00	; 0
    10c2:	69 2e       	mov	r6, r25
    10c4:	78 2e       	mov	r7, r24
    10c6:	40 e0       	ldi	r20, 0x00	; 0
    10c8:	50 e0       	ldi	r21, 0x00	; 0
    10ca:	c6 01       	movw	r24, r12
    10cc:	84 19       	sub	r24, r4
    10ce:	91 09       	sbc	r25, r1
    10d0:	9d 87       	std	Y+13, r25	; 0x0d
    10d2:	8c 87       	std	Y+12, r24	; 0x0c
    10d4:	96 01       	movw	r18, r12
    10d6:	26 19       	sub	r18, r6
    10d8:	37 09       	sbc	r19, r7
    10da:	28 0d       	add	r18, r8
    10dc:	39 1d       	adc	r19, r9
    10de:	81 2f       	mov	r24, r17
    10e0:	90 e0       	ldi	r25, 0x00	; 0
    10e2:	ee 27       	eor	r30, r30
    10e4:	ff 27       	eor	r31, r31
    10e6:	e8 1b       	sub	r30, r24
    10e8:	f9 0b       	sbc	r31, r25
    10ea:	ff 87       	std	Y+15, r31	; 0x0f
    10ec:	ee 87       	std	Y+14, r30	; 0x0e
    10ee:	ff ef       	ldi	r31, 0xFF	; 255
    10f0:	6f 16       	cp	r6, r31
    10f2:	7f 06       	cpc	r7, r31
    10f4:	61 f4       	brne	.+24     	; 0x110e <vfprintf+0x362>
    10f6:	b7 01       	movw	r22, r14
    10f8:	8e e2       	ldi	r24, 0x2E	; 46
    10fa:	90 e0       	ldi	r25, 0x00	; 0
    10fc:	2b 8b       	std	Y+19, r18	; 0x13
    10fe:	3a 8b       	std	Y+18, r19	; 0x12
    1100:	48 8b       	std	Y+16, r20	; 0x10
    1102:	59 8b       	std	Y+17, r21	; 0x11
    1104:	26 d3       	rcall	.+1612   	; 0x1752 <fputc>
    1106:	59 89       	ldd	r21, Y+17	; 0x11
    1108:	48 89       	ldd	r20, Y+16	; 0x10
    110a:	3a 89       	ldd	r19, Y+18	; 0x12
    110c:	2b 89       	ldd	r18, Y+19	; 0x13
    110e:	c6 14       	cp	r12, r6
    1110:	d7 04       	cpc	r13, r7
    1112:	54 f0       	brlt	.+20     	; 0x1128 <vfprintf+0x37c>
    1114:	6c 85       	ldd	r22, Y+12	; 0x0c
    1116:	7d 85       	ldd	r23, Y+13	; 0x0d
    1118:	66 15       	cp	r22, r6
    111a:	77 05       	cpc	r23, r7
    111c:	2c f4       	brge	.+10     	; 0x1128 <vfprintf+0x37c>
    111e:	f9 01       	movw	r30, r18
    1120:	e4 0f       	add	r30, r20
    1122:	f5 1f       	adc	r31, r21
    1124:	81 81       	ldd	r24, Z+1	; 0x01
    1126:	01 c0       	rjmp	.+2      	; 0x112a <vfprintf+0x37e>
    1128:	80 e3       	ldi	r24, 0x30	; 48
    112a:	71 e0       	ldi	r23, 0x01	; 1
    112c:	67 1a       	sub	r6, r23
    112e:	71 08       	sbc	r7, r1
    1130:	4f 5f       	subi	r20, 0xFF	; 255
    1132:	5f 4f       	sbci	r21, 0xFF	; 255
    1134:	ee 85       	ldd	r30, Y+14	; 0x0e
    1136:	ff 85       	ldd	r31, Y+15	; 0x0f
    1138:	6e 16       	cp	r6, r30
    113a:	7f 06       	cpc	r7, r31
    113c:	64 f0       	brlt	.+24     	; 0x1156 <vfprintf+0x3aa>
    113e:	b7 01       	movw	r22, r14
    1140:	90 e0       	ldi	r25, 0x00	; 0
    1142:	2b 8b       	std	Y+19, r18	; 0x13
    1144:	3a 8b       	std	Y+18, r19	; 0x12
    1146:	48 8b       	std	Y+16, r20	; 0x10
    1148:	59 8b       	std	Y+17, r21	; 0x11
    114a:	03 d3       	rcall	.+1542   	; 0x1752 <fputc>
    114c:	2b 89       	ldd	r18, Y+19	; 0x13
    114e:	3a 89       	ldd	r19, Y+18	; 0x12
    1150:	48 89       	ldd	r20, Y+16	; 0x10
    1152:	59 89       	ldd	r21, Y+17	; 0x11
    1154:	cc cf       	rjmp	.-104    	; 0x10ee <vfprintf+0x342>
    1156:	6c 14       	cp	r6, r12
    1158:	7d 04       	cpc	r7, r13
    115a:	39 f4       	brne	.+14     	; 0x116a <vfprintf+0x3be>
    115c:	9a 81       	ldd	r25, Y+2	; 0x02
    115e:	96 33       	cpi	r25, 0x36	; 54
    1160:	18 f4       	brcc	.+6      	; 0x1168 <vfprintf+0x3bc>
    1162:	95 33       	cpi	r25, 0x35	; 53
    1164:	11 f4       	brne	.+4      	; 0x116a <vfprintf+0x3be>
    1166:	04 ff       	sbrs	r16, 4
    1168:	81 e3       	ldi	r24, 0x31	; 49
    116a:	b7 01       	movw	r22, r14
    116c:	90 e0       	ldi	r25, 0x00	; 0
    116e:	45 c0       	rjmp	.+138    	; 0x11fa <vfprintf+0x44e>
    1170:	8a 81       	ldd	r24, Y+2	; 0x02
    1172:	81 33       	cpi	r24, 0x31	; 49
    1174:	09 f0       	breq	.+2      	; 0x1178 <vfprintf+0x3cc>
    1176:	0f 7e       	andi	r16, 0xEF	; 239
    1178:	b7 01       	movw	r22, r14
    117a:	90 e0       	ldi	r25, 0x00	; 0
    117c:	ea d2       	rcall	.+1492   	; 0x1752 <fputc>
    117e:	11 11       	cpse	r17, r1
    1180:	05 c0       	rjmp	.+10     	; 0x118c <vfprintf+0x3e0>
    1182:	74 fe       	sbrs	r7, 4
    1184:	16 c0       	rjmp	.+44     	; 0x11b2 <vfprintf+0x406>
    1186:	85 e4       	ldi	r24, 0x45	; 69
    1188:	90 e0       	ldi	r25, 0x00	; 0
    118a:	15 c0       	rjmp	.+42     	; 0x11b6 <vfprintf+0x40a>
    118c:	b7 01       	movw	r22, r14
    118e:	8e e2       	ldi	r24, 0x2E	; 46
    1190:	90 e0       	ldi	r25, 0x00	; 0
    1192:	df d2       	rcall	.+1470   	; 0x1752 <fputc>
    1194:	82 e0       	ldi	r24, 0x02	; 2
    1196:	66 24       	eor	r6, r6
    1198:	63 94       	inc	r6
    119a:	68 0e       	add	r6, r24
    119c:	f4 01       	movw	r30, r8
    119e:	e8 0f       	add	r30, r24
    11a0:	f1 1d       	adc	r31, r1
    11a2:	80 81       	ld	r24, Z
    11a4:	b7 01       	movw	r22, r14
    11a6:	90 e0       	ldi	r25, 0x00	; 0
    11a8:	d4 d2       	rcall	.+1448   	; 0x1752 <fputc>
    11aa:	11 50       	subi	r17, 0x01	; 1
    11ac:	51 f3       	breq	.-44     	; 0x1182 <vfprintf+0x3d6>
    11ae:	86 2d       	mov	r24, r6
    11b0:	f2 cf       	rjmp	.-28     	; 0x1196 <vfprintf+0x3ea>
    11b2:	85 e6       	ldi	r24, 0x65	; 101
    11b4:	90 e0       	ldi	r25, 0x00	; 0
    11b6:	b7 01       	movw	r22, r14
    11b8:	cc d2       	rcall	.+1432   	; 0x1752 <fputc>
    11ba:	d7 fc       	sbrc	r13, 7
    11bc:	05 c0       	rjmp	.+10     	; 0x11c8 <vfprintf+0x41c>
    11be:	c1 14       	cp	r12, r1
    11c0:	d1 04       	cpc	r13, r1
    11c2:	39 f4       	brne	.+14     	; 0x11d2 <vfprintf+0x426>
    11c4:	04 ff       	sbrs	r16, 4
    11c6:	05 c0       	rjmp	.+10     	; 0x11d2 <vfprintf+0x426>
    11c8:	d1 94       	neg	r13
    11ca:	c1 94       	neg	r12
    11cc:	d1 08       	sbc	r13, r1
    11ce:	8d e2       	ldi	r24, 0x2D	; 45
    11d0:	01 c0       	rjmp	.+2      	; 0x11d4 <vfprintf+0x428>
    11d2:	8b e2       	ldi	r24, 0x2B	; 43
    11d4:	b7 01       	movw	r22, r14
    11d6:	90 e0       	ldi	r25, 0x00	; 0
    11d8:	bc d2       	rcall	.+1400   	; 0x1752 <fputc>
    11da:	80 e3       	ldi	r24, 0x30	; 48
    11dc:	6a e0       	ldi	r22, 0x0A	; 10
    11de:	c6 16       	cp	r12, r22
    11e0:	d1 04       	cpc	r13, r1
    11e2:	2c f0       	brlt	.+10     	; 0x11ee <vfprintf+0x442>
    11e4:	8f 5f       	subi	r24, 0xFF	; 255
    11e6:	fa e0       	ldi	r31, 0x0A	; 10
    11e8:	cf 1a       	sub	r12, r31
    11ea:	d1 08       	sbc	r13, r1
    11ec:	f7 cf       	rjmp	.-18     	; 0x11dc <vfprintf+0x430>
    11ee:	b7 01       	movw	r22, r14
    11f0:	90 e0       	ldi	r25, 0x00	; 0
    11f2:	af d2       	rcall	.+1374   	; 0x1752 <fputc>
    11f4:	b7 01       	movw	r22, r14
    11f6:	c6 01       	movw	r24, r12
    11f8:	c0 96       	adiw	r24, 0x30	; 48
    11fa:	ab d2       	rcall	.+1366   	; 0x1752 <fputc>
    11fc:	36 c1       	rjmp	.+620    	; 0x146a <vfprintf+0x6be>
    11fe:	83 36       	cpi	r24, 0x63	; 99
    1200:	31 f0       	breq	.+12     	; 0x120e <vfprintf+0x462>
    1202:	83 37       	cpi	r24, 0x73	; 115
    1204:	79 f0       	breq	.+30     	; 0x1224 <vfprintf+0x478>
    1206:	83 35       	cpi	r24, 0x53	; 83
    1208:	09 f0       	breq	.+2      	; 0x120c <vfprintf+0x460>
    120a:	54 c0       	rjmp	.+168    	; 0x12b4 <vfprintf+0x508>
    120c:	20 c0       	rjmp	.+64     	; 0x124e <vfprintf+0x4a2>
    120e:	56 01       	movw	r10, r12
    1210:	72 e0       	ldi	r23, 0x02	; 2
    1212:	a7 0e       	add	r10, r23
    1214:	b1 1c       	adc	r11, r1
    1216:	f6 01       	movw	r30, r12
    1218:	80 81       	ld	r24, Z
    121a:	89 83       	std	Y+1, r24	; 0x01
    121c:	01 e0       	ldi	r16, 0x01	; 1
    121e:	10 e0       	ldi	r17, 0x00	; 0
    1220:	64 01       	movw	r12, r8
    1222:	13 c0       	rjmp	.+38     	; 0x124a <vfprintf+0x49e>
    1224:	56 01       	movw	r10, r12
    1226:	f2 e0       	ldi	r31, 0x02	; 2
    1228:	af 0e       	add	r10, r31
    122a:	b1 1c       	adc	r11, r1
    122c:	f6 01       	movw	r30, r12
    122e:	c0 80       	ld	r12, Z
    1230:	d1 80       	ldd	r13, Z+1	; 0x01
    1232:	26 ff       	sbrs	r18, 6
    1234:	03 c0       	rjmp	.+6      	; 0x123c <vfprintf+0x490>
    1236:	61 2f       	mov	r22, r17
    1238:	70 e0       	ldi	r23, 0x00	; 0
    123a:	02 c0       	rjmp	.+4      	; 0x1240 <vfprintf+0x494>
    123c:	6f ef       	ldi	r22, 0xFF	; 255
    123e:	7f ef       	ldi	r23, 0xFF	; 255
    1240:	c6 01       	movw	r24, r12
    1242:	2b 8b       	std	Y+19, r18	; 0x13
    1244:	31 d2       	rcall	.+1122   	; 0x16a8 <strnlen>
    1246:	8c 01       	movw	r16, r24
    1248:	2b 89       	ldd	r18, Y+19	; 0x13
    124a:	2f 77       	andi	r18, 0x7F	; 127
    124c:	14 c0       	rjmp	.+40     	; 0x1276 <vfprintf+0x4ca>
    124e:	56 01       	movw	r10, r12
    1250:	f2 e0       	ldi	r31, 0x02	; 2
    1252:	af 0e       	add	r10, r31
    1254:	b1 1c       	adc	r11, r1
    1256:	f6 01       	movw	r30, r12
    1258:	c0 80       	ld	r12, Z
    125a:	d1 80       	ldd	r13, Z+1	; 0x01
    125c:	26 ff       	sbrs	r18, 6
    125e:	03 c0       	rjmp	.+6      	; 0x1266 <vfprintf+0x4ba>
    1260:	61 2f       	mov	r22, r17
    1262:	70 e0       	ldi	r23, 0x00	; 0
    1264:	02 c0       	rjmp	.+4      	; 0x126a <vfprintf+0x4be>
    1266:	6f ef       	ldi	r22, 0xFF	; 255
    1268:	7f ef       	ldi	r23, 0xFF	; 255
    126a:	c6 01       	movw	r24, r12
    126c:	2b 8b       	std	Y+19, r18	; 0x13
    126e:	11 d2       	rcall	.+1058   	; 0x1692 <strnlen_P>
    1270:	8c 01       	movw	r16, r24
    1272:	2b 89       	ldd	r18, Y+19	; 0x13
    1274:	20 68       	ori	r18, 0x80	; 128
    1276:	72 2e       	mov	r7, r18
    1278:	23 fd       	sbrc	r18, 3
    127a:	18 c0       	rjmp	.+48     	; 0x12ac <vfprintf+0x500>
    127c:	85 2d       	mov	r24, r5
    127e:	90 e0       	ldi	r25, 0x00	; 0
    1280:	08 17       	cp	r16, r24
    1282:	19 07       	cpc	r17, r25
    1284:	98 f4       	brcc	.+38     	; 0x12ac <vfprintf+0x500>
    1286:	b7 01       	movw	r22, r14
    1288:	80 e2       	ldi	r24, 0x20	; 32
    128a:	90 e0       	ldi	r25, 0x00	; 0
    128c:	62 d2       	rcall	.+1220   	; 0x1752 <fputc>
    128e:	5a 94       	dec	r5
    1290:	f5 cf       	rjmp	.-22     	; 0x127c <vfprintf+0x4d0>
    1292:	f6 01       	movw	r30, r12
    1294:	77 fc       	sbrc	r7, 7
    1296:	85 91       	lpm	r24, Z+
    1298:	77 fe       	sbrs	r7, 7
    129a:	81 91       	ld	r24, Z+
    129c:	6f 01       	movw	r12, r30
    129e:	b7 01       	movw	r22, r14
    12a0:	90 e0       	ldi	r25, 0x00	; 0
    12a2:	57 d2       	rcall	.+1198   	; 0x1752 <fputc>
    12a4:	51 10       	cpse	r5, r1
    12a6:	5a 94       	dec	r5
    12a8:	01 50       	subi	r16, 0x01	; 1
    12aa:	11 09       	sbc	r17, r1
    12ac:	01 15       	cp	r16, r1
    12ae:	11 05       	cpc	r17, r1
    12b0:	81 f7       	brne	.-32     	; 0x1292 <vfprintf+0x4e6>
    12b2:	db c0       	rjmp	.+438    	; 0x146a <vfprintf+0x6be>
    12b4:	84 36       	cpi	r24, 0x64	; 100
    12b6:	11 f0       	breq	.+4      	; 0x12bc <vfprintf+0x510>
    12b8:	89 36       	cpi	r24, 0x69	; 105
    12ba:	49 f5       	brne	.+82     	; 0x130e <vfprintf+0x562>
    12bc:	56 01       	movw	r10, r12
    12be:	27 ff       	sbrs	r18, 7
    12c0:	09 c0       	rjmp	.+18     	; 0x12d4 <vfprintf+0x528>
    12c2:	f4 e0       	ldi	r31, 0x04	; 4
    12c4:	af 0e       	add	r10, r31
    12c6:	b1 1c       	adc	r11, r1
    12c8:	f6 01       	movw	r30, r12
    12ca:	60 81       	ld	r22, Z
    12cc:	71 81       	ldd	r23, Z+1	; 0x01
    12ce:	82 81       	ldd	r24, Z+2	; 0x02
    12d0:	93 81       	ldd	r25, Z+3	; 0x03
    12d2:	0a c0       	rjmp	.+20     	; 0x12e8 <vfprintf+0x53c>
    12d4:	f2 e0       	ldi	r31, 0x02	; 2
    12d6:	af 0e       	add	r10, r31
    12d8:	b1 1c       	adc	r11, r1
    12da:	f6 01       	movw	r30, r12
    12dc:	60 81       	ld	r22, Z
    12de:	71 81       	ldd	r23, Z+1	; 0x01
    12e0:	88 27       	eor	r24, r24
    12e2:	77 fd       	sbrc	r23, 7
    12e4:	80 95       	com	r24
    12e6:	98 2f       	mov	r25, r24
    12e8:	02 2f       	mov	r16, r18
    12ea:	0f 76       	andi	r16, 0x6F	; 111
    12ec:	97 ff       	sbrs	r25, 7
    12ee:	08 c0       	rjmp	.+16     	; 0x1300 <vfprintf+0x554>
    12f0:	90 95       	com	r25
    12f2:	80 95       	com	r24
    12f4:	70 95       	com	r23
    12f6:	61 95       	neg	r22
    12f8:	7f 4f       	sbci	r23, 0xFF	; 255
    12fa:	8f 4f       	sbci	r24, 0xFF	; 255
    12fc:	9f 4f       	sbci	r25, 0xFF	; 255
    12fe:	00 68       	ori	r16, 0x80	; 128
    1300:	2a e0       	ldi	r18, 0x0A	; 10
    1302:	30 e0       	ldi	r19, 0x00	; 0
    1304:	a4 01       	movw	r20, r8
    1306:	84 d2       	rcall	.+1288   	; 0x1810 <__ultoa_invert>
    1308:	c8 2e       	mov	r12, r24
    130a:	c8 18       	sub	r12, r8
    130c:	3d c0       	rjmp	.+122    	; 0x1388 <vfprintf+0x5dc>
    130e:	02 2f       	mov	r16, r18
    1310:	85 37       	cpi	r24, 0x75	; 117
    1312:	21 f4       	brne	.+8      	; 0x131c <vfprintf+0x570>
    1314:	0f 7e       	andi	r16, 0xEF	; 239
    1316:	2a e0       	ldi	r18, 0x0A	; 10
    1318:	30 e0       	ldi	r19, 0x00	; 0
    131a:	1d c0       	rjmp	.+58     	; 0x1356 <vfprintf+0x5aa>
    131c:	09 7f       	andi	r16, 0xF9	; 249
    131e:	8f 36       	cpi	r24, 0x6F	; 111
    1320:	91 f0       	breq	.+36     	; 0x1346 <vfprintf+0x59a>
    1322:	18 f4       	brcc	.+6      	; 0x132a <vfprintf+0x57e>
    1324:	88 35       	cpi	r24, 0x58	; 88
    1326:	59 f0       	breq	.+22     	; 0x133e <vfprintf+0x592>
    1328:	a9 c0       	rjmp	.+338    	; 0x147c <vfprintf+0x6d0>
    132a:	80 37       	cpi	r24, 0x70	; 112
    132c:	19 f0       	breq	.+6      	; 0x1334 <vfprintf+0x588>
    132e:	88 37       	cpi	r24, 0x78	; 120
    1330:	11 f0       	breq	.+4      	; 0x1336 <vfprintf+0x58a>
    1332:	a4 c0       	rjmp	.+328    	; 0x147c <vfprintf+0x6d0>
    1334:	00 61       	ori	r16, 0x10	; 16
    1336:	04 ff       	sbrs	r16, 4
    1338:	09 c0       	rjmp	.+18     	; 0x134c <vfprintf+0x5a0>
    133a:	04 60       	ori	r16, 0x04	; 4
    133c:	07 c0       	rjmp	.+14     	; 0x134c <vfprintf+0x5a0>
    133e:	24 ff       	sbrs	r18, 4
    1340:	08 c0       	rjmp	.+16     	; 0x1352 <vfprintf+0x5a6>
    1342:	06 60       	ori	r16, 0x06	; 6
    1344:	06 c0       	rjmp	.+12     	; 0x1352 <vfprintf+0x5a6>
    1346:	28 e0       	ldi	r18, 0x08	; 8
    1348:	30 e0       	ldi	r19, 0x00	; 0
    134a:	05 c0       	rjmp	.+10     	; 0x1356 <vfprintf+0x5aa>
    134c:	20 e1       	ldi	r18, 0x10	; 16
    134e:	30 e0       	ldi	r19, 0x00	; 0
    1350:	02 c0       	rjmp	.+4      	; 0x1356 <vfprintf+0x5aa>
    1352:	20 e1       	ldi	r18, 0x10	; 16
    1354:	32 e0       	ldi	r19, 0x02	; 2
    1356:	56 01       	movw	r10, r12
    1358:	07 ff       	sbrs	r16, 7
    135a:	09 c0       	rjmp	.+18     	; 0x136e <vfprintf+0x5c2>
    135c:	f4 e0       	ldi	r31, 0x04	; 4
    135e:	af 0e       	add	r10, r31
    1360:	b1 1c       	adc	r11, r1
    1362:	f6 01       	movw	r30, r12
    1364:	60 81       	ld	r22, Z
    1366:	71 81       	ldd	r23, Z+1	; 0x01
    1368:	82 81       	ldd	r24, Z+2	; 0x02
    136a:	93 81       	ldd	r25, Z+3	; 0x03
    136c:	08 c0       	rjmp	.+16     	; 0x137e <vfprintf+0x5d2>
    136e:	f2 e0       	ldi	r31, 0x02	; 2
    1370:	af 0e       	add	r10, r31
    1372:	b1 1c       	adc	r11, r1
    1374:	f6 01       	movw	r30, r12
    1376:	60 81       	ld	r22, Z
    1378:	71 81       	ldd	r23, Z+1	; 0x01
    137a:	80 e0       	ldi	r24, 0x00	; 0
    137c:	90 e0       	ldi	r25, 0x00	; 0
    137e:	a4 01       	movw	r20, r8
    1380:	47 d2       	rcall	.+1166   	; 0x1810 <__ultoa_invert>
    1382:	c8 2e       	mov	r12, r24
    1384:	c8 18       	sub	r12, r8
    1386:	0f 77       	andi	r16, 0x7F	; 127
    1388:	06 ff       	sbrs	r16, 6
    138a:	0b c0       	rjmp	.+22     	; 0x13a2 <vfprintf+0x5f6>
    138c:	20 2f       	mov	r18, r16
    138e:	2e 7f       	andi	r18, 0xFE	; 254
    1390:	c1 16       	cp	r12, r17
    1392:	50 f4       	brcc	.+20     	; 0x13a8 <vfprintf+0x5fc>
    1394:	04 ff       	sbrs	r16, 4
    1396:	0a c0       	rjmp	.+20     	; 0x13ac <vfprintf+0x600>
    1398:	02 fd       	sbrc	r16, 2
    139a:	08 c0       	rjmp	.+16     	; 0x13ac <vfprintf+0x600>
    139c:	20 2f       	mov	r18, r16
    139e:	2e 7e       	andi	r18, 0xEE	; 238
    13a0:	05 c0       	rjmp	.+10     	; 0x13ac <vfprintf+0x600>
    13a2:	dc 2c       	mov	r13, r12
    13a4:	20 2f       	mov	r18, r16
    13a6:	03 c0       	rjmp	.+6      	; 0x13ae <vfprintf+0x602>
    13a8:	dc 2c       	mov	r13, r12
    13aa:	01 c0       	rjmp	.+2      	; 0x13ae <vfprintf+0x602>
    13ac:	d1 2e       	mov	r13, r17
    13ae:	24 ff       	sbrs	r18, 4
    13b0:	0d c0       	rjmp	.+26     	; 0x13cc <vfprintf+0x620>
    13b2:	fe 01       	movw	r30, r28
    13b4:	ec 0d       	add	r30, r12
    13b6:	f1 1d       	adc	r31, r1
    13b8:	80 81       	ld	r24, Z
    13ba:	80 33       	cpi	r24, 0x30	; 48
    13bc:	11 f4       	brne	.+4      	; 0x13c2 <vfprintf+0x616>
    13be:	29 7e       	andi	r18, 0xE9	; 233
    13c0:	09 c0       	rjmp	.+18     	; 0x13d4 <vfprintf+0x628>
    13c2:	22 ff       	sbrs	r18, 2
    13c4:	06 c0       	rjmp	.+12     	; 0x13d2 <vfprintf+0x626>
    13c6:	d3 94       	inc	r13
    13c8:	d3 94       	inc	r13
    13ca:	04 c0       	rjmp	.+8      	; 0x13d4 <vfprintf+0x628>
    13cc:	82 2f       	mov	r24, r18
    13ce:	86 78       	andi	r24, 0x86	; 134
    13d0:	09 f0       	breq	.+2      	; 0x13d4 <vfprintf+0x628>
    13d2:	d3 94       	inc	r13
    13d4:	23 fd       	sbrc	r18, 3
    13d6:	12 c0       	rjmp	.+36     	; 0x13fc <vfprintf+0x650>
    13d8:	20 ff       	sbrs	r18, 0
    13da:	06 c0       	rjmp	.+12     	; 0x13e8 <vfprintf+0x63c>
    13dc:	1c 2d       	mov	r17, r12
    13de:	d5 14       	cp	r13, r5
    13e0:	18 f4       	brcc	.+6      	; 0x13e8 <vfprintf+0x63c>
    13e2:	15 0d       	add	r17, r5
    13e4:	1d 19       	sub	r17, r13
    13e6:	d5 2c       	mov	r13, r5
    13e8:	d5 14       	cp	r13, r5
    13ea:	60 f4       	brcc	.+24     	; 0x1404 <vfprintf+0x658>
    13ec:	b7 01       	movw	r22, r14
    13ee:	80 e2       	ldi	r24, 0x20	; 32
    13f0:	90 e0       	ldi	r25, 0x00	; 0
    13f2:	2b 8b       	std	Y+19, r18	; 0x13
    13f4:	ae d1       	rcall	.+860    	; 0x1752 <fputc>
    13f6:	d3 94       	inc	r13
    13f8:	2b 89       	ldd	r18, Y+19	; 0x13
    13fa:	f6 cf       	rjmp	.-20     	; 0x13e8 <vfprintf+0x63c>
    13fc:	d5 14       	cp	r13, r5
    13fe:	10 f4       	brcc	.+4      	; 0x1404 <vfprintf+0x658>
    1400:	5d 18       	sub	r5, r13
    1402:	01 c0       	rjmp	.+2      	; 0x1406 <vfprintf+0x65a>
    1404:	51 2c       	mov	r5, r1
    1406:	24 ff       	sbrs	r18, 4
    1408:	11 c0       	rjmp	.+34     	; 0x142c <vfprintf+0x680>
    140a:	b7 01       	movw	r22, r14
    140c:	80 e3       	ldi	r24, 0x30	; 48
    140e:	90 e0       	ldi	r25, 0x00	; 0
    1410:	2b 8b       	std	Y+19, r18	; 0x13
    1412:	9f d1       	rcall	.+830    	; 0x1752 <fputc>
    1414:	2b 89       	ldd	r18, Y+19	; 0x13
    1416:	22 ff       	sbrs	r18, 2
    1418:	16 c0       	rjmp	.+44     	; 0x1446 <vfprintf+0x69a>
    141a:	21 ff       	sbrs	r18, 1
    141c:	03 c0       	rjmp	.+6      	; 0x1424 <vfprintf+0x678>
    141e:	88 e5       	ldi	r24, 0x58	; 88
    1420:	90 e0       	ldi	r25, 0x00	; 0
    1422:	02 c0       	rjmp	.+4      	; 0x1428 <vfprintf+0x67c>
    1424:	88 e7       	ldi	r24, 0x78	; 120
    1426:	90 e0       	ldi	r25, 0x00	; 0
    1428:	b7 01       	movw	r22, r14
    142a:	0c c0       	rjmp	.+24     	; 0x1444 <vfprintf+0x698>
    142c:	82 2f       	mov	r24, r18
    142e:	86 78       	andi	r24, 0x86	; 134
    1430:	51 f0       	breq	.+20     	; 0x1446 <vfprintf+0x69a>
    1432:	21 fd       	sbrc	r18, 1
    1434:	02 c0       	rjmp	.+4      	; 0x143a <vfprintf+0x68e>
    1436:	80 e2       	ldi	r24, 0x20	; 32
    1438:	01 c0       	rjmp	.+2      	; 0x143c <vfprintf+0x690>
    143a:	8b e2       	ldi	r24, 0x2B	; 43
    143c:	27 fd       	sbrc	r18, 7
    143e:	8d e2       	ldi	r24, 0x2D	; 45
    1440:	b7 01       	movw	r22, r14
    1442:	90 e0       	ldi	r25, 0x00	; 0
    1444:	86 d1       	rcall	.+780    	; 0x1752 <fputc>
    1446:	c1 16       	cp	r12, r17
    1448:	30 f4       	brcc	.+12     	; 0x1456 <vfprintf+0x6aa>
    144a:	b7 01       	movw	r22, r14
    144c:	80 e3       	ldi	r24, 0x30	; 48
    144e:	90 e0       	ldi	r25, 0x00	; 0
    1450:	80 d1       	rcall	.+768    	; 0x1752 <fputc>
    1452:	11 50       	subi	r17, 0x01	; 1
    1454:	f8 cf       	rjmp	.-16     	; 0x1446 <vfprintf+0x69a>
    1456:	ca 94       	dec	r12
    1458:	f4 01       	movw	r30, r8
    145a:	ec 0d       	add	r30, r12
    145c:	f1 1d       	adc	r31, r1
    145e:	80 81       	ld	r24, Z
    1460:	b7 01       	movw	r22, r14
    1462:	90 e0       	ldi	r25, 0x00	; 0
    1464:	76 d1       	rcall	.+748    	; 0x1752 <fputc>
    1466:	c1 10       	cpse	r12, r1
    1468:	f6 cf       	rjmp	.-20     	; 0x1456 <vfprintf+0x6aa>
    146a:	55 20       	and	r5, r5
    146c:	09 f4       	brne	.+2      	; 0x1470 <vfprintf+0x6c4>
    146e:	dd cc       	rjmp	.-1606   	; 0xe2a <vfprintf+0x7e>
    1470:	b7 01       	movw	r22, r14
    1472:	80 e2       	ldi	r24, 0x20	; 32
    1474:	90 e0       	ldi	r25, 0x00	; 0
    1476:	6d d1       	rcall	.+730    	; 0x1752 <fputc>
    1478:	5a 94       	dec	r5
    147a:	f7 cf       	rjmp	.-18     	; 0x146a <vfprintf+0x6be>
    147c:	f7 01       	movw	r30, r14
    147e:	86 81       	ldd	r24, Z+6	; 0x06
    1480:	97 81       	ldd	r25, Z+7	; 0x07
    1482:	02 c0       	rjmp	.+4      	; 0x1488 <vfprintf+0x6dc>
    1484:	8f ef       	ldi	r24, 0xFF	; 255
    1486:	9f ef       	ldi	r25, 0xFF	; 255
    1488:	63 96       	adiw	r28, 0x13	; 19
    148a:	0f b6       	in	r0, 0x3f	; 63
    148c:	f8 94       	cli
    148e:	de bf       	out	0x3e, r29	; 62
    1490:	0f be       	out	0x3f, r0	; 63
    1492:	cd bf       	out	0x3d, r28	; 61
    1494:	df 91       	pop	r29
    1496:	cf 91       	pop	r28
    1498:	1f 91       	pop	r17
    149a:	0f 91       	pop	r16
    149c:	ff 90       	pop	r15
    149e:	ef 90       	pop	r14
    14a0:	df 90       	pop	r13
    14a2:	cf 90       	pop	r12
    14a4:	bf 90       	pop	r11
    14a6:	af 90       	pop	r10
    14a8:	9f 90       	pop	r9
    14aa:	8f 90       	pop	r8
    14ac:	7f 90       	pop	r7
    14ae:	6f 90       	pop	r6
    14b0:	5f 90       	pop	r5
    14b2:	4f 90       	pop	r4
    14b4:	3f 90       	pop	r3
    14b6:	2f 90       	pop	r2
    14b8:	08 95       	ret

000014ba <__udivmodhi4>:
    14ba:	aa 1b       	sub	r26, r26
    14bc:	bb 1b       	sub	r27, r27
    14be:	51 e1       	ldi	r21, 0x11	; 17
    14c0:	07 c0       	rjmp	.+14     	; 0x14d0 <__udivmodhi4_ep>

000014c2 <__udivmodhi4_loop>:
    14c2:	aa 1f       	adc	r26, r26
    14c4:	bb 1f       	adc	r27, r27
    14c6:	a6 17       	cp	r26, r22
    14c8:	b7 07       	cpc	r27, r23
    14ca:	10 f0       	brcs	.+4      	; 0x14d0 <__udivmodhi4_ep>
    14cc:	a6 1b       	sub	r26, r22
    14ce:	b7 0b       	sbc	r27, r23

000014d0 <__udivmodhi4_ep>:
    14d0:	88 1f       	adc	r24, r24
    14d2:	99 1f       	adc	r25, r25
    14d4:	5a 95       	dec	r21
    14d6:	a9 f7       	brne	.-22     	; 0x14c2 <__udivmodhi4_loop>
    14d8:	80 95       	com	r24
    14da:	90 95       	com	r25
    14dc:	bc 01       	movw	r22, r24
    14de:	cd 01       	movw	r24, r26
    14e0:	08 95       	ret

000014e2 <__ftoa_engine>:
    14e2:	28 30       	cpi	r18, 0x08	; 8
    14e4:	08 f0       	brcs	.+2      	; 0x14e8 <__ftoa_engine+0x6>
    14e6:	27 e0       	ldi	r18, 0x07	; 7
    14e8:	33 27       	eor	r19, r19
    14ea:	da 01       	movw	r26, r20
    14ec:	99 0f       	add	r25, r25
    14ee:	31 1d       	adc	r19, r1
    14f0:	87 fd       	sbrc	r24, 7
    14f2:	91 60       	ori	r25, 0x01	; 1
    14f4:	00 96       	adiw	r24, 0x00	; 0
    14f6:	61 05       	cpc	r22, r1
    14f8:	71 05       	cpc	r23, r1
    14fa:	39 f4       	brne	.+14     	; 0x150a <__ftoa_engine+0x28>
    14fc:	32 60       	ori	r19, 0x02	; 2
    14fe:	2e 5f       	subi	r18, 0xFE	; 254
    1500:	3d 93       	st	X+, r19
    1502:	30 e3       	ldi	r19, 0x30	; 48
    1504:	2a 95       	dec	r18
    1506:	e1 f7       	brne	.-8      	; 0x1500 <__ftoa_engine+0x1e>
    1508:	08 95       	ret
    150a:	9f 3f       	cpi	r25, 0xFF	; 255
    150c:	30 f0       	brcs	.+12     	; 0x151a <__ftoa_engine+0x38>
    150e:	80 38       	cpi	r24, 0x80	; 128
    1510:	71 05       	cpc	r23, r1
    1512:	61 05       	cpc	r22, r1
    1514:	09 f0       	breq	.+2      	; 0x1518 <__ftoa_engine+0x36>
    1516:	3c 5f       	subi	r19, 0xFC	; 252
    1518:	3c 5f       	subi	r19, 0xFC	; 252
    151a:	3d 93       	st	X+, r19
    151c:	91 30       	cpi	r25, 0x01	; 1
    151e:	08 f0       	brcs	.+2      	; 0x1522 <__ftoa_engine+0x40>
    1520:	80 68       	ori	r24, 0x80	; 128
    1522:	91 1d       	adc	r25, r1
    1524:	df 93       	push	r29
    1526:	cf 93       	push	r28
    1528:	1f 93       	push	r17
    152a:	0f 93       	push	r16
    152c:	ff 92       	push	r15
    152e:	ef 92       	push	r14
    1530:	19 2f       	mov	r17, r25
    1532:	98 7f       	andi	r25, 0xF8	; 248
    1534:	96 95       	lsr	r25
    1536:	e9 2f       	mov	r30, r25
    1538:	96 95       	lsr	r25
    153a:	96 95       	lsr	r25
    153c:	e9 0f       	add	r30, r25
    153e:	ff 27       	eor	r31, r31
    1540:	ea 5b       	subi	r30, 0xBA	; 186
    1542:	fe 4f       	sbci	r31, 0xFE	; 254
    1544:	99 27       	eor	r25, r25
    1546:	33 27       	eor	r19, r19
    1548:	ee 24       	eor	r14, r14
    154a:	ff 24       	eor	r15, r15
    154c:	a7 01       	movw	r20, r14
    154e:	e7 01       	movw	r28, r14
    1550:	05 90       	lpm	r0, Z+
    1552:	08 94       	sec
    1554:	07 94       	ror	r0
    1556:	28 f4       	brcc	.+10     	; 0x1562 <__ftoa_engine+0x80>
    1558:	36 0f       	add	r19, r22
    155a:	e7 1e       	adc	r14, r23
    155c:	f8 1e       	adc	r15, r24
    155e:	49 1f       	adc	r20, r25
    1560:	51 1d       	adc	r21, r1
    1562:	66 0f       	add	r22, r22
    1564:	77 1f       	adc	r23, r23
    1566:	88 1f       	adc	r24, r24
    1568:	99 1f       	adc	r25, r25
    156a:	06 94       	lsr	r0
    156c:	a1 f7       	brne	.-24     	; 0x1556 <__ftoa_engine+0x74>
    156e:	05 90       	lpm	r0, Z+
    1570:	07 94       	ror	r0
    1572:	28 f4       	brcc	.+10     	; 0x157e <__ftoa_engine+0x9c>
    1574:	e7 0e       	add	r14, r23
    1576:	f8 1e       	adc	r15, r24
    1578:	49 1f       	adc	r20, r25
    157a:	56 1f       	adc	r21, r22
    157c:	c1 1d       	adc	r28, r1
    157e:	77 0f       	add	r23, r23
    1580:	88 1f       	adc	r24, r24
    1582:	99 1f       	adc	r25, r25
    1584:	66 1f       	adc	r22, r22
    1586:	06 94       	lsr	r0
    1588:	a1 f7       	brne	.-24     	; 0x1572 <__ftoa_engine+0x90>
    158a:	05 90       	lpm	r0, Z+
    158c:	07 94       	ror	r0
    158e:	28 f4       	brcc	.+10     	; 0x159a <__ftoa_engine+0xb8>
    1590:	f8 0e       	add	r15, r24
    1592:	49 1f       	adc	r20, r25
    1594:	56 1f       	adc	r21, r22
    1596:	c7 1f       	adc	r28, r23
    1598:	d1 1d       	adc	r29, r1
    159a:	88 0f       	add	r24, r24
    159c:	99 1f       	adc	r25, r25
    159e:	66 1f       	adc	r22, r22
    15a0:	77 1f       	adc	r23, r23
    15a2:	06 94       	lsr	r0
    15a4:	a1 f7       	brne	.-24     	; 0x158e <__ftoa_engine+0xac>
    15a6:	05 90       	lpm	r0, Z+
    15a8:	07 94       	ror	r0
    15aa:	20 f4       	brcc	.+8      	; 0x15b4 <__ftoa_engine+0xd2>
    15ac:	49 0f       	add	r20, r25
    15ae:	56 1f       	adc	r21, r22
    15b0:	c7 1f       	adc	r28, r23
    15b2:	d8 1f       	adc	r29, r24
    15b4:	99 0f       	add	r25, r25
    15b6:	66 1f       	adc	r22, r22
    15b8:	77 1f       	adc	r23, r23
    15ba:	88 1f       	adc	r24, r24
    15bc:	06 94       	lsr	r0
    15be:	a9 f7       	brne	.-22     	; 0x15aa <__ftoa_engine+0xc8>
    15c0:	84 91       	lpm	r24, Z
    15c2:	10 95       	com	r17
    15c4:	17 70       	andi	r17, 0x07	; 7
    15c6:	41 f0       	breq	.+16     	; 0x15d8 <__ftoa_engine+0xf6>
    15c8:	d6 95       	lsr	r29
    15ca:	c7 95       	ror	r28
    15cc:	57 95       	ror	r21
    15ce:	47 95       	ror	r20
    15d0:	f7 94       	ror	r15
    15d2:	e7 94       	ror	r14
    15d4:	1a 95       	dec	r17
    15d6:	c1 f7       	brne	.-16     	; 0x15c8 <__ftoa_engine+0xe6>
    15d8:	ec ee       	ldi	r30, 0xEC	; 236
    15da:	f0 e0       	ldi	r31, 0x00	; 0
    15dc:	68 94       	set
    15de:	15 90       	lpm	r1, Z+
    15e0:	15 91       	lpm	r17, Z+
    15e2:	35 91       	lpm	r19, Z+
    15e4:	65 91       	lpm	r22, Z+
    15e6:	95 91       	lpm	r25, Z+
    15e8:	05 90       	lpm	r0, Z+
    15ea:	7f e2       	ldi	r23, 0x2F	; 47
    15ec:	73 95       	inc	r23
    15ee:	e1 18       	sub	r14, r1
    15f0:	f1 0a       	sbc	r15, r17
    15f2:	43 0b       	sbc	r20, r19
    15f4:	56 0b       	sbc	r21, r22
    15f6:	c9 0b       	sbc	r28, r25
    15f8:	d0 09       	sbc	r29, r0
    15fa:	c0 f7       	brcc	.-16     	; 0x15ec <__ftoa_engine+0x10a>
    15fc:	e1 0c       	add	r14, r1
    15fe:	f1 1e       	adc	r15, r17
    1600:	43 1f       	adc	r20, r19
    1602:	56 1f       	adc	r21, r22
    1604:	c9 1f       	adc	r28, r25
    1606:	d0 1d       	adc	r29, r0
    1608:	7e f4       	brtc	.+30     	; 0x1628 <__ftoa_engine+0x146>
    160a:	70 33       	cpi	r23, 0x30	; 48
    160c:	11 f4       	brne	.+4      	; 0x1612 <__ftoa_engine+0x130>
    160e:	8a 95       	dec	r24
    1610:	e6 cf       	rjmp	.-52     	; 0x15de <__ftoa_engine+0xfc>
    1612:	e8 94       	clt
    1614:	01 50       	subi	r16, 0x01	; 1
    1616:	30 f0       	brcs	.+12     	; 0x1624 <__ftoa_engine+0x142>
    1618:	08 0f       	add	r16, r24
    161a:	0a f4       	brpl	.+2      	; 0x161e <__ftoa_engine+0x13c>
    161c:	00 27       	eor	r16, r16
    161e:	02 17       	cp	r16, r18
    1620:	08 f4       	brcc	.+2      	; 0x1624 <__ftoa_engine+0x142>
    1622:	20 2f       	mov	r18, r16
    1624:	23 95       	inc	r18
    1626:	02 2f       	mov	r16, r18
    1628:	7a 33       	cpi	r23, 0x3A	; 58
    162a:	28 f0       	brcs	.+10     	; 0x1636 <__ftoa_engine+0x154>
    162c:	79 e3       	ldi	r23, 0x39	; 57
    162e:	7d 93       	st	X+, r23
    1630:	2a 95       	dec	r18
    1632:	e9 f7       	brne	.-6      	; 0x162e <__ftoa_engine+0x14c>
    1634:	10 c0       	rjmp	.+32     	; 0x1656 <__ftoa_engine+0x174>
    1636:	7d 93       	st	X+, r23
    1638:	2a 95       	dec	r18
    163a:	89 f6       	brne	.-94     	; 0x15de <__ftoa_engine+0xfc>
    163c:	06 94       	lsr	r0
    163e:	97 95       	ror	r25
    1640:	67 95       	ror	r22
    1642:	37 95       	ror	r19
    1644:	17 95       	ror	r17
    1646:	17 94       	ror	r1
    1648:	e1 18       	sub	r14, r1
    164a:	f1 0a       	sbc	r15, r17
    164c:	43 0b       	sbc	r20, r19
    164e:	56 0b       	sbc	r21, r22
    1650:	c9 0b       	sbc	r28, r25
    1652:	d0 09       	sbc	r29, r0
    1654:	98 f0       	brcs	.+38     	; 0x167c <__ftoa_engine+0x19a>
    1656:	23 95       	inc	r18
    1658:	7e 91       	ld	r23, -X
    165a:	73 95       	inc	r23
    165c:	7a 33       	cpi	r23, 0x3A	; 58
    165e:	08 f0       	brcs	.+2      	; 0x1662 <__ftoa_engine+0x180>
    1660:	70 e3       	ldi	r23, 0x30	; 48
    1662:	7c 93       	st	X, r23
    1664:	20 13       	cpse	r18, r16
    1666:	b8 f7       	brcc	.-18     	; 0x1656 <__ftoa_engine+0x174>
    1668:	7e 91       	ld	r23, -X
    166a:	70 61       	ori	r23, 0x10	; 16
    166c:	7d 93       	st	X+, r23
    166e:	30 f0       	brcs	.+12     	; 0x167c <__ftoa_engine+0x19a>
    1670:	83 95       	inc	r24
    1672:	71 e3       	ldi	r23, 0x31	; 49
    1674:	7d 93       	st	X+, r23
    1676:	70 e3       	ldi	r23, 0x30	; 48
    1678:	2a 95       	dec	r18
    167a:	e1 f7       	brne	.-8      	; 0x1674 <__ftoa_engine+0x192>
    167c:	11 24       	eor	r1, r1
    167e:	ef 90       	pop	r14
    1680:	ff 90       	pop	r15
    1682:	0f 91       	pop	r16
    1684:	1f 91       	pop	r17
    1686:	cf 91       	pop	r28
    1688:	df 91       	pop	r29
    168a:	99 27       	eor	r25, r25
    168c:	87 fd       	sbrc	r24, 7
    168e:	90 95       	com	r25
    1690:	08 95       	ret

00001692 <strnlen_P>:
    1692:	fc 01       	movw	r30, r24
    1694:	05 90       	lpm	r0, Z+
    1696:	61 50       	subi	r22, 0x01	; 1
    1698:	70 40       	sbci	r23, 0x00	; 0
    169a:	01 10       	cpse	r0, r1
    169c:	d8 f7       	brcc	.-10     	; 0x1694 <strnlen_P+0x2>
    169e:	80 95       	com	r24
    16a0:	90 95       	com	r25
    16a2:	8e 0f       	add	r24, r30
    16a4:	9f 1f       	adc	r25, r31
    16a6:	08 95       	ret

000016a8 <strnlen>:
    16a8:	fc 01       	movw	r30, r24
    16aa:	61 50       	subi	r22, 0x01	; 1
    16ac:	70 40       	sbci	r23, 0x00	; 0
    16ae:	01 90       	ld	r0, Z+
    16b0:	01 10       	cpse	r0, r1
    16b2:	d8 f7       	brcc	.-10     	; 0x16aa <strnlen+0x2>
    16b4:	80 95       	com	r24
    16b6:	90 95       	com	r25
    16b8:	8e 0f       	add	r24, r30
    16ba:	9f 1f       	adc	r25, r31
    16bc:	08 95       	ret

000016be <fdevopen>:
    16be:	0f 93       	push	r16
    16c0:	1f 93       	push	r17
    16c2:	cf 93       	push	r28
    16c4:	df 93       	push	r29
    16c6:	ec 01       	movw	r28, r24
    16c8:	8b 01       	movw	r16, r22
    16ca:	00 97       	sbiw	r24, 0x00	; 0
    16cc:	31 f4       	brne	.+12     	; 0x16da <fdevopen+0x1c>
    16ce:	61 15       	cp	r22, r1
    16d0:	71 05       	cpc	r23, r1
    16d2:	19 f4       	brne	.+6      	; 0x16da <fdevopen+0x1c>
    16d4:	80 e0       	ldi	r24, 0x00	; 0
    16d6:	90 e0       	ldi	r25, 0x00	; 0
    16d8:	37 c0       	rjmp	.+110    	; 0x1748 <fdevopen+0x8a>
    16da:	6e e0       	ldi	r22, 0x0E	; 14
    16dc:	70 e0       	ldi	r23, 0x00	; 0
    16de:	81 e0       	ldi	r24, 0x01	; 1
    16e0:	90 e0       	ldi	r25, 0x00	; 0
    16e2:	f4 d0       	rcall	.+488    	; 0x18cc <calloc>
    16e4:	fc 01       	movw	r30, r24
    16e6:	00 97       	sbiw	r24, 0x00	; 0
    16e8:	a9 f3       	breq	.-22     	; 0x16d4 <fdevopen+0x16>
    16ea:	80 e8       	ldi	r24, 0x80	; 128
    16ec:	83 83       	std	Z+3, r24	; 0x03
    16ee:	01 15       	cp	r16, r1
    16f0:	11 05       	cpc	r17, r1
    16f2:	71 f0       	breq	.+28     	; 0x1710 <fdevopen+0x52>
    16f4:	13 87       	std	Z+11, r17	; 0x0b
    16f6:	02 87       	std	Z+10, r16	; 0x0a
    16f8:	81 e8       	ldi	r24, 0x81	; 129
    16fa:	83 83       	std	Z+3, r24	; 0x03
    16fc:	80 91 3a 02 	lds	r24, 0x023A
    1700:	90 91 3b 02 	lds	r25, 0x023B
    1704:	89 2b       	or	r24, r25
    1706:	21 f4       	brne	.+8      	; 0x1710 <fdevopen+0x52>
    1708:	f0 93 3b 02 	sts	0x023B, r31
    170c:	e0 93 3a 02 	sts	0x023A, r30
    1710:	20 97       	sbiw	r28, 0x00	; 0
    1712:	c9 f0       	breq	.+50     	; 0x1746 <fdevopen+0x88>
    1714:	d1 87       	std	Z+9, r29	; 0x09
    1716:	c0 87       	std	Z+8, r28	; 0x08
    1718:	83 81       	ldd	r24, Z+3	; 0x03
    171a:	82 60       	ori	r24, 0x02	; 2
    171c:	83 83       	std	Z+3, r24	; 0x03
    171e:	80 91 3c 02 	lds	r24, 0x023C
    1722:	90 91 3d 02 	lds	r25, 0x023D
    1726:	89 2b       	or	r24, r25
    1728:	71 f4       	brne	.+28     	; 0x1746 <fdevopen+0x88>
    172a:	f0 93 3d 02 	sts	0x023D, r31
    172e:	e0 93 3c 02 	sts	0x023C, r30
    1732:	80 91 3e 02 	lds	r24, 0x023E
    1736:	90 91 3f 02 	lds	r25, 0x023F
    173a:	89 2b       	or	r24, r25
    173c:	21 f4       	brne	.+8      	; 0x1746 <fdevopen+0x88>
    173e:	f0 93 3f 02 	sts	0x023F, r31
    1742:	e0 93 3e 02 	sts	0x023E, r30
    1746:	cf 01       	movw	r24, r30
    1748:	df 91       	pop	r29
    174a:	cf 91       	pop	r28
    174c:	1f 91       	pop	r17
    174e:	0f 91       	pop	r16
    1750:	08 95       	ret

00001752 <fputc>:
    1752:	0f 93       	push	r16
    1754:	1f 93       	push	r17
    1756:	cf 93       	push	r28
    1758:	df 93       	push	r29
    175a:	18 2f       	mov	r17, r24
    175c:	09 2f       	mov	r16, r25
    175e:	eb 01       	movw	r28, r22
    1760:	8b 81       	ldd	r24, Y+3	; 0x03
    1762:	81 fd       	sbrc	r24, 1
    1764:	03 c0       	rjmp	.+6      	; 0x176c <fputc+0x1a>
    1766:	8f ef       	ldi	r24, 0xFF	; 255
    1768:	9f ef       	ldi	r25, 0xFF	; 255
    176a:	20 c0       	rjmp	.+64     	; 0x17ac <fputc+0x5a>
    176c:	82 ff       	sbrs	r24, 2
    176e:	10 c0       	rjmp	.+32     	; 0x1790 <fputc+0x3e>
    1770:	4e 81       	ldd	r20, Y+6	; 0x06
    1772:	5f 81       	ldd	r21, Y+7	; 0x07
    1774:	2c 81       	ldd	r18, Y+4	; 0x04
    1776:	3d 81       	ldd	r19, Y+5	; 0x05
    1778:	42 17       	cp	r20, r18
    177a:	53 07       	cpc	r21, r19
    177c:	7c f4       	brge	.+30     	; 0x179c <fputc+0x4a>
    177e:	e8 81       	ld	r30, Y
    1780:	f9 81       	ldd	r31, Y+1	; 0x01
    1782:	9f 01       	movw	r18, r30
    1784:	2f 5f       	subi	r18, 0xFF	; 255
    1786:	3f 4f       	sbci	r19, 0xFF	; 255
    1788:	39 83       	std	Y+1, r19	; 0x01
    178a:	28 83       	st	Y, r18
    178c:	10 83       	st	Z, r17
    178e:	06 c0       	rjmp	.+12     	; 0x179c <fputc+0x4a>
    1790:	e8 85       	ldd	r30, Y+8	; 0x08
    1792:	f9 85       	ldd	r31, Y+9	; 0x09
    1794:	81 2f       	mov	r24, r17
    1796:	19 95       	eicall
    1798:	89 2b       	or	r24, r25
    179a:	29 f7       	brne	.-54     	; 0x1766 <fputc+0x14>
    179c:	2e 81       	ldd	r18, Y+6	; 0x06
    179e:	3f 81       	ldd	r19, Y+7	; 0x07
    17a0:	2f 5f       	subi	r18, 0xFF	; 255
    17a2:	3f 4f       	sbci	r19, 0xFF	; 255
    17a4:	3f 83       	std	Y+7, r19	; 0x07
    17a6:	2e 83       	std	Y+6, r18	; 0x06
    17a8:	81 2f       	mov	r24, r17
    17aa:	90 2f       	mov	r25, r16
    17ac:	df 91       	pop	r29
    17ae:	cf 91       	pop	r28
    17b0:	1f 91       	pop	r17
    17b2:	0f 91       	pop	r16
    17b4:	08 95       	ret

000017b6 <puts>:
    17b6:	0f 93       	push	r16
    17b8:	1f 93       	push	r17
    17ba:	cf 93       	push	r28
    17bc:	df 93       	push	r29
    17be:	e0 91 3c 02 	lds	r30, 0x023C
    17c2:	f0 91 3d 02 	lds	r31, 0x023D
    17c6:	23 81       	ldd	r18, Z+3	; 0x03
    17c8:	21 ff       	sbrs	r18, 1
    17ca:	1b c0       	rjmp	.+54     	; 0x1802 <puts+0x4c>
    17cc:	ec 01       	movw	r28, r24
    17ce:	00 e0       	ldi	r16, 0x00	; 0
    17d0:	10 e0       	ldi	r17, 0x00	; 0
    17d2:	89 91       	ld	r24, Y+
    17d4:	60 91 3c 02 	lds	r22, 0x023C
    17d8:	70 91 3d 02 	lds	r23, 0x023D
    17dc:	db 01       	movw	r26, r22
    17de:	18 96       	adiw	r26, 0x08	; 8
    17e0:	ed 91       	ld	r30, X+
    17e2:	fc 91       	ld	r31, X
    17e4:	19 97       	sbiw	r26, 0x09	; 9
    17e6:	88 23       	and	r24, r24
    17e8:	31 f0       	breq	.+12     	; 0x17f6 <puts+0x40>
    17ea:	19 95       	eicall
    17ec:	89 2b       	or	r24, r25
    17ee:	89 f3       	breq	.-30     	; 0x17d2 <puts+0x1c>
    17f0:	0f ef       	ldi	r16, 0xFF	; 255
    17f2:	1f ef       	ldi	r17, 0xFF	; 255
    17f4:	ee cf       	rjmp	.-36     	; 0x17d2 <puts+0x1c>
    17f6:	8a e0       	ldi	r24, 0x0A	; 10
    17f8:	19 95       	eicall
    17fa:	89 2b       	or	r24, r25
    17fc:	11 f4       	brne	.+4      	; 0x1802 <puts+0x4c>
    17fe:	c8 01       	movw	r24, r16
    1800:	02 c0       	rjmp	.+4      	; 0x1806 <puts+0x50>
    1802:	8f ef       	ldi	r24, 0xFF	; 255
    1804:	9f ef       	ldi	r25, 0xFF	; 255
    1806:	df 91       	pop	r29
    1808:	cf 91       	pop	r28
    180a:	1f 91       	pop	r17
    180c:	0f 91       	pop	r16
    180e:	08 95       	ret

00001810 <__ultoa_invert>:
    1810:	fa 01       	movw	r30, r20
    1812:	aa 27       	eor	r26, r26
    1814:	28 30       	cpi	r18, 0x08	; 8
    1816:	51 f1       	breq	.+84     	; 0x186c <__ultoa_invert+0x5c>
    1818:	20 31       	cpi	r18, 0x10	; 16
    181a:	81 f1       	breq	.+96     	; 0x187c <__ultoa_invert+0x6c>
    181c:	e8 94       	clt
    181e:	6f 93       	push	r22
    1820:	6e 7f       	andi	r22, 0xFE	; 254
    1822:	6e 5f       	subi	r22, 0xFE	; 254
    1824:	7f 4f       	sbci	r23, 0xFF	; 255
    1826:	8f 4f       	sbci	r24, 0xFF	; 255
    1828:	9f 4f       	sbci	r25, 0xFF	; 255
    182a:	af 4f       	sbci	r26, 0xFF	; 255
    182c:	b1 e0       	ldi	r27, 0x01	; 1
    182e:	3e d0       	rcall	.+124    	; 0x18ac <__ultoa_invert+0x9c>
    1830:	b4 e0       	ldi	r27, 0x04	; 4
    1832:	3c d0       	rcall	.+120    	; 0x18ac <__ultoa_invert+0x9c>
    1834:	67 0f       	add	r22, r23
    1836:	78 1f       	adc	r23, r24
    1838:	89 1f       	adc	r24, r25
    183a:	9a 1f       	adc	r25, r26
    183c:	a1 1d       	adc	r26, r1
    183e:	68 0f       	add	r22, r24
    1840:	79 1f       	adc	r23, r25
    1842:	8a 1f       	adc	r24, r26
    1844:	91 1d       	adc	r25, r1
    1846:	a1 1d       	adc	r26, r1
    1848:	6a 0f       	add	r22, r26
    184a:	71 1d       	adc	r23, r1
    184c:	81 1d       	adc	r24, r1
    184e:	91 1d       	adc	r25, r1
    1850:	a1 1d       	adc	r26, r1
    1852:	20 d0       	rcall	.+64     	; 0x1894 <__ultoa_invert+0x84>
    1854:	09 f4       	brne	.+2      	; 0x1858 <__ultoa_invert+0x48>
    1856:	68 94       	set
    1858:	3f 91       	pop	r19
    185a:	2a e0       	ldi	r18, 0x0A	; 10
    185c:	26 9f       	mul	r18, r22
    185e:	11 24       	eor	r1, r1
    1860:	30 19       	sub	r19, r0
    1862:	30 5d       	subi	r19, 0xD0	; 208
    1864:	31 93       	st	Z+, r19
    1866:	de f6       	brtc	.-74     	; 0x181e <__ultoa_invert+0xe>
    1868:	cf 01       	movw	r24, r30
    186a:	08 95       	ret
    186c:	46 2f       	mov	r20, r22
    186e:	47 70       	andi	r20, 0x07	; 7
    1870:	40 5d       	subi	r20, 0xD0	; 208
    1872:	41 93       	st	Z+, r20
    1874:	b3 e0       	ldi	r27, 0x03	; 3
    1876:	0f d0       	rcall	.+30     	; 0x1896 <__ultoa_invert+0x86>
    1878:	c9 f7       	brne	.-14     	; 0x186c <__ultoa_invert+0x5c>
    187a:	f6 cf       	rjmp	.-20     	; 0x1868 <__ultoa_invert+0x58>
    187c:	46 2f       	mov	r20, r22
    187e:	4f 70       	andi	r20, 0x0F	; 15
    1880:	40 5d       	subi	r20, 0xD0	; 208
    1882:	4a 33       	cpi	r20, 0x3A	; 58
    1884:	18 f0       	brcs	.+6      	; 0x188c <__ultoa_invert+0x7c>
    1886:	49 5d       	subi	r20, 0xD9	; 217
    1888:	31 fd       	sbrc	r19, 1
    188a:	40 52       	subi	r20, 0x20	; 32
    188c:	41 93       	st	Z+, r20
    188e:	02 d0       	rcall	.+4      	; 0x1894 <__ultoa_invert+0x84>
    1890:	a9 f7       	brne	.-22     	; 0x187c <__ultoa_invert+0x6c>
    1892:	ea cf       	rjmp	.-44     	; 0x1868 <__ultoa_invert+0x58>
    1894:	b4 e0       	ldi	r27, 0x04	; 4
    1896:	a6 95       	lsr	r26
    1898:	97 95       	ror	r25
    189a:	87 95       	ror	r24
    189c:	77 95       	ror	r23
    189e:	67 95       	ror	r22
    18a0:	ba 95       	dec	r27
    18a2:	c9 f7       	brne	.-14     	; 0x1896 <__ultoa_invert+0x86>
    18a4:	00 97       	sbiw	r24, 0x00	; 0
    18a6:	61 05       	cpc	r22, r1
    18a8:	71 05       	cpc	r23, r1
    18aa:	08 95       	ret
    18ac:	9b 01       	movw	r18, r22
    18ae:	ac 01       	movw	r20, r24
    18b0:	0a 2e       	mov	r0, r26
    18b2:	06 94       	lsr	r0
    18b4:	57 95       	ror	r21
    18b6:	47 95       	ror	r20
    18b8:	37 95       	ror	r19
    18ba:	27 95       	ror	r18
    18bc:	ba 95       	dec	r27
    18be:	c9 f7       	brne	.-14     	; 0x18b2 <__ultoa_invert+0xa2>
    18c0:	62 0f       	add	r22, r18
    18c2:	73 1f       	adc	r23, r19
    18c4:	84 1f       	adc	r24, r20
    18c6:	95 1f       	adc	r25, r21
    18c8:	a0 1d       	adc	r26, r0
    18ca:	08 95       	ret

000018cc <calloc>:
    18cc:	0f 93       	push	r16
    18ce:	1f 93       	push	r17
    18d0:	cf 93       	push	r28
    18d2:	df 93       	push	r29
    18d4:	86 9f       	mul	r24, r22
    18d6:	80 01       	movw	r16, r0
    18d8:	87 9f       	mul	r24, r23
    18da:	10 0d       	add	r17, r0
    18dc:	96 9f       	mul	r25, r22
    18de:	10 0d       	add	r17, r0
    18e0:	11 24       	eor	r1, r1
    18e2:	c8 01       	movw	r24, r16
    18e4:	0d d0       	rcall	.+26     	; 0x1900 <malloc>
    18e6:	ec 01       	movw	r28, r24
    18e8:	00 97       	sbiw	r24, 0x00	; 0
    18ea:	21 f0       	breq	.+8      	; 0x18f4 <calloc+0x28>
    18ec:	a8 01       	movw	r20, r16
    18ee:	60 e0       	ldi	r22, 0x00	; 0
    18f0:	70 e0       	ldi	r23, 0x00	; 0
    18f2:	2d d1       	rcall	.+602    	; 0x1b4e <memset>
    18f4:	ce 01       	movw	r24, r28
    18f6:	df 91       	pop	r29
    18f8:	cf 91       	pop	r28
    18fa:	1f 91       	pop	r17
    18fc:	0f 91       	pop	r16
    18fe:	08 95       	ret

00001900 <malloc>:
    1900:	cf 93       	push	r28
    1902:	df 93       	push	r29
    1904:	82 30       	cpi	r24, 0x02	; 2
    1906:	91 05       	cpc	r25, r1
    1908:	10 f4       	brcc	.+4      	; 0x190e <malloc+0xe>
    190a:	82 e0       	ldi	r24, 0x02	; 2
    190c:	90 e0       	ldi	r25, 0x00	; 0
    190e:	e0 91 42 02 	lds	r30, 0x0242
    1912:	f0 91 43 02 	lds	r31, 0x0243
    1916:	20 e0       	ldi	r18, 0x00	; 0
    1918:	30 e0       	ldi	r19, 0x00	; 0
    191a:	a0 e0       	ldi	r26, 0x00	; 0
    191c:	b0 e0       	ldi	r27, 0x00	; 0
    191e:	30 97       	sbiw	r30, 0x00	; 0
    1920:	39 f1       	breq	.+78     	; 0x1970 <malloc+0x70>
    1922:	40 81       	ld	r20, Z
    1924:	51 81       	ldd	r21, Z+1	; 0x01
    1926:	48 17       	cp	r20, r24
    1928:	59 07       	cpc	r21, r25
    192a:	b8 f0       	brcs	.+46     	; 0x195a <malloc+0x5a>
    192c:	48 17       	cp	r20, r24
    192e:	59 07       	cpc	r21, r25
    1930:	71 f4       	brne	.+28     	; 0x194e <malloc+0x4e>
    1932:	82 81       	ldd	r24, Z+2	; 0x02
    1934:	93 81       	ldd	r25, Z+3	; 0x03
    1936:	10 97       	sbiw	r26, 0x00	; 0
    1938:	29 f0       	breq	.+10     	; 0x1944 <malloc+0x44>
    193a:	13 96       	adiw	r26, 0x03	; 3
    193c:	9c 93       	st	X, r25
    193e:	8e 93       	st	-X, r24
    1940:	12 97       	sbiw	r26, 0x02	; 2
    1942:	2c c0       	rjmp	.+88     	; 0x199c <malloc+0x9c>
    1944:	90 93 43 02 	sts	0x0243, r25
    1948:	80 93 42 02 	sts	0x0242, r24
    194c:	27 c0       	rjmp	.+78     	; 0x199c <malloc+0x9c>
    194e:	21 15       	cp	r18, r1
    1950:	31 05       	cpc	r19, r1
    1952:	31 f0       	breq	.+12     	; 0x1960 <malloc+0x60>
    1954:	42 17       	cp	r20, r18
    1956:	53 07       	cpc	r21, r19
    1958:	18 f0       	brcs	.+6      	; 0x1960 <malloc+0x60>
    195a:	a9 01       	movw	r20, r18
    195c:	db 01       	movw	r26, r22
    195e:	01 c0       	rjmp	.+2      	; 0x1962 <malloc+0x62>
    1960:	ef 01       	movw	r28, r30
    1962:	9a 01       	movw	r18, r20
    1964:	bd 01       	movw	r22, r26
    1966:	df 01       	movw	r26, r30
    1968:	02 80       	ldd	r0, Z+2	; 0x02
    196a:	f3 81       	ldd	r31, Z+3	; 0x03
    196c:	e0 2d       	mov	r30, r0
    196e:	d7 cf       	rjmp	.-82     	; 0x191e <malloc+0x1e>
    1970:	21 15       	cp	r18, r1
    1972:	31 05       	cpc	r19, r1
    1974:	f9 f0       	breq	.+62     	; 0x19b4 <malloc+0xb4>
    1976:	28 1b       	sub	r18, r24
    1978:	39 0b       	sbc	r19, r25
    197a:	24 30       	cpi	r18, 0x04	; 4
    197c:	31 05       	cpc	r19, r1
    197e:	80 f4       	brcc	.+32     	; 0x19a0 <malloc+0xa0>
    1980:	8a 81       	ldd	r24, Y+2	; 0x02
    1982:	9b 81       	ldd	r25, Y+3	; 0x03
    1984:	61 15       	cp	r22, r1
    1986:	71 05       	cpc	r23, r1
    1988:	21 f0       	breq	.+8      	; 0x1992 <malloc+0x92>
    198a:	fb 01       	movw	r30, r22
    198c:	93 83       	std	Z+3, r25	; 0x03
    198e:	82 83       	std	Z+2, r24	; 0x02
    1990:	04 c0       	rjmp	.+8      	; 0x199a <malloc+0x9a>
    1992:	90 93 43 02 	sts	0x0243, r25
    1996:	80 93 42 02 	sts	0x0242, r24
    199a:	fe 01       	movw	r30, r28
    199c:	32 96       	adiw	r30, 0x02	; 2
    199e:	44 c0       	rjmp	.+136    	; 0x1a28 <malloc+0x128>
    19a0:	fe 01       	movw	r30, r28
    19a2:	e2 0f       	add	r30, r18
    19a4:	f3 1f       	adc	r31, r19
    19a6:	81 93       	st	Z+, r24
    19a8:	91 93       	st	Z+, r25
    19aa:	22 50       	subi	r18, 0x02	; 2
    19ac:	31 09       	sbc	r19, r1
    19ae:	39 83       	std	Y+1, r19	; 0x01
    19b0:	28 83       	st	Y, r18
    19b2:	3a c0       	rjmp	.+116    	; 0x1a28 <malloc+0x128>
    19b4:	20 91 40 02 	lds	r18, 0x0240
    19b8:	30 91 41 02 	lds	r19, 0x0241
    19bc:	23 2b       	or	r18, r19
    19be:	41 f4       	brne	.+16     	; 0x19d0 <malloc+0xd0>
    19c0:	20 91 02 02 	lds	r18, 0x0202
    19c4:	30 91 03 02 	lds	r19, 0x0203
    19c8:	30 93 41 02 	sts	0x0241, r19
    19cc:	20 93 40 02 	sts	0x0240, r18
    19d0:	20 91 00 02 	lds	r18, 0x0200
    19d4:	30 91 01 02 	lds	r19, 0x0201
    19d8:	21 15       	cp	r18, r1
    19da:	31 05       	cpc	r19, r1
    19dc:	41 f4       	brne	.+16     	; 0x19ee <malloc+0xee>
    19de:	2d b7       	in	r18, 0x3d	; 61
    19e0:	3e b7       	in	r19, 0x3e	; 62
    19e2:	40 91 04 02 	lds	r20, 0x0204
    19e6:	50 91 05 02 	lds	r21, 0x0205
    19ea:	24 1b       	sub	r18, r20
    19ec:	35 0b       	sbc	r19, r21
    19ee:	e0 91 40 02 	lds	r30, 0x0240
    19f2:	f0 91 41 02 	lds	r31, 0x0241
    19f6:	e2 17       	cp	r30, r18
    19f8:	f3 07       	cpc	r31, r19
    19fa:	a0 f4       	brcc	.+40     	; 0x1a24 <malloc+0x124>
    19fc:	2e 1b       	sub	r18, r30
    19fe:	3f 0b       	sbc	r19, r31
    1a00:	28 17       	cp	r18, r24
    1a02:	39 07       	cpc	r19, r25
    1a04:	78 f0       	brcs	.+30     	; 0x1a24 <malloc+0x124>
    1a06:	ac 01       	movw	r20, r24
    1a08:	4e 5f       	subi	r20, 0xFE	; 254
    1a0a:	5f 4f       	sbci	r21, 0xFF	; 255
    1a0c:	24 17       	cp	r18, r20
    1a0e:	35 07       	cpc	r19, r21
    1a10:	48 f0       	brcs	.+18     	; 0x1a24 <malloc+0x124>
    1a12:	4e 0f       	add	r20, r30
    1a14:	5f 1f       	adc	r21, r31
    1a16:	50 93 41 02 	sts	0x0241, r21
    1a1a:	40 93 40 02 	sts	0x0240, r20
    1a1e:	81 93       	st	Z+, r24
    1a20:	91 93       	st	Z+, r25
    1a22:	02 c0       	rjmp	.+4      	; 0x1a28 <malloc+0x128>
    1a24:	e0 e0       	ldi	r30, 0x00	; 0
    1a26:	f0 e0       	ldi	r31, 0x00	; 0
    1a28:	cf 01       	movw	r24, r30
    1a2a:	df 91       	pop	r29
    1a2c:	cf 91       	pop	r28
    1a2e:	08 95       	ret

00001a30 <free>:
    1a30:	cf 93       	push	r28
    1a32:	df 93       	push	r29
    1a34:	00 97       	sbiw	r24, 0x00	; 0
    1a36:	09 f4       	brne	.+2      	; 0x1a3a <free+0xa>
    1a38:	87 c0       	rjmp	.+270    	; 0x1b48 <free+0x118>
    1a3a:	fc 01       	movw	r30, r24
    1a3c:	32 97       	sbiw	r30, 0x02	; 2
    1a3e:	13 82       	std	Z+3, r1	; 0x03
    1a40:	12 82       	std	Z+2, r1	; 0x02
    1a42:	c0 91 42 02 	lds	r28, 0x0242
    1a46:	d0 91 43 02 	lds	r29, 0x0243
    1a4a:	20 97       	sbiw	r28, 0x00	; 0
    1a4c:	81 f4       	brne	.+32     	; 0x1a6e <free+0x3e>
    1a4e:	20 81       	ld	r18, Z
    1a50:	31 81       	ldd	r19, Z+1	; 0x01
    1a52:	28 0f       	add	r18, r24
    1a54:	39 1f       	adc	r19, r25
    1a56:	80 91 40 02 	lds	r24, 0x0240
    1a5a:	90 91 41 02 	lds	r25, 0x0241
    1a5e:	82 17       	cp	r24, r18
    1a60:	93 07       	cpc	r25, r19
    1a62:	79 f5       	brne	.+94     	; 0x1ac2 <free+0x92>
    1a64:	f0 93 41 02 	sts	0x0241, r31
    1a68:	e0 93 40 02 	sts	0x0240, r30
    1a6c:	6d c0       	rjmp	.+218    	; 0x1b48 <free+0x118>
    1a6e:	de 01       	movw	r26, r28
    1a70:	20 e0       	ldi	r18, 0x00	; 0
    1a72:	30 e0       	ldi	r19, 0x00	; 0
    1a74:	ae 17       	cp	r26, r30
    1a76:	bf 07       	cpc	r27, r31
    1a78:	50 f4       	brcc	.+20     	; 0x1a8e <free+0x5e>
    1a7a:	12 96       	adiw	r26, 0x02	; 2
    1a7c:	4d 91       	ld	r20, X+
    1a7e:	5c 91       	ld	r21, X
    1a80:	13 97       	sbiw	r26, 0x03	; 3
    1a82:	9d 01       	movw	r18, r26
    1a84:	41 15       	cp	r20, r1
    1a86:	51 05       	cpc	r21, r1
    1a88:	09 f1       	breq	.+66     	; 0x1acc <free+0x9c>
    1a8a:	da 01       	movw	r26, r20
    1a8c:	f3 cf       	rjmp	.-26     	; 0x1a74 <free+0x44>
    1a8e:	b3 83       	std	Z+3, r27	; 0x03
    1a90:	a2 83       	std	Z+2, r26	; 0x02
    1a92:	40 81       	ld	r20, Z
    1a94:	51 81       	ldd	r21, Z+1	; 0x01
    1a96:	84 0f       	add	r24, r20
    1a98:	95 1f       	adc	r25, r21
    1a9a:	8a 17       	cp	r24, r26
    1a9c:	9b 07       	cpc	r25, r27
    1a9e:	71 f4       	brne	.+28     	; 0x1abc <free+0x8c>
    1aa0:	8d 91       	ld	r24, X+
    1aa2:	9c 91       	ld	r25, X
    1aa4:	11 97       	sbiw	r26, 0x01	; 1
    1aa6:	84 0f       	add	r24, r20
    1aa8:	95 1f       	adc	r25, r21
    1aaa:	02 96       	adiw	r24, 0x02	; 2
    1aac:	91 83       	std	Z+1, r25	; 0x01
    1aae:	80 83       	st	Z, r24
    1ab0:	12 96       	adiw	r26, 0x02	; 2
    1ab2:	8d 91       	ld	r24, X+
    1ab4:	9c 91       	ld	r25, X
    1ab6:	13 97       	sbiw	r26, 0x03	; 3
    1ab8:	93 83       	std	Z+3, r25	; 0x03
    1aba:	82 83       	std	Z+2, r24	; 0x02
    1abc:	21 15       	cp	r18, r1
    1abe:	31 05       	cpc	r19, r1
    1ac0:	29 f4       	brne	.+10     	; 0x1acc <free+0x9c>
    1ac2:	f0 93 43 02 	sts	0x0243, r31
    1ac6:	e0 93 42 02 	sts	0x0242, r30
    1aca:	3e c0       	rjmp	.+124    	; 0x1b48 <free+0x118>
    1acc:	d9 01       	movw	r26, r18
    1ace:	13 96       	adiw	r26, 0x03	; 3
    1ad0:	fc 93       	st	X, r31
    1ad2:	ee 93       	st	-X, r30
    1ad4:	12 97       	sbiw	r26, 0x02	; 2
    1ad6:	4d 91       	ld	r20, X+
    1ad8:	5d 91       	ld	r21, X+
    1ada:	a4 0f       	add	r26, r20
    1adc:	b5 1f       	adc	r27, r21
    1ade:	ea 17       	cp	r30, r26
    1ae0:	fb 07       	cpc	r31, r27
    1ae2:	79 f4       	brne	.+30     	; 0x1b02 <free+0xd2>
    1ae4:	80 81       	ld	r24, Z
    1ae6:	91 81       	ldd	r25, Z+1	; 0x01
    1ae8:	84 0f       	add	r24, r20
    1aea:	95 1f       	adc	r25, r21
    1aec:	02 96       	adiw	r24, 0x02	; 2
    1aee:	d9 01       	movw	r26, r18
    1af0:	11 96       	adiw	r26, 0x01	; 1
    1af2:	9c 93       	st	X, r25
    1af4:	8e 93       	st	-X, r24
    1af6:	82 81       	ldd	r24, Z+2	; 0x02
    1af8:	93 81       	ldd	r25, Z+3	; 0x03
    1afa:	13 96       	adiw	r26, 0x03	; 3
    1afc:	9c 93       	st	X, r25
    1afe:	8e 93       	st	-X, r24
    1b00:	12 97       	sbiw	r26, 0x02	; 2
    1b02:	e0 e0       	ldi	r30, 0x00	; 0
    1b04:	f0 e0       	ldi	r31, 0x00	; 0
    1b06:	8a 81       	ldd	r24, Y+2	; 0x02
    1b08:	9b 81       	ldd	r25, Y+3	; 0x03
    1b0a:	00 97       	sbiw	r24, 0x00	; 0
    1b0c:	19 f0       	breq	.+6      	; 0x1b14 <free+0xe4>
    1b0e:	fe 01       	movw	r30, r28
    1b10:	ec 01       	movw	r28, r24
    1b12:	f9 cf       	rjmp	.-14     	; 0x1b06 <free+0xd6>
    1b14:	ce 01       	movw	r24, r28
    1b16:	02 96       	adiw	r24, 0x02	; 2
    1b18:	28 81       	ld	r18, Y
    1b1a:	39 81       	ldd	r19, Y+1	; 0x01
    1b1c:	82 0f       	add	r24, r18
    1b1e:	93 1f       	adc	r25, r19
    1b20:	20 91 40 02 	lds	r18, 0x0240
    1b24:	30 91 41 02 	lds	r19, 0x0241
    1b28:	28 17       	cp	r18, r24
    1b2a:	39 07       	cpc	r19, r25
    1b2c:	69 f4       	brne	.+26     	; 0x1b48 <free+0x118>
    1b2e:	30 97       	sbiw	r30, 0x00	; 0
    1b30:	29 f4       	brne	.+10     	; 0x1b3c <free+0x10c>
    1b32:	10 92 43 02 	sts	0x0243, r1
    1b36:	10 92 42 02 	sts	0x0242, r1
    1b3a:	02 c0       	rjmp	.+4      	; 0x1b40 <free+0x110>
    1b3c:	13 82       	std	Z+3, r1	; 0x03
    1b3e:	12 82       	std	Z+2, r1	; 0x02
    1b40:	d0 93 41 02 	sts	0x0241, r29
    1b44:	c0 93 40 02 	sts	0x0240, r28
    1b48:	df 91       	pop	r29
    1b4a:	cf 91       	pop	r28
    1b4c:	08 95       	ret

00001b4e <memset>:
    1b4e:	dc 01       	movw	r26, r24
    1b50:	01 c0       	rjmp	.+2      	; 0x1b54 <memset+0x6>
    1b52:	6d 93       	st	X+, r22
    1b54:	41 50       	subi	r20, 0x01	; 1
    1b56:	50 40       	sbci	r21, 0x00	; 0
    1b58:	e0 f7       	brcc	.-8      	; 0x1b52 <memset+0x4>
    1b5a:	08 95       	ret

00001b5c <_exit>:
    1b5c:	f8 94       	cli

00001b5e <__stop_program>:
    1b5e:	ff cf       	rjmp	.-2      	; 0x1b5e <__stop_program>
