##### 3.1.4.6 Offset 1Ch: CSTS â€“ Controller Status

> **Section ID**: 3.1.4.6 | **Page**: 86-88


---
### ðŸ“Š Tables (1)

#### Table 1: Table_3_1_4_6_Offset_1Ch_CSTS_Controller_Status
![Table_3_1_4_6_Offset_1Ch_CSTS_Controller_Status](../section_images/Table_3_1_4_6_Offset_1Ch_CSTS_Controller_Status.png)

| Bits | Type | ResetÂ¹ | Description |
| :--- | :--- | :--- | :--- |
| 31:07 | RO | 0h | Reserved |
| | | | **Shutdown Type (ST):** If CSTS.SHST is set to a non-zero value, then this bit indicates the type of shutdown reported by CSTS.SHST.<br>If this bit is set to '1', then CSTS.SHST is reporting the state of an NVM Subsystem Shutdown and this bit remains set to '1' until an NVM Subsystem Reset occurs.<br>If this bit is cleared to '0', then CSTS.SHST is reporting the state of a controller shutdown.<br>An NVM Subsystem Reset shall clear this bit to '0'. All other Controller Level Resets shall not change the value of this bit.<br>If CSTS.SHST is cleared to 00b, then this bit should be ignored by the host. |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |

