
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'drauch' on host 'kamek.ece.utexas.edu' (Linux_x86_64 version 3.10.0-1160.6.1.el7.x86_64) on Fri Apr 23 09:23:19 CDT 2021
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/impls/i10'
Sourcing Tcl script 'td_fused.tcl'
INFO: [HLS 200-1510] Running: open_project -reset td_fused_prj 
INFO: [HLS 200-10] Creating and opening project '/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/impls/i10/td_fused_prj'.
INFO: [HLS 200-1510] Running: add_files -cflags -I /home/ecelrc/students/drauch/research/scale-cnn/common -I ../include/ td_fused.cpp 
INFO: [HLS 200-10] Adding design file 'td_fused.cpp' to the project
INFO: [HLS 200-1510] Running: set_top td_fused_top 
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/impls/i10/td_fused_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/impls/i10/td_fused_prj/solution1/solution1.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcvu3p-ffvc1517-3-e 
INFO: [HLS 200-10] Setting target device to 'xcvu3p-ffvc1517-3-e'
INFO: [HLS 200-1510] Running: create_clock -period 3 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Configuring layer 0
INFO: [HLS 200-1510] Running: add_files -cflags -I /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4 -I /home/ecelrc/students/drauch/research/scale-cnn/common /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp 
INFO: [HLS 200-10] Adding design file '/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp' to the project
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_s2p -impl uram td_fused tdf1_fmaps 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram td_fused_top tdf1_filters 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram td_fused_top tdf1_adjustments 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 td_fused tdf1_fmaps -dim 3 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 1 td_fused_top tdf1_filters -dim 4 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 td_fused_top tdf1_adjustments -dim 2 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 td_fused_top tdf1_filters 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 tdf1 weight_vecs 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 tdf1 products 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf1_readInputs/IL6 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 1 tdf1_readInputs/IL6 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf1_readFilters/FL6 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 1 tdf1_readFilters/FL6 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf1_dot_product/DP_OUTER_3 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 1 tdf1_dot_product/DP_OUTER_3 
INFO: [HLS 200-1510] Running: set_directive_dataflow tdf1/TOP_LOOP 
Configuring layer 1
INFO: [HLS 200-1510] Running: add_files -cflags -I /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4 -I /home/ecelrc/students/drauch/research/scale-cnn/common /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp 
INFO: [HLS 200-10] Adding design file '/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp' to the project
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_s2p -impl uram td_fused tdf2_fmaps 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram td_fused_top tdf2_filters 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram td_fused_top tdf2_adjustments 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 td_fused tdf2_fmaps -dim 3 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 2 td_fused_top tdf2_filters -dim 4 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 td_fused_top tdf2_adjustments -dim 2 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 td_fused_top tdf2_filters 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 tdf2 weight_vecs 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 tdf2 products 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 2 -dim 3 tdf2 ifmap_vec 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 2 -dim 4 tdf2 weight_vecs 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 2 -dim 2 tdf2 products 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf2_readInputs/IL6 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 2 tdf2_readInputs/IL6 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf2_readFilters/FL6 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 2 tdf2_readFilters/FL6 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf2_dot_product/DP_OUTER_3 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 2 tdf2_dot_product/DP_OUTER_3 
INFO: [HLS 200-1510] Running: set_directive_dataflow tdf2/TOP_LOOP 
Configuring layer 2
INFO: [HLS 200-1510] Running: add_files -cflags -I /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1 -I /home/ecelrc/students/drauch/research/scale-cnn/common /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3.cpp 
INFO: [HLS 200-10] Adding design file '/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3.cpp' to the project
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_s2p -impl uram td_fused tdf3_fmaps 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram td_fused_top tdf3_filters 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram td_fused_top tdf3_adjustments 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 td_fused tdf3_fmaps -dim 3 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 1 td_fused_top tdf3_filters -dim 4 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 td_fused_top tdf3_adjustments -dim 2 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf3_readInputs/IL6 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 1 tdf3_readInputs/IL6 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf3_readFilters/FL6 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 1 tdf3_readFilters/FL6 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf3_dot_product/DP_OUTER_3 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 1 tdf3_dot_product/DP_OUTER_3 
INFO: [HLS 200-1510] Running: set_directive_dataflow tdf3/TOP_LOOP 
Configuring layer 3
INFO: [HLS 200-1510] Running: add_files -cflags -I /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4 -I /home/ecelrc/students/drauch/research/scale-cnn/common /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp 
INFO: [HLS 200-10] Adding design file '/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp' to the project
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_s2p -impl uram td_fused tdf4_fmaps 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram td_fused_top tdf4_filters 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram td_fused_top tdf4_l2_filters 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram td_fused_top tdf4_adjustments 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram td_fused_top tdf4_l2_adjustments 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 td_fused tdf4_fmaps -dim 3 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 td_fused_top tdf4_filters -dim 4 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 td_fused_top tdf4_adjustments -dim 2 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 td_fused_top tdf4_l2_adjustments -dim 2 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 td_fused_top tdf4_filters 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 tdf4 weight_vecs 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 tdf4 products 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 3 tdf4 ifmap_vec 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 4 tdf4 weight_vecs 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 2 tdf4 products 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 2 -dim 1 td_fused_top tdf4_l2_filters 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf4_readInputs/IL6 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 4 tdf4_readInputs/IL6 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf4_readFilters/FL6 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 4 tdf4_readFilters/FL6 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf4_dot_product/DP_OUTER_3 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 4 tdf4_dot_product/DP_OUTER_3 
INFO: [HLS 200-1510] Running: set_directive_dataflow tdf4/TOP_LOOP 
Configuring layer 4
INFO: [HLS 200-1510] Running: add_files -cflags -I /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4 -I /home/ecelrc/students/drauch/research/scale-cnn/common /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp 
INFO: [HLS 200-10] Adding design file '/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp' to the project
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_s2p -impl uram td_fused tdf5_fmaps 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram td_fused_top tdf5_filters 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram td_fused_top tdf5_adjustments 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 td_fused tdf5_fmaps -dim 3 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 2 td_fused_top tdf5_filters -dim 4 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 td_fused_top tdf5_adjustments -dim 2 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 td_fused_top tdf5_filters 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 tdf5 weight_vecs 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 tdf5 products 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 2 -dim 3 tdf5 ifmap_vec 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 2 -dim 4 tdf5 weight_vecs 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 2 -dim 2 tdf5 products 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf5_readInputs/IL6 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 2 tdf5_readInputs/IL6 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf5_readFilters/FL6 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 2 tdf5_readFilters/FL6 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf5_dot_product/DP_OUTER_3 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 2 tdf5_dot_product/DP_OUTER_3 
INFO: [HLS 200-1510] Running: set_directive_dataflow tdf5/TOP_LOOP 
Configuring layer 5
INFO: [HLS 200-1510] Running: add_files -cflags -I /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1 -I /home/ecelrc/students/drauch/research/scale-cnn/common /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6.cpp 
INFO: [HLS 200-10] Adding design file '/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6.cpp' to the project
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_s2p -impl uram td_fused tdf6_fmaps 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram td_fused_top tdf6_filters 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram td_fused_top tdf6_adjustments 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 td_fused tdf6_fmaps -dim 3 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 1 td_fused_top tdf6_filters -dim 4 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 td_fused_top tdf6_adjustments -dim 2 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf6_readInputs/IL6 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 1 tdf6_readInputs/IL6 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf6_readFilters/FL6 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 1 tdf6_readFilters/FL6 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf6_dot_product/DP_OUTER_3 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 1 tdf6_dot_product/DP_OUTER_3 
INFO: [HLS 200-1510] Running: set_directive_dataflow tdf6/TOP_LOOP 
Configuring layer 6
INFO: [HLS 200-1510] Running: add_files -cflags -I /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4 -I /home/ecelrc/students/drauch/research/scale-cnn/common /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp 
INFO: [HLS 200-10] Adding design file '/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp' to the project
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_s2p -impl uram td_fused tdf7_fmaps 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram td_fused_top tdf7_filters 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram td_fused_top tdf7_l2_filters 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram td_fused_top tdf7_adjustments 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram td_fused_top tdf7_l2_adjustments 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 td_fused tdf7_fmaps -dim 3 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 td_fused_top tdf7_filters -dim 4 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 td_fused_top tdf7_adjustments -dim 2 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 td_fused_top tdf7_l2_adjustments -dim 2 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 td_fused_top tdf7_filters 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 tdf7 weight_vecs 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 tdf7 products 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 3 tdf7 ifmap_vec 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 4 tdf7 weight_vecs 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 2 tdf7 products 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 2 -dim 1 td_fused_top tdf7_l2_filters 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf7_readInputs/IL6 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 4 tdf7_readInputs/IL6 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf7_readFilters/FL6 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 4 tdf7_readFilters/FL6 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf7_dot_product/DP_OUTER_3 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 4 tdf7_dot_product/DP_OUTER_3 
INFO: [HLS 200-1510] Running: set_directive_dataflow tdf7/TOP_LOOP 
Configuring layer 7
INFO: [HLS 200-1510] Running: add_files -cflags -I /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4 -I /home/ecelrc/students/drauch/research/scale-cnn/common /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8.cpp 
INFO: [HLS 200-10] Adding design file '/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8.cpp' to the project
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_s2p -impl uram td_fused tdf8_fmaps 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram td_fused_top tdf8_filters 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram td_fused_top tdf8_adjustments 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 td_fused tdf8_fmaps -dim 3 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 2 td_fused_top tdf8_filters -dim 4 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 td_fused_top tdf8_adjustments -dim 2 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 td_fused_top tdf8_filters 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 tdf8 weight_vecs 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 tdf8 products 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 2 -dim 3 tdf8 ifmap_vec 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 2 -dim 4 tdf8 weight_vecs 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 2 -dim 2 tdf8 products 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf8_readInputs/IL6 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 2 tdf8_readInputs/IL6 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf8_readFilters/FL6 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 2 tdf8_readFilters/FL6 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf8_dot_product/DP_OUTER_3 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 2 tdf8_dot_product/DP_OUTER_3 
INFO: [HLS 200-1510] Running: set_directive_dataflow tdf8/TOP_LOOP 
Configuring layer 8
INFO: [HLS 200-1510] Running: add_files -cflags -I /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1 -I /home/ecelrc/students/drauch/research/scale-cnn/common /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9.cpp 
INFO: [HLS 200-10] Adding design file '/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9.cpp' to the project
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_s2p -impl uram td_fused tdf9_fmaps 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram td_fused_top tdf9_filters 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram td_fused_top tdf9_adjustments 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 td_fused tdf9_fmaps -dim 3 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 1 td_fused_top tdf9_filters -dim 4 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 td_fused_top tdf9_adjustments -dim 2 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf9_readInputs/IL6 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 1 tdf9_readInputs/IL6 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf9_readFilters/FL6 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 1 tdf9_readFilters/FL6 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf9_dot_product/DP_OUTER_3 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 1 tdf9_dot_product/DP_OUTER_3 
INFO: [HLS 200-1510] Running: set_directive_dataflow tdf9/TOP_LOOP 
Configuring layer 9
INFO: [HLS 200-1510] Running: add_files -cflags -I /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4 -I /home/ecelrc/students/drauch/research/scale-cnn/common /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp 
INFO: [HLS 200-10] Adding design file '/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp' to the project
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_s2p -impl uram td_fused tdf10_fmaps 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl uram td_fused_top tdf10_filters 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram td_fused_top tdf10_l2_filters 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram td_fused_top tdf10_adjustments 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram td_fused_top tdf10_l2_adjustments 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 td_fused tdf10_fmaps -dim 3 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 td_fused_top tdf10_filters -dim 4 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 td_fused_top tdf10_adjustments -dim 2 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 td_fused_top tdf10_l2_adjustments -dim 2 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 td_fused_top tdf10_filters 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 tdf10 weight_vecs 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 tdf10 products 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 3 tdf10 ifmap_vec 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 4 tdf10 weight_vecs 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 2 tdf10 products 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 2 -dim 1 td_fused_top tdf10_l2_filters 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf10_readInputs/IL6 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 4 tdf10_readInputs/IL6 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf10_readFilters/FL6 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 4 tdf10_readFilters/FL6 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf10_dot_product/DP_OUTER_3 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 4 tdf10_dot_product/DP_OUTER_3 
INFO: [HLS 200-1510] Running: set_directive_dataflow tdf10/TOP_LOOP 
Configuring layer 10
INFO: [HLS 200-1510] Running: add_files -cflags -I /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4 -I /home/ecelrc/students/drauch/research/scale-cnn/common /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp 
INFO: [HLS 200-10] Adding design file '/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp' to the project
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_s2p -impl uram td_fused tdf11_fmaps 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl uram td_fused_top tdf11_filters 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram td_fused_top tdf11_l2_filters 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram td_fused_top tdf11_adjustments 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram td_fused_top tdf11_l2_adjustments 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 td_fused tdf11_fmaps -dim 3 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 td_fused_top tdf11_filters -dim 4 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 td_fused_top tdf11_adjustments -dim 2 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 td_fused_top tdf11_l2_adjustments -dim 2 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 td_fused_top tdf11_filters 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 tdf11 weight_vecs 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 tdf11 products 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 3 tdf11 ifmap_vec 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 4 tdf11 weight_vecs 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 2 tdf11 products 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 td_fused_top tdf11_l2_filters 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf11_readInputs/IL6 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 4 tdf11_readInputs/IL6 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf11_readFilters/FL6 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 4 tdf11_readFilters/FL6 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf11_dot_product/DP_OUTER_3 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 4 tdf11_dot_product/DP_OUTER_3 
INFO: [HLS 200-1510] Running: set_directive_dataflow tdf11/TOP_LOOP 
Configuring layer 11
INFO: [HLS 200-1510] Running: add_files -cflags -I /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2 -I /home/ecelrc/students/drauch/research/scale-cnn/common /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12.cpp 
INFO: [HLS 200-10] Adding design file '/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12.cpp' to the project
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_s2p -impl uram td_fused tdf12_fmaps 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_s2p -impl uram td_fused final_fmaps 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram td_fused_top tdf12_filters 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram td_fused_top tdf12_adjustments 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 td_fused tdf12_fmaps -dim 3 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 2 td_fused_top tdf12_filters -dim 4 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 td_fused final_fmaps -dim 3 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 td_fused_top tdf12_adjustments -dim 2 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 2 -dim 1 td_fused_top tdf12_filters 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 2 -dim 1 tdf12 weight_vecs 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 2 -dim 1 tdf12 products 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 2 -dim 3 tdf12 ifmap_vec 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 2 -dim 4 tdf12 weight_vecs 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 2 -dim 2 tdf12 products 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf12_readInputs/IL6 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 2 tdf12_readInputs/IL6 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf12_readFilters/FL6 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 2 tdf12_readFilters/FL6 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf12_dot_product/DP_OUTER_3 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 2 tdf12_dot_product/DP_OUTER_3 
INFO: [HLS 200-1510] Running: set_directive_dataflow tdf12/TOP_LOOP 
Configuring AXI I/O layers.
INFO: [HLS 200-1510] Running: add_files -cflags -I ../../layers/axi_in/ -I /home/ecelrc/students/drauch/research/scale-cnn/common ../../layers/axi_in/td_fused_axi_in.cpp 
INFO: [HLS 200-10] Adding design file '../../layers/axi_in/td_fused_axi_in.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -cflags -I ../../layers/axi_out/ -I /home/ecelrc/students/drauch/research/scale-cnn/common ../../layers/axi_out/td_fused_axi_out.cpp 
INFO: [HLS 200-10] Adding design file '../../layers/axi_out/td_fused_axi_out.cpp' to the project
INFO: [HLS 200-1510] Running: config_op hadd -impl fulldsp -latency 7 
INFO: [HLS 200-1445] Configure operator 'hadd' with implementation style 'fulldsp'.
INFO: [HLS 200-1446] Configure operator 'hadd' with latency 7.
INFO: [HLS 200-1510] Running: config_op hmul -impl maxdsp -latency 4 
INFO: [HLS 200-1445] Configure operator 'hmul' with implementation style 'maxdsp'.
INFO: [HLS 200-1446] Configure operator 'hmul' with latency 4.
INFO: [HLS 200-1510] Running: set_directive_dataflow td_fused 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 298.037 MB.
INFO: [HLS 200-10] Analyzing design file '../../layers/axi_out/td_fused_axi_out.cpp' ... 
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: ../../layers/axi_out/td_fused_axi_out.cpp:34:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: ../../layers/axi_out/td_fused_axi_out.cpp:34:9
INFO: [HLS 200-10] Analyzing design file '../../layers/axi_in/td_fused_axi_in.cpp' ... 
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: ../../layers/axi_in/td_fused_axi_in.cpp:37:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: ../../layers/axi_in/td_fused_axi_in.cpp:37:9
INFO: [HLS 200-10] Analyzing design file '/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:117:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:118:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:119:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:120:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:121:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:151:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:152:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:153:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:154:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:155:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:156:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:157:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:158:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:159:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:160:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:210:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:211:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:212:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:239:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:240:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:241:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:242:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:243:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:244:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:280:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:281:9
WARNING: [HLS 207-5301] unused parameter 'k': /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12_conv_stages.h:76:37
INFO: [HLS 200-10] Analyzing design file '/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:117:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:118:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:119:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:120:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:121:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:151:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:152:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:153:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:154:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:155:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:156:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:157:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:158:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:159:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:160:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:210:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:211:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:212:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:239:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:240:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:241:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:242:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:243:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:244:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:280:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:281:9
WARNING: [HLS 207-5301] unused parameter 'k': /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:76:37
INFO: [HLS 200-10] Analyzing design file '/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:117:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:118:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:119:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:120:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:121:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:151:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:152:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:153:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:154:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:155:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:156:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:157:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:158:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:159:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:160:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:210:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:211:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:212:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:239:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:240:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:241:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:242:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:243:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:244:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:280:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:281:9
WARNING: [HLS 207-5301] unused parameter 'k': /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:76:37
INFO: [HLS 200-10] Analyzing design file '/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:117:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:118:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:119:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:120:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:121:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:151:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:152:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:153:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:154:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:155:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:156:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:157:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:158:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:159:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:160:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:210:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:211:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:212:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:239:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:240:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:241:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:242:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:243:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:244:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:280:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:281:9
WARNING: [HLS 207-5301] unused parameter 'k': /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9_conv_stages.h:76:37
INFO: [HLS 200-10] Analyzing design file '/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:117:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:118:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:119:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:120:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:121:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:151:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:152:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:153:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:154:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:155:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:156:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:157:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:158:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:159:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:160:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:210:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:211:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:212:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:239:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:240:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:241:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:242:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:243:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:244:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:280:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:281:9
WARNING: [HLS 207-5301] unused parameter 'k': /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8_conv_stages.h:76:37
INFO: [HLS 200-10] Analyzing design file '/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:117:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:118:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:119:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:120:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:121:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:151:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:152:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:153:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:154:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:155:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:156:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:157:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:158:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:159:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:160:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:210:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:211:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:212:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:239:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:240:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:241:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:242:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:243:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:244:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:280:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:281:9
WARNING: [HLS 207-5301] unused parameter 'k': /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:76:37
INFO: [HLS 200-10] Analyzing design file '/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:117:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:118:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:119:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:120:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:121:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:151:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:152:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:153:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:154:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:155:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:156:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:157:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:158:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:159:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:160:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:210:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:211:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:212:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:239:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:240:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:241:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:242:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:243:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:244:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:280:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:281:9
WARNING: [HLS 207-5301] unused parameter 'k': /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6_conv_stages.h:76:37
INFO: [HLS 200-10] Analyzing design file '/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:117:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:118:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:119:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:120:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:121:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:151:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:152:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:153:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:154:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:155:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:156:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:157:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:158:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:159:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:160:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:210:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:211:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:212:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:239:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:240:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:241:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:242:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:243:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:244:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:280:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:281:9
WARNING: [HLS 207-5301] unused parameter 'k': /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5_conv_stages.h:76:37
INFO: [HLS 200-10] Analyzing design file '/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:117:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:118:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:119:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:120:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:121:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:151:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:152:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:153:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:154:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:155:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:156:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:157:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:158:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:159:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:160:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:210:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:211:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:212:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:239:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:240:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:241:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:242:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:243:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:244:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:280:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:281:9
WARNING: [HLS 207-5301] unused parameter 'k': /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:76:37
INFO: [HLS 200-10] Analyzing design file '/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:117:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:118:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:119:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:120:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:121:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:151:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:152:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:153:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:154:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:155:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:156:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:157:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:158:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:159:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:160:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:210:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:211:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:212:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:239:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:240:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:241:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:242:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:243:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:244:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:280:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:281:9
WARNING: [HLS 207-5301] unused parameter 'k': /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3_conv_stages.h:76:37
INFO: [HLS 200-10] Analyzing design file '/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:117:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:118:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:119:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:120:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:121:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:151:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:152:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:153:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:154:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:155:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:156:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:157:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:158:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:159:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:160:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:210:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:211:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:212:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:239:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:240:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:241:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:242:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:243:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:244:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:280:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:281:9
WARNING: [HLS 207-5301] unused parameter 'k': /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2_conv_stages.h:76:37
INFO: [HLS 200-10] Analyzing design file '/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:117:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:118:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:119:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:120:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:121:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:151:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:152:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:153:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:154:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:155:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:156:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:157:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:158:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:159:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:160:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:210:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:211:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:212:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:239:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:240:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:241:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:242:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:243:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:244:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:280:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:281:9
WARNING: [HLS 207-5301] unused parameter 'k': /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1_conv_stages.h:76:37
INFO: [HLS 200-10] Analyzing design file 'td_fused.cpp' ... 
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: td_fused.cpp:51:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: td_fused.cpp:52:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: td_fused.cpp:52:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: td_fused.cpp:51:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 225.31 seconds. CPU system time: 20.94 seconds. Elapsed time: 250.06 seconds; current allocated memory: 321.121 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<decimal16, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<decimal16, 0ul, 0ul, 0ul>, 0>::read_nb(hls::axis<decimal16, 0ul, 0ul, 0ul>&)' (/usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:314:57)
INFO: [HLS 214-131] Inlining function 'hls::axis<decimal16, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<decimal16, 0ul, 0ul, 0ul>, 0>::read_nb(hls::axis<decimal16, 0ul, 0ul, 0ul>&)' (/usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:317:61)
INFO: [HLS 214-131] Inlining function 'hls::axis<decimal16, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<decimal16, 0ul, 0ul, 0ul>, 0>::read_nb(hls::axis<decimal16, 0ul, 0ul, 0ul>&)' (/usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:317:43)
INFO: [HLS 214-131] Inlining function 'hls::axis<decimal16, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<decimal16, 0ul, 0ul, 0ul>, 0>::read_nb(hls::axis<decimal16, 0ul, 0ul, 0ul>&)' (/usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:316:54)
INFO: [HLS 214-131] Inlining function 'hls::axis<decimal16, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<decimal16, 0ul, 0ul, 0ul>, 0>::read_nb(hls::axis<decimal16, 0ul, 0ul, 0ul>&)' (/usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:315:46)
INFO: [HLS 214-131] Inlining function 'hls::axis<decimal16, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<decimal16, 0ul, 0ul, 0ul>, 0>::read_nb(hls::axis<decimal16, 0ul, 0ul, 0ul>&)' (/usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:315:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<decimal16, 0ul, 0ul, 0ul>, 0>::read_nb(hls::axis<decimal16, 0ul, 0ul, 0ul>&)' into 'td_fused_axi_in(hls::stream<hls::axis<decimal16, 0ul, 0ul, 0ul>, 0>&, decimal16 (*) [224][4])' (../../layers/axi_in/td_fused_axi_in.cpp:23:23)
INFO: [HLS 214-131] Inlining function 'tdf1_adjust_value(decimal16, decimal16, decimal16, decimal16)' into 'tdf1_adjust(decimal16*, decimal16*, decimal16 (*) [4], unsigned short)' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1_conv_stages.h:223:20)
INFO: [HLS 214-131] Inlining function 'tdf2_adjust_value(decimal16, decimal16, decimal16, decimal16)' into 'tdf2_adjust(decimal16*, decimal16*, decimal16 (*) [4], unsigned short)' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2_conv_stages.h:223:20)
INFO: [HLS 214-131] Inlining function 'tdf3_adjust_value(decimal16, decimal16, decimal16, decimal16)' into 'tdf3_adjust(decimal16*, decimal16*, decimal16 (*) [4], unsigned short)' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3_conv_stages.h:223:20)
INFO: [HLS 214-131] Inlining function 'tdf4_adjust_value(decimal16, decimal16, decimal16, decimal16)' into 'tdf4_adjust(decimal16*, decimal16*, decimal16 (*) [4], unsigned short)' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:223:20)
INFO: [HLS 214-131] Inlining function 'tdf4_adjust_value(decimal16, decimal16, decimal16, decimal16)' into 'tdf4_l2_writeOutputs(unsigned short, unsigned short, bool, decimal16*, decimal16 (*) [56][16], decimal16 (*) [4])' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:99:25)
INFO: [HLS 214-131] Inlining function 'tdf5_adjust_value(decimal16, decimal16, decimal16, decimal16)' into 'tdf5_adjust(decimal16*, decimal16*, decimal16 (*) [4], unsigned short)' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5_conv_stages.h:223:20)
INFO: [HLS 214-131] Inlining function 'tdf6_adjust_value(decimal16, decimal16, decimal16, decimal16)' into 'tdf6_adjust(decimal16*, decimal16*, decimal16 (*) [4], unsigned short)' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6_conv_stages.h:223:20)
INFO: [HLS 214-131] Inlining function 'tdf7_adjust_value(decimal16, decimal16, decimal16, decimal16)' into 'tdf7_adjust(decimal16*, decimal16*, decimal16 (*) [4], unsigned short)' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:223:20)
INFO: [HLS 214-131] Inlining function 'tdf7_adjust_value(decimal16, decimal16, decimal16, decimal16)' into 'tdf7_l2_writeOutputs(unsigned short, unsigned short, bool, decimal16*, decimal16 (*) [28][32], decimal16 (*) [4])' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:99:25)
INFO: [HLS 214-131] Inlining function 'tdf8_adjust_value(decimal16, decimal16, decimal16, decimal16)' into 'tdf8_adjust(decimal16*, decimal16*, decimal16 (*) [4], unsigned short)' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8_conv_stages.h:223:20)
INFO: [HLS 214-131] Inlining function 'tdf9_adjust_value(decimal16, decimal16, decimal16, decimal16)' into 'tdf9_adjust(decimal16*, decimal16*, decimal16 (*) [4], unsigned short)' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9_conv_stages.h:223:20)
INFO: [HLS 214-131] Inlining function 'tdf10_adjust_value(decimal16, decimal16, decimal16, decimal16)' into 'tdf10_adjust(decimal16*, decimal16*, decimal16 (*) [4], unsigned short)' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:223:20)
INFO: [HLS 214-131] Inlining function 'tdf10_adjust_value(decimal16, decimal16, decimal16, decimal16)' into 'tdf10_l2_writeOutputs(unsigned short, unsigned short, bool, decimal16*, decimal16 (*) [14][64], decimal16 (*) [4])' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:99:25)
INFO: [HLS 214-131] Inlining function 'tdf11_adjust_value(decimal16, decimal16, decimal16, decimal16)' into 'tdf11_adjust(decimal16*, decimal16*, decimal16 (*) [4], unsigned short)' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:223:20)
INFO: [HLS 214-131] Inlining function 'tdf11_adjust_value(decimal16, decimal16, decimal16, decimal16)' into 'tdf11_l2_writeOutputs(unsigned short, unsigned short, bool, decimal16*, decimal16 (*) [14][128], decimal16 (*) [4])' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:99:25)
INFO: [HLS 214-131] Inlining function 'tdf12_adjust_value(decimal16, decimal16, decimal16, decimal16)' into 'tdf12_adjust(decimal16*, decimal16*, decimal16 (*) [4], unsigned short)' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12_conv_stages.h:223:20)
INFO: [HLS 214-131] Inlining function 'hls::axis<decimal16, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<decimal16, 0ul, 0ul, 0ul>, 0>::write(hls::axis<decimal16, 0ul, 0ul, 0ul> const&)' (/usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<decimal16, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<decimal16, 0ul, 0ul, 0ul>, 0>::write(hls::axis<decimal16, 0ul, 0ul, 0ul> const&)' (/usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<decimal16, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<decimal16, 0ul, 0ul, 0ul>, 0>::write(hls::axis<decimal16, 0ul, 0ul, 0ul> const&)' (/usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<decimal16, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<decimal16, 0ul, 0ul, 0ul>, 0>::write(hls::axis<decimal16, 0ul, 0ul, 0ul> const&)' (/usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<decimal16, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<decimal16, 0ul, 0ul, 0ul>, 0>::write(hls::axis<decimal16, 0ul, 0ul, 0ul> const&)' (/usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<decimal16, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<decimal16, 0ul, 0ul, 0ul>, 0>::write(hls::axis<decimal16, 0ul, 0ul, 0ul> const&)' (/usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<decimal16, 0ul, 0ul, 0ul>, 0>::write(hls::axis<decimal16, 0ul, 0ul, 0ul> const&)' into 'td_fused_axi_out(decimal16 (*) [14][1000], hls::stream<hls::axis<decimal16, 0ul, 0ul, 0ul>, 0>&)' (../../layers/axi_out/td_fused_axi_out.cpp:26:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<decimal16, 0ul, 0ul, 0ul>, 0>::read_nb(hls::axis<decimal16, 0ul, 0ul, 0ul>&)' into 'td_fused_top(hls::stream<hls::axis<decimal16, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<decimal16, 0ul, 0ul, 0ul>, 0>&)' (td_fused.cpp:139:14)
INFO: [HLS 214-186] Unrolling loop 'FL7' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12_conv_stages.h:50:18) in function 'tdf12_readFilters' completely with a factor of 2 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12_conv_stages.h:50:18)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_2' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12_conv_stages.h:90:27) in function 'tdf12_writeOutputs_unaligned' completely with a factor of 4 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12_conv_stages.h:90:27)
INFO: [HLS 214-188] Unrolling loop 'OUTPUT_LOOP' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12.cpp:33:17) in function 'tdf12_accum_1' partially with a factor of 2 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12.cpp:33:17)
INFO: [HLS 214-188] Unrolling loop 'IL6' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:25:15) in function 'tdf11_readInputs' partially with a factor of 4 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:25:15)
INFO: [HLS 214-188] Unrolling loop 'FL6' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:49:15) in function 'tdf11_readFilters' partially with a factor of 4 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:49:15)
INFO: [HLS 214-186] Unrolling loop 'FL7' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:50:18) in function 'tdf11_readFilters' completely with a factor of 4 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:50:18)
INFO: [HLS 214-186] Unrolling loop 'FL7' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:50:18) in function 'tdf11_readFilters' completely with a factor of 4 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:50:18)
INFO: [HLS 214-186] Unrolling loop 'FL7' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:50:18) in function 'tdf11_readFilters' completely with a factor of 4 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:50:18)
INFO: [HLS 214-186] Unrolling loop 'FL7' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:50:18) in function 'tdf11_readFilters' completely with a factor of 4 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:50:18)
INFO: [HLS 214-188] Unrolling loop 'DP_OUTER_3' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:149:22) in function 'tdf11_dot_product' partially with a factor of 4 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:149:22)
INFO: [HLS 214-186] Unrolling loop 'L2_ACC_3' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:47:12) in function 'tdf11_l2_accum' completely with a factor of 16 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:47:12)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_1' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:57:24) in function 'tdf11_l2_accum' completely with a factor of 16 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:57:24)
INFO: [HLS 214-188] Unrolling loop 'OUTPUT_LOOP' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:140:17) in function 'tdf11_accum_1' partially with a factor of 2 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:140:17)
INFO: [HLS 214-188] Unrolling loop 'OUTPUT_LOOP' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:179:17) in function 'tdf11_accum_2' partially with a factor of 2 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:179:17)
INFO: [HLS 214-188] Unrolling loop 'IL6' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:25:15) in function 'tdf10_readInputs' partially with a factor of 4 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:25:15)
INFO: [HLS 214-188] Unrolling loop 'FL6' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:49:15) in function 'tdf10_readFilters' partially with a factor of 4 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:49:15)
INFO: [HLS 214-186] Unrolling loop 'FL7' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:50:18) in function 'tdf10_readFilters' completely with a factor of 4 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:50:18)
INFO: [HLS 214-186] Unrolling loop 'FL7' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:50:18) in function 'tdf10_readFilters' completely with a factor of 4 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:50:18)
INFO: [HLS 214-186] Unrolling loop 'FL7' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:50:18) in function 'tdf10_readFilters' completely with a factor of 4 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:50:18)
INFO: [HLS 214-186] Unrolling loop 'FL7' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:50:18) in function 'tdf10_readFilters' completely with a factor of 4 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:50:18)
INFO: [HLS 214-188] Unrolling loop 'DP_OUTER_3' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:149:22) in function 'tdf10_dot_product' partially with a factor of 4 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:149:22)
INFO: [HLS 214-186] Unrolling loop 'L2_ACC_3' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:47:12) in function 'tdf10_l2_accum' completely with a factor of 8 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:47:12)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_1' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:57:24) in function 'tdf10_l2_accum' completely with a factor of 8 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:57:24)
INFO: [HLS 214-188] Unrolling loop 'OUTPUT_LOOP' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:140:17) in function 'tdf10_accum_1' partially with a factor of 2 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:140:17)
INFO: [HLS 214-188] Unrolling loop 'OUTPUT_LOOP' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:179:17) in function 'tdf10_accum_2' partially with a factor of 2 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:179:17)
INFO: [HLS 214-186] Unrolling loop 'FL7' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9_conv_stages.h:50:18) in function 'tdf9_readFilters' completely with a factor of 1 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9_conv_stages.h:50:18)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_2' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9_conv_stages.h:90:27) in function 'tdf9_writeOutputs_unaligned' completely with a factor of 4 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9_conv_stages.h:90:27)
INFO: [HLS 214-188] Unrolling loop 'OUTPUT_LOOP' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9.cpp:33:17) in function 'tdf9_accum_1' partially with a factor of 2 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9.cpp:33:17)
INFO: [HLS 214-188] Unrolling loop 'IL6' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8_conv_stages.h:25:15) in function 'tdf8_readInputs' partially with a factor of 2 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8_conv_stages.h:25:15)
INFO: [HLS 214-188] Unrolling loop 'FL6' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8_conv_stages.h:49:15) in function 'tdf8_readFilters' partially with a factor of 2 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8_conv_stages.h:49:15)
INFO: [HLS 214-186] Unrolling loop 'FL7' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8_conv_stages.h:50:18) in function 'tdf8_readFilters' completely with a factor of 4 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8_conv_stages.h:50:18)
INFO: [HLS 214-186] Unrolling loop 'FL7' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8_conv_stages.h:50:18) in function 'tdf8_readFilters' completely with a factor of 4 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8_conv_stages.h:50:18)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_117_2' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8_conv_stages.h:117:25) in function 'tdf8_writeOutputs_aligned' completely with a factor of 4 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8_conv_stages.h:117:25)
INFO: [HLS 214-188] Unrolling loop 'DP_OUTER_3' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8_conv_stages.h:149:22) in function 'tdf8_dot_product' partially with a factor of 2 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8_conv_stages.h:149:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_21_1' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8.cpp:21:19) in function 'tdf8_poolOutputs' completely with a factor of 4 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8.cpp:21:19)
INFO: [HLS 214-188] Unrolling loop 'OUTPUT_LOOP' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8.cpp:57:17) in function 'tdf8_accum_1' partially with a factor of 2 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8.cpp:57:17)
INFO: [HLS 214-188] Unrolling loop 'IL6' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:25:15) in function 'tdf7_readInputs' partially with a factor of 4 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:25:15)
INFO: [HLS 214-188] Unrolling loop 'FL6' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:49:15) in function 'tdf7_readFilters' partially with a factor of 4 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:49:15)
INFO: [HLS 214-186] Unrolling loop 'FL7' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:50:18) in function 'tdf7_readFilters' completely with a factor of 4 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:50:18)
INFO: [HLS 214-186] Unrolling loop 'FL7' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:50:18) in function 'tdf7_readFilters' completely with a factor of 4 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:50:18)
INFO: [HLS 214-186] Unrolling loop 'FL7' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:50:18) in function 'tdf7_readFilters' completely with a factor of 4 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:50:18)
INFO: [HLS 214-186] Unrolling loop 'FL7' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:50:18) in function 'tdf7_readFilters' completely with a factor of 4 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:50:18)
INFO: [HLS 214-188] Unrolling loop 'DP_OUTER_3' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:149:22) in function 'tdf7_dot_product' partially with a factor of 4 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:149:22)
INFO: [HLS 214-186] Unrolling loop 'L2_ACC_3' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:47:12) in function 'tdf7_l2_accum' completely with a factor of 8 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:47:12)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_1' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:57:24) in function 'tdf7_l2_accum' completely with a factor of 8 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:57:24)
INFO: [HLS 214-188] Unrolling loop 'OUTPUT_LOOP' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:140:17) in function 'tdf7_accum_1' partially with a factor of 2 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:140:17)
INFO: [HLS 214-188] Unrolling loop 'OUTPUT_LOOP' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:179:17) in function 'tdf7_accum_2' partially with a factor of 2 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:179:17)
INFO: [HLS 214-186] Unrolling loop 'FL7' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6_conv_stages.h:50:18) in function 'tdf6_readFilters' completely with a factor of 1 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6_conv_stages.h:50:18)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_2' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6_conv_stages.h:90:27) in function 'tdf6_writeOutputs_unaligned' completely with a factor of 4 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6_conv_stages.h:90:27)
INFO: [HLS 214-188] Unrolling loop 'OUTPUT_LOOP' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6.cpp:33:17) in function 'tdf6_accum_1' partially with a factor of 2 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6.cpp:33:17)
INFO: [HLS 214-188] Unrolling loop 'IL6' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5_conv_stages.h:25:15) in function 'tdf5_readInputs' partially with a factor of 2 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5_conv_stages.h:25:15)
INFO: [HLS 214-188] Unrolling loop 'FL6' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5_conv_stages.h:49:15) in function 'tdf5_readFilters' partially with a factor of 2 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5_conv_stages.h:49:15)
INFO: [HLS 214-186] Unrolling loop 'FL7' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5_conv_stages.h:50:18) in function 'tdf5_readFilters' completely with a factor of 4 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5_conv_stages.h:50:18)
INFO: [HLS 214-186] Unrolling loop 'FL7' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5_conv_stages.h:50:18) in function 'tdf5_readFilters' completely with a factor of 4 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5_conv_stages.h:50:18)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_117_2' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5_conv_stages.h:117:25) in function 'tdf5_writeOutputs_aligned' completely with a factor of 4 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5_conv_stages.h:117:25)
INFO: [HLS 214-188] Unrolling loop 'DP_OUTER_3' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5_conv_stages.h:149:22) in function 'tdf5_dot_product' partially with a factor of 2 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5_conv_stages.h:149:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_21_1' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:21:19) in function 'tdf5_poolOutputs' completely with a factor of 4 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:21:19)
INFO: [HLS 214-188] Unrolling loop 'OUTPUT_LOOP' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:57:17) in function 'tdf5_accum_1' partially with a factor of 2 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:57:17)
INFO: [HLS 214-188] Unrolling loop 'IL6' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:25:15) in function 'tdf4_readInputs' partially with a factor of 4 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:25:15)
INFO: [HLS 214-188] Unrolling loop 'FL6' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:49:15) in function 'tdf4_readFilters' partially with a factor of 4 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:49:15)
INFO: [HLS 214-186] Unrolling loop 'FL7' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:50:18) in function 'tdf4_readFilters' completely with a factor of 4 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:50:18)
INFO: [HLS 214-186] Unrolling loop 'FL7' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:50:18) in function 'tdf4_readFilters' completely with a factor of 4 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:50:18)
INFO: [HLS 214-186] Unrolling loop 'FL7' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:50:18) in function 'tdf4_readFilters' completely with a factor of 4 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:50:18)
INFO: [HLS 214-186] Unrolling loop 'FL7' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:50:18) in function 'tdf4_readFilters' completely with a factor of 4 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:50:18)
INFO: [HLS 214-188] Unrolling loop 'DP_OUTER_3' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:149:22) in function 'tdf4_dot_product' partially with a factor of 4 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:149:22)
INFO: [HLS 214-188] Unrolling loop 'L2_MUL' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:20:12) in function 'tdf4_l2_multiply' partially with a factor of 4 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:20:12)
INFO: [HLS 214-186] Unrolling loop 'L2_ACC_3' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:47:12) in function 'tdf4_l2_accum' completely with a factor of 8 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:47:12)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_1' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:57:24) in function 'tdf4_l2_accum' completely with a factor of 8 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:57:24)
INFO: [HLS 214-188] Unrolling loop 'OUTPUT_LOOP' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:140:17) in function 'tdf4_accum_1' partially with a factor of 2 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:140:17)
INFO: [HLS 214-188] Unrolling loop 'OUTPUT_LOOP' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:179:17) in function 'tdf4_accum_2' partially with a factor of 2 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:179:17)
INFO: [HLS 214-186] Unrolling loop 'FL7' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3_conv_stages.h:50:18) in function 'tdf3_readFilters' completely with a factor of 1 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3_conv_stages.h:50:18)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_2' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3_conv_stages.h:90:27) in function 'tdf3_writeOutputs_unaligned' completely with a factor of 4 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3_conv_stages.h:90:27)
INFO: [HLS 214-188] Unrolling loop 'OUTPUT_LOOP' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3.cpp:33:17) in function 'tdf3_accum_1' partially with a factor of 2 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3.cpp:33:17)
INFO: [HLS 214-188] Unrolling loop 'IL6' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2_conv_stages.h:25:15) in function 'tdf2_readInputs' partially with a factor of 2 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2_conv_stages.h:25:15)
INFO: [HLS 214-188] Unrolling loop 'FL6' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2_conv_stages.h:49:15) in function 'tdf2_readFilters' partially with a factor of 2 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2_conv_stages.h:49:15)
INFO: [HLS 214-186] Unrolling loop 'FL7' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2_conv_stages.h:50:18) in function 'tdf2_readFilters' completely with a factor of 4 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2_conv_stages.h:50:18)
INFO: [HLS 214-186] Unrolling loop 'FL7' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2_conv_stages.h:50:18) in function 'tdf2_readFilters' completely with a factor of 4 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2_conv_stages.h:50:18)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_117_2' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2_conv_stages.h:117:25) in function 'tdf2_writeOutputs_aligned' completely with a factor of 4 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2_conv_stages.h:117:25)
INFO: [HLS 214-188] Unrolling loop 'DP_OUTER_3' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2_conv_stages.h:149:22) in function 'tdf2_dot_product' partially with a factor of 2 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2_conv_stages.h:149:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_21_1' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:21:19) in function 'tdf2_poolOutputs' completely with a factor of 4 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:21:19)
INFO: [HLS 214-188] Unrolling loop 'OUTPUT_LOOP' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:57:17) in function 'tdf2_accum_1' partially with a factor of 2 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:57:17)
INFO: [HLS 214-186] Unrolling loop 'FL7' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1_conv_stages.h:50:18) in function 'tdf1_readFilters' completely with a factor of 4 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1_conv_stages.h:50:18)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_117_2' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1_conv_stages.h:117:25) in function 'tdf1_writeOutputs_aligned' completely with a factor of 4 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1_conv_stages.h:117:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_21_1' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:21:19) in function 'tdf1_poolOutputs' completely with a factor of 4 (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:21:19)
INFO: [HLS 214-178] Inlining function 'fp_struct<decimal16>::fp_struct(decimal16)' into 'int generic_signbit<decimal16>(decimal16)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_signbit.h:11:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<decimal16>::__signbit() const' into 'int generic_signbit<decimal16>(decimal16)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_signbit.h:11:0)
INFO: [HLS 214-178] Inlining function 'int generic_signbit<decimal16>(decimal16)' into 'hls::signbit(decimal16)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/signbithalf.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'hls::signbit(decimal16)' into 'tdf1_adjust(decimal16*, decimal16*, decimal16 (*) [4], unsigned short)' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1_conv_stages.h:212:0)
INFO: [HLS 214-178] Inlining function 'hls::signbit(decimal16)' into 'tdf2_adjust(decimal16*, decimal16*, decimal16 (*) [4], unsigned short)' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2_conv_stages.h:212:0)
INFO: [HLS 214-178] Inlining function 'hls::signbit(decimal16)' into 'tdf3_adjust(decimal16*, decimal16*, decimal16 (*) [4], unsigned short)' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3_conv_stages.h:212:0)
INFO: [HLS 214-178] Inlining function 'hls::signbit(decimal16)' into 'tdf4_adjust(decimal16*, decimal16*, decimal16 (*) [4], unsigned short)' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:212:0)
INFO: [HLS 214-178] Inlining function 'hls::signbit(decimal16)' into 'tdf4_l2_writeOutputs(unsigned short, unsigned short, bool, decimal16*, decimal16 (*) [56][16], decimal16 (*) [4])' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'hls::signbit(decimal16)' into 'tdf5_adjust(decimal16*, decimal16*, decimal16 (*) [4], unsigned short)' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5_conv_stages.h:212:0)
INFO: [HLS 214-178] Inlining function 'hls::signbit(decimal16)' into 'tdf6_adjust(decimal16*, decimal16*, decimal16 (*) [4], unsigned short)' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6_conv_stages.h:212:0)
INFO: [HLS 214-178] Inlining function 'hls::signbit(decimal16)' into 'tdf7_adjust(decimal16*, decimal16*, decimal16 (*) [4], unsigned short)' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:212:0)
INFO: [HLS 214-178] Inlining function 'hls::signbit(decimal16)' into 'tdf7_l2_writeOutputs(unsigned short, unsigned short, bool, decimal16*, decimal16 (*) [28][32], decimal16 (*) [4])' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'hls::signbit(decimal16)' into 'tdf8_adjust(decimal16*, decimal16*, decimal16 (*) [4], unsigned short)' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8_conv_stages.h:212:0)
INFO: [HLS 214-178] Inlining function 'hls::signbit(decimal16)' into 'tdf9_adjust(decimal16*, decimal16*, decimal16 (*) [4], unsigned short)' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9_conv_stages.h:212:0)
INFO: [HLS 214-178] Inlining function 'hls::signbit(decimal16)' into 'tdf10_adjust(decimal16*, decimal16*, decimal16 (*) [4], unsigned short)' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:212:0)
INFO: [HLS 214-178] Inlining function 'hls::signbit(decimal16)' into 'tdf10_l2_writeOutputs(unsigned short, unsigned short, bool, decimal16*, decimal16 (*) [14][64], decimal16 (*) [4])' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'hls::signbit(decimal16)' into 'tdf11_adjust(decimal16*, decimal16*, decimal16 (*) [4], unsigned short)' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:212:0)
INFO: [HLS 214-178] Inlining function 'hls::signbit(decimal16)' into 'tdf11_l2_writeOutputs(unsigned short, unsigned short, bool, decimal16*, decimal16 (*) [14][128], decimal16 (*) [4])' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'hls::signbit(decimal16)' into 'tdf12_adjust(decimal16*, decimal16*, decimal16 (*) [4], unsigned short)' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12_conv_stages.h:212:0)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:24:19)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:24:19)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:24:19)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:24:19)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:24:19)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:24:19)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:24:19)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:24:19)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3_conv_stages.h:94:37)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3_conv_stages.h:94:37)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3_conv_stages.h:94:37)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3_conv_stages.h:94:37)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:24:19)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:24:19)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:24:19)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:24:19)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6_conv_stages.h:94:37)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6_conv_stages.h:94:37)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6_conv_stages.h:94:37)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6_conv_stages.h:94:37)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8.cpp:24:19)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8.cpp:24:19)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8.cpp:24:19)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8.cpp:24:19)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9_conv_stages.h:94:37)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9_conv_stages.h:94:37)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9_conv_stages.h:94:37)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9_conv_stages.h:94:37)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12_conv_stages.h:94:37)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12_conv_stages.h:94:37)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12_conv_stages.h:94:37)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12_conv_stages.h:94:37)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 17.69 seconds. CPU system time: 1.16 seconds. Elapsed time: 19.91 seconds; current allocated memory: 342.778 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 342.779 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'ADJUST_LOOP' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_signbit.h:12) in function 'tdf9_adjust(decimal16*, decimal16*, decimal16 (*) [4], unsigned short)': changing partial unrolling into complete unrolling since the unrolling factor (=1) is no less than the loop trip count (=1).
INFO: [HLS 200-489] Unrolling loop 'ADJUST_LOOP' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_signbit.h:12) in function 'tdf9_adjust(decimal16*, decimal16*, decimal16 (*) [4], unsigned short)' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'ADJUST_LOOP' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_signbit.h:12) in function 'tdf6_adjust(decimal16*, decimal16*, decimal16 (*) [4], unsigned short)': changing partial unrolling into complete unrolling since the unrolling factor (=1) is no less than the loop trip count (=1).
INFO: [HLS 200-489] Unrolling loop 'ADJUST_LOOP' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_signbit.h:12) in function 'tdf6_adjust(decimal16*, decimal16*, decimal16 (*) [4], unsigned short)' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'ADJUST_LOOP' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_signbit.h:12) in function 'tdf3_adjust(decimal16*, decimal16*, decimal16 (*) [4], unsigned short)': changing partial unrolling into complete unrolling since the unrolling factor (=1) is no less than the loop trip count (=1).
INFO: [HLS 200-489] Unrolling loop 'ADJUST_LOOP' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_signbit.h:12) in function 'tdf3_adjust(decimal16*, decimal16*, decimal16 (*) [4], unsigned short)' completely with a factor of 1.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 5.14 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.32 seconds; current allocated memory: 370.178 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 4.8 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.88 seconds; current allocated memory: 401.998 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'IL_LOOP' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12.cpp:59) in function 'tdf12_accum_2' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'DP_OUTER_1' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12_conv_stages.h:147) in function 'tdf12_dot_product' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'DP_OUTER_2' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12_conv_stages.h:148) in function 'tdf12_dot_product' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DP_OUTER_3' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12_conv_stages.h:149) in function 'tdf12_dot_product' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'FL4' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12_conv_stages.h:47) in function 'tdf12_readFilters' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'FL5' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12_conv_stages.h:48) in function 'tdf12_readFilters' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_86_1' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_signbit.h:12) in function 'tdf11_l2_writeOutputs' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ACCUM_LOOP_OUTER' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:171) in function 'tdf11_accum_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DP_OUTER_3' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:149) in function 'tdf11_dot_product' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_86_1' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_signbit.h:12) in function 'tdf10_l2_writeOutputs' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ACCUM_LOOP_OUTER' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:171) in function 'tdf10_accum_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DP_OUTER_3' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:149) in function 'tdf10_dot_product' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_85_1' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9_conv_stages.h:85) in function 'tdf9_writeOutputs_unaligned' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'DP_OUTER_1' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9_conv_stages.h:147) in function 'tdf9_dot_product' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'DP_OUTER_2' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9_conv_stages.h:148) in function 'tdf9_dot_product' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DP_OUTER_3' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9_conv_stages.h:149) in function 'tdf9_dot_product' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'FL4' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9_conv_stages.h:47) in function 'tdf9_readFilters' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'FL5' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9_conv_stages.h:48) in function 'tdf9_readFilters' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DP_OUTER_3' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8_conv_stages.h:149) in function 'tdf8_dot_product' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_86_1' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_signbit.h:12) in function 'tdf7_l2_writeOutputs' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ACCUM_LOOP_OUTER' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:171) in function 'tdf7_accum_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DP_OUTER_3' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:149) in function 'tdf7_dot_product' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_85_1' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6_conv_stages.h:85) in function 'tdf6_writeOutputs_unaligned' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'DP_OUTER_1' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6_conv_stages.h:147) in function 'tdf6_dot_product' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'DP_OUTER_2' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6_conv_stages.h:148) in function 'tdf6_dot_product' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DP_OUTER_3' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6_conv_stages.h:149) in function 'tdf6_dot_product' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'FL4' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6_conv_stages.h:47) in function 'tdf6_readFilters' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'FL5' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6_conv_stages.h:48) in function 'tdf6_readFilters' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'IL_LOOP' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:83) in function 'tdf5_accum_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DP_OUTER_3' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5_conv_stages.h:149) in function 'tdf5_dot_product' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_86_1' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_signbit.h:12) in function 'tdf4_l2_writeOutputs' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'IL_LOOP' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:205) in function 'tdf4_accum_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ACCUM_LOOP_OUTER' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:171) in function 'tdf4_accum_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DP_OUTER_3' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:149) in function 'tdf4_dot_product' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_85_1' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3_conv_stages.h:85) in function 'tdf3_writeOutputs_unaligned' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'IL_LOOP' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3.cpp:59) in function 'tdf3_accum_2' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'DP_OUTER_1' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3_conv_stages.h:147) in function 'tdf3_dot_product' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'DP_OUTER_2' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3_conv_stages.h:148) in function 'tdf3_dot_product' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DP_OUTER_3' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3_conv_stages.h:149) in function 'tdf3_dot_product' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'FL4' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3_conv_stages.h:47) in function 'tdf3_readFilters' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'FL5' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3_conv_stages.h:48) in function 'tdf3_readFilters' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'IL_LOOP' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:83) in function 'tdf2_accum_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DP_OUTER_3' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2_conv_stages.h:149) in function 'tdf2_dot_product' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'IL_LOOP' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:104) in function 'tdf1_accum_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'IL_LOOP' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:74) in function 'tdf1_accum_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DP_OUTER_3' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1_conv_stages.h:149) in function 'tdf1_dot_product' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_20_3' (../../layers/axi_in/td_fused_axi_in.cpp:22) in function 'td_fused_axi_in' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ACCUM_LOOP_OUTER' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12.cpp:25) in function 'tdf12_accum_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ACCUM_LOOP_OUTER' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:132) in function 'tdf11_accum_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ACCUM_LOOP_OUTER' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:132) in function 'tdf10_accum_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ACCUM_LOOP_OUTER' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9.cpp:25) in function 'tdf9_accum_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ACCUM_LOOP_OUTER' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8.cpp:49) in function 'tdf8_accum_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ACCUM_LOOP_OUTER' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:132) in function 'tdf7_accum_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ACCUM_LOOP_OUTER' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6.cpp:25) in function 'tdf6_accum_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ACCUM_LOOP_OUTER' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:49) in function 'tdf5_accum_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ACCUM_LOOP_OUTER' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:132) in function 'tdf4_accum_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ACCUM_LOOP_OUTER' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3.cpp:25) in function 'tdf3_accum_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ACCUM_LOOP_OUTER' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:49) in function 'tdf2_accum_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'IL_LOOP' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:44) in function 'tdf1_accum_1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'WRPC_LOOP' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12.cpp:67) in function 'tdf12_accum_2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'DP_OUTER_1' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12_conv_stages.h:147) in function 'tdf12_dot_product' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'DP_OUTER_2' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12_conv_stages.h:148) in function 'tdf12_dot_product' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'DP_OUTER_3' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12_conv_stages.h:149) in function 'tdf12_dot_product' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'DP_INNER' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12_conv_stages.h:152) in function 'tdf12_dot_product' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'FL4' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12_conv_stages.h:47) in function 'tdf12_readFilters' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'FL5' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12_conv_stages.h:48) in function 'tdf12_readFilters' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'FL6' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12_conv_stages.h:49) in function 'tdf12_readFilters' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'IL6' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12_conv_stages.h:25) in function 'tdf12_readInputs' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_104_2' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:104) in function 'tdf11_l2_writeOutputs' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'L2_MUL' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:20) in function 'tdf11_l2_multiply' partially with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ACCUM_LOOP_INNER' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:173) in function 'tdf11_accum_2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'DP_INNER' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:152) in function 'tdf11_dot_product' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_104_2' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:104) in function 'tdf10_l2_writeOutputs' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'L2_MUL' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:20) in function 'tdf10_l2_multiply' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ACCUM_LOOP_INNER' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:173) in function 'tdf10_accum_2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'DP_INNER' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:152) in function 'tdf10_dot_product' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_85_1' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9_conv_stages.h:85) in function 'tdf9_writeOutputs_unaligned' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'DP_OUTER_1' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9_conv_stages.h:147) in function 'tdf9_dot_product' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'DP_OUTER_2' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9_conv_stages.h:148) in function 'tdf9_dot_product' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'DP_INNER' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9_conv_stages.h:152) in function 'tdf9_dot_product' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'FL4' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9_conv_stages.h:47) in function 'tdf9_readFilters' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'FL5' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9_conv_stages.h:48) in function 'tdf9_readFilters' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'DP_INNER' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8_conv_stages.h:152) in function 'tdf8_dot_product' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_104_2' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:104) in function 'tdf7_l2_writeOutputs' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'L2_MUL' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:20) in function 'tdf7_l2_multiply' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ACCUM_LOOP_INNER' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:173) in function 'tdf7_accum_2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'DP_INNER' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:152) in function 'tdf7_dot_product' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_85_1' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6_conv_stages.h:85) in function 'tdf6_writeOutputs_unaligned' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'DP_OUTER_1' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6_conv_stages.h:147) in function 'tdf6_dot_product' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'DP_OUTER_2' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6_conv_stages.h:148) in function 'tdf6_dot_product' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'DP_INNER' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6_conv_stages.h:152) in function 'tdf6_dot_product' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'FL4' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6_conv_stages.h:47) in function 'tdf6_readFilters' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'FL5' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6_conv_stages.h:48) in function 'tdf6_readFilters' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'WRPC_LOOP' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:91) in function 'tdf5_accum_2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'DP_INNER' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5_conv_stages.h:152) in function 'tdf5_dot_product' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_104_2' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:104) in function 'tdf4_l2_writeOutputs' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'WRPC_LOOP' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:213) in function 'tdf4_accum_3' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'ACCUM_LOOP_INNER' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:173) in function 'tdf4_accum_2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'DP_INNER' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:152) in function 'tdf4_dot_product' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_85_1' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3_conv_stages.h:85) in function 'tdf3_writeOutputs_unaligned' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'WRPC_LOOP' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3.cpp:67) in function 'tdf3_accum_2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'DP_OUTER_1' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3_conv_stages.h:147) in function 'tdf3_dot_product' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'DP_OUTER_2' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3_conv_stages.h:148) in function 'tdf3_dot_product' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'DP_INNER' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3_conv_stages.h:152) in function 'tdf3_dot_product' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'FL4' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3_conv_stages.h:47) in function 'tdf3_readFilters' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'FL5' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3_conv_stages.h:48) in function 'tdf3_readFilters' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'WRPC_LOOP' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:91) in function 'tdf2_accum_2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'DP_INNER' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2_conv_stages.h:152) in function 'tdf2_dot_product' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'WRPC_LOOP' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:112) in function 'tdf1_accum_3' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'WRPC_LOOP' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:82) in function 'tdf1_accum_2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'DP_INNER' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1_conv_stages.h:152) in function 'tdf1_dot_product' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_26_4' (../../layers/axi_in/td_fused_axi_in.cpp:26) in function 'td_fused_axi_in' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ACCUM_LOOP_INNER' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12.cpp:27) in function 'tdf12_accum_1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ACCUM_LOOP_INNER' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:134) in function 'tdf11_accum_1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ACCUM_LOOP_INNER' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:134) in function 'tdf10_accum_1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ACCUM_LOOP_INNER' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9.cpp:27) in function 'tdf9_accum_1' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ACCUM_LOOP_INNER' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8.cpp:51) in function 'tdf8_accum_1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ACCUM_LOOP_INNER' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:134) in function 'tdf7_accum_1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ACCUM_LOOP_INNER' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6.cpp:27) in function 'tdf6_accum_1' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ACCUM_LOOP_INNER' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:51) in function 'tdf5_accum_1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ACCUM_LOOP_INNER' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:134) in function 'tdf4_accum_1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ACCUM_LOOP_INNER' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3.cpp:27) in function 'tdf3_accum_1' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ACCUM_LOOP_INNER' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:51) in function 'tdf2_accum_1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'WRPC_LOOP' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:52) in function 'tdf1_accum_1' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3.cpp:155) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec.0' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.0' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3.cpp:155) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.0.0' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3.cpp:155) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6.cpp:124) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6.cpp:125) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec.0' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6.cpp:124) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.0' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6.cpp:125) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.0.0' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6.cpp:125) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9.cpp:124) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9.cpp:125) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec.0' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9.cpp:124) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.0' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9.cpp:125) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.0.0' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9.cpp:125) in dimension 1 automatically.
WARNING: [XFORM 203-135] Cannot reshape array 'tdf1_filters' (td_fused.cpp:100): incorrect reshape factor 1.
WARNING: [XFORM 203-135] Cannot reshape array 'tdf3_filters' (td_fused.cpp:102): incorrect reshape factor 1.
WARNING: [XFORM 203-135] Cannot reshape array 'tdf6_filters' (td_fused.cpp:106): incorrect reshape factor 1.
WARNING: [XFORM 203-135] Cannot reshape array 'tdf9_filters' (td_fused.cpp:110): incorrect reshape factor 1.
WARNING: [HLS 200-1476] Applying partition directive (td_fused.cpp:101:4) and reshape directive (td_fused.cpp:102:9) on the same variable 'tdf2_filters' (td_fused.cpp:101) may lead to unexpected synthesis behaviors.\

WARNING: [HLS 200-1476] Applying partition directive (td_fused.cpp:103:4) and reshape directive (td_fused.cpp:104:9) on the same variable 'tdf4_filters' (td_fused.cpp:103) may lead to unexpected synthesis behaviors.\

WARNING: [HLS 200-1476] Applying partition directive (td_fused.cpp:105:4) and reshape directive (td_fused.cpp:106:9) on the same variable 'tdf5_filters' (td_fused.cpp:105) may lead to unexpected synthesis behaviors.\

WARNING: [HLS 200-1476] Applying partition directive (td_fused.cpp:107:4) and reshape directive (td_fused.cpp:108:9) on the same variable 'tdf7_filters' (td_fused.cpp:107) may lead to unexpected synthesis behaviors.\

WARNING: [HLS 200-1476] Applying partition directive (td_fused.cpp:109:4) and reshape directive (td_fused.cpp:110:9) on the same variable 'tdf8_filters' (td_fused.cpp:109) may lead to unexpected synthesis behaviors.\

WARNING: [HLS 200-1476] Applying partition directive (td_fused.cpp:111:4) and reshape directive (td_fused.cpp:112:9) on the same variable 'tdf10_filters' (td_fused.cpp:111) may lead to unexpected synthesis behaviors.\

WARNING: [HLS 200-1476] Applying partition directive (td_fused.cpp:113:4) and reshape directive (td_fused.cpp:114:9) on the same variable 'tdf11_filters' (td_fused.cpp:113) may lead to unexpected synthesis behaviors.\

WARNING: [HLS 200-1476] Applying partition directive (td_fused.cpp:115:4) and reshape directive (td_fused.cpp:116:9) on the same variable 'tdf12_filters' (td_fused.cpp:115) may lead to unexpected synthesis behaviors.\

WARNING: [XFORM 203-135] Cannot reshape array 'tdf1_filters' (td_fused.cpp:100): incorrect reshape factor 1.
WARNING: [XFORM 203-135] Cannot reshape array 'tdf3_filters' (td_fused.cpp:102): incorrect reshape factor 1.
WARNING: [XFORM 203-135] Cannot reshape array 'tdf6_filters' (td_fused.cpp:106): incorrect reshape factor 1.
WARNING: [XFORM 203-135] Cannot reshape array 'tdf9_filters' (td_fused.cpp:110): incorrect reshape factor 1.
INFO: [XFORM 203-131] Reshaping array 'tdf2_filters' (td_fused.cpp:101) in dimension 4 with a cyclic factor of 2.
INFO: [XFORM 203-131] Reshaping array 'tdf4_filters' (td_fused.cpp:103) in dimension 4 with a cyclic factor of 4.
INFO: [XFORM 203-131] Reshaping array 'tdf5_filters' (td_fused.cpp:105) in dimension 4 with a cyclic factor of 2.
INFO: [XFORM 203-131] Reshaping array 'tdf7_filters' (td_fused.cpp:107) in dimension 4 with a cyclic factor of 4.
INFO: [XFORM 203-131] Reshaping array 'tdf8_filters' (td_fused.cpp:109) in dimension 4 with a cyclic factor of 2.
INFO: [XFORM 203-131] Reshaping array 'tdf10_filters' (td_fused.cpp:111) in dimension 4 with a cyclic factor of 4.
INFO: [XFORM 203-131] Reshaping array 'tdf11_filters' (td_fused.cpp:113) in dimension 4 with a cyclic factor of 4.
INFO: [XFORM 203-131] Reshaping array 'tdf12_filters' (td_fused.cpp:115) in dimension 4 with a cyclic factor of 2.
INFO: [XFORM 203-131] Reshaping array 'tdf1_adjustments' (td_fused.cpp:118) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'tdf2_adjustments' (td_fused.cpp:119) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'tdf3_adjustments' (td_fused.cpp:120) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'tdf4_adjustments' (td_fused.cpp:121) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'tdf4_l2_adjustments' (td_fused.cpp:122) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'tdf5_adjustments' (td_fused.cpp:123) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'tdf6_adjustments' (td_fused.cpp:124) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'tdf7_adjustments' (td_fused.cpp:125) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'tdf7_l2_adjustments' (td_fused.cpp:126) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'tdf8_adjustments' (td_fused.cpp:127) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'tdf9_adjustments' (td_fused.cpp:128) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'tdf10_adjustments' (td_fused.cpp:129) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'tdf10_l2_adjustments' (td_fused.cpp:130) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'tdf11_adjustments' (td_fused.cpp:131) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'tdf11_l2_adjustments' (td_fused.cpp:132) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'tdf12_adjustments' (td_fused.cpp:133) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'tdf1_fmaps' (td_fused.cpp:55) in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'tdf2_fmaps' (td_fused.cpp:56) in dimension 3 with a cyclic factor of 4.
INFO: [XFORM 203-131] Reshaping array 'tdf3_fmaps' (td_fused.cpp:57) in dimension 3 with a cyclic factor of 4.
INFO: [XFORM 203-131] Reshaping array 'tdf4_fmaps' (td_fused.cpp:58) in dimension 3 with a cyclic factor of 4.
INFO: [XFORM 203-131] Reshaping array 'tdf5_fmaps' (td_fused.cpp:59) in dimension 3 with a cyclic factor of 4.
INFO: [XFORM 203-131] Reshaping array 'tdf6_fmaps' (td_fused.cpp:60) in dimension 3 with a cyclic factor of 4.
INFO: [XFORM 203-131] Reshaping array 'tdf7_fmaps' (td_fused.cpp:61) in dimension 3 with a cyclic factor of 4.
INFO: [XFORM 203-131] Reshaping array 'tdf8_fmaps' (td_fused.cpp:62) in dimension 3 with a cyclic factor of 4.
INFO: [XFORM 203-131] Reshaping array 'tdf9_fmaps' (td_fused.cpp:63) in dimension 3 with a cyclic factor of 4.
INFO: [XFORM 203-131] Reshaping array 'tdf10_fmaps' (td_fused.cpp:64) in dimension 3 with a cyclic factor of 4.
INFO: [XFORM 203-131] Reshaping array 'tdf11_fmaps' (td_fused.cpp:65) in dimension 3 with a cyclic factor of 4.
INFO: [XFORM 203-131] Reshaping array 'tdf12_fmaps' (td_fused.cpp:66) in dimension 3 with a cyclic factor of 4.
INFO: [XFORM 203-131] Reshaping array 'final_fmaps' (td_fused.cpp:67) in dimension 3 with a cyclic factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_19_3' (../../layers/axi_out/td_fused_axi_out.cpp:19) in function 'td_fused_axi_out' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'IL6' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3_conv_stages.h:25) in function 'tdf3_readInputs' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'IL6' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6_conv_stages.h:25) in function 'tdf6_readInputs' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'IL6' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9_conv_stages.h:25) in function 'tdf9_readInputs' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'ifmap_vec' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:220) in dimension 3 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'weight_vecs' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:221) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'products' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:222) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sums' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:223) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputs' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:224) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_indices' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:227) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_indices' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:228) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ifmap_vec' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:307) in dimension 3 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_vecs' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:308) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'products' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:309) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sums' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:310) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'intermediate_fmaps' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:311) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'indices' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:314) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accum3_out_0' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:356) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accum3_out_1' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:357) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accum3_out_2' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:358) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accum3_out_3' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:359) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'l2_products' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:374) in dimension 2 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'l2_partial_sums' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:379) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'ifmap_vec' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:220) in dimension 3 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'weight_vecs' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:221) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'products' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:222) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sums' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:223) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputs' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:224) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_indices' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:227) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_indices' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:228) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ifmap_vec' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:277) in dimension 3 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_vecs' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:278) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'products' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:279) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sums' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:280) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'intermediate_fmaps' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:281) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'indices' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:284) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'l2_products' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:332) in dimension 2 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'l2_partial_sums' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:337) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'ifmap_vec' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8.cpp:190) in dimension 3 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'weight_vecs' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8.cpp:191) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'products' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8.cpp:192) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sums' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8.cpp:193) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputs' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_indices' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8.cpp:197) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_indices' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8.cpp:198) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ifmap_vec' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:277) in dimension 3 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_vecs' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:278) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'products' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:279) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sums' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:280) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'intermediate_fmaps' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:281) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'indices' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:284) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'l2_products' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:332) in dimension 2 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'l2_partial_sums' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:337) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'ifmap_vec' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:277) in dimension 3 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_vecs' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:278) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'products' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:279) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sums' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:280) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'intermediate_fmaps' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:281) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'indices' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:284) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'l2_products' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:332) in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'l2_partial_sums' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:337) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'ifmap_vec' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12.cpp:154) in dimension 3 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'weight_vecs' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12.cpp:155) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'products' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12.cpp:156) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sums' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12.cpp:157) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputs' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12.cpp:158) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'indices' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12.cpp:161) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_vecs' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:244) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'products' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:245) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sums' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:246) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputs' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:247) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_indices' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:250) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_indices' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:251) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accum3_out_0' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:289) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accum3_out_1' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:290) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accum3_out_2' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:291) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accum3_out_3' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:292) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sums' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3.cpp:157) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputs' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3.cpp:158) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'indices' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3.cpp:161) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accum2_out_0' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3.cpp:181) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sums' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6.cpp:127) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputs' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6.cpp:128) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'indices' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6.cpp:131) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sums' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9.cpp:127) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputs' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9.cpp:128) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'indices' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9.cpp:131) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_vals.3'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_vals.4'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputRow.4'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_vals.5'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputRow.5'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_vals'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputRow'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputRow.3'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'quad' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:84) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'quad' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:84) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'quad' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:84) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'quad' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:84) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tdf1_filters' (td_fused.cpp:100) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'tdf2_filters' (td_fused.cpp:101) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'tdf4_filters' (td_fused.cpp:103) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'tdf4_l2_filters' (td_fused.cpp:104) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'tdf5_filters' (td_fused.cpp:105) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'tdf7_filters' (td_fused.cpp:107) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'tdf7_l2_filters' (td_fused.cpp:108) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'tdf8_filters' (td_fused.cpp:109) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'tdf10_filters' (td_fused.cpp:111) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'tdf10_l2_filters' (td_fused.cpp:112) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'tdf11_filters' (td_fused.cpp:113) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'tdf11_l2_filters' (td_fused.cpp:114) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'tdf12_filters' (td_fused.cpp:115) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'vals' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'psum' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'psum' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'psum' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vals' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:87) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vals' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:209) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'psum' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vals' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vals' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:87) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vals' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:108) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vals' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'psum' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12.cpp:21) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'psum' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:128) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'psum' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:128) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'psum' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9.cpp:21) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'psum' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'psum' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:128) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'psum' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6.cpp:21) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'psum' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'psum' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:128) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'psum' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3.cpp:21) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'psum' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vals' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_vecs' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:221) in dimension 4 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'products' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:222) in dimension 2 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'weight_vecs' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:308) in dimension 4 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'products' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:309) in dimension 2 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_vecs' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:221) in dimension 4 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'products' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:222) in dimension 2 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'weight_vecs' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:278) in dimension 4 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'products' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:279) in dimension 2 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_vecs' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8.cpp:191) in dimension 4 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'products' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8.cpp:192) in dimension 2 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'weight_vecs' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:278) in dimension 4 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'products' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:279) in dimension 2 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_vecs' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:278) in dimension 4 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'products' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:279) in dimension 2 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_vecs' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12.cpp:155) in dimension 4 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'products' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12.cpp:156) in dimension 2 with a cyclic factor 2.
INFO: [XFORM 203-102] Partitioning array 'products' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3.cpp:156) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'products' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6.cpp:126) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'products' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9.cpp:126) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs22.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs22.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec.0' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec.1' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.0.0' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12.cpp:155) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.0.1' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12.cpp:155) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.1.0' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12.cpp:155) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.1.1' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12.cpp:155) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec.0.0' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec.1.0' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12.cpp:154) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.0.0.0' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12.cpp:155) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.0.1.0' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12.cpp:155) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.1.0.0' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12.cpp:155) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.1.1.0' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12.cpp:155) in dimension 1 automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop TOP_LOOP (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:240)  of function 'tdf1.1'.
INFO: [XFORM 203-721] Extract dataflow region from loop TOP_LOOP (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12.cpp:151)  of function 'tdf12.1'.
INFO: [XFORM 203-721] Extract dataflow region from loop TOP_LOOP (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:272)  of function 'tdf11.1'.
INFO: [XFORM 203-721] Extract dataflow region from loop TOP_LOOP (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:272)  of function 'tdf10.1'.
INFO: [XFORM 203-721] Extract dataflow region from loop TOP_LOOP (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8.cpp:187)  of function 'tdf8.1'.
INFO: [XFORM 203-721] Extract dataflow region from loop TOP_LOOP (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:272)  of function 'tdf7.1'.
INFO: [XFORM 203-721] Extract dataflow region from loop TOP_LOOP (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:217)  of function 'tdf5.1'.
INFO: [XFORM 203-721] Extract dataflow region from loop TOP_LOOP (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:302)  of function 'tdf4.1'.
INFO: [XFORM 203-721] Extract dataflow region from loop TOP_LOOP (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:217)  of function 'tdf2.1'.
INFO: [XFORM 203-721] Extract dataflow region from loop TOP_LOOP (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9.cpp:121)  of function 'tdf9.1'.
INFO: [XFORM 203-721] Extract dataflow region from loop TOP_LOOP (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6.cpp:121)  of function 'tdf6.1'.
INFO: [XFORM 203-721] Extract dataflow region from loop TOP_LOOP (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3.cpp:151)  of function 'tdf3.1'.
INFO: [HLS 200-988] Store statement on variable  'sums[0]41' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:246) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:240:16)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[1]42' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:246) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:240:16)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[2]43' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:246) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:240:16)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[3]44' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:246) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:240:16)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[0]18' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12.cpp:157) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP476' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12.cpp:151:16)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[1]19' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12.cpp:157) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP476' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12.cpp:151:16)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[0]49' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:280) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP477' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:272:16)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[1]50' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:280) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP477' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:272:16)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[2]51' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:280) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP477' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:272:16)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[3]52' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:280) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP477' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:272:16)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[0]49' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:280) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP478' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:272:16)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[1]50' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:280) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP478' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:272:16)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[2]51' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:280) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP478' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:272:16)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[3]52' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:280) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP478' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:272:16)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[0]30' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8.cpp:193) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP479' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8.cpp:187:16)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[1]31' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8.cpp:193) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP479' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8.cpp:187:16)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[2]32' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8.cpp:193) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP479' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8.cpp:187:16)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[3]33' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8.cpp:193) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP479' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8.cpp:187:16)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[0]49' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:280) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP480' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:272:16)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[1]50' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:280) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP480' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:272:16)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[2]51' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:280) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP480' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:272:16)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[3]52' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:280) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP480' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:272:16)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[0]34' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:223) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP481' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:217:16)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[1]35' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:223) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP481' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:217:16)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[2]36' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:223) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP481' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:217:16)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[3]37' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:223) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP481' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:217:16)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[0]65' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:310) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP482' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:302:16)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[1]66' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:310) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP482' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:302:16)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[2]67' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:310) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP482' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:302:16)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[3]68' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:310) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP482' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:302:16)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[0]34' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:223) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP483' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:217:16)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[1]35' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:223) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP483' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:217:16)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[2]36' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:223) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP483' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:217:16)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[3]37' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:223) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP483' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:217:16)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[0]8' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9.cpp:127) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP484' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9.cpp:121:16)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[0]8' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6.cpp:127) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP485' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6.cpp:121:16)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[0]12' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3.cpp:157) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP486' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3.cpp:151:16)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_TOP_LOOP' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:240:15), detected/extracted 26 process function(s): 
	 'tdf1_get_next_ijk'
	 'tdf1_readInputs'
	 'tdf1_readFilters'
	 'tdf1_dot_product'
	 'tdf1_accum_1'
	 'tdf1_accum_1'
	 'tdf1_accum_1'
	 'tdf1_accum_1'
	 'tdf1_accum_2'
	 'tdf1_accum_2'
	 'tdf1_accum_2'
	 'tdf1_accum_2'
	 'tdf1_accum_3'
	 'tdf1_accum_3'
	 'tdf1_accum_3'
	 'tdf1_accum_3'
	 'tdf1_accum_4'
	 'Block_entry_proc_proc'
	 'tdf1_accum_4'
	 'Block_entry_proc_proc491'
	 'tdf1_accum_4'
	 'Block_entry_proc_proc492'
	 'tdf1_accum_4'
	 'Block_entry_proc_proc493'
	 'tdf1_adjust'
	 'tdf1_poolOutputs'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_TOP_LOOP483' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:217:15), detected/extracted 22 process function(s): 
	 'tdf2_get_next_ijk'
	 'tdf2_readInputs'
	 'tdf2_readFilters'
	 'tdf2_dot_product'
	 'tdf2_accum_1'
	 'tdf2_accum_1'
	 'tdf2_accum_1'
	 'tdf2_accum_1'
	 'tdf2_accum_2'
	 'tdf2_accum_2'
	 'tdf2_accum_2'
	 'tdf2_accum_2'
	 'tdf2_accum_3'
	 'Block_entry_proc_proc498'
	 'tdf2_accum_3'
	 'Block_entry_proc_proc499'
	 'tdf2_accum_3'
	 'Block_entry_proc_proc500'
	 'tdf2_accum_3'
	 'Block_entry_proc_proc501'
	 'tdf2_adjust'
	 'tdf2_poolOutputs'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_TOP_LOOP486' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3.cpp:151:15), detected/extracted 10 process function(s): 
	 'tdf3_get_next_ijk'
	 'tdf3_readInputs'
	 'tdf3_readFilters'
	 'tdf3_dot_product'
	 'tdf3_accum_1'
	 'tdf3_accum_2'
	 'tdf3_accum_3'
	 'Block_entry_proc_proc506'
	 'tdf3_adjust'
	 'tdf3_writeOutputs_unaligned'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_TOP_LOOP482' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:302:2), detected/extracted 28 process function(s): 
	 'tdf4_get_next_ijk'
	 'tdf4_readInputs'
	 'tdf4_readFilters'
	 'tdf4_dot_product'
	 'tdf4_accum_1'
	 'tdf4_accum_1'
	 'tdf4_accum_1'
	 'tdf4_accum_1'
	 'tdf4_accum_2'
	 'tdf4_accum_2'
	 'tdf4_accum_2'
	 'tdf4_accum_2'
	 'tdf4_accum_3'
	 'tdf4_accum_3'
	 'tdf4_accum_3'
	 'tdf4_accum_3'
	 'tdf4_accum_4'
	 'Block_entry_proc_proc512'
	 'tdf4_accum_4'
	 'Block_entry_proc_proc513'
	 'tdf4_accum_4'
	 'Block_entry_proc_proc514'
	 'tdf4_accum_4'
	 'Block_entry_proc_proc515'
	 'tdf4_adjust'
	 'tdf4_l2_multiply'
	 'tdf4_l2_accum'
	 'tdf4_l2_writeOutputs.1'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_TOP_LOOP481' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:217:15), detected/extracted 22 process function(s): 
	 'tdf5_get_next_ijk'
	 'tdf5_readInputs'
	 'tdf5_readFilters'
	 'tdf5_dot_product'
	 'tdf5_accum_1'
	 'tdf5_accum_1'
	 'tdf5_accum_1'
	 'tdf5_accum_1'
	 'tdf5_accum_2'
	 'tdf5_accum_2'
	 'tdf5_accum_2'
	 'tdf5_accum_2'
	 'tdf5_accum_3'
	 'Block_entry_proc_proc520'
	 'tdf5_accum_3'
	 'Block_entry_proc_proc521'
	 'tdf5_accum_3'
	 'Block_entry_proc_proc522'
	 'tdf5_accum_3'
	 'Block_entry_proc_proc523'
	 'tdf5_adjust'
	 'tdf5_poolOutputs'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_TOP_LOOP485' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6.cpp:121:15), detected/extracted 9 process function(s): 
	 'tdf6_get_next_ijk'
	 'tdf6_readInputs'
	 'tdf6_readFilters'
	 'tdf6_dot_product'
	 'tdf6_accum_1'
	 'tdf6_accum_2'
	 'Block_entry_proc_proc528'
	 'tdf6_adjust'
	 'tdf6_writeOutputs_unaligned'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_TOP_LOOP480' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:272:2), detected/extracted 24 process function(s): 
	 'tdf7_get_next_ijk'
	 'tdf7_readInputs'
	 'tdf7_readFilters'
	 'tdf7_dot_product'
	 'tdf7_accum_1'
	 'tdf7_accum_1'
	 'tdf7_accum_1'
	 'tdf7_accum_1'
	 'tdf7_accum_2'
	 'tdf7_accum_2'
	 'tdf7_accum_2'
	 'tdf7_accum_2'
	 'tdf7_accum_3'
	 'Block_entry_proc_proc534'
	 'tdf7_accum_3'
	 'Block_entry_proc_proc535'
	 'tdf7_accum_3'
	 'Block_entry_proc_proc536'
	 'tdf7_accum_3'
	 'Block_entry_proc_proc537'
	 'tdf7_adjust'
	 'tdf7_l2_multiply'
	 'tdf7_l2_accum'
	 'tdf7_l2_writeOutputs.1'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_TOP_LOOP479' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8.cpp:187:15), detected/extracted 18 process function(s): 
	 'tdf8_get_next_ijk'
	 'tdf8_readInputs'
	 'tdf8_readFilters'
	 'tdf8_dot_product'
	 'tdf8_accum_1'
	 'tdf8_accum_1'
	 'tdf8_accum_1'
	 'tdf8_accum_1'
	 'tdf8_accum_2'
	 'Block_entry_proc_proc542'
	 'tdf8_accum_2'
	 'Block_entry_proc_proc543'
	 'tdf8_accum_2'
	 'Block_entry_proc_proc544'
	 'tdf8_accum_2'
	 'Block_entry_proc_proc545'
	 'tdf8_adjust'
	 'tdf8_poolOutputs'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_TOP_LOOP484' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9.cpp:121:15), detected/extracted 9 process function(s): 
	 'tdf9_get_next_ijk'
	 'tdf9_readInputs'
	 'tdf9_readFilters'
	 'tdf9_dot_product'
	 'tdf9_accum_1'
	 'tdf9_accum_2'
	 'Block_entry_proc_proc550'
	 'tdf9_adjust'
	 'tdf9_writeOutputs_unaligned'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_TOP_LOOP478' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:272:2), detected/extracted 24 process function(s): 
	 'tdf10_get_next_ijk'
	 'tdf10_readInputs'
	 'tdf10_readFilters'
	 'tdf10_dot_product'
	 'tdf10_accum_1'
	 'tdf10_accum_1'
	 'tdf10_accum_1'
	 'tdf10_accum_1'
	 'tdf10_accum_2'
	 'tdf10_accum_2'
	 'tdf10_accum_2'
	 'tdf10_accum_2'
	 'tdf10_accum_3'
	 'Block_entry_proc_proc556'
	 'tdf10_accum_3'
	 'Block_entry_proc_proc557'
	 'tdf10_accum_3'
	 'Block_entry_proc_proc558'
	 'tdf10_accum_3'
	 'Block_entry_proc_proc559'
	 'tdf10_adjust'
	 'tdf10_l2_multiply'
	 'tdf10_l2_accum'
	 'tdf10_l2_writeOutputs.1'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_TOP_LOOP477' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:272:2), detected/extracted 24 process function(s): 
	 'tdf11_get_next_ijk'
	 'tdf11_readInputs'
	 'tdf11_readFilters'
	 'tdf11_dot_product'
	 'tdf11_accum_1'
	 'tdf11_accum_1'
	 'tdf11_accum_1'
	 'tdf11_accum_1'
	 'tdf11_accum_2'
	 'tdf11_accum_2'
	 'tdf11_accum_2'
	 'tdf11_accum_2'
	 'tdf11_accum_3'
	 'Block_entry_proc_proc565'
	 'tdf11_accum_3'
	 'Block_entry_proc_proc566'
	 'tdf11_accum_3'
	 'Block_entry_proc_proc567'
	 'tdf11_accum_3'
	 'Block_entry_proc_proc568'
	 'tdf11_adjust'
	 'tdf11_l2_multiply'
	 'tdf11_l2_accum'
	 'tdf11_l2_writeOutputs.1'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_TOP_LOOP476' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12.cpp:151:15), detected/extracted 14 process function(s): 
	 'tdf12_get_next_ijk'
	 'tdf12_readInputs'
	 'tdf12_readFilters'
	 'tdf12_dot_product'
	 'tdf12_accum_1'
	 'tdf12_accum_1'
	 'tdf12_accum_2'
	 'tdf12_accum_2'
	 'tdf12_accum_3'
	 'Block_entry_proc_proc573'
	 'tdf12_accum_3'
	 'Block_entry_proc_proc574'
	 'tdf12_adjust'
	 'tdf12_writeOutputs_unaligned'.
INFO: [XFORM 203-712] Applying dataflow to function 'td_fused' (td_fused.cpp:14), detected/extracted 14 process function(s): 
	 'td_fused_axi_in'
	 'tdf1.1'
	 'tdf2.1'
	 'tdf3.1'
	 'tdf4.1'
	 'tdf5.1'
	 'tdf6.1'
	 'tdf7.1'
	 'tdf8.1'
	 'tdf9.1'
	 'tdf10.1'
	 'tdf11.1'
	 'tdf12.1'
	 'td_fused_axi_out'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tdf8_get_next_ijk'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_signbit.h:12:16) to (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:103:17) in function 'tdf7_l2_writeOutputs.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tdf5_get_next_ijk'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_signbit.h:12:16) to (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:103:17) in function 'tdf4_l2_writeOutputs.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:132:31) in function 'tdf4_accum_1'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tdf2_get_next_ijk'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tdf1_get_next_ijk'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:104:13) to (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:118:28) in function 'tdf1_accum_3.3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:104:13) to (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:118:28) in function 'tdf1_accum_3.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:104:13) to (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:118:28) in function 'tdf1_accum_3.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:104:13) to (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:118:28) in function 'tdf1_accum_3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:44:13) in function 'tdf1_accum_1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12_conv_stages.h:85:33) to (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12_conv_stages.h:86:30) in function 'tdf12_writeOutputs_unaligned'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_signbit.h:12:16) to (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12_conv_stages.h:223:18) in function 'tdf12_adjust'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_signbit.h:12:16) to (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:103:17) in function 'tdf11_l2_writeOutputs.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_signbit.h:12:16) to (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:103:17) in function 'tdf10_l2_writeOutputs.1'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 28.86 seconds. CPU system time: 0.46 seconds. Elapsed time: 31.67 seconds; current allocated memory: 461.203 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'IL5' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8_conv_stages.h:20:21) in function 'tdf8_readInputs'.
INFO: [XFORM 203-541] Flattening a loop nest 'IL4' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8_conv_stages.h:19:18) in function 'tdf8_readInputs'.
INFO: [XFORM 203-541] Flattening a loop nest 'FL5' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8_conv_stages.h:48:26) in function 'tdf8_readFilters'.
INFO: [XFORM 203-541] Flattening a loop nest 'FL4' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8_conv_stages.h:47:23) in function 'tdf8_readFilters'.
INFO: [XFORM 203-541] Flattening a loop nest 'DP_OUTER_2' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8_conv_stages.h:148:33) in function 'tdf8_dot_product'.
INFO: [XFORM 203-541] Flattening a loop nest 'DP_OUTER_1' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8_conv_stages.h:147:28) in function 'tdf8_dot_product'.
INFO: [XFORM 203-541] Flattening a loop nest 'IL5' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:20:21) in function 'tdf7_readInputs'.
INFO: [XFORM 203-541] Flattening a loop nest 'IL4' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:19:18) in function 'tdf7_readInputs'.
INFO: [XFORM 203-541] Flattening a loop nest 'FL5' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:48:26) in function 'tdf7_readFilters'.
INFO: [XFORM 203-541] Flattening a loop nest 'FL4' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:47:23) in function 'tdf7_readFilters'.
INFO: [XFORM 203-541] Flattening a loop nest 'DP_OUTER_2' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:148:33) in function 'tdf7_dot_product'.
INFO: [XFORM 203-541] Flattening a loop nest 'DP_OUTER_1' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:147:28) in function 'tdf7_dot_product'.
INFO: [XFORM 203-541] Flattening a loop nest 'IL5' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5_conv_stages.h:20:21) in function 'tdf5_readInputs'.
INFO: [XFORM 203-541] Flattening a loop nest 'IL4' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5_conv_stages.h:19:18) in function 'tdf5_readInputs'.
INFO: [XFORM 203-541] Flattening a loop nest 'FL5' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5_conv_stages.h:48:26) in function 'tdf5_readFilters'.
INFO: [XFORM 203-541] Flattening a loop nest 'FL4' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5_conv_stages.h:47:23) in function 'tdf5_readFilters'.
INFO: [XFORM 203-541] Flattening a loop nest 'DP_OUTER_2' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5_conv_stages.h:148:33) in function 'tdf5_dot_product'.
INFO: [XFORM 203-541] Flattening a loop nest 'DP_OUTER_1' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5_conv_stages.h:147:28) in function 'tdf5_dot_product'.
INFO: [XFORM 203-541] Flattening a loop nest 'IL5' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:20:21) in function 'tdf4_readInputs'.
INFO: [XFORM 203-541] Flattening a loop nest 'IL4' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:19:18) in function 'tdf4_readInputs'.
INFO: [XFORM 203-541] Flattening a loop nest 'FL5' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:48:26) in function 'tdf4_readFilters'.
INFO: [XFORM 203-541] Flattening a loop nest 'FL4' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:47:23) in function 'tdf4_readFilters'.
INFO: [XFORM 203-541] Flattening a loop nest 'DP_OUTER_2' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:148:33) in function 'tdf4_dot_product'.
INFO: [XFORM 203-541] Flattening a loop nest 'DP_OUTER_1' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:147:28) in function 'tdf4_dot_product'.
INFO: [XFORM 203-541] Flattening a loop nest 'IL5' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2_conv_stages.h:20:21) in function 'tdf2_readInputs'.
INFO: [XFORM 203-541] Flattening a loop nest 'IL4' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2_conv_stages.h:19:18) in function 'tdf2_readInputs'.
INFO: [XFORM 203-541] Flattening a loop nest 'FL5' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2_conv_stages.h:48:26) in function 'tdf2_readFilters'.
INFO: [XFORM 203-541] Flattening a loop nest 'FL4' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2_conv_stages.h:47:23) in function 'tdf2_readFilters'.
INFO: [XFORM 203-541] Flattening a loop nest 'DP_OUTER_2' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2_conv_stages.h:148:33) in function 'tdf2_dot_product'.
INFO: [XFORM 203-541] Flattening a loop nest 'DP_OUTER_1' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2_conv_stages.h:147:28) in function 'tdf2_dot_product'.
INFO: [XFORM 203-541] Flattening a loop nest 'IL5' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1_conv_stages.h:20:21) in function 'tdf1_readInputs'.
INFO: [XFORM 203-541] Flattening a loop nest 'IL4' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1_conv_stages.h:19:18) in function 'tdf1_readInputs'.
INFO: [XFORM 203-541] Flattening a loop nest 'FL5' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1_conv_stages.h:48:26) in function 'tdf1_readFilters'.
INFO: [XFORM 203-541] Flattening a loop nest 'FL4' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1_conv_stages.h:47:23) in function 'tdf1_readFilters'.
INFO: [XFORM 203-541] Flattening a loop nest 'DP_OUTER_2' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1_conv_stages.h:148:33) in function 'tdf1_dot_product'.
INFO: [XFORM 203-541] Flattening a loop nest 'DP_OUTER_1' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1_conv_stages.h:147:28) in function 'tdf1_dot_product'.
INFO: [XFORM 203-541] Flattening a loop nest 'IL5' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:20:21) in function 'tdf11_readInputs'.
INFO: [XFORM 203-541] Flattening a loop nest 'IL4' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:19:18) in function 'tdf11_readInputs'.
INFO: [XFORM 203-541] Flattening a loop nest 'FL5' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:48:26) in function 'tdf11_readFilters'.
INFO: [XFORM 203-541] Flattening a loop nest 'FL4' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:47:23) in function 'tdf11_readFilters'.
INFO: [XFORM 203-541] Flattening a loop nest 'DP_OUTER_2' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:148:33) in function 'tdf11_dot_product'.
INFO: [XFORM 203-541] Flattening a loop nest 'DP_OUTER_1' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:147:28) in function 'tdf11_dot_product'.
INFO: [XFORM 203-541] Flattening a loop nest 'IL5' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:20:21) in function 'tdf10_readInputs'.
INFO: [XFORM 203-541] Flattening a loop nest 'IL4' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:19:18) in function 'tdf10_readInputs'.
INFO: [XFORM 203-541] Flattening a loop nest 'FL5' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:48:26) in function 'tdf10_readFilters'.
INFO: [XFORM 203-541] Flattening a loop nest 'FL4' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:47:23) in function 'tdf10_readFilters'.
INFO: [XFORM 203-541] Flattening a loop nest 'DP_OUTER_2' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:148:33) in function 'tdf10_dot_product'.
INFO: [XFORM 203-541] Flattening a loop nest 'DP_OUTER_1' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:147:28) in function 'tdf10_dot_product'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_2' (../../layers/axi_out/td_fused_axi_out.cpp:18:38) in function 'td_fused_axi_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (../../layers/axi_out/td_fused_axi_out.cpp:17:35) in function 'td_fused_axi_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_2' (../../layers/axi_in/td_fused_axi_in.cpp:19:17) in function 'td_fused_axi_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (../../layers/axi_in/td_fused_axi_in.cpp:22:9) in function 'td_fused_axi_in'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9.cpp:19).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9.cpp:19).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[2][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[1][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[1][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[2][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[0][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[0][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[3][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[3][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[2][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[1][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[1][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[2][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[0][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[0][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[3][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[3][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8.cpp:43).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8.cpp:43).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8.cpp:43).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8.cpp:43).
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'out_data'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[0][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[1][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[3][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[3][3]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[0][3]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[2][2]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[1][2]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[1][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[2][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[3][2]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[2][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[2][3]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[0][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[3][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[1][3]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[0][2]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[0][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[1][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[3][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[3][3]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[0][3]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[2][2]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[1][2]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[1][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[2][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[3][2]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[2][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[2][3]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[0][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[3][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[1][3]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[0][2]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:165).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:165).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:165).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:165).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:126).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:126).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:126).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:126).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6.cpp:19).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6.cpp:19).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[2][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[3][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[0][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[3][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[2][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[0][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[1][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[1][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[2][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[3][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[0][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[3][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[2][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[0][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[1][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[1][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:43).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:43).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:43).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:43).
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'out_data'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[3][2]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[1][3]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[2][3]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[2][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[3][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[3][3]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[0][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[1][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[3][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[1][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[0][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[0][3]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[2][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[2][2]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[1][2]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[0][2]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[3][2]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[1][3]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[2][3]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[2][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[3][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[3][3]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[0][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[1][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[3][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[1][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[0][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[0][3]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[2][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[2][2]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[1][2]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[0][2]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:165).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:165).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:165).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:165).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:126).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:126).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:126).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:126).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3.cpp:19).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3.cpp:19).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[1][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[0][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[3][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[0][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[2][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[1][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[2][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[3][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[1][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[0][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[3][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[0][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[2][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[1][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[2][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[3][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:43).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:43).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:43).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:43).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[3]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[2]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[3]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[2]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[0][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[0][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[1][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[1][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[0][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[0][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[1][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[1][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12.cpp:19).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12.cpp:19).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12.cpp:19).
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'out_data'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[3][3]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[3][2]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[2][3]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[3][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[0][3]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[3][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[2][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[1][2]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[1][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[1][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[2][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[1][3]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[2][2]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[0][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[0][2]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[0][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[3][3]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[3][2]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[2][3]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[3][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[0][3]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[3][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[2][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[1][2]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[1][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[1][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[2][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[1][3]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[2][2]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[0][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[0][2]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[0][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:165).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:165).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:165).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:165).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:126).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:126).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:126).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:126).
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'out_data'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[2][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[0][3]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[3][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[1][3]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[2][2]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[2][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[3][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[1][2]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[3][3]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[0][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[1][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[0][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[0][2]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[2][3]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[1][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[3][2]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[2][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[0][3]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[3][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[1][3]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[2][2]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[2][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[3][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[1][2]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[3][3]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[0][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[1][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[0][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[0][2]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[2][3]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[1][1]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[3][2]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:165).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:165).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:165).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:165).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:126).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:126).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:126).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:126).
INFO: [HLS 200-472] Inferring partial write operation for 'out_data' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9_conv_stages.h:94:35)
INFO: [HLS 200-472] Inferring partial write operation for 'ifmap_vec[0][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9_conv_stages.h:33:35)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_vecs[0][0][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9_conv_stages.h:55:43)
INFO: [HLS 200-472] Inferring partial write operation for 'products[0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9_conv_stages.h:153:32)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9.cpp:45:15)
INFO: [HLS 200-472] Inferring partial write operation for 'out_data' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8_conv_stages.h:123:41)
INFO: [HLS 200-472] Inferring partial write operation for 'ifmap_vec[0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8_conv_stages.h:33:35)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_vecs[0][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8_conv_stages.h:55:43)
INFO: [HLS 200-472] Inferring partial write operation for 'products[0][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8_conv_stages.h:153:32)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8.cpp:69:15)
INFO: [HLS 200-472] Inferring partial write operation for 'ifmap_vec[0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:33:35)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_vecs[0][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:55:43)
INFO: [HLS 200-472] Inferring partial write operation for 'running_sums' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:93:27)
INFO: [HLS 200-472] Inferring partial write operation for 'out_data' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:109:47)
INFO: [HLS 200-472] Inferring partial write operation for 'l2_products[0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:29:31)
INFO: [HLS 200-472] Inferring partial write operation for 'l2_partial_sums[0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:63:35)
INFO: [HLS 200-472] Inferring partial write operation for 'products[0][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:153:32)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:191:15)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:152:15)
INFO: [HLS 200-472] Inferring partial write operation for 'out_data' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6_conv_stages.h:94:35)
INFO: [HLS 200-472] Inferring partial write operation for 'ifmap_vec[0][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6_conv_stages.h:33:35)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_vecs[0][0][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6_conv_stages.h:55:43)
INFO: [HLS 200-472] Inferring partial write operation for 'products[0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6_conv_stages.h:153:32)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6.cpp:45:15)
INFO: [HLS 200-472] Inferring partial write operation for 'out_data' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5_conv_stages.h:123:41)
INFO: [HLS 200-472] Inferring partial write operation for 'ifmap_vec[0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5_conv_stages.h:33:35)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_vecs[0][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5_conv_stages.h:55:43)
INFO: [HLS 200-472] Inferring partial write operation for 'products[0][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5_conv_stages.h:153:32)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:97:28)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:69:15)
INFO: [HLS 200-472] Inferring partial write operation for 'ifmap_vec[0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:33:35)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_vecs[0][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:55:43)
INFO: [HLS 200-472] Inferring partial write operation for 'running_sums.5' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:93:27)
INFO: [HLS 200-472] Inferring partial write operation for 'out_data' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:109:47)
INFO: [HLS 200-472] Inferring partial write operation for 'l2_products[0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:29:31)
INFO: [HLS 200-472] Inferring partial write operation for 'l2_partial_sums[0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:63:35)
INFO: [HLS 200-472] Inferring partial write operation for 'products[0][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:153:32)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:191:15)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:152:15)
INFO: [HLS 200-472] Inferring partial write operation for 'out_data' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3_conv_stages.h:94:35)
INFO: [HLS 200-472] Inferring partial write operation for 'ifmap_vec[0][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3_conv_stages.h:33:35)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_vecs[0][0][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3_conv_stages.h:55:43)
INFO: [HLS 200-472] Inferring partial write operation for 'products[0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3_conv_stages.h:153:32)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3.cpp:45:15)
INFO: [HLS 200-472] Inferring partial write operation for 'out_data' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2_conv_stages.h:123:41)
INFO: [HLS 200-472] Inferring partial write operation for 'ifmap_vec[0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2_conv_stages.h:33:35)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_vecs[0][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2_conv_stages.h:55:43)
INFO: [HLS 200-472] Inferring partial write operation for 'products[0][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2_conv_stages.h:153:32)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:97:28)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:69:15)
INFO: [HLS 200-472] Inferring partial write operation for 'out_data' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1_conv_stages.h:123:41)
INFO: [HLS 200-472] Inferring partial write operation for 'ifmap_vec' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1_conv_stages.h:33:35)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_vecs[0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1_conv_stages.h:55:43)
INFO: [HLS 200-472] Inferring partial write operation for 'products[0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1_conv_stages.h:153:32)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:88:28)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:58:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_data' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12_conv_stages.h:94:35)
INFO: [HLS 200-472] Inferring partial write operation for 'ifmap_vec[0][0][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12_conv_stages.h:33:35)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_vecs[0][0][0][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12_conv_stages.h:55:43)
INFO: [HLS 200-472] Inferring partial write operation for 'products[0][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12_conv_stages.h:153:32)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12.cpp:73:28)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12.cpp:45:15)
INFO: [HLS 200-472] Inferring partial write operation for 'ifmap_vec[0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:33:35)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_vecs[0][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:55:43)
INFO: [HLS 200-472] Inferring partial write operation for 'running_sums.4' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:93:27)
INFO: [HLS 200-472] Inferring partial write operation for 'out_data' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:109:47)
INFO: [HLS 200-472] Inferring partial write operation for 'l2_products[0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:29:31)
INFO: [HLS 200-472] Inferring partial write operation for 'l2_partial_sums[0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:63:35)
INFO: [HLS 200-472] Inferring partial write operation for 'products[0][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:153:32)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:191:15)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:152:15)
INFO: [HLS 200-472] Inferring partial write operation for 'ifmap_vec[0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:33:35)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_vecs[0][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:55:43)
INFO: [HLS 200-472] Inferring partial write operation for 'running_sums.3' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:93:27)
INFO: [HLS 200-472] Inferring partial write operation for 'out_data' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:109:47)
INFO: [HLS 200-472] Inferring partial write operation for 'l2_products[0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:29:31)
INFO: [HLS 200-472] Inferring partial write operation for 'l2_partial_sums[0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:63:35)
INFO: [HLS 200-472] Inferring partial write operation for 'products[0][0]' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:153:32)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:191:15)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:152:15)
INFO: [HLS 200-472] Inferring partial write operation for 'tdf1_filters[0]' (td_fused.cpp:140:29)
INFO: [HLS 200-472] Inferring partial write operation for 'tdf2_filters[0]' (td_fused.cpp:141:29)
INFO: [HLS 200-472] Inferring partial write operation for 'tdf3_filters' (td_fused.cpp:142:29)
INFO: [HLS 200-472] Inferring partial write operation for 'tdf4_filters[0]' (td_fused.cpp:143:29)
INFO: [HLS 200-472] Inferring partial write operation for 'tdf4_l2_filters[0]' (td_fused.cpp:144:26)
INFO: [HLS 200-472] Inferring partial write operation for 'tdf5_filters[0]' (td_fused.cpp:145:29)
INFO: [HLS 200-472] Inferring partial write operation for 'tdf6_filters' (td_fused.cpp:146:29)
INFO: [HLS 200-472] Inferring partial write operation for 'tdf7_filters[0]' (td_fused.cpp:147:29)
INFO: [HLS 200-472] Inferring partial write operation for 'tdf7_l2_filters[0]' (td_fused.cpp:148:26)
INFO: [HLS 200-472] Inferring partial write operation for 'tdf8_filters[0]' (td_fused.cpp:149:29)
INFO: [HLS 200-472] Inferring partial write operation for 'tdf9_filters' (td_fused.cpp:150:29)
INFO: [HLS 200-472] Inferring partial write operation for 'tdf10_filters[0]' (td_fused.cpp:151:30)
INFO: [HLS 200-472] Inferring partial write operation for 'tdf10_l2_filters[0]' (td_fused.cpp:152:27)
INFO: [HLS 200-472] Inferring partial write operation for 'tdf11_filters[0]' (td_fused.cpp:153:30)
INFO: [HLS 200-472] Inferring partial write operation for 'tdf11_l2_filters[0]' (td_fused.cpp:154:27)
INFO: [HLS 200-472] Inferring partial write operation for 'tdf12_filters[0]' (td_fused.cpp:155:30)
INFO: [HLS 200-472] Inferring partial write operation for 'tdf1_adjustments' (td_fused.cpp:157:27)
INFO: [HLS 200-472] Inferring partial write operation for 'tdf2_adjustments' (td_fused.cpp:158:27)
INFO: [HLS 200-472] Inferring partial write operation for 'tdf3_adjustments' (td_fused.cpp:159:27)
INFO: [HLS 200-472] Inferring partial write operation for 'tdf4_adjustments' (td_fused.cpp:160:27)
INFO: [HLS 200-472] Inferring partial write operation for 'tdf4_l2_adjustments' (td_fused.cpp:161:30)
INFO: [HLS 200-472] Inferring partial write operation for 'tdf5_adjustments' (td_fused.cpp:162:27)
INFO: [HLS 200-472] Inferring partial write operation for 'tdf6_adjustments' (td_fused.cpp:163:27)
INFO: [HLS 200-472] Inferring partial write operation for 'tdf7_adjustments' (td_fused.cpp:164:27)
INFO: [HLS 200-472] Inferring partial write operation for 'tdf7_l2_adjustments' (td_fused.cpp:165:30)
INFO: [HLS 200-472] Inferring partial write operation for 'tdf8_adjustments' (td_fused.cpp:166:27)
INFO: [HLS 200-472] Inferring partial write operation for 'tdf9_adjustments' (td_fused.cpp:167:27)
INFO: [HLS 200-472] Inferring partial write operation for 'tdf10_adjustments' (td_fused.cpp:168:28)
INFO: [HLS 200-472] Inferring partial write operation for 'tdf10_l2_adjustments' (td_fused.cpp:169:31)
INFO: [HLS 200-472] Inferring partial write operation for 'tdf11_adjustments' (td_fused.cpp:170:28)
INFO: [HLS 200-472] Inferring partial write operation for 'tdf11_l2_adjustments' (td_fused.cpp:171:31)
INFO: [HLS 200-472] Inferring partial write operation for 'tdf12_adjustments' (td_fused.cpp:172:28)
INFO: [HLS 200-472] Inferring partial write operation for 'fmaps' (../../layers/axi_in/td_fused_axi_in.cpp:27:37)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (../../layers/axi_in/td_fused_axi_in.cpp:24:19)
INTERNAL-INFO: never seen llvm instruction 'hsub'(535)
INTERNAL-INFO: never seen llvm instruction 'hsub'(535)
INTERNAL-INFO: never seen llvm instruction 'hsub'(535)
INTERNAL-INFO: never seen llvm instruction 'hsub'(535)
INTERNAL-INFO: never seen llvm instruction 'hsub'(535)
INTERNAL-INFO: never seen llvm instruction 'hsub'(535)
INTERNAL-INFO: never seen llvm instruction 'hsub'(535)
INTERNAL-INFO: never seen llvm instruction 'hsub'(535)
INTERNAL-INFO: never seen llvm instruction 'hsub'(535)
INTERNAL-INFO: never seen llvm instruction 'hsub'(535)
INTERNAL-INFO: never seen llvm instruction 'hsub'(535)
INTERNAL-INFO: never seen llvm instruction 'hsub'(535)
INTERNAL-INFO: never seen llvm instruction 'hsub'(535)
INTERNAL-INFO: never seen llvm instruction 'hsub'(535)
INTERNAL-INFO: never seen llvm instruction 'hsub'(535)
INTERNAL-INFO: never seen llvm instruction 'hsub'(535)
WARNING: [HLS 200-1449] Process tdf1_readInputs19 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process tdf2_readInputs25 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process tdf3_readInputs has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process tdf4_readInputs37 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process tdf5_readInputs42 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process tdf6_readInputs has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process tdf7_readInputs54 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process tdf8_readInputs59 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process tdf9_readInputs has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process tdf10_readInputs71 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process tdf11_readInputs78 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process tdf12_readInputs has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 27.25 seconds. CPU system time: 1.31 seconds. Elapsed time: 31.52 seconds; current allocated memory: 2.503 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'td_fused_top' ...
WARNING: [SYN 201-103] Legalizing function name 'tdf1_accum_3.1' to 'tdf1_accum_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'tdf1_accum_3.2' to 'tdf1_accum_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'tdf1_accum_3.3' to 'tdf1_accum_3_3'.
WARNING: [SYN 201-103] Legalizing function name 'tdf1_accum_4.1' to 'tdf1_accum_4_1'.
WARNING: [SYN 201-103] Legalizing function name 'tdf1_accum_4.2' to 'tdf1_accum_4_2'.
WARNING: [SYN 201-103] Legalizing function name 'tdf1_accum_4.3' to 'tdf1_accum_4_3'.
WARNING: [SYN 201-103] Legalizing function name 'tdf1.114' to 'tdf1_114'.
WARNING: [SYN 201-103] Legalizing function name 'tdf2_accum_3.1' to 'tdf2_accum_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'tdf2_accum_3.2' to 'tdf2_accum_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'tdf2_accum_3.3' to 'tdf2_accum_3_3'.
WARNING: [SYN 201-103] Legalizing function name 'tdf2.113' to 'tdf2_113'.
WARNING: [SYN 201-103] Legalizing function name 'tdf3.112' to 'tdf3_112'.
WARNING: [SYN 201-103] Legalizing function name 'tdf4_accum_3.1' to 'tdf4_accum_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'tdf4_accum_3.2' to 'tdf4_accum_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'tdf4_accum_3.3' to 'tdf4_accum_3_3'.
WARNING: [SYN 201-103] Legalizing function name 'tdf4_accum_4.1' to 'tdf4_accum_4_1'.
WARNING: [SYN 201-103] Legalizing function name 'tdf4_accum_4.2' to 'tdf4_accum_4_2'.
WARNING: [SYN 201-103] Legalizing function name 'tdf4_accum_4.3' to 'tdf4_accum_4_3'.
WARNING: [SYN 201-103] Legalizing function name 'tdf4_l2_writeOutputs.1' to 'tdf4_l2_writeOutputs_1'.
WARNING: [SYN 201-103] Legalizing function name 'tdf4.111' to 'tdf4_111'.
WARNING: [SYN 201-103] Legalizing function name 'tdf5_accum_3.1' to 'tdf5_accum_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'tdf5_accum_3.2' to 'tdf5_accum_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'tdf5_accum_3.3' to 'tdf5_accum_3_3'.
WARNING: [SYN 201-103] Legalizing function name 'tdf5.110' to 'tdf5_110'.
WARNING: [SYN 201-103] Legalizing function name 'tdf6.19' to 'tdf6_19'.
WARNING: [SYN 201-103] Legalizing function name 'tdf7_accum_3.1' to 'tdf7_accum_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'tdf7_accum_3.2' to 'tdf7_accum_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'tdf7_accum_3.3' to 'tdf7_accum_3_3'.
WARNING: [SYN 201-103] Legalizing function name 'tdf7_l2_writeOutputs.1' to 'tdf7_l2_writeOutputs_1'.
WARNING: [SYN 201-103] Legalizing function name 'tdf7.18' to 'tdf7_18'.
WARNING: [SYN 201-103] Legalizing function name 'tdf8_accum_2.1' to 'tdf8_accum_2_1'.
WARNING: [SYN 201-103] Legalizing function name 'tdf8_accum_2.2' to 'tdf8_accum_2_2'.
WARNING: [SYN 201-103] Legalizing function name 'tdf8_accum_2.3' to 'tdf8_accum_2_3'.
WARNING: [SYN 201-103] Legalizing function name 'tdf8.17' to 'tdf8_17'.
WARNING: [SYN 201-103] Legalizing function name 'tdf9.16' to 'tdf9_16'.
WARNING: [SYN 201-103] Legalizing function name 'tdf10_accum_3.1' to 'tdf10_accum_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'tdf10_accum_3.2' to 'tdf10_accum_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'tdf10_accum_3.3' to 'tdf10_accum_3_3'.
WARNING: [SYN 201-103] Legalizing function name 'tdf10_l2_writeOutputs.1' to 'tdf10_l2_writeOutputs_1'.
WARNING: [SYN 201-103] Legalizing function name 'tdf10.15' to 'tdf10_15'.
WARNING: [SYN 201-103] Legalizing function name 'tdf11_accum_3.1' to 'tdf11_accum_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'tdf11_accum_3.2' to 'tdf11_accum_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'tdf11_accum_3.3' to 'tdf11_accum_3_3'.
WARNING: [SYN 201-103] Legalizing function name 'tdf11_l2_writeOutputs.1' to 'tdf11_l2_writeOutputs_1'.
WARNING: [SYN 201-103] Legalizing function name 'tdf11.14' to 'tdf11_14'.
WARNING: [SYN 201-103] Legalizing function name 'tdf12_accum_3.1' to 'tdf12_accum_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'tdf12.13' to 'tdf12_13'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'td_fused_axi_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'p'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.62 seconds. CPU system time: 0.26 seconds. Elapsed time: 2.32 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf1_get_next_ijk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.509 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.509 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf1_readInputs19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL4_IL5_IL6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'IL4_IL5_IL6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 2.509 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.510 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf1_readFilters18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FL4_FL5_FL6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'FL4_FL5_FL6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.510 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.511 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf1_dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DP_OUTER_1_DP_OUTER_2_DP_OUTER_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'DP_OUTER_1_DP_OUTER_2_DP_OUTER_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.511 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.512 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf1_accum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'IL_LOOP'
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf1_accum_1' consists of the following:	'hadd' operation ('sum0', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:57) [24]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.512 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.512 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf1_accum_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'IL_LOOP'
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf1_accum_2' consists of the following:	'hadd' operation ('sum0', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:87) [22]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.512 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.512 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf1_accum_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'IL_LOOP'
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf1_accum_3' consists of the following:	'hadd' operation ('sum0', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:117) [31]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.512 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.513 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf1_accum_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'IL_LOOP'
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf1_accum_3_1' consists of the following:	'hadd' operation ('sum0', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:117) [31]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 2.513 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.513 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf1_accum_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'IL_LOOP'
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf1_accum_3_2' consists of the following:	'hadd' operation ('sum0', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:117) [31]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.513 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf1_accum_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'IL_LOOP'
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf1_accum_3_3' consists of the following:	'hadd' operation ('sum0', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:117) [31]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf1_accum_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf1_accum_4' consists of the following:	wire read on port 'accum_in_3_read' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:130) [6]  (0 ns)
	'hadd' operation ('sum0', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:131) [10]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf1_accum_4_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf1_accum_4_1' consists of the following:	wire read on port 'accum_in_3_read' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:130) [6]  (0 ns)
	'hadd' operation ('sum0', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:131) [10]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc491' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf1_accum_4_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf1_accum_4_2' consists of the following:	wire read on port 'accum_in_3_read' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:130) [6]  (0 ns)
	'hadd' operation ('sum0', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:131) [10]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc492' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf1_accum_4_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf1_accum_4_3' consists of the following:	wire read on port 'accum_in_3_read' (/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:130) [6]  (0 ns)
	'hadd' operation ('sum0', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:131) [10]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc493' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf1_adjust' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ADJUST_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 23, loop 'ADJUST_LOOP'
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf1_adjust' consists of the following:	'hadd' operation ('biased', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1_conv_stages.h:187) [51]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.516 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.516 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf1_writeOutputs_aligned' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.516 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.516 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf1_poolOutputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.516 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.517 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_TOP_LOOP16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'dataflow_in_loop_TOP_LOOP16' consists of the following:	'call' operation ('_ln301', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o4/tdf1.cpp:301) to 'tdf1_accum_4' [109]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.517 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.56 seconds; current allocated memory: 2.517 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf1_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.02 seconds; current allocated memory: 2.517 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.518 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2_get_next_ijk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.02 seconds; current allocated memory: 2.518 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.518 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2_readInputs25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL4_IL5_IL6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'IL4_IL5_IL6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.519 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2_readFilters24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FL4_FL5_FL6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'FL4_FL5_FL6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.520 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.520 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2_dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DP_OUTER_1_DP_OUTER_2_DP_OUTER_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'DP_OUTER_1_DP_OUTER_2_DP_OUTER_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.521 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.521 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2_accum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ACCUM_LOOP_OUTER'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 4) between 'hadd' operation ('psum[15]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:54) and 'hadd' operation ('psum[15]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:54).
Resolution: For help on HLS 200-881 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 5) between 'hadd' operation ('psum[15]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:54) and 'hadd' operation ('psum[15]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:54).
Resolution: For help on HLS 200-881 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 6) between 'hadd' operation ('psum[15]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:54) and 'hadd' operation ('psum[15]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:54).
Resolution: For help on HLS 200-881 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 7, Depth = 15, loop 'ACCUM_LOOP_OUTER'
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'OUTPUT_LOOP'
WARNING: [HLS 200-871] Estimated clock period (4.472ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf2_accum_1' consists of the following:	'hadd' operation ('psum[0]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:54) [34]  (2.24 ns)
	'phi' operation ('psum[0]') with incoming values : ('psum[0]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:54) [21]  (0 ns)
	'hadd' operation ('psum[0]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:54) [34]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 2.522 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2_accum_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'IL_LOOP'
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf2_accum_2' consists of the following:	'hadd' operation ('sum0', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:96) [22]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.63 seconds; current allocated memory: 2.523 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2_accum_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf2_accum_3' consists of the following:	'hadd' operation ('sum', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:111) [16]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.523 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc498' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.523 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2_accum_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf2_accum_3_1' consists of the following:	'hadd' operation ('sum', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:111) [16]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.523 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc499' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.523 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2_accum_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf2_accum_3_2' consists of the following:	'hadd' operation ('sum', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:111) [16]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.524 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.524 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc500' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.524 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.524 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2_accum_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf2_accum_3_3' consists of the following:	'hadd' operation ('sum', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2.cpp:111) [16]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.524 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.524 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc501' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.524 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.524 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2_adjust' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ADJUST_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 23, loop 'ADJUST_LOOP'
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf2_adjust' consists of the following:	'hadd' operation ('biased', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf2/r2_o4/tdf2_conv_stages.h:187) [51]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.524 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.525 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2_writeOutputs_aligned' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.525 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.525 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2_poolOutputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.525 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.525 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_TOP_LOOP48322' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.526 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.79 seconds; current allocated memory: 2.526 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 2.526 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.526 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf3_get_next_ijk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.9 seconds; current allocated memory: 2.526 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.526 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf3_readInputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL6'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('ifmap_vec_0_0_addr_8_write_ln33', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3_conv_stages.h:33) of variable 'select_ln33_16', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3_conv_stages.h:33 on array 'ifmap_vec_0_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'ifmap_vec_0_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'IL6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.527 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.527 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf3_readFilters30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FL6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'FL6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.527 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.527 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf3_dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DP_OUTER_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'DP_OUTER_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.527 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.527 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf3_accum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ACCUM_LOOP_OUTER'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 4) between 'hadd' operation ('psum[7]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3.cpp:30) and 'hadd' operation ('psum[7]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3.cpp:30).
Resolution: For help on HLS 200-881 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 5) between 'hadd' operation ('psum[7]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3.cpp:30) and 'hadd' operation ('psum[7]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3.cpp:30).
Resolution: For help on HLS 200-881 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 6) between 'hadd' operation ('psum[7]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3.cpp:30) and 'hadd' operation ('psum[7]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3.cpp:30).
Resolution: For help on HLS 200-881 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 7, Depth = 13, loop 'ACCUM_LOOP_OUTER'
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'OUTPUT_LOOP'
WARNING: [HLS 200-871] Estimated clock period (4.472ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf3_accum_1' consists of the following:	'hadd' operation ('psum[0]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3.cpp:30) [25]  (2.24 ns)
	'phi' operation ('psum[0]') with incoming values : ('psum[0]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3.cpp:30) [12]  (0 ns)
	'hadd' operation ('psum[0]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3.cpp:30) [25]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 2.528 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.528 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf3_accum_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'IL_LOOP'
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf3_accum_2' consists of the following:	'hadd' operation ('sum0', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3.cpp:72) [29]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 2.529 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.529 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf3_accum_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf3_accum_3' consists of the following:	'hadd' operation ('sum', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3.cpp:87) [22]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.529 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.529 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc506' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.529 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.529 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf3_adjust' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf3_adjust' consists of the following:	'hadd' operation ('add_i_i_i', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1/tdf3_conv_stages.h:187) [20]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.529 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.529 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf3_writeOutputs_unaligned' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.530 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.530 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_TOP_LOOP48628' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.530 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 2.530 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf3_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.530 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.530 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf4_get_next_ijk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.531 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.531 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf4_readInputs37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL4_IL5_IL6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'IL4_IL5_IL6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.531 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.532 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf4_readFilters36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FL4_FL5_FL6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FL4_FL5_FL6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 2.532 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.533 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf4_dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DP_OUTER_1_DP_OUTER_2_DP_OUTER_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'DP_OUTER_1_DP_OUTER_2_DP_OUTER_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.534 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.534 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf4_accum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ACCUM_LOOP_OUTER'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 4) between 'hadd' operation ('psum[31]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:137) and 'hadd' operation ('psum[31]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:137).
Resolution: For help on HLS 200-881 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 5) between 'hadd' operation ('psum[31]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:137) and 'hadd' operation ('psum[31]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:137).
Resolution: For help on HLS 200-881 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 6) between 'hadd' operation ('psum[31]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:137) and 'hadd' operation ('psum[31]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:137).
Resolution: For help on HLS 200-881 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 7, Depth = 16, loop 'ACCUM_LOOP_OUTER'
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'OUTPUT_LOOP'
WARNING: [HLS 200-871] Estimated clock period (4.472ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf4_accum_1' consists of the following:	'hadd' operation ('psum[0]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:137) [52]  (2.24 ns)
	'phi' operation ('psum[0]') with incoming values : ('psum[0]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:137) [39]  (0 ns)
	'hadd' operation ('psum[0]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:137) [52]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.14 seconds; current allocated memory: 2.536 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 2.538 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf4_accum_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ACCUM_LOOP_OUTER'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 4) between 'hadd' operation ('psum[7]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:176) and 'hadd' operation ('psum[7]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:176).
Resolution: For help on HLS 200-881 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 5) between 'hadd' operation ('psum[7]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:176) and 'hadd' operation ('psum[7]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:176).
Resolution: For help on HLS 200-881 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 6) between 'hadd' operation ('psum[7]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:176) and 'hadd' operation ('psum[7]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:176).
Resolution: For help on HLS 200-881 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 7, Depth = 13, loop 'ACCUM_LOOP_OUTER'
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'OUTPUT_LOOP'
WARNING: [HLS 200-871] Estimated clock period (4.472ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf4_accum_2' consists of the following:	'hadd' operation ('psum[0]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:176) [25]  (2.24 ns)
	'phi' operation ('psum[0]') with incoming values : ('psum[0]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:176) [12]  (0 ns)
	'hadd' operation ('psum[0]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:176) [25]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.16 seconds; current allocated memory: 2.538 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.539 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf4_accum_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'IL_LOOP'
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf4_accum_3' consists of the following:	'hadd' operation ('sum0', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:218) [29]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.539 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.539 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf4_accum_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'IL_LOOP'
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf4_accum_3_1' consists of the following:	'hadd' operation ('sum0', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:218) [29]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.539 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.540 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf4_accum_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'IL_LOOP'
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf4_accum_3_2' consists of the following:	'hadd' operation ('sum0', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:218) [29]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.540 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.540 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf4_accum_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'IL_LOOP'
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf4_accum_3_3' consists of the following:	'hadd' operation ('sum0', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:218) [29]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.540 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.541 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf4_accum_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf4_accum_4' consists of the following:	'hadd' operation ('sum', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:233) [22]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.541 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.541 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc512' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.541 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.541 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf4_accum_4_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf4_accum_4_1' consists of the following:	'hadd' operation ('sum', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:233) [22]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.541 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.541 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc513' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.541 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.541 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf4_accum_4_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf4_accum_4_2' consists of the following:	'hadd' operation ('sum', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:233) [22]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.541 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.541 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc514' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.541 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.541 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf4_accum_4_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf4_accum_4_3' consists of the following:	'hadd' operation ('sum', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:233) [22]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.541 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.542 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc515' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.542 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.542 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf4_adjust' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ADJUST_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 23, loop 'ADJUST_LOOP'
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf4_adjust' consists of the following:	'hadd' operation ('biased', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4_conv_stages.h:187) [50]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.542 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.542 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf4_l2_multiply34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L2_MUL'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'L2_MUL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.543 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.543 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf4_l2_accum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf4_l2_accum' consists of the following:	'load' operation ('add14_lcssa15_load', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:54) on local variable 'add14_lcssa15' [53]  (0 ns)
	'hadd' operation ('add', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:54) [63]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.543 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.544 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf4_l2_writeOutputs_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 31, loop 'VITIS_LOOP_86_1'
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf4_l2_writeOutputs_1' consists of the following:	'hadd' operation ('sum', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4/tdf4.cpp:90) [68]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.544 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.545 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_TOP_LOOP48232' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.545 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.82 seconds; current allocated memory: 2.546 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf4_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.54 seconds; current allocated memory: 2.546 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 2.546 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf5_get_next_ijk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.59 seconds; current allocated memory: 2.546 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.547 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf5_readInputs42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL4_IL5_IL6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'IL4_IL5_IL6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 2.547 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf5_readFilters41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FL4_FL5_FL6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'FL4_FL5_FL6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 2.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.549 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf5_dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DP_OUTER_1_DP_OUTER_2_DP_OUTER_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'DP_OUTER_1_DP_OUTER_2_DP_OUTER_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 2.549 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.550 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf5_accum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ACCUM_LOOP_OUTER'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 4) between 'hadd' operation ('psum[15]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:54) and 'hadd' operation ('psum[15]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:54).
Resolution: For help on HLS 200-881 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 5) between 'hadd' operation ('psum[15]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:54) and 'hadd' operation ('psum[15]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:54).
Resolution: For help on HLS 200-881 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 6) between 'hadd' operation ('psum[15]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:54) and 'hadd' operation ('psum[15]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:54).
Resolution: For help on HLS 200-881 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 7, Depth = 15, loop 'ACCUM_LOOP_OUTER'
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'OUTPUT_LOOP'
WARNING: [HLS 200-871] Estimated clock period (4.472ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf5_accum_1' consists of the following:	'hadd' operation ('psum[0]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:54) [34]  (2.24 ns)
	'phi' operation ('psum[0]') with incoming values : ('psum[0]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:54) [21]  (0 ns)
	'hadd' operation ('psum[0]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:54) [34]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.85 seconds; current allocated memory: 2.550 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf5_accum_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'IL_LOOP'
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf5_accum_2' consists of the following:	'hadd' operation ('sum0', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:96) [22]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 2.551 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf5_accum_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf5_accum_3' consists of the following:	'hadd' operation ('sum', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:111) [16]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.551 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.552 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc520' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.552 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.552 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf5_accum_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf5_accum_3_1' consists of the following:	'hadd' operation ('sum', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:111) [16]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.552 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.552 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc521' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.552 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.552 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf5_accum_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf5_accum_3_2' consists of the following:	'hadd' operation ('sum', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:111) [16]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.552 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.552 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc522' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.552 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.552 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf5_accum_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf5_accum_3_3' consists of the following:	'hadd' operation ('sum', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5.cpp:111) [16]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.552 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.552 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc523' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.552 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.552 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf5_adjust' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ADJUST_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 23, loop 'ADJUST_LOOP'
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf5_adjust' consists of the following:	'hadd' operation ('biased', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r2_o4/tdf5_conv_stages.h:187) [51]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.553 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.553 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf5_writeOutputs_aligned' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.553 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.553 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf5_poolOutputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.553 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.554 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_TOP_LOOP48139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.554 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.86 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.94 seconds; current allocated memory: 2.554 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf5_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 1 seconds; current allocated memory: 2.555 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.555 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf6_get_next_ijk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.09 seconds; current allocated memory: 2.555 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.555 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf6_readInputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL6'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('ifmap_vec_0_0_addr_5_write_ln33', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6_conv_stages.h:33) of variable 'select_ln33_9', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6_conv_stages.h:33 on array 'ifmap_vec_0_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'ifmap_vec_0_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'IL6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.555 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.555 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf6_readFilters47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FL6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'FL6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.556 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.556 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf6_dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DP_OUTER_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'DP_OUTER_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.556 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.556 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf6_accum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ACCUM_LOOP_OUTER'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 4) between 'hadd' operation ('psum[7]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6.cpp:30) and 'hadd' operation ('psum[7]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6.cpp:30).
Resolution: For help on HLS 200-881 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 5) between 'hadd' operation ('psum[7]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6.cpp:30) and 'hadd' operation ('psum[7]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6.cpp:30).
Resolution: For help on HLS 200-881 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 6) between 'hadd' operation ('psum[7]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6.cpp:30) and 'hadd' operation ('psum[7]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6.cpp:30).
Resolution: For help on HLS 200-881 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 7, Depth = 13, loop 'ACCUM_LOOP_OUTER'
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'OUTPUT_LOOP'
WARNING: [HLS 200-871] Estimated clock period (4.472ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf6_accum_1' consists of the following:	'hadd' operation ('psum[0]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6.cpp:30) [25]  (2.24 ns)
	'phi' operation ('psum[0]') with incoming values : ('psum[0]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6.cpp:30) [12]  (0 ns)
	'hadd' operation ('psum[0]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6.cpp:30) [25]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 2.556 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.557 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf6_accum_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf6_accum_2' consists of the following:	'hadd' operation ('sum', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6.cpp:57) [16]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.557 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.557 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc528' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.557 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.557 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf6_adjust' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf6_adjust' consists of the following:	'hadd' operation ('add_i_i_i', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf6/r1_o1/tdf6_conv_stages.h:187) [20]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.557 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.557 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf6_writeOutputs_unaligned' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.558 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.558 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_TOP_LOOP48545' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.558 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 2.558 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf6_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.558 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.558 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf7_get_next_ijk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.558 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.559 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf7_readInputs54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL4_IL5_IL6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'IL4_IL5_IL6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.67 seconds; current allocated memory: 2.559 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.560 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf7_readFilters53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FL4_FL5_FL6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'FL4_FL5_FL6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 2.560 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.561 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf7_dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DP_OUTER_1_DP_OUTER_2_DP_OUTER_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'DP_OUTER_1_DP_OUTER_2_DP_OUTER_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.561 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.562 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf7_accum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ACCUM_LOOP_OUTER'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 4) between 'hadd' operation ('psum[31]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:137) and 'hadd' operation ('psum[31]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:137).
Resolution: For help on HLS 200-881 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 5) between 'hadd' operation ('psum[31]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:137) and 'hadd' operation ('psum[31]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:137).
Resolution: For help on HLS 200-881 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 6) between 'hadd' operation ('psum[31]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:137) and 'hadd' operation ('psum[31]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:137).
Resolution: For help on HLS 200-881 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 7, Depth = 16, loop 'ACCUM_LOOP_OUTER'
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'OUTPUT_LOOP'
WARNING: [HLS 200-871] Estimated clock period (4.472ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf7_accum_1' consists of the following:	'hadd' operation ('psum[0]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:137) [52]  (2.24 ns)
	'phi' operation ('psum[0]') with incoming values : ('psum[0]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:137) [39]  (0 ns)
	'hadd' operation ('psum[0]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:137) [52]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.4 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.6 seconds; current allocated memory: 2.563 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 2.565 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf7_accum_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ACCUM_LOOP_OUTER'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 4) between 'hadd' operation ('psum[7]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:176) and 'hadd' operation ('psum[7]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:176).
Resolution: For help on HLS 200-881 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 5) between 'hadd' operation ('psum[7]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:176) and 'hadd' operation ('psum[7]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:176).
Resolution: For help on HLS 200-881 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 6) between 'hadd' operation ('psum[7]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:176) and 'hadd' operation ('psum[7]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:176).
Resolution: For help on HLS 200-881 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 7, Depth = 13, loop 'ACCUM_LOOP_OUTER'
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'OUTPUT_LOOP'
WARNING: [HLS 200-871] Estimated clock period (4.472ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf7_accum_2' consists of the following:	'hadd' operation ('psum[0]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:176) [25]  (2.24 ns)
	'phi' operation ('psum[0]') with incoming values : ('psum[0]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:176) [12]  (0 ns)
	'hadd' operation ('psum[0]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:176) [25]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.28 seconds; current allocated memory: 2.565 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.566 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf7_accum_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf7_accum_3' consists of the following:	'hadd' operation ('sum', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:203) [16]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 2.566 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.566 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc534' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.566 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.566 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf7_accum_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf7_accum_3_1' consists of the following:	'hadd' operation ('sum', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:203) [16]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.566 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.566 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc535' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.566 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.566 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf7_accum_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf7_accum_3_2' consists of the following:	'hadd' operation ('sum', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:203) [16]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.566 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.567 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc536' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.567 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.567 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf7_accum_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf7_accum_3_3' consists of the following:	'hadd' operation ('sum', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:203) [16]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.567 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.567 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc537' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.567 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.567 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf7_adjust' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ADJUST_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 23, loop 'ADJUST_LOOP'
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf7_adjust' consists of the following:	'hadd' operation ('biased', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7_conv_stages.h:187) [50]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 2.567 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf7_l2_multiply51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L2_MUL'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'L2_MUL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.568 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf7_l2_accum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf7_l2_accum' consists of the following:	'load' operation ('add14_lcssa15_load', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:54) on local variable 'add14_lcssa15' [53]  (0 ns)
	'hadd' operation ('add', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:54) [63]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 2.568 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.569 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf7_l2_writeOutputs_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 31, loop 'VITIS_LOOP_86_1'
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf7_l2_writeOutputs_1' consists of the following:	'hadd' operation ('sum', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4/tdf7.cpp:90) [68]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 2.569 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_TOP_LOOP48049' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 2.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.12 seconds; current allocated memory: 2.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf7_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.37 seconds; current allocated memory: 2.571 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 2.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf8_get_next_ijk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.29 seconds; current allocated memory: 2.571 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.572 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf8_readInputs59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL4_IL5_IL6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'IL4_IL5_IL6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.572 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.573 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf8_readFilters58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FL4_FL5_FL6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'FL4_FL5_FL6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 2.573 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.574 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf8_dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DP_OUTER_1_DP_OUTER_2_DP_OUTER_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'DP_OUTER_1_DP_OUTER_2_DP_OUTER_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 2.574 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.575 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf8_accum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ACCUM_LOOP_OUTER'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 4) between 'hadd' operation ('psum[15]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8.cpp:54) and 'hadd' operation ('psum[15]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8.cpp:54).
Resolution: For help on HLS 200-881 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 5) between 'hadd' operation ('psum[15]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8.cpp:54) and 'hadd' operation ('psum[15]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8.cpp:54).
Resolution: For help on HLS 200-881 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 6) between 'hadd' operation ('psum[15]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8.cpp:54) and 'hadd' operation ('psum[15]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8.cpp:54).
Resolution: For help on HLS 200-881 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 7, Depth = 15, loop 'ACCUM_LOOP_OUTER'
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'OUTPUT_LOOP'
WARNING: [HLS 200-871] Estimated clock period (4.472ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf8_accum_1' consists of the following:	'hadd' operation ('psum[0]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8.cpp:54) [34]  (2.24 ns)
	'phi' operation ('psum[0]') with incoming values : ('psum[0]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8.cpp:54) [21]  (0 ns)
	'hadd' operation ('psum[0]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8.cpp:54) [34]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 2.575 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.576 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf8_accum_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf8_accum_2' consists of the following:	'hadd' operation ('sum', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8.cpp:81) [16]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 2.576 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.576 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc542' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.576 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.576 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf8_accum_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf8_accum_2_1' consists of the following:	'hadd' operation ('sum', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8.cpp:81) [16]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.576 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.577 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc543' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.577 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.577 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf8_accum_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf8_accum_2_2' consists of the following:	'hadd' operation ('sum', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8.cpp:81) [16]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.577 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.577 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc544' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.577 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.577 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf8_accum_2_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf8_accum_2_3' consists of the following:	'hadd' operation ('sum', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8.cpp:81) [16]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.577 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.577 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc545' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.577 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.577 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf8_adjust' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ADJUST_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 23, loop 'ADJUST_LOOP'
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf8_adjust' consists of the following:	'hadd' operation ('biased', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf8/r2_o4/tdf8_conv_stages.h:187) [51]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 2.577 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf8_writeOutputs_aligned' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf8_poolOutputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_TOP_LOOP47956' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.579 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.62 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.73 seconds; current allocated memory: 2.579 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf8_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.11 seconds; current allocated memory: 2.579 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 2.579 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf9_get_next_ijk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.07 seconds; current allocated memory: 2.579 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.580 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf9_readInputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL6'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('ifmap_vec_0_0_addr_2_write_ln33', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9_conv_stages.h:33) of variable 'select_ln33_2', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9_conv_stages.h:33 on array 'ifmap_vec_0_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'ifmap_vec_0_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'IL6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.580 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.580 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf9_readFilters64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FL6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'FL6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 2.580 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.580 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf9_dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DP_OUTER_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'DP_OUTER_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.580 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.581 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf9_accum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ACCUM_LOOP_OUTER'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 4) between 'hadd' operation ('psum[7]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9.cpp:30) and 'hadd' operation ('psum[7]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9.cpp:30).
Resolution: For help on HLS 200-881 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 5) between 'hadd' operation ('psum[7]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9.cpp:30) and 'hadd' operation ('psum[7]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9.cpp:30).
Resolution: For help on HLS 200-881 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 6) between 'hadd' operation ('psum[7]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9.cpp:30) and 'hadd' operation ('psum[7]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9.cpp:30).
Resolution: For help on HLS 200-881 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 7, Depth = 13, loop 'ACCUM_LOOP_OUTER'
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'OUTPUT_LOOP'
WARNING: [HLS 200-871] Estimated clock period (4.472ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf9_accum_1' consists of the following:	'hadd' operation ('psum[0]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9.cpp:30) [25]  (2.24 ns)
	'phi' operation ('psum[0]') with incoming values : ('psum[0]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9.cpp:30) [12]  (0 ns)
	'hadd' operation ('psum[0]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9.cpp:30) [25]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 2.581 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.582 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf9_accum_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf9_accum_2' consists of the following:	'hadd' operation ('sum', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9.cpp:57) [16]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 2.582 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.582 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc550' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.582 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.582 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf9_adjust' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf9_adjust' consists of the following:	'hadd' operation ('add_i_i_i', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf9/r1_o1/tdf9_conv_stages.h:187) [20]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.58 seconds; current allocated memory: 2.582 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.582 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf9_writeOutputs_unaligned' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.582 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.582 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_TOP_LOOP48462' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.583 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 2.583 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf9_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.583 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.583 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf10_get_next_ijk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.583 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.583 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf10_readInputs71' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL4_IL5_IL6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'IL4_IL5_IL6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.584 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.584 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf10_readFilters70' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FL4_FL5_FL6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'FL4_FL5_FL6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 2.585 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.585 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf10_dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DP_OUTER_1_DP_OUTER_2_DP_OUTER_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'DP_OUTER_1_DP_OUTER_2_DP_OUTER_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 2.586 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.587 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf10_accum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ACCUM_LOOP_OUTER'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 4) between 'hadd' operation ('psum[31]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:137) and 'hadd' operation ('psum[31]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:137).
Resolution: For help on HLS 200-881 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 5) between 'hadd' operation ('psum[31]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:137) and 'hadd' operation ('psum[31]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:137).
Resolution: For help on HLS 200-881 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 6) between 'hadd' operation ('psum[31]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:137) and 'hadd' operation ('psum[31]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:137).
Resolution: For help on HLS 200-881 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 7, Depth = 16, loop 'ACCUM_LOOP_OUTER'
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'OUTPUT_LOOP'
WARNING: [HLS 200-871] Estimated clock period (4.472ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf10_accum_1' consists of the following:	'hadd' operation ('psum[0]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:137) [52]  (2.24 ns)
	'phi' operation ('psum[0]') with incoming values : ('psum[0]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:137) [39]  (0 ns)
	'hadd' operation ('psum[0]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:137) [52]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.43 seconds; current allocated memory: 2.588 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.590 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf10_accum_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ACCUM_LOOP_OUTER'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 4) between 'hadd' operation ('psum[7]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:176) and 'hadd' operation ('psum[7]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:176).
Resolution: For help on HLS 200-881 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 5) between 'hadd' operation ('psum[7]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:176) and 'hadd' operation ('psum[7]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:176).
Resolution: For help on HLS 200-881 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 6) between 'hadd' operation ('psum[7]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:176) and 'hadd' operation ('psum[7]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:176).
Resolution: For help on HLS 200-881 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 7, Depth = 13, loop 'ACCUM_LOOP_OUTER'
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'OUTPUT_LOOP'
WARNING: [HLS 200-871] Estimated clock period (4.472ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf10_accum_2' consists of the following:	'hadd' operation ('psum[0]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:176) [25]  (2.24 ns)
	'phi' operation ('psum[0]') with incoming values : ('psum[0]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:176) [12]  (0 ns)
	'hadd' operation ('psum[0]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:176) [25]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.29 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.52 seconds; current allocated memory: 2.590 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.591 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf10_accum_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf10_accum_3' consists of the following:	'hadd' operation ('sum', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:203) [16]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 2.591 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.591 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc556' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.591 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.591 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf10_accum_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf10_accum_3_1' consists of the following:	'hadd' operation ('sum', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:203) [16]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.591 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.591 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc557' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.591 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.591 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf10_accum_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf10_accum_3_2' consists of the following:	'hadd' operation ('sum', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:203) [16]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.591 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.591 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc558' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.591 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.591 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf10_accum_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf10_accum_3_3' consists of the following:	'hadd' operation ('sum', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:203) [16]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 2.591 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.592 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc559' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.592 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.592 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf10_adjust' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ADJUST_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 23, loop 'ADJUST_LOOP'
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf10_adjust' consists of the following:	'hadd' operation ('biased', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10_conv_stages.h:187) [50]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 2.592 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.592 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf10_l2_multiply68' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L2_MUL'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'L2_MUL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.593 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.593 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf10_l2_accum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf10_l2_accum' consists of the following:	'load' operation ('add14_lcssa15_load', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:54) on local variable 'add14_lcssa15' [53]  (0 ns)
	'hadd' operation ('add', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:54) [63]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.593 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.594 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf10_l2_writeOutputs_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 31, loop 'VITIS_LOOP_86_1'
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf10_l2_writeOutputs_1' consists of the following:	'hadd' operation ('sum', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4/tdf10.cpp:90) [68]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 2.594 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.595 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_TOP_LOOP47866' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.595 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.31 seconds; current allocated memory: 2.596 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf10_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.35 seconds; current allocated memory: 2.596 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 2.596 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf11_get_next_ijk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.42 seconds; current allocated memory: 2.596 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.596 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf11_readInputs78' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL4_IL5_IL6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'IL4_IL5_IL6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 2.597 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 2.597 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf11_readFilters77' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FL4_FL5_FL6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'FL4_FL5_FL6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 2.598 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.598 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf11_dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DP_OUTER_1_DP_OUTER_2_DP_OUTER_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'DP_OUTER_1_DP_OUTER_2_DP_OUTER_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 2.599 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.600 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf11_accum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ACCUM_LOOP_OUTER'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 4) between 'hadd' operation ('psum[31]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:137) and 'hadd' operation ('psum[31]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:137).
Resolution: For help on HLS 200-881 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 5) between 'hadd' operation ('psum[31]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:137) and 'hadd' operation ('psum[31]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:137).
Resolution: For help on HLS 200-881 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 6) between 'hadd' operation ('psum[31]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:137) and 'hadd' operation ('psum[31]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:137).
Resolution: For help on HLS 200-881 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 7, Depth = 16, loop 'ACCUM_LOOP_OUTER'
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'OUTPUT_LOOP'
WARNING: [HLS 200-871] Estimated clock period (4.472ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf11_accum_1' consists of the following:	'hadd' operation ('psum[0]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:137) [52]  (2.24 ns)
	'phi' operation ('psum[0]') with incoming values : ('psum[0]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:137) [39]  (0 ns)
	'hadd' operation ('psum[0]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:137) [52]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.41 seconds; current allocated memory: 2.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 2.603 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf11_accum_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ACCUM_LOOP_OUTER'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 4) between 'hadd' operation ('psum[7]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:176) and 'hadd' operation ('psum[7]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:176).
Resolution: For help on HLS 200-881 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 5) between 'hadd' operation ('psum[7]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:176) and 'hadd' operation ('psum[7]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:176).
Resolution: For help on HLS 200-881 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 6) between 'hadd' operation ('psum[7]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:176) and 'hadd' operation ('psum[7]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:176).
Resolution: For help on HLS 200-881 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 7, Depth = 13, loop 'ACCUM_LOOP_OUTER'
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'OUTPUT_LOOP'
WARNING: [HLS 200-871] Estimated clock period (4.472ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf11_accum_2' consists of the following:	'hadd' operation ('psum[0]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:176) [25]  (2.24 ns)
	'phi' operation ('psum[0]') with incoming values : ('psum[0]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:176) [12]  (0 ns)
	'hadd' operation ('psum[0]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:176) [25]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.49 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.75 seconds; current allocated memory: 2.603 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.603 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf11_accum_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf11_accum_3' consists of the following:	'hadd' operation ('sum', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:203) [16]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 2.604 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.604 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc565' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.604 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.604 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf11_accum_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf11_accum_3_1' consists of the following:	'hadd' operation ('sum', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:203) [16]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 2.604 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.604 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc566' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.604 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.604 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf11_accum_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf11_accum_3_2' consists of the following:	'hadd' operation ('sum', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:203) [16]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.604 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.604 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc567' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.604 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.604 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf11_accum_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf11_accum_3_3' consists of the following:	'hadd' operation ('sum', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:203) [16]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 2.604 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.604 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc568' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.604 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.604 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf11_adjust' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ADJUST_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 23, loop 'ADJUST_LOOP'
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf11_adjust' consists of the following:	'hadd' operation ('biased', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11_conv_stages.h:187) [50]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.77 seconds; current allocated memory: 2.605 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 2.605 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf11_l2_multiply75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L2_MUL'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'L2_MUL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.87 seconds; current allocated memory: 2.605 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.606 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf11_l2_accum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf11_l2_accum' consists of the following:	'load' operation ('add14_lcssa23_load', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:54) on local variable 'add14_lcssa23' [77]  (0 ns)
	'hadd' operation ('add', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:54) [95]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 2.607 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.608 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf11_l2_writeOutputs_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 31, loop 'VITIS_LOOP_86_1'
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf11_l2_writeOutputs_1' consists of the following:	'hadd' operation ('sum', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf11/r4_o4/tdf11.cpp:90) [78]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 2.608 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.609 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_TOP_LOOP47773' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 2.609 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.39 seconds; current allocated memory: 2.610 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf11_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.51 seconds; current allocated memory: 2.610 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 2.610 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf12_get_next_ijk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.54 seconds; current allocated memory: 2.610 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.610 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf12_readInputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'IL6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.77 seconds; current allocated memory: 2.610 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf12_readFilters82' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FL6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'FL6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 2.611 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf12_dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DP_OUTER_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'DP_OUTER_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 2.611 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.612 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf12_accum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ACCUM_LOOP_OUTER'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 4) between 'hadd' operation ('psum[15]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12.cpp:30) and 'hadd' operation ('psum[15]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12.cpp:30).
Resolution: For help on HLS 200-881 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 5) between 'hadd' operation ('psum[15]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12.cpp:30) and 'hadd' operation ('psum[15]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12.cpp:30).
Resolution: For help on HLS 200-881 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 6) between 'hadd' operation ('psum[15]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12.cpp:30) and 'hadd' operation ('psum[15]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12.cpp:30).
Resolution: For help on HLS 200-881 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 7, Depth = 15, loop 'ACCUM_LOOP_OUTER'
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'OUTPUT_LOOP'
WARNING: [HLS 200-871] Estimated clock period (4.472ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf12_accum_1' consists of the following:	'hadd' operation ('psum[0]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12.cpp:30) [34]  (2.24 ns)
	'phi' operation ('psum[0]') with incoming values : ('psum[0]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12.cpp:30) [21]  (0 ns)
	'hadd' operation ('psum[0]', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12.cpp:30) [34]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 2.612 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 2.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf12_accum_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'IL_LOOP'
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf12_accum_2' consists of the following:	'hadd' operation ('sum0', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12.cpp:72) [22]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.02 seconds; current allocated memory: 2.613 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf12_accum_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf12_accum_3' consists of the following:	'hadd' operation ('sum', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12.cpp:87) [16]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 2.613 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc573' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.613 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.614 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf12_accum_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf12_accum_3_1' consists of the following:	'hadd' operation ('sum', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12.cpp:87) [16]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 2.614 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.614 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc574' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.614 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.614 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf12_adjust' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ADJUST_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 23, loop 'ADJUST_LOOP'
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf12_adjust' consists of the following:	'hadd' operation ('biased', /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r2_o2/tdf12_conv_stages.h:187) [37]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 2.614 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.614 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf12_writeOutputs_unaligned' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 2.614 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_TOP_LOOP47680' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.615 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 2.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf12_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 2.615 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'td_fused_axi_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln18) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 9, loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 2.616 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.616 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'td_fused' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.616 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 16.64 seconds. CPU system time: 0.06 seconds. Elapsed time: 16.81 seconds; current allocated memory: 2.617 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'td_fused_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.69 seconds. CPU system time: 0.14 seconds. Elapsed time: 7.93 seconds; current allocated memory: 2.617 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'tdf1_filters_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'tdf2_filters_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'tdf3_filters' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'tdf4_filters_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'tdf4_l2_filters_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'tdf5_filters_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'tdf6_filters' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'tdf7_filters_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'tdf7_l2_filters_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'tdf8_filters_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'tdf9_filters' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'tdf10_filters_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'tdf10_l2_filters_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'tdf11_filters_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'tdf11_l2_filters_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'tdf12_filters_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'tdf1_adjustments' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'tdf2_adjustments' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'tdf3_adjustments' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'tdf4_adjustments' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'tdf4_l2_adjustments' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'tdf5_adjustments' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'tdf6_adjustments' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'tdf7_adjustments' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'tdf7_l2_adjustments' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'tdf8_adjustments' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'tdf9_adjustments' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'tdf10_adjustments' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'tdf10_l2_adjustments' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'tdf11_adjustments' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'tdf11_l2_adjustments' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'tdf12_adjustments' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.46 seconds. CPU system time: 0.11 seconds. Elapsed time: 5.1 seconds; current allocated memory: 2.618 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'td_fused_axi_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'td_fused_axi_in'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.05 seconds. CPU system time: 0.24 seconds. Elapsed time: 8.41 seconds; current allocated memory: 2.619 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf1_get_next_ijk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'i_p_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'j_p_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'i_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'j_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'k_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'i_out_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'j_out_3' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf1_get_next_ijk'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.32 seconds; current allocated memory: 2.621 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf1_readInputs19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf1_readInputs19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.87 seconds; current allocated memory: 2.623 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf1_readFilters18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_416_16_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf1_readFilters18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.22 seconds; current allocated memory: 2.626 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf1_dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_5_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf1_dot_product'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.75 seconds; current allocated memory: 2.628 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf1_accum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf1_accum_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.95 seconds; current allocated memory: 2.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf1_accum_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf1_accum_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.631 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf1_accum_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_1_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf1_accum_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.6 seconds; current allocated memory: 2.632 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf1_accum_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_1_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf1_accum_3_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.85 seconds; current allocated memory: 2.634 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf1_accum_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_1_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf1_accum_3_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.87 seconds; current allocated memory: 2.636 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf1_accum_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_1_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf1_accum_3_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.77 seconds; current allocated memory: 2.638 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf1_accum_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf1_accum_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.59 seconds; current allocated memory: 2.639 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.640 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf1_accum_4_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf1_accum_4_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.640 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc491' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc491'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.640 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf1_accum_4_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf1_accum_4_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.641 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc492' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc492'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.641 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf1_accum_4_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf1_accum_4_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc493' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc493'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf1_adjust' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_1_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf1_adjust'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.73 seconds; current allocated memory: 2.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf1_writeOutputs_aligned' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf1_writeOutputs_aligned'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.69 seconds; current allocated memory: 2.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf1_poolOutputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'max_vals_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_vals_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_vals_3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_vals_3_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf1_poolOutputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.75 seconds; current allocated memory: 2.646 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_TOP_LOOP16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_TOP_LOOP16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.67 seconds; current allocated memory: 2.651 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf1_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf1_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.79 seconds; current allocated memory: 2.654 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2_get_next_ijk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'i_p_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'j_p_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'i_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'j_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'k_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'i_out_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'j_out_2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2_get_next_ijk'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.63 seconds; current allocated memory: 2.655 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2_readInputs25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2_readInputs25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.69 seconds; current allocated memory: 2.657 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2_readFilters24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_416_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2_readFilters24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.21 seconds; current allocated memory: 2.660 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2_dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_5_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2_dot_product'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.77 seconds; current allocated memory: 2.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2_accum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2_accum_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.89 seconds; current allocated memory: 2.666 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2_accum_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2_accum_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.97 seconds; current allocated memory: 2.669 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2_accum_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2_accum_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.58 seconds; current allocated memory: 2.670 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc498' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc498'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.670 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2_accum_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2_accum_3_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.671 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc499' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc499'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.671 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2_accum_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2_accum_3_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.672 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc500' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc500'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.672 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2_accum_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2_accum_3_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.673 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc501' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc501'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.673 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2_adjust' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_1_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2_adjust'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.6 seconds; current allocated memory: 2.674 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2_writeOutputs_aligned' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2_writeOutputs_aligned'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2_poolOutputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'max_vals_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_vals_4_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_vals_4_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_vals_4_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2_poolOutputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.87 seconds; current allocated memory: 2.677 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_TOP_LOOP48322' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_S' is changed to 'fifo_w16_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_TOP_LOOP48322'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.85 seconds; current allocated memory: 2.682 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2_113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.29 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.43 seconds; current allocated memory: 2.684 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf3_get_next_ijk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'i_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'j_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'k_2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf3_get_next_ijk'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.34 seconds; current allocated memory: 2.685 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf3_readInputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf3_readInputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.686 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf3_readFilters30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf3_readFilters30'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.688 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf3_dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf3_dot_product'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.688 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf3_accum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf3_accum_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.690 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf3_accum_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_1_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf3_accum_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.94 seconds; current allocated memory: 2.692 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf3_accum_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf3_accum_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.77 seconds; current allocated memory: 2.693 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc506' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc506'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.694 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf3_adjust' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf3_adjust'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.694 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf3_writeOutputs_unaligned' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'outputCount_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'outputChanIdx_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'outputRow_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'outputRow_4_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'outputRow_4_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'outputRow_4_3' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf3_writeOutputs_unaligned'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.13 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_TOP_LOOP48628' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_S' is changed to 'fifo_w16_d2_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w4_d2_S' is changed to 'fifo_w4_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_TOP_LOOP48628'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.74 seconds; current allocated memory: 2.697 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf3_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf3_112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.699 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf4_get_next_ijk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'i_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'j_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'k_4' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf4_get_next_ijk'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.8 seconds; current allocated memory: 2.699 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf4_readInputs37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf4_readInputs37'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.701 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf4_readFilters36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_416_64_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf4_readFilters36'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.1 seconds; current allocated memory: 2.704 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf4_dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf4_dot_product'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.91 seconds; current allocated memory: 2.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf4_accum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf4_accum_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.21 seconds; current allocated memory: 2.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf4_accum_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf4_accum_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.37 seconds. CPU system time: 0.15 seconds. Elapsed time: 1.65 seconds; current allocated memory: 2.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf4_accum_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_1_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf4_accum_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.91 seconds; current allocated memory: 2.721 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf4_accum_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_1_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf4_accum_3_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.8 seconds; current allocated memory: 2.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf4_accum_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_1_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf4_accum_3_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.724 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf4_accum_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_1_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf4_accum_3_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.75 seconds; current allocated memory: 2.726 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf4_accum_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf4_accum_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.9 seconds; current allocated memory: 2.727 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc512' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc512'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.728 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf4_accum_4_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf4_accum_4_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.728 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc513' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc513'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.729 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf4_accum_4_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf4_accum_4_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc514' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc514'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf4_accum_4_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf4_accum_4_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.731 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc515' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc515'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.731 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf4_adjust' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_1_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf4_adjust'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf4_l2_multiply34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_5_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf4_l2_multiply34'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.8 seconds; current allocated memory: 2.734 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf4_l2_accum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf4_l2_accum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.67 seconds; current allocated memory: 2.736 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf4_l2_writeOutputs_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_464_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf4_l2_writeOutputs_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.87 seconds; current allocated memory: 2.739 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_TOP_LOOP48232' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_S' is changed to 'fifo_w16_d2_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w5_d2_S' is changed to 'fifo_w5_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_TOP_LOOP48232'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.63 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.81 seconds; current allocated memory: 2.749 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf4_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf4_111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.33 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.5 seconds; current allocated memory: 2.753 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf5_get_next_ijk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'i_p_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'j_p_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'i_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'j_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'k_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'i_out_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'j_out_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf5_get_next_ijk'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.95 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.17 seconds; current allocated memory: 2.754 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf5_readInputs42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf5_readInputs42'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.9 seconds; current allocated memory: 2.757 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf5_readFilters41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_416_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf5_readFilters41'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.14 seconds. Elapsed time: 1.24 seconds; current allocated memory: 2.760 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf5_dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_5_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf5_dot_product'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.72 seconds; current allocated memory: 2.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf5_accum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf5_accum_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.88 seconds; current allocated memory: 2.766 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf5_accum_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf5_accum_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.03 seconds; current allocated memory: 2.768 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf5_accum_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf5_accum_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc520' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc520'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.770 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf5_accum_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf5_accum_3_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.770 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc521' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc521'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.771 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf5_accum_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf5_accum_3_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.771 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc522' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc522'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.772 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf5_accum_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf5_accum_3_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.772 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc523' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc523'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf5_adjust' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_1_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf5_adjust'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.78 seconds; current allocated memory: 2.774 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf5_writeOutputs_aligned' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf5_writeOutputs_aligned'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.76 seconds; current allocated memory: 2.776 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf5_poolOutputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'max_vals_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_vals_5_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_vals_5_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_vals_5_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf5_poolOutputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.01 seconds; current allocated memory: 2.777 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_TOP_LOOP48139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w5_d2_S' is changed to 'fifo_w5_d2_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w5_d9_S' is changed to 'fifo_w5_d9_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d9_S' is changed to 'fifo_w1_d9_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_S' is changed to 'fifo_w16_d2_S_x2' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_TOP_LOOP48139'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.12 seconds; current allocated memory: 2.782 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf5_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf5_110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.25 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.4 seconds; current allocated memory: 2.784 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf6_get_next_ijk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'i_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'j_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'k_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf6_get_next_ijk'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.18 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.36 seconds; current allocated memory: 2.785 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf6_readInputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf6_readInputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.786 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf6_readFilters47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf6_readFilters47'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.788 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf6_dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf6_dot_product'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.789 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf6_accum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf6_accum_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 2.790 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf6_accum_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf6_accum_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.63 seconds; current allocated memory: 2.792 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc528' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc528'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.792 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf6_adjust' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf6_adjust'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.793 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf6_writeOutputs_unaligned' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'outputCount_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'outputChanIdx_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'outputRow_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'outputRow_5_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'outputRow_5_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'outputRow_5_3' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf6_writeOutputs_unaligned'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.9 seconds; current allocated memory: 2.794 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_TOP_LOOP48545' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_S' is changed to 'fifo_w16_d2_S_x3' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w5_d2_S' is changed to 'fifo_w5_d2_S_x1' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_TOP_LOOP48545'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.58 seconds; current allocated memory: 2.796 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf6_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf6_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.797 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf7_get_next_ijk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'i_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'j_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'k_11' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf7_get_next_ijk'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 2.798 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf7_readInputs54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf7_readInputs54'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.800 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf7_readFilters53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_416_64_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf7_readFilters53'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.02 seconds; current allocated memory: 2.803 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf7_dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf7_dot_product'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.79 seconds; current allocated memory: 2.807 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf7_accum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf7_accum_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.18 seconds; current allocated memory: 2.811 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf7_accum_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf7_accum_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.15 seconds. CPU system time: 0.16 seconds. Elapsed time: 1.44 seconds; current allocated memory: 2.816 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf7_accum_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf7_accum_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.818 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc534' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc534'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf7_accum_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf7_accum_3_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc535' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc535'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf7_accum_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf7_accum_3_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc536' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc536'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.821 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf7_accum_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf7_accum_3_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.822 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc537' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc537'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.822 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf7_adjust' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_1_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf7_adjust'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.83 seconds; current allocated memory: 2.823 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf7_l2_multiply51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_5_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf7_l2_multiply51'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.9 seconds; current allocated memory: 2.825 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf7_l2_accum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf7_l2_accum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.827 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf7_l2_writeOutputs_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_464_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf7_l2_writeOutputs_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.2 seconds; current allocated memory: 2.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_TOP_LOOP48049' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_S' is changed to 'fifo_w16_d2_S_x4' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w6_d8_S' is changed to 'fifo_w6_d8_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_TOP_LOOP48049'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.53 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.74 seconds; current allocated memory: 2.839 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf7_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf7_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.1 seconds; current allocated memory: 2.843 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf8_get_next_ijk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'i_p' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'j_p' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'i_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'j_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'k_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'i_out' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'j_out' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf8_get_next_ijk'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.86 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.1 seconds; current allocated memory: 2.844 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf8_readInputs59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf8_readInputs59'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.83 seconds; current allocated memory: 2.847 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf8_readFilters58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_416_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf8_readFilters58'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.17 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.37 seconds; current allocated memory: 2.850 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf8_dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_5_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf8_dot_product'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.8 seconds; current allocated memory: 2.853 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf8_accum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf8_accum_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.04 seconds; current allocated memory: 2.856 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf8_accum_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf8_accum_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.99 seconds; current allocated memory: 2.859 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc542' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc542'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.860 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf8_accum_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf8_accum_2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.860 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc543' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc543'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.861 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf8_accum_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf8_accum_2_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.861 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc544' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc544'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.862 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf8_accum_2_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf8_accum_2_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.862 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc545' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc545'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf8_adjust' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_1_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf8_adjust'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.76 seconds; current allocated memory: 2.864 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf8_writeOutputs_aligned' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf8_writeOutputs_aligned'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.866 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf8_poolOutputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'max_vals_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_vals_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_vals_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_vals' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf8_poolOutputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.87 seconds; current allocated memory: 2.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_TOP_LOOP47956' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w6_d2_S' is changed to 'fifo_w6_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w4_d8_S' is changed to 'fifo_w4_d8_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_S' is changed to 'fifo_w16_d2_S_x5' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_TOP_LOOP47956'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.25 seconds; current allocated memory: 2.872 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf8_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf8_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.42 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.56 seconds; current allocated memory: 2.874 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf9_get_next_ijk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'i' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'j' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'k' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf9_get_next_ijk'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.48 seconds; current allocated memory: 2.875 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf9_readInputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf9_readInputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.876 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf9_readFilters64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf9_readFilters64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.72 seconds; current allocated memory: 2.878 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf9_dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf9_dot_product'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.879 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf9_accum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf9_accum_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.880 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf9_accum_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf9_accum_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.74 seconds; current allocated memory: 2.882 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc550' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc550'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf9_adjust' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf9_adjust'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.77 seconds; current allocated memory: 2.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf9_writeOutputs_unaligned' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'outputCount' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'outputChanIdx' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'outputRow_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'outputRow_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'outputRow_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'outputRow' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf9_writeOutputs_unaligned'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.82 seconds; current allocated memory: 2.884 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_TOP_LOOP48462' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_S' is changed to 'fifo_w16_d2_S_x6' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w6_d2_S' is changed to 'fifo_w6_d2_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d7_S' is changed to 'fifo_w8_d7_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_TOP_LOOP48462'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.85 seconds; current allocated memory: 2.886 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf9_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf9_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.888 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf10_get_next_ijk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'i_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'j_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'k_10' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf10_get_next_ijk'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.9 seconds; current allocated memory: 2.888 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf10_readInputs71' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf10_readInputs71'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.890 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf10_readFilters70' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_416_64_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf10_readFilters70'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.14 seconds; current allocated memory: 2.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf10_dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf10_dot_product'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.96 seconds; current allocated memory: 2.897 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf10_accum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf10_accum_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.13 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.34 seconds; current allocated memory: 2.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf10_accum_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf10_accum_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.24 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.48 seconds; current allocated memory: 2.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf10_accum_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf10_accum_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.64 seconds; current allocated memory: 2.909 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc556' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc556'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.909 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf10_accum_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf10_accum_3_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.910 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc557' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc557'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.910 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf10_accum_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf10_accum_3_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.911 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc558' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc558'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.912 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf10_accum_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf10_accum_3_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.912 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc559' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc559'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.913 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf10_adjust' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_1_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf10_adjust'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.81 seconds; current allocated memory: 2.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf10_l2_multiply68' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_5_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf10_l2_multiply68'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.95 seconds; current allocated memory: 2.916 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf10_l2_accum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf10_l2_accum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.73 seconds; current allocated memory: 2.918 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf10_l2_writeOutputs_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_464_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf10_l2_writeOutputs_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.03 seconds; current allocated memory: 2.921 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_TOP_LOOP47866' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_S' is changed to 'fifo_w16_d2_S_x7' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w7_d2_S' is changed to 'fifo_w7_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w7_d8_S' is changed to 'fifo_w7_d8_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d11_S' is changed to 'fifo_w1_d11_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_TOP_LOOP47866'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.45 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.67 seconds; current allocated memory: 2.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf10_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf10_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.91 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.12 seconds; current allocated memory: 2.934 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf11_get_next_ijk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'i_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'j_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'k_9' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf11_get_next_ijk'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.62 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.79 seconds; current allocated memory: 2.935 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf11_readInputs78' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf11_readInputs78'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.937 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf11_readFilters77' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_416_64_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf11_readFilters77'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.1 seconds; current allocated memory: 2.940 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf11_dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf11_dot_product'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.98 seconds; current allocated memory: 2.944 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf11_accum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf11_accum_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.13 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.36 seconds; current allocated memory: 2.948 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf11_accum_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf11_accum_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.21 seconds. CPU system time: 0.15 seconds. Elapsed time: 1.5 seconds; current allocated memory: 2.953 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf11_accum_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf11_accum_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.8 seconds; current allocated memory: 2.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc565' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc565'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.956 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf11_accum_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf11_accum_3_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.956 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc566' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc566'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf11_accum_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf11_accum_3_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.6 seconds; current allocated memory: 2.958 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc567' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc567'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.958 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf11_accum_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf11_accum_3_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc568' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc568'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.6 seconds; current allocated memory: 2.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf11_adjust' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_1_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf11_adjust'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 2.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf11_l2_multiply75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_5_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf11_l2_multiply75'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.76 seconds; current allocated memory: 2.963 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf11_l2_accum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf11_l2_accum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.91 seconds; current allocated memory: 2.966 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf11_l2_writeOutputs_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_816_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf11_l2_writeOutputs_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.21 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.49 seconds; current allocated memory: 2.970 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_TOP_LOOP47773' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_S' is changed to 'fifo_w16_d2_S_x8' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w7_d2_S' is changed to 'fifo_w7_d2_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w7_d8_S' is changed to 'fifo_w7_d8_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d11_S' is changed to 'fifo_w1_d11_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w4_d10_S' is changed to 'fifo_w4_d10_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d10_S' is changed to 'fifo_w8_d10_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_TOP_LOOP47773'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.23 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.51 seconds; current allocated memory: 2.980 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf11_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf11_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.96 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.16 seconds; current allocated memory: 2.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf12_get_next_ijk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'i_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'j_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'k_5' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf12_get_next_ijk'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.54 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.72 seconds; current allocated memory: 2.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf12_readInputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf12_readInputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.987 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf12_readFilters82' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf12_readFilters82'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.86 seconds; current allocated memory: 2.989 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf12_dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_5_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf12_dot_product'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.990 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf12_accum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf12_accum_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.77 seconds; current allocated memory: 2.992 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf12_accum_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf12_accum_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.86 seconds; current allocated memory: 2.995 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf12_accum_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf12_accum_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.996 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc573' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc573'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.997 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf12_accum_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf12_accum_3_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.997 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc574' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc574'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.998 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf12_adjust' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf12_adjust'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 2.999 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf12_writeOutputs_unaligned' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'outputCount_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'outputChanIdx_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'outputRow_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'outputRow_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'outputRow_3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'outputRow_3_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_10s_9ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf12_writeOutputs_unaligned'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.27 seconds; current allocated memory: 3.000 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_TOP_LOOP47680' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_S' is changed to 'fifo_w16_d2_S_x9' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w4_d8_S' is changed to 'fifo_w4_d8_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d8_S' is changed to 'fifo_w8_d8_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_TOP_LOOP47680'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.11 seconds; current allocated memory: 3.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf12_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf12_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.85 seconds; current allocated memory: 3.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'td_fused_axi_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_9ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'td_fused_axi_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 3.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'td_fused' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'td_fused'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.04 seconds; current allocated memory: 3.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'td_fused_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'td_fused_top/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'td_fused_top/stream_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'td_fused_top/stream_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'td_fused_top/stream_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'td_fused_top/stream_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'td_fused_top/stream_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'td_fused_top/stream_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'td_fused_top/stream_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'td_fused_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'td_fused_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.9 seconds. CPU system time: 0.07 seconds. Elapsed time: 9.32 seconds; current allocated memory: 3.019 GB.
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_td_fused_axi_in_p_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_indices_23_c_U(td_fused_top_fifo_w2_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_indices_23_c1_U(td_fused_top_fifo_w4_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_indices_04_c_U(td_fused_top_fifo_w7_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_indices_15_c_U(td_fused_top_fifo_w14_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'resetMaximum6_c_U(td_fused_top_fifo_w1_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'storeOutput7_c_U(td_fused_top_fifo_w1_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_indices_0_U(td_fused_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_indices_1_U(td_fused_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_0_0_U(td_fused_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_0_1_U(td_fused_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_0_2_U(td_fused_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_0_3_U(td_fused_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_1_0_U(td_fused_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_1_1_U(td_fused_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_1_2_U(td_fused_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_1_3_U(td_fused_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_2_0_U(td_fused_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_2_1_U(td_fused_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_2_2_U(td_fused_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_2_3_U(td_fused_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_3_0_U(td_fused_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_3_1_U(td_fused_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_3_2_U(td_fused_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_3_3_U(td_fused_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_channel_U(td_fused_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_0_U(td_fused_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_434_channel_U(td_fused_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_1_U(td_fused_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_435_channel_U(td_fused_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_2_U(td_fused_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_436_channel_U(td_fused_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_3_U(td_fused_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_indices_23_c2_U(td_fused_top_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_0_U(td_fused_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_1_U(td_fused_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_2_U(td_fused_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_3_U(td_fused_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_tdf1_readFilters18_U0_U(td_fused_top_start_for_tdf1_readFilters18_U0)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48322_ifmap_vec_0_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_dataflow_in_loop_TOP_LOOP48322_ifmap_vec_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48322_products_0_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_dataflow_in_loop_TOP_LOOP48322_products_0_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum1_out_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum1_out_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum2_out_0_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum2_out_0_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_indices_23_c_U(td_fused_top_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_indices_23_c1_U(td_fused_top_fifo_w5_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_indices_04_c_U(td_fused_top_fifo_w6_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_indices_15_c_U(td_fused_top_fifo_w12_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'resetMaximum6_c_U(td_fused_top_fifo_w1_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'storeOutput7_c_U(td_fused_top_fifo_w1_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_indices_0_U(td_fused_top_fifo_w16_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_indices_1_U(td_fused_top_fifo_w16_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_channel_U(td_fused_top_fifo_w16_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_0_U(td_fused_top_fifo_w16_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_251_channel_U(td_fused_top_fifo_w16_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_1_U(td_fused_top_fifo_w16_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_252_channel_U(td_fused_top_fifo_w16_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_2_U(td_fused_top_fifo_w16_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_253_channel_U(td_fused_top_fifo_w16_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_3_U(td_fused_top_fifo_w16_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_indices_23_c2_U(td_fused_top_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_0_U(td_fused_top_fifo_w16_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_1_U(td_fused_top_fifo_w16_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_2_U(td_fused_top_fifo_w16_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_3_U(td_fused_top_fifo_w16_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_tdf2_readFilters24_U0_U(td_fused_top_start_for_tdf2_readFilters24_U0)' using Shift Registers.
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'indices_01_c_U(td_fused_top_fifo_w16_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_12_c_U(td_fused_top_fifo_w16_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_23_c_U(td_fused_top_fifo_w4_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_23_c1_U(td_fused_top_fifo_w4_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_01_c2_U(td_fused_top_fifo_w6_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_12_c3_U(td_fused_top_fifo_w12_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum2_out_0_0_U(td_fused_top_fifo_w16_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum2_out_0_1_U(td_fused_top_fifo_w16_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum2_out_0_2_U(td_fused_top_fifo_w16_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum2_out_0_3_U(td_fused_top_fifo_w16_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_channel_U(td_fused_top_fifo_w16_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_0_U(td_fused_top_fifo_w16_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_0_U(td_fused_top_fifo_w16_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_tdf3_readFilters30_U0_U(td_fused_top_start_for_tdf3_readFilters30_U0)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-741] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum1_out_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum1_out_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'indices_01_c_U(td_fused_top_fifo_w16_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_12_c_U(td_fused_top_fifo_w16_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_23_c_U(td_fused_top_fifo_w5_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_23_c1_U(td_fused_top_fifo_w5_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'write4_c_U(td_fused_top_fifo_w1_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_01_c2_U(td_fused_top_fifo_w6_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_12_c3_U(td_fused_top_fifo_w12_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_0_0_U(td_fused_top_fifo_w16_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_0_1_U(td_fused_top_fifo_w16_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_0_2_U(td_fused_top_fifo_w16_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_0_3_U(td_fused_top_fifo_w16_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_1_0_U(td_fused_top_fifo_w16_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_1_1_U(td_fused_top_fifo_w16_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_1_2_U(td_fused_top_fifo_w16_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_1_3_U(td_fused_top_fifo_w16_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_2_0_U(td_fused_top_fifo_w16_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_2_1_U(td_fused_top_fifo_w16_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_2_2_U(td_fused_top_fifo_w16_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_2_3_U(td_fused_top_fifo_w16_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_3_0_U(td_fused_top_fifo_w16_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_3_1_U(td_fused_top_fifo_w16_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_3_2_U(td_fused_top_fifo_w16_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_3_3_U(td_fused_top_fifo_w16_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_channel_U(td_fused_top_fifo_w16_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_0_U(td_fused_top_fifo_w16_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_218_channel_U(td_fused_top_fifo_w16_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_1_U(td_fused_top_fifo_w16_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_219_channel_U(td_fused_top_fifo_w16_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_2_U(td_fused_top_fifo_w16_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_220_channel_U(td_fused_top_fifo_w16_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_3_U(td_fused_top_fifo_w16_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_23_c4_U(td_fused_top_fifo_w5_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'intermediate_fmaps_0_U(td_fused_top_fifo_w16_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'intermediate_fmaps_1_U(td_fused_top_fifo_w16_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'intermediate_fmaps_2_U(td_fused_top_fifo_w16_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'intermediate_fmaps_3_U(td_fused_top_fifo_w16_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_tdf4_readFilters36_U0_U(td_fused_top_start_for_tdf4_readFilters36_U0)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48139_ifmap_vec_0_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_dataflow_in_loop_TOP_LOOP48139_ifmap_vec_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48139_products_0_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_dataflow_in_loop_TOP_LOOP48139_products_0_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum1_out_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum1_out_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum2_out_0_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum2_out_0_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_indices_23_c_U(td_fused_top_fifo_w5_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_indices_23_c1_U(td_fused_top_fifo_w7_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_indices_04_c_U(td_fused_top_fifo_w5_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_indices_15_c_U(td_fused_top_fifo_w10_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'resetMaximum6_c_U(td_fused_top_fifo_w1_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'storeOutput7_c_U(td_fused_top_fifo_w1_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_indices_0_U(td_fused_top_fifo_w16_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_indices_1_U(td_fused_top_fifo_w16_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_channel_U(td_fused_top_fifo_w16_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_0_U(td_fused_top_fifo_w16_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_141_channel_U(td_fused_top_fifo_w16_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_1_U(td_fused_top_fifo_w16_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_142_channel_U(td_fused_top_fifo_w16_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_2_U(td_fused_top_fifo_w16_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_143_channel_U(td_fused_top_fifo_w16_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_3_U(td_fused_top_fifo_w16_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_indices_23_c2_U(td_fused_top_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_0_U(td_fused_top_fifo_w16_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_1_U(td_fused_top_fifo_w16_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_2_U(td_fused_top_fifo_w16_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_3_U(td_fused_top_fifo_w16_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_tdf5_readFilters41_U0_U(td_fused_top_start_for_tdf5_readFilters41_U0)' using Shift Registers.
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'indices_01_c_U(td_fused_top_fifo_w16_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_12_c_U(td_fused_top_fifo_w16_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_23_c_U(td_fused_top_fifo_w5_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_23_c1_U(td_fused_top_fifo_w5_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_01_c2_U(td_fused_top_fifo_w5_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_12_c3_U(td_fused_top_fifo_w10_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_channel_U(td_fused_top_fifo_w16_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_0_U(td_fused_top_fifo_w16_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_0_U(td_fused_top_fifo_w16_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_tdf6_readFilters47_U0_U(td_fused_top_start_for_tdf6_readFilters47_U0)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_tdf7_l2_writeOutputs_1_running_sums_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-741] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum1_out_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum1_out_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum2_out_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum2_out_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_partial_sums_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_partial_sums_0_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'indices_01_c_U(td_fused_top_fifo_w16_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_12_c_U(td_fused_top_fifo_w16_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_23_c_U(td_fused_top_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_23_c1_U(td_fused_top_fifo_w6_d8_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'write4_c_U(td_fused_top_fifo_w1_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_01_c2_U(td_fused_top_fifo_w5_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_12_c3_U(td_fused_top_fifo_w10_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_channel_U(td_fused_top_fifo_w16_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_0_U(td_fused_top_fifo_w16_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_108_channel_U(td_fused_top_fifo_w16_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_1_U(td_fused_top_fifo_w16_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_109_channel_U(td_fused_top_fifo_w16_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_2_U(td_fused_top_fifo_w16_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_110_channel_U(td_fused_top_fifo_w16_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_3_U(td_fused_top_fifo_w16_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_23_c4_U(td_fused_top_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'intermediate_fmaps_0_U(td_fused_top_fifo_w16_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'intermediate_fmaps_1_U(td_fused_top_fifo_w16_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'intermediate_fmaps_2_U(td_fused_top_fifo_w16_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'intermediate_fmaps_3_U(td_fused_top_fifo_w16_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_tdf7_readFilters53_U0_U(td_fused_top_start_for_tdf7_readFilters53_U0)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP47956_ifmap_vec_0_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_dataflow_in_loop_TOP_LOOP47956_ifmap_vec_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP47956_products_0_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_dataflow_in_loop_TOP_LOOP47956_products_0_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP47956_accum1_out_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_dataflow_in_loop_TOP_LOOP47956_accum1_out_0_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_indices_23_c_U(td_fused_top_fifo_w6_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_indices_23_c1_U(td_fused_top_fifo_w8_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_indices_04_c_U(td_fused_top_fifo_w4_d8_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_indices_15_c_U(td_fused_top_fifo_w8_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'resetMaximum6_c_U(td_fused_top_fifo_w1_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'storeOutput7_c_U(td_fused_top_fifo_w1_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_indices_0_U(td_fused_top_fifo_w16_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_indices_1_U(td_fused_top_fifo_w16_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_channel_U(td_fused_top_fifo_w16_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_0_U(td_fused_top_fifo_w16_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_31_channel_U(td_fused_top_fifo_w16_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_1_U(td_fused_top_fifo_w16_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_32_channel_U(td_fused_top_fifo_w16_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_2_U(td_fused_top_fifo_w16_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_33_channel_U(td_fused_top_fifo_w16_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_3_U(td_fused_top_fifo_w16_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_indices_23_c2_U(td_fused_top_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_0_U(td_fused_top_fifo_w16_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_1_U(td_fused_top_fifo_w16_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_2_U(td_fused_top_fifo_w16_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_3_U(td_fused_top_fifo_w16_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_tdf8_readFilters58_U0_U(td_fused_top_start_for_tdf8_readFilters58_U0)' using Shift Registers.
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'indices_01_c_U(td_fused_top_fifo_w16_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_12_c_U(td_fused_top_fifo_w16_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_23_c_U(td_fused_top_fifo_w6_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_23_c1_U(td_fused_top_fifo_w6_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_01_c2_U(td_fused_top_fifo_w4_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_12_c3_U(td_fused_top_fifo_w8_d7_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_channel_U(td_fused_top_fifo_w16_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_0_U(td_fused_top_fifo_w16_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_0_U(td_fused_top_fifo_w16_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_tdf9_readFilters64_U0_U(td_fused_top_start_for_tdf9_readFilters64_U0)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_tdf10_l2_writeOutputs_1_running_sums_3_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-741] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP47866_ifmap_vec_0_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_dataflow_in_loop_TOP_LOOP47866_ifmap_vec_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP47866_products_0_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_dataflow_in_loop_TOP_LOOP47866_products_0_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum1_out_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum1_out_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum2_out_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum2_out_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_products_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_products_0_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'indices_01_c_U(td_fused_top_fifo_w16_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_12_c_U(td_fused_top_fifo_w16_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_23_c_U(td_fused_top_fifo_w7_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_23_c1_U(td_fused_top_fifo_w7_d8_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'write4_c_U(td_fused_top_fifo_w1_d11_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_01_c2_U(td_fused_top_fifo_w4_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_12_c3_U(td_fused_top_fifo_w8_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_channel_U(td_fused_top_fifo_w16_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_0_U(td_fused_top_fifo_w16_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_431_channel_U(td_fused_top_fifo_w16_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_1_U(td_fused_top_fifo_w16_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_432_channel_U(td_fused_top_fifo_w16_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_2_U(td_fused_top_fifo_w16_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_433_channel_U(td_fused_top_fifo_w16_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_3_U(td_fused_top_fifo_w16_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_23_c4_U(td_fused_top_fifo_w7_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'intermediate_fmaps_0_U(td_fused_top_fifo_w16_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'intermediate_fmaps_1_U(td_fused_top_fifo_w16_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'intermediate_fmaps_2_U(td_fused_top_fifo_w16_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'intermediate_fmaps_3_U(td_fused_top_fifo_w16_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_tdf10_readFilters70_U0_U(td_fused_top_start_for_tdf10_readFilters70_U0)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_tdf11_l2_writeOutputs_1_running_sums_2_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-741] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum2_out_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum2_out_0_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'indices_01_c_U(td_fused_top_fifo_w16_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_12_c_U(td_fused_top_fifo_w16_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_23_c_U(td_fused_top_fifo_w7_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_23_c1_U(td_fused_top_fifo_w7_d8_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'write4_c_U(td_fused_top_fifo_w1_d11_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_01_c2_U(td_fused_top_fifo_w4_d10_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_12_c3_U(td_fused_top_fifo_w8_d10_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_channel_U(td_fused_top_fifo_w16_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_0_U(td_fused_top_fifo_w16_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_354_channel_U(td_fused_top_fifo_w16_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_1_U(td_fused_top_fifo_w16_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_355_channel_U(td_fused_top_fifo_w16_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_2_U(td_fused_top_fifo_w16_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_356_channel_U(td_fused_top_fifo_w16_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_3_U(td_fused_top_fifo_w16_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_23_c4_U(td_fused_top_fifo_w7_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'intermediate_fmaps_0_U(td_fused_top_fifo_w16_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'intermediate_fmaps_1_U(td_fused_top_fifo_w16_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'intermediate_fmaps_2_U(td_fused_top_fifo_w16_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'intermediate_fmaps_3_U(td_fused_top_fifo_w16_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_tdf11_readFilters77_U0_U(td_fused_top_start_for_tdf11_readFilters77_U0)' using Shift Registers.
INFO: [RTMG 210-282] Generating pipelined core: 'td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0'
INFO: [HLS 200-741] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum2_out_0_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum2_out_0_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'indices_01_c_U(td_fused_top_fifo_w16_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_12_c_U(td_fused_top_fifo_w16_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_23_c_U(td_fused_top_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_23_c1_U(td_fused_top_fifo_w9_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_01_c2_U(td_fused_top_fifo_w4_d8_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_12_c3_U(td_fused_top_fifo_w8_d8_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_channel_U(td_fused_top_fifo_w16_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_0_U(td_fused_top_fifo_w16_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_272_channel_U(td_fused_top_fifo_w16_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_1_U(td_fused_top_fifo_w16_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_0_U(td_fused_top_fifo_w16_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_1_U(td_fused_top_fifo_w16_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_tdf12_readFilters82_U0_U(td_fused_top_start_for_tdf12_readFilters82_U0)' using Shift Registers.
INFO: [HLS 200-740] Implementing PIPO td_fused_top_td_fused_tdf1_fmaps_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_td_fused_tdf1_fmaps_memcore_ram (RAM)' using ultra RAMs.
INFO: [HLS 200-740] Implementing PIPO td_fused_top_td_fused_tdf3_fmaps_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_td_fused_tdf3_fmaps_memcore_ram (RAM)' using ultra RAMs.
INFO: [HLS 200-740] Implementing PIPO td_fused_top_td_fused_tdf4_fmaps_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_td_fused_tdf4_fmaps_memcore_ram (RAM)' using ultra RAMs.
INFO: [HLS 200-740] Implementing PIPO td_fused_top_td_fused_tdf7_fmaps_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_td_fused_tdf7_fmaps_memcore_ram (RAM)' using ultra RAMs.
INFO: [HLS 200-740] Implementing PIPO td_fused_top_td_fused_tdf10_fmaps_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_td_fused_tdf10_fmaps_memcore_ram (RAM)' using ultra RAMs.
INFO: [HLS 200-740] Implementing PIPO td_fused_top_td_fused_final_fmaps_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_td_fused_final_fmaps_memcore_ram (RAM)' using ultra RAMs.
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_tdf1_filters_0_ram (RAM_2P_BRAM)' using block RAMs.
WARNING: [RTMG 210-274] Memory 'td_fused_top_tdf1_filters_1' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'td_fused_top_tdf1_filters_1_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_tdf2_filters_0_ram (RAM_2P_BRAM)' using block RAMs.
WARNING: [RTMG 210-274] Memory 'td_fused_top_tdf2_filters_1' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'td_fused_top_tdf2_filters_1_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_tdf3_filters_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_tdf4_filters_0_ram (RAM_2P_BRAM)' using block RAMs.
WARNING: [RTMG 210-274] Memory 'td_fused_top_tdf4_filters_1' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'td_fused_top_tdf4_filters_1_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_tdf4_l2_filters_0_ram (RAM_2P_BRAM)' using block RAMs.
WARNING: [RTMG 210-274] Memory 'td_fused_top_tdf4_l2_filters_1' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'td_fused_top_tdf4_l2_filters_1_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_tdf5_filters_0_ram (RAM_2P_BRAM)' using block RAMs.
WARNING: [RTMG 210-274] Memory 'td_fused_top_tdf5_filters_1' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'td_fused_top_tdf5_filters_1_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_tdf6_filters_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_tdf7_filters_0_ram (RAM_2P_BRAM)' using block RAMs.
WARNING: [RTMG 210-274] Memory 'td_fused_top_tdf7_filters_1' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'td_fused_top_tdf7_filters_1_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_tdf7_l2_filters_0_ram (RAM_2P_BRAM)' using block RAMs.
WARNING: [RTMG 210-274] Memory 'td_fused_top_tdf7_l2_filters_1' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'td_fused_top_tdf7_l2_filters_1_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_tdf8_filters_0_ram (RAM_2P_BRAM)' using block RAMs.
WARNING: [RTMG 210-274] Memory 'td_fused_top_tdf8_filters_1' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'td_fused_top_tdf8_filters_1_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_tdf9_filters_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_tdf10_filters_0_ram (RAM_2P_URAM)' using ultra RAMs.
WARNING: [RTMG 210-274] Memory 'td_fused_top_tdf10_filters_1' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'td_fused_top_tdf10_filters_1_rom' using ultra ROMs.
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_tdf10_l2_filters_0_ram (RAM_2P_BRAM)' using block RAMs.
WARNING: [RTMG 210-274] Memory 'td_fused_top_tdf10_l2_filters_1' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'td_fused_top_tdf10_l2_filters_1_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_tdf12_filters_0_ram (RAM_2P_BRAM)' using block RAMs.
WARNING: [RTMG 210-274] Memory 'td_fused_top_tdf12_filters_1' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'td_fused_top_tdf12_filters_1_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_tdf1_adjustments_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_tdf2_adjustments_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_tdf4_adjustments_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_tdf7_adjustments_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_tdf9_adjustments_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_tdf10_adjustments_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'td_fused_top_tdf12_adjustments_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48322_ifmap_vec_0_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48322_products_0_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum1_out_0_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum2_out_0_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum1_out_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48139_ifmap_vec_0_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48139_products_0_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum1_out_0_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum2_out_0_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum1_out_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum2_out_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_partial_sums_0_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP47956_ifmap_vec_0_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP47956_products_0_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP47956_accum1_out_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP47866_ifmap_vec_0_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP47866_products_0_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum1_out_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum2_out_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_products_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum2_out_0_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum2_out_0_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO td_fused_top_td_fused_tdf1_fmaps_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_td_fused_tdf3_fmaps_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_td_fused_tdf4_fmaps_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_td_fused_tdf7_fmaps_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_td_fused_tdf10_fmaps_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_td_fused_final_fmaps_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48322_ifmap_vec_0_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48322_products_0_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum1_out_0_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum2_out_0_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum1_out_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48139_ifmap_vec_0_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48139_products_0_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum1_out_0_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum2_out_0_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum1_out_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum2_out_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_partial_sums_0_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP47956_ifmap_vec_0_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP47956_products_0_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP47956_accum1_out_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP47866_ifmap_vec_0_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP47866_products_0_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum1_out_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum2_out_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_products_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum2_out_0_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum2_out_0_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO td_fused_top_td_fused_tdf1_fmaps_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_td_fused_tdf3_fmaps_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_td_fused_tdf4_fmaps_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_td_fused_tdf7_fmaps_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_td_fused_tdf10_fmaps_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO td_fused_top_td_fused_final_fmaps_memcore using a separate memory for each block
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 123.81 seconds. CPU system time: 18.88 seconds. Elapsed time: 172.41 seconds; current allocated memory: 3.064 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for td_fused_top.
INFO: [VLOG 209-307] Generating Verilog RTL for td_fused_top.
INFO: [HLS 200-789] **** Estimated Fmax: 223.61 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 843.09 seconds. CPU system time: 62.43 seconds. Elapsed time: 1008.23 seconds; current allocated memory: 3.089 GB.
INFO: [HLS 200-112] Total CPU user time: 850.19 seconds. Total CPU system time: 65.35 seconds. Total elapsed time: 1017.4 seconds; peak allocated memory: 3.064 GB.
INFO: [Common 17-206] Exiting vitis_hls at Fri Apr 23 09:40:16 2021...
