<stg><name>k2c_affine_matmul.3</name>


<trans_list>

<trans id="2857" from="1" to="2">
<condition id="2104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2858" from="2" to="199">
<condition id="2105">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2859" from="2" to="3">
<condition id="2107">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2860" from="3" to="19">
<condition id="2108">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2861" from="3" to="4">
<condition id="2110">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3309" from="4" to="19">
<condition id="2646">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3310" from="4" to="5">
<condition id="2661">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3295" from="5" to="6">
<condition id="2647">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3296" from="6" to="7">
<condition id="2648">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3297" from="7" to="8">
<condition id="2649">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3298" from="8" to="9">
<condition id="2650">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3299" from="9" to="10">
<condition id="2651">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3300" from="10" to="11">
<condition id="2652">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3301" from="11" to="12">
<condition id="2653">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3302" from="12" to="13">
<condition id="2654">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3303" from="13" to="14">
<condition id="2655">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3304" from="14" to="15">
<condition id="2656">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3305" from="15" to="16">
<condition id="2657">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3306" from="16" to="17">
<condition id="2658">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3307" from="17" to="18">
<condition id="2659">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3308" from="18" to="4">
<condition id="2660">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2879" from="19" to="20">
<condition id="2131">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="exitcond1_0_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2967" from="19" to="199">
<condition id="2240">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
<literal name="exitcond2_1" val="1"/>
</and_exp><and_exp><literal name="exitcond1_0_1" val="1"/>
<literal name="exitcond2_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2968" from="19" to="93">
<condition id="2242">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
<literal name="exitcond2_1" val="0"/>
</and_exp><and_exp><literal name="exitcond1_0_1" val="1"/>
<literal name="exitcond2_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3313" from="20" to="22">
<condition id="2662">
<or_exp><and_exp><literal name="exitcond_0_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3314" from="20" to="21">
<condition id="2664">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3312" from="21" to="20">
<condition id="2663">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2884" from="22" to="23">
<condition id="2139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3317" from="23" to="25">
<condition id="2665">
<or_exp><and_exp><literal name="exitcond_0_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3318" from="23" to="24">
<condition id="2667">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3316" from="24" to="23">
<condition id="2666">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2889" from="25" to="26">
<condition id="2147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3321" from="26" to="28">
<condition id="2668">
<or_exp><and_exp><literal name="exitcond_0_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3322" from="26" to="27">
<condition id="2670">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3320" from="27" to="26">
<condition id="2669">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2894" from="28" to="29">
<condition id="2155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3338" from="29" to="44">
<condition id="2671">
<or_exp><and_exp><literal name="exitcond_0_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3339" from="29" to="30">
<condition id="2686">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3324" from="30" to="31">
<condition id="2672">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3325" from="31" to="32">
<condition id="2673">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3326" from="32" to="33">
<condition id="2674">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3327" from="33" to="34">
<condition id="2675">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3328" from="34" to="35">
<condition id="2676">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3329" from="35" to="36">
<condition id="2677">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3330" from="36" to="37">
<condition id="2678">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3331" from="37" to="38">
<condition id="2679">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3332" from="38" to="39">
<condition id="2680">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3333" from="39" to="40">
<condition id="2681">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3334" from="40" to="41">
<condition id="2682">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3335" from="41" to="42">
<condition id="2683">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3336" from="42" to="43">
<condition id="2684">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3337" from="43" to="29">
<condition id="2685">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2912" from="44" to="45">
<condition id="2176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3355" from="45" to="60">
<condition id="2687">
<or_exp><and_exp><literal name="exitcond_0_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3356" from="45" to="46">
<condition id="2702">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3341" from="46" to="47">
<condition id="2688">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3342" from="47" to="48">
<condition id="2689">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3343" from="48" to="49">
<condition id="2690">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3344" from="49" to="50">
<condition id="2691">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3345" from="50" to="51">
<condition id="2692">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3346" from="51" to="52">
<condition id="2693">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3347" from="52" to="53">
<condition id="2694">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3348" from="53" to="54">
<condition id="2695">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3349" from="54" to="55">
<condition id="2696">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3350" from="55" to="56">
<condition id="2697">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3351" from="56" to="57">
<condition id="2698">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3352" from="57" to="58">
<condition id="2699">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3353" from="58" to="59">
<condition id="2700">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3354" from="59" to="45">
<condition id="2701">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2930" from="60" to="61">
<condition id="2197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3372" from="61" to="76">
<condition id="2703">
<or_exp><and_exp><literal name="exitcond_0_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3373" from="61" to="62">
<condition id="2718">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3358" from="62" to="63">
<condition id="2704">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3359" from="63" to="64">
<condition id="2705">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3360" from="64" to="65">
<condition id="2706">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3361" from="65" to="66">
<condition id="2707">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3362" from="66" to="67">
<condition id="2708">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3363" from="67" to="68">
<condition id="2709">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3364" from="68" to="69">
<condition id="2710">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3365" from="69" to="70">
<condition id="2711">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3366" from="70" to="71">
<condition id="2712">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3367" from="71" to="72">
<condition id="2713">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3368" from="72" to="73">
<condition id="2714">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3369" from="73" to="74">
<condition id="2715">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3370" from="74" to="75">
<condition id="2716">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3371" from="75" to="61">
<condition id="2717">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2948" from="76" to="77">
<condition id="2218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3389" from="77" to="92">
<condition id="2719">
<or_exp><and_exp><literal name="exitcond_0_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3390" from="77" to="78">
<condition id="2734">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3375" from="78" to="79">
<condition id="2720">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3376" from="79" to="80">
<condition id="2721">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3377" from="80" to="81">
<condition id="2722">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3378" from="81" to="82">
<condition id="2723">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3379" from="82" to="83">
<condition id="2724">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3380" from="83" to="84">
<condition id="2725">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3381" from="84" to="85">
<condition id="2726">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3382" from="85" to="86">
<condition id="2727">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3383" from="86" to="87">
<condition id="2728">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3384" from="87" to="88">
<condition id="2729">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3385" from="88" to="89">
<condition id="2730">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3386" from="89" to="90">
<condition id="2731">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3387" from="90" to="91">
<condition id="2732">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3388" from="91" to="77">
<condition id="2733">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2966" from="92" to="3">
<condition id="2239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2969" from="93" to="109">
<condition id="2243">
<or_exp><and_exp><literal name="exitcond1_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2970" from="93" to="94">
<condition id="2245">
<or_exp><and_exp><literal name="exitcond1_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3406" from="94" to="109">
<condition id="2735">
<or_exp><and_exp><literal name="exitcond_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3407" from="94" to="95">
<condition id="2750">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3392" from="95" to="96">
<condition id="2736">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3393" from="96" to="97">
<condition id="2737">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3394" from="97" to="98">
<condition id="2738">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3395" from="98" to="99">
<condition id="2739">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3396" from="99" to="100">
<condition id="2740">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3397" from="100" to="101">
<condition id="2741">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3398" from="101" to="102">
<condition id="2742">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3399" from="102" to="103">
<condition id="2743">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3400" from="103" to="104">
<condition id="2744">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3401" from="104" to="105">
<condition id="2745">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3402" from="105" to="106">
<condition id="2746">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3403" from="106" to="107">
<condition id="2747">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3404" from="107" to="108">
<condition id="2748">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3405" from="108" to="94">
<condition id="2749">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2988" from="109" to="110">
<condition id="2266">
<or_exp><and_exp><literal name="exitcond1_1" val="0"/>
<literal name="exitcond1_1_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3076" from="109" to="199">
<condition id="2375">
<or_exp><and_exp><literal name="exitcond1_1" val="1"/>
<literal name="exitcond2_2" val="1"/>
</and_exp><and_exp><literal name="exitcond1_1_1" val="1"/>
<literal name="exitcond2_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3077" from="109" to="183">
<condition id="2377">
<or_exp><and_exp><literal name="exitcond1_1" val="1"/>
<literal name="exitcond2_2" val="0"/>
</and_exp><and_exp><literal name="exitcond1_1_1" val="1"/>
<literal name="exitcond2_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3410" from="110" to="112">
<condition id="2751">
<or_exp><and_exp><literal name="exitcond_1_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3411" from="110" to="111">
<condition id="2753">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3409" from="111" to="110">
<condition id="2752">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2993" from="112" to="113">
<condition id="2274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3414" from="113" to="115">
<condition id="2754">
<or_exp><and_exp><literal name="exitcond_1_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3415" from="113" to="114">
<condition id="2756">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3413" from="114" to="113">
<condition id="2755">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2998" from="115" to="116">
<condition id="2282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3418" from="116" to="118">
<condition id="2757">
<or_exp><and_exp><literal name="exitcond_1_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3419" from="116" to="117">
<condition id="2759">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3417" from="117" to="116">
<condition id="2758">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3003" from="118" to="119">
<condition id="2290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3435" from="119" to="134">
<condition id="2760">
<or_exp><and_exp><literal name="exitcond_1_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3436" from="119" to="120">
<condition id="2775">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3421" from="120" to="121">
<condition id="2761">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3422" from="121" to="122">
<condition id="2762">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3423" from="122" to="123">
<condition id="2763">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3424" from="123" to="124">
<condition id="2764">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3425" from="124" to="125">
<condition id="2765">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3426" from="125" to="126">
<condition id="2766">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3427" from="126" to="127">
<condition id="2767">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3428" from="127" to="128">
<condition id="2768">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3429" from="128" to="129">
<condition id="2769">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3430" from="129" to="130">
<condition id="2770">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3431" from="130" to="131">
<condition id="2771">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3432" from="131" to="132">
<condition id="2772">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3433" from="132" to="133">
<condition id="2773">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3434" from="133" to="119">
<condition id="2774">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3021" from="134" to="135">
<condition id="2311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3452" from="135" to="150">
<condition id="2776">
<or_exp><and_exp><literal name="exitcond_1_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3453" from="135" to="136">
<condition id="2791">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3438" from="136" to="137">
<condition id="2777">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3439" from="137" to="138">
<condition id="2778">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3440" from="138" to="139">
<condition id="2779">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3441" from="139" to="140">
<condition id="2780">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3442" from="140" to="141">
<condition id="2781">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3443" from="141" to="142">
<condition id="2782">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3444" from="142" to="143">
<condition id="2783">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3445" from="143" to="144">
<condition id="2784">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3446" from="144" to="145">
<condition id="2785">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3447" from="145" to="146">
<condition id="2786">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3448" from="146" to="147">
<condition id="2787">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3449" from="147" to="148">
<condition id="2788">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3450" from="148" to="149">
<condition id="2789">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3451" from="149" to="135">
<condition id="2790">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3039" from="150" to="151">
<condition id="2332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3469" from="151" to="166">
<condition id="2792">
<or_exp><and_exp><literal name="exitcond_1_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3470" from="151" to="152">
<condition id="2807">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3455" from="152" to="153">
<condition id="2793">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3456" from="153" to="154">
<condition id="2794">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3457" from="154" to="155">
<condition id="2795">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3458" from="155" to="156">
<condition id="2796">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3459" from="156" to="157">
<condition id="2797">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3460" from="157" to="158">
<condition id="2798">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3461" from="158" to="159">
<condition id="2799">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3462" from="159" to="160">
<condition id="2800">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3463" from="160" to="161">
<condition id="2801">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3464" from="161" to="162">
<condition id="2802">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3465" from="162" to="163">
<condition id="2803">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3466" from="163" to="164">
<condition id="2804">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3467" from="164" to="165">
<condition id="2805">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3468" from="165" to="151">
<condition id="2806">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3057" from="166" to="167">
<condition id="2353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3486" from="167" to="182">
<condition id="2808">
<or_exp><and_exp><literal name="exitcond_1_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3487" from="167" to="168">
<condition id="2823">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3472" from="168" to="169">
<condition id="2809">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3473" from="169" to="170">
<condition id="2810">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3474" from="170" to="171">
<condition id="2811">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3475" from="171" to="172">
<condition id="2812">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3476" from="172" to="173">
<condition id="2813">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3477" from="173" to="174">
<condition id="2814">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3478" from="174" to="175">
<condition id="2815">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3479" from="175" to="176">
<condition id="2816">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3480" from="176" to="177">
<condition id="2817">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3481" from="177" to="178">
<condition id="2818">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3482" from="178" to="179">
<condition id="2819">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3483" from="179" to="180">
<condition id="2820">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3484" from="180" to="181">
<condition id="2821">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3485" from="181" to="167">
<condition id="2822">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3075" from="182" to="93">
<condition id="2374">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3078" from="183" to="199">
<condition id="2378">
<or_exp><and_exp><literal name="exitcond1_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3079" from="183" to="184">
<condition id="2380">
<or_exp><and_exp><literal name="exitcond1_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3503" from="184" to="199">
<condition id="2824">
<or_exp><and_exp><literal name="exitcond_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3504" from="184" to="185">
<condition id="2839">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3489" from="185" to="186">
<condition id="2825">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3490" from="186" to="187">
<condition id="2826">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3491" from="187" to="188">
<condition id="2827">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3492" from="188" to="189">
<condition id="2828">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3493" from="189" to="190">
<condition id="2829">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3494" from="190" to="191">
<condition id="2830">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3495" from="191" to="192">
<condition id="2831">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3496" from="192" to="193">
<condition id="2832">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3497" from="193" to="194">
<condition id="2833">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3498" from="194" to="195">
<condition id="2834">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3499" from="195" to="196">
<condition id="2835">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3500" from="196" to="197">
<condition id="2836">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3501" from="197" to="198">
<condition id="2837">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3502" from="198" to="184">
<condition id="2838">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3097" from="199" to="200">
<condition id="2401">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond1_2" val="0"/>
<literal name="exitcond1_2_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3185" from="199" to="273">
<condition id="2511">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond1_2" val="1"/>
<literal name="exitcond2_3" val="0"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond1_2_1" val="1"/>
<literal name="exitcond2_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3507" from="200" to="202">
<condition id="2840">
<or_exp><and_exp><literal name="exitcond_2_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3508" from="200" to="201">
<condition id="2842">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3506" from="201" to="200">
<condition id="2841">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3102" from="202" to="203">
<condition id="2409">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3511" from="203" to="205">
<condition id="2843">
<or_exp><and_exp><literal name="exitcond_2_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3512" from="203" to="204">
<condition id="2845">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3510" from="204" to="203">
<condition id="2844">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3107" from="205" to="206">
<condition id="2417">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3515" from="206" to="208">
<condition id="2846">
<or_exp><and_exp><literal name="exitcond_2_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3516" from="206" to="207">
<condition id="2848">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3514" from="207" to="206">
<condition id="2847">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3112" from="208" to="209">
<condition id="2425">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3532" from="209" to="224">
<condition id="2849">
<or_exp><and_exp><literal name="exitcond_2_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3533" from="209" to="210">
<condition id="2864">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3518" from="210" to="211">
<condition id="2850">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3519" from="211" to="212">
<condition id="2851">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3520" from="212" to="213">
<condition id="2852">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3521" from="213" to="214">
<condition id="2853">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3522" from="214" to="215">
<condition id="2854">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3523" from="215" to="216">
<condition id="2855">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3524" from="216" to="217">
<condition id="2856">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3525" from="217" to="218">
<condition id="2857">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3526" from="218" to="219">
<condition id="2858">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3527" from="219" to="220">
<condition id="2859">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3528" from="220" to="221">
<condition id="2860">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3529" from="221" to="222">
<condition id="2861">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3530" from="222" to="223">
<condition id="2862">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3531" from="223" to="209">
<condition id="2863">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3130" from="224" to="225">
<condition id="2446">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3549" from="225" to="240">
<condition id="2865">
<or_exp><and_exp><literal name="exitcond_2_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3550" from="225" to="226">
<condition id="2880">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3535" from="226" to="227">
<condition id="2866">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3536" from="227" to="228">
<condition id="2867">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3537" from="228" to="229">
<condition id="2868">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3538" from="229" to="230">
<condition id="2869">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3539" from="230" to="231">
<condition id="2870">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3540" from="231" to="232">
<condition id="2871">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3541" from="232" to="233">
<condition id="2872">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3542" from="233" to="234">
<condition id="2873">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3543" from="234" to="235">
<condition id="2874">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3544" from="235" to="236">
<condition id="2875">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3545" from="236" to="237">
<condition id="2876">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3546" from="237" to="238">
<condition id="2877">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3547" from="238" to="239">
<condition id="2878">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3548" from="239" to="225">
<condition id="2879">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3148" from="240" to="241">
<condition id="2467">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3566" from="241" to="256">
<condition id="2881">
<or_exp><and_exp><literal name="exitcond_2_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3567" from="241" to="242">
<condition id="2896">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3552" from="242" to="243">
<condition id="2882">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3553" from="243" to="244">
<condition id="2883">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3554" from="244" to="245">
<condition id="2884">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3555" from="245" to="246">
<condition id="2885">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3556" from="246" to="247">
<condition id="2886">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3557" from="247" to="248">
<condition id="2887">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3558" from="248" to="249">
<condition id="2888">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3559" from="249" to="250">
<condition id="2889">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3560" from="250" to="251">
<condition id="2890">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3561" from="251" to="252">
<condition id="2891">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3562" from="252" to="253">
<condition id="2892">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3563" from="253" to="254">
<condition id="2893">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3564" from="254" to="255">
<condition id="2894">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3565" from="255" to="241">
<condition id="2895">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3166" from="256" to="257">
<condition id="2488">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3583" from="257" to="272">
<condition id="2897">
<or_exp><and_exp><literal name="exitcond_2_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3584" from="257" to="258">
<condition id="2912">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3569" from="258" to="259">
<condition id="2898">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3570" from="259" to="260">
<condition id="2899">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3571" from="260" to="261">
<condition id="2900">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3572" from="261" to="262">
<condition id="2901">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3573" from="262" to="263">
<condition id="2902">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3574" from="263" to="264">
<condition id="2903">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3575" from="264" to="265">
<condition id="2904">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3576" from="265" to="266">
<condition id="2905">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3577" from="266" to="267">
<condition id="2906">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3578" from="267" to="268">
<condition id="2907">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3579" from="268" to="269">
<condition id="2908">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3580" from="269" to="270">
<condition id="2909">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3581" from="270" to="271">
<condition id="2910">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3582" from="271" to="257">
<condition id="2911">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3184" from="272" to="183">
<condition id="2509">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3186" from="273" to="289">
<condition id="2512">
<or_exp><and_exp><literal name="exitcond1_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3187" from="273" to="274">
<condition id="2514">
<or_exp><and_exp><literal name="exitcond1_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3600" from="274" to="289">
<condition id="2913">
<or_exp><and_exp><literal name="exitcond_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3601" from="274" to="275">
<condition id="2928">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3586" from="275" to="276">
<condition id="2914">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3587" from="276" to="277">
<condition id="2915">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3588" from="277" to="278">
<condition id="2916">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3589" from="278" to="279">
<condition id="2917">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3590" from="279" to="280">
<condition id="2918">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3591" from="280" to="281">
<condition id="2919">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3592" from="281" to="282">
<condition id="2920">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3593" from="282" to="283">
<condition id="2921">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3594" from="283" to="284">
<condition id="2922">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3595" from="284" to="285">
<condition id="2923">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3596" from="285" to="286">
<condition id="2924">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3597" from="286" to="287">
<condition id="2925">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3598" from="287" to="288">
<condition id="2926">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3599" from="288" to="274">
<condition id="2927">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3205" from="289" to="290">
<condition id="2535">
<or_exp><and_exp><literal name="exitcond1_3" val="0"/>
<literal name="exitcond1_3_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3293" from="289" to="2">
<condition id="2645">
<or_exp><and_exp><literal name="exitcond1_3" val="1"/>
</and_exp><and_exp><literal name="exitcond1_3_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3604" from="290" to="292">
<condition id="2929">
<or_exp><and_exp><literal name="exitcond_3_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3605" from="290" to="291">
<condition id="2931">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3603" from="291" to="290">
<condition id="2930">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3210" from="292" to="293">
<condition id="2543">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3608" from="293" to="295">
<condition id="2932">
<or_exp><and_exp><literal name="exitcond_3_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3609" from="293" to="294">
<condition id="2934">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3607" from="294" to="293">
<condition id="2933">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3215" from="295" to="296">
<condition id="2551">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3612" from="296" to="298">
<condition id="2935">
<or_exp><and_exp><literal name="exitcond_3_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3613" from="296" to="297">
<condition id="2937">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3611" from="297" to="296">
<condition id="2936">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3220" from="298" to="299">
<condition id="2559">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3629" from="299" to="314">
<condition id="2938">
<or_exp><and_exp><literal name="exitcond_3_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3630" from="299" to="300">
<condition id="2953">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3615" from="300" to="301">
<condition id="2939">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3616" from="301" to="302">
<condition id="2940">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3617" from="302" to="303">
<condition id="2941">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3618" from="303" to="304">
<condition id="2942">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3619" from="304" to="305">
<condition id="2943">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3620" from="305" to="306">
<condition id="2944">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3621" from="306" to="307">
<condition id="2945">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3622" from="307" to="308">
<condition id="2946">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3623" from="308" to="309">
<condition id="2947">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3624" from="309" to="310">
<condition id="2948">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3625" from="310" to="311">
<condition id="2949">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3626" from="311" to="312">
<condition id="2950">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3627" from="312" to="313">
<condition id="2951">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3628" from="313" to="299">
<condition id="2952">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3238" from="314" to="315">
<condition id="2580">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3646" from="315" to="330">
<condition id="2954">
<or_exp><and_exp><literal name="exitcond_3_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3647" from="315" to="316">
<condition id="2969">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3632" from="316" to="317">
<condition id="2955">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3633" from="317" to="318">
<condition id="2956">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3634" from="318" to="319">
<condition id="2957">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3635" from="319" to="320">
<condition id="2958">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3636" from="320" to="321">
<condition id="2959">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3637" from="321" to="322">
<condition id="2960">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3638" from="322" to="323">
<condition id="2961">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3639" from="323" to="324">
<condition id="2962">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3640" from="324" to="325">
<condition id="2963">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3641" from="325" to="326">
<condition id="2964">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3642" from="326" to="327">
<condition id="2965">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3643" from="327" to="328">
<condition id="2966">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3644" from="328" to="329">
<condition id="2967">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3645" from="329" to="315">
<condition id="2968">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3256" from="330" to="331">
<condition id="2601">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3663" from="331" to="346">
<condition id="2970">
<or_exp><and_exp><literal name="exitcond_3_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3664" from="331" to="332">
<condition id="2985">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3649" from="332" to="333">
<condition id="2971">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3650" from="333" to="334">
<condition id="2972">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3651" from="334" to="335">
<condition id="2973">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3652" from="335" to="336">
<condition id="2974">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3653" from="336" to="337">
<condition id="2975">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3654" from="337" to="338">
<condition id="2976">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3655" from="338" to="339">
<condition id="2977">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3656" from="339" to="340">
<condition id="2978">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3657" from="340" to="341">
<condition id="2979">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3658" from="341" to="342">
<condition id="2980">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3659" from="342" to="343">
<condition id="2981">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3660" from="343" to="344">
<condition id="2982">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3661" from="344" to="345">
<condition id="2983">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3662" from="345" to="331">
<condition id="2984">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3274" from="346" to="347">
<condition id="2622">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3680" from="347" to="362">
<condition id="2986">
<or_exp><and_exp><literal name="exitcond_3_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3681" from="347" to="348">
<condition id="3001">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3666" from="348" to="349">
<condition id="2987">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3667" from="349" to="350">
<condition id="2988">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3668" from="350" to="351">
<condition id="2989">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3669" from="351" to="352">
<condition id="2990">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3670" from="352" to="353">
<condition id="2991">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3671" from="353" to="354">
<condition id="2992">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3672" from="354" to="355">
<condition id="2993">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3673" from="355" to="356">
<condition id="2994">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3674" from="356" to="357">
<condition id="2995">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3675" from="357" to="358">
<condition id="2996">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3676" from="358" to="359">
<condition id="2997">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3677" from="359" to="360">
<condition id="2998">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3678" from="360" to="361">
<condition id="2999">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3679" from="361" to="347">
<condition id="3000">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3292" from="362" to="273">
<condition id="2643">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="363" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1988">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %outrows_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %outrows)

]]></Node>
<StgValue><ssdm name="outrows_read"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1988">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="5">
<![CDATA[
:1  %outrows_cast = zext i5 %outrows_read to i64

]]></Node>
<StgValue><ssdm name="outrows_cast"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1988">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %C_addr = getelementptr [1 x float]* %C, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="C_addr"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1988">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %C_addr_1 = getelementptr [1 x float]* %C, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="C_addr_1"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1988">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %C_addr_2 = getelementptr [1 x float]* %C, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="C_addr_2"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1988">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %C_addr_3 = getelementptr [1 x float]* %C, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="C_addr_3"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1988">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="370" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1989">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %i = phi i64 [ 0, %0 ], [ %i_33_3, %61 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="371" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1989">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %exitcond2 = icmp eq i64 %i, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="372" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1989">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %exitcond2, label %62, label %.preheader35.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="373" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1991">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
.preheader35.preheader:0  br label %.preheader35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="374" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1992">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader35:0  %j = phi i64 [ %j_14_0_7, %14 ], [ 0, %.preheader35.preheader ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="375" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1992">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35:1  %exitcond1 = icmp eq i64 %j, 1

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="376" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1992">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader35:2  br i1 %exitcond1, label %16, label %.preheader31.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="377" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1994">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="64">
<![CDATA[
.preheader31.preheader:0  %tmp_100 = trunc i64 %j to i4

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="378" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1994">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
.preheader31.preheader:1  br label %.preheader31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="379" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader31:0  %sum1 = phi float [ %sum_1, %3 ], [ 0xBFA3F6A9E0000000, %.preheader31.preheader ]

]]></Node>
<StgValue><ssdm name="sum1"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader31:1  %k = phi i5 [ %k_2, %3 ], [ 0, %.preheader31.preheader ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader31:2  %exitcond = icmp eq i5 %k, -16

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="382" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader31:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="383" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader31:4  %k_2 = add i5 %k, 1

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="384" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader31:5  br i1 %exitcond, label %2, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="385" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="5">
<![CDATA[
:0  %tmp_106 = trunc i5 %k to i4

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="386" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="5">
<![CDATA[
:3  %tmp_112 = trunc i5 %k to i3

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="387" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %k, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="388" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="2">
<![CDATA[
:6  %newIndex5_cast = zext i2 %tmp to i64

]]></Node>
<StgValue><ssdm name="newIndex5_cast"/></StgValue>
</operation>

<operation id="389" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %A_addr = getelementptr [2 x float]* %A, i64 0, i64 %newIndex5_cast

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="390" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="1">
<![CDATA[
:8  %A_load = load float* %A_addr, align 4

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="391" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %A1_addr = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex5_cast

]]></Node>
<StgValue><ssdm name="A1_addr"/></StgValue>
</operation>

<operation id="392" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="1">
<![CDATA[
:10  %A1_load = load float* %A1_addr, align 4

]]></Node>
<StgValue><ssdm name="A1_load"/></StgValue>
</operation>

<operation id="393" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %A2_addr = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex5_cast

]]></Node>
<StgValue><ssdm name="A2_addr"/></StgValue>
</operation>

<operation id="394" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="1">
<![CDATA[
:12  %A2_load = load float* %A2_addr, align 4

]]></Node>
<StgValue><ssdm name="A2_load"/></StgValue>
</operation>

<operation id="395" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %A3_addr = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex5_cast

]]></Node>
<StgValue><ssdm name="A3_addr"/></StgValue>
</operation>

<operation id="396" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="1">
<![CDATA[
:14  %A3_load = load float* %A3_addr, align 4

]]></Node>
<StgValue><ssdm name="A3_load"/></StgValue>
</operation>

<operation id="397" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %A4_addr = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex5_cast

]]></Node>
<StgValue><ssdm name="A4_addr"/></StgValue>
</operation>

<operation id="398" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="1">
<![CDATA[
:16  %A4_load = load float* %A4_addr, align 4

]]></Node>
<StgValue><ssdm name="A4_load"/></StgValue>
</operation>

<operation id="399" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %A5_addr = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex5_cast

]]></Node>
<StgValue><ssdm name="A5_addr"/></StgValue>
</operation>

<operation id="400" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="1">
<![CDATA[
:18  %A5_load = load float* %A5_addr, align 4

]]></Node>
<StgValue><ssdm name="A5_load"/></StgValue>
</operation>

<operation id="401" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %A6_addr = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex5_cast

]]></Node>
<StgValue><ssdm name="A6_addr"/></StgValue>
</operation>

<operation id="402" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="1">
<![CDATA[
:20  %A6_load = load float* %A6_addr, align 4

]]></Node>
<StgValue><ssdm name="A6_load"/></StgValue>
</operation>

<operation id="403" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %A7_addr = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex5_cast

]]></Node>
<StgValue><ssdm name="A7_addr"/></StgValue>
</operation>

<operation id="404" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="1">
<![CDATA[
:22  %A7_load = load float* %A7_addr, align 4

]]></Node>
<StgValue><ssdm name="A7_load"/></StgValue>
</operation>

<operation id="405" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:24  %sum8 = add i4 %tmp_100, %tmp_106

]]></Node>
<StgValue><ssdm name="sum8"/></StgValue>
</operation>

<operation id="406" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
:25  %tmp_118 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %sum8, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="407" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
:26  %tmp_32 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_112, i1 %tmp_118)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="408" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:27  %tmp_i = icmp eq i4 %tmp_32, 0

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="409" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:28  %tmp_i_29 = select i1 %tmp_i, float 0x3F93ED63C0000000, float 0x3FE29BDA40000000

]]></Node>
<StgValue><ssdm name="tmp_i_29"/></StgValue>
</operation>

<operation id="410" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:29  %tmp_614_i = icmp eq i4 %tmp_32, 1

]]></Node>
<StgValue><ssdm name="tmp_614_i"/></StgValue>
</operation>

<operation id="411" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:30  %tmp_616_i = icmp eq i4 %tmp_32, 2

]]></Node>
<StgValue><ssdm name="tmp_616_i"/></StgValue>
</operation>

<operation id="412" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:31  %tmp_615_i = select i1 %tmp_616_i, float 0x3FE2372C60000000, float 0x3FE09868E0000000

]]></Node>
<StgValue><ssdm name="tmp_615_i"/></StgValue>
</operation>

<operation id="413" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:32  %tmp_56 = or i1 %tmp_616_i, %tmp_614_i

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="414" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:33  %tmp_617_i = select i1 %tmp_56, float %tmp_615_i, float %tmp_i_29

]]></Node>
<StgValue><ssdm name="tmp_617_i"/></StgValue>
</operation>

<operation id="415" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:34  %tmp_618_i = icmp eq i4 %tmp_32, 3

]]></Node>
<StgValue><ssdm name="tmp_618_i"/></StgValue>
</operation>

<operation id="416" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:35  %tmp_620_i = icmp eq i4 %tmp_32, 4

]]></Node>
<StgValue><ssdm name="tmp_620_i"/></StgValue>
</operation>

<operation id="417" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:36  %tmp_619_i = select i1 %tmp_620_i, float 0x3FE06178C0000000, float 0x3FB370E260000000

]]></Node>
<StgValue><ssdm name="tmp_619_i"/></StgValue>
</operation>

<operation id="418" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:37  %tmp_59 = or i1 %tmp_620_i, %tmp_618_i

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="419" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:38  %tmp_621_i = select i1 %tmp_59, float %tmp_619_i, float %tmp_617_i

]]></Node>
<StgValue><ssdm name="tmp_621_i"/></StgValue>
</operation>

<operation id="420" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:39  %tmp_622_i = icmp eq i4 %tmp_32, 5

]]></Node>
<StgValue><ssdm name="tmp_622_i"/></StgValue>
</operation>

<operation id="421" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:40  %tmp_624_i = icmp eq i4 %tmp_32, 6

]]></Node>
<StgValue><ssdm name="tmp_624_i"/></StgValue>
</operation>

<operation id="422" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:44  %tmp_626_i = icmp eq i4 %tmp_32, 7

]]></Node>
<StgValue><ssdm name="tmp_626_i"/></StgValue>
</operation>

<operation id="423" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:45  %tmp_628_i = icmp eq i4 %tmp_32, -8

]]></Node>
<StgValue><ssdm name="tmp_628_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="424" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="3">
<![CDATA[
:4  %arrayNo1 = zext i3 %tmp_112 to i64

]]></Node>
<StgValue><ssdm name="arrayNo1"/></StgValue>
</operation>

<operation id="425" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="1">
<![CDATA[
:8  %A_load = load float* %A_addr, align 4

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="426" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="1">
<![CDATA[
:10  %A1_load = load float* %A1_addr, align 4

]]></Node>
<StgValue><ssdm name="A1_load"/></StgValue>
</operation>

<operation id="427" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="1">
<![CDATA[
:12  %A2_load = load float* %A2_addr, align 4

]]></Node>
<StgValue><ssdm name="A2_load"/></StgValue>
</operation>

<operation id="428" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="1">
<![CDATA[
:14  %A3_load = load float* %A3_addr, align 4

]]></Node>
<StgValue><ssdm name="A3_load"/></StgValue>
</operation>

<operation id="429" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="1">
<![CDATA[
:16  %A4_load = load float* %A4_addr, align 4

]]></Node>
<StgValue><ssdm name="A4_load"/></StgValue>
</operation>

<operation id="430" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="1">
<![CDATA[
:18  %A5_load = load float* %A5_addr, align 4

]]></Node>
<StgValue><ssdm name="A5_load"/></StgValue>
</operation>

<operation id="431" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="1">
<![CDATA[
:20  %A6_load = load float* %A6_addr, align 4

]]></Node>
<StgValue><ssdm name="A6_load"/></StgValue>
</operation>

<operation id="432" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="1">
<![CDATA[
:22  %A7_load = load float* %A7_addr, align 4

]]></Node>
<StgValue><ssdm name="A7_load"/></StgValue>
</operation>

<operation id="433" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:23  %tmp_54 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load, float %A1_load, float %A2_load, float %A3_load, float %A4_load, float %A5_load, float %A6_load, float %A7_load, i64 %arrayNo1)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="434" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:41  %tmp_623_i = select i1 %tmp_624_i, float 0xBFD3EDED60000000, float 0xBFE455C440000000

]]></Node>
<StgValue><ssdm name="tmp_623_i"/></StgValue>
</operation>

<operation id="435" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:42  %tmp_62 = or i1 %tmp_624_i, %tmp_622_i

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="436" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:43  %tmp_625_i = select i1 %tmp_62, float %tmp_623_i, float %tmp_621_i

]]></Node>
<StgValue><ssdm name="tmp_625_i"/></StgValue>
</operation>

<operation id="437" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:46  %tmp_627_i = select i1 %tmp_628_i, float 0xBFD2F8EFE0000000, float 0x3FCDFB8E80000000

]]></Node>
<StgValue><ssdm name="tmp_627_i"/></StgValue>
</operation>

<operation id="438" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:47  %tmp_63 = or i1 %tmp_628_i, %tmp_626_i

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="439" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:48  %tmp_629_i = select i1 %tmp_63, float %tmp_627_i, float %tmp_625_i

]]></Node>
<StgValue><ssdm name="tmp_629_i"/></StgValue>
</operation>

<operation id="440" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:49  %tmp_630_i = icmp eq i4 %tmp_32, -7

]]></Node>
<StgValue><ssdm name="tmp_630_i"/></StgValue>
</operation>

<operation id="441" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:50  %tmp_632_i = icmp eq i4 %tmp_32, -6

]]></Node>
<StgValue><ssdm name="tmp_632_i"/></StgValue>
</operation>

<operation id="442" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:51  %tmp_631_i = select i1 %tmp_632_i, float 0x3FD20F95C0000000, float 0xBFDD914080000000

]]></Node>
<StgValue><ssdm name="tmp_631_i"/></StgValue>
</operation>

<operation id="443" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:52  %tmp_65 = or i1 %tmp_632_i, %tmp_630_i

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="444" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:53  %tmp_633_i = select i1 %tmp_65, float %tmp_631_i, float %tmp_629_i

]]></Node>
<StgValue><ssdm name="tmp_633_i"/></StgValue>
</operation>

<operation id="445" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:54  %tmp_634_i = icmp eq i4 %tmp_32, -5

]]></Node>
<StgValue><ssdm name="tmp_634_i"/></StgValue>
</operation>

<operation id="446" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:55  %tmp_636_i = icmp eq i4 %tmp_32, -4

]]></Node>
<StgValue><ssdm name="tmp_636_i"/></StgValue>
</operation>

<operation id="447" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:56  %tmp_635_i = select i1 %tmp_636_i, float 0x3FA2D46C60000000, float 0x3FC703A460000000

]]></Node>
<StgValue><ssdm name="tmp_635_i"/></StgValue>
</operation>

<operation id="448" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:57  %tmp_68 = or i1 %tmp_636_i, %tmp_634_i

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="449" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:58  %tmp_637_i = select i1 %tmp_68, float %tmp_635_i, float %tmp_633_i

]]></Node>
<StgValue><ssdm name="tmp_637_i"/></StgValue>
</operation>

<operation id="450" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:59  %tmp_638_i = icmp eq i4 %tmp_32, -3

]]></Node>
<StgValue><ssdm name="tmp_638_i"/></StgValue>
</operation>

<operation id="451" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:60  %tmp_640_i = icmp eq i4 %tmp_32, -2

]]></Node>
<StgValue><ssdm name="tmp_640_i"/></StgValue>
</operation>

<operation id="452" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:61  %tmp_639_i = select i1 %tmp_640_i, float 0xBFAD0FAD80000000, float 0x3FDC5862A0000000

]]></Node>
<StgValue><ssdm name="tmp_639_i"/></StgValue>
</operation>

<operation id="453" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:62  %tmp_69 = or i1 %tmp_640_i, %tmp_638_i

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="454" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:63  %merge_i = select i1 %tmp_69, float %tmp_639_i, float %tmp_637_i

]]></Node>
<StgValue><ssdm name="merge_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="455" st_id="6" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64  %tmp_33 = fmul float %tmp_54, %merge_i

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="456" st_id="7" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64  %tmp_33 = fmul float %tmp_54, %merge_i

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="457" st_id="8" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64  %tmp_33 = fmul float %tmp_54, %merge_i

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="458" st_id="9" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64  %tmp_33 = fmul float %tmp_54, %merge_i

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="459" st_id="10" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64  %tmp_33 = fmul float %tmp_54, %merge_i

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="460" st_id="11" stage="8" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %sum_1 = fadd float %sum1, %tmp_33

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="461" st_id="12" stage="7" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %sum_1 = fadd float %sum1, %tmp_33

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="462" st_id="13" stage="6" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %sum_1 = fadd float %sum1, %tmp_33

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="463" st_id="14" stage="5" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %sum_1 = fadd float %sum1, %tmp_33

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="464" st_id="15" stage="4" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %sum_1 = fadd float %sum1, %tmp_33

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="465" st_id="16" stage="3" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %sum_1 = fadd float %sum1, %tmp_33

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="466" st_id="17" stage="2" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %sum_1 = fadd float %sum1, %tmp_33

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="467" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="468" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="469" st_id="18" stage="1" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %sum_1 = fadd float %sum1, %tmp_33

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="470" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:66  %empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="471" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
:67  br label %.preheader31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="472" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1995">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  store float %sum1, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="473" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1995">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %j_14_0_s = or i64 %j, 1

]]></Node>
<StgValue><ssdm name="j_14_0_s"/></StgValue>
</operation>

<operation id="474" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1995">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %exitcond1_0_1 = icmp eq i64 %j_14_0_s, 1

]]></Node>
<StgValue><ssdm name="exitcond1_0_1"/></StgValue>
</operation>

<operation id="475" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1995">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1_0_1, label %16, label %.preheader30.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="476" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1997">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="exitcond1_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
.preheader30.preheader:0  br label %.preheader30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="477" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2000">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp><and_exp><literal name="exitcond1_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %i_33_s = or i64 %i, 1

]]></Node>
<StgValue><ssdm name="i_33_s"/></StgValue>
</operation>

<operation id="478" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2000">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp><and_exp><literal name="exitcond1_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %exitcond2_1 = icmp eq i64 %i_33_s, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond2_1"/></StgValue>
</operation>

<operation id="479" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2000">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp><and_exp><literal name="exitcond1_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %exitcond2_1, label %62, label %.preheader34.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="480" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2002">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
<literal name="exitcond2_1" val="0"/>
</and_exp><and_exp><literal name="exitcond1_0_1" val="1"/>
<literal name="exitcond2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0">
<![CDATA[
.preheader34.preheader:0  br label %.preheader34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="481" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2003">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader30:0  %k_0_1 = phi i5 [ %k_2_0_1, %4 ], [ 0, %.preheader30.preheader ]

]]></Node>
<StgValue><ssdm name="k_0_1"/></StgValue>
</operation>

<operation id="482" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2003">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader30:1  %exitcond_0_1 = icmp eq i5 %k_0_1, -16

]]></Node>
<StgValue><ssdm name="exitcond_0_1"/></StgValue>
</operation>

<operation id="483" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2003">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader30:2  %empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="484" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2003">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader30:3  %k_2_0_1 = add i5 %k_0_1, 1

]]></Node>
<StgValue><ssdm name="k_2_0_1"/></StgValue>
</operation>

<operation id="485" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2003">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader30:4  br i1 %exitcond_0_1, label %.preheader29.preheader, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="486" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2004">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="3" op_0_bw="5">
<![CDATA[
:2  %tmp_124 = trunc i5 %k_0_1 to i3

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="487" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2004">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_14 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %k_0_1, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="488" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2004">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="2">
<![CDATA[
:5  %newIndex7_cast = zext i2 %tmp_14 to i64

]]></Node>
<StgValue><ssdm name="newIndex7_cast"/></StgValue>
</operation>

<operation id="489" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2004">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %A_addr_1 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex7_cast

]]></Node>
<StgValue><ssdm name="A_addr_1"/></StgValue>
</operation>

<operation id="490" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2004">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="1">
<![CDATA[
:7  %A_load_1 = load float* %A_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>

<operation id="491" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2004">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %A1_addr_1 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex7_cast

]]></Node>
<StgValue><ssdm name="A1_addr_1"/></StgValue>
</operation>

<operation id="492" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2004">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="1">
<![CDATA[
:9  %A1_load_1 = load float* %A1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A1_load_1"/></StgValue>
</operation>

<operation id="493" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2004">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %A2_addr_1 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex7_cast

]]></Node>
<StgValue><ssdm name="A2_addr_1"/></StgValue>
</operation>

<operation id="494" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2004">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="1">
<![CDATA[
:11  %A2_load_1 = load float* %A2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A2_load_1"/></StgValue>
</operation>

<operation id="495" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2004">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %A3_addr_1 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex7_cast

]]></Node>
<StgValue><ssdm name="A3_addr_1"/></StgValue>
</operation>

<operation id="496" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2004">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="1">
<![CDATA[
:13  %A3_load_1 = load float* %A3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A3_load_1"/></StgValue>
</operation>

<operation id="497" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2004">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %A4_addr_1 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex7_cast

]]></Node>
<StgValue><ssdm name="A4_addr_1"/></StgValue>
</operation>

<operation id="498" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2004">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="1">
<![CDATA[
:15  %A4_load_1 = load float* %A4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A4_load_1"/></StgValue>
</operation>

<operation id="499" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2004">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %A5_addr_1 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex7_cast

]]></Node>
<StgValue><ssdm name="A5_addr_1"/></StgValue>
</operation>

<operation id="500" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2004">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="1">
<![CDATA[
:17  %A5_load_1 = load float* %A5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A5_load_1"/></StgValue>
</operation>

<operation id="501" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2004">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %A6_addr_1 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex7_cast

]]></Node>
<StgValue><ssdm name="A6_addr_1"/></StgValue>
</operation>

<operation id="502" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2004">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="1">
<![CDATA[
:19  %A6_load_1 = load float* %A6_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A6_load_1"/></StgValue>
</operation>

<operation id="503" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2004">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %A7_addr_1 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex7_cast

]]></Node>
<StgValue><ssdm name="A7_addr_1"/></StgValue>
</operation>

<operation id="504" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2004">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="1">
<![CDATA[
:21  %A7_load_1 = load float* %A7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A7_load_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="505" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2005">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="506" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2005">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="507" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2005">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="3">
<![CDATA[
:3  %arrayNo2 = zext i3 %tmp_124 to i64

]]></Node>
<StgValue><ssdm name="arrayNo2"/></StgValue>
</operation>

<operation id="508" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2005">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="1">
<![CDATA[
:7  %A_load_1 = load float* %A_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>

<operation id="509" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2005">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="1">
<![CDATA[
:9  %A1_load_1 = load float* %A1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A1_load_1"/></StgValue>
</operation>

<operation id="510" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2005">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="1">
<![CDATA[
:11  %A2_load_1 = load float* %A2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A2_load_1"/></StgValue>
</operation>

<operation id="511" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2005">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="1">
<![CDATA[
:13  %A3_load_1 = load float* %A3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A3_load_1"/></StgValue>
</operation>

<operation id="512" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2005">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="1">
<![CDATA[
:15  %A4_load_1 = load float* %A4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A4_load_1"/></StgValue>
</operation>

<operation id="513" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2005">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="1">
<![CDATA[
:17  %A5_load_1 = load float* %A5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A5_load_1"/></StgValue>
</operation>

<operation id="514" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2005">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="1">
<![CDATA[
:19  %A6_load_1 = load float* %A6_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A6_load_1"/></StgValue>
</operation>

<operation id="515" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2005">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="1">
<![CDATA[
:21  %A7_load_1 = load float* %A7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A7_load_1"/></StgValue>
</operation>

<operation id="516" st_id="21" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2005">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:22  %tmp_84 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_1, float %A1_load_1, float %A2_load_1, float %A3_load_1, float %A4_load_1, float %A5_load_1, float %A6_load_1, float %A7_load_1, i64 %arrayNo2)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="517" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2005">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:23  %empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_34)

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="518" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2005">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
:24  br label %.preheader30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="519" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2006">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
.preheader29.preheader:0  br label %.preheader29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="520" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2007">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader29:0  %k_0_2 = phi i5 [ %k_2_0_2, %5 ], [ 0, %.preheader29.preheader ]

]]></Node>
<StgValue><ssdm name="k_0_2"/></StgValue>
</operation>

<operation id="521" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2007">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader29:1  %exitcond_0_2 = icmp eq i5 %k_0_2, -16

]]></Node>
<StgValue><ssdm name="exitcond_0_2"/></StgValue>
</operation>

<operation id="522" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2007">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader29:2  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="523" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2007">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader29:3  %k_2_0_2 = add i5 %k_0_2, 1

]]></Node>
<StgValue><ssdm name="k_2_0_2"/></StgValue>
</operation>

<operation id="524" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2007">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader29:4  br i1 %exitcond_0_2, label %.preheader28.preheader, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="525" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2008">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="3" op_0_bw="5">
<![CDATA[
:2  %tmp_136 = trunc i5 %k_0_2 to i3

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="526" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2008">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_15 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %k_0_2, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="527" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2008">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="2">
<![CDATA[
:5  %newIndex9_cast = zext i2 %tmp_15 to i64

]]></Node>
<StgValue><ssdm name="newIndex9_cast"/></StgValue>
</operation>

<operation id="528" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2008">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %A_addr_2 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex9_cast

]]></Node>
<StgValue><ssdm name="A_addr_2"/></StgValue>
</operation>

<operation id="529" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2008">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="1">
<![CDATA[
:7  %A_load_2 = load float* %A_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>

<operation id="530" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2008">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %A1_addr_2 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex9_cast

]]></Node>
<StgValue><ssdm name="A1_addr_2"/></StgValue>
</operation>

<operation id="531" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2008">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="1">
<![CDATA[
:9  %A1_load_2 = load float* %A1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A1_load_2"/></StgValue>
</operation>

<operation id="532" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2008">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %A2_addr_2 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex9_cast

]]></Node>
<StgValue><ssdm name="A2_addr_2"/></StgValue>
</operation>

<operation id="533" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2008">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="1">
<![CDATA[
:11  %A2_load_2 = load float* %A2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A2_load_2"/></StgValue>
</operation>

<operation id="534" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2008">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %A3_addr_2 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex9_cast

]]></Node>
<StgValue><ssdm name="A3_addr_2"/></StgValue>
</operation>

<operation id="535" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2008">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="1">
<![CDATA[
:13  %A3_load_2 = load float* %A3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A3_load_2"/></StgValue>
</operation>

<operation id="536" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2008">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %A4_addr_2 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex9_cast

]]></Node>
<StgValue><ssdm name="A4_addr_2"/></StgValue>
</operation>

<operation id="537" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2008">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="1">
<![CDATA[
:15  %A4_load_2 = load float* %A4_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A4_load_2"/></StgValue>
</operation>

<operation id="538" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2008">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %A5_addr_2 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex9_cast

]]></Node>
<StgValue><ssdm name="A5_addr_2"/></StgValue>
</operation>

<operation id="539" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2008">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="1">
<![CDATA[
:17  %A5_load_2 = load float* %A5_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A5_load_2"/></StgValue>
</operation>

<operation id="540" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2008">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %A6_addr_2 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex9_cast

]]></Node>
<StgValue><ssdm name="A6_addr_2"/></StgValue>
</operation>

<operation id="541" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2008">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="1">
<![CDATA[
:19  %A6_load_2 = load float* %A6_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A6_load_2"/></StgValue>
</operation>

<operation id="542" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2008">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %A7_addr_2 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex9_cast

]]></Node>
<StgValue><ssdm name="A7_addr_2"/></StgValue>
</operation>

<operation id="543" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2008">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="1">
<![CDATA[
:21  %A7_load_2 = load float* %A7_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A7_load_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="544" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2009">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="545" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2009">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="546" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2009">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="3">
<![CDATA[
:3  %arrayNo3 = zext i3 %tmp_136 to i64

]]></Node>
<StgValue><ssdm name="arrayNo3"/></StgValue>
</operation>

<operation id="547" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2009">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="1">
<![CDATA[
:7  %A_load_2 = load float* %A_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>

<operation id="548" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2009">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="1">
<![CDATA[
:9  %A1_load_2 = load float* %A1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A1_load_2"/></StgValue>
</operation>

<operation id="549" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2009">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="1">
<![CDATA[
:11  %A2_load_2 = load float* %A2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A2_load_2"/></StgValue>
</operation>

<operation id="550" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2009">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="1">
<![CDATA[
:13  %A3_load_2 = load float* %A3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A3_load_2"/></StgValue>
</operation>

<operation id="551" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2009">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="1">
<![CDATA[
:15  %A4_load_2 = load float* %A4_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A4_load_2"/></StgValue>
</operation>

<operation id="552" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2009">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="1">
<![CDATA[
:17  %A5_load_2 = load float* %A5_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A5_load_2"/></StgValue>
</operation>

<operation id="553" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2009">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="1">
<![CDATA[
:19  %A6_load_2 = load float* %A6_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A6_load_2"/></StgValue>
</operation>

<operation id="554" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2009">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="1">
<![CDATA[
:21  %A7_load_2 = load float* %A7_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A7_load_2"/></StgValue>
</operation>

<operation id="555" st_id="24" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2009">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:22  %tmp_99 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_2, float %A1_load_2, float %A2_load_2, float %A3_load_2, float %A4_load_2, float %A5_load_2, float %A6_load_2, float %A7_load_2, i64 %arrayNo3)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="556" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2009">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:23  %empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_37)

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="557" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2009">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
:24  br label %.preheader29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="558" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2010">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
.preheader28.preheader:0  br label %.preheader28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="559" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2011">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader28:0  %k_0_3 = phi i5 [ %k_2_0_3, %7 ], [ 0, %.preheader28.preheader ]

]]></Node>
<StgValue><ssdm name="k_0_3"/></StgValue>
</operation>

<operation id="560" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2011">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader28:1  %exitcond_0_3 = icmp eq i5 %k_0_3, -16

]]></Node>
<StgValue><ssdm name="exitcond_0_3"/></StgValue>
</operation>

<operation id="561" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2011">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader28:2  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="562" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2011">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader28:3  %k_2_0_3 = add i5 %k_0_3, 1

]]></Node>
<StgValue><ssdm name="k_2_0_3"/></StgValue>
</operation>

<operation id="563" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2011">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader28:4  br i1 %exitcond_0_3, label %6, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="564" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2012">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="3" op_0_bw="5">
<![CDATA[
:2  %tmp_166 = trunc i5 %k_0_3 to i3

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="565" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2012">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_16 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %k_0_3, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="566" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2012">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="2">
<![CDATA[
:5  %newIndex13_cast = zext i2 %tmp_16 to i64

]]></Node>
<StgValue><ssdm name="newIndex13_cast"/></StgValue>
</operation>

<operation id="567" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2012">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %A_addr_4 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex13_cast

]]></Node>
<StgValue><ssdm name="A_addr_4"/></StgValue>
</operation>

<operation id="568" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2012">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="1">
<![CDATA[
:7  %A_load_4 = load float* %A_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_load_4"/></StgValue>
</operation>

<operation id="569" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2012">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %A1_addr_4 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex13_cast

]]></Node>
<StgValue><ssdm name="A1_addr_4"/></StgValue>
</operation>

<operation id="570" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2012">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="1">
<![CDATA[
:9  %A1_load_4 = load float* %A1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A1_load_4"/></StgValue>
</operation>

<operation id="571" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2012">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %A2_addr_4 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex13_cast

]]></Node>
<StgValue><ssdm name="A2_addr_4"/></StgValue>
</operation>

<operation id="572" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2012">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="1">
<![CDATA[
:11  %A2_load_4 = load float* %A2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A2_load_4"/></StgValue>
</operation>

<operation id="573" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2012">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %A3_addr_4 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex13_cast

]]></Node>
<StgValue><ssdm name="A3_addr_4"/></StgValue>
</operation>

<operation id="574" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2012">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="1">
<![CDATA[
:13  %A3_load_4 = load float* %A3_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A3_load_4"/></StgValue>
</operation>

<operation id="575" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2012">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %A4_addr_4 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex13_cast

]]></Node>
<StgValue><ssdm name="A4_addr_4"/></StgValue>
</operation>

<operation id="576" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2012">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="1">
<![CDATA[
:15  %A4_load_4 = load float* %A4_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A4_load_4"/></StgValue>
</operation>

<operation id="577" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2012">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %A5_addr_4 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex13_cast

]]></Node>
<StgValue><ssdm name="A5_addr_4"/></StgValue>
</operation>

<operation id="578" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2012">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="1">
<![CDATA[
:17  %A5_load_4 = load float* %A5_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A5_load_4"/></StgValue>
</operation>

<operation id="579" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2012">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %A6_addr_4 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex13_cast

]]></Node>
<StgValue><ssdm name="A6_addr_4"/></StgValue>
</operation>

<operation id="580" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2012">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="1">
<![CDATA[
:19  %A6_load_4 = load float* %A6_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A6_load_4"/></StgValue>
</operation>

<operation id="581" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2012">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %A7_addr_4 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex13_cast

]]></Node>
<StgValue><ssdm name="A7_addr_4"/></StgValue>
</operation>

<operation id="582" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2012">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="1">
<![CDATA[
:21  %A7_load_4 = load float* %A7_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A7_load_4"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="583" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2013">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="584" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2013">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="585" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2013">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="3">
<![CDATA[
:3  %arrayNo5 = zext i3 %tmp_166 to i64

]]></Node>
<StgValue><ssdm name="arrayNo5"/></StgValue>
</operation>

<operation id="586" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2013">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="1">
<![CDATA[
:7  %A_load_4 = load float* %A_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_load_4"/></StgValue>
</operation>

<operation id="587" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2013">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="1">
<![CDATA[
:9  %A1_load_4 = load float* %A1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A1_load_4"/></StgValue>
</operation>

<operation id="588" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2013">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="1">
<![CDATA[
:11  %A2_load_4 = load float* %A2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A2_load_4"/></StgValue>
</operation>

<operation id="589" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2013">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="1">
<![CDATA[
:13  %A3_load_4 = load float* %A3_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A3_load_4"/></StgValue>
</operation>

<operation id="590" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2013">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="1">
<![CDATA[
:15  %A4_load_4 = load float* %A4_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A4_load_4"/></StgValue>
</operation>

<operation id="591" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2013">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="1">
<![CDATA[
:17  %A5_load_4 = load float* %A5_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A5_load_4"/></StgValue>
</operation>

<operation id="592" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2013">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="1">
<![CDATA[
:19  %A6_load_4 = load float* %A6_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A6_load_4"/></StgValue>
</operation>

<operation id="593" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2013">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="1">
<![CDATA[
:21  %A7_load_4 = load float* %A7_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A7_load_4"/></StgValue>
</operation>

<operation id="594" st_id="27" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2013">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:22  %tmp_134 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_4, float %A1_load_4, float %A2_load_4, float %A3_load_4, float %A4_load_4, float %A5_load_4, float %A6_load_4, float %A7_load_4, i64 %arrayNo5)

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="595" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2013">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:23  %empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_43)

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="596" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2013">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
:24  br label %.preheader28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="597" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2014">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %j_14_0_3 = or i4 %tmp_100, 4

]]></Node>
<StgValue><ssdm name="j_14_0_3"/></StgValue>
</operation>

<operation id="598" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2014">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="599" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader27:0  %sum1_0_4 = phi float [ %sum_1_0_4, %9 ], [ 0xBFA3F6A9E0000000, %6 ]

]]></Node>
<StgValue><ssdm name="sum1_0_4"/></StgValue>
</operation>

<operation id="600" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader27:1  %k_0_4 = phi i5 [ %k_2_0_4, %9 ], [ 0, %6 ]

]]></Node>
<StgValue><ssdm name="k_0_4"/></StgValue>
</operation>

<operation id="601" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader27:2  %exitcond_0_4 = icmp eq i5 %k_0_4, -16

]]></Node>
<StgValue><ssdm name="exitcond_0_4"/></StgValue>
</operation>

<operation id="602" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader27:3  %empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="603" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader27:4  %k_2_0_4 = add i5 %k_0_4, 1

]]></Node>
<StgValue><ssdm name="k_2_0_4"/></StgValue>
</operation>

<operation id="604" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader27:5  br i1 %exitcond_0_4, label %8, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="605" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="4" op_0_bw="5">
<![CDATA[
:0  %tmp_184 = trunc i5 %k_0_4 to i4

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="606" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="3" op_0_bw="5">
<![CDATA[
:3  %tmp_289 = trunc i5 %k_0_4 to i3

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="607" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_17 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %k_0_4, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="608" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="2">
<![CDATA[
:6  %newIndex17_cast = zext i2 %tmp_17 to i64

]]></Node>
<StgValue><ssdm name="newIndex17_cast"/></StgValue>
</operation>

<operation id="609" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %A_addr_6 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex17_cast

]]></Node>
<StgValue><ssdm name="A_addr_6"/></StgValue>
</operation>

<operation id="610" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="1">
<![CDATA[
:8  %A_load_6 = load float* %A_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_load_6"/></StgValue>
</operation>

<operation id="611" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %A1_addr_6 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex17_cast

]]></Node>
<StgValue><ssdm name="A1_addr_6"/></StgValue>
</operation>

<operation id="612" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="1">
<![CDATA[
:10  %A1_load_6 = load float* %A1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A1_load_6"/></StgValue>
</operation>

<operation id="613" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %A2_addr_6 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex17_cast

]]></Node>
<StgValue><ssdm name="A2_addr_6"/></StgValue>
</operation>

<operation id="614" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="1">
<![CDATA[
:12  %A2_load_6 = load float* %A2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A2_load_6"/></StgValue>
</operation>

<operation id="615" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %A3_addr_6 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex17_cast

]]></Node>
<StgValue><ssdm name="A3_addr_6"/></StgValue>
</operation>

<operation id="616" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="1">
<![CDATA[
:14  %A3_load_6 = load float* %A3_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A3_load_6"/></StgValue>
</operation>

<operation id="617" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %A4_addr_6 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex17_cast

]]></Node>
<StgValue><ssdm name="A4_addr_6"/></StgValue>
</operation>

<operation id="618" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="1">
<![CDATA[
:16  %A4_load_6 = load float* %A4_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A4_load_6"/></StgValue>
</operation>

<operation id="619" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %A5_addr_6 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex17_cast

]]></Node>
<StgValue><ssdm name="A5_addr_6"/></StgValue>
</operation>

<operation id="620" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="1">
<![CDATA[
:18  %A5_load_6 = load float* %A5_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A5_load_6"/></StgValue>
</operation>

<operation id="621" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %A6_addr_6 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex17_cast

]]></Node>
<StgValue><ssdm name="A6_addr_6"/></StgValue>
</operation>

<operation id="622" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="1">
<![CDATA[
:20  %A6_load_6 = load float* %A6_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A6_load_6"/></StgValue>
</operation>

<operation id="623" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %A7_addr_6 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex17_cast

]]></Node>
<StgValue><ssdm name="A7_addr_6"/></StgValue>
</operation>

<operation id="624" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="1">
<![CDATA[
:22  %A7_load_6 = load float* %A7_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A7_load_6"/></StgValue>
</operation>

<operation id="625" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:24  %sum8_0_4 = add i4 %j_14_0_3, %tmp_184

]]></Node>
<StgValue><ssdm name="sum8_0_4"/></StgValue>
</operation>

<operation id="626" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:25  %arrayNo_trunc8 = xor i3 %tmp_289, -4

]]></Node>
<StgValue><ssdm name="arrayNo_trunc8"/></StgValue>
</operation>

<operation id="627" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
:26  %tmp_290 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %sum8_0_4, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="628" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
:27  %tmp_51 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %arrayNo_trunc8, i1 %tmp_290)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="629" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:28  %tmp_i6 = icmp eq i4 %tmp_51, 0

]]></Node>
<StgValue><ssdm name="tmp_i6"/></StgValue>
</operation>

<operation id="630" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  %tmp_i6_38 = select i1 %tmp_i6, float 0x3F93ED63C0000000, float 0x3FE29BDA40000000

]]></Node>
<StgValue><ssdm name="tmp_i6_38"/></StgValue>
</operation>

<operation id="631" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:30  %tmp_614_i6 = icmp eq i4 %tmp_51, 1

]]></Node>
<StgValue><ssdm name="tmp_614_i6"/></StgValue>
</operation>

<operation id="632" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:31  %tmp_616_i6 = icmp eq i4 %tmp_51, 2

]]></Node>
<StgValue><ssdm name="tmp_616_i6"/></StgValue>
</operation>

<operation id="633" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:32  %tmp_615_i6 = select i1 %tmp_616_i6, float 0x3FE2372C60000000, float 0x3FE09868E0000000

]]></Node>
<StgValue><ssdm name="tmp_615_i6"/></StgValue>
</operation>

<operation id="634" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:33  %tmp_82 = or i1 %tmp_616_i6, %tmp_614_i6

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="635" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:34  %tmp_617_i5 = select i1 %tmp_82, float %tmp_615_i6, float %tmp_i6_38

]]></Node>
<StgValue><ssdm name="tmp_617_i5"/></StgValue>
</operation>

<operation id="636" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:35  %tmp_618_i5 = icmp eq i4 %tmp_51, 3

]]></Node>
<StgValue><ssdm name="tmp_618_i5"/></StgValue>
</operation>

<operation id="637" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:36  %tmp_620_i5 = icmp eq i4 %tmp_51, 4

]]></Node>
<StgValue><ssdm name="tmp_620_i5"/></StgValue>
</operation>

<operation id="638" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:37  %tmp_619_i5 = select i1 %tmp_620_i5, float 0x3FE06178C0000000, float 0x3FB370E260000000

]]></Node>
<StgValue><ssdm name="tmp_619_i5"/></StgValue>
</operation>

<operation id="639" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:38  %tmp_86 = or i1 %tmp_620_i5, %tmp_618_i5

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="640" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:39  %tmp_621_i6 = select i1 %tmp_86, float %tmp_619_i5, float %tmp_617_i5

]]></Node>
<StgValue><ssdm name="tmp_621_i6"/></StgValue>
</operation>

<operation id="641" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:40  %tmp_622_i6 = icmp eq i4 %tmp_51, 5

]]></Node>
<StgValue><ssdm name="tmp_622_i6"/></StgValue>
</operation>

<operation id="642" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:41  %tmp_624_i6 = icmp eq i4 %tmp_51, 6

]]></Node>
<StgValue><ssdm name="tmp_624_i6"/></StgValue>
</operation>

<operation id="643" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:45  %tmp_626_i6 = icmp eq i4 %tmp_51, 7

]]></Node>
<StgValue><ssdm name="tmp_626_i6"/></StgValue>
</operation>

<operation id="644" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:46  %tmp_628_i6 = icmp eq i4 %tmp_51, -8

]]></Node>
<StgValue><ssdm name="tmp_628_i6"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="645" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="3">
<![CDATA[
:4  %arrayNo7 = zext i3 %tmp_289 to i64

]]></Node>
<StgValue><ssdm name="arrayNo7"/></StgValue>
</operation>

<operation id="646" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="1">
<![CDATA[
:8  %A_load_6 = load float* %A_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_load_6"/></StgValue>
</operation>

<operation id="647" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="1">
<![CDATA[
:10  %A1_load_6 = load float* %A1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A1_load_6"/></StgValue>
</operation>

<operation id="648" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="1">
<![CDATA[
:12  %A2_load_6 = load float* %A2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A2_load_6"/></StgValue>
</operation>

<operation id="649" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="1">
<![CDATA[
:14  %A3_load_6 = load float* %A3_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A3_load_6"/></StgValue>
</operation>

<operation id="650" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="1">
<![CDATA[
:16  %A4_load_6 = load float* %A4_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A4_load_6"/></StgValue>
</operation>

<operation id="651" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="1">
<![CDATA[
:18  %A5_load_6 = load float* %A5_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A5_load_6"/></StgValue>
</operation>

<operation id="652" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="1">
<![CDATA[
:20  %A6_load_6 = load float* %A6_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A6_load_6"/></StgValue>
</operation>

<operation id="653" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="1">
<![CDATA[
:22  %A7_load_6 = load float* %A7_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A7_load_6"/></StgValue>
</operation>

<operation id="654" st_id="30" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:23  %tmp_81 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_6, float %A1_load_6, float %A2_load_6, float %A3_load_6, float %A4_load_6, float %A5_load_6, float %A6_load_6, float %A7_load_6, i64 %arrayNo7)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="655" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:42  %tmp_623_i6 = select i1 %tmp_624_i6, float 0xBFD3EDED60000000, float 0xBFE455C440000000

]]></Node>
<StgValue><ssdm name="tmp_623_i6"/></StgValue>
</operation>

<operation id="656" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:43  %tmp_87 = or i1 %tmp_624_i6, %tmp_622_i6

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="657" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:44  %tmp_625_i6 = select i1 %tmp_87, float %tmp_623_i6, float %tmp_621_i6

]]></Node>
<StgValue><ssdm name="tmp_625_i6"/></StgValue>
</operation>

<operation id="658" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:47  %tmp_627_i6 = select i1 %tmp_628_i6, float 0xBFD2F8EFE0000000, float 0x3FCDFB8E80000000

]]></Node>
<StgValue><ssdm name="tmp_627_i6"/></StgValue>
</operation>

<operation id="659" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:48  %tmp_88 = or i1 %tmp_628_i6, %tmp_626_i6

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="660" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:49  %tmp_629_i6 = select i1 %tmp_88, float %tmp_627_i6, float %tmp_625_i6

]]></Node>
<StgValue><ssdm name="tmp_629_i6"/></StgValue>
</operation>

<operation id="661" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:50  %tmp_630_i6 = icmp eq i4 %tmp_51, -7

]]></Node>
<StgValue><ssdm name="tmp_630_i6"/></StgValue>
</operation>

<operation id="662" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:51  %tmp_632_i6 = icmp eq i4 %tmp_51, -6

]]></Node>
<StgValue><ssdm name="tmp_632_i6"/></StgValue>
</operation>

<operation id="663" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:52  %tmp_631_i6 = select i1 %tmp_632_i6, float 0x3FD20F95C0000000, float 0xBFDD914080000000

]]></Node>
<StgValue><ssdm name="tmp_631_i6"/></StgValue>
</operation>

<operation id="664" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:53  %tmp_89 = or i1 %tmp_632_i6, %tmp_630_i6

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="665" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:54  %tmp_633_i6 = select i1 %tmp_89, float %tmp_631_i6, float %tmp_629_i6

]]></Node>
<StgValue><ssdm name="tmp_633_i6"/></StgValue>
</operation>

<operation id="666" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:55  %tmp_634_i6 = icmp eq i4 %tmp_51, -5

]]></Node>
<StgValue><ssdm name="tmp_634_i6"/></StgValue>
</operation>

<operation id="667" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:56  %tmp_636_i6 = icmp eq i4 %tmp_51, -4

]]></Node>
<StgValue><ssdm name="tmp_636_i6"/></StgValue>
</operation>

<operation id="668" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:57  %tmp_635_i6 = select i1 %tmp_636_i6, float 0x3FA2D46C60000000, float 0x3FC703A460000000

]]></Node>
<StgValue><ssdm name="tmp_635_i6"/></StgValue>
</operation>

<operation id="669" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:58  %tmp_90 = or i1 %tmp_636_i6, %tmp_634_i6

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="670" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:59  %tmp_637_i6 = select i1 %tmp_90, float %tmp_635_i6, float %tmp_633_i6

]]></Node>
<StgValue><ssdm name="tmp_637_i6"/></StgValue>
</operation>

<operation id="671" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:60  %tmp_638_i6 = icmp eq i4 %tmp_51, -3

]]></Node>
<StgValue><ssdm name="tmp_638_i6"/></StgValue>
</operation>

<operation id="672" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:61  %tmp_640_i6 = icmp eq i4 %tmp_51, -2

]]></Node>
<StgValue><ssdm name="tmp_640_i6"/></StgValue>
</operation>

<operation id="673" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:62  %tmp_639_i6 = select i1 %tmp_640_i6, float 0xBFAD0FAD80000000, float 0x3FDC5862A0000000

]]></Node>
<StgValue><ssdm name="tmp_639_i6"/></StgValue>
</operation>

<operation id="674" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:63  %tmp_92 = or i1 %tmp_640_i6, %tmp_638_i6

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="675" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:64  %merge_i6 = select i1 %tmp_92, float %tmp_639_i6, float %tmp_637_i6

]]></Node>
<StgValue><ssdm name="merge_i6"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="676" st_id="31" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %tmp_36_0_4 = fmul float %tmp_81, %merge_i6

]]></Node>
<StgValue><ssdm name="tmp_36_0_4"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="677" st_id="32" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %tmp_36_0_4 = fmul float %tmp_81, %merge_i6

]]></Node>
<StgValue><ssdm name="tmp_36_0_4"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="678" st_id="33" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %tmp_36_0_4 = fmul float %tmp_81, %merge_i6

]]></Node>
<StgValue><ssdm name="tmp_36_0_4"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="679" st_id="34" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %tmp_36_0_4 = fmul float %tmp_81, %merge_i6

]]></Node>
<StgValue><ssdm name="tmp_36_0_4"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="680" st_id="35" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %tmp_36_0_4 = fmul float %tmp_81, %merge_i6

]]></Node>
<StgValue><ssdm name="tmp_36_0_4"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="681" st_id="36" stage="8" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %sum_1_0_4 = fadd float %sum1_0_4, %tmp_36_0_4

]]></Node>
<StgValue><ssdm name="sum_1_0_4"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="682" st_id="37" stage="7" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %sum_1_0_4 = fadd float %sum1_0_4, %tmp_36_0_4

]]></Node>
<StgValue><ssdm name="sum_1_0_4"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="683" st_id="38" stage="6" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %sum_1_0_4 = fadd float %sum1_0_4, %tmp_36_0_4

]]></Node>
<StgValue><ssdm name="sum_1_0_4"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="684" st_id="39" stage="5" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %sum_1_0_4 = fadd float %sum1_0_4, %tmp_36_0_4

]]></Node>
<StgValue><ssdm name="sum_1_0_4"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="685" st_id="40" stage="4" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %sum_1_0_4 = fadd float %sum1_0_4, %tmp_36_0_4

]]></Node>
<StgValue><ssdm name="sum_1_0_4"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="686" st_id="41" stage="3" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %sum_1_0_4 = fadd float %sum1_0_4, %tmp_36_0_4

]]></Node>
<StgValue><ssdm name="sum_1_0_4"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="687" st_id="42" stage="2" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %sum_1_0_4 = fadd float %sum1_0_4, %tmp_36_0_4

]]></Node>
<StgValue><ssdm name="sum_1_0_4"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="688" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_49 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="689" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="690" st_id="43" stage="1" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %sum_1_0_4 = fadd float %sum1_0_4, %tmp_36_0_4

]]></Node>
<StgValue><ssdm name="sum_1_0_4"/></StgValue>
</operation>

<operation id="691" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:67  %empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_49)

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="692" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0">
<![CDATA[
:68  br label %.preheader27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="693" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2015">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  store float %sum1_0_4, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="694" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2015">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %j_14_0_4 = or i4 %tmp_100, 5

]]></Node>
<StgValue><ssdm name="j_14_0_4"/></StgValue>
</operation>

<operation id="695" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2015">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="696" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader26:0  %sum1_0_5 = phi float [ %sum_1_0_5, %11 ], [ 0xBFA3F6A9E0000000, %8 ]

]]></Node>
<StgValue><ssdm name="sum1_0_5"/></StgValue>
</operation>

<operation id="697" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader26:1  %k_0_5 = phi i5 [ %k_2_0_5, %11 ], [ 0, %8 ]

]]></Node>
<StgValue><ssdm name="k_0_5"/></StgValue>
</operation>

<operation id="698" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader26:2  %exitcond_0_5 = icmp eq i5 %k_0_5, -16

]]></Node>
<StgValue><ssdm name="exitcond_0_5"/></StgValue>
</operation>

<operation id="699" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader26:3  %empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="700" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader26:4  %k_2_0_5 = add i5 %k_0_5, 1

]]></Node>
<StgValue><ssdm name="k_2_0_5"/></StgValue>
</operation>

<operation id="701" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader26:5  br i1 %exitcond_0_5, label %10, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="702" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="4" op_0_bw="5">
<![CDATA[
:0  %tmp_294 = trunc i5 %k_0_5 to i4

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="703" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="3" op_0_bw="5">
<![CDATA[
:3  %tmp_295 = trunc i5 %k_0_5 to i3

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="704" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_18 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %k_0_5, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="705" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="2">
<![CDATA[
:6  %newIndex21_cast = zext i2 %tmp_18 to i64

]]></Node>
<StgValue><ssdm name="newIndex21_cast"/></StgValue>
</operation>

<operation id="706" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %A_addr_8 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex21_cast

]]></Node>
<StgValue><ssdm name="A_addr_8"/></StgValue>
</operation>

<operation id="707" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="1">
<![CDATA[
:8  %A_load_8 = load float* %A_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_load_8"/></StgValue>
</operation>

<operation id="708" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %A1_addr_8 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex21_cast

]]></Node>
<StgValue><ssdm name="A1_addr_8"/></StgValue>
</operation>

<operation id="709" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="1">
<![CDATA[
:10  %A1_load_8 = load float* %A1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A1_load_8"/></StgValue>
</operation>

<operation id="710" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %A2_addr_8 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex21_cast

]]></Node>
<StgValue><ssdm name="A2_addr_8"/></StgValue>
</operation>

<operation id="711" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="1">
<![CDATA[
:12  %A2_load_8 = load float* %A2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A2_load_8"/></StgValue>
</operation>

<operation id="712" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %A3_addr_8 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex21_cast

]]></Node>
<StgValue><ssdm name="A3_addr_8"/></StgValue>
</operation>

<operation id="713" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="1">
<![CDATA[
:14  %A3_load_8 = load float* %A3_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A3_load_8"/></StgValue>
</operation>

<operation id="714" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %A4_addr_8 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex21_cast

]]></Node>
<StgValue><ssdm name="A4_addr_8"/></StgValue>
</operation>

<operation id="715" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="1">
<![CDATA[
:16  %A4_load_8 = load float* %A4_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A4_load_8"/></StgValue>
</operation>

<operation id="716" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %A5_addr_8 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex21_cast

]]></Node>
<StgValue><ssdm name="A5_addr_8"/></StgValue>
</operation>

<operation id="717" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="1">
<![CDATA[
:18  %A5_load_8 = load float* %A5_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A5_load_8"/></StgValue>
</operation>

<operation id="718" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %A6_addr_8 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex21_cast

]]></Node>
<StgValue><ssdm name="A6_addr_8"/></StgValue>
</operation>

<operation id="719" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="1">
<![CDATA[
:20  %A6_load_8 = load float* %A6_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A6_load_8"/></StgValue>
</operation>

<operation id="720" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %A7_addr_8 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex21_cast

]]></Node>
<StgValue><ssdm name="A7_addr_8"/></StgValue>
</operation>

<operation id="721" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="1">
<![CDATA[
:22  %A7_load_8 = load float* %A7_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A7_load_8"/></StgValue>
</operation>

<operation id="722" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:24  %sum8_0_5 = add i4 %j_14_0_4, %tmp_294

]]></Node>
<StgValue><ssdm name="sum8_0_5"/></StgValue>
</operation>

<operation id="723" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:25  %arrayNo_trunc1 = add i3 -3, %tmp_295

]]></Node>
<StgValue><ssdm name="arrayNo_trunc1"/></StgValue>
</operation>

<operation id="724" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
:26  %tmp_297 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %sum8_0_5, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="725" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
:27  %tmp_57 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %arrayNo_trunc1, i1 %tmp_297)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="726" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:28  %tmp_i8 = icmp eq i4 %tmp_57, 0

]]></Node>
<StgValue><ssdm name="tmp_i8"/></StgValue>
</operation>

<operation id="727" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  %tmp_i8_41 = select i1 %tmp_i8, float 0x3F93ED63C0000000, float 0x3FE29BDA40000000

]]></Node>
<StgValue><ssdm name="tmp_i8_41"/></StgValue>
</operation>

<operation id="728" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:30  %tmp_614_i8 = icmp eq i4 %tmp_57, 1

]]></Node>
<StgValue><ssdm name="tmp_614_i8"/></StgValue>
</operation>

<operation id="729" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:31  %tmp_616_i8 = icmp eq i4 %tmp_57, 2

]]></Node>
<StgValue><ssdm name="tmp_616_i8"/></StgValue>
</operation>

<operation id="730" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:32  %tmp_615_i8 = select i1 %tmp_616_i8, float 0x3FE2372C60000000, float 0x3FE09868E0000000

]]></Node>
<StgValue><ssdm name="tmp_615_i8"/></StgValue>
</operation>

<operation id="731" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:33  %tmp_94 = or i1 %tmp_616_i8, %tmp_614_i8

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="732" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:34  %tmp_617_i8 = select i1 %tmp_94, float %tmp_615_i8, float %tmp_i8_41

]]></Node>
<StgValue><ssdm name="tmp_617_i8"/></StgValue>
</operation>

<operation id="733" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:35  %tmp_618_i8 = icmp eq i4 %tmp_57, 3

]]></Node>
<StgValue><ssdm name="tmp_618_i8"/></StgValue>
</operation>

<operation id="734" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:36  %tmp_620_i7 = icmp eq i4 %tmp_57, 4

]]></Node>
<StgValue><ssdm name="tmp_620_i7"/></StgValue>
</operation>

<operation id="735" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:37  %tmp_619_i7 = select i1 %tmp_620_i7, float 0x3FE06178C0000000, float 0x3FB370E260000000

]]></Node>
<StgValue><ssdm name="tmp_619_i7"/></StgValue>
</operation>

<operation id="736" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:38  %tmp_96 = or i1 %tmp_620_i7, %tmp_618_i8

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="737" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:39  %tmp_621_i8 = select i1 %tmp_96, float %tmp_619_i7, float %tmp_617_i8

]]></Node>
<StgValue><ssdm name="tmp_621_i8"/></StgValue>
</operation>

<operation id="738" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:40  %tmp_622_i8 = icmp eq i4 %tmp_57, 5

]]></Node>
<StgValue><ssdm name="tmp_622_i8"/></StgValue>
</operation>

<operation id="739" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:41  %tmp_624_i8 = icmp eq i4 %tmp_57, 6

]]></Node>
<StgValue><ssdm name="tmp_624_i8"/></StgValue>
</operation>

<operation id="740" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:45  %tmp_626_i8 = icmp eq i4 %tmp_57, 7

]]></Node>
<StgValue><ssdm name="tmp_626_i8"/></StgValue>
</operation>

<operation id="741" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:46  %tmp_628_i8 = icmp eq i4 %tmp_57, -8

]]></Node>
<StgValue><ssdm name="tmp_628_i8"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="742" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="3">
<![CDATA[
:4  %arrayNo9 = zext i3 %tmp_295 to i64

]]></Node>
<StgValue><ssdm name="arrayNo9"/></StgValue>
</operation>

<operation id="743" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="1">
<![CDATA[
:8  %A_load_8 = load float* %A_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_load_8"/></StgValue>
</operation>

<operation id="744" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="1">
<![CDATA[
:10  %A1_load_8 = load float* %A1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A1_load_8"/></StgValue>
</operation>

<operation id="745" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="1">
<![CDATA[
:12  %A2_load_8 = load float* %A2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A2_load_8"/></StgValue>
</operation>

<operation id="746" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="1">
<![CDATA[
:14  %A3_load_8 = load float* %A3_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A3_load_8"/></StgValue>
</operation>

<operation id="747" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="1">
<![CDATA[
:16  %A4_load_8 = load float* %A4_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A4_load_8"/></StgValue>
</operation>

<operation id="748" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="1">
<![CDATA[
:18  %A5_load_8 = load float* %A5_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A5_load_8"/></StgValue>
</operation>

<operation id="749" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="1">
<![CDATA[
:20  %A6_load_8 = load float* %A6_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A6_load_8"/></StgValue>
</operation>

<operation id="750" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="1">
<![CDATA[
:22  %A7_load_8 = load float* %A7_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A7_load_8"/></StgValue>
</operation>

<operation id="751" st_id="46" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:23  %tmp_93 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_8, float %A1_load_8, float %A2_load_8, float %A3_load_8, float %A4_load_8, float %A5_load_8, float %A6_load_8, float %A7_load_8, i64 %arrayNo9)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="752" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:42  %tmp_623_i8 = select i1 %tmp_624_i8, float 0xBFD3EDED60000000, float 0xBFE455C440000000

]]></Node>
<StgValue><ssdm name="tmp_623_i8"/></StgValue>
</operation>

<operation id="753" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:43  %tmp_98 = or i1 %tmp_624_i8, %tmp_622_i8

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="754" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:44  %tmp_625_i8 = select i1 %tmp_98, float %tmp_623_i8, float %tmp_621_i8

]]></Node>
<StgValue><ssdm name="tmp_625_i8"/></StgValue>
</operation>

<operation id="755" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:47  %tmp_627_i8 = select i1 %tmp_628_i8, float 0xBFD2F8EFE0000000, float 0x3FCDFB8E80000000

]]></Node>
<StgValue><ssdm name="tmp_627_i8"/></StgValue>
</operation>

<operation id="756" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:48  %tmp_102 = or i1 %tmp_628_i8, %tmp_626_i8

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="757" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:49  %tmp_629_i8 = select i1 %tmp_102, float %tmp_627_i8, float %tmp_625_i8

]]></Node>
<StgValue><ssdm name="tmp_629_i8"/></StgValue>
</operation>

<operation id="758" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:50  %tmp_630_i8 = icmp eq i4 %tmp_57, -7

]]></Node>
<StgValue><ssdm name="tmp_630_i8"/></StgValue>
</operation>

<operation id="759" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:51  %tmp_632_i8 = icmp eq i4 %tmp_57, -6

]]></Node>
<StgValue><ssdm name="tmp_632_i8"/></StgValue>
</operation>

<operation id="760" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:52  %tmp_631_i8 = select i1 %tmp_632_i8, float 0x3FD20F95C0000000, float 0xBFDD914080000000

]]></Node>
<StgValue><ssdm name="tmp_631_i8"/></StgValue>
</operation>

<operation id="761" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:53  %tmp_104 = or i1 %tmp_632_i8, %tmp_630_i8

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="762" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:54  %tmp_633_i8 = select i1 %tmp_104, float %tmp_631_i8, float %tmp_629_i8

]]></Node>
<StgValue><ssdm name="tmp_633_i8"/></StgValue>
</operation>

<operation id="763" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:55  %tmp_634_i8 = icmp eq i4 %tmp_57, -5

]]></Node>
<StgValue><ssdm name="tmp_634_i8"/></StgValue>
</operation>

<operation id="764" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:56  %tmp_636_i8 = icmp eq i4 %tmp_57, -4

]]></Node>
<StgValue><ssdm name="tmp_636_i8"/></StgValue>
</operation>

<operation id="765" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:57  %tmp_635_i8 = select i1 %tmp_636_i8, float 0x3FA2D46C60000000, float 0x3FC703A460000000

]]></Node>
<StgValue><ssdm name="tmp_635_i8"/></StgValue>
</operation>

<operation id="766" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:58  %tmp_105 = or i1 %tmp_636_i8, %tmp_634_i8

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="767" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:59  %tmp_637_i8 = select i1 %tmp_105, float %tmp_635_i8, float %tmp_633_i8

]]></Node>
<StgValue><ssdm name="tmp_637_i8"/></StgValue>
</operation>

<operation id="768" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:60  %tmp_638_i8 = icmp eq i4 %tmp_57, -3

]]></Node>
<StgValue><ssdm name="tmp_638_i8"/></StgValue>
</operation>

<operation id="769" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:61  %tmp_640_i8 = icmp eq i4 %tmp_57, -2

]]></Node>
<StgValue><ssdm name="tmp_640_i8"/></StgValue>
</operation>

<operation id="770" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:62  %tmp_639_i8 = select i1 %tmp_640_i8, float 0xBFAD0FAD80000000, float 0x3FDC5862A0000000

]]></Node>
<StgValue><ssdm name="tmp_639_i8"/></StgValue>
</operation>

<operation id="771" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:63  %tmp_107 = or i1 %tmp_640_i8, %tmp_638_i8

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="772" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:64  %merge_i8 = select i1 %tmp_107, float %tmp_639_i8, float %tmp_637_i8

]]></Node>
<StgValue><ssdm name="merge_i8"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="773" st_id="47" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %tmp_36_0_5 = fmul float %tmp_93, %merge_i8

]]></Node>
<StgValue><ssdm name="tmp_36_0_5"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="774" st_id="48" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %tmp_36_0_5 = fmul float %tmp_93, %merge_i8

]]></Node>
<StgValue><ssdm name="tmp_36_0_5"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="775" st_id="49" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %tmp_36_0_5 = fmul float %tmp_93, %merge_i8

]]></Node>
<StgValue><ssdm name="tmp_36_0_5"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="776" st_id="50" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %tmp_36_0_5 = fmul float %tmp_93, %merge_i8

]]></Node>
<StgValue><ssdm name="tmp_36_0_5"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="777" st_id="51" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %tmp_36_0_5 = fmul float %tmp_93, %merge_i8

]]></Node>
<StgValue><ssdm name="tmp_36_0_5"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="778" st_id="52" stage="8" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %sum_1_0_5 = fadd float %sum1_0_5, %tmp_36_0_5

]]></Node>
<StgValue><ssdm name="sum_1_0_5"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="779" st_id="53" stage="7" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %sum_1_0_5 = fadd float %sum1_0_5, %tmp_36_0_5

]]></Node>
<StgValue><ssdm name="sum_1_0_5"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="780" st_id="54" stage="6" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %sum_1_0_5 = fadd float %sum1_0_5, %tmp_36_0_5

]]></Node>
<StgValue><ssdm name="sum_1_0_5"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="781" st_id="55" stage="5" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %sum_1_0_5 = fadd float %sum1_0_5, %tmp_36_0_5

]]></Node>
<StgValue><ssdm name="sum_1_0_5"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="782" st_id="56" stage="4" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %sum_1_0_5 = fadd float %sum1_0_5, %tmp_36_0_5

]]></Node>
<StgValue><ssdm name="sum_1_0_5"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="783" st_id="57" stage="3" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %sum_1_0_5 = fadd float %sum1_0_5, %tmp_36_0_5

]]></Node>
<StgValue><ssdm name="sum_1_0_5"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="784" st_id="58" stage="2" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %sum_1_0_5 = fadd float %sum1_0_5, %tmp_36_0_5

]]></Node>
<StgValue><ssdm name="sum_1_0_5"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="785" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_55 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="786" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="787" st_id="59" stage="1" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %sum_1_0_5 = fadd float %sum1_0_5, %tmp_36_0_5

]]></Node>
<StgValue><ssdm name="sum_1_0_5"/></StgValue>
</operation>

<operation id="788" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:67  %empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_55)

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="789" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0">
<![CDATA[
:68  br label %.preheader26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="790" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2016">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  store float %sum1_0_5, float* %C_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="791" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2016">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %j_14_0_5 = or i4 %tmp_100, 6

]]></Node>
<StgValue><ssdm name="j_14_0_5"/></StgValue>
</operation>

<operation id="792" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2016">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="793" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader25:0  %sum1_0_6 = phi float [ %sum_1_0_6, %13 ], [ 0xBFA3F6A9E0000000, %10 ]

]]></Node>
<StgValue><ssdm name="sum1_0_6"/></StgValue>
</operation>

<operation id="794" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader25:1  %k_0_6 = phi i5 [ %k_2_0_6, %13 ], [ 0, %10 ]

]]></Node>
<StgValue><ssdm name="k_0_6"/></StgValue>
</operation>

<operation id="795" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader25:2  %exitcond_0_6 = icmp eq i5 %k_0_6, -16

]]></Node>
<StgValue><ssdm name="exitcond_0_6"/></StgValue>
</operation>

<operation id="796" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader25:3  %empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="797" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader25:4  %k_2_0_6 = add i5 %k_0_6, 1

]]></Node>
<StgValue><ssdm name="k_2_0_6"/></StgValue>
</operation>

<operation id="798" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader25:5  br i1 %exitcond_0_6, label %12, label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="799" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="4" op_0_bw="5">
<![CDATA[
:0  %tmp_303 = trunc i5 %k_0_6 to i4

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="800" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="3" op_0_bw="5">
<![CDATA[
:3  %tmp_304 = trunc i5 %k_0_6 to i3

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="801" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_20 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %k_0_6, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="802" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="2">
<![CDATA[
:6  %newIndex28_cast = zext i2 %tmp_20 to i64

]]></Node>
<StgValue><ssdm name="newIndex28_cast"/></StgValue>
</operation>

<operation id="803" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %A_addr_11 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex28_cast

]]></Node>
<StgValue><ssdm name="A_addr_11"/></StgValue>
</operation>

<operation id="804" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="1">
<![CDATA[
:8  %A_load_11 = load float* %A_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A_load_11"/></StgValue>
</operation>

<operation id="805" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %A1_addr_11 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex28_cast

]]></Node>
<StgValue><ssdm name="A1_addr_11"/></StgValue>
</operation>

<operation id="806" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="1">
<![CDATA[
:10  %A1_load_11 = load float* %A1_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A1_load_11"/></StgValue>
</operation>

<operation id="807" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %A2_addr_11 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex28_cast

]]></Node>
<StgValue><ssdm name="A2_addr_11"/></StgValue>
</operation>

<operation id="808" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="1">
<![CDATA[
:12  %A2_load_11 = load float* %A2_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A2_load_11"/></StgValue>
</operation>

<operation id="809" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %A3_addr_11 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex28_cast

]]></Node>
<StgValue><ssdm name="A3_addr_11"/></StgValue>
</operation>

<operation id="810" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="1">
<![CDATA[
:14  %A3_load_11 = load float* %A3_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A3_load_11"/></StgValue>
</operation>

<operation id="811" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %A4_addr_11 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex28_cast

]]></Node>
<StgValue><ssdm name="A4_addr_11"/></StgValue>
</operation>

<operation id="812" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="1">
<![CDATA[
:16  %A4_load_11 = load float* %A4_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A4_load_11"/></StgValue>
</operation>

<operation id="813" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %A5_addr_11 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex28_cast

]]></Node>
<StgValue><ssdm name="A5_addr_11"/></StgValue>
</operation>

<operation id="814" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="1">
<![CDATA[
:18  %A5_load_11 = load float* %A5_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A5_load_11"/></StgValue>
</operation>

<operation id="815" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %A6_addr_11 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex28_cast

]]></Node>
<StgValue><ssdm name="A6_addr_11"/></StgValue>
</operation>

<operation id="816" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="1">
<![CDATA[
:20  %A6_load_11 = load float* %A6_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A6_load_11"/></StgValue>
</operation>

<operation id="817" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %A7_addr_11 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex28_cast

]]></Node>
<StgValue><ssdm name="A7_addr_11"/></StgValue>
</operation>

<operation id="818" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="1">
<![CDATA[
:22  %A7_load_11 = load float* %A7_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A7_load_11"/></StgValue>
</operation>

<operation id="819" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:24  %sum8_0_6 = add i4 %j_14_0_5, %tmp_303

]]></Node>
<StgValue><ssdm name="sum8_0_6"/></StgValue>
</operation>

<operation id="820" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:25  %arrayNo_trunc3 = add i3 -2, %tmp_304

]]></Node>
<StgValue><ssdm name="arrayNo_trunc3"/></StgValue>
</operation>

<operation id="821" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
:26  %tmp_305 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %sum8_0_6, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="822" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
:27  %tmp_66 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %arrayNo_trunc3, i1 %tmp_305)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="823" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:28  %tmp_i1 = icmp eq i4 %tmp_66, 0

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="824" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  %tmp_i1_44 = select i1 %tmp_i1, float 0x3F93ED63C0000000, float 0x3FE29BDA40000000

]]></Node>
<StgValue><ssdm name="tmp_i1_44"/></StgValue>
</operation>

<operation id="825" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:30  %tmp_614_i1 = icmp eq i4 %tmp_66, 1

]]></Node>
<StgValue><ssdm name="tmp_614_i1"/></StgValue>
</operation>

<operation id="826" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:31  %tmp_616_i1 = icmp eq i4 %tmp_66, 2

]]></Node>
<StgValue><ssdm name="tmp_616_i1"/></StgValue>
</operation>

<operation id="827" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:32  %tmp_615_i1 = select i1 %tmp_616_i1, float 0x3FE2372C60000000, float 0x3FE09868E0000000

]]></Node>
<StgValue><ssdm name="tmp_615_i1"/></StgValue>
</operation>

<operation id="828" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:33  %tmp_123 = or i1 %tmp_616_i1, %tmp_614_i1

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="829" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:34  %tmp_617_i1 = select i1 %tmp_123, float %tmp_615_i1, float %tmp_i1_44

]]></Node>
<StgValue><ssdm name="tmp_617_i1"/></StgValue>
</operation>

<operation id="830" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:35  %tmp_618_i1 = icmp eq i4 %tmp_66, 3

]]></Node>
<StgValue><ssdm name="tmp_618_i1"/></StgValue>
</operation>

<operation id="831" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:36  %tmp_620_i1 = icmp eq i4 %tmp_66, 4

]]></Node>
<StgValue><ssdm name="tmp_620_i1"/></StgValue>
</operation>

<operation id="832" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:37  %tmp_619_i1 = select i1 %tmp_620_i1, float 0x3FE06178C0000000, float 0x3FB370E260000000

]]></Node>
<StgValue><ssdm name="tmp_619_i1"/></StgValue>
</operation>

<operation id="833" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:38  %tmp_126 = or i1 %tmp_620_i1, %tmp_618_i1

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="834" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:39  %tmp_621_i1 = select i1 %tmp_126, float %tmp_619_i1, float %tmp_617_i1

]]></Node>
<StgValue><ssdm name="tmp_621_i1"/></StgValue>
</operation>

<operation id="835" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:40  %tmp_622_i1 = icmp eq i4 %tmp_66, 5

]]></Node>
<StgValue><ssdm name="tmp_622_i1"/></StgValue>
</operation>

<operation id="836" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:41  %tmp_624_i1 = icmp eq i4 %tmp_66, 6

]]></Node>
<StgValue><ssdm name="tmp_624_i1"/></StgValue>
</operation>

<operation id="837" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:45  %tmp_626_i1 = icmp eq i4 %tmp_66, 7

]]></Node>
<StgValue><ssdm name="tmp_626_i1"/></StgValue>
</operation>

<operation id="838" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:46  %tmp_628_i1 = icmp eq i4 %tmp_66, -8

]]></Node>
<StgValue><ssdm name="tmp_628_i1"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="839" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="3">
<![CDATA[
:4  %arrayNo12 = zext i3 %tmp_304 to i64

]]></Node>
<StgValue><ssdm name="arrayNo12"/></StgValue>
</operation>

<operation id="840" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="1">
<![CDATA[
:8  %A_load_11 = load float* %A_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A_load_11"/></StgValue>
</operation>

<operation id="841" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="1">
<![CDATA[
:10  %A1_load_11 = load float* %A1_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A1_load_11"/></StgValue>
</operation>

<operation id="842" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="1">
<![CDATA[
:12  %A2_load_11 = load float* %A2_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A2_load_11"/></StgValue>
</operation>

<operation id="843" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="1">
<![CDATA[
:14  %A3_load_11 = load float* %A3_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A3_load_11"/></StgValue>
</operation>

<operation id="844" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="1">
<![CDATA[
:16  %A4_load_11 = load float* %A4_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A4_load_11"/></StgValue>
</operation>

<operation id="845" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="1">
<![CDATA[
:18  %A5_load_11 = load float* %A5_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A5_load_11"/></StgValue>
</operation>

<operation id="846" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="1">
<![CDATA[
:20  %A6_load_11 = load float* %A6_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A6_load_11"/></StgValue>
</operation>

<operation id="847" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="1">
<![CDATA[
:22  %A7_load_11 = load float* %A7_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A7_load_11"/></StgValue>
</operation>

<operation id="848" st_id="62" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:23  %tmp_122 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_11, float %A1_load_11, float %A2_load_11, float %A3_load_11, float %A4_load_11, float %A5_load_11, float %A6_load_11, float %A7_load_11, i64 %arrayNo12)

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="849" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:42  %tmp_623_i1 = select i1 %tmp_624_i1, float 0xBFD3EDED60000000, float 0xBFE455C440000000

]]></Node>
<StgValue><ssdm name="tmp_623_i1"/></StgValue>
</operation>

<operation id="850" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:43  %tmp_128 = or i1 %tmp_624_i1, %tmp_622_i1

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="851" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:44  %tmp_625_i1 = select i1 %tmp_128, float %tmp_623_i1, float %tmp_621_i1

]]></Node>
<StgValue><ssdm name="tmp_625_i1"/></StgValue>
</operation>

<operation id="852" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:47  %tmp_627_i1 = select i1 %tmp_628_i1, float 0xBFD2F8EFE0000000, float 0x3FCDFB8E80000000

]]></Node>
<StgValue><ssdm name="tmp_627_i1"/></StgValue>
</operation>

<operation id="853" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:48  %tmp_129 = or i1 %tmp_628_i1, %tmp_626_i1

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="854" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:49  %tmp_629_i1 = select i1 %tmp_129, float %tmp_627_i1, float %tmp_625_i1

]]></Node>
<StgValue><ssdm name="tmp_629_i1"/></StgValue>
</operation>

<operation id="855" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:50  %tmp_630_i1 = icmp eq i4 %tmp_66, -7

]]></Node>
<StgValue><ssdm name="tmp_630_i1"/></StgValue>
</operation>

<operation id="856" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:51  %tmp_632_i1 = icmp eq i4 %tmp_66, -6

]]></Node>
<StgValue><ssdm name="tmp_632_i1"/></StgValue>
</operation>

<operation id="857" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:52  %tmp_631_i1 = select i1 %tmp_632_i1, float 0x3FD20F95C0000000, float 0xBFDD914080000000

]]></Node>
<StgValue><ssdm name="tmp_631_i1"/></StgValue>
</operation>

<operation id="858" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:53  %tmp_132 = or i1 %tmp_632_i1, %tmp_630_i1

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="859" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:54  %tmp_633_i1 = select i1 %tmp_132, float %tmp_631_i1, float %tmp_629_i1

]]></Node>
<StgValue><ssdm name="tmp_633_i1"/></StgValue>
</operation>

<operation id="860" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:55  %tmp_634_i1 = icmp eq i4 %tmp_66, -5

]]></Node>
<StgValue><ssdm name="tmp_634_i1"/></StgValue>
</operation>

<operation id="861" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:56  %tmp_636_i1 = icmp eq i4 %tmp_66, -4

]]></Node>
<StgValue><ssdm name="tmp_636_i1"/></StgValue>
</operation>

<operation id="862" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:57  %tmp_635_i1 = select i1 %tmp_636_i1, float 0x3FA2D46C60000000, float 0x3FC703A460000000

]]></Node>
<StgValue><ssdm name="tmp_635_i1"/></StgValue>
</operation>

<operation id="863" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:58  %tmp_135 = or i1 %tmp_636_i1, %tmp_634_i1

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="864" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:59  %tmp_637_i1 = select i1 %tmp_135, float %tmp_635_i1, float %tmp_633_i1

]]></Node>
<StgValue><ssdm name="tmp_637_i1"/></StgValue>
</operation>

<operation id="865" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:60  %tmp_638_i1 = icmp eq i4 %tmp_66, -3

]]></Node>
<StgValue><ssdm name="tmp_638_i1"/></StgValue>
</operation>

<operation id="866" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:61  %tmp_640_i1 = icmp eq i4 %tmp_66, -2

]]></Node>
<StgValue><ssdm name="tmp_640_i1"/></StgValue>
</operation>

<operation id="867" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:62  %tmp_639_i1 = select i1 %tmp_640_i1, float 0xBFAD0FAD80000000, float 0x3FDC5862A0000000

]]></Node>
<StgValue><ssdm name="tmp_639_i1"/></StgValue>
</operation>

<operation id="868" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:63  %tmp_137 = or i1 %tmp_640_i1, %tmp_638_i1

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="869" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:64  %merge_i1 = select i1 %tmp_137, float %tmp_639_i1, float %tmp_637_i1

]]></Node>
<StgValue><ssdm name="merge_i1"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="870" st_id="63" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %tmp_36_0_6 = fmul float %tmp_122, %merge_i1

]]></Node>
<StgValue><ssdm name="tmp_36_0_6"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="871" st_id="64" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %tmp_36_0_6 = fmul float %tmp_122, %merge_i1

]]></Node>
<StgValue><ssdm name="tmp_36_0_6"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="872" st_id="65" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %tmp_36_0_6 = fmul float %tmp_122, %merge_i1

]]></Node>
<StgValue><ssdm name="tmp_36_0_6"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="873" st_id="66" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %tmp_36_0_6 = fmul float %tmp_122, %merge_i1

]]></Node>
<StgValue><ssdm name="tmp_36_0_6"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="874" st_id="67" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %tmp_36_0_6 = fmul float %tmp_122, %merge_i1

]]></Node>
<StgValue><ssdm name="tmp_36_0_6"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="875" st_id="68" stage="8" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %sum_1_0_6 = fadd float %sum1_0_6, %tmp_36_0_6

]]></Node>
<StgValue><ssdm name="sum_1_0_6"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="876" st_id="69" stage="7" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %sum_1_0_6 = fadd float %sum1_0_6, %tmp_36_0_6

]]></Node>
<StgValue><ssdm name="sum_1_0_6"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="877" st_id="70" stage="6" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %sum_1_0_6 = fadd float %sum1_0_6, %tmp_36_0_6

]]></Node>
<StgValue><ssdm name="sum_1_0_6"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="878" st_id="71" stage="5" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %sum_1_0_6 = fadd float %sum1_0_6, %tmp_36_0_6

]]></Node>
<StgValue><ssdm name="sum_1_0_6"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="879" st_id="72" stage="4" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %sum_1_0_6 = fadd float %sum1_0_6, %tmp_36_0_6

]]></Node>
<StgValue><ssdm name="sum_1_0_6"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="880" st_id="73" stage="3" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %sum_1_0_6 = fadd float %sum1_0_6, %tmp_36_0_6

]]></Node>
<StgValue><ssdm name="sum_1_0_6"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="881" st_id="74" stage="2" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %sum_1_0_6 = fadd float %sum1_0_6, %tmp_36_0_6

]]></Node>
<StgValue><ssdm name="sum_1_0_6"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="882" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_64 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="883" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="884" st_id="75" stage="1" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %sum_1_0_6 = fadd float %sum1_0_6, %tmp_36_0_6

]]></Node>
<StgValue><ssdm name="sum_1_0_6"/></StgValue>
</operation>

<operation id="885" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:67  %empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_64)

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="886" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0">
<![CDATA[
:68  br label %.preheader25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="887" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2017">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  store float %sum1_0_6, float* %C_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="888" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2017">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %j_14_0_6 = or i4 %tmp_100, 7

]]></Node>
<StgValue><ssdm name="j_14_0_6"/></StgValue>
</operation>

<operation id="889" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2017">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="890" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader24:0  %sum1_0_7 = phi float [ %sum_1_0_7, %15 ], [ 0xBFA3F6A9E0000000, %12 ]

]]></Node>
<StgValue><ssdm name="sum1_0_7"/></StgValue>
</operation>

<operation id="891" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader24:1  %k_0_7 = phi i5 [ %k_2_0_7, %15 ], [ 0, %12 ]

]]></Node>
<StgValue><ssdm name="k_0_7"/></StgValue>
</operation>

<operation id="892" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader24:2  %exitcond_0_7 = icmp eq i5 %k_0_7, -16

]]></Node>
<StgValue><ssdm name="exitcond_0_7"/></StgValue>
</operation>

<operation id="893" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader24:3  %empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="894" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader24:4  %k_2_0_7 = add i5 %k_0_7, 1

]]></Node>
<StgValue><ssdm name="k_2_0_7"/></StgValue>
</operation>

<operation id="895" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader24:5  br i1 %exitcond_0_7, label %14, label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="896" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="4" op_0_bw="5">
<![CDATA[
:0  %tmp_311 = trunc i5 %k_0_7 to i4

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="897" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="3" op_0_bw="5">
<![CDATA[
:3  %tmp_313 = trunc i5 %k_0_7 to i3

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="898" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_22 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %k_0_7, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="899" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="2">
<![CDATA[
:6  %newIndex34_cast = zext i2 %tmp_22 to i64

]]></Node>
<StgValue><ssdm name="newIndex34_cast"/></StgValue>
</operation>

<operation id="900" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %A_addr_14 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex34_cast

]]></Node>
<StgValue><ssdm name="A_addr_14"/></StgValue>
</operation>

<operation id="901" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="1">
<![CDATA[
:8  %A_load_14 = load float* %A_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A_load_14"/></StgValue>
</operation>

<operation id="902" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %A1_addr_14 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex34_cast

]]></Node>
<StgValue><ssdm name="A1_addr_14"/></StgValue>
</operation>

<operation id="903" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="1">
<![CDATA[
:10  %A1_load_14 = load float* %A1_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A1_load_14"/></StgValue>
</operation>

<operation id="904" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %A2_addr_14 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex34_cast

]]></Node>
<StgValue><ssdm name="A2_addr_14"/></StgValue>
</operation>

<operation id="905" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="1">
<![CDATA[
:12  %A2_load_14 = load float* %A2_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A2_load_14"/></StgValue>
</operation>

<operation id="906" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %A3_addr_14 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex34_cast

]]></Node>
<StgValue><ssdm name="A3_addr_14"/></StgValue>
</operation>

<operation id="907" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="1">
<![CDATA[
:14  %A3_load_14 = load float* %A3_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A3_load_14"/></StgValue>
</operation>

<operation id="908" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %A4_addr_14 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex34_cast

]]></Node>
<StgValue><ssdm name="A4_addr_14"/></StgValue>
</operation>

<operation id="909" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="1">
<![CDATA[
:16  %A4_load_14 = load float* %A4_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A4_load_14"/></StgValue>
</operation>

<operation id="910" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %A5_addr_14 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex34_cast

]]></Node>
<StgValue><ssdm name="A5_addr_14"/></StgValue>
</operation>

<operation id="911" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="1">
<![CDATA[
:18  %A5_load_14 = load float* %A5_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A5_load_14"/></StgValue>
</operation>

<operation id="912" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %A6_addr_14 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex34_cast

]]></Node>
<StgValue><ssdm name="A6_addr_14"/></StgValue>
</operation>

<operation id="913" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="1">
<![CDATA[
:20  %A6_load_14 = load float* %A6_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A6_load_14"/></StgValue>
</operation>

<operation id="914" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %A7_addr_14 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex34_cast

]]></Node>
<StgValue><ssdm name="A7_addr_14"/></StgValue>
</operation>

<operation id="915" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="1">
<![CDATA[
:22  %A7_load_14 = load float* %A7_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A7_load_14"/></StgValue>
</operation>

<operation id="916" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:24  %sum8_0_7 = add i4 %j_14_0_6, %tmp_311

]]></Node>
<StgValue><ssdm name="sum8_0_7"/></StgValue>
</operation>

<operation id="917" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:25  %arrayNo_trunc2 = add i3 -1, %tmp_313

]]></Node>
<StgValue><ssdm name="arrayNo_trunc2"/></StgValue>
</operation>

<operation id="918" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
:26  %tmp_314 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %sum8_0_7, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="919" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
:27  %tmp_83 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %arrayNo_trunc2, i1 %tmp_314)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="920" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:28  %tmp_i4 = icmp eq i4 %tmp_83, 0

]]></Node>
<StgValue><ssdm name="tmp_i4"/></StgValue>
</operation>

<operation id="921" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  %tmp_i4_47 = select i1 %tmp_i4, float 0x3F93ED63C0000000, float 0x3FE29BDA40000000

]]></Node>
<StgValue><ssdm name="tmp_i4_47"/></StgValue>
</operation>

<operation id="922" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:30  %tmp_614_i4 = icmp eq i4 %tmp_83, 1

]]></Node>
<StgValue><ssdm name="tmp_614_i4"/></StgValue>
</operation>

<operation id="923" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:31  %tmp_616_i4 = icmp eq i4 %tmp_83, 2

]]></Node>
<StgValue><ssdm name="tmp_616_i4"/></StgValue>
</operation>

<operation id="924" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:32  %tmp_615_i4 = select i1 %tmp_616_i4, float 0x3FE2372C60000000, float 0x3FE09868E0000000

]]></Node>
<StgValue><ssdm name="tmp_615_i4"/></StgValue>
</operation>

<operation id="925" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:33  %tmp_156 = or i1 %tmp_616_i4, %tmp_614_i4

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="926" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:34  %tmp_617_i4 = select i1 %tmp_156, float %tmp_615_i4, float %tmp_i4_47

]]></Node>
<StgValue><ssdm name="tmp_617_i4"/></StgValue>
</operation>

<operation id="927" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:35  %tmp_618_i4 = icmp eq i4 %tmp_83, 3

]]></Node>
<StgValue><ssdm name="tmp_618_i4"/></StgValue>
</operation>

<operation id="928" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:36  %tmp_620_i4 = icmp eq i4 %tmp_83, 4

]]></Node>
<StgValue><ssdm name="tmp_620_i4"/></StgValue>
</operation>

<operation id="929" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:37  %tmp_619_i4 = select i1 %tmp_620_i4, float 0x3FE06178C0000000, float 0x3FB370E260000000

]]></Node>
<StgValue><ssdm name="tmp_619_i4"/></StgValue>
</operation>

<operation id="930" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:38  %tmp_158 = or i1 %tmp_620_i4, %tmp_618_i4

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="931" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:39  %tmp_621_i4 = select i1 %tmp_158, float %tmp_619_i4, float %tmp_617_i4

]]></Node>
<StgValue><ssdm name="tmp_621_i4"/></StgValue>
</operation>

<operation id="932" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:40  %tmp_622_i4 = icmp eq i4 %tmp_83, 5

]]></Node>
<StgValue><ssdm name="tmp_622_i4"/></StgValue>
</operation>

<operation id="933" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:41  %tmp_624_i4 = icmp eq i4 %tmp_83, 6

]]></Node>
<StgValue><ssdm name="tmp_624_i4"/></StgValue>
</operation>

<operation id="934" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:45  %tmp_626_i4 = icmp eq i4 %tmp_83, 7

]]></Node>
<StgValue><ssdm name="tmp_626_i4"/></StgValue>
</operation>

<operation id="935" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:46  %tmp_628_i4 = icmp eq i4 %tmp_83, -8

]]></Node>
<StgValue><ssdm name="tmp_628_i4"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="936" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="3">
<![CDATA[
:4  %arrayNo15 = zext i3 %tmp_313 to i64

]]></Node>
<StgValue><ssdm name="arrayNo15"/></StgValue>
</operation>

<operation id="937" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="1">
<![CDATA[
:8  %A_load_14 = load float* %A_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A_load_14"/></StgValue>
</operation>

<operation id="938" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="1">
<![CDATA[
:10  %A1_load_14 = load float* %A1_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A1_load_14"/></StgValue>
</operation>

<operation id="939" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="1">
<![CDATA[
:12  %A2_load_14 = load float* %A2_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A2_load_14"/></StgValue>
</operation>

<operation id="940" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="1">
<![CDATA[
:14  %A3_load_14 = load float* %A3_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A3_load_14"/></StgValue>
</operation>

<operation id="941" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="1">
<![CDATA[
:16  %A4_load_14 = load float* %A4_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A4_load_14"/></StgValue>
</operation>

<operation id="942" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="1">
<![CDATA[
:18  %A5_load_14 = load float* %A5_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A5_load_14"/></StgValue>
</operation>

<operation id="943" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="1">
<![CDATA[
:20  %A6_load_14 = load float* %A6_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A6_load_14"/></StgValue>
</operation>

<operation id="944" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="1">
<![CDATA[
:22  %A7_load_14 = load float* %A7_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A7_load_14"/></StgValue>
</operation>

<operation id="945" st_id="78" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:23  %tmp_153 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_14, float %A1_load_14, float %A2_load_14, float %A3_load_14, float %A4_load_14, float %A5_load_14, float %A6_load_14, float %A7_load_14, i64 %arrayNo15)

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="946" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:42  %tmp_623_i4 = select i1 %tmp_624_i4, float 0xBFD3EDED60000000, float 0xBFE455C440000000

]]></Node>
<StgValue><ssdm name="tmp_623_i4"/></StgValue>
</operation>

<operation id="947" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:43  %tmp_159 = or i1 %tmp_624_i4, %tmp_622_i4

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="948" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:44  %tmp_625_i4 = select i1 %tmp_159, float %tmp_623_i4, float %tmp_621_i4

]]></Node>
<StgValue><ssdm name="tmp_625_i4"/></StgValue>
</operation>

<operation id="949" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:47  %tmp_627_i4 = select i1 %tmp_628_i4, float 0xBFD2F8EFE0000000, float 0x3FCDFB8E80000000

]]></Node>
<StgValue><ssdm name="tmp_627_i4"/></StgValue>
</operation>

<operation id="950" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:48  %tmp_162 = or i1 %tmp_628_i4, %tmp_626_i4

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="951" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:49  %tmp_629_i4 = select i1 %tmp_162, float %tmp_627_i4, float %tmp_625_i4

]]></Node>
<StgValue><ssdm name="tmp_629_i4"/></StgValue>
</operation>

<operation id="952" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:50  %tmp_630_i4 = icmp eq i4 %tmp_83, -7

]]></Node>
<StgValue><ssdm name="tmp_630_i4"/></StgValue>
</operation>

<operation id="953" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:51  %tmp_632_i4 = icmp eq i4 %tmp_83, -6

]]></Node>
<StgValue><ssdm name="tmp_632_i4"/></StgValue>
</operation>

<operation id="954" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:52  %tmp_631_i4 = select i1 %tmp_632_i4, float 0x3FD20F95C0000000, float 0xBFDD914080000000

]]></Node>
<StgValue><ssdm name="tmp_631_i4"/></StgValue>
</operation>

<operation id="955" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:53  %tmp_164 = or i1 %tmp_632_i4, %tmp_630_i4

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="956" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:54  %tmp_633_i4 = select i1 %tmp_164, float %tmp_631_i4, float %tmp_629_i4

]]></Node>
<StgValue><ssdm name="tmp_633_i4"/></StgValue>
</operation>

<operation id="957" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:55  %tmp_634_i4 = icmp eq i4 %tmp_83, -5

]]></Node>
<StgValue><ssdm name="tmp_634_i4"/></StgValue>
</operation>

<operation id="958" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:56  %tmp_636_i4 = icmp eq i4 %tmp_83, -4

]]></Node>
<StgValue><ssdm name="tmp_636_i4"/></StgValue>
</operation>

<operation id="959" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:57  %tmp_635_i4 = select i1 %tmp_636_i4, float 0x3FA2D46C60000000, float 0x3FC703A460000000

]]></Node>
<StgValue><ssdm name="tmp_635_i4"/></StgValue>
</operation>

<operation id="960" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:58  %tmp_165 = or i1 %tmp_636_i4, %tmp_634_i4

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="961" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:59  %tmp_637_i4 = select i1 %tmp_165, float %tmp_635_i4, float %tmp_633_i4

]]></Node>
<StgValue><ssdm name="tmp_637_i4"/></StgValue>
</operation>

<operation id="962" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:60  %tmp_638_i4 = icmp eq i4 %tmp_83, -3

]]></Node>
<StgValue><ssdm name="tmp_638_i4"/></StgValue>
</operation>

<operation id="963" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:61  %tmp_640_i4 = icmp eq i4 %tmp_83, -2

]]></Node>
<StgValue><ssdm name="tmp_640_i4"/></StgValue>
</operation>

<operation id="964" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:62  %tmp_639_i4 = select i1 %tmp_640_i4, float 0xBFAD0FAD80000000, float 0x3FDC5862A0000000

]]></Node>
<StgValue><ssdm name="tmp_639_i4"/></StgValue>
</operation>

<operation id="965" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:63  %tmp_168 = or i1 %tmp_640_i4, %tmp_638_i4

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="966" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:64  %merge_i4 = select i1 %tmp_168, float %tmp_639_i4, float %tmp_637_i4

]]></Node>
<StgValue><ssdm name="merge_i4"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="967" st_id="79" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %tmp_36_0_7 = fmul float %tmp_153, %merge_i4

]]></Node>
<StgValue><ssdm name="tmp_36_0_7"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="968" st_id="80" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %tmp_36_0_7 = fmul float %tmp_153, %merge_i4

]]></Node>
<StgValue><ssdm name="tmp_36_0_7"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="969" st_id="81" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %tmp_36_0_7 = fmul float %tmp_153, %merge_i4

]]></Node>
<StgValue><ssdm name="tmp_36_0_7"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="970" st_id="82" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %tmp_36_0_7 = fmul float %tmp_153, %merge_i4

]]></Node>
<StgValue><ssdm name="tmp_36_0_7"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="971" st_id="83" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %tmp_36_0_7 = fmul float %tmp_153, %merge_i4

]]></Node>
<StgValue><ssdm name="tmp_36_0_7"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="972" st_id="84" stage="8" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %sum_1_0_7 = fadd float %sum1_0_7, %tmp_36_0_7

]]></Node>
<StgValue><ssdm name="sum_1_0_7"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="973" st_id="85" stage="7" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %sum_1_0_7 = fadd float %sum1_0_7, %tmp_36_0_7

]]></Node>
<StgValue><ssdm name="sum_1_0_7"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="974" st_id="86" stage="6" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %sum_1_0_7 = fadd float %sum1_0_7, %tmp_36_0_7

]]></Node>
<StgValue><ssdm name="sum_1_0_7"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="975" st_id="87" stage="5" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %sum_1_0_7 = fadd float %sum1_0_7, %tmp_36_0_7

]]></Node>
<StgValue><ssdm name="sum_1_0_7"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="976" st_id="88" stage="4" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %sum_1_0_7 = fadd float %sum1_0_7, %tmp_36_0_7

]]></Node>
<StgValue><ssdm name="sum_1_0_7"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="977" st_id="89" stage="3" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %sum_1_0_7 = fadd float %sum1_0_7, %tmp_36_0_7

]]></Node>
<StgValue><ssdm name="sum_1_0_7"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="978" st_id="90" stage="2" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %sum_1_0_7 = fadd float %sum1_0_7, %tmp_36_0_7

]]></Node>
<StgValue><ssdm name="sum_1_0_7"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="979" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_79 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="980" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="981" st_id="91" stage="1" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %sum_1_0_7 = fadd float %sum1_0_7, %tmp_36_0_7

]]></Node>
<StgValue><ssdm name="sum_1_0_7"/></StgValue>
</operation>

<operation id="982" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:67  %empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_79)

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="983" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="0">
<![CDATA[
:68  br label %.preheader24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="984" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2018">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  store float %sum1_0_7, float* %C_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="985" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2018">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %j_14_0_7 = add i64 %j, 8

]]></Node>
<StgValue><ssdm name="j_14_0_7"/></StgValue>
</operation>

<operation id="986" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2018">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="987" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2019">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader34:0  %j_1 = phi i64 [ %j_14_1_7, %29 ], [ 0, %.preheader34.preheader ]

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="988" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2019">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader34:1  %exitcond1_1 = icmp eq i64 %j_1, 1

]]></Node>
<StgValue><ssdm name="exitcond1_1"/></StgValue>
</operation>

<operation id="989" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2019">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader34:2  br i1 %exitcond1_1, label %31, label %.preheader23.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="990" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2021">
<or_exp><and_exp><literal name="exitcond1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="4" op_0_bw="64">
<![CDATA[
.preheader23.preheader:0  %tmp_130 = trunc i64 %j_1 to i4

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="991" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2021">
<or_exp><and_exp><literal name="exitcond1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0">
<![CDATA[
.preheader23.preheader:1  br label %.preheader23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="992" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader23:0  %sum1_1 = phi float [ %sum_1_1, %18 ], [ 0xBFA3F6A9E0000000, %.preheader23.preheader ]

]]></Node>
<StgValue><ssdm name="sum1_1"/></StgValue>
</operation>

<operation id="993" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader23:1  %k_1 = phi i5 [ %k_2_1, %18 ], [ 0, %.preheader23.preheader ]

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="994" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader23:2  %exitcond_1 = icmp eq i5 %k_1, -16

]]></Node>
<StgValue><ssdm name="exitcond_1"/></StgValue>
</operation>

<operation id="995" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader23:3  %empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="996" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader23:4  %k_2_1 = add i5 %k_1, 1

]]></Node>
<StgValue><ssdm name="k_2_1"/></StgValue>
</operation>

<operation id="997" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader23:5  br i1 %exitcond_1, label %17, label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="998" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="4" op_0_bw="5">
<![CDATA[
:0  %tmp_142 = trunc i5 %k_1 to i4

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="999" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="3" op_0_bw="5">
<![CDATA[
:3  %tmp_148 = trunc i5 %k_1 to i3

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="1000" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %sum5_1 = xor i5 %k_1, -16

]]></Node>
<StgValue><ssdm name="sum5_1"/></StgValue>
</operation>

<operation id="1001" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_154 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %sum5_1, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="1002" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="2">
<![CDATA[
:7  %newIndex11_cast = zext i2 %tmp_154 to i64

]]></Node>
<StgValue><ssdm name="newIndex11_cast"/></StgValue>
</operation>

<operation id="1003" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %A_addr_3 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex11_cast

]]></Node>
<StgValue><ssdm name="A_addr_3"/></StgValue>
</operation>

<operation id="1004" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="1">
<![CDATA[
:9  %A_load_3 = load float* %A_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_load_3"/></StgValue>
</operation>

<operation id="1005" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %A1_addr_3 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex11_cast

]]></Node>
<StgValue><ssdm name="A1_addr_3"/></StgValue>
</operation>

<operation id="1006" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="1">
<![CDATA[
:11  %A1_load_3 = load float* %A1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A1_load_3"/></StgValue>
</operation>

<operation id="1007" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %A2_addr_3 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex11_cast

]]></Node>
<StgValue><ssdm name="A2_addr_3"/></StgValue>
</operation>

<operation id="1008" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="1">
<![CDATA[
:13  %A2_load_3 = load float* %A2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A2_load_3"/></StgValue>
</operation>

<operation id="1009" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %A3_addr_3 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex11_cast

]]></Node>
<StgValue><ssdm name="A3_addr_3"/></StgValue>
</operation>

<operation id="1010" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="1">
<![CDATA[
:15  %A3_load_3 = load float* %A3_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A3_load_3"/></StgValue>
</operation>

<operation id="1011" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %A4_addr_3 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex11_cast

]]></Node>
<StgValue><ssdm name="A4_addr_3"/></StgValue>
</operation>

<operation id="1012" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="1">
<![CDATA[
:17  %A4_load_3 = load float* %A4_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A4_load_3"/></StgValue>
</operation>

<operation id="1013" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %A5_addr_3 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex11_cast

]]></Node>
<StgValue><ssdm name="A5_addr_3"/></StgValue>
</operation>

<operation id="1014" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="1">
<![CDATA[
:19  %A5_load_3 = load float* %A5_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A5_load_3"/></StgValue>
</operation>

<operation id="1015" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %A6_addr_3 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex11_cast

]]></Node>
<StgValue><ssdm name="A6_addr_3"/></StgValue>
</operation>

<operation id="1016" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="1">
<![CDATA[
:21  %A6_load_3 = load float* %A6_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A6_load_3"/></StgValue>
</operation>

<operation id="1017" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %A7_addr_3 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex11_cast

]]></Node>
<StgValue><ssdm name="A7_addr_3"/></StgValue>
</operation>

<operation id="1018" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="1">
<![CDATA[
:23  %A7_load_3 = load float* %A7_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A7_load_3"/></StgValue>
</operation>

<operation id="1019" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:25  %sum8_1 = add i4 %tmp_142, %tmp_130

]]></Node>
<StgValue><ssdm name="sum8_1"/></StgValue>
</operation>

<operation id="1020" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
:26  %tmp_160 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %sum8_1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="1021" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
:27  %tmp_42 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_148, i1 %tmp_160)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1022" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:28  %tmp_i3 = icmp eq i4 %tmp_42, 0

]]></Node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="1023" st_id="94" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  %tmp_i3_50 = select i1 %tmp_i3, float 0x3F93ED63C0000000, float 0x3FE29BDA40000000

]]></Node>
<StgValue><ssdm name="tmp_i3_50"/></StgValue>
</operation>

<operation id="1024" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:30  %tmp_614_i2 = icmp eq i4 %tmp_42, 1

]]></Node>
<StgValue><ssdm name="tmp_614_i2"/></StgValue>
</operation>

<operation id="1025" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:31  %tmp_616_i2 = icmp eq i4 %tmp_42, 2

]]></Node>
<StgValue><ssdm name="tmp_616_i2"/></StgValue>
</operation>

<operation id="1026" st_id="94" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:32  %tmp_615_i2 = select i1 %tmp_616_i2, float 0x3FE2372C60000000, float 0x3FE09868E0000000

]]></Node>
<StgValue><ssdm name="tmp_615_i2"/></StgValue>
</operation>

<operation id="1027" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:33  %tmp_71 = or i1 %tmp_616_i2, %tmp_614_i2

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1028" st_id="94" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:34  %tmp_617_i2 = select i1 %tmp_71, float %tmp_615_i2, float %tmp_i3_50

]]></Node>
<StgValue><ssdm name="tmp_617_i2"/></StgValue>
</operation>

<operation id="1029" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:35  %tmp_618_i2 = icmp eq i4 %tmp_42, 3

]]></Node>
<StgValue><ssdm name="tmp_618_i2"/></StgValue>
</operation>

<operation id="1030" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:36  %tmp_620_i2 = icmp eq i4 %tmp_42, 4

]]></Node>
<StgValue><ssdm name="tmp_620_i2"/></StgValue>
</operation>

<operation id="1031" st_id="94" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:37  %tmp_619_i2 = select i1 %tmp_620_i2, float 0x3FE06178C0000000, float 0x3FB370E260000000

]]></Node>
<StgValue><ssdm name="tmp_619_i2"/></StgValue>
</operation>

<operation id="1032" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:38  %tmp_72 = or i1 %tmp_620_i2, %tmp_618_i2

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="1033" st_id="94" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:39  %tmp_621_i3 = select i1 %tmp_72, float %tmp_619_i2, float %tmp_617_i2

]]></Node>
<StgValue><ssdm name="tmp_621_i3"/></StgValue>
</operation>

<operation id="1034" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:40  %tmp_622_i3 = icmp eq i4 %tmp_42, 5

]]></Node>
<StgValue><ssdm name="tmp_622_i3"/></StgValue>
</operation>

<operation id="1035" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:41  %tmp_624_i3 = icmp eq i4 %tmp_42, 6

]]></Node>
<StgValue><ssdm name="tmp_624_i3"/></StgValue>
</operation>

<operation id="1036" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:45  %tmp_626_i3 = icmp eq i4 %tmp_42, 7

]]></Node>
<StgValue><ssdm name="tmp_626_i3"/></StgValue>
</operation>

<operation id="1037" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:46  %tmp_628_i3 = icmp eq i4 %tmp_42, -8

]]></Node>
<StgValue><ssdm name="tmp_628_i3"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1038" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="3">
<![CDATA[
:5  %arrayNo4 = zext i3 %tmp_148 to i64

]]></Node>
<StgValue><ssdm name="arrayNo4"/></StgValue>
</operation>

<operation id="1039" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="1">
<![CDATA[
:9  %A_load_3 = load float* %A_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_load_3"/></StgValue>
</operation>

<operation id="1040" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="1">
<![CDATA[
:11  %A1_load_3 = load float* %A1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A1_load_3"/></StgValue>
</operation>

<operation id="1041" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="1">
<![CDATA[
:13  %A2_load_3 = load float* %A2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A2_load_3"/></StgValue>
</operation>

<operation id="1042" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="1">
<![CDATA[
:15  %A3_load_3 = load float* %A3_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A3_load_3"/></StgValue>
</operation>

<operation id="1043" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="1">
<![CDATA[
:17  %A4_load_3 = load float* %A4_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A4_load_3"/></StgValue>
</operation>

<operation id="1044" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="1">
<![CDATA[
:19  %A5_load_3 = load float* %A5_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A5_load_3"/></StgValue>
</operation>

<operation id="1045" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="1">
<![CDATA[
:21  %A6_load_3 = load float* %A6_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A6_load_3"/></StgValue>
</operation>

<operation id="1046" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="1">
<![CDATA[
:23  %A7_load_3 = load float* %A7_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A7_load_3"/></StgValue>
</operation>

<operation id="1047" st_id="95" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:24  %tmp_70 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_3, float %A1_load_3, float %A2_load_3, float %A3_load_3, float %A4_load_3, float %A5_load_3, float %A6_load_3, float %A7_load_3, i64 %arrayNo4)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="1048" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:42  %tmp_623_i3 = select i1 %tmp_624_i3, float 0xBFD3EDED60000000, float 0xBFE455C440000000

]]></Node>
<StgValue><ssdm name="tmp_623_i3"/></StgValue>
</operation>

<operation id="1049" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:43  %tmp_74 = or i1 %tmp_624_i3, %tmp_622_i3

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="1050" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:44  %tmp_625_i3 = select i1 %tmp_74, float %tmp_623_i3, float %tmp_621_i3

]]></Node>
<StgValue><ssdm name="tmp_625_i3"/></StgValue>
</operation>

<operation id="1051" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:47  %tmp_627_i3 = select i1 %tmp_628_i3, float 0xBFD2F8EFE0000000, float 0x3FCDFB8E80000000

]]></Node>
<StgValue><ssdm name="tmp_627_i3"/></StgValue>
</operation>

<operation id="1052" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:48  %tmp_75 = or i1 %tmp_628_i3, %tmp_626_i3

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="1053" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:49  %tmp_629_i3 = select i1 %tmp_75, float %tmp_627_i3, float %tmp_625_i3

]]></Node>
<StgValue><ssdm name="tmp_629_i3"/></StgValue>
</operation>

<operation id="1054" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:50  %tmp_630_i3 = icmp eq i4 %tmp_42, -7

]]></Node>
<StgValue><ssdm name="tmp_630_i3"/></StgValue>
</operation>

<operation id="1055" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:51  %tmp_632_i3 = icmp eq i4 %tmp_42, -6

]]></Node>
<StgValue><ssdm name="tmp_632_i3"/></StgValue>
</operation>

<operation id="1056" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:52  %tmp_631_i3 = select i1 %tmp_632_i3, float 0x3FD20F95C0000000, float 0xBFDD914080000000

]]></Node>
<StgValue><ssdm name="tmp_631_i3"/></StgValue>
</operation>

<operation id="1057" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:53  %tmp_76 = or i1 %tmp_632_i3, %tmp_630_i3

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="1058" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:54  %tmp_633_i3 = select i1 %tmp_76, float %tmp_631_i3, float %tmp_629_i3

]]></Node>
<StgValue><ssdm name="tmp_633_i3"/></StgValue>
</operation>

<operation id="1059" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:55  %tmp_634_i3 = icmp eq i4 %tmp_42, -5

]]></Node>
<StgValue><ssdm name="tmp_634_i3"/></StgValue>
</operation>

<operation id="1060" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:56  %tmp_636_i3 = icmp eq i4 %tmp_42, -4

]]></Node>
<StgValue><ssdm name="tmp_636_i3"/></StgValue>
</operation>

<operation id="1061" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:57  %tmp_635_i3 = select i1 %tmp_636_i3, float 0x3FA2D46C60000000, float 0x3FC703A460000000

]]></Node>
<StgValue><ssdm name="tmp_635_i3"/></StgValue>
</operation>

<operation id="1062" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:58  %tmp_78 = or i1 %tmp_636_i3, %tmp_634_i3

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="1063" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:59  %tmp_637_i3 = select i1 %tmp_78, float %tmp_635_i3, float %tmp_633_i3

]]></Node>
<StgValue><ssdm name="tmp_637_i3"/></StgValue>
</operation>

<operation id="1064" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:60  %tmp_638_i3 = icmp eq i4 %tmp_42, -3

]]></Node>
<StgValue><ssdm name="tmp_638_i3"/></StgValue>
</operation>

<operation id="1065" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:61  %tmp_640_i3 = icmp eq i4 %tmp_42, -2

]]></Node>
<StgValue><ssdm name="tmp_640_i3"/></StgValue>
</operation>

<operation id="1066" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:62  %tmp_639_i3 = select i1 %tmp_640_i3, float 0xBFAD0FAD80000000, float 0x3FDC5862A0000000

]]></Node>
<StgValue><ssdm name="tmp_639_i3"/></StgValue>
</operation>

<operation id="1067" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:63  %tmp_80 = or i1 %tmp_640_i3, %tmp_638_i3

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="1068" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:64  %merge_i3 = select i1 %tmp_80, float %tmp_639_i3, float %tmp_637_i3

]]></Node>
<StgValue><ssdm name="merge_i3"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1069" st_id="96" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %tmp_36_1 = fmul float %tmp_70, %merge_i3

]]></Node>
<StgValue><ssdm name="tmp_36_1"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1070" st_id="97" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %tmp_36_1 = fmul float %tmp_70, %merge_i3

]]></Node>
<StgValue><ssdm name="tmp_36_1"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1071" st_id="98" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %tmp_36_1 = fmul float %tmp_70, %merge_i3

]]></Node>
<StgValue><ssdm name="tmp_36_1"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1072" st_id="99" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %tmp_36_1 = fmul float %tmp_70, %merge_i3

]]></Node>
<StgValue><ssdm name="tmp_36_1"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1073" st_id="100" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %tmp_36_1 = fmul float %tmp_70, %merge_i3

]]></Node>
<StgValue><ssdm name="tmp_36_1"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1074" st_id="101" stage="8" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %sum_1_1 = fadd float %sum1_1, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1075" st_id="102" stage="7" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %sum_1_1 = fadd float %sum1_1, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1076" st_id="103" stage="6" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %sum_1_1 = fadd float %sum1_1, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1077" st_id="104" stage="5" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %sum_1_1 = fadd float %sum1_1, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1078" st_id="105" stage="4" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %sum_1_1 = fadd float %sum1_1, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1079" st_id="106" stage="3" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %sum_1_1 = fadd float %sum1_1, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1080" st_id="107" stage="2" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %sum_1_1 = fadd float %sum1_1, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1081" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1082" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1083" st_id="108" stage="1" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %sum_1_1 = fadd float %sum1_1, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="1084" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:67  %empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_40)

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="1085" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0">
<![CDATA[
:68  br label %.preheader23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1086" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2022">
<or_exp><and_exp><literal name="exitcond1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  store float %sum1_1, float* %C_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1087" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2022">
<or_exp><and_exp><literal name="exitcond1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %j_14_1_s = or i64 %j_1, 1

]]></Node>
<StgValue><ssdm name="j_14_1_s"/></StgValue>
</operation>

<operation id="1088" st_id="109" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2022">
<or_exp><and_exp><literal name="exitcond1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %exitcond1_1_1 = icmp eq i64 %j_14_1_s, 1

]]></Node>
<StgValue><ssdm name="exitcond1_1_1"/></StgValue>
</operation>

<operation id="1089" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2022">
<or_exp><and_exp><literal name="exitcond1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1_1_1, label %31, label %.preheader22.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1090" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2024">
<or_exp><and_exp><literal name="exitcond1_1" val="0"/>
<literal name="exitcond1_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0">
<![CDATA[
.preheader22.preheader:0  br label %.preheader22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1091" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2027">
<or_exp><and_exp><literal name="exitcond1_1" val="1"/>
</and_exp><and_exp><literal name="exitcond1_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %i_33_1 = or i64 %i, 2

]]></Node>
<StgValue><ssdm name="i_33_1"/></StgValue>
</operation>

<operation id="1092" st_id="109" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2027">
<or_exp><and_exp><literal name="exitcond1_1" val="1"/>
</and_exp><and_exp><literal name="exitcond1_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %exitcond2_2 = icmp eq i64 %i_33_1, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond2_2"/></StgValue>
</operation>

<operation id="1093" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2027">
<or_exp><and_exp><literal name="exitcond1_1" val="1"/>
</and_exp><and_exp><literal name="exitcond1_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %exitcond2_2, label %62, label %.preheader33.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1094" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2029">
<or_exp><and_exp><literal name="exitcond1_1" val="1"/>
<literal name="exitcond2_2" val="0"/>
</and_exp><and_exp><literal name="exitcond1_1_1" val="1"/>
<literal name="exitcond2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="0" op_0_bw="0">
<![CDATA[
.preheader33.preheader:0  br label %.preheader33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1095" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2030">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader22:0  %k_1_1 = phi i5 [ %k_2_1_1, %19 ], [ 0, %.preheader22.preheader ]

]]></Node>
<StgValue><ssdm name="k_1_1"/></StgValue>
</operation>

<operation id="1096" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2030">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader22:1  %exitcond_1_1 = icmp eq i5 %k_1_1, -16

]]></Node>
<StgValue><ssdm name="exitcond_1_1"/></StgValue>
</operation>

<operation id="1097" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2030">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader22:2  %empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="1098" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2030">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader22:3  %k_2_1_1 = add i5 %k_1_1, 1

]]></Node>
<StgValue><ssdm name="k_2_1_1"/></StgValue>
</operation>

<operation id="1099" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2030">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader22:4  br i1 %exitcond_1_1, label %.preheader21.preheader, label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1100" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2031">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="3" op_0_bw="5">
<![CDATA[
:2  %tmp_172 = trunc i5 %k_1_1 to i3

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="1101" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2031">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %sum5_1_1 = xor i5 %k_1_1, -16

]]></Node>
<StgValue><ssdm name="sum5_1_1"/></StgValue>
</operation>

<operation id="1102" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2031">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_178 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %sum5_1_1, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="1103" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2031">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="64" op_0_bw="2">
<![CDATA[
:6  %newIndex15_cast = zext i2 %tmp_178 to i64

]]></Node>
<StgValue><ssdm name="newIndex15_cast"/></StgValue>
</operation>

<operation id="1104" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2031">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %A_addr_5 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex15_cast

]]></Node>
<StgValue><ssdm name="A_addr_5"/></StgValue>
</operation>

<operation id="1105" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2031">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="1">
<![CDATA[
:8  %A_load_5 = load float* %A_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_load_5"/></StgValue>
</operation>

<operation id="1106" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2031">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %A1_addr_5 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex15_cast

]]></Node>
<StgValue><ssdm name="A1_addr_5"/></StgValue>
</operation>

<operation id="1107" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2031">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="1">
<![CDATA[
:10  %A1_load_5 = load float* %A1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A1_load_5"/></StgValue>
</operation>

<operation id="1108" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2031">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %A2_addr_5 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex15_cast

]]></Node>
<StgValue><ssdm name="A2_addr_5"/></StgValue>
</operation>

<operation id="1109" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2031">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="1">
<![CDATA[
:12  %A2_load_5 = load float* %A2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A2_load_5"/></StgValue>
</operation>

<operation id="1110" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2031">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %A3_addr_5 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex15_cast

]]></Node>
<StgValue><ssdm name="A3_addr_5"/></StgValue>
</operation>

<operation id="1111" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2031">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="1">
<![CDATA[
:14  %A3_load_5 = load float* %A3_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A3_load_5"/></StgValue>
</operation>

<operation id="1112" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2031">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %A4_addr_5 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex15_cast

]]></Node>
<StgValue><ssdm name="A4_addr_5"/></StgValue>
</operation>

<operation id="1113" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2031">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="1">
<![CDATA[
:16  %A4_load_5 = load float* %A4_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A4_load_5"/></StgValue>
</operation>

<operation id="1114" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2031">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %A5_addr_5 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex15_cast

]]></Node>
<StgValue><ssdm name="A5_addr_5"/></StgValue>
</operation>

<operation id="1115" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2031">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="1">
<![CDATA[
:18  %A5_load_5 = load float* %A5_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A5_load_5"/></StgValue>
</operation>

<operation id="1116" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2031">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %A6_addr_5 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex15_cast

]]></Node>
<StgValue><ssdm name="A6_addr_5"/></StgValue>
</operation>

<operation id="1117" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2031">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="1">
<![CDATA[
:20  %A6_load_5 = load float* %A6_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A6_load_5"/></StgValue>
</operation>

<operation id="1118" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2031">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %A7_addr_5 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex15_cast

]]></Node>
<StgValue><ssdm name="A7_addr_5"/></StgValue>
</operation>

<operation id="1119" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2031">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="1">
<![CDATA[
:22  %A7_load_5 = load float* %A7_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A7_load_5"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1120" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2032">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_46 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1121" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2032">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1122" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2032">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="3">
<![CDATA[
:4  %arrayNo6 = zext i3 %tmp_172 to i64

]]></Node>
<StgValue><ssdm name="arrayNo6"/></StgValue>
</operation>

<operation id="1123" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2032">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="1">
<![CDATA[
:8  %A_load_5 = load float* %A_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_load_5"/></StgValue>
</operation>

<operation id="1124" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2032">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="1">
<![CDATA[
:10  %A1_load_5 = load float* %A1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A1_load_5"/></StgValue>
</operation>

<operation id="1125" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2032">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="1">
<![CDATA[
:12  %A2_load_5 = load float* %A2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A2_load_5"/></StgValue>
</operation>

<operation id="1126" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2032">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="1">
<![CDATA[
:14  %A3_load_5 = load float* %A3_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A3_load_5"/></StgValue>
</operation>

<operation id="1127" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2032">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="1">
<![CDATA[
:16  %A4_load_5 = load float* %A4_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A4_load_5"/></StgValue>
</operation>

<operation id="1128" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2032">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="1">
<![CDATA[
:18  %A5_load_5 = load float* %A5_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A5_load_5"/></StgValue>
</operation>

<operation id="1129" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2032">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="1">
<![CDATA[
:20  %A6_load_5 = load float* %A6_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A6_load_5"/></StgValue>
</operation>

<operation id="1130" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2032">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="1">
<![CDATA[
:22  %A7_load_5 = load float* %A7_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A7_load_5"/></StgValue>
</operation>

<operation id="1131" st_id="111" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2032">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:23  %tmp_150 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_5, float %A1_load_5, float %A2_load_5, float %A3_load_5, float %A4_load_5, float %A5_load_5, float %A6_load_5, float %A7_load_5, i64 %arrayNo6)

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="1132" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2032">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:24  %empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_46)

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="1133" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2032">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="0">
<![CDATA[
:25  br label %.preheader22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1134" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2033">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="0">
<![CDATA[
.preheader21.preheader:0  br label %.preheader21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1135" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2034">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader21:0  %k_1_2 = phi i5 [ %k_2_1_2, %20 ], [ 0, %.preheader21.preheader ]

]]></Node>
<StgValue><ssdm name="k_1_2"/></StgValue>
</operation>

<operation id="1136" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2034">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader21:1  %exitcond_1_2 = icmp eq i5 %k_1_2, -16

]]></Node>
<StgValue><ssdm name="exitcond_1_2"/></StgValue>
</operation>

<operation id="1137" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2034">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader21:2  %empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="1138" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2034">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader21:3  %k_2_1_2 = add i5 %k_1_2, 1

]]></Node>
<StgValue><ssdm name="k_2_1_2"/></StgValue>
</operation>

<operation id="1139" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2034">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader21:4  br i1 %exitcond_1_2, label %.preheader20.preheader, label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1140" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2035">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="3" op_0_bw="5">
<![CDATA[
:2  %tmp_292 = trunc i5 %k_1_2 to i3

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="1141" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2035">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %sum5_1_2 = xor i5 %k_1_2, -16

]]></Node>
<StgValue><ssdm name="sum5_1_2"/></StgValue>
</operation>

<operation id="1142" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2035">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_293 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %sum5_1_2, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="1143" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2035">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="64" op_0_bw="2">
<![CDATA[
:6  %newIndex19_cast = zext i2 %tmp_293 to i64

]]></Node>
<StgValue><ssdm name="newIndex19_cast"/></StgValue>
</operation>

<operation id="1144" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2035">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %A_addr_7 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex19_cast

]]></Node>
<StgValue><ssdm name="A_addr_7"/></StgValue>
</operation>

<operation id="1145" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2035">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="1">
<![CDATA[
:8  %A_load_7 = load float* %A_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_load_7"/></StgValue>
</operation>

<operation id="1146" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2035">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %A1_addr_7 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex19_cast

]]></Node>
<StgValue><ssdm name="A1_addr_7"/></StgValue>
</operation>

<operation id="1147" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2035">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="1">
<![CDATA[
:10  %A1_load_7 = load float* %A1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A1_load_7"/></StgValue>
</operation>

<operation id="1148" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2035">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %A2_addr_7 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex19_cast

]]></Node>
<StgValue><ssdm name="A2_addr_7"/></StgValue>
</operation>

<operation id="1149" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2035">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="1">
<![CDATA[
:12  %A2_load_7 = load float* %A2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A2_load_7"/></StgValue>
</operation>

<operation id="1150" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2035">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %A3_addr_7 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex19_cast

]]></Node>
<StgValue><ssdm name="A3_addr_7"/></StgValue>
</operation>

<operation id="1151" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2035">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="1">
<![CDATA[
:14  %A3_load_7 = load float* %A3_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A3_load_7"/></StgValue>
</operation>

<operation id="1152" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2035">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %A4_addr_7 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex19_cast

]]></Node>
<StgValue><ssdm name="A4_addr_7"/></StgValue>
</operation>

<operation id="1153" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2035">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="1">
<![CDATA[
:16  %A4_load_7 = load float* %A4_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A4_load_7"/></StgValue>
</operation>

<operation id="1154" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2035">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %A5_addr_7 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex19_cast

]]></Node>
<StgValue><ssdm name="A5_addr_7"/></StgValue>
</operation>

<operation id="1155" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2035">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="1">
<![CDATA[
:18  %A5_load_7 = load float* %A5_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A5_load_7"/></StgValue>
</operation>

<operation id="1156" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2035">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %A6_addr_7 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex19_cast

]]></Node>
<StgValue><ssdm name="A6_addr_7"/></StgValue>
</operation>

<operation id="1157" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2035">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="1">
<![CDATA[
:20  %A6_load_7 = load float* %A6_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A6_load_7"/></StgValue>
</operation>

<operation id="1158" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2035">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %A7_addr_7 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex19_cast

]]></Node>
<StgValue><ssdm name="A7_addr_7"/></StgValue>
</operation>

<operation id="1159" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2035">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="1">
<![CDATA[
:22  %A7_load_7 = load float* %A7_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A7_load_7"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1160" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2036">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_52 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="1161" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2036">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1162" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2036">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="64" op_0_bw="3">
<![CDATA[
:4  %arrayNo8 = zext i3 %tmp_292 to i64

]]></Node>
<StgValue><ssdm name="arrayNo8"/></StgValue>
</operation>

<operation id="1163" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2036">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="1">
<![CDATA[
:8  %A_load_7 = load float* %A_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_load_7"/></StgValue>
</operation>

<operation id="1164" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2036">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="1">
<![CDATA[
:10  %A1_load_7 = load float* %A1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A1_load_7"/></StgValue>
</operation>

<operation id="1165" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2036">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="1">
<![CDATA[
:12  %A2_load_7 = load float* %A2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A2_load_7"/></StgValue>
</operation>

<operation id="1166" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2036">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="1">
<![CDATA[
:14  %A3_load_7 = load float* %A3_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A3_load_7"/></StgValue>
</operation>

<operation id="1167" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2036">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="1">
<![CDATA[
:16  %A4_load_7 = load float* %A4_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A4_load_7"/></StgValue>
</operation>

<operation id="1168" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2036">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="1">
<![CDATA[
:18  %A5_load_7 = load float* %A5_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A5_load_7"/></StgValue>
</operation>

<operation id="1169" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2036">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="1">
<![CDATA[
:20  %A6_load_7 = load float* %A6_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A6_load_7"/></StgValue>
</operation>

<operation id="1170" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2036">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="1">
<![CDATA[
:22  %A7_load_7 = load float* %A7_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A7_load_7"/></StgValue>
</operation>

<operation id="1171" st_id="114" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2036">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:23  %tmp_182 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_7, float %A1_load_7, float %A2_load_7, float %A3_load_7, float %A4_load_7, float %A5_load_7, float %A6_load_7, float %A7_load_7, i64 %arrayNo8)

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="1172" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2036">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:24  %empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_52)

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="1173" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2036">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="0">
<![CDATA[
:25  br label %.preheader21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1174" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2037">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="0">
<![CDATA[
.preheader20.preheader:0  br label %.preheader20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1175" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2038">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader20:0  %k_1_3 = phi i5 [ %k_2_1_3, %22 ], [ 0, %.preheader20.preheader ]

]]></Node>
<StgValue><ssdm name="k_1_3"/></StgValue>
</operation>

<operation id="1176" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2038">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader20:1  %exitcond_1_3 = icmp eq i5 %k_1_3, -16

]]></Node>
<StgValue><ssdm name="exitcond_1_3"/></StgValue>
</operation>

<operation id="1177" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2038">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader20:2  %empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="1178" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2038">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader20:3  %k_2_1_3 = add i5 %k_1_3, 1

]]></Node>
<StgValue><ssdm name="k_2_1_3"/></StgValue>
</operation>

<operation id="1179" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2038">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader20:4  br i1 %exitcond_1_3, label %21, label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1180" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2039">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="3" op_0_bw="5">
<![CDATA[
:2  %tmp_301 = trunc i5 %k_1_3 to i3

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="1181" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2039">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %sum5_1_3 = xor i5 %k_1_3, -16

]]></Node>
<StgValue><ssdm name="sum5_1_3"/></StgValue>
</operation>

<operation id="1182" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2039">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_302 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %sum5_1_3, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="1183" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2039">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="64" op_0_bw="2">
<![CDATA[
:6  %newIndex26_cast = zext i2 %tmp_302 to i64

]]></Node>
<StgValue><ssdm name="newIndex26_cast"/></StgValue>
</operation>

<operation id="1184" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2039">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %A_addr_10 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex26_cast

]]></Node>
<StgValue><ssdm name="A_addr_10"/></StgValue>
</operation>

<operation id="1185" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2039">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="1">
<![CDATA[
:8  %A_load_10 = load float* %A_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A_load_10"/></StgValue>
</operation>

<operation id="1186" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2039">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %A1_addr_10 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex26_cast

]]></Node>
<StgValue><ssdm name="A1_addr_10"/></StgValue>
</operation>

<operation id="1187" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2039">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="1">
<![CDATA[
:10  %A1_load_10 = load float* %A1_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A1_load_10"/></StgValue>
</operation>

<operation id="1188" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2039">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %A2_addr_10 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex26_cast

]]></Node>
<StgValue><ssdm name="A2_addr_10"/></StgValue>
</operation>

<operation id="1189" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2039">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="1">
<![CDATA[
:12  %A2_load_10 = load float* %A2_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A2_load_10"/></StgValue>
</operation>

<operation id="1190" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2039">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %A3_addr_10 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex26_cast

]]></Node>
<StgValue><ssdm name="A3_addr_10"/></StgValue>
</operation>

<operation id="1191" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2039">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="1">
<![CDATA[
:14  %A3_load_10 = load float* %A3_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A3_load_10"/></StgValue>
</operation>

<operation id="1192" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2039">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %A4_addr_10 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex26_cast

]]></Node>
<StgValue><ssdm name="A4_addr_10"/></StgValue>
</operation>

<operation id="1193" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2039">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="1">
<![CDATA[
:16  %A4_load_10 = load float* %A4_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A4_load_10"/></StgValue>
</operation>

<operation id="1194" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2039">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %A5_addr_10 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex26_cast

]]></Node>
<StgValue><ssdm name="A5_addr_10"/></StgValue>
</operation>

<operation id="1195" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2039">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="1">
<![CDATA[
:18  %A5_load_10 = load float* %A5_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A5_load_10"/></StgValue>
</operation>

<operation id="1196" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2039">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %A6_addr_10 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex26_cast

]]></Node>
<StgValue><ssdm name="A6_addr_10"/></StgValue>
</operation>

<operation id="1197" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2039">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="1">
<![CDATA[
:20  %A6_load_10 = load float* %A6_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A6_load_10"/></StgValue>
</operation>

<operation id="1198" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2039">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %A7_addr_10 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex26_cast

]]></Node>
<StgValue><ssdm name="A7_addr_10"/></StgValue>
</operation>

<operation id="1199" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2039">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="1">
<![CDATA[
:22  %A7_load_10 = load float* %A7_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A7_load_10"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1200" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_61 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1201" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1202" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="64" op_0_bw="3">
<![CDATA[
:4  %arrayNo11 = zext i3 %tmp_301 to i64

]]></Node>
<StgValue><ssdm name="arrayNo11"/></StgValue>
</operation>

<operation id="1203" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="1">
<![CDATA[
:8  %A_load_10 = load float* %A_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A_load_10"/></StgValue>
</operation>

<operation id="1204" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="1">
<![CDATA[
:10  %A1_load_10 = load float* %A1_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A1_load_10"/></StgValue>
</operation>

<operation id="1205" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="1">
<![CDATA[
:12  %A2_load_10 = load float* %A2_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A2_load_10"/></StgValue>
</operation>

<operation id="1206" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="1">
<![CDATA[
:14  %A3_load_10 = load float* %A3_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A3_load_10"/></StgValue>
</operation>

<operation id="1207" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="1">
<![CDATA[
:16  %A4_load_10 = load float* %A4_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A4_load_10"/></StgValue>
</operation>

<operation id="1208" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="1">
<![CDATA[
:18  %A5_load_10 = load float* %A5_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A5_load_10"/></StgValue>
</operation>

<operation id="1209" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="1">
<![CDATA[
:20  %A6_load_10 = load float* %A6_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A6_load_10"/></StgValue>
</operation>

<operation id="1210" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="1">
<![CDATA[
:22  %A7_load_10 = load float* %A7_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A7_load_10"/></StgValue>
</operation>

<operation id="1211" st_id="117" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:23  %tmp_231 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_10, float %A1_load_10, float %A2_load_10, float %A3_load_10, float %A4_load_10, float %A5_load_10, float %A6_load_10, float %A7_load_10, i64 %arrayNo11)

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="1212" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:24  %empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_61)

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="1213" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2040">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="0">
<![CDATA[
:25  br label %.preheader20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1214" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2041">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %j_14_1_3 = or i4 %tmp_130, 4

]]></Node>
<StgValue><ssdm name="j_14_1_3"/></StgValue>
</operation>

<operation id="1215" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2041">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1216" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader19:0  %sum1_1_4 = phi float [ %sum_1_1_4, %24 ], [ 0xBFA3F6A9E0000000, %21 ]

]]></Node>
<StgValue><ssdm name="sum1_1_4"/></StgValue>
</operation>

<operation id="1217" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader19:1  %k_1_4 = phi i5 [ %k_2_1_4, %24 ], [ 0, %21 ]

]]></Node>
<StgValue><ssdm name="k_1_4"/></StgValue>
</operation>

<operation id="1218" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader19:2  %exitcond_1_4 = icmp eq i5 %k_1_4, -16

]]></Node>
<StgValue><ssdm name="exitcond_1_4"/></StgValue>
</operation>

<operation id="1219" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader19:3  %empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="1220" st_id="119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader19:4  %k_2_1_4 = add i5 %k_1_4, 1

]]></Node>
<StgValue><ssdm name="k_2_1_4"/></StgValue>
</operation>

<operation id="1221" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader19:5  br i1 %exitcond_1_4, label %23, label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1222" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="4" op_0_bw="5">
<![CDATA[
:0  %tmp_307 = trunc i5 %k_1_4 to i4

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="1223" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="3" op_0_bw="5">
<![CDATA[
:3  %tmp_308 = trunc i5 %k_1_4 to i3

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="1224" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %sum5_1_4 = xor i5 %k_1_4, -16

]]></Node>
<StgValue><ssdm name="sum5_1_4"/></StgValue>
</operation>

<operation id="1225" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_309 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %sum5_1_4, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="1226" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="64" op_0_bw="2">
<![CDATA[
:7  %newIndex32_cast = zext i2 %tmp_309 to i64

]]></Node>
<StgValue><ssdm name="newIndex32_cast"/></StgValue>
</operation>

<operation id="1227" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %A_addr_13 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex32_cast

]]></Node>
<StgValue><ssdm name="A_addr_13"/></StgValue>
</operation>

<operation id="1228" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="1">
<![CDATA[
:9  %A_load_13 = load float* %A_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A_load_13"/></StgValue>
</operation>

<operation id="1229" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %A1_addr_13 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex32_cast

]]></Node>
<StgValue><ssdm name="A1_addr_13"/></StgValue>
</operation>

<operation id="1230" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="1">
<![CDATA[
:11  %A1_load_13 = load float* %A1_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A1_load_13"/></StgValue>
</operation>

<operation id="1231" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %A2_addr_13 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex32_cast

]]></Node>
<StgValue><ssdm name="A2_addr_13"/></StgValue>
</operation>

<operation id="1232" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="1">
<![CDATA[
:13  %A2_load_13 = load float* %A2_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A2_load_13"/></StgValue>
</operation>

<operation id="1233" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %A3_addr_13 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex32_cast

]]></Node>
<StgValue><ssdm name="A3_addr_13"/></StgValue>
</operation>

<operation id="1234" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="1">
<![CDATA[
:15  %A3_load_13 = load float* %A3_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A3_load_13"/></StgValue>
</operation>

<operation id="1235" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %A4_addr_13 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex32_cast

]]></Node>
<StgValue><ssdm name="A4_addr_13"/></StgValue>
</operation>

<operation id="1236" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="1">
<![CDATA[
:17  %A4_load_13 = load float* %A4_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A4_load_13"/></StgValue>
</operation>

<operation id="1237" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %A5_addr_13 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex32_cast

]]></Node>
<StgValue><ssdm name="A5_addr_13"/></StgValue>
</operation>

<operation id="1238" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="1">
<![CDATA[
:19  %A5_load_13 = load float* %A5_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A5_load_13"/></StgValue>
</operation>

<operation id="1239" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %A6_addr_13 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex32_cast

]]></Node>
<StgValue><ssdm name="A6_addr_13"/></StgValue>
</operation>

<operation id="1240" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="1">
<![CDATA[
:21  %A6_load_13 = load float* %A6_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A6_load_13"/></StgValue>
</operation>

<operation id="1241" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %A7_addr_13 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex32_cast

]]></Node>
<StgValue><ssdm name="A7_addr_13"/></StgValue>
</operation>

<operation id="1242" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="1">
<![CDATA[
:23  %A7_load_13 = load float* %A7_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A7_load_13"/></StgValue>
</operation>

<operation id="1243" st_id="119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:25  %sum8_1_4 = add i4 %tmp_307, %j_14_1_3

]]></Node>
<StgValue><ssdm name="sum8_1_4"/></StgValue>
</operation>

<operation id="1244" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:26  %arrayNo_trunc = xor i3 %tmp_308, -4

]]></Node>
<StgValue><ssdm name="arrayNo_trunc"/></StgValue>
</operation>

<operation id="1245" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
:27  %tmp_310 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %sum8_1_4, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="1246" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
:28  %tmp_77 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %arrayNo_trunc, i1 %tmp_310)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="1247" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:29  %tmp_i2 = icmp eq i4 %tmp_77, 0

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="1248" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:30  %tmp_i2_59 = select i1 %tmp_i2, float 0x3F93ED63C0000000, float 0x3FE29BDA40000000

]]></Node>
<StgValue><ssdm name="tmp_i2_59"/></StgValue>
</operation>

<operation id="1249" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:31  %tmp_614_i3 = icmp eq i4 %tmp_77, 1

]]></Node>
<StgValue><ssdm name="tmp_614_i3"/></StgValue>
</operation>

<operation id="1250" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:32  %tmp_616_i3 = icmp eq i4 %tmp_77, 2

]]></Node>
<StgValue><ssdm name="tmp_616_i3"/></StgValue>
</operation>

<operation id="1251" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:33  %tmp_615_i3 = select i1 %tmp_616_i3, float 0x3FE2372C60000000, float 0x3FE09868E0000000

]]></Node>
<StgValue><ssdm name="tmp_615_i3"/></StgValue>
</operation>

<operation id="1252" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:34  %tmp_140 = or i1 %tmp_616_i3, %tmp_614_i3

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="1253" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:35  %tmp_617_i3 = select i1 %tmp_140, float %tmp_615_i3, float %tmp_i2_59

]]></Node>
<StgValue><ssdm name="tmp_617_i3"/></StgValue>
</operation>

<operation id="1254" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:36  %tmp_618_i3 = icmp eq i4 %tmp_77, 3

]]></Node>
<StgValue><ssdm name="tmp_618_i3"/></StgValue>
</operation>

<operation id="1255" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:37  %tmp_620_i3 = icmp eq i4 %tmp_77, 4

]]></Node>
<StgValue><ssdm name="tmp_620_i3"/></StgValue>
</operation>

<operation id="1256" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:38  %tmp_619_i3 = select i1 %tmp_620_i3, float 0x3FE06178C0000000, float 0x3FB370E260000000

]]></Node>
<StgValue><ssdm name="tmp_619_i3"/></StgValue>
</operation>

<operation id="1257" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:39  %tmp_141 = or i1 %tmp_620_i3, %tmp_618_i3

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="1258" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %tmp_621_i2 = select i1 %tmp_141, float %tmp_619_i3, float %tmp_617_i3

]]></Node>
<StgValue><ssdm name="tmp_621_i2"/></StgValue>
</operation>

<operation id="1259" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:41  %tmp_622_i2 = icmp eq i4 %tmp_77, 5

]]></Node>
<StgValue><ssdm name="tmp_622_i2"/></StgValue>
</operation>

<operation id="1260" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:42  %tmp_624_i2 = icmp eq i4 %tmp_77, 6

]]></Node>
<StgValue><ssdm name="tmp_624_i2"/></StgValue>
</operation>

<operation id="1261" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:46  %tmp_626_i2 = icmp eq i4 %tmp_77, 7

]]></Node>
<StgValue><ssdm name="tmp_626_i2"/></StgValue>
</operation>

<operation id="1262" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:47  %tmp_628_i2 = icmp eq i4 %tmp_77, -8

]]></Node>
<StgValue><ssdm name="tmp_628_i2"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1263" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="64" op_0_bw="3">
<![CDATA[
:5  %arrayNo14 = zext i3 %tmp_308 to i64

]]></Node>
<StgValue><ssdm name="arrayNo14"/></StgValue>
</operation>

<operation id="1264" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="1">
<![CDATA[
:9  %A_load_13 = load float* %A_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A_load_13"/></StgValue>
</operation>

<operation id="1265" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="1">
<![CDATA[
:11  %A1_load_13 = load float* %A1_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A1_load_13"/></StgValue>
</operation>

<operation id="1266" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="1">
<![CDATA[
:13  %A2_load_13 = load float* %A2_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A2_load_13"/></StgValue>
</operation>

<operation id="1267" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="1">
<![CDATA[
:15  %A3_load_13 = load float* %A3_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A3_load_13"/></StgValue>
</operation>

<operation id="1268" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="1">
<![CDATA[
:17  %A4_load_13 = load float* %A4_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A4_load_13"/></StgValue>
</operation>

<operation id="1269" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="1">
<![CDATA[
:19  %A5_load_13 = load float* %A5_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A5_load_13"/></StgValue>
</operation>

<operation id="1270" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="1">
<![CDATA[
:21  %A6_load_13 = load float* %A6_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A6_load_13"/></StgValue>
</operation>

<operation id="1271" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="1">
<![CDATA[
:23  %A7_load_13 = load float* %A7_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A7_load_13"/></StgValue>
</operation>

<operation id="1272" st_id="120" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:24  %tmp_138 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_13, float %A1_load_13, float %A2_load_13, float %A3_load_13, float %A4_load_13, float %A5_load_13, float %A6_load_13, float %A7_load_13, i64 %arrayNo14)

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="1273" st_id="120" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:43  %tmp_623_i2 = select i1 %tmp_624_i2, float 0xBFD3EDED60000000, float 0xBFE455C440000000

]]></Node>
<StgValue><ssdm name="tmp_623_i2"/></StgValue>
</operation>

<operation id="1274" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:44  %tmp_144 = or i1 %tmp_624_i2, %tmp_622_i2

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="1275" st_id="120" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:45  %tmp_625_i2 = select i1 %tmp_144, float %tmp_623_i2, float %tmp_621_i2

]]></Node>
<StgValue><ssdm name="tmp_625_i2"/></StgValue>
</operation>

<operation id="1276" st_id="120" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:48  %tmp_627_i2 = select i1 %tmp_628_i2, float 0xBFD2F8EFE0000000, float 0x3FCDFB8E80000000

]]></Node>
<StgValue><ssdm name="tmp_627_i2"/></StgValue>
</operation>

<operation id="1277" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:49  %tmp_146 = or i1 %tmp_628_i2, %tmp_626_i2

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="1278" st_id="120" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:50  %tmp_629_i2 = select i1 %tmp_146, float %tmp_627_i2, float %tmp_625_i2

]]></Node>
<StgValue><ssdm name="tmp_629_i2"/></StgValue>
</operation>

<operation id="1279" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:51  %tmp_630_i2 = icmp eq i4 %tmp_77, -7

]]></Node>
<StgValue><ssdm name="tmp_630_i2"/></StgValue>
</operation>

<operation id="1280" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:52  %tmp_632_i2 = icmp eq i4 %tmp_77, -6

]]></Node>
<StgValue><ssdm name="tmp_632_i2"/></StgValue>
</operation>

<operation id="1281" st_id="120" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:53  %tmp_631_i2 = select i1 %tmp_632_i2, float 0x3FD20F95C0000000, float 0xBFDD914080000000

]]></Node>
<StgValue><ssdm name="tmp_631_i2"/></StgValue>
</operation>

<operation id="1282" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:54  %tmp_147 = or i1 %tmp_632_i2, %tmp_630_i2

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="1283" st_id="120" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:55  %tmp_633_i2 = select i1 %tmp_147, float %tmp_631_i2, float %tmp_629_i2

]]></Node>
<StgValue><ssdm name="tmp_633_i2"/></StgValue>
</operation>

<operation id="1284" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:56  %tmp_634_i2 = icmp eq i4 %tmp_77, -5

]]></Node>
<StgValue><ssdm name="tmp_634_i2"/></StgValue>
</operation>

<operation id="1285" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:57  %tmp_636_i2 = icmp eq i4 %tmp_77, -4

]]></Node>
<StgValue><ssdm name="tmp_636_i2"/></StgValue>
</operation>

<operation id="1286" st_id="120" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:58  %tmp_635_i2 = select i1 %tmp_636_i2, float 0x3FA2D46C60000000, float 0x3FC703A460000000

]]></Node>
<StgValue><ssdm name="tmp_635_i2"/></StgValue>
</operation>

<operation id="1287" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:59  %tmp_149 = or i1 %tmp_636_i2, %tmp_634_i2

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="1288" st_id="120" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:60  %tmp_637_i2 = select i1 %tmp_149, float %tmp_635_i2, float %tmp_633_i2

]]></Node>
<StgValue><ssdm name="tmp_637_i2"/></StgValue>
</operation>

<operation id="1289" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:61  %tmp_638_i2 = icmp eq i4 %tmp_77, -3

]]></Node>
<StgValue><ssdm name="tmp_638_i2"/></StgValue>
</operation>

<operation id="1290" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:62  %tmp_640_i2 = icmp eq i4 %tmp_77, -2

]]></Node>
<StgValue><ssdm name="tmp_640_i2"/></StgValue>
</operation>

<operation id="1291" st_id="120" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:63  %tmp_639_i2 = select i1 %tmp_640_i2, float 0xBFAD0FAD80000000, float 0x3FDC5862A0000000

]]></Node>
<StgValue><ssdm name="tmp_639_i2"/></StgValue>
</operation>

<operation id="1292" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:64  %tmp_152 = or i1 %tmp_640_i2, %tmp_638_i2

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="1293" st_id="120" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:65  %merge_i2 = select i1 %tmp_152, float %tmp_639_i2, float %tmp_637_i2

]]></Node>
<StgValue><ssdm name="merge_i2"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1294" st_id="121" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp_36_1_4 = fmul float %tmp_138, %merge_i2

]]></Node>
<StgValue><ssdm name="tmp_36_1_4"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1295" st_id="122" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp_36_1_4 = fmul float %tmp_138, %merge_i2

]]></Node>
<StgValue><ssdm name="tmp_36_1_4"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1296" st_id="123" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp_36_1_4 = fmul float %tmp_138, %merge_i2

]]></Node>
<StgValue><ssdm name="tmp_36_1_4"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1297" st_id="124" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp_36_1_4 = fmul float %tmp_138, %merge_i2

]]></Node>
<StgValue><ssdm name="tmp_36_1_4"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1298" st_id="125" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp_36_1_4 = fmul float %tmp_138, %merge_i2

]]></Node>
<StgValue><ssdm name="tmp_36_1_4"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1299" st_id="126" stage="8" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_1_4 = fadd float %sum1_1_4, %tmp_36_1_4

]]></Node>
<StgValue><ssdm name="sum_1_1_4"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1300" st_id="127" stage="7" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_1_4 = fadd float %sum1_1_4, %tmp_36_1_4

]]></Node>
<StgValue><ssdm name="sum_1_1_4"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1301" st_id="128" stage="6" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_1_4 = fadd float %sum1_1_4, %tmp_36_1_4

]]></Node>
<StgValue><ssdm name="sum_1_1_4"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1302" st_id="129" stage="5" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_1_4 = fadd float %sum1_1_4, %tmp_36_1_4

]]></Node>
<StgValue><ssdm name="sum_1_1_4"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1303" st_id="130" stage="4" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_1_4 = fadd float %sum1_1_4, %tmp_36_1_4

]]></Node>
<StgValue><ssdm name="sum_1_1_4"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1304" st_id="131" stage="3" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_1_4 = fadd float %sum1_1_4, %tmp_36_1_4

]]></Node>
<StgValue><ssdm name="sum_1_1_4"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1305" st_id="132" stage="2" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_1_4 = fadd float %sum1_1_4, %tmp_36_1_4

]]></Node>
<StgValue><ssdm name="sum_1_1_4"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1306" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_73 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="1307" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1308" st_id="133" stage="1" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_1_4 = fadd float %sum1_1_4, %tmp_36_1_4

]]></Node>
<StgValue><ssdm name="sum_1_1_4"/></StgValue>
</operation>

<operation id="1309" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:68  %empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_73)

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="1310" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="0">
<![CDATA[
:69  br label %.preheader19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1311" st_id="134" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2042">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  store float %sum1_1_4, float* %C_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1312" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2042">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %j_14_1_4 = or i4 %tmp_130, 5

]]></Node>
<StgValue><ssdm name="j_14_1_4"/></StgValue>
</operation>

<operation id="1313" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2042">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1314" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader18:0  %sum1_1_5 = phi float [ %sum_1_1_5, %26 ], [ 0xBFA3F6A9E0000000, %23 ]

]]></Node>
<StgValue><ssdm name="sum1_1_5"/></StgValue>
</operation>

<operation id="1315" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader18:1  %k_1_5 = phi i5 [ %k_2_1_5, %26 ], [ 0, %23 ]

]]></Node>
<StgValue><ssdm name="k_1_5"/></StgValue>
</operation>

<operation id="1316" st_id="135" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader18:2  %exitcond_1_5 = icmp eq i5 %k_1_5, -16

]]></Node>
<StgValue><ssdm name="exitcond_1_5"/></StgValue>
</operation>

<operation id="1317" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader18:3  %empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="1318" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader18:4  %k_2_1_5 = add i5 %k_1_5, 1

]]></Node>
<StgValue><ssdm name="k_2_1_5"/></StgValue>
</operation>

<operation id="1319" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader18:5  br i1 %exitcond_1_5, label %25, label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1320" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="4" op_0_bw="5">
<![CDATA[
:0  %tmp_317 = trunc i5 %k_1_5 to i4

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="1321" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="3" op_0_bw="5">
<![CDATA[
:3  %tmp_318 = trunc i5 %k_1_5 to i3

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="1322" st_id="135" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %sum5_1_5 = xor i5 %k_1_5, -16

]]></Node>
<StgValue><ssdm name="sum5_1_5"/></StgValue>
</operation>

<operation id="1323" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_319 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %sum5_1_5, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="1324" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="64" op_0_bw="2">
<![CDATA[
:7  %newIndex39_cast = zext i2 %tmp_319 to i64

]]></Node>
<StgValue><ssdm name="newIndex39_cast"/></StgValue>
</operation>

<operation id="1325" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %A_addr_16 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex39_cast

]]></Node>
<StgValue><ssdm name="A_addr_16"/></StgValue>
</operation>

<operation id="1326" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="1">
<![CDATA[
:9  %A_load_16 = load float* %A_addr_16, align 4

]]></Node>
<StgValue><ssdm name="A_load_16"/></StgValue>
</operation>

<operation id="1327" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %A1_addr_16 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex39_cast

]]></Node>
<StgValue><ssdm name="A1_addr_16"/></StgValue>
</operation>

<operation id="1328" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="1">
<![CDATA[
:11  %A1_load_16 = load float* %A1_addr_16, align 4

]]></Node>
<StgValue><ssdm name="A1_load_16"/></StgValue>
</operation>

<operation id="1329" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %A2_addr_16 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex39_cast

]]></Node>
<StgValue><ssdm name="A2_addr_16"/></StgValue>
</operation>

<operation id="1330" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="1">
<![CDATA[
:13  %A2_load_16 = load float* %A2_addr_16, align 4

]]></Node>
<StgValue><ssdm name="A2_load_16"/></StgValue>
</operation>

<operation id="1331" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %A3_addr_16 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex39_cast

]]></Node>
<StgValue><ssdm name="A3_addr_16"/></StgValue>
</operation>

<operation id="1332" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="1">
<![CDATA[
:15  %A3_load_16 = load float* %A3_addr_16, align 4

]]></Node>
<StgValue><ssdm name="A3_load_16"/></StgValue>
</operation>

<operation id="1333" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %A4_addr_16 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex39_cast

]]></Node>
<StgValue><ssdm name="A4_addr_16"/></StgValue>
</operation>

<operation id="1334" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="1">
<![CDATA[
:17  %A4_load_16 = load float* %A4_addr_16, align 4

]]></Node>
<StgValue><ssdm name="A4_load_16"/></StgValue>
</operation>

<operation id="1335" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %A5_addr_16 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex39_cast

]]></Node>
<StgValue><ssdm name="A5_addr_16"/></StgValue>
</operation>

<operation id="1336" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="1">
<![CDATA[
:19  %A5_load_16 = load float* %A5_addr_16, align 4

]]></Node>
<StgValue><ssdm name="A5_load_16"/></StgValue>
</operation>

<operation id="1337" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %A6_addr_16 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex39_cast

]]></Node>
<StgValue><ssdm name="A6_addr_16"/></StgValue>
</operation>

<operation id="1338" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="1">
<![CDATA[
:21  %A6_load_16 = load float* %A6_addr_16, align 4

]]></Node>
<StgValue><ssdm name="A6_load_16"/></StgValue>
</operation>

<operation id="1339" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %A7_addr_16 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex39_cast

]]></Node>
<StgValue><ssdm name="A7_addr_16"/></StgValue>
</operation>

<operation id="1340" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="1">
<![CDATA[
:23  %A7_load_16 = load float* %A7_addr_16, align 4

]]></Node>
<StgValue><ssdm name="A7_load_16"/></StgValue>
</operation>

<operation id="1341" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:25  %sum8_1_5 = add i4 %tmp_317, %j_14_1_4

]]></Node>
<StgValue><ssdm name="sum8_1_5"/></StgValue>
</operation>

<operation id="1342" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:26  %arrayNo_trunc4 = add i3 -3, %tmp_318

]]></Node>
<StgValue><ssdm name="arrayNo_trunc4"/></StgValue>
</operation>

<operation id="1343" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
:27  %tmp_320 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %sum8_1_5, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="1344" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
:28  %tmp_95 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %arrayNo_trunc4, i1 %tmp_320)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1345" st_id="135" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:29  %tmp_i5 = icmp eq i4 %tmp_95, 0

]]></Node>
<StgValue><ssdm name="tmp_i5"/></StgValue>
</operation>

<operation id="1346" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:30  %tmp_i5_62 = select i1 %tmp_i5, float 0x3F93ED63C0000000, float 0x3FE29BDA40000000

]]></Node>
<StgValue><ssdm name="tmp_i5_62"/></StgValue>
</operation>

<operation id="1347" st_id="135" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:31  %tmp_614_i5 = icmp eq i4 %tmp_95, 1

]]></Node>
<StgValue><ssdm name="tmp_614_i5"/></StgValue>
</operation>

<operation id="1348" st_id="135" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:32  %tmp_616_i5 = icmp eq i4 %tmp_95, 2

]]></Node>
<StgValue><ssdm name="tmp_616_i5"/></StgValue>
</operation>

<operation id="1349" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:33  %tmp_615_i5 = select i1 %tmp_616_i5, float 0x3FE2372C60000000, float 0x3FE09868E0000000

]]></Node>
<StgValue><ssdm name="tmp_615_i5"/></StgValue>
</operation>

<operation id="1350" st_id="135" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:34  %tmp_171 = or i1 %tmp_616_i5, %tmp_614_i5

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="1351" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:35  %tmp_617_i6 = select i1 %tmp_171, float %tmp_615_i5, float %tmp_i5_62

]]></Node>
<StgValue><ssdm name="tmp_617_i6"/></StgValue>
</operation>

<operation id="1352" st_id="135" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:36  %tmp_618_i6 = icmp eq i4 %tmp_95, 3

]]></Node>
<StgValue><ssdm name="tmp_618_i6"/></StgValue>
</operation>

<operation id="1353" st_id="135" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:37  %tmp_620_i6 = icmp eq i4 %tmp_95, 4

]]></Node>
<StgValue><ssdm name="tmp_620_i6"/></StgValue>
</operation>

<operation id="1354" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:38  %tmp_619_i6 = select i1 %tmp_620_i6, float 0x3FE06178C0000000, float 0x3FB370E260000000

]]></Node>
<StgValue><ssdm name="tmp_619_i6"/></StgValue>
</operation>

<operation id="1355" st_id="135" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:39  %tmp_174 = or i1 %tmp_620_i6, %tmp_618_i6

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="1356" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %tmp_621_i5 = select i1 %tmp_174, float %tmp_619_i6, float %tmp_617_i6

]]></Node>
<StgValue><ssdm name="tmp_621_i5"/></StgValue>
</operation>

<operation id="1357" st_id="135" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:41  %tmp_622_i5 = icmp eq i4 %tmp_95, 5

]]></Node>
<StgValue><ssdm name="tmp_622_i5"/></StgValue>
</operation>

<operation id="1358" st_id="135" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:42  %tmp_624_i5 = icmp eq i4 %tmp_95, 6

]]></Node>
<StgValue><ssdm name="tmp_624_i5"/></StgValue>
</operation>

<operation id="1359" st_id="135" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:46  %tmp_626_i5 = icmp eq i4 %tmp_95, 7

]]></Node>
<StgValue><ssdm name="tmp_626_i5"/></StgValue>
</operation>

<operation id="1360" st_id="135" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:47  %tmp_628_i5 = icmp eq i4 %tmp_95, -8

]]></Node>
<StgValue><ssdm name="tmp_628_i5"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1361" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="3">
<![CDATA[
:5  %arrayNo17 = zext i3 %tmp_318 to i64

]]></Node>
<StgValue><ssdm name="arrayNo17"/></StgValue>
</operation>

<operation id="1362" st_id="136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="1">
<![CDATA[
:9  %A_load_16 = load float* %A_addr_16, align 4

]]></Node>
<StgValue><ssdm name="A_load_16"/></StgValue>
</operation>

<operation id="1363" st_id="136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="1">
<![CDATA[
:11  %A1_load_16 = load float* %A1_addr_16, align 4

]]></Node>
<StgValue><ssdm name="A1_load_16"/></StgValue>
</operation>

<operation id="1364" st_id="136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="1">
<![CDATA[
:13  %A2_load_16 = load float* %A2_addr_16, align 4

]]></Node>
<StgValue><ssdm name="A2_load_16"/></StgValue>
</operation>

<operation id="1365" st_id="136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="1">
<![CDATA[
:15  %A3_load_16 = load float* %A3_addr_16, align 4

]]></Node>
<StgValue><ssdm name="A3_load_16"/></StgValue>
</operation>

<operation id="1366" st_id="136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="1">
<![CDATA[
:17  %A4_load_16 = load float* %A4_addr_16, align 4

]]></Node>
<StgValue><ssdm name="A4_load_16"/></StgValue>
</operation>

<operation id="1367" st_id="136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="1">
<![CDATA[
:19  %A5_load_16 = load float* %A5_addr_16, align 4

]]></Node>
<StgValue><ssdm name="A5_load_16"/></StgValue>
</operation>

<operation id="1368" st_id="136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="1">
<![CDATA[
:21  %A6_load_16 = load float* %A6_addr_16, align 4

]]></Node>
<StgValue><ssdm name="A6_load_16"/></StgValue>
</operation>

<operation id="1369" st_id="136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="1">
<![CDATA[
:23  %A7_load_16 = load float* %A7_addr_16, align 4

]]></Node>
<StgValue><ssdm name="A7_load_16"/></StgValue>
</operation>

<operation id="1370" st_id="136" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:24  %tmp_170 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_16, float %A1_load_16, float %A2_load_16, float %A3_load_16, float %A4_load_16, float %A5_load_16, float %A6_load_16, float %A7_load_16, i64 %arrayNo17)

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="1371" st_id="136" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:43  %tmp_623_i5 = select i1 %tmp_624_i5, float 0xBFD3EDED60000000, float 0xBFE455C440000000

]]></Node>
<StgValue><ssdm name="tmp_623_i5"/></StgValue>
</operation>

<operation id="1372" st_id="136" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:44  %tmp_176 = or i1 %tmp_624_i5, %tmp_622_i5

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="1373" st_id="136" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:45  %tmp_625_i5 = select i1 %tmp_176, float %tmp_623_i5, float %tmp_621_i5

]]></Node>
<StgValue><ssdm name="tmp_625_i5"/></StgValue>
</operation>

<operation id="1374" st_id="136" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:48  %tmp_627_i5 = select i1 %tmp_628_i5, float 0xBFD2F8EFE0000000, float 0x3FCDFB8E80000000

]]></Node>
<StgValue><ssdm name="tmp_627_i5"/></StgValue>
</operation>

<operation id="1375" st_id="136" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:49  %tmp_177 = or i1 %tmp_628_i5, %tmp_626_i5

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="1376" st_id="136" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:50  %tmp_629_i5 = select i1 %tmp_177, float %tmp_627_i5, float %tmp_625_i5

]]></Node>
<StgValue><ssdm name="tmp_629_i5"/></StgValue>
</operation>

<operation id="1377" st_id="136" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:51  %tmp_630_i5 = icmp eq i4 %tmp_95, -7

]]></Node>
<StgValue><ssdm name="tmp_630_i5"/></StgValue>
</operation>

<operation id="1378" st_id="136" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:52  %tmp_632_i5 = icmp eq i4 %tmp_95, -6

]]></Node>
<StgValue><ssdm name="tmp_632_i5"/></StgValue>
</operation>

<operation id="1379" st_id="136" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:53  %tmp_631_i5 = select i1 %tmp_632_i5, float 0x3FD20F95C0000000, float 0xBFDD914080000000

]]></Node>
<StgValue><ssdm name="tmp_631_i5"/></StgValue>
</operation>

<operation id="1380" st_id="136" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:54  %tmp_180 = or i1 %tmp_632_i5, %tmp_630_i5

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="1381" st_id="136" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:55  %tmp_633_i5 = select i1 %tmp_180, float %tmp_631_i5, float %tmp_629_i5

]]></Node>
<StgValue><ssdm name="tmp_633_i5"/></StgValue>
</operation>

<operation id="1382" st_id="136" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:56  %tmp_634_i5 = icmp eq i4 %tmp_95, -5

]]></Node>
<StgValue><ssdm name="tmp_634_i5"/></StgValue>
</operation>

<operation id="1383" st_id="136" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:57  %tmp_636_i5 = icmp eq i4 %tmp_95, -4

]]></Node>
<StgValue><ssdm name="tmp_636_i5"/></StgValue>
</operation>

<operation id="1384" st_id="136" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:58  %tmp_635_i5 = select i1 %tmp_636_i5, float 0x3FA2D46C60000000, float 0x3FC703A460000000

]]></Node>
<StgValue><ssdm name="tmp_635_i5"/></StgValue>
</operation>

<operation id="1385" st_id="136" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:59  %tmp_183 = or i1 %tmp_636_i5, %tmp_634_i5

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="1386" st_id="136" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:60  %tmp_637_i5 = select i1 %tmp_183, float %tmp_635_i5, float %tmp_633_i5

]]></Node>
<StgValue><ssdm name="tmp_637_i5"/></StgValue>
</operation>

<operation id="1387" st_id="136" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:61  %tmp_638_i5 = icmp eq i4 %tmp_95, -3

]]></Node>
<StgValue><ssdm name="tmp_638_i5"/></StgValue>
</operation>

<operation id="1388" st_id="136" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:62  %tmp_640_i5 = icmp eq i4 %tmp_95, -2

]]></Node>
<StgValue><ssdm name="tmp_640_i5"/></StgValue>
</operation>

<operation id="1389" st_id="136" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:63  %tmp_639_i5 = select i1 %tmp_640_i5, float 0xBFAD0FAD80000000, float 0x3FDC5862A0000000

]]></Node>
<StgValue><ssdm name="tmp_639_i5"/></StgValue>
</operation>

<operation id="1390" st_id="136" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:64  %tmp_186 = or i1 %tmp_640_i5, %tmp_638_i5

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="1391" st_id="136" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:65  %merge_i5 = select i1 %tmp_186, float %tmp_639_i5, float %tmp_637_i5

]]></Node>
<StgValue><ssdm name="merge_i5"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1392" st_id="137" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp_36_1_5 = fmul float %tmp_170, %merge_i5

]]></Node>
<StgValue><ssdm name="tmp_36_1_5"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1393" st_id="138" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp_36_1_5 = fmul float %tmp_170, %merge_i5

]]></Node>
<StgValue><ssdm name="tmp_36_1_5"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1394" st_id="139" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp_36_1_5 = fmul float %tmp_170, %merge_i5

]]></Node>
<StgValue><ssdm name="tmp_36_1_5"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1395" st_id="140" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp_36_1_5 = fmul float %tmp_170, %merge_i5

]]></Node>
<StgValue><ssdm name="tmp_36_1_5"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1396" st_id="141" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp_36_1_5 = fmul float %tmp_170, %merge_i5

]]></Node>
<StgValue><ssdm name="tmp_36_1_5"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1397" st_id="142" stage="8" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_1_5 = fadd float %sum1_1_5, %tmp_36_1_5

]]></Node>
<StgValue><ssdm name="sum_1_1_5"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1398" st_id="143" stage="7" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_1_5 = fadd float %sum1_1_5, %tmp_36_1_5

]]></Node>
<StgValue><ssdm name="sum_1_1_5"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1399" st_id="144" stage="6" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_1_5 = fadd float %sum1_1_5, %tmp_36_1_5

]]></Node>
<StgValue><ssdm name="sum_1_1_5"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1400" st_id="145" stage="5" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_1_5 = fadd float %sum1_1_5, %tmp_36_1_5

]]></Node>
<StgValue><ssdm name="sum_1_1_5"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1401" st_id="146" stage="4" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_1_5 = fadd float %sum1_1_5, %tmp_36_1_5

]]></Node>
<StgValue><ssdm name="sum_1_1_5"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1402" st_id="147" stage="3" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_1_5 = fadd float %sum1_1_5, %tmp_36_1_5

]]></Node>
<StgValue><ssdm name="sum_1_1_5"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1403" st_id="148" stage="2" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_1_5 = fadd float %sum1_1_5, %tmp_36_1_5

]]></Node>
<StgValue><ssdm name="sum_1_1_5"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1404" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_91 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="1405" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1406" st_id="149" stage="1" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_1_5 = fadd float %sum1_1_5, %tmp_36_1_5

]]></Node>
<StgValue><ssdm name="sum_1_1_5"/></StgValue>
</operation>

<operation id="1407" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:68  %empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_91)

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="1408" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="0">
<![CDATA[
:69  br label %.preheader18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1409" st_id="150" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2043">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  store float %sum1_1_5, float* %C_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1410" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2043">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %j_14_1_5 = or i4 %tmp_130, 6

]]></Node>
<StgValue><ssdm name="j_14_1_5"/></StgValue>
</operation>

<operation id="1411" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2043">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1412" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader17:0  %sum1_1_6 = phi float [ %sum_1_1_6, %28 ], [ 0xBFA3F6A9E0000000, %25 ]

]]></Node>
<StgValue><ssdm name="sum1_1_6"/></StgValue>
</operation>

<operation id="1413" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader17:1  %k_1_6 = phi i5 [ %k_2_1_6, %28 ], [ 0, %25 ]

]]></Node>
<StgValue><ssdm name="k_1_6"/></StgValue>
</operation>

<operation id="1414" st_id="151" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader17:2  %exitcond_1_6 = icmp eq i5 %k_1_6, -16

]]></Node>
<StgValue><ssdm name="exitcond_1_6"/></StgValue>
</operation>

<operation id="1415" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader17:3  %empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="1416" st_id="151" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader17:4  %k_2_1_6 = add i5 %k_1_6, 1

]]></Node>
<StgValue><ssdm name="k_2_1_6"/></StgValue>
</operation>

<operation id="1417" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader17:5  br i1 %exitcond_1_6, label %27, label %28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1418" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="4" op_0_bw="5">
<![CDATA[
:0  %tmp_326 = trunc i5 %k_1_6 to i4

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="1419" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="3" op_0_bw="5">
<![CDATA[
:3  %tmp_327 = trunc i5 %k_1_6 to i3

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="1420" st_id="151" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %sum5_1_6 = xor i5 %k_1_6, -16

]]></Node>
<StgValue><ssdm name="sum5_1_6"/></StgValue>
</operation>

<operation id="1421" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_328 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %sum5_1_6, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="1422" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="64" op_0_bw="2">
<![CDATA[
:7  %newIndex45_cast = zext i2 %tmp_328 to i64

]]></Node>
<StgValue><ssdm name="newIndex45_cast"/></StgValue>
</operation>

<operation id="1423" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %A_addr_19 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex45_cast

]]></Node>
<StgValue><ssdm name="A_addr_19"/></StgValue>
</operation>

<operation id="1424" st_id="151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="1">
<![CDATA[
:9  %A_load_19 = load float* %A_addr_19, align 4

]]></Node>
<StgValue><ssdm name="A_load_19"/></StgValue>
</operation>

<operation id="1425" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %A1_addr_19 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex45_cast

]]></Node>
<StgValue><ssdm name="A1_addr_19"/></StgValue>
</operation>

<operation id="1426" st_id="151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="1">
<![CDATA[
:11  %A1_load_19 = load float* %A1_addr_19, align 4

]]></Node>
<StgValue><ssdm name="A1_load_19"/></StgValue>
</operation>

<operation id="1427" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %A2_addr_19 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex45_cast

]]></Node>
<StgValue><ssdm name="A2_addr_19"/></StgValue>
</operation>

<operation id="1428" st_id="151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="1">
<![CDATA[
:13  %A2_load_19 = load float* %A2_addr_19, align 4

]]></Node>
<StgValue><ssdm name="A2_load_19"/></StgValue>
</operation>

<operation id="1429" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %A3_addr_19 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex45_cast

]]></Node>
<StgValue><ssdm name="A3_addr_19"/></StgValue>
</operation>

<operation id="1430" st_id="151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="1">
<![CDATA[
:15  %A3_load_19 = load float* %A3_addr_19, align 4

]]></Node>
<StgValue><ssdm name="A3_load_19"/></StgValue>
</operation>

<operation id="1431" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %A4_addr_19 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex45_cast

]]></Node>
<StgValue><ssdm name="A4_addr_19"/></StgValue>
</operation>

<operation id="1432" st_id="151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="1">
<![CDATA[
:17  %A4_load_19 = load float* %A4_addr_19, align 4

]]></Node>
<StgValue><ssdm name="A4_load_19"/></StgValue>
</operation>

<operation id="1433" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %A5_addr_19 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex45_cast

]]></Node>
<StgValue><ssdm name="A5_addr_19"/></StgValue>
</operation>

<operation id="1434" st_id="151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="1">
<![CDATA[
:19  %A5_load_19 = load float* %A5_addr_19, align 4

]]></Node>
<StgValue><ssdm name="A5_load_19"/></StgValue>
</operation>

<operation id="1435" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %A6_addr_19 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex45_cast

]]></Node>
<StgValue><ssdm name="A6_addr_19"/></StgValue>
</operation>

<operation id="1436" st_id="151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="1">
<![CDATA[
:21  %A6_load_19 = load float* %A6_addr_19, align 4

]]></Node>
<StgValue><ssdm name="A6_load_19"/></StgValue>
</operation>

<operation id="1437" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %A7_addr_19 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex45_cast

]]></Node>
<StgValue><ssdm name="A7_addr_19"/></StgValue>
</operation>

<operation id="1438" st_id="151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="1">
<![CDATA[
:23  %A7_load_19 = load float* %A7_addr_19, align 4

]]></Node>
<StgValue><ssdm name="A7_load_19"/></StgValue>
</operation>

<operation id="1439" st_id="151" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:25  %sum8_1_6 = add i4 %tmp_326, %j_14_1_5

]]></Node>
<StgValue><ssdm name="sum8_1_6"/></StgValue>
</operation>

<operation id="1440" st_id="151" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:26  %arrayNo_trunc5 = add i3 -2, %tmp_327

]]></Node>
<StgValue><ssdm name="arrayNo_trunc5"/></StgValue>
</operation>

<operation id="1441" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
:27  %tmp_329 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %sum8_1_6, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="1442" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
:28  %tmp_113 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %arrayNo_trunc5, i1 %tmp_329)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="1443" st_id="151" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:29  %tmp_i10 = icmp eq i4 %tmp_113, 0

]]></Node>
<StgValue><ssdm name="tmp_i10"/></StgValue>
</operation>

<operation id="1444" st_id="151" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:30  %tmp_i10_65 = select i1 %tmp_i10, float 0x3F93ED63C0000000, float 0x3FE29BDA40000000

]]></Node>
<StgValue><ssdm name="tmp_i10_65"/></StgValue>
</operation>

<operation id="1445" st_id="151" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:31  %tmp_614_i10 = icmp eq i4 %tmp_113, 1

]]></Node>
<StgValue><ssdm name="tmp_614_i10"/></StgValue>
</operation>

<operation id="1446" st_id="151" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:32  %tmp_616_i10 = icmp eq i4 %tmp_113, 2

]]></Node>
<StgValue><ssdm name="tmp_616_i10"/></StgValue>
</operation>

<operation id="1447" st_id="151" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:33  %tmp_615_i10 = select i1 %tmp_616_i10, float 0x3FE2372C60000000, float 0x3FE09868E0000000

]]></Node>
<StgValue><ssdm name="tmp_615_i10"/></StgValue>
</operation>

<operation id="1448" st_id="151" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:34  %tmp_196 = or i1 %tmp_616_i10, %tmp_614_i10

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="1449" st_id="151" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:35  %tmp_617_i10 = select i1 %tmp_196, float %tmp_615_i10, float %tmp_i10_65

]]></Node>
<StgValue><ssdm name="tmp_617_i10"/></StgValue>
</operation>

<operation id="1450" st_id="151" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:36  %tmp_618_i10 = icmp eq i4 %tmp_113, 3

]]></Node>
<StgValue><ssdm name="tmp_618_i10"/></StgValue>
</operation>

<operation id="1451" st_id="151" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:37  %tmp_620_i10 = icmp eq i4 %tmp_113, 4

]]></Node>
<StgValue><ssdm name="tmp_620_i10"/></StgValue>
</operation>

<operation id="1452" st_id="151" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:38  %tmp_619_i10 = select i1 %tmp_620_i10, float 0x3FE06178C0000000, float 0x3FB370E260000000

]]></Node>
<StgValue><ssdm name="tmp_619_i10"/></StgValue>
</operation>

<operation id="1453" st_id="151" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:39  %tmp_197 = or i1 %tmp_620_i10, %tmp_618_i10

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="1454" st_id="151" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %tmp_621_i10 = select i1 %tmp_197, float %tmp_619_i10, float %tmp_617_i10

]]></Node>
<StgValue><ssdm name="tmp_621_i10"/></StgValue>
</operation>

<operation id="1455" st_id="151" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:41  %tmp_622_i10 = icmp eq i4 %tmp_113, 5

]]></Node>
<StgValue><ssdm name="tmp_622_i10"/></StgValue>
</operation>

<operation id="1456" st_id="151" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:42  %tmp_624_i10 = icmp eq i4 %tmp_113, 6

]]></Node>
<StgValue><ssdm name="tmp_624_i10"/></StgValue>
</operation>

<operation id="1457" st_id="151" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:46  %tmp_626_i10 = icmp eq i4 %tmp_113, 7

]]></Node>
<StgValue><ssdm name="tmp_626_i10"/></StgValue>
</operation>

<operation id="1458" st_id="151" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:47  %tmp_628_i10 = icmp eq i4 %tmp_113, -8

]]></Node>
<StgValue><ssdm name="tmp_628_i10"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1459" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="64" op_0_bw="3">
<![CDATA[
:5  %arrayNo20 = zext i3 %tmp_327 to i64

]]></Node>
<StgValue><ssdm name="arrayNo20"/></StgValue>
</operation>

<operation id="1460" st_id="152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="1">
<![CDATA[
:9  %A_load_19 = load float* %A_addr_19, align 4

]]></Node>
<StgValue><ssdm name="A_load_19"/></StgValue>
</operation>

<operation id="1461" st_id="152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="1">
<![CDATA[
:11  %A1_load_19 = load float* %A1_addr_19, align 4

]]></Node>
<StgValue><ssdm name="A1_load_19"/></StgValue>
</operation>

<operation id="1462" st_id="152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="1">
<![CDATA[
:13  %A2_load_19 = load float* %A2_addr_19, align 4

]]></Node>
<StgValue><ssdm name="A2_load_19"/></StgValue>
</operation>

<operation id="1463" st_id="152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="1">
<![CDATA[
:15  %A3_load_19 = load float* %A3_addr_19, align 4

]]></Node>
<StgValue><ssdm name="A3_load_19"/></StgValue>
</operation>

<operation id="1464" st_id="152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="1">
<![CDATA[
:17  %A4_load_19 = load float* %A4_addr_19, align 4

]]></Node>
<StgValue><ssdm name="A4_load_19"/></StgValue>
</operation>

<operation id="1465" st_id="152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="1">
<![CDATA[
:19  %A5_load_19 = load float* %A5_addr_19, align 4

]]></Node>
<StgValue><ssdm name="A5_load_19"/></StgValue>
</operation>

<operation id="1466" st_id="152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="1">
<![CDATA[
:21  %A6_load_19 = load float* %A6_addr_19, align 4

]]></Node>
<StgValue><ssdm name="A6_load_19"/></StgValue>
</operation>

<operation id="1467" st_id="152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="1">
<![CDATA[
:23  %A7_load_19 = load float* %A7_addr_19, align 4

]]></Node>
<StgValue><ssdm name="A7_load_19"/></StgValue>
</operation>

<operation id="1468" st_id="152" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:24  %tmp_195 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_19, float %A1_load_19, float %A2_load_19, float %A3_load_19, float %A4_load_19, float %A5_load_19, float %A6_load_19, float %A7_load_19, i64 %arrayNo20)

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="1469" st_id="152" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:43  %tmp_623_i10 = select i1 %tmp_624_i10, float 0xBFD3EDED60000000, float 0xBFE455C440000000

]]></Node>
<StgValue><ssdm name="tmp_623_i10"/></StgValue>
</operation>

<operation id="1470" st_id="152" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:44  %tmp_198 = or i1 %tmp_624_i10, %tmp_622_i10

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="1471" st_id="152" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:45  %tmp_625_i10 = select i1 %tmp_198, float %tmp_623_i10, float %tmp_621_i10

]]></Node>
<StgValue><ssdm name="tmp_625_i10"/></StgValue>
</operation>

<operation id="1472" st_id="152" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:48  %tmp_627_i10 = select i1 %tmp_628_i10, float 0xBFD2F8EFE0000000, float 0x3FCDFB8E80000000

]]></Node>
<StgValue><ssdm name="tmp_627_i10"/></StgValue>
</operation>

<operation id="1473" st_id="152" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:49  %tmp_199 = or i1 %tmp_628_i10, %tmp_626_i10

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="1474" st_id="152" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:50  %tmp_629_i10 = select i1 %tmp_199, float %tmp_627_i10, float %tmp_625_i10

]]></Node>
<StgValue><ssdm name="tmp_629_i10"/></StgValue>
</operation>

<operation id="1475" st_id="152" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:51  %tmp_630_i10 = icmp eq i4 %tmp_113, -7

]]></Node>
<StgValue><ssdm name="tmp_630_i10"/></StgValue>
</operation>

<operation id="1476" st_id="152" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:52  %tmp_632_i10 = icmp eq i4 %tmp_113, -6

]]></Node>
<StgValue><ssdm name="tmp_632_i10"/></StgValue>
</operation>

<operation id="1477" st_id="152" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:53  %tmp_631_i10 = select i1 %tmp_632_i10, float 0x3FD20F95C0000000, float 0xBFDD914080000000

]]></Node>
<StgValue><ssdm name="tmp_631_i10"/></StgValue>
</operation>

<operation id="1478" st_id="152" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:54  %tmp_200 = or i1 %tmp_632_i10, %tmp_630_i10

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="1479" st_id="152" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:55  %tmp_633_i10 = select i1 %tmp_200, float %tmp_631_i10, float %tmp_629_i10

]]></Node>
<StgValue><ssdm name="tmp_633_i10"/></StgValue>
</operation>

<operation id="1480" st_id="152" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:56  %tmp_634_i10 = icmp eq i4 %tmp_113, -5

]]></Node>
<StgValue><ssdm name="tmp_634_i10"/></StgValue>
</operation>

<operation id="1481" st_id="152" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:57  %tmp_636_i10 = icmp eq i4 %tmp_113, -4

]]></Node>
<StgValue><ssdm name="tmp_636_i10"/></StgValue>
</operation>

<operation id="1482" st_id="152" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:58  %tmp_635_i10 = select i1 %tmp_636_i10, float 0x3FA2D46C60000000, float 0x3FC703A460000000

]]></Node>
<StgValue><ssdm name="tmp_635_i10"/></StgValue>
</operation>

<operation id="1483" st_id="152" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:59  %tmp_201 = or i1 %tmp_636_i10, %tmp_634_i10

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="1484" st_id="152" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:60  %tmp_637_i10 = select i1 %tmp_201, float %tmp_635_i10, float %tmp_633_i10

]]></Node>
<StgValue><ssdm name="tmp_637_i10"/></StgValue>
</operation>

<operation id="1485" st_id="152" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:61  %tmp_638_i10 = icmp eq i4 %tmp_113, -3

]]></Node>
<StgValue><ssdm name="tmp_638_i10"/></StgValue>
</operation>

<operation id="1486" st_id="152" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:62  %tmp_640_i10 = icmp eq i4 %tmp_113, -2

]]></Node>
<StgValue><ssdm name="tmp_640_i10"/></StgValue>
</operation>

<operation id="1487" st_id="152" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:63  %tmp_639_i10 = select i1 %tmp_640_i10, float 0xBFAD0FAD80000000, float 0x3FDC5862A0000000

]]></Node>
<StgValue><ssdm name="tmp_639_i10"/></StgValue>
</operation>

<operation id="1488" st_id="152" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:64  %tmp_202 = or i1 %tmp_640_i10, %tmp_638_i10

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="1489" st_id="152" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:65  %merge_i10 = select i1 %tmp_202, float %tmp_639_i10, float %tmp_637_i10

]]></Node>
<StgValue><ssdm name="merge_i10"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1490" st_id="153" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp_36_1_6 = fmul float %tmp_195, %merge_i10

]]></Node>
<StgValue><ssdm name="tmp_36_1_6"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1491" st_id="154" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp_36_1_6 = fmul float %tmp_195, %merge_i10

]]></Node>
<StgValue><ssdm name="tmp_36_1_6"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="1492" st_id="155" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp_36_1_6 = fmul float %tmp_195, %merge_i10

]]></Node>
<StgValue><ssdm name="tmp_36_1_6"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="1493" st_id="156" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp_36_1_6 = fmul float %tmp_195, %merge_i10

]]></Node>
<StgValue><ssdm name="tmp_36_1_6"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1494" st_id="157" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp_36_1_6 = fmul float %tmp_195, %merge_i10

]]></Node>
<StgValue><ssdm name="tmp_36_1_6"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1495" st_id="158" stage="8" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_1_6 = fadd float %sum1_1_6, %tmp_36_1_6

]]></Node>
<StgValue><ssdm name="sum_1_1_6"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1496" st_id="159" stage="7" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_1_6 = fadd float %sum1_1_6, %tmp_36_1_6

]]></Node>
<StgValue><ssdm name="sum_1_1_6"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1497" st_id="160" stage="6" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_1_6 = fadd float %sum1_1_6, %tmp_36_1_6

]]></Node>
<StgValue><ssdm name="sum_1_1_6"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1498" st_id="161" stage="5" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_1_6 = fadd float %sum1_1_6, %tmp_36_1_6

]]></Node>
<StgValue><ssdm name="sum_1_1_6"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1499" st_id="162" stage="4" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_1_6 = fadd float %sum1_1_6, %tmp_36_1_6

]]></Node>
<StgValue><ssdm name="sum_1_1_6"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1500" st_id="163" stage="3" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_1_6 = fadd float %sum1_1_6, %tmp_36_1_6

]]></Node>
<StgValue><ssdm name="sum_1_1_6"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1501" st_id="164" stage="2" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_1_6 = fadd float %sum1_1_6, %tmp_36_1_6

]]></Node>
<StgValue><ssdm name="sum_1_1_6"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1502" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_109 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="1503" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1504" st_id="165" stage="1" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_1_6 = fadd float %sum1_1_6, %tmp_36_1_6

]]></Node>
<StgValue><ssdm name="sum_1_1_6"/></StgValue>
</operation>

<operation id="1505" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:68  %empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_109)

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="1506" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="0" op_0_bw="0">
<![CDATA[
:69  br label %.preheader17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="1507" st_id="166" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2044">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  store float %sum1_1_6, float* %C_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1508" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2044">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %j_14_1_6 = or i4 %tmp_130, 7

]]></Node>
<StgValue><ssdm name="j_14_1_6"/></StgValue>
</operation>

<operation id="1509" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2044">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="1510" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader16:0  %sum1_1_7 = phi float [ %sum_1_1_7, %30 ], [ 0xBFA3F6A9E0000000, %27 ]

]]></Node>
<StgValue><ssdm name="sum1_1_7"/></StgValue>
</operation>

<operation id="1511" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader16:1  %k_1_7 = phi i5 [ %k_2_1_7, %30 ], [ 0, %27 ]

]]></Node>
<StgValue><ssdm name="k_1_7"/></StgValue>
</operation>

<operation id="1512" st_id="167" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader16:2  %exitcond_1_7 = icmp eq i5 %k_1_7, -16

]]></Node>
<StgValue><ssdm name="exitcond_1_7"/></StgValue>
</operation>

<operation id="1513" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader16:3  %empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="1514" st_id="167" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader16:4  %k_2_1_7 = add i5 %k_1_7, 1

]]></Node>
<StgValue><ssdm name="k_2_1_7"/></StgValue>
</operation>

<operation id="1515" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader16:5  br i1 %exitcond_1_7, label %29, label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1516" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="4" op_0_bw="5">
<![CDATA[
:0  %tmp_335 = trunc i5 %k_1_7 to i4

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="1517" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="3" op_0_bw="5">
<![CDATA[
:3  %tmp_337 = trunc i5 %k_1_7 to i3

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="1518" st_id="167" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %sum5_1_7 = xor i5 %k_1_7, -16

]]></Node>
<StgValue><ssdm name="sum5_1_7"/></StgValue>
</operation>

<operation id="1519" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_338 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %sum5_1_7, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="1520" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="64" op_0_bw="2">
<![CDATA[
:7  %newIndex52_cast = zext i2 %tmp_338 to i64

]]></Node>
<StgValue><ssdm name="newIndex52_cast"/></StgValue>
</operation>

<operation id="1521" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %A_addr_22 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex52_cast

]]></Node>
<StgValue><ssdm name="A_addr_22"/></StgValue>
</operation>

<operation id="1522" st_id="167" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="1">
<![CDATA[
:9  %A_load_22 = load float* %A_addr_22, align 4

]]></Node>
<StgValue><ssdm name="A_load_22"/></StgValue>
</operation>

<operation id="1523" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %A1_addr_22 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex52_cast

]]></Node>
<StgValue><ssdm name="A1_addr_22"/></StgValue>
</operation>

<operation id="1524" st_id="167" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="1">
<![CDATA[
:11  %A1_load_22 = load float* %A1_addr_22, align 4

]]></Node>
<StgValue><ssdm name="A1_load_22"/></StgValue>
</operation>

<operation id="1525" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %A2_addr_22 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex52_cast

]]></Node>
<StgValue><ssdm name="A2_addr_22"/></StgValue>
</operation>

<operation id="1526" st_id="167" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="1">
<![CDATA[
:13  %A2_load_22 = load float* %A2_addr_22, align 4

]]></Node>
<StgValue><ssdm name="A2_load_22"/></StgValue>
</operation>

<operation id="1527" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %A3_addr_22 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex52_cast

]]></Node>
<StgValue><ssdm name="A3_addr_22"/></StgValue>
</operation>

<operation id="1528" st_id="167" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="1">
<![CDATA[
:15  %A3_load_22 = load float* %A3_addr_22, align 4

]]></Node>
<StgValue><ssdm name="A3_load_22"/></StgValue>
</operation>

<operation id="1529" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %A4_addr_22 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex52_cast

]]></Node>
<StgValue><ssdm name="A4_addr_22"/></StgValue>
</operation>

<operation id="1530" st_id="167" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="1">
<![CDATA[
:17  %A4_load_22 = load float* %A4_addr_22, align 4

]]></Node>
<StgValue><ssdm name="A4_load_22"/></StgValue>
</operation>

<operation id="1531" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %A5_addr_22 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex52_cast

]]></Node>
<StgValue><ssdm name="A5_addr_22"/></StgValue>
</operation>

<operation id="1532" st_id="167" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="1">
<![CDATA[
:19  %A5_load_22 = load float* %A5_addr_22, align 4

]]></Node>
<StgValue><ssdm name="A5_load_22"/></StgValue>
</operation>

<operation id="1533" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %A6_addr_22 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex52_cast

]]></Node>
<StgValue><ssdm name="A6_addr_22"/></StgValue>
</operation>

<operation id="1534" st_id="167" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="1">
<![CDATA[
:21  %A6_load_22 = load float* %A6_addr_22, align 4

]]></Node>
<StgValue><ssdm name="A6_load_22"/></StgValue>
</operation>

<operation id="1535" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %A7_addr_22 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex52_cast

]]></Node>
<StgValue><ssdm name="A7_addr_22"/></StgValue>
</operation>

<operation id="1536" st_id="167" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="1">
<![CDATA[
:23  %A7_load_22 = load float* %A7_addr_22, align 4

]]></Node>
<StgValue><ssdm name="A7_load_22"/></StgValue>
</operation>

<operation id="1537" st_id="167" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:25  %sum8_1_7 = add i4 %tmp_335, %j_14_1_6

]]></Node>
<StgValue><ssdm name="sum8_1_7"/></StgValue>
</operation>

<operation id="1538" st_id="167" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:26  %arrayNo_trunc7 = add i3 -1, %tmp_337

]]></Node>
<StgValue><ssdm name="arrayNo_trunc7"/></StgValue>
</operation>

<operation id="1539" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
:27  %tmp_339 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %sum8_1_7, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="1540" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
:28  %tmp_131 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %arrayNo_trunc7, i1 %tmp_339)

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="1541" st_id="167" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:29  %tmp_i12 = icmp eq i4 %tmp_131, 0

]]></Node>
<StgValue><ssdm name="tmp_i12"/></StgValue>
</operation>

<operation id="1542" st_id="167" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:30  %tmp_i12_68 = select i1 %tmp_i12, float 0x3F93ED63C0000000, float 0x3FE29BDA40000000

]]></Node>
<StgValue><ssdm name="tmp_i12_68"/></StgValue>
</operation>

<operation id="1543" st_id="167" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:31  %tmp_614_i12 = icmp eq i4 %tmp_131, 1

]]></Node>
<StgValue><ssdm name="tmp_614_i12"/></StgValue>
</operation>

<operation id="1544" st_id="167" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:32  %tmp_616_i12 = icmp eq i4 %tmp_131, 2

]]></Node>
<StgValue><ssdm name="tmp_616_i12"/></StgValue>
</operation>

<operation id="1545" st_id="167" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:33  %tmp_615_i12 = select i1 %tmp_616_i12, float 0x3FE2372C60000000, float 0x3FE09868E0000000

]]></Node>
<StgValue><ssdm name="tmp_615_i12"/></StgValue>
</operation>

<operation id="1546" st_id="167" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:34  %tmp_212 = or i1 %tmp_616_i12, %tmp_614_i12

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="1547" st_id="167" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:35  %tmp_617_i12 = select i1 %tmp_212, float %tmp_615_i12, float %tmp_i12_68

]]></Node>
<StgValue><ssdm name="tmp_617_i12"/></StgValue>
</operation>

<operation id="1548" st_id="167" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:36  %tmp_618_i12 = icmp eq i4 %tmp_131, 3

]]></Node>
<StgValue><ssdm name="tmp_618_i12"/></StgValue>
</operation>

<operation id="1549" st_id="167" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:37  %tmp_620_i12 = icmp eq i4 %tmp_131, 4

]]></Node>
<StgValue><ssdm name="tmp_620_i12"/></StgValue>
</operation>

<operation id="1550" st_id="167" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:38  %tmp_619_i12 = select i1 %tmp_620_i12, float 0x3FE06178C0000000, float 0x3FB370E260000000

]]></Node>
<StgValue><ssdm name="tmp_619_i12"/></StgValue>
</operation>

<operation id="1551" st_id="167" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:39  %tmp_213 = or i1 %tmp_620_i12, %tmp_618_i12

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="1552" st_id="167" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %tmp_621_i12 = select i1 %tmp_213, float %tmp_619_i12, float %tmp_617_i12

]]></Node>
<StgValue><ssdm name="tmp_621_i12"/></StgValue>
</operation>

<operation id="1553" st_id="167" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:41  %tmp_622_i12 = icmp eq i4 %tmp_131, 5

]]></Node>
<StgValue><ssdm name="tmp_622_i12"/></StgValue>
</operation>

<operation id="1554" st_id="167" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:42  %tmp_624_i12 = icmp eq i4 %tmp_131, 6

]]></Node>
<StgValue><ssdm name="tmp_624_i12"/></StgValue>
</operation>

<operation id="1555" st_id="167" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:46  %tmp_626_i12 = icmp eq i4 %tmp_131, 7

]]></Node>
<StgValue><ssdm name="tmp_626_i12"/></StgValue>
</operation>

<operation id="1556" st_id="167" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:47  %tmp_628_i12 = icmp eq i4 %tmp_131, -8

]]></Node>
<StgValue><ssdm name="tmp_628_i12"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="1557" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="64" op_0_bw="3">
<![CDATA[
:5  %arrayNo24 = zext i3 %tmp_337 to i64

]]></Node>
<StgValue><ssdm name="arrayNo24"/></StgValue>
</operation>

<operation id="1558" st_id="168" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="1">
<![CDATA[
:9  %A_load_22 = load float* %A_addr_22, align 4

]]></Node>
<StgValue><ssdm name="A_load_22"/></StgValue>
</operation>

<operation id="1559" st_id="168" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="1">
<![CDATA[
:11  %A1_load_22 = load float* %A1_addr_22, align 4

]]></Node>
<StgValue><ssdm name="A1_load_22"/></StgValue>
</operation>

<operation id="1560" st_id="168" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="1">
<![CDATA[
:13  %A2_load_22 = load float* %A2_addr_22, align 4

]]></Node>
<StgValue><ssdm name="A2_load_22"/></StgValue>
</operation>

<operation id="1561" st_id="168" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="1">
<![CDATA[
:15  %A3_load_22 = load float* %A3_addr_22, align 4

]]></Node>
<StgValue><ssdm name="A3_load_22"/></StgValue>
</operation>

<operation id="1562" st_id="168" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="1">
<![CDATA[
:17  %A4_load_22 = load float* %A4_addr_22, align 4

]]></Node>
<StgValue><ssdm name="A4_load_22"/></StgValue>
</operation>

<operation id="1563" st_id="168" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="1">
<![CDATA[
:19  %A5_load_22 = load float* %A5_addr_22, align 4

]]></Node>
<StgValue><ssdm name="A5_load_22"/></StgValue>
</operation>

<operation id="1564" st_id="168" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="1">
<![CDATA[
:21  %A6_load_22 = load float* %A6_addr_22, align 4

]]></Node>
<StgValue><ssdm name="A6_load_22"/></StgValue>
</operation>

<operation id="1565" st_id="168" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="1">
<![CDATA[
:23  %A7_load_22 = load float* %A7_addr_22, align 4

]]></Node>
<StgValue><ssdm name="A7_load_22"/></StgValue>
</operation>

<operation id="1566" st_id="168" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:24  %tmp_211 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_22, float %A1_load_22, float %A2_load_22, float %A3_load_22, float %A4_load_22, float %A5_load_22, float %A6_load_22, float %A7_load_22, i64 %arrayNo24)

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="1567" st_id="168" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:43  %tmp_623_i12 = select i1 %tmp_624_i12, float 0xBFD3EDED60000000, float 0xBFE455C440000000

]]></Node>
<StgValue><ssdm name="tmp_623_i12"/></StgValue>
</operation>

<operation id="1568" st_id="168" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:44  %tmp_214 = or i1 %tmp_624_i12, %tmp_622_i12

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="1569" st_id="168" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:45  %tmp_625_i12 = select i1 %tmp_214, float %tmp_623_i12, float %tmp_621_i12

]]></Node>
<StgValue><ssdm name="tmp_625_i12"/></StgValue>
</operation>

<operation id="1570" st_id="168" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:48  %tmp_627_i12 = select i1 %tmp_628_i12, float 0xBFD2F8EFE0000000, float 0x3FCDFB8E80000000

]]></Node>
<StgValue><ssdm name="tmp_627_i12"/></StgValue>
</operation>

<operation id="1571" st_id="168" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:49  %tmp_215 = or i1 %tmp_628_i12, %tmp_626_i12

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="1572" st_id="168" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:50  %tmp_629_i12 = select i1 %tmp_215, float %tmp_627_i12, float %tmp_625_i12

]]></Node>
<StgValue><ssdm name="tmp_629_i12"/></StgValue>
</operation>

<operation id="1573" st_id="168" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:51  %tmp_630_i12 = icmp eq i4 %tmp_131, -7

]]></Node>
<StgValue><ssdm name="tmp_630_i12"/></StgValue>
</operation>

<operation id="1574" st_id="168" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:52  %tmp_632_i12 = icmp eq i4 %tmp_131, -6

]]></Node>
<StgValue><ssdm name="tmp_632_i12"/></StgValue>
</operation>

<operation id="1575" st_id="168" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:53  %tmp_631_i12 = select i1 %tmp_632_i12, float 0x3FD20F95C0000000, float 0xBFDD914080000000

]]></Node>
<StgValue><ssdm name="tmp_631_i12"/></StgValue>
</operation>

<operation id="1576" st_id="168" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:54  %tmp_216 = or i1 %tmp_632_i12, %tmp_630_i12

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="1577" st_id="168" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:55  %tmp_633_i12 = select i1 %tmp_216, float %tmp_631_i12, float %tmp_629_i12

]]></Node>
<StgValue><ssdm name="tmp_633_i12"/></StgValue>
</operation>

<operation id="1578" st_id="168" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:56  %tmp_634_i12 = icmp eq i4 %tmp_131, -5

]]></Node>
<StgValue><ssdm name="tmp_634_i12"/></StgValue>
</operation>

<operation id="1579" st_id="168" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:57  %tmp_636_i12 = icmp eq i4 %tmp_131, -4

]]></Node>
<StgValue><ssdm name="tmp_636_i12"/></StgValue>
</operation>

<operation id="1580" st_id="168" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:58  %tmp_635_i12 = select i1 %tmp_636_i12, float 0x3FA2D46C60000000, float 0x3FC703A460000000

]]></Node>
<StgValue><ssdm name="tmp_635_i12"/></StgValue>
</operation>

<operation id="1581" st_id="168" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:59  %tmp_217 = or i1 %tmp_636_i12, %tmp_634_i12

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="1582" st_id="168" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:60  %tmp_637_i12 = select i1 %tmp_217, float %tmp_635_i12, float %tmp_633_i12

]]></Node>
<StgValue><ssdm name="tmp_637_i12"/></StgValue>
</operation>

<operation id="1583" st_id="168" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:61  %tmp_638_i12 = icmp eq i4 %tmp_131, -3

]]></Node>
<StgValue><ssdm name="tmp_638_i12"/></StgValue>
</operation>

<operation id="1584" st_id="168" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:62  %tmp_640_i12 = icmp eq i4 %tmp_131, -2

]]></Node>
<StgValue><ssdm name="tmp_640_i12"/></StgValue>
</operation>

<operation id="1585" st_id="168" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:63  %tmp_639_i12 = select i1 %tmp_640_i12, float 0xBFAD0FAD80000000, float 0x3FDC5862A0000000

]]></Node>
<StgValue><ssdm name="tmp_639_i12"/></StgValue>
</operation>

<operation id="1586" st_id="168" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:64  %tmp_218 = or i1 %tmp_640_i12, %tmp_638_i12

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="1587" st_id="168" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:65  %merge_i12 = select i1 %tmp_218, float %tmp_639_i12, float %tmp_637_i12

]]></Node>
<StgValue><ssdm name="merge_i12"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="1588" st_id="169" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp_36_1_7 = fmul float %tmp_211, %merge_i12

]]></Node>
<StgValue><ssdm name="tmp_36_1_7"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="1589" st_id="170" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp_36_1_7 = fmul float %tmp_211, %merge_i12

]]></Node>
<StgValue><ssdm name="tmp_36_1_7"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="1590" st_id="171" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp_36_1_7 = fmul float %tmp_211, %merge_i12

]]></Node>
<StgValue><ssdm name="tmp_36_1_7"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="1591" st_id="172" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp_36_1_7 = fmul float %tmp_211, %merge_i12

]]></Node>
<StgValue><ssdm name="tmp_36_1_7"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="1592" st_id="173" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp_36_1_7 = fmul float %tmp_211, %merge_i12

]]></Node>
<StgValue><ssdm name="tmp_36_1_7"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="1593" st_id="174" stage="8" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_1_7 = fadd float %sum1_1_7, %tmp_36_1_7

]]></Node>
<StgValue><ssdm name="sum_1_1_7"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="1594" st_id="175" stage="7" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_1_7 = fadd float %sum1_1_7, %tmp_36_1_7

]]></Node>
<StgValue><ssdm name="sum_1_1_7"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="1595" st_id="176" stage="6" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_1_7 = fadd float %sum1_1_7, %tmp_36_1_7

]]></Node>
<StgValue><ssdm name="sum_1_1_7"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="1596" st_id="177" stage="5" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_1_7 = fadd float %sum1_1_7, %tmp_36_1_7

]]></Node>
<StgValue><ssdm name="sum_1_1_7"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="1597" st_id="178" stage="4" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_1_7 = fadd float %sum1_1_7, %tmp_36_1_7

]]></Node>
<StgValue><ssdm name="sum_1_1_7"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="1598" st_id="179" stage="3" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_1_7 = fadd float %sum1_1_7, %tmp_36_1_7

]]></Node>
<StgValue><ssdm name="sum_1_1_7"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="1599" st_id="180" stage="2" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_1_7 = fadd float %sum1_1_7, %tmp_36_1_7

]]></Node>
<StgValue><ssdm name="sum_1_1_7"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="1600" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_127 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="1601" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1602" st_id="181" stage="1" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_1_7 = fadd float %sum1_1_7, %tmp_36_1_7

]]></Node>
<StgValue><ssdm name="sum_1_1_7"/></StgValue>
</operation>

<operation id="1603" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:68  %empty_69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_127)

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="1604" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="0" op_0_bw="0">
<![CDATA[
:69  br label %.preheader16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="1605" st_id="182" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2045">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  store float %sum1_1_7, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1606" st_id="182" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2045">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %j_14_1_7 = add i64 %j_1, 8

]]></Node>
<StgValue><ssdm name="j_14_1_7"/></StgValue>
</operation>

<operation id="1607" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2045">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="1608" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2046">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader33:0  %j_2 = phi i64 [ %j_14_2_7, %44 ], [ 0, %.preheader33.preheader ]

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="1609" st_id="183" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2046">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33:1  %exitcond1_2 = icmp eq i64 %j_2, 1

]]></Node>
<StgValue><ssdm name="exitcond1_2"/></StgValue>
</operation>

<operation id="1610" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2046">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader33:2  br i1 %exitcond1_2, label %46, label %.preheader15.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1611" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2048">
<or_exp><and_exp><literal name="exitcond1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="4" op_0_bw="64">
<![CDATA[
.preheader15.preheader:0  %tmp_291 = trunc i64 %j_2 to i4

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="1612" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2048">
<or_exp><and_exp><literal name="exitcond1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="0" op_0_bw="0">
<![CDATA[
.preheader15.preheader:1  br label %.preheader15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="1613" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader15:0  %sum1_2 = phi float [ %sum_1_2, %33 ], [ 0xBFA3F6A9E0000000, %.preheader15.preheader ]

]]></Node>
<StgValue><ssdm name="sum1_2"/></StgValue>
</operation>

<operation id="1614" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader15:1  %k_s = phi i5 [ %k_2_2, %33 ], [ 0, %.preheader15.preheader ]

]]></Node>
<StgValue><ssdm name="k_s"/></StgValue>
</operation>

<operation id="1615" st_id="184" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader15:2  %exitcond_2 = icmp eq i5 %k_s, -16

]]></Node>
<StgValue><ssdm name="exitcond_2"/></StgValue>
</operation>

<operation id="1616" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader15:3  %empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="1617" st_id="184" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader15:4  %k_2_2 = add i5 %k_s, 1

]]></Node>
<StgValue><ssdm name="k_2_2"/></StgValue>
</operation>

<operation id="1618" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader15:5  br i1 %exitcond_2, label %32, label %33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1619" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="4" op_0_bw="5">
<![CDATA[
:0  %tmp_298 = trunc i5 %k_s to i4

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="1620" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="3" op_0_bw="5">
<![CDATA[
:3  %tmp_299 = trunc i5 %k_s to i3

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="1621" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_19 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %k_s, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="1622" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:6  %newIndex4 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 1, i2 %tmp_19)

]]></Node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>

<operation id="1623" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="64" op_0_bw="6">
<![CDATA[
:7  %newIndex23_cast = zext i6 %newIndex4 to i64

]]></Node>
<StgValue><ssdm name="newIndex23_cast"/></StgValue>
</operation>

<operation id="1624" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %A_addr_9 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex23_cast

]]></Node>
<StgValue><ssdm name="A_addr_9"/></StgValue>
</operation>

<operation id="1625" st_id="184" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="1">
<![CDATA[
:9  %A_load_9 = load float* %A_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_load_9"/></StgValue>
</operation>

<operation id="1626" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %A1_addr_9 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex23_cast

]]></Node>
<StgValue><ssdm name="A1_addr_9"/></StgValue>
</operation>

<operation id="1627" st_id="184" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="1">
<![CDATA[
:11  %A1_load_9 = load float* %A1_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A1_load_9"/></StgValue>
</operation>

<operation id="1628" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %A2_addr_9 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex23_cast

]]></Node>
<StgValue><ssdm name="A2_addr_9"/></StgValue>
</operation>

<operation id="1629" st_id="184" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="1">
<![CDATA[
:13  %A2_load_9 = load float* %A2_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A2_load_9"/></StgValue>
</operation>

<operation id="1630" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %A3_addr_9 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex23_cast

]]></Node>
<StgValue><ssdm name="A3_addr_9"/></StgValue>
</operation>

<operation id="1631" st_id="184" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="1">
<![CDATA[
:15  %A3_load_9 = load float* %A3_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A3_load_9"/></StgValue>
</operation>

<operation id="1632" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %A4_addr_9 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex23_cast

]]></Node>
<StgValue><ssdm name="A4_addr_9"/></StgValue>
</operation>

<operation id="1633" st_id="184" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="32" op_0_bw="1">
<![CDATA[
:17  %A4_load_9 = load float* %A4_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A4_load_9"/></StgValue>
</operation>

<operation id="1634" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %A5_addr_9 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex23_cast

]]></Node>
<StgValue><ssdm name="A5_addr_9"/></StgValue>
</operation>

<operation id="1635" st_id="184" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="1">
<![CDATA[
:19  %A5_load_9 = load float* %A5_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A5_load_9"/></StgValue>
</operation>

<operation id="1636" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %A6_addr_9 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex23_cast

]]></Node>
<StgValue><ssdm name="A6_addr_9"/></StgValue>
</operation>

<operation id="1637" st_id="184" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="32" op_0_bw="1">
<![CDATA[
:21  %A6_load_9 = load float* %A6_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A6_load_9"/></StgValue>
</operation>

<operation id="1638" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %A7_addr_9 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex23_cast

]]></Node>
<StgValue><ssdm name="A7_addr_9"/></StgValue>
</operation>

<operation id="1639" st_id="184" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="32" op_0_bw="1">
<![CDATA[
:23  %A7_load_9 = load float* %A7_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A7_load_9"/></StgValue>
</operation>

<operation id="1640" st_id="184" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:25  %sum8_2 = add i4 %tmp_291, %tmp_298

]]></Node>
<StgValue><ssdm name="sum8_2"/></StgValue>
</operation>

<operation id="1641" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
:26  %tmp_300 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %sum8_2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="1642" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
:27  %tmp_60 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_299, i1 %tmp_300)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1643" st_id="184" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:28  %tmp_i9 = icmp eq i4 %tmp_60, 0

]]></Node>
<StgValue><ssdm name="tmp_i9"/></StgValue>
</operation>

<operation id="1644" st_id="184" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  %tmp_i9_71 = select i1 %tmp_i9, float 0x3F93ED63C0000000, float 0x3FE29BDA40000000

]]></Node>
<StgValue><ssdm name="tmp_i9_71"/></StgValue>
</operation>

<operation id="1645" st_id="184" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:30  %tmp_614_i9 = icmp eq i4 %tmp_60, 1

]]></Node>
<StgValue><ssdm name="tmp_614_i9"/></StgValue>
</operation>

<operation id="1646" st_id="184" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:31  %tmp_616_i9 = icmp eq i4 %tmp_60, 2

]]></Node>
<StgValue><ssdm name="tmp_616_i9"/></StgValue>
</operation>

<operation id="1647" st_id="184" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:32  %tmp_615_i9 = select i1 %tmp_616_i9, float 0x3FE2372C60000000, float 0x3FE09868E0000000

]]></Node>
<StgValue><ssdm name="tmp_615_i9"/></StgValue>
</operation>

<operation id="1648" st_id="184" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:33  %tmp_110 = or i1 %tmp_616_i9, %tmp_614_i9

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="1649" st_id="184" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:34  %tmp_617_i9 = select i1 %tmp_110, float %tmp_615_i9, float %tmp_i9_71

]]></Node>
<StgValue><ssdm name="tmp_617_i9"/></StgValue>
</operation>

<operation id="1650" st_id="184" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:35  %tmp_618_i9 = icmp eq i4 %tmp_60, 3

]]></Node>
<StgValue><ssdm name="tmp_618_i9"/></StgValue>
</operation>

<operation id="1651" st_id="184" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:36  %tmp_620_i9 = icmp eq i4 %tmp_60, 4

]]></Node>
<StgValue><ssdm name="tmp_620_i9"/></StgValue>
</operation>

<operation id="1652" st_id="184" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:37  %tmp_619_i8 = select i1 %tmp_620_i9, float 0x3FE06178C0000000, float 0x3FB370E260000000

]]></Node>
<StgValue><ssdm name="tmp_619_i8"/></StgValue>
</operation>

<operation id="1653" st_id="184" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:38  %tmp_111 = or i1 %tmp_620_i9, %tmp_618_i9

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="1654" st_id="184" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:39  %tmp_621_i9 = select i1 %tmp_111, float %tmp_619_i8, float %tmp_617_i9

]]></Node>
<StgValue><ssdm name="tmp_621_i9"/></StgValue>
</operation>

<operation id="1655" st_id="184" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:40  %tmp_622_i9 = icmp eq i4 %tmp_60, 5

]]></Node>
<StgValue><ssdm name="tmp_622_i9"/></StgValue>
</operation>

<operation id="1656" st_id="184" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:41  %tmp_624_i9 = icmp eq i4 %tmp_60, 6

]]></Node>
<StgValue><ssdm name="tmp_624_i9"/></StgValue>
</operation>

<operation id="1657" st_id="184" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:45  %tmp_626_i9 = icmp eq i4 %tmp_60, 7

]]></Node>
<StgValue><ssdm name="tmp_626_i9"/></StgValue>
</operation>

<operation id="1658" st_id="184" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:46  %tmp_628_i9 = icmp eq i4 %tmp_60, -8

]]></Node>
<StgValue><ssdm name="tmp_628_i9"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="1659" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="64" op_0_bw="3">
<![CDATA[
:4  %arrayNo10 = zext i3 %tmp_299 to i64

]]></Node>
<StgValue><ssdm name="arrayNo10"/></StgValue>
</operation>

<operation id="1660" st_id="185" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="1">
<![CDATA[
:9  %A_load_9 = load float* %A_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_load_9"/></StgValue>
</operation>

<operation id="1661" st_id="185" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="1">
<![CDATA[
:11  %A1_load_9 = load float* %A1_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A1_load_9"/></StgValue>
</operation>

<operation id="1662" st_id="185" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="1">
<![CDATA[
:13  %A2_load_9 = load float* %A2_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A2_load_9"/></StgValue>
</operation>

<operation id="1663" st_id="185" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="1">
<![CDATA[
:15  %A3_load_9 = load float* %A3_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A3_load_9"/></StgValue>
</operation>

<operation id="1664" st_id="185" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="32" op_0_bw="1">
<![CDATA[
:17  %A4_load_9 = load float* %A4_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A4_load_9"/></StgValue>
</operation>

<operation id="1665" st_id="185" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="1">
<![CDATA[
:19  %A5_load_9 = load float* %A5_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A5_load_9"/></StgValue>
</operation>

<operation id="1666" st_id="185" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="32" op_0_bw="1">
<![CDATA[
:21  %A6_load_9 = load float* %A6_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A6_load_9"/></StgValue>
</operation>

<operation id="1667" st_id="185" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="32" op_0_bw="1">
<![CDATA[
:23  %A7_load_9 = load float* %A7_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A7_load_9"/></StgValue>
</operation>

<operation id="1668" st_id="185" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:24  %tmp_108 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_9, float %A1_load_9, float %A2_load_9, float %A3_load_9, float %A4_load_9, float %A5_load_9, float %A6_load_9, float %A7_load_9, i64 %arrayNo10)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="1669" st_id="185" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:42  %tmp_623_i9 = select i1 %tmp_624_i9, float 0xBFD3EDED60000000, float 0xBFE455C440000000

]]></Node>
<StgValue><ssdm name="tmp_623_i9"/></StgValue>
</operation>

<operation id="1670" st_id="185" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:43  %tmp_114 = or i1 %tmp_624_i9, %tmp_622_i9

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="1671" st_id="185" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:44  %tmp_625_i9 = select i1 %tmp_114, float %tmp_623_i9, float %tmp_621_i9

]]></Node>
<StgValue><ssdm name="tmp_625_i9"/></StgValue>
</operation>

<operation id="1672" st_id="185" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:47  %tmp_627_i9 = select i1 %tmp_628_i9, float 0xBFD2F8EFE0000000, float 0x3FCDFB8E80000000

]]></Node>
<StgValue><ssdm name="tmp_627_i9"/></StgValue>
</operation>

<operation id="1673" st_id="185" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:48  %tmp_116 = or i1 %tmp_628_i9, %tmp_626_i9

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="1674" st_id="185" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:49  %tmp_629_i9 = select i1 %tmp_116, float %tmp_627_i9, float %tmp_625_i9

]]></Node>
<StgValue><ssdm name="tmp_629_i9"/></StgValue>
</operation>

<operation id="1675" st_id="185" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:50  %tmp_630_i9 = icmp eq i4 %tmp_60, -7

]]></Node>
<StgValue><ssdm name="tmp_630_i9"/></StgValue>
</operation>

<operation id="1676" st_id="185" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:51  %tmp_632_i9 = icmp eq i4 %tmp_60, -6

]]></Node>
<StgValue><ssdm name="tmp_632_i9"/></StgValue>
</operation>

<operation id="1677" st_id="185" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:52  %tmp_631_i9 = select i1 %tmp_632_i9, float 0x3FD20F95C0000000, float 0xBFDD914080000000

]]></Node>
<StgValue><ssdm name="tmp_631_i9"/></StgValue>
</operation>

<operation id="1678" st_id="185" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:53  %tmp_117 = or i1 %tmp_632_i9, %tmp_630_i9

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="1679" st_id="185" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:54  %tmp_633_i9 = select i1 %tmp_117, float %tmp_631_i9, float %tmp_629_i9

]]></Node>
<StgValue><ssdm name="tmp_633_i9"/></StgValue>
</operation>

<operation id="1680" st_id="185" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:55  %tmp_634_i9 = icmp eq i4 %tmp_60, -5

]]></Node>
<StgValue><ssdm name="tmp_634_i9"/></StgValue>
</operation>

<operation id="1681" st_id="185" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:56  %tmp_636_i9 = icmp eq i4 %tmp_60, -4

]]></Node>
<StgValue><ssdm name="tmp_636_i9"/></StgValue>
</operation>

<operation id="1682" st_id="185" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:57  %tmp_635_i9 = select i1 %tmp_636_i9, float 0x3FA2D46C60000000, float 0x3FC703A460000000

]]></Node>
<StgValue><ssdm name="tmp_635_i9"/></StgValue>
</operation>

<operation id="1683" st_id="185" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:58  %tmp_119 = or i1 %tmp_636_i9, %tmp_634_i9

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="1684" st_id="185" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:59  %tmp_637_i9 = select i1 %tmp_119, float %tmp_635_i9, float %tmp_633_i9

]]></Node>
<StgValue><ssdm name="tmp_637_i9"/></StgValue>
</operation>

<operation id="1685" st_id="185" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:60  %tmp_638_i9 = icmp eq i4 %tmp_60, -3

]]></Node>
<StgValue><ssdm name="tmp_638_i9"/></StgValue>
</operation>

<operation id="1686" st_id="185" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:61  %tmp_640_i9 = icmp eq i4 %tmp_60, -2

]]></Node>
<StgValue><ssdm name="tmp_640_i9"/></StgValue>
</operation>

<operation id="1687" st_id="185" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:62  %tmp_639_i9 = select i1 %tmp_640_i9, float 0xBFAD0FAD80000000, float 0x3FDC5862A0000000

]]></Node>
<StgValue><ssdm name="tmp_639_i9"/></StgValue>
</operation>

<operation id="1688" st_id="185" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:63  %tmp_120 = or i1 %tmp_640_i9, %tmp_638_i9

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="1689" st_id="185" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:64  %merge_i9 = select i1 %tmp_120, float %tmp_639_i9, float %tmp_637_i9

]]></Node>
<StgValue><ssdm name="merge_i9"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="1690" st_id="186" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %tmp_36_2 = fmul float %tmp_108, %merge_i9

]]></Node>
<StgValue><ssdm name="tmp_36_2"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="1691" st_id="187" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %tmp_36_2 = fmul float %tmp_108, %merge_i9

]]></Node>
<StgValue><ssdm name="tmp_36_2"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="1692" st_id="188" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %tmp_36_2 = fmul float %tmp_108, %merge_i9

]]></Node>
<StgValue><ssdm name="tmp_36_2"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="1693" st_id="189" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %tmp_36_2 = fmul float %tmp_108, %merge_i9

]]></Node>
<StgValue><ssdm name="tmp_36_2"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="1694" st_id="190" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %tmp_36_2 = fmul float %tmp_108, %merge_i9

]]></Node>
<StgValue><ssdm name="tmp_36_2"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="1695" st_id="191" stage="8" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %sum_1_2 = fadd float %sum1_2, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="1696" st_id="192" stage="7" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %sum_1_2 = fadd float %sum1_2, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="1697" st_id="193" stage="6" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %sum_1_2 = fadd float %sum1_2, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="1698" st_id="194" stage="5" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %sum_1_2 = fadd float %sum1_2, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="1699" st_id="195" stage="4" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %sum_1_2 = fadd float %sum1_2, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="1700" st_id="196" stage="3" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %sum_1_2 = fadd float %sum1_2, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="1701" st_id="197" stage="2" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %sum_1_2 = fadd float %sum1_2, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="1702" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_58 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1703" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1704" st_id="198" stage="1" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %sum_1_2 = fadd float %sum1_2, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="1705" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:67  %empty_72 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_58)

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="1706" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="0" op_0_bw="0">
<![CDATA[
:68  br label %.preheader15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="1707" st_id="199" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2049">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  store float %sum1_2, float* %C_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1708" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2049">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %j_14_2_s = or i64 %j_2, 1

]]></Node>
<StgValue><ssdm name="j_14_2_s"/></StgValue>
</operation>

<operation id="1709" st_id="199" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2049">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %exitcond1_2_1 = icmp eq i64 %j_14_2_s, 1

]]></Node>
<StgValue><ssdm name="exitcond1_2_1"/></StgValue>
</operation>

<operation id="1710" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2049">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1_2_1, label %46, label %.preheader14.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1711" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2051">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond1_2" val="0"/>
<literal name="exitcond1_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="0" op_0_bw="0">
<![CDATA[
.preheader14.preheader:0  br label %.preheader14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1712" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2054">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond1_2" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond1_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %i_33_2 = or i64 %i, 3

]]></Node>
<StgValue><ssdm name="i_33_2"/></StgValue>
</operation>

<operation id="1713" st_id="199" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2054">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond1_2" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond1_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %exitcond2_3 = icmp eq i64 %i_33_2, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond2_3"/></StgValue>
</operation>

<operation id="1714" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2054">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond1_2" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond1_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %exitcond2_3, label %62, label %.preheader32.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1715" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2056">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond1_2" val="1"/>
<literal name="exitcond2_3" val="0"/>
</and_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond1_2_1" val="1"/>
<literal name="exitcond2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="0" op_0_bw="0">
<![CDATA[
.preheader32.preheader:0  br label %.preheader32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1716" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2061">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp><and_exp><literal name="exitcond2_1" val="1"/>
</and_exp><and_exp><literal name="exitcond2_2" val="1"/>
</and_exp><and_exp><literal name="exitcond1_2" val="1"/>
<literal name="exitcond2_3" val="1"/>
</and_exp><and_exp><literal name="exitcond1_2_1" val="1"/>
<literal name="exitcond2_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2146" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="1717" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader14:0  %k_214_1 = phi i5 [ %k_2_2_1, %34 ], [ 0, %.preheader14.preheader ]

]]></Node>
<StgValue><ssdm name="k_214_1"/></StgValue>
</operation>

<operation id="1718" st_id="200" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader14:1  %exitcond_2_1 = icmp eq i5 %k_214_1, -16

]]></Node>
<StgValue><ssdm name="exitcond_2_1"/></StgValue>
</operation>

<operation id="1719" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader14:2  %empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="1720" st_id="200" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader14:3  %k_2_2_1 = add i5 %k_214_1, 1

]]></Node>
<StgValue><ssdm name="k_2_2_1"/></StgValue>
</operation>

<operation id="1721" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader14:4  br i1 %exitcond_2_1, label %.preheader13.preheader, label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1722" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2063">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="3" op_0_bw="5">
<![CDATA[
:2  %tmp_306 = trunc i5 %k_214_1 to i3

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="1723" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2063">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_21 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %k_214_1, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="1724" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2063">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:5  %newIndex6 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 1, i2 %tmp_21)

]]></Node>
<StgValue><ssdm name="newIndex6"/></StgValue>
</operation>

<operation id="1725" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2063">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="64" op_0_bw="6">
<![CDATA[
:6  %newIndex30_cast = zext i6 %newIndex6 to i64

]]></Node>
<StgValue><ssdm name="newIndex30_cast"/></StgValue>
</operation>

<operation id="1726" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2063">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %A_addr_12 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex30_cast

]]></Node>
<StgValue><ssdm name="A_addr_12"/></StgValue>
</operation>

<operation id="1727" st_id="200" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2063">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="1">
<![CDATA[
:8  %A_load_12 = load float* %A_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A_load_12"/></StgValue>
</operation>

<operation id="1728" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2063">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %A1_addr_12 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex30_cast

]]></Node>
<StgValue><ssdm name="A1_addr_12"/></StgValue>
</operation>

<operation id="1729" st_id="200" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2063">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="1">
<![CDATA[
:10  %A1_load_12 = load float* %A1_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A1_load_12"/></StgValue>
</operation>

<operation id="1730" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2063">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %A2_addr_12 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex30_cast

]]></Node>
<StgValue><ssdm name="A2_addr_12"/></StgValue>
</operation>

<operation id="1731" st_id="200" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2063">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="1">
<![CDATA[
:12  %A2_load_12 = load float* %A2_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A2_load_12"/></StgValue>
</operation>

<operation id="1732" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2063">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %A3_addr_12 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex30_cast

]]></Node>
<StgValue><ssdm name="A3_addr_12"/></StgValue>
</operation>

<operation id="1733" st_id="200" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2063">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="1">
<![CDATA[
:14  %A3_load_12 = load float* %A3_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A3_load_12"/></StgValue>
</operation>

<operation id="1734" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2063">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %A4_addr_12 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex30_cast

]]></Node>
<StgValue><ssdm name="A4_addr_12"/></StgValue>
</operation>

<operation id="1735" st_id="200" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2063">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="1">
<![CDATA[
:16  %A4_load_12 = load float* %A4_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A4_load_12"/></StgValue>
</operation>

<operation id="1736" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2063">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %A5_addr_12 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex30_cast

]]></Node>
<StgValue><ssdm name="A5_addr_12"/></StgValue>
</operation>

<operation id="1737" st_id="200" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2063">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="1">
<![CDATA[
:18  %A5_load_12 = load float* %A5_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A5_load_12"/></StgValue>
</operation>

<operation id="1738" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2063">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %A6_addr_12 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex30_cast

]]></Node>
<StgValue><ssdm name="A6_addr_12"/></StgValue>
</operation>

<operation id="1739" st_id="200" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2063">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="1">
<![CDATA[
:20  %A6_load_12 = load float* %A6_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A6_load_12"/></StgValue>
</operation>

<operation id="1740" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2063">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %A7_addr_12 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex30_cast

]]></Node>
<StgValue><ssdm name="A7_addr_12"/></StgValue>
</operation>

<operation id="1741" st_id="200" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2063">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="1">
<![CDATA[
:22  %A7_load_12 = load float* %A7_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A7_load_12"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="1742" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2064">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_67 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="1743" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2064">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1744" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2064">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="64" op_0_bw="3">
<![CDATA[
:3  %arrayNo13 = zext i3 %tmp_306 to i64

]]></Node>
<StgValue><ssdm name="arrayNo13"/></StgValue>
</operation>

<operation id="1745" st_id="201" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2064">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="1">
<![CDATA[
:8  %A_load_12 = load float* %A_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A_load_12"/></StgValue>
</operation>

<operation id="1746" st_id="201" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2064">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="1">
<![CDATA[
:10  %A1_load_12 = load float* %A1_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A1_load_12"/></StgValue>
</operation>

<operation id="1747" st_id="201" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2064">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="1">
<![CDATA[
:12  %A2_load_12 = load float* %A2_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A2_load_12"/></StgValue>
</operation>

<operation id="1748" st_id="201" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2064">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="1">
<![CDATA[
:14  %A3_load_12 = load float* %A3_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A3_load_12"/></StgValue>
</operation>

<operation id="1749" st_id="201" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2064">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="1">
<![CDATA[
:16  %A4_load_12 = load float* %A4_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A4_load_12"/></StgValue>
</operation>

<operation id="1750" st_id="201" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2064">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="1">
<![CDATA[
:18  %A5_load_12 = load float* %A5_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A5_load_12"/></StgValue>
</operation>

<operation id="1751" st_id="201" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2064">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="1">
<![CDATA[
:20  %A6_load_12 = load float* %A6_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A6_load_12"/></StgValue>
</operation>

<operation id="1752" st_id="201" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2064">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="1">
<![CDATA[
:22  %A7_load_12 = load float* %A7_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A7_load_12"/></StgValue>
</operation>

<operation id="1753" st_id="201" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2064">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:23  %tmp_247 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_12, float %A1_load_12, float %A2_load_12, float %A3_load_12, float %A4_load_12, float %A5_load_12, float %A6_load_12, float %A7_load_12, i64 %arrayNo13)

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="1754" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2064">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:24  %empty_74 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_67)

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="1755" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2064">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="0" op_0_bw="0">
<![CDATA[
:25  br label %.preheader14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="1756" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2065">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.preheader:0  br label %.preheader13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="1757" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2066">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader13:0  %k_214_2 = phi i5 [ %k_2_2_2, %35 ], [ 0, %.preheader13.preheader ]

]]></Node>
<StgValue><ssdm name="k_214_2"/></StgValue>
</operation>

<operation id="1758" st_id="203" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2066">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader13:1  %exitcond_2_2 = icmp eq i5 %k_214_2, -16

]]></Node>
<StgValue><ssdm name="exitcond_2_2"/></StgValue>
</operation>

<operation id="1759" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2066">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader13:2  %empty_75 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="1760" st_id="203" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2066">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader13:3  %k_2_2_2 = add i5 %k_214_2, 1

]]></Node>
<StgValue><ssdm name="k_2_2_2"/></StgValue>
</operation>

<operation id="1761" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2066">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader13:4  br i1 %exitcond_2_2, label %.preheader12.preheader, label %35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1762" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2067">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="3" op_0_bw="5">
<![CDATA[
:2  %tmp_316 = trunc i5 %k_214_2 to i3

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="1763" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2067">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_23 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %k_214_2, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="1764" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2067">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:5  %newIndex8 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 1, i2 %tmp_23)

]]></Node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>

<operation id="1765" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2067">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="64" op_0_bw="6">
<![CDATA[
:6  %newIndex37_cast = zext i6 %newIndex8 to i64

]]></Node>
<StgValue><ssdm name="newIndex37_cast"/></StgValue>
</operation>

<operation id="1766" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2067">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %A_addr_15 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex37_cast

]]></Node>
<StgValue><ssdm name="A_addr_15"/></StgValue>
</operation>

<operation id="1767" st_id="203" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2067">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="1">
<![CDATA[
:8  %A_load_15 = load float* %A_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A_load_15"/></StgValue>
</operation>

<operation id="1768" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2067">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %A1_addr_15 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex37_cast

]]></Node>
<StgValue><ssdm name="A1_addr_15"/></StgValue>
</operation>

<operation id="1769" st_id="203" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2067">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="1">
<![CDATA[
:10  %A1_load_15 = load float* %A1_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A1_load_15"/></StgValue>
</operation>

<operation id="1770" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2067">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %A2_addr_15 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex37_cast

]]></Node>
<StgValue><ssdm name="A2_addr_15"/></StgValue>
</operation>

<operation id="1771" st_id="203" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2067">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="1">
<![CDATA[
:12  %A2_load_15 = load float* %A2_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A2_load_15"/></StgValue>
</operation>

<operation id="1772" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2067">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %A3_addr_15 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex37_cast

]]></Node>
<StgValue><ssdm name="A3_addr_15"/></StgValue>
</operation>

<operation id="1773" st_id="203" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2067">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="1">
<![CDATA[
:14  %A3_load_15 = load float* %A3_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A3_load_15"/></StgValue>
</operation>

<operation id="1774" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2067">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %A4_addr_15 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex37_cast

]]></Node>
<StgValue><ssdm name="A4_addr_15"/></StgValue>
</operation>

<operation id="1775" st_id="203" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2067">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="32" op_0_bw="1">
<![CDATA[
:16  %A4_load_15 = load float* %A4_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A4_load_15"/></StgValue>
</operation>

<operation id="1776" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2067">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %A5_addr_15 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex37_cast

]]></Node>
<StgValue><ssdm name="A5_addr_15"/></StgValue>
</operation>

<operation id="1777" st_id="203" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2067">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="1">
<![CDATA[
:18  %A5_load_15 = load float* %A5_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A5_load_15"/></StgValue>
</operation>

<operation id="1778" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2067">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %A6_addr_15 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex37_cast

]]></Node>
<StgValue><ssdm name="A6_addr_15"/></StgValue>
</operation>

<operation id="1779" st_id="203" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2067">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="1">
<![CDATA[
:20  %A6_load_15 = load float* %A6_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A6_load_15"/></StgValue>
</operation>

<operation id="1780" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2067">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %A7_addr_15 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex37_cast

]]></Node>
<StgValue><ssdm name="A7_addr_15"/></StgValue>
</operation>

<operation id="1781" st_id="203" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2067">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="1">
<![CDATA[
:22  %A7_load_15 = load float* %A7_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A7_load_15"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="1782" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_85 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1783" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1784" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="64" op_0_bw="3">
<![CDATA[
:3  %arrayNo16 = zext i3 %tmp_316 to i64

]]></Node>
<StgValue><ssdm name="arrayNo16"/></StgValue>
</operation>

<operation id="1785" st_id="204" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="1">
<![CDATA[
:8  %A_load_15 = load float* %A_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A_load_15"/></StgValue>
</operation>

<operation id="1786" st_id="204" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="1">
<![CDATA[
:10  %A1_load_15 = load float* %A1_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A1_load_15"/></StgValue>
</operation>

<operation id="1787" st_id="204" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="1">
<![CDATA[
:12  %A2_load_15 = load float* %A2_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A2_load_15"/></StgValue>
</operation>

<operation id="1788" st_id="204" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="1">
<![CDATA[
:14  %A3_load_15 = load float* %A3_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A3_load_15"/></StgValue>
</operation>

<operation id="1789" st_id="204" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="32" op_0_bw="1">
<![CDATA[
:16  %A4_load_15 = load float* %A4_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A4_load_15"/></StgValue>
</operation>

<operation id="1790" st_id="204" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="1">
<![CDATA[
:18  %A5_load_15 = load float* %A5_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A5_load_15"/></StgValue>
</operation>

<operation id="1791" st_id="204" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="1">
<![CDATA[
:20  %A6_load_15 = load float* %A6_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A6_load_15"/></StgValue>
</operation>

<operation id="1792" st_id="204" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="1">
<![CDATA[
:22  %A7_load_15 = load float* %A7_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A7_load_15"/></StgValue>
</operation>

<operation id="1793" st_id="204" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:23  %tmp_271 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_15, float %A1_load_15, float %A2_load_15, float %A3_load_15, float %A4_load_15, float %A5_load_15, float %A6_load_15, float %A7_load_15, i64 %arrayNo16)

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="1794" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:24  %empty_76 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_85)

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="1795" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="0" op_0_bw="0">
<![CDATA[
:25  br label %.preheader13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="1796" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2069">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.preheader:0  br label %.preheader12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="1797" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2070">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader12:0  %k_214_3 = phi i5 [ %k_2_2_3, %37 ], [ 0, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="k_214_3"/></StgValue>
</operation>

<operation id="1798" st_id="206" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2070">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader12:1  %exitcond_2_3 = icmp eq i5 %k_214_3, -16

]]></Node>
<StgValue><ssdm name="exitcond_2_3"/></StgValue>
</operation>

<operation id="1799" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2070">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader12:2  %empty_77 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="1800" st_id="206" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2070">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader12:3  %k_2_2_3 = add i5 %k_214_3, 1

]]></Node>
<StgValue><ssdm name="k_2_2_3"/></StgValue>
</operation>

<operation id="1801" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2070">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12:4  br i1 %exitcond_2_3, label %36, label %37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1802" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2071">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="3" op_0_bw="5">
<![CDATA[
:2  %tmp_325 = trunc i5 %k_214_3 to i3

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="1803" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2071">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_24 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %k_214_3, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="1804" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2071">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:5  %newIndex2 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 1, i2 %tmp_24)

]]></Node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>

<operation id="1805" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2071">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="64" op_0_bw="6">
<![CDATA[
:6  %newIndex43_cast = zext i6 %newIndex2 to i64

]]></Node>
<StgValue><ssdm name="newIndex43_cast"/></StgValue>
</operation>

<operation id="1806" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2071">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %A_addr_18 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex43_cast

]]></Node>
<StgValue><ssdm name="A_addr_18"/></StgValue>
</operation>

<operation id="1807" st_id="206" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2071">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="1">
<![CDATA[
:8  %A_load_18 = load float* %A_addr_18, align 4

]]></Node>
<StgValue><ssdm name="A_load_18"/></StgValue>
</operation>

<operation id="1808" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2071">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %A1_addr_18 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex43_cast

]]></Node>
<StgValue><ssdm name="A1_addr_18"/></StgValue>
</operation>

<operation id="1809" st_id="206" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2071">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="32" op_0_bw="1">
<![CDATA[
:10  %A1_load_18 = load float* %A1_addr_18, align 4

]]></Node>
<StgValue><ssdm name="A1_load_18"/></StgValue>
</operation>

<operation id="1810" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2071">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %A2_addr_18 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex43_cast

]]></Node>
<StgValue><ssdm name="A2_addr_18"/></StgValue>
</operation>

<operation id="1811" st_id="206" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2071">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="32" op_0_bw="1">
<![CDATA[
:12  %A2_load_18 = load float* %A2_addr_18, align 4

]]></Node>
<StgValue><ssdm name="A2_load_18"/></StgValue>
</operation>

<operation id="1812" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2071">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %A3_addr_18 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex43_cast

]]></Node>
<StgValue><ssdm name="A3_addr_18"/></StgValue>
</operation>

<operation id="1813" st_id="206" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2071">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="32" op_0_bw="1">
<![CDATA[
:14  %A3_load_18 = load float* %A3_addr_18, align 4

]]></Node>
<StgValue><ssdm name="A3_load_18"/></StgValue>
</operation>

<operation id="1814" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2071">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %A4_addr_18 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex43_cast

]]></Node>
<StgValue><ssdm name="A4_addr_18"/></StgValue>
</operation>

<operation id="1815" st_id="206" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2071">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="32" op_0_bw="1">
<![CDATA[
:16  %A4_load_18 = load float* %A4_addr_18, align 4

]]></Node>
<StgValue><ssdm name="A4_load_18"/></StgValue>
</operation>

<operation id="1816" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2071">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %A5_addr_18 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex43_cast

]]></Node>
<StgValue><ssdm name="A5_addr_18"/></StgValue>
</operation>

<operation id="1817" st_id="206" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2071">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="32" op_0_bw="1">
<![CDATA[
:18  %A5_load_18 = load float* %A5_addr_18, align 4

]]></Node>
<StgValue><ssdm name="A5_load_18"/></StgValue>
</operation>

<operation id="1818" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2071">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %A6_addr_18 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex43_cast

]]></Node>
<StgValue><ssdm name="A6_addr_18"/></StgValue>
</operation>

<operation id="1819" st_id="206" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2071">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="1">
<![CDATA[
:20  %A6_load_18 = load float* %A6_addr_18, align 4

]]></Node>
<StgValue><ssdm name="A6_load_18"/></StgValue>
</operation>

<operation id="1820" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2071">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %A7_addr_18 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex43_cast

]]></Node>
<StgValue><ssdm name="A7_addr_18"/></StgValue>
</operation>

<operation id="1821" st_id="206" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2071">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="32" op_0_bw="1">
<![CDATA[
:22  %A7_load_18 = load float* %A7_addr_18, align 4

]]></Node>
<StgValue><ssdm name="A7_load_18"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="1822" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2072">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_103 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="1823" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2072">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1824" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2072">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="64" op_0_bw="3">
<![CDATA[
:3  %arrayNo19 = zext i3 %tmp_325 to i64

]]></Node>
<StgValue><ssdm name="arrayNo19"/></StgValue>
</operation>

<operation id="1825" st_id="207" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2072">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="1">
<![CDATA[
:8  %A_load_18 = load float* %A_addr_18, align 4

]]></Node>
<StgValue><ssdm name="A_load_18"/></StgValue>
</operation>

<operation id="1826" st_id="207" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2072">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="32" op_0_bw="1">
<![CDATA[
:10  %A1_load_18 = load float* %A1_addr_18, align 4

]]></Node>
<StgValue><ssdm name="A1_load_18"/></StgValue>
</operation>

<operation id="1827" st_id="207" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2072">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="32" op_0_bw="1">
<![CDATA[
:12  %A2_load_18 = load float* %A2_addr_18, align 4

]]></Node>
<StgValue><ssdm name="A2_load_18"/></StgValue>
</operation>

<operation id="1828" st_id="207" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2072">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="32" op_0_bw="1">
<![CDATA[
:14  %A3_load_18 = load float* %A3_addr_18, align 4

]]></Node>
<StgValue><ssdm name="A3_load_18"/></StgValue>
</operation>

<operation id="1829" st_id="207" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2072">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="32" op_0_bw="1">
<![CDATA[
:16  %A4_load_18 = load float* %A4_addr_18, align 4

]]></Node>
<StgValue><ssdm name="A4_load_18"/></StgValue>
</operation>

<operation id="1830" st_id="207" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2072">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="32" op_0_bw="1">
<![CDATA[
:18  %A5_load_18 = load float* %A5_addr_18, align 4

]]></Node>
<StgValue><ssdm name="A5_load_18"/></StgValue>
</operation>

<operation id="1831" st_id="207" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2072">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="1">
<![CDATA[
:20  %A6_load_18 = load float* %A6_addr_18, align 4

]]></Node>
<StgValue><ssdm name="A6_load_18"/></StgValue>
</operation>

<operation id="1832" st_id="207" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2072">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="32" op_0_bw="1">
<![CDATA[
:22  %A7_load_18 = load float* %A7_addr_18, align 4

]]></Node>
<StgValue><ssdm name="A7_load_18"/></StgValue>
</operation>

<operation id="1833" st_id="207" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2072">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:23  %tmp_296 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_18, float %A1_load_18, float %A2_load_18, float %A3_load_18, float %A4_load_18, float %A5_load_18, float %A6_load_18, float %A7_load_18, i64 %arrayNo19)

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="1834" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2072">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:24  %empty_78 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_103)

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="1835" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2072">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="0" op_0_bw="0">
<![CDATA[
:25  br label %.preheader12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="1836" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %j_14_2_3 = or i4 %tmp_291, 4

]]></Node>
<StgValue><ssdm name="j_14_2_3"/></StgValue>
</operation>

<operation id="1837" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="1838" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader11:0  %sum1_2_4 = phi float [ %sum_1_2_4, %39 ], [ 0xBFA3F6A9E0000000, %36 ]

]]></Node>
<StgValue><ssdm name="sum1_2_4"/></StgValue>
</operation>

<operation id="1839" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader11:1  %k_214_4 = phi i5 [ %k_2_2_4, %39 ], [ 0, %36 ]

]]></Node>
<StgValue><ssdm name="k_214_4"/></StgValue>
</operation>

<operation id="1840" st_id="209" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader11:2  %exitcond_2_4 = icmp eq i5 %k_214_4, -16

]]></Node>
<StgValue><ssdm name="exitcond_2_4"/></StgValue>
</operation>

<operation id="1841" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader11:3  %empty_79 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="1842" st_id="209" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader11:4  %k_2_2_4 = add i5 %k_214_4, 1

]]></Node>
<StgValue><ssdm name="k_2_2_4"/></StgValue>
</operation>

<operation id="1843" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:5  br i1 %exitcond_2_4, label %38, label %39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1844" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="4" op_0_bw="5">
<![CDATA[
:0  %tmp_332 = trunc i5 %k_214_4 to i4

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="1845" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="3" op_0_bw="5">
<![CDATA[
:3  %tmp_333 = trunc i5 %k_214_4 to i3

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="1846" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_25 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %k_214_4, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1847" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:6  %newIndex5 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 1, i2 %tmp_25)

]]></Node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>

<operation id="1848" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="64" op_0_bw="6">
<![CDATA[
:7  %newIndex50_cast = zext i6 %newIndex5 to i64

]]></Node>
<StgValue><ssdm name="newIndex50_cast"/></StgValue>
</operation>

<operation id="1849" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %A_addr_21 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex50_cast

]]></Node>
<StgValue><ssdm name="A_addr_21"/></StgValue>
</operation>

<operation id="1850" st_id="209" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="1">
<![CDATA[
:9  %A_load_21 = load float* %A_addr_21, align 4

]]></Node>
<StgValue><ssdm name="A_load_21"/></StgValue>
</operation>

<operation id="1851" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %A1_addr_21 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex50_cast

]]></Node>
<StgValue><ssdm name="A1_addr_21"/></StgValue>
</operation>

<operation id="1852" st_id="209" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="32" op_0_bw="1">
<![CDATA[
:11  %A1_load_21 = load float* %A1_addr_21, align 4

]]></Node>
<StgValue><ssdm name="A1_load_21"/></StgValue>
</operation>

<operation id="1853" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %A2_addr_21 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex50_cast

]]></Node>
<StgValue><ssdm name="A2_addr_21"/></StgValue>
</operation>

<operation id="1854" st_id="209" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="32" op_0_bw="1">
<![CDATA[
:13  %A2_load_21 = load float* %A2_addr_21, align 4

]]></Node>
<StgValue><ssdm name="A2_load_21"/></StgValue>
</operation>

<operation id="1855" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %A3_addr_21 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex50_cast

]]></Node>
<StgValue><ssdm name="A3_addr_21"/></StgValue>
</operation>

<operation id="1856" st_id="209" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="1">
<![CDATA[
:15  %A3_load_21 = load float* %A3_addr_21, align 4

]]></Node>
<StgValue><ssdm name="A3_load_21"/></StgValue>
</operation>

<operation id="1857" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %A4_addr_21 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex50_cast

]]></Node>
<StgValue><ssdm name="A4_addr_21"/></StgValue>
</operation>

<operation id="1858" st_id="209" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="32" op_0_bw="1">
<![CDATA[
:17  %A4_load_21 = load float* %A4_addr_21, align 4

]]></Node>
<StgValue><ssdm name="A4_load_21"/></StgValue>
</operation>

<operation id="1859" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %A5_addr_21 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex50_cast

]]></Node>
<StgValue><ssdm name="A5_addr_21"/></StgValue>
</operation>

<operation id="1860" st_id="209" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="32" op_0_bw="1">
<![CDATA[
:19  %A5_load_21 = load float* %A5_addr_21, align 4

]]></Node>
<StgValue><ssdm name="A5_load_21"/></StgValue>
</operation>

<operation id="1861" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %A6_addr_21 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex50_cast

]]></Node>
<StgValue><ssdm name="A6_addr_21"/></StgValue>
</operation>

<operation id="1862" st_id="209" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="1">
<![CDATA[
:21  %A6_load_21 = load float* %A6_addr_21, align 4

]]></Node>
<StgValue><ssdm name="A6_load_21"/></StgValue>
</operation>

<operation id="1863" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %A7_addr_21 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex50_cast

]]></Node>
<StgValue><ssdm name="A7_addr_21"/></StgValue>
</operation>

<operation id="1864" st_id="209" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="32" op_0_bw="1">
<![CDATA[
:23  %A7_load_21 = load float* %A7_addr_21, align 4

]]></Node>
<StgValue><ssdm name="A7_load_21"/></StgValue>
</operation>

<operation id="1865" st_id="209" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:25  %sum8_2_4 = add i4 %j_14_2_3, %tmp_332

]]></Node>
<StgValue><ssdm name="sum8_2_4"/></StgValue>
</operation>

<operation id="1866" st_id="209" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:26  %arrayNo_trunc6 = xor i3 %tmp_333, -4

]]></Node>
<StgValue><ssdm name="arrayNo_trunc6"/></StgValue>
</operation>

<operation id="1867" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
:27  %tmp_334 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %sum8_2_4, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="1868" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
:28  %tmp_125 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %arrayNo_trunc6, i1 %tmp_334)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="1869" st_id="209" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:29  %tmp_i11 = icmp eq i4 %tmp_125, 0

]]></Node>
<StgValue><ssdm name="tmp_i11"/></StgValue>
</operation>

<operation id="1870" st_id="209" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:30  %tmp_i11_80 = select i1 %tmp_i11, float 0x3F93ED63C0000000, float 0x3FE29BDA40000000

]]></Node>
<StgValue><ssdm name="tmp_i11_80"/></StgValue>
</operation>

<operation id="1871" st_id="209" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:31  %tmp_614_i11 = icmp eq i4 %tmp_125, 1

]]></Node>
<StgValue><ssdm name="tmp_614_i11"/></StgValue>
</operation>

<operation id="1872" st_id="209" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:32  %tmp_616_i11 = icmp eq i4 %tmp_125, 2

]]></Node>
<StgValue><ssdm name="tmp_616_i11"/></StgValue>
</operation>

<operation id="1873" st_id="209" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:33  %tmp_615_i11 = select i1 %tmp_616_i11, float 0x3FE2372C60000000, float 0x3FE09868E0000000

]]></Node>
<StgValue><ssdm name="tmp_615_i11"/></StgValue>
</operation>

<operation id="1874" st_id="209" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:34  %tmp_204 = or i1 %tmp_616_i11, %tmp_614_i11

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="1875" st_id="209" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:35  %tmp_617_i11 = select i1 %tmp_204, float %tmp_615_i11, float %tmp_i11_80

]]></Node>
<StgValue><ssdm name="tmp_617_i11"/></StgValue>
</operation>

<operation id="1876" st_id="209" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:36  %tmp_618_i11 = icmp eq i4 %tmp_125, 3

]]></Node>
<StgValue><ssdm name="tmp_618_i11"/></StgValue>
</operation>

<operation id="1877" st_id="209" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:37  %tmp_620_i11 = icmp eq i4 %tmp_125, 4

]]></Node>
<StgValue><ssdm name="tmp_620_i11"/></StgValue>
</operation>

<operation id="1878" st_id="209" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:38  %tmp_619_i11 = select i1 %tmp_620_i11, float 0x3FE06178C0000000, float 0x3FB370E260000000

]]></Node>
<StgValue><ssdm name="tmp_619_i11"/></StgValue>
</operation>

<operation id="1879" st_id="209" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:39  %tmp_205 = or i1 %tmp_620_i11, %tmp_618_i11

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="1880" st_id="209" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %tmp_621_i11 = select i1 %tmp_205, float %tmp_619_i11, float %tmp_617_i11

]]></Node>
<StgValue><ssdm name="tmp_621_i11"/></StgValue>
</operation>

<operation id="1881" st_id="209" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:41  %tmp_622_i11 = icmp eq i4 %tmp_125, 5

]]></Node>
<StgValue><ssdm name="tmp_622_i11"/></StgValue>
</operation>

<operation id="1882" st_id="209" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:42  %tmp_624_i11 = icmp eq i4 %tmp_125, 6

]]></Node>
<StgValue><ssdm name="tmp_624_i11"/></StgValue>
</operation>

<operation id="1883" st_id="209" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:46  %tmp_626_i11 = icmp eq i4 %tmp_125, 7

]]></Node>
<StgValue><ssdm name="tmp_626_i11"/></StgValue>
</operation>

<operation id="1884" st_id="209" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:47  %tmp_628_i11 = icmp eq i4 %tmp_125, -8

]]></Node>
<StgValue><ssdm name="tmp_628_i11"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="1885" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="64" op_0_bw="3">
<![CDATA[
:4  %arrayNo22 = zext i3 %tmp_333 to i64

]]></Node>
<StgValue><ssdm name="arrayNo22"/></StgValue>
</operation>

<operation id="1886" st_id="210" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="1">
<![CDATA[
:9  %A_load_21 = load float* %A_addr_21, align 4

]]></Node>
<StgValue><ssdm name="A_load_21"/></StgValue>
</operation>

<operation id="1887" st_id="210" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="32" op_0_bw="1">
<![CDATA[
:11  %A1_load_21 = load float* %A1_addr_21, align 4

]]></Node>
<StgValue><ssdm name="A1_load_21"/></StgValue>
</operation>

<operation id="1888" st_id="210" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="32" op_0_bw="1">
<![CDATA[
:13  %A2_load_21 = load float* %A2_addr_21, align 4

]]></Node>
<StgValue><ssdm name="A2_load_21"/></StgValue>
</operation>

<operation id="1889" st_id="210" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="1">
<![CDATA[
:15  %A3_load_21 = load float* %A3_addr_21, align 4

]]></Node>
<StgValue><ssdm name="A3_load_21"/></StgValue>
</operation>

<operation id="1890" st_id="210" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="32" op_0_bw="1">
<![CDATA[
:17  %A4_load_21 = load float* %A4_addr_21, align 4

]]></Node>
<StgValue><ssdm name="A4_load_21"/></StgValue>
</operation>

<operation id="1891" st_id="210" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="32" op_0_bw="1">
<![CDATA[
:19  %A5_load_21 = load float* %A5_addr_21, align 4

]]></Node>
<StgValue><ssdm name="A5_load_21"/></StgValue>
</operation>

<operation id="1892" st_id="210" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="1">
<![CDATA[
:21  %A6_load_21 = load float* %A6_addr_21, align 4

]]></Node>
<StgValue><ssdm name="A6_load_21"/></StgValue>
</operation>

<operation id="1893" st_id="210" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="32" op_0_bw="1">
<![CDATA[
:23  %A7_load_21 = load float* %A7_addr_21, align 4

]]></Node>
<StgValue><ssdm name="A7_load_21"/></StgValue>
</operation>

<operation id="1894" st_id="210" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:24  %tmp_203 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_21, float %A1_load_21, float %A2_load_21, float %A3_load_21, float %A4_load_21, float %A5_load_21, float %A6_load_21, float %A7_load_21, i64 %arrayNo22)

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="1895" st_id="210" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:43  %tmp_623_i11 = select i1 %tmp_624_i11, float 0xBFD3EDED60000000, float 0xBFE455C440000000

]]></Node>
<StgValue><ssdm name="tmp_623_i11"/></StgValue>
</operation>

<operation id="1896" st_id="210" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:44  %tmp_206 = or i1 %tmp_624_i11, %tmp_622_i11

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="1897" st_id="210" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:45  %tmp_625_i11 = select i1 %tmp_206, float %tmp_623_i11, float %tmp_621_i11

]]></Node>
<StgValue><ssdm name="tmp_625_i11"/></StgValue>
</operation>

<operation id="1898" st_id="210" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:48  %tmp_627_i11 = select i1 %tmp_628_i11, float 0xBFD2F8EFE0000000, float 0x3FCDFB8E80000000

]]></Node>
<StgValue><ssdm name="tmp_627_i11"/></StgValue>
</operation>

<operation id="1899" st_id="210" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:49  %tmp_207 = or i1 %tmp_628_i11, %tmp_626_i11

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="1900" st_id="210" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:50  %tmp_629_i11 = select i1 %tmp_207, float %tmp_627_i11, float %tmp_625_i11

]]></Node>
<StgValue><ssdm name="tmp_629_i11"/></StgValue>
</operation>

<operation id="1901" st_id="210" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:51  %tmp_630_i11 = icmp eq i4 %tmp_125, -7

]]></Node>
<StgValue><ssdm name="tmp_630_i11"/></StgValue>
</operation>

<operation id="1902" st_id="210" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:52  %tmp_632_i11 = icmp eq i4 %tmp_125, -6

]]></Node>
<StgValue><ssdm name="tmp_632_i11"/></StgValue>
</operation>

<operation id="1903" st_id="210" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:53  %tmp_631_i11 = select i1 %tmp_632_i11, float 0x3FD20F95C0000000, float 0xBFDD914080000000

]]></Node>
<StgValue><ssdm name="tmp_631_i11"/></StgValue>
</operation>

<operation id="1904" st_id="210" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:54  %tmp_208 = or i1 %tmp_632_i11, %tmp_630_i11

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="1905" st_id="210" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:55  %tmp_633_i11 = select i1 %tmp_208, float %tmp_631_i11, float %tmp_629_i11

]]></Node>
<StgValue><ssdm name="tmp_633_i11"/></StgValue>
</operation>

<operation id="1906" st_id="210" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:56  %tmp_634_i11 = icmp eq i4 %tmp_125, -5

]]></Node>
<StgValue><ssdm name="tmp_634_i11"/></StgValue>
</operation>

<operation id="1907" st_id="210" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:57  %tmp_636_i11 = icmp eq i4 %tmp_125, -4

]]></Node>
<StgValue><ssdm name="tmp_636_i11"/></StgValue>
</operation>

<operation id="1908" st_id="210" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:58  %tmp_635_i11 = select i1 %tmp_636_i11, float 0x3FA2D46C60000000, float 0x3FC703A460000000

]]></Node>
<StgValue><ssdm name="tmp_635_i11"/></StgValue>
</operation>

<operation id="1909" st_id="210" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:59  %tmp_209 = or i1 %tmp_636_i11, %tmp_634_i11

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="1910" st_id="210" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:60  %tmp_637_i11 = select i1 %tmp_209, float %tmp_635_i11, float %tmp_633_i11

]]></Node>
<StgValue><ssdm name="tmp_637_i11"/></StgValue>
</operation>

<operation id="1911" st_id="210" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:61  %tmp_638_i11 = icmp eq i4 %tmp_125, -3

]]></Node>
<StgValue><ssdm name="tmp_638_i11"/></StgValue>
</operation>

<operation id="1912" st_id="210" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:62  %tmp_640_i11 = icmp eq i4 %tmp_125, -2

]]></Node>
<StgValue><ssdm name="tmp_640_i11"/></StgValue>
</operation>

<operation id="1913" st_id="210" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:63  %tmp_639_i11 = select i1 %tmp_640_i11, float 0xBFAD0FAD80000000, float 0x3FDC5862A0000000

]]></Node>
<StgValue><ssdm name="tmp_639_i11"/></StgValue>
</operation>

<operation id="1914" st_id="210" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:64  %tmp_210 = or i1 %tmp_640_i11, %tmp_638_i11

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="1915" st_id="210" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:65  %merge_i11 = select i1 %tmp_210, float %tmp_639_i11, float %tmp_637_i11

]]></Node>
<StgValue><ssdm name="merge_i11"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="1916" st_id="211" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp_36_2_4 = fmul float %tmp_203, %merge_i11

]]></Node>
<StgValue><ssdm name="tmp_36_2_4"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="1917" st_id="212" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp_36_2_4 = fmul float %tmp_203, %merge_i11

]]></Node>
<StgValue><ssdm name="tmp_36_2_4"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="1918" st_id="213" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp_36_2_4 = fmul float %tmp_203, %merge_i11

]]></Node>
<StgValue><ssdm name="tmp_36_2_4"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="1919" st_id="214" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp_36_2_4 = fmul float %tmp_203, %merge_i11

]]></Node>
<StgValue><ssdm name="tmp_36_2_4"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="1920" st_id="215" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp_36_2_4 = fmul float %tmp_203, %merge_i11

]]></Node>
<StgValue><ssdm name="tmp_36_2_4"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="1921" st_id="216" stage="8" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_2_4 = fadd float %sum1_2_4, %tmp_36_2_4

]]></Node>
<StgValue><ssdm name="sum_1_2_4"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="1922" st_id="217" stage="7" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_2_4 = fadd float %sum1_2_4, %tmp_36_2_4

]]></Node>
<StgValue><ssdm name="sum_1_2_4"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="1923" st_id="218" stage="6" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_2_4 = fadd float %sum1_2_4, %tmp_36_2_4

]]></Node>
<StgValue><ssdm name="sum_1_2_4"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="1924" st_id="219" stage="5" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_2_4 = fadd float %sum1_2_4, %tmp_36_2_4

]]></Node>
<StgValue><ssdm name="sum_1_2_4"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="1925" st_id="220" stage="4" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_2_4 = fadd float %sum1_2_4, %tmp_36_2_4

]]></Node>
<StgValue><ssdm name="sum_1_2_4"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="1926" st_id="221" stage="3" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_2_4 = fadd float %sum1_2_4, %tmp_36_2_4

]]></Node>
<StgValue><ssdm name="sum_1_2_4"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="1927" st_id="222" stage="2" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_2_4 = fadd float %sum1_2_4, %tmp_36_2_4

]]></Node>
<StgValue><ssdm name="sum_1_2_4"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="1928" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_121 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="1929" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1930" st_id="223" stage="1" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_2_4 = fadd float %sum1_2_4, %tmp_36_2_4

]]></Node>
<StgValue><ssdm name="sum_1_2_4"/></StgValue>
</operation>

<operation id="1931" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:68  %empty_81 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_121)

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="1932" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="0" op_0_bw="0">
<![CDATA[
:69  br label %.preheader11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="1933" st_id="224" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2074">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  store float %sum1_2_4, float* %C_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1934" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2074">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %j_14_2_4 = or i4 %tmp_291, 5

]]></Node>
<StgValue><ssdm name="j_14_2_4"/></StgValue>
</operation>

<operation id="1935" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2074">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="1936" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader10:0  %sum1_2_5 = phi float [ %sum_1_2_5, %41 ], [ 0xBFA3F6A9E0000000, %38 ]

]]></Node>
<StgValue><ssdm name="sum1_2_5"/></StgValue>
</operation>

<operation id="1937" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader10:1  %k_214_5 = phi i5 [ %k_2_2_5, %41 ], [ 0, %38 ]

]]></Node>
<StgValue><ssdm name="k_214_5"/></StgValue>
</operation>

<operation id="1938" st_id="225" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10:2  %exitcond_2_5 = icmp eq i5 %k_214_5, -16

]]></Node>
<StgValue><ssdm name="exitcond_2_5"/></StgValue>
</operation>

<operation id="1939" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10:3  %empty_82 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="1940" st_id="225" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10:4  %k_2_2_5 = add i5 %k_214_5, 1

]]></Node>
<StgValue><ssdm name="k_2_2_5"/></StgValue>
</operation>

<operation id="1941" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10:5  br i1 %exitcond_2_5, label %40, label %41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1942" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="4" op_0_bw="5">
<![CDATA[
:0  %tmp_342 = trunc i5 %k_214_5 to i4

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="1943" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="3" op_0_bw="5">
<![CDATA[
:3  %tmp_343 = trunc i5 %k_214_5 to i3

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="1944" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_26 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %k_214_5, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="1945" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:6  %newIndex9 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 1, i2 %tmp_26)

]]></Node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>

<operation id="1946" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="64" op_0_bw="6">
<![CDATA[
:7  %newIndex56_cast = zext i6 %newIndex9 to i64

]]></Node>
<StgValue><ssdm name="newIndex56_cast"/></StgValue>
</operation>

<operation id="1947" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %A_addr_24 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex56_cast

]]></Node>
<StgValue><ssdm name="A_addr_24"/></StgValue>
</operation>

<operation id="1948" st_id="225" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="32" op_0_bw="1">
<![CDATA[
:9  %A_load_24 = load float* %A_addr_24, align 4

]]></Node>
<StgValue><ssdm name="A_load_24"/></StgValue>
</operation>

<operation id="1949" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %A1_addr_24 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex56_cast

]]></Node>
<StgValue><ssdm name="A1_addr_24"/></StgValue>
</operation>

<operation id="1950" st_id="225" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="1">
<![CDATA[
:11  %A1_load_24 = load float* %A1_addr_24, align 4

]]></Node>
<StgValue><ssdm name="A1_load_24"/></StgValue>
</operation>

<operation id="1951" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %A2_addr_24 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex56_cast

]]></Node>
<StgValue><ssdm name="A2_addr_24"/></StgValue>
</operation>

<operation id="1952" st_id="225" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="32" op_0_bw="1">
<![CDATA[
:13  %A2_load_24 = load float* %A2_addr_24, align 4

]]></Node>
<StgValue><ssdm name="A2_load_24"/></StgValue>
</operation>

<operation id="1953" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %A3_addr_24 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex56_cast

]]></Node>
<StgValue><ssdm name="A3_addr_24"/></StgValue>
</operation>

<operation id="1954" st_id="225" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="32" op_0_bw="1">
<![CDATA[
:15  %A3_load_24 = load float* %A3_addr_24, align 4

]]></Node>
<StgValue><ssdm name="A3_load_24"/></StgValue>
</operation>

<operation id="1955" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %A4_addr_24 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex56_cast

]]></Node>
<StgValue><ssdm name="A4_addr_24"/></StgValue>
</operation>

<operation id="1956" st_id="225" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="32" op_0_bw="1">
<![CDATA[
:17  %A4_load_24 = load float* %A4_addr_24, align 4

]]></Node>
<StgValue><ssdm name="A4_load_24"/></StgValue>
</operation>

<operation id="1957" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %A5_addr_24 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex56_cast

]]></Node>
<StgValue><ssdm name="A5_addr_24"/></StgValue>
</operation>

<operation id="1958" st_id="225" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="32" op_0_bw="1">
<![CDATA[
:19  %A5_load_24 = load float* %A5_addr_24, align 4

]]></Node>
<StgValue><ssdm name="A5_load_24"/></StgValue>
</operation>

<operation id="1959" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %A6_addr_24 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex56_cast

]]></Node>
<StgValue><ssdm name="A6_addr_24"/></StgValue>
</operation>

<operation id="1960" st_id="225" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="32" op_0_bw="1">
<![CDATA[
:21  %A6_load_24 = load float* %A6_addr_24, align 4

]]></Node>
<StgValue><ssdm name="A6_load_24"/></StgValue>
</operation>

<operation id="1961" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %A7_addr_24 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex56_cast

]]></Node>
<StgValue><ssdm name="A7_addr_24"/></StgValue>
</operation>

<operation id="1962" st_id="225" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="32" op_0_bw="1">
<![CDATA[
:23  %A7_load_24 = load float* %A7_addr_24, align 4

]]></Node>
<StgValue><ssdm name="A7_load_24"/></StgValue>
</operation>

<operation id="1963" st_id="225" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:25  %sum8_2_5 = add i4 %j_14_2_4, %tmp_342

]]></Node>
<StgValue><ssdm name="sum8_2_5"/></StgValue>
</operation>

<operation id="1964" st_id="225" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:26  %arrayNo_trunc9 = add i3 -3, %tmp_343

]]></Node>
<StgValue><ssdm name="arrayNo_trunc9"/></StgValue>
</operation>

<operation id="1965" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
:27  %tmp_344 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %sum8_2_5, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="1966" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
:28  %tmp_143 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %arrayNo_trunc9, i1 %tmp_344)

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="1967" st_id="225" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:29  %tmp_i13 = icmp eq i4 %tmp_143, 0

]]></Node>
<StgValue><ssdm name="tmp_i13"/></StgValue>
</operation>

<operation id="1968" st_id="225" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:30  %tmp_i13_83 = select i1 %tmp_i13, float 0x3F93ED63C0000000, float 0x3FE29BDA40000000

]]></Node>
<StgValue><ssdm name="tmp_i13_83"/></StgValue>
</operation>

<operation id="1969" st_id="225" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:31  %tmp_614_i13 = icmp eq i4 %tmp_143, 1

]]></Node>
<StgValue><ssdm name="tmp_614_i13"/></StgValue>
</operation>

<operation id="1970" st_id="225" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:32  %tmp_616_i13 = icmp eq i4 %tmp_143, 2

]]></Node>
<StgValue><ssdm name="tmp_616_i13"/></StgValue>
</operation>

<operation id="1971" st_id="225" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:33  %tmp_615_i13 = select i1 %tmp_616_i13, float 0x3FE2372C60000000, float 0x3FE09868E0000000

]]></Node>
<StgValue><ssdm name="tmp_615_i13"/></StgValue>
</operation>

<operation id="1972" st_id="225" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:34  %tmp_220 = or i1 %tmp_616_i13, %tmp_614_i13

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="1973" st_id="225" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:35  %tmp_617_i13 = select i1 %tmp_220, float %tmp_615_i13, float %tmp_i13_83

]]></Node>
<StgValue><ssdm name="tmp_617_i13"/></StgValue>
</operation>

<operation id="1974" st_id="225" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:36  %tmp_618_i13 = icmp eq i4 %tmp_143, 3

]]></Node>
<StgValue><ssdm name="tmp_618_i13"/></StgValue>
</operation>

<operation id="1975" st_id="225" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:37  %tmp_620_i13 = icmp eq i4 %tmp_143, 4

]]></Node>
<StgValue><ssdm name="tmp_620_i13"/></StgValue>
</operation>

<operation id="1976" st_id="225" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:38  %tmp_619_i13 = select i1 %tmp_620_i13, float 0x3FE06178C0000000, float 0x3FB370E260000000

]]></Node>
<StgValue><ssdm name="tmp_619_i13"/></StgValue>
</operation>

<operation id="1977" st_id="225" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:39  %tmp_221 = or i1 %tmp_620_i13, %tmp_618_i13

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="1978" st_id="225" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %tmp_621_i13 = select i1 %tmp_221, float %tmp_619_i13, float %tmp_617_i13

]]></Node>
<StgValue><ssdm name="tmp_621_i13"/></StgValue>
</operation>

<operation id="1979" st_id="225" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:41  %tmp_622_i13 = icmp eq i4 %tmp_143, 5

]]></Node>
<StgValue><ssdm name="tmp_622_i13"/></StgValue>
</operation>

<operation id="1980" st_id="225" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:42  %tmp_624_i13 = icmp eq i4 %tmp_143, 6

]]></Node>
<StgValue><ssdm name="tmp_624_i13"/></StgValue>
</operation>

<operation id="1981" st_id="225" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:46  %tmp_626_i13 = icmp eq i4 %tmp_143, 7

]]></Node>
<StgValue><ssdm name="tmp_626_i13"/></StgValue>
</operation>

<operation id="1982" st_id="225" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:47  %tmp_628_i13 = icmp eq i4 %tmp_143, -8

]]></Node>
<StgValue><ssdm name="tmp_628_i13"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="1983" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="64" op_0_bw="3">
<![CDATA[
:4  %arrayNo26 = zext i3 %tmp_343 to i64

]]></Node>
<StgValue><ssdm name="arrayNo26"/></StgValue>
</operation>

<operation id="1984" st_id="226" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="32" op_0_bw="1">
<![CDATA[
:9  %A_load_24 = load float* %A_addr_24, align 4

]]></Node>
<StgValue><ssdm name="A_load_24"/></StgValue>
</operation>

<operation id="1985" st_id="226" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="1">
<![CDATA[
:11  %A1_load_24 = load float* %A1_addr_24, align 4

]]></Node>
<StgValue><ssdm name="A1_load_24"/></StgValue>
</operation>

<operation id="1986" st_id="226" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="32" op_0_bw="1">
<![CDATA[
:13  %A2_load_24 = load float* %A2_addr_24, align 4

]]></Node>
<StgValue><ssdm name="A2_load_24"/></StgValue>
</operation>

<operation id="1987" st_id="226" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="32" op_0_bw="1">
<![CDATA[
:15  %A3_load_24 = load float* %A3_addr_24, align 4

]]></Node>
<StgValue><ssdm name="A3_load_24"/></StgValue>
</operation>

<operation id="1988" st_id="226" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="32" op_0_bw="1">
<![CDATA[
:17  %A4_load_24 = load float* %A4_addr_24, align 4

]]></Node>
<StgValue><ssdm name="A4_load_24"/></StgValue>
</operation>

<operation id="1989" st_id="226" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="32" op_0_bw="1">
<![CDATA[
:19  %A5_load_24 = load float* %A5_addr_24, align 4

]]></Node>
<StgValue><ssdm name="A5_load_24"/></StgValue>
</operation>

<operation id="1990" st_id="226" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="32" op_0_bw="1">
<![CDATA[
:21  %A6_load_24 = load float* %A6_addr_24, align 4

]]></Node>
<StgValue><ssdm name="A6_load_24"/></StgValue>
</operation>

<operation id="1991" st_id="226" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="32" op_0_bw="1">
<![CDATA[
:23  %A7_load_24 = load float* %A7_addr_24, align 4

]]></Node>
<StgValue><ssdm name="A7_load_24"/></StgValue>
</operation>

<operation id="1992" st_id="226" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:24  %tmp_219 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_24, float %A1_load_24, float %A2_load_24, float %A3_load_24, float %A4_load_24, float %A5_load_24, float %A6_load_24, float %A7_load_24, i64 %arrayNo26)

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="1993" st_id="226" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:43  %tmp_623_i13 = select i1 %tmp_624_i13, float 0xBFD3EDED60000000, float 0xBFE455C440000000

]]></Node>
<StgValue><ssdm name="tmp_623_i13"/></StgValue>
</operation>

<operation id="1994" st_id="226" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:44  %tmp_222 = or i1 %tmp_624_i13, %tmp_622_i13

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="1995" st_id="226" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:45  %tmp_625_i13 = select i1 %tmp_222, float %tmp_623_i13, float %tmp_621_i13

]]></Node>
<StgValue><ssdm name="tmp_625_i13"/></StgValue>
</operation>

<operation id="1996" st_id="226" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:48  %tmp_627_i13 = select i1 %tmp_628_i13, float 0xBFD2F8EFE0000000, float 0x3FCDFB8E80000000

]]></Node>
<StgValue><ssdm name="tmp_627_i13"/></StgValue>
</operation>

<operation id="1997" st_id="226" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:49  %tmp_223 = or i1 %tmp_628_i13, %tmp_626_i13

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="1998" st_id="226" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:50  %tmp_629_i13 = select i1 %tmp_223, float %tmp_627_i13, float %tmp_625_i13

]]></Node>
<StgValue><ssdm name="tmp_629_i13"/></StgValue>
</operation>

<operation id="1999" st_id="226" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:51  %tmp_630_i13 = icmp eq i4 %tmp_143, -7

]]></Node>
<StgValue><ssdm name="tmp_630_i13"/></StgValue>
</operation>

<operation id="2000" st_id="226" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:52  %tmp_632_i13 = icmp eq i4 %tmp_143, -6

]]></Node>
<StgValue><ssdm name="tmp_632_i13"/></StgValue>
</operation>

<operation id="2001" st_id="226" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:53  %tmp_631_i13 = select i1 %tmp_632_i13, float 0x3FD20F95C0000000, float 0xBFDD914080000000

]]></Node>
<StgValue><ssdm name="tmp_631_i13"/></StgValue>
</operation>

<operation id="2002" st_id="226" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:54  %tmp_224 = or i1 %tmp_632_i13, %tmp_630_i13

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="2003" st_id="226" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:55  %tmp_633_i13 = select i1 %tmp_224, float %tmp_631_i13, float %tmp_629_i13

]]></Node>
<StgValue><ssdm name="tmp_633_i13"/></StgValue>
</operation>

<operation id="2004" st_id="226" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:56  %tmp_634_i13 = icmp eq i4 %tmp_143, -5

]]></Node>
<StgValue><ssdm name="tmp_634_i13"/></StgValue>
</operation>

<operation id="2005" st_id="226" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:57  %tmp_636_i13 = icmp eq i4 %tmp_143, -4

]]></Node>
<StgValue><ssdm name="tmp_636_i13"/></StgValue>
</operation>

<operation id="2006" st_id="226" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:58  %tmp_635_i13 = select i1 %tmp_636_i13, float 0x3FA2D46C60000000, float 0x3FC703A460000000

]]></Node>
<StgValue><ssdm name="tmp_635_i13"/></StgValue>
</operation>

<operation id="2007" st_id="226" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:59  %tmp_225 = or i1 %tmp_636_i13, %tmp_634_i13

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="2008" st_id="226" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:60  %tmp_637_i13 = select i1 %tmp_225, float %tmp_635_i13, float %tmp_633_i13

]]></Node>
<StgValue><ssdm name="tmp_637_i13"/></StgValue>
</operation>

<operation id="2009" st_id="226" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:61  %tmp_638_i13 = icmp eq i4 %tmp_143, -3

]]></Node>
<StgValue><ssdm name="tmp_638_i13"/></StgValue>
</operation>

<operation id="2010" st_id="226" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:62  %tmp_640_i13 = icmp eq i4 %tmp_143, -2

]]></Node>
<StgValue><ssdm name="tmp_640_i13"/></StgValue>
</operation>

<operation id="2011" st_id="226" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:63  %tmp_639_i13 = select i1 %tmp_640_i13, float 0xBFAD0FAD80000000, float 0x3FDC5862A0000000

]]></Node>
<StgValue><ssdm name="tmp_639_i13"/></StgValue>
</operation>

<operation id="2012" st_id="226" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:64  %tmp_226 = or i1 %tmp_640_i13, %tmp_638_i13

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="2013" st_id="226" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:65  %merge_i13 = select i1 %tmp_226, float %tmp_639_i13, float %tmp_637_i13

]]></Node>
<StgValue><ssdm name="merge_i13"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="2014" st_id="227" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp_36_2_5 = fmul float %tmp_219, %merge_i13

]]></Node>
<StgValue><ssdm name="tmp_36_2_5"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="2015" st_id="228" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp_36_2_5 = fmul float %tmp_219, %merge_i13

]]></Node>
<StgValue><ssdm name="tmp_36_2_5"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="2016" st_id="229" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp_36_2_5 = fmul float %tmp_219, %merge_i13

]]></Node>
<StgValue><ssdm name="tmp_36_2_5"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="2017" st_id="230" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp_36_2_5 = fmul float %tmp_219, %merge_i13

]]></Node>
<StgValue><ssdm name="tmp_36_2_5"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="2018" st_id="231" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp_36_2_5 = fmul float %tmp_219, %merge_i13

]]></Node>
<StgValue><ssdm name="tmp_36_2_5"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="2019" st_id="232" stage="8" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_2_5 = fadd float %sum1_2_5, %tmp_36_2_5

]]></Node>
<StgValue><ssdm name="sum_1_2_5"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="2020" st_id="233" stage="7" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_2_5 = fadd float %sum1_2_5, %tmp_36_2_5

]]></Node>
<StgValue><ssdm name="sum_1_2_5"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="2021" st_id="234" stage="6" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_2_5 = fadd float %sum1_2_5, %tmp_36_2_5

]]></Node>
<StgValue><ssdm name="sum_1_2_5"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="2022" st_id="235" stage="5" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_2_5 = fadd float %sum1_2_5, %tmp_36_2_5

]]></Node>
<StgValue><ssdm name="sum_1_2_5"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="2023" st_id="236" stage="4" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_2_5 = fadd float %sum1_2_5, %tmp_36_2_5

]]></Node>
<StgValue><ssdm name="sum_1_2_5"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="2024" st_id="237" stage="3" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_2_5 = fadd float %sum1_2_5, %tmp_36_2_5

]]></Node>
<StgValue><ssdm name="sum_1_2_5"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="2025" st_id="238" stage="2" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_2_5 = fadd float %sum1_2_5, %tmp_36_2_5

]]></Node>
<StgValue><ssdm name="sum_1_2_5"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="2026" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_139 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="2027" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2028" st_id="239" stage="1" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_2_5 = fadd float %sum1_2_5, %tmp_36_2_5

]]></Node>
<StgValue><ssdm name="sum_1_2_5"/></StgValue>
</operation>

<operation id="2029" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:68  %empty_84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_139)

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="2030" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="0" op_0_bw="0">
<![CDATA[
:69  br label %.preheader10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="2031" st_id="240" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2075">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  store float %sum1_2_5, float* %C_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2032" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2075">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %j_14_2_5 = or i4 %tmp_291, 6

]]></Node>
<StgValue><ssdm name="j_14_2_5"/></StgValue>
</operation>

<operation id="2033" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2075">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="2034" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader9:0  %sum1_2_6 = phi float [ %sum_1_2_6, %43 ], [ 0xBFA3F6A9E0000000, %40 ]

]]></Node>
<StgValue><ssdm name="sum1_2_6"/></StgValue>
</operation>

<operation id="2035" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader9:1  %k_214_6 = phi i5 [ %k_2_2_6, %43 ], [ 0, %40 ]

]]></Node>
<StgValue><ssdm name="k_214_6"/></StgValue>
</operation>

<operation id="2036" st_id="241" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader9:2  %exitcond_2_6 = icmp eq i5 %k_214_6, -16

]]></Node>
<StgValue><ssdm name="exitcond_2_6"/></StgValue>
</operation>

<operation id="2037" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader9:3  %empty_85 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="2038" st_id="241" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader9:4  %k_2_2_6 = add i5 %k_214_6, 1

]]></Node>
<StgValue><ssdm name="k_2_2_6"/></StgValue>
</operation>

<operation id="2039" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9:5  br i1 %exitcond_2_6, label %42, label %43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2040" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="4" op_0_bw="5">
<![CDATA[
:0  %tmp_347 = trunc i5 %k_214_6 to i4

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="2041" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="3" op_0_bw="5">
<![CDATA[
:3  %tmp_348 = trunc i5 %k_214_6 to i3

]]></Node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="2042" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_27 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %k_214_6, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="2043" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:6  %newIndex11 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 1, i2 %tmp_27)

]]></Node>
<StgValue><ssdm name="newIndex11"/></StgValue>
</operation>

<operation id="2044" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="64" op_0_bw="6">
<![CDATA[
:7  %newIndex60_cast = zext i6 %newIndex11 to i64

]]></Node>
<StgValue><ssdm name="newIndex60_cast"/></StgValue>
</operation>

<operation id="2045" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %A_addr_26 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex60_cast

]]></Node>
<StgValue><ssdm name="A_addr_26"/></StgValue>
</operation>

<operation id="2046" st_id="241" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="32" op_0_bw="1">
<![CDATA[
:9  %A_load_26 = load float* %A_addr_26, align 4

]]></Node>
<StgValue><ssdm name="A_load_26"/></StgValue>
</operation>

<operation id="2047" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %A1_addr_26 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex60_cast

]]></Node>
<StgValue><ssdm name="A1_addr_26"/></StgValue>
</operation>

<operation id="2048" st_id="241" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="32" op_0_bw="1">
<![CDATA[
:11  %A1_load_26 = load float* %A1_addr_26, align 4

]]></Node>
<StgValue><ssdm name="A1_load_26"/></StgValue>
</operation>

<operation id="2049" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %A2_addr_26 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex60_cast

]]></Node>
<StgValue><ssdm name="A2_addr_26"/></StgValue>
</operation>

<operation id="2050" st_id="241" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="1">
<![CDATA[
:13  %A2_load_26 = load float* %A2_addr_26, align 4

]]></Node>
<StgValue><ssdm name="A2_load_26"/></StgValue>
</operation>

<operation id="2051" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %A3_addr_26 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex60_cast

]]></Node>
<StgValue><ssdm name="A3_addr_26"/></StgValue>
</operation>

<operation id="2052" st_id="241" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="32" op_0_bw="1">
<![CDATA[
:15  %A3_load_26 = load float* %A3_addr_26, align 4

]]></Node>
<StgValue><ssdm name="A3_load_26"/></StgValue>
</operation>

<operation id="2053" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %A4_addr_26 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex60_cast

]]></Node>
<StgValue><ssdm name="A4_addr_26"/></StgValue>
</operation>

<operation id="2054" st_id="241" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="32" op_0_bw="1">
<![CDATA[
:17  %A4_load_26 = load float* %A4_addr_26, align 4

]]></Node>
<StgValue><ssdm name="A4_load_26"/></StgValue>
</operation>

<operation id="2055" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %A5_addr_26 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex60_cast

]]></Node>
<StgValue><ssdm name="A5_addr_26"/></StgValue>
</operation>

<operation id="2056" st_id="241" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="32" op_0_bw="1">
<![CDATA[
:19  %A5_load_26 = load float* %A5_addr_26, align 4

]]></Node>
<StgValue><ssdm name="A5_load_26"/></StgValue>
</operation>

<operation id="2057" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %A6_addr_26 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex60_cast

]]></Node>
<StgValue><ssdm name="A6_addr_26"/></StgValue>
</operation>

<operation id="2058" st_id="241" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="1">
<![CDATA[
:21  %A6_load_26 = load float* %A6_addr_26, align 4

]]></Node>
<StgValue><ssdm name="A6_load_26"/></StgValue>
</operation>

<operation id="2059" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %A7_addr_26 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex60_cast

]]></Node>
<StgValue><ssdm name="A7_addr_26"/></StgValue>
</operation>

<operation id="2060" st_id="241" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="32" op_0_bw="1">
<![CDATA[
:23  %A7_load_26 = load float* %A7_addr_26, align 4

]]></Node>
<StgValue><ssdm name="A7_load_26"/></StgValue>
</operation>

<operation id="2061" st_id="241" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:25  %sum8_2_6 = add i4 %j_14_2_5, %tmp_347

]]></Node>
<StgValue><ssdm name="sum8_2_6"/></StgValue>
</operation>

<operation id="2062" st_id="241" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:26  %arrayNo_trunc10 = add i3 -2, %tmp_348

]]></Node>
<StgValue><ssdm name="arrayNo_trunc10"/></StgValue>
</operation>

<operation id="2063" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
:27  %tmp_349 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %sum8_2_6, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="2064" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
:28  %tmp_155 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %arrayNo_trunc10, i1 %tmp_349)

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="2065" st_id="241" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:29  %tmp_i14 = icmp eq i4 %tmp_155, 0

]]></Node>
<StgValue><ssdm name="tmp_i14"/></StgValue>
</operation>

<operation id="2066" st_id="241" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:30  %tmp_i14_86 = select i1 %tmp_i14, float 0x3F93ED63C0000000, float 0x3FE29BDA40000000

]]></Node>
<StgValue><ssdm name="tmp_i14_86"/></StgValue>
</operation>

<operation id="2067" st_id="241" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:31  %tmp_614_i14 = icmp eq i4 %tmp_155, 1

]]></Node>
<StgValue><ssdm name="tmp_614_i14"/></StgValue>
</operation>

<operation id="2068" st_id="241" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:32  %tmp_616_i14 = icmp eq i4 %tmp_155, 2

]]></Node>
<StgValue><ssdm name="tmp_616_i14"/></StgValue>
</operation>

<operation id="2069" st_id="241" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:33  %tmp_615_i14 = select i1 %tmp_616_i14, float 0x3FE2372C60000000, float 0x3FE09868E0000000

]]></Node>
<StgValue><ssdm name="tmp_615_i14"/></StgValue>
</operation>

<operation id="2070" st_id="241" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:34  %tmp_228 = or i1 %tmp_616_i14, %tmp_614_i14

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="2071" st_id="241" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:35  %tmp_617_i14 = select i1 %tmp_228, float %tmp_615_i14, float %tmp_i14_86

]]></Node>
<StgValue><ssdm name="tmp_617_i14"/></StgValue>
</operation>

<operation id="2072" st_id="241" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:36  %tmp_618_i14 = icmp eq i4 %tmp_155, 3

]]></Node>
<StgValue><ssdm name="tmp_618_i14"/></StgValue>
</operation>

<operation id="2073" st_id="241" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:37  %tmp_620_i14 = icmp eq i4 %tmp_155, 4

]]></Node>
<StgValue><ssdm name="tmp_620_i14"/></StgValue>
</operation>

<operation id="2074" st_id="241" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:38  %tmp_619_i14 = select i1 %tmp_620_i14, float 0x3FE06178C0000000, float 0x3FB370E260000000

]]></Node>
<StgValue><ssdm name="tmp_619_i14"/></StgValue>
</operation>

<operation id="2075" st_id="241" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:39  %tmp_229 = or i1 %tmp_620_i14, %tmp_618_i14

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="2076" st_id="241" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %tmp_621_i14 = select i1 %tmp_229, float %tmp_619_i14, float %tmp_617_i14

]]></Node>
<StgValue><ssdm name="tmp_621_i14"/></StgValue>
</operation>

<operation id="2077" st_id="241" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:41  %tmp_622_i14 = icmp eq i4 %tmp_155, 5

]]></Node>
<StgValue><ssdm name="tmp_622_i14"/></StgValue>
</operation>

<operation id="2078" st_id="241" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:42  %tmp_624_i14 = icmp eq i4 %tmp_155, 6

]]></Node>
<StgValue><ssdm name="tmp_624_i14"/></StgValue>
</operation>

<operation id="2079" st_id="241" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:46  %tmp_626_i14 = icmp eq i4 %tmp_155, 7

]]></Node>
<StgValue><ssdm name="tmp_626_i14"/></StgValue>
</operation>

<operation id="2080" st_id="241" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:47  %tmp_628_i14 = icmp eq i4 %tmp_155, -8

]]></Node>
<StgValue><ssdm name="tmp_628_i14"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="2081" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="64" op_0_bw="3">
<![CDATA[
:4  %arrayNo28 = zext i3 %tmp_348 to i64

]]></Node>
<StgValue><ssdm name="arrayNo28"/></StgValue>
</operation>

<operation id="2082" st_id="242" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="32" op_0_bw="1">
<![CDATA[
:9  %A_load_26 = load float* %A_addr_26, align 4

]]></Node>
<StgValue><ssdm name="A_load_26"/></StgValue>
</operation>

<operation id="2083" st_id="242" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="32" op_0_bw="1">
<![CDATA[
:11  %A1_load_26 = load float* %A1_addr_26, align 4

]]></Node>
<StgValue><ssdm name="A1_load_26"/></StgValue>
</operation>

<operation id="2084" st_id="242" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="1">
<![CDATA[
:13  %A2_load_26 = load float* %A2_addr_26, align 4

]]></Node>
<StgValue><ssdm name="A2_load_26"/></StgValue>
</operation>

<operation id="2085" st_id="242" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="32" op_0_bw="1">
<![CDATA[
:15  %A3_load_26 = load float* %A3_addr_26, align 4

]]></Node>
<StgValue><ssdm name="A3_load_26"/></StgValue>
</operation>

<operation id="2086" st_id="242" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="32" op_0_bw="1">
<![CDATA[
:17  %A4_load_26 = load float* %A4_addr_26, align 4

]]></Node>
<StgValue><ssdm name="A4_load_26"/></StgValue>
</operation>

<operation id="2087" st_id="242" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="32" op_0_bw="1">
<![CDATA[
:19  %A5_load_26 = load float* %A5_addr_26, align 4

]]></Node>
<StgValue><ssdm name="A5_load_26"/></StgValue>
</operation>

<operation id="2088" st_id="242" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="1">
<![CDATA[
:21  %A6_load_26 = load float* %A6_addr_26, align 4

]]></Node>
<StgValue><ssdm name="A6_load_26"/></StgValue>
</operation>

<operation id="2089" st_id="242" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="32" op_0_bw="1">
<![CDATA[
:23  %A7_load_26 = load float* %A7_addr_26, align 4

]]></Node>
<StgValue><ssdm name="A7_load_26"/></StgValue>
</operation>

<operation id="2090" st_id="242" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:24  %tmp_227 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_26, float %A1_load_26, float %A2_load_26, float %A3_load_26, float %A4_load_26, float %A5_load_26, float %A6_load_26, float %A7_load_26, i64 %arrayNo28)

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="2091" st_id="242" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:43  %tmp_623_i14 = select i1 %tmp_624_i14, float 0xBFD3EDED60000000, float 0xBFE455C440000000

]]></Node>
<StgValue><ssdm name="tmp_623_i14"/></StgValue>
</operation>

<operation id="2092" st_id="242" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:44  %tmp_230 = or i1 %tmp_624_i14, %tmp_622_i14

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="2093" st_id="242" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:45  %tmp_625_i14 = select i1 %tmp_230, float %tmp_623_i14, float %tmp_621_i14

]]></Node>
<StgValue><ssdm name="tmp_625_i14"/></StgValue>
</operation>

<operation id="2094" st_id="242" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:48  %tmp_627_i14 = select i1 %tmp_628_i14, float 0xBFD2F8EFE0000000, float 0x3FCDFB8E80000000

]]></Node>
<StgValue><ssdm name="tmp_627_i14"/></StgValue>
</operation>

<operation id="2095" st_id="242" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:49  %tmp_232 = or i1 %tmp_628_i14, %tmp_626_i14

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="2096" st_id="242" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:50  %tmp_629_i14 = select i1 %tmp_232, float %tmp_627_i14, float %tmp_625_i14

]]></Node>
<StgValue><ssdm name="tmp_629_i14"/></StgValue>
</operation>

<operation id="2097" st_id="242" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:51  %tmp_630_i14 = icmp eq i4 %tmp_155, -7

]]></Node>
<StgValue><ssdm name="tmp_630_i14"/></StgValue>
</operation>

<operation id="2098" st_id="242" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:52  %tmp_632_i14 = icmp eq i4 %tmp_155, -6

]]></Node>
<StgValue><ssdm name="tmp_632_i14"/></StgValue>
</operation>

<operation id="2099" st_id="242" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:53  %tmp_631_i14 = select i1 %tmp_632_i14, float 0x3FD20F95C0000000, float 0xBFDD914080000000

]]></Node>
<StgValue><ssdm name="tmp_631_i14"/></StgValue>
</operation>

<operation id="2100" st_id="242" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:54  %tmp_233 = or i1 %tmp_632_i14, %tmp_630_i14

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="2101" st_id="242" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:55  %tmp_633_i14 = select i1 %tmp_233, float %tmp_631_i14, float %tmp_629_i14

]]></Node>
<StgValue><ssdm name="tmp_633_i14"/></StgValue>
</operation>

<operation id="2102" st_id="242" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:56  %tmp_634_i14 = icmp eq i4 %tmp_155, -5

]]></Node>
<StgValue><ssdm name="tmp_634_i14"/></StgValue>
</operation>

<operation id="2103" st_id="242" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:57  %tmp_636_i14 = icmp eq i4 %tmp_155, -4

]]></Node>
<StgValue><ssdm name="tmp_636_i14"/></StgValue>
</operation>

<operation id="2104" st_id="242" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:58  %tmp_635_i14 = select i1 %tmp_636_i14, float 0x3FA2D46C60000000, float 0x3FC703A460000000

]]></Node>
<StgValue><ssdm name="tmp_635_i14"/></StgValue>
</operation>

<operation id="2105" st_id="242" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:59  %tmp_234 = or i1 %tmp_636_i14, %tmp_634_i14

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="2106" st_id="242" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:60  %tmp_637_i14 = select i1 %tmp_234, float %tmp_635_i14, float %tmp_633_i14

]]></Node>
<StgValue><ssdm name="tmp_637_i14"/></StgValue>
</operation>

<operation id="2107" st_id="242" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:61  %tmp_638_i14 = icmp eq i4 %tmp_155, -3

]]></Node>
<StgValue><ssdm name="tmp_638_i14"/></StgValue>
</operation>

<operation id="2108" st_id="242" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:62  %tmp_640_i14 = icmp eq i4 %tmp_155, -2

]]></Node>
<StgValue><ssdm name="tmp_640_i14"/></StgValue>
</operation>

<operation id="2109" st_id="242" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:63  %tmp_639_i14 = select i1 %tmp_640_i14, float 0xBFAD0FAD80000000, float 0x3FDC5862A0000000

]]></Node>
<StgValue><ssdm name="tmp_639_i14"/></StgValue>
</operation>

<operation id="2110" st_id="242" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:64  %tmp_235 = or i1 %tmp_640_i14, %tmp_638_i14

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="2111" st_id="242" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:65  %merge_i14 = select i1 %tmp_235, float %tmp_639_i14, float %tmp_637_i14

]]></Node>
<StgValue><ssdm name="merge_i14"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="2112" st_id="243" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp_36_2_6 = fmul float %tmp_227, %merge_i14

]]></Node>
<StgValue><ssdm name="tmp_36_2_6"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="2113" st_id="244" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp_36_2_6 = fmul float %tmp_227, %merge_i14

]]></Node>
<StgValue><ssdm name="tmp_36_2_6"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="2114" st_id="245" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp_36_2_6 = fmul float %tmp_227, %merge_i14

]]></Node>
<StgValue><ssdm name="tmp_36_2_6"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="2115" st_id="246" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp_36_2_6 = fmul float %tmp_227, %merge_i14

]]></Node>
<StgValue><ssdm name="tmp_36_2_6"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="2116" st_id="247" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp_36_2_6 = fmul float %tmp_227, %merge_i14

]]></Node>
<StgValue><ssdm name="tmp_36_2_6"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="2117" st_id="248" stage="8" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_2_6 = fadd float %sum1_2_6, %tmp_36_2_6

]]></Node>
<StgValue><ssdm name="sum_1_2_6"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="2118" st_id="249" stage="7" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_2_6 = fadd float %sum1_2_6, %tmp_36_2_6

]]></Node>
<StgValue><ssdm name="sum_1_2_6"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="2119" st_id="250" stage="6" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_2_6 = fadd float %sum1_2_6, %tmp_36_2_6

]]></Node>
<StgValue><ssdm name="sum_1_2_6"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="2120" st_id="251" stage="5" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_2_6 = fadd float %sum1_2_6, %tmp_36_2_6

]]></Node>
<StgValue><ssdm name="sum_1_2_6"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="2121" st_id="252" stage="4" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_2_6 = fadd float %sum1_2_6, %tmp_36_2_6

]]></Node>
<StgValue><ssdm name="sum_1_2_6"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="2122" st_id="253" stage="3" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_2_6 = fadd float %sum1_2_6, %tmp_36_2_6

]]></Node>
<StgValue><ssdm name="sum_1_2_6"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="2123" st_id="254" stage="2" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_2_6 = fadd float %sum1_2_6, %tmp_36_2_6

]]></Node>
<StgValue><ssdm name="sum_1_2_6"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="2124" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_151 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="2125" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2126" st_id="255" stage="1" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_2_6 = fadd float %sum1_2_6, %tmp_36_2_6

]]></Node>
<StgValue><ssdm name="sum_1_2_6"/></StgValue>
</operation>

<operation id="2127" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:68  %empty_87 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_151)

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="2128" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="0" op_0_bw="0">
<![CDATA[
:69  br label %.preheader9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="2129" st_id="256" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2076">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  store float %sum1_2_6, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2130" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2076">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %j_14_2_6 = or i4 %tmp_291, 7

]]></Node>
<StgValue><ssdm name="j_14_2_6"/></StgValue>
</operation>

<operation id="2131" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2076">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="2132" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader8:0  %sum1_2_7 = phi float [ %sum_1_2_7, %45 ], [ 0xBFA3F6A9E0000000, %42 ]

]]></Node>
<StgValue><ssdm name="sum1_2_7"/></StgValue>
</operation>

<operation id="2133" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader8:1  %k_214_7 = phi i5 [ %k_2_2_7, %45 ], [ 0, %42 ]

]]></Node>
<StgValue><ssdm name="k_214_7"/></StgValue>
</operation>

<operation id="2134" st_id="257" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader8:2  %exitcond_2_7 = icmp eq i5 %k_214_7, -16

]]></Node>
<StgValue><ssdm name="exitcond_2_7"/></StgValue>
</operation>

<operation id="2135" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader8:3  %empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="2136" st_id="257" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader8:4  %k_2_2_7 = add i5 %k_214_7, 1

]]></Node>
<StgValue><ssdm name="k_2_2_7"/></StgValue>
</operation>

<operation id="2137" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8:5  br i1 %exitcond_2_7, label %44, label %45

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2138" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="4" op_0_bw="5">
<![CDATA[
:0  %tmp_355 = trunc i5 %k_214_7 to i4

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="2139" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="3" op_0_bw="5">
<![CDATA[
:3  %tmp_356 = trunc i5 %k_214_7 to i3

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="2140" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_28 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %k_214_7, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="2141" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:6  %newIndex13 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 1, i2 %tmp_28)

]]></Node>
<StgValue><ssdm name="newIndex13"/></StgValue>
</operation>

<operation id="2142" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="64" op_0_bw="6">
<![CDATA[
:7  %newIndex63_cast = zext i6 %newIndex13 to i64

]]></Node>
<StgValue><ssdm name="newIndex63_cast"/></StgValue>
</operation>

<operation id="2143" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %A_addr_28 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex63_cast

]]></Node>
<StgValue><ssdm name="A_addr_28"/></StgValue>
</operation>

<operation id="2144" st_id="257" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="1">
<![CDATA[
:9  %A_load_28 = load float* %A_addr_28, align 4

]]></Node>
<StgValue><ssdm name="A_load_28"/></StgValue>
</operation>

<operation id="2145" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %A1_addr_28 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex63_cast

]]></Node>
<StgValue><ssdm name="A1_addr_28"/></StgValue>
</operation>

<operation id="2146" st_id="257" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="32" op_0_bw="1">
<![CDATA[
:11  %A1_load_28 = load float* %A1_addr_28, align 4

]]></Node>
<StgValue><ssdm name="A1_load_28"/></StgValue>
</operation>

<operation id="2147" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %A2_addr_28 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex63_cast

]]></Node>
<StgValue><ssdm name="A2_addr_28"/></StgValue>
</operation>

<operation id="2148" st_id="257" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="32" op_0_bw="1">
<![CDATA[
:13  %A2_load_28 = load float* %A2_addr_28, align 4

]]></Node>
<StgValue><ssdm name="A2_load_28"/></StgValue>
</operation>

<operation id="2149" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %A3_addr_28 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex63_cast

]]></Node>
<StgValue><ssdm name="A3_addr_28"/></StgValue>
</operation>

<operation id="2150" st_id="257" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="32" op_0_bw="1">
<![CDATA[
:15  %A3_load_28 = load float* %A3_addr_28, align 4

]]></Node>
<StgValue><ssdm name="A3_load_28"/></StgValue>
</operation>

<operation id="2151" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %A4_addr_28 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex63_cast

]]></Node>
<StgValue><ssdm name="A4_addr_28"/></StgValue>
</operation>

<operation id="2152" st_id="257" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="32" op_0_bw="1">
<![CDATA[
:17  %A4_load_28 = load float* %A4_addr_28, align 4

]]></Node>
<StgValue><ssdm name="A4_load_28"/></StgValue>
</operation>

<operation id="2153" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %A5_addr_28 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex63_cast

]]></Node>
<StgValue><ssdm name="A5_addr_28"/></StgValue>
</operation>

<operation id="2154" st_id="257" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="32" op_0_bw="1">
<![CDATA[
:19  %A5_load_28 = load float* %A5_addr_28, align 4

]]></Node>
<StgValue><ssdm name="A5_load_28"/></StgValue>
</operation>

<operation id="2155" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %A6_addr_28 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex63_cast

]]></Node>
<StgValue><ssdm name="A6_addr_28"/></StgValue>
</operation>

<operation id="2156" st_id="257" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="1">
<![CDATA[
:21  %A6_load_28 = load float* %A6_addr_28, align 4

]]></Node>
<StgValue><ssdm name="A6_load_28"/></StgValue>
</operation>

<operation id="2157" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %A7_addr_28 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex63_cast

]]></Node>
<StgValue><ssdm name="A7_addr_28"/></StgValue>
</operation>

<operation id="2158" st_id="257" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="32" op_0_bw="1">
<![CDATA[
:23  %A7_load_28 = load float* %A7_addr_28, align 4

]]></Node>
<StgValue><ssdm name="A7_load_28"/></StgValue>
</operation>

<operation id="2159" st_id="257" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:25  %sum8_2_7 = add i4 %j_14_2_6, %tmp_355

]]></Node>
<StgValue><ssdm name="sum8_2_7"/></StgValue>
</operation>

<operation id="2160" st_id="257" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:26  %arrayNo_trunc12 = add i3 -1, %tmp_356

]]></Node>
<StgValue><ssdm name="arrayNo_trunc12"/></StgValue>
</operation>

<operation id="2161" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
:27  %tmp_357 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %sum8_2_7, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="2162" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
:28  %tmp_167 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %arrayNo_trunc12, i1 %tmp_357)

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="2163" st_id="257" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:29  %tmp_i16 = icmp eq i4 %tmp_167, 0

]]></Node>
<StgValue><ssdm name="tmp_i16"/></StgValue>
</operation>

<operation id="2164" st_id="257" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:30  %tmp_i16_89 = select i1 %tmp_i16, float 0x3F93ED63C0000000, float 0x3FE29BDA40000000

]]></Node>
<StgValue><ssdm name="tmp_i16_89"/></StgValue>
</operation>

<operation id="2165" st_id="257" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:31  %tmp_614_i16 = icmp eq i4 %tmp_167, 1

]]></Node>
<StgValue><ssdm name="tmp_614_i16"/></StgValue>
</operation>

<operation id="2166" st_id="257" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:32  %tmp_616_i16 = icmp eq i4 %tmp_167, 2

]]></Node>
<StgValue><ssdm name="tmp_616_i16"/></StgValue>
</operation>

<operation id="2167" st_id="257" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:33  %tmp_615_i16 = select i1 %tmp_616_i16, float 0x3FE2372C60000000, float 0x3FE09868E0000000

]]></Node>
<StgValue><ssdm name="tmp_615_i16"/></StgValue>
</operation>

<operation id="2168" st_id="257" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:34  %tmp_245 = or i1 %tmp_616_i16, %tmp_614_i16

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="2169" st_id="257" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:35  %tmp_617_i16 = select i1 %tmp_245, float %tmp_615_i16, float %tmp_i16_89

]]></Node>
<StgValue><ssdm name="tmp_617_i16"/></StgValue>
</operation>

<operation id="2170" st_id="257" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:36  %tmp_618_i16 = icmp eq i4 %tmp_167, 3

]]></Node>
<StgValue><ssdm name="tmp_618_i16"/></StgValue>
</operation>

<operation id="2171" st_id="257" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:37  %tmp_620_i16 = icmp eq i4 %tmp_167, 4

]]></Node>
<StgValue><ssdm name="tmp_620_i16"/></StgValue>
</operation>

<operation id="2172" st_id="257" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:38  %tmp_619_i16 = select i1 %tmp_620_i16, float 0x3FE06178C0000000, float 0x3FB370E260000000

]]></Node>
<StgValue><ssdm name="tmp_619_i16"/></StgValue>
</operation>

<operation id="2173" st_id="257" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:39  %tmp_246 = or i1 %tmp_620_i16, %tmp_618_i16

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="2174" st_id="257" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %tmp_621_i16 = select i1 %tmp_246, float %tmp_619_i16, float %tmp_617_i16

]]></Node>
<StgValue><ssdm name="tmp_621_i16"/></StgValue>
</operation>

<operation id="2175" st_id="257" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:41  %tmp_622_i16 = icmp eq i4 %tmp_167, 5

]]></Node>
<StgValue><ssdm name="tmp_622_i16"/></StgValue>
</operation>

<operation id="2176" st_id="257" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:42  %tmp_624_i16 = icmp eq i4 %tmp_167, 6

]]></Node>
<StgValue><ssdm name="tmp_624_i16"/></StgValue>
</operation>

<operation id="2177" st_id="257" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:46  %tmp_626_i16 = icmp eq i4 %tmp_167, 7

]]></Node>
<StgValue><ssdm name="tmp_626_i16"/></StgValue>
</operation>

<operation id="2178" st_id="257" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:47  %tmp_628_i16 = icmp eq i4 %tmp_167, -8

]]></Node>
<StgValue><ssdm name="tmp_628_i16"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="2179" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="64" op_0_bw="3">
<![CDATA[
:4  %arrayNo30 = zext i3 %tmp_356 to i64

]]></Node>
<StgValue><ssdm name="arrayNo30"/></StgValue>
</operation>

<operation id="2180" st_id="258" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="1">
<![CDATA[
:9  %A_load_28 = load float* %A_addr_28, align 4

]]></Node>
<StgValue><ssdm name="A_load_28"/></StgValue>
</operation>

<operation id="2181" st_id="258" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="32" op_0_bw="1">
<![CDATA[
:11  %A1_load_28 = load float* %A1_addr_28, align 4

]]></Node>
<StgValue><ssdm name="A1_load_28"/></StgValue>
</operation>

<operation id="2182" st_id="258" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="32" op_0_bw="1">
<![CDATA[
:13  %A2_load_28 = load float* %A2_addr_28, align 4

]]></Node>
<StgValue><ssdm name="A2_load_28"/></StgValue>
</operation>

<operation id="2183" st_id="258" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="32" op_0_bw="1">
<![CDATA[
:15  %A3_load_28 = load float* %A3_addr_28, align 4

]]></Node>
<StgValue><ssdm name="A3_load_28"/></StgValue>
</operation>

<operation id="2184" st_id="258" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="32" op_0_bw="1">
<![CDATA[
:17  %A4_load_28 = load float* %A4_addr_28, align 4

]]></Node>
<StgValue><ssdm name="A4_load_28"/></StgValue>
</operation>

<operation id="2185" st_id="258" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="32" op_0_bw="1">
<![CDATA[
:19  %A5_load_28 = load float* %A5_addr_28, align 4

]]></Node>
<StgValue><ssdm name="A5_load_28"/></StgValue>
</operation>

<operation id="2186" st_id="258" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="1">
<![CDATA[
:21  %A6_load_28 = load float* %A6_addr_28, align 4

]]></Node>
<StgValue><ssdm name="A6_load_28"/></StgValue>
</operation>

<operation id="2187" st_id="258" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="32" op_0_bw="1">
<![CDATA[
:23  %A7_load_28 = load float* %A7_addr_28, align 4

]]></Node>
<StgValue><ssdm name="A7_load_28"/></StgValue>
</operation>

<operation id="2188" st_id="258" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:24  %tmp_244 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_28, float %A1_load_28, float %A2_load_28, float %A3_load_28, float %A4_load_28, float %A5_load_28, float %A6_load_28, float %A7_load_28, i64 %arrayNo30)

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="2189" st_id="258" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:43  %tmp_623_i16 = select i1 %tmp_624_i16, float 0xBFD3EDED60000000, float 0xBFE455C440000000

]]></Node>
<StgValue><ssdm name="tmp_623_i16"/></StgValue>
</operation>

<operation id="2190" st_id="258" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:44  %tmp_248 = or i1 %tmp_624_i16, %tmp_622_i16

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="2191" st_id="258" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:45  %tmp_625_i16 = select i1 %tmp_248, float %tmp_623_i16, float %tmp_621_i16

]]></Node>
<StgValue><ssdm name="tmp_625_i16"/></StgValue>
</operation>

<operation id="2192" st_id="258" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:48  %tmp_627_i16 = select i1 %tmp_628_i16, float 0xBFD2F8EFE0000000, float 0x3FCDFB8E80000000

]]></Node>
<StgValue><ssdm name="tmp_627_i16"/></StgValue>
</operation>

<operation id="2193" st_id="258" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:49  %tmp_249 = or i1 %tmp_628_i16, %tmp_626_i16

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="2194" st_id="258" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:50  %tmp_629_i16 = select i1 %tmp_249, float %tmp_627_i16, float %tmp_625_i16

]]></Node>
<StgValue><ssdm name="tmp_629_i16"/></StgValue>
</operation>

<operation id="2195" st_id="258" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:51  %tmp_630_i16 = icmp eq i4 %tmp_167, -7

]]></Node>
<StgValue><ssdm name="tmp_630_i16"/></StgValue>
</operation>

<operation id="2196" st_id="258" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:52  %tmp_632_i16 = icmp eq i4 %tmp_167, -6

]]></Node>
<StgValue><ssdm name="tmp_632_i16"/></StgValue>
</operation>

<operation id="2197" st_id="258" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:53  %tmp_631_i16 = select i1 %tmp_632_i16, float 0x3FD20F95C0000000, float 0xBFDD914080000000

]]></Node>
<StgValue><ssdm name="tmp_631_i16"/></StgValue>
</operation>

<operation id="2198" st_id="258" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:54  %tmp_250 = or i1 %tmp_632_i16, %tmp_630_i16

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="2199" st_id="258" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:55  %tmp_633_i16 = select i1 %tmp_250, float %tmp_631_i16, float %tmp_629_i16

]]></Node>
<StgValue><ssdm name="tmp_633_i16"/></StgValue>
</operation>

<operation id="2200" st_id="258" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:56  %tmp_634_i16 = icmp eq i4 %tmp_167, -5

]]></Node>
<StgValue><ssdm name="tmp_634_i16"/></StgValue>
</operation>

<operation id="2201" st_id="258" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:57  %tmp_636_i16 = icmp eq i4 %tmp_167, -4

]]></Node>
<StgValue><ssdm name="tmp_636_i16"/></StgValue>
</operation>

<operation id="2202" st_id="258" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:58  %tmp_635_i16 = select i1 %tmp_636_i16, float 0x3FA2D46C60000000, float 0x3FC703A460000000

]]></Node>
<StgValue><ssdm name="tmp_635_i16"/></StgValue>
</operation>

<operation id="2203" st_id="258" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:59  %tmp_251 = or i1 %tmp_636_i16, %tmp_634_i16

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="2204" st_id="258" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:60  %tmp_637_i16 = select i1 %tmp_251, float %tmp_635_i16, float %tmp_633_i16

]]></Node>
<StgValue><ssdm name="tmp_637_i16"/></StgValue>
</operation>

<operation id="2205" st_id="258" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:61  %tmp_638_i16 = icmp eq i4 %tmp_167, -3

]]></Node>
<StgValue><ssdm name="tmp_638_i16"/></StgValue>
</operation>

<operation id="2206" st_id="258" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:62  %tmp_640_i16 = icmp eq i4 %tmp_167, -2

]]></Node>
<StgValue><ssdm name="tmp_640_i16"/></StgValue>
</operation>

<operation id="2207" st_id="258" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:63  %tmp_639_i16 = select i1 %tmp_640_i16, float 0xBFAD0FAD80000000, float 0x3FDC5862A0000000

]]></Node>
<StgValue><ssdm name="tmp_639_i16"/></StgValue>
</operation>

<operation id="2208" st_id="258" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:64  %tmp_252 = or i1 %tmp_640_i16, %tmp_638_i16

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="2209" st_id="258" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:65  %merge_i16 = select i1 %tmp_252, float %tmp_639_i16, float %tmp_637_i16

]]></Node>
<StgValue><ssdm name="merge_i16"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="2210" st_id="259" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp_36_2_7 = fmul float %tmp_244, %merge_i16

]]></Node>
<StgValue><ssdm name="tmp_36_2_7"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="2211" st_id="260" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp_36_2_7 = fmul float %tmp_244, %merge_i16

]]></Node>
<StgValue><ssdm name="tmp_36_2_7"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="2212" st_id="261" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp_36_2_7 = fmul float %tmp_244, %merge_i16

]]></Node>
<StgValue><ssdm name="tmp_36_2_7"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="2213" st_id="262" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp_36_2_7 = fmul float %tmp_244, %merge_i16

]]></Node>
<StgValue><ssdm name="tmp_36_2_7"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="2214" st_id="263" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp_36_2_7 = fmul float %tmp_244, %merge_i16

]]></Node>
<StgValue><ssdm name="tmp_36_2_7"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="2215" st_id="264" stage="8" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_2_7 = fadd float %sum1_2_7, %tmp_36_2_7

]]></Node>
<StgValue><ssdm name="sum_1_2_7"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="2216" st_id="265" stage="7" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_2_7 = fadd float %sum1_2_7, %tmp_36_2_7

]]></Node>
<StgValue><ssdm name="sum_1_2_7"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="2217" st_id="266" stage="6" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_2_7 = fadd float %sum1_2_7, %tmp_36_2_7

]]></Node>
<StgValue><ssdm name="sum_1_2_7"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="2218" st_id="267" stage="5" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_2_7 = fadd float %sum1_2_7, %tmp_36_2_7

]]></Node>
<StgValue><ssdm name="sum_1_2_7"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="2219" st_id="268" stage="4" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_2_7 = fadd float %sum1_2_7, %tmp_36_2_7

]]></Node>
<StgValue><ssdm name="sum_1_2_7"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="2220" st_id="269" stage="3" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_2_7 = fadd float %sum1_2_7, %tmp_36_2_7

]]></Node>
<StgValue><ssdm name="sum_1_2_7"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="2221" st_id="270" stage="2" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_2_7 = fadd float %sum1_2_7, %tmp_36_2_7

]]></Node>
<StgValue><ssdm name="sum_1_2_7"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="2222" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_163 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="2223" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2224" st_id="271" stage="1" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_2_7 = fadd float %sum1_2_7, %tmp_36_2_7

]]></Node>
<StgValue><ssdm name="sum_1_2_7"/></StgValue>
</operation>

<operation id="2225" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:68  %empty_90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_163)

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="2226" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="0" op_0_bw="0">
<![CDATA[
:69  br label %.preheader8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="2227" st_id="272" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  store float %sum1_2_7, float* %C_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2228" st_id="272" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %j_14_2_7 = add i64 %j_2, 8

]]></Node>
<StgValue><ssdm name="j_14_2_7"/></StgValue>
</operation>

<operation id="2229" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="2230" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader32:0  %j_3 = phi i64 [ %j_14_3_7, %59 ], [ 0, %.preheader32.preheader ]

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="2231" st_id="273" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader32:1  %exitcond1_3 = icmp eq i64 %j_3, 1

]]></Node>
<StgValue><ssdm name="exitcond1_3"/></StgValue>
</operation>

<operation id="2232" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader32:2  br i1 %exitcond1_3, label %61, label %.preheader7.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2233" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2080">
<or_exp><and_exp><literal name="exitcond1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="4" op_0_bw="64">
<![CDATA[
.preheader7.preheader:0  %tmp_315 = trunc i64 %j_3 to i4

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="2234" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2080">
<or_exp><and_exp><literal name="exitcond1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:1  br label %.preheader7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="2235" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7:0  %sum1_3 = phi float [ %sum_1_3, %48 ], [ 0xBFA3F6A9E0000000, %.preheader7.preheader ]

]]></Node>
<StgValue><ssdm name="sum1_3"/></StgValue>
</operation>

<operation id="2236" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader7:1  %k_3 = phi i5 [ %k_2_3, %48 ], [ 0, %.preheader7.preheader ]

]]></Node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="2237" st_id="274" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader7:2  %exitcond_3 = icmp eq i5 %k_3, -16

]]></Node>
<StgValue><ssdm name="exitcond_3"/></StgValue>
</operation>

<operation id="2238" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:3  %empty_91 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="2239" st_id="274" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader7:4  %k_2_3 = add i5 %k_3, 1

]]></Node>
<StgValue><ssdm name="k_2_3"/></StgValue>
</operation>

<operation id="2240" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:5  br i1 %exitcond_3, label %47, label %48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2241" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="4" op_0_bw="5">
<![CDATA[
:0  %tmp_321 = trunc i5 %k_3 to i4

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="2242" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="3" op_0_bw="5">
<![CDATA[
:3  %tmp_322 = trunc i5 %k_3 to i3

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="2243" st_id="274" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %sum5_3 = xor i5 %k_3, -16

]]></Node>
<StgValue><ssdm name="sum5_3"/></StgValue>
</operation>

<operation id="2244" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_323 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %sum5_3, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="2245" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="3" op_0_bw="2">
<![CDATA[
:7  %newIndex1 = sext i2 %tmp_323 to i3

]]></Node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="2246" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="64" op_0_bw="3">
<![CDATA[
:8  %newIndex41_cast = zext i3 %newIndex1 to i64

]]></Node>
<StgValue><ssdm name="newIndex41_cast"/></StgValue>
</operation>

<operation id="2247" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %A_addr_17 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex41_cast

]]></Node>
<StgValue><ssdm name="A_addr_17"/></StgValue>
</operation>

<operation id="2248" st_id="274" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="32" op_0_bw="1">
<![CDATA[
:10  %A_load_17 = load float* %A_addr_17, align 4

]]></Node>
<StgValue><ssdm name="A_load_17"/></StgValue>
</operation>

<operation id="2249" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %A1_addr_17 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex41_cast

]]></Node>
<StgValue><ssdm name="A1_addr_17"/></StgValue>
</operation>

<operation id="2250" st_id="274" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="32" op_0_bw="1">
<![CDATA[
:12  %A1_load_17 = load float* %A1_addr_17, align 4

]]></Node>
<StgValue><ssdm name="A1_load_17"/></StgValue>
</operation>

<operation id="2251" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %A2_addr_17 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex41_cast

]]></Node>
<StgValue><ssdm name="A2_addr_17"/></StgValue>
</operation>

<operation id="2252" st_id="274" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="32" op_0_bw="1">
<![CDATA[
:14  %A2_load_17 = load float* %A2_addr_17, align 4

]]></Node>
<StgValue><ssdm name="A2_load_17"/></StgValue>
</operation>

<operation id="2253" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %A3_addr_17 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex41_cast

]]></Node>
<StgValue><ssdm name="A3_addr_17"/></StgValue>
</operation>

<operation id="2254" st_id="274" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="32" op_0_bw="1">
<![CDATA[
:16  %A3_load_17 = load float* %A3_addr_17, align 4

]]></Node>
<StgValue><ssdm name="A3_load_17"/></StgValue>
</operation>

<operation id="2255" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %A4_addr_17 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex41_cast

]]></Node>
<StgValue><ssdm name="A4_addr_17"/></StgValue>
</operation>

<operation id="2256" st_id="274" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="32" op_0_bw="1">
<![CDATA[
:18  %A4_load_17 = load float* %A4_addr_17, align 4

]]></Node>
<StgValue><ssdm name="A4_load_17"/></StgValue>
</operation>

<operation id="2257" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %A5_addr_17 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex41_cast

]]></Node>
<StgValue><ssdm name="A5_addr_17"/></StgValue>
</operation>

<operation id="2258" st_id="274" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="32" op_0_bw="1">
<![CDATA[
:20  %A5_load_17 = load float* %A5_addr_17, align 4

]]></Node>
<StgValue><ssdm name="A5_load_17"/></StgValue>
</operation>

<operation id="2259" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %A6_addr_17 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex41_cast

]]></Node>
<StgValue><ssdm name="A6_addr_17"/></StgValue>
</operation>

<operation id="2260" st_id="274" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="32" op_0_bw="1">
<![CDATA[
:22  %A6_load_17 = load float* %A6_addr_17, align 4

]]></Node>
<StgValue><ssdm name="A6_load_17"/></StgValue>
</operation>

<operation id="2261" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %A7_addr_17 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex41_cast

]]></Node>
<StgValue><ssdm name="A7_addr_17"/></StgValue>
</operation>

<operation id="2262" st_id="274" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="32" op_0_bw="1">
<![CDATA[
:24  %A7_load_17 = load float* %A7_addr_17, align 4

]]></Node>
<StgValue><ssdm name="A7_load_17"/></StgValue>
</operation>

<operation id="2263" st_id="274" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:26  %sum8_3 = add i4 %tmp_315, %tmp_321

]]></Node>
<StgValue><ssdm name="sum8_3"/></StgValue>
</operation>

<operation id="2264" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
:27  %tmp_324 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %sum8_3, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="2265" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
:28  %tmp_101 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_322, i1 %tmp_324)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="2266" st_id="274" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:29  %tmp_i7 = icmp eq i4 %tmp_101, 0

]]></Node>
<StgValue><ssdm name="tmp_i7"/></StgValue>
</operation>

<operation id="2267" st_id="274" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:30  %tmp_i7_92 = select i1 %tmp_i7, float 0x3F93ED63C0000000, float 0x3FE29BDA40000000

]]></Node>
<StgValue><ssdm name="tmp_i7_92"/></StgValue>
</operation>

<operation id="2268" st_id="274" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:31  %tmp_614_i7 = icmp eq i4 %tmp_101, 1

]]></Node>
<StgValue><ssdm name="tmp_614_i7"/></StgValue>
</operation>

<operation id="2269" st_id="274" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:32  %tmp_616_i7 = icmp eq i4 %tmp_101, 2

]]></Node>
<StgValue><ssdm name="tmp_616_i7"/></StgValue>
</operation>

<operation id="2270" st_id="274" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:33  %tmp_615_i7 = select i1 %tmp_616_i7, float 0x3FE2372C60000000, float 0x3FE09868E0000000

]]></Node>
<StgValue><ssdm name="tmp_615_i7"/></StgValue>
</operation>

<operation id="2271" st_id="274" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:34  %tmp_188 = or i1 %tmp_616_i7, %tmp_614_i7

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="2272" st_id="274" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:35  %tmp_617_i7 = select i1 %tmp_188, float %tmp_615_i7, float %tmp_i7_92

]]></Node>
<StgValue><ssdm name="tmp_617_i7"/></StgValue>
</operation>

<operation id="2273" st_id="274" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:36  %tmp_618_i7 = icmp eq i4 %tmp_101, 3

]]></Node>
<StgValue><ssdm name="tmp_618_i7"/></StgValue>
</operation>

<operation id="2274" st_id="274" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:37  %tmp_620_i8 = icmp eq i4 %tmp_101, 4

]]></Node>
<StgValue><ssdm name="tmp_620_i8"/></StgValue>
</operation>

<operation id="2275" st_id="274" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:38  %tmp_619_i9 = select i1 %tmp_620_i8, float 0x3FE06178C0000000, float 0x3FB370E260000000

]]></Node>
<StgValue><ssdm name="tmp_619_i9"/></StgValue>
</operation>

<operation id="2276" st_id="274" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:39  %tmp_189 = or i1 %tmp_620_i8, %tmp_618_i7

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="2277" st_id="274" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %tmp_621_i7 = select i1 %tmp_189, float %tmp_619_i9, float %tmp_617_i7

]]></Node>
<StgValue><ssdm name="tmp_621_i7"/></StgValue>
</operation>

<operation id="2278" st_id="274" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:41  %tmp_622_i7 = icmp eq i4 %tmp_101, 5

]]></Node>
<StgValue><ssdm name="tmp_622_i7"/></StgValue>
</operation>

<operation id="2279" st_id="274" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:42  %tmp_624_i7 = icmp eq i4 %tmp_101, 6

]]></Node>
<StgValue><ssdm name="tmp_624_i7"/></StgValue>
</operation>

<operation id="2280" st_id="274" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:46  %tmp_626_i7 = icmp eq i4 %tmp_101, 7

]]></Node>
<StgValue><ssdm name="tmp_626_i7"/></StgValue>
</operation>

<operation id="2281" st_id="274" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:47  %tmp_628_i7 = icmp eq i4 %tmp_101, -8

]]></Node>
<StgValue><ssdm name="tmp_628_i7"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="2282" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="64" op_0_bw="3">
<![CDATA[
:5  %arrayNo18 = zext i3 %tmp_322 to i64

]]></Node>
<StgValue><ssdm name="arrayNo18"/></StgValue>
</operation>

<operation id="2283" st_id="275" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="32" op_0_bw="1">
<![CDATA[
:10  %A_load_17 = load float* %A_addr_17, align 4

]]></Node>
<StgValue><ssdm name="A_load_17"/></StgValue>
</operation>

<operation id="2284" st_id="275" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="32" op_0_bw="1">
<![CDATA[
:12  %A1_load_17 = load float* %A1_addr_17, align 4

]]></Node>
<StgValue><ssdm name="A1_load_17"/></StgValue>
</operation>

<operation id="2285" st_id="275" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="32" op_0_bw="1">
<![CDATA[
:14  %A2_load_17 = load float* %A2_addr_17, align 4

]]></Node>
<StgValue><ssdm name="A2_load_17"/></StgValue>
</operation>

<operation id="2286" st_id="275" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="32" op_0_bw="1">
<![CDATA[
:16  %A3_load_17 = load float* %A3_addr_17, align 4

]]></Node>
<StgValue><ssdm name="A3_load_17"/></StgValue>
</operation>

<operation id="2287" st_id="275" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="32" op_0_bw="1">
<![CDATA[
:18  %A4_load_17 = load float* %A4_addr_17, align 4

]]></Node>
<StgValue><ssdm name="A4_load_17"/></StgValue>
</operation>

<operation id="2288" st_id="275" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="32" op_0_bw="1">
<![CDATA[
:20  %A5_load_17 = load float* %A5_addr_17, align 4

]]></Node>
<StgValue><ssdm name="A5_load_17"/></StgValue>
</operation>

<operation id="2289" st_id="275" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="32" op_0_bw="1">
<![CDATA[
:22  %A6_load_17 = load float* %A6_addr_17, align 4

]]></Node>
<StgValue><ssdm name="A6_load_17"/></StgValue>
</operation>

<operation id="2290" st_id="275" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="32" op_0_bw="1">
<![CDATA[
:24  %A7_load_17 = load float* %A7_addr_17, align 4

]]></Node>
<StgValue><ssdm name="A7_load_17"/></StgValue>
</operation>

<operation id="2291" st_id="275" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:25  %tmp_187 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_17, float %A1_load_17, float %A2_load_17, float %A3_load_17, float %A4_load_17, float %A5_load_17, float %A6_load_17, float %A7_load_17, i64 %arrayNo18)

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="2292" st_id="275" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:43  %tmp_623_i7 = select i1 %tmp_624_i7, float 0xBFD3EDED60000000, float 0xBFE455C440000000

]]></Node>
<StgValue><ssdm name="tmp_623_i7"/></StgValue>
</operation>

<operation id="2293" st_id="275" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:44  %tmp_190 = or i1 %tmp_624_i7, %tmp_622_i7

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="2294" st_id="275" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:45  %tmp_625_i7 = select i1 %tmp_190, float %tmp_623_i7, float %tmp_621_i7

]]></Node>
<StgValue><ssdm name="tmp_625_i7"/></StgValue>
</operation>

<operation id="2295" st_id="275" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:48  %tmp_627_i7 = select i1 %tmp_628_i7, float 0xBFD2F8EFE0000000, float 0x3FCDFB8E80000000

]]></Node>
<StgValue><ssdm name="tmp_627_i7"/></StgValue>
</operation>

<operation id="2296" st_id="275" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:49  %tmp_191 = or i1 %tmp_628_i7, %tmp_626_i7

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="2297" st_id="275" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:50  %tmp_629_i7 = select i1 %tmp_191, float %tmp_627_i7, float %tmp_625_i7

]]></Node>
<StgValue><ssdm name="tmp_629_i7"/></StgValue>
</operation>

<operation id="2298" st_id="275" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:51  %tmp_630_i7 = icmp eq i4 %tmp_101, -7

]]></Node>
<StgValue><ssdm name="tmp_630_i7"/></StgValue>
</operation>

<operation id="2299" st_id="275" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:52  %tmp_632_i7 = icmp eq i4 %tmp_101, -6

]]></Node>
<StgValue><ssdm name="tmp_632_i7"/></StgValue>
</operation>

<operation id="2300" st_id="275" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:53  %tmp_631_i7 = select i1 %tmp_632_i7, float 0x3FD20F95C0000000, float 0xBFDD914080000000

]]></Node>
<StgValue><ssdm name="tmp_631_i7"/></StgValue>
</operation>

<operation id="2301" st_id="275" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:54  %tmp_192 = or i1 %tmp_632_i7, %tmp_630_i7

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="2302" st_id="275" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:55  %tmp_633_i7 = select i1 %tmp_192, float %tmp_631_i7, float %tmp_629_i7

]]></Node>
<StgValue><ssdm name="tmp_633_i7"/></StgValue>
</operation>

<operation id="2303" st_id="275" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:56  %tmp_634_i7 = icmp eq i4 %tmp_101, -5

]]></Node>
<StgValue><ssdm name="tmp_634_i7"/></StgValue>
</operation>

<operation id="2304" st_id="275" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:57  %tmp_636_i7 = icmp eq i4 %tmp_101, -4

]]></Node>
<StgValue><ssdm name="tmp_636_i7"/></StgValue>
</operation>

<operation id="2305" st_id="275" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:58  %tmp_635_i7 = select i1 %tmp_636_i7, float 0x3FA2D46C60000000, float 0x3FC703A460000000

]]></Node>
<StgValue><ssdm name="tmp_635_i7"/></StgValue>
</operation>

<operation id="2306" st_id="275" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:59  %tmp_193 = or i1 %tmp_636_i7, %tmp_634_i7

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="2307" st_id="275" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:60  %tmp_637_i7 = select i1 %tmp_193, float %tmp_635_i7, float %tmp_633_i7

]]></Node>
<StgValue><ssdm name="tmp_637_i7"/></StgValue>
</operation>

<operation id="2308" st_id="275" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:61  %tmp_638_i7 = icmp eq i4 %tmp_101, -3

]]></Node>
<StgValue><ssdm name="tmp_638_i7"/></StgValue>
</operation>

<operation id="2309" st_id="275" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:62  %tmp_640_i7 = icmp eq i4 %tmp_101, -2

]]></Node>
<StgValue><ssdm name="tmp_640_i7"/></StgValue>
</operation>

<operation id="2310" st_id="275" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:63  %tmp_639_i7 = select i1 %tmp_640_i7, float 0xBFAD0FAD80000000, float 0x3FDC5862A0000000

]]></Node>
<StgValue><ssdm name="tmp_639_i7"/></StgValue>
</operation>

<operation id="2311" st_id="275" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:64  %tmp_194 = or i1 %tmp_640_i7, %tmp_638_i7

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="2312" st_id="275" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:65  %merge_i7 = select i1 %tmp_194, float %tmp_639_i7, float %tmp_637_i7

]]></Node>
<StgValue><ssdm name="merge_i7"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="2313" st_id="276" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp_36_3 = fmul float %tmp_187, %merge_i7

]]></Node>
<StgValue><ssdm name="tmp_36_3"/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="2314" st_id="277" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp_36_3 = fmul float %tmp_187, %merge_i7

]]></Node>
<StgValue><ssdm name="tmp_36_3"/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="2315" st_id="278" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp_36_3 = fmul float %tmp_187, %merge_i7

]]></Node>
<StgValue><ssdm name="tmp_36_3"/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="2316" st_id="279" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp_36_3 = fmul float %tmp_187, %merge_i7

]]></Node>
<StgValue><ssdm name="tmp_36_3"/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="2317" st_id="280" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp_36_3 = fmul float %tmp_187, %merge_i7

]]></Node>
<StgValue><ssdm name="tmp_36_3"/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="2318" st_id="281" stage="8" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_3 = fadd float %sum1_3, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="2319" st_id="282" stage="7" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_3 = fadd float %sum1_3, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="2320" st_id="283" stage="6" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_3 = fadd float %sum1_3, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="2321" st_id="284" stage="5" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_3 = fadd float %sum1_3, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="2322" st_id="285" stage="4" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_3 = fadd float %sum1_3, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="2323" st_id="286" stage="3" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_3 = fadd float %sum1_3, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="2324" st_id="287" stage="2" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_3 = fadd float %sum1_3, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="2325" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_97 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="2326" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2327" st_id="288" stage="1" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_3 = fadd float %sum1_3, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>

<operation id="2328" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:68  %empty_93 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_97)

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="2329" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="0" op_0_bw="0">
<![CDATA[
:69  br label %.preheader7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="289" st_id="289">

<operation id="2330" st_id="289" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2081">
<or_exp><and_exp><literal name="exitcond1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  store float %sum1_3, float* %C_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2331" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2081">
<or_exp><and_exp><literal name="exitcond1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %j_14_3_s = or i64 %j_3, 1

]]></Node>
<StgValue><ssdm name="j_14_3_s"/></StgValue>
</operation>

<operation id="2332" st_id="289" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2081">
<or_exp><and_exp><literal name="exitcond1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %exitcond1_3_1 = icmp eq i64 %j_14_3_s, 1

]]></Node>
<StgValue><ssdm name="exitcond1_3_1"/></StgValue>
</operation>

<operation id="2333" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2081">
<or_exp><and_exp><literal name="exitcond1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1_3_1, label %61, label %.preheader6.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2334" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2083">
<or_exp><and_exp><literal name="exitcond1_3" val="0"/>
<literal name="exitcond1_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:0  br label %.preheader6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2335" st_id="289" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2086">
<or_exp><and_exp><literal name="exitcond1_3" val="1"/>
</and_exp><and_exp><literal name="exitcond1_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %i_33_3 = add i64 %i, 4

]]></Node>
<StgValue><ssdm name="i_33_3"/></StgValue>
</operation>

<operation id="2336" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2086">
<or_exp><and_exp><literal name="exitcond1_3" val="1"/>
</and_exp><and_exp><literal name="exitcond1_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2144" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="290" st_id="290">

<operation id="2337" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader6:0  %k_3_1 = phi i5 [ %k_2_3_1, %49 ], [ 0, %.preheader6.preheader ]

]]></Node>
<StgValue><ssdm name="k_3_1"/></StgValue>
</operation>

<operation id="2338" st_id="290" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6:1  %exitcond_3_1 = icmp eq i5 %k_3_1, -16

]]></Node>
<StgValue><ssdm name="exitcond_3_1"/></StgValue>
</operation>

<operation id="2339" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:2  %empty_94 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="2340" st_id="290" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6:3  %k_2_3_1 = add i5 %k_3_1, 1

]]></Node>
<StgValue><ssdm name="k_2_3_1"/></StgValue>
</operation>

<operation id="2341" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:4  br i1 %exitcond_3_1, label %.preheader5.preheader, label %49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2342" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2088">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="3" op_0_bw="5">
<![CDATA[
:2  %tmp_330 = trunc i5 %k_3_1 to i3

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="2343" st_id="290" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2088">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %sum5_3_1 = xor i5 %k_3_1, -16

]]></Node>
<StgValue><ssdm name="sum5_3_1"/></StgValue>
</operation>

<operation id="2344" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2088">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_331 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %sum5_3_1, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="2345" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2088">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="3" op_0_bw="2">
<![CDATA[
:6  %newIndex3 = sext i2 %tmp_331 to i3

]]></Node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="2346" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2088">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="64" op_0_bw="3">
<![CDATA[
:7  %newIndex48_cast = zext i3 %newIndex3 to i64

]]></Node>
<StgValue><ssdm name="newIndex48_cast"/></StgValue>
</operation>

<operation id="2347" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2088">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %A_addr_20 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex48_cast

]]></Node>
<StgValue><ssdm name="A_addr_20"/></StgValue>
</operation>

<operation id="2348" st_id="290" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2088">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="32" op_0_bw="1">
<![CDATA[
:9  %A_load_20 = load float* %A_addr_20, align 4

]]></Node>
<StgValue><ssdm name="A_load_20"/></StgValue>
</operation>

<operation id="2349" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2088">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %A1_addr_20 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex48_cast

]]></Node>
<StgValue><ssdm name="A1_addr_20"/></StgValue>
</operation>

<operation id="2350" st_id="290" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2088">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="32" op_0_bw="1">
<![CDATA[
:11  %A1_load_20 = load float* %A1_addr_20, align 4

]]></Node>
<StgValue><ssdm name="A1_load_20"/></StgValue>
</operation>

<operation id="2351" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2088">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %A2_addr_20 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex48_cast

]]></Node>
<StgValue><ssdm name="A2_addr_20"/></StgValue>
</operation>

<operation id="2352" st_id="290" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2088">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="32" op_0_bw="1">
<![CDATA[
:13  %A2_load_20 = load float* %A2_addr_20, align 4

]]></Node>
<StgValue><ssdm name="A2_load_20"/></StgValue>
</operation>

<operation id="2353" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2088">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %A3_addr_20 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex48_cast

]]></Node>
<StgValue><ssdm name="A3_addr_20"/></StgValue>
</operation>

<operation id="2354" st_id="290" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2088">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="32" op_0_bw="1">
<![CDATA[
:15  %A3_load_20 = load float* %A3_addr_20, align 4

]]></Node>
<StgValue><ssdm name="A3_load_20"/></StgValue>
</operation>

<operation id="2355" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2088">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %A4_addr_20 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex48_cast

]]></Node>
<StgValue><ssdm name="A4_addr_20"/></StgValue>
</operation>

<operation id="2356" st_id="290" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2088">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="32" op_0_bw="1">
<![CDATA[
:17  %A4_load_20 = load float* %A4_addr_20, align 4

]]></Node>
<StgValue><ssdm name="A4_load_20"/></StgValue>
</operation>

<operation id="2357" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2088">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %A5_addr_20 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex48_cast

]]></Node>
<StgValue><ssdm name="A5_addr_20"/></StgValue>
</operation>

<operation id="2358" st_id="290" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2088">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="32" op_0_bw="1">
<![CDATA[
:19  %A5_load_20 = load float* %A5_addr_20, align 4

]]></Node>
<StgValue><ssdm name="A5_load_20"/></StgValue>
</operation>

<operation id="2359" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2088">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %A6_addr_20 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex48_cast

]]></Node>
<StgValue><ssdm name="A6_addr_20"/></StgValue>
</operation>

<operation id="2360" st_id="290" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2088">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="32" op_0_bw="1">
<![CDATA[
:21  %A6_load_20 = load float* %A6_addr_20, align 4

]]></Node>
<StgValue><ssdm name="A6_load_20"/></StgValue>
</operation>

<operation id="2361" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2088">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %A7_addr_20 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex48_cast

]]></Node>
<StgValue><ssdm name="A7_addr_20"/></StgValue>
</operation>

<operation id="2362" st_id="290" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2088">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="32" op_0_bw="1">
<![CDATA[
:23  %A7_load_20 = load float* %A7_addr_20, align 4

]]></Node>
<StgValue><ssdm name="A7_load_20"/></StgValue>
</operation>
</state>

<state id="291" st_id="291">

<operation id="2363" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2089">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_115 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="2364" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2089">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2365" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2089">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="64" op_0_bw="3">
<![CDATA[
:4  %arrayNo21 = zext i3 %tmp_330 to i64

]]></Node>
<StgValue><ssdm name="arrayNo21"/></StgValue>
</operation>

<operation id="2366" st_id="291" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2089">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="32" op_0_bw="1">
<![CDATA[
:9  %A_load_20 = load float* %A_addr_20, align 4

]]></Node>
<StgValue><ssdm name="A_load_20"/></StgValue>
</operation>

<operation id="2367" st_id="291" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2089">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="32" op_0_bw="1">
<![CDATA[
:11  %A1_load_20 = load float* %A1_addr_20, align 4

]]></Node>
<StgValue><ssdm name="A1_load_20"/></StgValue>
</operation>

<operation id="2368" st_id="291" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2089">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="32" op_0_bw="1">
<![CDATA[
:13  %A2_load_20 = load float* %A2_addr_20, align 4

]]></Node>
<StgValue><ssdm name="A2_load_20"/></StgValue>
</operation>

<operation id="2369" st_id="291" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2089">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="32" op_0_bw="1">
<![CDATA[
:15  %A3_load_20 = load float* %A3_addr_20, align 4

]]></Node>
<StgValue><ssdm name="A3_load_20"/></StgValue>
</operation>

<operation id="2370" st_id="291" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2089">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="32" op_0_bw="1">
<![CDATA[
:17  %A4_load_20 = load float* %A4_addr_20, align 4

]]></Node>
<StgValue><ssdm name="A4_load_20"/></StgValue>
</operation>

<operation id="2371" st_id="291" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2089">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="32" op_0_bw="1">
<![CDATA[
:19  %A5_load_20 = load float* %A5_addr_20, align 4

]]></Node>
<StgValue><ssdm name="A5_load_20"/></StgValue>
</operation>

<operation id="2372" st_id="291" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2089">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="32" op_0_bw="1">
<![CDATA[
:21  %A6_load_20 = load float* %A6_addr_20, align 4

]]></Node>
<StgValue><ssdm name="A6_load_20"/></StgValue>
</operation>

<operation id="2373" st_id="291" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2089">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="32" op_0_bw="1">
<![CDATA[
:23  %A7_load_20 = load float* %A7_addr_20, align 4

]]></Node>
<StgValue><ssdm name="A7_load_20"/></StgValue>
</operation>

<operation id="2374" st_id="291" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2089">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:24  %tmp_312 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_20, float %A1_load_20, float %A2_load_20, float %A3_load_20, float %A4_load_20, float %A5_load_20, float %A6_load_20, float %A7_load_20, i64 %arrayNo21)

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="2375" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2089">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:25  %empty_95 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_115)

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="2376" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2089">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="0" op_0_bw="0">
<![CDATA[
:26  br label %.preheader6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="292" st_id="292">

<operation id="2377" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2090">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:0  br label %.preheader5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="293" st_id="293">

<operation id="2378" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2091">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader5:0  %k_3_2 = phi i5 [ %k_2_3_2, %50 ], [ 0, %.preheader5.preheader ]

]]></Node>
<StgValue><ssdm name="k_3_2"/></StgValue>
</operation>

<operation id="2379" st_id="293" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2091">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5:1  %exitcond_3_2 = icmp eq i5 %k_3_2, -16

]]></Node>
<StgValue><ssdm name="exitcond_3_2"/></StgValue>
</operation>

<operation id="2380" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2091">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:2  %empty_96 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="2381" st_id="293" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2091">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5:3  %k_2_3_2 = add i5 %k_3_2, 1

]]></Node>
<StgValue><ssdm name="k_2_3_2"/></StgValue>
</operation>

<operation id="2382" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2091">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:4  br i1 %exitcond_3_2, label %.preheader4.preheader, label %50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2383" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2092">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="3" op_0_bw="5">
<![CDATA[
:2  %tmp_340 = trunc i5 %k_3_2 to i3

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="2384" st_id="293" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2092">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %sum5_3_2 = xor i5 %k_3_2, -16

]]></Node>
<StgValue><ssdm name="sum5_3_2"/></StgValue>
</operation>

<operation id="2385" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2092">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_341 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %sum5_3_2, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="2386" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2092">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="3" op_0_bw="2">
<![CDATA[
:6  %newIndex7 = sext i2 %tmp_341 to i3

]]></Node>
<StgValue><ssdm name="newIndex7"/></StgValue>
</operation>

<operation id="2387" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2092">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="64" op_0_bw="3">
<![CDATA[
:7  %newIndex54_cast = zext i3 %newIndex7 to i64

]]></Node>
<StgValue><ssdm name="newIndex54_cast"/></StgValue>
</operation>

<operation id="2388" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2092">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %A_addr_23 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex54_cast

]]></Node>
<StgValue><ssdm name="A_addr_23"/></StgValue>
</operation>

<operation id="2389" st_id="293" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2092">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="32" op_0_bw="1">
<![CDATA[
:9  %A_load_23 = load float* %A_addr_23, align 4

]]></Node>
<StgValue><ssdm name="A_load_23"/></StgValue>
</operation>

<operation id="2390" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2092">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %A1_addr_23 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex54_cast

]]></Node>
<StgValue><ssdm name="A1_addr_23"/></StgValue>
</operation>

<operation id="2391" st_id="293" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2092">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="32" op_0_bw="1">
<![CDATA[
:11  %A1_load_23 = load float* %A1_addr_23, align 4

]]></Node>
<StgValue><ssdm name="A1_load_23"/></StgValue>
</operation>

<operation id="2392" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2092">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %A2_addr_23 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex54_cast

]]></Node>
<StgValue><ssdm name="A2_addr_23"/></StgValue>
</operation>

<operation id="2393" st_id="293" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2092">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="32" op_0_bw="1">
<![CDATA[
:13  %A2_load_23 = load float* %A2_addr_23, align 4

]]></Node>
<StgValue><ssdm name="A2_load_23"/></StgValue>
</operation>

<operation id="2394" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2092">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %A3_addr_23 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex54_cast

]]></Node>
<StgValue><ssdm name="A3_addr_23"/></StgValue>
</operation>

<operation id="2395" st_id="293" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2092">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="32" op_0_bw="1">
<![CDATA[
:15  %A3_load_23 = load float* %A3_addr_23, align 4

]]></Node>
<StgValue><ssdm name="A3_load_23"/></StgValue>
</operation>

<operation id="2396" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2092">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %A4_addr_23 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex54_cast

]]></Node>
<StgValue><ssdm name="A4_addr_23"/></StgValue>
</operation>

<operation id="2397" st_id="293" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2092">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="32" op_0_bw="1">
<![CDATA[
:17  %A4_load_23 = load float* %A4_addr_23, align 4

]]></Node>
<StgValue><ssdm name="A4_load_23"/></StgValue>
</operation>

<operation id="2398" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2092">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %A5_addr_23 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex54_cast

]]></Node>
<StgValue><ssdm name="A5_addr_23"/></StgValue>
</operation>

<operation id="2399" st_id="293" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2092">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="32" op_0_bw="1">
<![CDATA[
:19  %A5_load_23 = load float* %A5_addr_23, align 4

]]></Node>
<StgValue><ssdm name="A5_load_23"/></StgValue>
</operation>

<operation id="2400" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2092">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %A6_addr_23 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex54_cast

]]></Node>
<StgValue><ssdm name="A6_addr_23"/></StgValue>
</operation>

<operation id="2401" st_id="293" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2092">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="32" op_0_bw="1">
<![CDATA[
:21  %A6_load_23 = load float* %A6_addr_23, align 4

]]></Node>
<StgValue><ssdm name="A6_load_23"/></StgValue>
</operation>

<operation id="2402" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2092">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %A7_addr_23 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex54_cast

]]></Node>
<StgValue><ssdm name="A7_addr_23"/></StgValue>
</operation>

<operation id="2403" st_id="293" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2092">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="32" op_0_bw="1">
<![CDATA[
:23  %A7_load_23 = load float* %A7_addr_23, align 4

]]></Node>
<StgValue><ssdm name="A7_load_23"/></StgValue>
</operation>
</state>

<state id="294" st_id="294">

<operation id="2404" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2093">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_133 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="2405" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2093">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2406" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2093">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="64" op_0_bw="3">
<![CDATA[
:4  %arrayNo25 = zext i3 %tmp_340 to i64

]]></Node>
<StgValue><ssdm name="arrayNo25"/></StgValue>
</operation>

<operation id="2407" st_id="294" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2093">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="32" op_0_bw="1">
<![CDATA[
:9  %A_load_23 = load float* %A_addr_23, align 4

]]></Node>
<StgValue><ssdm name="A_load_23"/></StgValue>
</operation>

<operation id="2408" st_id="294" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2093">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="32" op_0_bw="1">
<![CDATA[
:11  %A1_load_23 = load float* %A1_addr_23, align 4

]]></Node>
<StgValue><ssdm name="A1_load_23"/></StgValue>
</operation>

<operation id="2409" st_id="294" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2093">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="32" op_0_bw="1">
<![CDATA[
:13  %A2_load_23 = load float* %A2_addr_23, align 4

]]></Node>
<StgValue><ssdm name="A2_load_23"/></StgValue>
</operation>

<operation id="2410" st_id="294" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2093">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="32" op_0_bw="1">
<![CDATA[
:15  %A3_load_23 = load float* %A3_addr_23, align 4

]]></Node>
<StgValue><ssdm name="A3_load_23"/></StgValue>
</operation>

<operation id="2411" st_id="294" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2093">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="32" op_0_bw="1">
<![CDATA[
:17  %A4_load_23 = load float* %A4_addr_23, align 4

]]></Node>
<StgValue><ssdm name="A4_load_23"/></StgValue>
</operation>

<operation id="2412" st_id="294" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2093">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="32" op_0_bw="1">
<![CDATA[
:19  %A5_load_23 = load float* %A5_addr_23, align 4

]]></Node>
<StgValue><ssdm name="A5_load_23"/></StgValue>
</operation>

<operation id="2413" st_id="294" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2093">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="32" op_0_bw="1">
<![CDATA[
:21  %A6_load_23 = load float* %A6_addr_23, align 4

]]></Node>
<StgValue><ssdm name="A6_load_23"/></StgValue>
</operation>

<operation id="2414" st_id="294" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2093">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="32" op_0_bw="1">
<![CDATA[
:23  %A7_load_23 = load float* %A7_addr_23, align 4

]]></Node>
<StgValue><ssdm name="A7_load_23"/></StgValue>
</operation>

<operation id="2415" st_id="294" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2093">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:24  %tmp_336 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_23, float %A1_load_23, float %A2_load_23, float %A3_load_23, float %A4_load_23, float %A5_load_23, float %A6_load_23, float %A7_load_23, i64 %arrayNo25)

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="2416" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2093">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:25  %empty_97 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_133)

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="2417" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2093">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="0" op_0_bw="0">
<![CDATA[
:26  br label %.preheader5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="295" st_id="295">

<operation id="2418" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2094">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:0  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="296" st_id="296">

<operation id="2419" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2095">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader4:0  %k_3_3 = phi i5 [ %k_2_3_3, %52 ], [ 0, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="k_3_3"/></StgValue>
</operation>

<operation id="2420" st_id="296" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2095">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader4:1  %exitcond_3_3 = icmp eq i5 %k_3_3, -16

]]></Node>
<StgValue><ssdm name="exitcond_3_3"/></StgValue>
</operation>

<operation id="2421" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2095">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:2  %empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="2422" st_id="296" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2095">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader4:3  %k_2_3_3 = add i5 %k_3_3, 1

]]></Node>
<StgValue><ssdm name="k_2_3_3"/></StgValue>
</operation>

<operation id="2423" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2095">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:4  br i1 %exitcond_3_3, label %51, label %52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2424" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2096">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="3" op_0_bw="5">
<![CDATA[
:2  %tmp_345 = trunc i5 %k_3_3 to i3

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="2425" st_id="296" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2096">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %sum5_3_3 = xor i5 %k_3_3, -16

]]></Node>
<StgValue><ssdm name="sum5_3_3"/></StgValue>
</operation>

<operation id="2426" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2096">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_346 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %sum5_3_3, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="2427" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2096">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="3" op_0_bw="2">
<![CDATA[
:6  %newIndex10 = sext i2 %tmp_346 to i3

]]></Node>
<StgValue><ssdm name="newIndex10"/></StgValue>
</operation>

<operation id="2428" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2096">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="64" op_0_bw="3">
<![CDATA[
:7  %newIndex57_cast = zext i3 %newIndex10 to i64

]]></Node>
<StgValue><ssdm name="newIndex57_cast"/></StgValue>
</operation>

<operation id="2429" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2096">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %A_addr_25 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex57_cast

]]></Node>
<StgValue><ssdm name="A_addr_25"/></StgValue>
</operation>

<operation id="2430" st_id="296" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2096">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="32" op_0_bw="1">
<![CDATA[
:9  %A_load_25 = load float* %A_addr_25, align 4

]]></Node>
<StgValue><ssdm name="A_load_25"/></StgValue>
</operation>

<operation id="2431" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2096">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %A1_addr_25 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex57_cast

]]></Node>
<StgValue><ssdm name="A1_addr_25"/></StgValue>
</operation>

<operation id="2432" st_id="296" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2096">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="32" op_0_bw="1">
<![CDATA[
:11  %A1_load_25 = load float* %A1_addr_25, align 4

]]></Node>
<StgValue><ssdm name="A1_load_25"/></StgValue>
</operation>

<operation id="2433" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2096">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %A2_addr_25 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex57_cast

]]></Node>
<StgValue><ssdm name="A2_addr_25"/></StgValue>
</operation>

<operation id="2434" st_id="296" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2096">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="32" op_0_bw="1">
<![CDATA[
:13  %A2_load_25 = load float* %A2_addr_25, align 4

]]></Node>
<StgValue><ssdm name="A2_load_25"/></StgValue>
</operation>

<operation id="2435" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2096">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %A3_addr_25 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex57_cast

]]></Node>
<StgValue><ssdm name="A3_addr_25"/></StgValue>
</operation>

<operation id="2436" st_id="296" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2096">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="32" op_0_bw="1">
<![CDATA[
:15  %A3_load_25 = load float* %A3_addr_25, align 4

]]></Node>
<StgValue><ssdm name="A3_load_25"/></StgValue>
</operation>

<operation id="2437" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2096">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %A4_addr_25 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex57_cast

]]></Node>
<StgValue><ssdm name="A4_addr_25"/></StgValue>
</operation>

<operation id="2438" st_id="296" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2096">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="32" op_0_bw="1">
<![CDATA[
:17  %A4_load_25 = load float* %A4_addr_25, align 4

]]></Node>
<StgValue><ssdm name="A4_load_25"/></StgValue>
</operation>

<operation id="2439" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2096">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %A5_addr_25 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex57_cast

]]></Node>
<StgValue><ssdm name="A5_addr_25"/></StgValue>
</operation>

<operation id="2440" st_id="296" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2096">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="32" op_0_bw="1">
<![CDATA[
:19  %A5_load_25 = load float* %A5_addr_25, align 4

]]></Node>
<StgValue><ssdm name="A5_load_25"/></StgValue>
</operation>

<operation id="2441" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2096">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %A6_addr_25 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex57_cast

]]></Node>
<StgValue><ssdm name="A6_addr_25"/></StgValue>
</operation>

<operation id="2442" st_id="296" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2096">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="32" op_0_bw="1">
<![CDATA[
:21  %A6_load_25 = load float* %A6_addr_25, align 4

]]></Node>
<StgValue><ssdm name="A6_load_25"/></StgValue>
</operation>

<operation id="2443" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2096">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %A7_addr_25 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex57_cast

]]></Node>
<StgValue><ssdm name="A7_addr_25"/></StgValue>
</operation>

<operation id="2444" st_id="296" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2096">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="32" op_0_bw="1">
<![CDATA[
:23  %A7_load_25 = load float* %A7_addr_25, align 4

]]></Node>
<StgValue><ssdm name="A7_load_25"/></StgValue>
</operation>
</state>

<state id="297" st_id="297">

<operation id="2445" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_145 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="2446" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2447" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="64" op_0_bw="3">
<![CDATA[
:4  %arrayNo27 = zext i3 %tmp_345 to i64

]]></Node>
<StgValue><ssdm name="arrayNo27"/></StgValue>
</operation>

<operation id="2448" st_id="297" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="32" op_0_bw="1">
<![CDATA[
:9  %A_load_25 = load float* %A_addr_25, align 4

]]></Node>
<StgValue><ssdm name="A_load_25"/></StgValue>
</operation>

<operation id="2449" st_id="297" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="32" op_0_bw="1">
<![CDATA[
:11  %A1_load_25 = load float* %A1_addr_25, align 4

]]></Node>
<StgValue><ssdm name="A1_load_25"/></StgValue>
</operation>

<operation id="2450" st_id="297" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="32" op_0_bw="1">
<![CDATA[
:13  %A2_load_25 = load float* %A2_addr_25, align 4

]]></Node>
<StgValue><ssdm name="A2_load_25"/></StgValue>
</operation>

<operation id="2451" st_id="297" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="32" op_0_bw="1">
<![CDATA[
:15  %A3_load_25 = load float* %A3_addr_25, align 4

]]></Node>
<StgValue><ssdm name="A3_load_25"/></StgValue>
</operation>

<operation id="2452" st_id="297" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="32" op_0_bw="1">
<![CDATA[
:17  %A4_load_25 = load float* %A4_addr_25, align 4

]]></Node>
<StgValue><ssdm name="A4_load_25"/></StgValue>
</operation>

<operation id="2453" st_id="297" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="32" op_0_bw="1">
<![CDATA[
:19  %A5_load_25 = load float* %A5_addr_25, align 4

]]></Node>
<StgValue><ssdm name="A5_load_25"/></StgValue>
</operation>

<operation id="2454" st_id="297" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="32" op_0_bw="1">
<![CDATA[
:21  %A6_load_25 = load float* %A6_addr_25, align 4

]]></Node>
<StgValue><ssdm name="A6_load_25"/></StgValue>
</operation>

<operation id="2455" st_id="297" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="32" op_0_bw="1">
<![CDATA[
:23  %A7_load_25 = load float* %A7_addr_25, align 4

]]></Node>
<StgValue><ssdm name="A7_load_25"/></StgValue>
</operation>

<operation id="2456" st_id="297" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:24  %tmp_352 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_25, float %A1_load_25, float %A2_load_25, float %A3_load_25, float %A4_load_25, float %A5_load_25, float %A6_load_25, float %A7_load_25, i64 %arrayNo27)

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="2457" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:25  %empty_99 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_145)

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="2458" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="0" op_0_bw="0">
<![CDATA[
:26  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="298" st_id="298">

<operation id="2459" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %j_14_3_3 = or i4 %tmp_315, 4

]]></Node>
<StgValue><ssdm name="j_14_3_3"/></StgValue>
</operation>

<operation id="2460" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="299" st_id="299">

<operation id="2461" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader3:0  %sum1_3_4 = phi float [ %sum_1_3_4, %54 ], [ 0xBFA3F6A9E0000000, %51 ]

]]></Node>
<StgValue><ssdm name="sum1_3_4"/></StgValue>
</operation>

<operation id="2462" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader3:1  %k_3_4 = phi i5 [ %k_2_3_4, %54 ], [ 0, %51 ]

]]></Node>
<StgValue><ssdm name="k_3_4"/></StgValue>
</operation>

<operation id="2463" st_id="299" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3:2  %exitcond_3_4 = icmp eq i5 %k_3_4, -16

]]></Node>
<StgValue><ssdm name="exitcond_3_4"/></StgValue>
</operation>

<operation id="2464" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:3  %empty_100 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="2465" st_id="299" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3:4  %k_2_3_4 = add i5 %k_3_4, 1

]]></Node>
<StgValue><ssdm name="k_2_3_4"/></StgValue>
</operation>

<operation id="2466" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:5  br i1 %exitcond_3_4, label %53, label %54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2467" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="4" op_0_bw="5">
<![CDATA[
:0  %tmp_350 = trunc i5 %k_3_4 to i4

]]></Node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="2468" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="3" op_0_bw="5">
<![CDATA[
:3  %tmp_351 = trunc i5 %k_3_4 to i3

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="2469" st_id="299" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %sum5_3_4 = xor i5 %k_3_4, -16

]]></Node>
<StgValue><ssdm name="sum5_3_4"/></StgValue>
</operation>

<operation id="2470" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_353 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %sum5_3_4, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="2471" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="3" op_0_bw="2">
<![CDATA[
:7  %newIndex12 = sext i2 %tmp_353 to i3

]]></Node>
<StgValue><ssdm name="newIndex12"/></StgValue>
</operation>

<operation id="2472" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="64" op_0_bw="3">
<![CDATA[
:8  %newIndex46_cast = zext i3 %newIndex12 to i64

]]></Node>
<StgValue><ssdm name="newIndex46_cast"/></StgValue>
</operation>

<operation id="2473" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %A_addr_27 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex46_cast

]]></Node>
<StgValue><ssdm name="A_addr_27"/></StgValue>
</operation>

<operation id="2474" st_id="299" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="32" op_0_bw="1">
<![CDATA[
:10  %A_load_27 = load float* %A_addr_27, align 4

]]></Node>
<StgValue><ssdm name="A_load_27"/></StgValue>
</operation>

<operation id="2475" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %A1_addr_27 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex46_cast

]]></Node>
<StgValue><ssdm name="A1_addr_27"/></StgValue>
</operation>

<operation id="2476" st_id="299" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="32" op_0_bw="1">
<![CDATA[
:12  %A1_load_27 = load float* %A1_addr_27, align 4

]]></Node>
<StgValue><ssdm name="A1_load_27"/></StgValue>
</operation>

<operation id="2477" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %A2_addr_27 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex46_cast

]]></Node>
<StgValue><ssdm name="A2_addr_27"/></StgValue>
</operation>

<operation id="2478" st_id="299" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="32" op_0_bw="1">
<![CDATA[
:14  %A2_load_27 = load float* %A2_addr_27, align 4

]]></Node>
<StgValue><ssdm name="A2_load_27"/></StgValue>
</operation>

<operation id="2479" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %A3_addr_27 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex46_cast

]]></Node>
<StgValue><ssdm name="A3_addr_27"/></StgValue>
</operation>

<operation id="2480" st_id="299" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="32" op_0_bw="1">
<![CDATA[
:16  %A3_load_27 = load float* %A3_addr_27, align 4

]]></Node>
<StgValue><ssdm name="A3_load_27"/></StgValue>
</operation>

<operation id="2481" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %A4_addr_27 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex46_cast

]]></Node>
<StgValue><ssdm name="A4_addr_27"/></StgValue>
</operation>

<operation id="2482" st_id="299" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="32" op_0_bw="1">
<![CDATA[
:18  %A4_load_27 = load float* %A4_addr_27, align 4

]]></Node>
<StgValue><ssdm name="A4_load_27"/></StgValue>
</operation>

<operation id="2483" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %A5_addr_27 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex46_cast

]]></Node>
<StgValue><ssdm name="A5_addr_27"/></StgValue>
</operation>

<operation id="2484" st_id="299" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="32" op_0_bw="1">
<![CDATA[
:20  %A5_load_27 = load float* %A5_addr_27, align 4

]]></Node>
<StgValue><ssdm name="A5_load_27"/></StgValue>
</operation>

<operation id="2485" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %A6_addr_27 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex46_cast

]]></Node>
<StgValue><ssdm name="A6_addr_27"/></StgValue>
</operation>

<operation id="2486" st_id="299" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="32" op_0_bw="1">
<![CDATA[
:22  %A6_load_27 = load float* %A6_addr_27, align 4

]]></Node>
<StgValue><ssdm name="A6_load_27"/></StgValue>
</operation>

<operation id="2487" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %A7_addr_27 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex46_cast

]]></Node>
<StgValue><ssdm name="A7_addr_27"/></StgValue>
</operation>

<operation id="2488" st_id="299" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="32" op_0_bw="1">
<![CDATA[
:24  %A7_load_27 = load float* %A7_addr_27, align 4

]]></Node>
<StgValue><ssdm name="A7_load_27"/></StgValue>
</operation>

<operation id="2489" st_id="299" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:26  %sum8_3_4 = add i4 %j_14_3_3, %tmp_350

]]></Node>
<StgValue><ssdm name="sum8_3_4"/></StgValue>
</operation>

<operation id="2490" st_id="299" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:27  %arrayNo_trunc11 = xor i3 %tmp_351, -4

]]></Node>
<StgValue><ssdm name="arrayNo_trunc11"/></StgValue>
</operation>

<operation id="2491" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
:28  %tmp_354 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %sum8_3_4, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="2492" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
:29  %tmp_161 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %arrayNo_trunc11, i1 %tmp_354)

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="2493" st_id="299" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:30  %tmp_i15 = icmp eq i4 %tmp_161, 0

]]></Node>
<StgValue><ssdm name="tmp_i15"/></StgValue>
</operation>

<operation id="2494" st_id="299" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:31  %tmp_i15_101 = select i1 %tmp_i15, float 0x3F93ED63C0000000, float 0x3FE29BDA40000000

]]></Node>
<StgValue><ssdm name="tmp_i15_101"/></StgValue>
</operation>

<operation id="2495" st_id="299" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:32  %tmp_614_i15 = icmp eq i4 %tmp_161, 1

]]></Node>
<StgValue><ssdm name="tmp_614_i15"/></StgValue>
</operation>

<operation id="2496" st_id="299" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:33  %tmp_616_i15 = icmp eq i4 %tmp_161, 2

]]></Node>
<StgValue><ssdm name="tmp_616_i15"/></StgValue>
</operation>

<operation id="2497" st_id="299" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:34  %tmp_615_i15 = select i1 %tmp_616_i15, float 0x3FE2372C60000000, float 0x3FE09868E0000000

]]></Node>
<StgValue><ssdm name="tmp_615_i15"/></StgValue>
</operation>

<operation id="2498" st_id="299" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:35  %tmp_237 = or i1 %tmp_616_i15, %tmp_614_i15

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="2499" st_id="299" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:36  %tmp_617_i15 = select i1 %tmp_237, float %tmp_615_i15, float %tmp_i15_101

]]></Node>
<StgValue><ssdm name="tmp_617_i15"/></StgValue>
</operation>

<operation id="2500" st_id="299" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:37  %tmp_618_i15 = icmp eq i4 %tmp_161, 3

]]></Node>
<StgValue><ssdm name="tmp_618_i15"/></StgValue>
</operation>

<operation id="2501" st_id="299" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:38  %tmp_620_i15 = icmp eq i4 %tmp_161, 4

]]></Node>
<StgValue><ssdm name="tmp_620_i15"/></StgValue>
</operation>

<operation id="2502" st_id="299" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:39  %tmp_619_i15 = select i1 %tmp_620_i15, float 0x3FE06178C0000000, float 0x3FB370E260000000

]]></Node>
<StgValue><ssdm name="tmp_619_i15"/></StgValue>
</operation>

<operation id="2503" st_id="299" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:40  %tmp_238 = or i1 %tmp_620_i15, %tmp_618_i15

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="2504" st_id="299" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:41  %tmp_621_i15 = select i1 %tmp_238, float %tmp_619_i15, float %tmp_617_i15

]]></Node>
<StgValue><ssdm name="tmp_621_i15"/></StgValue>
</operation>

<operation id="2505" st_id="299" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:42  %tmp_622_i15 = icmp eq i4 %tmp_161, 5

]]></Node>
<StgValue><ssdm name="tmp_622_i15"/></StgValue>
</operation>

<operation id="2506" st_id="299" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:43  %tmp_624_i15 = icmp eq i4 %tmp_161, 6

]]></Node>
<StgValue><ssdm name="tmp_624_i15"/></StgValue>
</operation>

<operation id="2507" st_id="299" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:47  %tmp_626_i15 = icmp eq i4 %tmp_161, 7

]]></Node>
<StgValue><ssdm name="tmp_626_i15"/></StgValue>
</operation>

<operation id="2508" st_id="299" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:48  %tmp_628_i15 = icmp eq i4 %tmp_161, -8

]]></Node>
<StgValue><ssdm name="tmp_628_i15"/></StgValue>
</operation>
</state>

<state id="300" st_id="300">

<operation id="2509" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="64" op_0_bw="3">
<![CDATA[
:5  %arrayNo29 = zext i3 %tmp_351 to i64

]]></Node>
<StgValue><ssdm name="arrayNo29"/></StgValue>
</operation>

<operation id="2510" st_id="300" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="32" op_0_bw="1">
<![CDATA[
:10  %A_load_27 = load float* %A_addr_27, align 4

]]></Node>
<StgValue><ssdm name="A_load_27"/></StgValue>
</operation>

<operation id="2511" st_id="300" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="32" op_0_bw="1">
<![CDATA[
:12  %A1_load_27 = load float* %A1_addr_27, align 4

]]></Node>
<StgValue><ssdm name="A1_load_27"/></StgValue>
</operation>

<operation id="2512" st_id="300" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="32" op_0_bw="1">
<![CDATA[
:14  %A2_load_27 = load float* %A2_addr_27, align 4

]]></Node>
<StgValue><ssdm name="A2_load_27"/></StgValue>
</operation>

<operation id="2513" st_id="300" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="32" op_0_bw="1">
<![CDATA[
:16  %A3_load_27 = load float* %A3_addr_27, align 4

]]></Node>
<StgValue><ssdm name="A3_load_27"/></StgValue>
</operation>

<operation id="2514" st_id="300" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="32" op_0_bw="1">
<![CDATA[
:18  %A4_load_27 = load float* %A4_addr_27, align 4

]]></Node>
<StgValue><ssdm name="A4_load_27"/></StgValue>
</operation>

<operation id="2515" st_id="300" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="32" op_0_bw="1">
<![CDATA[
:20  %A5_load_27 = load float* %A5_addr_27, align 4

]]></Node>
<StgValue><ssdm name="A5_load_27"/></StgValue>
</operation>

<operation id="2516" st_id="300" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="32" op_0_bw="1">
<![CDATA[
:22  %A6_load_27 = load float* %A6_addr_27, align 4

]]></Node>
<StgValue><ssdm name="A6_load_27"/></StgValue>
</operation>

<operation id="2517" st_id="300" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="32" op_0_bw="1">
<![CDATA[
:24  %A7_load_27 = load float* %A7_addr_27, align 4

]]></Node>
<StgValue><ssdm name="A7_load_27"/></StgValue>
</operation>

<operation id="2518" st_id="300" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:25  %tmp_236 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_27, float %A1_load_27, float %A2_load_27, float %A3_load_27, float %A4_load_27, float %A5_load_27, float %A6_load_27, float %A7_load_27, i64 %arrayNo29)

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="2519" st_id="300" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:44  %tmp_623_i15 = select i1 %tmp_624_i15, float 0xBFD3EDED60000000, float 0xBFE455C440000000

]]></Node>
<StgValue><ssdm name="tmp_623_i15"/></StgValue>
</operation>

<operation id="2520" st_id="300" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:45  %tmp_239 = or i1 %tmp_624_i15, %tmp_622_i15

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="2521" st_id="300" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:46  %tmp_625_i15 = select i1 %tmp_239, float %tmp_623_i15, float %tmp_621_i15

]]></Node>
<StgValue><ssdm name="tmp_625_i15"/></StgValue>
</operation>

<operation id="2522" st_id="300" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:49  %tmp_627_i15 = select i1 %tmp_628_i15, float 0xBFD2F8EFE0000000, float 0x3FCDFB8E80000000

]]></Node>
<StgValue><ssdm name="tmp_627_i15"/></StgValue>
</operation>

<operation id="2523" st_id="300" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:50  %tmp_240 = or i1 %tmp_628_i15, %tmp_626_i15

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="2524" st_id="300" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:51  %tmp_629_i15 = select i1 %tmp_240, float %tmp_627_i15, float %tmp_625_i15

]]></Node>
<StgValue><ssdm name="tmp_629_i15"/></StgValue>
</operation>

<operation id="2525" st_id="300" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:52  %tmp_630_i15 = icmp eq i4 %tmp_161, -7

]]></Node>
<StgValue><ssdm name="tmp_630_i15"/></StgValue>
</operation>

<operation id="2526" st_id="300" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:53  %tmp_632_i15 = icmp eq i4 %tmp_161, -6

]]></Node>
<StgValue><ssdm name="tmp_632_i15"/></StgValue>
</operation>

<operation id="2527" st_id="300" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:54  %tmp_631_i15 = select i1 %tmp_632_i15, float 0x3FD20F95C0000000, float 0xBFDD914080000000

]]></Node>
<StgValue><ssdm name="tmp_631_i15"/></StgValue>
</operation>

<operation id="2528" st_id="300" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:55  %tmp_241 = or i1 %tmp_632_i15, %tmp_630_i15

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="2529" st_id="300" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:56  %tmp_633_i15 = select i1 %tmp_241, float %tmp_631_i15, float %tmp_629_i15

]]></Node>
<StgValue><ssdm name="tmp_633_i15"/></StgValue>
</operation>

<operation id="2530" st_id="300" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:57  %tmp_634_i15 = icmp eq i4 %tmp_161, -5

]]></Node>
<StgValue><ssdm name="tmp_634_i15"/></StgValue>
</operation>

<operation id="2531" st_id="300" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:58  %tmp_636_i15 = icmp eq i4 %tmp_161, -4

]]></Node>
<StgValue><ssdm name="tmp_636_i15"/></StgValue>
</operation>

<operation id="2532" st_id="300" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:59  %tmp_635_i15 = select i1 %tmp_636_i15, float 0x3FA2D46C60000000, float 0x3FC703A460000000

]]></Node>
<StgValue><ssdm name="tmp_635_i15"/></StgValue>
</operation>

<operation id="2533" st_id="300" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:60  %tmp_242 = or i1 %tmp_636_i15, %tmp_634_i15

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="2534" st_id="300" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:61  %tmp_637_i15 = select i1 %tmp_242, float %tmp_635_i15, float %tmp_633_i15

]]></Node>
<StgValue><ssdm name="tmp_637_i15"/></StgValue>
</operation>

<operation id="2535" st_id="300" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:62  %tmp_638_i15 = icmp eq i4 %tmp_161, -3

]]></Node>
<StgValue><ssdm name="tmp_638_i15"/></StgValue>
</operation>

<operation id="2536" st_id="300" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:63  %tmp_640_i15 = icmp eq i4 %tmp_161, -2

]]></Node>
<StgValue><ssdm name="tmp_640_i15"/></StgValue>
</operation>

<operation id="2537" st_id="300" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:64  %tmp_639_i15 = select i1 %tmp_640_i15, float 0xBFAD0FAD80000000, float 0x3FDC5862A0000000

]]></Node>
<StgValue><ssdm name="tmp_639_i15"/></StgValue>
</operation>

<operation id="2538" st_id="300" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:65  %tmp_243 = or i1 %tmp_640_i15, %tmp_638_i15

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="2539" st_id="300" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:66  %merge_i15 = select i1 %tmp_243, float %tmp_639_i15, float %tmp_637_i15

]]></Node>
<StgValue><ssdm name="merge_i15"/></StgValue>
</operation>
</state>

<state id="301" st_id="301">

<operation id="2540" st_id="301" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %tmp_36_3_4 = fmul float %tmp_236, %merge_i15

]]></Node>
<StgValue><ssdm name="tmp_36_3_4"/></StgValue>
</operation>
</state>

<state id="302" st_id="302">

<operation id="2541" st_id="302" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %tmp_36_3_4 = fmul float %tmp_236, %merge_i15

]]></Node>
<StgValue><ssdm name="tmp_36_3_4"/></StgValue>
</operation>
</state>

<state id="303" st_id="303">

<operation id="2542" st_id="303" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %tmp_36_3_4 = fmul float %tmp_236, %merge_i15

]]></Node>
<StgValue><ssdm name="tmp_36_3_4"/></StgValue>
</operation>
</state>

<state id="304" st_id="304">

<operation id="2543" st_id="304" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %tmp_36_3_4 = fmul float %tmp_236, %merge_i15

]]></Node>
<StgValue><ssdm name="tmp_36_3_4"/></StgValue>
</operation>
</state>

<state id="305" st_id="305">

<operation id="2544" st_id="305" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %tmp_36_3_4 = fmul float %tmp_236, %merge_i15

]]></Node>
<StgValue><ssdm name="tmp_36_3_4"/></StgValue>
</operation>
</state>

<state id="306" st_id="306">

<operation id="2545" st_id="306" stage="8" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %sum_1_3_4 = fadd float %sum1_3_4, %tmp_36_3_4

]]></Node>
<StgValue><ssdm name="sum_1_3_4"/></StgValue>
</operation>
</state>

<state id="307" st_id="307">

<operation id="2546" st_id="307" stage="7" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %sum_1_3_4 = fadd float %sum1_3_4, %tmp_36_3_4

]]></Node>
<StgValue><ssdm name="sum_1_3_4"/></StgValue>
</operation>
</state>

<state id="308" st_id="308">

<operation id="2547" st_id="308" stage="6" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %sum_1_3_4 = fadd float %sum1_3_4, %tmp_36_3_4

]]></Node>
<StgValue><ssdm name="sum_1_3_4"/></StgValue>
</operation>
</state>

<state id="309" st_id="309">

<operation id="2548" st_id="309" stage="5" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %sum_1_3_4 = fadd float %sum1_3_4, %tmp_36_3_4

]]></Node>
<StgValue><ssdm name="sum_1_3_4"/></StgValue>
</operation>
</state>

<state id="310" st_id="310">

<operation id="2549" st_id="310" stage="4" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %sum_1_3_4 = fadd float %sum1_3_4, %tmp_36_3_4

]]></Node>
<StgValue><ssdm name="sum_1_3_4"/></StgValue>
</operation>
</state>

<state id="311" st_id="311">

<operation id="2550" st_id="311" stage="3" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %sum_1_3_4 = fadd float %sum1_3_4, %tmp_36_3_4

]]></Node>
<StgValue><ssdm name="sum_1_3_4"/></StgValue>
</operation>
</state>

<state id="312" st_id="312">

<operation id="2551" st_id="312" stage="2" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %sum_1_3_4 = fadd float %sum1_3_4, %tmp_36_3_4

]]></Node>
<StgValue><ssdm name="sum_1_3_4"/></StgValue>
</operation>
</state>

<state id="313" st_id="313">

<operation id="2552" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_157 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="2553" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2554" st_id="313" stage="1" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %sum_1_3_4 = fadd float %sum1_3_4, %tmp_36_3_4

]]></Node>
<StgValue><ssdm name="sum_1_3_4"/></StgValue>
</operation>

<operation id="2555" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:69  %empty_102 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_157)

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="2556" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="0" op_0_bw="0">
<![CDATA[
:70  br label %.preheader3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="314" st_id="314">

<operation id="2557" st_id="314" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2099">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  store float %sum1_3_4, float* %C_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2558" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2099">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %j_14_3_4 = or i4 %tmp_315, 5

]]></Node>
<StgValue><ssdm name="j_14_3_4"/></StgValue>
</operation>

<operation id="2559" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2099">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="315" st_id="315">

<operation id="2560" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader2:0  %sum1_3_5 = phi float [ %sum_1_3_5, %56 ], [ 0xBFA3F6A9E0000000, %53 ]

]]></Node>
<StgValue><ssdm name="sum1_3_5"/></StgValue>
</operation>

<operation id="2561" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader2:1  %k_3_5 = phi i5 [ %k_2_3_5, %56 ], [ 0, %53 ]

]]></Node>
<StgValue><ssdm name="k_3_5"/></StgValue>
</operation>

<operation id="2562" st_id="315" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader2:2  %exitcond_3_5 = icmp eq i5 %k_3_5, -16

]]></Node>
<StgValue><ssdm name="exitcond_3_5"/></StgValue>
</operation>

<operation id="2563" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:3  %empty_103 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="2564" st_id="315" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader2:4  %k_2_3_5 = add i5 %k_3_5, 1

]]></Node>
<StgValue><ssdm name="k_2_3_5"/></StgValue>
</operation>

<operation id="2565" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:5  br i1 %exitcond_3_5, label %55, label %56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2566" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="4" op_0_bw="5">
<![CDATA[
:0  %tmp_358 = trunc i5 %k_3_5 to i4

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="2567" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="3" op_0_bw="5">
<![CDATA[
:3  %tmp_359 = trunc i5 %k_3_5 to i3

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="2568" st_id="315" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %sum5_3_5 = xor i5 %k_3_5, -16

]]></Node>
<StgValue><ssdm name="sum5_3_5"/></StgValue>
</operation>

<operation id="2569" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_360 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %sum5_3_5, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="2570" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="3" op_0_bw="2">
<![CDATA[
:7  %newIndex14 = sext i2 %tmp_360 to i3

]]></Node>
<StgValue><ssdm name="newIndex14"/></StgValue>
</operation>

<operation id="2571" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="64" op_0_bw="3">
<![CDATA[
:8  %newIndex35_cast = zext i3 %newIndex14 to i64

]]></Node>
<StgValue><ssdm name="newIndex35_cast"/></StgValue>
</operation>

<operation id="2572" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %A_addr_29 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex35_cast

]]></Node>
<StgValue><ssdm name="A_addr_29"/></StgValue>
</operation>

<operation id="2573" st_id="315" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="32" op_0_bw="1">
<![CDATA[
:10  %A_load_29 = load float* %A_addr_29, align 4

]]></Node>
<StgValue><ssdm name="A_load_29"/></StgValue>
</operation>

<operation id="2574" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %A1_addr_29 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex35_cast

]]></Node>
<StgValue><ssdm name="A1_addr_29"/></StgValue>
</operation>

<operation id="2575" st_id="315" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="32" op_0_bw="1">
<![CDATA[
:12  %A1_load_29 = load float* %A1_addr_29, align 4

]]></Node>
<StgValue><ssdm name="A1_load_29"/></StgValue>
</operation>

<operation id="2576" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %A2_addr_29 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex35_cast

]]></Node>
<StgValue><ssdm name="A2_addr_29"/></StgValue>
</operation>

<operation id="2577" st_id="315" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="32" op_0_bw="1">
<![CDATA[
:14  %A2_load_29 = load float* %A2_addr_29, align 4

]]></Node>
<StgValue><ssdm name="A2_load_29"/></StgValue>
</operation>

<operation id="2578" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %A3_addr_29 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex35_cast

]]></Node>
<StgValue><ssdm name="A3_addr_29"/></StgValue>
</operation>

<operation id="2579" st_id="315" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="32" op_0_bw="1">
<![CDATA[
:16  %A3_load_29 = load float* %A3_addr_29, align 4

]]></Node>
<StgValue><ssdm name="A3_load_29"/></StgValue>
</operation>

<operation id="2580" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %A4_addr_29 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex35_cast

]]></Node>
<StgValue><ssdm name="A4_addr_29"/></StgValue>
</operation>

<operation id="2581" st_id="315" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="32" op_0_bw="1">
<![CDATA[
:18  %A4_load_29 = load float* %A4_addr_29, align 4

]]></Node>
<StgValue><ssdm name="A4_load_29"/></StgValue>
</operation>

<operation id="2582" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %A5_addr_29 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex35_cast

]]></Node>
<StgValue><ssdm name="A5_addr_29"/></StgValue>
</operation>

<operation id="2583" st_id="315" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="32" op_0_bw="1">
<![CDATA[
:20  %A5_load_29 = load float* %A5_addr_29, align 4

]]></Node>
<StgValue><ssdm name="A5_load_29"/></StgValue>
</operation>

<operation id="2584" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %A6_addr_29 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex35_cast

]]></Node>
<StgValue><ssdm name="A6_addr_29"/></StgValue>
</operation>

<operation id="2585" st_id="315" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="32" op_0_bw="1">
<![CDATA[
:22  %A6_load_29 = load float* %A6_addr_29, align 4

]]></Node>
<StgValue><ssdm name="A6_load_29"/></StgValue>
</operation>

<operation id="2586" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %A7_addr_29 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex35_cast

]]></Node>
<StgValue><ssdm name="A7_addr_29"/></StgValue>
</operation>

<operation id="2587" st_id="315" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="32" op_0_bw="1">
<![CDATA[
:24  %A7_load_29 = load float* %A7_addr_29, align 4

]]></Node>
<StgValue><ssdm name="A7_load_29"/></StgValue>
</operation>

<operation id="2588" st_id="315" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:26  %sum8_3_5 = add i4 %j_14_3_4, %tmp_358

]]></Node>
<StgValue><ssdm name="sum8_3_5"/></StgValue>
</operation>

<operation id="2589" st_id="315" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:27  %arrayNo_trunc13 = add i3 -3, %tmp_359

]]></Node>
<StgValue><ssdm name="arrayNo_trunc13"/></StgValue>
</operation>

<operation id="2590" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
:28  %tmp_361 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %sum8_3_5, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="2591" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
:29  %tmp_173 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %arrayNo_trunc13, i1 %tmp_361)

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="2592" st_id="315" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:30  %tmp_i17 = icmp eq i4 %tmp_173, 0

]]></Node>
<StgValue><ssdm name="tmp_i17"/></StgValue>
</operation>

<operation id="2593" st_id="315" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:31  %tmp_i17_104 = select i1 %tmp_i17, float 0x3F93ED63C0000000, float 0x3FE29BDA40000000

]]></Node>
<StgValue><ssdm name="tmp_i17_104"/></StgValue>
</operation>

<operation id="2594" st_id="315" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:32  %tmp_614_i17 = icmp eq i4 %tmp_173, 1

]]></Node>
<StgValue><ssdm name="tmp_614_i17"/></StgValue>
</operation>

<operation id="2595" st_id="315" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:33  %tmp_616_i17 = icmp eq i4 %tmp_173, 2

]]></Node>
<StgValue><ssdm name="tmp_616_i17"/></StgValue>
</operation>

<operation id="2596" st_id="315" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:34  %tmp_615_i17 = select i1 %tmp_616_i17, float 0x3FE2372C60000000, float 0x3FE09868E0000000

]]></Node>
<StgValue><ssdm name="tmp_615_i17"/></StgValue>
</operation>

<operation id="2597" st_id="315" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:35  %tmp_254 = or i1 %tmp_616_i17, %tmp_614_i17

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="2598" st_id="315" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:36  %tmp_617_i17 = select i1 %tmp_254, float %tmp_615_i17, float %tmp_i17_104

]]></Node>
<StgValue><ssdm name="tmp_617_i17"/></StgValue>
</operation>

<operation id="2599" st_id="315" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:37  %tmp_618_i17 = icmp eq i4 %tmp_173, 3

]]></Node>
<StgValue><ssdm name="tmp_618_i17"/></StgValue>
</operation>

<operation id="2600" st_id="315" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:38  %tmp_620_i17 = icmp eq i4 %tmp_173, 4

]]></Node>
<StgValue><ssdm name="tmp_620_i17"/></StgValue>
</operation>

<operation id="2601" st_id="315" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:39  %tmp_619_i17 = select i1 %tmp_620_i17, float 0x3FE06178C0000000, float 0x3FB370E260000000

]]></Node>
<StgValue><ssdm name="tmp_619_i17"/></StgValue>
</operation>

<operation id="2602" st_id="315" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:40  %tmp_255 = or i1 %tmp_620_i17, %tmp_618_i17

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="2603" st_id="315" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:41  %tmp_621_i17 = select i1 %tmp_255, float %tmp_619_i17, float %tmp_617_i17

]]></Node>
<StgValue><ssdm name="tmp_621_i17"/></StgValue>
</operation>

<operation id="2604" st_id="315" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:42  %tmp_622_i17 = icmp eq i4 %tmp_173, 5

]]></Node>
<StgValue><ssdm name="tmp_622_i17"/></StgValue>
</operation>

<operation id="2605" st_id="315" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:43  %tmp_624_i17 = icmp eq i4 %tmp_173, 6

]]></Node>
<StgValue><ssdm name="tmp_624_i17"/></StgValue>
</operation>

<operation id="2606" st_id="315" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:47  %tmp_626_i17 = icmp eq i4 %tmp_173, 7

]]></Node>
<StgValue><ssdm name="tmp_626_i17"/></StgValue>
</operation>

<operation id="2607" st_id="315" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:48  %tmp_628_i17 = icmp eq i4 %tmp_173, -8

]]></Node>
<StgValue><ssdm name="tmp_628_i17"/></StgValue>
</operation>
</state>

<state id="316" st_id="316">

<operation id="2608" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="64" op_0_bw="3">
<![CDATA[
:5  %arrayNo31 = zext i3 %tmp_359 to i64

]]></Node>
<StgValue><ssdm name="arrayNo31"/></StgValue>
</operation>

<operation id="2609" st_id="316" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="32" op_0_bw="1">
<![CDATA[
:10  %A_load_29 = load float* %A_addr_29, align 4

]]></Node>
<StgValue><ssdm name="A_load_29"/></StgValue>
</operation>

<operation id="2610" st_id="316" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="32" op_0_bw="1">
<![CDATA[
:12  %A1_load_29 = load float* %A1_addr_29, align 4

]]></Node>
<StgValue><ssdm name="A1_load_29"/></StgValue>
</operation>

<operation id="2611" st_id="316" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="32" op_0_bw="1">
<![CDATA[
:14  %A2_load_29 = load float* %A2_addr_29, align 4

]]></Node>
<StgValue><ssdm name="A2_load_29"/></StgValue>
</operation>

<operation id="2612" st_id="316" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="32" op_0_bw="1">
<![CDATA[
:16  %A3_load_29 = load float* %A3_addr_29, align 4

]]></Node>
<StgValue><ssdm name="A3_load_29"/></StgValue>
</operation>

<operation id="2613" st_id="316" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="32" op_0_bw="1">
<![CDATA[
:18  %A4_load_29 = load float* %A4_addr_29, align 4

]]></Node>
<StgValue><ssdm name="A4_load_29"/></StgValue>
</operation>

<operation id="2614" st_id="316" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="32" op_0_bw="1">
<![CDATA[
:20  %A5_load_29 = load float* %A5_addr_29, align 4

]]></Node>
<StgValue><ssdm name="A5_load_29"/></StgValue>
</operation>

<operation id="2615" st_id="316" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="32" op_0_bw="1">
<![CDATA[
:22  %A6_load_29 = load float* %A6_addr_29, align 4

]]></Node>
<StgValue><ssdm name="A6_load_29"/></StgValue>
</operation>

<operation id="2616" st_id="316" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="32" op_0_bw="1">
<![CDATA[
:24  %A7_load_29 = load float* %A7_addr_29, align 4

]]></Node>
<StgValue><ssdm name="A7_load_29"/></StgValue>
</operation>

<operation id="2617" st_id="316" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:25  %tmp_253 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_29, float %A1_load_29, float %A2_load_29, float %A3_load_29, float %A4_load_29, float %A5_load_29, float %A6_load_29, float %A7_load_29, i64 %arrayNo31)

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="2618" st_id="316" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:44  %tmp_623_i17 = select i1 %tmp_624_i17, float 0xBFD3EDED60000000, float 0xBFE455C440000000

]]></Node>
<StgValue><ssdm name="tmp_623_i17"/></StgValue>
</operation>

<operation id="2619" st_id="316" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:45  %tmp_256 = or i1 %tmp_624_i17, %tmp_622_i17

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="2620" st_id="316" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:46  %tmp_625_i17 = select i1 %tmp_256, float %tmp_623_i17, float %tmp_621_i17

]]></Node>
<StgValue><ssdm name="tmp_625_i17"/></StgValue>
</operation>

<operation id="2621" st_id="316" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:49  %tmp_627_i17 = select i1 %tmp_628_i17, float 0xBFD2F8EFE0000000, float 0x3FCDFB8E80000000

]]></Node>
<StgValue><ssdm name="tmp_627_i17"/></StgValue>
</operation>

<operation id="2622" st_id="316" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:50  %tmp_257 = or i1 %tmp_628_i17, %tmp_626_i17

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="2623" st_id="316" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:51  %tmp_629_i17 = select i1 %tmp_257, float %tmp_627_i17, float %tmp_625_i17

]]></Node>
<StgValue><ssdm name="tmp_629_i17"/></StgValue>
</operation>

<operation id="2624" st_id="316" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:52  %tmp_630_i17 = icmp eq i4 %tmp_173, -7

]]></Node>
<StgValue><ssdm name="tmp_630_i17"/></StgValue>
</operation>

<operation id="2625" st_id="316" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:53  %tmp_632_i17 = icmp eq i4 %tmp_173, -6

]]></Node>
<StgValue><ssdm name="tmp_632_i17"/></StgValue>
</operation>

<operation id="2626" st_id="316" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:54  %tmp_631_i17 = select i1 %tmp_632_i17, float 0x3FD20F95C0000000, float 0xBFDD914080000000

]]></Node>
<StgValue><ssdm name="tmp_631_i17"/></StgValue>
</operation>

<operation id="2627" st_id="316" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:55  %tmp_258 = or i1 %tmp_632_i17, %tmp_630_i17

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="2628" st_id="316" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:56  %tmp_633_i17 = select i1 %tmp_258, float %tmp_631_i17, float %tmp_629_i17

]]></Node>
<StgValue><ssdm name="tmp_633_i17"/></StgValue>
</operation>

<operation id="2629" st_id="316" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:57  %tmp_634_i17 = icmp eq i4 %tmp_173, -5

]]></Node>
<StgValue><ssdm name="tmp_634_i17"/></StgValue>
</operation>

<operation id="2630" st_id="316" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:58  %tmp_636_i17 = icmp eq i4 %tmp_173, -4

]]></Node>
<StgValue><ssdm name="tmp_636_i17"/></StgValue>
</operation>

<operation id="2631" st_id="316" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:59  %tmp_635_i17 = select i1 %tmp_636_i17, float 0x3FA2D46C60000000, float 0x3FC703A460000000

]]></Node>
<StgValue><ssdm name="tmp_635_i17"/></StgValue>
</operation>

<operation id="2632" st_id="316" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:60  %tmp_259 = or i1 %tmp_636_i17, %tmp_634_i17

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="2633" st_id="316" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:61  %tmp_637_i17 = select i1 %tmp_259, float %tmp_635_i17, float %tmp_633_i17

]]></Node>
<StgValue><ssdm name="tmp_637_i17"/></StgValue>
</operation>

<operation id="2634" st_id="316" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:62  %tmp_638_i17 = icmp eq i4 %tmp_173, -3

]]></Node>
<StgValue><ssdm name="tmp_638_i17"/></StgValue>
</operation>

<operation id="2635" st_id="316" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:63  %tmp_640_i17 = icmp eq i4 %tmp_173, -2

]]></Node>
<StgValue><ssdm name="tmp_640_i17"/></StgValue>
</operation>

<operation id="2636" st_id="316" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:64  %tmp_639_i17 = select i1 %tmp_640_i17, float 0xBFAD0FAD80000000, float 0x3FDC5862A0000000

]]></Node>
<StgValue><ssdm name="tmp_639_i17"/></StgValue>
</operation>

<operation id="2637" st_id="316" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:65  %tmp_260 = or i1 %tmp_640_i17, %tmp_638_i17

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="2638" st_id="316" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:66  %merge_i17 = select i1 %tmp_260, float %tmp_639_i17, float %tmp_637_i17

]]></Node>
<StgValue><ssdm name="merge_i17"/></StgValue>
</operation>
</state>

<state id="317" st_id="317">

<operation id="2639" st_id="317" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %tmp_36_3_5 = fmul float %tmp_253, %merge_i17

]]></Node>
<StgValue><ssdm name="tmp_36_3_5"/></StgValue>
</operation>
</state>

<state id="318" st_id="318">

<operation id="2640" st_id="318" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %tmp_36_3_5 = fmul float %tmp_253, %merge_i17

]]></Node>
<StgValue><ssdm name="tmp_36_3_5"/></StgValue>
</operation>
</state>

<state id="319" st_id="319">

<operation id="2641" st_id="319" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %tmp_36_3_5 = fmul float %tmp_253, %merge_i17

]]></Node>
<StgValue><ssdm name="tmp_36_3_5"/></StgValue>
</operation>
</state>

<state id="320" st_id="320">

<operation id="2642" st_id="320" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %tmp_36_3_5 = fmul float %tmp_253, %merge_i17

]]></Node>
<StgValue><ssdm name="tmp_36_3_5"/></StgValue>
</operation>
</state>

<state id="321" st_id="321">

<operation id="2643" st_id="321" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %tmp_36_3_5 = fmul float %tmp_253, %merge_i17

]]></Node>
<StgValue><ssdm name="tmp_36_3_5"/></StgValue>
</operation>
</state>

<state id="322" st_id="322">

<operation id="2644" st_id="322" stage="8" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %sum_1_3_5 = fadd float %sum1_3_5, %tmp_36_3_5

]]></Node>
<StgValue><ssdm name="sum_1_3_5"/></StgValue>
</operation>
</state>

<state id="323" st_id="323">

<operation id="2645" st_id="323" stage="7" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %sum_1_3_5 = fadd float %sum1_3_5, %tmp_36_3_5

]]></Node>
<StgValue><ssdm name="sum_1_3_5"/></StgValue>
</operation>
</state>

<state id="324" st_id="324">

<operation id="2646" st_id="324" stage="6" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %sum_1_3_5 = fadd float %sum1_3_5, %tmp_36_3_5

]]></Node>
<StgValue><ssdm name="sum_1_3_5"/></StgValue>
</operation>
</state>

<state id="325" st_id="325">

<operation id="2647" st_id="325" stage="5" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %sum_1_3_5 = fadd float %sum1_3_5, %tmp_36_3_5

]]></Node>
<StgValue><ssdm name="sum_1_3_5"/></StgValue>
</operation>
</state>

<state id="326" st_id="326">

<operation id="2648" st_id="326" stage="4" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %sum_1_3_5 = fadd float %sum1_3_5, %tmp_36_3_5

]]></Node>
<StgValue><ssdm name="sum_1_3_5"/></StgValue>
</operation>
</state>

<state id="327" st_id="327">

<operation id="2649" st_id="327" stage="3" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %sum_1_3_5 = fadd float %sum1_3_5, %tmp_36_3_5

]]></Node>
<StgValue><ssdm name="sum_1_3_5"/></StgValue>
</operation>
</state>

<state id="328" st_id="328">

<operation id="2650" st_id="328" stage="2" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %sum_1_3_5 = fadd float %sum1_3_5, %tmp_36_3_5

]]></Node>
<StgValue><ssdm name="sum_1_3_5"/></StgValue>
</operation>
</state>

<state id="329" st_id="329">

<operation id="2651" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_169 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="2652" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2653" st_id="329" stage="1" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %sum_1_3_5 = fadd float %sum1_3_5, %tmp_36_3_5

]]></Node>
<StgValue><ssdm name="sum_1_3_5"/></StgValue>
</operation>

<operation id="2654" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:69  %empty_105 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_169)

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="2655" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="0" op_0_bw="0">
<![CDATA[
:70  br label %.preheader2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="330" st_id="330">

<operation id="2656" st_id="330" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  store float %sum1_3_5, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2657" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %j_14_3_5 = or i4 %tmp_315, 6

]]></Node>
<StgValue><ssdm name="j_14_3_5"/></StgValue>
</operation>

<operation id="2658" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="331" st_id="331">

<operation id="2659" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader1:0  %sum1_3_6 = phi float [ %sum_1_3_6, %58 ], [ 0xBFA3F6A9E0000000, %55 ]

]]></Node>
<StgValue><ssdm name="sum1_3_6"/></StgValue>
</operation>

<operation id="2660" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader1:1  %k_3_6 = phi i5 [ %k_2_3_6, %58 ], [ 0, %55 ]

]]></Node>
<StgValue><ssdm name="k_3_6"/></StgValue>
</operation>

<operation id="2661" st_id="331" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader1:2  %exitcond_3_6 = icmp eq i5 %k_3_6, -16

]]></Node>
<StgValue><ssdm name="exitcond_3_6"/></StgValue>
</operation>

<operation id="2662" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:3  %empty_106 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="2663" st_id="331" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader1:4  %k_2_3_6 = add i5 %k_3_6, 1

]]></Node>
<StgValue><ssdm name="k_2_3_6"/></StgValue>
</operation>

<operation id="2664" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:5  br i1 %exitcond_3_6, label %57, label %58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2665" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="4" op_0_bw="5">
<![CDATA[
:0  %tmp_362 = trunc i5 %k_3_6 to i4

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="2666" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="3" op_0_bw="5">
<![CDATA[
:3  %tmp_363 = trunc i5 %k_3_6 to i3

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="2667" st_id="331" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1988" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %sum5_3_6 = xor i5 %k_3_6, -16

]]></Node>
<StgValue><ssdm name="sum5_3_6"/></StgValue>
</operation>

<operation id="2668" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1990" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_364 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %sum5_3_6, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="2669" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="3" op_0_bw="2">
<![CDATA[
:7  %newIndex15 = sext i2 %tmp_364 to i3

]]></Node>
<StgValue><ssdm name="newIndex15"/></StgValue>
</operation>

<operation id="2670" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="64" op_0_bw="3">
<![CDATA[
:8  %newIndex24_cast = zext i3 %newIndex15 to i64

]]></Node>
<StgValue><ssdm name="newIndex24_cast"/></StgValue>
</operation>

<operation id="2671" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %A_addr_30 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex24_cast

]]></Node>
<StgValue><ssdm name="A_addr_30"/></StgValue>
</operation>

<operation id="2672" st_id="331" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1994" bw="32" op_0_bw="1">
<![CDATA[
:10  %A_load_30 = load float* %A_addr_30, align 4

]]></Node>
<StgValue><ssdm name="A_load_30"/></StgValue>
</operation>

<operation id="2673" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1995" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %A1_addr_30 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex24_cast

]]></Node>
<StgValue><ssdm name="A1_addr_30"/></StgValue>
</operation>

<operation id="2674" st_id="331" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1996" bw="32" op_0_bw="1">
<![CDATA[
:12  %A1_load_30 = load float* %A1_addr_30, align 4

]]></Node>
<StgValue><ssdm name="A1_load_30"/></StgValue>
</operation>

<operation id="2675" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1997" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %A2_addr_30 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex24_cast

]]></Node>
<StgValue><ssdm name="A2_addr_30"/></StgValue>
</operation>

<operation id="2676" st_id="331" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="32" op_0_bw="1">
<![CDATA[
:14  %A2_load_30 = load float* %A2_addr_30, align 4

]]></Node>
<StgValue><ssdm name="A2_load_30"/></StgValue>
</operation>

<operation id="2677" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1999" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %A3_addr_30 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex24_cast

]]></Node>
<StgValue><ssdm name="A3_addr_30"/></StgValue>
</operation>

<operation id="2678" st_id="331" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2000" bw="32" op_0_bw="1">
<![CDATA[
:16  %A3_load_30 = load float* %A3_addr_30, align 4

]]></Node>
<StgValue><ssdm name="A3_load_30"/></StgValue>
</operation>

<operation id="2679" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %A4_addr_30 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex24_cast

]]></Node>
<StgValue><ssdm name="A4_addr_30"/></StgValue>
</operation>

<operation id="2680" st_id="331" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="32" op_0_bw="1">
<![CDATA[
:18  %A4_load_30 = load float* %A4_addr_30, align 4

]]></Node>
<StgValue><ssdm name="A4_load_30"/></StgValue>
</operation>

<operation id="2681" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2003" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %A5_addr_30 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex24_cast

]]></Node>
<StgValue><ssdm name="A5_addr_30"/></StgValue>
</operation>

<operation id="2682" st_id="331" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="32" op_0_bw="1">
<![CDATA[
:20  %A5_load_30 = load float* %A5_addr_30, align 4

]]></Node>
<StgValue><ssdm name="A5_load_30"/></StgValue>
</operation>

<operation id="2683" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %A6_addr_30 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex24_cast

]]></Node>
<StgValue><ssdm name="A6_addr_30"/></StgValue>
</operation>

<operation id="2684" st_id="331" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2006" bw="32" op_0_bw="1">
<![CDATA[
:22  %A6_load_30 = load float* %A6_addr_30, align 4

]]></Node>
<StgValue><ssdm name="A6_load_30"/></StgValue>
</operation>

<operation id="2685" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %A7_addr_30 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex24_cast

]]></Node>
<StgValue><ssdm name="A7_addr_30"/></StgValue>
</operation>

<operation id="2686" st_id="331" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2008" bw="32" op_0_bw="1">
<![CDATA[
:24  %A7_load_30 = load float* %A7_addr_30, align 4

]]></Node>
<StgValue><ssdm name="A7_load_30"/></StgValue>
</operation>

<operation id="2687" st_id="331" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:26  %sum8_3_6 = add i4 %j_14_3_5, %tmp_362

]]></Node>
<StgValue><ssdm name="sum8_3_6"/></StgValue>
</operation>

<operation id="2688" st_id="331" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2011" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:27  %arrayNo_trunc14 = add i3 -2, %tmp_363

]]></Node>
<StgValue><ssdm name="arrayNo_trunc14"/></StgValue>
</operation>

<operation id="2689" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
:28  %tmp_365 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %sum8_3_6, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="2690" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2013" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
:29  %tmp_179 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %arrayNo_trunc14, i1 %tmp_365)

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="2691" st_id="331" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:30  %tmp_i18 = icmp eq i4 %tmp_179, 0

]]></Node>
<StgValue><ssdm name="tmp_i18"/></StgValue>
</operation>

<operation id="2692" st_id="331" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2015" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:31  %tmp_i18_107 = select i1 %tmp_i18, float 0x3F93ED63C0000000, float 0x3FE29BDA40000000

]]></Node>
<StgValue><ssdm name="tmp_i18_107"/></StgValue>
</operation>

<operation id="2693" st_id="331" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:32  %tmp_614_i18 = icmp eq i4 %tmp_179, 1

]]></Node>
<StgValue><ssdm name="tmp_614_i18"/></StgValue>
</operation>

<operation id="2694" st_id="331" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:33  %tmp_616_i18 = icmp eq i4 %tmp_179, 2

]]></Node>
<StgValue><ssdm name="tmp_616_i18"/></StgValue>
</operation>

<operation id="2695" st_id="331" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:34  %tmp_615_i18 = select i1 %tmp_616_i18, float 0x3FE2372C60000000, float 0x3FE09868E0000000

]]></Node>
<StgValue><ssdm name="tmp_615_i18"/></StgValue>
</operation>

<operation id="2696" st_id="331" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:35  %tmp_262 = or i1 %tmp_616_i18, %tmp_614_i18

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="2697" st_id="331" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:36  %tmp_617_i18 = select i1 %tmp_262, float %tmp_615_i18, float %tmp_i18_107

]]></Node>
<StgValue><ssdm name="tmp_617_i18"/></StgValue>
</operation>

<operation id="2698" st_id="331" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2021" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:37  %tmp_618_i18 = icmp eq i4 %tmp_179, 3

]]></Node>
<StgValue><ssdm name="tmp_618_i18"/></StgValue>
</operation>

<operation id="2699" st_id="331" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:38  %tmp_620_i18 = icmp eq i4 %tmp_179, 4

]]></Node>
<StgValue><ssdm name="tmp_620_i18"/></StgValue>
</operation>

<operation id="2700" st_id="331" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:39  %tmp_619_i18 = select i1 %tmp_620_i18, float 0x3FE06178C0000000, float 0x3FB370E260000000

]]></Node>
<StgValue><ssdm name="tmp_619_i18"/></StgValue>
</operation>

<operation id="2701" st_id="331" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:40  %tmp_263 = or i1 %tmp_620_i18, %tmp_618_i18

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="2702" st_id="331" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:41  %tmp_621_i18 = select i1 %tmp_263, float %tmp_619_i18, float %tmp_617_i18

]]></Node>
<StgValue><ssdm name="tmp_621_i18"/></StgValue>
</operation>

<operation id="2703" st_id="331" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:42  %tmp_622_i18 = icmp eq i4 %tmp_179, 5

]]></Node>
<StgValue><ssdm name="tmp_622_i18"/></StgValue>
</operation>

<operation id="2704" st_id="331" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:43  %tmp_624_i18 = icmp eq i4 %tmp_179, 6

]]></Node>
<StgValue><ssdm name="tmp_624_i18"/></StgValue>
</operation>

<operation id="2705" st_id="331" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2031" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:47  %tmp_626_i18 = icmp eq i4 %tmp_179, 7

]]></Node>
<StgValue><ssdm name="tmp_626_i18"/></StgValue>
</operation>

<operation id="2706" st_id="331" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:48  %tmp_628_i18 = icmp eq i4 %tmp_179, -8

]]></Node>
<StgValue><ssdm name="tmp_628_i18"/></StgValue>
</operation>
</state>

<state id="332" st_id="332">

<operation id="2707" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="64" op_0_bw="3">
<![CDATA[
:5  %arrayNo23 = zext i3 %tmp_363 to i64

]]></Node>
<StgValue><ssdm name="arrayNo23"/></StgValue>
</operation>

<operation id="2708" st_id="332" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1994" bw="32" op_0_bw="1">
<![CDATA[
:10  %A_load_30 = load float* %A_addr_30, align 4

]]></Node>
<StgValue><ssdm name="A_load_30"/></StgValue>
</operation>

<operation id="2709" st_id="332" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1996" bw="32" op_0_bw="1">
<![CDATA[
:12  %A1_load_30 = load float* %A1_addr_30, align 4

]]></Node>
<StgValue><ssdm name="A1_load_30"/></StgValue>
</operation>

<operation id="2710" st_id="332" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="32" op_0_bw="1">
<![CDATA[
:14  %A2_load_30 = load float* %A2_addr_30, align 4

]]></Node>
<StgValue><ssdm name="A2_load_30"/></StgValue>
</operation>

<operation id="2711" st_id="332" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2000" bw="32" op_0_bw="1">
<![CDATA[
:16  %A3_load_30 = load float* %A3_addr_30, align 4

]]></Node>
<StgValue><ssdm name="A3_load_30"/></StgValue>
</operation>

<operation id="2712" st_id="332" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="32" op_0_bw="1">
<![CDATA[
:18  %A4_load_30 = load float* %A4_addr_30, align 4

]]></Node>
<StgValue><ssdm name="A4_load_30"/></StgValue>
</operation>

<operation id="2713" st_id="332" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="32" op_0_bw="1">
<![CDATA[
:20  %A5_load_30 = load float* %A5_addr_30, align 4

]]></Node>
<StgValue><ssdm name="A5_load_30"/></StgValue>
</operation>

<operation id="2714" st_id="332" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2006" bw="32" op_0_bw="1">
<![CDATA[
:22  %A6_load_30 = load float* %A6_addr_30, align 4

]]></Node>
<StgValue><ssdm name="A6_load_30"/></StgValue>
</operation>

<operation id="2715" st_id="332" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2008" bw="32" op_0_bw="1">
<![CDATA[
:24  %A7_load_30 = load float* %A7_addr_30, align 4

]]></Node>
<StgValue><ssdm name="A7_load_30"/></StgValue>
</operation>

<operation id="2716" st_id="332" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:25  %tmp_261 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_30, float %A1_load_30, float %A2_load_30, float %A3_load_30, float %A4_load_30, float %A5_load_30, float %A6_load_30, float %A7_load_30, i64 %arrayNo23)

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="2717" st_id="332" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2028" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:44  %tmp_623_i18 = select i1 %tmp_624_i18, float 0xBFD3EDED60000000, float 0xBFE455C440000000

]]></Node>
<StgValue><ssdm name="tmp_623_i18"/></StgValue>
</operation>

<operation id="2718" st_id="332" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:45  %tmp_264 = or i1 %tmp_624_i18, %tmp_622_i18

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="2719" st_id="332" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2030" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:46  %tmp_625_i18 = select i1 %tmp_264, float %tmp_623_i18, float %tmp_621_i18

]]></Node>
<StgValue><ssdm name="tmp_625_i18"/></StgValue>
</operation>

<operation id="2720" st_id="332" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:49  %tmp_627_i18 = select i1 %tmp_628_i18, float 0xBFD2F8EFE0000000, float 0x3FCDFB8E80000000

]]></Node>
<StgValue><ssdm name="tmp_627_i18"/></StgValue>
</operation>

<operation id="2721" st_id="332" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:50  %tmp_265 = or i1 %tmp_628_i18, %tmp_626_i18

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="2722" st_id="332" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:51  %tmp_629_i18 = select i1 %tmp_265, float %tmp_627_i18, float %tmp_625_i18

]]></Node>
<StgValue><ssdm name="tmp_629_i18"/></StgValue>
</operation>

<operation id="2723" st_id="332" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2036" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:52  %tmp_630_i18 = icmp eq i4 %tmp_179, -7

]]></Node>
<StgValue><ssdm name="tmp_630_i18"/></StgValue>
</operation>

<operation id="2724" st_id="332" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:53  %tmp_632_i18 = icmp eq i4 %tmp_179, -6

]]></Node>
<StgValue><ssdm name="tmp_632_i18"/></StgValue>
</operation>

<operation id="2725" st_id="332" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:54  %tmp_631_i18 = select i1 %tmp_632_i18, float 0x3FD20F95C0000000, float 0xBFDD914080000000

]]></Node>
<StgValue><ssdm name="tmp_631_i18"/></StgValue>
</operation>

<operation id="2726" st_id="332" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2039" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:55  %tmp_266 = or i1 %tmp_632_i18, %tmp_630_i18

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="2727" st_id="332" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2040" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:56  %tmp_633_i18 = select i1 %tmp_266, float %tmp_631_i18, float %tmp_629_i18

]]></Node>
<StgValue><ssdm name="tmp_633_i18"/></StgValue>
</operation>

<operation id="2728" st_id="332" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:57  %tmp_634_i18 = icmp eq i4 %tmp_179, -5

]]></Node>
<StgValue><ssdm name="tmp_634_i18"/></StgValue>
</operation>

<operation id="2729" st_id="332" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:58  %tmp_636_i18 = icmp eq i4 %tmp_179, -4

]]></Node>
<StgValue><ssdm name="tmp_636_i18"/></StgValue>
</operation>

<operation id="2730" st_id="332" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:59  %tmp_635_i18 = select i1 %tmp_636_i18, float 0x3FA2D46C60000000, float 0x3FC703A460000000

]]></Node>
<StgValue><ssdm name="tmp_635_i18"/></StgValue>
</operation>

<operation id="2731" st_id="332" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2044" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:60  %tmp_267 = or i1 %tmp_636_i18, %tmp_634_i18

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="2732" st_id="332" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2045" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:61  %tmp_637_i18 = select i1 %tmp_267, float %tmp_635_i18, float %tmp_633_i18

]]></Node>
<StgValue><ssdm name="tmp_637_i18"/></StgValue>
</operation>

<operation id="2733" st_id="332" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:62  %tmp_638_i18 = icmp eq i4 %tmp_179, -3

]]></Node>
<StgValue><ssdm name="tmp_638_i18"/></StgValue>
</operation>

<operation id="2734" st_id="332" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:63  %tmp_640_i18 = icmp eq i4 %tmp_179, -2

]]></Node>
<StgValue><ssdm name="tmp_640_i18"/></StgValue>
</operation>

<operation id="2735" st_id="332" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2048" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:64  %tmp_639_i18 = select i1 %tmp_640_i18, float 0xBFAD0FAD80000000, float 0x3FDC5862A0000000

]]></Node>
<StgValue><ssdm name="tmp_639_i18"/></StgValue>
</operation>

<operation id="2736" st_id="332" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:65  %tmp_268 = or i1 %tmp_640_i18, %tmp_638_i18

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="2737" st_id="332" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2050" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:66  %merge_i18 = select i1 %tmp_268, float %tmp_639_i18, float %tmp_637_i18

]]></Node>
<StgValue><ssdm name="merge_i18"/></StgValue>
</operation>
</state>

<state id="333" st_id="333">

<operation id="2738" st_id="333" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %tmp_36_3_6 = fmul float %tmp_261, %merge_i18

]]></Node>
<StgValue><ssdm name="tmp_36_3_6"/></StgValue>
</operation>
</state>

<state id="334" st_id="334">

<operation id="2739" st_id="334" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %tmp_36_3_6 = fmul float %tmp_261, %merge_i18

]]></Node>
<StgValue><ssdm name="tmp_36_3_6"/></StgValue>
</operation>
</state>

<state id="335" st_id="335">

<operation id="2740" st_id="335" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %tmp_36_3_6 = fmul float %tmp_261, %merge_i18

]]></Node>
<StgValue><ssdm name="tmp_36_3_6"/></StgValue>
</operation>
</state>

<state id="336" st_id="336">

<operation id="2741" st_id="336" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %tmp_36_3_6 = fmul float %tmp_261, %merge_i18

]]></Node>
<StgValue><ssdm name="tmp_36_3_6"/></StgValue>
</operation>
</state>

<state id="337" st_id="337">

<operation id="2742" st_id="337" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %tmp_36_3_6 = fmul float %tmp_261, %merge_i18

]]></Node>
<StgValue><ssdm name="tmp_36_3_6"/></StgValue>
</operation>
</state>

<state id="338" st_id="338">

<operation id="2743" st_id="338" stage="8" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %sum_1_3_6 = fadd float %sum1_3_6, %tmp_36_3_6

]]></Node>
<StgValue><ssdm name="sum_1_3_6"/></StgValue>
</operation>
</state>

<state id="339" st_id="339">

<operation id="2744" st_id="339" stage="7" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %sum_1_3_6 = fadd float %sum1_3_6, %tmp_36_3_6

]]></Node>
<StgValue><ssdm name="sum_1_3_6"/></StgValue>
</operation>
</state>

<state id="340" st_id="340">

<operation id="2745" st_id="340" stage="6" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %sum_1_3_6 = fadd float %sum1_3_6, %tmp_36_3_6

]]></Node>
<StgValue><ssdm name="sum_1_3_6"/></StgValue>
</operation>
</state>

<state id="341" st_id="341">

<operation id="2746" st_id="341" stage="5" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %sum_1_3_6 = fadd float %sum1_3_6, %tmp_36_3_6

]]></Node>
<StgValue><ssdm name="sum_1_3_6"/></StgValue>
</operation>
</state>

<state id="342" st_id="342">

<operation id="2747" st_id="342" stage="4" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %sum_1_3_6 = fadd float %sum1_3_6, %tmp_36_3_6

]]></Node>
<StgValue><ssdm name="sum_1_3_6"/></StgValue>
</operation>
</state>

<state id="343" st_id="343">

<operation id="2748" st_id="343" stage="3" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %sum_1_3_6 = fadd float %sum1_3_6, %tmp_36_3_6

]]></Node>
<StgValue><ssdm name="sum_1_3_6"/></StgValue>
</operation>
</state>

<state id="344" st_id="344">

<operation id="2749" st_id="344" stage="2" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %sum_1_3_6 = fadd float %sum1_3_6, %tmp_36_3_6

]]></Node>
<StgValue><ssdm name="sum_1_3_6"/></StgValue>
</operation>
</state>

<state id="345" st_id="345">

<operation id="2750" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_175 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="2751" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2752" st_id="345" stage="1" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %sum_1_3_6 = fadd float %sum1_3_6, %tmp_36_3_6

]]></Node>
<StgValue><ssdm name="sum_1_3_6"/></StgValue>
</operation>

<operation id="2753" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:69  %empty_108 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_175)

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>

<operation id="2754" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="0" op_0_bw="0">
<![CDATA[
:70  br label %.preheader1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="346" st_id="346">

<operation id="2755" st_id="346" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  store float %sum1_3_6, float* %C_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2756" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %j_14_3_6 = or i4 %tmp_315, 7

]]></Node>
<StgValue><ssdm name="j_14_3_6"/></StgValue>
</operation>

<operation id="2757" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="347" st_id="347">

<operation id="2758" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:0  %sum1_3_7 = phi float [ %sum_1_3_7, %60 ], [ 0xBFA3F6A9E0000000, %57 ]

]]></Node>
<StgValue><ssdm name="sum1_3_7"/></StgValue>
</operation>

<operation id="2759" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:1  %k_3_7 = phi i5 [ %k_2_3_7, %60 ], [ 0, %57 ]

]]></Node>
<StgValue><ssdm name="k_3_7"/></StgValue>
</operation>

<operation id="2760" st_id="347" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:2  %exitcond_3_7 = icmp eq i5 %k_3_7, -16

]]></Node>
<StgValue><ssdm name="exitcond_3_7"/></StgValue>
</operation>

<operation id="2761" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_109 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>

<operation id="2762" st_id="347" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:4  %k_2_3_7 = add i5 %k_3_7, 1

]]></Node>
<StgValue><ssdm name="k_2_3_7"/></StgValue>
</operation>

<operation id="2763" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond_3_7, label %59, label %60

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2764" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="4" op_0_bw="5">
<![CDATA[
:0  %tmp_366 = trunc i5 %k_3_7 to i4

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="2765" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="3" op_0_bw="5">
<![CDATA[
:3  %tmp_367 = trunc i5 %k_3_7 to i3

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="2766" st_id="347" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2071" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %sum5_3_7 = xor i5 %k_3_7, -16

]]></Node>
<StgValue><ssdm name="sum5_3_7"/></StgValue>
</operation>

<operation id="2767" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2073" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_368 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %sum5_3_7, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="2768" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2074" bw="3" op_0_bw="2">
<![CDATA[
:7  %newIndex = sext i2 %tmp_368 to i3

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>

<operation id="2769" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="64" op_0_bw="3">
<![CDATA[
:8  %newIndex_cast = zext i3 %newIndex to i64

]]></Node>
<StgValue><ssdm name="newIndex_cast"/></StgValue>
</operation>

<operation id="2770" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2076" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %A_addr_31 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="A_addr_31"/></StgValue>
</operation>

<operation id="2771" st_id="347" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="32" op_0_bw="1">
<![CDATA[
:10  %A_load_31 = load float* %A_addr_31, align 4

]]></Node>
<StgValue><ssdm name="A_load_31"/></StgValue>
</operation>

<operation id="2772" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %A1_addr_31 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="A1_addr_31"/></StgValue>
</operation>

<operation id="2773" st_id="347" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2079" bw="32" op_0_bw="1">
<![CDATA[
:12  %A1_load_31 = load float* %A1_addr_31, align 4

]]></Node>
<StgValue><ssdm name="A1_load_31"/></StgValue>
</operation>

<operation id="2774" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2080" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %A2_addr_31 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="A2_addr_31"/></StgValue>
</operation>

<operation id="2775" st_id="347" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2081" bw="32" op_0_bw="1">
<![CDATA[
:14  %A2_load_31 = load float* %A2_addr_31, align 4

]]></Node>
<StgValue><ssdm name="A2_load_31"/></StgValue>
</operation>

<operation id="2776" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %A3_addr_31 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="A3_addr_31"/></StgValue>
</operation>

<operation id="2777" st_id="347" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="32" op_0_bw="1">
<![CDATA[
:16  %A3_load_31 = load float* %A3_addr_31, align 4

]]></Node>
<StgValue><ssdm name="A3_load_31"/></StgValue>
</operation>

<operation id="2778" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2084" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %A4_addr_31 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="A4_addr_31"/></StgValue>
</operation>

<operation id="2779" st_id="347" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2085" bw="32" op_0_bw="1">
<![CDATA[
:18  %A4_load_31 = load float* %A4_addr_31, align 4

]]></Node>
<StgValue><ssdm name="A4_load_31"/></StgValue>
</operation>

<operation id="2780" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2086" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %A5_addr_31 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="A5_addr_31"/></StgValue>
</operation>

<operation id="2781" st_id="347" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="32" op_0_bw="1">
<![CDATA[
:20  %A5_load_31 = load float* %A5_addr_31, align 4

]]></Node>
<StgValue><ssdm name="A5_load_31"/></StgValue>
</operation>

<operation id="2782" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %A6_addr_31 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="A6_addr_31"/></StgValue>
</operation>

<operation id="2783" st_id="347" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="32" op_0_bw="1">
<![CDATA[
:22  %A6_load_31 = load float* %A6_addr_31, align 4

]]></Node>
<StgValue><ssdm name="A6_load_31"/></StgValue>
</operation>

<operation id="2784" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %A7_addr_31 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="A7_addr_31"/></StgValue>
</operation>

<operation id="2785" st_id="347" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="32" op_0_bw="1">
<![CDATA[
:24  %A7_load_31 = load float* %A7_addr_31, align 4

]]></Node>
<StgValue><ssdm name="A7_load_31"/></StgValue>
</operation>

<operation id="2786" st_id="347" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:26  %sum8_3_7 = add i4 %j_14_3_6, %tmp_366

]]></Node>
<StgValue><ssdm name="sum8_3_7"/></StgValue>
</operation>

<operation id="2787" st_id="347" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:27  %arrayNo_trunc15 = add i3 -1, %tmp_367

]]></Node>
<StgValue><ssdm name="arrayNo_trunc15"/></StgValue>
</operation>

<operation id="2788" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
:28  %tmp_369 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %sum8_3_7, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="2789" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
:29  %tmp_185 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %arrayNo_trunc15, i1 %tmp_369)

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="2790" st_id="347" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:30  %tmp_i19 = icmp eq i4 %tmp_185, 0

]]></Node>
<StgValue><ssdm name="tmp_i19"/></StgValue>
</operation>

<operation id="2791" st_id="347" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:31  %tmp_i19_110 = select i1 %tmp_i19, float 0x3F93ED63C0000000, float 0x3FE29BDA40000000

]]></Node>
<StgValue><ssdm name="tmp_i19_110"/></StgValue>
</operation>

<operation id="2792" st_id="347" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:32  %tmp_614_i19 = icmp eq i4 %tmp_185, 1

]]></Node>
<StgValue><ssdm name="tmp_614_i19"/></StgValue>
</operation>

<operation id="2793" st_id="347" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:33  %tmp_616_i19 = icmp eq i4 %tmp_185, 2

]]></Node>
<StgValue><ssdm name="tmp_616_i19"/></StgValue>
</operation>

<operation id="2794" st_id="347" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:34  %tmp_615_i19 = select i1 %tmp_616_i19, float 0x3FE2372C60000000, float 0x3FE09868E0000000

]]></Node>
<StgValue><ssdm name="tmp_615_i19"/></StgValue>
</operation>

<operation id="2795" st_id="347" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:35  %tmp_270 = or i1 %tmp_616_i19, %tmp_614_i19

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="2796" st_id="347" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:36  %tmp_617_i19 = select i1 %tmp_270, float %tmp_615_i19, float %tmp_i19_110

]]></Node>
<StgValue><ssdm name="tmp_617_i19"/></StgValue>
</operation>

<operation id="2797" st_id="347" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2104" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:37  %tmp_618_i19 = icmp eq i4 %tmp_185, 3

]]></Node>
<StgValue><ssdm name="tmp_618_i19"/></StgValue>
</operation>

<operation id="2798" st_id="347" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2105" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:38  %tmp_620_i19 = icmp eq i4 %tmp_185, 4

]]></Node>
<StgValue><ssdm name="tmp_620_i19"/></StgValue>
</operation>

<operation id="2799" st_id="347" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:39  %tmp_619_i19 = select i1 %tmp_620_i19, float 0x3FE06178C0000000, float 0x3FB370E260000000

]]></Node>
<StgValue><ssdm name="tmp_619_i19"/></StgValue>
</operation>

<operation id="2800" st_id="347" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:40  %tmp_272 = or i1 %tmp_620_i19, %tmp_618_i19

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="2801" st_id="347" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:41  %tmp_621_i19 = select i1 %tmp_272, float %tmp_619_i19, float %tmp_617_i19

]]></Node>
<StgValue><ssdm name="tmp_621_i19"/></StgValue>
</operation>

<operation id="2802" st_id="347" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2109" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:42  %tmp_622_i19 = icmp eq i4 %tmp_185, 5

]]></Node>
<StgValue><ssdm name="tmp_622_i19"/></StgValue>
</operation>

<operation id="2803" st_id="347" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:43  %tmp_624_i19 = icmp eq i4 %tmp_185, 6

]]></Node>
<StgValue><ssdm name="tmp_624_i19"/></StgValue>
</operation>

<operation id="2804" st_id="347" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2114" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:47  %tmp_626_i19 = icmp eq i4 %tmp_185, 7

]]></Node>
<StgValue><ssdm name="tmp_626_i19"/></StgValue>
</operation>

<operation id="2805" st_id="347" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:48  %tmp_628_i19 = icmp eq i4 %tmp_185, -8

]]></Node>
<StgValue><ssdm name="tmp_628_i19"/></StgValue>
</operation>
</state>

<state id="348" st_id="348">

<operation id="2806" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="64" op_0_bw="3">
<![CDATA[
:5  %arrayNo = zext i3 %tmp_367 to i64

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>

<operation id="2807" st_id="348" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="32" op_0_bw="1">
<![CDATA[
:10  %A_load_31 = load float* %A_addr_31, align 4

]]></Node>
<StgValue><ssdm name="A_load_31"/></StgValue>
</operation>

<operation id="2808" st_id="348" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2079" bw="32" op_0_bw="1">
<![CDATA[
:12  %A1_load_31 = load float* %A1_addr_31, align 4

]]></Node>
<StgValue><ssdm name="A1_load_31"/></StgValue>
</operation>

<operation id="2809" st_id="348" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2081" bw="32" op_0_bw="1">
<![CDATA[
:14  %A2_load_31 = load float* %A2_addr_31, align 4

]]></Node>
<StgValue><ssdm name="A2_load_31"/></StgValue>
</operation>

<operation id="2810" st_id="348" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="32" op_0_bw="1">
<![CDATA[
:16  %A3_load_31 = load float* %A3_addr_31, align 4

]]></Node>
<StgValue><ssdm name="A3_load_31"/></StgValue>
</operation>

<operation id="2811" st_id="348" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2085" bw="32" op_0_bw="1">
<![CDATA[
:18  %A4_load_31 = load float* %A4_addr_31, align 4

]]></Node>
<StgValue><ssdm name="A4_load_31"/></StgValue>
</operation>

<operation id="2812" st_id="348" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="32" op_0_bw="1">
<![CDATA[
:20  %A5_load_31 = load float* %A5_addr_31, align 4

]]></Node>
<StgValue><ssdm name="A5_load_31"/></StgValue>
</operation>

<operation id="2813" st_id="348" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="32" op_0_bw="1">
<![CDATA[
:22  %A6_load_31 = load float* %A6_addr_31, align 4

]]></Node>
<StgValue><ssdm name="A6_load_31"/></StgValue>
</operation>

<operation id="2814" st_id="348" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="32" op_0_bw="1">
<![CDATA[
:24  %A7_load_31 = load float* %A7_addr_31, align 4

]]></Node>
<StgValue><ssdm name="A7_load_31"/></StgValue>
</operation>

<operation id="2815" st_id="348" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:25  %tmp_269 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_31, float %A1_load_31, float %A2_load_31, float %A3_load_31, float %A4_load_31, float %A5_load_31, float %A6_load_31, float %A7_load_31, i64 %arrayNo)

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="2816" st_id="348" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:44  %tmp_623_i19 = select i1 %tmp_624_i19, float 0xBFD3EDED60000000, float 0xBFE455C440000000

]]></Node>
<StgValue><ssdm name="tmp_623_i19"/></StgValue>
</operation>

<operation id="2817" st_id="348" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:45  %tmp_273 = or i1 %tmp_624_i19, %tmp_622_i19

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="2818" st_id="348" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2113" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:46  %tmp_625_i19 = select i1 %tmp_273, float %tmp_623_i19, float %tmp_621_i19

]]></Node>
<StgValue><ssdm name="tmp_625_i19"/></StgValue>
</operation>

<operation id="2819" st_id="348" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2116" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:49  %tmp_627_i19 = select i1 %tmp_628_i19, float 0xBFD2F8EFE0000000, float 0x3FCDFB8E80000000

]]></Node>
<StgValue><ssdm name="tmp_627_i19"/></StgValue>
</operation>

<operation id="2820" st_id="348" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:50  %tmp_274 = or i1 %tmp_628_i19, %tmp_626_i19

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="2821" st_id="348" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2118" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:51  %tmp_629_i19 = select i1 %tmp_274, float %tmp_627_i19, float %tmp_625_i19

]]></Node>
<StgValue><ssdm name="tmp_629_i19"/></StgValue>
</operation>

<operation id="2822" st_id="348" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2119" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:52  %tmp_630_i19 = icmp eq i4 %tmp_185, -7

]]></Node>
<StgValue><ssdm name="tmp_630_i19"/></StgValue>
</operation>

<operation id="2823" st_id="348" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2120" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:53  %tmp_632_i19 = icmp eq i4 %tmp_185, -6

]]></Node>
<StgValue><ssdm name="tmp_632_i19"/></StgValue>
</operation>

<operation id="2824" st_id="348" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:54  %tmp_631_i19 = select i1 %tmp_632_i19, float 0x3FD20F95C0000000, float 0xBFDD914080000000

]]></Node>
<StgValue><ssdm name="tmp_631_i19"/></StgValue>
</operation>

<operation id="2825" st_id="348" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:55  %tmp_275 = or i1 %tmp_632_i19, %tmp_630_i19

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="2826" st_id="348" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:56  %tmp_633_i19 = select i1 %tmp_275, float %tmp_631_i19, float %tmp_629_i19

]]></Node>
<StgValue><ssdm name="tmp_633_i19"/></StgValue>
</operation>

<operation id="2827" st_id="348" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:57  %tmp_634_i19 = icmp eq i4 %tmp_185, -5

]]></Node>
<StgValue><ssdm name="tmp_634_i19"/></StgValue>
</operation>

<operation id="2828" st_id="348" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:58  %tmp_636_i19 = icmp eq i4 %tmp_185, -4

]]></Node>
<StgValue><ssdm name="tmp_636_i19"/></StgValue>
</operation>

<operation id="2829" st_id="348" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:59  %tmp_635_i19 = select i1 %tmp_636_i19, float 0x3FA2D46C60000000, float 0x3FC703A460000000

]]></Node>
<StgValue><ssdm name="tmp_635_i19"/></StgValue>
</operation>

<operation id="2830" st_id="348" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:60  %tmp_276 = or i1 %tmp_636_i19, %tmp_634_i19

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="2831" st_id="348" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:61  %tmp_637_i19 = select i1 %tmp_276, float %tmp_635_i19, float %tmp_633_i19

]]></Node>
<StgValue><ssdm name="tmp_637_i19"/></StgValue>
</operation>

<operation id="2832" st_id="348" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:62  %tmp_638_i19 = icmp eq i4 %tmp_185, -3

]]></Node>
<StgValue><ssdm name="tmp_638_i19"/></StgValue>
</operation>

<operation id="2833" st_id="348" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:63  %tmp_640_i19 = icmp eq i4 %tmp_185, -2

]]></Node>
<StgValue><ssdm name="tmp_640_i19"/></StgValue>
</operation>

<operation id="2834" st_id="348" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:64  %tmp_639_i19 = select i1 %tmp_640_i19, float 0xBFAD0FAD80000000, float 0x3FDC5862A0000000

]]></Node>
<StgValue><ssdm name="tmp_639_i19"/></StgValue>
</operation>

<operation id="2835" st_id="348" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:65  %tmp_277 = or i1 %tmp_640_i19, %tmp_638_i19

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="2836" st_id="348" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:66  %merge_i19 = select i1 %tmp_277, float %tmp_639_i19, float %tmp_637_i19

]]></Node>
<StgValue><ssdm name="merge_i19"/></StgValue>
</operation>
</state>

<state id="349" st_id="349">

<operation id="2837" st_id="349" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %tmp_36_3_7 = fmul float %tmp_269, %merge_i19

]]></Node>
<StgValue><ssdm name="tmp_36_3_7"/></StgValue>
</operation>
</state>

<state id="350" st_id="350">

<operation id="2838" st_id="350" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %tmp_36_3_7 = fmul float %tmp_269, %merge_i19

]]></Node>
<StgValue><ssdm name="tmp_36_3_7"/></StgValue>
</operation>
</state>

<state id="351" st_id="351">

<operation id="2839" st_id="351" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %tmp_36_3_7 = fmul float %tmp_269, %merge_i19

]]></Node>
<StgValue><ssdm name="tmp_36_3_7"/></StgValue>
</operation>
</state>

<state id="352" st_id="352">

<operation id="2840" st_id="352" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %tmp_36_3_7 = fmul float %tmp_269, %merge_i19

]]></Node>
<StgValue><ssdm name="tmp_36_3_7"/></StgValue>
</operation>
</state>

<state id="353" st_id="353">

<operation id="2841" st_id="353" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %tmp_36_3_7 = fmul float %tmp_269, %merge_i19

]]></Node>
<StgValue><ssdm name="tmp_36_3_7"/></StgValue>
</operation>
</state>

<state id="354" st_id="354">

<operation id="2842" st_id="354" stage="8" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %sum_1_3_7 = fadd float %sum1_3_7, %tmp_36_3_7

]]></Node>
<StgValue><ssdm name="sum_1_3_7"/></StgValue>
</operation>
</state>

<state id="355" st_id="355">

<operation id="2843" st_id="355" stage="7" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %sum_1_3_7 = fadd float %sum1_3_7, %tmp_36_3_7

]]></Node>
<StgValue><ssdm name="sum_1_3_7"/></StgValue>
</operation>
</state>

<state id="356" st_id="356">

<operation id="2844" st_id="356" stage="6" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %sum_1_3_7 = fadd float %sum1_3_7, %tmp_36_3_7

]]></Node>
<StgValue><ssdm name="sum_1_3_7"/></StgValue>
</operation>
</state>

<state id="357" st_id="357">

<operation id="2845" st_id="357" stage="5" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %sum_1_3_7 = fadd float %sum1_3_7, %tmp_36_3_7

]]></Node>
<StgValue><ssdm name="sum_1_3_7"/></StgValue>
</operation>
</state>

<state id="358" st_id="358">

<operation id="2846" st_id="358" stage="4" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %sum_1_3_7 = fadd float %sum1_3_7, %tmp_36_3_7

]]></Node>
<StgValue><ssdm name="sum_1_3_7"/></StgValue>
</operation>
</state>

<state id="359" st_id="359">

<operation id="2847" st_id="359" stage="3" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %sum_1_3_7 = fadd float %sum1_3_7, %tmp_36_3_7

]]></Node>
<StgValue><ssdm name="sum_1_3_7"/></StgValue>
</operation>
</state>

<state id="360" st_id="360">

<operation id="2848" st_id="360" stage="2" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %sum_1_3_7 = fadd float %sum1_3_7, %tmp_36_3_7

]]></Node>
<StgValue><ssdm name="sum_1_3_7"/></StgValue>
</operation>
</state>

<state id="361" st_id="361">

<operation id="2849" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2068" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_181 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="2850" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2069" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2851" st_id="361" stage="1" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %sum_1_3_7 = fadd float %sum1_3_7, %tmp_36_3_7

]]></Node>
<StgValue><ssdm name="sum_1_3_7"/></StgValue>
</operation>

<operation id="2852" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2136" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:69  %empty_111 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_181)

]]></Node>
<StgValue><ssdm name="empty_111"/></StgValue>
</operation>

<operation id="2853" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="0" op_0_bw="0">
<![CDATA[
:70  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="362" st_id="362">

<operation id="2854" st_id="362" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  store float %sum1_3_7, float* %C_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2855" st_id="362" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %j_14_3_7 = add i64 %j_3, 8

]]></Node>
<StgValue><ssdm name="j_14_3_7"/></StgValue>
</operation>

<operation id="2856" st_id="362" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
