
hello_thingspeak.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008998  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000018c  08008b28  08008b28  00018b28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008cb4  08008cb4  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08008cb4  08008cb4  00018cb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008cbc  08008cbc  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008cbc  08008cbc  00018cbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008cc0  08008cc0  00018cc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08008cc4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001ccc  20000074  08008d38  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001d40  08008d38  00021d40  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00021d1b  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000405c  00000000  00000000  00041dbf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018a0  00000000  00000000  00045e20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001728  00000000  00000000  000476c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00005b22  00000000  00000000  00048de8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a166  00000000  00000000  0004e90a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001000fd  00000000  00000000  00068a70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00168b6d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006f6c  00000000  00000000  00168bc0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008b10 	.word	0x08008b10

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	08008b10 	.word	0x08008b10

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000294:	f000 b96e 	b.w	8000574 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468c      	mov	ip, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8083 	bne.w	80003c6 <__udivmoddi4+0x116>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d947      	bls.n	8000356 <__udivmoddi4+0xa6>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b142      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002cc:	f1c2 0020 	rsb	r0, r2, #32
 80002d0:	fa24 f000 	lsr.w	r0, r4, r0
 80002d4:	4091      	lsls	r1, r2
 80002d6:	4097      	lsls	r7, r2
 80002d8:	ea40 0c01 	orr.w	ip, r0, r1
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbbc f6f8 	udiv	r6, ip, r8
 80002e8:	fa1f fe87 	uxth.w	lr, r7
 80002ec:	fb08 c116 	mls	r1, r8, r6, ip
 80002f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f4:	fb06 f10e 	mul.w	r1, r6, lr
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000302:	f080 8119 	bcs.w	8000538 <__udivmoddi4+0x288>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8116 	bls.w	8000538 <__udivmoddi4+0x288>
 800030c:	3e02      	subs	r6, #2
 800030e:	443b      	add	r3, r7
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0f8 	udiv	r0, r3, r8
 8000318:	fb08 3310 	mls	r3, r8, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fe0e 	mul.w	lr, r0, lr
 8000324:	45a6      	cmp	lr, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800032e:	f080 8105 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000332:	45a6      	cmp	lr, r4
 8000334:	f240 8102 	bls.w	800053c <__udivmoddi4+0x28c>
 8000338:	3802      	subs	r0, #2
 800033a:	443c      	add	r4, r7
 800033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000340:	eba4 040e 	sub.w	r4, r4, lr
 8000344:	2600      	movs	r6, #0
 8000346:	b11d      	cbz	r5, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c5 4300 	strd	r4, r3, [r5]
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xaa>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f282 	clz	r2, r2
 800035e:	2a00      	cmp	r2, #0
 8000360:	d150      	bne.n	8000404 <__udivmoddi4+0x154>
 8000362:	1bcb      	subs	r3, r1, r7
 8000364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	2601      	movs	r6, #1
 800036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000372:	0c21      	lsrs	r1, r4, #16
 8000374:	fb0e 331c 	mls	r3, lr, ip, r3
 8000378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800037c:	fb08 f30c 	mul.w	r3, r8, ip
 8000380:	428b      	cmp	r3, r1
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0xe4>
 8000384:	1879      	adds	r1, r7, r1
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0xe2>
 800038c:	428b      	cmp	r3, r1
 800038e:	f200 80e9 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 8000392:	4684      	mov	ip, r0
 8000394:	1ac9      	subs	r1, r1, r3
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80003a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x10c>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x10a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80d9 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e7bf      	b.n	8000346 <__udivmoddi4+0x96>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x12e>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80b1 	beq.w	8000532 <__udivmoddi4+0x282>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x1cc>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0x140>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80b8 	bhi.w	8000560 <__udivmoddi4+0x2b0>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0103 	sbc.w	r1, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	468c      	mov	ip, r1
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0a8      	beq.n	8000350 <__udivmoddi4+0xa0>
 80003fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000402:	e7a5      	b.n	8000350 <__udivmoddi4+0xa0>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f603 	lsr.w	r6, r0, r3
 800040c:	4097      	lsls	r7, r2
 800040e:	fa01 f002 	lsl.w	r0, r1, r2
 8000412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000416:	40d9      	lsrs	r1, r3
 8000418:	4330      	orrs	r0, r6
 800041a:	0c03      	lsrs	r3, r0, #16
 800041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000420:	fa1f f887 	uxth.w	r8, r7
 8000424:	fb0e 1116 	mls	r1, lr, r6, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb06 f108 	mul.w	r1, r6, r8
 8000430:	4299      	cmp	r1, r3
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x19c>
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 800043e:	f080 808d 	bcs.w	800055c <__udivmoddi4+0x2ac>
 8000442:	4299      	cmp	r1, r3
 8000444:	f240 808a 	bls.w	800055c <__udivmoddi4+0x2ac>
 8000448:	3e02      	subs	r6, #2
 800044a:	443b      	add	r3, r7
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b281      	uxth	r1, r0
 8000450:	fbb3 f0fe 	udiv	r0, r3, lr
 8000454:	fb0e 3310 	mls	r3, lr, r0, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb00 f308 	mul.w	r3, r0, r8
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x1c4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 800046a:	d273      	bcs.n	8000554 <__udivmoddi4+0x2a4>
 800046c:	428b      	cmp	r3, r1
 800046e:	d971      	bls.n	8000554 <__udivmoddi4+0x2a4>
 8000470:	3802      	subs	r0, #2
 8000472:	4439      	add	r1, r7
 8000474:	1acb      	subs	r3, r1, r3
 8000476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800047a:	e778      	b.n	800036e <__udivmoddi4+0xbe>
 800047c:	f1c6 0c20 	rsb	ip, r6, #32
 8000480:	fa03 f406 	lsl.w	r4, r3, r6
 8000484:	fa22 f30c 	lsr.w	r3, r2, ip
 8000488:	431c      	orrs	r4, r3
 800048a:	fa20 f70c 	lsr.w	r7, r0, ip
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000496:	fa21 f10c 	lsr.w	r1, r1, ip
 800049a:	431f      	orrs	r7, r3
 800049c:	0c3b      	lsrs	r3, r7, #16
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fa1f f884 	uxth.w	r8, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ae:	fb09 fa08 	mul.w	sl, r9, r8
 80004b2:	458a      	cmp	sl, r1
 80004b4:	fa02 f206 	lsl.w	r2, r2, r6
 80004b8:	fa00 f306 	lsl.w	r3, r0, r6
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x220>
 80004be:	1861      	adds	r1, r4, r1
 80004c0:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80004c4:	d248      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 80004c6:	458a      	cmp	sl, r1
 80004c8:	d946      	bls.n	8000558 <__udivmoddi4+0x2a8>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4421      	add	r1, r4
 80004d0:	eba1 010a 	sub.w	r1, r1, sl
 80004d4:	b2bf      	uxth	r7, r7
 80004d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004da:	fb0e 1110 	mls	r1, lr, r0, r1
 80004de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004e2:	fb00 f808 	mul.w	r8, r0, r8
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d907      	bls.n	80004fa <__udivmoddi4+0x24a>
 80004ea:	19e7      	adds	r7, r4, r7
 80004ec:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80004f0:	d22e      	bcs.n	8000550 <__udivmoddi4+0x2a0>
 80004f2:	45b8      	cmp	r8, r7
 80004f4:	d92c      	bls.n	8000550 <__udivmoddi4+0x2a0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4427      	add	r7, r4
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	eba7 0708 	sub.w	r7, r7, r8
 8000502:	fba0 8902 	umull	r8, r9, r0, r2
 8000506:	454f      	cmp	r7, r9
 8000508:	46c6      	mov	lr, r8
 800050a:	4649      	mov	r1, r9
 800050c:	d31a      	bcc.n	8000544 <__udivmoddi4+0x294>
 800050e:	d017      	beq.n	8000540 <__udivmoddi4+0x290>
 8000510:	b15d      	cbz	r5, 800052a <__udivmoddi4+0x27a>
 8000512:	ebb3 020e 	subs.w	r2, r3, lr
 8000516:	eb67 0701 	sbc.w	r7, r7, r1
 800051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800051e:	40f2      	lsrs	r2, r6
 8000520:	ea4c 0202 	orr.w	r2, ip, r2
 8000524:	40f7      	lsrs	r7, r6
 8000526:	e9c5 2700 	strd	r2, r7, [r5]
 800052a:	2600      	movs	r6, #0
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e70b      	b.n	8000350 <__udivmoddi4+0xa0>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0x60>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fd      	b.n	800033c <__udivmoddi4+0x8c>
 8000540:	4543      	cmp	r3, r8
 8000542:	d2e5      	bcs.n	8000510 <__udivmoddi4+0x260>
 8000544:	ebb8 0e02 	subs.w	lr, r8, r2
 8000548:	eb69 0104 	sbc.w	r1, r9, r4
 800054c:	3801      	subs	r0, #1
 800054e:	e7df      	b.n	8000510 <__udivmoddi4+0x260>
 8000550:	4608      	mov	r0, r1
 8000552:	e7d2      	b.n	80004fa <__udivmoddi4+0x24a>
 8000554:	4660      	mov	r0, ip
 8000556:	e78d      	b.n	8000474 <__udivmoddi4+0x1c4>
 8000558:	4681      	mov	r9, r0
 800055a:	e7b9      	b.n	80004d0 <__udivmoddi4+0x220>
 800055c:	4666      	mov	r6, ip
 800055e:	e775      	b.n	800044c <__udivmoddi4+0x19c>
 8000560:	4630      	mov	r0, r6
 8000562:	e74a      	b.n	80003fa <__udivmoddi4+0x14a>
 8000564:	f1ac 0c02 	sub.w	ip, ip, #2
 8000568:	4439      	add	r1, r7
 800056a:	e713      	b.n	8000394 <__udivmoddi4+0xe4>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	e724      	b.n	80003bc <__udivmoddi4+0x10c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
PUTCHAR_PROTOTYPE
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b082      	sub	sp, #8
 800057c:	af00      	add	r7, sp, #0
 800057e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000580:	1d39      	adds	r1, r7, #4
 8000582:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000586:	2201      	movs	r2, #1
 8000588:	4803      	ldr	r0, [pc, #12]	; (8000598 <__io_putchar+0x20>)
 800058a:	f003 fb4d 	bl	8003c28 <HAL_UART_Transmit>
	return ch;
 800058e:	687b      	ldr	r3, [r7, #4]
}
 8000590:	4618      	mov	r0, r3
 8000592:	3708      	adds	r7, #8
 8000594:	46bd      	mov	sp, r7
 8000596:	bd80      	pop	{r7, pc}
 8000598:	20001b0c 	.word	0x20001b0c

0800059c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005a0:	f000 ff7e 	bl	80014a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005a4:	f000 f826 	bl	80005f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005a8:	f000 f932 	bl	8000810 <MX_GPIO_Init>
  MX_DMA_Init();
 80005ac:	f000 f8fa 	bl	80007a4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80005b0:	f000 f8c8 	bl	8000744 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 80005b4:	f000 f896 	bl	80006e4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  vInitThingSpeak(&xThingSpeak, &huart1, &hdma_usart1_rx);
 80005b8:	4a08      	ldr	r2, [pc, #32]	; (80005dc <main+0x40>)
 80005ba:	4909      	ldr	r1, [pc, #36]	; (80005e0 <main+0x44>)
 80005bc:	4809      	ldr	r0, [pc, #36]	; (80005e4 <main+0x48>)
 80005be:	f000 fc93 	bl	8000ee8 <vInitThingSpeak>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80005c2:	f004 fd1f 	bl	8005004 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of thingspeakTask */
  thingspeakTaskHandle = osThreadNew(StartThingSpeakTask, NULL, &thingspeakTask_attributes);
 80005c6:	4a08      	ldr	r2, [pc, #32]	; (80005e8 <main+0x4c>)
 80005c8:	2100      	movs	r1, #0
 80005ca:	4808      	ldr	r0, [pc, #32]	; (80005ec <main+0x50>)
 80005cc:	f004 fd64 	bl	8005098 <osThreadNew>
 80005d0:	4603      	mov	r3, r0
 80005d2:	4a07      	ldr	r2, [pc, #28]	; (80005f0 <main+0x54>)
 80005d4:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80005d6:	f004 fd39 	bl	800504c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005da:	e7fe      	b.n	80005da <main+0x3e>
 80005dc:	200019f8 	.word	0x200019f8
 80005e0:	20001a88 	.word	0x20001a88
 80005e4:	20001bdc 	.word	0x20001bdc
 80005e8:	08008bb0 	.word	0x08008bb0
 80005ec:	080008bd 	.word	0x080008bd
 80005f0:	200019f4 	.word	0x200019f4

080005f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b0b8      	sub	sp, #224	; 0xe0
 80005f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005fa:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80005fe:	2244      	movs	r2, #68	; 0x44
 8000600:	2100      	movs	r1, #0
 8000602:	4618      	mov	r0, r3
 8000604:	f007 fa8a 	bl	8007b1c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000608:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800060c:	2200      	movs	r2, #0
 800060e:	601a      	str	r2, [r3, #0]
 8000610:	605a      	str	r2, [r3, #4]
 8000612:	609a      	str	r2, [r3, #8]
 8000614:	60da      	str	r2, [r3, #12]
 8000616:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000618:	463b      	mov	r3, r7
 800061a:	2288      	movs	r2, #136	; 0x88
 800061c:	2100      	movs	r1, #0
 800061e:	4618      	mov	r0, r3
 8000620:	f007 fa7c 	bl	8007b1c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000624:	2302      	movs	r3, #2
 8000626:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800062a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800062e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000632:	2310      	movs	r3, #16
 8000634:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000638:	2302      	movs	r3, #2
 800063a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800063e:	2302      	movs	r3, #2
 8000640:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000644:	2301      	movs	r3, #1
 8000646:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 10;
 800064a:	230a      	movs	r3, #10
 800064c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000650:	2307      	movs	r3, #7
 8000652:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000656:	2302      	movs	r3, #2
 8000658:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800065c:	2302      	movs	r3, #2
 800065e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000662:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000666:	4618      	mov	r0, r3
 8000668:	f001 fce4 	bl	8002034 <HAL_RCC_OscConfig>
 800066c:	4603      	mov	r3, r0
 800066e:	2b00      	cmp	r3, #0
 8000670:	d001      	beq.n	8000676 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000672:	f000 f947 	bl	8000904 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000676:	230f      	movs	r3, #15
 8000678:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800067c:	2303      	movs	r3, #3
 800067e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000682:	2300      	movs	r3, #0
 8000684:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000688:	2300      	movs	r3, #0
 800068a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800068e:	2300      	movs	r3, #0
 8000690:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000694:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000698:	2104      	movs	r1, #4
 800069a:	4618      	mov	r0, r3
 800069c:	f002 f8b0 	bl	8002800 <HAL_RCC_ClockConfig>
 80006a0:	4603      	mov	r3, r0
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d001      	beq.n	80006aa <SystemClock_Config+0xb6>
  {
    Error_Handler();
 80006a6:	f000 f92d 	bl	8000904 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2;
 80006aa:	2303      	movs	r3, #3
 80006ac:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80006ae:	2300      	movs	r3, #0
 80006b0:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80006b2:	2300      	movs	r3, #0
 80006b4:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006b6:	463b      	mov	r3, r7
 80006b8:	4618      	mov	r0, r3
 80006ba:	f002 fad9 	bl	8002c70 <HAL_RCCEx_PeriphCLKConfig>
 80006be:	4603      	mov	r3, r0
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d001      	beq.n	80006c8 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80006c4:	f000 f91e 	bl	8000904 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80006c8:	f44f 7000 	mov.w	r0, #512	; 0x200
 80006cc:	f001 fc5c 	bl	8001f88 <HAL_PWREx_ControlVoltageScaling>
 80006d0:	4603      	mov	r3, r0
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d001      	beq.n	80006da <SystemClock_Config+0xe6>
  {
    Error_Handler();
 80006d6:	f000 f915 	bl	8000904 <Error_Handler>
  }
}
 80006da:	bf00      	nop
 80006dc:	37e0      	adds	r7, #224	; 0xe0
 80006de:	46bd      	mov	sp, r7
 80006e0:	bd80      	pop	{r7, pc}
	...

080006e4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80006e8:	4b14      	ldr	r3, [pc, #80]	; (800073c <MX_USART1_UART_Init+0x58>)
 80006ea:	4a15      	ldr	r2, [pc, #84]	; (8000740 <MX_USART1_UART_Init+0x5c>)
 80006ec:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80006ee:	4b13      	ldr	r3, [pc, #76]	; (800073c <MX_USART1_UART_Init+0x58>)
 80006f0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80006f4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80006f6:	4b11      	ldr	r3, [pc, #68]	; (800073c <MX_USART1_UART_Init+0x58>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80006fc:	4b0f      	ldr	r3, [pc, #60]	; (800073c <MX_USART1_UART_Init+0x58>)
 80006fe:	2200      	movs	r2, #0
 8000700:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000702:	4b0e      	ldr	r3, [pc, #56]	; (800073c <MX_USART1_UART_Init+0x58>)
 8000704:	2200      	movs	r2, #0
 8000706:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000708:	4b0c      	ldr	r3, [pc, #48]	; (800073c <MX_USART1_UART_Init+0x58>)
 800070a:	220c      	movs	r2, #12
 800070c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800070e:	4b0b      	ldr	r3, [pc, #44]	; (800073c <MX_USART1_UART_Init+0x58>)
 8000710:	2200      	movs	r2, #0
 8000712:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000714:	4b09      	ldr	r3, [pc, #36]	; (800073c <MX_USART1_UART_Init+0x58>)
 8000716:	2200      	movs	r2, #0
 8000718:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800071a:	4b08      	ldr	r3, [pc, #32]	; (800073c <MX_USART1_UART_Init+0x58>)
 800071c:	2200      	movs	r2, #0
 800071e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000720:	4b06      	ldr	r3, [pc, #24]	; (800073c <MX_USART1_UART_Init+0x58>)
 8000722:	2200      	movs	r2, #0
 8000724:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000726:	4805      	ldr	r0, [pc, #20]	; (800073c <MX_USART1_UART_Init+0x58>)
 8000728:	f003 fa30 	bl	8003b8c <HAL_UART_Init>
 800072c:	4603      	mov	r3, r0
 800072e:	2b00      	cmp	r3, #0
 8000730:	d001      	beq.n	8000736 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000732:	f000 f8e7 	bl	8000904 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000736:	bf00      	nop
 8000738:	bd80      	pop	{r7, pc}
 800073a:	bf00      	nop
 800073c:	20001a88 	.word	0x20001a88
 8000740:	40013800 	.word	0x40013800

08000744 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000748:	4b14      	ldr	r3, [pc, #80]	; (800079c <MX_USART2_UART_Init+0x58>)
 800074a:	4a15      	ldr	r2, [pc, #84]	; (80007a0 <MX_USART2_UART_Init+0x5c>)
 800074c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800074e:	4b13      	ldr	r3, [pc, #76]	; (800079c <MX_USART2_UART_Init+0x58>)
 8000750:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000754:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000756:	4b11      	ldr	r3, [pc, #68]	; (800079c <MX_USART2_UART_Init+0x58>)
 8000758:	2200      	movs	r2, #0
 800075a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800075c:	4b0f      	ldr	r3, [pc, #60]	; (800079c <MX_USART2_UART_Init+0x58>)
 800075e:	2200      	movs	r2, #0
 8000760:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000762:	4b0e      	ldr	r3, [pc, #56]	; (800079c <MX_USART2_UART_Init+0x58>)
 8000764:	2200      	movs	r2, #0
 8000766:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000768:	4b0c      	ldr	r3, [pc, #48]	; (800079c <MX_USART2_UART_Init+0x58>)
 800076a:	220c      	movs	r2, #12
 800076c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800076e:	4b0b      	ldr	r3, [pc, #44]	; (800079c <MX_USART2_UART_Init+0x58>)
 8000770:	2200      	movs	r2, #0
 8000772:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000774:	4b09      	ldr	r3, [pc, #36]	; (800079c <MX_USART2_UART_Init+0x58>)
 8000776:	2200      	movs	r2, #0
 8000778:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800077a:	4b08      	ldr	r3, [pc, #32]	; (800079c <MX_USART2_UART_Init+0x58>)
 800077c:	2200      	movs	r2, #0
 800077e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000780:	4b06      	ldr	r3, [pc, #24]	; (800079c <MX_USART2_UART_Init+0x58>)
 8000782:	2200      	movs	r2, #0
 8000784:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000786:	4805      	ldr	r0, [pc, #20]	; (800079c <MX_USART2_UART_Init+0x58>)
 8000788:	f003 fa00 	bl	8003b8c <HAL_UART_Init>
 800078c:	4603      	mov	r3, r0
 800078e:	2b00      	cmp	r3, #0
 8000790:	d001      	beq.n	8000796 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000792:	f000 f8b7 	bl	8000904 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000796:	bf00      	nop
 8000798:	bd80      	pop	{r7, pc}
 800079a:	bf00      	nop
 800079c:	20001b0c 	.word	0x20001b0c
 80007a0:	40004400 	.word	0x40004400

080007a4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b082      	sub	sp, #8
 80007a8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80007aa:	4b18      	ldr	r3, [pc, #96]	; (800080c <MX_DMA_Init+0x68>)
 80007ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80007ae:	4a17      	ldr	r2, [pc, #92]	; (800080c <MX_DMA_Init+0x68>)
 80007b0:	f043 0301 	orr.w	r3, r3, #1
 80007b4:	6493      	str	r3, [r2, #72]	; 0x48
 80007b6:	4b15      	ldr	r3, [pc, #84]	; (800080c <MX_DMA_Init+0x68>)
 80007b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80007ba:	f003 0301 	and.w	r3, r3, #1
 80007be:	607b      	str	r3, [r7, #4]
 80007c0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 5, 0);
 80007c2:	2200      	movs	r2, #0
 80007c4:	2105      	movs	r1, #5
 80007c6:	200e      	movs	r0, #14
 80007c8:	f000 ff62 	bl	8001690 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80007cc:	200e      	movs	r0, #14
 80007ce:	f000 ff7b 	bl	80016c8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 80007d2:	2200      	movs	r2, #0
 80007d4:	2105      	movs	r1, #5
 80007d6:	200f      	movs	r0, #15
 80007d8:	f000 ff5a 	bl	8001690 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80007dc:	200f      	movs	r0, #15
 80007de:	f000 ff73 	bl	80016c8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 80007e2:	2200      	movs	r2, #0
 80007e4:	2105      	movs	r1, #5
 80007e6:	2010      	movs	r0, #16
 80007e8:	f000 ff52 	bl	8001690 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80007ec:	2010      	movs	r0, #16
 80007ee:	f000 ff6b 	bl	80016c8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 80007f2:	2200      	movs	r2, #0
 80007f4:	2105      	movs	r1, #5
 80007f6:	2011      	movs	r0, #17
 80007f8:	f000 ff4a 	bl	8001690 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80007fc:	2011      	movs	r0, #17
 80007fe:	f000 ff63 	bl	80016c8 <HAL_NVIC_EnableIRQ>

}
 8000802:	bf00      	nop
 8000804:	3708      	adds	r7, #8
 8000806:	46bd      	mov	sp, r7
 8000808:	bd80      	pop	{r7, pc}
 800080a:	bf00      	nop
 800080c:	40021000 	.word	0x40021000

08000810 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b08a      	sub	sp, #40	; 0x28
 8000814:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000816:	f107 0314 	add.w	r3, r7, #20
 800081a:	2200      	movs	r2, #0
 800081c:	601a      	str	r2, [r3, #0]
 800081e:	605a      	str	r2, [r3, #4]
 8000820:	609a      	str	r2, [r3, #8]
 8000822:	60da      	str	r2, [r3, #12]
 8000824:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000826:	4b23      	ldr	r3, [pc, #140]	; (80008b4 <MX_GPIO_Init+0xa4>)
 8000828:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800082a:	4a22      	ldr	r2, [pc, #136]	; (80008b4 <MX_GPIO_Init+0xa4>)
 800082c:	f043 0304 	orr.w	r3, r3, #4
 8000830:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000832:	4b20      	ldr	r3, [pc, #128]	; (80008b4 <MX_GPIO_Init+0xa4>)
 8000834:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000836:	f003 0304 	and.w	r3, r3, #4
 800083a:	613b      	str	r3, [r7, #16]
 800083c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800083e:	4b1d      	ldr	r3, [pc, #116]	; (80008b4 <MX_GPIO_Init+0xa4>)
 8000840:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000842:	4a1c      	ldr	r2, [pc, #112]	; (80008b4 <MX_GPIO_Init+0xa4>)
 8000844:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000848:	64d3      	str	r3, [r2, #76]	; 0x4c
 800084a:	4b1a      	ldr	r3, [pc, #104]	; (80008b4 <MX_GPIO_Init+0xa4>)
 800084c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800084e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000852:	60fb      	str	r3, [r7, #12]
 8000854:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000856:	4b17      	ldr	r3, [pc, #92]	; (80008b4 <MX_GPIO_Init+0xa4>)
 8000858:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800085a:	4a16      	ldr	r2, [pc, #88]	; (80008b4 <MX_GPIO_Init+0xa4>)
 800085c:	f043 0301 	orr.w	r3, r3, #1
 8000860:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000862:	4b14      	ldr	r3, [pc, #80]	; (80008b4 <MX_GPIO_Init+0xa4>)
 8000864:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000866:	f003 0301 	and.w	r3, r3, #1
 800086a:	60bb      	str	r3, [r7, #8]
 800086c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800086e:	4b11      	ldr	r3, [pc, #68]	; (80008b4 <MX_GPIO_Init+0xa4>)
 8000870:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000872:	4a10      	ldr	r2, [pc, #64]	; (80008b4 <MX_GPIO_Init+0xa4>)
 8000874:	f043 0302 	orr.w	r3, r3, #2
 8000878:	64d3      	str	r3, [r2, #76]	; 0x4c
 800087a:	4b0e      	ldr	r3, [pc, #56]	; (80008b4 <MX_GPIO_Init+0xa4>)
 800087c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800087e:	f003 0302 	and.w	r3, r3, #2
 8000882:	607b      	str	r3, [r7, #4]
 8000884:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8000886:	2200      	movs	r2, #0
 8000888:	2101      	movs	r1, #1
 800088a:	480b      	ldr	r0, [pc, #44]	; (80008b8 <MX_GPIO_Init+0xa8>)
 800088c:	f001 fb56 	bl	8001f3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000890:	2301      	movs	r3, #1
 8000892:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000894:	2301      	movs	r3, #1
 8000896:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000898:	2300      	movs	r3, #0
 800089a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800089c:	2300      	movs	r3, #0
 800089e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008a0:	f107 0314 	add.w	r3, r7, #20
 80008a4:	4619      	mov	r1, r3
 80008a6:	4804      	ldr	r0, [pc, #16]	; (80008b8 <MX_GPIO_Init+0xa8>)
 80008a8:	f001 f99e 	bl	8001be8 <HAL_GPIO_Init>

}
 80008ac:	bf00      	nop
 80008ae:	3728      	adds	r7, #40	; 0x28
 80008b0:	46bd      	mov	sp, r7
 80008b2:	bd80      	pop	{r7, pc}
 80008b4:	40021000 	.word	0x40021000
 80008b8:	48000400 	.word	0x48000400

080008bc <StartThingSpeakTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartThingSpeakTask */
void StartThingSpeakTask(void *argument)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b082      	sub	sp, #8
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]

  	//HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);

  	//printf("hello task\r\n");

  	bTransmitCommand(&xThingSpeak, "AT\r\n", 4);
 80008c4:	2204      	movs	r2, #4
 80008c6:	4904      	ldr	r1, [pc, #16]	; (80008d8 <StartThingSpeakTask+0x1c>)
 80008c8:	4804      	ldr	r0, [pc, #16]	; (80008dc <StartThingSpeakTask+0x20>)
 80008ca:	f000 fd61 	bl	8001390 <bTransmitCommand>

  	osDelay(500);
 80008ce:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80008d2:	f004 fc73 	bl	80051bc <osDelay>
  	bTransmitCommand(&xThingSpeak, "AT\r\n", 4);
 80008d6:	e7f5      	b.n	80008c4 <StartThingSpeakTask+0x8>
 80008d8:	08008b38 	.word	0x08008b38
 80008dc:	20001bdc 	.word	0x20001bdc

080008e0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b082      	sub	sp, #8
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	4a04      	ldr	r2, [pc, #16]	; (8000900 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80008ee:	4293      	cmp	r3, r2
 80008f0:	d101      	bne.n	80008f6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80008f2:	f000 fdf5 	bl	80014e0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80008f6:	bf00      	nop
 80008f8:	3708      	adds	r7, #8
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	bf00      	nop
 8000900:	40001000 	.word	0x40001000

08000904 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000904:	b480      	push	{r7}
 8000906:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000908:	b672      	cpsid	i
}
 800090a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800090c:	e7fe      	b.n	800090c <Error_Handler+0x8>
	...

08000910 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b082      	sub	sp, #8
 8000914:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000916:	4b11      	ldr	r3, [pc, #68]	; (800095c <HAL_MspInit+0x4c>)
 8000918:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800091a:	4a10      	ldr	r2, [pc, #64]	; (800095c <HAL_MspInit+0x4c>)
 800091c:	f043 0301 	orr.w	r3, r3, #1
 8000920:	6613      	str	r3, [r2, #96]	; 0x60
 8000922:	4b0e      	ldr	r3, [pc, #56]	; (800095c <HAL_MspInit+0x4c>)
 8000924:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000926:	f003 0301 	and.w	r3, r3, #1
 800092a:	607b      	str	r3, [r7, #4]
 800092c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800092e:	4b0b      	ldr	r3, [pc, #44]	; (800095c <HAL_MspInit+0x4c>)
 8000930:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000932:	4a0a      	ldr	r2, [pc, #40]	; (800095c <HAL_MspInit+0x4c>)
 8000934:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000938:	6593      	str	r3, [r2, #88]	; 0x58
 800093a:	4b08      	ldr	r3, [pc, #32]	; (800095c <HAL_MspInit+0x4c>)
 800093c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800093e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000942:	603b      	str	r3, [r7, #0]
 8000944:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000946:	2200      	movs	r2, #0
 8000948:	210f      	movs	r1, #15
 800094a:	f06f 0001 	mvn.w	r0, #1
 800094e:	f000 fe9f 	bl	8001690 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000952:	bf00      	nop
 8000954:	3708      	adds	r7, #8
 8000956:	46bd      	mov	sp, r7
 8000958:	bd80      	pop	{r7, pc}
 800095a:	bf00      	nop
 800095c:	40021000 	.word	0x40021000

08000960 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b08c      	sub	sp, #48	; 0x30
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000968:	f107 031c 	add.w	r3, r7, #28
 800096c:	2200      	movs	r2, #0
 800096e:	601a      	str	r2, [r3, #0]
 8000970:	605a      	str	r2, [r3, #4]
 8000972:	609a      	str	r2, [r3, #8]
 8000974:	60da      	str	r2, [r3, #12]
 8000976:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	4a8a      	ldr	r2, [pc, #552]	; (8000ba8 <HAL_UART_MspInit+0x248>)
 800097e:	4293      	cmp	r3, r2
 8000980:	f040 8085 	bne.w	8000a8e <HAL_UART_MspInit+0x12e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000984:	4b89      	ldr	r3, [pc, #548]	; (8000bac <HAL_UART_MspInit+0x24c>)
 8000986:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000988:	4a88      	ldr	r2, [pc, #544]	; (8000bac <HAL_UART_MspInit+0x24c>)
 800098a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800098e:	6613      	str	r3, [r2, #96]	; 0x60
 8000990:	4b86      	ldr	r3, [pc, #536]	; (8000bac <HAL_UART_MspInit+0x24c>)
 8000992:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000994:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000998:	61bb      	str	r3, [r7, #24]
 800099a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800099c:	4b83      	ldr	r3, [pc, #524]	; (8000bac <HAL_UART_MspInit+0x24c>)
 800099e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009a0:	4a82      	ldr	r2, [pc, #520]	; (8000bac <HAL_UART_MspInit+0x24c>)
 80009a2:	f043 0301 	orr.w	r3, r3, #1
 80009a6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009a8:	4b80      	ldr	r3, [pc, #512]	; (8000bac <HAL_UART_MspInit+0x24c>)
 80009aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009ac:	f003 0301 	and.w	r3, r3, #1
 80009b0:	617b      	str	r3, [r7, #20]
 80009b2:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80009b4:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80009b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ba:	2302      	movs	r3, #2
 80009bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009be:	2300      	movs	r3, #0
 80009c0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009c2:	2303      	movs	r3, #3
 80009c4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80009c6:	2307      	movs	r3, #7
 80009c8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009ca:	f107 031c 	add.w	r3, r7, #28
 80009ce:	4619      	mov	r1, r3
 80009d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009d4:	f001 f908 	bl	8001be8 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 80009d8:	4b75      	ldr	r3, [pc, #468]	; (8000bb0 <HAL_UART_MspInit+0x250>)
 80009da:	4a76      	ldr	r2, [pc, #472]	; (8000bb4 <HAL_UART_MspInit+0x254>)
 80009dc:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_2;
 80009de:	4b74      	ldr	r3, [pc, #464]	; (8000bb0 <HAL_UART_MspInit+0x250>)
 80009e0:	2202      	movs	r2, #2
 80009e2:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80009e4:	4b72      	ldr	r3, [pc, #456]	; (8000bb0 <HAL_UART_MspInit+0x250>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80009ea:	4b71      	ldr	r3, [pc, #452]	; (8000bb0 <HAL_UART_MspInit+0x250>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80009f0:	4b6f      	ldr	r3, [pc, #444]	; (8000bb0 <HAL_UART_MspInit+0x250>)
 80009f2:	2280      	movs	r2, #128	; 0x80
 80009f4:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80009f6:	4b6e      	ldr	r3, [pc, #440]	; (8000bb0 <HAL_UART_MspInit+0x250>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80009fc:	4b6c      	ldr	r3, [pc, #432]	; (8000bb0 <HAL_UART_MspInit+0x250>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8000a02:	4b6b      	ldr	r3, [pc, #428]	; (8000bb0 <HAL_UART_MspInit+0x250>)
 8000a04:	2220      	movs	r2, #32
 8000a06:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000a08:	4b69      	ldr	r3, [pc, #420]	; (8000bb0 <HAL_UART_MspInit+0x250>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8000a0e:	4868      	ldr	r0, [pc, #416]	; (8000bb0 <HAL_UART_MspInit+0x250>)
 8000a10:	f000 fe68 	bl	80016e4 <HAL_DMA_Init>
 8000a14:	4603      	mov	r3, r0
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d001      	beq.n	8000a1e <HAL_UART_MspInit+0xbe>
    {
      Error_Handler();
 8000a1a:	f7ff ff73 	bl	8000904 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	4a63      	ldr	r2, [pc, #396]	; (8000bb0 <HAL_UART_MspInit+0x250>)
 8000a22:	671a      	str	r2, [r3, #112]	; 0x70
 8000a24:	4a62      	ldr	r2, [pc, #392]	; (8000bb0 <HAL_UART_MspInit+0x250>)
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8000a2a:	4b63      	ldr	r3, [pc, #396]	; (8000bb8 <HAL_UART_MspInit+0x258>)
 8000a2c:	4a63      	ldr	r2, [pc, #396]	; (8000bbc <HAL_UART_MspInit+0x25c>)
 8000a2e:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_2;
 8000a30:	4b61      	ldr	r3, [pc, #388]	; (8000bb8 <HAL_UART_MspInit+0x258>)
 8000a32:	2202      	movs	r2, #2
 8000a34:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000a36:	4b60      	ldr	r3, [pc, #384]	; (8000bb8 <HAL_UART_MspInit+0x258>)
 8000a38:	2210      	movs	r2, #16
 8000a3a:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000a3c:	4b5e      	ldr	r3, [pc, #376]	; (8000bb8 <HAL_UART_MspInit+0x258>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000a42:	4b5d      	ldr	r3, [pc, #372]	; (8000bb8 <HAL_UART_MspInit+0x258>)
 8000a44:	2280      	movs	r2, #128	; 0x80
 8000a46:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000a48:	4b5b      	ldr	r3, [pc, #364]	; (8000bb8 <HAL_UART_MspInit+0x258>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000a4e:	4b5a      	ldr	r3, [pc, #360]	; (8000bb8 <HAL_UART_MspInit+0x258>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8000a54:	4b58      	ldr	r3, [pc, #352]	; (8000bb8 <HAL_UART_MspInit+0x258>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000a5a:	4b57      	ldr	r3, [pc, #348]	; (8000bb8 <HAL_UART_MspInit+0x258>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8000a60:	4855      	ldr	r0, [pc, #340]	; (8000bb8 <HAL_UART_MspInit+0x258>)
 8000a62:	f000 fe3f 	bl	80016e4 <HAL_DMA_Init>
 8000a66:	4603      	mov	r3, r0
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d001      	beq.n	8000a70 <HAL_UART_MspInit+0x110>
    {
      Error_Handler();
 8000a6c:	f7ff ff4a 	bl	8000904 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	4a51      	ldr	r2, [pc, #324]	; (8000bb8 <HAL_UART_MspInit+0x258>)
 8000a74:	66da      	str	r2, [r3, #108]	; 0x6c
 8000a76:	4a50      	ldr	r2, [pc, #320]	; (8000bb8 <HAL_UART_MspInit+0x258>)
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	2105      	movs	r1, #5
 8000a80:	2025      	movs	r0, #37	; 0x25
 8000a82:	f000 fe05 	bl	8001690 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000a86:	2025      	movs	r0, #37	; 0x25
 8000a88:	f000 fe1e 	bl	80016c8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000a8c:	e088      	b.n	8000ba0 <HAL_UART_MspInit+0x240>
  else if(huart->Instance==USART2)
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	4a4b      	ldr	r2, [pc, #300]	; (8000bc0 <HAL_UART_MspInit+0x260>)
 8000a94:	4293      	cmp	r3, r2
 8000a96:	f040 8083 	bne.w	8000ba0 <HAL_UART_MspInit+0x240>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a9a:	4b44      	ldr	r3, [pc, #272]	; (8000bac <HAL_UART_MspInit+0x24c>)
 8000a9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a9e:	4a43      	ldr	r2, [pc, #268]	; (8000bac <HAL_UART_MspInit+0x24c>)
 8000aa0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000aa4:	6593      	str	r3, [r2, #88]	; 0x58
 8000aa6:	4b41      	ldr	r3, [pc, #260]	; (8000bac <HAL_UART_MspInit+0x24c>)
 8000aa8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000aaa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000aae:	613b      	str	r3, [r7, #16]
 8000ab0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ab2:	4b3e      	ldr	r3, [pc, #248]	; (8000bac <HAL_UART_MspInit+0x24c>)
 8000ab4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ab6:	4a3d      	ldr	r2, [pc, #244]	; (8000bac <HAL_UART_MspInit+0x24c>)
 8000ab8:	f043 0301 	orr.w	r3, r3, #1
 8000abc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000abe:	4b3b      	ldr	r3, [pc, #236]	; (8000bac <HAL_UART_MspInit+0x24c>)
 8000ac0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ac2:	f003 0301 	and.w	r3, r3, #1
 8000ac6:	60fb      	str	r3, [r7, #12]
 8000ac8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000aca:	230c      	movs	r3, #12
 8000acc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ace:	2302      	movs	r3, #2
 8000ad0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ad6:	2303      	movs	r3, #3
 8000ad8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000ada:	2307      	movs	r3, #7
 8000adc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ade:	f107 031c 	add.w	r3, r7, #28
 8000ae2:	4619      	mov	r1, r3
 8000ae4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ae8:	f001 f87e 	bl	8001be8 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8000aec:	4b35      	ldr	r3, [pc, #212]	; (8000bc4 <HAL_UART_MspInit+0x264>)
 8000aee:	4a36      	ldr	r2, [pc, #216]	; (8000bc8 <HAL_UART_MspInit+0x268>)
 8000af0:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_2;
 8000af2:	4b34      	ldr	r3, [pc, #208]	; (8000bc4 <HAL_UART_MspInit+0x264>)
 8000af4:	2202      	movs	r2, #2
 8000af6:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000af8:	4b32      	ldr	r3, [pc, #200]	; (8000bc4 <HAL_UART_MspInit+0x264>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000afe:	4b31      	ldr	r3, [pc, #196]	; (8000bc4 <HAL_UART_MspInit+0x264>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000b04:	4b2f      	ldr	r3, [pc, #188]	; (8000bc4 <HAL_UART_MspInit+0x264>)
 8000b06:	2280      	movs	r2, #128	; 0x80
 8000b08:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000b0a:	4b2e      	ldr	r3, [pc, #184]	; (8000bc4 <HAL_UART_MspInit+0x264>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000b10:	4b2c      	ldr	r3, [pc, #176]	; (8000bc4 <HAL_UART_MspInit+0x264>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8000b16:	4b2b      	ldr	r3, [pc, #172]	; (8000bc4 <HAL_UART_MspInit+0x264>)
 8000b18:	2220      	movs	r2, #32
 8000b1a:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000b1c:	4b29      	ldr	r3, [pc, #164]	; (8000bc4 <HAL_UART_MspInit+0x264>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8000b22:	4828      	ldr	r0, [pc, #160]	; (8000bc4 <HAL_UART_MspInit+0x264>)
 8000b24:	f000 fdde 	bl	80016e4 <HAL_DMA_Init>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d001      	beq.n	8000b32 <HAL_UART_MspInit+0x1d2>
      Error_Handler();
 8000b2e:	f7ff fee9 	bl	8000904 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	4a23      	ldr	r2, [pc, #140]	; (8000bc4 <HAL_UART_MspInit+0x264>)
 8000b36:	671a      	str	r2, [r3, #112]	; 0x70
 8000b38:	4a22      	ldr	r2, [pc, #136]	; (8000bc4 <HAL_UART_MspInit+0x264>)
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	6293      	str	r3, [r2, #40]	; 0x28
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8000b3e:	4b23      	ldr	r3, [pc, #140]	; (8000bcc <HAL_UART_MspInit+0x26c>)
 8000b40:	4a23      	ldr	r2, [pc, #140]	; (8000bd0 <HAL_UART_MspInit+0x270>)
 8000b42:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_2;
 8000b44:	4b21      	ldr	r3, [pc, #132]	; (8000bcc <HAL_UART_MspInit+0x26c>)
 8000b46:	2202      	movs	r2, #2
 8000b48:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000b4a:	4b20      	ldr	r3, [pc, #128]	; (8000bcc <HAL_UART_MspInit+0x26c>)
 8000b4c:	2210      	movs	r2, #16
 8000b4e:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b50:	4b1e      	ldr	r3, [pc, #120]	; (8000bcc <HAL_UART_MspInit+0x26c>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000b56:	4b1d      	ldr	r3, [pc, #116]	; (8000bcc <HAL_UART_MspInit+0x26c>)
 8000b58:	2280      	movs	r2, #128	; 0x80
 8000b5a:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000b5c:	4b1b      	ldr	r3, [pc, #108]	; (8000bcc <HAL_UART_MspInit+0x26c>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000b62:	4b1a      	ldr	r3, [pc, #104]	; (8000bcc <HAL_UART_MspInit+0x26c>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8000b68:	4b18      	ldr	r3, [pc, #96]	; (8000bcc <HAL_UART_MspInit+0x26c>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000b6e:	4b17      	ldr	r3, [pc, #92]	; (8000bcc <HAL_UART_MspInit+0x26c>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8000b74:	4815      	ldr	r0, [pc, #84]	; (8000bcc <HAL_UART_MspInit+0x26c>)
 8000b76:	f000 fdb5 	bl	80016e4 <HAL_DMA_Init>
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d001      	beq.n	8000b84 <HAL_UART_MspInit+0x224>
      Error_Handler();
 8000b80:	f7ff fec0 	bl	8000904 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	4a11      	ldr	r2, [pc, #68]	; (8000bcc <HAL_UART_MspInit+0x26c>)
 8000b88:	66da      	str	r2, [r3, #108]	; 0x6c
 8000b8a:	4a10      	ldr	r2, [pc, #64]	; (8000bcc <HAL_UART_MspInit+0x26c>)
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	6293      	str	r3, [r2, #40]	; 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8000b90:	2200      	movs	r2, #0
 8000b92:	2105      	movs	r1, #5
 8000b94:	2026      	movs	r0, #38	; 0x26
 8000b96:	f000 fd7b 	bl	8001690 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000b9a:	2026      	movs	r0, #38	; 0x26
 8000b9c:	f000 fd94 	bl	80016c8 <HAL_NVIC_EnableIRQ>
}
 8000ba0:	bf00      	nop
 8000ba2:	3730      	adds	r7, #48	; 0x30
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	bd80      	pop	{r7, pc}
 8000ba8:	40013800 	.word	0x40013800
 8000bac:	40021000 	.word	0x40021000
 8000bb0:	200019f8 	.word	0x200019f8
 8000bb4:	40020058 	.word	0x40020058
 8000bb8:	200019ac 	.word	0x200019ac
 8000bbc:	40020044 	.word	0x40020044
 8000bc0:	40004400 	.word	0x40004400
 8000bc4:	20001964 	.word	0x20001964
 8000bc8:	4002006c 	.word	0x4002006c
 8000bcc:	20001a40 	.word	0x20001a40
 8000bd0:	40020080 	.word	0x40020080

08000bd4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b08c      	sub	sp, #48	; 0x30
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000be0:	2300      	movs	r3, #0
 8000be2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8000be4:	2200      	movs	r2, #0
 8000be6:	6879      	ldr	r1, [r7, #4]
 8000be8:	2036      	movs	r0, #54	; 0x36
 8000bea:	f000 fd51 	bl	8001690 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000bee:	2036      	movs	r0, #54	; 0x36
 8000bf0:	f000 fd6a 	bl	80016c8 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000bf4:	4b1e      	ldr	r3, [pc, #120]	; (8000c70 <HAL_InitTick+0x9c>)
 8000bf6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000bf8:	4a1d      	ldr	r2, [pc, #116]	; (8000c70 <HAL_InitTick+0x9c>)
 8000bfa:	f043 0310 	orr.w	r3, r3, #16
 8000bfe:	6593      	str	r3, [r2, #88]	; 0x58
 8000c00:	4b1b      	ldr	r3, [pc, #108]	; (8000c70 <HAL_InitTick+0x9c>)
 8000c02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c04:	f003 0310 	and.w	r3, r3, #16
 8000c08:	60fb      	str	r3, [r7, #12]
 8000c0a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000c0c:	f107 0210 	add.w	r2, r7, #16
 8000c10:	f107 0314 	add.w	r3, r7, #20
 8000c14:	4611      	mov	r1, r2
 8000c16:	4618      	mov	r0, r3
 8000c18:	f001 ff98 	bl	8002b4c <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000c1c:	f001 ff6a 	bl	8002af4 <HAL_RCC_GetPCLK1Freq>
 8000c20:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000c22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c24:	4a13      	ldr	r2, [pc, #76]	; (8000c74 <HAL_InitTick+0xa0>)
 8000c26:	fba2 2303 	umull	r2, r3, r2, r3
 8000c2a:	0c9b      	lsrs	r3, r3, #18
 8000c2c:	3b01      	subs	r3, #1
 8000c2e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000c30:	4b11      	ldr	r3, [pc, #68]	; (8000c78 <HAL_InitTick+0xa4>)
 8000c32:	4a12      	ldr	r2, [pc, #72]	; (8000c7c <HAL_InitTick+0xa8>)
 8000c34:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000c36:	4b10      	ldr	r3, [pc, #64]	; (8000c78 <HAL_InitTick+0xa4>)
 8000c38:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000c3c:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000c3e:	4a0e      	ldr	r2, [pc, #56]	; (8000c78 <HAL_InitTick+0xa4>)
 8000c40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c42:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000c44:	4b0c      	ldr	r3, [pc, #48]	; (8000c78 <HAL_InitTick+0xa4>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c4a:	4b0b      	ldr	r3, [pc, #44]	; (8000c78 <HAL_InitTick+0xa4>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8000c50:	4809      	ldr	r0, [pc, #36]	; (8000c78 <HAL_InitTick+0xa4>)
 8000c52:	f002 fcc9 	bl	80035e8 <HAL_TIM_Base_Init>
 8000c56:	4603      	mov	r3, r0
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d104      	bne.n	8000c66 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8000c5c:	4806      	ldr	r0, [pc, #24]	; (8000c78 <HAL_InitTick+0xa4>)
 8000c5e:	f002 fd25 	bl	80036ac <HAL_TIM_Base_Start_IT>
 8000c62:	4603      	mov	r3, r0
 8000c64:	e000      	b.n	8000c68 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8000c66:	2301      	movs	r3, #1
}
 8000c68:	4618      	mov	r0, r3
 8000c6a:	3730      	adds	r7, #48	; 0x30
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	bd80      	pop	{r7, pc}
 8000c70:	40021000 	.word	0x40021000
 8000c74:	431bde83 	.word	0x431bde83
 8000c78:	20001b90 	.word	0x20001b90
 8000c7c:	40001000 	.word	0x40001000

08000c80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c80:	b480      	push	{r7}
 8000c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c84:	e7fe      	b.n	8000c84 <NMI_Handler+0x4>

08000c86 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c86:	b480      	push	{r7}
 8000c88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c8a:	e7fe      	b.n	8000c8a <HardFault_Handler+0x4>

08000c8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c90:	e7fe      	b.n	8000c90 <MemManage_Handler+0x4>

08000c92 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c92:	b480      	push	{r7}
 8000c94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c96:	e7fe      	b.n	8000c96 <BusFault_Handler+0x4>

08000c98 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c9c:	e7fe      	b.n	8000c9c <UsageFault_Handler+0x4>

08000c9e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c9e:	b480      	push	{r7}
 8000ca0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ca2:	bf00      	nop
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000caa:	4770      	bx	lr

08000cac <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8000cb0:	4802      	ldr	r0, [pc, #8]	; (8000cbc <DMA1_Channel4_IRQHandler+0x10>)
 8000cb2:	f000 feae 	bl	8001a12 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8000cb6:	bf00      	nop
 8000cb8:	bd80      	pop	{r7, pc}
 8000cba:	bf00      	nop
 8000cbc:	200019ac 	.word	0x200019ac

08000cc0 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000cc4:	4802      	ldr	r0, [pc, #8]	; (8000cd0 <DMA1_Channel5_IRQHandler+0x10>)
 8000cc6:	f000 fea4 	bl	8001a12 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8000cca:	bf00      	nop
 8000ccc:	bd80      	pop	{r7, pc}
 8000cce:	bf00      	nop
 8000cd0:	200019f8 	.word	0x200019f8

08000cd4 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000cd8:	4802      	ldr	r0, [pc, #8]	; (8000ce4 <DMA1_Channel6_IRQHandler+0x10>)
 8000cda:	f000 fe9a 	bl	8001a12 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */
  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8000cde:	bf00      	nop
 8000ce0:	bd80      	pop	{r7, pc}
 8000ce2:	bf00      	nop
 8000ce4:	20001964 	.word	0x20001964

08000ce8 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8000cec:	4802      	ldr	r0, [pc, #8]	; (8000cf8 <DMA1_Channel7_IRQHandler+0x10>)
 8000cee:	f000 fe90 	bl	8001a12 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8000cf2:	bf00      	nop
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	bf00      	nop
 8000cf8:	20001a40 	.word	0x20001a40

08000cfc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000d00:	4803      	ldr	r0, [pc, #12]	; (8000d10 <USART1_IRQHandler+0x14>)
 8000d02:	f003 f955 	bl	8003fb0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  USER_ThingSpeak_IRQHandler(&huart1);
 8000d06:	4802      	ldr	r0, [pc, #8]	; (8000d10 <USART1_IRQHandler+0x14>)
 8000d08:	f000 fb62 	bl	80013d0 <USER_ThingSpeak_IRQHandler>

  /* USER CODE END USART1_IRQn 1 */
}
 8000d0c:	bf00      	nop
 8000d0e:	bd80      	pop	{r7, pc}
 8000d10:	20001a88 	.word	0x20001a88

08000d14 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000d18:	4802      	ldr	r0, [pc, #8]	; (8000d24 <USART2_IRQHandler+0x10>)
 8000d1a:	f003 f949 	bl	8003fb0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
  //USER_ThingSpeak_IRQHandler(&huart2);
  /* USER CODE END USART2_IRQn 1 */
}
 8000d1e:	bf00      	nop
 8000d20:	bd80      	pop	{r7, pc}
 8000d22:	bf00      	nop
 8000d24:	20001b0c 	.word	0x20001b0c

08000d28 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000d2c:	4802      	ldr	r0, [pc, #8]	; (8000d38 <TIM6_DAC_IRQHandler+0x10>)
 8000d2e:	f002 fd2d 	bl	800378c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000d32:	bf00      	nop
 8000d34:	bd80      	pop	{r7, pc}
 8000d36:	bf00      	nop
 8000d38:	20001b90 	.word	0x20001b90

08000d3c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b086      	sub	sp, #24
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	60f8      	str	r0, [r7, #12]
 8000d44:	60b9      	str	r1, [r7, #8]
 8000d46:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d48:	2300      	movs	r3, #0
 8000d4a:	617b      	str	r3, [r7, #20]
 8000d4c:	e00a      	b.n	8000d64 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000d4e:	f3af 8000 	nop.w
 8000d52:	4601      	mov	r1, r0
 8000d54:	68bb      	ldr	r3, [r7, #8]
 8000d56:	1c5a      	adds	r2, r3, #1
 8000d58:	60ba      	str	r2, [r7, #8]
 8000d5a:	b2ca      	uxtb	r2, r1
 8000d5c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d5e:	697b      	ldr	r3, [r7, #20]
 8000d60:	3301      	adds	r3, #1
 8000d62:	617b      	str	r3, [r7, #20]
 8000d64:	697a      	ldr	r2, [r7, #20]
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	429a      	cmp	r2, r3
 8000d6a:	dbf0      	blt.n	8000d4e <_read+0x12>
	}

return len;
 8000d6c:	687b      	ldr	r3, [r7, #4]
}
 8000d6e:	4618      	mov	r0, r3
 8000d70:	3718      	adds	r7, #24
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}

08000d76 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000d76:	b580      	push	{r7, lr}
 8000d78:	b086      	sub	sp, #24
 8000d7a:	af00      	add	r7, sp, #0
 8000d7c:	60f8      	str	r0, [r7, #12]
 8000d7e:	60b9      	str	r1, [r7, #8]
 8000d80:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d82:	2300      	movs	r3, #0
 8000d84:	617b      	str	r3, [r7, #20]
 8000d86:	e009      	b.n	8000d9c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000d88:	68bb      	ldr	r3, [r7, #8]
 8000d8a:	1c5a      	adds	r2, r3, #1
 8000d8c:	60ba      	str	r2, [r7, #8]
 8000d8e:	781b      	ldrb	r3, [r3, #0]
 8000d90:	4618      	mov	r0, r3
 8000d92:	f7ff fbf1 	bl	8000578 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d96:	697b      	ldr	r3, [r7, #20]
 8000d98:	3301      	adds	r3, #1
 8000d9a:	617b      	str	r3, [r7, #20]
 8000d9c:	697a      	ldr	r2, [r7, #20]
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	429a      	cmp	r2, r3
 8000da2:	dbf1      	blt.n	8000d88 <_write+0x12>
	}
	return len;
 8000da4:	687b      	ldr	r3, [r7, #4]
}
 8000da6:	4618      	mov	r0, r3
 8000da8:	3718      	adds	r7, #24
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bd80      	pop	{r7, pc}

08000dae <_close>:

int _close(int file)
{
 8000dae:	b480      	push	{r7}
 8000db0:	b083      	sub	sp, #12
 8000db2:	af00      	add	r7, sp, #0
 8000db4:	6078      	str	r0, [r7, #4]
	return -1;
 8000db6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000dba:	4618      	mov	r0, r3
 8000dbc:	370c      	adds	r7, #12
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc4:	4770      	bx	lr

08000dc6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000dc6:	b480      	push	{r7}
 8000dc8:	b083      	sub	sp, #12
 8000dca:	af00      	add	r7, sp, #0
 8000dcc:	6078      	str	r0, [r7, #4]
 8000dce:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000dd0:	683b      	ldr	r3, [r7, #0]
 8000dd2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000dd6:	605a      	str	r2, [r3, #4]
	return 0;
 8000dd8:	2300      	movs	r3, #0
}
 8000dda:	4618      	mov	r0, r3
 8000ddc:	370c      	adds	r7, #12
 8000dde:	46bd      	mov	sp, r7
 8000de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de4:	4770      	bx	lr

08000de6 <_isatty>:

int _isatty(int file)
{
 8000de6:	b480      	push	{r7}
 8000de8:	b083      	sub	sp, #12
 8000dea:	af00      	add	r7, sp, #0
 8000dec:	6078      	str	r0, [r7, #4]
	return 1;
 8000dee:	2301      	movs	r3, #1
}
 8000df0:	4618      	mov	r0, r3
 8000df2:	370c      	adds	r7, #12
 8000df4:	46bd      	mov	sp, r7
 8000df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfa:	4770      	bx	lr

08000dfc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	b085      	sub	sp, #20
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	60f8      	str	r0, [r7, #12]
 8000e04:	60b9      	str	r1, [r7, #8]
 8000e06:	607a      	str	r2, [r7, #4]
	return 0;
 8000e08:	2300      	movs	r3, #0
}
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	3714      	adds	r7, #20
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e14:	4770      	bx	lr
	...

08000e18 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b086      	sub	sp, #24
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e20:	4a14      	ldr	r2, [pc, #80]	; (8000e74 <_sbrk+0x5c>)
 8000e22:	4b15      	ldr	r3, [pc, #84]	; (8000e78 <_sbrk+0x60>)
 8000e24:	1ad3      	subs	r3, r2, r3
 8000e26:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e28:	697b      	ldr	r3, [r7, #20]
 8000e2a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e2c:	4b13      	ldr	r3, [pc, #76]	; (8000e7c <_sbrk+0x64>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d102      	bne.n	8000e3a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e34:	4b11      	ldr	r3, [pc, #68]	; (8000e7c <_sbrk+0x64>)
 8000e36:	4a12      	ldr	r2, [pc, #72]	; (8000e80 <_sbrk+0x68>)
 8000e38:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e3a:	4b10      	ldr	r3, [pc, #64]	; (8000e7c <_sbrk+0x64>)
 8000e3c:	681a      	ldr	r2, [r3, #0]
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	4413      	add	r3, r2
 8000e42:	693a      	ldr	r2, [r7, #16]
 8000e44:	429a      	cmp	r2, r3
 8000e46:	d207      	bcs.n	8000e58 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e48:	f006 fe30 	bl	8007aac <__errno>
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	220c      	movs	r2, #12
 8000e50:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e52:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000e56:	e009      	b.n	8000e6c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e58:	4b08      	ldr	r3, [pc, #32]	; (8000e7c <_sbrk+0x64>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e5e:	4b07      	ldr	r3, [pc, #28]	; (8000e7c <_sbrk+0x64>)
 8000e60:	681a      	ldr	r2, [r3, #0]
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	4413      	add	r3, r2
 8000e66:	4a05      	ldr	r2, [pc, #20]	; (8000e7c <_sbrk+0x64>)
 8000e68:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e6a:	68fb      	ldr	r3, [r7, #12]
}
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	3718      	adds	r7, #24
 8000e70:	46bd      	mov	sp, r7
 8000e72:	bd80      	pop	{r7, pc}
 8000e74:	20018000 	.word	0x20018000
 8000e78:	00000400 	.word	0x00000400
 8000e7c:	20000090 	.word	0x20000090
 8000e80:	20001d40 	.word	0x20001d40

08000e84 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000e84:	b480      	push	{r7}
 8000e86:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000e88:	4b15      	ldr	r3, [pc, #84]	; (8000ee0 <SystemInit+0x5c>)
 8000e8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000e8e:	4a14      	ldr	r2, [pc, #80]	; (8000ee0 <SystemInit+0x5c>)
 8000e90:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e94:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000e98:	4b12      	ldr	r3, [pc, #72]	; (8000ee4 <SystemInit+0x60>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	4a11      	ldr	r2, [pc, #68]	; (8000ee4 <SystemInit+0x60>)
 8000e9e:	f043 0301 	orr.w	r3, r3, #1
 8000ea2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8000ea4:	4b0f      	ldr	r3, [pc, #60]	; (8000ee4 <SystemInit+0x60>)
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8000eaa:	4b0e      	ldr	r3, [pc, #56]	; (8000ee4 <SystemInit+0x60>)
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	4a0d      	ldr	r2, [pc, #52]	; (8000ee4 <SystemInit+0x60>)
 8000eb0:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000eb4:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000eb8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8000eba:	4b0a      	ldr	r3, [pc, #40]	; (8000ee4 <SystemInit+0x60>)
 8000ebc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000ec0:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000ec2:	4b08      	ldr	r3, [pc, #32]	; (8000ee4 <SystemInit+0x60>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	4a07      	ldr	r2, [pc, #28]	; (8000ee4 <SystemInit+0x60>)
 8000ec8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ecc:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000ece:	4b05      	ldr	r3, [pc, #20]	; (8000ee4 <SystemInit+0x60>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	619a      	str	r2, [r3, #24]
}
 8000ed4:	bf00      	nop
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop
 8000ee0:	e000ed00 	.word	0xe000ed00
 8000ee4:	40021000 	.word	0x40021000

08000ee8 <vInitThingSpeak>:
/* IMPLEMENTATION */
ThingSpeakHandle_t xThingSpeak;


void vInitThingSpeak(ThingSpeakHandle_t *pxThingSpeak, UART_HandleTypeDef *huart, DMA_HandleTypeDef *pxUART_DMA_RX)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b084      	sub	sp, #16
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	60f8      	str	r0, [r7, #12]
 8000ef0:	60b9      	str	r1, [r7, #8]
 8000ef2:	607a      	str	r2, [r7, #4]
	// Structure
	pxThingSpeak->huart = huart;
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	68ba      	ldr	r2, [r7, #8]
 8000ef8:	601a      	str	r2, [r3, #0]
	pxThingSpeak->pxUART_DMA_RX = pxUART_DMA_RX;
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	687a      	ldr	r2, [r7, #4]
 8000efe:	605a      	str	r2, [r3, #4]
	memset(pxThingSpeak->xRXBuffer.puDMABuffer, 0, sizeof(pxThingSpeak->xRXBuffer.puDMABuffer));
 8000f00:	68fb      	ldr	r3, [r7, #12]
 8000f02:	3308      	adds	r3, #8
 8000f04:	2280      	movs	r2, #128	; 0x80
 8000f06:	2100      	movs	r1, #0
 8000f08:	4618      	mov	r0, r3
 8000f0a:	f006 fe07 	bl	8007b1c <memset>
	pxThingSpeak->xRXBuffer.uHeadIndex = 0;
 8000f0e:	68fb      	ldr	r3, [r7, #12]
 8000f10:	2200      	movs	r2, #0
 8000f12:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
	pxThingSpeak->xRXBuffer.uTailIndex = 0;
 8000f16:	68fb      	ldr	r3, [r7, #12]
 8000f18:	2200      	movs	r2, #0
 8000f1a:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89
	pxThingSpeak->xRXBuffer.uRollOver = 0;
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	2200      	movs	r2, #0
 8000f22:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
	memset(pxThingSpeak->xTXBuffer.puDMABuffer, 0, sizeof(pxThingSpeak->xTXBuffer.puDMABuffer));
 8000f26:	68fb      	ldr	r3, [r7, #12]
 8000f28:	338b      	adds	r3, #139	; 0x8b
 8000f2a:	2280      	movs	r2, #128	; 0x80
 8000f2c:	2100      	movs	r1, #0
 8000f2e:	4618      	mov	r0, r3
 8000f30:	f006 fdf4 	bl	8007b1c <memset>
	pxThingSpeak->xTXBuffer.uHeadIndex = 0;
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	2200      	movs	r2, #0
 8000f38:	f883 210b 	strb.w	r2, [r3, #267]	; 0x10b
	pxThingSpeak->xTXBuffer.uTailIndex = 0;
 8000f3c:	68fb      	ldr	r3, [r7, #12]
 8000f3e:	2200      	movs	r2, #0
 8000f40:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
	pxThingSpeak->xTXBuffer.uRollOver = 0;
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	2200      	movs	r2, #0
 8000f48:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d

	// Receive DMA Buffer
  __HAL_UART_ENABLE_IT(huart, UART_IT_IDLE);
 8000f4c:	68bb      	ldr	r3, [r7, #8]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	681a      	ldr	r2, [r3, #0]
 8000f52:	68bb      	ldr	r3, [r7, #8]
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	f042 0210 	orr.w	r2, r2, #16
 8000f5a:	601a      	str	r2, [r3, #0]
  HAL_UART_Receive_DMA(huart, pxThingSpeak->xRXBuffer.puDMABuffer, sizeof(pxThingSpeak->xRXBuffer.puDMABuffer));
 8000f5c:	68fb      	ldr	r3, [r7, #12]
 8000f5e:	3308      	adds	r3, #8
 8000f60:	2280      	movs	r2, #128	; 0x80
 8000f62:	4619      	mov	r1, r3
 8000f64:	68b8      	ldr	r0, [r7, #8]
 8000f66:	f002 ff71 	bl	8003e4c <HAL_UART_Receive_DMA>
}
 8000f6a:	bf00      	nop
 8000f6c:	3710      	adds	r7, #16
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}
	...

08000f74 <USER_UART_IDLECallback>:


void USER_UART_IDLECallback(ThingSpeakHandle_t *pxThingSpeak)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b08e      	sub	sp, #56	; 0x38
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
	// Tail catch up to head
	pxThingSpeak->xRXBuffer.uHeadIndex = sizeof(pxThingSpeak->xRXBuffer.puDMABuffer) - __HAL_DMA_GET_COUNTER(pxThingSpeak->pxUART_DMA_RX);
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	685b      	ldr	r3, [r3, #4]
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	685b      	ldr	r3, [r3, #4]
 8000f84:	b2da      	uxtb	r2, r3
 8000f86:	f06f 037f 	mvn.w	r3, #127	; 0x7f
 8000f8a:	1a9b      	subs	r3, r3, r2
 8000f8c:	b2da      	uxtb	r2, r3
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88

	// [!] To be Task deferred...
	uint16_t uTailIndex = pxThingSpeak->xRXBuffer.uTailIndex;
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	f893 3089 	ldrb.w	r3, [r3, #137]	; 0x89
 8000f9a:	86fb      	strh	r3, [r7, #54]	; 0x36
	uint16_t uHeadIndex = pxThingSpeak->xRXBuffer.uHeadIndex;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 8000fa2:	867b      	strh	r3, [r7, #50]	; 0x32
	uint8_t uRollOver = pxThingSpeak->xRXBuffer.uRollOver;
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	f893 308a 	ldrb.w	r3, [r3, #138]	; 0x8a
 8000faa:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
	uint16_t uParseIndex = uTailIndex;
 8000fae:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8000fb0:	86bb      	strh	r3, [r7, #52]	; 0x34

	if (uRollOver == 0)
 8000fb2:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d12f      	bne.n	800101a <USER_UART_IDLECallback+0xa6>
	{
		while (uParseIndex != uHeadIndex)
 8000fba:	e029      	b.n	8001010 <USER_UART_IDLECallback+0x9c>
		{
			//if (pxThingSpeak->xRXBuffer.puDMABuffer[uParseIndex] == '\r')
			if (bEndMatch(pxThingSpeak, uParseIndex))
 8000fbc:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8000fbe:	4619      	mov	r1, r3
 8000fc0:	6878      	ldr	r0, [r7, #4]
 8000fc2:	f000 f8e3 	bl	800118c <bEndMatch>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d01e      	beq.n	800100a <USER_UART_IDLECallback+0x96>
			{
				if (uParseIndex - uTailIndex > 0)
 8000fcc:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8000fce:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8000fd0:	1ad3      	subs	r3, r2, r3
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	dd0e      	ble.n	8000ff4 <USER_UART_IDLECallback+0x80>
				{
					char *candidate = (char *)pxThingSpeak->xRXBuffer.puDMABuffer + uTailIndex;
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	f103 0208 	add.w	r2, r3, #8
 8000fdc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8000fde:	4413      	add	r3, r2
 8000fe0:	60fb      	str	r3, [r7, #12]
					size_t candidateLength = uParseIndex - uTailIndex - 1;
 8000fe2:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8000fe4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8000fe6:	1ad3      	subs	r3, r2, r3
 8000fe8:	3b01      	subs	r3, #1
 8000fea:	60bb      	str	r3, [r7, #8]

					vHandleCandidateCommand(candidate, candidateLength);
 8000fec:	68b9      	ldr	r1, [r7, #8]
 8000fee:	68f8      	ldr	r0, [r7, #12]
 8000ff0:	f000 f934 	bl	800125c <vHandleCandidateCommand>
				}

				// Candidate command found, so update tail to the start of next command in line
				uTailIndex = (uParseIndex + 1) % sizeof(pxThingSpeak->xRXBuffer.puDMABuffer) ;
 8000ff4:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8000ff6:	3301      	adds	r3, #1
 8000ff8:	b29b      	uxth	r3, r3
 8000ffa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000ffe:	86fb      	strh	r3, [r7, #54]	; 0x36
				pxThingSpeak->xRXBuffer.uTailIndex = uTailIndex;
 8001000:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8001002:	b2da      	uxtb	r2, r3
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89
			}
			uParseIndex++;
 800100a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800100c:	3301      	adds	r3, #1
 800100e:	86bb      	strh	r3, [r7, #52]	; 0x34
		while (uParseIndex != uHeadIndex)
 8001010:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8001012:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8001014:	429a      	cmp	r2, r3
 8001016:	d1d1      	bne.n	8000fbc <USER_UART_IDLECallback+0x48>
 8001018:	e0a6      	b.n	8001168 <USER_UART_IDLECallback+0x1f4>
		}
	}
	else if (uRollOver == 1)
 800101a:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 800101e:	2b01      	cmp	r3, #1
 8001020:	f040 8095 	bne.w	800114e <USER_UART_IDLECallback+0x1da>
	{
		if (uParseIndex > uHeadIndex)
 8001024:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8001026:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8001028:	429a      	cmp	r2, r3
 800102a:	f240 8082 	bls.w	8001132 <USER_UART_IDLECallback+0x1be>
		{
			while (uParseIndex < sizeof(pxThingSpeak->xRXBuffer.puDMABuffer) )
 800102e:	e029      	b.n	8001084 <USER_UART_IDLECallback+0x110>
			{
				if (bEndMatch(pxThingSpeak, uParseIndex))
 8001030:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8001032:	4619      	mov	r1, r3
 8001034:	6878      	ldr	r0, [r7, #4]
 8001036:	f000 f8a9 	bl	800118c <bEndMatch>
 800103a:	4603      	mov	r3, r0
 800103c:	2b00      	cmp	r3, #0
 800103e:	d01e      	beq.n	800107e <USER_UART_IDLECallback+0x10a>
				{
					if (uParseIndex - uTailIndex > 0)
 8001040:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8001042:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8001044:	1ad3      	subs	r3, r2, r3
 8001046:	2b00      	cmp	r3, #0
 8001048:	dd0e      	ble.n	8001068 <USER_UART_IDLECallback+0xf4>
					{
						char *candidate = (char *)pxThingSpeak->xRXBuffer.puDMABuffer + uTailIndex;
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	f103 0208 	add.w	r2, r3, #8
 8001050:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8001052:	4413      	add	r3, r2
 8001054:	617b      	str	r3, [r7, #20]
						size_t candidateLength = uParseIndex - uTailIndex - 1;
 8001056:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8001058:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800105a:	1ad3      	subs	r3, r2, r3
 800105c:	3b01      	subs	r3, #1
 800105e:	613b      	str	r3, [r7, #16]

						vHandleCandidateCommand(candidate, candidateLength);
 8001060:	6939      	ldr	r1, [r7, #16]
 8001062:	6978      	ldr	r0, [r7, #20]
 8001064:	f000 f8fa 	bl	800125c <vHandleCandidateCommand>
					}

					// Candidate command found, so update tail to the start of next command in line
					uTailIndex = (uParseIndex + 1) % sizeof(pxThingSpeak->xRXBuffer.puDMABuffer);
 8001068:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800106a:	3301      	adds	r3, #1
 800106c:	b29b      	uxth	r3, r3
 800106e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001072:	86fb      	strh	r3, [r7, #54]	; 0x36
					pxThingSpeak->xRXBuffer.uTailIndex = uTailIndex;
 8001074:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8001076:	b2da      	uxtb	r2, r3
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89
				}
				uParseIndex++;
 800107e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8001080:	3301      	adds	r3, #1
 8001082:	86bb      	strh	r3, [r7, #52]	; 0x34
			while (uParseIndex < sizeof(pxThingSpeak->xRXBuffer.puDMABuffer) )
 8001084:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8001086:	2b7f      	cmp	r3, #127	; 0x7f
 8001088:	d9d2      	bls.n	8001030 <USER_UART_IDLECallback+0xbc>
			}

			uParseIndex = 0;
 800108a:	2300      	movs	r3, #0
 800108c:	86bb      	strh	r3, [r7, #52]	; 0x34

			// Look for the next one to complete the firsthalf or just keep going
			while (uParseIndex != uHeadIndex)
 800108e:	e04b      	b.n	8001128 <USER_UART_IDLECallback+0x1b4>
			{
				if (bEndMatch(pxThingSpeak, uParseIndex))
 8001090:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8001092:	4619      	mov	r1, r3
 8001094:	6878      	ldr	r0, [r7, #4]
 8001096:	f000 f879 	bl	800118c <bEndMatch>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d040      	beq.n	8001122 <USER_UART_IDLECallback+0x1ae>
				{
					// if uTailIndex > uHeadIndex, use buffer, else use regular
					if (uTailIndex > uHeadIndex)
 80010a0:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80010a2:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 80010a4:	429a      	cmp	r2, r3
 80010a6:	d91d      	bls.n	80010e4 <USER_UART_IDLECallback+0x170>
					{
						// uParseIndex will be less than tialIndex in this wrap-around case. So as long as they don't equal each other, a command was received
						if (uParseIndex - uTailIndex != 0)
 80010a8:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80010aa:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80010ac:	429a      	cmp	r2, r3
 80010ae:	d02d      	beq.n	800110c <USER_UART_IDLECallback+0x198>
						{
							char *candidateFirst = (char *)(pxThingSpeak->xRXBuffer.puDMABuffer + uTailIndex);
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	f103 0208 	add.w	r2, r3, #8
 80010b6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80010b8:	4413      	add	r3, r2
 80010ba:	627b      	str	r3, [r7, #36]	; 0x24
							size_t candidateFirstLength = sizeof(pxThingSpeak->xRXBuffer.puDMABuffer) - uTailIndex;
 80010bc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80010be:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 80010c2:	623b      	str	r3, [r7, #32]
							char *candidateSecond = (char *)(pxThingSpeak->xRXBuffer.puDMABuffer);
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	3308      	adds	r3, #8
 80010c8:	61fb      	str	r3, [r7, #28]
							size_t candidateSecondLength = uParseIndex;
 80010ca:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80010cc:	61bb      	str	r3, [r7, #24]

							vHandleCandidateCommandSplit(candidateFirst, candidateFirstLength, candidateSecond, candidateSecondLength);
 80010ce:	69bb      	ldr	r3, [r7, #24]
 80010d0:	69fa      	ldr	r2, [r7, #28]
 80010d2:	6a39      	ldr	r1, [r7, #32]
 80010d4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80010d6:	f000 f905 	bl	80012e4 <vHandleCandidateCommandSplit>

							// Only unroll if tail has been successfully used for a wrap-around
							pxThingSpeak->xRXBuffer.uRollOver = 0;
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	2200      	movs	r2, #0
 80010de:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
 80010e2:	e013      	b.n	800110c <USER_UART_IDLECallback+0x198>
						}
					}
					// Wraparound found, so treat this as a regular, business as usual
					else
					{
						if (uParseIndex - uTailIndex > 0)
 80010e4:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80010e6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80010e8:	1ad3      	subs	r3, r2, r3
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	dd0e      	ble.n	800110c <USER_UART_IDLECallback+0x198>
						{
							char *candidate = (char *)pxThingSpeak->xRXBuffer.puDMABuffer + uTailIndex;
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	f103 0208 	add.w	r2, r3, #8
 80010f4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80010f6:	4413      	add	r3, r2
 80010f8:	62fb      	str	r3, [r7, #44]	; 0x2c
							size_t candidateLength = uParseIndex - uTailIndex - 1;
 80010fa:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80010fc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80010fe:	1ad3      	subs	r3, r2, r3
 8001100:	3b01      	subs	r3, #1
 8001102:	62bb      	str	r3, [r7, #40]	; 0x28

							vHandleCandidateCommand(candidate, candidateLength);
 8001104:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001106:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001108:	f000 f8a8 	bl	800125c <vHandleCandidateCommand>
						}
					}

					// Candidate command found, so update tail to the start of next command in line
					uTailIndex = (uParseIndex + 1) % sizeof(pxThingSpeak->xRXBuffer.puDMABuffer);
 800110c:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800110e:	3301      	adds	r3, #1
 8001110:	b29b      	uxth	r3, r3
 8001112:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001116:	86fb      	strh	r3, [r7, #54]	; 0x36
					pxThingSpeak->xRXBuffer.uTailIndex = uTailIndex;
 8001118:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800111a:	b2da      	uxtb	r2, r3
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89
				}

				uParseIndex++;
 8001122:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8001124:	3301      	adds	r3, #1
 8001126:	86bb      	strh	r3, [r7, #52]	; 0x34
			while (uParseIndex != uHeadIndex)
 8001128:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 800112a:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800112c:	429a      	cmp	r2, r3
 800112e:	d1af      	bne.n	8001090 <USER_UART_IDLECallback+0x11c>
 8001130:	e01a      	b.n	8001168 <USER_UART_IDLECallback+0x1f4>
			}
		}
		else
		{
			// Reset due to too overflow rx buffer due to too much data received before it could all process
			HAL_UART_DMAStop(pxThingSpeak->huart);
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	4618      	mov	r0, r3
 8001138:	f002 fecc 	bl	8003ed4 <HAL_UART_DMAStop>
			vInitThingSpeak(pxThingSpeak, pxThingSpeak->huart, pxThingSpeak->pxUART_DMA_RX);
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	6819      	ldr	r1, [r3, #0]
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	685b      	ldr	r3, [r3, #4]
 8001144:	461a      	mov	r2, r3
 8001146:	6878      	ldr	r0, [r7, #4]
 8001148:	f7ff fece 	bl	8000ee8 <vInitThingSpeak>
 800114c:	e00c      	b.n	8001168 <USER_UART_IDLECallback+0x1f4>
		}
	}
	else
	{
		// Reset due to too overflow rx buffer due to too much data received before it could all process
		HAL_UART_DMAStop(pxThingSpeak->huart);
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	4618      	mov	r0, r3
 8001154:	f002 febe 	bl	8003ed4 <HAL_UART_DMAStop>
		vInitThingSpeak(pxThingSpeak, pxThingSpeak->huart, pxThingSpeak->pxUART_DMA_RX);
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	6819      	ldr	r1, [r3, #0]
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	685b      	ldr	r3, [r3, #4]
 8001160:	461a      	mov	r2, r3
 8001162:	6878      	ldr	r0, [r7, #4]
 8001164:	f7ff fec0 	bl	8000ee8 <vInitThingSpeak>
	}

	printf("TailIndex: %u, HeadIndex: %u\r\n", pxThingSpeak->xRXBuffer.uTailIndex, pxThingSpeak->xRXBuffer.uHeadIndex);
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	f893 3089 	ldrb.w	r3, [r3, #137]	; 0x89
 800116e:	4619      	mov	r1, r3
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 8001176:	461a      	mov	r2, r3
 8001178:	4803      	ldr	r0, [pc, #12]	; (8001188 <USER_UART_IDLECallback+0x214>)
 800117a:	f006 fcd7 	bl	8007b2c <iprintf>

}
 800117e:	bf00      	nop
 8001180:	3738      	adds	r7, #56	; 0x38
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	08008b40 	.word	0x08008b40

0800118c <bEndMatch>:


uint8_t bEndMatch(ThingSpeakHandle_t *pxThingSpeak, uint16_t uParseIndex)
{
 800118c:	b480      	push	{r7}
 800118e:	b083      	sub	sp, #12
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
 8001194:	460b      	mov	r3, r1
 8001196:	807b      	strh	r3, [r7, #2]
	return (pxThingSpeak->xRXBuffer.puDMABuffer[uParseIndex] == '\n') &&
 8001198:	887b      	ldrh	r3, [r7, #2]
 800119a:	687a      	ldr	r2, [r7, #4]
 800119c:	4413      	add	r3, r2
 800119e:	7a1b      	ldrb	r3, [r3, #8]
 80011a0:	2b0a      	cmp	r3, #10
 80011a2:	d10a      	bne.n	80011ba <bEndMatch+0x2e>
			(pxThingSpeak->xRXBuffer.puDMABuffer[(uParseIndex - 1) % sizeof(pxThingSpeak->xRXBuffer.puDMABuffer)] == '\r');
 80011a4:	887b      	ldrh	r3, [r7, #2]
 80011a6:	3b01      	subs	r3, #1
 80011a8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80011ac:	687a      	ldr	r2, [r7, #4]
 80011ae:	4413      	add	r3, r2
 80011b0:	7a1b      	ldrb	r3, [r3, #8]
	return (pxThingSpeak->xRXBuffer.puDMABuffer[uParseIndex] == '\n') &&
 80011b2:	2b0d      	cmp	r3, #13
 80011b4:	d101      	bne.n	80011ba <bEndMatch+0x2e>
 80011b6:	2301      	movs	r3, #1
 80011b8:	e000      	b.n	80011bc <bEndMatch+0x30>
 80011ba:	2300      	movs	r3, #0
 80011bc:	b2db      	uxtb	r3, r3
}
 80011be:	4618      	mov	r0, r3
 80011c0:	370c      	adds	r7, #12
 80011c2:	46bd      	mov	sp, r7
 80011c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c8:	4770      	bx	lr

080011ca <bCommandMatch>:


uint8_t bCommandMatch(const char *command, const char *candidate, size_t candidateLength)
{
 80011ca:	b580      	push	{r7, lr}
 80011cc:	b084      	sub	sp, #16
 80011ce:	af00      	add	r7, sp, #0
 80011d0:	60f8      	str	r0, [r7, #12]
 80011d2:	60b9      	str	r1, [r7, #8]
 80011d4:	607a      	str	r2, [r7, #4]
	return (strlen(command) == candidateLength) && (strncmp(command, candidate, candidateLength) == 0);
 80011d6:	68f8      	ldr	r0, [r7, #12]
 80011d8:	f7fe fffa 	bl	80001d0 <strlen>
 80011dc:	4602      	mov	r2, r0
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	4293      	cmp	r3, r2
 80011e2:	d109      	bne.n	80011f8 <bCommandMatch+0x2e>
 80011e4:	687a      	ldr	r2, [r7, #4]
 80011e6:	68b9      	ldr	r1, [r7, #8]
 80011e8:	68f8      	ldr	r0, [r7, #12]
 80011ea:	f006 fd2d 	bl	8007c48 <strncmp>
 80011ee:	4603      	mov	r3, r0
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d101      	bne.n	80011f8 <bCommandMatch+0x2e>
 80011f4:	2301      	movs	r3, #1
 80011f6:	e000      	b.n	80011fa <bCommandMatch+0x30>
 80011f8:	2300      	movs	r3, #0
 80011fa:	b2db      	uxtb	r3, r3
}
 80011fc:	4618      	mov	r0, r3
 80011fe:	3710      	adds	r7, #16
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}

08001204 <bCommandSplitMatch>:


uint8_t bCommandSplitMatch(const char *command,
		const char *candidateFirst, size_t candidateFirstLength,
		const char *candidateSecond, size_t candidateSecondLength)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b084      	sub	sp, #16
 8001208:	af00      	add	r7, sp, #0
 800120a:	60f8      	str	r0, [r7, #12]
 800120c:	60b9      	str	r1, [r7, #8]
 800120e:	607a      	str	r2, [r7, #4]
 8001210:	603b      	str	r3, [r7, #0]
	return (strlen(command) == candidateFirstLength + candidateSecondLength) &&
 8001212:	68f8      	ldr	r0, [r7, #12]
 8001214:	f7fe ffdc 	bl	80001d0 <strlen>
 8001218:	4601      	mov	r1, r0
 800121a:	687a      	ldr	r2, [r7, #4]
 800121c:	69bb      	ldr	r3, [r7, #24]
 800121e:	4413      	add	r3, r2
			(strncmp(command, candidateFirst, candidateFirstLength) == 0) &&
 8001220:	4299      	cmp	r1, r3
 8001222:	d114      	bne.n	800124e <bCommandSplitMatch+0x4a>
 8001224:	687a      	ldr	r2, [r7, #4]
 8001226:	68b9      	ldr	r1, [r7, #8]
 8001228:	68f8      	ldr	r0, [r7, #12]
 800122a:	f006 fd0d 	bl	8007c48 <strncmp>
 800122e:	4603      	mov	r3, r0
	return (strlen(command) == candidateFirstLength + candidateSecondLength) &&
 8001230:	2b00      	cmp	r3, #0
 8001232:	d10c      	bne.n	800124e <bCommandSplitMatch+0x4a>
			(strncmp(command + candidateFirstLength, candidateSecond, candidateSecondLength) == 0);
 8001234:	68fa      	ldr	r2, [r7, #12]
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	4413      	add	r3, r2
 800123a:	69ba      	ldr	r2, [r7, #24]
 800123c:	6839      	ldr	r1, [r7, #0]
 800123e:	4618      	mov	r0, r3
 8001240:	f006 fd02 	bl	8007c48 <strncmp>
 8001244:	4603      	mov	r3, r0
			(strncmp(command, candidateFirst, candidateFirstLength) == 0) &&
 8001246:	2b00      	cmp	r3, #0
 8001248:	d101      	bne.n	800124e <bCommandSplitMatch+0x4a>
 800124a:	2301      	movs	r3, #1
 800124c:	e000      	b.n	8001250 <bCommandSplitMatch+0x4c>
 800124e:	2300      	movs	r3, #0
 8001250:	b2db      	uxtb	r3, r3
}
 8001252:	4618      	mov	r0, r3
 8001254:	3710      	adds	r7, #16
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}
	...

0800125c <vHandleCandidateCommand>:
/* Debug purposes on serial monitor */
extern UART_HandleTypeDef huart2;


void vHandleCandidateCommand(const char *candidate, size_t candidateLength)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b082      	sub	sp, #8
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
 8001264:	6039      	str	r1, [r7, #0]
	if (bCommandMatch("ON", candidate, candidateLength))
 8001266:	683a      	ldr	r2, [r7, #0]
 8001268:	6879      	ldr	r1, [r7, #4]
 800126a:	4817      	ldr	r0, [pc, #92]	; (80012c8 <vHandleCandidateCommand+0x6c>)
 800126c:	f7ff ffad 	bl	80011ca <bCommandMatch>
 8001270:	4603      	mov	r3, r0
 8001272:	2b00      	cmp	r3, #0
 8001274:	d003      	beq.n	800127e <vHandleCandidateCommand+0x22>
	{
		printf("SET LIGHT\r\n");
 8001276:	4815      	ldr	r0, [pc, #84]	; (80012cc <vHandleCandidateCommand+0x70>)
 8001278:	f006 fcde 	bl	8007c38 <puts>
	{
		//HAL_UART_Transmit(&huart2, "INVLD: ", 7, 1000);
		HAL_UART_Transmit(&huart2, (char *)candidate, candidateLength, 1000);
		//printf("INVLD\r\n");
	}
}
 800127c:	e01f      	b.n	80012be <vHandleCandidateCommand+0x62>
	else if (bCommandMatch("OFF", candidate, candidateLength))
 800127e:	683a      	ldr	r2, [r7, #0]
 8001280:	6879      	ldr	r1, [r7, #4]
 8001282:	4813      	ldr	r0, [pc, #76]	; (80012d0 <vHandleCandidateCommand+0x74>)
 8001284:	f7ff ffa1 	bl	80011ca <bCommandMatch>
 8001288:	4603      	mov	r3, r0
 800128a:	2b00      	cmp	r3, #0
 800128c:	d003      	beq.n	8001296 <vHandleCandidateCommand+0x3a>
		printf("UNSET LIGHT\r\n");
 800128e:	4811      	ldr	r0, [pc, #68]	; (80012d4 <vHandleCandidateCommand+0x78>)
 8001290:	f006 fcd2 	bl	8007c38 <puts>
}
 8001294:	e013      	b.n	80012be <vHandleCandidateCommand+0x62>
	else if (bCommandMatch("OK", candidate, candidateLength))
 8001296:	683a      	ldr	r2, [r7, #0]
 8001298:	6879      	ldr	r1, [r7, #4]
 800129a:	480f      	ldr	r0, [pc, #60]	; (80012d8 <vHandleCandidateCommand+0x7c>)
 800129c:	f7ff ff95 	bl	80011ca <bCommandMatch>
 80012a0:	4603      	mov	r3, r0
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d003      	beq.n	80012ae <vHandleCandidateCommand+0x52>
		printf("OK Received\r\n");
 80012a6:	480d      	ldr	r0, [pc, #52]	; (80012dc <vHandleCandidateCommand+0x80>)
 80012a8:	f006 fcc6 	bl	8007c38 <puts>
}
 80012ac:	e007      	b.n	80012be <vHandleCandidateCommand+0x62>
		HAL_UART_Transmit(&huart2, (char *)candidate, candidateLength, 1000);
 80012ae:	683b      	ldr	r3, [r7, #0]
 80012b0:	b29a      	uxth	r2, r3
 80012b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012b6:	6879      	ldr	r1, [r7, #4]
 80012b8:	4809      	ldr	r0, [pc, #36]	; (80012e0 <vHandleCandidateCommand+0x84>)
 80012ba:	f002 fcb5 	bl	8003c28 <HAL_UART_Transmit>
}
 80012be:	bf00      	nop
 80012c0:	3708      	adds	r7, #8
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	08008b60 	.word	0x08008b60
 80012cc:	08008b64 	.word	0x08008b64
 80012d0:	08008b70 	.word	0x08008b70
 80012d4:	08008b74 	.word	0x08008b74
 80012d8:	08008b84 	.word	0x08008b84
 80012dc:	08008b88 	.word	0x08008b88
 80012e0:	20001b0c 	.word	0x20001b0c

080012e4 <vHandleCandidateCommandSplit>:


void vHandleCandidateCommandSplit(const char *candidateFirst, size_t candidateFirstLength,
		const char *candidateSecond, size_t candidateSecondLength)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b086      	sub	sp, #24
 80012e8:	af02      	add	r7, sp, #8
 80012ea:	60f8      	str	r0, [r7, #12]
 80012ec:	60b9      	str	r1, [r7, #8]
 80012ee:	607a      	str	r2, [r7, #4]
 80012f0:	603b      	str	r3, [r7, #0]
	if (bCommandSplitMatch("ON", candidateFirst, candidateFirstLength, candidateSecond, candidateSecondLength))
 80012f2:	683b      	ldr	r3, [r7, #0]
 80012f4:	9300      	str	r3, [sp, #0]
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	68ba      	ldr	r2, [r7, #8]
 80012fa:	68f9      	ldr	r1, [r7, #12]
 80012fc:	481d      	ldr	r0, [pc, #116]	; (8001374 <vHandleCandidateCommandSplit+0x90>)
 80012fe:	f7ff ff81 	bl	8001204 <bCommandSplitMatch>
 8001302:	4603      	mov	r3, r0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d003      	beq.n	8001310 <vHandleCandidateCommandSplit+0x2c>
	{
		printf("SET LIGHT\r\n");
 8001308:	481b      	ldr	r0, [pc, #108]	; (8001378 <vHandleCandidateCommandSplit+0x94>)
 800130a:	f006 fc95 	bl	8007c38 <puts>
	{
		HAL_UART_Transmit(&huart2, (char *)candidateFirst, candidateFirstLength, 1000);
		HAL_UART_Transmit(&huart2, (char *)candidateSecond, candidateSecondLength, 1000);
		//printf("INVLD\r\n");
	}
}
 800130e:	e02d      	b.n	800136c <vHandleCandidateCommandSplit+0x88>
	else if (bCommandSplitMatch("OFF", candidateFirst, candidateFirstLength, candidateSecond, candidateSecondLength))
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	9300      	str	r3, [sp, #0]
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	68ba      	ldr	r2, [r7, #8]
 8001318:	68f9      	ldr	r1, [r7, #12]
 800131a:	4818      	ldr	r0, [pc, #96]	; (800137c <vHandleCandidateCommandSplit+0x98>)
 800131c:	f7ff ff72 	bl	8001204 <bCommandSplitMatch>
 8001320:	4603      	mov	r3, r0
 8001322:	2b00      	cmp	r3, #0
 8001324:	d003      	beq.n	800132e <vHandleCandidateCommandSplit+0x4a>
		printf("UNSET LIGHT\r\n");
 8001326:	4816      	ldr	r0, [pc, #88]	; (8001380 <vHandleCandidateCommandSplit+0x9c>)
 8001328:	f006 fc86 	bl	8007c38 <puts>
}
 800132c:	e01e      	b.n	800136c <vHandleCandidateCommandSplit+0x88>
	else if (bCommandSplitMatch("OK", candidateFirst, candidateFirstLength, candidateSecond, candidateSecondLength))
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	9300      	str	r3, [sp, #0]
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	68ba      	ldr	r2, [r7, #8]
 8001336:	68f9      	ldr	r1, [r7, #12]
 8001338:	4812      	ldr	r0, [pc, #72]	; (8001384 <vHandleCandidateCommandSplit+0xa0>)
 800133a:	f7ff ff63 	bl	8001204 <bCommandSplitMatch>
 800133e:	4603      	mov	r3, r0
 8001340:	2b00      	cmp	r3, #0
 8001342:	d003      	beq.n	800134c <vHandleCandidateCommandSplit+0x68>
		printf("OK Received\r\n");
 8001344:	4810      	ldr	r0, [pc, #64]	; (8001388 <vHandleCandidateCommandSplit+0xa4>)
 8001346:	f006 fc77 	bl	8007c38 <puts>
}
 800134a:	e00f      	b.n	800136c <vHandleCandidateCommandSplit+0x88>
		HAL_UART_Transmit(&huart2, (char *)candidateFirst, candidateFirstLength, 1000);
 800134c:	68bb      	ldr	r3, [r7, #8]
 800134e:	b29a      	uxth	r2, r3
 8001350:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001354:	68f9      	ldr	r1, [r7, #12]
 8001356:	480d      	ldr	r0, [pc, #52]	; (800138c <vHandleCandidateCommandSplit+0xa8>)
 8001358:	f002 fc66 	bl	8003c28 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, (char *)candidateSecond, candidateSecondLength, 1000);
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	b29a      	uxth	r2, r3
 8001360:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001364:	6879      	ldr	r1, [r7, #4]
 8001366:	4809      	ldr	r0, [pc, #36]	; (800138c <vHandleCandidateCommandSplit+0xa8>)
 8001368:	f002 fc5e 	bl	8003c28 <HAL_UART_Transmit>
}
 800136c:	bf00      	nop
 800136e:	3710      	adds	r7, #16
 8001370:	46bd      	mov	sp, r7
 8001372:	bd80      	pop	{r7, pc}
 8001374:	08008b60 	.word	0x08008b60
 8001378:	08008b64 	.word	0x08008b64
 800137c:	08008b70 	.word	0x08008b70
 8001380:	08008b74 	.word	0x08008b74
 8001384:	08008b84 	.word	0x08008b84
 8001388:	08008b88 	.word	0x08008b88
 800138c:	20001b0c 	.word	0x20001b0c

08001390 <bTransmitCommand>:


uint8_t bTransmitCommand(ThingSpeakHandle_t *pxThingSpeak, const char *command, size_t numElements)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b084      	sub	sp, #16
 8001394:	af00      	add	r7, sp, #0
 8001396:	60f8      	str	r0, [r7, #12]
 8001398:	60b9      	str	r1, [r7, #8]
 800139a:	607a      	str	r2, [r7, #4]
	/* [!] Could also add a wait for a semaphore, and semaphore released from isr on transmit complete callback */
	strncpy((char *)pxThingSpeak->xTXBuffer.puDMABuffer, command, numElements);
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	338b      	adds	r3, #139	; 0x8b
 80013a0:	687a      	ldr	r2, [r7, #4]
 80013a2:	68b9      	ldr	r1, [r7, #8]
 80013a4:	4618      	mov	r0, r3
 80013a6:	f006 fc61 	bl	8007c6c <strncpy>
	if (HAL_UART_Transmit_DMA(pxThingSpeak->huart, (uint8_t *)pxThingSpeak->xTXBuffer.puDMABuffer, numElements) == HAL_OK)
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	6818      	ldr	r0, [r3, #0]
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	338b      	adds	r3, #139	; 0x8b
 80013b2:	687a      	ldr	r2, [r7, #4]
 80013b4:	b292      	uxth	r2, r2
 80013b6:	4619      	mov	r1, r3
 80013b8:	f002 fcca 	bl	8003d50 <HAL_UART_Transmit_DMA>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d101      	bne.n	80013c6 <bTransmitCommand+0x36>
	{
		return 1;
 80013c2:	2301      	movs	r3, #1
 80013c4:	e000      	b.n	80013c8 <bTransmitCommand+0x38>
	}
	else
	{
		return 0;
 80013c6:	2300      	movs	r3, #0
	}
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	3710      	adds	r7, #16
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}

080013d0 <USER_ThingSpeak_IRQHandler>:


void USER_ThingSpeak_IRQHandler(UART_HandleTypeDef *pxHUART)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b082      	sub	sp, #8
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
	if (__HAL_UART_GET_FLAG(pxHUART, UART_FLAG_IDLE) != RESET)
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	69db      	ldr	r3, [r3, #28]
 80013de:	f003 0310 	and.w	r3, r3, #16
 80013e2:	2b10      	cmp	r3, #16
 80013e4:	d106      	bne.n	80013f4 <USER_ThingSpeak_IRQHandler+0x24>
	{
		__HAL_UART_CLEAR_IDLEFLAG(pxHUART);
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	2210      	movs	r2, #16
 80013ec:	621a      	str	r2, [r3, #32]

		USER_UART_IDLECallback(&xThingSpeak);
 80013ee:	4803      	ldr	r0, [pc, #12]	; (80013fc <USER_ThingSpeak_IRQHandler+0x2c>)
 80013f0:	f7ff fdc0 	bl	8000f74 <USER_UART_IDLECallback>
	}
}
 80013f4:	bf00      	nop
 80013f6:	3708      	adds	r7, #8
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	20001bdc 	.word	0x20001bdc

08001400 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *pxHUART)
{
 8001400:	b480      	push	{r7}
 8001402:	b083      	sub	sp, #12
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
	if (pxHUART == xThingSpeak.huart)
 8001408:	4b09      	ldr	r3, [pc, #36]	; (8001430 <HAL_UART_RxCpltCallback+0x30>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	687a      	ldr	r2, [r7, #4]
 800140e:	429a      	cmp	r2, r3
 8001410:	d108      	bne.n	8001424 <HAL_UART_RxCpltCallback+0x24>
	{
		xThingSpeak.xRXBuffer.uRollOver++;
 8001412:	4b07      	ldr	r3, [pc, #28]	; (8001430 <HAL_UART_RxCpltCallback+0x30>)
 8001414:	f893 308a 	ldrb.w	r3, [r3, #138]	; 0x8a
 8001418:	b2db      	uxtb	r3, r3
 800141a:	3301      	adds	r3, #1
 800141c:	b2da      	uxtb	r2, r3
 800141e:	4b04      	ldr	r3, [pc, #16]	; (8001430 <HAL_UART_RxCpltCallback+0x30>)
 8001420:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
	}
}
 8001424:	bf00      	nop
 8001426:	370c      	adds	r7, #12
 8001428:	46bd      	mov	sp, r7
 800142a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142e:	4770      	bx	lr
 8001430:	20001bdc 	.word	0x20001bdc

08001434 <HAL_UART_TxCpltCallback>:


void HAL_UART_TxCpltCallback(UART_HandleTypeDef *pxHUART)
{
 8001434:	b480      	push	{r7}
 8001436:	b083      	sub	sp, #12
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
	__NOP();
 800143c:	bf00      	nop
}
 800143e:	bf00      	nop
 8001440:	370c      	adds	r7, #12
 8001442:	46bd      	mov	sp, r7
 8001444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001448:	4770      	bx	lr
	...

0800144c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800144c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001484 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001450:	f7ff fd18 	bl	8000e84 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001454:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001456:	e003      	b.n	8001460 <LoopCopyDataInit>

08001458 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001458:	4b0b      	ldr	r3, [pc, #44]	; (8001488 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800145a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800145c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800145e:	3104      	adds	r1, #4

08001460 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001460:	480a      	ldr	r0, [pc, #40]	; (800148c <LoopForever+0xa>)
	ldr	r3, =_edata
 8001462:	4b0b      	ldr	r3, [pc, #44]	; (8001490 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001464:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001466:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001468:	d3f6      	bcc.n	8001458 <CopyDataInit>
	ldr	r2, =_sbss
 800146a:	4a0a      	ldr	r2, [pc, #40]	; (8001494 <LoopForever+0x12>)
	b	LoopFillZerobss
 800146c:	e002      	b.n	8001474 <LoopFillZerobss>

0800146e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800146e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001470:	f842 3b04 	str.w	r3, [r2], #4

08001474 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001474:	4b08      	ldr	r3, [pc, #32]	; (8001498 <LoopForever+0x16>)
	cmp	r2, r3
 8001476:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001478:	d3f9      	bcc.n	800146e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800147a:	f006 fb1d 	bl	8007ab8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800147e:	f7ff f88d 	bl	800059c <main>

08001482 <LoopForever>:

LoopForever:
    b LoopForever
 8001482:	e7fe      	b.n	8001482 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001484:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8001488:	08008cc4 	.word	0x08008cc4
	ldr	r0, =_sdata
 800148c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001490:	20000074 	.word	0x20000074
	ldr	r2, =_sbss
 8001494:	20000074 	.word	0x20000074
	ldr	r3, = _ebss
 8001498:	20001d40 	.word	0x20001d40

0800149c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800149c:	e7fe      	b.n	800149c <ADC1_2_IRQHandler>
	...

080014a0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b082      	sub	sp, #8
 80014a4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80014a6:	2300      	movs	r3, #0
 80014a8:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014aa:	4b0c      	ldr	r3, [pc, #48]	; (80014dc <HAL_Init+0x3c>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	4a0b      	ldr	r2, [pc, #44]	; (80014dc <HAL_Init+0x3c>)
 80014b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014b4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014b6:	2003      	movs	r0, #3
 80014b8:	f000 f8df 	bl	800167a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80014bc:	2000      	movs	r0, #0
 80014be:	f7ff fb89 	bl	8000bd4 <HAL_InitTick>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d002      	beq.n	80014ce <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80014c8:	2301      	movs	r3, #1
 80014ca:	71fb      	strb	r3, [r7, #7]
 80014cc:	e001      	b.n	80014d2 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80014ce:	f7ff fa1f 	bl	8000910 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80014d2:	79fb      	ldrb	r3, [r7, #7]
}
 80014d4:	4618      	mov	r0, r3
 80014d6:	3708      	adds	r7, #8
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	40022000 	.word	0x40022000

080014e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014e0:	b480      	push	{r7}
 80014e2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80014e4:	4b06      	ldr	r3, [pc, #24]	; (8001500 <HAL_IncTick+0x20>)
 80014e6:	781b      	ldrb	r3, [r3, #0]
 80014e8:	461a      	mov	r2, r3
 80014ea:	4b06      	ldr	r3, [pc, #24]	; (8001504 <HAL_IncTick+0x24>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	4413      	add	r3, r2
 80014f0:	4a04      	ldr	r2, [pc, #16]	; (8001504 <HAL_IncTick+0x24>)
 80014f2:	6013      	str	r3, [r2, #0]
}
 80014f4:	bf00      	nop
 80014f6:	46bd      	mov	sp, r7
 80014f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fc:	4770      	bx	lr
 80014fe:	bf00      	nop
 8001500:	20000008 	.word	0x20000008
 8001504:	20001cec 	.word	0x20001cec

08001508 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001508:	b480      	push	{r7}
 800150a:	af00      	add	r7, sp, #0
  return uwTick;
 800150c:	4b03      	ldr	r3, [pc, #12]	; (800151c <HAL_GetTick+0x14>)
 800150e:	681b      	ldr	r3, [r3, #0]
}
 8001510:	4618      	mov	r0, r3
 8001512:	46bd      	mov	sp, r7
 8001514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001518:	4770      	bx	lr
 800151a:	bf00      	nop
 800151c:	20001cec 	.word	0x20001cec

08001520 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001520:	b480      	push	{r7}
 8001522:	b085      	sub	sp, #20
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	f003 0307 	and.w	r3, r3, #7
 800152e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001530:	4b0c      	ldr	r3, [pc, #48]	; (8001564 <__NVIC_SetPriorityGrouping+0x44>)
 8001532:	68db      	ldr	r3, [r3, #12]
 8001534:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001536:	68ba      	ldr	r2, [r7, #8]
 8001538:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800153c:	4013      	ands	r3, r2
 800153e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001544:	68bb      	ldr	r3, [r7, #8]
 8001546:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001548:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800154c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001550:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001552:	4a04      	ldr	r2, [pc, #16]	; (8001564 <__NVIC_SetPriorityGrouping+0x44>)
 8001554:	68bb      	ldr	r3, [r7, #8]
 8001556:	60d3      	str	r3, [r2, #12]
}
 8001558:	bf00      	nop
 800155a:	3714      	adds	r7, #20
 800155c:	46bd      	mov	sp, r7
 800155e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001562:	4770      	bx	lr
 8001564:	e000ed00 	.word	0xe000ed00

08001568 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001568:	b480      	push	{r7}
 800156a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800156c:	4b04      	ldr	r3, [pc, #16]	; (8001580 <__NVIC_GetPriorityGrouping+0x18>)
 800156e:	68db      	ldr	r3, [r3, #12]
 8001570:	0a1b      	lsrs	r3, r3, #8
 8001572:	f003 0307 	and.w	r3, r3, #7
}
 8001576:	4618      	mov	r0, r3
 8001578:	46bd      	mov	sp, r7
 800157a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157e:	4770      	bx	lr
 8001580:	e000ed00 	.word	0xe000ed00

08001584 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001584:	b480      	push	{r7}
 8001586:	b083      	sub	sp, #12
 8001588:	af00      	add	r7, sp, #0
 800158a:	4603      	mov	r3, r0
 800158c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800158e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001592:	2b00      	cmp	r3, #0
 8001594:	db0b      	blt.n	80015ae <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001596:	79fb      	ldrb	r3, [r7, #7]
 8001598:	f003 021f 	and.w	r2, r3, #31
 800159c:	4907      	ldr	r1, [pc, #28]	; (80015bc <__NVIC_EnableIRQ+0x38>)
 800159e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015a2:	095b      	lsrs	r3, r3, #5
 80015a4:	2001      	movs	r0, #1
 80015a6:	fa00 f202 	lsl.w	r2, r0, r2
 80015aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80015ae:	bf00      	nop
 80015b0:	370c      	adds	r7, #12
 80015b2:	46bd      	mov	sp, r7
 80015b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b8:	4770      	bx	lr
 80015ba:	bf00      	nop
 80015bc:	e000e100 	.word	0xe000e100

080015c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015c0:	b480      	push	{r7}
 80015c2:	b083      	sub	sp, #12
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	4603      	mov	r3, r0
 80015c8:	6039      	str	r1, [r7, #0]
 80015ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	db0a      	blt.n	80015ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015d4:	683b      	ldr	r3, [r7, #0]
 80015d6:	b2da      	uxtb	r2, r3
 80015d8:	490c      	ldr	r1, [pc, #48]	; (800160c <__NVIC_SetPriority+0x4c>)
 80015da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015de:	0112      	lsls	r2, r2, #4
 80015e0:	b2d2      	uxtb	r2, r2
 80015e2:	440b      	add	r3, r1
 80015e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015e8:	e00a      	b.n	8001600 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015ea:	683b      	ldr	r3, [r7, #0]
 80015ec:	b2da      	uxtb	r2, r3
 80015ee:	4908      	ldr	r1, [pc, #32]	; (8001610 <__NVIC_SetPriority+0x50>)
 80015f0:	79fb      	ldrb	r3, [r7, #7]
 80015f2:	f003 030f 	and.w	r3, r3, #15
 80015f6:	3b04      	subs	r3, #4
 80015f8:	0112      	lsls	r2, r2, #4
 80015fa:	b2d2      	uxtb	r2, r2
 80015fc:	440b      	add	r3, r1
 80015fe:	761a      	strb	r2, [r3, #24]
}
 8001600:	bf00      	nop
 8001602:	370c      	adds	r7, #12
 8001604:	46bd      	mov	sp, r7
 8001606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160a:	4770      	bx	lr
 800160c:	e000e100 	.word	0xe000e100
 8001610:	e000ed00 	.word	0xe000ed00

08001614 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001614:	b480      	push	{r7}
 8001616:	b089      	sub	sp, #36	; 0x24
 8001618:	af00      	add	r7, sp, #0
 800161a:	60f8      	str	r0, [r7, #12]
 800161c:	60b9      	str	r1, [r7, #8]
 800161e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	f003 0307 	and.w	r3, r3, #7
 8001626:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001628:	69fb      	ldr	r3, [r7, #28]
 800162a:	f1c3 0307 	rsb	r3, r3, #7
 800162e:	2b04      	cmp	r3, #4
 8001630:	bf28      	it	cs
 8001632:	2304      	movcs	r3, #4
 8001634:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001636:	69fb      	ldr	r3, [r7, #28]
 8001638:	3304      	adds	r3, #4
 800163a:	2b06      	cmp	r3, #6
 800163c:	d902      	bls.n	8001644 <NVIC_EncodePriority+0x30>
 800163e:	69fb      	ldr	r3, [r7, #28]
 8001640:	3b03      	subs	r3, #3
 8001642:	e000      	b.n	8001646 <NVIC_EncodePriority+0x32>
 8001644:	2300      	movs	r3, #0
 8001646:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001648:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800164c:	69bb      	ldr	r3, [r7, #24]
 800164e:	fa02 f303 	lsl.w	r3, r2, r3
 8001652:	43da      	mvns	r2, r3
 8001654:	68bb      	ldr	r3, [r7, #8]
 8001656:	401a      	ands	r2, r3
 8001658:	697b      	ldr	r3, [r7, #20]
 800165a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800165c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001660:	697b      	ldr	r3, [r7, #20]
 8001662:	fa01 f303 	lsl.w	r3, r1, r3
 8001666:	43d9      	mvns	r1, r3
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800166c:	4313      	orrs	r3, r2
         );
}
 800166e:	4618      	mov	r0, r3
 8001670:	3724      	adds	r7, #36	; 0x24
 8001672:	46bd      	mov	sp, r7
 8001674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001678:	4770      	bx	lr

0800167a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800167a:	b580      	push	{r7, lr}
 800167c:	b082      	sub	sp, #8
 800167e:	af00      	add	r7, sp, #0
 8001680:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001682:	6878      	ldr	r0, [r7, #4]
 8001684:	f7ff ff4c 	bl	8001520 <__NVIC_SetPriorityGrouping>
}
 8001688:	bf00      	nop
 800168a:	3708      	adds	r7, #8
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}

08001690 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b086      	sub	sp, #24
 8001694:	af00      	add	r7, sp, #0
 8001696:	4603      	mov	r3, r0
 8001698:	60b9      	str	r1, [r7, #8]
 800169a:	607a      	str	r2, [r7, #4]
 800169c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800169e:	2300      	movs	r3, #0
 80016a0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80016a2:	f7ff ff61 	bl	8001568 <__NVIC_GetPriorityGrouping>
 80016a6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016a8:	687a      	ldr	r2, [r7, #4]
 80016aa:	68b9      	ldr	r1, [r7, #8]
 80016ac:	6978      	ldr	r0, [r7, #20]
 80016ae:	f7ff ffb1 	bl	8001614 <NVIC_EncodePriority>
 80016b2:	4602      	mov	r2, r0
 80016b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016b8:	4611      	mov	r1, r2
 80016ba:	4618      	mov	r0, r3
 80016bc:	f7ff ff80 	bl	80015c0 <__NVIC_SetPriority>
}
 80016c0:	bf00      	nop
 80016c2:	3718      	adds	r7, #24
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bd80      	pop	{r7, pc}

080016c8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b082      	sub	sp, #8
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	4603      	mov	r3, r0
 80016d0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80016d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016d6:	4618      	mov	r0, r3
 80016d8:	f7ff ff54 	bl	8001584 <__NVIC_EnableIRQ>
}
 80016dc:	bf00      	nop
 80016de:	3708      	adds	r7, #8
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}

080016e4 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80016e4:	b480      	push	{r7}
 80016e6:	b085      	sub	sp, #20
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d101      	bne.n	80016f6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80016f2:	2301      	movs	r3, #1
 80016f4:	e098      	b.n	8001828 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	461a      	mov	r2, r3
 80016fc:	4b4d      	ldr	r3, [pc, #308]	; (8001834 <HAL_DMA_Init+0x150>)
 80016fe:	429a      	cmp	r2, r3
 8001700:	d80f      	bhi.n	8001722 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	461a      	mov	r2, r3
 8001708:	4b4b      	ldr	r3, [pc, #300]	; (8001838 <HAL_DMA_Init+0x154>)
 800170a:	4413      	add	r3, r2
 800170c:	4a4b      	ldr	r2, [pc, #300]	; (800183c <HAL_DMA_Init+0x158>)
 800170e:	fba2 2303 	umull	r2, r3, r2, r3
 8001712:	091b      	lsrs	r3, r3, #4
 8001714:	009a      	lsls	r2, r3, #2
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	4a48      	ldr	r2, [pc, #288]	; (8001840 <HAL_DMA_Init+0x15c>)
 800171e:	641a      	str	r2, [r3, #64]	; 0x40
 8001720:	e00e      	b.n	8001740 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	461a      	mov	r2, r3
 8001728:	4b46      	ldr	r3, [pc, #280]	; (8001844 <HAL_DMA_Init+0x160>)
 800172a:	4413      	add	r3, r2
 800172c:	4a43      	ldr	r2, [pc, #268]	; (800183c <HAL_DMA_Init+0x158>)
 800172e:	fba2 2303 	umull	r2, r3, r2, r3
 8001732:	091b      	lsrs	r3, r3, #4
 8001734:	009a      	lsls	r2, r3, #2
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	4a42      	ldr	r2, [pc, #264]	; (8001848 <HAL_DMA_Init+0x164>)
 800173e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	2202      	movs	r2, #2
 8001744:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8001756:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800175a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001764:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	691b      	ldr	r3, [r3, #16]
 800176a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001770:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	699b      	ldr	r3, [r3, #24]
 8001776:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800177c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	6a1b      	ldr	r3, [r3, #32]
 8001782:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001784:	68fa      	ldr	r2, [r7, #12]
 8001786:	4313      	orrs	r3, r2
 8001788:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	68fa      	ldr	r2, [r7, #12]
 8001790:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	689b      	ldr	r3, [r3, #8]
 8001796:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800179a:	d039      	beq.n	8001810 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017a0:	4a27      	ldr	r2, [pc, #156]	; (8001840 <HAL_DMA_Init+0x15c>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d11a      	bne.n	80017dc <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80017a6:	4b29      	ldr	r3, [pc, #164]	; (800184c <HAL_DMA_Init+0x168>)
 80017a8:	681a      	ldr	r2, [r3, #0]
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017ae:	f003 031c 	and.w	r3, r3, #28
 80017b2:	210f      	movs	r1, #15
 80017b4:	fa01 f303 	lsl.w	r3, r1, r3
 80017b8:	43db      	mvns	r3, r3
 80017ba:	4924      	ldr	r1, [pc, #144]	; (800184c <HAL_DMA_Init+0x168>)
 80017bc:	4013      	ands	r3, r2
 80017be:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80017c0:	4b22      	ldr	r3, [pc, #136]	; (800184c <HAL_DMA_Init+0x168>)
 80017c2:	681a      	ldr	r2, [r3, #0]
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	6859      	ldr	r1, [r3, #4]
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017cc:	f003 031c 	and.w	r3, r3, #28
 80017d0:	fa01 f303 	lsl.w	r3, r1, r3
 80017d4:	491d      	ldr	r1, [pc, #116]	; (800184c <HAL_DMA_Init+0x168>)
 80017d6:	4313      	orrs	r3, r2
 80017d8:	600b      	str	r3, [r1, #0]
 80017da:	e019      	b.n	8001810 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80017dc:	4b1c      	ldr	r3, [pc, #112]	; (8001850 <HAL_DMA_Init+0x16c>)
 80017de:	681a      	ldr	r2, [r3, #0]
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017e4:	f003 031c 	and.w	r3, r3, #28
 80017e8:	210f      	movs	r1, #15
 80017ea:	fa01 f303 	lsl.w	r3, r1, r3
 80017ee:	43db      	mvns	r3, r3
 80017f0:	4917      	ldr	r1, [pc, #92]	; (8001850 <HAL_DMA_Init+0x16c>)
 80017f2:	4013      	ands	r3, r2
 80017f4:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80017f6:	4b16      	ldr	r3, [pc, #88]	; (8001850 <HAL_DMA_Init+0x16c>)
 80017f8:	681a      	ldr	r2, [r3, #0]
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	6859      	ldr	r1, [r3, #4]
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001802:	f003 031c 	and.w	r3, r3, #28
 8001806:	fa01 f303 	lsl.w	r3, r1, r3
 800180a:	4911      	ldr	r1, [pc, #68]	; (8001850 <HAL_DMA_Init+0x16c>)
 800180c:	4313      	orrs	r3, r2
 800180e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	2200      	movs	r2, #0
 8001814:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	2201      	movs	r2, #1
 800181a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	2200      	movs	r2, #0
 8001822:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8001826:	2300      	movs	r3, #0
}
 8001828:	4618      	mov	r0, r3
 800182a:	3714      	adds	r7, #20
 800182c:	46bd      	mov	sp, r7
 800182e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001832:	4770      	bx	lr
 8001834:	40020407 	.word	0x40020407
 8001838:	bffdfff8 	.word	0xbffdfff8
 800183c:	cccccccd 	.word	0xcccccccd
 8001840:	40020000 	.word	0x40020000
 8001844:	bffdfbf8 	.word	0xbffdfbf8
 8001848:	40020400 	.word	0x40020400
 800184c:	400200a8 	.word	0x400200a8
 8001850:	400204a8 	.word	0x400204a8

08001854 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b086      	sub	sp, #24
 8001858:	af00      	add	r7, sp, #0
 800185a:	60f8      	str	r0, [r7, #12]
 800185c:	60b9      	str	r1, [r7, #8]
 800185e:	607a      	str	r2, [r7, #4]
 8001860:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001862:	2300      	movs	r3, #0
 8001864:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800186c:	2b01      	cmp	r3, #1
 800186e:	d101      	bne.n	8001874 <HAL_DMA_Start_IT+0x20>
 8001870:	2302      	movs	r3, #2
 8001872:	e04b      	b.n	800190c <HAL_DMA_Start_IT+0xb8>
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	2201      	movs	r2, #1
 8001878:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001882:	b2db      	uxtb	r3, r3
 8001884:	2b01      	cmp	r3, #1
 8001886:	d13a      	bne.n	80018fe <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	2202      	movs	r2, #2
 800188c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	2200      	movs	r2, #0
 8001894:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	681a      	ldr	r2, [r3, #0]
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f022 0201 	bic.w	r2, r2, #1
 80018a4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	687a      	ldr	r2, [r7, #4]
 80018aa:	68b9      	ldr	r1, [r7, #8]
 80018ac:	68f8      	ldr	r0, [r7, #12]
 80018ae:	f000 f96b 	bl	8001b88 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d008      	beq.n	80018cc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	681a      	ldr	r2, [r3, #0]
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f042 020e 	orr.w	r2, r2, #14
 80018c8:	601a      	str	r2, [r3, #0]
 80018ca:	e00f      	b.n	80018ec <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	681a      	ldr	r2, [r3, #0]
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f022 0204 	bic.w	r2, r2, #4
 80018da:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	681a      	ldr	r2, [r3, #0]
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f042 020a 	orr.w	r2, r2, #10
 80018ea:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	681a      	ldr	r2, [r3, #0]
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	f042 0201 	orr.w	r2, r2, #1
 80018fa:	601a      	str	r2, [r3, #0]
 80018fc:	e005      	b.n	800190a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	2200      	movs	r2, #0
 8001902:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001906:	2302      	movs	r3, #2
 8001908:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800190a:	7dfb      	ldrb	r3, [r7, #23]
}
 800190c:	4618      	mov	r0, r3
 800190e:	3718      	adds	r7, #24
 8001910:	46bd      	mov	sp, r7
 8001912:	bd80      	pop	{r7, pc}

08001914 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001914:	b480      	push	{r7}
 8001916:	b085      	sub	sp, #20
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800191c:	2300      	movs	r3, #0
 800191e:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001926:	b2db      	uxtb	r3, r3
 8001928:	2b02      	cmp	r3, #2
 800192a:	d008      	beq.n	800193e <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	2204      	movs	r2, #4
 8001930:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	2200      	movs	r2, #0
 8001936:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800193a:	2301      	movs	r3, #1
 800193c:	e022      	b.n	8001984 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	681a      	ldr	r2, [r3, #0]
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f022 020e 	bic.w	r2, r2, #14
 800194c:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	681a      	ldr	r2, [r3, #0]
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	f022 0201 	bic.w	r2, r2, #1
 800195c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001962:	f003 021c 	and.w	r2, r3, #28
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800196a:	2101      	movs	r1, #1
 800196c:	fa01 f202 	lsl.w	r2, r1, r2
 8001970:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	2201      	movs	r2, #1
 8001976:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	2200      	movs	r2, #0
 800197e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8001982:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001984:	4618      	mov	r0, r3
 8001986:	3714      	adds	r7, #20
 8001988:	46bd      	mov	sp, r7
 800198a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198e:	4770      	bx	lr

08001990 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b084      	sub	sp, #16
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001998:	2300      	movs	r3, #0
 800199a:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80019a2:	b2db      	uxtb	r3, r3
 80019a4:	2b02      	cmp	r3, #2
 80019a6:	d005      	beq.n	80019b4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	2204      	movs	r2, #4
 80019ac:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80019ae:	2301      	movs	r3, #1
 80019b0:	73fb      	strb	r3, [r7, #15]
 80019b2:	e029      	b.n	8001a08 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	681a      	ldr	r2, [r3, #0]
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f022 020e 	bic.w	r2, r2, #14
 80019c2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	681a      	ldr	r2, [r3, #0]
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f022 0201 	bic.w	r2, r2, #1
 80019d2:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019d8:	f003 021c 	and.w	r2, r3, #28
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019e0:	2101      	movs	r1, #1
 80019e2:	fa01 f202 	lsl.w	r2, r1, r2
 80019e6:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	2201      	movs	r2, #1
 80019ec:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	2200      	movs	r2, #0
 80019f4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d003      	beq.n	8001a08 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a04:	6878      	ldr	r0, [r7, #4]
 8001a06:	4798      	blx	r3
    }
  }
  return status;
 8001a08:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	3710      	adds	r7, #16
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}

08001a12 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001a12:	b580      	push	{r7, lr}
 8001a14:	b084      	sub	sp, #16
 8001a16:	af00      	add	r7, sp, #0
 8001a18:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a2e:	f003 031c 	and.w	r3, r3, #28
 8001a32:	2204      	movs	r2, #4
 8001a34:	409a      	lsls	r2, r3
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	4013      	ands	r3, r2
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d026      	beq.n	8001a8c <HAL_DMA_IRQHandler+0x7a>
 8001a3e:	68bb      	ldr	r3, [r7, #8]
 8001a40:	f003 0304 	and.w	r3, r3, #4
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d021      	beq.n	8001a8c <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f003 0320 	and.w	r3, r3, #32
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d107      	bne.n	8001a66 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	681a      	ldr	r2, [r3, #0]
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f022 0204 	bic.w	r2, r2, #4
 8001a64:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a6a:	f003 021c 	and.w	r2, r3, #28
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a72:	2104      	movs	r1, #4
 8001a74:	fa01 f202 	lsl.w	r2, r1, r2
 8001a78:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d071      	beq.n	8001b66 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a86:	6878      	ldr	r0, [r7, #4]
 8001a88:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8001a8a:	e06c      	b.n	8001b66 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a90:	f003 031c 	and.w	r3, r3, #28
 8001a94:	2202      	movs	r2, #2
 8001a96:	409a      	lsls	r2, r3
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	4013      	ands	r3, r2
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d02e      	beq.n	8001afe <HAL_DMA_IRQHandler+0xec>
 8001aa0:	68bb      	ldr	r3, [r7, #8]
 8001aa2:	f003 0302 	and.w	r3, r3, #2
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d029      	beq.n	8001afe <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f003 0320 	and.w	r3, r3, #32
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d10b      	bne.n	8001ad0 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	681a      	ldr	r2, [r3, #0]
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f022 020a 	bic.w	r2, r2, #10
 8001ac6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	2201      	movs	r2, #1
 8001acc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ad4:	f003 021c 	and.w	r2, r3, #28
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001adc:	2102      	movs	r1, #2
 8001ade:	fa01 f202 	lsl.w	r2, r1, r2
 8001ae2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d038      	beq.n	8001b66 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001af8:	6878      	ldr	r0, [r7, #4]
 8001afa:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001afc:	e033      	b.n	8001b66 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b02:	f003 031c 	and.w	r3, r3, #28
 8001b06:	2208      	movs	r2, #8
 8001b08:	409a      	lsls	r2, r3
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	4013      	ands	r3, r2
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d02a      	beq.n	8001b68 <HAL_DMA_IRQHandler+0x156>
 8001b12:	68bb      	ldr	r3, [r7, #8]
 8001b14:	f003 0308 	and.w	r3, r3, #8
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d025      	beq.n	8001b68 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	681a      	ldr	r2, [r3, #0]
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f022 020e 	bic.w	r2, r2, #14
 8001b2a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b30:	f003 021c 	and.w	r2, r3, #28
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b38:	2101      	movs	r1, #1
 8001b3a:	fa01 f202 	lsl.w	r2, r1, r2
 8001b3e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	2201      	movs	r2, #1
 8001b44:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	2201      	movs	r2, #1
 8001b4a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	2200      	movs	r2, #0
 8001b52:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d004      	beq.n	8001b68 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b62:	6878      	ldr	r0, [r7, #4]
 8001b64:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001b66:	bf00      	nop
 8001b68:	bf00      	nop
}
 8001b6a:	3710      	adds	r7, #16
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}

08001b70 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8001b70:	b480      	push	{r7}
 8001b72:	b083      	sub	sp, #12
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
}
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	370c      	adds	r7, #12
 8001b80:	46bd      	mov	sp, r7
 8001b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b86:	4770      	bx	lr

08001b88 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	b085      	sub	sp, #20
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	60f8      	str	r0, [r7, #12]
 8001b90:	60b9      	str	r1, [r7, #8]
 8001b92:	607a      	str	r2, [r7, #4]
 8001b94:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b9a:	f003 021c 	and.w	r2, r3, #28
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ba2:	2101      	movs	r1, #1
 8001ba4:	fa01 f202 	lsl.w	r2, r1, r2
 8001ba8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	683a      	ldr	r2, [r7, #0]
 8001bb0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	689b      	ldr	r3, [r3, #8]
 8001bb6:	2b10      	cmp	r3, #16
 8001bb8:	d108      	bne.n	8001bcc <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	687a      	ldr	r2, [r7, #4]
 8001bc0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	68ba      	ldr	r2, [r7, #8]
 8001bc8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001bca:	e007      	b.n	8001bdc <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	68ba      	ldr	r2, [r7, #8]
 8001bd2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	687a      	ldr	r2, [r7, #4]
 8001bda:	60da      	str	r2, [r3, #12]
}
 8001bdc:	bf00      	nop
 8001bde:	3714      	adds	r7, #20
 8001be0:	46bd      	mov	sp, r7
 8001be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be6:	4770      	bx	lr

08001be8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001be8:	b480      	push	{r7}
 8001bea:	b087      	sub	sp, #28
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
 8001bf0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bf6:	e17f      	b.n	8001ef8 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	681a      	ldr	r2, [r3, #0]
 8001bfc:	2101      	movs	r1, #1
 8001bfe:	697b      	ldr	r3, [r7, #20]
 8001c00:	fa01 f303 	lsl.w	r3, r1, r3
 8001c04:	4013      	ands	r3, r2
 8001c06:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	f000 8171 	beq.w	8001ef2 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	685b      	ldr	r3, [r3, #4]
 8001c14:	2b01      	cmp	r3, #1
 8001c16:	d00b      	beq.n	8001c30 <HAL_GPIO_Init+0x48>
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	2b02      	cmp	r3, #2
 8001c1e:	d007      	beq.n	8001c30 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001c20:	683b      	ldr	r3, [r7, #0]
 8001c22:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001c24:	2b11      	cmp	r3, #17
 8001c26:	d003      	beq.n	8001c30 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	685b      	ldr	r3, [r3, #4]
 8001c2c:	2b12      	cmp	r3, #18
 8001c2e:	d130      	bne.n	8001c92 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	689b      	ldr	r3, [r3, #8]
 8001c34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001c36:	697b      	ldr	r3, [r7, #20]
 8001c38:	005b      	lsls	r3, r3, #1
 8001c3a:	2203      	movs	r2, #3
 8001c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c40:	43db      	mvns	r3, r3
 8001c42:	693a      	ldr	r2, [r7, #16]
 8001c44:	4013      	ands	r3, r2
 8001c46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	68da      	ldr	r2, [r3, #12]
 8001c4c:	697b      	ldr	r3, [r7, #20]
 8001c4e:	005b      	lsls	r3, r3, #1
 8001c50:	fa02 f303 	lsl.w	r3, r2, r3
 8001c54:	693a      	ldr	r2, [r7, #16]
 8001c56:	4313      	orrs	r3, r2
 8001c58:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	693a      	ldr	r2, [r7, #16]
 8001c5e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	685b      	ldr	r3, [r3, #4]
 8001c64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001c66:	2201      	movs	r2, #1
 8001c68:	697b      	ldr	r3, [r7, #20]
 8001c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c6e:	43db      	mvns	r3, r3
 8001c70:	693a      	ldr	r2, [r7, #16]
 8001c72:	4013      	ands	r3, r2
 8001c74:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	091b      	lsrs	r3, r3, #4
 8001c7c:	f003 0201 	and.w	r2, r3, #1
 8001c80:	697b      	ldr	r3, [r7, #20]
 8001c82:	fa02 f303 	lsl.w	r3, r2, r3
 8001c86:	693a      	ldr	r2, [r7, #16]
 8001c88:	4313      	orrs	r3, r2
 8001c8a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	693a      	ldr	r2, [r7, #16]
 8001c90:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	685b      	ldr	r3, [r3, #4]
 8001c96:	f003 0303 	and.w	r3, r3, #3
 8001c9a:	2b03      	cmp	r3, #3
 8001c9c:	d118      	bne.n	8001cd0 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ca2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001ca4:	2201      	movs	r2, #1
 8001ca6:	697b      	ldr	r3, [r7, #20]
 8001ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cac:	43db      	mvns	r3, r3
 8001cae:	693a      	ldr	r2, [r7, #16]
 8001cb0:	4013      	ands	r3, r2
 8001cb2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	08db      	lsrs	r3, r3, #3
 8001cba:	f003 0201 	and.w	r2, r3, #1
 8001cbe:	697b      	ldr	r3, [r7, #20]
 8001cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc4:	693a      	ldr	r2, [r7, #16]
 8001cc6:	4313      	orrs	r3, r2
 8001cc8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	693a      	ldr	r2, [r7, #16]
 8001cce:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	68db      	ldr	r3, [r3, #12]
 8001cd4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001cd6:	697b      	ldr	r3, [r7, #20]
 8001cd8:	005b      	lsls	r3, r3, #1
 8001cda:	2203      	movs	r2, #3
 8001cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce0:	43db      	mvns	r3, r3
 8001ce2:	693a      	ldr	r2, [r7, #16]
 8001ce4:	4013      	ands	r3, r2
 8001ce6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	689a      	ldr	r2, [r3, #8]
 8001cec:	697b      	ldr	r3, [r7, #20]
 8001cee:	005b      	lsls	r3, r3, #1
 8001cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf4:	693a      	ldr	r2, [r7, #16]
 8001cf6:	4313      	orrs	r3, r2
 8001cf8:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	693a      	ldr	r2, [r7, #16]
 8001cfe:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	2b02      	cmp	r3, #2
 8001d06:	d003      	beq.n	8001d10 <HAL_GPIO_Init+0x128>
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	2b12      	cmp	r3, #18
 8001d0e:	d123      	bne.n	8001d58 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001d10:	697b      	ldr	r3, [r7, #20]
 8001d12:	08da      	lsrs	r2, r3, #3
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	3208      	adds	r2, #8
 8001d18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d1c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001d1e:	697b      	ldr	r3, [r7, #20]
 8001d20:	f003 0307 	and.w	r3, r3, #7
 8001d24:	009b      	lsls	r3, r3, #2
 8001d26:	220f      	movs	r2, #15
 8001d28:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2c:	43db      	mvns	r3, r3
 8001d2e:	693a      	ldr	r2, [r7, #16]
 8001d30:	4013      	ands	r3, r2
 8001d32:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	691a      	ldr	r2, [r3, #16]
 8001d38:	697b      	ldr	r3, [r7, #20]
 8001d3a:	f003 0307 	and.w	r3, r3, #7
 8001d3e:	009b      	lsls	r3, r3, #2
 8001d40:	fa02 f303 	lsl.w	r3, r2, r3
 8001d44:	693a      	ldr	r2, [r7, #16]
 8001d46:	4313      	orrs	r3, r2
 8001d48:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001d4a:	697b      	ldr	r3, [r7, #20]
 8001d4c:	08da      	lsrs	r2, r3, #3
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	3208      	adds	r2, #8
 8001d52:	6939      	ldr	r1, [r7, #16]
 8001d54:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001d5e:	697b      	ldr	r3, [r7, #20]
 8001d60:	005b      	lsls	r3, r3, #1
 8001d62:	2203      	movs	r2, #3
 8001d64:	fa02 f303 	lsl.w	r3, r2, r3
 8001d68:	43db      	mvns	r3, r3
 8001d6a:	693a      	ldr	r2, [r7, #16]
 8001d6c:	4013      	ands	r3, r2
 8001d6e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	f003 0203 	and.w	r2, r3, #3
 8001d78:	697b      	ldr	r3, [r7, #20]
 8001d7a:	005b      	lsls	r3, r3, #1
 8001d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d80:	693a      	ldr	r2, [r7, #16]
 8001d82:	4313      	orrs	r3, r2
 8001d84:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	693a      	ldr	r2, [r7, #16]
 8001d8a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	685b      	ldr	r3, [r3, #4]
 8001d90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	f000 80ac 	beq.w	8001ef2 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d9a:	4b5f      	ldr	r3, [pc, #380]	; (8001f18 <HAL_GPIO_Init+0x330>)
 8001d9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d9e:	4a5e      	ldr	r2, [pc, #376]	; (8001f18 <HAL_GPIO_Init+0x330>)
 8001da0:	f043 0301 	orr.w	r3, r3, #1
 8001da4:	6613      	str	r3, [r2, #96]	; 0x60
 8001da6:	4b5c      	ldr	r3, [pc, #368]	; (8001f18 <HAL_GPIO_Init+0x330>)
 8001da8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001daa:	f003 0301 	and.w	r3, r3, #1
 8001dae:	60bb      	str	r3, [r7, #8]
 8001db0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001db2:	4a5a      	ldr	r2, [pc, #360]	; (8001f1c <HAL_GPIO_Init+0x334>)
 8001db4:	697b      	ldr	r3, [r7, #20]
 8001db6:	089b      	lsrs	r3, r3, #2
 8001db8:	3302      	adds	r3, #2
 8001dba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001dbe:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001dc0:	697b      	ldr	r3, [r7, #20]
 8001dc2:	f003 0303 	and.w	r3, r3, #3
 8001dc6:	009b      	lsls	r3, r3, #2
 8001dc8:	220f      	movs	r2, #15
 8001dca:	fa02 f303 	lsl.w	r3, r2, r3
 8001dce:	43db      	mvns	r3, r3
 8001dd0:	693a      	ldr	r2, [r7, #16]
 8001dd2:	4013      	ands	r3, r2
 8001dd4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001ddc:	d025      	beq.n	8001e2a <HAL_GPIO_Init+0x242>
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	4a4f      	ldr	r2, [pc, #316]	; (8001f20 <HAL_GPIO_Init+0x338>)
 8001de2:	4293      	cmp	r3, r2
 8001de4:	d01f      	beq.n	8001e26 <HAL_GPIO_Init+0x23e>
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	4a4e      	ldr	r2, [pc, #312]	; (8001f24 <HAL_GPIO_Init+0x33c>)
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d019      	beq.n	8001e22 <HAL_GPIO_Init+0x23a>
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	4a4d      	ldr	r2, [pc, #308]	; (8001f28 <HAL_GPIO_Init+0x340>)
 8001df2:	4293      	cmp	r3, r2
 8001df4:	d013      	beq.n	8001e1e <HAL_GPIO_Init+0x236>
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	4a4c      	ldr	r2, [pc, #304]	; (8001f2c <HAL_GPIO_Init+0x344>)
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d00d      	beq.n	8001e1a <HAL_GPIO_Init+0x232>
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	4a4b      	ldr	r2, [pc, #300]	; (8001f30 <HAL_GPIO_Init+0x348>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d007      	beq.n	8001e16 <HAL_GPIO_Init+0x22e>
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	4a4a      	ldr	r2, [pc, #296]	; (8001f34 <HAL_GPIO_Init+0x34c>)
 8001e0a:	4293      	cmp	r3, r2
 8001e0c:	d101      	bne.n	8001e12 <HAL_GPIO_Init+0x22a>
 8001e0e:	2306      	movs	r3, #6
 8001e10:	e00c      	b.n	8001e2c <HAL_GPIO_Init+0x244>
 8001e12:	2307      	movs	r3, #7
 8001e14:	e00a      	b.n	8001e2c <HAL_GPIO_Init+0x244>
 8001e16:	2305      	movs	r3, #5
 8001e18:	e008      	b.n	8001e2c <HAL_GPIO_Init+0x244>
 8001e1a:	2304      	movs	r3, #4
 8001e1c:	e006      	b.n	8001e2c <HAL_GPIO_Init+0x244>
 8001e1e:	2303      	movs	r3, #3
 8001e20:	e004      	b.n	8001e2c <HAL_GPIO_Init+0x244>
 8001e22:	2302      	movs	r3, #2
 8001e24:	e002      	b.n	8001e2c <HAL_GPIO_Init+0x244>
 8001e26:	2301      	movs	r3, #1
 8001e28:	e000      	b.n	8001e2c <HAL_GPIO_Init+0x244>
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	697a      	ldr	r2, [r7, #20]
 8001e2e:	f002 0203 	and.w	r2, r2, #3
 8001e32:	0092      	lsls	r2, r2, #2
 8001e34:	4093      	lsls	r3, r2
 8001e36:	693a      	ldr	r2, [r7, #16]
 8001e38:	4313      	orrs	r3, r2
 8001e3a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001e3c:	4937      	ldr	r1, [pc, #220]	; (8001f1c <HAL_GPIO_Init+0x334>)
 8001e3e:	697b      	ldr	r3, [r7, #20]
 8001e40:	089b      	lsrs	r3, r3, #2
 8001e42:	3302      	adds	r3, #2
 8001e44:	693a      	ldr	r2, [r7, #16]
 8001e46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001e4a:	4b3b      	ldr	r3, [pc, #236]	; (8001f38 <HAL_GPIO_Init+0x350>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	43db      	mvns	r3, r3
 8001e54:	693a      	ldr	r2, [r7, #16]
 8001e56:	4013      	ands	r3, r2
 8001e58:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d003      	beq.n	8001e6e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001e66:	693a      	ldr	r2, [r7, #16]
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	4313      	orrs	r3, r2
 8001e6c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001e6e:	4a32      	ldr	r2, [pc, #200]	; (8001f38 <HAL_GPIO_Init+0x350>)
 8001e70:	693b      	ldr	r3, [r7, #16]
 8001e72:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001e74:	4b30      	ldr	r3, [pc, #192]	; (8001f38 <HAL_GPIO_Init+0x350>)
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	43db      	mvns	r3, r3
 8001e7e:	693a      	ldr	r2, [r7, #16]
 8001e80:	4013      	ands	r3, r2
 8001e82:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d003      	beq.n	8001e98 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001e90:	693a      	ldr	r2, [r7, #16]
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	4313      	orrs	r3, r2
 8001e96:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001e98:	4a27      	ldr	r2, [pc, #156]	; (8001f38 <HAL_GPIO_Init+0x350>)
 8001e9a:	693b      	ldr	r3, [r7, #16]
 8001e9c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001e9e:	4b26      	ldr	r3, [pc, #152]	; (8001f38 <HAL_GPIO_Init+0x350>)
 8001ea0:	689b      	ldr	r3, [r3, #8]
 8001ea2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	43db      	mvns	r3, r3
 8001ea8:	693a      	ldr	r2, [r7, #16]
 8001eaa:	4013      	ands	r3, r2
 8001eac:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	685b      	ldr	r3, [r3, #4]
 8001eb2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d003      	beq.n	8001ec2 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001eba:	693a      	ldr	r2, [r7, #16]
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	4313      	orrs	r3, r2
 8001ec0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001ec2:	4a1d      	ldr	r2, [pc, #116]	; (8001f38 <HAL_GPIO_Init+0x350>)
 8001ec4:	693b      	ldr	r3, [r7, #16]
 8001ec6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001ec8:	4b1b      	ldr	r3, [pc, #108]	; (8001f38 <HAL_GPIO_Init+0x350>)
 8001eca:	68db      	ldr	r3, [r3, #12]
 8001ecc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	43db      	mvns	r3, r3
 8001ed2:	693a      	ldr	r2, [r7, #16]
 8001ed4:	4013      	ands	r3, r2
 8001ed6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	685b      	ldr	r3, [r3, #4]
 8001edc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d003      	beq.n	8001eec <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001ee4:	693a      	ldr	r2, [r7, #16]
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	4313      	orrs	r3, r2
 8001eea:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001eec:	4a12      	ldr	r2, [pc, #72]	; (8001f38 <HAL_GPIO_Init+0x350>)
 8001eee:	693b      	ldr	r3, [r7, #16]
 8001ef0:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001ef2:	697b      	ldr	r3, [r7, #20]
 8001ef4:	3301      	adds	r3, #1
 8001ef6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	681a      	ldr	r2, [r3, #0]
 8001efc:	697b      	ldr	r3, [r7, #20]
 8001efe:	fa22 f303 	lsr.w	r3, r2, r3
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	f47f ae78 	bne.w	8001bf8 <HAL_GPIO_Init+0x10>
  }
}
 8001f08:	bf00      	nop
 8001f0a:	bf00      	nop
 8001f0c:	371c      	adds	r7, #28
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f14:	4770      	bx	lr
 8001f16:	bf00      	nop
 8001f18:	40021000 	.word	0x40021000
 8001f1c:	40010000 	.word	0x40010000
 8001f20:	48000400 	.word	0x48000400
 8001f24:	48000800 	.word	0x48000800
 8001f28:	48000c00 	.word	0x48000c00
 8001f2c:	48001000 	.word	0x48001000
 8001f30:	48001400 	.word	0x48001400
 8001f34:	48001800 	.word	0x48001800
 8001f38:	40010400 	.word	0x40010400

08001f3c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	b083      	sub	sp, #12
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
 8001f44:	460b      	mov	r3, r1
 8001f46:	807b      	strh	r3, [r7, #2]
 8001f48:	4613      	mov	r3, r2
 8001f4a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001f4c:	787b      	ldrb	r3, [r7, #1]
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d003      	beq.n	8001f5a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001f52:	887a      	ldrh	r2, [r7, #2]
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001f58:	e002      	b.n	8001f60 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001f5a:	887a      	ldrh	r2, [r7, #2]
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001f60:	bf00      	nop
 8001f62:	370c      	adds	r7, #12
 8001f64:	46bd      	mov	sp, r7
 8001f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6a:	4770      	bx	lr

08001f6c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001f70:	4b04      	ldr	r3, [pc, #16]	; (8001f84 <HAL_PWREx_GetVoltageRange+0x18>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f80:	4770      	bx	lr
 8001f82:	bf00      	nop
 8001f84:	40007000 	.word	0x40007000

08001f88 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b085      	sub	sp, #20
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001f96:	d130      	bne.n	8001ffa <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001f98:	4b23      	ldr	r3, [pc, #140]	; (8002028 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001fa0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001fa4:	d038      	beq.n	8002018 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001fa6:	4b20      	ldr	r3, [pc, #128]	; (8002028 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001fae:	4a1e      	ldr	r2, [pc, #120]	; (8002028 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001fb0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001fb4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001fb6:	4b1d      	ldr	r3, [pc, #116]	; (800202c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	2232      	movs	r2, #50	; 0x32
 8001fbc:	fb02 f303 	mul.w	r3, r2, r3
 8001fc0:	4a1b      	ldr	r2, [pc, #108]	; (8002030 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001fc2:	fba2 2303 	umull	r2, r3, r2, r3
 8001fc6:	0c9b      	lsrs	r3, r3, #18
 8001fc8:	3301      	adds	r3, #1
 8001fca:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001fcc:	e002      	b.n	8001fd4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	3b01      	subs	r3, #1
 8001fd2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001fd4:	4b14      	ldr	r3, [pc, #80]	; (8002028 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001fd6:	695b      	ldr	r3, [r3, #20]
 8001fd8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001fdc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001fe0:	d102      	bne.n	8001fe8 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d1f2      	bne.n	8001fce <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001fe8:	4b0f      	ldr	r3, [pc, #60]	; (8002028 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001fea:	695b      	ldr	r3, [r3, #20]
 8001fec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ff0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001ff4:	d110      	bne.n	8002018 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001ff6:	2303      	movs	r3, #3
 8001ff8:	e00f      	b.n	800201a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001ffa:	4b0b      	ldr	r3, [pc, #44]	; (8002028 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002002:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002006:	d007      	beq.n	8002018 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002008:	4b07      	ldr	r3, [pc, #28]	; (8002028 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002010:	4a05      	ldr	r2, [pc, #20]	; (8002028 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002012:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002016:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002018:	2300      	movs	r3, #0
}
 800201a:	4618      	mov	r0, r3
 800201c:	3714      	adds	r7, #20
 800201e:	46bd      	mov	sp, r7
 8002020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002024:	4770      	bx	lr
 8002026:	bf00      	nop
 8002028:	40007000 	.word	0x40007000
 800202c:	20000000 	.word	0x20000000
 8002030:	431bde83 	.word	0x431bde83

08002034 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b088      	sub	sp, #32
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	2b00      	cmp	r3, #0
 8002040:	d101      	bne.n	8002046 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002042:	2301      	movs	r3, #1
 8002044:	e3d4      	b.n	80027f0 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002046:	4ba1      	ldr	r3, [pc, #644]	; (80022cc <HAL_RCC_OscConfig+0x298>)
 8002048:	689b      	ldr	r3, [r3, #8]
 800204a:	f003 030c 	and.w	r3, r3, #12
 800204e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002050:	4b9e      	ldr	r3, [pc, #632]	; (80022cc <HAL_RCC_OscConfig+0x298>)
 8002052:	68db      	ldr	r3, [r3, #12]
 8002054:	f003 0303 	and.w	r3, r3, #3
 8002058:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f003 0310 	and.w	r3, r3, #16
 8002062:	2b00      	cmp	r3, #0
 8002064:	f000 80e4 	beq.w	8002230 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002068:	69bb      	ldr	r3, [r7, #24]
 800206a:	2b00      	cmp	r3, #0
 800206c:	d007      	beq.n	800207e <HAL_RCC_OscConfig+0x4a>
 800206e:	69bb      	ldr	r3, [r7, #24]
 8002070:	2b0c      	cmp	r3, #12
 8002072:	f040 808b 	bne.w	800218c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002076:	697b      	ldr	r3, [r7, #20]
 8002078:	2b01      	cmp	r3, #1
 800207a:	f040 8087 	bne.w	800218c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800207e:	4b93      	ldr	r3, [pc, #588]	; (80022cc <HAL_RCC_OscConfig+0x298>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f003 0302 	and.w	r3, r3, #2
 8002086:	2b00      	cmp	r3, #0
 8002088:	d005      	beq.n	8002096 <HAL_RCC_OscConfig+0x62>
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	699b      	ldr	r3, [r3, #24]
 800208e:	2b00      	cmp	r3, #0
 8002090:	d101      	bne.n	8002096 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002092:	2301      	movs	r3, #1
 8002094:	e3ac      	b.n	80027f0 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6a1a      	ldr	r2, [r3, #32]
 800209a:	4b8c      	ldr	r3, [pc, #560]	; (80022cc <HAL_RCC_OscConfig+0x298>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f003 0308 	and.w	r3, r3, #8
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d004      	beq.n	80020b0 <HAL_RCC_OscConfig+0x7c>
 80020a6:	4b89      	ldr	r3, [pc, #548]	; (80022cc <HAL_RCC_OscConfig+0x298>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80020ae:	e005      	b.n	80020bc <HAL_RCC_OscConfig+0x88>
 80020b0:	4b86      	ldr	r3, [pc, #536]	; (80022cc <HAL_RCC_OscConfig+0x298>)
 80020b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80020b6:	091b      	lsrs	r3, r3, #4
 80020b8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80020bc:	4293      	cmp	r3, r2
 80020be:	d223      	bcs.n	8002108 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	6a1b      	ldr	r3, [r3, #32]
 80020c4:	4618      	mov	r0, r3
 80020c6:	f000 fd73 	bl	8002bb0 <RCC_SetFlashLatencyFromMSIRange>
 80020ca:	4603      	mov	r3, r0
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d001      	beq.n	80020d4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80020d0:	2301      	movs	r3, #1
 80020d2:	e38d      	b.n	80027f0 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80020d4:	4b7d      	ldr	r3, [pc, #500]	; (80022cc <HAL_RCC_OscConfig+0x298>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	4a7c      	ldr	r2, [pc, #496]	; (80022cc <HAL_RCC_OscConfig+0x298>)
 80020da:	f043 0308 	orr.w	r3, r3, #8
 80020de:	6013      	str	r3, [r2, #0]
 80020e0:	4b7a      	ldr	r3, [pc, #488]	; (80022cc <HAL_RCC_OscConfig+0x298>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	6a1b      	ldr	r3, [r3, #32]
 80020ec:	4977      	ldr	r1, [pc, #476]	; (80022cc <HAL_RCC_OscConfig+0x298>)
 80020ee:	4313      	orrs	r3, r2
 80020f0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80020f2:	4b76      	ldr	r3, [pc, #472]	; (80022cc <HAL_RCC_OscConfig+0x298>)
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	69db      	ldr	r3, [r3, #28]
 80020fe:	021b      	lsls	r3, r3, #8
 8002100:	4972      	ldr	r1, [pc, #456]	; (80022cc <HAL_RCC_OscConfig+0x298>)
 8002102:	4313      	orrs	r3, r2
 8002104:	604b      	str	r3, [r1, #4]
 8002106:	e025      	b.n	8002154 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002108:	4b70      	ldr	r3, [pc, #448]	; (80022cc <HAL_RCC_OscConfig+0x298>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	4a6f      	ldr	r2, [pc, #444]	; (80022cc <HAL_RCC_OscConfig+0x298>)
 800210e:	f043 0308 	orr.w	r3, r3, #8
 8002112:	6013      	str	r3, [r2, #0]
 8002114:	4b6d      	ldr	r3, [pc, #436]	; (80022cc <HAL_RCC_OscConfig+0x298>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	6a1b      	ldr	r3, [r3, #32]
 8002120:	496a      	ldr	r1, [pc, #424]	; (80022cc <HAL_RCC_OscConfig+0x298>)
 8002122:	4313      	orrs	r3, r2
 8002124:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002126:	4b69      	ldr	r3, [pc, #420]	; (80022cc <HAL_RCC_OscConfig+0x298>)
 8002128:	685b      	ldr	r3, [r3, #4]
 800212a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	69db      	ldr	r3, [r3, #28]
 8002132:	021b      	lsls	r3, r3, #8
 8002134:	4965      	ldr	r1, [pc, #404]	; (80022cc <HAL_RCC_OscConfig+0x298>)
 8002136:	4313      	orrs	r3, r2
 8002138:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800213a:	69bb      	ldr	r3, [r7, #24]
 800213c:	2b00      	cmp	r3, #0
 800213e:	d109      	bne.n	8002154 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6a1b      	ldr	r3, [r3, #32]
 8002144:	4618      	mov	r0, r3
 8002146:	f000 fd33 	bl	8002bb0 <RCC_SetFlashLatencyFromMSIRange>
 800214a:	4603      	mov	r3, r0
 800214c:	2b00      	cmp	r3, #0
 800214e:	d001      	beq.n	8002154 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002150:	2301      	movs	r3, #1
 8002152:	e34d      	b.n	80027f0 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002154:	f000 fc36 	bl	80029c4 <HAL_RCC_GetSysClockFreq>
 8002158:	4602      	mov	r2, r0
 800215a:	4b5c      	ldr	r3, [pc, #368]	; (80022cc <HAL_RCC_OscConfig+0x298>)
 800215c:	689b      	ldr	r3, [r3, #8]
 800215e:	091b      	lsrs	r3, r3, #4
 8002160:	f003 030f 	and.w	r3, r3, #15
 8002164:	495a      	ldr	r1, [pc, #360]	; (80022d0 <HAL_RCC_OscConfig+0x29c>)
 8002166:	5ccb      	ldrb	r3, [r1, r3]
 8002168:	f003 031f 	and.w	r3, r3, #31
 800216c:	fa22 f303 	lsr.w	r3, r2, r3
 8002170:	4a58      	ldr	r2, [pc, #352]	; (80022d4 <HAL_RCC_OscConfig+0x2a0>)
 8002172:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002174:	4b58      	ldr	r3, [pc, #352]	; (80022d8 <HAL_RCC_OscConfig+0x2a4>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	4618      	mov	r0, r3
 800217a:	f7fe fd2b 	bl	8000bd4 <HAL_InitTick>
 800217e:	4603      	mov	r3, r0
 8002180:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002182:	7bfb      	ldrb	r3, [r7, #15]
 8002184:	2b00      	cmp	r3, #0
 8002186:	d052      	beq.n	800222e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002188:	7bfb      	ldrb	r3, [r7, #15]
 800218a:	e331      	b.n	80027f0 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	699b      	ldr	r3, [r3, #24]
 8002190:	2b00      	cmp	r3, #0
 8002192:	d032      	beq.n	80021fa <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002194:	4b4d      	ldr	r3, [pc, #308]	; (80022cc <HAL_RCC_OscConfig+0x298>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	4a4c      	ldr	r2, [pc, #304]	; (80022cc <HAL_RCC_OscConfig+0x298>)
 800219a:	f043 0301 	orr.w	r3, r3, #1
 800219e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80021a0:	f7ff f9b2 	bl	8001508 <HAL_GetTick>
 80021a4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80021a6:	e008      	b.n	80021ba <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80021a8:	f7ff f9ae 	bl	8001508 <HAL_GetTick>
 80021ac:	4602      	mov	r2, r0
 80021ae:	693b      	ldr	r3, [r7, #16]
 80021b0:	1ad3      	subs	r3, r2, r3
 80021b2:	2b02      	cmp	r3, #2
 80021b4:	d901      	bls.n	80021ba <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80021b6:	2303      	movs	r3, #3
 80021b8:	e31a      	b.n	80027f0 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80021ba:	4b44      	ldr	r3, [pc, #272]	; (80022cc <HAL_RCC_OscConfig+0x298>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f003 0302 	and.w	r3, r3, #2
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d0f0      	beq.n	80021a8 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80021c6:	4b41      	ldr	r3, [pc, #260]	; (80022cc <HAL_RCC_OscConfig+0x298>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	4a40      	ldr	r2, [pc, #256]	; (80022cc <HAL_RCC_OscConfig+0x298>)
 80021cc:	f043 0308 	orr.w	r3, r3, #8
 80021d0:	6013      	str	r3, [r2, #0]
 80021d2:	4b3e      	ldr	r3, [pc, #248]	; (80022cc <HAL_RCC_OscConfig+0x298>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6a1b      	ldr	r3, [r3, #32]
 80021de:	493b      	ldr	r1, [pc, #236]	; (80022cc <HAL_RCC_OscConfig+0x298>)
 80021e0:	4313      	orrs	r3, r2
 80021e2:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80021e4:	4b39      	ldr	r3, [pc, #228]	; (80022cc <HAL_RCC_OscConfig+0x298>)
 80021e6:	685b      	ldr	r3, [r3, #4]
 80021e8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	69db      	ldr	r3, [r3, #28]
 80021f0:	021b      	lsls	r3, r3, #8
 80021f2:	4936      	ldr	r1, [pc, #216]	; (80022cc <HAL_RCC_OscConfig+0x298>)
 80021f4:	4313      	orrs	r3, r2
 80021f6:	604b      	str	r3, [r1, #4]
 80021f8:	e01a      	b.n	8002230 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80021fa:	4b34      	ldr	r3, [pc, #208]	; (80022cc <HAL_RCC_OscConfig+0x298>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	4a33      	ldr	r2, [pc, #204]	; (80022cc <HAL_RCC_OscConfig+0x298>)
 8002200:	f023 0301 	bic.w	r3, r3, #1
 8002204:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002206:	f7ff f97f 	bl	8001508 <HAL_GetTick>
 800220a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800220c:	e008      	b.n	8002220 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800220e:	f7ff f97b 	bl	8001508 <HAL_GetTick>
 8002212:	4602      	mov	r2, r0
 8002214:	693b      	ldr	r3, [r7, #16]
 8002216:	1ad3      	subs	r3, r2, r3
 8002218:	2b02      	cmp	r3, #2
 800221a:	d901      	bls.n	8002220 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800221c:	2303      	movs	r3, #3
 800221e:	e2e7      	b.n	80027f0 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002220:	4b2a      	ldr	r3, [pc, #168]	; (80022cc <HAL_RCC_OscConfig+0x298>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f003 0302 	and.w	r3, r3, #2
 8002228:	2b00      	cmp	r3, #0
 800222a:	d1f0      	bne.n	800220e <HAL_RCC_OscConfig+0x1da>
 800222c:	e000      	b.n	8002230 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800222e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f003 0301 	and.w	r3, r3, #1
 8002238:	2b00      	cmp	r3, #0
 800223a:	d074      	beq.n	8002326 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800223c:	69bb      	ldr	r3, [r7, #24]
 800223e:	2b08      	cmp	r3, #8
 8002240:	d005      	beq.n	800224e <HAL_RCC_OscConfig+0x21a>
 8002242:	69bb      	ldr	r3, [r7, #24]
 8002244:	2b0c      	cmp	r3, #12
 8002246:	d10e      	bne.n	8002266 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002248:	697b      	ldr	r3, [r7, #20]
 800224a:	2b03      	cmp	r3, #3
 800224c:	d10b      	bne.n	8002266 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800224e:	4b1f      	ldr	r3, [pc, #124]	; (80022cc <HAL_RCC_OscConfig+0x298>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002256:	2b00      	cmp	r3, #0
 8002258:	d064      	beq.n	8002324 <HAL_RCC_OscConfig+0x2f0>
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d160      	bne.n	8002324 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002262:	2301      	movs	r3, #1
 8002264:	e2c4      	b.n	80027f0 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	685b      	ldr	r3, [r3, #4]
 800226a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800226e:	d106      	bne.n	800227e <HAL_RCC_OscConfig+0x24a>
 8002270:	4b16      	ldr	r3, [pc, #88]	; (80022cc <HAL_RCC_OscConfig+0x298>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4a15      	ldr	r2, [pc, #84]	; (80022cc <HAL_RCC_OscConfig+0x298>)
 8002276:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800227a:	6013      	str	r3, [r2, #0]
 800227c:	e01d      	b.n	80022ba <HAL_RCC_OscConfig+0x286>
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	685b      	ldr	r3, [r3, #4]
 8002282:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002286:	d10c      	bne.n	80022a2 <HAL_RCC_OscConfig+0x26e>
 8002288:	4b10      	ldr	r3, [pc, #64]	; (80022cc <HAL_RCC_OscConfig+0x298>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	4a0f      	ldr	r2, [pc, #60]	; (80022cc <HAL_RCC_OscConfig+0x298>)
 800228e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002292:	6013      	str	r3, [r2, #0]
 8002294:	4b0d      	ldr	r3, [pc, #52]	; (80022cc <HAL_RCC_OscConfig+0x298>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	4a0c      	ldr	r2, [pc, #48]	; (80022cc <HAL_RCC_OscConfig+0x298>)
 800229a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800229e:	6013      	str	r3, [r2, #0]
 80022a0:	e00b      	b.n	80022ba <HAL_RCC_OscConfig+0x286>
 80022a2:	4b0a      	ldr	r3, [pc, #40]	; (80022cc <HAL_RCC_OscConfig+0x298>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	4a09      	ldr	r2, [pc, #36]	; (80022cc <HAL_RCC_OscConfig+0x298>)
 80022a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022ac:	6013      	str	r3, [r2, #0]
 80022ae:	4b07      	ldr	r3, [pc, #28]	; (80022cc <HAL_RCC_OscConfig+0x298>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4a06      	ldr	r2, [pc, #24]	; (80022cc <HAL_RCC_OscConfig+0x298>)
 80022b4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80022b8:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d01c      	beq.n	80022fc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022c2:	f7ff f921 	bl	8001508 <HAL_GetTick>
 80022c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80022c8:	e011      	b.n	80022ee <HAL_RCC_OscConfig+0x2ba>
 80022ca:	bf00      	nop
 80022cc:	40021000 	.word	0x40021000
 80022d0:	08008bd4 	.word	0x08008bd4
 80022d4:	20000000 	.word	0x20000000
 80022d8:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022dc:	f7ff f914 	bl	8001508 <HAL_GetTick>
 80022e0:	4602      	mov	r2, r0
 80022e2:	693b      	ldr	r3, [r7, #16]
 80022e4:	1ad3      	subs	r3, r2, r3
 80022e6:	2b64      	cmp	r3, #100	; 0x64
 80022e8:	d901      	bls.n	80022ee <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80022ea:	2303      	movs	r3, #3
 80022ec:	e280      	b.n	80027f0 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80022ee:	4baf      	ldr	r3, [pc, #700]	; (80025ac <HAL_RCC_OscConfig+0x578>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d0f0      	beq.n	80022dc <HAL_RCC_OscConfig+0x2a8>
 80022fa:	e014      	b.n	8002326 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022fc:	f7ff f904 	bl	8001508 <HAL_GetTick>
 8002300:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002302:	e008      	b.n	8002316 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002304:	f7ff f900 	bl	8001508 <HAL_GetTick>
 8002308:	4602      	mov	r2, r0
 800230a:	693b      	ldr	r3, [r7, #16]
 800230c:	1ad3      	subs	r3, r2, r3
 800230e:	2b64      	cmp	r3, #100	; 0x64
 8002310:	d901      	bls.n	8002316 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002312:	2303      	movs	r3, #3
 8002314:	e26c      	b.n	80027f0 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002316:	4ba5      	ldr	r3, [pc, #660]	; (80025ac <HAL_RCC_OscConfig+0x578>)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800231e:	2b00      	cmp	r3, #0
 8002320:	d1f0      	bne.n	8002304 <HAL_RCC_OscConfig+0x2d0>
 8002322:	e000      	b.n	8002326 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002324:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f003 0302 	and.w	r3, r3, #2
 800232e:	2b00      	cmp	r3, #0
 8002330:	d060      	beq.n	80023f4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002332:	69bb      	ldr	r3, [r7, #24]
 8002334:	2b04      	cmp	r3, #4
 8002336:	d005      	beq.n	8002344 <HAL_RCC_OscConfig+0x310>
 8002338:	69bb      	ldr	r3, [r7, #24]
 800233a:	2b0c      	cmp	r3, #12
 800233c:	d119      	bne.n	8002372 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800233e:	697b      	ldr	r3, [r7, #20]
 8002340:	2b02      	cmp	r3, #2
 8002342:	d116      	bne.n	8002372 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002344:	4b99      	ldr	r3, [pc, #612]	; (80025ac <HAL_RCC_OscConfig+0x578>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800234c:	2b00      	cmp	r3, #0
 800234e:	d005      	beq.n	800235c <HAL_RCC_OscConfig+0x328>
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	68db      	ldr	r3, [r3, #12]
 8002354:	2b00      	cmp	r3, #0
 8002356:	d101      	bne.n	800235c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002358:	2301      	movs	r3, #1
 800235a:	e249      	b.n	80027f0 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800235c:	4b93      	ldr	r3, [pc, #588]	; (80025ac <HAL_RCC_OscConfig+0x578>)
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	691b      	ldr	r3, [r3, #16]
 8002368:	061b      	lsls	r3, r3, #24
 800236a:	4990      	ldr	r1, [pc, #576]	; (80025ac <HAL_RCC_OscConfig+0x578>)
 800236c:	4313      	orrs	r3, r2
 800236e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002370:	e040      	b.n	80023f4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	68db      	ldr	r3, [r3, #12]
 8002376:	2b00      	cmp	r3, #0
 8002378:	d023      	beq.n	80023c2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800237a:	4b8c      	ldr	r3, [pc, #560]	; (80025ac <HAL_RCC_OscConfig+0x578>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	4a8b      	ldr	r2, [pc, #556]	; (80025ac <HAL_RCC_OscConfig+0x578>)
 8002380:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002384:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002386:	f7ff f8bf 	bl	8001508 <HAL_GetTick>
 800238a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800238c:	e008      	b.n	80023a0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800238e:	f7ff f8bb 	bl	8001508 <HAL_GetTick>
 8002392:	4602      	mov	r2, r0
 8002394:	693b      	ldr	r3, [r7, #16]
 8002396:	1ad3      	subs	r3, r2, r3
 8002398:	2b02      	cmp	r3, #2
 800239a:	d901      	bls.n	80023a0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800239c:	2303      	movs	r3, #3
 800239e:	e227      	b.n	80027f0 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80023a0:	4b82      	ldr	r3, [pc, #520]	; (80025ac <HAL_RCC_OscConfig+0x578>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d0f0      	beq.n	800238e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023ac:	4b7f      	ldr	r3, [pc, #508]	; (80025ac <HAL_RCC_OscConfig+0x578>)
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	691b      	ldr	r3, [r3, #16]
 80023b8:	061b      	lsls	r3, r3, #24
 80023ba:	497c      	ldr	r1, [pc, #496]	; (80025ac <HAL_RCC_OscConfig+0x578>)
 80023bc:	4313      	orrs	r3, r2
 80023be:	604b      	str	r3, [r1, #4]
 80023c0:	e018      	b.n	80023f4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80023c2:	4b7a      	ldr	r3, [pc, #488]	; (80025ac <HAL_RCC_OscConfig+0x578>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	4a79      	ldr	r2, [pc, #484]	; (80025ac <HAL_RCC_OscConfig+0x578>)
 80023c8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80023cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023ce:	f7ff f89b 	bl	8001508 <HAL_GetTick>
 80023d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80023d4:	e008      	b.n	80023e8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023d6:	f7ff f897 	bl	8001508 <HAL_GetTick>
 80023da:	4602      	mov	r2, r0
 80023dc:	693b      	ldr	r3, [r7, #16]
 80023de:	1ad3      	subs	r3, r2, r3
 80023e0:	2b02      	cmp	r3, #2
 80023e2:	d901      	bls.n	80023e8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80023e4:	2303      	movs	r3, #3
 80023e6:	e203      	b.n	80027f0 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80023e8:	4b70      	ldr	r3, [pc, #448]	; (80025ac <HAL_RCC_OscConfig+0x578>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d1f0      	bne.n	80023d6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f003 0308 	and.w	r3, r3, #8
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d03c      	beq.n	800247a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	695b      	ldr	r3, [r3, #20]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d01c      	beq.n	8002442 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002408:	4b68      	ldr	r3, [pc, #416]	; (80025ac <HAL_RCC_OscConfig+0x578>)
 800240a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800240e:	4a67      	ldr	r2, [pc, #412]	; (80025ac <HAL_RCC_OscConfig+0x578>)
 8002410:	f043 0301 	orr.w	r3, r3, #1
 8002414:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002418:	f7ff f876 	bl	8001508 <HAL_GetTick>
 800241c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800241e:	e008      	b.n	8002432 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002420:	f7ff f872 	bl	8001508 <HAL_GetTick>
 8002424:	4602      	mov	r2, r0
 8002426:	693b      	ldr	r3, [r7, #16]
 8002428:	1ad3      	subs	r3, r2, r3
 800242a:	2b02      	cmp	r3, #2
 800242c:	d901      	bls.n	8002432 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800242e:	2303      	movs	r3, #3
 8002430:	e1de      	b.n	80027f0 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002432:	4b5e      	ldr	r3, [pc, #376]	; (80025ac <HAL_RCC_OscConfig+0x578>)
 8002434:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002438:	f003 0302 	and.w	r3, r3, #2
 800243c:	2b00      	cmp	r3, #0
 800243e:	d0ef      	beq.n	8002420 <HAL_RCC_OscConfig+0x3ec>
 8002440:	e01b      	b.n	800247a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002442:	4b5a      	ldr	r3, [pc, #360]	; (80025ac <HAL_RCC_OscConfig+0x578>)
 8002444:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002448:	4a58      	ldr	r2, [pc, #352]	; (80025ac <HAL_RCC_OscConfig+0x578>)
 800244a:	f023 0301 	bic.w	r3, r3, #1
 800244e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002452:	f7ff f859 	bl	8001508 <HAL_GetTick>
 8002456:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002458:	e008      	b.n	800246c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800245a:	f7ff f855 	bl	8001508 <HAL_GetTick>
 800245e:	4602      	mov	r2, r0
 8002460:	693b      	ldr	r3, [r7, #16]
 8002462:	1ad3      	subs	r3, r2, r3
 8002464:	2b02      	cmp	r3, #2
 8002466:	d901      	bls.n	800246c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002468:	2303      	movs	r3, #3
 800246a:	e1c1      	b.n	80027f0 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800246c:	4b4f      	ldr	r3, [pc, #316]	; (80025ac <HAL_RCC_OscConfig+0x578>)
 800246e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002472:	f003 0302 	and.w	r3, r3, #2
 8002476:	2b00      	cmp	r3, #0
 8002478:	d1ef      	bne.n	800245a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f003 0304 	and.w	r3, r3, #4
 8002482:	2b00      	cmp	r3, #0
 8002484:	f000 80a6 	beq.w	80025d4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002488:	2300      	movs	r3, #0
 800248a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800248c:	4b47      	ldr	r3, [pc, #284]	; (80025ac <HAL_RCC_OscConfig+0x578>)
 800248e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002490:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002494:	2b00      	cmp	r3, #0
 8002496:	d10d      	bne.n	80024b4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002498:	4b44      	ldr	r3, [pc, #272]	; (80025ac <HAL_RCC_OscConfig+0x578>)
 800249a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800249c:	4a43      	ldr	r2, [pc, #268]	; (80025ac <HAL_RCC_OscConfig+0x578>)
 800249e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024a2:	6593      	str	r3, [r2, #88]	; 0x58
 80024a4:	4b41      	ldr	r3, [pc, #260]	; (80025ac <HAL_RCC_OscConfig+0x578>)
 80024a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024ac:	60bb      	str	r3, [r7, #8]
 80024ae:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80024b0:	2301      	movs	r3, #1
 80024b2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80024b4:	4b3e      	ldr	r3, [pc, #248]	; (80025b0 <HAL_RCC_OscConfig+0x57c>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d118      	bne.n	80024f2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80024c0:	4b3b      	ldr	r3, [pc, #236]	; (80025b0 <HAL_RCC_OscConfig+0x57c>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	4a3a      	ldr	r2, [pc, #232]	; (80025b0 <HAL_RCC_OscConfig+0x57c>)
 80024c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024ca:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80024cc:	f7ff f81c 	bl	8001508 <HAL_GetTick>
 80024d0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80024d2:	e008      	b.n	80024e6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024d4:	f7ff f818 	bl	8001508 <HAL_GetTick>
 80024d8:	4602      	mov	r2, r0
 80024da:	693b      	ldr	r3, [r7, #16]
 80024dc:	1ad3      	subs	r3, r2, r3
 80024de:	2b02      	cmp	r3, #2
 80024e0:	d901      	bls.n	80024e6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80024e2:	2303      	movs	r3, #3
 80024e4:	e184      	b.n	80027f0 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80024e6:	4b32      	ldr	r3, [pc, #200]	; (80025b0 <HAL_RCC_OscConfig+0x57c>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d0f0      	beq.n	80024d4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	689b      	ldr	r3, [r3, #8]
 80024f6:	2b01      	cmp	r3, #1
 80024f8:	d108      	bne.n	800250c <HAL_RCC_OscConfig+0x4d8>
 80024fa:	4b2c      	ldr	r3, [pc, #176]	; (80025ac <HAL_RCC_OscConfig+0x578>)
 80024fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002500:	4a2a      	ldr	r2, [pc, #168]	; (80025ac <HAL_RCC_OscConfig+0x578>)
 8002502:	f043 0301 	orr.w	r3, r3, #1
 8002506:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800250a:	e024      	b.n	8002556 <HAL_RCC_OscConfig+0x522>
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	689b      	ldr	r3, [r3, #8]
 8002510:	2b05      	cmp	r3, #5
 8002512:	d110      	bne.n	8002536 <HAL_RCC_OscConfig+0x502>
 8002514:	4b25      	ldr	r3, [pc, #148]	; (80025ac <HAL_RCC_OscConfig+0x578>)
 8002516:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800251a:	4a24      	ldr	r2, [pc, #144]	; (80025ac <HAL_RCC_OscConfig+0x578>)
 800251c:	f043 0304 	orr.w	r3, r3, #4
 8002520:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002524:	4b21      	ldr	r3, [pc, #132]	; (80025ac <HAL_RCC_OscConfig+0x578>)
 8002526:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800252a:	4a20      	ldr	r2, [pc, #128]	; (80025ac <HAL_RCC_OscConfig+0x578>)
 800252c:	f043 0301 	orr.w	r3, r3, #1
 8002530:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002534:	e00f      	b.n	8002556 <HAL_RCC_OscConfig+0x522>
 8002536:	4b1d      	ldr	r3, [pc, #116]	; (80025ac <HAL_RCC_OscConfig+0x578>)
 8002538:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800253c:	4a1b      	ldr	r2, [pc, #108]	; (80025ac <HAL_RCC_OscConfig+0x578>)
 800253e:	f023 0301 	bic.w	r3, r3, #1
 8002542:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002546:	4b19      	ldr	r3, [pc, #100]	; (80025ac <HAL_RCC_OscConfig+0x578>)
 8002548:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800254c:	4a17      	ldr	r2, [pc, #92]	; (80025ac <HAL_RCC_OscConfig+0x578>)
 800254e:	f023 0304 	bic.w	r3, r3, #4
 8002552:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	689b      	ldr	r3, [r3, #8]
 800255a:	2b00      	cmp	r3, #0
 800255c:	d016      	beq.n	800258c <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800255e:	f7fe ffd3 	bl	8001508 <HAL_GetTick>
 8002562:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002564:	e00a      	b.n	800257c <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002566:	f7fe ffcf 	bl	8001508 <HAL_GetTick>
 800256a:	4602      	mov	r2, r0
 800256c:	693b      	ldr	r3, [r7, #16]
 800256e:	1ad3      	subs	r3, r2, r3
 8002570:	f241 3288 	movw	r2, #5000	; 0x1388
 8002574:	4293      	cmp	r3, r2
 8002576:	d901      	bls.n	800257c <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8002578:	2303      	movs	r3, #3
 800257a:	e139      	b.n	80027f0 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800257c:	4b0b      	ldr	r3, [pc, #44]	; (80025ac <HAL_RCC_OscConfig+0x578>)
 800257e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002582:	f003 0302 	and.w	r3, r3, #2
 8002586:	2b00      	cmp	r3, #0
 8002588:	d0ed      	beq.n	8002566 <HAL_RCC_OscConfig+0x532>
 800258a:	e01a      	b.n	80025c2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800258c:	f7fe ffbc 	bl	8001508 <HAL_GetTick>
 8002590:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002592:	e00f      	b.n	80025b4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002594:	f7fe ffb8 	bl	8001508 <HAL_GetTick>
 8002598:	4602      	mov	r2, r0
 800259a:	693b      	ldr	r3, [r7, #16]
 800259c:	1ad3      	subs	r3, r2, r3
 800259e:	f241 3288 	movw	r2, #5000	; 0x1388
 80025a2:	4293      	cmp	r3, r2
 80025a4:	d906      	bls.n	80025b4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80025a6:	2303      	movs	r3, #3
 80025a8:	e122      	b.n	80027f0 <HAL_RCC_OscConfig+0x7bc>
 80025aa:	bf00      	nop
 80025ac:	40021000 	.word	0x40021000
 80025b0:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80025b4:	4b90      	ldr	r3, [pc, #576]	; (80027f8 <HAL_RCC_OscConfig+0x7c4>)
 80025b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025ba:	f003 0302 	and.w	r3, r3, #2
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d1e8      	bne.n	8002594 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80025c2:	7ffb      	ldrb	r3, [r7, #31]
 80025c4:	2b01      	cmp	r3, #1
 80025c6:	d105      	bne.n	80025d4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025c8:	4b8b      	ldr	r3, [pc, #556]	; (80027f8 <HAL_RCC_OscConfig+0x7c4>)
 80025ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025cc:	4a8a      	ldr	r2, [pc, #552]	; (80027f8 <HAL_RCC_OscConfig+0x7c4>)
 80025ce:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80025d2:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025d8:	2b00      	cmp	r3, #0
 80025da:	f000 8108 	beq.w	80027ee <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025e2:	2b02      	cmp	r3, #2
 80025e4:	f040 80d0 	bne.w	8002788 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80025e8:	4b83      	ldr	r3, [pc, #524]	; (80027f8 <HAL_RCC_OscConfig+0x7c4>)
 80025ea:	68db      	ldr	r3, [r3, #12]
 80025ec:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80025ee:	697b      	ldr	r3, [r7, #20]
 80025f0:	f003 0203 	and.w	r2, r3, #3
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025f8:	429a      	cmp	r2, r3
 80025fa:	d130      	bne.n	800265e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80025fc:	697b      	ldr	r3, [r7, #20]
 80025fe:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002606:	3b01      	subs	r3, #1
 8002608:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800260a:	429a      	cmp	r2, r3
 800260c:	d127      	bne.n	800265e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800260e:	697b      	ldr	r3, [r7, #20]
 8002610:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002618:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800261a:	429a      	cmp	r2, r3
 800261c:	d11f      	bne.n	800265e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800261e:	697b      	ldr	r3, [r7, #20]
 8002620:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002624:	687a      	ldr	r2, [r7, #4]
 8002626:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002628:	2a07      	cmp	r2, #7
 800262a:	bf14      	ite	ne
 800262c:	2201      	movne	r2, #1
 800262e:	2200      	moveq	r2, #0
 8002630:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002632:	4293      	cmp	r3, r2
 8002634:	d113      	bne.n	800265e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002636:	697b      	ldr	r3, [r7, #20]
 8002638:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002640:	085b      	lsrs	r3, r3, #1
 8002642:	3b01      	subs	r3, #1
 8002644:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002646:	429a      	cmp	r2, r3
 8002648:	d109      	bne.n	800265e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800264a:	697b      	ldr	r3, [r7, #20]
 800264c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002654:	085b      	lsrs	r3, r3, #1
 8002656:	3b01      	subs	r3, #1
 8002658:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800265a:	429a      	cmp	r2, r3
 800265c:	d06e      	beq.n	800273c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800265e:	69bb      	ldr	r3, [r7, #24]
 8002660:	2b0c      	cmp	r3, #12
 8002662:	d069      	beq.n	8002738 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002664:	4b64      	ldr	r3, [pc, #400]	; (80027f8 <HAL_RCC_OscConfig+0x7c4>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800266c:	2b00      	cmp	r3, #0
 800266e:	d105      	bne.n	800267c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002670:	4b61      	ldr	r3, [pc, #388]	; (80027f8 <HAL_RCC_OscConfig+0x7c4>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002678:	2b00      	cmp	r3, #0
 800267a:	d001      	beq.n	8002680 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800267c:	2301      	movs	r3, #1
 800267e:	e0b7      	b.n	80027f0 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002680:	4b5d      	ldr	r3, [pc, #372]	; (80027f8 <HAL_RCC_OscConfig+0x7c4>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4a5c      	ldr	r2, [pc, #368]	; (80027f8 <HAL_RCC_OscConfig+0x7c4>)
 8002686:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800268a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800268c:	f7fe ff3c 	bl	8001508 <HAL_GetTick>
 8002690:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002692:	e008      	b.n	80026a6 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002694:	f7fe ff38 	bl	8001508 <HAL_GetTick>
 8002698:	4602      	mov	r2, r0
 800269a:	693b      	ldr	r3, [r7, #16]
 800269c:	1ad3      	subs	r3, r2, r3
 800269e:	2b02      	cmp	r3, #2
 80026a0:	d901      	bls.n	80026a6 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80026a2:	2303      	movs	r3, #3
 80026a4:	e0a4      	b.n	80027f0 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80026a6:	4b54      	ldr	r3, [pc, #336]	; (80027f8 <HAL_RCC_OscConfig+0x7c4>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d1f0      	bne.n	8002694 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80026b2:	4b51      	ldr	r3, [pc, #324]	; (80027f8 <HAL_RCC_OscConfig+0x7c4>)
 80026b4:	68da      	ldr	r2, [r3, #12]
 80026b6:	4b51      	ldr	r3, [pc, #324]	; (80027fc <HAL_RCC_OscConfig+0x7c8>)
 80026b8:	4013      	ands	r3, r2
 80026ba:	687a      	ldr	r2, [r7, #4]
 80026bc:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80026be:	687a      	ldr	r2, [r7, #4]
 80026c0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80026c2:	3a01      	subs	r2, #1
 80026c4:	0112      	lsls	r2, r2, #4
 80026c6:	4311      	orrs	r1, r2
 80026c8:	687a      	ldr	r2, [r7, #4]
 80026ca:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80026cc:	0212      	lsls	r2, r2, #8
 80026ce:	4311      	orrs	r1, r2
 80026d0:	687a      	ldr	r2, [r7, #4]
 80026d2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80026d4:	0852      	lsrs	r2, r2, #1
 80026d6:	3a01      	subs	r2, #1
 80026d8:	0552      	lsls	r2, r2, #21
 80026da:	4311      	orrs	r1, r2
 80026dc:	687a      	ldr	r2, [r7, #4]
 80026de:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80026e0:	0852      	lsrs	r2, r2, #1
 80026e2:	3a01      	subs	r2, #1
 80026e4:	0652      	lsls	r2, r2, #25
 80026e6:	4311      	orrs	r1, r2
 80026e8:	687a      	ldr	r2, [r7, #4]
 80026ea:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80026ec:	0912      	lsrs	r2, r2, #4
 80026ee:	0452      	lsls	r2, r2, #17
 80026f0:	430a      	orrs	r2, r1
 80026f2:	4941      	ldr	r1, [pc, #260]	; (80027f8 <HAL_RCC_OscConfig+0x7c4>)
 80026f4:	4313      	orrs	r3, r2
 80026f6:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80026f8:	4b3f      	ldr	r3, [pc, #252]	; (80027f8 <HAL_RCC_OscConfig+0x7c4>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4a3e      	ldr	r2, [pc, #248]	; (80027f8 <HAL_RCC_OscConfig+0x7c4>)
 80026fe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002702:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002704:	4b3c      	ldr	r3, [pc, #240]	; (80027f8 <HAL_RCC_OscConfig+0x7c4>)
 8002706:	68db      	ldr	r3, [r3, #12]
 8002708:	4a3b      	ldr	r2, [pc, #236]	; (80027f8 <HAL_RCC_OscConfig+0x7c4>)
 800270a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800270e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002710:	f7fe fefa 	bl	8001508 <HAL_GetTick>
 8002714:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002716:	e008      	b.n	800272a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002718:	f7fe fef6 	bl	8001508 <HAL_GetTick>
 800271c:	4602      	mov	r2, r0
 800271e:	693b      	ldr	r3, [r7, #16]
 8002720:	1ad3      	subs	r3, r2, r3
 8002722:	2b02      	cmp	r3, #2
 8002724:	d901      	bls.n	800272a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002726:	2303      	movs	r3, #3
 8002728:	e062      	b.n	80027f0 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800272a:	4b33      	ldr	r3, [pc, #204]	; (80027f8 <HAL_RCC_OscConfig+0x7c4>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002732:	2b00      	cmp	r3, #0
 8002734:	d0f0      	beq.n	8002718 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002736:	e05a      	b.n	80027ee <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002738:	2301      	movs	r3, #1
 800273a:	e059      	b.n	80027f0 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800273c:	4b2e      	ldr	r3, [pc, #184]	; (80027f8 <HAL_RCC_OscConfig+0x7c4>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002744:	2b00      	cmp	r3, #0
 8002746:	d152      	bne.n	80027ee <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002748:	4b2b      	ldr	r3, [pc, #172]	; (80027f8 <HAL_RCC_OscConfig+0x7c4>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	4a2a      	ldr	r2, [pc, #168]	; (80027f8 <HAL_RCC_OscConfig+0x7c4>)
 800274e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002752:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002754:	4b28      	ldr	r3, [pc, #160]	; (80027f8 <HAL_RCC_OscConfig+0x7c4>)
 8002756:	68db      	ldr	r3, [r3, #12]
 8002758:	4a27      	ldr	r2, [pc, #156]	; (80027f8 <HAL_RCC_OscConfig+0x7c4>)
 800275a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800275e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002760:	f7fe fed2 	bl	8001508 <HAL_GetTick>
 8002764:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002766:	e008      	b.n	800277a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002768:	f7fe fece 	bl	8001508 <HAL_GetTick>
 800276c:	4602      	mov	r2, r0
 800276e:	693b      	ldr	r3, [r7, #16]
 8002770:	1ad3      	subs	r3, r2, r3
 8002772:	2b02      	cmp	r3, #2
 8002774:	d901      	bls.n	800277a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002776:	2303      	movs	r3, #3
 8002778:	e03a      	b.n	80027f0 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800277a:	4b1f      	ldr	r3, [pc, #124]	; (80027f8 <HAL_RCC_OscConfig+0x7c4>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002782:	2b00      	cmp	r3, #0
 8002784:	d0f0      	beq.n	8002768 <HAL_RCC_OscConfig+0x734>
 8002786:	e032      	b.n	80027ee <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002788:	69bb      	ldr	r3, [r7, #24]
 800278a:	2b0c      	cmp	r3, #12
 800278c:	d02d      	beq.n	80027ea <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800278e:	4b1a      	ldr	r3, [pc, #104]	; (80027f8 <HAL_RCC_OscConfig+0x7c4>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	4a19      	ldr	r2, [pc, #100]	; (80027f8 <HAL_RCC_OscConfig+0x7c4>)
 8002794:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002798:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800279a:	4b17      	ldr	r3, [pc, #92]	; (80027f8 <HAL_RCC_OscConfig+0x7c4>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d105      	bne.n	80027b2 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80027a6:	4b14      	ldr	r3, [pc, #80]	; (80027f8 <HAL_RCC_OscConfig+0x7c4>)
 80027a8:	68db      	ldr	r3, [r3, #12]
 80027aa:	4a13      	ldr	r2, [pc, #76]	; (80027f8 <HAL_RCC_OscConfig+0x7c4>)
 80027ac:	f023 0303 	bic.w	r3, r3, #3
 80027b0:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80027b2:	4b11      	ldr	r3, [pc, #68]	; (80027f8 <HAL_RCC_OscConfig+0x7c4>)
 80027b4:	68db      	ldr	r3, [r3, #12]
 80027b6:	4a10      	ldr	r2, [pc, #64]	; (80027f8 <HAL_RCC_OscConfig+0x7c4>)
 80027b8:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80027bc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80027c0:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027c2:	f7fe fea1 	bl	8001508 <HAL_GetTick>
 80027c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80027c8:	e008      	b.n	80027dc <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027ca:	f7fe fe9d 	bl	8001508 <HAL_GetTick>
 80027ce:	4602      	mov	r2, r0
 80027d0:	693b      	ldr	r3, [r7, #16]
 80027d2:	1ad3      	subs	r3, r2, r3
 80027d4:	2b02      	cmp	r3, #2
 80027d6:	d901      	bls.n	80027dc <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 80027d8:	2303      	movs	r3, #3
 80027da:	e009      	b.n	80027f0 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80027dc:	4b06      	ldr	r3, [pc, #24]	; (80027f8 <HAL_RCC_OscConfig+0x7c4>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d1f0      	bne.n	80027ca <HAL_RCC_OscConfig+0x796>
 80027e8:	e001      	b.n	80027ee <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80027ea:	2301      	movs	r3, #1
 80027ec:	e000      	b.n	80027f0 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 80027ee:	2300      	movs	r3, #0
}
 80027f0:	4618      	mov	r0, r3
 80027f2:	3720      	adds	r7, #32
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bd80      	pop	{r7, pc}
 80027f8:	40021000 	.word	0x40021000
 80027fc:	f99d808c 	.word	0xf99d808c

08002800 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b084      	sub	sp, #16
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
 8002808:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	2b00      	cmp	r3, #0
 800280e:	d101      	bne.n	8002814 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002810:	2301      	movs	r3, #1
 8002812:	e0c8      	b.n	80029a6 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002814:	4b66      	ldr	r3, [pc, #408]	; (80029b0 <HAL_RCC_ClockConfig+0x1b0>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f003 0307 	and.w	r3, r3, #7
 800281c:	683a      	ldr	r2, [r7, #0]
 800281e:	429a      	cmp	r2, r3
 8002820:	d910      	bls.n	8002844 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002822:	4b63      	ldr	r3, [pc, #396]	; (80029b0 <HAL_RCC_ClockConfig+0x1b0>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f023 0207 	bic.w	r2, r3, #7
 800282a:	4961      	ldr	r1, [pc, #388]	; (80029b0 <HAL_RCC_ClockConfig+0x1b0>)
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	4313      	orrs	r3, r2
 8002830:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002832:	4b5f      	ldr	r3, [pc, #380]	; (80029b0 <HAL_RCC_ClockConfig+0x1b0>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f003 0307 	and.w	r3, r3, #7
 800283a:	683a      	ldr	r2, [r7, #0]
 800283c:	429a      	cmp	r2, r3
 800283e:	d001      	beq.n	8002844 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002840:	2301      	movs	r3, #1
 8002842:	e0b0      	b.n	80029a6 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f003 0301 	and.w	r3, r3, #1
 800284c:	2b00      	cmp	r3, #0
 800284e:	d04c      	beq.n	80028ea <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	2b03      	cmp	r3, #3
 8002856:	d107      	bne.n	8002868 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002858:	4b56      	ldr	r3, [pc, #344]	; (80029b4 <HAL_RCC_ClockConfig+0x1b4>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002860:	2b00      	cmp	r3, #0
 8002862:	d121      	bne.n	80028a8 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8002864:	2301      	movs	r3, #1
 8002866:	e09e      	b.n	80029a6 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	2b02      	cmp	r3, #2
 800286e:	d107      	bne.n	8002880 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002870:	4b50      	ldr	r3, [pc, #320]	; (80029b4 <HAL_RCC_ClockConfig+0x1b4>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002878:	2b00      	cmp	r3, #0
 800287a:	d115      	bne.n	80028a8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800287c:	2301      	movs	r3, #1
 800287e:	e092      	b.n	80029a6 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d107      	bne.n	8002898 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002888:	4b4a      	ldr	r3, [pc, #296]	; (80029b4 <HAL_RCC_ClockConfig+0x1b4>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f003 0302 	and.w	r3, r3, #2
 8002890:	2b00      	cmp	r3, #0
 8002892:	d109      	bne.n	80028a8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002894:	2301      	movs	r3, #1
 8002896:	e086      	b.n	80029a6 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002898:	4b46      	ldr	r3, [pc, #280]	; (80029b4 <HAL_RCC_ClockConfig+0x1b4>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d101      	bne.n	80028a8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80028a4:	2301      	movs	r3, #1
 80028a6:	e07e      	b.n	80029a6 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80028a8:	4b42      	ldr	r3, [pc, #264]	; (80029b4 <HAL_RCC_ClockConfig+0x1b4>)
 80028aa:	689b      	ldr	r3, [r3, #8]
 80028ac:	f023 0203 	bic.w	r2, r3, #3
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	493f      	ldr	r1, [pc, #252]	; (80029b4 <HAL_RCC_ClockConfig+0x1b4>)
 80028b6:	4313      	orrs	r3, r2
 80028b8:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80028ba:	f7fe fe25 	bl	8001508 <HAL_GetTick>
 80028be:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028c0:	e00a      	b.n	80028d8 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028c2:	f7fe fe21 	bl	8001508 <HAL_GetTick>
 80028c6:	4602      	mov	r2, r0
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	1ad3      	subs	r3, r2, r3
 80028cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80028d0:	4293      	cmp	r3, r2
 80028d2:	d901      	bls.n	80028d8 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80028d4:	2303      	movs	r3, #3
 80028d6:	e066      	b.n	80029a6 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028d8:	4b36      	ldr	r3, [pc, #216]	; (80029b4 <HAL_RCC_ClockConfig+0x1b4>)
 80028da:	689b      	ldr	r3, [r3, #8]
 80028dc:	f003 020c 	and.w	r2, r3, #12
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	009b      	lsls	r3, r3, #2
 80028e6:	429a      	cmp	r2, r3
 80028e8:	d1eb      	bne.n	80028c2 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f003 0302 	and.w	r3, r3, #2
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d008      	beq.n	8002908 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028f6:	4b2f      	ldr	r3, [pc, #188]	; (80029b4 <HAL_RCC_ClockConfig+0x1b4>)
 80028f8:	689b      	ldr	r3, [r3, #8]
 80028fa:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	689b      	ldr	r3, [r3, #8]
 8002902:	492c      	ldr	r1, [pc, #176]	; (80029b4 <HAL_RCC_ClockConfig+0x1b4>)
 8002904:	4313      	orrs	r3, r2
 8002906:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002908:	4b29      	ldr	r3, [pc, #164]	; (80029b0 <HAL_RCC_ClockConfig+0x1b0>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f003 0307 	and.w	r3, r3, #7
 8002910:	683a      	ldr	r2, [r7, #0]
 8002912:	429a      	cmp	r2, r3
 8002914:	d210      	bcs.n	8002938 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002916:	4b26      	ldr	r3, [pc, #152]	; (80029b0 <HAL_RCC_ClockConfig+0x1b0>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f023 0207 	bic.w	r2, r3, #7
 800291e:	4924      	ldr	r1, [pc, #144]	; (80029b0 <HAL_RCC_ClockConfig+0x1b0>)
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	4313      	orrs	r3, r2
 8002924:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002926:	4b22      	ldr	r3, [pc, #136]	; (80029b0 <HAL_RCC_ClockConfig+0x1b0>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f003 0307 	and.w	r3, r3, #7
 800292e:	683a      	ldr	r2, [r7, #0]
 8002930:	429a      	cmp	r2, r3
 8002932:	d001      	beq.n	8002938 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8002934:	2301      	movs	r3, #1
 8002936:	e036      	b.n	80029a6 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f003 0304 	and.w	r3, r3, #4
 8002940:	2b00      	cmp	r3, #0
 8002942:	d008      	beq.n	8002956 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002944:	4b1b      	ldr	r3, [pc, #108]	; (80029b4 <HAL_RCC_ClockConfig+0x1b4>)
 8002946:	689b      	ldr	r3, [r3, #8]
 8002948:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	68db      	ldr	r3, [r3, #12]
 8002950:	4918      	ldr	r1, [pc, #96]	; (80029b4 <HAL_RCC_ClockConfig+0x1b4>)
 8002952:	4313      	orrs	r3, r2
 8002954:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f003 0308 	and.w	r3, r3, #8
 800295e:	2b00      	cmp	r3, #0
 8002960:	d009      	beq.n	8002976 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002962:	4b14      	ldr	r3, [pc, #80]	; (80029b4 <HAL_RCC_ClockConfig+0x1b4>)
 8002964:	689b      	ldr	r3, [r3, #8]
 8002966:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	691b      	ldr	r3, [r3, #16]
 800296e:	00db      	lsls	r3, r3, #3
 8002970:	4910      	ldr	r1, [pc, #64]	; (80029b4 <HAL_RCC_ClockConfig+0x1b4>)
 8002972:	4313      	orrs	r3, r2
 8002974:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002976:	f000 f825 	bl	80029c4 <HAL_RCC_GetSysClockFreq>
 800297a:	4602      	mov	r2, r0
 800297c:	4b0d      	ldr	r3, [pc, #52]	; (80029b4 <HAL_RCC_ClockConfig+0x1b4>)
 800297e:	689b      	ldr	r3, [r3, #8]
 8002980:	091b      	lsrs	r3, r3, #4
 8002982:	f003 030f 	and.w	r3, r3, #15
 8002986:	490c      	ldr	r1, [pc, #48]	; (80029b8 <HAL_RCC_ClockConfig+0x1b8>)
 8002988:	5ccb      	ldrb	r3, [r1, r3]
 800298a:	f003 031f 	and.w	r3, r3, #31
 800298e:	fa22 f303 	lsr.w	r3, r2, r3
 8002992:	4a0a      	ldr	r2, [pc, #40]	; (80029bc <HAL_RCC_ClockConfig+0x1bc>)
 8002994:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002996:	4b0a      	ldr	r3, [pc, #40]	; (80029c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	4618      	mov	r0, r3
 800299c:	f7fe f91a 	bl	8000bd4 <HAL_InitTick>
 80029a0:	4603      	mov	r3, r0
 80029a2:	72fb      	strb	r3, [r7, #11]

  return status;
 80029a4:	7afb      	ldrb	r3, [r7, #11]
}
 80029a6:	4618      	mov	r0, r3
 80029a8:	3710      	adds	r7, #16
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	bf00      	nop
 80029b0:	40022000 	.word	0x40022000
 80029b4:	40021000 	.word	0x40021000
 80029b8:	08008bd4 	.word	0x08008bd4
 80029bc:	20000000 	.word	0x20000000
 80029c0:	20000004 	.word	0x20000004

080029c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80029c4:	b480      	push	{r7}
 80029c6:	b089      	sub	sp, #36	; 0x24
 80029c8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80029ca:	2300      	movs	r3, #0
 80029cc:	61fb      	str	r3, [r7, #28]
 80029ce:	2300      	movs	r3, #0
 80029d0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80029d2:	4b3e      	ldr	r3, [pc, #248]	; (8002acc <HAL_RCC_GetSysClockFreq+0x108>)
 80029d4:	689b      	ldr	r3, [r3, #8]
 80029d6:	f003 030c 	and.w	r3, r3, #12
 80029da:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80029dc:	4b3b      	ldr	r3, [pc, #236]	; (8002acc <HAL_RCC_GetSysClockFreq+0x108>)
 80029de:	68db      	ldr	r3, [r3, #12]
 80029e0:	f003 0303 	and.w	r3, r3, #3
 80029e4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80029e6:	693b      	ldr	r3, [r7, #16]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d005      	beq.n	80029f8 <HAL_RCC_GetSysClockFreq+0x34>
 80029ec:	693b      	ldr	r3, [r7, #16]
 80029ee:	2b0c      	cmp	r3, #12
 80029f0:	d121      	bne.n	8002a36 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	2b01      	cmp	r3, #1
 80029f6:	d11e      	bne.n	8002a36 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80029f8:	4b34      	ldr	r3, [pc, #208]	; (8002acc <HAL_RCC_GetSysClockFreq+0x108>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f003 0308 	and.w	r3, r3, #8
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d107      	bne.n	8002a14 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002a04:	4b31      	ldr	r3, [pc, #196]	; (8002acc <HAL_RCC_GetSysClockFreq+0x108>)
 8002a06:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a0a:	0a1b      	lsrs	r3, r3, #8
 8002a0c:	f003 030f 	and.w	r3, r3, #15
 8002a10:	61fb      	str	r3, [r7, #28]
 8002a12:	e005      	b.n	8002a20 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002a14:	4b2d      	ldr	r3, [pc, #180]	; (8002acc <HAL_RCC_GetSysClockFreq+0x108>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	091b      	lsrs	r3, r3, #4
 8002a1a:	f003 030f 	and.w	r3, r3, #15
 8002a1e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002a20:	4a2b      	ldr	r2, [pc, #172]	; (8002ad0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002a22:	69fb      	ldr	r3, [r7, #28]
 8002a24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a28:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002a2a:	693b      	ldr	r3, [r7, #16]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d10d      	bne.n	8002a4c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002a30:	69fb      	ldr	r3, [r7, #28]
 8002a32:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002a34:	e00a      	b.n	8002a4c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002a36:	693b      	ldr	r3, [r7, #16]
 8002a38:	2b04      	cmp	r3, #4
 8002a3a:	d102      	bne.n	8002a42 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002a3c:	4b25      	ldr	r3, [pc, #148]	; (8002ad4 <HAL_RCC_GetSysClockFreq+0x110>)
 8002a3e:	61bb      	str	r3, [r7, #24]
 8002a40:	e004      	b.n	8002a4c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002a42:	693b      	ldr	r3, [r7, #16]
 8002a44:	2b08      	cmp	r3, #8
 8002a46:	d101      	bne.n	8002a4c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002a48:	4b23      	ldr	r3, [pc, #140]	; (8002ad8 <HAL_RCC_GetSysClockFreq+0x114>)
 8002a4a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002a4c:	693b      	ldr	r3, [r7, #16]
 8002a4e:	2b0c      	cmp	r3, #12
 8002a50:	d134      	bne.n	8002abc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002a52:	4b1e      	ldr	r3, [pc, #120]	; (8002acc <HAL_RCC_GetSysClockFreq+0x108>)
 8002a54:	68db      	ldr	r3, [r3, #12]
 8002a56:	f003 0303 	and.w	r3, r3, #3
 8002a5a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002a5c:	68bb      	ldr	r3, [r7, #8]
 8002a5e:	2b02      	cmp	r3, #2
 8002a60:	d003      	beq.n	8002a6a <HAL_RCC_GetSysClockFreq+0xa6>
 8002a62:	68bb      	ldr	r3, [r7, #8]
 8002a64:	2b03      	cmp	r3, #3
 8002a66:	d003      	beq.n	8002a70 <HAL_RCC_GetSysClockFreq+0xac>
 8002a68:	e005      	b.n	8002a76 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002a6a:	4b1a      	ldr	r3, [pc, #104]	; (8002ad4 <HAL_RCC_GetSysClockFreq+0x110>)
 8002a6c:	617b      	str	r3, [r7, #20]
      break;
 8002a6e:	e005      	b.n	8002a7c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002a70:	4b19      	ldr	r3, [pc, #100]	; (8002ad8 <HAL_RCC_GetSysClockFreq+0x114>)
 8002a72:	617b      	str	r3, [r7, #20]
      break;
 8002a74:	e002      	b.n	8002a7c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002a76:	69fb      	ldr	r3, [r7, #28]
 8002a78:	617b      	str	r3, [r7, #20]
      break;
 8002a7a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002a7c:	4b13      	ldr	r3, [pc, #76]	; (8002acc <HAL_RCC_GetSysClockFreq+0x108>)
 8002a7e:	68db      	ldr	r3, [r3, #12]
 8002a80:	091b      	lsrs	r3, r3, #4
 8002a82:	f003 0307 	and.w	r3, r3, #7
 8002a86:	3301      	adds	r3, #1
 8002a88:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002a8a:	4b10      	ldr	r3, [pc, #64]	; (8002acc <HAL_RCC_GetSysClockFreq+0x108>)
 8002a8c:	68db      	ldr	r3, [r3, #12]
 8002a8e:	0a1b      	lsrs	r3, r3, #8
 8002a90:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002a94:	697a      	ldr	r2, [r7, #20]
 8002a96:	fb02 f203 	mul.w	r2, r2, r3
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002aa0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002aa2:	4b0a      	ldr	r3, [pc, #40]	; (8002acc <HAL_RCC_GetSysClockFreq+0x108>)
 8002aa4:	68db      	ldr	r3, [r3, #12]
 8002aa6:	0e5b      	lsrs	r3, r3, #25
 8002aa8:	f003 0303 	and.w	r3, r3, #3
 8002aac:	3301      	adds	r3, #1
 8002aae:	005b      	lsls	r3, r3, #1
 8002ab0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002ab2:	697a      	ldr	r2, [r7, #20]
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002aba:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002abc:	69bb      	ldr	r3, [r7, #24]
}
 8002abe:	4618      	mov	r0, r3
 8002ac0:	3724      	adds	r7, #36	; 0x24
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac8:	4770      	bx	lr
 8002aca:	bf00      	nop
 8002acc:	40021000 	.word	0x40021000
 8002ad0:	08008bec 	.word	0x08008bec
 8002ad4:	00f42400 	.word	0x00f42400
 8002ad8:	007a1200 	.word	0x007a1200

08002adc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002adc:	b480      	push	{r7}
 8002ade:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ae0:	4b03      	ldr	r3, [pc, #12]	; (8002af0 <HAL_RCC_GetHCLKFreq+0x14>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
}
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aec:	4770      	bx	lr
 8002aee:	bf00      	nop
 8002af0:	20000000 	.word	0x20000000

08002af4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002af8:	f7ff fff0 	bl	8002adc <HAL_RCC_GetHCLKFreq>
 8002afc:	4602      	mov	r2, r0
 8002afe:	4b06      	ldr	r3, [pc, #24]	; (8002b18 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002b00:	689b      	ldr	r3, [r3, #8]
 8002b02:	0a1b      	lsrs	r3, r3, #8
 8002b04:	f003 0307 	and.w	r3, r3, #7
 8002b08:	4904      	ldr	r1, [pc, #16]	; (8002b1c <HAL_RCC_GetPCLK1Freq+0x28>)
 8002b0a:	5ccb      	ldrb	r3, [r1, r3]
 8002b0c:	f003 031f 	and.w	r3, r3, #31
 8002b10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b14:	4618      	mov	r0, r3
 8002b16:	bd80      	pop	{r7, pc}
 8002b18:	40021000 	.word	0x40021000
 8002b1c:	08008be4 	.word	0x08008be4

08002b20 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002b24:	f7ff ffda 	bl	8002adc <HAL_RCC_GetHCLKFreq>
 8002b28:	4602      	mov	r2, r0
 8002b2a:	4b06      	ldr	r3, [pc, #24]	; (8002b44 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002b2c:	689b      	ldr	r3, [r3, #8]
 8002b2e:	0adb      	lsrs	r3, r3, #11
 8002b30:	f003 0307 	and.w	r3, r3, #7
 8002b34:	4904      	ldr	r1, [pc, #16]	; (8002b48 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002b36:	5ccb      	ldrb	r3, [r1, r3]
 8002b38:	f003 031f 	and.w	r3, r3, #31
 8002b3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b40:	4618      	mov	r0, r3
 8002b42:	bd80      	pop	{r7, pc}
 8002b44:	40021000 	.word	0x40021000
 8002b48:	08008be4 	.word	0x08008be4

08002b4c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	b083      	sub	sp, #12
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
 8002b54:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	220f      	movs	r2, #15
 8002b5a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8002b5c:	4b12      	ldr	r3, [pc, #72]	; (8002ba8 <HAL_RCC_GetClockConfig+0x5c>)
 8002b5e:	689b      	ldr	r3, [r3, #8]
 8002b60:	f003 0203 	and.w	r2, r3, #3
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8002b68:	4b0f      	ldr	r3, [pc, #60]	; (8002ba8 <HAL_RCC_GetClockConfig+0x5c>)
 8002b6a:	689b      	ldr	r3, [r3, #8]
 8002b6c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8002b74:	4b0c      	ldr	r3, [pc, #48]	; (8002ba8 <HAL_RCC_GetClockConfig+0x5c>)
 8002b76:	689b      	ldr	r3, [r3, #8]
 8002b78:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8002b80:	4b09      	ldr	r3, [pc, #36]	; (8002ba8 <HAL_RCC_GetClockConfig+0x5c>)
 8002b82:	689b      	ldr	r3, [r3, #8]
 8002b84:	08db      	lsrs	r3, r3, #3
 8002b86:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8002b8e:	4b07      	ldr	r3, [pc, #28]	; (8002bac <HAL_RCC_GetClockConfig+0x60>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f003 0207 	and.w	r2, r3, #7
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	601a      	str	r2, [r3, #0]
}
 8002b9a:	bf00      	nop
 8002b9c:	370c      	adds	r7, #12
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba4:	4770      	bx	lr
 8002ba6:	bf00      	nop
 8002ba8:	40021000 	.word	0x40021000
 8002bac:	40022000 	.word	0x40022000

08002bb0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b086      	sub	sp, #24
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002bb8:	2300      	movs	r3, #0
 8002bba:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002bbc:	4b2a      	ldr	r3, [pc, #168]	; (8002c68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002bbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bc0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d003      	beq.n	8002bd0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002bc8:	f7ff f9d0 	bl	8001f6c <HAL_PWREx_GetVoltageRange>
 8002bcc:	6178      	str	r0, [r7, #20]
 8002bce:	e014      	b.n	8002bfa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002bd0:	4b25      	ldr	r3, [pc, #148]	; (8002c68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002bd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bd4:	4a24      	ldr	r2, [pc, #144]	; (8002c68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002bd6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002bda:	6593      	str	r3, [r2, #88]	; 0x58
 8002bdc:	4b22      	ldr	r3, [pc, #136]	; (8002c68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002bde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002be0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002be4:	60fb      	str	r3, [r7, #12]
 8002be6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002be8:	f7ff f9c0 	bl	8001f6c <HAL_PWREx_GetVoltageRange>
 8002bec:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002bee:	4b1e      	ldr	r3, [pc, #120]	; (8002c68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002bf0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bf2:	4a1d      	ldr	r2, [pc, #116]	; (8002c68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002bf4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002bf8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002bfa:	697b      	ldr	r3, [r7, #20]
 8002bfc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002c00:	d10b      	bne.n	8002c1a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2b80      	cmp	r3, #128	; 0x80
 8002c06:	d919      	bls.n	8002c3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2ba0      	cmp	r3, #160	; 0xa0
 8002c0c:	d902      	bls.n	8002c14 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002c0e:	2302      	movs	r3, #2
 8002c10:	613b      	str	r3, [r7, #16]
 8002c12:	e013      	b.n	8002c3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002c14:	2301      	movs	r3, #1
 8002c16:	613b      	str	r3, [r7, #16]
 8002c18:	e010      	b.n	8002c3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2b80      	cmp	r3, #128	; 0x80
 8002c1e:	d902      	bls.n	8002c26 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002c20:	2303      	movs	r3, #3
 8002c22:	613b      	str	r3, [r7, #16]
 8002c24:	e00a      	b.n	8002c3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2b80      	cmp	r3, #128	; 0x80
 8002c2a:	d102      	bne.n	8002c32 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002c2c:	2302      	movs	r3, #2
 8002c2e:	613b      	str	r3, [r7, #16]
 8002c30:	e004      	b.n	8002c3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2b70      	cmp	r3, #112	; 0x70
 8002c36:	d101      	bne.n	8002c3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002c38:	2301      	movs	r3, #1
 8002c3a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002c3c:	4b0b      	ldr	r3, [pc, #44]	; (8002c6c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f023 0207 	bic.w	r2, r3, #7
 8002c44:	4909      	ldr	r1, [pc, #36]	; (8002c6c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002c46:	693b      	ldr	r3, [r7, #16]
 8002c48:	4313      	orrs	r3, r2
 8002c4a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002c4c:	4b07      	ldr	r3, [pc, #28]	; (8002c6c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f003 0307 	and.w	r3, r3, #7
 8002c54:	693a      	ldr	r2, [r7, #16]
 8002c56:	429a      	cmp	r2, r3
 8002c58:	d001      	beq.n	8002c5e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	e000      	b.n	8002c60 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002c5e:	2300      	movs	r3, #0
}
 8002c60:	4618      	mov	r0, r3
 8002c62:	3718      	adds	r7, #24
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bd80      	pop	{r7, pc}
 8002c68:	40021000 	.word	0x40021000
 8002c6c:	40022000 	.word	0x40022000

08002c70 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b086      	sub	sp, #24
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002c78:	2300      	movs	r3, #0
 8002c7a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d041      	beq.n	8002d10 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002c90:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002c94:	d02a      	beq.n	8002cec <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002c96:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002c9a:	d824      	bhi.n	8002ce6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002c9c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002ca0:	d008      	beq.n	8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002ca2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002ca6:	d81e      	bhi.n	8002ce6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d00a      	beq.n	8002cc2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002cac:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002cb0:	d010      	beq.n	8002cd4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002cb2:	e018      	b.n	8002ce6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002cb4:	4b86      	ldr	r3, [pc, #536]	; (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002cb6:	68db      	ldr	r3, [r3, #12]
 8002cb8:	4a85      	ldr	r2, [pc, #532]	; (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002cba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002cbe:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002cc0:	e015      	b.n	8002cee <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	3304      	adds	r3, #4
 8002cc6:	2100      	movs	r1, #0
 8002cc8:	4618      	mov	r0, r3
 8002cca:	f000 fabb 	bl	8003244 <RCCEx_PLLSAI1_Config>
 8002cce:	4603      	mov	r3, r0
 8002cd0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002cd2:	e00c      	b.n	8002cee <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	3320      	adds	r3, #32
 8002cd8:	2100      	movs	r1, #0
 8002cda:	4618      	mov	r0, r3
 8002cdc:	f000 fba6 	bl	800342c <RCCEx_PLLSAI2_Config>
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002ce4:	e003      	b.n	8002cee <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	74fb      	strb	r3, [r7, #19]
      break;
 8002cea:	e000      	b.n	8002cee <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002cec:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002cee:	7cfb      	ldrb	r3, [r7, #19]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d10b      	bne.n	8002d0c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002cf4:	4b76      	ldr	r3, [pc, #472]	; (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002cf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cfa:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002d02:	4973      	ldr	r1, [pc, #460]	; (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d04:	4313      	orrs	r3, r2
 8002d06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002d0a:	e001      	b.n	8002d10 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d0c:	7cfb      	ldrb	r3, [r7, #19]
 8002d0e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d041      	beq.n	8002da0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002d20:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002d24:	d02a      	beq.n	8002d7c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002d26:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002d2a:	d824      	bhi.n	8002d76 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002d2c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002d30:	d008      	beq.n	8002d44 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002d32:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002d36:	d81e      	bhi.n	8002d76 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d00a      	beq.n	8002d52 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002d3c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002d40:	d010      	beq.n	8002d64 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002d42:	e018      	b.n	8002d76 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002d44:	4b62      	ldr	r3, [pc, #392]	; (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d46:	68db      	ldr	r3, [r3, #12]
 8002d48:	4a61      	ldr	r2, [pc, #388]	; (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d4a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d4e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002d50:	e015      	b.n	8002d7e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	3304      	adds	r3, #4
 8002d56:	2100      	movs	r1, #0
 8002d58:	4618      	mov	r0, r3
 8002d5a:	f000 fa73 	bl	8003244 <RCCEx_PLLSAI1_Config>
 8002d5e:	4603      	mov	r3, r0
 8002d60:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002d62:	e00c      	b.n	8002d7e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	3320      	adds	r3, #32
 8002d68:	2100      	movs	r1, #0
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	f000 fb5e 	bl	800342c <RCCEx_PLLSAI2_Config>
 8002d70:	4603      	mov	r3, r0
 8002d72:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002d74:	e003      	b.n	8002d7e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002d76:	2301      	movs	r3, #1
 8002d78:	74fb      	strb	r3, [r7, #19]
      break;
 8002d7a:	e000      	b.n	8002d7e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002d7c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002d7e:	7cfb      	ldrb	r3, [r7, #19]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d10b      	bne.n	8002d9c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002d84:	4b52      	ldr	r3, [pc, #328]	; (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d8a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002d92:	494f      	ldr	r1, [pc, #316]	; (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d94:	4313      	orrs	r3, r2
 8002d96:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002d9a:	e001      	b.n	8002da0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d9c:	7cfb      	ldrb	r3, [r7, #19]
 8002d9e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	f000 80a0 	beq.w	8002eee <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002dae:	2300      	movs	r3, #0
 8002db0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002db2:	4b47      	ldr	r3, [pc, #284]	; (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002db4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002db6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d101      	bne.n	8002dc2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	e000      	b.n	8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d00d      	beq.n	8002de4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002dc8:	4b41      	ldr	r3, [pc, #260]	; (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002dca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dcc:	4a40      	ldr	r2, [pc, #256]	; (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002dce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002dd2:	6593      	str	r3, [r2, #88]	; 0x58
 8002dd4:	4b3e      	ldr	r3, [pc, #248]	; (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002dd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dd8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ddc:	60bb      	str	r3, [r7, #8]
 8002dde:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002de0:	2301      	movs	r3, #1
 8002de2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002de4:	4b3b      	ldr	r3, [pc, #236]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	4a3a      	ldr	r2, [pc, #232]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002dea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002dee:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002df0:	f7fe fb8a 	bl	8001508 <HAL_GetTick>
 8002df4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002df6:	e009      	b.n	8002e0c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002df8:	f7fe fb86 	bl	8001508 <HAL_GetTick>
 8002dfc:	4602      	mov	r2, r0
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	1ad3      	subs	r3, r2, r3
 8002e02:	2b02      	cmp	r3, #2
 8002e04:	d902      	bls.n	8002e0c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002e06:	2303      	movs	r3, #3
 8002e08:	74fb      	strb	r3, [r7, #19]
        break;
 8002e0a:	e005      	b.n	8002e18 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002e0c:	4b31      	ldr	r3, [pc, #196]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d0ef      	beq.n	8002df8 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002e18:	7cfb      	ldrb	r3, [r7, #19]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d15c      	bne.n	8002ed8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002e1e:	4b2c      	ldr	r3, [pc, #176]	; (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e20:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e24:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e28:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002e2a:	697b      	ldr	r3, [r7, #20]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d01f      	beq.n	8002e70 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002e36:	697a      	ldr	r2, [r7, #20]
 8002e38:	429a      	cmp	r2, r3
 8002e3a:	d019      	beq.n	8002e70 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002e3c:	4b24      	ldr	r3, [pc, #144]	; (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e42:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e46:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002e48:	4b21      	ldr	r3, [pc, #132]	; (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e4e:	4a20      	ldr	r2, [pc, #128]	; (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e54:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002e58:	4b1d      	ldr	r3, [pc, #116]	; (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e5e:	4a1c      	ldr	r2, [pc, #112]	; (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e60:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e64:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002e68:	4a19      	ldr	r2, [pc, #100]	; (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e6a:	697b      	ldr	r3, [r7, #20]
 8002e6c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002e70:	697b      	ldr	r3, [r7, #20]
 8002e72:	f003 0301 	and.w	r3, r3, #1
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d016      	beq.n	8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e7a:	f7fe fb45 	bl	8001508 <HAL_GetTick>
 8002e7e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e80:	e00b      	b.n	8002e9a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e82:	f7fe fb41 	bl	8001508 <HAL_GetTick>
 8002e86:	4602      	mov	r2, r0
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	1ad3      	subs	r3, r2, r3
 8002e8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e90:	4293      	cmp	r3, r2
 8002e92:	d902      	bls.n	8002e9a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002e94:	2303      	movs	r3, #3
 8002e96:	74fb      	strb	r3, [r7, #19]
            break;
 8002e98:	e006      	b.n	8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e9a:	4b0d      	ldr	r3, [pc, #52]	; (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ea0:	f003 0302 	and.w	r3, r3, #2
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d0ec      	beq.n	8002e82 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002ea8:	7cfb      	ldrb	r3, [r7, #19]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d10c      	bne.n	8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002eae:	4b08      	ldr	r3, [pc, #32]	; (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002eb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002eb4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002ebe:	4904      	ldr	r1, [pc, #16]	; (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ec0:	4313      	orrs	r3, r2
 8002ec2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002ec6:	e009      	b.n	8002edc <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002ec8:	7cfb      	ldrb	r3, [r7, #19]
 8002eca:	74bb      	strb	r3, [r7, #18]
 8002ecc:	e006      	b.n	8002edc <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002ece:	bf00      	nop
 8002ed0:	40021000 	.word	0x40021000
 8002ed4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ed8:	7cfb      	ldrb	r3, [r7, #19]
 8002eda:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002edc:	7c7b      	ldrb	r3, [r7, #17]
 8002ede:	2b01      	cmp	r3, #1
 8002ee0:	d105      	bne.n	8002eee <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ee2:	4b9e      	ldr	r3, [pc, #632]	; (800315c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ee4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ee6:	4a9d      	ldr	r2, [pc, #628]	; (800315c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ee8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002eec:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f003 0301 	and.w	r3, r3, #1
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d00a      	beq.n	8002f10 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002efa:	4b98      	ldr	r3, [pc, #608]	; (800315c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002efc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f00:	f023 0203 	bic.w	r2, r3, #3
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f08:	4994      	ldr	r1, [pc, #592]	; (800315c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f0a:	4313      	orrs	r3, r2
 8002f0c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f003 0302 	and.w	r3, r3, #2
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d00a      	beq.n	8002f32 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002f1c:	4b8f      	ldr	r3, [pc, #572]	; (800315c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f22:	f023 020c 	bic.w	r2, r3, #12
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f2a:	498c      	ldr	r1, [pc, #560]	; (800315c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f2c:	4313      	orrs	r3, r2
 8002f2e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f003 0304 	and.w	r3, r3, #4
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d00a      	beq.n	8002f54 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002f3e:	4b87      	ldr	r3, [pc, #540]	; (800315c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f44:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f4c:	4983      	ldr	r1, [pc, #524]	; (800315c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f4e:	4313      	orrs	r3, r2
 8002f50:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f003 0308 	and.w	r3, r3, #8
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d00a      	beq.n	8002f76 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002f60:	4b7e      	ldr	r3, [pc, #504]	; (800315c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f66:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f6e:	497b      	ldr	r1, [pc, #492]	; (800315c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f70:	4313      	orrs	r3, r2
 8002f72:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f003 0310 	and.w	r3, r3, #16
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d00a      	beq.n	8002f98 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002f82:	4b76      	ldr	r3, [pc, #472]	; (800315c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f88:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f90:	4972      	ldr	r1, [pc, #456]	; (800315c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f92:	4313      	orrs	r3, r2
 8002f94:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f003 0320 	and.w	r3, r3, #32
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d00a      	beq.n	8002fba <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002fa4:	4b6d      	ldr	r3, [pc, #436]	; (800315c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002faa:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002fb2:	496a      	ldr	r1, [pc, #424]	; (800315c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fb4:	4313      	orrs	r3, r2
 8002fb6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d00a      	beq.n	8002fdc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002fc6:	4b65      	ldr	r3, [pc, #404]	; (800315c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fcc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fd4:	4961      	ldr	r1, [pc, #388]	; (800315c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d00a      	beq.n	8002ffe <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002fe8:	4b5c      	ldr	r3, [pc, #368]	; (800315c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fee:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ff6:	4959      	ldr	r1, [pc, #356]	; (800315c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003006:	2b00      	cmp	r3, #0
 8003008:	d00a      	beq.n	8003020 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800300a:	4b54      	ldr	r3, [pc, #336]	; (800315c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800300c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003010:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003018:	4950      	ldr	r1, [pc, #320]	; (800315c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800301a:	4313      	orrs	r3, r2
 800301c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003028:	2b00      	cmp	r3, #0
 800302a:	d00a      	beq.n	8003042 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800302c:	4b4b      	ldr	r3, [pc, #300]	; (800315c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800302e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003032:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800303a:	4948      	ldr	r1, [pc, #288]	; (800315c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800303c:	4313      	orrs	r3, r2
 800303e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800304a:	2b00      	cmp	r3, #0
 800304c:	d00a      	beq.n	8003064 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800304e:	4b43      	ldr	r3, [pc, #268]	; (800315c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003050:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003054:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800305c:	493f      	ldr	r1, [pc, #252]	; (800315c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800305e:	4313      	orrs	r3, r2
 8003060:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800306c:	2b00      	cmp	r3, #0
 800306e:	d028      	beq.n	80030c2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003070:	4b3a      	ldr	r3, [pc, #232]	; (800315c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003072:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003076:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800307e:	4937      	ldr	r1, [pc, #220]	; (800315c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003080:	4313      	orrs	r3, r2
 8003082:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800308a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800308e:	d106      	bne.n	800309e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003090:	4b32      	ldr	r3, [pc, #200]	; (800315c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003092:	68db      	ldr	r3, [r3, #12]
 8003094:	4a31      	ldr	r2, [pc, #196]	; (800315c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003096:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800309a:	60d3      	str	r3, [r2, #12]
 800309c:	e011      	b.n	80030c2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80030a2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80030a6:	d10c      	bne.n	80030c2 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	3304      	adds	r3, #4
 80030ac:	2101      	movs	r1, #1
 80030ae:	4618      	mov	r0, r3
 80030b0:	f000 f8c8 	bl	8003244 <RCCEx_PLLSAI1_Config>
 80030b4:	4603      	mov	r3, r0
 80030b6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80030b8:	7cfb      	ldrb	r3, [r7, #19]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d001      	beq.n	80030c2 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80030be:	7cfb      	ldrb	r3, [r7, #19]
 80030c0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d028      	beq.n	8003120 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80030ce:	4b23      	ldr	r3, [pc, #140]	; (800315c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030d4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030dc:	491f      	ldr	r1, [pc, #124]	; (800315c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030de:	4313      	orrs	r3, r2
 80030e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030e8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80030ec:	d106      	bne.n	80030fc <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80030ee:	4b1b      	ldr	r3, [pc, #108]	; (800315c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030f0:	68db      	ldr	r3, [r3, #12]
 80030f2:	4a1a      	ldr	r2, [pc, #104]	; (800315c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80030f8:	60d3      	str	r3, [r2, #12]
 80030fa:	e011      	b.n	8003120 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003100:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003104:	d10c      	bne.n	8003120 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	3304      	adds	r3, #4
 800310a:	2101      	movs	r1, #1
 800310c:	4618      	mov	r0, r3
 800310e:	f000 f899 	bl	8003244 <RCCEx_PLLSAI1_Config>
 8003112:	4603      	mov	r3, r0
 8003114:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003116:	7cfb      	ldrb	r3, [r7, #19]
 8003118:	2b00      	cmp	r3, #0
 800311a:	d001      	beq.n	8003120 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800311c:	7cfb      	ldrb	r3, [r7, #19]
 800311e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003128:	2b00      	cmp	r3, #0
 800312a:	d02b      	beq.n	8003184 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800312c:	4b0b      	ldr	r3, [pc, #44]	; (800315c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800312e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003132:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800313a:	4908      	ldr	r1, [pc, #32]	; (800315c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800313c:	4313      	orrs	r3, r2
 800313e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003146:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800314a:	d109      	bne.n	8003160 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800314c:	4b03      	ldr	r3, [pc, #12]	; (800315c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800314e:	68db      	ldr	r3, [r3, #12]
 8003150:	4a02      	ldr	r2, [pc, #8]	; (800315c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003152:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003156:	60d3      	str	r3, [r2, #12]
 8003158:	e014      	b.n	8003184 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800315a:	bf00      	nop
 800315c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003164:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003168:	d10c      	bne.n	8003184 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	3304      	adds	r3, #4
 800316e:	2101      	movs	r1, #1
 8003170:	4618      	mov	r0, r3
 8003172:	f000 f867 	bl	8003244 <RCCEx_PLLSAI1_Config>
 8003176:	4603      	mov	r3, r0
 8003178:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800317a:	7cfb      	ldrb	r3, [r7, #19]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d001      	beq.n	8003184 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003180:	7cfb      	ldrb	r3, [r7, #19]
 8003182:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800318c:	2b00      	cmp	r3, #0
 800318e:	d02f      	beq.n	80031f0 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003190:	4b2b      	ldr	r3, [pc, #172]	; (8003240 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003192:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003196:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800319e:	4928      	ldr	r1, [pc, #160]	; (8003240 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80031a0:	4313      	orrs	r3, r2
 80031a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80031aa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80031ae:	d10d      	bne.n	80031cc <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	3304      	adds	r3, #4
 80031b4:	2102      	movs	r1, #2
 80031b6:	4618      	mov	r0, r3
 80031b8:	f000 f844 	bl	8003244 <RCCEx_PLLSAI1_Config>
 80031bc:	4603      	mov	r3, r0
 80031be:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80031c0:	7cfb      	ldrb	r3, [r7, #19]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d014      	beq.n	80031f0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80031c6:	7cfb      	ldrb	r3, [r7, #19]
 80031c8:	74bb      	strb	r3, [r7, #18]
 80031ca:	e011      	b.n	80031f0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80031d0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80031d4:	d10c      	bne.n	80031f0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	3320      	adds	r3, #32
 80031da:	2102      	movs	r1, #2
 80031dc:	4618      	mov	r0, r3
 80031de:	f000 f925 	bl	800342c <RCCEx_PLLSAI2_Config>
 80031e2:	4603      	mov	r3, r0
 80031e4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80031e6:	7cfb      	ldrb	r3, [r7, #19]
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d001      	beq.n	80031f0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80031ec:	7cfb      	ldrb	r3, [r7, #19]
 80031ee:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d00a      	beq.n	8003212 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80031fc:	4b10      	ldr	r3, [pc, #64]	; (8003240 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80031fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003202:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800320a:	490d      	ldr	r1, [pc, #52]	; (8003240 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800320c:	4313      	orrs	r3, r2
 800320e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800321a:	2b00      	cmp	r3, #0
 800321c:	d00b      	beq.n	8003236 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800321e:	4b08      	ldr	r3, [pc, #32]	; (8003240 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003220:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003224:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800322e:	4904      	ldr	r1, [pc, #16]	; (8003240 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003230:	4313      	orrs	r3, r2
 8003232:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003236:	7cbb      	ldrb	r3, [r7, #18]
}
 8003238:	4618      	mov	r0, r3
 800323a:	3718      	adds	r7, #24
 800323c:	46bd      	mov	sp, r7
 800323e:	bd80      	pop	{r7, pc}
 8003240:	40021000 	.word	0x40021000

08003244 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	b084      	sub	sp, #16
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
 800324c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800324e:	2300      	movs	r3, #0
 8003250:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003252:	4b75      	ldr	r3, [pc, #468]	; (8003428 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003254:	68db      	ldr	r3, [r3, #12]
 8003256:	f003 0303 	and.w	r3, r3, #3
 800325a:	2b00      	cmp	r3, #0
 800325c:	d018      	beq.n	8003290 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800325e:	4b72      	ldr	r3, [pc, #456]	; (8003428 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003260:	68db      	ldr	r3, [r3, #12]
 8003262:	f003 0203 	and.w	r2, r3, #3
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	429a      	cmp	r2, r3
 800326c:	d10d      	bne.n	800328a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
       ||
 8003272:	2b00      	cmp	r3, #0
 8003274:	d009      	beq.n	800328a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003276:	4b6c      	ldr	r3, [pc, #432]	; (8003428 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003278:	68db      	ldr	r3, [r3, #12]
 800327a:	091b      	lsrs	r3, r3, #4
 800327c:	f003 0307 	and.w	r3, r3, #7
 8003280:	1c5a      	adds	r2, r3, #1
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	685b      	ldr	r3, [r3, #4]
       ||
 8003286:	429a      	cmp	r2, r3
 8003288:	d047      	beq.n	800331a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800328a:	2301      	movs	r3, #1
 800328c:	73fb      	strb	r3, [r7, #15]
 800328e:	e044      	b.n	800331a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	2b03      	cmp	r3, #3
 8003296:	d018      	beq.n	80032ca <RCCEx_PLLSAI1_Config+0x86>
 8003298:	2b03      	cmp	r3, #3
 800329a:	d825      	bhi.n	80032e8 <RCCEx_PLLSAI1_Config+0xa4>
 800329c:	2b01      	cmp	r3, #1
 800329e:	d002      	beq.n	80032a6 <RCCEx_PLLSAI1_Config+0x62>
 80032a0:	2b02      	cmp	r3, #2
 80032a2:	d009      	beq.n	80032b8 <RCCEx_PLLSAI1_Config+0x74>
 80032a4:	e020      	b.n	80032e8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80032a6:	4b60      	ldr	r3, [pc, #384]	; (8003428 <RCCEx_PLLSAI1_Config+0x1e4>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f003 0302 	and.w	r3, r3, #2
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d11d      	bne.n	80032ee <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80032b2:	2301      	movs	r3, #1
 80032b4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80032b6:	e01a      	b.n	80032ee <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80032b8:	4b5b      	ldr	r3, [pc, #364]	; (8003428 <RCCEx_PLLSAI1_Config+0x1e4>)
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d116      	bne.n	80032f2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80032c4:	2301      	movs	r3, #1
 80032c6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80032c8:	e013      	b.n	80032f2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80032ca:	4b57      	ldr	r3, [pc, #348]	; (8003428 <RCCEx_PLLSAI1_Config+0x1e4>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d10f      	bne.n	80032f6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80032d6:	4b54      	ldr	r3, [pc, #336]	; (8003428 <RCCEx_PLLSAI1_Config+0x1e4>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d109      	bne.n	80032f6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80032e2:	2301      	movs	r3, #1
 80032e4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80032e6:	e006      	b.n	80032f6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80032e8:	2301      	movs	r3, #1
 80032ea:	73fb      	strb	r3, [r7, #15]
      break;
 80032ec:	e004      	b.n	80032f8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80032ee:	bf00      	nop
 80032f0:	e002      	b.n	80032f8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80032f2:	bf00      	nop
 80032f4:	e000      	b.n	80032f8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80032f6:	bf00      	nop
    }

    if(status == HAL_OK)
 80032f8:	7bfb      	ldrb	r3, [r7, #15]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d10d      	bne.n	800331a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80032fe:	4b4a      	ldr	r3, [pc, #296]	; (8003428 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003300:	68db      	ldr	r3, [r3, #12]
 8003302:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6819      	ldr	r1, [r3, #0]
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	3b01      	subs	r3, #1
 8003310:	011b      	lsls	r3, r3, #4
 8003312:	430b      	orrs	r3, r1
 8003314:	4944      	ldr	r1, [pc, #272]	; (8003428 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003316:	4313      	orrs	r3, r2
 8003318:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800331a:	7bfb      	ldrb	r3, [r7, #15]
 800331c:	2b00      	cmp	r3, #0
 800331e:	d17d      	bne.n	800341c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003320:	4b41      	ldr	r3, [pc, #260]	; (8003428 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	4a40      	ldr	r2, [pc, #256]	; (8003428 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003326:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800332a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800332c:	f7fe f8ec 	bl	8001508 <HAL_GetTick>
 8003330:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003332:	e009      	b.n	8003348 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003334:	f7fe f8e8 	bl	8001508 <HAL_GetTick>
 8003338:	4602      	mov	r2, r0
 800333a:	68bb      	ldr	r3, [r7, #8]
 800333c:	1ad3      	subs	r3, r2, r3
 800333e:	2b02      	cmp	r3, #2
 8003340:	d902      	bls.n	8003348 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003342:	2303      	movs	r3, #3
 8003344:	73fb      	strb	r3, [r7, #15]
        break;
 8003346:	e005      	b.n	8003354 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003348:	4b37      	ldr	r3, [pc, #220]	; (8003428 <RCCEx_PLLSAI1_Config+0x1e4>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003350:	2b00      	cmp	r3, #0
 8003352:	d1ef      	bne.n	8003334 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003354:	7bfb      	ldrb	r3, [r7, #15]
 8003356:	2b00      	cmp	r3, #0
 8003358:	d160      	bne.n	800341c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	2b00      	cmp	r3, #0
 800335e:	d111      	bne.n	8003384 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003360:	4b31      	ldr	r3, [pc, #196]	; (8003428 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003362:	691b      	ldr	r3, [r3, #16]
 8003364:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003368:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800336c:	687a      	ldr	r2, [r7, #4]
 800336e:	6892      	ldr	r2, [r2, #8]
 8003370:	0211      	lsls	r1, r2, #8
 8003372:	687a      	ldr	r2, [r7, #4]
 8003374:	68d2      	ldr	r2, [r2, #12]
 8003376:	0912      	lsrs	r2, r2, #4
 8003378:	0452      	lsls	r2, r2, #17
 800337a:	430a      	orrs	r2, r1
 800337c:	492a      	ldr	r1, [pc, #168]	; (8003428 <RCCEx_PLLSAI1_Config+0x1e4>)
 800337e:	4313      	orrs	r3, r2
 8003380:	610b      	str	r3, [r1, #16]
 8003382:	e027      	b.n	80033d4 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	2b01      	cmp	r3, #1
 8003388:	d112      	bne.n	80033b0 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800338a:	4b27      	ldr	r3, [pc, #156]	; (8003428 <RCCEx_PLLSAI1_Config+0x1e4>)
 800338c:	691b      	ldr	r3, [r3, #16]
 800338e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003392:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003396:	687a      	ldr	r2, [r7, #4]
 8003398:	6892      	ldr	r2, [r2, #8]
 800339a:	0211      	lsls	r1, r2, #8
 800339c:	687a      	ldr	r2, [r7, #4]
 800339e:	6912      	ldr	r2, [r2, #16]
 80033a0:	0852      	lsrs	r2, r2, #1
 80033a2:	3a01      	subs	r2, #1
 80033a4:	0552      	lsls	r2, r2, #21
 80033a6:	430a      	orrs	r2, r1
 80033a8:	491f      	ldr	r1, [pc, #124]	; (8003428 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033aa:	4313      	orrs	r3, r2
 80033ac:	610b      	str	r3, [r1, #16]
 80033ae:	e011      	b.n	80033d4 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80033b0:	4b1d      	ldr	r3, [pc, #116]	; (8003428 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033b2:	691b      	ldr	r3, [r3, #16]
 80033b4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80033b8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80033bc:	687a      	ldr	r2, [r7, #4]
 80033be:	6892      	ldr	r2, [r2, #8]
 80033c0:	0211      	lsls	r1, r2, #8
 80033c2:	687a      	ldr	r2, [r7, #4]
 80033c4:	6952      	ldr	r2, [r2, #20]
 80033c6:	0852      	lsrs	r2, r2, #1
 80033c8:	3a01      	subs	r2, #1
 80033ca:	0652      	lsls	r2, r2, #25
 80033cc:	430a      	orrs	r2, r1
 80033ce:	4916      	ldr	r1, [pc, #88]	; (8003428 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033d0:	4313      	orrs	r3, r2
 80033d2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80033d4:	4b14      	ldr	r3, [pc, #80]	; (8003428 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4a13      	ldr	r2, [pc, #76]	; (8003428 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033da:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80033de:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033e0:	f7fe f892 	bl	8001508 <HAL_GetTick>
 80033e4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80033e6:	e009      	b.n	80033fc <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80033e8:	f7fe f88e 	bl	8001508 <HAL_GetTick>
 80033ec:	4602      	mov	r2, r0
 80033ee:	68bb      	ldr	r3, [r7, #8]
 80033f0:	1ad3      	subs	r3, r2, r3
 80033f2:	2b02      	cmp	r3, #2
 80033f4:	d902      	bls.n	80033fc <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80033f6:	2303      	movs	r3, #3
 80033f8:	73fb      	strb	r3, [r7, #15]
          break;
 80033fa:	e005      	b.n	8003408 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80033fc:	4b0a      	ldr	r3, [pc, #40]	; (8003428 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003404:	2b00      	cmp	r3, #0
 8003406:	d0ef      	beq.n	80033e8 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003408:	7bfb      	ldrb	r3, [r7, #15]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d106      	bne.n	800341c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800340e:	4b06      	ldr	r3, [pc, #24]	; (8003428 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003410:	691a      	ldr	r2, [r3, #16]
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	699b      	ldr	r3, [r3, #24]
 8003416:	4904      	ldr	r1, [pc, #16]	; (8003428 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003418:	4313      	orrs	r3, r2
 800341a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800341c:	7bfb      	ldrb	r3, [r7, #15]
}
 800341e:	4618      	mov	r0, r3
 8003420:	3710      	adds	r7, #16
 8003422:	46bd      	mov	sp, r7
 8003424:	bd80      	pop	{r7, pc}
 8003426:	bf00      	nop
 8003428:	40021000 	.word	0x40021000

0800342c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b084      	sub	sp, #16
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
 8003434:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003436:	2300      	movs	r3, #0
 8003438:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800343a:	4b6a      	ldr	r3, [pc, #424]	; (80035e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800343c:	68db      	ldr	r3, [r3, #12]
 800343e:	f003 0303 	and.w	r3, r3, #3
 8003442:	2b00      	cmp	r3, #0
 8003444:	d018      	beq.n	8003478 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003446:	4b67      	ldr	r3, [pc, #412]	; (80035e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003448:	68db      	ldr	r3, [r3, #12]
 800344a:	f003 0203 	and.w	r2, r3, #3
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	429a      	cmp	r2, r3
 8003454:	d10d      	bne.n	8003472 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
       ||
 800345a:	2b00      	cmp	r3, #0
 800345c:	d009      	beq.n	8003472 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800345e:	4b61      	ldr	r3, [pc, #388]	; (80035e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003460:	68db      	ldr	r3, [r3, #12]
 8003462:	091b      	lsrs	r3, r3, #4
 8003464:	f003 0307 	and.w	r3, r3, #7
 8003468:	1c5a      	adds	r2, r3, #1
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	685b      	ldr	r3, [r3, #4]
       ||
 800346e:	429a      	cmp	r2, r3
 8003470:	d047      	beq.n	8003502 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003472:	2301      	movs	r3, #1
 8003474:	73fb      	strb	r3, [r7, #15]
 8003476:	e044      	b.n	8003502 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	2b03      	cmp	r3, #3
 800347e:	d018      	beq.n	80034b2 <RCCEx_PLLSAI2_Config+0x86>
 8003480:	2b03      	cmp	r3, #3
 8003482:	d825      	bhi.n	80034d0 <RCCEx_PLLSAI2_Config+0xa4>
 8003484:	2b01      	cmp	r3, #1
 8003486:	d002      	beq.n	800348e <RCCEx_PLLSAI2_Config+0x62>
 8003488:	2b02      	cmp	r3, #2
 800348a:	d009      	beq.n	80034a0 <RCCEx_PLLSAI2_Config+0x74>
 800348c:	e020      	b.n	80034d0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800348e:	4b55      	ldr	r3, [pc, #340]	; (80035e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f003 0302 	and.w	r3, r3, #2
 8003496:	2b00      	cmp	r3, #0
 8003498:	d11d      	bne.n	80034d6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800349a:	2301      	movs	r3, #1
 800349c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800349e:	e01a      	b.n	80034d6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80034a0:	4b50      	ldr	r3, [pc, #320]	; (80035e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d116      	bne.n	80034da <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80034ac:	2301      	movs	r3, #1
 80034ae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034b0:	e013      	b.n	80034da <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80034b2:	4b4c      	ldr	r3, [pc, #304]	; (80035e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d10f      	bne.n	80034de <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80034be:	4b49      	ldr	r3, [pc, #292]	; (80035e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d109      	bne.n	80034de <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80034ca:	2301      	movs	r3, #1
 80034cc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80034ce:	e006      	b.n	80034de <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80034d0:	2301      	movs	r3, #1
 80034d2:	73fb      	strb	r3, [r7, #15]
      break;
 80034d4:	e004      	b.n	80034e0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80034d6:	bf00      	nop
 80034d8:	e002      	b.n	80034e0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80034da:	bf00      	nop
 80034dc:	e000      	b.n	80034e0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80034de:	bf00      	nop
    }

    if(status == HAL_OK)
 80034e0:	7bfb      	ldrb	r3, [r7, #15]
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d10d      	bne.n	8003502 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80034e6:	4b3f      	ldr	r3, [pc, #252]	; (80035e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034e8:	68db      	ldr	r3, [r3, #12]
 80034ea:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6819      	ldr	r1, [r3, #0]
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	3b01      	subs	r3, #1
 80034f8:	011b      	lsls	r3, r3, #4
 80034fa:	430b      	orrs	r3, r1
 80034fc:	4939      	ldr	r1, [pc, #228]	; (80035e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034fe:	4313      	orrs	r3, r2
 8003500:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003502:	7bfb      	ldrb	r3, [r7, #15]
 8003504:	2b00      	cmp	r3, #0
 8003506:	d167      	bne.n	80035d8 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003508:	4b36      	ldr	r3, [pc, #216]	; (80035e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4a35      	ldr	r2, [pc, #212]	; (80035e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800350e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003512:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003514:	f7fd fff8 	bl	8001508 <HAL_GetTick>
 8003518:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800351a:	e009      	b.n	8003530 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800351c:	f7fd fff4 	bl	8001508 <HAL_GetTick>
 8003520:	4602      	mov	r2, r0
 8003522:	68bb      	ldr	r3, [r7, #8]
 8003524:	1ad3      	subs	r3, r2, r3
 8003526:	2b02      	cmp	r3, #2
 8003528:	d902      	bls.n	8003530 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800352a:	2303      	movs	r3, #3
 800352c:	73fb      	strb	r3, [r7, #15]
        break;
 800352e:	e005      	b.n	800353c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003530:	4b2c      	ldr	r3, [pc, #176]	; (80035e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003538:	2b00      	cmp	r3, #0
 800353a:	d1ef      	bne.n	800351c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800353c:	7bfb      	ldrb	r3, [r7, #15]
 800353e:	2b00      	cmp	r3, #0
 8003540:	d14a      	bne.n	80035d8 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	2b00      	cmp	r3, #0
 8003546:	d111      	bne.n	800356c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003548:	4b26      	ldr	r3, [pc, #152]	; (80035e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800354a:	695b      	ldr	r3, [r3, #20]
 800354c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003550:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003554:	687a      	ldr	r2, [r7, #4]
 8003556:	6892      	ldr	r2, [r2, #8]
 8003558:	0211      	lsls	r1, r2, #8
 800355a:	687a      	ldr	r2, [r7, #4]
 800355c:	68d2      	ldr	r2, [r2, #12]
 800355e:	0912      	lsrs	r2, r2, #4
 8003560:	0452      	lsls	r2, r2, #17
 8003562:	430a      	orrs	r2, r1
 8003564:	491f      	ldr	r1, [pc, #124]	; (80035e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003566:	4313      	orrs	r3, r2
 8003568:	614b      	str	r3, [r1, #20]
 800356a:	e011      	b.n	8003590 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800356c:	4b1d      	ldr	r3, [pc, #116]	; (80035e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800356e:	695b      	ldr	r3, [r3, #20]
 8003570:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003574:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003578:	687a      	ldr	r2, [r7, #4]
 800357a:	6892      	ldr	r2, [r2, #8]
 800357c:	0211      	lsls	r1, r2, #8
 800357e:	687a      	ldr	r2, [r7, #4]
 8003580:	6912      	ldr	r2, [r2, #16]
 8003582:	0852      	lsrs	r2, r2, #1
 8003584:	3a01      	subs	r2, #1
 8003586:	0652      	lsls	r2, r2, #25
 8003588:	430a      	orrs	r2, r1
 800358a:	4916      	ldr	r1, [pc, #88]	; (80035e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800358c:	4313      	orrs	r3, r2
 800358e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003590:	4b14      	ldr	r3, [pc, #80]	; (80035e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	4a13      	ldr	r2, [pc, #76]	; (80035e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003596:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800359a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800359c:	f7fd ffb4 	bl	8001508 <HAL_GetTick>
 80035a0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80035a2:	e009      	b.n	80035b8 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80035a4:	f7fd ffb0 	bl	8001508 <HAL_GetTick>
 80035a8:	4602      	mov	r2, r0
 80035aa:	68bb      	ldr	r3, [r7, #8]
 80035ac:	1ad3      	subs	r3, r2, r3
 80035ae:	2b02      	cmp	r3, #2
 80035b0:	d902      	bls.n	80035b8 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80035b2:	2303      	movs	r3, #3
 80035b4:	73fb      	strb	r3, [r7, #15]
          break;
 80035b6:	e005      	b.n	80035c4 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80035b8:	4b0a      	ldr	r3, [pc, #40]	; (80035e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d0ef      	beq.n	80035a4 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80035c4:	7bfb      	ldrb	r3, [r7, #15]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d106      	bne.n	80035d8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80035ca:	4b06      	ldr	r3, [pc, #24]	; (80035e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035cc:	695a      	ldr	r2, [r3, #20]
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	695b      	ldr	r3, [r3, #20]
 80035d2:	4904      	ldr	r1, [pc, #16]	; (80035e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035d4:	4313      	orrs	r3, r2
 80035d6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80035d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80035da:	4618      	mov	r0, r3
 80035dc:	3710      	adds	r7, #16
 80035de:	46bd      	mov	sp, r7
 80035e0:	bd80      	pop	{r7, pc}
 80035e2:	bf00      	nop
 80035e4:	40021000 	.word	0x40021000

080035e8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b082      	sub	sp, #8
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d101      	bne.n	80035fa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80035f6:	2301      	movs	r3, #1
 80035f8:	e049      	b.n	800368e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003600:	b2db      	uxtb	r3, r3
 8003602:	2b00      	cmp	r3, #0
 8003604:	d106      	bne.n	8003614 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2200      	movs	r2, #0
 800360a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800360e:	6878      	ldr	r0, [r7, #4]
 8003610:	f000 f841 	bl	8003696 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2202      	movs	r2, #2
 8003618:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681a      	ldr	r2, [r3, #0]
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	3304      	adds	r3, #4
 8003624:	4619      	mov	r1, r3
 8003626:	4610      	mov	r0, r2
 8003628:	f000 f9f8 	bl	8003a1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2201      	movs	r2, #1
 8003630:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2201      	movs	r2, #1
 8003638:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2201      	movs	r2, #1
 8003640:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2201      	movs	r2, #1
 8003648:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2201      	movs	r2, #1
 8003650:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2201      	movs	r2, #1
 8003658:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2201      	movs	r2, #1
 8003660:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2201      	movs	r2, #1
 8003668:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2201      	movs	r2, #1
 8003670:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2201      	movs	r2, #1
 8003678:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2201      	movs	r2, #1
 8003680:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2201      	movs	r2, #1
 8003688:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800368c:	2300      	movs	r3, #0
}
 800368e:	4618      	mov	r0, r3
 8003690:	3708      	adds	r7, #8
 8003692:	46bd      	mov	sp, r7
 8003694:	bd80      	pop	{r7, pc}

08003696 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003696:	b480      	push	{r7}
 8003698:	b083      	sub	sp, #12
 800369a:	af00      	add	r7, sp, #0
 800369c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800369e:	bf00      	nop
 80036a0:	370c      	adds	r7, #12
 80036a2:	46bd      	mov	sp, r7
 80036a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a8:	4770      	bx	lr
	...

080036ac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80036ac:	b480      	push	{r7}
 80036ae:	b085      	sub	sp, #20
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036ba:	b2db      	uxtb	r3, r3
 80036bc:	2b01      	cmp	r3, #1
 80036be:	d001      	beq.n	80036c4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80036c0:	2301      	movs	r3, #1
 80036c2:	e04f      	b.n	8003764 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2202      	movs	r2, #2
 80036c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	68da      	ldr	r2, [r3, #12]
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f042 0201 	orr.w	r2, r2, #1
 80036da:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4a23      	ldr	r2, [pc, #140]	; (8003770 <HAL_TIM_Base_Start_IT+0xc4>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d01d      	beq.n	8003722 <HAL_TIM_Base_Start_IT+0x76>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036ee:	d018      	beq.n	8003722 <HAL_TIM_Base_Start_IT+0x76>
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	4a1f      	ldr	r2, [pc, #124]	; (8003774 <HAL_TIM_Base_Start_IT+0xc8>)
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d013      	beq.n	8003722 <HAL_TIM_Base_Start_IT+0x76>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	4a1e      	ldr	r2, [pc, #120]	; (8003778 <HAL_TIM_Base_Start_IT+0xcc>)
 8003700:	4293      	cmp	r3, r2
 8003702:	d00e      	beq.n	8003722 <HAL_TIM_Base_Start_IT+0x76>
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	4a1c      	ldr	r2, [pc, #112]	; (800377c <HAL_TIM_Base_Start_IT+0xd0>)
 800370a:	4293      	cmp	r3, r2
 800370c:	d009      	beq.n	8003722 <HAL_TIM_Base_Start_IT+0x76>
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	4a1b      	ldr	r2, [pc, #108]	; (8003780 <HAL_TIM_Base_Start_IT+0xd4>)
 8003714:	4293      	cmp	r3, r2
 8003716:	d004      	beq.n	8003722 <HAL_TIM_Base_Start_IT+0x76>
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	4a19      	ldr	r2, [pc, #100]	; (8003784 <HAL_TIM_Base_Start_IT+0xd8>)
 800371e:	4293      	cmp	r3, r2
 8003720:	d115      	bne.n	800374e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	689a      	ldr	r2, [r3, #8]
 8003728:	4b17      	ldr	r3, [pc, #92]	; (8003788 <HAL_TIM_Base_Start_IT+0xdc>)
 800372a:	4013      	ands	r3, r2
 800372c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	2b06      	cmp	r3, #6
 8003732:	d015      	beq.n	8003760 <HAL_TIM_Base_Start_IT+0xb4>
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800373a:	d011      	beq.n	8003760 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	681a      	ldr	r2, [r3, #0]
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f042 0201 	orr.w	r2, r2, #1
 800374a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800374c:	e008      	b.n	8003760 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	681a      	ldr	r2, [r3, #0]
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f042 0201 	orr.w	r2, r2, #1
 800375c:	601a      	str	r2, [r3, #0]
 800375e:	e000      	b.n	8003762 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003760:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003762:	2300      	movs	r3, #0
}
 8003764:	4618      	mov	r0, r3
 8003766:	3714      	adds	r7, #20
 8003768:	46bd      	mov	sp, r7
 800376a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376e:	4770      	bx	lr
 8003770:	40012c00 	.word	0x40012c00
 8003774:	40000400 	.word	0x40000400
 8003778:	40000800 	.word	0x40000800
 800377c:	40000c00 	.word	0x40000c00
 8003780:	40013400 	.word	0x40013400
 8003784:	40014000 	.word	0x40014000
 8003788:	00010007 	.word	0x00010007

0800378c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b082      	sub	sp, #8
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	691b      	ldr	r3, [r3, #16]
 800379a:	f003 0302 	and.w	r3, r3, #2
 800379e:	2b02      	cmp	r3, #2
 80037a0:	d122      	bne.n	80037e8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	68db      	ldr	r3, [r3, #12]
 80037a8:	f003 0302 	and.w	r3, r3, #2
 80037ac:	2b02      	cmp	r3, #2
 80037ae:	d11b      	bne.n	80037e8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f06f 0202 	mvn.w	r2, #2
 80037b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2201      	movs	r2, #1
 80037be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	699b      	ldr	r3, [r3, #24]
 80037c6:	f003 0303 	and.w	r3, r3, #3
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d003      	beq.n	80037d6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80037ce:	6878      	ldr	r0, [r7, #4]
 80037d0:	f000 f905 	bl	80039de <HAL_TIM_IC_CaptureCallback>
 80037d4:	e005      	b.n	80037e2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80037d6:	6878      	ldr	r0, [r7, #4]
 80037d8:	f000 f8f7 	bl	80039ca <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037dc:	6878      	ldr	r0, [r7, #4]
 80037de:	f000 f908 	bl	80039f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2200      	movs	r2, #0
 80037e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	691b      	ldr	r3, [r3, #16]
 80037ee:	f003 0304 	and.w	r3, r3, #4
 80037f2:	2b04      	cmp	r3, #4
 80037f4:	d122      	bne.n	800383c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	68db      	ldr	r3, [r3, #12]
 80037fc:	f003 0304 	and.w	r3, r3, #4
 8003800:	2b04      	cmp	r3, #4
 8003802:	d11b      	bne.n	800383c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f06f 0204 	mvn.w	r2, #4
 800380c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2202      	movs	r2, #2
 8003812:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	699b      	ldr	r3, [r3, #24]
 800381a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800381e:	2b00      	cmp	r3, #0
 8003820:	d003      	beq.n	800382a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003822:	6878      	ldr	r0, [r7, #4]
 8003824:	f000 f8db 	bl	80039de <HAL_TIM_IC_CaptureCallback>
 8003828:	e005      	b.n	8003836 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800382a:	6878      	ldr	r0, [r7, #4]
 800382c:	f000 f8cd 	bl	80039ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003830:	6878      	ldr	r0, [r7, #4]
 8003832:	f000 f8de 	bl	80039f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2200      	movs	r2, #0
 800383a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	691b      	ldr	r3, [r3, #16]
 8003842:	f003 0308 	and.w	r3, r3, #8
 8003846:	2b08      	cmp	r3, #8
 8003848:	d122      	bne.n	8003890 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	68db      	ldr	r3, [r3, #12]
 8003850:	f003 0308 	and.w	r3, r3, #8
 8003854:	2b08      	cmp	r3, #8
 8003856:	d11b      	bne.n	8003890 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f06f 0208 	mvn.w	r2, #8
 8003860:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	2204      	movs	r2, #4
 8003866:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	69db      	ldr	r3, [r3, #28]
 800386e:	f003 0303 	and.w	r3, r3, #3
 8003872:	2b00      	cmp	r3, #0
 8003874:	d003      	beq.n	800387e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003876:	6878      	ldr	r0, [r7, #4]
 8003878:	f000 f8b1 	bl	80039de <HAL_TIM_IC_CaptureCallback>
 800387c:	e005      	b.n	800388a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800387e:	6878      	ldr	r0, [r7, #4]
 8003880:	f000 f8a3 	bl	80039ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003884:	6878      	ldr	r0, [r7, #4]
 8003886:	f000 f8b4 	bl	80039f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2200      	movs	r2, #0
 800388e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	691b      	ldr	r3, [r3, #16]
 8003896:	f003 0310 	and.w	r3, r3, #16
 800389a:	2b10      	cmp	r3, #16
 800389c:	d122      	bne.n	80038e4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	68db      	ldr	r3, [r3, #12]
 80038a4:	f003 0310 	and.w	r3, r3, #16
 80038a8:	2b10      	cmp	r3, #16
 80038aa:	d11b      	bne.n	80038e4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f06f 0210 	mvn.w	r2, #16
 80038b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	2208      	movs	r2, #8
 80038ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	69db      	ldr	r3, [r3, #28]
 80038c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d003      	beq.n	80038d2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80038ca:	6878      	ldr	r0, [r7, #4]
 80038cc:	f000 f887 	bl	80039de <HAL_TIM_IC_CaptureCallback>
 80038d0:	e005      	b.n	80038de <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80038d2:	6878      	ldr	r0, [r7, #4]
 80038d4:	f000 f879 	bl	80039ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038d8:	6878      	ldr	r0, [r7, #4]
 80038da:	f000 f88a 	bl	80039f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2200      	movs	r2, #0
 80038e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	691b      	ldr	r3, [r3, #16]
 80038ea:	f003 0301 	and.w	r3, r3, #1
 80038ee:	2b01      	cmp	r3, #1
 80038f0:	d10e      	bne.n	8003910 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	68db      	ldr	r3, [r3, #12]
 80038f8:	f003 0301 	and.w	r3, r3, #1
 80038fc:	2b01      	cmp	r3, #1
 80038fe:	d107      	bne.n	8003910 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f06f 0201 	mvn.w	r2, #1
 8003908:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800390a:	6878      	ldr	r0, [r7, #4]
 800390c:	f7fc ffe8 	bl	80008e0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	691b      	ldr	r3, [r3, #16]
 8003916:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800391a:	2b80      	cmp	r3, #128	; 0x80
 800391c:	d10e      	bne.n	800393c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	68db      	ldr	r3, [r3, #12]
 8003924:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003928:	2b80      	cmp	r3, #128	; 0x80
 800392a:	d107      	bne.n	800393c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003934:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003936:	6878      	ldr	r0, [r7, #4]
 8003938:	f000 f914 	bl	8003b64 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	691b      	ldr	r3, [r3, #16]
 8003942:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003946:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800394a:	d10e      	bne.n	800396a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	68db      	ldr	r3, [r3, #12]
 8003952:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003956:	2b80      	cmp	r3, #128	; 0x80
 8003958:	d107      	bne.n	800396a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003962:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003964:	6878      	ldr	r0, [r7, #4]
 8003966:	f000 f907 	bl	8003b78 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	691b      	ldr	r3, [r3, #16]
 8003970:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003974:	2b40      	cmp	r3, #64	; 0x40
 8003976:	d10e      	bne.n	8003996 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	68db      	ldr	r3, [r3, #12]
 800397e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003982:	2b40      	cmp	r3, #64	; 0x40
 8003984:	d107      	bne.n	8003996 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800398e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003990:	6878      	ldr	r0, [r7, #4]
 8003992:	f000 f838 	bl	8003a06 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	691b      	ldr	r3, [r3, #16]
 800399c:	f003 0320 	and.w	r3, r3, #32
 80039a0:	2b20      	cmp	r3, #32
 80039a2:	d10e      	bne.n	80039c2 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	68db      	ldr	r3, [r3, #12]
 80039aa:	f003 0320 	and.w	r3, r3, #32
 80039ae:	2b20      	cmp	r3, #32
 80039b0:	d107      	bne.n	80039c2 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f06f 0220 	mvn.w	r2, #32
 80039ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80039bc:	6878      	ldr	r0, [r7, #4]
 80039be:	f000 f8c7 	bl	8003b50 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80039c2:	bf00      	nop
 80039c4:	3708      	adds	r7, #8
 80039c6:	46bd      	mov	sp, r7
 80039c8:	bd80      	pop	{r7, pc}

080039ca <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80039ca:	b480      	push	{r7}
 80039cc:	b083      	sub	sp, #12
 80039ce:	af00      	add	r7, sp, #0
 80039d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80039d2:	bf00      	nop
 80039d4:	370c      	adds	r7, #12
 80039d6:	46bd      	mov	sp, r7
 80039d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039dc:	4770      	bx	lr

080039de <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80039de:	b480      	push	{r7}
 80039e0:	b083      	sub	sp, #12
 80039e2:	af00      	add	r7, sp, #0
 80039e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80039e6:	bf00      	nop
 80039e8:	370c      	adds	r7, #12
 80039ea:	46bd      	mov	sp, r7
 80039ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f0:	4770      	bx	lr

080039f2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80039f2:	b480      	push	{r7}
 80039f4:	b083      	sub	sp, #12
 80039f6:	af00      	add	r7, sp, #0
 80039f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80039fa:	bf00      	nop
 80039fc:	370c      	adds	r7, #12
 80039fe:	46bd      	mov	sp, r7
 8003a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a04:	4770      	bx	lr

08003a06 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003a06:	b480      	push	{r7}
 8003a08:	b083      	sub	sp, #12
 8003a0a:	af00      	add	r7, sp, #0
 8003a0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003a0e:	bf00      	nop
 8003a10:	370c      	adds	r7, #12
 8003a12:	46bd      	mov	sp, r7
 8003a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a18:	4770      	bx	lr
	...

08003a1c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	b085      	sub	sp, #20
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
 8003a24:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	4a40      	ldr	r2, [pc, #256]	; (8003b30 <TIM_Base_SetConfig+0x114>)
 8003a30:	4293      	cmp	r3, r2
 8003a32:	d013      	beq.n	8003a5c <TIM_Base_SetConfig+0x40>
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a3a:	d00f      	beq.n	8003a5c <TIM_Base_SetConfig+0x40>
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	4a3d      	ldr	r2, [pc, #244]	; (8003b34 <TIM_Base_SetConfig+0x118>)
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d00b      	beq.n	8003a5c <TIM_Base_SetConfig+0x40>
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	4a3c      	ldr	r2, [pc, #240]	; (8003b38 <TIM_Base_SetConfig+0x11c>)
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d007      	beq.n	8003a5c <TIM_Base_SetConfig+0x40>
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	4a3b      	ldr	r2, [pc, #236]	; (8003b3c <TIM_Base_SetConfig+0x120>)
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d003      	beq.n	8003a5c <TIM_Base_SetConfig+0x40>
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	4a3a      	ldr	r2, [pc, #232]	; (8003b40 <TIM_Base_SetConfig+0x124>)
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d108      	bne.n	8003a6e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a62:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003a64:	683b      	ldr	r3, [r7, #0]
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	68fa      	ldr	r2, [r7, #12]
 8003a6a:	4313      	orrs	r3, r2
 8003a6c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	4a2f      	ldr	r2, [pc, #188]	; (8003b30 <TIM_Base_SetConfig+0x114>)
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d01f      	beq.n	8003ab6 <TIM_Base_SetConfig+0x9a>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a7c:	d01b      	beq.n	8003ab6 <TIM_Base_SetConfig+0x9a>
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	4a2c      	ldr	r2, [pc, #176]	; (8003b34 <TIM_Base_SetConfig+0x118>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d017      	beq.n	8003ab6 <TIM_Base_SetConfig+0x9a>
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	4a2b      	ldr	r2, [pc, #172]	; (8003b38 <TIM_Base_SetConfig+0x11c>)
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d013      	beq.n	8003ab6 <TIM_Base_SetConfig+0x9a>
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	4a2a      	ldr	r2, [pc, #168]	; (8003b3c <TIM_Base_SetConfig+0x120>)
 8003a92:	4293      	cmp	r3, r2
 8003a94:	d00f      	beq.n	8003ab6 <TIM_Base_SetConfig+0x9a>
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	4a29      	ldr	r2, [pc, #164]	; (8003b40 <TIM_Base_SetConfig+0x124>)
 8003a9a:	4293      	cmp	r3, r2
 8003a9c:	d00b      	beq.n	8003ab6 <TIM_Base_SetConfig+0x9a>
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	4a28      	ldr	r2, [pc, #160]	; (8003b44 <TIM_Base_SetConfig+0x128>)
 8003aa2:	4293      	cmp	r3, r2
 8003aa4:	d007      	beq.n	8003ab6 <TIM_Base_SetConfig+0x9a>
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	4a27      	ldr	r2, [pc, #156]	; (8003b48 <TIM_Base_SetConfig+0x12c>)
 8003aaa:	4293      	cmp	r3, r2
 8003aac:	d003      	beq.n	8003ab6 <TIM_Base_SetConfig+0x9a>
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	4a26      	ldr	r2, [pc, #152]	; (8003b4c <TIM_Base_SetConfig+0x130>)
 8003ab2:	4293      	cmp	r3, r2
 8003ab4:	d108      	bne.n	8003ac8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003abc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	68db      	ldr	r3, [r3, #12]
 8003ac2:	68fa      	ldr	r2, [r7, #12]
 8003ac4:	4313      	orrs	r3, r2
 8003ac6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	695b      	ldr	r3, [r3, #20]
 8003ad2:	4313      	orrs	r3, r2
 8003ad4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	68fa      	ldr	r2, [r7, #12]
 8003ada:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003adc:	683b      	ldr	r3, [r7, #0]
 8003ade:	689a      	ldr	r2, [r3, #8]
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	681a      	ldr	r2, [r3, #0]
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	4a10      	ldr	r2, [pc, #64]	; (8003b30 <TIM_Base_SetConfig+0x114>)
 8003af0:	4293      	cmp	r3, r2
 8003af2:	d00f      	beq.n	8003b14 <TIM_Base_SetConfig+0xf8>
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	4a12      	ldr	r2, [pc, #72]	; (8003b40 <TIM_Base_SetConfig+0x124>)
 8003af8:	4293      	cmp	r3, r2
 8003afa:	d00b      	beq.n	8003b14 <TIM_Base_SetConfig+0xf8>
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	4a11      	ldr	r2, [pc, #68]	; (8003b44 <TIM_Base_SetConfig+0x128>)
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d007      	beq.n	8003b14 <TIM_Base_SetConfig+0xf8>
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	4a10      	ldr	r2, [pc, #64]	; (8003b48 <TIM_Base_SetConfig+0x12c>)
 8003b08:	4293      	cmp	r3, r2
 8003b0a:	d003      	beq.n	8003b14 <TIM_Base_SetConfig+0xf8>
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	4a0f      	ldr	r2, [pc, #60]	; (8003b4c <TIM_Base_SetConfig+0x130>)
 8003b10:	4293      	cmp	r3, r2
 8003b12:	d103      	bne.n	8003b1c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	691a      	ldr	r2, [r3, #16]
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2201      	movs	r2, #1
 8003b20:	615a      	str	r2, [r3, #20]
}
 8003b22:	bf00      	nop
 8003b24:	3714      	adds	r7, #20
 8003b26:	46bd      	mov	sp, r7
 8003b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2c:	4770      	bx	lr
 8003b2e:	bf00      	nop
 8003b30:	40012c00 	.word	0x40012c00
 8003b34:	40000400 	.word	0x40000400
 8003b38:	40000800 	.word	0x40000800
 8003b3c:	40000c00 	.word	0x40000c00
 8003b40:	40013400 	.word	0x40013400
 8003b44:	40014000 	.word	0x40014000
 8003b48:	40014400 	.word	0x40014400
 8003b4c:	40014800 	.word	0x40014800

08003b50 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003b50:	b480      	push	{r7}
 8003b52:	b083      	sub	sp, #12
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003b58:	bf00      	nop
 8003b5a:	370c      	adds	r7, #12
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b62:	4770      	bx	lr

08003b64 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003b64:	b480      	push	{r7}
 8003b66:	b083      	sub	sp, #12
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003b6c:	bf00      	nop
 8003b6e:	370c      	adds	r7, #12
 8003b70:	46bd      	mov	sp, r7
 8003b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b76:	4770      	bx	lr

08003b78 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003b78:	b480      	push	{r7}
 8003b7a:	b083      	sub	sp, #12
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003b80:	bf00      	nop
 8003b82:	370c      	adds	r7, #12
 8003b84:	46bd      	mov	sp, r7
 8003b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8a:	4770      	bx	lr

08003b8c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b082      	sub	sp, #8
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d101      	bne.n	8003b9e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	e040      	b.n	8003c20 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d106      	bne.n	8003bb4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2200      	movs	r2, #0
 8003baa:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003bae:	6878      	ldr	r0, [r7, #4]
 8003bb0:	f7fc fed6 	bl	8000960 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2224      	movs	r2, #36	; 0x24
 8003bb8:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	681a      	ldr	r2, [r3, #0]
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f022 0201 	bic.w	r2, r2, #1
 8003bc8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003bca:	6878      	ldr	r0, [r7, #4]
 8003bcc:	f000 fc1c 	bl	8004408 <UART_SetConfig>
 8003bd0:	4603      	mov	r3, r0
 8003bd2:	2b01      	cmp	r3, #1
 8003bd4:	d101      	bne.n	8003bda <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003bd6:	2301      	movs	r3, #1
 8003bd8:	e022      	b.n	8003c20 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d002      	beq.n	8003be8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003be2:	6878      	ldr	r0, [r7, #4]
 8003be4:	f000 fe9a 	bl	800491c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	685a      	ldr	r2, [r3, #4]
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003bf6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	689a      	ldr	r2, [r3, #8]
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003c06:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	681a      	ldr	r2, [r3, #0]
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f042 0201 	orr.w	r2, r2, #1
 8003c16:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003c18:	6878      	ldr	r0, [r7, #4]
 8003c1a:	f000 ff21 	bl	8004a60 <UART_CheckIdleState>
 8003c1e:	4603      	mov	r3, r0
}
 8003c20:	4618      	mov	r0, r3
 8003c22:	3708      	adds	r7, #8
 8003c24:	46bd      	mov	sp, r7
 8003c26:	bd80      	pop	{r7, pc}

08003c28 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b08a      	sub	sp, #40	; 0x28
 8003c2c:	af02      	add	r7, sp, #8
 8003c2e:	60f8      	str	r0, [r7, #12]
 8003c30:	60b9      	str	r1, [r7, #8]
 8003c32:	603b      	str	r3, [r7, #0]
 8003c34:	4613      	mov	r3, r2
 8003c36:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003c3c:	2b20      	cmp	r3, #32
 8003c3e:	f040 8082 	bne.w	8003d46 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c42:	68bb      	ldr	r3, [r7, #8]
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d002      	beq.n	8003c4e <HAL_UART_Transmit+0x26>
 8003c48:	88fb      	ldrh	r3, [r7, #6]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d101      	bne.n	8003c52 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	e07a      	b.n	8003d48 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8003c58:	2b01      	cmp	r3, #1
 8003c5a:	d101      	bne.n	8003c60 <HAL_UART_Transmit+0x38>
 8003c5c:	2302      	movs	r3, #2
 8003c5e:	e073      	b.n	8003d48 <HAL_UART_Transmit+0x120>
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	2201      	movs	r2, #1
 8003c64:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	2221      	movs	r2, #33	; 0x21
 8003c74:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003c76:	f7fd fc47 	bl	8001508 <HAL_GetTick>
 8003c7a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	88fa      	ldrh	r2, [r7, #6]
 8003c80:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	88fa      	ldrh	r2, [r7, #6]
 8003c88:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	689b      	ldr	r3, [r3, #8]
 8003c90:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c94:	d108      	bne.n	8003ca8 <HAL_UART_Transmit+0x80>
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	691b      	ldr	r3, [r3, #16]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d104      	bne.n	8003ca8 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003ca2:	68bb      	ldr	r3, [r7, #8]
 8003ca4:	61bb      	str	r3, [r7, #24]
 8003ca6:	e003      	b.n	8003cb0 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8003ca8:	68bb      	ldr	r3, [r7, #8]
 8003caa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003cac:	2300      	movs	r3, #0
 8003cae:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8003cb8:	e02d      	b.n	8003d16 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	9300      	str	r3, [sp, #0]
 8003cbe:	697b      	ldr	r3, [r7, #20]
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	2180      	movs	r1, #128	; 0x80
 8003cc4:	68f8      	ldr	r0, [r7, #12]
 8003cc6:	f000 ff14 	bl	8004af2 <UART_WaitOnFlagUntilTimeout>
 8003cca:	4603      	mov	r3, r0
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d001      	beq.n	8003cd4 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8003cd0:	2303      	movs	r3, #3
 8003cd2:	e039      	b.n	8003d48 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8003cd4:	69fb      	ldr	r3, [r7, #28]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d10b      	bne.n	8003cf2 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003cda:	69bb      	ldr	r3, [r7, #24]
 8003cdc:	881a      	ldrh	r2, [r3, #0]
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003ce6:	b292      	uxth	r2, r2
 8003ce8:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003cea:	69bb      	ldr	r3, [r7, #24]
 8003cec:	3302      	adds	r3, #2
 8003cee:	61bb      	str	r3, [r7, #24]
 8003cf0:	e008      	b.n	8003d04 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003cf2:	69fb      	ldr	r3, [r7, #28]
 8003cf4:	781a      	ldrb	r2, [r3, #0]
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	b292      	uxth	r2, r2
 8003cfc:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003cfe:	69fb      	ldr	r3, [r7, #28]
 8003d00:	3301      	adds	r3, #1
 8003d02:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003d0a:	b29b      	uxth	r3, r3
 8003d0c:	3b01      	subs	r3, #1
 8003d0e:	b29a      	uxth	r2, r3
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003d1c:	b29b      	uxth	r3, r3
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d1cb      	bne.n	8003cba <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	9300      	str	r3, [sp, #0]
 8003d26:	697b      	ldr	r3, [r7, #20]
 8003d28:	2200      	movs	r2, #0
 8003d2a:	2140      	movs	r1, #64	; 0x40
 8003d2c:	68f8      	ldr	r0, [r7, #12]
 8003d2e:	f000 fee0 	bl	8004af2 <UART_WaitOnFlagUntilTimeout>
 8003d32:	4603      	mov	r3, r0
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d001      	beq.n	8003d3c <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8003d38:	2303      	movs	r3, #3
 8003d3a:	e005      	b.n	8003d48 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	2220      	movs	r2, #32
 8003d40:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8003d42:	2300      	movs	r3, #0
 8003d44:	e000      	b.n	8003d48 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8003d46:	2302      	movs	r3, #2
  }
}
 8003d48:	4618      	mov	r0, r3
 8003d4a:	3720      	adds	r7, #32
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	bd80      	pop	{r7, pc}

08003d50 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b084      	sub	sp, #16
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	60f8      	str	r0, [r7, #12]
 8003d58:	60b9      	str	r1, [r7, #8]
 8003d5a:	4613      	mov	r3, r2
 8003d5c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003d62:	2b20      	cmp	r3, #32
 8003d64:	d166      	bne.n	8003e34 <HAL_UART_Transmit_DMA+0xe4>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d66:	68bb      	ldr	r3, [r7, #8]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d002      	beq.n	8003d72 <HAL_UART_Transmit_DMA+0x22>
 8003d6c:	88fb      	ldrh	r3, [r7, #6]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d101      	bne.n	8003d76 <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 8003d72:	2301      	movs	r3, #1
 8003d74:	e05f      	b.n	8003e36 <HAL_UART_Transmit_DMA+0xe6>
    }

    __HAL_LOCK(huart);
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8003d7c:	2b01      	cmp	r3, #1
 8003d7e:	d101      	bne.n	8003d84 <HAL_UART_Transmit_DMA+0x34>
 8003d80:	2302      	movs	r3, #2
 8003d82:	e058      	b.n	8003e36 <HAL_UART_Transmit_DMA+0xe6>
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	2201      	movs	r2, #1
 8003d88:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	68ba      	ldr	r2, [r7, #8]
 8003d90:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	88fa      	ldrh	r2, [r7, #6]
 8003d96:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	88fa      	ldrh	r2, [r7, #6]
 8003d9e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	2200      	movs	r2, #0
 8003da6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	2221      	movs	r2, #33	; 0x21
 8003dae:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmatx != NULL)
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d02b      	beq.n	8003e10 <HAL_UART_Transmit_DMA+0xc0>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003dbc:	4a20      	ldr	r2, [pc, #128]	; (8003e40 <HAL_UART_Transmit_DMA+0xf0>)
 8003dbe:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003dc4:	4a1f      	ldr	r2, [pc, #124]	; (8003e44 <HAL_UART_Transmit_DMA+0xf4>)
 8003dc6:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003dcc:	4a1e      	ldr	r2, [pc, #120]	; (8003e48 <HAL_UART_Transmit_DMA+0xf8>)
 8003dce:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003de0:	4619      	mov	r1, r3
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	3328      	adds	r3, #40	; 0x28
 8003de8:	461a      	mov	r2, r3
 8003dea:	88fb      	ldrh	r3, [r7, #6]
 8003dec:	f7fd fd32 	bl	8001854 <HAL_DMA_Start_IT>
 8003df0:	4603      	mov	r3, r0
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d00c      	beq.n	8003e10 <HAL_UART_Transmit_DMA+0xc0>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	2210      	movs	r2, #16
 8003dfa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	2200      	movs	r2, #0
 8003e02:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	2220      	movs	r2, #32
 8003e0a:	679a      	str	r2, [r3, #120]	; 0x78

        return HAL_ERROR;
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	e012      	b.n	8003e36 <HAL_UART_Transmit_DMA+0xe6>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	2240      	movs	r2, #64	; 0x40
 8003e16:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	689a      	ldr	r2, [r3, #8]
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003e2e:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8003e30:	2300      	movs	r3, #0
 8003e32:	e000      	b.n	8003e36 <HAL_UART_Transmit_DMA+0xe6>
  }
  else
  {
    return HAL_BUSY;
 8003e34:	2302      	movs	r3, #2
  }
}
 8003e36:	4618      	mov	r0, r3
 8003e38:	3710      	adds	r7, #16
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	bd80      	pop	{r7, pc}
 8003e3e:	bf00      	nop
 8003e40:	08004d4d 	.word	0x08004d4d
 8003e44:	08004da1 	.word	0x08004da1
 8003e48:	08004e8d 	.word	0x08004e8d

08003e4c <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b084      	sub	sp, #16
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	60f8      	str	r0, [r7, #12]
 8003e54:	60b9      	str	r1, [r7, #8]
 8003e56:	4613      	mov	r3, r2
 8003e58:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003e5e:	2b20      	cmp	r3, #32
 8003e60:	d131      	bne.n	8003ec6 <HAL_UART_Receive_DMA+0x7a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e62:	68bb      	ldr	r3, [r7, #8]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d002      	beq.n	8003e6e <HAL_UART_Receive_DMA+0x22>
 8003e68:	88fb      	ldrh	r3, [r7, #6]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d101      	bne.n	8003e72 <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	e02a      	b.n	8003ec8 <HAL_UART_Receive_DMA+0x7c>
    }

    __HAL_LOCK(huart);
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8003e78:	2b01      	cmp	r3, #1
 8003e7a:	d101      	bne.n	8003e80 <HAL_UART_Receive_DMA+0x34>
 8003e7c:	2302      	movs	r3, #2
 8003e7e:	e023      	b.n	8003ec8 <HAL_UART_Receive_DMA+0x7c>
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	2201      	movs	r2, #1
 8003e84:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4a0f      	ldr	r2, [pc, #60]	; (8003ed0 <HAL_UART_Receive_DMA+0x84>)
 8003e94:	4293      	cmp	r3, r2
 8003e96:	d00e      	beq.n	8003eb6 <HAL_UART_Receive_DMA+0x6a>
    {
      /* Check that USART RTOEN bit is set */
      if(READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	685b      	ldr	r3, [r3, #4]
 8003e9e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d007      	beq.n	8003eb6 <HAL_UART_Receive_DMA+0x6a>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	681a      	ldr	r2, [r3, #0]
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003eb4:	601a      	str	r2, [r3, #0]
      }
    }

    return(UART_Start_Receive_DMA(huart, pData, Size));
 8003eb6:	88fb      	ldrh	r3, [r7, #6]
 8003eb8:	461a      	mov	r2, r3
 8003eba:	68b9      	ldr	r1, [r7, #8]
 8003ebc:	68f8      	ldr	r0, [r7, #12]
 8003ebe:	f000 fe95 	bl	8004bec <UART_Start_Receive_DMA>
 8003ec2:	4603      	mov	r3, r0
 8003ec4:	e000      	b.n	8003ec8 <HAL_UART_Receive_DMA+0x7c>
  }
  else
  {
    return HAL_BUSY;
 8003ec6:	2302      	movs	r3, #2
  }
}
 8003ec8:	4618      	mov	r0, r3
 8003eca:	3710      	adds	r7, #16
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	bd80      	pop	{r7, pc}
 8003ed0:	40008000 	.word	0x40008000

08003ed4 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b084      	sub	sp, #16
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003ee0:	60fb      	str	r3, [r7, #12]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003ee6:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	689b      	ldr	r3, [r3, #8]
 8003eee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ef2:	2b80      	cmp	r3, #128	; 0x80
 8003ef4:	d127      	bne.n	8003f46 <HAL_UART_DMAStop+0x72>
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	2b21      	cmp	r3, #33	; 0x21
 8003efa:	d124      	bne.n	8003f46 <HAL_UART_DMAStop+0x72>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	689a      	ldr	r2, [r3, #8]
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003f0a:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d015      	beq.n	8003f40 <HAL_UART_DMAStop+0x6c>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003f18:	4618      	mov	r0, r3
 8003f1a:	f7fd fcfb 	bl	8001914 <HAL_DMA_Abort>
 8003f1e:	4603      	mov	r3, r0
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d00d      	beq.n	8003f40 <HAL_UART_DMAStop+0x6c>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003f28:	4618      	mov	r0, r3
 8003f2a:	f7fd fe21 	bl	8001b70 <HAL_DMA_GetError>
 8003f2e:	4603      	mov	r3, r0
 8003f30:	2b20      	cmp	r3, #32
 8003f32:	d105      	bne.n	8003f40 <HAL_UART_DMAStop+0x6c>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2210      	movs	r2, #16
 8003f38:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8003f3c:	2303      	movs	r3, #3
 8003f3e:	e032      	b.n	8003fa6 <HAL_UART_DMAStop+0xd2>
        }
      }
    }

    UART_EndTxTransfer(huart);
 8003f40:	6878      	ldr	r0, [r7, #4]
 8003f42:	f000 febf 	bl	8004cc4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	689b      	ldr	r3, [r3, #8]
 8003f4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f50:	2b40      	cmp	r3, #64	; 0x40
 8003f52:	d127      	bne.n	8003fa4 <HAL_UART_DMAStop+0xd0>
 8003f54:	68bb      	ldr	r3, [r7, #8]
 8003f56:	2b22      	cmp	r3, #34	; 0x22
 8003f58:	d124      	bne.n	8003fa4 <HAL_UART_DMAStop+0xd0>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	689a      	ldr	r2, [r3, #8]
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003f68:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d015      	beq.n	8003f9e <HAL_UART_DMAStop+0xca>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f76:	4618      	mov	r0, r3
 8003f78:	f7fd fccc 	bl	8001914 <HAL_DMA_Abort>
 8003f7c:	4603      	mov	r3, r0
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d00d      	beq.n	8003f9e <HAL_UART_DMAStop+0xca>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f86:	4618      	mov	r0, r3
 8003f88:	f7fd fdf2 	bl	8001b70 <HAL_DMA_GetError>
 8003f8c:	4603      	mov	r3, r0
 8003f8e:	2b20      	cmp	r3, #32
 8003f90:	d105      	bne.n	8003f9e <HAL_UART_DMAStop+0xca>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	2210      	movs	r2, #16
 8003f96:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8003f9a:	2303      	movs	r3, #3
 8003f9c:	e003      	b.n	8003fa6 <HAL_UART_DMAStop+0xd2>
        }
      }
    }

    UART_EndRxTransfer(huart);
 8003f9e:	6878      	ldr	r0, [r7, #4]
 8003fa0:	f000 fea5 	bl	8004cee <UART_EndRxTransfer>
  }

  return HAL_OK;
 8003fa4:	2300      	movs	r3, #0
}
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	3710      	adds	r7, #16
 8003faa:	46bd      	mov	sp, r7
 8003fac:	bd80      	pop	{r7, pc}
	...

08003fb0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b088      	sub	sp, #32
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	69db      	ldr	r3, [r3, #28]
 8003fbe:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	689b      	ldr	r3, [r3, #8]
 8003fce:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003fd0:	69fa      	ldr	r2, [r7, #28]
 8003fd2:	f640 030f 	movw	r3, #2063	; 0x80f
 8003fd6:	4013      	ands	r3, r2
 8003fd8:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8003fda:	693b      	ldr	r3, [r7, #16]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d113      	bne.n	8004008 <HAL_UART_IRQHandler+0x58>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003fe0:	69fb      	ldr	r3, [r7, #28]
 8003fe2:	f003 0320 	and.w	r3, r3, #32
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d00e      	beq.n	8004008 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003fea:	69bb      	ldr	r3, [r7, #24]
 8003fec:	f003 0320 	and.w	r3, r3, #32
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d009      	beq.n	8004008 <HAL_UART_IRQHandler+0x58>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	f000 81ce 	beq.w	800439a <HAL_UART_IRQHandler+0x3ea>
      {
        huart->RxISR(huart);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004002:	6878      	ldr	r0, [r7, #4]
 8004004:	4798      	blx	r3
      }
      return;
 8004006:	e1c8      	b.n	800439a <HAL_UART_IRQHandler+0x3ea>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8004008:	693b      	ldr	r3, [r7, #16]
 800400a:	2b00      	cmp	r3, #0
 800400c:	f000 80e3 	beq.w	80041d6 <HAL_UART_IRQHandler+0x226>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004010:	697b      	ldr	r3, [r7, #20]
 8004012:	f003 0301 	and.w	r3, r3, #1
 8004016:	2b00      	cmp	r3, #0
 8004018:	d105      	bne.n	8004026 <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800401a:	69ba      	ldr	r2, [r7, #24]
 800401c:	4ba6      	ldr	r3, [pc, #664]	; (80042b8 <HAL_UART_IRQHandler+0x308>)
 800401e:	4013      	ands	r3, r2
 8004020:	2b00      	cmp	r3, #0
 8004022:	f000 80d8 	beq.w	80041d6 <HAL_UART_IRQHandler+0x226>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004026:	69fb      	ldr	r3, [r7, #28]
 8004028:	f003 0301 	and.w	r3, r3, #1
 800402c:	2b00      	cmp	r3, #0
 800402e:	d010      	beq.n	8004052 <HAL_UART_IRQHandler+0xa2>
 8004030:	69bb      	ldr	r3, [r7, #24]
 8004032:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004036:	2b00      	cmp	r3, #0
 8004038:	d00b      	beq.n	8004052 <HAL_UART_IRQHandler+0xa2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	2201      	movs	r2, #1
 8004040:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004048:	f043 0201 	orr.w	r2, r3, #1
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004052:	69fb      	ldr	r3, [r7, #28]
 8004054:	f003 0302 	and.w	r3, r3, #2
 8004058:	2b00      	cmp	r3, #0
 800405a:	d010      	beq.n	800407e <HAL_UART_IRQHandler+0xce>
 800405c:	697b      	ldr	r3, [r7, #20]
 800405e:	f003 0301 	and.w	r3, r3, #1
 8004062:	2b00      	cmp	r3, #0
 8004064:	d00b      	beq.n	800407e <HAL_UART_IRQHandler+0xce>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	2202      	movs	r2, #2
 800406c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004074:	f043 0204 	orr.w	r2, r3, #4
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800407e:	69fb      	ldr	r3, [r7, #28]
 8004080:	f003 0304 	and.w	r3, r3, #4
 8004084:	2b00      	cmp	r3, #0
 8004086:	d010      	beq.n	80040aa <HAL_UART_IRQHandler+0xfa>
 8004088:	697b      	ldr	r3, [r7, #20]
 800408a:	f003 0301 	and.w	r3, r3, #1
 800408e:	2b00      	cmp	r3, #0
 8004090:	d00b      	beq.n	80040aa <HAL_UART_IRQHandler+0xfa>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	2204      	movs	r2, #4
 8004098:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80040a0:	f043 0202 	orr.w	r2, r3, #2
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80040aa:	69fb      	ldr	r3, [r7, #28]
 80040ac:	f003 0308 	and.w	r3, r3, #8
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d015      	beq.n	80040e0 <HAL_UART_IRQHandler+0x130>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80040b4:	69bb      	ldr	r3, [r7, #24]
 80040b6:	f003 0320 	and.w	r3, r3, #32
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d104      	bne.n	80040c8 <HAL_UART_IRQHandler+0x118>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80040be:	697b      	ldr	r3, [r7, #20]
 80040c0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d00b      	beq.n	80040e0 <HAL_UART_IRQHandler+0x130>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	2208      	movs	r2, #8
 80040ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80040d6:	f043 0208 	orr.w	r2, r3, #8
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80040e0:	69fb      	ldr	r3, [r7, #28]
 80040e2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d011      	beq.n	800410e <HAL_UART_IRQHandler+0x15e>
 80040ea:	69bb      	ldr	r3, [r7, #24]
 80040ec:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d00c      	beq.n	800410e <HAL_UART_IRQHandler+0x15e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80040fc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004104:	f043 0220 	orr.w	r2, r3, #32
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004114:	2b00      	cmp	r3, #0
 8004116:	f000 8142 	beq.w	800439e <HAL_UART_IRQHandler+0x3ee>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800411a:	69fb      	ldr	r3, [r7, #28]
 800411c:	f003 0320 	and.w	r3, r3, #32
 8004120:	2b00      	cmp	r3, #0
 8004122:	d00c      	beq.n	800413e <HAL_UART_IRQHandler+0x18e>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004124:	69bb      	ldr	r3, [r7, #24]
 8004126:	f003 0320 	and.w	r3, r3, #32
 800412a:	2b00      	cmp	r3, #0
 800412c:	d007      	beq.n	800413e <HAL_UART_IRQHandler+0x18e>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004132:	2b00      	cmp	r3, #0
 8004134:	d003      	beq.n	800413e <HAL_UART_IRQHandler+0x18e>
        {
          huart->RxISR(huart);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800413a:	6878      	ldr	r0, [r7, #4]
 800413c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004144:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	689b      	ldr	r3, [r3, #8]
 800414c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004150:	2b40      	cmp	r3, #64	; 0x40
 8004152:	d004      	beq.n	800415e <HAL_UART_IRQHandler+0x1ae>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800415a:	2b00      	cmp	r3, #0
 800415c:	d031      	beq.n	80041c2 <HAL_UART_IRQHandler+0x212>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800415e:	6878      	ldr	r0, [r7, #4]
 8004160:	f000 fdc5 	bl	8004cee <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	689b      	ldr	r3, [r3, #8]
 800416a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800416e:	2b40      	cmp	r3, #64	; 0x40
 8004170:	d123      	bne.n	80041ba <HAL_UART_IRQHandler+0x20a>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	689a      	ldr	r2, [r3, #8]
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004180:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004186:	2b00      	cmp	r3, #0
 8004188:	d013      	beq.n	80041b2 <HAL_UART_IRQHandler+0x202>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800418e:	4a4b      	ldr	r2, [pc, #300]	; (80042bc <HAL_UART_IRQHandler+0x30c>)
 8004190:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004196:	4618      	mov	r0, r3
 8004198:	f7fd fbfa 	bl	8001990 <HAL_DMA_Abort_IT>
 800419c:	4603      	mov	r3, r0
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d017      	beq.n	80041d2 <HAL_UART_IRQHandler+0x222>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041a8:	687a      	ldr	r2, [r7, #4]
 80041aa:	6f12      	ldr	r2, [r2, #112]	; 0x70
 80041ac:	4610      	mov	r0, r2
 80041ae:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041b0:	e00f      	b.n	80041d2 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80041b2:	6878      	ldr	r0, [r7, #4]
 80041b4:	f000 f912 	bl	80043dc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041b8:	e00b      	b.n	80041d2 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80041ba:	6878      	ldr	r0, [r7, #4]
 80041bc:	f000 f90e 	bl	80043dc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041c0:	e007      	b.n	80041d2 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80041c2:	6878      	ldr	r0, [r7, #4]
 80041c4:	f000 f90a 	bl	80043dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2200      	movs	r2, #0
 80041cc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 80041d0:	e0e5      	b.n	800439e <HAL_UART_IRQHandler+0x3ee>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041d2:	bf00      	nop
    return;
 80041d4:	e0e3      	b.n	800439e <HAL_UART_IRQHandler+0x3ee>

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041da:	2b01      	cmp	r3, #1
 80041dc:	f040 80a9 	bne.w	8004332 <HAL_UART_IRQHandler+0x382>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 80041e0:	69fb      	ldr	r3, [r7, #28]
 80041e2:	f003 0310 	and.w	r3, r3, #16
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	f000 80a3 	beq.w	8004332 <HAL_UART_IRQHandler+0x382>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 80041ec:	69bb      	ldr	r3, [r7, #24]
 80041ee:	f003 0310 	and.w	r3, r3, #16
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	f000 809d 	beq.w	8004332 <HAL_UART_IRQHandler+0x382>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	2210      	movs	r2, #16
 80041fe:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	689b      	ldr	r3, [r3, #8]
 8004206:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800420a:	2b40      	cmp	r3, #64	; 0x40
 800420c:	d158      	bne.n	80042c0 <HAL_UART_IRQHandler+0x310>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	685b      	ldr	r3, [r3, #4]
 8004216:	813b      	strh	r3, [r7, #8]
      if (  (nb_remaining_rx_data > 0U)
 8004218:	893b      	ldrh	r3, [r7, #8]
 800421a:	2b00      	cmp	r3, #0
 800421c:	f000 80c1 	beq.w	80043a2 <HAL_UART_IRQHandler+0x3f2>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004226:	893a      	ldrh	r2, [r7, #8]
 8004228:	429a      	cmp	r2, r3
 800422a:	f080 80ba 	bcs.w	80043a2 <HAL_UART_IRQHandler+0x3f2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	893a      	ldrh	r2, [r7, #8]
 8004232:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f003 0320 	and.w	r3, r3, #32
 8004242:	2b00      	cmp	r3, #0
 8004244:	d12a      	bne.n	800429c <HAL_UART_IRQHandler+0x2ec>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	681a      	ldr	r2, [r3, #0]
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004254:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	689a      	ldr	r2, [r3, #8]
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f022 0201 	bic.w	r2, r2, #1
 8004264:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	689a      	ldr	r2, [r3, #8]
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004274:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2220      	movs	r2, #32
 800427a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2200      	movs	r2, #0
 8004280:	661a      	str	r2, [r3, #96]	; 0x60

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	681a      	ldr	r2, [r3, #0]
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f022 0210 	bic.w	r2, r2, #16
 8004290:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004296:	4618      	mov	r0, r3
 8004298:	f7fd fb3c 	bl	8001914 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80042a8:	b29b      	uxth	r3, r3
 80042aa:	1ad3      	subs	r3, r2, r3
 80042ac:	b29b      	uxth	r3, r3
 80042ae:	4619      	mov	r1, r3
 80042b0:	6878      	ldr	r0, [r7, #4]
 80042b2:	f000 f89d 	bl	80043f0 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80042b6:	e074      	b.n	80043a2 <HAL_UART_IRQHandler+0x3f2>
 80042b8:	04000120 	.word	0x04000120
 80042bc:	08004f09 	.word	0x08004f09
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80042cc:	b29b      	uxth	r3, r3
 80042ce:	1ad3      	subs	r3, r2, r3
 80042d0:	817b      	strh	r3, [r7, #10]
      if (  (huart->RxXferCount > 0U)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80042d8:	b29b      	uxth	r3, r3
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d063      	beq.n	80043a6 <HAL_UART_IRQHandler+0x3f6>
          &&(nb_rx_data > 0U) )
 80042de:	897b      	ldrh	r3, [r7, #10]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d060      	beq.n	80043a6 <HAL_UART_IRQHandler+0x3f6>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	681a      	ldr	r2, [r3, #0]
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80042f2:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	689a      	ldr	r2, [r3, #8]
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f022 0201 	bic.w	r2, r2, #1
 8004302:	609a      	str	r2, [r3, #8]
#endif

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2220      	movs	r2, #32
 8004308:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	2200      	movs	r2, #0
 800430e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2200      	movs	r2, #0
 8004314:	665a      	str	r2, [r3, #100]	; 0x64

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	681a      	ldr	r2, [r3, #0]
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f022 0210 	bic.w	r2, r2, #16
 8004324:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004326:	897b      	ldrh	r3, [r7, #10]
 8004328:	4619      	mov	r1, r3
 800432a:	6878      	ldr	r0, [r7, #4]
 800432c:	f000 f860 	bl	80043f0 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8004330:	e039      	b.n	80043a6 <HAL_UART_IRQHandler+0x3f6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004332:	69fb      	ldr	r3, [r7, #28]
 8004334:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004338:	2b00      	cmp	r3, #0
 800433a:	d00d      	beq.n	8004358 <HAL_UART_IRQHandler+0x3a8>
 800433c:	697b      	ldr	r3, [r7, #20]
 800433e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004342:	2b00      	cmp	r3, #0
 8004344:	d008      	beq.n	8004358 <HAL_UART_IRQHandler+0x3a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800434e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004350:	6878      	ldr	r0, [r7, #4]
 8004352:	f000 fe08 	bl	8004f66 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004356:	e029      	b.n	80043ac <HAL_UART_IRQHandler+0x3fc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004358:	69fb      	ldr	r3, [r7, #28]
 800435a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800435e:	2b00      	cmp	r3, #0
 8004360:	d00d      	beq.n	800437e <HAL_UART_IRQHandler+0x3ce>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004362:	69bb      	ldr	r3, [r7, #24]
 8004364:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004368:	2b00      	cmp	r3, #0
 800436a:	d008      	beq.n	800437e <HAL_UART_IRQHandler+0x3ce>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004370:	2b00      	cmp	r3, #0
 8004372:	d01a      	beq.n	80043aa <HAL_UART_IRQHandler+0x3fa>
    {
      huart->TxISR(huart);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004378:	6878      	ldr	r0, [r7, #4]
 800437a:	4798      	blx	r3
    }
    return;
 800437c:	e015      	b.n	80043aa <HAL_UART_IRQHandler+0x3fa>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800437e:	69fb      	ldr	r3, [r7, #28]
 8004380:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004384:	2b00      	cmp	r3, #0
 8004386:	d011      	beq.n	80043ac <HAL_UART_IRQHandler+0x3fc>
 8004388:	69bb      	ldr	r3, [r7, #24]
 800438a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800438e:	2b00      	cmp	r3, #0
 8004390:	d00c      	beq.n	80043ac <HAL_UART_IRQHandler+0x3fc>
  {
    UART_EndTransmit_IT(huart);
 8004392:	6878      	ldr	r0, [r7, #4]
 8004394:	f000 fdce 	bl	8004f34 <UART_EndTransmit_IT>
    return;
 8004398:	e008      	b.n	80043ac <HAL_UART_IRQHandler+0x3fc>
      return;
 800439a:	bf00      	nop
 800439c:	e006      	b.n	80043ac <HAL_UART_IRQHandler+0x3fc>
    return;
 800439e:	bf00      	nop
 80043a0:	e004      	b.n	80043ac <HAL_UART_IRQHandler+0x3fc>
      return;
 80043a2:	bf00      	nop
 80043a4:	e002      	b.n	80043ac <HAL_UART_IRQHandler+0x3fc>
      return;
 80043a6:	bf00      	nop
 80043a8:	e000      	b.n	80043ac <HAL_UART_IRQHandler+0x3fc>
    return;
 80043aa:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80043ac:	3720      	adds	r7, #32
 80043ae:	46bd      	mov	sp, r7
 80043b0:	bd80      	pop	{r7, pc}
 80043b2:	bf00      	nop

080043b4 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80043b4:	b480      	push	{r7}
 80043b6:	b083      	sub	sp, #12
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80043bc:	bf00      	nop
 80043be:	370c      	adds	r7, #12
 80043c0:	46bd      	mov	sp, r7
 80043c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c6:	4770      	bx	lr

080043c8 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80043c8:	b480      	push	{r7}
 80043ca:	b083      	sub	sp, #12
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80043d0:	bf00      	nop
 80043d2:	370c      	adds	r7, #12
 80043d4:	46bd      	mov	sp, r7
 80043d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043da:	4770      	bx	lr

080043dc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80043dc:	b480      	push	{r7}
 80043de:	b083      	sub	sp, #12
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80043e4:	bf00      	nop
 80043e6:	370c      	adds	r7, #12
 80043e8:	46bd      	mov	sp, r7
 80043ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ee:	4770      	bx	lr

080043f0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80043f0:	b480      	push	{r7}
 80043f2:	b083      	sub	sp, #12
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
 80043f8:	460b      	mov	r3, r1
 80043fa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80043fc:	bf00      	nop
 80043fe:	370c      	adds	r7, #12
 8004400:	46bd      	mov	sp, r7
 8004402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004406:	4770      	bx	lr

08004408 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004408:	b5b0      	push	{r4, r5, r7, lr}
 800440a:	b088      	sub	sp, #32
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004410:	2300      	movs	r3, #0
 8004412:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	689a      	ldr	r2, [r3, #8]
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	691b      	ldr	r3, [r3, #16]
 800441c:	431a      	orrs	r2, r3
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	695b      	ldr	r3, [r3, #20]
 8004422:	431a      	orrs	r2, r3
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	69db      	ldr	r3, [r3, #28]
 8004428:	4313      	orrs	r3, r2
 800442a:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	681a      	ldr	r2, [r3, #0]
 8004432:	4bad      	ldr	r3, [pc, #692]	; (80046e8 <UART_SetConfig+0x2e0>)
 8004434:	4013      	ands	r3, r2
 8004436:	687a      	ldr	r2, [r7, #4]
 8004438:	6812      	ldr	r2, [r2, #0]
 800443a:	69f9      	ldr	r1, [r7, #28]
 800443c:	430b      	orrs	r3, r1
 800443e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	685b      	ldr	r3, [r3, #4]
 8004446:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	68da      	ldr	r2, [r3, #12]
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	430a      	orrs	r2, r1
 8004454:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	699b      	ldr	r3, [r3, #24]
 800445a:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4aa2      	ldr	r2, [pc, #648]	; (80046ec <UART_SetConfig+0x2e4>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d004      	beq.n	8004470 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6a1b      	ldr	r3, [r3, #32]
 800446a:	69fa      	ldr	r2, [r7, #28]
 800446c:	4313      	orrs	r3, r2
 800446e:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	689b      	ldr	r3, [r3, #8]
 8004476:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	69fa      	ldr	r2, [r7, #28]
 8004480:	430a      	orrs	r2, r1
 8004482:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	4a99      	ldr	r2, [pc, #612]	; (80046f0 <UART_SetConfig+0x2e8>)
 800448a:	4293      	cmp	r3, r2
 800448c:	d121      	bne.n	80044d2 <UART_SetConfig+0xca>
 800448e:	4b99      	ldr	r3, [pc, #612]	; (80046f4 <UART_SetConfig+0x2ec>)
 8004490:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004494:	f003 0303 	and.w	r3, r3, #3
 8004498:	2b03      	cmp	r3, #3
 800449a:	d817      	bhi.n	80044cc <UART_SetConfig+0xc4>
 800449c:	a201      	add	r2, pc, #4	; (adr r2, 80044a4 <UART_SetConfig+0x9c>)
 800449e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044a2:	bf00      	nop
 80044a4:	080044b5 	.word	0x080044b5
 80044a8:	080044c1 	.word	0x080044c1
 80044ac:	080044bb 	.word	0x080044bb
 80044b0:	080044c7 	.word	0x080044c7
 80044b4:	2301      	movs	r3, #1
 80044b6:	76fb      	strb	r3, [r7, #27]
 80044b8:	e0e7      	b.n	800468a <UART_SetConfig+0x282>
 80044ba:	2302      	movs	r3, #2
 80044bc:	76fb      	strb	r3, [r7, #27]
 80044be:	e0e4      	b.n	800468a <UART_SetConfig+0x282>
 80044c0:	2304      	movs	r3, #4
 80044c2:	76fb      	strb	r3, [r7, #27]
 80044c4:	e0e1      	b.n	800468a <UART_SetConfig+0x282>
 80044c6:	2308      	movs	r3, #8
 80044c8:	76fb      	strb	r3, [r7, #27]
 80044ca:	e0de      	b.n	800468a <UART_SetConfig+0x282>
 80044cc:	2310      	movs	r3, #16
 80044ce:	76fb      	strb	r3, [r7, #27]
 80044d0:	e0db      	b.n	800468a <UART_SetConfig+0x282>
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	4a88      	ldr	r2, [pc, #544]	; (80046f8 <UART_SetConfig+0x2f0>)
 80044d8:	4293      	cmp	r3, r2
 80044da:	d132      	bne.n	8004542 <UART_SetConfig+0x13a>
 80044dc:	4b85      	ldr	r3, [pc, #532]	; (80046f4 <UART_SetConfig+0x2ec>)
 80044de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044e2:	f003 030c 	and.w	r3, r3, #12
 80044e6:	2b0c      	cmp	r3, #12
 80044e8:	d828      	bhi.n	800453c <UART_SetConfig+0x134>
 80044ea:	a201      	add	r2, pc, #4	; (adr r2, 80044f0 <UART_SetConfig+0xe8>)
 80044ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044f0:	08004525 	.word	0x08004525
 80044f4:	0800453d 	.word	0x0800453d
 80044f8:	0800453d 	.word	0x0800453d
 80044fc:	0800453d 	.word	0x0800453d
 8004500:	08004531 	.word	0x08004531
 8004504:	0800453d 	.word	0x0800453d
 8004508:	0800453d 	.word	0x0800453d
 800450c:	0800453d 	.word	0x0800453d
 8004510:	0800452b 	.word	0x0800452b
 8004514:	0800453d 	.word	0x0800453d
 8004518:	0800453d 	.word	0x0800453d
 800451c:	0800453d 	.word	0x0800453d
 8004520:	08004537 	.word	0x08004537
 8004524:	2300      	movs	r3, #0
 8004526:	76fb      	strb	r3, [r7, #27]
 8004528:	e0af      	b.n	800468a <UART_SetConfig+0x282>
 800452a:	2302      	movs	r3, #2
 800452c:	76fb      	strb	r3, [r7, #27]
 800452e:	e0ac      	b.n	800468a <UART_SetConfig+0x282>
 8004530:	2304      	movs	r3, #4
 8004532:	76fb      	strb	r3, [r7, #27]
 8004534:	e0a9      	b.n	800468a <UART_SetConfig+0x282>
 8004536:	2308      	movs	r3, #8
 8004538:	76fb      	strb	r3, [r7, #27]
 800453a:	e0a6      	b.n	800468a <UART_SetConfig+0x282>
 800453c:	2310      	movs	r3, #16
 800453e:	76fb      	strb	r3, [r7, #27]
 8004540:	e0a3      	b.n	800468a <UART_SetConfig+0x282>
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	4a6d      	ldr	r2, [pc, #436]	; (80046fc <UART_SetConfig+0x2f4>)
 8004548:	4293      	cmp	r3, r2
 800454a:	d120      	bne.n	800458e <UART_SetConfig+0x186>
 800454c:	4b69      	ldr	r3, [pc, #420]	; (80046f4 <UART_SetConfig+0x2ec>)
 800454e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004552:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004556:	2b30      	cmp	r3, #48	; 0x30
 8004558:	d013      	beq.n	8004582 <UART_SetConfig+0x17a>
 800455a:	2b30      	cmp	r3, #48	; 0x30
 800455c:	d814      	bhi.n	8004588 <UART_SetConfig+0x180>
 800455e:	2b20      	cmp	r3, #32
 8004560:	d009      	beq.n	8004576 <UART_SetConfig+0x16e>
 8004562:	2b20      	cmp	r3, #32
 8004564:	d810      	bhi.n	8004588 <UART_SetConfig+0x180>
 8004566:	2b00      	cmp	r3, #0
 8004568:	d002      	beq.n	8004570 <UART_SetConfig+0x168>
 800456a:	2b10      	cmp	r3, #16
 800456c:	d006      	beq.n	800457c <UART_SetConfig+0x174>
 800456e:	e00b      	b.n	8004588 <UART_SetConfig+0x180>
 8004570:	2300      	movs	r3, #0
 8004572:	76fb      	strb	r3, [r7, #27]
 8004574:	e089      	b.n	800468a <UART_SetConfig+0x282>
 8004576:	2302      	movs	r3, #2
 8004578:	76fb      	strb	r3, [r7, #27]
 800457a:	e086      	b.n	800468a <UART_SetConfig+0x282>
 800457c:	2304      	movs	r3, #4
 800457e:	76fb      	strb	r3, [r7, #27]
 8004580:	e083      	b.n	800468a <UART_SetConfig+0x282>
 8004582:	2308      	movs	r3, #8
 8004584:	76fb      	strb	r3, [r7, #27]
 8004586:	e080      	b.n	800468a <UART_SetConfig+0x282>
 8004588:	2310      	movs	r3, #16
 800458a:	76fb      	strb	r3, [r7, #27]
 800458c:	e07d      	b.n	800468a <UART_SetConfig+0x282>
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	4a5b      	ldr	r2, [pc, #364]	; (8004700 <UART_SetConfig+0x2f8>)
 8004594:	4293      	cmp	r3, r2
 8004596:	d120      	bne.n	80045da <UART_SetConfig+0x1d2>
 8004598:	4b56      	ldr	r3, [pc, #344]	; (80046f4 <UART_SetConfig+0x2ec>)
 800459a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800459e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80045a2:	2bc0      	cmp	r3, #192	; 0xc0
 80045a4:	d013      	beq.n	80045ce <UART_SetConfig+0x1c6>
 80045a6:	2bc0      	cmp	r3, #192	; 0xc0
 80045a8:	d814      	bhi.n	80045d4 <UART_SetConfig+0x1cc>
 80045aa:	2b80      	cmp	r3, #128	; 0x80
 80045ac:	d009      	beq.n	80045c2 <UART_SetConfig+0x1ba>
 80045ae:	2b80      	cmp	r3, #128	; 0x80
 80045b0:	d810      	bhi.n	80045d4 <UART_SetConfig+0x1cc>
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d002      	beq.n	80045bc <UART_SetConfig+0x1b4>
 80045b6:	2b40      	cmp	r3, #64	; 0x40
 80045b8:	d006      	beq.n	80045c8 <UART_SetConfig+0x1c0>
 80045ba:	e00b      	b.n	80045d4 <UART_SetConfig+0x1cc>
 80045bc:	2300      	movs	r3, #0
 80045be:	76fb      	strb	r3, [r7, #27]
 80045c0:	e063      	b.n	800468a <UART_SetConfig+0x282>
 80045c2:	2302      	movs	r3, #2
 80045c4:	76fb      	strb	r3, [r7, #27]
 80045c6:	e060      	b.n	800468a <UART_SetConfig+0x282>
 80045c8:	2304      	movs	r3, #4
 80045ca:	76fb      	strb	r3, [r7, #27]
 80045cc:	e05d      	b.n	800468a <UART_SetConfig+0x282>
 80045ce:	2308      	movs	r3, #8
 80045d0:	76fb      	strb	r3, [r7, #27]
 80045d2:	e05a      	b.n	800468a <UART_SetConfig+0x282>
 80045d4:	2310      	movs	r3, #16
 80045d6:	76fb      	strb	r3, [r7, #27]
 80045d8:	e057      	b.n	800468a <UART_SetConfig+0x282>
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4a49      	ldr	r2, [pc, #292]	; (8004704 <UART_SetConfig+0x2fc>)
 80045e0:	4293      	cmp	r3, r2
 80045e2:	d125      	bne.n	8004630 <UART_SetConfig+0x228>
 80045e4:	4b43      	ldr	r3, [pc, #268]	; (80046f4 <UART_SetConfig+0x2ec>)
 80045e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80045ee:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80045f2:	d017      	beq.n	8004624 <UART_SetConfig+0x21c>
 80045f4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80045f8:	d817      	bhi.n	800462a <UART_SetConfig+0x222>
 80045fa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80045fe:	d00b      	beq.n	8004618 <UART_SetConfig+0x210>
 8004600:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004604:	d811      	bhi.n	800462a <UART_SetConfig+0x222>
 8004606:	2b00      	cmp	r3, #0
 8004608:	d003      	beq.n	8004612 <UART_SetConfig+0x20a>
 800460a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800460e:	d006      	beq.n	800461e <UART_SetConfig+0x216>
 8004610:	e00b      	b.n	800462a <UART_SetConfig+0x222>
 8004612:	2300      	movs	r3, #0
 8004614:	76fb      	strb	r3, [r7, #27]
 8004616:	e038      	b.n	800468a <UART_SetConfig+0x282>
 8004618:	2302      	movs	r3, #2
 800461a:	76fb      	strb	r3, [r7, #27]
 800461c:	e035      	b.n	800468a <UART_SetConfig+0x282>
 800461e:	2304      	movs	r3, #4
 8004620:	76fb      	strb	r3, [r7, #27]
 8004622:	e032      	b.n	800468a <UART_SetConfig+0x282>
 8004624:	2308      	movs	r3, #8
 8004626:	76fb      	strb	r3, [r7, #27]
 8004628:	e02f      	b.n	800468a <UART_SetConfig+0x282>
 800462a:	2310      	movs	r3, #16
 800462c:	76fb      	strb	r3, [r7, #27]
 800462e:	e02c      	b.n	800468a <UART_SetConfig+0x282>
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	4a2d      	ldr	r2, [pc, #180]	; (80046ec <UART_SetConfig+0x2e4>)
 8004636:	4293      	cmp	r3, r2
 8004638:	d125      	bne.n	8004686 <UART_SetConfig+0x27e>
 800463a:	4b2e      	ldr	r3, [pc, #184]	; (80046f4 <UART_SetConfig+0x2ec>)
 800463c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004640:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004644:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004648:	d017      	beq.n	800467a <UART_SetConfig+0x272>
 800464a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800464e:	d817      	bhi.n	8004680 <UART_SetConfig+0x278>
 8004650:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004654:	d00b      	beq.n	800466e <UART_SetConfig+0x266>
 8004656:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800465a:	d811      	bhi.n	8004680 <UART_SetConfig+0x278>
 800465c:	2b00      	cmp	r3, #0
 800465e:	d003      	beq.n	8004668 <UART_SetConfig+0x260>
 8004660:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004664:	d006      	beq.n	8004674 <UART_SetConfig+0x26c>
 8004666:	e00b      	b.n	8004680 <UART_SetConfig+0x278>
 8004668:	2300      	movs	r3, #0
 800466a:	76fb      	strb	r3, [r7, #27]
 800466c:	e00d      	b.n	800468a <UART_SetConfig+0x282>
 800466e:	2302      	movs	r3, #2
 8004670:	76fb      	strb	r3, [r7, #27]
 8004672:	e00a      	b.n	800468a <UART_SetConfig+0x282>
 8004674:	2304      	movs	r3, #4
 8004676:	76fb      	strb	r3, [r7, #27]
 8004678:	e007      	b.n	800468a <UART_SetConfig+0x282>
 800467a:	2308      	movs	r3, #8
 800467c:	76fb      	strb	r3, [r7, #27]
 800467e:	e004      	b.n	800468a <UART_SetConfig+0x282>
 8004680:	2310      	movs	r3, #16
 8004682:	76fb      	strb	r3, [r7, #27]
 8004684:	e001      	b.n	800468a <UART_SetConfig+0x282>
 8004686:	2310      	movs	r3, #16
 8004688:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	4a17      	ldr	r2, [pc, #92]	; (80046ec <UART_SetConfig+0x2e4>)
 8004690:	4293      	cmp	r3, r2
 8004692:	f040 8087 	bne.w	80047a4 <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004696:	7efb      	ldrb	r3, [r7, #27]
 8004698:	2b08      	cmp	r3, #8
 800469a:	d837      	bhi.n	800470c <UART_SetConfig+0x304>
 800469c:	a201      	add	r2, pc, #4	; (adr r2, 80046a4 <UART_SetConfig+0x29c>)
 800469e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046a2:	bf00      	nop
 80046a4:	080046c9 	.word	0x080046c9
 80046a8:	0800470d 	.word	0x0800470d
 80046ac:	080046d1 	.word	0x080046d1
 80046b0:	0800470d 	.word	0x0800470d
 80046b4:	080046d7 	.word	0x080046d7
 80046b8:	0800470d 	.word	0x0800470d
 80046bc:	0800470d 	.word	0x0800470d
 80046c0:	0800470d 	.word	0x0800470d
 80046c4:	080046df 	.word	0x080046df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80046c8:	f7fe fa14 	bl	8002af4 <HAL_RCC_GetPCLK1Freq>
 80046cc:	6178      	str	r0, [r7, #20]
        break;
 80046ce:	e022      	b.n	8004716 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80046d0:	4b0d      	ldr	r3, [pc, #52]	; (8004708 <UART_SetConfig+0x300>)
 80046d2:	617b      	str	r3, [r7, #20]
        break;
 80046d4:	e01f      	b.n	8004716 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80046d6:	f7fe f975 	bl	80029c4 <HAL_RCC_GetSysClockFreq>
 80046da:	6178      	str	r0, [r7, #20]
        break;
 80046dc:	e01b      	b.n	8004716 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80046de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80046e2:	617b      	str	r3, [r7, #20]
        break;
 80046e4:	e017      	b.n	8004716 <UART_SetConfig+0x30e>
 80046e6:	bf00      	nop
 80046e8:	efff69f3 	.word	0xefff69f3
 80046ec:	40008000 	.word	0x40008000
 80046f0:	40013800 	.word	0x40013800
 80046f4:	40021000 	.word	0x40021000
 80046f8:	40004400 	.word	0x40004400
 80046fc:	40004800 	.word	0x40004800
 8004700:	40004c00 	.word	0x40004c00
 8004704:	40005000 	.word	0x40005000
 8004708:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800470c:	2300      	movs	r3, #0
 800470e:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004710:	2301      	movs	r3, #1
 8004712:	76bb      	strb	r3, [r7, #26]
        break;
 8004714:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004716:	697b      	ldr	r3, [r7, #20]
 8004718:	2b00      	cmp	r3, #0
 800471a:	f000 80f1 	beq.w	8004900 <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	685a      	ldr	r2, [r3, #4]
 8004722:	4613      	mov	r3, r2
 8004724:	005b      	lsls	r3, r3, #1
 8004726:	4413      	add	r3, r2
 8004728:	697a      	ldr	r2, [r7, #20]
 800472a:	429a      	cmp	r2, r3
 800472c:	d305      	bcc.n	800473a <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	685b      	ldr	r3, [r3, #4]
 8004732:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004734:	697a      	ldr	r2, [r7, #20]
 8004736:	429a      	cmp	r2, r3
 8004738:	d902      	bls.n	8004740 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 800473a:	2301      	movs	r3, #1
 800473c:	76bb      	strb	r3, [r7, #26]
 800473e:	e0df      	b.n	8004900 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004740:	697b      	ldr	r3, [r7, #20]
 8004742:	4618      	mov	r0, r3
 8004744:	f04f 0100 	mov.w	r1, #0
 8004748:	f04f 0200 	mov.w	r2, #0
 800474c:	f04f 0300 	mov.w	r3, #0
 8004750:	020b      	lsls	r3, r1, #8
 8004752:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004756:	0202      	lsls	r2, r0, #8
 8004758:	6879      	ldr	r1, [r7, #4]
 800475a:	6849      	ldr	r1, [r1, #4]
 800475c:	0849      	lsrs	r1, r1, #1
 800475e:	4608      	mov	r0, r1
 8004760:	f04f 0100 	mov.w	r1, #0
 8004764:	1814      	adds	r4, r2, r0
 8004766:	eb43 0501 	adc.w	r5, r3, r1
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	685b      	ldr	r3, [r3, #4]
 800476e:	461a      	mov	r2, r3
 8004770:	f04f 0300 	mov.w	r3, #0
 8004774:	4620      	mov	r0, r4
 8004776:	4629      	mov	r1, r5
 8004778:	f7fb fd82 	bl	8000280 <__aeabi_uldivmod>
 800477c:	4602      	mov	r2, r0
 800477e:	460b      	mov	r3, r1
 8004780:	4613      	mov	r3, r2
 8004782:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004784:	693b      	ldr	r3, [r7, #16]
 8004786:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800478a:	d308      	bcc.n	800479e <UART_SetConfig+0x396>
 800478c:	693b      	ldr	r3, [r7, #16]
 800478e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004792:	d204      	bcs.n	800479e <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	693a      	ldr	r2, [r7, #16]
 800479a:	60da      	str	r2, [r3, #12]
 800479c:	e0b0      	b.n	8004900 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 800479e:	2301      	movs	r3, #1
 80047a0:	76bb      	strb	r3, [r7, #26]
 80047a2:	e0ad      	b.n	8004900 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	69db      	ldr	r3, [r3, #28]
 80047a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80047ac:	d15c      	bne.n	8004868 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 80047ae:	7efb      	ldrb	r3, [r7, #27]
 80047b0:	2b08      	cmp	r3, #8
 80047b2:	d828      	bhi.n	8004806 <UART_SetConfig+0x3fe>
 80047b4:	a201      	add	r2, pc, #4	; (adr r2, 80047bc <UART_SetConfig+0x3b4>)
 80047b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047ba:	bf00      	nop
 80047bc:	080047e1 	.word	0x080047e1
 80047c0:	080047e9 	.word	0x080047e9
 80047c4:	080047f1 	.word	0x080047f1
 80047c8:	08004807 	.word	0x08004807
 80047cc:	080047f7 	.word	0x080047f7
 80047d0:	08004807 	.word	0x08004807
 80047d4:	08004807 	.word	0x08004807
 80047d8:	08004807 	.word	0x08004807
 80047dc:	080047ff 	.word	0x080047ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80047e0:	f7fe f988 	bl	8002af4 <HAL_RCC_GetPCLK1Freq>
 80047e4:	6178      	str	r0, [r7, #20]
        break;
 80047e6:	e013      	b.n	8004810 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80047e8:	f7fe f99a 	bl	8002b20 <HAL_RCC_GetPCLK2Freq>
 80047ec:	6178      	str	r0, [r7, #20]
        break;
 80047ee:	e00f      	b.n	8004810 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80047f0:	4b49      	ldr	r3, [pc, #292]	; (8004918 <UART_SetConfig+0x510>)
 80047f2:	617b      	str	r3, [r7, #20]
        break;
 80047f4:	e00c      	b.n	8004810 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80047f6:	f7fe f8e5 	bl	80029c4 <HAL_RCC_GetSysClockFreq>
 80047fa:	6178      	str	r0, [r7, #20]
        break;
 80047fc:	e008      	b.n	8004810 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80047fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004802:	617b      	str	r3, [r7, #20]
        break;
 8004804:	e004      	b.n	8004810 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8004806:	2300      	movs	r3, #0
 8004808:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800480a:	2301      	movs	r3, #1
 800480c:	76bb      	strb	r3, [r7, #26]
        break;
 800480e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004810:	697b      	ldr	r3, [r7, #20]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d074      	beq.n	8004900 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004816:	697b      	ldr	r3, [r7, #20]
 8004818:	005a      	lsls	r2, r3, #1
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	685b      	ldr	r3, [r3, #4]
 800481e:	085b      	lsrs	r3, r3, #1
 8004820:	441a      	add	r2, r3
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	685b      	ldr	r3, [r3, #4]
 8004826:	fbb2 f3f3 	udiv	r3, r2, r3
 800482a:	b29b      	uxth	r3, r3
 800482c:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800482e:	693b      	ldr	r3, [r7, #16]
 8004830:	2b0f      	cmp	r3, #15
 8004832:	d916      	bls.n	8004862 <UART_SetConfig+0x45a>
 8004834:	693b      	ldr	r3, [r7, #16]
 8004836:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800483a:	d212      	bcs.n	8004862 <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800483c:	693b      	ldr	r3, [r7, #16]
 800483e:	b29b      	uxth	r3, r3
 8004840:	f023 030f 	bic.w	r3, r3, #15
 8004844:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004846:	693b      	ldr	r3, [r7, #16]
 8004848:	085b      	lsrs	r3, r3, #1
 800484a:	b29b      	uxth	r3, r3
 800484c:	f003 0307 	and.w	r3, r3, #7
 8004850:	b29a      	uxth	r2, r3
 8004852:	89fb      	ldrh	r3, [r7, #14]
 8004854:	4313      	orrs	r3, r2
 8004856:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	89fa      	ldrh	r2, [r7, #14]
 800485e:	60da      	str	r2, [r3, #12]
 8004860:	e04e      	b.n	8004900 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8004862:	2301      	movs	r3, #1
 8004864:	76bb      	strb	r3, [r7, #26]
 8004866:	e04b      	b.n	8004900 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004868:	7efb      	ldrb	r3, [r7, #27]
 800486a:	2b08      	cmp	r3, #8
 800486c:	d827      	bhi.n	80048be <UART_SetConfig+0x4b6>
 800486e:	a201      	add	r2, pc, #4	; (adr r2, 8004874 <UART_SetConfig+0x46c>)
 8004870:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004874:	08004899 	.word	0x08004899
 8004878:	080048a1 	.word	0x080048a1
 800487c:	080048a9 	.word	0x080048a9
 8004880:	080048bf 	.word	0x080048bf
 8004884:	080048af 	.word	0x080048af
 8004888:	080048bf 	.word	0x080048bf
 800488c:	080048bf 	.word	0x080048bf
 8004890:	080048bf 	.word	0x080048bf
 8004894:	080048b7 	.word	0x080048b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004898:	f7fe f92c 	bl	8002af4 <HAL_RCC_GetPCLK1Freq>
 800489c:	6178      	str	r0, [r7, #20]
        break;
 800489e:	e013      	b.n	80048c8 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80048a0:	f7fe f93e 	bl	8002b20 <HAL_RCC_GetPCLK2Freq>
 80048a4:	6178      	str	r0, [r7, #20]
        break;
 80048a6:	e00f      	b.n	80048c8 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80048a8:	4b1b      	ldr	r3, [pc, #108]	; (8004918 <UART_SetConfig+0x510>)
 80048aa:	617b      	str	r3, [r7, #20]
        break;
 80048ac:	e00c      	b.n	80048c8 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80048ae:	f7fe f889 	bl	80029c4 <HAL_RCC_GetSysClockFreq>
 80048b2:	6178      	str	r0, [r7, #20]
        break;
 80048b4:	e008      	b.n	80048c8 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80048b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80048ba:	617b      	str	r3, [r7, #20]
        break;
 80048bc:	e004      	b.n	80048c8 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 80048be:	2300      	movs	r3, #0
 80048c0:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80048c2:	2301      	movs	r3, #1
 80048c4:	76bb      	strb	r3, [r7, #26]
        break;
 80048c6:	bf00      	nop
    }

    if (pclk != 0U)
 80048c8:	697b      	ldr	r3, [r7, #20]
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d018      	beq.n	8004900 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	685b      	ldr	r3, [r3, #4]
 80048d2:	085a      	lsrs	r2, r3, #1
 80048d4:	697b      	ldr	r3, [r7, #20]
 80048d6:	441a      	add	r2, r3
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80048e0:	b29b      	uxth	r3, r3
 80048e2:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80048e4:	693b      	ldr	r3, [r7, #16]
 80048e6:	2b0f      	cmp	r3, #15
 80048e8:	d908      	bls.n	80048fc <UART_SetConfig+0x4f4>
 80048ea:	693b      	ldr	r3, [r7, #16]
 80048ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80048f0:	d204      	bcs.n	80048fc <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	693a      	ldr	r2, [r7, #16]
 80048f8:	60da      	str	r2, [r3, #12]
 80048fa:	e001      	b.n	8004900 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 80048fc:	2301      	movs	r3, #1
 80048fe:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2200      	movs	r2, #0
 8004904:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	2200      	movs	r2, #0
 800490a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800490c:	7ebb      	ldrb	r3, [r7, #26]
}
 800490e:	4618      	mov	r0, r3
 8004910:	3720      	adds	r7, #32
 8004912:	46bd      	mov	sp, r7
 8004914:	bdb0      	pop	{r4, r5, r7, pc}
 8004916:	bf00      	nop
 8004918:	00f42400 	.word	0x00f42400

0800491c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800491c:	b480      	push	{r7}
 800491e:	b083      	sub	sp, #12
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004928:	f003 0301 	and.w	r3, r3, #1
 800492c:	2b00      	cmp	r3, #0
 800492e:	d00a      	beq.n	8004946 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	685b      	ldr	r3, [r3, #4]
 8004936:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	430a      	orrs	r2, r1
 8004944:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800494a:	f003 0302 	and.w	r3, r3, #2
 800494e:	2b00      	cmp	r3, #0
 8004950:	d00a      	beq.n	8004968 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	685b      	ldr	r3, [r3, #4]
 8004958:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	430a      	orrs	r2, r1
 8004966:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800496c:	f003 0304 	and.w	r3, r3, #4
 8004970:	2b00      	cmp	r3, #0
 8004972:	d00a      	beq.n	800498a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	685b      	ldr	r3, [r3, #4]
 800497a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	430a      	orrs	r2, r1
 8004988:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800498e:	f003 0308 	and.w	r3, r3, #8
 8004992:	2b00      	cmp	r3, #0
 8004994:	d00a      	beq.n	80049ac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	685b      	ldr	r3, [r3, #4]
 800499c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	430a      	orrs	r2, r1
 80049aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049b0:	f003 0310 	and.w	r3, r3, #16
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d00a      	beq.n	80049ce <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	689b      	ldr	r3, [r3, #8]
 80049be:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	430a      	orrs	r2, r1
 80049cc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049d2:	f003 0320 	and.w	r3, r3, #32
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d00a      	beq.n	80049f0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	689b      	ldr	r3, [r3, #8]
 80049e0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	430a      	orrs	r2, r1
 80049ee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d01a      	beq.n	8004a32 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	685b      	ldr	r3, [r3, #4]
 8004a02:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	430a      	orrs	r2, r1
 8004a10:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a16:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004a1a:	d10a      	bne.n	8004a32 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	685b      	ldr	r3, [r3, #4]
 8004a22:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	430a      	orrs	r2, r1
 8004a30:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d00a      	beq.n	8004a54 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	685b      	ldr	r3, [r3, #4]
 8004a44:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	430a      	orrs	r2, r1
 8004a52:	605a      	str	r2, [r3, #4]
  }
}
 8004a54:	bf00      	nop
 8004a56:	370c      	adds	r7, #12
 8004a58:	46bd      	mov	sp, r7
 8004a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5e:	4770      	bx	lr

08004a60 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	b086      	sub	sp, #24
 8004a64:	af02      	add	r7, sp, #8
 8004a66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004a70:	f7fc fd4a 	bl	8001508 <HAL_GetTick>
 8004a74:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f003 0308 	and.w	r3, r3, #8
 8004a80:	2b08      	cmp	r3, #8
 8004a82:	d10e      	bne.n	8004aa2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004a84:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004a88:	9300      	str	r3, [sp, #0]
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004a92:	6878      	ldr	r0, [r7, #4]
 8004a94:	f000 f82d 	bl	8004af2 <UART_WaitOnFlagUntilTimeout>
 8004a98:	4603      	mov	r3, r0
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d001      	beq.n	8004aa2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004a9e:	2303      	movs	r3, #3
 8004aa0:	e023      	b.n	8004aea <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f003 0304 	and.w	r3, r3, #4
 8004aac:	2b04      	cmp	r3, #4
 8004aae:	d10e      	bne.n	8004ace <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004ab0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004ab4:	9300      	str	r3, [sp, #0]
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	2200      	movs	r2, #0
 8004aba:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004abe:	6878      	ldr	r0, [r7, #4]
 8004ac0:	f000 f817 	bl	8004af2 <UART_WaitOnFlagUntilTimeout>
 8004ac4:	4603      	mov	r3, r0
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d001      	beq.n	8004ace <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004aca:	2303      	movs	r3, #3
 8004acc:	e00d      	b.n	8004aea <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	2220      	movs	r2, #32
 8004ad2:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2220      	movs	r2, #32
 8004ad8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	2200      	movs	r2, #0
 8004ade:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8004ae8:	2300      	movs	r3, #0
}
 8004aea:	4618      	mov	r0, r3
 8004aec:	3710      	adds	r7, #16
 8004aee:	46bd      	mov	sp, r7
 8004af0:	bd80      	pop	{r7, pc}

08004af2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004af2:	b580      	push	{r7, lr}
 8004af4:	b084      	sub	sp, #16
 8004af6:	af00      	add	r7, sp, #0
 8004af8:	60f8      	str	r0, [r7, #12]
 8004afa:	60b9      	str	r1, [r7, #8]
 8004afc:	603b      	str	r3, [r7, #0]
 8004afe:	4613      	mov	r3, r2
 8004b00:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b02:	e05e      	b.n	8004bc2 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b04:	69bb      	ldr	r3, [r7, #24]
 8004b06:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004b0a:	d05a      	beq.n	8004bc2 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b0c:	f7fc fcfc 	bl	8001508 <HAL_GetTick>
 8004b10:	4602      	mov	r2, r0
 8004b12:	683b      	ldr	r3, [r7, #0]
 8004b14:	1ad3      	subs	r3, r2, r3
 8004b16:	69ba      	ldr	r2, [r7, #24]
 8004b18:	429a      	cmp	r2, r3
 8004b1a:	d302      	bcc.n	8004b22 <UART_WaitOnFlagUntilTimeout+0x30>
 8004b1c:	69bb      	ldr	r3, [r7, #24]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d11b      	bne.n	8004b5a <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	681a      	ldr	r2, [r3, #0]
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004b30:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	689a      	ldr	r2, [r3, #8]
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f022 0201 	bic.w	r2, r2, #1
 8004b40:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	2220      	movs	r2, #32
 8004b46:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	2220      	movs	r2, #32
 8004b4c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	2200      	movs	r2, #0
 8004b52:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8004b56:	2303      	movs	r3, #3
 8004b58:	e043      	b.n	8004be2 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f003 0304 	and.w	r3, r3, #4
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d02c      	beq.n	8004bc2 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	69db      	ldr	r3, [r3, #28]
 8004b6e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004b72:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004b76:	d124      	bne.n	8004bc2 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004b80:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	681a      	ldr	r2, [r3, #0]
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004b90:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	689a      	ldr	r2, [r3, #8]
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f022 0201 	bic.w	r2, r2, #1
 8004ba0:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	2220      	movs	r2, #32
 8004ba6:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	2220      	movs	r2, #32
 8004bac:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	2220      	movs	r2, #32
 8004bb2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	2200      	movs	r2, #0
 8004bba:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8004bbe:	2303      	movs	r3, #3
 8004bc0:	e00f      	b.n	8004be2 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	69da      	ldr	r2, [r3, #28]
 8004bc8:	68bb      	ldr	r3, [r7, #8]
 8004bca:	4013      	ands	r3, r2
 8004bcc:	68ba      	ldr	r2, [r7, #8]
 8004bce:	429a      	cmp	r2, r3
 8004bd0:	bf0c      	ite	eq
 8004bd2:	2301      	moveq	r3, #1
 8004bd4:	2300      	movne	r3, #0
 8004bd6:	b2db      	uxtb	r3, r3
 8004bd8:	461a      	mov	r2, r3
 8004bda:	79fb      	ldrb	r3, [r7, #7]
 8004bdc:	429a      	cmp	r2, r3
 8004bde:	d091      	beq.n	8004b04 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004be0:	2300      	movs	r3, #0
}
 8004be2:	4618      	mov	r0, r3
 8004be4:	3710      	adds	r7, #16
 8004be6:	46bd      	mov	sp, r7
 8004be8:	bd80      	pop	{r7, pc}
	...

08004bec <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b084      	sub	sp, #16
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	60f8      	str	r0, [r7, #12]
 8004bf4:	60b9      	str	r1, [r7, #8]
 8004bf6:	4613      	mov	r3, r2
 8004bf8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	68ba      	ldr	r2, [r7, #8]
 8004bfe:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	88fa      	ldrh	r2, [r7, #6]
 8004c04:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	2222      	movs	r2, #34	; 0x22
 8004c14:	67da      	str	r2, [r3, #124]	; 0x7c

  if (huart->hdmarx != NULL)
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d02b      	beq.n	8004c76 <UART_Start_Receive_DMA+0x8a>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c22:	4a25      	ldr	r2, [pc, #148]	; (8004cb8 <UART_Start_Receive_DMA+0xcc>)
 8004c24:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c2a:	4a24      	ldr	r2, [pc, #144]	; (8004cbc <UART_Start_Receive_DMA+0xd0>)
 8004c2c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c32:	4a23      	ldr	r2, [pc, #140]	; (8004cc0 <UART_Start_Receive_DMA+0xd4>)
 8004c34:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	6f18      	ldr	r0, [r3, #112]	; 0x70
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	3324      	adds	r3, #36	; 0x24
 8004c48:	4619      	mov	r1, r3
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c4e:	461a      	mov	r2, r3
 8004c50:	88fb      	ldrh	r3, [r7, #6]
 8004c52:	f7fc fdff 	bl	8001854 <HAL_DMA_Start_IT>
 8004c56:	4603      	mov	r3, r0
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d00c      	beq.n	8004c76 <UART_Start_Receive_DMA+0x8a>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	2210      	movs	r2, #16
 8004c60:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	2200      	movs	r2, #0
 8004c68:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	2220      	movs	r2, #32
 8004c70:	679a      	str	r2, [r3, #120]	; 0x78

      return HAL_ERROR;
 8004c72:	2301      	movs	r3, #1
 8004c74:	e01c      	b.n	8004cb0 <UART_Start_Receive_DMA+0xc4>
    }
  }
  __HAL_UNLOCK(huart);
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	2200      	movs	r2, #0
 8004c7a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	681a      	ldr	r2, [r3, #0]
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004c8c:	601a      	str	r2, [r3, #0]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	689a      	ldr	r2, [r3, #8]
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f042 0201 	orr.w	r2, r2, #1
 8004c9c:	609a      	str	r2, [r3, #8]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	689a      	ldr	r2, [r3, #8]
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004cac:	609a      	str	r2, [r3, #8]

  return HAL_OK;
 8004cae:	2300      	movs	r3, #0
}
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	3710      	adds	r7, #16
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	bd80      	pop	{r7, pc}
 8004cb8:	08004dbd 	.word	0x08004dbd
 8004cbc:	08004e55 	.word	0x08004e55
 8004cc0:	08004e8d 	.word	0x08004e8d

08004cc4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004cc4:	b480      	push	{r7}
 8004cc6:	b083      	sub	sp, #12
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	681a      	ldr	r2, [r3, #0]
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8004cda:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2220      	movs	r2, #32
 8004ce0:	679a      	str	r2, [r3, #120]	; 0x78
}
 8004ce2:	bf00      	nop
 8004ce4:	370c      	adds	r7, #12
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cec:	4770      	bx	lr

08004cee <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004cee:	b480      	push	{r7}
 8004cf0:	b083      	sub	sp, #12
 8004cf2:	af00      	add	r7, sp, #0
 8004cf4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	681a      	ldr	r2, [r3, #0]
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004d04:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	689a      	ldr	r2, [r3, #8]
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f022 0201 	bic.w	r2, r2, #1
 8004d14:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d1a:	2b01      	cmp	r3, #1
 8004d1c:	d107      	bne.n	8004d2e <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	681a      	ldr	r2, [r3, #0]
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f022 0210 	bic.w	r2, r2, #16
 8004d2c:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	2220      	movs	r2, #32
 8004d32:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2200      	movs	r2, #0
 8004d38:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	665a      	str	r2, [r3, #100]	; 0x64
}
 8004d40:	bf00      	nop
 8004d42:	370c      	adds	r7, #12
 8004d44:	46bd      	mov	sp, r7
 8004d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4a:	4770      	bx	lr

08004d4c <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	b084      	sub	sp, #16
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d58:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f003 0320 	and.w	r3, r3, #32
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d114      	bne.n	8004d92 <UART_DMATransmitCplt+0x46>
  {
    huart->TxXferCount = 0U;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	689a      	ldr	r2, [r3, #8]
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004d7e:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	681a      	ldr	r2, [r3, #0]
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004d8e:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004d90:	e002      	b.n	8004d98 <UART_DMATransmitCplt+0x4c>
    HAL_UART_TxCpltCallback(huart);
 8004d92:	68f8      	ldr	r0, [r7, #12]
 8004d94:	f7fc fb4e 	bl	8001434 <HAL_UART_TxCpltCallback>
}
 8004d98:	bf00      	nop
 8004d9a:	3710      	adds	r7, #16
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	bd80      	pop	{r7, pc}

08004da0 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b084      	sub	sp, #16
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dac:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8004dae:	68f8      	ldr	r0, [r7, #12]
 8004db0:	f7ff fb00 	bl	80043b4 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004db4:	bf00      	nop
 8004db6:	3710      	adds	r7, #16
 8004db8:	46bd      	mov	sp, r7
 8004dba:	bd80      	pop	{r7, pc}

08004dbc <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004dbc:	b580      	push	{r7, lr}
 8004dbe:	b084      	sub	sp, #16
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dc8:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f003 0320 	and.w	r3, r3, #32
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d12a      	bne.n	8004e2e <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	2200      	movs	r2, #0
 8004ddc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	681a      	ldr	r2, [r3, #0]
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004dee:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	689a      	ldr	r2, [r3, #8]
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f022 0201 	bic.w	r2, r2, #1
 8004dfe:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	689a      	ldr	r2, [r3, #8]
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e0e:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	2220      	movs	r2, #32
 8004e14:	67da      	str	r2, [r3, #124]	; 0x7c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e1a:	2b01      	cmp	r3, #1
 8004e1c:	d107      	bne.n	8004e2e <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	681a      	ldr	r2, [r3, #0]
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f022 0210 	bic.w	r2, r2, #16
 8004e2c:	601a      	str	r2, [r3, #0]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e32:	2b01      	cmp	r3, #1
 8004e34:	d107      	bne.n	8004e46 <UART_DMAReceiveCplt+0x8a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004e3c:	4619      	mov	r1, r3
 8004e3e:	68f8      	ldr	r0, [r7, #12]
 8004e40:	f7ff fad6 	bl	80043f0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004e44:	e002      	b.n	8004e4c <UART_DMAReceiveCplt+0x90>
    HAL_UART_RxCpltCallback(huart);
 8004e46:	68f8      	ldr	r0, [r7, #12]
 8004e48:	f7fc fada 	bl	8001400 <HAL_UART_RxCpltCallback>
}
 8004e4c:	bf00      	nop
 8004e4e:	3710      	adds	r7, #16
 8004e50:	46bd      	mov	sp, r7
 8004e52:	bd80      	pop	{r7, pc}

08004e54 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	b084      	sub	sp, #16
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e60:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e66:	2b01      	cmp	r3, #1
 8004e68:	d109      	bne.n	8004e7e <UART_DMARxHalfCplt+0x2a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004e70:	085b      	lsrs	r3, r3, #1
 8004e72:	b29b      	uxth	r3, r3
 8004e74:	4619      	mov	r1, r3
 8004e76:	68f8      	ldr	r0, [r7, #12]
 8004e78:	f7ff faba 	bl	80043f0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004e7c:	e002      	b.n	8004e84 <UART_DMARxHalfCplt+0x30>
    HAL_UART_RxHalfCpltCallback(huart);
 8004e7e:	68f8      	ldr	r0, [r7, #12]
 8004e80:	f7ff faa2 	bl	80043c8 <HAL_UART_RxHalfCpltCallback>
}
 8004e84:	bf00      	nop
 8004e86:	3710      	adds	r7, #16
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	bd80      	pop	{r7, pc}

08004e8c <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	b086      	sub	sp, #24
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e98:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8004e9a:	697b      	ldr	r3, [r7, #20]
 8004e9c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004e9e:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8004ea0:	697b      	ldr	r3, [r7, #20]
 8004ea2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004ea4:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8004ea6:	697b      	ldr	r3, [r7, #20]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	689b      	ldr	r3, [r3, #8]
 8004eac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004eb0:	2b80      	cmp	r3, #128	; 0x80
 8004eb2:	d109      	bne.n	8004ec8 <UART_DMAError+0x3c>
 8004eb4:	693b      	ldr	r3, [r7, #16]
 8004eb6:	2b21      	cmp	r3, #33	; 0x21
 8004eb8:	d106      	bne.n	8004ec8 <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8004eba:	697b      	ldr	r3, [r7, #20]
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 8004ec2:	6978      	ldr	r0, [r7, #20]
 8004ec4:	f7ff fefe 	bl	8004cc4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8004ec8:	697b      	ldr	r3, [r7, #20]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	689b      	ldr	r3, [r3, #8]
 8004ece:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ed2:	2b40      	cmp	r3, #64	; 0x40
 8004ed4:	d109      	bne.n	8004eea <UART_DMAError+0x5e>
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	2b22      	cmp	r3, #34	; 0x22
 8004eda:	d106      	bne.n	8004eea <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8004edc:	697b      	ldr	r3, [r7, #20]
 8004ede:	2200      	movs	r2, #0
 8004ee0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8004ee4:	6978      	ldr	r0, [r7, #20]
 8004ee6:	f7ff ff02 	bl	8004cee <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004eea:	697b      	ldr	r3, [r7, #20]
 8004eec:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004ef0:	f043 0210 	orr.w	r2, r3, #16
 8004ef4:	697b      	ldr	r3, [r7, #20]
 8004ef6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004efa:	6978      	ldr	r0, [r7, #20]
 8004efc:	f7ff fa6e 	bl	80043dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004f00:	bf00      	nop
 8004f02:	3718      	adds	r7, #24
 8004f04:	46bd      	mov	sp, r7
 8004f06:	bd80      	pop	{r7, pc}

08004f08 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b084      	sub	sp, #16
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f14:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	2200      	movs	r2, #0
 8004f1a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	2200      	movs	r2, #0
 8004f22:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004f26:	68f8      	ldr	r0, [r7, #12]
 8004f28:	f7ff fa58 	bl	80043dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004f2c:	bf00      	nop
 8004f2e:	3710      	adds	r7, #16
 8004f30:	46bd      	mov	sp, r7
 8004f32:	bd80      	pop	{r7, pc}

08004f34 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b082      	sub	sp, #8
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	681a      	ldr	r2, [r3, #0]
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f4a:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2220      	movs	r2, #32
 8004f50:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	2200      	movs	r2, #0
 8004f56:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004f58:	6878      	ldr	r0, [r7, #4]
 8004f5a:	f7fc fa6b 	bl	8001434 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004f5e:	bf00      	nop
 8004f60:	3708      	adds	r7, #8
 8004f62:	46bd      	mov	sp, r7
 8004f64:	bd80      	pop	{r7, pc}

08004f66 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004f66:	b480      	push	{r7}
 8004f68:	b083      	sub	sp, #12
 8004f6a:	af00      	add	r7, sp, #0
 8004f6c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004f6e:	bf00      	nop
 8004f70:	370c      	adds	r7, #12
 8004f72:	46bd      	mov	sp, r7
 8004f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f78:	4770      	bx	lr
	...

08004f7c <__NVIC_SetPriority>:
{
 8004f7c:	b480      	push	{r7}
 8004f7e:	b083      	sub	sp, #12
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	4603      	mov	r3, r0
 8004f84:	6039      	str	r1, [r7, #0]
 8004f86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004f88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	db0a      	blt.n	8004fa6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	b2da      	uxtb	r2, r3
 8004f94:	490c      	ldr	r1, [pc, #48]	; (8004fc8 <__NVIC_SetPriority+0x4c>)
 8004f96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f9a:	0112      	lsls	r2, r2, #4
 8004f9c:	b2d2      	uxtb	r2, r2
 8004f9e:	440b      	add	r3, r1
 8004fa0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004fa4:	e00a      	b.n	8004fbc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	b2da      	uxtb	r2, r3
 8004faa:	4908      	ldr	r1, [pc, #32]	; (8004fcc <__NVIC_SetPriority+0x50>)
 8004fac:	79fb      	ldrb	r3, [r7, #7]
 8004fae:	f003 030f 	and.w	r3, r3, #15
 8004fb2:	3b04      	subs	r3, #4
 8004fb4:	0112      	lsls	r2, r2, #4
 8004fb6:	b2d2      	uxtb	r2, r2
 8004fb8:	440b      	add	r3, r1
 8004fba:	761a      	strb	r2, [r3, #24]
}
 8004fbc:	bf00      	nop
 8004fbe:	370c      	adds	r7, #12
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc6:	4770      	bx	lr
 8004fc8:	e000e100 	.word	0xe000e100
 8004fcc:	e000ed00 	.word	0xe000ed00

08004fd0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004fd4:	4b05      	ldr	r3, [pc, #20]	; (8004fec <SysTick_Handler+0x1c>)
 8004fd6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8004fd8:	f001 fcfe 	bl	80069d8 <xTaskGetSchedulerState>
 8004fdc:	4603      	mov	r3, r0
 8004fde:	2b01      	cmp	r3, #1
 8004fe0:	d001      	beq.n	8004fe6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8004fe2:	f002 fae9 	bl	80075b8 <xPortSysTickHandler>
  }
}
 8004fe6:	bf00      	nop
 8004fe8:	bd80      	pop	{r7, pc}
 8004fea:	bf00      	nop
 8004fec:	e000e010 	.word	0xe000e010

08004ff0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004ff4:	2100      	movs	r1, #0
 8004ff6:	f06f 0004 	mvn.w	r0, #4
 8004ffa:	f7ff ffbf 	bl	8004f7c <__NVIC_SetPriority>
#endif
}
 8004ffe:	bf00      	nop
 8005000:	bd80      	pop	{r7, pc}
	...

08005004 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005004:	b480      	push	{r7}
 8005006:	b083      	sub	sp, #12
 8005008:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800500a:	f3ef 8305 	mrs	r3, IPSR
 800500e:	603b      	str	r3, [r7, #0]
  return(result);
 8005010:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005012:	2b00      	cmp	r3, #0
 8005014:	d003      	beq.n	800501e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8005016:	f06f 0305 	mvn.w	r3, #5
 800501a:	607b      	str	r3, [r7, #4]
 800501c:	e00c      	b.n	8005038 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800501e:	4b0a      	ldr	r3, [pc, #40]	; (8005048 <osKernelInitialize+0x44>)
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	2b00      	cmp	r3, #0
 8005024:	d105      	bne.n	8005032 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8005026:	4b08      	ldr	r3, [pc, #32]	; (8005048 <osKernelInitialize+0x44>)
 8005028:	2201      	movs	r2, #1
 800502a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800502c:	2300      	movs	r3, #0
 800502e:	607b      	str	r3, [r7, #4]
 8005030:	e002      	b.n	8005038 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8005032:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005036:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005038:	687b      	ldr	r3, [r7, #4]
}
 800503a:	4618      	mov	r0, r3
 800503c:	370c      	adds	r7, #12
 800503e:	46bd      	mov	sp, r7
 8005040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005044:	4770      	bx	lr
 8005046:	bf00      	nop
 8005048:	20000094 	.word	0x20000094

0800504c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800504c:	b580      	push	{r7, lr}
 800504e:	b082      	sub	sp, #8
 8005050:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005052:	f3ef 8305 	mrs	r3, IPSR
 8005056:	603b      	str	r3, [r7, #0]
  return(result);
 8005058:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800505a:	2b00      	cmp	r3, #0
 800505c:	d003      	beq.n	8005066 <osKernelStart+0x1a>
    stat = osErrorISR;
 800505e:	f06f 0305 	mvn.w	r3, #5
 8005062:	607b      	str	r3, [r7, #4]
 8005064:	e010      	b.n	8005088 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8005066:	4b0b      	ldr	r3, [pc, #44]	; (8005094 <osKernelStart+0x48>)
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	2b01      	cmp	r3, #1
 800506c:	d109      	bne.n	8005082 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800506e:	f7ff ffbf 	bl	8004ff0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005072:	4b08      	ldr	r3, [pc, #32]	; (8005094 <osKernelStart+0x48>)
 8005074:	2202      	movs	r2, #2
 8005076:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005078:	f001 f866 	bl	8006148 <vTaskStartScheduler>
      stat = osOK;
 800507c:	2300      	movs	r3, #0
 800507e:	607b      	str	r3, [r7, #4]
 8005080:	e002      	b.n	8005088 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8005082:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005086:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005088:	687b      	ldr	r3, [r7, #4]
}
 800508a:	4618      	mov	r0, r3
 800508c:	3708      	adds	r7, #8
 800508e:	46bd      	mov	sp, r7
 8005090:	bd80      	pop	{r7, pc}
 8005092:	bf00      	nop
 8005094:	20000094 	.word	0x20000094

08005098 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005098:	b580      	push	{r7, lr}
 800509a:	b08e      	sub	sp, #56	; 0x38
 800509c:	af04      	add	r7, sp, #16
 800509e:	60f8      	str	r0, [r7, #12]
 80050a0:	60b9      	str	r1, [r7, #8]
 80050a2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80050a4:	2300      	movs	r3, #0
 80050a6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80050a8:	f3ef 8305 	mrs	r3, IPSR
 80050ac:	617b      	str	r3, [r7, #20]
  return(result);
 80050ae:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d17e      	bne.n	80051b2 <osThreadNew+0x11a>
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d07b      	beq.n	80051b2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80050ba:	2380      	movs	r3, #128	; 0x80
 80050bc:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80050be:	2318      	movs	r3, #24
 80050c0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80050c2:	2300      	movs	r3, #0
 80050c4:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 80050c6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80050ca:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d045      	beq.n	800515e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d002      	beq.n	80050e0 <osThreadNew+0x48>
        name = attr->name;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	699b      	ldr	r3, [r3, #24]
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d002      	beq.n	80050ee <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	699b      	ldr	r3, [r3, #24]
 80050ec:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80050ee:	69fb      	ldr	r3, [r7, #28]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d008      	beq.n	8005106 <osThreadNew+0x6e>
 80050f4:	69fb      	ldr	r3, [r7, #28]
 80050f6:	2b38      	cmp	r3, #56	; 0x38
 80050f8:	d805      	bhi.n	8005106 <osThreadNew+0x6e>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	685b      	ldr	r3, [r3, #4]
 80050fe:	f003 0301 	and.w	r3, r3, #1
 8005102:	2b00      	cmp	r3, #0
 8005104:	d001      	beq.n	800510a <osThreadNew+0x72>
        return (NULL);
 8005106:	2300      	movs	r3, #0
 8005108:	e054      	b.n	80051b4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	695b      	ldr	r3, [r3, #20]
 800510e:	2b00      	cmp	r3, #0
 8005110:	d003      	beq.n	800511a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	695b      	ldr	r3, [r3, #20]
 8005116:	089b      	lsrs	r3, r3, #2
 8005118:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	689b      	ldr	r3, [r3, #8]
 800511e:	2b00      	cmp	r3, #0
 8005120:	d00e      	beq.n	8005140 <osThreadNew+0xa8>
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	68db      	ldr	r3, [r3, #12]
 8005126:	2b5b      	cmp	r3, #91	; 0x5b
 8005128:	d90a      	bls.n	8005140 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800512e:	2b00      	cmp	r3, #0
 8005130:	d006      	beq.n	8005140 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	695b      	ldr	r3, [r3, #20]
 8005136:	2b00      	cmp	r3, #0
 8005138:	d002      	beq.n	8005140 <osThreadNew+0xa8>
        mem = 1;
 800513a:	2301      	movs	r3, #1
 800513c:	61bb      	str	r3, [r7, #24]
 800513e:	e010      	b.n	8005162 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	689b      	ldr	r3, [r3, #8]
 8005144:	2b00      	cmp	r3, #0
 8005146:	d10c      	bne.n	8005162 <osThreadNew+0xca>
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	68db      	ldr	r3, [r3, #12]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d108      	bne.n	8005162 <osThreadNew+0xca>
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	691b      	ldr	r3, [r3, #16]
 8005154:	2b00      	cmp	r3, #0
 8005156:	d104      	bne.n	8005162 <osThreadNew+0xca>
          mem = 0;
 8005158:	2300      	movs	r3, #0
 800515a:	61bb      	str	r3, [r7, #24]
 800515c:	e001      	b.n	8005162 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800515e:	2300      	movs	r3, #0
 8005160:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005162:	69bb      	ldr	r3, [r7, #24]
 8005164:	2b01      	cmp	r3, #1
 8005166:	d110      	bne.n	800518a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800516c:	687a      	ldr	r2, [r7, #4]
 800516e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005170:	9202      	str	r2, [sp, #8]
 8005172:	9301      	str	r3, [sp, #4]
 8005174:	69fb      	ldr	r3, [r7, #28]
 8005176:	9300      	str	r3, [sp, #0]
 8005178:	68bb      	ldr	r3, [r7, #8]
 800517a:	6a3a      	ldr	r2, [r7, #32]
 800517c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800517e:	68f8      	ldr	r0, [r7, #12]
 8005180:	f000 fe0c 	bl	8005d9c <xTaskCreateStatic>
 8005184:	4603      	mov	r3, r0
 8005186:	613b      	str	r3, [r7, #16]
 8005188:	e013      	b.n	80051b2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800518a:	69bb      	ldr	r3, [r7, #24]
 800518c:	2b00      	cmp	r3, #0
 800518e:	d110      	bne.n	80051b2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005190:	6a3b      	ldr	r3, [r7, #32]
 8005192:	b29a      	uxth	r2, r3
 8005194:	f107 0310 	add.w	r3, r7, #16
 8005198:	9301      	str	r3, [sp, #4]
 800519a:	69fb      	ldr	r3, [r7, #28]
 800519c:	9300      	str	r3, [sp, #0]
 800519e:	68bb      	ldr	r3, [r7, #8]
 80051a0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80051a2:	68f8      	ldr	r0, [r7, #12]
 80051a4:	f000 fe57 	bl	8005e56 <xTaskCreate>
 80051a8:	4603      	mov	r3, r0
 80051aa:	2b01      	cmp	r3, #1
 80051ac:	d001      	beq.n	80051b2 <osThreadNew+0x11a>
            hTask = NULL;
 80051ae:	2300      	movs	r3, #0
 80051b0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80051b2:	693b      	ldr	r3, [r7, #16]
}
 80051b4:	4618      	mov	r0, r3
 80051b6:	3728      	adds	r7, #40	; 0x28
 80051b8:	46bd      	mov	sp, r7
 80051ba:	bd80      	pop	{r7, pc}

080051bc <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80051bc:	b580      	push	{r7, lr}
 80051be:	b084      	sub	sp, #16
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80051c4:	f3ef 8305 	mrs	r3, IPSR
 80051c8:	60bb      	str	r3, [r7, #8]
  return(result);
 80051ca:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d003      	beq.n	80051d8 <osDelay+0x1c>
    stat = osErrorISR;
 80051d0:	f06f 0305 	mvn.w	r3, #5
 80051d4:	60fb      	str	r3, [r7, #12]
 80051d6:	e007      	b.n	80051e8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80051d8:	2300      	movs	r3, #0
 80051da:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d002      	beq.n	80051e8 <osDelay+0x2c>
      vTaskDelay(ticks);
 80051e2:	6878      	ldr	r0, [r7, #4]
 80051e4:	f000 ff7c 	bl	80060e0 <vTaskDelay>
    }
  }

  return (stat);
 80051e8:	68fb      	ldr	r3, [r7, #12]
}
 80051ea:	4618      	mov	r0, r3
 80051ec:	3710      	adds	r7, #16
 80051ee:	46bd      	mov	sp, r7
 80051f0:	bd80      	pop	{r7, pc}
	...

080051f4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80051f4:	b480      	push	{r7}
 80051f6:	b085      	sub	sp, #20
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	60f8      	str	r0, [r7, #12]
 80051fc:	60b9      	str	r1, [r7, #8]
 80051fe:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	4a07      	ldr	r2, [pc, #28]	; (8005220 <vApplicationGetIdleTaskMemory+0x2c>)
 8005204:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005206:	68bb      	ldr	r3, [r7, #8]
 8005208:	4a06      	ldr	r2, [pc, #24]	; (8005224 <vApplicationGetIdleTaskMemory+0x30>)
 800520a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2280      	movs	r2, #128	; 0x80
 8005210:	601a      	str	r2, [r3, #0]
}
 8005212:	bf00      	nop
 8005214:	3714      	adds	r7, #20
 8005216:	46bd      	mov	sp, r7
 8005218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521c:	4770      	bx	lr
 800521e:	bf00      	nop
 8005220:	20000098 	.word	0x20000098
 8005224:	200000f4 	.word	0x200000f4

08005228 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005228:	b480      	push	{r7}
 800522a:	b085      	sub	sp, #20
 800522c:	af00      	add	r7, sp, #0
 800522e:	60f8      	str	r0, [r7, #12]
 8005230:	60b9      	str	r1, [r7, #8]
 8005232:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	4a07      	ldr	r2, [pc, #28]	; (8005254 <vApplicationGetTimerTaskMemory+0x2c>)
 8005238:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800523a:	68bb      	ldr	r3, [r7, #8]
 800523c:	4a06      	ldr	r2, [pc, #24]	; (8005258 <vApplicationGetTimerTaskMemory+0x30>)
 800523e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005246:	601a      	str	r2, [r3, #0]
}
 8005248:	bf00      	nop
 800524a:	3714      	adds	r7, #20
 800524c:	46bd      	mov	sp, r7
 800524e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005252:	4770      	bx	lr
 8005254:	200002f4 	.word	0x200002f4
 8005258:	20000350 	.word	0x20000350

0800525c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800525c:	b480      	push	{r7}
 800525e:	b083      	sub	sp, #12
 8005260:	af00      	add	r7, sp, #0
 8005262:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	f103 0208 	add.w	r2, r3, #8
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005274:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	f103 0208 	add.w	r2, r3, #8
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	f103 0208 	add.w	r2, r3, #8
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	2200      	movs	r2, #0
 800528e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005290:	bf00      	nop
 8005292:	370c      	adds	r7, #12
 8005294:	46bd      	mov	sp, r7
 8005296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529a:	4770      	bx	lr

0800529c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800529c:	b480      	push	{r7}
 800529e:	b083      	sub	sp, #12
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2200      	movs	r2, #0
 80052a8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80052aa:	bf00      	nop
 80052ac:	370c      	adds	r7, #12
 80052ae:	46bd      	mov	sp, r7
 80052b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b4:	4770      	bx	lr

080052b6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80052b6:	b480      	push	{r7}
 80052b8:	b085      	sub	sp, #20
 80052ba:	af00      	add	r7, sp, #0
 80052bc:	6078      	str	r0, [r7, #4]
 80052be:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	685b      	ldr	r3, [r3, #4]
 80052c4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80052c6:	683b      	ldr	r3, [r7, #0]
 80052c8:	68fa      	ldr	r2, [r7, #12]
 80052ca:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	689a      	ldr	r2, [r3, #8]
 80052d0:	683b      	ldr	r3, [r7, #0]
 80052d2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	689b      	ldr	r3, [r3, #8]
 80052d8:	683a      	ldr	r2, [r7, #0]
 80052da:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	683a      	ldr	r2, [r7, #0]
 80052e0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80052e2:	683b      	ldr	r3, [r7, #0]
 80052e4:	687a      	ldr	r2, [r7, #4]
 80052e6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	1c5a      	adds	r2, r3, #1
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	601a      	str	r2, [r3, #0]
}
 80052f2:	bf00      	nop
 80052f4:	3714      	adds	r7, #20
 80052f6:	46bd      	mov	sp, r7
 80052f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fc:	4770      	bx	lr

080052fe <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80052fe:	b480      	push	{r7}
 8005300:	b085      	sub	sp, #20
 8005302:	af00      	add	r7, sp, #0
 8005304:	6078      	str	r0, [r7, #4]
 8005306:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005308:	683b      	ldr	r3, [r7, #0]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800530e:	68bb      	ldr	r3, [r7, #8]
 8005310:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005314:	d103      	bne.n	800531e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	691b      	ldr	r3, [r3, #16]
 800531a:	60fb      	str	r3, [r7, #12]
 800531c:	e00c      	b.n	8005338 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	3308      	adds	r3, #8
 8005322:	60fb      	str	r3, [r7, #12]
 8005324:	e002      	b.n	800532c <vListInsert+0x2e>
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	685b      	ldr	r3, [r3, #4]
 800532a:	60fb      	str	r3, [r7, #12]
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	685b      	ldr	r3, [r3, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	68ba      	ldr	r2, [r7, #8]
 8005334:	429a      	cmp	r2, r3
 8005336:	d2f6      	bcs.n	8005326 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	685a      	ldr	r2, [r3, #4]
 800533c:	683b      	ldr	r3, [r7, #0]
 800533e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	685b      	ldr	r3, [r3, #4]
 8005344:	683a      	ldr	r2, [r7, #0]
 8005346:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	68fa      	ldr	r2, [r7, #12]
 800534c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	683a      	ldr	r2, [r7, #0]
 8005352:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005354:	683b      	ldr	r3, [r7, #0]
 8005356:	687a      	ldr	r2, [r7, #4]
 8005358:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	1c5a      	adds	r2, r3, #1
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	601a      	str	r2, [r3, #0]
}
 8005364:	bf00      	nop
 8005366:	3714      	adds	r7, #20
 8005368:	46bd      	mov	sp, r7
 800536a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536e:	4770      	bx	lr

08005370 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005370:	b480      	push	{r7}
 8005372:	b085      	sub	sp, #20
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	691b      	ldr	r3, [r3, #16]
 800537c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	685b      	ldr	r3, [r3, #4]
 8005382:	687a      	ldr	r2, [r7, #4]
 8005384:	6892      	ldr	r2, [r2, #8]
 8005386:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	689b      	ldr	r3, [r3, #8]
 800538c:	687a      	ldr	r2, [r7, #4]
 800538e:	6852      	ldr	r2, [r2, #4]
 8005390:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	685b      	ldr	r3, [r3, #4]
 8005396:	687a      	ldr	r2, [r7, #4]
 8005398:	429a      	cmp	r2, r3
 800539a:	d103      	bne.n	80053a4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	689a      	ldr	r2, [r3, #8]
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2200      	movs	r2, #0
 80053a8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	1e5a      	subs	r2, r3, #1
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	681b      	ldr	r3, [r3, #0]
}
 80053b8:	4618      	mov	r0, r3
 80053ba:	3714      	adds	r7, #20
 80053bc:	46bd      	mov	sp, r7
 80053be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c2:	4770      	bx	lr

080053c4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80053c4:	b580      	push	{r7, lr}
 80053c6:	b084      	sub	sp, #16
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]
 80053cc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d10a      	bne.n	80053ee <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80053d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053dc:	f383 8811 	msr	BASEPRI, r3
 80053e0:	f3bf 8f6f 	isb	sy
 80053e4:	f3bf 8f4f 	dsb	sy
 80053e8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80053ea:	bf00      	nop
 80053ec:	e7fe      	b.n	80053ec <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80053ee:	f002 f851 	bl	8007494 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681a      	ldr	r2, [r3, #0]
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053fa:	68f9      	ldr	r1, [r7, #12]
 80053fc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80053fe:	fb01 f303 	mul.w	r3, r1, r3
 8005402:	441a      	add	r2, r3
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	2200      	movs	r2, #0
 800540c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681a      	ldr	r2, [r3, #0]
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	681a      	ldr	r2, [r3, #0]
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800541e:	3b01      	subs	r3, #1
 8005420:	68f9      	ldr	r1, [r7, #12]
 8005422:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005424:	fb01 f303 	mul.w	r3, r1, r3
 8005428:	441a      	add	r2, r3
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	22ff      	movs	r2, #255	; 0xff
 8005432:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	22ff      	movs	r2, #255	; 0xff
 800543a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d114      	bne.n	800546e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	691b      	ldr	r3, [r3, #16]
 8005448:	2b00      	cmp	r3, #0
 800544a:	d01a      	beq.n	8005482 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	3310      	adds	r3, #16
 8005450:	4618      	mov	r0, r3
 8005452:	f001 f903 	bl	800665c <xTaskRemoveFromEventList>
 8005456:	4603      	mov	r3, r0
 8005458:	2b00      	cmp	r3, #0
 800545a:	d012      	beq.n	8005482 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800545c:	4b0c      	ldr	r3, [pc, #48]	; (8005490 <xQueueGenericReset+0xcc>)
 800545e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005462:	601a      	str	r2, [r3, #0]
 8005464:	f3bf 8f4f 	dsb	sy
 8005468:	f3bf 8f6f 	isb	sy
 800546c:	e009      	b.n	8005482 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	3310      	adds	r3, #16
 8005472:	4618      	mov	r0, r3
 8005474:	f7ff fef2 	bl	800525c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	3324      	adds	r3, #36	; 0x24
 800547c:	4618      	mov	r0, r3
 800547e:	f7ff feed 	bl	800525c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005482:	f002 f837 	bl	80074f4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005486:	2301      	movs	r3, #1
}
 8005488:	4618      	mov	r0, r3
 800548a:	3710      	adds	r7, #16
 800548c:	46bd      	mov	sp, r7
 800548e:	bd80      	pop	{r7, pc}
 8005490:	e000ed04 	.word	0xe000ed04

08005494 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005494:	b580      	push	{r7, lr}
 8005496:	b08e      	sub	sp, #56	; 0x38
 8005498:	af02      	add	r7, sp, #8
 800549a:	60f8      	str	r0, [r7, #12]
 800549c:	60b9      	str	r1, [r7, #8]
 800549e:	607a      	str	r2, [r7, #4]
 80054a0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d10a      	bne.n	80054be <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80054a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054ac:	f383 8811 	msr	BASEPRI, r3
 80054b0:	f3bf 8f6f 	isb	sy
 80054b4:	f3bf 8f4f 	dsb	sy
 80054b8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80054ba:	bf00      	nop
 80054bc:	e7fe      	b.n	80054bc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80054be:	683b      	ldr	r3, [r7, #0]
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d10a      	bne.n	80054da <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80054c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054c8:	f383 8811 	msr	BASEPRI, r3
 80054cc:	f3bf 8f6f 	isb	sy
 80054d0:	f3bf 8f4f 	dsb	sy
 80054d4:	627b      	str	r3, [r7, #36]	; 0x24
}
 80054d6:	bf00      	nop
 80054d8:	e7fe      	b.n	80054d8 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d002      	beq.n	80054e6 <xQueueGenericCreateStatic+0x52>
 80054e0:	68bb      	ldr	r3, [r7, #8]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d001      	beq.n	80054ea <xQueueGenericCreateStatic+0x56>
 80054e6:	2301      	movs	r3, #1
 80054e8:	e000      	b.n	80054ec <xQueueGenericCreateStatic+0x58>
 80054ea:	2300      	movs	r3, #0
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d10a      	bne.n	8005506 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80054f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054f4:	f383 8811 	msr	BASEPRI, r3
 80054f8:	f3bf 8f6f 	isb	sy
 80054fc:	f3bf 8f4f 	dsb	sy
 8005500:	623b      	str	r3, [r7, #32]
}
 8005502:	bf00      	nop
 8005504:	e7fe      	b.n	8005504 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	2b00      	cmp	r3, #0
 800550a:	d102      	bne.n	8005512 <xQueueGenericCreateStatic+0x7e>
 800550c:	68bb      	ldr	r3, [r7, #8]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d101      	bne.n	8005516 <xQueueGenericCreateStatic+0x82>
 8005512:	2301      	movs	r3, #1
 8005514:	e000      	b.n	8005518 <xQueueGenericCreateStatic+0x84>
 8005516:	2300      	movs	r3, #0
 8005518:	2b00      	cmp	r3, #0
 800551a:	d10a      	bne.n	8005532 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800551c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005520:	f383 8811 	msr	BASEPRI, r3
 8005524:	f3bf 8f6f 	isb	sy
 8005528:	f3bf 8f4f 	dsb	sy
 800552c:	61fb      	str	r3, [r7, #28]
}
 800552e:	bf00      	nop
 8005530:	e7fe      	b.n	8005530 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005532:	2350      	movs	r3, #80	; 0x50
 8005534:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005536:	697b      	ldr	r3, [r7, #20]
 8005538:	2b50      	cmp	r3, #80	; 0x50
 800553a:	d00a      	beq.n	8005552 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800553c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005540:	f383 8811 	msr	BASEPRI, r3
 8005544:	f3bf 8f6f 	isb	sy
 8005548:	f3bf 8f4f 	dsb	sy
 800554c:	61bb      	str	r3, [r7, #24]
}
 800554e:	bf00      	nop
 8005550:	e7fe      	b.n	8005550 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005552:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8005558:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800555a:	2b00      	cmp	r3, #0
 800555c:	d00d      	beq.n	800557a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800555e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005560:	2201      	movs	r2, #1
 8005562:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005566:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800556a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800556c:	9300      	str	r3, [sp, #0]
 800556e:	4613      	mov	r3, r2
 8005570:	687a      	ldr	r2, [r7, #4]
 8005572:	68b9      	ldr	r1, [r7, #8]
 8005574:	68f8      	ldr	r0, [r7, #12]
 8005576:	f000 f805 	bl	8005584 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800557a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800557c:	4618      	mov	r0, r3
 800557e:	3730      	adds	r7, #48	; 0x30
 8005580:	46bd      	mov	sp, r7
 8005582:	bd80      	pop	{r7, pc}

08005584 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005584:	b580      	push	{r7, lr}
 8005586:	b084      	sub	sp, #16
 8005588:	af00      	add	r7, sp, #0
 800558a:	60f8      	str	r0, [r7, #12]
 800558c:	60b9      	str	r1, [r7, #8]
 800558e:	607a      	str	r2, [r7, #4]
 8005590:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005592:	68bb      	ldr	r3, [r7, #8]
 8005594:	2b00      	cmp	r3, #0
 8005596:	d103      	bne.n	80055a0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005598:	69bb      	ldr	r3, [r7, #24]
 800559a:	69ba      	ldr	r2, [r7, #24]
 800559c:	601a      	str	r2, [r3, #0]
 800559e:	e002      	b.n	80055a6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80055a0:	69bb      	ldr	r3, [r7, #24]
 80055a2:	687a      	ldr	r2, [r7, #4]
 80055a4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80055a6:	69bb      	ldr	r3, [r7, #24]
 80055a8:	68fa      	ldr	r2, [r7, #12]
 80055aa:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80055ac:	69bb      	ldr	r3, [r7, #24]
 80055ae:	68ba      	ldr	r2, [r7, #8]
 80055b0:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80055b2:	2101      	movs	r1, #1
 80055b4:	69b8      	ldr	r0, [r7, #24]
 80055b6:	f7ff ff05 	bl	80053c4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80055ba:	69bb      	ldr	r3, [r7, #24]
 80055bc:	78fa      	ldrb	r2, [r7, #3]
 80055be:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80055c2:	bf00      	nop
 80055c4:	3710      	adds	r7, #16
 80055c6:	46bd      	mov	sp, r7
 80055c8:	bd80      	pop	{r7, pc}
	...

080055cc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80055cc:	b580      	push	{r7, lr}
 80055ce:	b08e      	sub	sp, #56	; 0x38
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	60f8      	str	r0, [r7, #12]
 80055d4:	60b9      	str	r1, [r7, #8]
 80055d6:	607a      	str	r2, [r7, #4]
 80055d8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80055da:	2300      	movs	r3, #0
 80055dc:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80055e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d10a      	bne.n	80055fe <xQueueGenericSend+0x32>
	__asm volatile
 80055e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055ec:	f383 8811 	msr	BASEPRI, r3
 80055f0:	f3bf 8f6f 	isb	sy
 80055f4:	f3bf 8f4f 	dsb	sy
 80055f8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80055fa:	bf00      	nop
 80055fc:	e7fe      	b.n	80055fc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80055fe:	68bb      	ldr	r3, [r7, #8]
 8005600:	2b00      	cmp	r3, #0
 8005602:	d103      	bne.n	800560c <xQueueGenericSend+0x40>
 8005604:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005606:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005608:	2b00      	cmp	r3, #0
 800560a:	d101      	bne.n	8005610 <xQueueGenericSend+0x44>
 800560c:	2301      	movs	r3, #1
 800560e:	e000      	b.n	8005612 <xQueueGenericSend+0x46>
 8005610:	2300      	movs	r3, #0
 8005612:	2b00      	cmp	r3, #0
 8005614:	d10a      	bne.n	800562c <xQueueGenericSend+0x60>
	__asm volatile
 8005616:	f04f 0350 	mov.w	r3, #80	; 0x50
 800561a:	f383 8811 	msr	BASEPRI, r3
 800561e:	f3bf 8f6f 	isb	sy
 8005622:	f3bf 8f4f 	dsb	sy
 8005626:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005628:	bf00      	nop
 800562a:	e7fe      	b.n	800562a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800562c:	683b      	ldr	r3, [r7, #0]
 800562e:	2b02      	cmp	r3, #2
 8005630:	d103      	bne.n	800563a <xQueueGenericSend+0x6e>
 8005632:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005634:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005636:	2b01      	cmp	r3, #1
 8005638:	d101      	bne.n	800563e <xQueueGenericSend+0x72>
 800563a:	2301      	movs	r3, #1
 800563c:	e000      	b.n	8005640 <xQueueGenericSend+0x74>
 800563e:	2300      	movs	r3, #0
 8005640:	2b00      	cmp	r3, #0
 8005642:	d10a      	bne.n	800565a <xQueueGenericSend+0x8e>
	__asm volatile
 8005644:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005648:	f383 8811 	msr	BASEPRI, r3
 800564c:	f3bf 8f6f 	isb	sy
 8005650:	f3bf 8f4f 	dsb	sy
 8005654:	623b      	str	r3, [r7, #32]
}
 8005656:	bf00      	nop
 8005658:	e7fe      	b.n	8005658 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800565a:	f001 f9bd 	bl	80069d8 <xTaskGetSchedulerState>
 800565e:	4603      	mov	r3, r0
 8005660:	2b00      	cmp	r3, #0
 8005662:	d102      	bne.n	800566a <xQueueGenericSend+0x9e>
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d101      	bne.n	800566e <xQueueGenericSend+0xa2>
 800566a:	2301      	movs	r3, #1
 800566c:	e000      	b.n	8005670 <xQueueGenericSend+0xa4>
 800566e:	2300      	movs	r3, #0
 8005670:	2b00      	cmp	r3, #0
 8005672:	d10a      	bne.n	800568a <xQueueGenericSend+0xbe>
	__asm volatile
 8005674:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005678:	f383 8811 	msr	BASEPRI, r3
 800567c:	f3bf 8f6f 	isb	sy
 8005680:	f3bf 8f4f 	dsb	sy
 8005684:	61fb      	str	r3, [r7, #28]
}
 8005686:	bf00      	nop
 8005688:	e7fe      	b.n	8005688 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800568a:	f001 ff03 	bl	8007494 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800568e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005690:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005692:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005694:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005696:	429a      	cmp	r2, r3
 8005698:	d302      	bcc.n	80056a0 <xQueueGenericSend+0xd4>
 800569a:	683b      	ldr	r3, [r7, #0]
 800569c:	2b02      	cmp	r3, #2
 800569e:	d129      	bne.n	80056f4 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80056a0:	683a      	ldr	r2, [r7, #0]
 80056a2:	68b9      	ldr	r1, [r7, #8]
 80056a4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80056a6:	f000 fa0b 	bl	8005ac0 <prvCopyDataToQueue>
 80056aa:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80056ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d010      	beq.n	80056d6 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80056b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056b6:	3324      	adds	r3, #36	; 0x24
 80056b8:	4618      	mov	r0, r3
 80056ba:	f000 ffcf 	bl	800665c <xTaskRemoveFromEventList>
 80056be:	4603      	mov	r3, r0
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d013      	beq.n	80056ec <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80056c4:	4b3f      	ldr	r3, [pc, #252]	; (80057c4 <xQueueGenericSend+0x1f8>)
 80056c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80056ca:	601a      	str	r2, [r3, #0]
 80056cc:	f3bf 8f4f 	dsb	sy
 80056d0:	f3bf 8f6f 	isb	sy
 80056d4:	e00a      	b.n	80056ec <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80056d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d007      	beq.n	80056ec <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80056dc:	4b39      	ldr	r3, [pc, #228]	; (80057c4 <xQueueGenericSend+0x1f8>)
 80056de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80056e2:	601a      	str	r2, [r3, #0]
 80056e4:	f3bf 8f4f 	dsb	sy
 80056e8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80056ec:	f001 ff02 	bl	80074f4 <vPortExitCritical>
				return pdPASS;
 80056f0:	2301      	movs	r3, #1
 80056f2:	e063      	b.n	80057bc <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d103      	bne.n	8005702 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80056fa:	f001 fefb 	bl	80074f4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80056fe:	2300      	movs	r3, #0
 8005700:	e05c      	b.n	80057bc <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005702:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005704:	2b00      	cmp	r3, #0
 8005706:	d106      	bne.n	8005716 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005708:	f107 0314 	add.w	r3, r7, #20
 800570c:	4618      	mov	r0, r3
 800570e:	f001 f809 	bl	8006724 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005712:	2301      	movs	r3, #1
 8005714:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005716:	f001 feed 	bl	80074f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800571a:	f000 fd7b 	bl	8006214 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800571e:	f001 feb9 	bl	8007494 <vPortEnterCritical>
 8005722:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005724:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005728:	b25b      	sxtb	r3, r3
 800572a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800572e:	d103      	bne.n	8005738 <xQueueGenericSend+0x16c>
 8005730:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005732:	2200      	movs	r2, #0
 8005734:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005738:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800573a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800573e:	b25b      	sxtb	r3, r3
 8005740:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005744:	d103      	bne.n	800574e <xQueueGenericSend+0x182>
 8005746:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005748:	2200      	movs	r2, #0
 800574a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800574e:	f001 fed1 	bl	80074f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005752:	1d3a      	adds	r2, r7, #4
 8005754:	f107 0314 	add.w	r3, r7, #20
 8005758:	4611      	mov	r1, r2
 800575a:	4618      	mov	r0, r3
 800575c:	f000 fff8 	bl	8006750 <xTaskCheckForTimeOut>
 8005760:	4603      	mov	r3, r0
 8005762:	2b00      	cmp	r3, #0
 8005764:	d124      	bne.n	80057b0 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005766:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005768:	f000 faa2 	bl	8005cb0 <prvIsQueueFull>
 800576c:	4603      	mov	r3, r0
 800576e:	2b00      	cmp	r3, #0
 8005770:	d018      	beq.n	80057a4 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005772:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005774:	3310      	adds	r3, #16
 8005776:	687a      	ldr	r2, [r7, #4]
 8005778:	4611      	mov	r1, r2
 800577a:	4618      	mov	r0, r3
 800577c:	f000 ff1e 	bl	80065bc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005780:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005782:	f000 fa2d 	bl	8005be0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005786:	f000 fd53 	bl	8006230 <xTaskResumeAll>
 800578a:	4603      	mov	r3, r0
 800578c:	2b00      	cmp	r3, #0
 800578e:	f47f af7c 	bne.w	800568a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8005792:	4b0c      	ldr	r3, [pc, #48]	; (80057c4 <xQueueGenericSend+0x1f8>)
 8005794:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005798:	601a      	str	r2, [r3, #0]
 800579a:	f3bf 8f4f 	dsb	sy
 800579e:	f3bf 8f6f 	isb	sy
 80057a2:	e772      	b.n	800568a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80057a4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80057a6:	f000 fa1b 	bl	8005be0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80057aa:	f000 fd41 	bl	8006230 <xTaskResumeAll>
 80057ae:	e76c      	b.n	800568a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80057b0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80057b2:	f000 fa15 	bl	8005be0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80057b6:	f000 fd3b 	bl	8006230 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80057ba:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80057bc:	4618      	mov	r0, r3
 80057be:	3738      	adds	r7, #56	; 0x38
 80057c0:	46bd      	mov	sp, r7
 80057c2:	bd80      	pop	{r7, pc}
 80057c4:	e000ed04 	.word	0xe000ed04

080057c8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80057c8:	b580      	push	{r7, lr}
 80057ca:	b090      	sub	sp, #64	; 0x40
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	60f8      	str	r0, [r7, #12]
 80057d0:	60b9      	str	r1, [r7, #8]
 80057d2:	607a      	str	r2, [r7, #4]
 80057d4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80057da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d10a      	bne.n	80057f6 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80057e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057e4:	f383 8811 	msr	BASEPRI, r3
 80057e8:	f3bf 8f6f 	isb	sy
 80057ec:	f3bf 8f4f 	dsb	sy
 80057f0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80057f2:	bf00      	nop
 80057f4:	e7fe      	b.n	80057f4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80057f6:	68bb      	ldr	r3, [r7, #8]
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d103      	bne.n	8005804 <xQueueGenericSendFromISR+0x3c>
 80057fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005800:	2b00      	cmp	r3, #0
 8005802:	d101      	bne.n	8005808 <xQueueGenericSendFromISR+0x40>
 8005804:	2301      	movs	r3, #1
 8005806:	e000      	b.n	800580a <xQueueGenericSendFromISR+0x42>
 8005808:	2300      	movs	r3, #0
 800580a:	2b00      	cmp	r3, #0
 800580c:	d10a      	bne.n	8005824 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800580e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005812:	f383 8811 	msr	BASEPRI, r3
 8005816:	f3bf 8f6f 	isb	sy
 800581a:	f3bf 8f4f 	dsb	sy
 800581e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005820:	bf00      	nop
 8005822:	e7fe      	b.n	8005822 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005824:	683b      	ldr	r3, [r7, #0]
 8005826:	2b02      	cmp	r3, #2
 8005828:	d103      	bne.n	8005832 <xQueueGenericSendFromISR+0x6a>
 800582a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800582c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800582e:	2b01      	cmp	r3, #1
 8005830:	d101      	bne.n	8005836 <xQueueGenericSendFromISR+0x6e>
 8005832:	2301      	movs	r3, #1
 8005834:	e000      	b.n	8005838 <xQueueGenericSendFromISR+0x70>
 8005836:	2300      	movs	r3, #0
 8005838:	2b00      	cmp	r3, #0
 800583a:	d10a      	bne.n	8005852 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800583c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005840:	f383 8811 	msr	BASEPRI, r3
 8005844:	f3bf 8f6f 	isb	sy
 8005848:	f3bf 8f4f 	dsb	sy
 800584c:	623b      	str	r3, [r7, #32]
}
 800584e:	bf00      	nop
 8005850:	e7fe      	b.n	8005850 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005852:	f001 ff01 	bl	8007658 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005856:	f3ef 8211 	mrs	r2, BASEPRI
 800585a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800585e:	f383 8811 	msr	BASEPRI, r3
 8005862:	f3bf 8f6f 	isb	sy
 8005866:	f3bf 8f4f 	dsb	sy
 800586a:	61fa      	str	r2, [r7, #28]
 800586c:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800586e:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005870:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005872:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005874:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005876:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005878:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800587a:	429a      	cmp	r2, r3
 800587c:	d302      	bcc.n	8005884 <xQueueGenericSendFromISR+0xbc>
 800587e:	683b      	ldr	r3, [r7, #0]
 8005880:	2b02      	cmp	r3, #2
 8005882:	d12f      	bne.n	80058e4 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005884:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005886:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800588a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800588e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005890:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005892:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005894:	683a      	ldr	r2, [r7, #0]
 8005896:	68b9      	ldr	r1, [r7, #8]
 8005898:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800589a:	f000 f911 	bl	8005ac0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800589e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80058a2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80058a6:	d112      	bne.n	80058ce <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80058a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d016      	beq.n	80058de <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80058b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058b2:	3324      	adds	r3, #36	; 0x24
 80058b4:	4618      	mov	r0, r3
 80058b6:	f000 fed1 	bl	800665c <xTaskRemoveFromEventList>
 80058ba:	4603      	mov	r3, r0
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d00e      	beq.n	80058de <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d00b      	beq.n	80058de <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2201      	movs	r2, #1
 80058ca:	601a      	str	r2, [r3, #0]
 80058cc:	e007      	b.n	80058de <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80058ce:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80058d2:	3301      	adds	r3, #1
 80058d4:	b2db      	uxtb	r3, r3
 80058d6:	b25a      	sxtb	r2, r3
 80058d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058da:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80058de:	2301      	movs	r3, #1
 80058e0:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80058e2:	e001      	b.n	80058e8 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80058e4:	2300      	movs	r3, #0
 80058e6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80058e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80058ea:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80058ec:	697b      	ldr	r3, [r7, #20]
 80058ee:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80058f2:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80058f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80058f6:	4618      	mov	r0, r3
 80058f8:	3740      	adds	r7, #64	; 0x40
 80058fa:	46bd      	mov	sp, r7
 80058fc:	bd80      	pop	{r7, pc}
	...

08005900 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005900:	b580      	push	{r7, lr}
 8005902:	b08c      	sub	sp, #48	; 0x30
 8005904:	af00      	add	r7, sp, #0
 8005906:	60f8      	str	r0, [r7, #12]
 8005908:	60b9      	str	r1, [r7, #8]
 800590a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800590c:	2300      	movs	r3, #0
 800590e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005914:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005916:	2b00      	cmp	r3, #0
 8005918:	d10a      	bne.n	8005930 <xQueueReceive+0x30>
	__asm volatile
 800591a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800591e:	f383 8811 	msr	BASEPRI, r3
 8005922:	f3bf 8f6f 	isb	sy
 8005926:	f3bf 8f4f 	dsb	sy
 800592a:	623b      	str	r3, [r7, #32]
}
 800592c:	bf00      	nop
 800592e:	e7fe      	b.n	800592e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005930:	68bb      	ldr	r3, [r7, #8]
 8005932:	2b00      	cmp	r3, #0
 8005934:	d103      	bne.n	800593e <xQueueReceive+0x3e>
 8005936:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800593a:	2b00      	cmp	r3, #0
 800593c:	d101      	bne.n	8005942 <xQueueReceive+0x42>
 800593e:	2301      	movs	r3, #1
 8005940:	e000      	b.n	8005944 <xQueueReceive+0x44>
 8005942:	2300      	movs	r3, #0
 8005944:	2b00      	cmp	r3, #0
 8005946:	d10a      	bne.n	800595e <xQueueReceive+0x5e>
	__asm volatile
 8005948:	f04f 0350 	mov.w	r3, #80	; 0x50
 800594c:	f383 8811 	msr	BASEPRI, r3
 8005950:	f3bf 8f6f 	isb	sy
 8005954:	f3bf 8f4f 	dsb	sy
 8005958:	61fb      	str	r3, [r7, #28]
}
 800595a:	bf00      	nop
 800595c:	e7fe      	b.n	800595c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800595e:	f001 f83b 	bl	80069d8 <xTaskGetSchedulerState>
 8005962:	4603      	mov	r3, r0
 8005964:	2b00      	cmp	r3, #0
 8005966:	d102      	bne.n	800596e <xQueueReceive+0x6e>
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2b00      	cmp	r3, #0
 800596c:	d101      	bne.n	8005972 <xQueueReceive+0x72>
 800596e:	2301      	movs	r3, #1
 8005970:	e000      	b.n	8005974 <xQueueReceive+0x74>
 8005972:	2300      	movs	r3, #0
 8005974:	2b00      	cmp	r3, #0
 8005976:	d10a      	bne.n	800598e <xQueueReceive+0x8e>
	__asm volatile
 8005978:	f04f 0350 	mov.w	r3, #80	; 0x50
 800597c:	f383 8811 	msr	BASEPRI, r3
 8005980:	f3bf 8f6f 	isb	sy
 8005984:	f3bf 8f4f 	dsb	sy
 8005988:	61bb      	str	r3, [r7, #24]
}
 800598a:	bf00      	nop
 800598c:	e7fe      	b.n	800598c <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800598e:	f001 fd81 	bl	8007494 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005992:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005994:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005996:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800599a:	2b00      	cmp	r3, #0
 800599c:	d01f      	beq.n	80059de <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800599e:	68b9      	ldr	r1, [r7, #8]
 80059a0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80059a2:	f000 f8f7 	bl	8005b94 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80059a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059a8:	1e5a      	subs	r2, r3, #1
 80059aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059ac:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80059ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059b0:	691b      	ldr	r3, [r3, #16]
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d00f      	beq.n	80059d6 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80059b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059b8:	3310      	adds	r3, #16
 80059ba:	4618      	mov	r0, r3
 80059bc:	f000 fe4e 	bl	800665c <xTaskRemoveFromEventList>
 80059c0:	4603      	mov	r3, r0
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d007      	beq.n	80059d6 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80059c6:	4b3d      	ldr	r3, [pc, #244]	; (8005abc <xQueueReceive+0x1bc>)
 80059c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80059cc:	601a      	str	r2, [r3, #0]
 80059ce:	f3bf 8f4f 	dsb	sy
 80059d2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80059d6:	f001 fd8d 	bl	80074f4 <vPortExitCritical>
				return pdPASS;
 80059da:	2301      	movs	r3, #1
 80059dc:	e069      	b.n	8005ab2 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d103      	bne.n	80059ec <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80059e4:	f001 fd86 	bl	80074f4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80059e8:	2300      	movs	r3, #0
 80059ea:	e062      	b.n	8005ab2 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80059ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d106      	bne.n	8005a00 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80059f2:	f107 0310 	add.w	r3, r7, #16
 80059f6:	4618      	mov	r0, r3
 80059f8:	f000 fe94 	bl	8006724 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80059fc:	2301      	movs	r3, #1
 80059fe:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005a00:	f001 fd78 	bl	80074f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005a04:	f000 fc06 	bl	8006214 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005a08:	f001 fd44 	bl	8007494 <vPortEnterCritical>
 8005a0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a0e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005a12:	b25b      	sxtb	r3, r3
 8005a14:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005a18:	d103      	bne.n	8005a22 <xQueueReceive+0x122>
 8005a1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005a22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a24:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005a28:	b25b      	sxtb	r3, r3
 8005a2a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005a2e:	d103      	bne.n	8005a38 <xQueueReceive+0x138>
 8005a30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a32:	2200      	movs	r2, #0
 8005a34:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005a38:	f001 fd5c 	bl	80074f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005a3c:	1d3a      	adds	r2, r7, #4
 8005a3e:	f107 0310 	add.w	r3, r7, #16
 8005a42:	4611      	mov	r1, r2
 8005a44:	4618      	mov	r0, r3
 8005a46:	f000 fe83 	bl	8006750 <xTaskCheckForTimeOut>
 8005a4a:	4603      	mov	r3, r0
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d123      	bne.n	8005a98 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005a50:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005a52:	f000 f917 	bl	8005c84 <prvIsQueueEmpty>
 8005a56:	4603      	mov	r3, r0
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d017      	beq.n	8005a8c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005a5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a5e:	3324      	adds	r3, #36	; 0x24
 8005a60:	687a      	ldr	r2, [r7, #4]
 8005a62:	4611      	mov	r1, r2
 8005a64:	4618      	mov	r0, r3
 8005a66:	f000 fda9 	bl	80065bc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005a6a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005a6c:	f000 f8b8 	bl	8005be0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005a70:	f000 fbde 	bl	8006230 <xTaskResumeAll>
 8005a74:	4603      	mov	r3, r0
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d189      	bne.n	800598e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8005a7a:	4b10      	ldr	r3, [pc, #64]	; (8005abc <xQueueReceive+0x1bc>)
 8005a7c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005a80:	601a      	str	r2, [r3, #0]
 8005a82:	f3bf 8f4f 	dsb	sy
 8005a86:	f3bf 8f6f 	isb	sy
 8005a8a:	e780      	b.n	800598e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005a8c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005a8e:	f000 f8a7 	bl	8005be0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005a92:	f000 fbcd 	bl	8006230 <xTaskResumeAll>
 8005a96:	e77a      	b.n	800598e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005a98:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005a9a:	f000 f8a1 	bl	8005be0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005a9e:	f000 fbc7 	bl	8006230 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005aa2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005aa4:	f000 f8ee 	bl	8005c84 <prvIsQueueEmpty>
 8005aa8:	4603      	mov	r3, r0
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	f43f af6f 	beq.w	800598e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005ab0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	3730      	adds	r7, #48	; 0x30
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	bd80      	pop	{r7, pc}
 8005aba:	bf00      	nop
 8005abc:	e000ed04 	.word	0xe000ed04

08005ac0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b086      	sub	sp, #24
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	60f8      	str	r0, [r7, #12]
 8005ac8:	60b9      	str	r1, [r7, #8]
 8005aca:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005acc:	2300      	movs	r3, #0
 8005ace:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ad4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d10d      	bne.n	8005afa <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d14d      	bne.n	8005b82 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	689b      	ldr	r3, [r3, #8]
 8005aea:	4618      	mov	r0, r3
 8005aec:	f000 ff92 	bl	8006a14 <xTaskPriorityDisinherit>
 8005af0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	2200      	movs	r2, #0
 8005af6:	609a      	str	r2, [r3, #8]
 8005af8:	e043      	b.n	8005b82 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d119      	bne.n	8005b34 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	6858      	ldr	r0, [r3, #4]
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b08:	461a      	mov	r2, r3
 8005b0a:	68b9      	ldr	r1, [r7, #8]
 8005b0c:	f001 fff8 	bl	8007b00 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	685a      	ldr	r2, [r3, #4]
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b18:	441a      	add	r2, r3
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	685a      	ldr	r2, [r3, #4]
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	689b      	ldr	r3, [r3, #8]
 8005b26:	429a      	cmp	r2, r3
 8005b28:	d32b      	bcc.n	8005b82 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	681a      	ldr	r2, [r3, #0]
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	605a      	str	r2, [r3, #4]
 8005b32:	e026      	b.n	8005b82 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	68d8      	ldr	r0, [r3, #12]
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b3c:	461a      	mov	r2, r3
 8005b3e:	68b9      	ldr	r1, [r7, #8]
 8005b40:	f001 ffde 	bl	8007b00 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	68da      	ldr	r2, [r3, #12]
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b4c:	425b      	negs	r3, r3
 8005b4e:	441a      	add	r2, r3
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	68da      	ldr	r2, [r3, #12]
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	429a      	cmp	r2, r3
 8005b5e:	d207      	bcs.n	8005b70 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	689a      	ldr	r2, [r3, #8]
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b68:	425b      	negs	r3, r3
 8005b6a:	441a      	add	r2, r3
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2b02      	cmp	r3, #2
 8005b74:	d105      	bne.n	8005b82 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005b76:	693b      	ldr	r3, [r7, #16]
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d002      	beq.n	8005b82 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005b7c:	693b      	ldr	r3, [r7, #16]
 8005b7e:	3b01      	subs	r3, #1
 8005b80:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005b82:	693b      	ldr	r3, [r7, #16]
 8005b84:	1c5a      	adds	r2, r3, #1
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8005b8a:	697b      	ldr	r3, [r7, #20]
}
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	3718      	adds	r7, #24
 8005b90:	46bd      	mov	sp, r7
 8005b92:	bd80      	pop	{r7, pc}

08005b94 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005b94:	b580      	push	{r7, lr}
 8005b96:	b082      	sub	sp, #8
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]
 8005b9c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d018      	beq.n	8005bd8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	68da      	ldr	r2, [r3, #12]
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bae:	441a      	add	r2, r3
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	68da      	ldr	r2, [r3, #12]
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	689b      	ldr	r3, [r3, #8]
 8005bbc:	429a      	cmp	r2, r3
 8005bbe:	d303      	bcc.n	8005bc8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681a      	ldr	r2, [r3, #0]
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	68d9      	ldr	r1, [r3, #12]
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bd0:	461a      	mov	r2, r3
 8005bd2:	6838      	ldr	r0, [r7, #0]
 8005bd4:	f001 ff94 	bl	8007b00 <memcpy>
	}
}
 8005bd8:	bf00      	nop
 8005bda:	3708      	adds	r7, #8
 8005bdc:	46bd      	mov	sp, r7
 8005bde:	bd80      	pop	{r7, pc}

08005be0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005be0:	b580      	push	{r7, lr}
 8005be2:	b084      	sub	sp, #16
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005be8:	f001 fc54 	bl	8007494 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005bf2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005bf4:	e011      	b.n	8005c1a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d012      	beq.n	8005c24 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	3324      	adds	r3, #36	; 0x24
 8005c02:	4618      	mov	r0, r3
 8005c04:	f000 fd2a 	bl	800665c <xTaskRemoveFromEventList>
 8005c08:	4603      	mov	r3, r0
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d001      	beq.n	8005c12 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005c0e:	f000 fe01 	bl	8006814 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005c12:	7bfb      	ldrb	r3, [r7, #15]
 8005c14:	3b01      	subs	r3, #1
 8005c16:	b2db      	uxtb	r3, r3
 8005c18:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005c1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	dce9      	bgt.n	8005bf6 <prvUnlockQueue+0x16>
 8005c22:	e000      	b.n	8005c26 <prvUnlockQueue+0x46>
					break;
 8005c24:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	22ff      	movs	r2, #255	; 0xff
 8005c2a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8005c2e:	f001 fc61 	bl	80074f4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005c32:	f001 fc2f 	bl	8007494 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005c3c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005c3e:	e011      	b.n	8005c64 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	691b      	ldr	r3, [r3, #16]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d012      	beq.n	8005c6e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	3310      	adds	r3, #16
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	f000 fd05 	bl	800665c <xTaskRemoveFromEventList>
 8005c52:	4603      	mov	r3, r0
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d001      	beq.n	8005c5c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005c58:	f000 fddc 	bl	8006814 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005c5c:	7bbb      	ldrb	r3, [r7, #14]
 8005c5e:	3b01      	subs	r3, #1
 8005c60:	b2db      	uxtb	r3, r3
 8005c62:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005c64:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	dce9      	bgt.n	8005c40 <prvUnlockQueue+0x60>
 8005c6c:	e000      	b.n	8005c70 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005c6e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	22ff      	movs	r2, #255	; 0xff
 8005c74:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8005c78:	f001 fc3c 	bl	80074f4 <vPortExitCritical>
}
 8005c7c:	bf00      	nop
 8005c7e:	3710      	adds	r7, #16
 8005c80:	46bd      	mov	sp, r7
 8005c82:	bd80      	pop	{r7, pc}

08005c84 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005c84:	b580      	push	{r7, lr}
 8005c86:	b084      	sub	sp, #16
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005c8c:	f001 fc02 	bl	8007494 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d102      	bne.n	8005c9e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005c98:	2301      	movs	r3, #1
 8005c9a:	60fb      	str	r3, [r7, #12]
 8005c9c:	e001      	b.n	8005ca2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005c9e:	2300      	movs	r3, #0
 8005ca0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005ca2:	f001 fc27 	bl	80074f4 <vPortExitCritical>

	return xReturn;
 8005ca6:	68fb      	ldr	r3, [r7, #12]
}
 8005ca8:	4618      	mov	r0, r3
 8005caa:	3710      	adds	r7, #16
 8005cac:	46bd      	mov	sp, r7
 8005cae:	bd80      	pop	{r7, pc}

08005cb0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	b084      	sub	sp, #16
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005cb8:	f001 fbec 	bl	8007494 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005cc4:	429a      	cmp	r2, r3
 8005cc6:	d102      	bne.n	8005cce <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005cc8:	2301      	movs	r3, #1
 8005cca:	60fb      	str	r3, [r7, #12]
 8005ccc:	e001      	b.n	8005cd2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005cce:	2300      	movs	r3, #0
 8005cd0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005cd2:	f001 fc0f 	bl	80074f4 <vPortExitCritical>

	return xReturn;
 8005cd6:	68fb      	ldr	r3, [r7, #12]
}
 8005cd8:	4618      	mov	r0, r3
 8005cda:	3710      	adds	r7, #16
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	bd80      	pop	{r7, pc}

08005ce0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005ce0:	b480      	push	{r7}
 8005ce2:	b085      	sub	sp, #20
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	6078      	str	r0, [r7, #4]
 8005ce8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005cea:	2300      	movs	r3, #0
 8005cec:	60fb      	str	r3, [r7, #12]
 8005cee:	e014      	b.n	8005d1a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005cf0:	4a0f      	ldr	r2, [pc, #60]	; (8005d30 <vQueueAddToRegistry+0x50>)
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d10b      	bne.n	8005d14 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005cfc:	490c      	ldr	r1, [pc, #48]	; (8005d30 <vQueueAddToRegistry+0x50>)
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	683a      	ldr	r2, [r7, #0]
 8005d02:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005d06:	4a0a      	ldr	r2, [pc, #40]	; (8005d30 <vQueueAddToRegistry+0x50>)
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	00db      	lsls	r3, r3, #3
 8005d0c:	4413      	add	r3, r2
 8005d0e:	687a      	ldr	r2, [r7, #4]
 8005d10:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005d12:	e006      	b.n	8005d22 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	3301      	adds	r3, #1
 8005d18:	60fb      	str	r3, [r7, #12]
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	2b07      	cmp	r3, #7
 8005d1e:	d9e7      	bls.n	8005cf0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005d20:	bf00      	nop
 8005d22:	bf00      	nop
 8005d24:	3714      	adds	r7, #20
 8005d26:	46bd      	mov	sp, r7
 8005d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2c:	4770      	bx	lr
 8005d2e:	bf00      	nop
 8005d30:	20001cf0 	.word	0x20001cf0

08005d34 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005d34:	b580      	push	{r7, lr}
 8005d36:	b086      	sub	sp, #24
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	60f8      	str	r0, [r7, #12]
 8005d3c:	60b9      	str	r1, [r7, #8]
 8005d3e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005d44:	f001 fba6 	bl	8007494 <vPortEnterCritical>
 8005d48:	697b      	ldr	r3, [r7, #20]
 8005d4a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005d4e:	b25b      	sxtb	r3, r3
 8005d50:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005d54:	d103      	bne.n	8005d5e <vQueueWaitForMessageRestricted+0x2a>
 8005d56:	697b      	ldr	r3, [r7, #20]
 8005d58:	2200      	movs	r2, #0
 8005d5a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005d5e:	697b      	ldr	r3, [r7, #20]
 8005d60:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005d64:	b25b      	sxtb	r3, r3
 8005d66:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005d6a:	d103      	bne.n	8005d74 <vQueueWaitForMessageRestricted+0x40>
 8005d6c:	697b      	ldr	r3, [r7, #20]
 8005d6e:	2200      	movs	r2, #0
 8005d70:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005d74:	f001 fbbe 	bl	80074f4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005d78:	697b      	ldr	r3, [r7, #20]
 8005d7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d106      	bne.n	8005d8e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005d80:	697b      	ldr	r3, [r7, #20]
 8005d82:	3324      	adds	r3, #36	; 0x24
 8005d84:	687a      	ldr	r2, [r7, #4]
 8005d86:	68b9      	ldr	r1, [r7, #8]
 8005d88:	4618      	mov	r0, r3
 8005d8a:	f000 fc3b 	bl	8006604 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005d8e:	6978      	ldr	r0, [r7, #20]
 8005d90:	f7ff ff26 	bl	8005be0 <prvUnlockQueue>
	}
 8005d94:	bf00      	nop
 8005d96:	3718      	adds	r7, #24
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	bd80      	pop	{r7, pc}

08005d9c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005d9c:	b580      	push	{r7, lr}
 8005d9e:	b08e      	sub	sp, #56	; 0x38
 8005da0:	af04      	add	r7, sp, #16
 8005da2:	60f8      	str	r0, [r7, #12]
 8005da4:	60b9      	str	r1, [r7, #8]
 8005da6:	607a      	str	r2, [r7, #4]
 8005da8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005daa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d10a      	bne.n	8005dc6 <xTaskCreateStatic+0x2a>
	__asm volatile
 8005db0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005db4:	f383 8811 	msr	BASEPRI, r3
 8005db8:	f3bf 8f6f 	isb	sy
 8005dbc:	f3bf 8f4f 	dsb	sy
 8005dc0:	623b      	str	r3, [r7, #32]
}
 8005dc2:	bf00      	nop
 8005dc4:	e7fe      	b.n	8005dc4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005dc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d10a      	bne.n	8005de2 <xTaskCreateStatic+0x46>
	__asm volatile
 8005dcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005dd0:	f383 8811 	msr	BASEPRI, r3
 8005dd4:	f3bf 8f6f 	isb	sy
 8005dd8:	f3bf 8f4f 	dsb	sy
 8005ddc:	61fb      	str	r3, [r7, #28]
}
 8005dde:	bf00      	nop
 8005de0:	e7fe      	b.n	8005de0 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005de2:	235c      	movs	r3, #92	; 0x5c
 8005de4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005de6:	693b      	ldr	r3, [r7, #16]
 8005de8:	2b5c      	cmp	r3, #92	; 0x5c
 8005dea:	d00a      	beq.n	8005e02 <xTaskCreateStatic+0x66>
	__asm volatile
 8005dec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005df0:	f383 8811 	msr	BASEPRI, r3
 8005df4:	f3bf 8f6f 	isb	sy
 8005df8:	f3bf 8f4f 	dsb	sy
 8005dfc:	61bb      	str	r3, [r7, #24]
}
 8005dfe:	bf00      	nop
 8005e00:	e7fe      	b.n	8005e00 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005e02:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005e04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d01e      	beq.n	8005e48 <xTaskCreateStatic+0xac>
 8005e0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d01b      	beq.n	8005e48 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005e10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e12:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005e14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e16:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005e18:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e1c:	2202      	movs	r2, #2
 8005e1e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005e22:	2300      	movs	r3, #0
 8005e24:	9303      	str	r3, [sp, #12]
 8005e26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e28:	9302      	str	r3, [sp, #8]
 8005e2a:	f107 0314 	add.w	r3, r7, #20
 8005e2e:	9301      	str	r3, [sp, #4]
 8005e30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e32:	9300      	str	r3, [sp, #0]
 8005e34:	683b      	ldr	r3, [r7, #0]
 8005e36:	687a      	ldr	r2, [r7, #4]
 8005e38:	68b9      	ldr	r1, [r7, #8]
 8005e3a:	68f8      	ldr	r0, [r7, #12]
 8005e3c:	f000 f850 	bl	8005ee0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005e40:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005e42:	f000 f8dd 	bl	8006000 <prvAddNewTaskToReadyList>
 8005e46:	e001      	b.n	8005e4c <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8005e48:	2300      	movs	r3, #0
 8005e4a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005e4c:	697b      	ldr	r3, [r7, #20]
	}
 8005e4e:	4618      	mov	r0, r3
 8005e50:	3728      	adds	r7, #40	; 0x28
 8005e52:	46bd      	mov	sp, r7
 8005e54:	bd80      	pop	{r7, pc}

08005e56 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005e56:	b580      	push	{r7, lr}
 8005e58:	b08c      	sub	sp, #48	; 0x30
 8005e5a:	af04      	add	r7, sp, #16
 8005e5c:	60f8      	str	r0, [r7, #12]
 8005e5e:	60b9      	str	r1, [r7, #8]
 8005e60:	603b      	str	r3, [r7, #0]
 8005e62:	4613      	mov	r3, r2
 8005e64:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005e66:	88fb      	ldrh	r3, [r7, #6]
 8005e68:	009b      	lsls	r3, r3, #2
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	f001 fc34 	bl	80076d8 <pvPortMalloc>
 8005e70:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005e72:	697b      	ldr	r3, [r7, #20]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d00e      	beq.n	8005e96 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005e78:	205c      	movs	r0, #92	; 0x5c
 8005e7a:	f001 fc2d 	bl	80076d8 <pvPortMalloc>
 8005e7e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005e80:	69fb      	ldr	r3, [r7, #28]
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d003      	beq.n	8005e8e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005e86:	69fb      	ldr	r3, [r7, #28]
 8005e88:	697a      	ldr	r2, [r7, #20]
 8005e8a:	631a      	str	r2, [r3, #48]	; 0x30
 8005e8c:	e005      	b.n	8005e9a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005e8e:	6978      	ldr	r0, [r7, #20]
 8005e90:	f001 fcee 	bl	8007870 <vPortFree>
 8005e94:	e001      	b.n	8005e9a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005e96:	2300      	movs	r3, #0
 8005e98:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005e9a:	69fb      	ldr	r3, [r7, #28]
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d017      	beq.n	8005ed0 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005ea0:	69fb      	ldr	r3, [r7, #28]
 8005ea2:	2200      	movs	r2, #0
 8005ea4:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005ea8:	88fa      	ldrh	r2, [r7, #6]
 8005eaa:	2300      	movs	r3, #0
 8005eac:	9303      	str	r3, [sp, #12]
 8005eae:	69fb      	ldr	r3, [r7, #28]
 8005eb0:	9302      	str	r3, [sp, #8]
 8005eb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005eb4:	9301      	str	r3, [sp, #4]
 8005eb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005eb8:	9300      	str	r3, [sp, #0]
 8005eba:	683b      	ldr	r3, [r7, #0]
 8005ebc:	68b9      	ldr	r1, [r7, #8]
 8005ebe:	68f8      	ldr	r0, [r7, #12]
 8005ec0:	f000 f80e 	bl	8005ee0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005ec4:	69f8      	ldr	r0, [r7, #28]
 8005ec6:	f000 f89b 	bl	8006000 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005eca:	2301      	movs	r3, #1
 8005ecc:	61bb      	str	r3, [r7, #24]
 8005ece:	e002      	b.n	8005ed6 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005ed0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005ed4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005ed6:	69bb      	ldr	r3, [r7, #24]
	}
 8005ed8:	4618      	mov	r0, r3
 8005eda:	3720      	adds	r7, #32
 8005edc:	46bd      	mov	sp, r7
 8005ede:	bd80      	pop	{r7, pc}

08005ee0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005ee0:	b580      	push	{r7, lr}
 8005ee2:	b088      	sub	sp, #32
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	60f8      	str	r0, [r7, #12]
 8005ee8:	60b9      	str	r1, [r7, #8]
 8005eea:	607a      	str	r2, [r7, #4]
 8005eec:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005eee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ef0:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	009b      	lsls	r3, r3, #2
 8005ef6:	461a      	mov	r2, r3
 8005ef8:	21a5      	movs	r1, #165	; 0xa5
 8005efa:	f001 fe0f 	bl	8007b1c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005efe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f00:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005f08:	3b01      	subs	r3, #1
 8005f0a:	009b      	lsls	r3, r3, #2
 8005f0c:	4413      	add	r3, r2
 8005f0e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005f10:	69bb      	ldr	r3, [r7, #24]
 8005f12:	f023 0307 	bic.w	r3, r3, #7
 8005f16:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005f18:	69bb      	ldr	r3, [r7, #24]
 8005f1a:	f003 0307 	and.w	r3, r3, #7
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d00a      	beq.n	8005f38 <prvInitialiseNewTask+0x58>
	__asm volatile
 8005f22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f26:	f383 8811 	msr	BASEPRI, r3
 8005f2a:	f3bf 8f6f 	isb	sy
 8005f2e:	f3bf 8f4f 	dsb	sy
 8005f32:	617b      	str	r3, [r7, #20]
}
 8005f34:	bf00      	nop
 8005f36:	e7fe      	b.n	8005f36 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005f38:	68bb      	ldr	r3, [r7, #8]
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d01f      	beq.n	8005f7e <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005f3e:	2300      	movs	r3, #0
 8005f40:	61fb      	str	r3, [r7, #28]
 8005f42:	e012      	b.n	8005f6a <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005f44:	68ba      	ldr	r2, [r7, #8]
 8005f46:	69fb      	ldr	r3, [r7, #28]
 8005f48:	4413      	add	r3, r2
 8005f4a:	7819      	ldrb	r1, [r3, #0]
 8005f4c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f4e:	69fb      	ldr	r3, [r7, #28]
 8005f50:	4413      	add	r3, r2
 8005f52:	3334      	adds	r3, #52	; 0x34
 8005f54:	460a      	mov	r2, r1
 8005f56:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005f58:	68ba      	ldr	r2, [r7, #8]
 8005f5a:	69fb      	ldr	r3, [r7, #28]
 8005f5c:	4413      	add	r3, r2
 8005f5e:	781b      	ldrb	r3, [r3, #0]
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d006      	beq.n	8005f72 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005f64:	69fb      	ldr	r3, [r7, #28]
 8005f66:	3301      	adds	r3, #1
 8005f68:	61fb      	str	r3, [r7, #28]
 8005f6a:	69fb      	ldr	r3, [r7, #28]
 8005f6c:	2b0f      	cmp	r3, #15
 8005f6e:	d9e9      	bls.n	8005f44 <prvInitialiseNewTask+0x64>
 8005f70:	e000      	b.n	8005f74 <prvInitialiseNewTask+0x94>
			{
				break;
 8005f72:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005f74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f76:	2200      	movs	r2, #0
 8005f78:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005f7c:	e003      	b.n	8005f86 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005f7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f80:	2200      	movs	r2, #0
 8005f82:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005f86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f88:	2b37      	cmp	r3, #55	; 0x37
 8005f8a:	d901      	bls.n	8005f90 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005f8c:	2337      	movs	r3, #55	; 0x37
 8005f8e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005f90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f92:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005f94:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005f96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f98:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005f9a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005f9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005fa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fa4:	3304      	adds	r3, #4
 8005fa6:	4618      	mov	r0, r3
 8005fa8:	f7ff f978 	bl	800529c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005fac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fae:	3318      	adds	r3, #24
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	f7ff f973 	bl	800529c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005fb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fb8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005fba:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005fbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fbe:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005fc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fc4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005fc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fc8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005fca:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005fcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fce:	2200      	movs	r2, #0
 8005fd0:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005fd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005fda:	683a      	ldr	r2, [r7, #0]
 8005fdc:	68f9      	ldr	r1, [r7, #12]
 8005fde:	69b8      	ldr	r0, [r7, #24]
 8005fe0:	f001 f928 	bl	8007234 <pxPortInitialiseStack>
 8005fe4:	4602      	mov	r2, r0
 8005fe6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fe8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005fea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d002      	beq.n	8005ff6 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005ff0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ff2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005ff4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005ff6:	bf00      	nop
 8005ff8:	3720      	adds	r7, #32
 8005ffa:	46bd      	mov	sp, r7
 8005ffc:	bd80      	pop	{r7, pc}
	...

08006000 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006000:	b580      	push	{r7, lr}
 8006002:	b082      	sub	sp, #8
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006008:	f001 fa44 	bl	8007494 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800600c:	4b2d      	ldr	r3, [pc, #180]	; (80060c4 <prvAddNewTaskToReadyList+0xc4>)
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	3301      	adds	r3, #1
 8006012:	4a2c      	ldr	r2, [pc, #176]	; (80060c4 <prvAddNewTaskToReadyList+0xc4>)
 8006014:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006016:	4b2c      	ldr	r3, [pc, #176]	; (80060c8 <prvAddNewTaskToReadyList+0xc8>)
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	2b00      	cmp	r3, #0
 800601c:	d109      	bne.n	8006032 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800601e:	4a2a      	ldr	r2, [pc, #168]	; (80060c8 <prvAddNewTaskToReadyList+0xc8>)
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006024:	4b27      	ldr	r3, [pc, #156]	; (80060c4 <prvAddNewTaskToReadyList+0xc4>)
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	2b01      	cmp	r3, #1
 800602a:	d110      	bne.n	800604e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800602c:	f000 fc16 	bl	800685c <prvInitialiseTaskLists>
 8006030:	e00d      	b.n	800604e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006032:	4b26      	ldr	r3, [pc, #152]	; (80060cc <prvAddNewTaskToReadyList+0xcc>)
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	2b00      	cmp	r3, #0
 8006038:	d109      	bne.n	800604e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800603a:	4b23      	ldr	r3, [pc, #140]	; (80060c8 <prvAddNewTaskToReadyList+0xc8>)
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006044:	429a      	cmp	r2, r3
 8006046:	d802      	bhi.n	800604e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006048:	4a1f      	ldr	r2, [pc, #124]	; (80060c8 <prvAddNewTaskToReadyList+0xc8>)
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800604e:	4b20      	ldr	r3, [pc, #128]	; (80060d0 <prvAddNewTaskToReadyList+0xd0>)
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	3301      	adds	r3, #1
 8006054:	4a1e      	ldr	r2, [pc, #120]	; (80060d0 <prvAddNewTaskToReadyList+0xd0>)
 8006056:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006058:	4b1d      	ldr	r3, [pc, #116]	; (80060d0 <prvAddNewTaskToReadyList+0xd0>)
 800605a:	681a      	ldr	r2, [r3, #0]
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006064:	4b1b      	ldr	r3, [pc, #108]	; (80060d4 <prvAddNewTaskToReadyList+0xd4>)
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	429a      	cmp	r2, r3
 800606a:	d903      	bls.n	8006074 <prvAddNewTaskToReadyList+0x74>
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006070:	4a18      	ldr	r2, [pc, #96]	; (80060d4 <prvAddNewTaskToReadyList+0xd4>)
 8006072:	6013      	str	r3, [r2, #0]
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006078:	4613      	mov	r3, r2
 800607a:	009b      	lsls	r3, r3, #2
 800607c:	4413      	add	r3, r2
 800607e:	009b      	lsls	r3, r3, #2
 8006080:	4a15      	ldr	r2, [pc, #84]	; (80060d8 <prvAddNewTaskToReadyList+0xd8>)
 8006082:	441a      	add	r2, r3
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	3304      	adds	r3, #4
 8006088:	4619      	mov	r1, r3
 800608a:	4610      	mov	r0, r2
 800608c:	f7ff f913 	bl	80052b6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006090:	f001 fa30 	bl	80074f4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006094:	4b0d      	ldr	r3, [pc, #52]	; (80060cc <prvAddNewTaskToReadyList+0xcc>)
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	2b00      	cmp	r3, #0
 800609a:	d00e      	beq.n	80060ba <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800609c:	4b0a      	ldr	r3, [pc, #40]	; (80060c8 <prvAddNewTaskToReadyList+0xc8>)
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060a6:	429a      	cmp	r2, r3
 80060a8:	d207      	bcs.n	80060ba <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80060aa:	4b0c      	ldr	r3, [pc, #48]	; (80060dc <prvAddNewTaskToReadyList+0xdc>)
 80060ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80060b0:	601a      	str	r2, [r3, #0]
 80060b2:	f3bf 8f4f 	dsb	sy
 80060b6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80060ba:	bf00      	nop
 80060bc:	3708      	adds	r7, #8
 80060be:	46bd      	mov	sp, r7
 80060c0:	bd80      	pop	{r7, pc}
 80060c2:	bf00      	nop
 80060c4:	20000c24 	.word	0x20000c24
 80060c8:	20000750 	.word	0x20000750
 80060cc:	20000c30 	.word	0x20000c30
 80060d0:	20000c40 	.word	0x20000c40
 80060d4:	20000c2c 	.word	0x20000c2c
 80060d8:	20000754 	.word	0x20000754
 80060dc:	e000ed04 	.word	0xe000ed04

080060e0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80060e0:	b580      	push	{r7, lr}
 80060e2:	b084      	sub	sp, #16
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80060e8:	2300      	movs	r3, #0
 80060ea:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d017      	beq.n	8006122 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80060f2:	4b13      	ldr	r3, [pc, #76]	; (8006140 <vTaskDelay+0x60>)
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d00a      	beq.n	8006110 <vTaskDelay+0x30>
	__asm volatile
 80060fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060fe:	f383 8811 	msr	BASEPRI, r3
 8006102:	f3bf 8f6f 	isb	sy
 8006106:	f3bf 8f4f 	dsb	sy
 800610a:	60bb      	str	r3, [r7, #8]
}
 800610c:	bf00      	nop
 800610e:	e7fe      	b.n	800610e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006110:	f000 f880 	bl	8006214 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006114:	2100      	movs	r1, #0
 8006116:	6878      	ldr	r0, [r7, #4]
 8006118:	f000 fcea 	bl	8006af0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800611c:	f000 f888 	bl	8006230 <xTaskResumeAll>
 8006120:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	2b00      	cmp	r3, #0
 8006126:	d107      	bne.n	8006138 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8006128:	4b06      	ldr	r3, [pc, #24]	; (8006144 <vTaskDelay+0x64>)
 800612a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800612e:	601a      	str	r2, [r3, #0]
 8006130:	f3bf 8f4f 	dsb	sy
 8006134:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006138:	bf00      	nop
 800613a:	3710      	adds	r7, #16
 800613c:	46bd      	mov	sp, r7
 800613e:	bd80      	pop	{r7, pc}
 8006140:	20000c4c 	.word	0x20000c4c
 8006144:	e000ed04 	.word	0xe000ed04

08006148 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006148:	b580      	push	{r7, lr}
 800614a:	b08a      	sub	sp, #40	; 0x28
 800614c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800614e:	2300      	movs	r3, #0
 8006150:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006152:	2300      	movs	r3, #0
 8006154:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006156:	463a      	mov	r2, r7
 8006158:	1d39      	adds	r1, r7, #4
 800615a:	f107 0308 	add.w	r3, r7, #8
 800615e:	4618      	mov	r0, r3
 8006160:	f7ff f848 	bl	80051f4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006164:	6839      	ldr	r1, [r7, #0]
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	68ba      	ldr	r2, [r7, #8]
 800616a:	9202      	str	r2, [sp, #8]
 800616c:	9301      	str	r3, [sp, #4]
 800616e:	2300      	movs	r3, #0
 8006170:	9300      	str	r3, [sp, #0]
 8006172:	2300      	movs	r3, #0
 8006174:	460a      	mov	r2, r1
 8006176:	4921      	ldr	r1, [pc, #132]	; (80061fc <vTaskStartScheduler+0xb4>)
 8006178:	4821      	ldr	r0, [pc, #132]	; (8006200 <vTaskStartScheduler+0xb8>)
 800617a:	f7ff fe0f 	bl	8005d9c <xTaskCreateStatic>
 800617e:	4603      	mov	r3, r0
 8006180:	4a20      	ldr	r2, [pc, #128]	; (8006204 <vTaskStartScheduler+0xbc>)
 8006182:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006184:	4b1f      	ldr	r3, [pc, #124]	; (8006204 <vTaskStartScheduler+0xbc>)
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	2b00      	cmp	r3, #0
 800618a:	d002      	beq.n	8006192 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800618c:	2301      	movs	r3, #1
 800618e:	617b      	str	r3, [r7, #20]
 8006190:	e001      	b.n	8006196 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006192:	2300      	movs	r3, #0
 8006194:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006196:	697b      	ldr	r3, [r7, #20]
 8006198:	2b01      	cmp	r3, #1
 800619a:	d102      	bne.n	80061a2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800619c:	f000 fcfc 	bl	8006b98 <xTimerCreateTimerTask>
 80061a0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80061a2:	697b      	ldr	r3, [r7, #20]
 80061a4:	2b01      	cmp	r3, #1
 80061a6:	d116      	bne.n	80061d6 <vTaskStartScheduler+0x8e>
	__asm volatile
 80061a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061ac:	f383 8811 	msr	BASEPRI, r3
 80061b0:	f3bf 8f6f 	isb	sy
 80061b4:	f3bf 8f4f 	dsb	sy
 80061b8:	613b      	str	r3, [r7, #16]
}
 80061ba:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80061bc:	4b12      	ldr	r3, [pc, #72]	; (8006208 <vTaskStartScheduler+0xc0>)
 80061be:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80061c2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80061c4:	4b11      	ldr	r3, [pc, #68]	; (800620c <vTaskStartScheduler+0xc4>)
 80061c6:	2201      	movs	r2, #1
 80061c8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80061ca:	4b11      	ldr	r3, [pc, #68]	; (8006210 <vTaskStartScheduler+0xc8>)
 80061cc:	2200      	movs	r2, #0
 80061ce:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80061d0:	f001 f8be 	bl	8007350 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80061d4:	e00e      	b.n	80061f4 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80061d6:	697b      	ldr	r3, [r7, #20]
 80061d8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80061dc:	d10a      	bne.n	80061f4 <vTaskStartScheduler+0xac>
	__asm volatile
 80061de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061e2:	f383 8811 	msr	BASEPRI, r3
 80061e6:	f3bf 8f6f 	isb	sy
 80061ea:	f3bf 8f4f 	dsb	sy
 80061ee:	60fb      	str	r3, [r7, #12]
}
 80061f0:	bf00      	nop
 80061f2:	e7fe      	b.n	80061f2 <vTaskStartScheduler+0xaa>
}
 80061f4:	bf00      	nop
 80061f6:	3718      	adds	r7, #24
 80061f8:	46bd      	mov	sp, r7
 80061fa:	bd80      	pop	{r7, pc}
 80061fc:	08008b98 	.word	0x08008b98
 8006200:	0800682d 	.word	0x0800682d
 8006204:	20000c48 	.word	0x20000c48
 8006208:	20000c44 	.word	0x20000c44
 800620c:	20000c30 	.word	0x20000c30
 8006210:	20000c28 	.word	0x20000c28

08006214 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006214:	b480      	push	{r7}
 8006216:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006218:	4b04      	ldr	r3, [pc, #16]	; (800622c <vTaskSuspendAll+0x18>)
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	3301      	adds	r3, #1
 800621e:	4a03      	ldr	r2, [pc, #12]	; (800622c <vTaskSuspendAll+0x18>)
 8006220:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006222:	bf00      	nop
 8006224:	46bd      	mov	sp, r7
 8006226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622a:	4770      	bx	lr
 800622c:	20000c4c 	.word	0x20000c4c

08006230 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006230:	b580      	push	{r7, lr}
 8006232:	b084      	sub	sp, #16
 8006234:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006236:	2300      	movs	r3, #0
 8006238:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800623a:	2300      	movs	r3, #0
 800623c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800623e:	4b42      	ldr	r3, [pc, #264]	; (8006348 <xTaskResumeAll+0x118>)
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	2b00      	cmp	r3, #0
 8006244:	d10a      	bne.n	800625c <xTaskResumeAll+0x2c>
	__asm volatile
 8006246:	f04f 0350 	mov.w	r3, #80	; 0x50
 800624a:	f383 8811 	msr	BASEPRI, r3
 800624e:	f3bf 8f6f 	isb	sy
 8006252:	f3bf 8f4f 	dsb	sy
 8006256:	603b      	str	r3, [r7, #0]
}
 8006258:	bf00      	nop
 800625a:	e7fe      	b.n	800625a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800625c:	f001 f91a 	bl	8007494 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006260:	4b39      	ldr	r3, [pc, #228]	; (8006348 <xTaskResumeAll+0x118>)
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	3b01      	subs	r3, #1
 8006266:	4a38      	ldr	r2, [pc, #224]	; (8006348 <xTaskResumeAll+0x118>)
 8006268:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800626a:	4b37      	ldr	r3, [pc, #220]	; (8006348 <xTaskResumeAll+0x118>)
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	2b00      	cmp	r3, #0
 8006270:	d162      	bne.n	8006338 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006272:	4b36      	ldr	r3, [pc, #216]	; (800634c <xTaskResumeAll+0x11c>)
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	2b00      	cmp	r3, #0
 8006278:	d05e      	beq.n	8006338 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800627a:	e02f      	b.n	80062dc <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800627c:	4b34      	ldr	r3, [pc, #208]	; (8006350 <xTaskResumeAll+0x120>)
 800627e:	68db      	ldr	r3, [r3, #12]
 8006280:	68db      	ldr	r3, [r3, #12]
 8006282:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	3318      	adds	r3, #24
 8006288:	4618      	mov	r0, r3
 800628a:	f7ff f871 	bl	8005370 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	3304      	adds	r3, #4
 8006292:	4618      	mov	r0, r3
 8006294:	f7ff f86c 	bl	8005370 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800629c:	4b2d      	ldr	r3, [pc, #180]	; (8006354 <xTaskResumeAll+0x124>)
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	429a      	cmp	r2, r3
 80062a2:	d903      	bls.n	80062ac <xTaskResumeAll+0x7c>
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062a8:	4a2a      	ldr	r2, [pc, #168]	; (8006354 <xTaskResumeAll+0x124>)
 80062aa:	6013      	str	r3, [r2, #0]
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80062b0:	4613      	mov	r3, r2
 80062b2:	009b      	lsls	r3, r3, #2
 80062b4:	4413      	add	r3, r2
 80062b6:	009b      	lsls	r3, r3, #2
 80062b8:	4a27      	ldr	r2, [pc, #156]	; (8006358 <xTaskResumeAll+0x128>)
 80062ba:	441a      	add	r2, r3
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	3304      	adds	r3, #4
 80062c0:	4619      	mov	r1, r3
 80062c2:	4610      	mov	r0, r2
 80062c4:	f7fe fff7 	bl	80052b6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80062cc:	4b23      	ldr	r3, [pc, #140]	; (800635c <xTaskResumeAll+0x12c>)
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062d2:	429a      	cmp	r2, r3
 80062d4:	d302      	bcc.n	80062dc <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80062d6:	4b22      	ldr	r3, [pc, #136]	; (8006360 <xTaskResumeAll+0x130>)
 80062d8:	2201      	movs	r2, #1
 80062da:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80062dc:	4b1c      	ldr	r3, [pc, #112]	; (8006350 <xTaskResumeAll+0x120>)
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d1cb      	bne.n	800627c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d001      	beq.n	80062ee <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80062ea:	f000 fb55 	bl	8006998 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80062ee:	4b1d      	ldr	r3, [pc, #116]	; (8006364 <xTaskResumeAll+0x134>)
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d010      	beq.n	800631c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80062fa:	f000 f847 	bl	800638c <xTaskIncrementTick>
 80062fe:	4603      	mov	r3, r0
 8006300:	2b00      	cmp	r3, #0
 8006302:	d002      	beq.n	800630a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8006304:	4b16      	ldr	r3, [pc, #88]	; (8006360 <xTaskResumeAll+0x130>)
 8006306:	2201      	movs	r2, #1
 8006308:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	3b01      	subs	r3, #1
 800630e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2b00      	cmp	r3, #0
 8006314:	d1f1      	bne.n	80062fa <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8006316:	4b13      	ldr	r3, [pc, #76]	; (8006364 <xTaskResumeAll+0x134>)
 8006318:	2200      	movs	r2, #0
 800631a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800631c:	4b10      	ldr	r3, [pc, #64]	; (8006360 <xTaskResumeAll+0x130>)
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	2b00      	cmp	r3, #0
 8006322:	d009      	beq.n	8006338 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006324:	2301      	movs	r3, #1
 8006326:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006328:	4b0f      	ldr	r3, [pc, #60]	; (8006368 <xTaskResumeAll+0x138>)
 800632a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800632e:	601a      	str	r2, [r3, #0]
 8006330:	f3bf 8f4f 	dsb	sy
 8006334:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006338:	f001 f8dc 	bl	80074f4 <vPortExitCritical>

	return xAlreadyYielded;
 800633c:	68bb      	ldr	r3, [r7, #8]
}
 800633e:	4618      	mov	r0, r3
 8006340:	3710      	adds	r7, #16
 8006342:	46bd      	mov	sp, r7
 8006344:	bd80      	pop	{r7, pc}
 8006346:	bf00      	nop
 8006348:	20000c4c 	.word	0x20000c4c
 800634c:	20000c24 	.word	0x20000c24
 8006350:	20000be4 	.word	0x20000be4
 8006354:	20000c2c 	.word	0x20000c2c
 8006358:	20000754 	.word	0x20000754
 800635c:	20000750 	.word	0x20000750
 8006360:	20000c38 	.word	0x20000c38
 8006364:	20000c34 	.word	0x20000c34
 8006368:	e000ed04 	.word	0xe000ed04

0800636c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800636c:	b480      	push	{r7}
 800636e:	b083      	sub	sp, #12
 8006370:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006372:	4b05      	ldr	r3, [pc, #20]	; (8006388 <xTaskGetTickCount+0x1c>)
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006378:	687b      	ldr	r3, [r7, #4]
}
 800637a:	4618      	mov	r0, r3
 800637c:	370c      	adds	r7, #12
 800637e:	46bd      	mov	sp, r7
 8006380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006384:	4770      	bx	lr
 8006386:	bf00      	nop
 8006388:	20000c28 	.word	0x20000c28

0800638c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800638c:	b580      	push	{r7, lr}
 800638e:	b086      	sub	sp, #24
 8006390:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006392:	2300      	movs	r3, #0
 8006394:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006396:	4b4f      	ldr	r3, [pc, #316]	; (80064d4 <xTaskIncrementTick+0x148>)
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	2b00      	cmp	r3, #0
 800639c:	f040 808f 	bne.w	80064be <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80063a0:	4b4d      	ldr	r3, [pc, #308]	; (80064d8 <xTaskIncrementTick+0x14c>)
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	3301      	adds	r3, #1
 80063a6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80063a8:	4a4b      	ldr	r2, [pc, #300]	; (80064d8 <xTaskIncrementTick+0x14c>)
 80063aa:	693b      	ldr	r3, [r7, #16]
 80063ac:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80063ae:	693b      	ldr	r3, [r7, #16]
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d120      	bne.n	80063f6 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80063b4:	4b49      	ldr	r3, [pc, #292]	; (80064dc <xTaskIncrementTick+0x150>)
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d00a      	beq.n	80063d4 <xTaskIncrementTick+0x48>
	__asm volatile
 80063be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063c2:	f383 8811 	msr	BASEPRI, r3
 80063c6:	f3bf 8f6f 	isb	sy
 80063ca:	f3bf 8f4f 	dsb	sy
 80063ce:	603b      	str	r3, [r7, #0]
}
 80063d0:	bf00      	nop
 80063d2:	e7fe      	b.n	80063d2 <xTaskIncrementTick+0x46>
 80063d4:	4b41      	ldr	r3, [pc, #260]	; (80064dc <xTaskIncrementTick+0x150>)
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	60fb      	str	r3, [r7, #12]
 80063da:	4b41      	ldr	r3, [pc, #260]	; (80064e0 <xTaskIncrementTick+0x154>)
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	4a3f      	ldr	r2, [pc, #252]	; (80064dc <xTaskIncrementTick+0x150>)
 80063e0:	6013      	str	r3, [r2, #0]
 80063e2:	4a3f      	ldr	r2, [pc, #252]	; (80064e0 <xTaskIncrementTick+0x154>)
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	6013      	str	r3, [r2, #0]
 80063e8:	4b3e      	ldr	r3, [pc, #248]	; (80064e4 <xTaskIncrementTick+0x158>)
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	3301      	adds	r3, #1
 80063ee:	4a3d      	ldr	r2, [pc, #244]	; (80064e4 <xTaskIncrementTick+0x158>)
 80063f0:	6013      	str	r3, [r2, #0]
 80063f2:	f000 fad1 	bl	8006998 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80063f6:	4b3c      	ldr	r3, [pc, #240]	; (80064e8 <xTaskIncrementTick+0x15c>)
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	693a      	ldr	r2, [r7, #16]
 80063fc:	429a      	cmp	r2, r3
 80063fe:	d349      	bcc.n	8006494 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006400:	4b36      	ldr	r3, [pc, #216]	; (80064dc <xTaskIncrementTick+0x150>)
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	2b00      	cmp	r3, #0
 8006408:	d104      	bne.n	8006414 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800640a:	4b37      	ldr	r3, [pc, #220]	; (80064e8 <xTaskIncrementTick+0x15c>)
 800640c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006410:	601a      	str	r2, [r3, #0]
					break;
 8006412:	e03f      	b.n	8006494 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006414:	4b31      	ldr	r3, [pc, #196]	; (80064dc <xTaskIncrementTick+0x150>)
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	68db      	ldr	r3, [r3, #12]
 800641a:	68db      	ldr	r3, [r3, #12]
 800641c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800641e:	68bb      	ldr	r3, [r7, #8]
 8006420:	685b      	ldr	r3, [r3, #4]
 8006422:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006424:	693a      	ldr	r2, [r7, #16]
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	429a      	cmp	r2, r3
 800642a:	d203      	bcs.n	8006434 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800642c:	4a2e      	ldr	r2, [pc, #184]	; (80064e8 <xTaskIncrementTick+0x15c>)
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006432:	e02f      	b.n	8006494 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006434:	68bb      	ldr	r3, [r7, #8]
 8006436:	3304      	adds	r3, #4
 8006438:	4618      	mov	r0, r3
 800643a:	f7fe ff99 	bl	8005370 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800643e:	68bb      	ldr	r3, [r7, #8]
 8006440:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006442:	2b00      	cmp	r3, #0
 8006444:	d004      	beq.n	8006450 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006446:	68bb      	ldr	r3, [r7, #8]
 8006448:	3318      	adds	r3, #24
 800644a:	4618      	mov	r0, r3
 800644c:	f7fe ff90 	bl	8005370 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006450:	68bb      	ldr	r3, [r7, #8]
 8006452:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006454:	4b25      	ldr	r3, [pc, #148]	; (80064ec <xTaskIncrementTick+0x160>)
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	429a      	cmp	r2, r3
 800645a:	d903      	bls.n	8006464 <xTaskIncrementTick+0xd8>
 800645c:	68bb      	ldr	r3, [r7, #8]
 800645e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006460:	4a22      	ldr	r2, [pc, #136]	; (80064ec <xTaskIncrementTick+0x160>)
 8006462:	6013      	str	r3, [r2, #0]
 8006464:	68bb      	ldr	r3, [r7, #8]
 8006466:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006468:	4613      	mov	r3, r2
 800646a:	009b      	lsls	r3, r3, #2
 800646c:	4413      	add	r3, r2
 800646e:	009b      	lsls	r3, r3, #2
 8006470:	4a1f      	ldr	r2, [pc, #124]	; (80064f0 <xTaskIncrementTick+0x164>)
 8006472:	441a      	add	r2, r3
 8006474:	68bb      	ldr	r3, [r7, #8]
 8006476:	3304      	adds	r3, #4
 8006478:	4619      	mov	r1, r3
 800647a:	4610      	mov	r0, r2
 800647c:	f7fe ff1b 	bl	80052b6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006480:	68bb      	ldr	r3, [r7, #8]
 8006482:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006484:	4b1b      	ldr	r3, [pc, #108]	; (80064f4 <xTaskIncrementTick+0x168>)
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800648a:	429a      	cmp	r2, r3
 800648c:	d3b8      	bcc.n	8006400 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800648e:	2301      	movs	r3, #1
 8006490:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006492:	e7b5      	b.n	8006400 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006494:	4b17      	ldr	r3, [pc, #92]	; (80064f4 <xTaskIncrementTick+0x168>)
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800649a:	4915      	ldr	r1, [pc, #84]	; (80064f0 <xTaskIncrementTick+0x164>)
 800649c:	4613      	mov	r3, r2
 800649e:	009b      	lsls	r3, r3, #2
 80064a0:	4413      	add	r3, r2
 80064a2:	009b      	lsls	r3, r3, #2
 80064a4:	440b      	add	r3, r1
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	2b01      	cmp	r3, #1
 80064aa:	d901      	bls.n	80064b0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80064ac:	2301      	movs	r3, #1
 80064ae:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80064b0:	4b11      	ldr	r3, [pc, #68]	; (80064f8 <xTaskIncrementTick+0x16c>)
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d007      	beq.n	80064c8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80064b8:	2301      	movs	r3, #1
 80064ba:	617b      	str	r3, [r7, #20]
 80064bc:	e004      	b.n	80064c8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80064be:	4b0f      	ldr	r3, [pc, #60]	; (80064fc <xTaskIncrementTick+0x170>)
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	3301      	adds	r3, #1
 80064c4:	4a0d      	ldr	r2, [pc, #52]	; (80064fc <xTaskIncrementTick+0x170>)
 80064c6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80064c8:	697b      	ldr	r3, [r7, #20]
}
 80064ca:	4618      	mov	r0, r3
 80064cc:	3718      	adds	r7, #24
 80064ce:	46bd      	mov	sp, r7
 80064d0:	bd80      	pop	{r7, pc}
 80064d2:	bf00      	nop
 80064d4:	20000c4c 	.word	0x20000c4c
 80064d8:	20000c28 	.word	0x20000c28
 80064dc:	20000bdc 	.word	0x20000bdc
 80064e0:	20000be0 	.word	0x20000be0
 80064e4:	20000c3c 	.word	0x20000c3c
 80064e8:	20000c44 	.word	0x20000c44
 80064ec:	20000c2c 	.word	0x20000c2c
 80064f0:	20000754 	.word	0x20000754
 80064f4:	20000750 	.word	0x20000750
 80064f8:	20000c38 	.word	0x20000c38
 80064fc:	20000c34 	.word	0x20000c34

08006500 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006500:	b480      	push	{r7}
 8006502:	b085      	sub	sp, #20
 8006504:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006506:	4b28      	ldr	r3, [pc, #160]	; (80065a8 <vTaskSwitchContext+0xa8>)
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	2b00      	cmp	r3, #0
 800650c:	d003      	beq.n	8006516 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800650e:	4b27      	ldr	r3, [pc, #156]	; (80065ac <vTaskSwitchContext+0xac>)
 8006510:	2201      	movs	r2, #1
 8006512:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006514:	e041      	b.n	800659a <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8006516:	4b25      	ldr	r3, [pc, #148]	; (80065ac <vTaskSwitchContext+0xac>)
 8006518:	2200      	movs	r2, #0
 800651a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800651c:	4b24      	ldr	r3, [pc, #144]	; (80065b0 <vTaskSwitchContext+0xb0>)
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	60fb      	str	r3, [r7, #12]
 8006522:	e010      	b.n	8006546 <vTaskSwitchContext+0x46>
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	2b00      	cmp	r3, #0
 8006528:	d10a      	bne.n	8006540 <vTaskSwitchContext+0x40>
	__asm volatile
 800652a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800652e:	f383 8811 	msr	BASEPRI, r3
 8006532:	f3bf 8f6f 	isb	sy
 8006536:	f3bf 8f4f 	dsb	sy
 800653a:	607b      	str	r3, [r7, #4]
}
 800653c:	bf00      	nop
 800653e:	e7fe      	b.n	800653e <vTaskSwitchContext+0x3e>
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	3b01      	subs	r3, #1
 8006544:	60fb      	str	r3, [r7, #12]
 8006546:	491b      	ldr	r1, [pc, #108]	; (80065b4 <vTaskSwitchContext+0xb4>)
 8006548:	68fa      	ldr	r2, [r7, #12]
 800654a:	4613      	mov	r3, r2
 800654c:	009b      	lsls	r3, r3, #2
 800654e:	4413      	add	r3, r2
 8006550:	009b      	lsls	r3, r3, #2
 8006552:	440b      	add	r3, r1
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	2b00      	cmp	r3, #0
 8006558:	d0e4      	beq.n	8006524 <vTaskSwitchContext+0x24>
 800655a:	68fa      	ldr	r2, [r7, #12]
 800655c:	4613      	mov	r3, r2
 800655e:	009b      	lsls	r3, r3, #2
 8006560:	4413      	add	r3, r2
 8006562:	009b      	lsls	r3, r3, #2
 8006564:	4a13      	ldr	r2, [pc, #76]	; (80065b4 <vTaskSwitchContext+0xb4>)
 8006566:	4413      	add	r3, r2
 8006568:	60bb      	str	r3, [r7, #8]
 800656a:	68bb      	ldr	r3, [r7, #8]
 800656c:	685b      	ldr	r3, [r3, #4]
 800656e:	685a      	ldr	r2, [r3, #4]
 8006570:	68bb      	ldr	r3, [r7, #8]
 8006572:	605a      	str	r2, [r3, #4]
 8006574:	68bb      	ldr	r3, [r7, #8]
 8006576:	685a      	ldr	r2, [r3, #4]
 8006578:	68bb      	ldr	r3, [r7, #8]
 800657a:	3308      	adds	r3, #8
 800657c:	429a      	cmp	r2, r3
 800657e:	d104      	bne.n	800658a <vTaskSwitchContext+0x8a>
 8006580:	68bb      	ldr	r3, [r7, #8]
 8006582:	685b      	ldr	r3, [r3, #4]
 8006584:	685a      	ldr	r2, [r3, #4]
 8006586:	68bb      	ldr	r3, [r7, #8]
 8006588:	605a      	str	r2, [r3, #4]
 800658a:	68bb      	ldr	r3, [r7, #8]
 800658c:	685b      	ldr	r3, [r3, #4]
 800658e:	68db      	ldr	r3, [r3, #12]
 8006590:	4a09      	ldr	r2, [pc, #36]	; (80065b8 <vTaskSwitchContext+0xb8>)
 8006592:	6013      	str	r3, [r2, #0]
 8006594:	4a06      	ldr	r2, [pc, #24]	; (80065b0 <vTaskSwitchContext+0xb0>)
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	6013      	str	r3, [r2, #0]
}
 800659a:	bf00      	nop
 800659c:	3714      	adds	r7, #20
 800659e:	46bd      	mov	sp, r7
 80065a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a4:	4770      	bx	lr
 80065a6:	bf00      	nop
 80065a8:	20000c4c 	.word	0x20000c4c
 80065ac:	20000c38 	.word	0x20000c38
 80065b0:	20000c2c 	.word	0x20000c2c
 80065b4:	20000754 	.word	0x20000754
 80065b8:	20000750 	.word	0x20000750

080065bc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80065bc:	b580      	push	{r7, lr}
 80065be:	b084      	sub	sp, #16
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	6078      	str	r0, [r7, #4]
 80065c4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d10a      	bne.n	80065e2 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80065cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065d0:	f383 8811 	msr	BASEPRI, r3
 80065d4:	f3bf 8f6f 	isb	sy
 80065d8:	f3bf 8f4f 	dsb	sy
 80065dc:	60fb      	str	r3, [r7, #12]
}
 80065de:	bf00      	nop
 80065e0:	e7fe      	b.n	80065e0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80065e2:	4b07      	ldr	r3, [pc, #28]	; (8006600 <vTaskPlaceOnEventList+0x44>)
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	3318      	adds	r3, #24
 80065e8:	4619      	mov	r1, r3
 80065ea:	6878      	ldr	r0, [r7, #4]
 80065ec:	f7fe fe87 	bl	80052fe <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80065f0:	2101      	movs	r1, #1
 80065f2:	6838      	ldr	r0, [r7, #0]
 80065f4:	f000 fa7c 	bl	8006af0 <prvAddCurrentTaskToDelayedList>
}
 80065f8:	bf00      	nop
 80065fa:	3710      	adds	r7, #16
 80065fc:	46bd      	mov	sp, r7
 80065fe:	bd80      	pop	{r7, pc}
 8006600:	20000750 	.word	0x20000750

08006604 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006604:	b580      	push	{r7, lr}
 8006606:	b086      	sub	sp, #24
 8006608:	af00      	add	r7, sp, #0
 800660a:	60f8      	str	r0, [r7, #12]
 800660c:	60b9      	str	r1, [r7, #8]
 800660e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	2b00      	cmp	r3, #0
 8006614:	d10a      	bne.n	800662c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8006616:	f04f 0350 	mov.w	r3, #80	; 0x50
 800661a:	f383 8811 	msr	BASEPRI, r3
 800661e:	f3bf 8f6f 	isb	sy
 8006622:	f3bf 8f4f 	dsb	sy
 8006626:	617b      	str	r3, [r7, #20]
}
 8006628:	bf00      	nop
 800662a:	e7fe      	b.n	800662a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800662c:	4b0a      	ldr	r3, [pc, #40]	; (8006658 <vTaskPlaceOnEventListRestricted+0x54>)
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	3318      	adds	r3, #24
 8006632:	4619      	mov	r1, r3
 8006634:	68f8      	ldr	r0, [r7, #12]
 8006636:	f7fe fe3e 	bl	80052b6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	2b00      	cmp	r3, #0
 800663e:	d002      	beq.n	8006646 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8006640:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006644:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006646:	6879      	ldr	r1, [r7, #4]
 8006648:	68b8      	ldr	r0, [r7, #8]
 800664a:	f000 fa51 	bl	8006af0 <prvAddCurrentTaskToDelayedList>
	}
 800664e:	bf00      	nop
 8006650:	3718      	adds	r7, #24
 8006652:	46bd      	mov	sp, r7
 8006654:	bd80      	pop	{r7, pc}
 8006656:	bf00      	nop
 8006658:	20000750 	.word	0x20000750

0800665c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800665c:	b580      	push	{r7, lr}
 800665e:	b086      	sub	sp, #24
 8006660:	af00      	add	r7, sp, #0
 8006662:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	68db      	ldr	r3, [r3, #12]
 8006668:	68db      	ldr	r3, [r3, #12]
 800666a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800666c:	693b      	ldr	r3, [r7, #16]
 800666e:	2b00      	cmp	r3, #0
 8006670:	d10a      	bne.n	8006688 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8006672:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006676:	f383 8811 	msr	BASEPRI, r3
 800667a:	f3bf 8f6f 	isb	sy
 800667e:	f3bf 8f4f 	dsb	sy
 8006682:	60fb      	str	r3, [r7, #12]
}
 8006684:	bf00      	nop
 8006686:	e7fe      	b.n	8006686 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006688:	693b      	ldr	r3, [r7, #16]
 800668a:	3318      	adds	r3, #24
 800668c:	4618      	mov	r0, r3
 800668e:	f7fe fe6f 	bl	8005370 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006692:	4b1e      	ldr	r3, [pc, #120]	; (800670c <xTaskRemoveFromEventList+0xb0>)
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	2b00      	cmp	r3, #0
 8006698:	d11d      	bne.n	80066d6 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800669a:	693b      	ldr	r3, [r7, #16]
 800669c:	3304      	adds	r3, #4
 800669e:	4618      	mov	r0, r3
 80066a0:	f7fe fe66 	bl	8005370 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80066a4:	693b      	ldr	r3, [r7, #16]
 80066a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80066a8:	4b19      	ldr	r3, [pc, #100]	; (8006710 <xTaskRemoveFromEventList+0xb4>)
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	429a      	cmp	r2, r3
 80066ae:	d903      	bls.n	80066b8 <xTaskRemoveFromEventList+0x5c>
 80066b0:	693b      	ldr	r3, [r7, #16]
 80066b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066b4:	4a16      	ldr	r2, [pc, #88]	; (8006710 <xTaskRemoveFromEventList+0xb4>)
 80066b6:	6013      	str	r3, [r2, #0]
 80066b8:	693b      	ldr	r3, [r7, #16]
 80066ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80066bc:	4613      	mov	r3, r2
 80066be:	009b      	lsls	r3, r3, #2
 80066c0:	4413      	add	r3, r2
 80066c2:	009b      	lsls	r3, r3, #2
 80066c4:	4a13      	ldr	r2, [pc, #76]	; (8006714 <xTaskRemoveFromEventList+0xb8>)
 80066c6:	441a      	add	r2, r3
 80066c8:	693b      	ldr	r3, [r7, #16]
 80066ca:	3304      	adds	r3, #4
 80066cc:	4619      	mov	r1, r3
 80066ce:	4610      	mov	r0, r2
 80066d0:	f7fe fdf1 	bl	80052b6 <vListInsertEnd>
 80066d4:	e005      	b.n	80066e2 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80066d6:	693b      	ldr	r3, [r7, #16]
 80066d8:	3318      	adds	r3, #24
 80066da:	4619      	mov	r1, r3
 80066dc:	480e      	ldr	r0, [pc, #56]	; (8006718 <xTaskRemoveFromEventList+0xbc>)
 80066de:	f7fe fdea 	bl	80052b6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80066e2:	693b      	ldr	r3, [r7, #16]
 80066e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80066e6:	4b0d      	ldr	r3, [pc, #52]	; (800671c <xTaskRemoveFromEventList+0xc0>)
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066ec:	429a      	cmp	r2, r3
 80066ee:	d905      	bls.n	80066fc <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80066f0:	2301      	movs	r3, #1
 80066f2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80066f4:	4b0a      	ldr	r3, [pc, #40]	; (8006720 <xTaskRemoveFromEventList+0xc4>)
 80066f6:	2201      	movs	r2, #1
 80066f8:	601a      	str	r2, [r3, #0]
 80066fa:	e001      	b.n	8006700 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80066fc:	2300      	movs	r3, #0
 80066fe:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006700:	697b      	ldr	r3, [r7, #20]
}
 8006702:	4618      	mov	r0, r3
 8006704:	3718      	adds	r7, #24
 8006706:	46bd      	mov	sp, r7
 8006708:	bd80      	pop	{r7, pc}
 800670a:	bf00      	nop
 800670c:	20000c4c 	.word	0x20000c4c
 8006710:	20000c2c 	.word	0x20000c2c
 8006714:	20000754 	.word	0x20000754
 8006718:	20000be4 	.word	0x20000be4
 800671c:	20000750 	.word	0x20000750
 8006720:	20000c38 	.word	0x20000c38

08006724 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006724:	b480      	push	{r7}
 8006726:	b083      	sub	sp, #12
 8006728:	af00      	add	r7, sp, #0
 800672a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800672c:	4b06      	ldr	r3, [pc, #24]	; (8006748 <vTaskInternalSetTimeOutState+0x24>)
 800672e:	681a      	ldr	r2, [r3, #0]
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006734:	4b05      	ldr	r3, [pc, #20]	; (800674c <vTaskInternalSetTimeOutState+0x28>)
 8006736:	681a      	ldr	r2, [r3, #0]
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	605a      	str	r2, [r3, #4]
}
 800673c:	bf00      	nop
 800673e:	370c      	adds	r7, #12
 8006740:	46bd      	mov	sp, r7
 8006742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006746:	4770      	bx	lr
 8006748:	20000c3c 	.word	0x20000c3c
 800674c:	20000c28 	.word	0x20000c28

08006750 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006750:	b580      	push	{r7, lr}
 8006752:	b088      	sub	sp, #32
 8006754:	af00      	add	r7, sp, #0
 8006756:	6078      	str	r0, [r7, #4]
 8006758:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	2b00      	cmp	r3, #0
 800675e:	d10a      	bne.n	8006776 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8006760:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006764:	f383 8811 	msr	BASEPRI, r3
 8006768:	f3bf 8f6f 	isb	sy
 800676c:	f3bf 8f4f 	dsb	sy
 8006770:	613b      	str	r3, [r7, #16]
}
 8006772:	bf00      	nop
 8006774:	e7fe      	b.n	8006774 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006776:	683b      	ldr	r3, [r7, #0]
 8006778:	2b00      	cmp	r3, #0
 800677a:	d10a      	bne.n	8006792 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800677c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006780:	f383 8811 	msr	BASEPRI, r3
 8006784:	f3bf 8f6f 	isb	sy
 8006788:	f3bf 8f4f 	dsb	sy
 800678c:	60fb      	str	r3, [r7, #12]
}
 800678e:	bf00      	nop
 8006790:	e7fe      	b.n	8006790 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8006792:	f000 fe7f 	bl	8007494 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006796:	4b1d      	ldr	r3, [pc, #116]	; (800680c <xTaskCheckForTimeOut+0xbc>)
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	685b      	ldr	r3, [r3, #4]
 80067a0:	69ba      	ldr	r2, [r7, #24]
 80067a2:	1ad3      	subs	r3, r2, r3
 80067a4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80067a6:	683b      	ldr	r3, [r7, #0]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80067ae:	d102      	bne.n	80067b6 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80067b0:	2300      	movs	r3, #0
 80067b2:	61fb      	str	r3, [r7, #28]
 80067b4:	e023      	b.n	80067fe <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681a      	ldr	r2, [r3, #0]
 80067ba:	4b15      	ldr	r3, [pc, #84]	; (8006810 <xTaskCheckForTimeOut+0xc0>)
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	429a      	cmp	r2, r3
 80067c0:	d007      	beq.n	80067d2 <xTaskCheckForTimeOut+0x82>
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	685b      	ldr	r3, [r3, #4]
 80067c6:	69ba      	ldr	r2, [r7, #24]
 80067c8:	429a      	cmp	r2, r3
 80067ca:	d302      	bcc.n	80067d2 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80067cc:	2301      	movs	r3, #1
 80067ce:	61fb      	str	r3, [r7, #28]
 80067d0:	e015      	b.n	80067fe <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80067d2:	683b      	ldr	r3, [r7, #0]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	697a      	ldr	r2, [r7, #20]
 80067d8:	429a      	cmp	r2, r3
 80067da:	d20b      	bcs.n	80067f4 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80067dc:	683b      	ldr	r3, [r7, #0]
 80067de:	681a      	ldr	r2, [r3, #0]
 80067e0:	697b      	ldr	r3, [r7, #20]
 80067e2:	1ad2      	subs	r2, r2, r3
 80067e4:	683b      	ldr	r3, [r7, #0]
 80067e6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80067e8:	6878      	ldr	r0, [r7, #4]
 80067ea:	f7ff ff9b 	bl	8006724 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80067ee:	2300      	movs	r3, #0
 80067f0:	61fb      	str	r3, [r7, #28]
 80067f2:	e004      	b.n	80067fe <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80067f4:	683b      	ldr	r3, [r7, #0]
 80067f6:	2200      	movs	r2, #0
 80067f8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80067fa:	2301      	movs	r3, #1
 80067fc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80067fe:	f000 fe79 	bl	80074f4 <vPortExitCritical>

	return xReturn;
 8006802:	69fb      	ldr	r3, [r7, #28]
}
 8006804:	4618      	mov	r0, r3
 8006806:	3720      	adds	r7, #32
 8006808:	46bd      	mov	sp, r7
 800680a:	bd80      	pop	{r7, pc}
 800680c:	20000c28 	.word	0x20000c28
 8006810:	20000c3c 	.word	0x20000c3c

08006814 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006814:	b480      	push	{r7}
 8006816:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006818:	4b03      	ldr	r3, [pc, #12]	; (8006828 <vTaskMissedYield+0x14>)
 800681a:	2201      	movs	r2, #1
 800681c:	601a      	str	r2, [r3, #0]
}
 800681e:	bf00      	nop
 8006820:	46bd      	mov	sp, r7
 8006822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006826:	4770      	bx	lr
 8006828:	20000c38 	.word	0x20000c38

0800682c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800682c:	b580      	push	{r7, lr}
 800682e:	b082      	sub	sp, #8
 8006830:	af00      	add	r7, sp, #0
 8006832:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006834:	f000 f852 	bl	80068dc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006838:	4b06      	ldr	r3, [pc, #24]	; (8006854 <prvIdleTask+0x28>)
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	2b01      	cmp	r3, #1
 800683e:	d9f9      	bls.n	8006834 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006840:	4b05      	ldr	r3, [pc, #20]	; (8006858 <prvIdleTask+0x2c>)
 8006842:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006846:	601a      	str	r2, [r3, #0]
 8006848:	f3bf 8f4f 	dsb	sy
 800684c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006850:	e7f0      	b.n	8006834 <prvIdleTask+0x8>
 8006852:	bf00      	nop
 8006854:	20000754 	.word	0x20000754
 8006858:	e000ed04 	.word	0xe000ed04

0800685c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800685c:	b580      	push	{r7, lr}
 800685e:	b082      	sub	sp, #8
 8006860:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006862:	2300      	movs	r3, #0
 8006864:	607b      	str	r3, [r7, #4]
 8006866:	e00c      	b.n	8006882 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006868:	687a      	ldr	r2, [r7, #4]
 800686a:	4613      	mov	r3, r2
 800686c:	009b      	lsls	r3, r3, #2
 800686e:	4413      	add	r3, r2
 8006870:	009b      	lsls	r3, r3, #2
 8006872:	4a12      	ldr	r2, [pc, #72]	; (80068bc <prvInitialiseTaskLists+0x60>)
 8006874:	4413      	add	r3, r2
 8006876:	4618      	mov	r0, r3
 8006878:	f7fe fcf0 	bl	800525c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	3301      	adds	r3, #1
 8006880:	607b      	str	r3, [r7, #4]
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	2b37      	cmp	r3, #55	; 0x37
 8006886:	d9ef      	bls.n	8006868 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006888:	480d      	ldr	r0, [pc, #52]	; (80068c0 <prvInitialiseTaskLists+0x64>)
 800688a:	f7fe fce7 	bl	800525c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800688e:	480d      	ldr	r0, [pc, #52]	; (80068c4 <prvInitialiseTaskLists+0x68>)
 8006890:	f7fe fce4 	bl	800525c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006894:	480c      	ldr	r0, [pc, #48]	; (80068c8 <prvInitialiseTaskLists+0x6c>)
 8006896:	f7fe fce1 	bl	800525c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800689a:	480c      	ldr	r0, [pc, #48]	; (80068cc <prvInitialiseTaskLists+0x70>)
 800689c:	f7fe fcde 	bl	800525c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80068a0:	480b      	ldr	r0, [pc, #44]	; (80068d0 <prvInitialiseTaskLists+0x74>)
 80068a2:	f7fe fcdb 	bl	800525c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80068a6:	4b0b      	ldr	r3, [pc, #44]	; (80068d4 <prvInitialiseTaskLists+0x78>)
 80068a8:	4a05      	ldr	r2, [pc, #20]	; (80068c0 <prvInitialiseTaskLists+0x64>)
 80068aa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80068ac:	4b0a      	ldr	r3, [pc, #40]	; (80068d8 <prvInitialiseTaskLists+0x7c>)
 80068ae:	4a05      	ldr	r2, [pc, #20]	; (80068c4 <prvInitialiseTaskLists+0x68>)
 80068b0:	601a      	str	r2, [r3, #0]
}
 80068b2:	bf00      	nop
 80068b4:	3708      	adds	r7, #8
 80068b6:	46bd      	mov	sp, r7
 80068b8:	bd80      	pop	{r7, pc}
 80068ba:	bf00      	nop
 80068bc:	20000754 	.word	0x20000754
 80068c0:	20000bb4 	.word	0x20000bb4
 80068c4:	20000bc8 	.word	0x20000bc8
 80068c8:	20000be4 	.word	0x20000be4
 80068cc:	20000bf8 	.word	0x20000bf8
 80068d0:	20000c10 	.word	0x20000c10
 80068d4:	20000bdc 	.word	0x20000bdc
 80068d8:	20000be0 	.word	0x20000be0

080068dc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80068dc:	b580      	push	{r7, lr}
 80068de:	b082      	sub	sp, #8
 80068e0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80068e2:	e019      	b.n	8006918 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80068e4:	f000 fdd6 	bl	8007494 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80068e8:	4b10      	ldr	r3, [pc, #64]	; (800692c <prvCheckTasksWaitingTermination+0x50>)
 80068ea:	68db      	ldr	r3, [r3, #12]
 80068ec:	68db      	ldr	r3, [r3, #12]
 80068ee:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	3304      	adds	r3, #4
 80068f4:	4618      	mov	r0, r3
 80068f6:	f7fe fd3b 	bl	8005370 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80068fa:	4b0d      	ldr	r3, [pc, #52]	; (8006930 <prvCheckTasksWaitingTermination+0x54>)
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	3b01      	subs	r3, #1
 8006900:	4a0b      	ldr	r2, [pc, #44]	; (8006930 <prvCheckTasksWaitingTermination+0x54>)
 8006902:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006904:	4b0b      	ldr	r3, [pc, #44]	; (8006934 <prvCheckTasksWaitingTermination+0x58>)
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	3b01      	subs	r3, #1
 800690a:	4a0a      	ldr	r2, [pc, #40]	; (8006934 <prvCheckTasksWaitingTermination+0x58>)
 800690c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800690e:	f000 fdf1 	bl	80074f4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006912:	6878      	ldr	r0, [r7, #4]
 8006914:	f000 f810 	bl	8006938 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006918:	4b06      	ldr	r3, [pc, #24]	; (8006934 <prvCheckTasksWaitingTermination+0x58>)
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	2b00      	cmp	r3, #0
 800691e:	d1e1      	bne.n	80068e4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006920:	bf00      	nop
 8006922:	bf00      	nop
 8006924:	3708      	adds	r7, #8
 8006926:	46bd      	mov	sp, r7
 8006928:	bd80      	pop	{r7, pc}
 800692a:	bf00      	nop
 800692c:	20000bf8 	.word	0x20000bf8
 8006930:	20000c24 	.word	0x20000c24
 8006934:	20000c0c 	.word	0x20000c0c

08006938 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006938:	b580      	push	{r7, lr}
 800693a:	b084      	sub	sp, #16
 800693c:	af00      	add	r7, sp, #0
 800693e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8006946:	2b00      	cmp	r3, #0
 8006948:	d108      	bne.n	800695c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800694e:	4618      	mov	r0, r3
 8006950:	f000 ff8e 	bl	8007870 <vPortFree>
				vPortFree( pxTCB );
 8006954:	6878      	ldr	r0, [r7, #4]
 8006956:	f000 ff8b 	bl	8007870 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800695a:	e018      	b.n	800698e <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8006962:	2b01      	cmp	r3, #1
 8006964:	d103      	bne.n	800696e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8006966:	6878      	ldr	r0, [r7, #4]
 8006968:	f000 ff82 	bl	8007870 <vPortFree>
	}
 800696c:	e00f      	b.n	800698e <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8006974:	2b02      	cmp	r3, #2
 8006976:	d00a      	beq.n	800698e <prvDeleteTCB+0x56>
	__asm volatile
 8006978:	f04f 0350 	mov.w	r3, #80	; 0x50
 800697c:	f383 8811 	msr	BASEPRI, r3
 8006980:	f3bf 8f6f 	isb	sy
 8006984:	f3bf 8f4f 	dsb	sy
 8006988:	60fb      	str	r3, [r7, #12]
}
 800698a:	bf00      	nop
 800698c:	e7fe      	b.n	800698c <prvDeleteTCB+0x54>
	}
 800698e:	bf00      	nop
 8006990:	3710      	adds	r7, #16
 8006992:	46bd      	mov	sp, r7
 8006994:	bd80      	pop	{r7, pc}
	...

08006998 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006998:	b480      	push	{r7}
 800699a:	b083      	sub	sp, #12
 800699c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800699e:	4b0c      	ldr	r3, [pc, #48]	; (80069d0 <prvResetNextTaskUnblockTime+0x38>)
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d104      	bne.n	80069b2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80069a8:	4b0a      	ldr	r3, [pc, #40]	; (80069d4 <prvResetNextTaskUnblockTime+0x3c>)
 80069aa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80069ae:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80069b0:	e008      	b.n	80069c4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80069b2:	4b07      	ldr	r3, [pc, #28]	; (80069d0 <prvResetNextTaskUnblockTime+0x38>)
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	68db      	ldr	r3, [r3, #12]
 80069b8:	68db      	ldr	r3, [r3, #12]
 80069ba:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	685b      	ldr	r3, [r3, #4]
 80069c0:	4a04      	ldr	r2, [pc, #16]	; (80069d4 <prvResetNextTaskUnblockTime+0x3c>)
 80069c2:	6013      	str	r3, [r2, #0]
}
 80069c4:	bf00      	nop
 80069c6:	370c      	adds	r7, #12
 80069c8:	46bd      	mov	sp, r7
 80069ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ce:	4770      	bx	lr
 80069d0:	20000bdc 	.word	0x20000bdc
 80069d4:	20000c44 	.word	0x20000c44

080069d8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80069d8:	b480      	push	{r7}
 80069da:	b083      	sub	sp, #12
 80069dc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80069de:	4b0b      	ldr	r3, [pc, #44]	; (8006a0c <xTaskGetSchedulerState+0x34>)
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d102      	bne.n	80069ec <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80069e6:	2301      	movs	r3, #1
 80069e8:	607b      	str	r3, [r7, #4]
 80069ea:	e008      	b.n	80069fe <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80069ec:	4b08      	ldr	r3, [pc, #32]	; (8006a10 <xTaskGetSchedulerState+0x38>)
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d102      	bne.n	80069fa <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80069f4:	2302      	movs	r3, #2
 80069f6:	607b      	str	r3, [r7, #4]
 80069f8:	e001      	b.n	80069fe <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80069fa:	2300      	movs	r3, #0
 80069fc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80069fe:	687b      	ldr	r3, [r7, #4]
	}
 8006a00:	4618      	mov	r0, r3
 8006a02:	370c      	adds	r7, #12
 8006a04:	46bd      	mov	sp, r7
 8006a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0a:	4770      	bx	lr
 8006a0c:	20000c30 	.word	0x20000c30
 8006a10:	20000c4c 	.word	0x20000c4c

08006a14 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006a14:	b580      	push	{r7, lr}
 8006a16:	b086      	sub	sp, #24
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006a20:	2300      	movs	r3, #0
 8006a22:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d056      	beq.n	8006ad8 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006a2a:	4b2e      	ldr	r3, [pc, #184]	; (8006ae4 <xTaskPriorityDisinherit+0xd0>)
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	693a      	ldr	r2, [r7, #16]
 8006a30:	429a      	cmp	r2, r3
 8006a32:	d00a      	beq.n	8006a4a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8006a34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a38:	f383 8811 	msr	BASEPRI, r3
 8006a3c:	f3bf 8f6f 	isb	sy
 8006a40:	f3bf 8f4f 	dsb	sy
 8006a44:	60fb      	str	r3, [r7, #12]
}
 8006a46:	bf00      	nop
 8006a48:	e7fe      	b.n	8006a48 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006a4a:	693b      	ldr	r3, [r7, #16]
 8006a4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d10a      	bne.n	8006a68 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8006a52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a56:	f383 8811 	msr	BASEPRI, r3
 8006a5a:	f3bf 8f6f 	isb	sy
 8006a5e:	f3bf 8f4f 	dsb	sy
 8006a62:	60bb      	str	r3, [r7, #8]
}
 8006a64:	bf00      	nop
 8006a66:	e7fe      	b.n	8006a66 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8006a68:	693b      	ldr	r3, [r7, #16]
 8006a6a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006a6c:	1e5a      	subs	r2, r3, #1
 8006a6e:	693b      	ldr	r3, [r7, #16]
 8006a70:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006a72:	693b      	ldr	r3, [r7, #16]
 8006a74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a76:	693b      	ldr	r3, [r7, #16]
 8006a78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a7a:	429a      	cmp	r2, r3
 8006a7c:	d02c      	beq.n	8006ad8 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006a7e:	693b      	ldr	r3, [r7, #16]
 8006a80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d128      	bne.n	8006ad8 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006a86:	693b      	ldr	r3, [r7, #16]
 8006a88:	3304      	adds	r3, #4
 8006a8a:	4618      	mov	r0, r3
 8006a8c:	f7fe fc70 	bl	8005370 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006a90:	693b      	ldr	r3, [r7, #16]
 8006a92:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006a94:	693b      	ldr	r3, [r7, #16]
 8006a96:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006a98:	693b      	ldr	r3, [r7, #16]
 8006a9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a9c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8006aa0:	693b      	ldr	r3, [r7, #16]
 8006aa2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006aa4:	693b      	ldr	r3, [r7, #16]
 8006aa6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006aa8:	4b0f      	ldr	r3, [pc, #60]	; (8006ae8 <xTaskPriorityDisinherit+0xd4>)
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	429a      	cmp	r2, r3
 8006aae:	d903      	bls.n	8006ab8 <xTaskPriorityDisinherit+0xa4>
 8006ab0:	693b      	ldr	r3, [r7, #16]
 8006ab2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ab4:	4a0c      	ldr	r2, [pc, #48]	; (8006ae8 <xTaskPriorityDisinherit+0xd4>)
 8006ab6:	6013      	str	r3, [r2, #0]
 8006ab8:	693b      	ldr	r3, [r7, #16]
 8006aba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006abc:	4613      	mov	r3, r2
 8006abe:	009b      	lsls	r3, r3, #2
 8006ac0:	4413      	add	r3, r2
 8006ac2:	009b      	lsls	r3, r3, #2
 8006ac4:	4a09      	ldr	r2, [pc, #36]	; (8006aec <xTaskPriorityDisinherit+0xd8>)
 8006ac6:	441a      	add	r2, r3
 8006ac8:	693b      	ldr	r3, [r7, #16]
 8006aca:	3304      	adds	r3, #4
 8006acc:	4619      	mov	r1, r3
 8006ace:	4610      	mov	r0, r2
 8006ad0:	f7fe fbf1 	bl	80052b6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006ad4:	2301      	movs	r3, #1
 8006ad6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006ad8:	697b      	ldr	r3, [r7, #20]
	}
 8006ada:	4618      	mov	r0, r3
 8006adc:	3718      	adds	r7, #24
 8006ade:	46bd      	mov	sp, r7
 8006ae0:	bd80      	pop	{r7, pc}
 8006ae2:	bf00      	nop
 8006ae4:	20000750 	.word	0x20000750
 8006ae8:	20000c2c 	.word	0x20000c2c
 8006aec:	20000754 	.word	0x20000754

08006af0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006af0:	b580      	push	{r7, lr}
 8006af2:	b084      	sub	sp, #16
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	6078      	str	r0, [r7, #4]
 8006af8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006afa:	4b21      	ldr	r3, [pc, #132]	; (8006b80 <prvAddCurrentTaskToDelayedList+0x90>)
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006b00:	4b20      	ldr	r3, [pc, #128]	; (8006b84 <prvAddCurrentTaskToDelayedList+0x94>)
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	3304      	adds	r3, #4
 8006b06:	4618      	mov	r0, r3
 8006b08:	f7fe fc32 	bl	8005370 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006b12:	d10a      	bne.n	8006b2a <prvAddCurrentTaskToDelayedList+0x3a>
 8006b14:	683b      	ldr	r3, [r7, #0]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d007      	beq.n	8006b2a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006b1a:	4b1a      	ldr	r3, [pc, #104]	; (8006b84 <prvAddCurrentTaskToDelayedList+0x94>)
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	3304      	adds	r3, #4
 8006b20:	4619      	mov	r1, r3
 8006b22:	4819      	ldr	r0, [pc, #100]	; (8006b88 <prvAddCurrentTaskToDelayedList+0x98>)
 8006b24:	f7fe fbc7 	bl	80052b6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006b28:	e026      	b.n	8006b78 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006b2a:	68fa      	ldr	r2, [r7, #12]
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	4413      	add	r3, r2
 8006b30:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006b32:	4b14      	ldr	r3, [pc, #80]	; (8006b84 <prvAddCurrentTaskToDelayedList+0x94>)
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	68ba      	ldr	r2, [r7, #8]
 8006b38:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006b3a:	68ba      	ldr	r2, [r7, #8]
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	429a      	cmp	r2, r3
 8006b40:	d209      	bcs.n	8006b56 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006b42:	4b12      	ldr	r3, [pc, #72]	; (8006b8c <prvAddCurrentTaskToDelayedList+0x9c>)
 8006b44:	681a      	ldr	r2, [r3, #0]
 8006b46:	4b0f      	ldr	r3, [pc, #60]	; (8006b84 <prvAddCurrentTaskToDelayedList+0x94>)
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	3304      	adds	r3, #4
 8006b4c:	4619      	mov	r1, r3
 8006b4e:	4610      	mov	r0, r2
 8006b50:	f7fe fbd5 	bl	80052fe <vListInsert>
}
 8006b54:	e010      	b.n	8006b78 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006b56:	4b0e      	ldr	r3, [pc, #56]	; (8006b90 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006b58:	681a      	ldr	r2, [r3, #0]
 8006b5a:	4b0a      	ldr	r3, [pc, #40]	; (8006b84 <prvAddCurrentTaskToDelayedList+0x94>)
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	3304      	adds	r3, #4
 8006b60:	4619      	mov	r1, r3
 8006b62:	4610      	mov	r0, r2
 8006b64:	f7fe fbcb 	bl	80052fe <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006b68:	4b0a      	ldr	r3, [pc, #40]	; (8006b94 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	68ba      	ldr	r2, [r7, #8]
 8006b6e:	429a      	cmp	r2, r3
 8006b70:	d202      	bcs.n	8006b78 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006b72:	4a08      	ldr	r2, [pc, #32]	; (8006b94 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006b74:	68bb      	ldr	r3, [r7, #8]
 8006b76:	6013      	str	r3, [r2, #0]
}
 8006b78:	bf00      	nop
 8006b7a:	3710      	adds	r7, #16
 8006b7c:	46bd      	mov	sp, r7
 8006b7e:	bd80      	pop	{r7, pc}
 8006b80:	20000c28 	.word	0x20000c28
 8006b84:	20000750 	.word	0x20000750
 8006b88:	20000c10 	.word	0x20000c10
 8006b8c:	20000be0 	.word	0x20000be0
 8006b90:	20000bdc 	.word	0x20000bdc
 8006b94:	20000c44 	.word	0x20000c44

08006b98 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006b98:	b580      	push	{r7, lr}
 8006b9a:	b08a      	sub	sp, #40	; 0x28
 8006b9c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006b9e:	2300      	movs	r3, #0
 8006ba0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006ba2:	f000 fb07 	bl	80071b4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006ba6:	4b1c      	ldr	r3, [pc, #112]	; (8006c18 <xTimerCreateTimerTask+0x80>)
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d021      	beq.n	8006bf2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006bae:	2300      	movs	r3, #0
 8006bb0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006bb6:	1d3a      	adds	r2, r7, #4
 8006bb8:	f107 0108 	add.w	r1, r7, #8
 8006bbc:	f107 030c 	add.w	r3, r7, #12
 8006bc0:	4618      	mov	r0, r3
 8006bc2:	f7fe fb31 	bl	8005228 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006bc6:	6879      	ldr	r1, [r7, #4]
 8006bc8:	68bb      	ldr	r3, [r7, #8]
 8006bca:	68fa      	ldr	r2, [r7, #12]
 8006bcc:	9202      	str	r2, [sp, #8]
 8006bce:	9301      	str	r3, [sp, #4]
 8006bd0:	2302      	movs	r3, #2
 8006bd2:	9300      	str	r3, [sp, #0]
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	460a      	mov	r2, r1
 8006bd8:	4910      	ldr	r1, [pc, #64]	; (8006c1c <xTimerCreateTimerTask+0x84>)
 8006bda:	4811      	ldr	r0, [pc, #68]	; (8006c20 <xTimerCreateTimerTask+0x88>)
 8006bdc:	f7ff f8de 	bl	8005d9c <xTaskCreateStatic>
 8006be0:	4603      	mov	r3, r0
 8006be2:	4a10      	ldr	r2, [pc, #64]	; (8006c24 <xTimerCreateTimerTask+0x8c>)
 8006be4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006be6:	4b0f      	ldr	r3, [pc, #60]	; (8006c24 <xTimerCreateTimerTask+0x8c>)
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d001      	beq.n	8006bf2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006bee:	2301      	movs	r3, #1
 8006bf0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006bf2:	697b      	ldr	r3, [r7, #20]
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d10a      	bne.n	8006c0e <xTimerCreateTimerTask+0x76>
	__asm volatile
 8006bf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bfc:	f383 8811 	msr	BASEPRI, r3
 8006c00:	f3bf 8f6f 	isb	sy
 8006c04:	f3bf 8f4f 	dsb	sy
 8006c08:	613b      	str	r3, [r7, #16]
}
 8006c0a:	bf00      	nop
 8006c0c:	e7fe      	b.n	8006c0c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006c0e:	697b      	ldr	r3, [r7, #20]
}
 8006c10:	4618      	mov	r0, r3
 8006c12:	3718      	adds	r7, #24
 8006c14:	46bd      	mov	sp, r7
 8006c16:	bd80      	pop	{r7, pc}
 8006c18:	20000c80 	.word	0x20000c80
 8006c1c:	08008ba0 	.word	0x08008ba0
 8006c20:	08006d5d 	.word	0x08006d5d
 8006c24:	20000c84 	.word	0x20000c84

08006c28 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006c28:	b580      	push	{r7, lr}
 8006c2a:	b08a      	sub	sp, #40	; 0x28
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	60f8      	str	r0, [r7, #12]
 8006c30:	60b9      	str	r1, [r7, #8]
 8006c32:	607a      	str	r2, [r7, #4]
 8006c34:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006c36:	2300      	movs	r3, #0
 8006c38:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d10a      	bne.n	8006c56 <xTimerGenericCommand+0x2e>
	__asm volatile
 8006c40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c44:	f383 8811 	msr	BASEPRI, r3
 8006c48:	f3bf 8f6f 	isb	sy
 8006c4c:	f3bf 8f4f 	dsb	sy
 8006c50:	623b      	str	r3, [r7, #32]
}
 8006c52:	bf00      	nop
 8006c54:	e7fe      	b.n	8006c54 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006c56:	4b1a      	ldr	r3, [pc, #104]	; (8006cc0 <xTimerGenericCommand+0x98>)
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d02a      	beq.n	8006cb4 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006c5e:	68bb      	ldr	r3, [r7, #8]
 8006c60:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006c6a:	68bb      	ldr	r3, [r7, #8]
 8006c6c:	2b05      	cmp	r3, #5
 8006c6e:	dc18      	bgt.n	8006ca2 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006c70:	f7ff feb2 	bl	80069d8 <xTaskGetSchedulerState>
 8006c74:	4603      	mov	r3, r0
 8006c76:	2b02      	cmp	r3, #2
 8006c78:	d109      	bne.n	8006c8e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006c7a:	4b11      	ldr	r3, [pc, #68]	; (8006cc0 <xTimerGenericCommand+0x98>)
 8006c7c:	6818      	ldr	r0, [r3, #0]
 8006c7e:	f107 0110 	add.w	r1, r7, #16
 8006c82:	2300      	movs	r3, #0
 8006c84:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006c86:	f7fe fca1 	bl	80055cc <xQueueGenericSend>
 8006c8a:	6278      	str	r0, [r7, #36]	; 0x24
 8006c8c:	e012      	b.n	8006cb4 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006c8e:	4b0c      	ldr	r3, [pc, #48]	; (8006cc0 <xTimerGenericCommand+0x98>)
 8006c90:	6818      	ldr	r0, [r3, #0]
 8006c92:	f107 0110 	add.w	r1, r7, #16
 8006c96:	2300      	movs	r3, #0
 8006c98:	2200      	movs	r2, #0
 8006c9a:	f7fe fc97 	bl	80055cc <xQueueGenericSend>
 8006c9e:	6278      	str	r0, [r7, #36]	; 0x24
 8006ca0:	e008      	b.n	8006cb4 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006ca2:	4b07      	ldr	r3, [pc, #28]	; (8006cc0 <xTimerGenericCommand+0x98>)
 8006ca4:	6818      	ldr	r0, [r3, #0]
 8006ca6:	f107 0110 	add.w	r1, r7, #16
 8006caa:	2300      	movs	r3, #0
 8006cac:	683a      	ldr	r2, [r7, #0]
 8006cae:	f7fe fd8b 	bl	80057c8 <xQueueGenericSendFromISR>
 8006cb2:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006cb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	3728      	adds	r7, #40	; 0x28
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	bd80      	pop	{r7, pc}
 8006cbe:	bf00      	nop
 8006cc0:	20000c80 	.word	0x20000c80

08006cc4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	b088      	sub	sp, #32
 8006cc8:	af02      	add	r7, sp, #8
 8006cca:	6078      	str	r0, [r7, #4]
 8006ccc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006cce:	4b22      	ldr	r3, [pc, #136]	; (8006d58 <prvProcessExpiredTimer+0x94>)
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	68db      	ldr	r3, [r3, #12]
 8006cd4:	68db      	ldr	r3, [r3, #12]
 8006cd6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006cd8:	697b      	ldr	r3, [r7, #20]
 8006cda:	3304      	adds	r3, #4
 8006cdc:	4618      	mov	r0, r3
 8006cde:	f7fe fb47 	bl	8005370 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006ce2:	697b      	ldr	r3, [r7, #20]
 8006ce4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006ce8:	f003 0304 	and.w	r3, r3, #4
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d022      	beq.n	8006d36 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006cf0:	697b      	ldr	r3, [r7, #20]
 8006cf2:	699a      	ldr	r2, [r3, #24]
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	18d1      	adds	r1, r2, r3
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	683a      	ldr	r2, [r7, #0]
 8006cfc:	6978      	ldr	r0, [r7, #20]
 8006cfe:	f000 f8d1 	bl	8006ea4 <prvInsertTimerInActiveList>
 8006d02:	4603      	mov	r3, r0
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d01f      	beq.n	8006d48 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006d08:	2300      	movs	r3, #0
 8006d0a:	9300      	str	r3, [sp, #0]
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	687a      	ldr	r2, [r7, #4]
 8006d10:	2100      	movs	r1, #0
 8006d12:	6978      	ldr	r0, [r7, #20]
 8006d14:	f7ff ff88 	bl	8006c28 <xTimerGenericCommand>
 8006d18:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006d1a:	693b      	ldr	r3, [r7, #16]
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d113      	bne.n	8006d48 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8006d20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d24:	f383 8811 	msr	BASEPRI, r3
 8006d28:	f3bf 8f6f 	isb	sy
 8006d2c:	f3bf 8f4f 	dsb	sy
 8006d30:	60fb      	str	r3, [r7, #12]
}
 8006d32:	bf00      	nop
 8006d34:	e7fe      	b.n	8006d34 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006d36:	697b      	ldr	r3, [r7, #20]
 8006d38:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006d3c:	f023 0301 	bic.w	r3, r3, #1
 8006d40:	b2da      	uxtb	r2, r3
 8006d42:	697b      	ldr	r3, [r7, #20]
 8006d44:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006d48:	697b      	ldr	r3, [r7, #20]
 8006d4a:	6a1b      	ldr	r3, [r3, #32]
 8006d4c:	6978      	ldr	r0, [r7, #20]
 8006d4e:	4798      	blx	r3
}
 8006d50:	bf00      	nop
 8006d52:	3718      	adds	r7, #24
 8006d54:	46bd      	mov	sp, r7
 8006d56:	bd80      	pop	{r7, pc}
 8006d58:	20000c78 	.word	0x20000c78

08006d5c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006d5c:	b580      	push	{r7, lr}
 8006d5e:	b084      	sub	sp, #16
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006d64:	f107 0308 	add.w	r3, r7, #8
 8006d68:	4618      	mov	r0, r3
 8006d6a:	f000 f857 	bl	8006e1c <prvGetNextExpireTime>
 8006d6e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006d70:	68bb      	ldr	r3, [r7, #8]
 8006d72:	4619      	mov	r1, r3
 8006d74:	68f8      	ldr	r0, [r7, #12]
 8006d76:	f000 f803 	bl	8006d80 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006d7a:	f000 f8d5 	bl	8006f28 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006d7e:	e7f1      	b.n	8006d64 <prvTimerTask+0x8>

08006d80 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006d80:	b580      	push	{r7, lr}
 8006d82:	b084      	sub	sp, #16
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	6078      	str	r0, [r7, #4]
 8006d88:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006d8a:	f7ff fa43 	bl	8006214 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006d8e:	f107 0308 	add.w	r3, r7, #8
 8006d92:	4618      	mov	r0, r3
 8006d94:	f000 f866 	bl	8006e64 <prvSampleTimeNow>
 8006d98:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006d9a:	68bb      	ldr	r3, [r7, #8]
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d130      	bne.n	8006e02 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006da0:	683b      	ldr	r3, [r7, #0]
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d10a      	bne.n	8006dbc <prvProcessTimerOrBlockTask+0x3c>
 8006da6:	687a      	ldr	r2, [r7, #4]
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	429a      	cmp	r2, r3
 8006dac:	d806      	bhi.n	8006dbc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006dae:	f7ff fa3f 	bl	8006230 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006db2:	68f9      	ldr	r1, [r7, #12]
 8006db4:	6878      	ldr	r0, [r7, #4]
 8006db6:	f7ff ff85 	bl	8006cc4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006dba:	e024      	b.n	8006e06 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d008      	beq.n	8006dd4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006dc2:	4b13      	ldr	r3, [pc, #76]	; (8006e10 <prvProcessTimerOrBlockTask+0x90>)
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d101      	bne.n	8006dd0 <prvProcessTimerOrBlockTask+0x50>
 8006dcc:	2301      	movs	r3, #1
 8006dce:	e000      	b.n	8006dd2 <prvProcessTimerOrBlockTask+0x52>
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006dd4:	4b0f      	ldr	r3, [pc, #60]	; (8006e14 <prvProcessTimerOrBlockTask+0x94>)
 8006dd6:	6818      	ldr	r0, [r3, #0]
 8006dd8:	687a      	ldr	r2, [r7, #4]
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	1ad3      	subs	r3, r2, r3
 8006dde:	683a      	ldr	r2, [r7, #0]
 8006de0:	4619      	mov	r1, r3
 8006de2:	f7fe ffa7 	bl	8005d34 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006de6:	f7ff fa23 	bl	8006230 <xTaskResumeAll>
 8006dea:	4603      	mov	r3, r0
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d10a      	bne.n	8006e06 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006df0:	4b09      	ldr	r3, [pc, #36]	; (8006e18 <prvProcessTimerOrBlockTask+0x98>)
 8006df2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006df6:	601a      	str	r2, [r3, #0]
 8006df8:	f3bf 8f4f 	dsb	sy
 8006dfc:	f3bf 8f6f 	isb	sy
}
 8006e00:	e001      	b.n	8006e06 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006e02:	f7ff fa15 	bl	8006230 <xTaskResumeAll>
}
 8006e06:	bf00      	nop
 8006e08:	3710      	adds	r7, #16
 8006e0a:	46bd      	mov	sp, r7
 8006e0c:	bd80      	pop	{r7, pc}
 8006e0e:	bf00      	nop
 8006e10:	20000c7c 	.word	0x20000c7c
 8006e14:	20000c80 	.word	0x20000c80
 8006e18:	e000ed04 	.word	0xe000ed04

08006e1c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006e1c:	b480      	push	{r7}
 8006e1e:	b085      	sub	sp, #20
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006e24:	4b0e      	ldr	r3, [pc, #56]	; (8006e60 <prvGetNextExpireTime+0x44>)
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d101      	bne.n	8006e32 <prvGetNextExpireTime+0x16>
 8006e2e:	2201      	movs	r2, #1
 8006e30:	e000      	b.n	8006e34 <prvGetNextExpireTime+0x18>
 8006e32:	2200      	movs	r2, #0
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d105      	bne.n	8006e4c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006e40:	4b07      	ldr	r3, [pc, #28]	; (8006e60 <prvGetNextExpireTime+0x44>)
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	68db      	ldr	r3, [r3, #12]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	60fb      	str	r3, [r7, #12]
 8006e4a:	e001      	b.n	8006e50 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006e4c:	2300      	movs	r3, #0
 8006e4e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006e50:	68fb      	ldr	r3, [r7, #12]
}
 8006e52:	4618      	mov	r0, r3
 8006e54:	3714      	adds	r7, #20
 8006e56:	46bd      	mov	sp, r7
 8006e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5c:	4770      	bx	lr
 8006e5e:	bf00      	nop
 8006e60:	20000c78 	.word	0x20000c78

08006e64 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006e64:	b580      	push	{r7, lr}
 8006e66:	b084      	sub	sp, #16
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006e6c:	f7ff fa7e 	bl	800636c <xTaskGetTickCount>
 8006e70:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006e72:	4b0b      	ldr	r3, [pc, #44]	; (8006ea0 <prvSampleTimeNow+0x3c>)
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	68fa      	ldr	r2, [r7, #12]
 8006e78:	429a      	cmp	r2, r3
 8006e7a:	d205      	bcs.n	8006e88 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006e7c:	f000 f936 	bl	80070ec <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2201      	movs	r2, #1
 8006e84:	601a      	str	r2, [r3, #0]
 8006e86:	e002      	b.n	8006e8e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2200      	movs	r2, #0
 8006e8c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006e8e:	4a04      	ldr	r2, [pc, #16]	; (8006ea0 <prvSampleTimeNow+0x3c>)
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006e94:	68fb      	ldr	r3, [r7, #12]
}
 8006e96:	4618      	mov	r0, r3
 8006e98:	3710      	adds	r7, #16
 8006e9a:	46bd      	mov	sp, r7
 8006e9c:	bd80      	pop	{r7, pc}
 8006e9e:	bf00      	nop
 8006ea0:	20000c88 	.word	0x20000c88

08006ea4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006ea4:	b580      	push	{r7, lr}
 8006ea6:	b086      	sub	sp, #24
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	60f8      	str	r0, [r7, #12]
 8006eac:	60b9      	str	r1, [r7, #8]
 8006eae:	607a      	str	r2, [r7, #4]
 8006eb0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006eb2:	2300      	movs	r3, #0
 8006eb4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	68ba      	ldr	r2, [r7, #8]
 8006eba:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	68fa      	ldr	r2, [r7, #12]
 8006ec0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006ec2:	68ba      	ldr	r2, [r7, #8]
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	429a      	cmp	r2, r3
 8006ec8:	d812      	bhi.n	8006ef0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006eca:	687a      	ldr	r2, [r7, #4]
 8006ecc:	683b      	ldr	r3, [r7, #0]
 8006ece:	1ad2      	subs	r2, r2, r3
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	699b      	ldr	r3, [r3, #24]
 8006ed4:	429a      	cmp	r2, r3
 8006ed6:	d302      	bcc.n	8006ede <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006ed8:	2301      	movs	r3, #1
 8006eda:	617b      	str	r3, [r7, #20]
 8006edc:	e01b      	b.n	8006f16 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006ede:	4b10      	ldr	r3, [pc, #64]	; (8006f20 <prvInsertTimerInActiveList+0x7c>)
 8006ee0:	681a      	ldr	r2, [r3, #0]
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	3304      	adds	r3, #4
 8006ee6:	4619      	mov	r1, r3
 8006ee8:	4610      	mov	r0, r2
 8006eea:	f7fe fa08 	bl	80052fe <vListInsert>
 8006eee:	e012      	b.n	8006f16 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006ef0:	687a      	ldr	r2, [r7, #4]
 8006ef2:	683b      	ldr	r3, [r7, #0]
 8006ef4:	429a      	cmp	r2, r3
 8006ef6:	d206      	bcs.n	8006f06 <prvInsertTimerInActiveList+0x62>
 8006ef8:	68ba      	ldr	r2, [r7, #8]
 8006efa:	683b      	ldr	r3, [r7, #0]
 8006efc:	429a      	cmp	r2, r3
 8006efe:	d302      	bcc.n	8006f06 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006f00:	2301      	movs	r3, #1
 8006f02:	617b      	str	r3, [r7, #20]
 8006f04:	e007      	b.n	8006f16 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006f06:	4b07      	ldr	r3, [pc, #28]	; (8006f24 <prvInsertTimerInActiveList+0x80>)
 8006f08:	681a      	ldr	r2, [r3, #0]
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	3304      	adds	r3, #4
 8006f0e:	4619      	mov	r1, r3
 8006f10:	4610      	mov	r0, r2
 8006f12:	f7fe f9f4 	bl	80052fe <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006f16:	697b      	ldr	r3, [r7, #20]
}
 8006f18:	4618      	mov	r0, r3
 8006f1a:	3718      	adds	r7, #24
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	bd80      	pop	{r7, pc}
 8006f20:	20000c7c 	.word	0x20000c7c
 8006f24:	20000c78 	.word	0x20000c78

08006f28 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006f28:	b580      	push	{r7, lr}
 8006f2a:	b08e      	sub	sp, #56	; 0x38
 8006f2c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006f2e:	e0ca      	b.n	80070c6 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	da18      	bge.n	8006f68 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006f36:	1d3b      	adds	r3, r7, #4
 8006f38:	3304      	adds	r3, #4
 8006f3a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006f3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d10a      	bne.n	8006f58 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8006f42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f46:	f383 8811 	msr	BASEPRI, r3
 8006f4a:	f3bf 8f6f 	isb	sy
 8006f4e:	f3bf 8f4f 	dsb	sy
 8006f52:	61fb      	str	r3, [r7, #28]
}
 8006f54:	bf00      	nop
 8006f56:	e7fe      	b.n	8006f56 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006f58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006f5e:	6850      	ldr	r0, [r2, #4]
 8006f60:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006f62:	6892      	ldr	r2, [r2, #8]
 8006f64:	4611      	mov	r1, r2
 8006f66:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	f2c0 80aa 	blt.w	80070c4 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006f74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f76:	695b      	ldr	r3, [r3, #20]
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d004      	beq.n	8006f86 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006f7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f7e:	3304      	adds	r3, #4
 8006f80:	4618      	mov	r0, r3
 8006f82:	f7fe f9f5 	bl	8005370 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006f86:	463b      	mov	r3, r7
 8006f88:	4618      	mov	r0, r3
 8006f8a:	f7ff ff6b 	bl	8006e64 <prvSampleTimeNow>
 8006f8e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	2b09      	cmp	r3, #9
 8006f94:	f200 8097 	bhi.w	80070c6 <prvProcessReceivedCommands+0x19e>
 8006f98:	a201      	add	r2, pc, #4	; (adr r2, 8006fa0 <prvProcessReceivedCommands+0x78>)
 8006f9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f9e:	bf00      	nop
 8006fa0:	08006fc9 	.word	0x08006fc9
 8006fa4:	08006fc9 	.word	0x08006fc9
 8006fa8:	08006fc9 	.word	0x08006fc9
 8006fac:	0800703d 	.word	0x0800703d
 8006fb0:	08007051 	.word	0x08007051
 8006fb4:	0800709b 	.word	0x0800709b
 8006fb8:	08006fc9 	.word	0x08006fc9
 8006fbc:	08006fc9 	.word	0x08006fc9
 8006fc0:	0800703d 	.word	0x0800703d
 8006fc4:	08007051 	.word	0x08007051
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006fc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fca:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006fce:	f043 0301 	orr.w	r3, r3, #1
 8006fd2:	b2da      	uxtb	r2, r3
 8006fd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fd6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006fda:	68ba      	ldr	r2, [r7, #8]
 8006fdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fde:	699b      	ldr	r3, [r3, #24]
 8006fe0:	18d1      	adds	r1, r2, r3
 8006fe2:	68bb      	ldr	r3, [r7, #8]
 8006fe4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006fe6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006fe8:	f7ff ff5c 	bl	8006ea4 <prvInsertTimerInActiveList>
 8006fec:	4603      	mov	r3, r0
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d069      	beq.n	80070c6 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006ff2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ff4:	6a1b      	ldr	r3, [r3, #32]
 8006ff6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006ff8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006ffa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ffc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007000:	f003 0304 	and.w	r3, r3, #4
 8007004:	2b00      	cmp	r3, #0
 8007006:	d05e      	beq.n	80070c6 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007008:	68ba      	ldr	r2, [r7, #8]
 800700a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800700c:	699b      	ldr	r3, [r3, #24]
 800700e:	441a      	add	r2, r3
 8007010:	2300      	movs	r3, #0
 8007012:	9300      	str	r3, [sp, #0]
 8007014:	2300      	movs	r3, #0
 8007016:	2100      	movs	r1, #0
 8007018:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800701a:	f7ff fe05 	bl	8006c28 <xTimerGenericCommand>
 800701e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007020:	6a3b      	ldr	r3, [r7, #32]
 8007022:	2b00      	cmp	r3, #0
 8007024:	d14f      	bne.n	80070c6 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8007026:	f04f 0350 	mov.w	r3, #80	; 0x50
 800702a:	f383 8811 	msr	BASEPRI, r3
 800702e:	f3bf 8f6f 	isb	sy
 8007032:	f3bf 8f4f 	dsb	sy
 8007036:	61bb      	str	r3, [r7, #24]
}
 8007038:	bf00      	nop
 800703a:	e7fe      	b.n	800703a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800703c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800703e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007042:	f023 0301 	bic.w	r3, r3, #1
 8007046:	b2da      	uxtb	r2, r3
 8007048:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800704a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800704e:	e03a      	b.n	80070c6 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007050:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007052:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007056:	f043 0301 	orr.w	r3, r3, #1
 800705a:	b2da      	uxtb	r2, r3
 800705c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800705e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007062:	68ba      	ldr	r2, [r7, #8]
 8007064:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007066:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007068:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800706a:	699b      	ldr	r3, [r3, #24]
 800706c:	2b00      	cmp	r3, #0
 800706e:	d10a      	bne.n	8007086 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8007070:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007074:	f383 8811 	msr	BASEPRI, r3
 8007078:	f3bf 8f6f 	isb	sy
 800707c:	f3bf 8f4f 	dsb	sy
 8007080:	617b      	str	r3, [r7, #20]
}
 8007082:	bf00      	nop
 8007084:	e7fe      	b.n	8007084 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007086:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007088:	699a      	ldr	r2, [r3, #24]
 800708a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800708c:	18d1      	adds	r1, r2, r3
 800708e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007090:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007092:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007094:	f7ff ff06 	bl	8006ea4 <prvInsertTimerInActiveList>
					break;
 8007098:	e015      	b.n	80070c6 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800709a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800709c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80070a0:	f003 0302 	and.w	r3, r3, #2
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d103      	bne.n	80070b0 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 80070a8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80070aa:	f000 fbe1 	bl	8007870 <vPortFree>
 80070ae:	e00a      	b.n	80070c6 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80070b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070b2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80070b6:	f023 0301 	bic.w	r3, r3, #1
 80070ba:	b2da      	uxtb	r2, r3
 80070bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070be:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80070c2:	e000      	b.n	80070c6 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80070c4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80070c6:	4b08      	ldr	r3, [pc, #32]	; (80070e8 <prvProcessReceivedCommands+0x1c0>)
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	1d39      	adds	r1, r7, #4
 80070cc:	2200      	movs	r2, #0
 80070ce:	4618      	mov	r0, r3
 80070d0:	f7fe fc16 	bl	8005900 <xQueueReceive>
 80070d4:	4603      	mov	r3, r0
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	f47f af2a 	bne.w	8006f30 <prvProcessReceivedCommands+0x8>
	}
}
 80070dc:	bf00      	nop
 80070de:	bf00      	nop
 80070e0:	3730      	adds	r7, #48	; 0x30
 80070e2:	46bd      	mov	sp, r7
 80070e4:	bd80      	pop	{r7, pc}
 80070e6:	bf00      	nop
 80070e8:	20000c80 	.word	0x20000c80

080070ec <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80070ec:	b580      	push	{r7, lr}
 80070ee:	b088      	sub	sp, #32
 80070f0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80070f2:	e048      	b.n	8007186 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80070f4:	4b2d      	ldr	r3, [pc, #180]	; (80071ac <prvSwitchTimerLists+0xc0>)
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	68db      	ldr	r3, [r3, #12]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80070fe:	4b2b      	ldr	r3, [pc, #172]	; (80071ac <prvSwitchTimerLists+0xc0>)
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	68db      	ldr	r3, [r3, #12]
 8007104:	68db      	ldr	r3, [r3, #12]
 8007106:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	3304      	adds	r3, #4
 800710c:	4618      	mov	r0, r3
 800710e:	f7fe f92f 	bl	8005370 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	6a1b      	ldr	r3, [r3, #32]
 8007116:	68f8      	ldr	r0, [r7, #12]
 8007118:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007120:	f003 0304 	and.w	r3, r3, #4
 8007124:	2b00      	cmp	r3, #0
 8007126:	d02e      	beq.n	8007186 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	699b      	ldr	r3, [r3, #24]
 800712c:	693a      	ldr	r2, [r7, #16]
 800712e:	4413      	add	r3, r2
 8007130:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007132:	68ba      	ldr	r2, [r7, #8]
 8007134:	693b      	ldr	r3, [r7, #16]
 8007136:	429a      	cmp	r2, r3
 8007138:	d90e      	bls.n	8007158 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	68ba      	ldr	r2, [r7, #8]
 800713e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	68fa      	ldr	r2, [r7, #12]
 8007144:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007146:	4b19      	ldr	r3, [pc, #100]	; (80071ac <prvSwitchTimerLists+0xc0>)
 8007148:	681a      	ldr	r2, [r3, #0]
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	3304      	adds	r3, #4
 800714e:	4619      	mov	r1, r3
 8007150:	4610      	mov	r0, r2
 8007152:	f7fe f8d4 	bl	80052fe <vListInsert>
 8007156:	e016      	b.n	8007186 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007158:	2300      	movs	r3, #0
 800715a:	9300      	str	r3, [sp, #0]
 800715c:	2300      	movs	r3, #0
 800715e:	693a      	ldr	r2, [r7, #16]
 8007160:	2100      	movs	r1, #0
 8007162:	68f8      	ldr	r0, [r7, #12]
 8007164:	f7ff fd60 	bl	8006c28 <xTimerGenericCommand>
 8007168:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	2b00      	cmp	r3, #0
 800716e:	d10a      	bne.n	8007186 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8007170:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007174:	f383 8811 	msr	BASEPRI, r3
 8007178:	f3bf 8f6f 	isb	sy
 800717c:	f3bf 8f4f 	dsb	sy
 8007180:	603b      	str	r3, [r7, #0]
}
 8007182:	bf00      	nop
 8007184:	e7fe      	b.n	8007184 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007186:	4b09      	ldr	r3, [pc, #36]	; (80071ac <prvSwitchTimerLists+0xc0>)
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	2b00      	cmp	r3, #0
 800718e:	d1b1      	bne.n	80070f4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007190:	4b06      	ldr	r3, [pc, #24]	; (80071ac <prvSwitchTimerLists+0xc0>)
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007196:	4b06      	ldr	r3, [pc, #24]	; (80071b0 <prvSwitchTimerLists+0xc4>)
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	4a04      	ldr	r2, [pc, #16]	; (80071ac <prvSwitchTimerLists+0xc0>)
 800719c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800719e:	4a04      	ldr	r2, [pc, #16]	; (80071b0 <prvSwitchTimerLists+0xc4>)
 80071a0:	697b      	ldr	r3, [r7, #20]
 80071a2:	6013      	str	r3, [r2, #0]
}
 80071a4:	bf00      	nop
 80071a6:	3718      	adds	r7, #24
 80071a8:	46bd      	mov	sp, r7
 80071aa:	bd80      	pop	{r7, pc}
 80071ac:	20000c78 	.word	0x20000c78
 80071b0:	20000c7c 	.word	0x20000c7c

080071b4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80071b4:	b580      	push	{r7, lr}
 80071b6:	b082      	sub	sp, #8
 80071b8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80071ba:	f000 f96b 	bl	8007494 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80071be:	4b15      	ldr	r3, [pc, #84]	; (8007214 <prvCheckForValidListAndQueue+0x60>)
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d120      	bne.n	8007208 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80071c6:	4814      	ldr	r0, [pc, #80]	; (8007218 <prvCheckForValidListAndQueue+0x64>)
 80071c8:	f7fe f848 	bl	800525c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80071cc:	4813      	ldr	r0, [pc, #76]	; (800721c <prvCheckForValidListAndQueue+0x68>)
 80071ce:	f7fe f845 	bl	800525c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80071d2:	4b13      	ldr	r3, [pc, #76]	; (8007220 <prvCheckForValidListAndQueue+0x6c>)
 80071d4:	4a10      	ldr	r2, [pc, #64]	; (8007218 <prvCheckForValidListAndQueue+0x64>)
 80071d6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80071d8:	4b12      	ldr	r3, [pc, #72]	; (8007224 <prvCheckForValidListAndQueue+0x70>)
 80071da:	4a10      	ldr	r2, [pc, #64]	; (800721c <prvCheckForValidListAndQueue+0x68>)
 80071dc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80071de:	2300      	movs	r3, #0
 80071e0:	9300      	str	r3, [sp, #0]
 80071e2:	4b11      	ldr	r3, [pc, #68]	; (8007228 <prvCheckForValidListAndQueue+0x74>)
 80071e4:	4a11      	ldr	r2, [pc, #68]	; (800722c <prvCheckForValidListAndQueue+0x78>)
 80071e6:	2110      	movs	r1, #16
 80071e8:	200a      	movs	r0, #10
 80071ea:	f7fe f953 	bl	8005494 <xQueueGenericCreateStatic>
 80071ee:	4603      	mov	r3, r0
 80071f0:	4a08      	ldr	r2, [pc, #32]	; (8007214 <prvCheckForValidListAndQueue+0x60>)
 80071f2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80071f4:	4b07      	ldr	r3, [pc, #28]	; (8007214 <prvCheckForValidListAndQueue+0x60>)
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d005      	beq.n	8007208 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80071fc:	4b05      	ldr	r3, [pc, #20]	; (8007214 <prvCheckForValidListAndQueue+0x60>)
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	490b      	ldr	r1, [pc, #44]	; (8007230 <prvCheckForValidListAndQueue+0x7c>)
 8007202:	4618      	mov	r0, r3
 8007204:	f7fe fd6c 	bl	8005ce0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007208:	f000 f974 	bl	80074f4 <vPortExitCritical>
}
 800720c:	bf00      	nop
 800720e:	46bd      	mov	sp, r7
 8007210:	bd80      	pop	{r7, pc}
 8007212:	bf00      	nop
 8007214:	20000c80 	.word	0x20000c80
 8007218:	20000c50 	.word	0x20000c50
 800721c:	20000c64 	.word	0x20000c64
 8007220:	20000c78 	.word	0x20000c78
 8007224:	20000c7c 	.word	0x20000c7c
 8007228:	20000d2c 	.word	0x20000d2c
 800722c:	20000c8c 	.word	0x20000c8c
 8007230:	08008ba8 	.word	0x08008ba8

08007234 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007234:	b480      	push	{r7}
 8007236:	b085      	sub	sp, #20
 8007238:	af00      	add	r7, sp, #0
 800723a:	60f8      	str	r0, [r7, #12]
 800723c:	60b9      	str	r1, [r7, #8]
 800723e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	3b04      	subs	r3, #4
 8007244:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800724c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	3b04      	subs	r3, #4
 8007252:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007254:	68bb      	ldr	r3, [r7, #8]
 8007256:	f023 0201 	bic.w	r2, r3, #1
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	3b04      	subs	r3, #4
 8007262:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007264:	4a0c      	ldr	r2, [pc, #48]	; (8007298 <pxPortInitialiseStack+0x64>)
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	3b14      	subs	r3, #20
 800726e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007270:	687a      	ldr	r2, [r7, #4]
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	3b04      	subs	r3, #4
 800727a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	f06f 0202 	mvn.w	r2, #2
 8007282:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	3b20      	subs	r3, #32
 8007288:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800728a:	68fb      	ldr	r3, [r7, #12]
}
 800728c:	4618      	mov	r0, r3
 800728e:	3714      	adds	r7, #20
 8007290:	46bd      	mov	sp, r7
 8007292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007296:	4770      	bx	lr
 8007298:	0800729d 	.word	0x0800729d

0800729c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800729c:	b480      	push	{r7}
 800729e:	b085      	sub	sp, #20
 80072a0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80072a2:	2300      	movs	r3, #0
 80072a4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80072a6:	4b12      	ldr	r3, [pc, #72]	; (80072f0 <prvTaskExitError+0x54>)
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80072ae:	d00a      	beq.n	80072c6 <prvTaskExitError+0x2a>
	__asm volatile
 80072b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072b4:	f383 8811 	msr	BASEPRI, r3
 80072b8:	f3bf 8f6f 	isb	sy
 80072bc:	f3bf 8f4f 	dsb	sy
 80072c0:	60fb      	str	r3, [r7, #12]
}
 80072c2:	bf00      	nop
 80072c4:	e7fe      	b.n	80072c4 <prvTaskExitError+0x28>
	__asm volatile
 80072c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072ca:	f383 8811 	msr	BASEPRI, r3
 80072ce:	f3bf 8f6f 	isb	sy
 80072d2:	f3bf 8f4f 	dsb	sy
 80072d6:	60bb      	str	r3, [r7, #8]
}
 80072d8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80072da:	bf00      	nop
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d0fc      	beq.n	80072dc <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80072e2:	bf00      	nop
 80072e4:	bf00      	nop
 80072e6:	3714      	adds	r7, #20
 80072e8:	46bd      	mov	sp, r7
 80072ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ee:	4770      	bx	lr
 80072f0:	2000000c 	.word	0x2000000c
	...

08007300 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007300:	4b07      	ldr	r3, [pc, #28]	; (8007320 <pxCurrentTCBConst2>)
 8007302:	6819      	ldr	r1, [r3, #0]
 8007304:	6808      	ldr	r0, [r1, #0]
 8007306:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800730a:	f380 8809 	msr	PSP, r0
 800730e:	f3bf 8f6f 	isb	sy
 8007312:	f04f 0000 	mov.w	r0, #0
 8007316:	f380 8811 	msr	BASEPRI, r0
 800731a:	4770      	bx	lr
 800731c:	f3af 8000 	nop.w

08007320 <pxCurrentTCBConst2>:
 8007320:	20000750 	.word	0x20000750
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007324:	bf00      	nop
 8007326:	bf00      	nop

08007328 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007328:	4808      	ldr	r0, [pc, #32]	; (800734c <prvPortStartFirstTask+0x24>)
 800732a:	6800      	ldr	r0, [r0, #0]
 800732c:	6800      	ldr	r0, [r0, #0]
 800732e:	f380 8808 	msr	MSP, r0
 8007332:	f04f 0000 	mov.w	r0, #0
 8007336:	f380 8814 	msr	CONTROL, r0
 800733a:	b662      	cpsie	i
 800733c:	b661      	cpsie	f
 800733e:	f3bf 8f4f 	dsb	sy
 8007342:	f3bf 8f6f 	isb	sy
 8007346:	df00      	svc	0
 8007348:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800734a:	bf00      	nop
 800734c:	e000ed08 	.word	0xe000ed08

08007350 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007350:	b580      	push	{r7, lr}
 8007352:	b086      	sub	sp, #24
 8007354:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007356:	4b46      	ldr	r3, [pc, #280]	; (8007470 <xPortStartScheduler+0x120>)
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	4a46      	ldr	r2, [pc, #280]	; (8007474 <xPortStartScheduler+0x124>)
 800735c:	4293      	cmp	r3, r2
 800735e:	d10a      	bne.n	8007376 <xPortStartScheduler+0x26>
	__asm volatile
 8007360:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007364:	f383 8811 	msr	BASEPRI, r3
 8007368:	f3bf 8f6f 	isb	sy
 800736c:	f3bf 8f4f 	dsb	sy
 8007370:	613b      	str	r3, [r7, #16]
}
 8007372:	bf00      	nop
 8007374:	e7fe      	b.n	8007374 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007376:	4b3e      	ldr	r3, [pc, #248]	; (8007470 <xPortStartScheduler+0x120>)
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	4a3f      	ldr	r2, [pc, #252]	; (8007478 <xPortStartScheduler+0x128>)
 800737c:	4293      	cmp	r3, r2
 800737e:	d10a      	bne.n	8007396 <xPortStartScheduler+0x46>
	__asm volatile
 8007380:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007384:	f383 8811 	msr	BASEPRI, r3
 8007388:	f3bf 8f6f 	isb	sy
 800738c:	f3bf 8f4f 	dsb	sy
 8007390:	60fb      	str	r3, [r7, #12]
}
 8007392:	bf00      	nop
 8007394:	e7fe      	b.n	8007394 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007396:	4b39      	ldr	r3, [pc, #228]	; (800747c <xPortStartScheduler+0x12c>)
 8007398:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800739a:	697b      	ldr	r3, [r7, #20]
 800739c:	781b      	ldrb	r3, [r3, #0]
 800739e:	b2db      	uxtb	r3, r3
 80073a0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80073a2:	697b      	ldr	r3, [r7, #20]
 80073a4:	22ff      	movs	r2, #255	; 0xff
 80073a6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80073a8:	697b      	ldr	r3, [r7, #20]
 80073aa:	781b      	ldrb	r3, [r3, #0]
 80073ac:	b2db      	uxtb	r3, r3
 80073ae:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80073b0:	78fb      	ldrb	r3, [r7, #3]
 80073b2:	b2db      	uxtb	r3, r3
 80073b4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80073b8:	b2da      	uxtb	r2, r3
 80073ba:	4b31      	ldr	r3, [pc, #196]	; (8007480 <xPortStartScheduler+0x130>)
 80073bc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80073be:	4b31      	ldr	r3, [pc, #196]	; (8007484 <xPortStartScheduler+0x134>)
 80073c0:	2207      	movs	r2, #7
 80073c2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80073c4:	e009      	b.n	80073da <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80073c6:	4b2f      	ldr	r3, [pc, #188]	; (8007484 <xPortStartScheduler+0x134>)
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	3b01      	subs	r3, #1
 80073cc:	4a2d      	ldr	r2, [pc, #180]	; (8007484 <xPortStartScheduler+0x134>)
 80073ce:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80073d0:	78fb      	ldrb	r3, [r7, #3]
 80073d2:	b2db      	uxtb	r3, r3
 80073d4:	005b      	lsls	r3, r3, #1
 80073d6:	b2db      	uxtb	r3, r3
 80073d8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80073da:	78fb      	ldrb	r3, [r7, #3]
 80073dc:	b2db      	uxtb	r3, r3
 80073de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80073e2:	2b80      	cmp	r3, #128	; 0x80
 80073e4:	d0ef      	beq.n	80073c6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80073e6:	4b27      	ldr	r3, [pc, #156]	; (8007484 <xPortStartScheduler+0x134>)
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	f1c3 0307 	rsb	r3, r3, #7
 80073ee:	2b04      	cmp	r3, #4
 80073f0:	d00a      	beq.n	8007408 <xPortStartScheduler+0xb8>
	__asm volatile
 80073f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073f6:	f383 8811 	msr	BASEPRI, r3
 80073fa:	f3bf 8f6f 	isb	sy
 80073fe:	f3bf 8f4f 	dsb	sy
 8007402:	60bb      	str	r3, [r7, #8]
}
 8007404:	bf00      	nop
 8007406:	e7fe      	b.n	8007406 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007408:	4b1e      	ldr	r3, [pc, #120]	; (8007484 <xPortStartScheduler+0x134>)
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	021b      	lsls	r3, r3, #8
 800740e:	4a1d      	ldr	r2, [pc, #116]	; (8007484 <xPortStartScheduler+0x134>)
 8007410:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007412:	4b1c      	ldr	r3, [pc, #112]	; (8007484 <xPortStartScheduler+0x134>)
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800741a:	4a1a      	ldr	r2, [pc, #104]	; (8007484 <xPortStartScheduler+0x134>)
 800741c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	b2da      	uxtb	r2, r3
 8007422:	697b      	ldr	r3, [r7, #20]
 8007424:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007426:	4b18      	ldr	r3, [pc, #96]	; (8007488 <xPortStartScheduler+0x138>)
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	4a17      	ldr	r2, [pc, #92]	; (8007488 <xPortStartScheduler+0x138>)
 800742c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007430:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007432:	4b15      	ldr	r3, [pc, #84]	; (8007488 <xPortStartScheduler+0x138>)
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	4a14      	ldr	r2, [pc, #80]	; (8007488 <xPortStartScheduler+0x138>)
 8007438:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800743c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800743e:	f000 f8dd 	bl	80075fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007442:	4b12      	ldr	r3, [pc, #72]	; (800748c <xPortStartScheduler+0x13c>)
 8007444:	2200      	movs	r2, #0
 8007446:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007448:	f000 f8fc 	bl	8007644 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800744c:	4b10      	ldr	r3, [pc, #64]	; (8007490 <xPortStartScheduler+0x140>)
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	4a0f      	ldr	r2, [pc, #60]	; (8007490 <xPortStartScheduler+0x140>)
 8007452:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8007456:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007458:	f7ff ff66 	bl	8007328 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800745c:	f7ff f850 	bl	8006500 <vTaskSwitchContext>
	prvTaskExitError();
 8007460:	f7ff ff1c 	bl	800729c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007464:	2300      	movs	r3, #0
}
 8007466:	4618      	mov	r0, r3
 8007468:	3718      	adds	r7, #24
 800746a:	46bd      	mov	sp, r7
 800746c:	bd80      	pop	{r7, pc}
 800746e:	bf00      	nop
 8007470:	e000ed00 	.word	0xe000ed00
 8007474:	410fc271 	.word	0x410fc271
 8007478:	410fc270 	.word	0x410fc270
 800747c:	e000e400 	.word	0xe000e400
 8007480:	20000d7c 	.word	0x20000d7c
 8007484:	20000d80 	.word	0x20000d80
 8007488:	e000ed20 	.word	0xe000ed20
 800748c:	2000000c 	.word	0x2000000c
 8007490:	e000ef34 	.word	0xe000ef34

08007494 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007494:	b480      	push	{r7}
 8007496:	b083      	sub	sp, #12
 8007498:	af00      	add	r7, sp, #0
	__asm volatile
 800749a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800749e:	f383 8811 	msr	BASEPRI, r3
 80074a2:	f3bf 8f6f 	isb	sy
 80074a6:	f3bf 8f4f 	dsb	sy
 80074aa:	607b      	str	r3, [r7, #4]
}
 80074ac:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80074ae:	4b0f      	ldr	r3, [pc, #60]	; (80074ec <vPortEnterCritical+0x58>)
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	3301      	adds	r3, #1
 80074b4:	4a0d      	ldr	r2, [pc, #52]	; (80074ec <vPortEnterCritical+0x58>)
 80074b6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80074b8:	4b0c      	ldr	r3, [pc, #48]	; (80074ec <vPortEnterCritical+0x58>)
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	2b01      	cmp	r3, #1
 80074be:	d10f      	bne.n	80074e0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80074c0:	4b0b      	ldr	r3, [pc, #44]	; (80074f0 <vPortEnterCritical+0x5c>)
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	b2db      	uxtb	r3, r3
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d00a      	beq.n	80074e0 <vPortEnterCritical+0x4c>
	__asm volatile
 80074ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074ce:	f383 8811 	msr	BASEPRI, r3
 80074d2:	f3bf 8f6f 	isb	sy
 80074d6:	f3bf 8f4f 	dsb	sy
 80074da:	603b      	str	r3, [r7, #0]
}
 80074dc:	bf00      	nop
 80074de:	e7fe      	b.n	80074de <vPortEnterCritical+0x4a>
	}
}
 80074e0:	bf00      	nop
 80074e2:	370c      	adds	r7, #12
 80074e4:	46bd      	mov	sp, r7
 80074e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ea:	4770      	bx	lr
 80074ec:	2000000c 	.word	0x2000000c
 80074f0:	e000ed04 	.word	0xe000ed04

080074f4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80074f4:	b480      	push	{r7}
 80074f6:	b083      	sub	sp, #12
 80074f8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80074fa:	4b12      	ldr	r3, [pc, #72]	; (8007544 <vPortExitCritical+0x50>)
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d10a      	bne.n	8007518 <vPortExitCritical+0x24>
	__asm volatile
 8007502:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007506:	f383 8811 	msr	BASEPRI, r3
 800750a:	f3bf 8f6f 	isb	sy
 800750e:	f3bf 8f4f 	dsb	sy
 8007512:	607b      	str	r3, [r7, #4]
}
 8007514:	bf00      	nop
 8007516:	e7fe      	b.n	8007516 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007518:	4b0a      	ldr	r3, [pc, #40]	; (8007544 <vPortExitCritical+0x50>)
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	3b01      	subs	r3, #1
 800751e:	4a09      	ldr	r2, [pc, #36]	; (8007544 <vPortExitCritical+0x50>)
 8007520:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007522:	4b08      	ldr	r3, [pc, #32]	; (8007544 <vPortExitCritical+0x50>)
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	2b00      	cmp	r3, #0
 8007528:	d105      	bne.n	8007536 <vPortExitCritical+0x42>
 800752a:	2300      	movs	r3, #0
 800752c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800752e:	683b      	ldr	r3, [r7, #0]
 8007530:	f383 8811 	msr	BASEPRI, r3
}
 8007534:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007536:	bf00      	nop
 8007538:	370c      	adds	r7, #12
 800753a:	46bd      	mov	sp, r7
 800753c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007540:	4770      	bx	lr
 8007542:	bf00      	nop
 8007544:	2000000c 	.word	0x2000000c
	...

08007550 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007550:	f3ef 8009 	mrs	r0, PSP
 8007554:	f3bf 8f6f 	isb	sy
 8007558:	4b15      	ldr	r3, [pc, #84]	; (80075b0 <pxCurrentTCBConst>)
 800755a:	681a      	ldr	r2, [r3, #0]
 800755c:	f01e 0f10 	tst.w	lr, #16
 8007560:	bf08      	it	eq
 8007562:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007566:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800756a:	6010      	str	r0, [r2, #0]
 800756c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007570:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007574:	f380 8811 	msr	BASEPRI, r0
 8007578:	f3bf 8f4f 	dsb	sy
 800757c:	f3bf 8f6f 	isb	sy
 8007580:	f7fe ffbe 	bl	8006500 <vTaskSwitchContext>
 8007584:	f04f 0000 	mov.w	r0, #0
 8007588:	f380 8811 	msr	BASEPRI, r0
 800758c:	bc09      	pop	{r0, r3}
 800758e:	6819      	ldr	r1, [r3, #0]
 8007590:	6808      	ldr	r0, [r1, #0]
 8007592:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007596:	f01e 0f10 	tst.w	lr, #16
 800759a:	bf08      	it	eq
 800759c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80075a0:	f380 8809 	msr	PSP, r0
 80075a4:	f3bf 8f6f 	isb	sy
 80075a8:	4770      	bx	lr
 80075aa:	bf00      	nop
 80075ac:	f3af 8000 	nop.w

080075b0 <pxCurrentTCBConst>:
 80075b0:	20000750 	.word	0x20000750
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80075b4:	bf00      	nop
 80075b6:	bf00      	nop

080075b8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80075b8:	b580      	push	{r7, lr}
 80075ba:	b082      	sub	sp, #8
 80075bc:	af00      	add	r7, sp, #0
	__asm volatile
 80075be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075c2:	f383 8811 	msr	BASEPRI, r3
 80075c6:	f3bf 8f6f 	isb	sy
 80075ca:	f3bf 8f4f 	dsb	sy
 80075ce:	607b      	str	r3, [r7, #4]
}
 80075d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80075d2:	f7fe fedb 	bl	800638c <xTaskIncrementTick>
 80075d6:	4603      	mov	r3, r0
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d003      	beq.n	80075e4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80075dc:	4b06      	ldr	r3, [pc, #24]	; (80075f8 <xPortSysTickHandler+0x40>)
 80075de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80075e2:	601a      	str	r2, [r3, #0]
 80075e4:	2300      	movs	r3, #0
 80075e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80075e8:	683b      	ldr	r3, [r7, #0]
 80075ea:	f383 8811 	msr	BASEPRI, r3
}
 80075ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80075f0:	bf00      	nop
 80075f2:	3708      	adds	r7, #8
 80075f4:	46bd      	mov	sp, r7
 80075f6:	bd80      	pop	{r7, pc}
 80075f8:	e000ed04 	.word	0xe000ed04

080075fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80075fc:	b480      	push	{r7}
 80075fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007600:	4b0b      	ldr	r3, [pc, #44]	; (8007630 <vPortSetupTimerInterrupt+0x34>)
 8007602:	2200      	movs	r2, #0
 8007604:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007606:	4b0b      	ldr	r3, [pc, #44]	; (8007634 <vPortSetupTimerInterrupt+0x38>)
 8007608:	2200      	movs	r2, #0
 800760a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800760c:	4b0a      	ldr	r3, [pc, #40]	; (8007638 <vPortSetupTimerInterrupt+0x3c>)
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	4a0a      	ldr	r2, [pc, #40]	; (800763c <vPortSetupTimerInterrupt+0x40>)
 8007612:	fba2 2303 	umull	r2, r3, r2, r3
 8007616:	099b      	lsrs	r3, r3, #6
 8007618:	4a09      	ldr	r2, [pc, #36]	; (8007640 <vPortSetupTimerInterrupt+0x44>)
 800761a:	3b01      	subs	r3, #1
 800761c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800761e:	4b04      	ldr	r3, [pc, #16]	; (8007630 <vPortSetupTimerInterrupt+0x34>)
 8007620:	2207      	movs	r2, #7
 8007622:	601a      	str	r2, [r3, #0]
}
 8007624:	bf00      	nop
 8007626:	46bd      	mov	sp, r7
 8007628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800762c:	4770      	bx	lr
 800762e:	bf00      	nop
 8007630:	e000e010 	.word	0xe000e010
 8007634:	e000e018 	.word	0xe000e018
 8007638:	20000000 	.word	0x20000000
 800763c:	10624dd3 	.word	0x10624dd3
 8007640:	e000e014 	.word	0xe000e014

08007644 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007644:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007654 <vPortEnableVFP+0x10>
 8007648:	6801      	ldr	r1, [r0, #0]
 800764a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800764e:	6001      	str	r1, [r0, #0]
 8007650:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007652:	bf00      	nop
 8007654:	e000ed88 	.word	0xe000ed88

08007658 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007658:	b480      	push	{r7}
 800765a:	b085      	sub	sp, #20
 800765c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800765e:	f3ef 8305 	mrs	r3, IPSR
 8007662:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	2b0f      	cmp	r3, #15
 8007668:	d914      	bls.n	8007694 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800766a:	4a17      	ldr	r2, [pc, #92]	; (80076c8 <vPortValidateInterruptPriority+0x70>)
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	4413      	add	r3, r2
 8007670:	781b      	ldrb	r3, [r3, #0]
 8007672:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007674:	4b15      	ldr	r3, [pc, #84]	; (80076cc <vPortValidateInterruptPriority+0x74>)
 8007676:	781b      	ldrb	r3, [r3, #0]
 8007678:	7afa      	ldrb	r2, [r7, #11]
 800767a:	429a      	cmp	r2, r3
 800767c:	d20a      	bcs.n	8007694 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800767e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007682:	f383 8811 	msr	BASEPRI, r3
 8007686:	f3bf 8f6f 	isb	sy
 800768a:	f3bf 8f4f 	dsb	sy
 800768e:	607b      	str	r3, [r7, #4]
}
 8007690:	bf00      	nop
 8007692:	e7fe      	b.n	8007692 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007694:	4b0e      	ldr	r3, [pc, #56]	; (80076d0 <vPortValidateInterruptPriority+0x78>)
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800769c:	4b0d      	ldr	r3, [pc, #52]	; (80076d4 <vPortValidateInterruptPriority+0x7c>)
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	429a      	cmp	r2, r3
 80076a2:	d90a      	bls.n	80076ba <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80076a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076a8:	f383 8811 	msr	BASEPRI, r3
 80076ac:	f3bf 8f6f 	isb	sy
 80076b0:	f3bf 8f4f 	dsb	sy
 80076b4:	603b      	str	r3, [r7, #0]
}
 80076b6:	bf00      	nop
 80076b8:	e7fe      	b.n	80076b8 <vPortValidateInterruptPriority+0x60>
	}
 80076ba:	bf00      	nop
 80076bc:	3714      	adds	r7, #20
 80076be:	46bd      	mov	sp, r7
 80076c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c4:	4770      	bx	lr
 80076c6:	bf00      	nop
 80076c8:	e000e3f0 	.word	0xe000e3f0
 80076cc:	20000d7c 	.word	0x20000d7c
 80076d0:	e000ed0c 	.word	0xe000ed0c
 80076d4:	20000d80 	.word	0x20000d80

080076d8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80076d8:	b580      	push	{r7, lr}
 80076da:	b08a      	sub	sp, #40	; 0x28
 80076dc:	af00      	add	r7, sp, #0
 80076de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80076e0:	2300      	movs	r3, #0
 80076e2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80076e4:	f7fe fd96 	bl	8006214 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80076e8:	4b5b      	ldr	r3, [pc, #364]	; (8007858 <pvPortMalloc+0x180>)
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d101      	bne.n	80076f4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80076f0:	f000 f920 	bl	8007934 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80076f4:	4b59      	ldr	r3, [pc, #356]	; (800785c <pvPortMalloc+0x184>)
 80076f6:	681a      	ldr	r2, [r3, #0]
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	4013      	ands	r3, r2
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	f040 8093 	bne.w	8007828 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	2b00      	cmp	r3, #0
 8007706:	d01d      	beq.n	8007744 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8007708:	2208      	movs	r2, #8
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	4413      	add	r3, r2
 800770e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	f003 0307 	and.w	r3, r3, #7
 8007716:	2b00      	cmp	r3, #0
 8007718:	d014      	beq.n	8007744 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	f023 0307 	bic.w	r3, r3, #7
 8007720:	3308      	adds	r3, #8
 8007722:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	f003 0307 	and.w	r3, r3, #7
 800772a:	2b00      	cmp	r3, #0
 800772c:	d00a      	beq.n	8007744 <pvPortMalloc+0x6c>
	__asm volatile
 800772e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007732:	f383 8811 	msr	BASEPRI, r3
 8007736:	f3bf 8f6f 	isb	sy
 800773a:	f3bf 8f4f 	dsb	sy
 800773e:	617b      	str	r3, [r7, #20]
}
 8007740:	bf00      	nop
 8007742:	e7fe      	b.n	8007742 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	2b00      	cmp	r3, #0
 8007748:	d06e      	beq.n	8007828 <pvPortMalloc+0x150>
 800774a:	4b45      	ldr	r3, [pc, #276]	; (8007860 <pvPortMalloc+0x188>)
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	687a      	ldr	r2, [r7, #4]
 8007750:	429a      	cmp	r2, r3
 8007752:	d869      	bhi.n	8007828 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007754:	4b43      	ldr	r3, [pc, #268]	; (8007864 <pvPortMalloc+0x18c>)
 8007756:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007758:	4b42      	ldr	r3, [pc, #264]	; (8007864 <pvPortMalloc+0x18c>)
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800775e:	e004      	b.n	800776a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8007760:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007762:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007764:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800776a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800776c:	685b      	ldr	r3, [r3, #4]
 800776e:	687a      	ldr	r2, [r7, #4]
 8007770:	429a      	cmp	r2, r3
 8007772:	d903      	bls.n	800777c <pvPortMalloc+0xa4>
 8007774:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	2b00      	cmp	r3, #0
 800777a:	d1f1      	bne.n	8007760 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800777c:	4b36      	ldr	r3, [pc, #216]	; (8007858 <pvPortMalloc+0x180>)
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007782:	429a      	cmp	r2, r3
 8007784:	d050      	beq.n	8007828 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007786:	6a3b      	ldr	r3, [r7, #32]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	2208      	movs	r2, #8
 800778c:	4413      	add	r3, r2
 800778e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007790:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007792:	681a      	ldr	r2, [r3, #0]
 8007794:	6a3b      	ldr	r3, [r7, #32]
 8007796:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800779a:	685a      	ldr	r2, [r3, #4]
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	1ad2      	subs	r2, r2, r3
 80077a0:	2308      	movs	r3, #8
 80077a2:	005b      	lsls	r3, r3, #1
 80077a4:	429a      	cmp	r2, r3
 80077a6:	d91f      	bls.n	80077e8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80077a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	4413      	add	r3, r2
 80077ae:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80077b0:	69bb      	ldr	r3, [r7, #24]
 80077b2:	f003 0307 	and.w	r3, r3, #7
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d00a      	beq.n	80077d0 <pvPortMalloc+0xf8>
	__asm volatile
 80077ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077be:	f383 8811 	msr	BASEPRI, r3
 80077c2:	f3bf 8f6f 	isb	sy
 80077c6:	f3bf 8f4f 	dsb	sy
 80077ca:	613b      	str	r3, [r7, #16]
}
 80077cc:	bf00      	nop
 80077ce:	e7fe      	b.n	80077ce <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80077d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077d2:	685a      	ldr	r2, [r3, #4]
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	1ad2      	subs	r2, r2, r3
 80077d8:	69bb      	ldr	r3, [r7, #24]
 80077da:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80077dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077de:	687a      	ldr	r2, [r7, #4]
 80077e0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80077e2:	69b8      	ldr	r0, [r7, #24]
 80077e4:	f000 f908 	bl	80079f8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80077e8:	4b1d      	ldr	r3, [pc, #116]	; (8007860 <pvPortMalloc+0x188>)
 80077ea:	681a      	ldr	r2, [r3, #0]
 80077ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077ee:	685b      	ldr	r3, [r3, #4]
 80077f0:	1ad3      	subs	r3, r2, r3
 80077f2:	4a1b      	ldr	r2, [pc, #108]	; (8007860 <pvPortMalloc+0x188>)
 80077f4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80077f6:	4b1a      	ldr	r3, [pc, #104]	; (8007860 <pvPortMalloc+0x188>)
 80077f8:	681a      	ldr	r2, [r3, #0]
 80077fa:	4b1b      	ldr	r3, [pc, #108]	; (8007868 <pvPortMalloc+0x190>)
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	429a      	cmp	r2, r3
 8007800:	d203      	bcs.n	800780a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007802:	4b17      	ldr	r3, [pc, #92]	; (8007860 <pvPortMalloc+0x188>)
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	4a18      	ldr	r2, [pc, #96]	; (8007868 <pvPortMalloc+0x190>)
 8007808:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800780a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800780c:	685a      	ldr	r2, [r3, #4]
 800780e:	4b13      	ldr	r3, [pc, #76]	; (800785c <pvPortMalloc+0x184>)
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	431a      	orrs	r2, r3
 8007814:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007816:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007818:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800781a:	2200      	movs	r2, #0
 800781c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800781e:	4b13      	ldr	r3, [pc, #76]	; (800786c <pvPortMalloc+0x194>)
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	3301      	adds	r3, #1
 8007824:	4a11      	ldr	r2, [pc, #68]	; (800786c <pvPortMalloc+0x194>)
 8007826:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007828:	f7fe fd02 	bl	8006230 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800782c:	69fb      	ldr	r3, [r7, #28]
 800782e:	f003 0307 	and.w	r3, r3, #7
 8007832:	2b00      	cmp	r3, #0
 8007834:	d00a      	beq.n	800784c <pvPortMalloc+0x174>
	__asm volatile
 8007836:	f04f 0350 	mov.w	r3, #80	; 0x50
 800783a:	f383 8811 	msr	BASEPRI, r3
 800783e:	f3bf 8f6f 	isb	sy
 8007842:	f3bf 8f4f 	dsb	sy
 8007846:	60fb      	str	r3, [r7, #12]
}
 8007848:	bf00      	nop
 800784a:	e7fe      	b.n	800784a <pvPortMalloc+0x172>
	return pvReturn;
 800784c:	69fb      	ldr	r3, [r7, #28]
}
 800784e:	4618      	mov	r0, r3
 8007850:	3728      	adds	r7, #40	; 0x28
 8007852:	46bd      	mov	sp, r7
 8007854:	bd80      	pop	{r7, pc}
 8007856:	bf00      	nop
 8007858:	20001944 	.word	0x20001944
 800785c:	20001958 	.word	0x20001958
 8007860:	20001948 	.word	0x20001948
 8007864:	2000193c 	.word	0x2000193c
 8007868:	2000194c 	.word	0x2000194c
 800786c:	20001950 	.word	0x20001950

08007870 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007870:	b580      	push	{r7, lr}
 8007872:	b086      	sub	sp, #24
 8007874:	af00      	add	r7, sp, #0
 8007876:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	2b00      	cmp	r3, #0
 8007880:	d04d      	beq.n	800791e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007882:	2308      	movs	r3, #8
 8007884:	425b      	negs	r3, r3
 8007886:	697a      	ldr	r2, [r7, #20]
 8007888:	4413      	add	r3, r2
 800788a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800788c:	697b      	ldr	r3, [r7, #20]
 800788e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007890:	693b      	ldr	r3, [r7, #16]
 8007892:	685a      	ldr	r2, [r3, #4]
 8007894:	4b24      	ldr	r3, [pc, #144]	; (8007928 <vPortFree+0xb8>)
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	4013      	ands	r3, r2
 800789a:	2b00      	cmp	r3, #0
 800789c:	d10a      	bne.n	80078b4 <vPortFree+0x44>
	__asm volatile
 800789e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078a2:	f383 8811 	msr	BASEPRI, r3
 80078a6:	f3bf 8f6f 	isb	sy
 80078aa:	f3bf 8f4f 	dsb	sy
 80078ae:	60fb      	str	r3, [r7, #12]
}
 80078b0:	bf00      	nop
 80078b2:	e7fe      	b.n	80078b2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80078b4:	693b      	ldr	r3, [r7, #16]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d00a      	beq.n	80078d2 <vPortFree+0x62>
	__asm volatile
 80078bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078c0:	f383 8811 	msr	BASEPRI, r3
 80078c4:	f3bf 8f6f 	isb	sy
 80078c8:	f3bf 8f4f 	dsb	sy
 80078cc:	60bb      	str	r3, [r7, #8]
}
 80078ce:	bf00      	nop
 80078d0:	e7fe      	b.n	80078d0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80078d2:	693b      	ldr	r3, [r7, #16]
 80078d4:	685a      	ldr	r2, [r3, #4]
 80078d6:	4b14      	ldr	r3, [pc, #80]	; (8007928 <vPortFree+0xb8>)
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	4013      	ands	r3, r2
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d01e      	beq.n	800791e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80078e0:	693b      	ldr	r3, [r7, #16]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d11a      	bne.n	800791e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80078e8:	693b      	ldr	r3, [r7, #16]
 80078ea:	685a      	ldr	r2, [r3, #4]
 80078ec:	4b0e      	ldr	r3, [pc, #56]	; (8007928 <vPortFree+0xb8>)
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	43db      	mvns	r3, r3
 80078f2:	401a      	ands	r2, r3
 80078f4:	693b      	ldr	r3, [r7, #16]
 80078f6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80078f8:	f7fe fc8c 	bl	8006214 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80078fc:	693b      	ldr	r3, [r7, #16]
 80078fe:	685a      	ldr	r2, [r3, #4]
 8007900:	4b0a      	ldr	r3, [pc, #40]	; (800792c <vPortFree+0xbc>)
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	4413      	add	r3, r2
 8007906:	4a09      	ldr	r2, [pc, #36]	; (800792c <vPortFree+0xbc>)
 8007908:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800790a:	6938      	ldr	r0, [r7, #16]
 800790c:	f000 f874 	bl	80079f8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007910:	4b07      	ldr	r3, [pc, #28]	; (8007930 <vPortFree+0xc0>)
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	3301      	adds	r3, #1
 8007916:	4a06      	ldr	r2, [pc, #24]	; (8007930 <vPortFree+0xc0>)
 8007918:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800791a:	f7fe fc89 	bl	8006230 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800791e:	bf00      	nop
 8007920:	3718      	adds	r7, #24
 8007922:	46bd      	mov	sp, r7
 8007924:	bd80      	pop	{r7, pc}
 8007926:	bf00      	nop
 8007928:	20001958 	.word	0x20001958
 800792c:	20001948 	.word	0x20001948
 8007930:	20001954 	.word	0x20001954

08007934 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007934:	b480      	push	{r7}
 8007936:	b085      	sub	sp, #20
 8007938:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800793a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800793e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007940:	4b27      	ldr	r3, [pc, #156]	; (80079e0 <prvHeapInit+0xac>)
 8007942:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	f003 0307 	and.w	r3, r3, #7
 800794a:	2b00      	cmp	r3, #0
 800794c:	d00c      	beq.n	8007968 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	3307      	adds	r3, #7
 8007952:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	f023 0307 	bic.w	r3, r3, #7
 800795a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800795c:	68ba      	ldr	r2, [r7, #8]
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	1ad3      	subs	r3, r2, r3
 8007962:	4a1f      	ldr	r2, [pc, #124]	; (80079e0 <prvHeapInit+0xac>)
 8007964:	4413      	add	r3, r2
 8007966:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800796c:	4a1d      	ldr	r2, [pc, #116]	; (80079e4 <prvHeapInit+0xb0>)
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007972:	4b1c      	ldr	r3, [pc, #112]	; (80079e4 <prvHeapInit+0xb0>)
 8007974:	2200      	movs	r2, #0
 8007976:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	68ba      	ldr	r2, [r7, #8]
 800797c:	4413      	add	r3, r2
 800797e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007980:	2208      	movs	r2, #8
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	1a9b      	subs	r3, r3, r2
 8007986:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	f023 0307 	bic.w	r3, r3, #7
 800798e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	4a15      	ldr	r2, [pc, #84]	; (80079e8 <prvHeapInit+0xb4>)
 8007994:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007996:	4b14      	ldr	r3, [pc, #80]	; (80079e8 <prvHeapInit+0xb4>)
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	2200      	movs	r2, #0
 800799c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800799e:	4b12      	ldr	r3, [pc, #72]	; (80079e8 <prvHeapInit+0xb4>)
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	2200      	movs	r2, #0
 80079a4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80079aa:	683b      	ldr	r3, [r7, #0]
 80079ac:	68fa      	ldr	r2, [r7, #12]
 80079ae:	1ad2      	subs	r2, r2, r3
 80079b0:	683b      	ldr	r3, [r7, #0]
 80079b2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80079b4:	4b0c      	ldr	r3, [pc, #48]	; (80079e8 <prvHeapInit+0xb4>)
 80079b6:	681a      	ldr	r2, [r3, #0]
 80079b8:	683b      	ldr	r3, [r7, #0]
 80079ba:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80079bc:	683b      	ldr	r3, [r7, #0]
 80079be:	685b      	ldr	r3, [r3, #4]
 80079c0:	4a0a      	ldr	r2, [pc, #40]	; (80079ec <prvHeapInit+0xb8>)
 80079c2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80079c4:	683b      	ldr	r3, [r7, #0]
 80079c6:	685b      	ldr	r3, [r3, #4]
 80079c8:	4a09      	ldr	r2, [pc, #36]	; (80079f0 <prvHeapInit+0xbc>)
 80079ca:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80079cc:	4b09      	ldr	r3, [pc, #36]	; (80079f4 <prvHeapInit+0xc0>)
 80079ce:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80079d2:	601a      	str	r2, [r3, #0]
}
 80079d4:	bf00      	nop
 80079d6:	3714      	adds	r7, #20
 80079d8:	46bd      	mov	sp, r7
 80079da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079de:	4770      	bx	lr
 80079e0:	20000d84 	.word	0x20000d84
 80079e4:	2000193c 	.word	0x2000193c
 80079e8:	20001944 	.word	0x20001944
 80079ec:	2000194c 	.word	0x2000194c
 80079f0:	20001948 	.word	0x20001948
 80079f4:	20001958 	.word	0x20001958

080079f8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80079f8:	b480      	push	{r7}
 80079fa:	b085      	sub	sp, #20
 80079fc:	af00      	add	r7, sp, #0
 80079fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007a00:	4b28      	ldr	r3, [pc, #160]	; (8007aa4 <prvInsertBlockIntoFreeList+0xac>)
 8007a02:	60fb      	str	r3, [r7, #12]
 8007a04:	e002      	b.n	8007a0c <prvInsertBlockIntoFreeList+0x14>
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	60fb      	str	r3, [r7, #12]
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	687a      	ldr	r2, [r7, #4]
 8007a12:	429a      	cmp	r2, r3
 8007a14:	d8f7      	bhi.n	8007a06 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	685b      	ldr	r3, [r3, #4]
 8007a1e:	68ba      	ldr	r2, [r7, #8]
 8007a20:	4413      	add	r3, r2
 8007a22:	687a      	ldr	r2, [r7, #4]
 8007a24:	429a      	cmp	r2, r3
 8007a26:	d108      	bne.n	8007a3a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	685a      	ldr	r2, [r3, #4]
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	685b      	ldr	r3, [r3, #4]
 8007a30:	441a      	add	r2, r3
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	685b      	ldr	r3, [r3, #4]
 8007a42:	68ba      	ldr	r2, [r7, #8]
 8007a44:	441a      	add	r2, r3
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	429a      	cmp	r2, r3
 8007a4c:	d118      	bne.n	8007a80 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	681a      	ldr	r2, [r3, #0]
 8007a52:	4b15      	ldr	r3, [pc, #84]	; (8007aa8 <prvInsertBlockIntoFreeList+0xb0>)
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	429a      	cmp	r2, r3
 8007a58:	d00d      	beq.n	8007a76 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	685a      	ldr	r2, [r3, #4]
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	685b      	ldr	r3, [r3, #4]
 8007a64:	441a      	add	r2, r3
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	681a      	ldr	r2, [r3, #0]
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	601a      	str	r2, [r3, #0]
 8007a74:	e008      	b.n	8007a88 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007a76:	4b0c      	ldr	r3, [pc, #48]	; (8007aa8 <prvInsertBlockIntoFreeList+0xb0>)
 8007a78:	681a      	ldr	r2, [r3, #0]
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	601a      	str	r2, [r3, #0]
 8007a7e:	e003      	b.n	8007a88 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	681a      	ldr	r2, [r3, #0]
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007a88:	68fa      	ldr	r2, [r7, #12]
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	429a      	cmp	r2, r3
 8007a8e:	d002      	beq.n	8007a96 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	687a      	ldr	r2, [r7, #4]
 8007a94:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007a96:	bf00      	nop
 8007a98:	3714      	adds	r7, #20
 8007a9a:	46bd      	mov	sp, r7
 8007a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa0:	4770      	bx	lr
 8007aa2:	bf00      	nop
 8007aa4:	2000193c 	.word	0x2000193c
 8007aa8:	20001944 	.word	0x20001944

08007aac <__errno>:
 8007aac:	4b01      	ldr	r3, [pc, #4]	; (8007ab4 <__errno+0x8>)
 8007aae:	6818      	ldr	r0, [r3, #0]
 8007ab0:	4770      	bx	lr
 8007ab2:	bf00      	nop
 8007ab4:	20000010 	.word	0x20000010

08007ab8 <__libc_init_array>:
 8007ab8:	b570      	push	{r4, r5, r6, lr}
 8007aba:	4d0d      	ldr	r5, [pc, #52]	; (8007af0 <__libc_init_array+0x38>)
 8007abc:	4c0d      	ldr	r4, [pc, #52]	; (8007af4 <__libc_init_array+0x3c>)
 8007abe:	1b64      	subs	r4, r4, r5
 8007ac0:	10a4      	asrs	r4, r4, #2
 8007ac2:	2600      	movs	r6, #0
 8007ac4:	42a6      	cmp	r6, r4
 8007ac6:	d109      	bne.n	8007adc <__libc_init_array+0x24>
 8007ac8:	4d0b      	ldr	r5, [pc, #44]	; (8007af8 <__libc_init_array+0x40>)
 8007aca:	4c0c      	ldr	r4, [pc, #48]	; (8007afc <__libc_init_array+0x44>)
 8007acc:	f001 f820 	bl	8008b10 <_init>
 8007ad0:	1b64      	subs	r4, r4, r5
 8007ad2:	10a4      	asrs	r4, r4, #2
 8007ad4:	2600      	movs	r6, #0
 8007ad6:	42a6      	cmp	r6, r4
 8007ad8:	d105      	bne.n	8007ae6 <__libc_init_array+0x2e>
 8007ada:	bd70      	pop	{r4, r5, r6, pc}
 8007adc:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ae0:	4798      	blx	r3
 8007ae2:	3601      	adds	r6, #1
 8007ae4:	e7ee      	b.n	8007ac4 <__libc_init_array+0xc>
 8007ae6:	f855 3b04 	ldr.w	r3, [r5], #4
 8007aea:	4798      	blx	r3
 8007aec:	3601      	adds	r6, #1
 8007aee:	e7f2      	b.n	8007ad6 <__libc_init_array+0x1e>
 8007af0:	08008cbc 	.word	0x08008cbc
 8007af4:	08008cbc 	.word	0x08008cbc
 8007af8:	08008cbc 	.word	0x08008cbc
 8007afc:	08008cc0 	.word	0x08008cc0

08007b00 <memcpy>:
 8007b00:	440a      	add	r2, r1
 8007b02:	4291      	cmp	r1, r2
 8007b04:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8007b08:	d100      	bne.n	8007b0c <memcpy+0xc>
 8007b0a:	4770      	bx	lr
 8007b0c:	b510      	push	{r4, lr}
 8007b0e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007b12:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007b16:	4291      	cmp	r1, r2
 8007b18:	d1f9      	bne.n	8007b0e <memcpy+0xe>
 8007b1a:	bd10      	pop	{r4, pc}

08007b1c <memset>:
 8007b1c:	4402      	add	r2, r0
 8007b1e:	4603      	mov	r3, r0
 8007b20:	4293      	cmp	r3, r2
 8007b22:	d100      	bne.n	8007b26 <memset+0xa>
 8007b24:	4770      	bx	lr
 8007b26:	f803 1b01 	strb.w	r1, [r3], #1
 8007b2a:	e7f9      	b.n	8007b20 <memset+0x4>

08007b2c <iprintf>:
 8007b2c:	b40f      	push	{r0, r1, r2, r3}
 8007b2e:	4b0a      	ldr	r3, [pc, #40]	; (8007b58 <iprintf+0x2c>)
 8007b30:	b513      	push	{r0, r1, r4, lr}
 8007b32:	681c      	ldr	r4, [r3, #0]
 8007b34:	b124      	cbz	r4, 8007b40 <iprintf+0x14>
 8007b36:	69a3      	ldr	r3, [r4, #24]
 8007b38:	b913      	cbnz	r3, 8007b40 <iprintf+0x14>
 8007b3a:	4620      	mov	r0, r4
 8007b3c:	f000 fa84 	bl	8008048 <__sinit>
 8007b40:	ab05      	add	r3, sp, #20
 8007b42:	9a04      	ldr	r2, [sp, #16]
 8007b44:	68a1      	ldr	r1, [r4, #8]
 8007b46:	9301      	str	r3, [sp, #4]
 8007b48:	4620      	mov	r0, r4
 8007b4a:	f000 fc55 	bl	80083f8 <_vfiprintf_r>
 8007b4e:	b002      	add	sp, #8
 8007b50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007b54:	b004      	add	sp, #16
 8007b56:	4770      	bx	lr
 8007b58:	20000010 	.word	0x20000010

08007b5c <_puts_r>:
 8007b5c:	b570      	push	{r4, r5, r6, lr}
 8007b5e:	460e      	mov	r6, r1
 8007b60:	4605      	mov	r5, r0
 8007b62:	b118      	cbz	r0, 8007b6c <_puts_r+0x10>
 8007b64:	6983      	ldr	r3, [r0, #24]
 8007b66:	b90b      	cbnz	r3, 8007b6c <_puts_r+0x10>
 8007b68:	f000 fa6e 	bl	8008048 <__sinit>
 8007b6c:	69ab      	ldr	r3, [r5, #24]
 8007b6e:	68ac      	ldr	r4, [r5, #8]
 8007b70:	b913      	cbnz	r3, 8007b78 <_puts_r+0x1c>
 8007b72:	4628      	mov	r0, r5
 8007b74:	f000 fa68 	bl	8008048 <__sinit>
 8007b78:	4b2c      	ldr	r3, [pc, #176]	; (8007c2c <_puts_r+0xd0>)
 8007b7a:	429c      	cmp	r4, r3
 8007b7c:	d120      	bne.n	8007bc0 <_puts_r+0x64>
 8007b7e:	686c      	ldr	r4, [r5, #4]
 8007b80:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007b82:	07db      	lsls	r3, r3, #31
 8007b84:	d405      	bmi.n	8007b92 <_puts_r+0x36>
 8007b86:	89a3      	ldrh	r3, [r4, #12]
 8007b88:	0598      	lsls	r0, r3, #22
 8007b8a:	d402      	bmi.n	8007b92 <_puts_r+0x36>
 8007b8c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007b8e:	f000 faf9 	bl	8008184 <__retarget_lock_acquire_recursive>
 8007b92:	89a3      	ldrh	r3, [r4, #12]
 8007b94:	0719      	lsls	r1, r3, #28
 8007b96:	d51d      	bpl.n	8007bd4 <_puts_r+0x78>
 8007b98:	6923      	ldr	r3, [r4, #16]
 8007b9a:	b1db      	cbz	r3, 8007bd4 <_puts_r+0x78>
 8007b9c:	3e01      	subs	r6, #1
 8007b9e:	68a3      	ldr	r3, [r4, #8]
 8007ba0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007ba4:	3b01      	subs	r3, #1
 8007ba6:	60a3      	str	r3, [r4, #8]
 8007ba8:	bb39      	cbnz	r1, 8007bfa <_puts_r+0x9e>
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	da38      	bge.n	8007c20 <_puts_r+0xc4>
 8007bae:	4622      	mov	r2, r4
 8007bb0:	210a      	movs	r1, #10
 8007bb2:	4628      	mov	r0, r5
 8007bb4:	f000 f86e 	bl	8007c94 <__swbuf_r>
 8007bb8:	3001      	adds	r0, #1
 8007bba:	d011      	beq.n	8007be0 <_puts_r+0x84>
 8007bbc:	250a      	movs	r5, #10
 8007bbe:	e011      	b.n	8007be4 <_puts_r+0x88>
 8007bc0:	4b1b      	ldr	r3, [pc, #108]	; (8007c30 <_puts_r+0xd4>)
 8007bc2:	429c      	cmp	r4, r3
 8007bc4:	d101      	bne.n	8007bca <_puts_r+0x6e>
 8007bc6:	68ac      	ldr	r4, [r5, #8]
 8007bc8:	e7da      	b.n	8007b80 <_puts_r+0x24>
 8007bca:	4b1a      	ldr	r3, [pc, #104]	; (8007c34 <_puts_r+0xd8>)
 8007bcc:	429c      	cmp	r4, r3
 8007bce:	bf08      	it	eq
 8007bd0:	68ec      	ldreq	r4, [r5, #12]
 8007bd2:	e7d5      	b.n	8007b80 <_puts_r+0x24>
 8007bd4:	4621      	mov	r1, r4
 8007bd6:	4628      	mov	r0, r5
 8007bd8:	f000 f8ae 	bl	8007d38 <__swsetup_r>
 8007bdc:	2800      	cmp	r0, #0
 8007bde:	d0dd      	beq.n	8007b9c <_puts_r+0x40>
 8007be0:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8007be4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007be6:	07da      	lsls	r2, r3, #31
 8007be8:	d405      	bmi.n	8007bf6 <_puts_r+0x9a>
 8007bea:	89a3      	ldrh	r3, [r4, #12]
 8007bec:	059b      	lsls	r3, r3, #22
 8007bee:	d402      	bmi.n	8007bf6 <_puts_r+0x9a>
 8007bf0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007bf2:	f000 fac8 	bl	8008186 <__retarget_lock_release_recursive>
 8007bf6:	4628      	mov	r0, r5
 8007bf8:	bd70      	pop	{r4, r5, r6, pc}
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	da04      	bge.n	8007c08 <_puts_r+0xac>
 8007bfe:	69a2      	ldr	r2, [r4, #24]
 8007c00:	429a      	cmp	r2, r3
 8007c02:	dc06      	bgt.n	8007c12 <_puts_r+0xb6>
 8007c04:	290a      	cmp	r1, #10
 8007c06:	d004      	beq.n	8007c12 <_puts_r+0xb6>
 8007c08:	6823      	ldr	r3, [r4, #0]
 8007c0a:	1c5a      	adds	r2, r3, #1
 8007c0c:	6022      	str	r2, [r4, #0]
 8007c0e:	7019      	strb	r1, [r3, #0]
 8007c10:	e7c5      	b.n	8007b9e <_puts_r+0x42>
 8007c12:	4622      	mov	r2, r4
 8007c14:	4628      	mov	r0, r5
 8007c16:	f000 f83d 	bl	8007c94 <__swbuf_r>
 8007c1a:	3001      	adds	r0, #1
 8007c1c:	d1bf      	bne.n	8007b9e <_puts_r+0x42>
 8007c1e:	e7df      	b.n	8007be0 <_puts_r+0x84>
 8007c20:	6823      	ldr	r3, [r4, #0]
 8007c22:	250a      	movs	r5, #10
 8007c24:	1c5a      	adds	r2, r3, #1
 8007c26:	6022      	str	r2, [r4, #0]
 8007c28:	701d      	strb	r5, [r3, #0]
 8007c2a:	e7db      	b.n	8007be4 <_puts_r+0x88>
 8007c2c:	08008c40 	.word	0x08008c40
 8007c30:	08008c60 	.word	0x08008c60
 8007c34:	08008c20 	.word	0x08008c20

08007c38 <puts>:
 8007c38:	4b02      	ldr	r3, [pc, #8]	; (8007c44 <puts+0xc>)
 8007c3a:	4601      	mov	r1, r0
 8007c3c:	6818      	ldr	r0, [r3, #0]
 8007c3e:	f7ff bf8d 	b.w	8007b5c <_puts_r>
 8007c42:	bf00      	nop
 8007c44:	20000010 	.word	0x20000010

08007c48 <strncmp>:
 8007c48:	b510      	push	{r4, lr}
 8007c4a:	b16a      	cbz	r2, 8007c68 <strncmp+0x20>
 8007c4c:	3901      	subs	r1, #1
 8007c4e:	1884      	adds	r4, r0, r2
 8007c50:	f810 3b01 	ldrb.w	r3, [r0], #1
 8007c54:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8007c58:	4293      	cmp	r3, r2
 8007c5a:	d103      	bne.n	8007c64 <strncmp+0x1c>
 8007c5c:	42a0      	cmp	r0, r4
 8007c5e:	d001      	beq.n	8007c64 <strncmp+0x1c>
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d1f5      	bne.n	8007c50 <strncmp+0x8>
 8007c64:	1a98      	subs	r0, r3, r2
 8007c66:	bd10      	pop	{r4, pc}
 8007c68:	4610      	mov	r0, r2
 8007c6a:	e7fc      	b.n	8007c66 <strncmp+0x1e>

08007c6c <strncpy>:
 8007c6c:	b510      	push	{r4, lr}
 8007c6e:	3901      	subs	r1, #1
 8007c70:	4603      	mov	r3, r0
 8007c72:	b132      	cbz	r2, 8007c82 <strncpy+0x16>
 8007c74:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8007c78:	f803 4b01 	strb.w	r4, [r3], #1
 8007c7c:	3a01      	subs	r2, #1
 8007c7e:	2c00      	cmp	r4, #0
 8007c80:	d1f7      	bne.n	8007c72 <strncpy+0x6>
 8007c82:	441a      	add	r2, r3
 8007c84:	2100      	movs	r1, #0
 8007c86:	4293      	cmp	r3, r2
 8007c88:	d100      	bne.n	8007c8c <strncpy+0x20>
 8007c8a:	bd10      	pop	{r4, pc}
 8007c8c:	f803 1b01 	strb.w	r1, [r3], #1
 8007c90:	e7f9      	b.n	8007c86 <strncpy+0x1a>
	...

08007c94 <__swbuf_r>:
 8007c94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c96:	460e      	mov	r6, r1
 8007c98:	4614      	mov	r4, r2
 8007c9a:	4605      	mov	r5, r0
 8007c9c:	b118      	cbz	r0, 8007ca6 <__swbuf_r+0x12>
 8007c9e:	6983      	ldr	r3, [r0, #24]
 8007ca0:	b90b      	cbnz	r3, 8007ca6 <__swbuf_r+0x12>
 8007ca2:	f000 f9d1 	bl	8008048 <__sinit>
 8007ca6:	4b21      	ldr	r3, [pc, #132]	; (8007d2c <__swbuf_r+0x98>)
 8007ca8:	429c      	cmp	r4, r3
 8007caa:	d12b      	bne.n	8007d04 <__swbuf_r+0x70>
 8007cac:	686c      	ldr	r4, [r5, #4]
 8007cae:	69a3      	ldr	r3, [r4, #24]
 8007cb0:	60a3      	str	r3, [r4, #8]
 8007cb2:	89a3      	ldrh	r3, [r4, #12]
 8007cb4:	071a      	lsls	r2, r3, #28
 8007cb6:	d52f      	bpl.n	8007d18 <__swbuf_r+0x84>
 8007cb8:	6923      	ldr	r3, [r4, #16]
 8007cba:	b36b      	cbz	r3, 8007d18 <__swbuf_r+0x84>
 8007cbc:	6923      	ldr	r3, [r4, #16]
 8007cbe:	6820      	ldr	r0, [r4, #0]
 8007cc0:	1ac0      	subs	r0, r0, r3
 8007cc2:	6963      	ldr	r3, [r4, #20]
 8007cc4:	b2f6      	uxtb	r6, r6
 8007cc6:	4283      	cmp	r3, r0
 8007cc8:	4637      	mov	r7, r6
 8007cca:	dc04      	bgt.n	8007cd6 <__swbuf_r+0x42>
 8007ccc:	4621      	mov	r1, r4
 8007cce:	4628      	mov	r0, r5
 8007cd0:	f000 f926 	bl	8007f20 <_fflush_r>
 8007cd4:	bb30      	cbnz	r0, 8007d24 <__swbuf_r+0x90>
 8007cd6:	68a3      	ldr	r3, [r4, #8]
 8007cd8:	3b01      	subs	r3, #1
 8007cda:	60a3      	str	r3, [r4, #8]
 8007cdc:	6823      	ldr	r3, [r4, #0]
 8007cde:	1c5a      	adds	r2, r3, #1
 8007ce0:	6022      	str	r2, [r4, #0]
 8007ce2:	701e      	strb	r6, [r3, #0]
 8007ce4:	6963      	ldr	r3, [r4, #20]
 8007ce6:	3001      	adds	r0, #1
 8007ce8:	4283      	cmp	r3, r0
 8007cea:	d004      	beq.n	8007cf6 <__swbuf_r+0x62>
 8007cec:	89a3      	ldrh	r3, [r4, #12]
 8007cee:	07db      	lsls	r3, r3, #31
 8007cf0:	d506      	bpl.n	8007d00 <__swbuf_r+0x6c>
 8007cf2:	2e0a      	cmp	r6, #10
 8007cf4:	d104      	bne.n	8007d00 <__swbuf_r+0x6c>
 8007cf6:	4621      	mov	r1, r4
 8007cf8:	4628      	mov	r0, r5
 8007cfa:	f000 f911 	bl	8007f20 <_fflush_r>
 8007cfe:	b988      	cbnz	r0, 8007d24 <__swbuf_r+0x90>
 8007d00:	4638      	mov	r0, r7
 8007d02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007d04:	4b0a      	ldr	r3, [pc, #40]	; (8007d30 <__swbuf_r+0x9c>)
 8007d06:	429c      	cmp	r4, r3
 8007d08:	d101      	bne.n	8007d0e <__swbuf_r+0x7a>
 8007d0a:	68ac      	ldr	r4, [r5, #8]
 8007d0c:	e7cf      	b.n	8007cae <__swbuf_r+0x1a>
 8007d0e:	4b09      	ldr	r3, [pc, #36]	; (8007d34 <__swbuf_r+0xa0>)
 8007d10:	429c      	cmp	r4, r3
 8007d12:	bf08      	it	eq
 8007d14:	68ec      	ldreq	r4, [r5, #12]
 8007d16:	e7ca      	b.n	8007cae <__swbuf_r+0x1a>
 8007d18:	4621      	mov	r1, r4
 8007d1a:	4628      	mov	r0, r5
 8007d1c:	f000 f80c 	bl	8007d38 <__swsetup_r>
 8007d20:	2800      	cmp	r0, #0
 8007d22:	d0cb      	beq.n	8007cbc <__swbuf_r+0x28>
 8007d24:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8007d28:	e7ea      	b.n	8007d00 <__swbuf_r+0x6c>
 8007d2a:	bf00      	nop
 8007d2c:	08008c40 	.word	0x08008c40
 8007d30:	08008c60 	.word	0x08008c60
 8007d34:	08008c20 	.word	0x08008c20

08007d38 <__swsetup_r>:
 8007d38:	4b32      	ldr	r3, [pc, #200]	; (8007e04 <__swsetup_r+0xcc>)
 8007d3a:	b570      	push	{r4, r5, r6, lr}
 8007d3c:	681d      	ldr	r5, [r3, #0]
 8007d3e:	4606      	mov	r6, r0
 8007d40:	460c      	mov	r4, r1
 8007d42:	b125      	cbz	r5, 8007d4e <__swsetup_r+0x16>
 8007d44:	69ab      	ldr	r3, [r5, #24]
 8007d46:	b913      	cbnz	r3, 8007d4e <__swsetup_r+0x16>
 8007d48:	4628      	mov	r0, r5
 8007d4a:	f000 f97d 	bl	8008048 <__sinit>
 8007d4e:	4b2e      	ldr	r3, [pc, #184]	; (8007e08 <__swsetup_r+0xd0>)
 8007d50:	429c      	cmp	r4, r3
 8007d52:	d10f      	bne.n	8007d74 <__swsetup_r+0x3c>
 8007d54:	686c      	ldr	r4, [r5, #4]
 8007d56:	89a3      	ldrh	r3, [r4, #12]
 8007d58:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007d5c:	0719      	lsls	r1, r3, #28
 8007d5e:	d42c      	bmi.n	8007dba <__swsetup_r+0x82>
 8007d60:	06dd      	lsls	r5, r3, #27
 8007d62:	d411      	bmi.n	8007d88 <__swsetup_r+0x50>
 8007d64:	2309      	movs	r3, #9
 8007d66:	6033      	str	r3, [r6, #0]
 8007d68:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007d6c:	81a3      	strh	r3, [r4, #12]
 8007d6e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007d72:	e03e      	b.n	8007df2 <__swsetup_r+0xba>
 8007d74:	4b25      	ldr	r3, [pc, #148]	; (8007e0c <__swsetup_r+0xd4>)
 8007d76:	429c      	cmp	r4, r3
 8007d78:	d101      	bne.n	8007d7e <__swsetup_r+0x46>
 8007d7a:	68ac      	ldr	r4, [r5, #8]
 8007d7c:	e7eb      	b.n	8007d56 <__swsetup_r+0x1e>
 8007d7e:	4b24      	ldr	r3, [pc, #144]	; (8007e10 <__swsetup_r+0xd8>)
 8007d80:	429c      	cmp	r4, r3
 8007d82:	bf08      	it	eq
 8007d84:	68ec      	ldreq	r4, [r5, #12]
 8007d86:	e7e6      	b.n	8007d56 <__swsetup_r+0x1e>
 8007d88:	0758      	lsls	r0, r3, #29
 8007d8a:	d512      	bpl.n	8007db2 <__swsetup_r+0x7a>
 8007d8c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007d8e:	b141      	cbz	r1, 8007da2 <__swsetup_r+0x6a>
 8007d90:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007d94:	4299      	cmp	r1, r3
 8007d96:	d002      	beq.n	8007d9e <__swsetup_r+0x66>
 8007d98:	4630      	mov	r0, r6
 8007d9a:	f000 fa59 	bl	8008250 <_free_r>
 8007d9e:	2300      	movs	r3, #0
 8007da0:	6363      	str	r3, [r4, #52]	; 0x34
 8007da2:	89a3      	ldrh	r3, [r4, #12]
 8007da4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007da8:	81a3      	strh	r3, [r4, #12]
 8007daa:	2300      	movs	r3, #0
 8007dac:	6063      	str	r3, [r4, #4]
 8007dae:	6923      	ldr	r3, [r4, #16]
 8007db0:	6023      	str	r3, [r4, #0]
 8007db2:	89a3      	ldrh	r3, [r4, #12]
 8007db4:	f043 0308 	orr.w	r3, r3, #8
 8007db8:	81a3      	strh	r3, [r4, #12]
 8007dba:	6923      	ldr	r3, [r4, #16]
 8007dbc:	b94b      	cbnz	r3, 8007dd2 <__swsetup_r+0x9a>
 8007dbe:	89a3      	ldrh	r3, [r4, #12]
 8007dc0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007dc4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007dc8:	d003      	beq.n	8007dd2 <__swsetup_r+0x9a>
 8007dca:	4621      	mov	r1, r4
 8007dcc:	4630      	mov	r0, r6
 8007dce:	f000 f9ff 	bl	80081d0 <__smakebuf_r>
 8007dd2:	89a0      	ldrh	r0, [r4, #12]
 8007dd4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007dd8:	f010 0301 	ands.w	r3, r0, #1
 8007ddc:	d00a      	beq.n	8007df4 <__swsetup_r+0xbc>
 8007dde:	2300      	movs	r3, #0
 8007de0:	60a3      	str	r3, [r4, #8]
 8007de2:	6963      	ldr	r3, [r4, #20]
 8007de4:	425b      	negs	r3, r3
 8007de6:	61a3      	str	r3, [r4, #24]
 8007de8:	6923      	ldr	r3, [r4, #16]
 8007dea:	b943      	cbnz	r3, 8007dfe <__swsetup_r+0xc6>
 8007dec:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007df0:	d1ba      	bne.n	8007d68 <__swsetup_r+0x30>
 8007df2:	bd70      	pop	{r4, r5, r6, pc}
 8007df4:	0781      	lsls	r1, r0, #30
 8007df6:	bf58      	it	pl
 8007df8:	6963      	ldrpl	r3, [r4, #20]
 8007dfa:	60a3      	str	r3, [r4, #8]
 8007dfc:	e7f4      	b.n	8007de8 <__swsetup_r+0xb0>
 8007dfe:	2000      	movs	r0, #0
 8007e00:	e7f7      	b.n	8007df2 <__swsetup_r+0xba>
 8007e02:	bf00      	nop
 8007e04:	20000010 	.word	0x20000010
 8007e08:	08008c40 	.word	0x08008c40
 8007e0c:	08008c60 	.word	0x08008c60
 8007e10:	08008c20 	.word	0x08008c20

08007e14 <__sflush_r>:
 8007e14:	898a      	ldrh	r2, [r1, #12]
 8007e16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e1a:	4605      	mov	r5, r0
 8007e1c:	0710      	lsls	r0, r2, #28
 8007e1e:	460c      	mov	r4, r1
 8007e20:	d458      	bmi.n	8007ed4 <__sflush_r+0xc0>
 8007e22:	684b      	ldr	r3, [r1, #4]
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	dc05      	bgt.n	8007e34 <__sflush_r+0x20>
 8007e28:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	dc02      	bgt.n	8007e34 <__sflush_r+0x20>
 8007e2e:	2000      	movs	r0, #0
 8007e30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e34:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007e36:	2e00      	cmp	r6, #0
 8007e38:	d0f9      	beq.n	8007e2e <__sflush_r+0x1a>
 8007e3a:	2300      	movs	r3, #0
 8007e3c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007e40:	682f      	ldr	r7, [r5, #0]
 8007e42:	602b      	str	r3, [r5, #0]
 8007e44:	d032      	beq.n	8007eac <__sflush_r+0x98>
 8007e46:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007e48:	89a3      	ldrh	r3, [r4, #12]
 8007e4a:	075a      	lsls	r2, r3, #29
 8007e4c:	d505      	bpl.n	8007e5a <__sflush_r+0x46>
 8007e4e:	6863      	ldr	r3, [r4, #4]
 8007e50:	1ac0      	subs	r0, r0, r3
 8007e52:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007e54:	b10b      	cbz	r3, 8007e5a <__sflush_r+0x46>
 8007e56:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007e58:	1ac0      	subs	r0, r0, r3
 8007e5a:	2300      	movs	r3, #0
 8007e5c:	4602      	mov	r2, r0
 8007e5e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007e60:	6a21      	ldr	r1, [r4, #32]
 8007e62:	4628      	mov	r0, r5
 8007e64:	47b0      	blx	r6
 8007e66:	1c43      	adds	r3, r0, #1
 8007e68:	89a3      	ldrh	r3, [r4, #12]
 8007e6a:	d106      	bne.n	8007e7a <__sflush_r+0x66>
 8007e6c:	6829      	ldr	r1, [r5, #0]
 8007e6e:	291d      	cmp	r1, #29
 8007e70:	d82c      	bhi.n	8007ecc <__sflush_r+0xb8>
 8007e72:	4a2a      	ldr	r2, [pc, #168]	; (8007f1c <__sflush_r+0x108>)
 8007e74:	40ca      	lsrs	r2, r1
 8007e76:	07d6      	lsls	r6, r2, #31
 8007e78:	d528      	bpl.n	8007ecc <__sflush_r+0xb8>
 8007e7a:	2200      	movs	r2, #0
 8007e7c:	6062      	str	r2, [r4, #4]
 8007e7e:	04d9      	lsls	r1, r3, #19
 8007e80:	6922      	ldr	r2, [r4, #16]
 8007e82:	6022      	str	r2, [r4, #0]
 8007e84:	d504      	bpl.n	8007e90 <__sflush_r+0x7c>
 8007e86:	1c42      	adds	r2, r0, #1
 8007e88:	d101      	bne.n	8007e8e <__sflush_r+0x7a>
 8007e8a:	682b      	ldr	r3, [r5, #0]
 8007e8c:	b903      	cbnz	r3, 8007e90 <__sflush_r+0x7c>
 8007e8e:	6560      	str	r0, [r4, #84]	; 0x54
 8007e90:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007e92:	602f      	str	r7, [r5, #0]
 8007e94:	2900      	cmp	r1, #0
 8007e96:	d0ca      	beq.n	8007e2e <__sflush_r+0x1a>
 8007e98:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007e9c:	4299      	cmp	r1, r3
 8007e9e:	d002      	beq.n	8007ea6 <__sflush_r+0x92>
 8007ea0:	4628      	mov	r0, r5
 8007ea2:	f000 f9d5 	bl	8008250 <_free_r>
 8007ea6:	2000      	movs	r0, #0
 8007ea8:	6360      	str	r0, [r4, #52]	; 0x34
 8007eaa:	e7c1      	b.n	8007e30 <__sflush_r+0x1c>
 8007eac:	6a21      	ldr	r1, [r4, #32]
 8007eae:	2301      	movs	r3, #1
 8007eb0:	4628      	mov	r0, r5
 8007eb2:	47b0      	blx	r6
 8007eb4:	1c41      	adds	r1, r0, #1
 8007eb6:	d1c7      	bne.n	8007e48 <__sflush_r+0x34>
 8007eb8:	682b      	ldr	r3, [r5, #0]
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d0c4      	beq.n	8007e48 <__sflush_r+0x34>
 8007ebe:	2b1d      	cmp	r3, #29
 8007ec0:	d001      	beq.n	8007ec6 <__sflush_r+0xb2>
 8007ec2:	2b16      	cmp	r3, #22
 8007ec4:	d101      	bne.n	8007eca <__sflush_r+0xb6>
 8007ec6:	602f      	str	r7, [r5, #0]
 8007ec8:	e7b1      	b.n	8007e2e <__sflush_r+0x1a>
 8007eca:	89a3      	ldrh	r3, [r4, #12]
 8007ecc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007ed0:	81a3      	strh	r3, [r4, #12]
 8007ed2:	e7ad      	b.n	8007e30 <__sflush_r+0x1c>
 8007ed4:	690f      	ldr	r7, [r1, #16]
 8007ed6:	2f00      	cmp	r7, #0
 8007ed8:	d0a9      	beq.n	8007e2e <__sflush_r+0x1a>
 8007eda:	0793      	lsls	r3, r2, #30
 8007edc:	680e      	ldr	r6, [r1, #0]
 8007ede:	bf08      	it	eq
 8007ee0:	694b      	ldreq	r3, [r1, #20]
 8007ee2:	600f      	str	r7, [r1, #0]
 8007ee4:	bf18      	it	ne
 8007ee6:	2300      	movne	r3, #0
 8007ee8:	eba6 0807 	sub.w	r8, r6, r7
 8007eec:	608b      	str	r3, [r1, #8]
 8007eee:	f1b8 0f00 	cmp.w	r8, #0
 8007ef2:	dd9c      	ble.n	8007e2e <__sflush_r+0x1a>
 8007ef4:	6a21      	ldr	r1, [r4, #32]
 8007ef6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007ef8:	4643      	mov	r3, r8
 8007efa:	463a      	mov	r2, r7
 8007efc:	4628      	mov	r0, r5
 8007efe:	47b0      	blx	r6
 8007f00:	2800      	cmp	r0, #0
 8007f02:	dc06      	bgt.n	8007f12 <__sflush_r+0xfe>
 8007f04:	89a3      	ldrh	r3, [r4, #12]
 8007f06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007f0a:	81a3      	strh	r3, [r4, #12]
 8007f0c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007f10:	e78e      	b.n	8007e30 <__sflush_r+0x1c>
 8007f12:	4407      	add	r7, r0
 8007f14:	eba8 0800 	sub.w	r8, r8, r0
 8007f18:	e7e9      	b.n	8007eee <__sflush_r+0xda>
 8007f1a:	bf00      	nop
 8007f1c:	20400001 	.word	0x20400001

08007f20 <_fflush_r>:
 8007f20:	b538      	push	{r3, r4, r5, lr}
 8007f22:	690b      	ldr	r3, [r1, #16]
 8007f24:	4605      	mov	r5, r0
 8007f26:	460c      	mov	r4, r1
 8007f28:	b913      	cbnz	r3, 8007f30 <_fflush_r+0x10>
 8007f2a:	2500      	movs	r5, #0
 8007f2c:	4628      	mov	r0, r5
 8007f2e:	bd38      	pop	{r3, r4, r5, pc}
 8007f30:	b118      	cbz	r0, 8007f3a <_fflush_r+0x1a>
 8007f32:	6983      	ldr	r3, [r0, #24]
 8007f34:	b90b      	cbnz	r3, 8007f3a <_fflush_r+0x1a>
 8007f36:	f000 f887 	bl	8008048 <__sinit>
 8007f3a:	4b14      	ldr	r3, [pc, #80]	; (8007f8c <_fflush_r+0x6c>)
 8007f3c:	429c      	cmp	r4, r3
 8007f3e:	d11b      	bne.n	8007f78 <_fflush_r+0x58>
 8007f40:	686c      	ldr	r4, [r5, #4]
 8007f42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d0ef      	beq.n	8007f2a <_fflush_r+0xa>
 8007f4a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007f4c:	07d0      	lsls	r0, r2, #31
 8007f4e:	d404      	bmi.n	8007f5a <_fflush_r+0x3a>
 8007f50:	0599      	lsls	r1, r3, #22
 8007f52:	d402      	bmi.n	8007f5a <_fflush_r+0x3a>
 8007f54:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007f56:	f000 f915 	bl	8008184 <__retarget_lock_acquire_recursive>
 8007f5a:	4628      	mov	r0, r5
 8007f5c:	4621      	mov	r1, r4
 8007f5e:	f7ff ff59 	bl	8007e14 <__sflush_r>
 8007f62:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007f64:	07da      	lsls	r2, r3, #31
 8007f66:	4605      	mov	r5, r0
 8007f68:	d4e0      	bmi.n	8007f2c <_fflush_r+0xc>
 8007f6a:	89a3      	ldrh	r3, [r4, #12]
 8007f6c:	059b      	lsls	r3, r3, #22
 8007f6e:	d4dd      	bmi.n	8007f2c <_fflush_r+0xc>
 8007f70:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007f72:	f000 f908 	bl	8008186 <__retarget_lock_release_recursive>
 8007f76:	e7d9      	b.n	8007f2c <_fflush_r+0xc>
 8007f78:	4b05      	ldr	r3, [pc, #20]	; (8007f90 <_fflush_r+0x70>)
 8007f7a:	429c      	cmp	r4, r3
 8007f7c:	d101      	bne.n	8007f82 <_fflush_r+0x62>
 8007f7e:	68ac      	ldr	r4, [r5, #8]
 8007f80:	e7df      	b.n	8007f42 <_fflush_r+0x22>
 8007f82:	4b04      	ldr	r3, [pc, #16]	; (8007f94 <_fflush_r+0x74>)
 8007f84:	429c      	cmp	r4, r3
 8007f86:	bf08      	it	eq
 8007f88:	68ec      	ldreq	r4, [r5, #12]
 8007f8a:	e7da      	b.n	8007f42 <_fflush_r+0x22>
 8007f8c:	08008c40 	.word	0x08008c40
 8007f90:	08008c60 	.word	0x08008c60
 8007f94:	08008c20 	.word	0x08008c20

08007f98 <std>:
 8007f98:	2300      	movs	r3, #0
 8007f9a:	b510      	push	{r4, lr}
 8007f9c:	4604      	mov	r4, r0
 8007f9e:	e9c0 3300 	strd	r3, r3, [r0]
 8007fa2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007fa6:	6083      	str	r3, [r0, #8]
 8007fa8:	8181      	strh	r1, [r0, #12]
 8007faa:	6643      	str	r3, [r0, #100]	; 0x64
 8007fac:	81c2      	strh	r2, [r0, #14]
 8007fae:	6183      	str	r3, [r0, #24]
 8007fb0:	4619      	mov	r1, r3
 8007fb2:	2208      	movs	r2, #8
 8007fb4:	305c      	adds	r0, #92	; 0x5c
 8007fb6:	f7ff fdb1 	bl	8007b1c <memset>
 8007fba:	4b05      	ldr	r3, [pc, #20]	; (8007fd0 <std+0x38>)
 8007fbc:	6263      	str	r3, [r4, #36]	; 0x24
 8007fbe:	4b05      	ldr	r3, [pc, #20]	; (8007fd4 <std+0x3c>)
 8007fc0:	62a3      	str	r3, [r4, #40]	; 0x28
 8007fc2:	4b05      	ldr	r3, [pc, #20]	; (8007fd8 <std+0x40>)
 8007fc4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007fc6:	4b05      	ldr	r3, [pc, #20]	; (8007fdc <std+0x44>)
 8007fc8:	6224      	str	r4, [r4, #32]
 8007fca:	6323      	str	r3, [r4, #48]	; 0x30
 8007fcc:	bd10      	pop	{r4, pc}
 8007fce:	bf00      	nop
 8007fd0:	080089a1 	.word	0x080089a1
 8007fd4:	080089c3 	.word	0x080089c3
 8007fd8:	080089fb 	.word	0x080089fb
 8007fdc:	08008a1f 	.word	0x08008a1f

08007fe0 <_cleanup_r>:
 8007fe0:	4901      	ldr	r1, [pc, #4]	; (8007fe8 <_cleanup_r+0x8>)
 8007fe2:	f000 b8af 	b.w	8008144 <_fwalk_reent>
 8007fe6:	bf00      	nop
 8007fe8:	08007f21 	.word	0x08007f21

08007fec <__sfmoreglue>:
 8007fec:	b570      	push	{r4, r5, r6, lr}
 8007fee:	1e4a      	subs	r2, r1, #1
 8007ff0:	2568      	movs	r5, #104	; 0x68
 8007ff2:	4355      	muls	r5, r2
 8007ff4:	460e      	mov	r6, r1
 8007ff6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007ffa:	f000 f979 	bl	80082f0 <_malloc_r>
 8007ffe:	4604      	mov	r4, r0
 8008000:	b140      	cbz	r0, 8008014 <__sfmoreglue+0x28>
 8008002:	2100      	movs	r1, #0
 8008004:	e9c0 1600 	strd	r1, r6, [r0]
 8008008:	300c      	adds	r0, #12
 800800a:	60a0      	str	r0, [r4, #8]
 800800c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008010:	f7ff fd84 	bl	8007b1c <memset>
 8008014:	4620      	mov	r0, r4
 8008016:	bd70      	pop	{r4, r5, r6, pc}

08008018 <__sfp_lock_acquire>:
 8008018:	4801      	ldr	r0, [pc, #4]	; (8008020 <__sfp_lock_acquire+0x8>)
 800801a:	f000 b8b3 	b.w	8008184 <__retarget_lock_acquire_recursive>
 800801e:	bf00      	nop
 8008020:	20001d38 	.word	0x20001d38

08008024 <__sfp_lock_release>:
 8008024:	4801      	ldr	r0, [pc, #4]	; (800802c <__sfp_lock_release+0x8>)
 8008026:	f000 b8ae 	b.w	8008186 <__retarget_lock_release_recursive>
 800802a:	bf00      	nop
 800802c:	20001d38 	.word	0x20001d38

08008030 <__sinit_lock_acquire>:
 8008030:	4801      	ldr	r0, [pc, #4]	; (8008038 <__sinit_lock_acquire+0x8>)
 8008032:	f000 b8a7 	b.w	8008184 <__retarget_lock_acquire_recursive>
 8008036:	bf00      	nop
 8008038:	20001d33 	.word	0x20001d33

0800803c <__sinit_lock_release>:
 800803c:	4801      	ldr	r0, [pc, #4]	; (8008044 <__sinit_lock_release+0x8>)
 800803e:	f000 b8a2 	b.w	8008186 <__retarget_lock_release_recursive>
 8008042:	bf00      	nop
 8008044:	20001d33 	.word	0x20001d33

08008048 <__sinit>:
 8008048:	b510      	push	{r4, lr}
 800804a:	4604      	mov	r4, r0
 800804c:	f7ff fff0 	bl	8008030 <__sinit_lock_acquire>
 8008050:	69a3      	ldr	r3, [r4, #24]
 8008052:	b11b      	cbz	r3, 800805c <__sinit+0x14>
 8008054:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008058:	f7ff bff0 	b.w	800803c <__sinit_lock_release>
 800805c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008060:	6523      	str	r3, [r4, #80]	; 0x50
 8008062:	4b13      	ldr	r3, [pc, #76]	; (80080b0 <__sinit+0x68>)
 8008064:	4a13      	ldr	r2, [pc, #76]	; (80080b4 <__sinit+0x6c>)
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	62a2      	str	r2, [r4, #40]	; 0x28
 800806a:	42a3      	cmp	r3, r4
 800806c:	bf04      	itt	eq
 800806e:	2301      	moveq	r3, #1
 8008070:	61a3      	streq	r3, [r4, #24]
 8008072:	4620      	mov	r0, r4
 8008074:	f000 f820 	bl	80080b8 <__sfp>
 8008078:	6060      	str	r0, [r4, #4]
 800807a:	4620      	mov	r0, r4
 800807c:	f000 f81c 	bl	80080b8 <__sfp>
 8008080:	60a0      	str	r0, [r4, #8]
 8008082:	4620      	mov	r0, r4
 8008084:	f000 f818 	bl	80080b8 <__sfp>
 8008088:	2200      	movs	r2, #0
 800808a:	60e0      	str	r0, [r4, #12]
 800808c:	2104      	movs	r1, #4
 800808e:	6860      	ldr	r0, [r4, #4]
 8008090:	f7ff ff82 	bl	8007f98 <std>
 8008094:	68a0      	ldr	r0, [r4, #8]
 8008096:	2201      	movs	r2, #1
 8008098:	2109      	movs	r1, #9
 800809a:	f7ff ff7d 	bl	8007f98 <std>
 800809e:	68e0      	ldr	r0, [r4, #12]
 80080a0:	2202      	movs	r2, #2
 80080a2:	2112      	movs	r1, #18
 80080a4:	f7ff ff78 	bl	8007f98 <std>
 80080a8:	2301      	movs	r3, #1
 80080aa:	61a3      	str	r3, [r4, #24]
 80080ac:	e7d2      	b.n	8008054 <__sinit+0xc>
 80080ae:	bf00      	nop
 80080b0:	08008c1c 	.word	0x08008c1c
 80080b4:	08007fe1 	.word	0x08007fe1

080080b8 <__sfp>:
 80080b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080ba:	4607      	mov	r7, r0
 80080bc:	f7ff ffac 	bl	8008018 <__sfp_lock_acquire>
 80080c0:	4b1e      	ldr	r3, [pc, #120]	; (800813c <__sfp+0x84>)
 80080c2:	681e      	ldr	r6, [r3, #0]
 80080c4:	69b3      	ldr	r3, [r6, #24]
 80080c6:	b913      	cbnz	r3, 80080ce <__sfp+0x16>
 80080c8:	4630      	mov	r0, r6
 80080ca:	f7ff ffbd 	bl	8008048 <__sinit>
 80080ce:	3648      	adds	r6, #72	; 0x48
 80080d0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80080d4:	3b01      	subs	r3, #1
 80080d6:	d503      	bpl.n	80080e0 <__sfp+0x28>
 80080d8:	6833      	ldr	r3, [r6, #0]
 80080da:	b30b      	cbz	r3, 8008120 <__sfp+0x68>
 80080dc:	6836      	ldr	r6, [r6, #0]
 80080de:	e7f7      	b.n	80080d0 <__sfp+0x18>
 80080e0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80080e4:	b9d5      	cbnz	r5, 800811c <__sfp+0x64>
 80080e6:	4b16      	ldr	r3, [pc, #88]	; (8008140 <__sfp+0x88>)
 80080e8:	60e3      	str	r3, [r4, #12]
 80080ea:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80080ee:	6665      	str	r5, [r4, #100]	; 0x64
 80080f0:	f000 f847 	bl	8008182 <__retarget_lock_init_recursive>
 80080f4:	f7ff ff96 	bl	8008024 <__sfp_lock_release>
 80080f8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80080fc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008100:	6025      	str	r5, [r4, #0]
 8008102:	61a5      	str	r5, [r4, #24]
 8008104:	2208      	movs	r2, #8
 8008106:	4629      	mov	r1, r5
 8008108:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800810c:	f7ff fd06 	bl	8007b1c <memset>
 8008110:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008114:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008118:	4620      	mov	r0, r4
 800811a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800811c:	3468      	adds	r4, #104	; 0x68
 800811e:	e7d9      	b.n	80080d4 <__sfp+0x1c>
 8008120:	2104      	movs	r1, #4
 8008122:	4638      	mov	r0, r7
 8008124:	f7ff ff62 	bl	8007fec <__sfmoreglue>
 8008128:	4604      	mov	r4, r0
 800812a:	6030      	str	r0, [r6, #0]
 800812c:	2800      	cmp	r0, #0
 800812e:	d1d5      	bne.n	80080dc <__sfp+0x24>
 8008130:	f7ff ff78 	bl	8008024 <__sfp_lock_release>
 8008134:	230c      	movs	r3, #12
 8008136:	603b      	str	r3, [r7, #0]
 8008138:	e7ee      	b.n	8008118 <__sfp+0x60>
 800813a:	bf00      	nop
 800813c:	08008c1c 	.word	0x08008c1c
 8008140:	ffff0001 	.word	0xffff0001

08008144 <_fwalk_reent>:
 8008144:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008148:	4606      	mov	r6, r0
 800814a:	4688      	mov	r8, r1
 800814c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008150:	2700      	movs	r7, #0
 8008152:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008156:	f1b9 0901 	subs.w	r9, r9, #1
 800815a:	d505      	bpl.n	8008168 <_fwalk_reent+0x24>
 800815c:	6824      	ldr	r4, [r4, #0]
 800815e:	2c00      	cmp	r4, #0
 8008160:	d1f7      	bne.n	8008152 <_fwalk_reent+0xe>
 8008162:	4638      	mov	r0, r7
 8008164:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008168:	89ab      	ldrh	r3, [r5, #12]
 800816a:	2b01      	cmp	r3, #1
 800816c:	d907      	bls.n	800817e <_fwalk_reent+0x3a>
 800816e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008172:	3301      	adds	r3, #1
 8008174:	d003      	beq.n	800817e <_fwalk_reent+0x3a>
 8008176:	4629      	mov	r1, r5
 8008178:	4630      	mov	r0, r6
 800817a:	47c0      	blx	r8
 800817c:	4307      	orrs	r7, r0
 800817e:	3568      	adds	r5, #104	; 0x68
 8008180:	e7e9      	b.n	8008156 <_fwalk_reent+0x12>

08008182 <__retarget_lock_init_recursive>:
 8008182:	4770      	bx	lr

08008184 <__retarget_lock_acquire_recursive>:
 8008184:	4770      	bx	lr

08008186 <__retarget_lock_release_recursive>:
 8008186:	4770      	bx	lr

08008188 <__swhatbuf_r>:
 8008188:	b570      	push	{r4, r5, r6, lr}
 800818a:	460e      	mov	r6, r1
 800818c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008190:	2900      	cmp	r1, #0
 8008192:	b096      	sub	sp, #88	; 0x58
 8008194:	4614      	mov	r4, r2
 8008196:	461d      	mov	r5, r3
 8008198:	da07      	bge.n	80081aa <__swhatbuf_r+0x22>
 800819a:	2300      	movs	r3, #0
 800819c:	602b      	str	r3, [r5, #0]
 800819e:	89b3      	ldrh	r3, [r6, #12]
 80081a0:	061a      	lsls	r2, r3, #24
 80081a2:	d410      	bmi.n	80081c6 <__swhatbuf_r+0x3e>
 80081a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80081a8:	e00e      	b.n	80081c8 <__swhatbuf_r+0x40>
 80081aa:	466a      	mov	r2, sp
 80081ac:	f000 fc5e 	bl	8008a6c <_fstat_r>
 80081b0:	2800      	cmp	r0, #0
 80081b2:	dbf2      	blt.n	800819a <__swhatbuf_r+0x12>
 80081b4:	9a01      	ldr	r2, [sp, #4]
 80081b6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80081ba:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80081be:	425a      	negs	r2, r3
 80081c0:	415a      	adcs	r2, r3
 80081c2:	602a      	str	r2, [r5, #0]
 80081c4:	e7ee      	b.n	80081a4 <__swhatbuf_r+0x1c>
 80081c6:	2340      	movs	r3, #64	; 0x40
 80081c8:	2000      	movs	r0, #0
 80081ca:	6023      	str	r3, [r4, #0]
 80081cc:	b016      	add	sp, #88	; 0x58
 80081ce:	bd70      	pop	{r4, r5, r6, pc}

080081d0 <__smakebuf_r>:
 80081d0:	898b      	ldrh	r3, [r1, #12]
 80081d2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80081d4:	079d      	lsls	r5, r3, #30
 80081d6:	4606      	mov	r6, r0
 80081d8:	460c      	mov	r4, r1
 80081da:	d507      	bpl.n	80081ec <__smakebuf_r+0x1c>
 80081dc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80081e0:	6023      	str	r3, [r4, #0]
 80081e2:	6123      	str	r3, [r4, #16]
 80081e4:	2301      	movs	r3, #1
 80081e6:	6163      	str	r3, [r4, #20]
 80081e8:	b002      	add	sp, #8
 80081ea:	bd70      	pop	{r4, r5, r6, pc}
 80081ec:	ab01      	add	r3, sp, #4
 80081ee:	466a      	mov	r2, sp
 80081f0:	f7ff ffca 	bl	8008188 <__swhatbuf_r>
 80081f4:	9900      	ldr	r1, [sp, #0]
 80081f6:	4605      	mov	r5, r0
 80081f8:	4630      	mov	r0, r6
 80081fa:	f000 f879 	bl	80082f0 <_malloc_r>
 80081fe:	b948      	cbnz	r0, 8008214 <__smakebuf_r+0x44>
 8008200:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008204:	059a      	lsls	r2, r3, #22
 8008206:	d4ef      	bmi.n	80081e8 <__smakebuf_r+0x18>
 8008208:	f023 0303 	bic.w	r3, r3, #3
 800820c:	f043 0302 	orr.w	r3, r3, #2
 8008210:	81a3      	strh	r3, [r4, #12]
 8008212:	e7e3      	b.n	80081dc <__smakebuf_r+0xc>
 8008214:	4b0d      	ldr	r3, [pc, #52]	; (800824c <__smakebuf_r+0x7c>)
 8008216:	62b3      	str	r3, [r6, #40]	; 0x28
 8008218:	89a3      	ldrh	r3, [r4, #12]
 800821a:	6020      	str	r0, [r4, #0]
 800821c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008220:	81a3      	strh	r3, [r4, #12]
 8008222:	9b00      	ldr	r3, [sp, #0]
 8008224:	6163      	str	r3, [r4, #20]
 8008226:	9b01      	ldr	r3, [sp, #4]
 8008228:	6120      	str	r0, [r4, #16]
 800822a:	b15b      	cbz	r3, 8008244 <__smakebuf_r+0x74>
 800822c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008230:	4630      	mov	r0, r6
 8008232:	f000 fc2d 	bl	8008a90 <_isatty_r>
 8008236:	b128      	cbz	r0, 8008244 <__smakebuf_r+0x74>
 8008238:	89a3      	ldrh	r3, [r4, #12]
 800823a:	f023 0303 	bic.w	r3, r3, #3
 800823e:	f043 0301 	orr.w	r3, r3, #1
 8008242:	81a3      	strh	r3, [r4, #12]
 8008244:	89a0      	ldrh	r0, [r4, #12]
 8008246:	4305      	orrs	r5, r0
 8008248:	81a5      	strh	r5, [r4, #12]
 800824a:	e7cd      	b.n	80081e8 <__smakebuf_r+0x18>
 800824c:	08007fe1 	.word	0x08007fe1

08008250 <_free_r>:
 8008250:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008252:	2900      	cmp	r1, #0
 8008254:	d048      	beq.n	80082e8 <_free_r+0x98>
 8008256:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800825a:	9001      	str	r0, [sp, #4]
 800825c:	2b00      	cmp	r3, #0
 800825e:	f1a1 0404 	sub.w	r4, r1, #4
 8008262:	bfb8      	it	lt
 8008264:	18e4      	addlt	r4, r4, r3
 8008266:	f000 fc35 	bl	8008ad4 <__malloc_lock>
 800826a:	4a20      	ldr	r2, [pc, #128]	; (80082ec <_free_r+0x9c>)
 800826c:	9801      	ldr	r0, [sp, #4]
 800826e:	6813      	ldr	r3, [r2, #0]
 8008270:	4615      	mov	r5, r2
 8008272:	b933      	cbnz	r3, 8008282 <_free_r+0x32>
 8008274:	6063      	str	r3, [r4, #4]
 8008276:	6014      	str	r4, [r2, #0]
 8008278:	b003      	add	sp, #12
 800827a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800827e:	f000 bc2f 	b.w	8008ae0 <__malloc_unlock>
 8008282:	42a3      	cmp	r3, r4
 8008284:	d90b      	bls.n	800829e <_free_r+0x4e>
 8008286:	6821      	ldr	r1, [r4, #0]
 8008288:	1862      	adds	r2, r4, r1
 800828a:	4293      	cmp	r3, r2
 800828c:	bf04      	itt	eq
 800828e:	681a      	ldreq	r2, [r3, #0]
 8008290:	685b      	ldreq	r3, [r3, #4]
 8008292:	6063      	str	r3, [r4, #4]
 8008294:	bf04      	itt	eq
 8008296:	1852      	addeq	r2, r2, r1
 8008298:	6022      	streq	r2, [r4, #0]
 800829a:	602c      	str	r4, [r5, #0]
 800829c:	e7ec      	b.n	8008278 <_free_r+0x28>
 800829e:	461a      	mov	r2, r3
 80082a0:	685b      	ldr	r3, [r3, #4]
 80082a2:	b10b      	cbz	r3, 80082a8 <_free_r+0x58>
 80082a4:	42a3      	cmp	r3, r4
 80082a6:	d9fa      	bls.n	800829e <_free_r+0x4e>
 80082a8:	6811      	ldr	r1, [r2, #0]
 80082aa:	1855      	adds	r5, r2, r1
 80082ac:	42a5      	cmp	r5, r4
 80082ae:	d10b      	bne.n	80082c8 <_free_r+0x78>
 80082b0:	6824      	ldr	r4, [r4, #0]
 80082b2:	4421      	add	r1, r4
 80082b4:	1854      	adds	r4, r2, r1
 80082b6:	42a3      	cmp	r3, r4
 80082b8:	6011      	str	r1, [r2, #0]
 80082ba:	d1dd      	bne.n	8008278 <_free_r+0x28>
 80082bc:	681c      	ldr	r4, [r3, #0]
 80082be:	685b      	ldr	r3, [r3, #4]
 80082c0:	6053      	str	r3, [r2, #4]
 80082c2:	4421      	add	r1, r4
 80082c4:	6011      	str	r1, [r2, #0]
 80082c6:	e7d7      	b.n	8008278 <_free_r+0x28>
 80082c8:	d902      	bls.n	80082d0 <_free_r+0x80>
 80082ca:	230c      	movs	r3, #12
 80082cc:	6003      	str	r3, [r0, #0]
 80082ce:	e7d3      	b.n	8008278 <_free_r+0x28>
 80082d0:	6825      	ldr	r5, [r4, #0]
 80082d2:	1961      	adds	r1, r4, r5
 80082d4:	428b      	cmp	r3, r1
 80082d6:	bf04      	itt	eq
 80082d8:	6819      	ldreq	r1, [r3, #0]
 80082da:	685b      	ldreq	r3, [r3, #4]
 80082dc:	6063      	str	r3, [r4, #4]
 80082de:	bf04      	itt	eq
 80082e0:	1949      	addeq	r1, r1, r5
 80082e2:	6021      	streq	r1, [r4, #0]
 80082e4:	6054      	str	r4, [r2, #4]
 80082e6:	e7c7      	b.n	8008278 <_free_r+0x28>
 80082e8:	b003      	add	sp, #12
 80082ea:	bd30      	pop	{r4, r5, pc}
 80082ec:	2000195c 	.word	0x2000195c

080082f0 <_malloc_r>:
 80082f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082f2:	1ccd      	adds	r5, r1, #3
 80082f4:	f025 0503 	bic.w	r5, r5, #3
 80082f8:	3508      	adds	r5, #8
 80082fa:	2d0c      	cmp	r5, #12
 80082fc:	bf38      	it	cc
 80082fe:	250c      	movcc	r5, #12
 8008300:	2d00      	cmp	r5, #0
 8008302:	4606      	mov	r6, r0
 8008304:	db01      	blt.n	800830a <_malloc_r+0x1a>
 8008306:	42a9      	cmp	r1, r5
 8008308:	d903      	bls.n	8008312 <_malloc_r+0x22>
 800830a:	230c      	movs	r3, #12
 800830c:	6033      	str	r3, [r6, #0]
 800830e:	2000      	movs	r0, #0
 8008310:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008312:	f000 fbdf 	bl	8008ad4 <__malloc_lock>
 8008316:	4921      	ldr	r1, [pc, #132]	; (800839c <_malloc_r+0xac>)
 8008318:	680a      	ldr	r2, [r1, #0]
 800831a:	4614      	mov	r4, r2
 800831c:	b99c      	cbnz	r4, 8008346 <_malloc_r+0x56>
 800831e:	4f20      	ldr	r7, [pc, #128]	; (80083a0 <_malloc_r+0xb0>)
 8008320:	683b      	ldr	r3, [r7, #0]
 8008322:	b923      	cbnz	r3, 800832e <_malloc_r+0x3e>
 8008324:	4621      	mov	r1, r4
 8008326:	4630      	mov	r0, r6
 8008328:	f000 fb2a 	bl	8008980 <_sbrk_r>
 800832c:	6038      	str	r0, [r7, #0]
 800832e:	4629      	mov	r1, r5
 8008330:	4630      	mov	r0, r6
 8008332:	f000 fb25 	bl	8008980 <_sbrk_r>
 8008336:	1c43      	adds	r3, r0, #1
 8008338:	d123      	bne.n	8008382 <_malloc_r+0x92>
 800833a:	230c      	movs	r3, #12
 800833c:	6033      	str	r3, [r6, #0]
 800833e:	4630      	mov	r0, r6
 8008340:	f000 fbce 	bl	8008ae0 <__malloc_unlock>
 8008344:	e7e3      	b.n	800830e <_malloc_r+0x1e>
 8008346:	6823      	ldr	r3, [r4, #0]
 8008348:	1b5b      	subs	r3, r3, r5
 800834a:	d417      	bmi.n	800837c <_malloc_r+0x8c>
 800834c:	2b0b      	cmp	r3, #11
 800834e:	d903      	bls.n	8008358 <_malloc_r+0x68>
 8008350:	6023      	str	r3, [r4, #0]
 8008352:	441c      	add	r4, r3
 8008354:	6025      	str	r5, [r4, #0]
 8008356:	e004      	b.n	8008362 <_malloc_r+0x72>
 8008358:	6863      	ldr	r3, [r4, #4]
 800835a:	42a2      	cmp	r2, r4
 800835c:	bf0c      	ite	eq
 800835e:	600b      	streq	r3, [r1, #0]
 8008360:	6053      	strne	r3, [r2, #4]
 8008362:	4630      	mov	r0, r6
 8008364:	f000 fbbc 	bl	8008ae0 <__malloc_unlock>
 8008368:	f104 000b 	add.w	r0, r4, #11
 800836c:	1d23      	adds	r3, r4, #4
 800836e:	f020 0007 	bic.w	r0, r0, #7
 8008372:	1ac2      	subs	r2, r0, r3
 8008374:	d0cc      	beq.n	8008310 <_malloc_r+0x20>
 8008376:	1a1b      	subs	r3, r3, r0
 8008378:	50a3      	str	r3, [r4, r2]
 800837a:	e7c9      	b.n	8008310 <_malloc_r+0x20>
 800837c:	4622      	mov	r2, r4
 800837e:	6864      	ldr	r4, [r4, #4]
 8008380:	e7cc      	b.n	800831c <_malloc_r+0x2c>
 8008382:	1cc4      	adds	r4, r0, #3
 8008384:	f024 0403 	bic.w	r4, r4, #3
 8008388:	42a0      	cmp	r0, r4
 800838a:	d0e3      	beq.n	8008354 <_malloc_r+0x64>
 800838c:	1a21      	subs	r1, r4, r0
 800838e:	4630      	mov	r0, r6
 8008390:	f000 faf6 	bl	8008980 <_sbrk_r>
 8008394:	3001      	adds	r0, #1
 8008396:	d1dd      	bne.n	8008354 <_malloc_r+0x64>
 8008398:	e7cf      	b.n	800833a <_malloc_r+0x4a>
 800839a:	bf00      	nop
 800839c:	2000195c 	.word	0x2000195c
 80083a0:	20001960 	.word	0x20001960

080083a4 <__sfputc_r>:
 80083a4:	6893      	ldr	r3, [r2, #8]
 80083a6:	3b01      	subs	r3, #1
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	b410      	push	{r4}
 80083ac:	6093      	str	r3, [r2, #8]
 80083ae:	da08      	bge.n	80083c2 <__sfputc_r+0x1e>
 80083b0:	6994      	ldr	r4, [r2, #24]
 80083b2:	42a3      	cmp	r3, r4
 80083b4:	db01      	blt.n	80083ba <__sfputc_r+0x16>
 80083b6:	290a      	cmp	r1, #10
 80083b8:	d103      	bne.n	80083c2 <__sfputc_r+0x1e>
 80083ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 80083be:	f7ff bc69 	b.w	8007c94 <__swbuf_r>
 80083c2:	6813      	ldr	r3, [r2, #0]
 80083c4:	1c58      	adds	r0, r3, #1
 80083c6:	6010      	str	r0, [r2, #0]
 80083c8:	7019      	strb	r1, [r3, #0]
 80083ca:	4608      	mov	r0, r1
 80083cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80083d0:	4770      	bx	lr

080083d2 <__sfputs_r>:
 80083d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083d4:	4606      	mov	r6, r0
 80083d6:	460f      	mov	r7, r1
 80083d8:	4614      	mov	r4, r2
 80083da:	18d5      	adds	r5, r2, r3
 80083dc:	42ac      	cmp	r4, r5
 80083de:	d101      	bne.n	80083e4 <__sfputs_r+0x12>
 80083e0:	2000      	movs	r0, #0
 80083e2:	e007      	b.n	80083f4 <__sfputs_r+0x22>
 80083e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083e8:	463a      	mov	r2, r7
 80083ea:	4630      	mov	r0, r6
 80083ec:	f7ff ffda 	bl	80083a4 <__sfputc_r>
 80083f0:	1c43      	adds	r3, r0, #1
 80083f2:	d1f3      	bne.n	80083dc <__sfputs_r+0xa>
 80083f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080083f8 <_vfiprintf_r>:
 80083f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083fc:	460d      	mov	r5, r1
 80083fe:	b09d      	sub	sp, #116	; 0x74
 8008400:	4614      	mov	r4, r2
 8008402:	4698      	mov	r8, r3
 8008404:	4606      	mov	r6, r0
 8008406:	b118      	cbz	r0, 8008410 <_vfiprintf_r+0x18>
 8008408:	6983      	ldr	r3, [r0, #24]
 800840a:	b90b      	cbnz	r3, 8008410 <_vfiprintf_r+0x18>
 800840c:	f7ff fe1c 	bl	8008048 <__sinit>
 8008410:	4b89      	ldr	r3, [pc, #548]	; (8008638 <_vfiprintf_r+0x240>)
 8008412:	429d      	cmp	r5, r3
 8008414:	d11b      	bne.n	800844e <_vfiprintf_r+0x56>
 8008416:	6875      	ldr	r5, [r6, #4]
 8008418:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800841a:	07d9      	lsls	r1, r3, #31
 800841c:	d405      	bmi.n	800842a <_vfiprintf_r+0x32>
 800841e:	89ab      	ldrh	r3, [r5, #12]
 8008420:	059a      	lsls	r2, r3, #22
 8008422:	d402      	bmi.n	800842a <_vfiprintf_r+0x32>
 8008424:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008426:	f7ff fead 	bl	8008184 <__retarget_lock_acquire_recursive>
 800842a:	89ab      	ldrh	r3, [r5, #12]
 800842c:	071b      	lsls	r3, r3, #28
 800842e:	d501      	bpl.n	8008434 <_vfiprintf_r+0x3c>
 8008430:	692b      	ldr	r3, [r5, #16]
 8008432:	b9eb      	cbnz	r3, 8008470 <_vfiprintf_r+0x78>
 8008434:	4629      	mov	r1, r5
 8008436:	4630      	mov	r0, r6
 8008438:	f7ff fc7e 	bl	8007d38 <__swsetup_r>
 800843c:	b1c0      	cbz	r0, 8008470 <_vfiprintf_r+0x78>
 800843e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008440:	07dc      	lsls	r4, r3, #31
 8008442:	d50e      	bpl.n	8008462 <_vfiprintf_r+0x6a>
 8008444:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008448:	b01d      	add	sp, #116	; 0x74
 800844a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800844e:	4b7b      	ldr	r3, [pc, #492]	; (800863c <_vfiprintf_r+0x244>)
 8008450:	429d      	cmp	r5, r3
 8008452:	d101      	bne.n	8008458 <_vfiprintf_r+0x60>
 8008454:	68b5      	ldr	r5, [r6, #8]
 8008456:	e7df      	b.n	8008418 <_vfiprintf_r+0x20>
 8008458:	4b79      	ldr	r3, [pc, #484]	; (8008640 <_vfiprintf_r+0x248>)
 800845a:	429d      	cmp	r5, r3
 800845c:	bf08      	it	eq
 800845e:	68f5      	ldreq	r5, [r6, #12]
 8008460:	e7da      	b.n	8008418 <_vfiprintf_r+0x20>
 8008462:	89ab      	ldrh	r3, [r5, #12]
 8008464:	0598      	lsls	r0, r3, #22
 8008466:	d4ed      	bmi.n	8008444 <_vfiprintf_r+0x4c>
 8008468:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800846a:	f7ff fe8c 	bl	8008186 <__retarget_lock_release_recursive>
 800846e:	e7e9      	b.n	8008444 <_vfiprintf_r+0x4c>
 8008470:	2300      	movs	r3, #0
 8008472:	9309      	str	r3, [sp, #36]	; 0x24
 8008474:	2320      	movs	r3, #32
 8008476:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800847a:	f8cd 800c 	str.w	r8, [sp, #12]
 800847e:	2330      	movs	r3, #48	; 0x30
 8008480:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008644 <_vfiprintf_r+0x24c>
 8008484:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008488:	f04f 0901 	mov.w	r9, #1
 800848c:	4623      	mov	r3, r4
 800848e:	469a      	mov	sl, r3
 8008490:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008494:	b10a      	cbz	r2, 800849a <_vfiprintf_r+0xa2>
 8008496:	2a25      	cmp	r2, #37	; 0x25
 8008498:	d1f9      	bne.n	800848e <_vfiprintf_r+0x96>
 800849a:	ebba 0b04 	subs.w	fp, sl, r4
 800849e:	d00b      	beq.n	80084b8 <_vfiprintf_r+0xc0>
 80084a0:	465b      	mov	r3, fp
 80084a2:	4622      	mov	r2, r4
 80084a4:	4629      	mov	r1, r5
 80084a6:	4630      	mov	r0, r6
 80084a8:	f7ff ff93 	bl	80083d2 <__sfputs_r>
 80084ac:	3001      	adds	r0, #1
 80084ae:	f000 80aa 	beq.w	8008606 <_vfiprintf_r+0x20e>
 80084b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80084b4:	445a      	add	r2, fp
 80084b6:	9209      	str	r2, [sp, #36]	; 0x24
 80084b8:	f89a 3000 	ldrb.w	r3, [sl]
 80084bc:	2b00      	cmp	r3, #0
 80084be:	f000 80a2 	beq.w	8008606 <_vfiprintf_r+0x20e>
 80084c2:	2300      	movs	r3, #0
 80084c4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80084c8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80084cc:	f10a 0a01 	add.w	sl, sl, #1
 80084d0:	9304      	str	r3, [sp, #16]
 80084d2:	9307      	str	r3, [sp, #28]
 80084d4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80084d8:	931a      	str	r3, [sp, #104]	; 0x68
 80084da:	4654      	mov	r4, sl
 80084dc:	2205      	movs	r2, #5
 80084de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084e2:	4858      	ldr	r0, [pc, #352]	; (8008644 <_vfiprintf_r+0x24c>)
 80084e4:	f7f7 fe7c 	bl	80001e0 <memchr>
 80084e8:	9a04      	ldr	r2, [sp, #16]
 80084ea:	b9d8      	cbnz	r0, 8008524 <_vfiprintf_r+0x12c>
 80084ec:	06d1      	lsls	r1, r2, #27
 80084ee:	bf44      	itt	mi
 80084f0:	2320      	movmi	r3, #32
 80084f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80084f6:	0713      	lsls	r3, r2, #28
 80084f8:	bf44      	itt	mi
 80084fa:	232b      	movmi	r3, #43	; 0x2b
 80084fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008500:	f89a 3000 	ldrb.w	r3, [sl]
 8008504:	2b2a      	cmp	r3, #42	; 0x2a
 8008506:	d015      	beq.n	8008534 <_vfiprintf_r+0x13c>
 8008508:	9a07      	ldr	r2, [sp, #28]
 800850a:	4654      	mov	r4, sl
 800850c:	2000      	movs	r0, #0
 800850e:	f04f 0c0a 	mov.w	ip, #10
 8008512:	4621      	mov	r1, r4
 8008514:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008518:	3b30      	subs	r3, #48	; 0x30
 800851a:	2b09      	cmp	r3, #9
 800851c:	d94e      	bls.n	80085bc <_vfiprintf_r+0x1c4>
 800851e:	b1b0      	cbz	r0, 800854e <_vfiprintf_r+0x156>
 8008520:	9207      	str	r2, [sp, #28]
 8008522:	e014      	b.n	800854e <_vfiprintf_r+0x156>
 8008524:	eba0 0308 	sub.w	r3, r0, r8
 8008528:	fa09 f303 	lsl.w	r3, r9, r3
 800852c:	4313      	orrs	r3, r2
 800852e:	9304      	str	r3, [sp, #16]
 8008530:	46a2      	mov	sl, r4
 8008532:	e7d2      	b.n	80084da <_vfiprintf_r+0xe2>
 8008534:	9b03      	ldr	r3, [sp, #12]
 8008536:	1d19      	adds	r1, r3, #4
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	9103      	str	r1, [sp, #12]
 800853c:	2b00      	cmp	r3, #0
 800853e:	bfbb      	ittet	lt
 8008540:	425b      	neglt	r3, r3
 8008542:	f042 0202 	orrlt.w	r2, r2, #2
 8008546:	9307      	strge	r3, [sp, #28]
 8008548:	9307      	strlt	r3, [sp, #28]
 800854a:	bfb8      	it	lt
 800854c:	9204      	strlt	r2, [sp, #16]
 800854e:	7823      	ldrb	r3, [r4, #0]
 8008550:	2b2e      	cmp	r3, #46	; 0x2e
 8008552:	d10c      	bne.n	800856e <_vfiprintf_r+0x176>
 8008554:	7863      	ldrb	r3, [r4, #1]
 8008556:	2b2a      	cmp	r3, #42	; 0x2a
 8008558:	d135      	bne.n	80085c6 <_vfiprintf_r+0x1ce>
 800855a:	9b03      	ldr	r3, [sp, #12]
 800855c:	1d1a      	adds	r2, r3, #4
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	9203      	str	r2, [sp, #12]
 8008562:	2b00      	cmp	r3, #0
 8008564:	bfb8      	it	lt
 8008566:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800856a:	3402      	adds	r4, #2
 800856c:	9305      	str	r3, [sp, #20]
 800856e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008654 <_vfiprintf_r+0x25c>
 8008572:	7821      	ldrb	r1, [r4, #0]
 8008574:	2203      	movs	r2, #3
 8008576:	4650      	mov	r0, sl
 8008578:	f7f7 fe32 	bl	80001e0 <memchr>
 800857c:	b140      	cbz	r0, 8008590 <_vfiprintf_r+0x198>
 800857e:	2340      	movs	r3, #64	; 0x40
 8008580:	eba0 000a 	sub.w	r0, r0, sl
 8008584:	fa03 f000 	lsl.w	r0, r3, r0
 8008588:	9b04      	ldr	r3, [sp, #16]
 800858a:	4303      	orrs	r3, r0
 800858c:	3401      	adds	r4, #1
 800858e:	9304      	str	r3, [sp, #16]
 8008590:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008594:	482c      	ldr	r0, [pc, #176]	; (8008648 <_vfiprintf_r+0x250>)
 8008596:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800859a:	2206      	movs	r2, #6
 800859c:	f7f7 fe20 	bl	80001e0 <memchr>
 80085a0:	2800      	cmp	r0, #0
 80085a2:	d03f      	beq.n	8008624 <_vfiprintf_r+0x22c>
 80085a4:	4b29      	ldr	r3, [pc, #164]	; (800864c <_vfiprintf_r+0x254>)
 80085a6:	bb1b      	cbnz	r3, 80085f0 <_vfiprintf_r+0x1f8>
 80085a8:	9b03      	ldr	r3, [sp, #12]
 80085aa:	3307      	adds	r3, #7
 80085ac:	f023 0307 	bic.w	r3, r3, #7
 80085b0:	3308      	adds	r3, #8
 80085b2:	9303      	str	r3, [sp, #12]
 80085b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80085b6:	443b      	add	r3, r7
 80085b8:	9309      	str	r3, [sp, #36]	; 0x24
 80085ba:	e767      	b.n	800848c <_vfiprintf_r+0x94>
 80085bc:	fb0c 3202 	mla	r2, ip, r2, r3
 80085c0:	460c      	mov	r4, r1
 80085c2:	2001      	movs	r0, #1
 80085c4:	e7a5      	b.n	8008512 <_vfiprintf_r+0x11a>
 80085c6:	2300      	movs	r3, #0
 80085c8:	3401      	adds	r4, #1
 80085ca:	9305      	str	r3, [sp, #20]
 80085cc:	4619      	mov	r1, r3
 80085ce:	f04f 0c0a 	mov.w	ip, #10
 80085d2:	4620      	mov	r0, r4
 80085d4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80085d8:	3a30      	subs	r2, #48	; 0x30
 80085da:	2a09      	cmp	r2, #9
 80085dc:	d903      	bls.n	80085e6 <_vfiprintf_r+0x1ee>
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d0c5      	beq.n	800856e <_vfiprintf_r+0x176>
 80085e2:	9105      	str	r1, [sp, #20]
 80085e4:	e7c3      	b.n	800856e <_vfiprintf_r+0x176>
 80085e6:	fb0c 2101 	mla	r1, ip, r1, r2
 80085ea:	4604      	mov	r4, r0
 80085ec:	2301      	movs	r3, #1
 80085ee:	e7f0      	b.n	80085d2 <_vfiprintf_r+0x1da>
 80085f0:	ab03      	add	r3, sp, #12
 80085f2:	9300      	str	r3, [sp, #0]
 80085f4:	462a      	mov	r2, r5
 80085f6:	4b16      	ldr	r3, [pc, #88]	; (8008650 <_vfiprintf_r+0x258>)
 80085f8:	a904      	add	r1, sp, #16
 80085fa:	4630      	mov	r0, r6
 80085fc:	f3af 8000 	nop.w
 8008600:	4607      	mov	r7, r0
 8008602:	1c78      	adds	r0, r7, #1
 8008604:	d1d6      	bne.n	80085b4 <_vfiprintf_r+0x1bc>
 8008606:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008608:	07d9      	lsls	r1, r3, #31
 800860a:	d405      	bmi.n	8008618 <_vfiprintf_r+0x220>
 800860c:	89ab      	ldrh	r3, [r5, #12]
 800860e:	059a      	lsls	r2, r3, #22
 8008610:	d402      	bmi.n	8008618 <_vfiprintf_r+0x220>
 8008612:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008614:	f7ff fdb7 	bl	8008186 <__retarget_lock_release_recursive>
 8008618:	89ab      	ldrh	r3, [r5, #12]
 800861a:	065b      	lsls	r3, r3, #25
 800861c:	f53f af12 	bmi.w	8008444 <_vfiprintf_r+0x4c>
 8008620:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008622:	e711      	b.n	8008448 <_vfiprintf_r+0x50>
 8008624:	ab03      	add	r3, sp, #12
 8008626:	9300      	str	r3, [sp, #0]
 8008628:	462a      	mov	r2, r5
 800862a:	4b09      	ldr	r3, [pc, #36]	; (8008650 <_vfiprintf_r+0x258>)
 800862c:	a904      	add	r1, sp, #16
 800862e:	4630      	mov	r0, r6
 8008630:	f000 f880 	bl	8008734 <_printf_i>
 8008634:	e7e4      	b.n	8008600 <_vfiprintf_r+0x208>
 8008636:	bf00      	nop
 8008638:	08008c40 	.word	0x08008c40
 800863c:	08008c60 	.word	0x08008c60
 8008640:	08008c20 	.word	0x08008c20
 8008644:	08008c80 	.word	0x08008c80
 8008648:	08008c8a 	.word	0x08008c8a
 800864c:	00000000 	.word	0x00000000
 8008650:	080083d3 	.word	0x080083d3
 8008654:	08008c86 	.word	0x08008c86

08008658 <_printf_common>:
 8008658:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800865c:	4616      	mov	r6, r2
 800865e:	4699      	mov	r9, r3
 8008660:	688a      	ldr	r2, [r1, #8]
 8008662:	690b      	ldr	r3, [r1, #16]
 8008664:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008668:	4293      	cmp	r3, r2
 800866a:	bfb8      	it	lt
 800866c:	4613      	movlt	r3, r2
 800866e:	6033      	str	r3, [r6, #0]
 8008670:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008674:	4607      	mov	r7, r0
 8008676:	460c      	mov	r4, r1
 8008678:	b10a      	cbz	r2, 800867e <_printf_common+0x26>
 800867a:	3301      	adds	r3, #1
 800867c:	6033      	str	r3, [r6, #0]
 800867e:	6823      	ldr	r3, [r4, #0]
 8008680:	0699      	lsls	r1, r3, #26
 8008682:	bf42      	ittt	mi
 8008684:	6833      	ldrmi	r3, [r6, #0]
 8008686:	3302      	addmi	r3, #2
 8008688:	6033      	strmi	r3, [r6, #0]
 800868a:	6825      	ldr	r5, [r4, #0]
 800868c:	f015 0506 	ands.w	r5, r5, #6
 8008690:	d106      	bne.n	80086a0 <_printf_common+0x48>
 8008692:	f104 0a19 	add.w	sl, r4, #25
 8008696:	68e3      	ldr	r3, [r4, #12]
 8008698:	6832      	ldr	r2, [r6, #0]
 800869a:	1a9b      	subs	r3, r3, r2
 800869c:	42ab      	cmp	r3, r5
 800869e:	dc26      	bgt.n	80086ee <_printf_common+0x96>
 80086a0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80086a4:	1e13      	subs	r3, r2, #0
 80086a6:	6822      	ldr	r2, [r4, #0]
 80086a8:	bf18      	it	ne
 80086aa:	2301      	movne	r3, #1
 80086ac:	0692      	lsls	r2, r2, #26
 80086ae:	d42b      	bmi.n	8008708 <_printf_common+0xb0>
 80086b0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80086b4:	4649      	mov	r1, r9
 80086b6:	4638      	mov	r0, r7
 80086b8:	47c0      	blx	r8
 80086ba:	3001      	adds	r0, #1
 80086bc:	d01e      	beq.n	80086fc <_printf_common+0xa4>
 80086be:	6823      	ldr	r3, [r4, #0]
 80086c0:	68e5      	ldr	r5, [r4, #12]
 80086c2:	6832      	ldr	r2, [r6, #0]
 80086c4:	f003 0306 	and.w	r3, r3, #6
 80086c8:	2b04      	cmp	r3, #4
 80086ca:	bf08      	it	eq
 80086cc:	1aad      	subeq	r5, r5, r2
 80086ce:	68a3      	ldr	r3, [r4, #8]
 80086d0:	6922      	ldr	r2, [r4, #16]
 80086d2:	bf0c      	ite	eq
 80086d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80086d8:	2500      	movne	r5, #0
 80086da:	4293      	cmp	r3, r2
 80086dc:	bfc4      	itt	gt
 80086de:	1a9b      	subgt	r3, r3, r2
 80086e0:	18ed      	addgt	r5, r5, r3
 80086e2:	2600      	movs	r6, #0
 80086e4:	341a      	adds	r4, #26
 80086e6:	42b5      	cmp	r5, r6
 80086e8:	d11a      	bne.n	8008720 <_printf_common+0xc8>
 80086ea:	2000      	movs	r0, #0
 80086ec:	e008      	b.n	8008700 <_printf_common+0xa8>
 80086ee:	2301      	movs	r3, #1
 80086f0:	4652      	mov	r2, sl
 80086f2:	4649      	mov	r1, r9
 80086f4:	4638      	mov	r0, r7
 80086f6:	47c0      	blx	r8
 80086f8:	3001      	adds	r0, #1
 80086fa:	d103      	bne.n	8008704 <_printf_common+0xac>
 80086fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008700:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008704:	3501      	adds	r5, #1
 8008706:	e7c6      	b.n	8008696 <_printf_common+0x3e>
 8008708:	18e1      	adds	r1, r4, r3
 800870a:	1c5a      	adds	r2, r3, #1
 800870c:	2030      	movs	r0, #48	; 0x30
 800870e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008712:	4422      	add	r2, r4
 8008714:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008718:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800871c:	3302      	adds	r3, #2
 800871e:	e7c7      	b.n	80086b0 <_printf_common+0x58>
 8008720:	2301      	movs	r3, #1
 8008722:	4622      	mov	r2, r4
 8008724:	4649      	mov	r1, r9
 8008726:	4638      	mov	r0, r7
 8008728:	47c0      	blx	r8
 800872a:	3001      	adds	r0, #1
 800872c:	d0e6      	beq.n	80086fc <_printf_common+0xa4>
 800872e:	3601      	adds	r6, #1
 8008730:	e7d9      	b.n	80086e6 <_printf_common+0x8e>
	...

08008734 <_printf_i>:
 8008734:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008738:	460c      	mov	r4, r1
 800873a:	4691      	mov	r9, r2
 800873c:	7e27      	ldrb	r7, [r4, #24]
 800873e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008740:	2f78      	cmp	r7, #120	; 0x78
 8008742:	4680      	mov	r8, r0
 8008744:	469a      	mov	sl, r3
 8008746:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800874a:	d807      	bhi.n	800875c <_printf_i+0x28>
 800874c:	2f62      	cmp	r7, #98	; 0x62
 800874e:	d80a      	bhi.n	8008766 <_printf_i+0x32>
 8008750:	2f00      	cmp	r7, #0
 8008752:	f000 80d8 	beq.w	8008906 <_printf_i+0x1d2>
 8008756:	2f58      	cmp	r7, #88	; 0x58
 8008758:	f000 80a3 	beq.w	80088a2 <_printf_i+0x16e>
 800875c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008760:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008764:	e03a      	b.n	80087dc <_printf_i+0xa8>
 8008766:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800876a:	2b15      	cmp	r3, #21
 800876c:	d8f6      	bhi.n	800875c <_printf_i+0x28>
 800876e:	a001      	add	r0, pc, #4	; (adr r0, 8008774 <_printf_i+0x40>)
 8008770:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8008774:	080087cd 	.word	0x080087cd
 8008778:	080087e1 	.word	0x080087e1
 800877c:	0800875d 	.word	0x0800875d
 8008780:	0800875d 	.word	0x0800875d
 8008784:	0800875d 	.word	0x0800875d
 8008788:	0800875d 	.word	0x0800875d
 800878c:	080087e1 	.word	0x080087e1
 8008790:	0800875d 	.word	0x0800875d
 8008794:	0800875d 	.word	0x0800875d
 8008798:	0800875d 	.word	0x0800875d
 800879c:	0800875d 	.word	0x0800875d
 80087a0:	080088ed 	.word	0x080088ed
 80087a4:	08008811 	.word	0x08008811
 80087a8:	080088cf 	.word	0x080088cf
 80087ac:	0800875d 	.word	0x0800875d
 80087b0:	0800875d 	.word	0x0800875d
 80087b4:	0800890f 	.word	0x0800890f
 80087b8:	0800875d 	.word	0x0800875d
 80087bc:	08008811 	.word	0x08008811
 80087c0:	0800875d 	.word	0x0800875d
 80087c4:	0800875d 	.word	0x0800875d
 80087c8:	080088d7 	.word	0x080088d7
 80087cc:	680b      	ldr	r3, [r1, #0]
 80087ce:	1d1a      	adds	r2, r3, #4
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	600a      	str	r2, [r1, #0]
 80087d4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80087d8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80087dc:	2301      	movs	r3, #1
 80087de:	e0a3      	b.n	8008928 <_printf_i+0x1f4>
 80087e0:	6825      	ldr	r5, [r4, #0]
 80087e2:	6808      	ldr	r0, [r1, #0]
 80087e4:	062e      	lsls	r6, r5, #24
 80087e6:	f100 0304 	add.w	r3, r0, #4
 80087ea:	d50a      	bpl.n	8008802 <_printf_i+0xce>
 80087ec:	6805      	ldr	r5, [r0, #0]
 80087ee:	600b      	str	r3, [r1, #0]
 80087f0:	2d00      	cmp	r5, #0
 80087f2:	da03      	bge.n	80087fc <_printf_i+0xc8>
 80087f4:	232d      	movs	r3, #45	; 0x2d
 80087f6:	426d      	negs	r5, r5
 80087f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80087fc:	485e      	ldr	r0, [pc, #376]	; (8008978 <_printf_i+0x244>)
 80087fe:	230a      	movs	r3, #10
 8008800:	e019      	b.n	8008836 <_printf_i+0x102>
 8008802:	f015 0f40 	tst.w	r5, #64	; 0x40
 8008806:	6805      	ldr	r5, [r0, #0]
 8008808:	600b      	str	r3, [r1, #0]
 800880a:	bf18      	it	ne
 800880c:	b22d      	sxthne	r5, r5
 800880e:	e7ef      	b.n	80087f0 <_printf_i+0xbc>
 8008810:	680b      	ldr	r3, [r1, #0]
 8008812:	6825      	ldr	r5, [r4, #0]
 8008814:	1d18      	adds	r0, r3, #4
 8008816:	6008      	str	r0, [r1, #0]
 8008818:	0628      	lsls	r0, r5, #24
 800881a:	d501      	bpl.n	8008820 <_printf_i+0xec>
 800881c:	681d      	ldr	r5, [r3, #0]
 800881e:	e002      	b.n	8008826 <_printf_i+0xf2>
 8008820:	0669      	lsls	r1, r5, #25
 8008822:	d5fb      	bpl.n	800881c <_printf_i+0xe8>
 8008824:	881d      	ldrh	r5, [r3, #0]
 8008826:	4854      	ldr	r0, [pc, #336]	; (8008978 <_printf_i+0x244>)
 8008828:	2f6f      	cmp	r7, #111	; 0x6f
 800882a:	bf0c      	ite	eq
 800882c:	2308      	moveq	r3, #8
 800882e:	230a      	movne	r3, #10
 8008830:	2100      	movs	r1, #0
 8008832:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008836:	6866      	ldr	r6, [r4, #4]
 8008838:	60a6      	str	r6, [r4, #8]
 800883a:	2e00      	cmp	r6, #0
 800883c:	bfa2      	ittt	ge
 800883e:	6821      	ldrge	r1, [r4, #0]
 8008840:	f021 0104 	bicge.w	r1, r1, #4
 8008844:	6021      	strge	r1, [r4, #0]
 8008846:	b90d      	cbnz	r5, 800884c <_printf_i+0x118>
 8008848:	2e00      	cmp	r6, #0
 800884a:	d04d      	beq.n	80088e8 <_printf_i+0x1b4>
 800884c:	4616      	mov	r6, r2
 800884e:	fbb5 f1f3 	udiv	r1, r5, r3
 8008852:	fb03 5711 	mls	r7, r3, r1, r5
 8008856:	5dc7      	ldrb	r7, [r0, r7]
 8008858:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800885c:	462f      	mov	r7, r5
 800885e:	42bb      	cmp	r3, r7
 8008860:	460d      	mov	r5, r1
 8008862:	d9f4      	bls.n	800884e <_printf_i+0x11a>
 8008864:	2b08      	cmp	r3, #8
 8008866:	d10b      	bne.n	8008880 <_printf_i+0x14c>
 8008868:	6823      	ldr	r3, [r4, #0]
 800886a:	07df      	lsls	r7, r3, #31
 800886c:	d508      	bpl.n	8008880 <_printf_i+0x14c>
 800886e:	6923      	ldr	r3, [r4, #16]
 8008870:	6861      	ldr	r1, [r4, #4]
 8008872:	4299      	cmp	r1, r3
 8008874:	bfde      	ittt	le
 8008876:	2330      	movle	r3, #48	; 0x30
 8008878:	f806 3c01 	strble.w	r3, [r6, #-1]
 800887c:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8008880:	1b92      	subs	r2, r2, r6
 8008882:	6122      	str	r2, [r4, #16]
 8008884:	f8cd a000 	str.w	sl, [sp]
 8008888:	464b      	mov	r3, r9
 800888a:	aa03      	add	r2, sp, #12
 800888c:	4621      	mov	r1, r4
 800888e:	4640      	mov	r0, r8
 8008890:	f7ff fee2 	bl	8008658 <_printf_common>
 8008894:	3001      	adds	r0, #1
 8008896:	d14c      	bne.n	8008932 <_printf_i+0x1fe>
 8008898:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800889c:	b004      	add	sp, #16
 800889e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088a2:	4835      	ldr	r0, [pc, #212]	; (8008978 <_printf_i+0x244>)
 80088a4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80088a8:	6823      	ldr	r3, [r4, #0]
 80088aa:	680e      	ldr	r6, [r1, #0]
 80088ac:	061f      	lsls	r7, r3, #24
 80088ae:	f856 5b04 	ldr.w	r5, [r6], #4
 80088b2:	600e      	str	r6, [r1, #0]
 80088b4:	d514      	bpl.n	80088e0 <_printf_i+0x1ac>
 80088b6:	07d9      	lsls	r1, r3, #31
 80088b8:	bf44      	itt	mi
 80088ba:	f043 0320 	orrmi.w	r3, r3, #32
 80088be:	6023      	strmi	r3, [r4, #0]
 80088c0:	b91d      	cbnz	r5, 80088ca <_printf_i+0x196>
 80088c2:	6823      	ldr	r3, [r4, #0]
 80088c4:	f023 0320 	bic.w	r3, r3, #32
 80088c8:	6023      	str	r3, [r4, #0]
 80088ca:	2310      	movs	r3, #16
 80088cc:	e7b0      	b.n	8008830 <_printf_i+0xfc>
 80088ce:	6823      	ldr	r3, [r4, #0]
 80088d0:	f043 0320 	orr.w	r3, r3, #32
 80088d4:	6023      	str	r3, [r4, #0]
 80088d6:	2378      	movs	r3, #120	; 0x78
 80088d8:	4828      	ldr	r0, [pc, #160]	; (800897c <_printf_i+0x248>)
 80088da:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80088de:	e7e3      	b.n	80088a8 <_printf_i+0x174>
 80088e0:	065e      	lsls	r6, r3, #25
 80088e2:	bf48      	it	mi
 80088e4:	b2ad      	uxthmi	r5, r5
 80088e6:	e7e6      	b.n	80088b6 <_printf_i+0x182>
 80088e8:	4616      	mov	r6, r2
 80088ea:	e7bb      	b.n	8008864 <_printf_i+0x130>
 80088ec:	680b      	ldr	r3, [r1, #0]
 80088ee:	6826      	ldr	r6, [r4, #0]
 80088f0:	6960      	ldr	r0, [r4, #20]
 80088f2:	1d1d      	adds	r5, r3, #4
 80088f4:	600d      	str	r5, [r1, #0]
 80088f6:	0635      	lsls	r5, r6, #24
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	d501      	bpl.n	8008900 <_printf_i+0x1cc>
 80088fc:	6018      	str	r0, [r3, #0]
 80088fe:	e002      	b.n	8008906 <_printf_i+0x1d2>
 8008900:	0671      	lsls	r1, r6, #25
 8008902:	d5fb      	bpl.n	80088fc <_printf_i+0x1c8>
 8008904:	8018      	strh	r0, [r3, #0]
 8008906:	2300      	movs	r3, #0
 8008908:	6123      	str	r3, [r4, #16]
 800890a:	4616      	mov	r6, r2
 800890c:	e7ba      	b.n	8008884 <_printf_i+0x150>
 800890e:	680b      	ldr	r3, [r1, #0]
 8008910:	1d1a      	adds	r2, r3, #4
 8008912:	600a      	str	r2, [r1, #0]
 8008914:	681e      	ldr	r6, [r3, #0]
 8008916:	6862      	ldr	r2, [r4, #4]
 8008918:	2100      	movs	r1, #0
 800891a:	4630      	mov	r0, r6
 800891c:	f7f7 fc60 	bl	80001e0 <memchr>
 8008920:	b108      	cbz	r0, 8008926 <_printf_i+0x1f2>
 8008922:	1b80      	subs	r0, r0, r6
 8008924:	6060      	str	r0, [r4, #4]
 8008926:	6863      	ldr	r3, [r4, #4]
 8008928:	6123      	str	r3, [r4, #16]
 800892a:	2300      	movs	r3, #0
 800892c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008930:	e7a8      	b.n	8008884 <_printf_i+0x150>
 8008932:	6923      	ldr	r3, [r4, #16]
 8008934:	4632      	mov	r2, r6
 8008936:	4649      	mov	r1, r9
 8008938:	4640      	mov	r0, r8
 800893a:	47d0      	blx	sl
 800893c:	3001      	adds	r0, #1
 800893e:	d0ab      	beq.n	8008898 <_printf_i+0x164>
 8008940:	6823      	ldr	r3, [r4, #0]
 8008942:	079b      	lsls	r3, r3, #30
 8008944:	d413      	bmi.n	800896e <_printf_i+0x23a>
 8008946:	68e0      	ldr	r0, [r4, #12]
 8008948:	9b03      	ldr	r3, [sp, #12]
 800894a:	4298      	cmp	r0, r3
 800894c:	bfb8      	it	lt
 800894e:	4618      	movlt	r0, r3
 8008950:	e7a4      	b.n	800889c <_printf_i+0x168>
 8008952:	2301      	movs	r3, #1
 8008954:	4632      	mov	r2, r6
 8008956:	4649      	mov	r1, r9
 8008958:	4640      	mov	r0, r8
 800895a:	47d0      	blx	sl
 800895c:	3001      	adds	r0, #1
 800895e:	d09b      	beq.n	8008898 <_printf_i+0x164>
 8008960:	3501      	adds	r5, #1
 8008962:	68e3      	ldr	r3, [r4, #12]
 8008964:	9903      	ldr	r1, [sp, #12]
 8008966:	1a5b      	subs	r3, r3, r1
 8008968:	42ab      	cmp	r3, r5
 800896a:	dcf2      	bgt.n	8008952 <_printf_i+0x21e>
 800896c:	e7eb      	b.n	8008946 <_printf_i+0x212>
 800896e:	2500      	movs	r5, #0
 8008970:	f104 0619 	add.w	r6, r4, #25
 8008974:	e7f5      	b.n	8008962 <_printf_i+0x22e>
 8008976:	bf00      	nop
 8008978:	08008c91 	.word	0x08008c91
 800897c:	08008ca2 	.word	0x08008ca2

08008980 <_sbrk_r>:
 8008980:	b538      	push	{r3, r4, r5, lr}
 8008982:	4d06      	ldr	r5, [pc, #24]	; (800899c <_sbrk_r+0x1c>)
 8008984:	2300      	movs	r3, #0
 8008986:	4604      	mov	r4, r0
 8008988:	4608      	mov	r0, r1
 800898a:	602b      	str	r3, [r5, #0]
 800898c:	f7f8 fa44 	bl	8000e18 <_sbrk>
 8008990:	1c43      	adds	r3, r0, #1
 8008992:	d102      	bne.n	800899a <_sbrk_r+0x1a>
 8008994:	682b      	ldr	r3, [r5, #0]
 8008996:	b103      	cbz	r3, 800899a <_sbrk_r+0x1a>
 8008998:	6023      	str	r3, [r4, #0]
 800899a:	bd38      	pop	{r3, r4, r5, pc}
 800899c:	20001d3c 	.word	0x20001d3c

080089a0 <__sread>:
 80089a0:	b510      	push	{r4, lr}
 80089a2:	460c      	mov	r4, r1
 80089a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089a8:	f000 f8a0 	bl	8008aec <_read_r>
 80089ac:	2800      	cmp	r0, #0
 80089ae:	bfab      	itete	ge
 80089b0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80089b2:	89a3      	ldrhlt	r3, [r4, #12]
 80089b4:	181b      	addge	r3, r3, r0
 80089b6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80089ba:	bfac      	ite	ge
 80089bc:	6563      	strge	r3, [r4, #84]	; 0x54
 80089be:	81a3      	strhlt	r3, [r4, #12]
 80089c0:	bd10      	pop	{r4, pc}

080089c2 <__swrite>:
 80089c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089c6:	461f      	mov	r7, r3
 80089c8:	898b      	ldrh	r3, [r1, #12]
 80089ca:	05db      	lsls	r3, r3, #23
 80089cc:	4605      	mov	r5, r0
 80089ce:	460c      	mov	r4, r1
 80089d0:	4616      	mov	r6, r2
 80089d2:	d505      	bpl.n	80089e0 <__swrite+0x1e>
 80089d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089d8:	2302      	movs	r3, #2
 80089da:	2200      	movs	r2, #0
 80089dc:	f000 f868 	bl	8008ab0 <_lseek_r>
 80089e0:	89a3      	ldrh	r3, [r4, #12]
 80089e2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80089e6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80089ea:	81a3      	strh	r3, [r4, #12]
 80089ec:	4632      	mov	r2, r6
 80089ee:	463b      	mov	r3, r7
 80089f0:	4628      	mov	r0, r5
 80089f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80089f6:	f000 b817 	b.w	8008a28 <_write_r>

080089fa <__sseek>:
 80089fa:	b510      	push	{r4, lr}
 80089fc:	460c      	mov	r4, r1
 80089fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a02:	f000 f855 	bl	8008ab0 <_lseek_r>
 8008a06:	1c43      	adds	r3, r0, #1
 8008a08:	89a3      	ldrh	r3, [r4, #12]
 8008a0a:	bf15      	itete	ne
 8008a0c:	6560      	strne	r0, [r4, #84]	; 0x54
 8008a0e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008a12:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008a16:	81a3      	strheq	r3, [r4, #12]
 8008a18:	bf18      	it	ne
 8008a1a:	81a3      	strhne	r3, [r4, #12]
 8008a1c:	bd10      	pop	{r4, pc}

08008a1e <__sclose>:
 8008a1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a22:	f000 b813 	b.w	8008a4c <_close_r>
	...

08008a28 <_write_r>:
 8008a28:	b538      	push	{r3, r4, r5, lr}
 8008a2a:	4d07      	ldr	r5, [pc, #28]	; (8008a48 <_write_r+0x20>)
 8008a2c:	4604      	mov	r4, r0
 8008a2e:	4608      	mov	r0, r1
 8008a30:	4611      	mov	r1, r2
 8008a32:	2200      	movs	r2, #0
 8008a34:	602a      	str	r2, [r5, #0]
 8008a36:	461a      	mov	r2, r3
 8008a38:	f7f8 f99d 	bl	8000d76 <_write>
 8008a3c:	1c43      	adds	r3, r0, #1
 8008a3e:	d102      	bne.n	8008a46 <_write_r+0x1e>
 8008a40:	682b      	ldr	r3, [r5, #0]
 8008a42:	b103      	cbz	r3, 8008a46 <_write_r+0x1e>
 8008a44:	6023      	str	r3, [r4, #0]
 8008a46:	bd38      	pop	{r3, r4, r5, pc}
 8008a48:	20001d3c 	.word	0x20001d3c

08008a4c <_close_r>:
 8008a4c:	b538      	push	{r3, r4, r5, lr}
 8008a4e:	4d06      	ldr	r5, [pc, #24]	; (8008a68 <_close_r+0x1c>)
 8008a50:	2300      	movs	r3, #0
 8008a52:	4604      	mov	r4, r0
 8008a54:	4608      	mov	r0, r1
 8008a56:	602b      	str	r3, [r5, #0]
 8008a58:	f7f8 f9a9 	bl	8000dae <_close>
 8008a5c:	1c43      	adds	r3, r0, #1
 8008a5e:	d102      	bne.n	8008a66 <_close_r+0x1a>
 8008a60:	682b      	ldr	r3, [r5, #0]
 8008a62:	b103      	cbz	r3, 8008a66 <_close_r+0x1a>
 8008a64:	6023      	str	r3, [r4, #0]
 8008a66:	bd38      	pop	{r3, r4, r5, pc}
 8008a68:	20001d3c 	.word	0x20001d3c

08008a6c <_fstat_r>:
 8008a6c:	b538      	push	{r3, r4, r5, lr}
 8008a6e:	4d07      	ldr	r5, [pc, #28]	; (8008a8c <_fstat_r+0x20>)
 8008a70:	2300      	movs	r3, #0
 8008a72:	4604      	mov	r4, r0
 8008a74:	4608      	mov	r0, r1
 8008a76:	4611      	mov	r1, r2
 8008a78:	602b      	str	r3, [r5, #0]
 8008a7a:	f7f8 f9a4 	bl	8000dc6 <_fstat>
 8008a7e:	1c43      	adds	r3, r0, #1
 8008a80:	d102      	bne.n	8008a88 <_fstat_r+0x1c>
 8008a82:	682b      	ldr	r3, [r5, #0]
 8008a84:	b103      	cbz	r3, 8008a88 <_fstat_r+0x1c>
 8008a86:	6023      	str	r3, [r4, #0]
 8008a88:	bd38      	pop	{r3, r4, r5, pc}
 8008a8a:	bf00      	nop
 8008a8c:	20001d3c 	.word	0x20001d3c

08008a90 <_isatty_r>:
 8008a90:	b538      	push	{r3, r4, r5, lr}
 8008a92:	4d06      	ldr	r5, [pc, #24]	; (8008aac <_isatty_r+0x1c>)
 8008a94:	2300      	movs	r3, #0
 8008a96:	4604      	mov	r4, r0
 8008a98:	4608      	mov	r0, r1
 8008a9a:	602b      	str	r3, [r5, #0]
 8008a9c:	f7f8 f9a3 	bl	8000de6 <_isatty>
 8008aa0:	1c43      	adds	r3, r0, #1
 8008aa2:	d102      	bne.n	8008aaa <_isatty_r+0x1a>
 8008aa4:	682b      	ldr	r3, [r5, #0]
 8008aa6:	b103      	cbz	r3, 8008aaa <_isatty_r+0x1a>
 8008aa8:	6023      	str	r3, [r4, #0]
 8008aaa:	bd38      	pop	{r3, r4, r5, pc}
 8008aac:	20001d3c 	.word	0x20001d3c

08008ab0 <_lseek_r>:
 8008ab0:	b538      	push	{r3, r4, r5, lr}
 8008ab2:	4d07      	ldr	r5, [pc, #28]	; (8008ad0 <_lseek_r+0x20>)
 8008ab4:	4604      	mov	r4, r0
 8008ab6:	4608      	mov	r0, r1
 8008ab8:	4611      	mov	r1, r2
 8008aba:	2200      	movs	r2, #0
 8008abc:	602a      	str	r2, [r5, #0]
 8008abe:	461a      	mov	r2, r3
 8008ac0:	f7f8 f99c 	bl	8000dfc <_lseek>
 8008ac4:	1c43      	adds	r3, r0, #1
 8008ac6:	d102      	bne.n	8008ace <_lseek_r+0x1e>
 8008ac8:	682b      	ldr	r3, [r5, #0]
 8008aca:	b103      	cbz	r3, 8008ace <_lseek_r+0x1e>
 8008acc:	6023      	str	r3, [r4, #0]
 8008ace:	bd38      	pop	{r3, r4, r5, pc}
 8008ad0:	20001d3c 	.word	0x20001d3c

08008ad4 <__malloc_lock>:
 8008ad4:	4801      	ldr	r0, [pc, #4]	; (8008adc <__malloc_lock+0x8>)
 8008ad6:	f7ff bb55 	b.w	8008184 <__retarget_lock_acquire_recursive>
 8008ada:	bf00      	nop
 8008adc:	20001d34 	.word	0x20001d34

08008ae0 <__malloc_unlock>:
 8008ae0:	4801      	ldr	r0, [pc, #4]	; (8008ae8 <__malloc_unlock+0x8>)
 8008ae2:	f7ff bb50 	b.w	8008186 <__retarget_lock_release_recursive>
 8008ae6:	bf00      	nop
 8008ae8:	20001d34 	.word	0x20001d34

08008aec <_read_r>:
 8008aec:	b538      	push	{r3, r4, r5, lr}
 8008aee:	4d07      	ldr	r5, [pc, #28]	; (8008b0c <_read_r+0x20>)
 8008af0:	4604      	mov	r4, r0
 8008af2:	4608      	mov	r0, r1
 8008af4:	4611      	mov	r1, r2
 8008af6:	2200      	movs	r2, #0
 8008af8:	602a      	str	r2, [r5, #0]
 8008afa:	461a      	mov	r2, r3
 8008afc:	f7f8 f91e 	bl	8000d3c <_read>
 8008b00:	1c43      	adds	r3, r0, #1
 8008b02:	d102      	bne.n	8008b0a <_read_r+0x1e>
 8008b04:	682b      	ldr	r3, [r5, #0]
 8008b06:	b103      	cbz	r3, 8008b0a <_read_r+0x1e>
 8008b08:	6023      	str	r3, [r4, #0]
 8008b0a:	bd38      	pop	{r3, r4, r5, pc}
 8008b0c:	20001d3c 	.word	0x20001d3c

08008b10 <_init>:
 8008b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b12:	bf00      	nop
 8008b14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b16:	bc08      	pop	{r3}
 8008b18:	469e      	mov	lr, r3
 8008b1a:	4770      	bx	lr

08008b1c <_fini>:
 8008b1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b1e:	bf00      	nop
 8008b20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b22:	bc08      	pop	{r3}
 8008b24:	469e      	mov	lr, r3
 8008b26:	4770      	bx	lr
