Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Xilinx/HW1/tb_adder_4_B_V_isim_beh.exe" -prj "C:/Xilinx/HW1/tb_adder_4_B_V_beh.prj" "work.tb_adder_4_B_V" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Xilinx/HW1/adder_4_b_v.v" into library work
Analyzing Verilog file "C:/Xilinx/HW1/tb_adder_4_B_V.v" into library work
WARNING:HDLCompiler:568 - "C:/Xilinx/HW1/tb_adder_4_B_V.v" Line 62: Constant value is truncated to fit in <1> bits.
WARNING:HDLCompiler:568 - "C:/Xilinx/HW1/tb_adder_4_B_V.v" Line 63: Constant value is truncated to fit in <1> bits.
WARNING:HDLCompiler:568 - "C:/Xilinx/HW1/tb_adder_4_B_V.v" Line 64: Constant value is truncated to fit in <1> bits.
WARNING:HDLCompiler:568 - "C:/Xilinx/HW1/tb_adder_4_B_V.v" Line 68: Constant value is truncated to fit in <1> bits.
WARNING:HDLCompiler:568 - "C:/Xilinx/HW1/tb_adder_4_B_V.v" Line 69: Constant value is truncated to fit in <1> bits.
WARNING:HDLCompiler:568 - "C:/Xilinx/HW1/tb_adder_4_B_V.v" Line 70: Constant value is truncated to fit in <1> bits.
WARNING:HDLCompiler:568 - "C:/Xilinx/HW1/tb_adder_4_B_V.v" Line 76: Constant value is truncated to fit in <1> bits.
WARNING:HDLCompiler:568 - "C:/Xilinx/HW1/tb_adder_4_B_V.v" Line 80: Constant value is truncated to fit in <1> bits.
WARNING:HDLCompiler:568 - "C:/Xilinx/HW1/tb_adder_4_B_V.v" Line 81: Constant value is truncated to fit in <1> bits.
WARNING:HDLCompiler:568 - "C:/Xilinx/HW1/tb_adder_4_B_V.v" Line 86: Constant value is truncated to fit in <1> bits.
WARNING:HDLCompiler:568 - "C:/Xilinx/HW1/tb_adder_4_B_V.v" Line 87: Constant value is truncated to fit in <1> bits.
WARNING:HDLCompiler:568 - "C:/Xilinx/HW1/tb_adder_4_B_V.v" Line 88: Constant value is truncated to fit in <1> bits.
WARNING:HDLCompiler:568 - "C:/Xilinx/HW1/tb_adder_4_B_V.v" Line 92: Constant value is truncated to fit in <1> bits.
WARNING:HDLCompiler:568 - "C:/Xilinx/HW1/tb_adder_4_B_V.v" Line 93: Constant value is truncated to fit in <1> bits.
WARNING:HDLCompiler:568 - "C:/Xilinx/HW1/tb_adder_4_B_V.v" Line 99: Constant value is truncated to fit in <1> bits.
WARNING:HDLCompiler:568 - "C:/Xilinx/HW1/tb_adder_4_B_V.v" Line 100: Constant value is truncated to fit in <1> bits.
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module adder_4_b_v
Compiling module tb_adder_4_B_V
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable C:/Xilinx/HW1/tb_adder_4_B_V_isim_beh.exe
Fuse Memory Usage: 27524 KB
Fuse CPU Usage: 1374 ms
