{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1529457826403 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529457826406 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 19 22:23:46 2018 " "Processing started: Tue Jun 19 22:23:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529457826406 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529457826406 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off miner -c miner " "Command: quartus_map --read_settings_files=on --write_settings_files=off miner -c miner" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529457826406 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1529457826564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/async.v 4 4 " "Found 4 design units, including 4 entities, in source file uart/async.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_transmitter " "Found entity 1: async_transmitter" {  } { { "uart/async.v" "" { Text "/home/zimmerle/core-cin/abel/miner/uart/async.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529457833939 ""} { "Info" "ISGN_ENTITY_NAME" "2 async_receiver " "Found entity 2: async_receiver" {  } { { "uart/async.v" "" { Text "/home/zimmerle/core-cin/abel/miner/uart/async.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529457833939 ""} { "Info" "ISGN_ENTITY_NAME" "3 ASSERTION_ERROR " "Found entity 3: ASSERTION_ERROR" {  } { { "uart/async.v" "" { Text "/home/zimmerle/core-cin/abel/miner/uart/async.v" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529457833939 ""} { "Info" "ISGN_ENTITY_NAME" "4 BaudTickGen " "Found entity 4: BaudTickGen" {  } { { "uart/async.v" "" { Text "/home/zimmerle/core-cin/abel/miner/uart/async.v" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529457833939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529457833939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miner.v 1 1 " "Found 1 design units, including 1 entities, in source file miner.v" { { "Info" "ISGN_ENTITY_NAME" "1 miner " "Found entity 1: miner" {  } { { "miner.v" "" { Text "/home/zimmerle/core-cin/abel/miner/miner.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529457833940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529457833940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha2/sha256_w_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file sha2/sha256_w_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 sha256_w_mem " "Found entity 1: sha256_w_mem" {  } { { "sha2/sha256_w_mem.v" "" { Text "/home/zimmerle/core-cin/abel/miner/sha2/sha256_w_mem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529457833940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529457833940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha2/sha256_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file sha2/sha256_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 sha256_stream " "Found entity 1: sha256_stream" {  } { { "sha2/sha256_stream.v" "" { Text "/home/zimmerle/core-cin/abel/miner/sha2/sha256_stream.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529457833941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529457833941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha2/sha256_k_constants.v 1 1 " "Found 1 design units, including 1 entities, in source file sha2/sha256_k_constants.v" { { "Info" "ISGN_ENTITY_NAME" "1 sha256_k_constants " "Found entity 1: sha256_k_constants" {  } { { "sha2/sha256_k_constants.v" "" { Text "/home/zimmerle/core-cin/abel/miner/sha2/sha256_k_constants.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529457833941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529457833941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha2/sha256_core.v 1 1 " "Found 1 design units, including 1 entities, in source file sha2/sha256_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 sha256_core " "Found entity 1: sha256_core" {  } { { "sha2/sha256_core.v" "" { Text "/home/zimmerle/core-cin/abel/miner/sha2/sha256_core.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529457833942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529457833942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha2/sha256.v 1 1 " "Found 1 design units, including 1 entities, in source file sha2/sha256.v" { { "Info" "ISGN_ENTITY_NAME" "1 sha256 " "Found entity 1: sha256" {  } { { "sha2/sha256.v" "" { Text "/home/zimmerle/core-cin/abel/miner/sha2/sha256.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529457833943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529457833943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.v 1 1 " "Found 1 design units, including 1 entities, in source file led.v" { { "Info" "ISGN_ENTITY_NAME" "1 led " "Found entity 1: led" {  } { { "led.v" "" { Text "/home/zimmerle/core-cin/abel/miner/led.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529457833943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529457833943 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "miner_core.v(94) " "Verilog HDL information at miner_core.v(94): always construct contains both blocking and non-blocking assignments" {  } { { "miner_core.v" "" { Text "/home/zimmerle/core-cin/abel/miner/miner_core.v" 94 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1529457833943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miner_core.v 1 1 " "Found 1 design units, including 1 entities, in source file miner_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 miner_core " "Found entity 1: miner_core" {  } { { "miner_core.v" "" { Text "/home/zimmerle/core-cin/abel/miner/miner_core.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529457833944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529457833944 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "conn_core.v(84) " "Verilog HDL information at conn_core.v(84): always construct contains both blocking and non-blocking assignments" {  } { { "conn_core.v" "" { Text "/home/zimmerle/core-cin/abel/miner/conn_core.v" 84 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1529457833944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conn_core.v 1 1 " "Found 1 design units, including 1 entities, in source file conn_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 conn_core " "Found entity 1: conn_core" {  } { { "conn_core.v" "" { Text "/home/zimmerle/core-cin/abel/miner/conn_core.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529457833944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529457833944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.v" "" { Text "/home/zimmerle/core-cin/abel/miner/clk_div.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529457833945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529457833945 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "miner " "Elaborating entity \"miner\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1529457833988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:CLK " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:CLK\"" {  } { { "miner.v" "CLK" { Text "/home/zimmerle/core-cin/abel/miner/miner.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529457833992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led led:LED0 " "Elaborating entity \"led\" for hierarchy \"led:LED0\"" {  } { { "miner.v" "LED0" { Text "/home/zimmerle/core-cin/abel/miner/miner.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529457833993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conn_core conn_core:CONN " "Elaborating entity \"conn_core\" for hierarchy \"conn_core:CONN\"" {  } { { "miner.v" "CONN" { Text "/home/zimmerle/core-cin/abel/miner/miner.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529457833994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_transmitter conn_core:CONN\|async_transmitter:TX " "Elaborating entity \"async_transmitter\" for hierarchy \"conn_core:CONN\|async_transmitter:TX\"" {  } { { "conn_core.v" "TX" { Text "/home/zimmerle/core-cin/abel/miner/conn_core.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529457834003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudTickGen conn_core:CONN\|async_transmitter:TX\|BaudTickGen:tickgen " "Elaborating entity \"BaudTickGen\" for hierarchy \"conn_core:CONN\|async_transmitter:TX\|BaudTickGen:tickgen\"" {  } { { "uart/async.v" "tickgen" { Text "/home/zimmerle/core-cin/abel/miner/uart/async.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529457834004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_receiver conn_core:CONN\|async_receiver:RX " "Elaborating entity \"async_receiver\" for hierarchy \"conn_core:CONN\|async_receiver:RX\"" {  } { { "conn_core.v" "RX" { Text "/home/zimmerle/core-cin/abel/miner/conn_core.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529457834005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudTickGen conn_core:CONN\|async_receiver:RX\|BaudTickGen:tickgen " "Elaborating entity \"BaudTickGen\" for hierarchy \"conn_core:CONN\|async_receiver:RX\|BaudTickGen:tickgen\"" {  } { { "uart/async.v" "tickgen" { Text "/home/zimmerle/core-cin/abel/miner/uart/async.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529457834005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miner_core miner_core:CORE " "Elaborating entity \"miner_core\" for hierarchy \"miner_core:CORE\"" {  } { { "miner.v" "CORE" { Text "/home/zimmerle/core-cin/abel/miner/miner.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529457834006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha256_core miner_core:CORE\|sha256_core:SHA_INST1 " "Elaborating entity \"sha256_core\" for hierarchy \"miner_core:CORE\|sha256_core:SHA_INST1\"" {  } { { "miner_core.v" "SHA_INST1" { Text "/home/zimmerle/core-cin/abel/miner/miner_core.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529457834253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha256_k_constants miner_core:CORE\|sha256_core:SHA_INST1\|sha256_k_constants:k_constants_inst " "Elaborating entity \"sha256_k_constants\" for hierarchy \"miner_core:CORE\|sha256_core:SHA_INST1\|sha256_k_constants:k_constants_inst\"" {  } { { "sha2/sha256_core.v" "k_constants_inst" { Text "/home/zimmerle/core-cin/abel/miner/sha2/sha256_core.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529457834258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha256_w_mem miner_core:CORE\|sha256_core:SHA_INST1\|sha256_w_mem:w_mem_inst " "Elaborating entity \"sha256_w_mem\" for hierarchy \"miner_core:CORE\|sha256_core:SHA_INST1\|sha256_w_mem:w_mem_inst\"" {  } { { "sha2/sha256_core.v" "w_mem_inst" { Text "/home/zimmerle/core-cin/abel/miner/sha2/sha256_core.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529457834259 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "miner_core:CORE\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"miner_core:CORE\|Mult0\"" {  } { { "miner_core.v" "Mult0" { Text "/home/zimmerle/core-cin/abel/miner/miner_core.v" 126 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1529457837145 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1529457837145 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "miner_core:CORE\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"miner_core:CORE\|lpm_mult:Mult0\"" {  } { { "miner_core.v" "" { Text "/home/zimmerle/core-cin/abel/miner/miner_core.v" 126 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529457837175 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "miner_core:CORE\|lpm_mult:Mult0 " "Instantiated megafunction \"miner_core:CORE\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529457837176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 249 " "Parameter \"LPM_WIDTHB\" = \"249\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529457837176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 273 " "Parameter \"LPM_WIDTHP\" = \"273\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529457837176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 273 " "Parameter \"LPM_WIDTHR\" = \"273\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529457837176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529457837176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529457837176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529457837176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529457837176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529457837176 ""}  } { { "miner_core.v" "" { Text "/home/zimmerle/core-cin/abel/miner/miner_core.v" 126 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529457837176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_kgt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_kgt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_kgt " "Found entity 1: mult_kgt" {  } { { "db/mult_kgt.tdf" "" { Text "/home/zimmerle/core-cin/abel/miner/db/mult_kgt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529457837212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529457837212 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1529457837619 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1940 " "Ignored 1940 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1940 " "Ignored 1940 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1529457837672 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1529457837672 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "conn_core.v" "" { Text "/home/zimmerle/core-cin/abel/miner/conn_core.v" 105 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1529457837703 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1529457837703 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] GND " "Pin \"led\[3\]\" is stuck at GND" {  } { { "miner.v" "" { Text "/home/zimmerle/core-cin/abel/miner/miner.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529457840073 "|miner|led[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1529457840073 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1529457840291 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "44 " "44 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1529457843554 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/zimmerle/core-cin/abel/miner/output_files/miner.map.smsg " "Generated suppressed messages file /home/zimmerle/core-cin/abel/miner/output_files/miner.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529457843671 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1529457843964 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529457843964 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5312 " "Implemented 5312 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1529457844278 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1529457844278 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5244 " "Implemented 5244 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1529457844278 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "56 " "Implemented 56 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1529457844278 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1529457844278 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1062 " "Peak virtual memory: 1062 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529457844292 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 19 22:24:04 2018 " "Processing ended: Tue Jun 19 22:24:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529457844292 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529457844292 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529457844292 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1529457844292 ""}
