# Reading C:/questasim64_10.7c/tcl/vsim/pref.tcl
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# 1
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 11:02:18 on Sep 01,2024
# vlog -reportprogress 300 -sv adder.sv mux2.sv mux3.sv controller.sv datapath.sv data_instr_mem.sv extend.sv flopenr.sv flopr.sv maindec.sv riscv_multi_cycle.sv top.sv testbench.sv aludec.sv regfile.sv alu.sv intr_decoder.sv flop_instr.sv flopr_Adata.sv flopr_ALU_result.sv mux3_choose_SRA.sv mux3_choose_SRB.sv mux3_result_SRC.sv 
# -- Compiling module adder
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module controller
# -- Compiling module datapath
# -- Compiling module data_instr_mem
# -- Compiling module extend
# -- Compiling module flopenr
# -- Compiling module flopr
# -- Compiling module maindec
# -- Compiling module riscv_multi_cycle
# -- Compiling module top
# -- Compiling module testbench
# -- Compiling module aludec
# -- Compiling module regfile
# -- Compiling module alu
# -- Compiling module intr_decoder
# -- Compiling module flop_instr
# -- Compiling module flopr_Adata
# -- Compiling module flopr_ALU_result
# -- Compiling module mux3_choose_SRA
# -- Compiling module mux3_choose_SRB
# -- Compiling module mux3_result_SRC
# 
# Top level modules:
# 	adder
# 	mux3
# 	flopr
# 	testbench
# 	flop_instr
# End time: 11:02:18 on Sep 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" -t 1ps work.testbench 
# Start time: 11:02:18 on Sep 01,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscv_multi_cycle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.intr_decoder(fast)
# Loading work.datapath(fast)
# Loading work.flopenr(fast)
# Loading work.mux2(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.alu(fast)
# Loading work.flopr_Adata(fast)
# Loading work.flopr_ALU_result(fast)
# Loading work.mux3_choose_SRA(fast)
# Loading work.mux3_choose_SRB(fast)
# Loading work.mux3_result_SRC(fast)
# Loading work.data_instr_mem(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: lucas  Hostname: LUCAS-ROGSTRIXG  ProcessID: 16800
#           Attempting to use alternate WLF file "./wlft6cswdz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6cswdz
# [LDM Debug] Tiempo:                   22 salgo del reset mi king
# [LDM Debug] Tiempo:                   22 salgo del reset mi king
# [LDM Debug] Tiempo:                  515 WriteData          5 
# [LDM Debug] Tiempo:                  515 DataAdr          x 
# Simulation failed
# ** Note: $stop    : testbench.sv(37)
#    Time: 515 ps  Iteration: 1  Instance: /testbench
# Break in Module testbench at testbench.sv line 37
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# 1
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 11:30:37 on Sep 01,2024
# vlog -reportprogress 300 -sv adder.sv mux2.sv mux3.sv controller.sv datapath.sv data_instr_mem.sv extend.sv flopenr.sv flopr.sv maindec.sv riscv_multi_cycle.sv top.sv testbench.sv aludec.sv regfile.sv alu.sv intr_decoder.sv flop_instr.sv flopr_Adata.sv flopr_ALU_result.sv mux3_choose_SRA.sv mux3_choose_SRB.sv mux3_result_SRC.sv 
# -- Compiling module adder
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module controller
# -- Compiling module datapath
# ** Error: (vlog-13038) datapath.sv(20): near ")": Missing port in ansi port list.
# -- Compiling module data_instr_mem
# -- Compiling module extend
# -- Compiling module flopenr
# -- Compiling module flopr
# -- Compiling module maindec
# -- Compiling module riscv_multi_cycle
# -- Compiling module top
# -- Compiling module testbench
# -- Compiling module aludec
# -- Compiling module regfile
# -- Compiling module alu
# -- Compiling module intr_decoder
# -- Compiling module flop_instr
# -- Compiling module flopr_Adata
# -- Compiling module flopr_ALU_result
# -- Compiling module mux3_choose_SRA
# -- Compiling module mux3_choose_SRB
# -- Compiling module mux3_result_SRC
# End time: 11:30:37 on Sep 01,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 5
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog   -sv adder.sv mux2.sv mux3.sv controller.sv datapath.sv data_instr_mem.sv extend.sv flopenr.sv flopr.sv maindec.sv riscv_multi_cycle.sv top.sv t..."
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# 1
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 11:30:54 on Sep 01,2024
# vlog -reportprogress 300 -sv adder.sv mux2.sv mux3.sv controller.sv datapath.sv data_instr_mem.sv extend.sv flopenr.sv flopr.sv maindec.sv riscv_multi_cycle.sv top.sv testbench.sv aludec.sv regfile.sv alu.sv intr_decoder.sv flop_instr.sv flopr_Adata.sv flopr_ALU_result.sv mux3_choose_SRA.sv mux3_choose_SRB.sv mux3_result_SRC.sv 
# -- Compiling module adder
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module controller
# -- Compiling module datapath
# -- Compiling module data_instr_mem
# -- Compiling module extend
# -- Compiling module flopenr
# -- Compiling module flopr
# -- Compiling module maindec
# -- Compiling module riscv_multi_cycle
# -- Compiling module top
# -- Compiling module testbench
# -- Compiling module aludec
# -- Compiling module regfile
# -- Compiling module alu
# -- Compiling module intr_decoder
# -- Compiling module flop_instr
# -- Compiling module flopr_Adata
# -- Compiling module flopr_ALU_result
# -- Compiling module mux3_choose_SRA
# -- Compiling module mux3_choose_SRB
# -- Compiling module mux3_result_SRC
# 
# Top level modules:
# 	adder
# 	mux3
# 	flopr
# 	testbench
# 	flop_instr
# End time: 11:30:54 on Sep 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:30:54 on Sep 01,2024, Elapsed time: 0:28:36
# Errors: 4, Warnings: 2
# vsim -voptargs="+acc" -t 1ps work.testbench 
# Start time: 11:30:54 on Sep 01,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscv_multi_cycle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.intr_decoder(fast)
# Loading work.datapath(fast)
# Loading work.flopenr(fast)
# Loading work.mux2(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.alu(fast)
# Loading work.flopr_Adata(fast)
# Loading work.flopr_ALU_result(fast)
# Loading work.mux3_choose_SRA(fast)
# Loading work.mux3_choose_SRB(fast)
# Loading work.mux3_result_SRC(fast)
# Loading work.data_instr_mem(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: lucas  Hostname: LUCAS-ROGSTRIXG  ProcessID: 16800
#           Attempting to use alternate WLF file "./wlfts3fi07".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfts3fi07
# ** Error: (vish-4014) No objects found matching '/testbench/dut/riscv_multi_cycle/dp/ReadData_instr_after'.
# Executing ONERROR command at macro ./wave.do line 101
# [LDM Debug] Tiempo:                   22 salgo del reset mi king
# [LDM Debug] Tiempo:                   22 salgo del reset mi king
# ** Note: $stop    : testbench.sv(23)
#    Time: 1005 ps  Iteration: 1  Instance: /testbench
# Break in Module testbench at testbench.sv line 23
# Can't move a locked cursor.
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# 1
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 11:40:23 on Sep 01,2024
# vlog -reportprogress 300 -sv adder.sv mux2.sv mux3.sv controller.sv datapath.sv data_instr_mem.sv extend.sv flopenr.sv flopr.sv maindec.sv riscv_multi_cycle.sv top.sv testbench.sv aludec.sv regfile.sv alu.sv intr_decoder.sv flop_instr.sv flopr_Adata.sv flopr_ALU_result.sv mux3_choose_SRA.sv mux3_choose_SRB.sv mux3_result_SRC.sv 
# -- Compiling module adder
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module controller
# -- Compiling module datapath
# -- Compiling module data_instr_mem
# -- Compiling module extend
# -- Compiling module flopenr
# -- Compiling module flopr
# -- Compiling module maindec
# -- Compiling module riscv_multi_cycle
# -- Compiling module top
# -- Compiling module testbench
# -- Compiling module aludec
# -- Compiling module regfile
# -- Compiling module alu
# -- Compiling module intr_decoder
# -- Compiling module flop_instr
# -- Compiling module flopr_Adata
# -- Compiling module flopr_ALU_result
# -- Compiling module mux3_choose_SRA
# -- Compiling module mux3_choose_SRB
# -- Compiling module mux3_result_SRC
# 
# Top level modules:
# 	adder
# 	mux3
# 	flopr
# 	testbench
# 	flop_instr
# End time: 11:40:23 on Sep 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:40:23 on Sep 01,2024, Elapsed time: 0:09:29
# Errors: 4, Warnings: 2
# vsim -voptargs="+acc" -t 1ps work.testbench 
# Start time: 11:40:23 on Sep 01,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscv_multi_cycle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.intr_decoder(fast)
# Loading work.datapath(fast)
# Loading work.flopenr(fast)
# Loading work.mux2(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.alu(fast)
# Loading work.flopr_Adata(fast)
# Loading work.flopr_ALU_result(fast)
# Loading work.mux3_choose_SRA(fast)
# Loading work.mux3_choose_SRB(fast)
# Loading work.mux3_result_SRC(fast)
# Loading work.data_instr_mem(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: lucas  Hostname: LUCAS-ROGSTRIXG  ProcessID: 16800
#           Attempting to use alternate WLF file "./wlftxkwvhy".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxkwvhy
# ** Error: (vish-4014) No objects found matching '/testbench/dut/riscv_multi_cycle/dp/ReadData_instr_after'.
# Executing ONERROR command at macro ./wave.do line 101
# [LDM Debug] Tiempo:                   22 salgo del reset mi king
# [LDM Debug] Tiempo:                   22 salgo del reset mi king
# [LDM Debug] Tiempo:                  515 WriteData          7 
# [LDM Debug] Tiempo:                  515 DataAdr         96 
# [LDM Debug] Tiempo:                  725 WriteData         25 
# [LDM Debug] Tiempo:                  725 DataAdr        100 
# Simulation succeeded
# ** Note: $stop    : testbench.sv(34)
#    Time: 725 ps  Iteration: 1  Instance: /testbench
# Break in Module testbench at testbench.sv line 34
