<HTML>
<HEAD><TITLE>Synthesis and Ngdbuild Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis and Ngdbuild  Report</big></U></B>
synthesis:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Wed Apr 10 03:16:31 2024


Command Line:  synthesis -f alu_fetch_implAluFetch_lattice.synproj -gui -msgset C:/Users/Cassandra/Desktop/Arqui2/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 5.
The -t option is TQFP144.
The -d option is LCMXO2-7000HE.
Using package TQFP144.
Using performance grade 5.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HE

### Package : TQFP144

### Speed   : 5

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
The -top option is not used.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.13/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/Cassandra/Desktop/Arqui2/implAluFetch (searchpath added)
-p C:/Users/Cassandra/Desktop/Arqui2 (searchpath added)
VHDL library = work
VHDL design file = C:/Users/Cassandra/Desktop/Arqui2/alu_fetch.vhd
VHDL design file = C:/Users/Cassandra/Desktop/Arqui2/ROM.vhd
VHDL design file = C:/Users/Cassandra/Desktop/Arqui2/bcdDisplay.vhd
VHDL design file = C:/Users/Cassandra/Desktop/Arqui2/binarioBCD.vhd
VHDL design file = C:/Users/Cassandra/Desktop/Arqui2/RPG24_4.vhd
NGD file = alu_fetch_implAluFetch.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: Setting alu_fetch as the top-level module. To specify the top-level module explicitly, use the -top option.
INFO - synthesis: The default VHDL library search path is now "C:/Users/Cassandra/Desktop/Arqui2/implAluFetch". VHDL-1504
Analyzing VHDL file c:/users/cassandra/desktop/arqui2/alu_fetch.vhd. VHDL-1481
WARNING - synthesis: c:/users/cassandra/desktop/arqui2/alu_fetch.vhd(7): 'components' is not compiled in library lattice. VHDL-1240
INFO - synthesis: c:/users/cassandra/desktop/arqui2/alu_fetch.vhd(11): analyzing entity alu_fetch. VHDL-1012
INFO - synthesis: c:/users/cassandra/desktop/arqui2/alu_fetch.vhd(20): analyzing architecture behavior. VHDL-1010
WARNING - synthesis: c:/users/cassandra/desktop/arqui2/alu_fetch.vhd(20): overwriting existing secondary unit behavior. VHDL-1178
unit alu_fetch is not yet analyzed. VHDL-1485
unit alu_fetch is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/cassandra/desktop/arqui2/rom.vhd. VHDL-1481
INFO - synthesis: c:/users/cassandra/desktop/arqui2/rom.vhd(6): analyzing entity rom. VHDL-1012
INFO - synthesis: c:/users/cassandra/desktop/arqui2/rom.vhd(16): analyzing architecture a_rom. VHDL-1010
unit alu_fetch is not yet analyzed. VHDL-1485
unit alu_fetch is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/cassandra/desktop/arqui2/bcddisplay.vhd. VHDL-1481
INFO - synthesis: c:/users/cassandra/desktop/arqui2/bcddisplay.vhd(4): analyzing entity bcddisplay. VHDL-1012
INFO - synthesis: c:/users/cassandra/desktop/arqui2/bcddisplay.vhd(13): analyzing architecture behavior. VHDL-1010
unit alu_fetch is not yet analyzed. VHDL-1485
unit alu_fetch is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/cassandra/desktop/arqui2/binariobcd.vhd. VHDL-1481
INFO - synthesis: c:/users/cassandra/desktop/arqui2/binariobcd.vhd(6): analyzing entity bin2bcd. VHDL-1012
INFO - synthesis: c:/users/cassandra/desktop/arqui2/binariobcd.vhd(14): analyzing architecture behavioral. VHDL-1010
unit alu_fetch is not yet analyzed. VHDL-1485
unit alu_fetch is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/cassandra/desktop/arqui2/rpg24_4.vhd. VHDL-1481
INFO - synthesis: c:/users/cassandra/desktop/arqui2/rpg24_4.vhd(5): analyzing entity registrospg. VHDL-1012
INFO - synthesis: c:/users/cassandra/desktop/arqui2/rpg24_4.vhd(14): analyzing architecture behavioral. VHDL-1010
unit alu_fetch is not yet analyzed. VHDL-1485
unit alu_fetch is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/cassandra/desktop/arqui2/alu_fetch.vhd. VHDL-1481
WARNING - synthesis: c:/users/cassandra/desktop/arqui2/alu_fetch.vhd(7): 'components' is not compiled in library lattice. VHDL-1240
INFO - synthesis: c:/users/cassandra/desktop/arqui2/alu_fetch.vhd(11): analyzing entity alu_fetch. VHDL-1012
INFO - synthesis: c:/users/cassandra/desktop/arqui2/alu_fetch.vhd(20): analyzing architecture behavior. VHDL-1010
unit alu_fetch is not yet analyzed. VHDL-1485
unit alu_fetch is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/cassandra/desktop/arqui2/rom.vhd. VHDL-1481
INFO - synthesis: c:/users/cassandra/desktop/arqui2/rom.vhd(6): analyzing entity rom. VHDL-1012
INFO - synthesis: c:/users/cassandra/desktop/arqui2/rom.vhd(16): analyzing architecture a_rom. VHDL-1010
unit alu_fetch is not yet analyzed. VHDL-1485
unit alu_fetch is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/cassandra/desktop/arqui2/bcddisplay.vhd. VHDL-1481
INFO - synthesis: c:/users/cassandra/desktop/arqui2/bcddisplay.vhd(4): analyzing entity bcddisplay. VHDL-1012
INFO - synthesis: c:/users/cassandra/desktop/arqui2/bcddisplay.vhd(13): analyzing architecture behavior. VHDL-1010
unit alu_fetch is not yet analyzed. VHDL-1485
unit alu_fetch is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/cassandra/desktop/arqui2/binariobcd.vhd. VHDL-1481
INFO - synthesis: c:/users/cassandra/desktop/arqui2/binariobcd.vhd(6): analyzing entity bin2bcd. VHDL-1012
INFO - synthesis: c:/users/cassandra/desktop/arqui2/binariobcd.vhd(14): analyzing architecture behavioral. VHDL-1010
unit alu_fetch is not yet analyzed. VHDL-1485
unit alu_fetch is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/cassandra/desktop/arqui2/rpg24_4.vhd. VHDL-1481
INFO - synthesis: c:/users/cassandra/desktop/arqui2/rpg24_4.vhd(5): analyzing entity registrospg. VHDL-1012
INFO - synthesis: c:/users/cassandra/desktop/arqui2/rpg24_4.vhd(14): analyzing architecture behavioral. VHDL-1010
unit alu_fetch is not yet analyzed. VHDL-1485
unit alu_fetch is not yet analyzed. VHDL-1485
unit alu_fetch is not yet analyzed. VHDL-1485
c:/users/cassandra/desktop/arqui2/alu_fetch.vhd(11): executing alu_fetch(behavior)

WARNING - synthesis: c:/users/cassandra/desktop/arqui2/alu_fetch.vhd(83): using initial value "000000000000000000000000" for rpg_in since it is never assigned. VHDL-1303
WARNING - synthesis: c:/users/cassandra/desktop/arqui2/alu_fetch.vhd(85): using initial value "00" for rpg_sel since it is never assigned. VHDL-1303
WARNING - synthesis: c:/users/cassandra/desktop/arqui2/alu_fetch.vhd(126): clk_1 should be on the sensitivity list of the process. VHDL-1251
INFO - synthesis: c:/users/cassandra/desktop/arqui2/alu_fetch.vhd(174): others clause is never selected. VHDL-1172
WARNING - synthesis: c:/users/cassandra/desktop/arqui2/alu_fetch.vhd(177): incomplete sensitivity list specified, assuming completeness. VHDL-1613
WARNING - synthesis: c:/users/cassandra/desktop/arqui2/alu_fetch.vhd(18): replacing existing netlist alu_fetch(behavior). VHDL-1205
Top module name (VHDL): alu_fetch
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = alu_fetch.
INFO - synthesis: Extracted state machine for register 'global_state' with one-hot encoding
original encoding -> new encoding (one-hot encoding)

 0000 -> 0000000001

 0001 -> 0000000010

 0010 -> 0000000100

 0011 -> 0000001000

 0100 -> 0000010000

 0101 -> 0000100000

 0110 -> 0001000000

 0111 -> 0010000000

 1000 -> 0100000000

 1001 -> 1000000000

INFO - synthesis: Extracted state machine for register 'temp_control' with one-hot encoding
original encoding -> new encoding (one-hot encoding)

 0000 -> 00001

 0001 -> 00010

 0010 -> 00100

 0100 -> 01000

 1000 -> 10000




WARNING - synthesis: Bit 15 of Register global_state_FSM is stuck at Zero
WARNING - synthesis: Bit 14 of Register global_state_FSM is stuck at Zero
WARNING - synthesis: Bit 13 of Register global_state_FSM is stuck at Zero
WARNING - synthesis: Bit 12 of Register global_state_FSM is stuck at Zero
WARNING - synthesis: Bit 11 of Register global_state_FSM is stuck at Zero
WARNING - synthesis: Bit 10 of Register global_state_FSM is stuck at Zero
GSR instance connected to net n1434.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in alu_fetch_drc.log.
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file alu_fetch_implAluFetch.ngd.

################### Begin Area Report (alu_fetch)######################
Number of register bits => 170 of 7209 (2 % )
CCU2D => 27
FD1P3AX => 93
FD1P3AY => 1
FD1P3IX => 40
FD1S3AX => 11
FD1S3AY => 5
FD1S3JX => 20
GSR => 1
IB => 2
LUT4 => 308
OB => 11
OBZ => 24
PDPW8KC => 2
PFUMX => 24
################### End Area Report ##################

################### Begin BlackBox Report ######################
OSCH("26.60")(1,5) => 1
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 3
  Net : clk_1, loads : 84
  Net : clk_0, loads : 45
  Net : clk, loads : 45
Clock Enable Nets
Number of Clock Enables: 9
Top 9 highest fanout Clock Enables:
  Net : clk_enable_40, loads : 45
  Net : clk_1_enable_54, loads : 20
  Net : clk_1_enable_26, loads : 20
  Net : clk_1_enable_76, loads : 14
  Net : clk_1_enable_35, loads : 10
  Net : clk_1_enable_63, loads : 8
  Net : clk_1_enable_83, loads : 8
  Net : clk_0_enable_11, loads : 7
  Net : clk_1_enable_56, loads : 3
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : reset_c, loads : 69
  Net : clk_enable_40, loads : 45
  Net : ROM_imp/data_out_23__N_517, loads : 25
  Net : n3175, loads : 24
  Net : n3865, loads : 22
  Net : clk_1_enable_54, loads : 20
  Net : clk_1_enable_26, loads : 20
  Net : n3888, loads : 18
  Net : clk_1_enable_76, loads : 14
  Net : Q_1, loads : 13
################### End Clock Report ##################

<A name="lse_trs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets clk_0]                   |  200.000 MHz|  209.556 MHz|     3  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clk]                     |  200.000 MHz|  101.256 MHz|     7 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_1]                   |  200.000 MHz|  205.888 MHz|     3  
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 99.012  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.047  secs
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
