// Seed: 2407701804
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5 = id_3;
  assign id_5 = id_5;
  wire id_6, id_7, id_8 = id_1;
  wire id_9, id_10;
  wire module_0;
  assign id_10 = id_1;
  wire id_11;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
  module_0(
      id_4, id_3, id_5, id_5
  );
endmodule
