0.7
2020.1
May 27 2020
20:09:33
C:/Users/pjald/Vivado Projects/06_demo_all_2020/06_demo_all.srcs/sim_1/imports/filter_test/filter_test_tb.vhd,1602642310,vhdl,,,,filter_test_tb,,,,,,,,
C:/Users/pjald/Vivado Projects/06_demo_all_2020/06_demo_all.srcs/sim_1/new/myFIR_filter_tb.vhd,1602641733,vhdl,,,,myfir_filter_tb,,,,,,,,
C:/Users/pjald/Vivado Projects/06_demo_all_2020/src/clk_prescaler.vhd,1602560390,vhdl,C:/Users/pjald/Vivado Projects/06_demo_all_2020/src/fpga_top.vhd,,,clk_prescaler,,,,,,,,
C:/Users/pjald/Vivado Projects/06_demo_all_2020/src/data_processing.vhd,1602560390,vhdl,C:/Users/pjald/Vivado Projects/06_demo_all_2020/src/fpga_top.vhd,,,data_processing,,,,,,,,
C:/Users/pjald/Vivado Projects/06_demo_all_2020/src/data_processing_input.vhd,1602560390,vhdl,C:/Users/pjald/Vivado Projects/06_demo_all_2020/src/data_processing.vhd,,,data_processing_input,,,,,,,,
C:/Users/pjald/Vivado Projects/06_demo_all_2020/src/dbg_pwm_out.vhd,1602560390,vhdl,C:/Users/pjald/Vivado Projects/06_demo_all_2020/src/fpga_top.vhd,,,dbg_pwm_out,,,,,,,,
C:/Users/pjald/Vivado Projects/06_demo_all_2020/src/fifo_ram.vhd,1602560390,vhdl,C:/Users/pjald/Vivado Projects/06_demo_all_2020/src/data_processing_input.vhd;C:/Users/pjald/Vivado Projects/06_demo_all_2020/src/uart/uart.vhd,,,fifo_ram,,,,,,,,
C:/Users/pjald/Vivado Projects/06_demo_all_2020/src/fpga_top.vhd,1602560390,vhdl,,,,fpga_top,,,,,,,,
C:/Users/pjald/Vivado Projects/06_demo_all_2020/src/i2c/i2c_master.vhd,1602560390,vhdl,C:/Users/pjald/Vivado Projects/06_demo_all_2020/src/i2c/i2c_wrapper.vhd,,,i2c_master,,,,,,,,
C:/Users/pjald/Vivado Projects/06_demo_all_2020/src/i2c/i2c_wrapper.vhd,1602560390,vhdl,C:/Users/pjald/Vivado Projects/06_demo_all_2020/src/fpga_top.vhd,,,i2c_wrapper,,,,,,,,
C:/Users/pjald/Vivado Projects/06_demo_all_2020/src/my_FIR_filter.vhd,1602640323,vhdl,C:/Users/pjald/Vivado Projects/06_demo_all_2020/06_demo_all.srcs/sim_1/imports/filter_test/filter_test_tb.vhd,,,my_fir_filter,,,,,,,,
C:/Users/pjald/Vivado Projects/06_demo_all_2020/src/my_filter.vhd,1602560390,vhdl,C:/Users/pjald/Vivado Projects/06_demo_all_2020/src/data_processing.vhd,,,my_filter,,,,,,,,
C:/Users/pjald/Vivado Projects/06_demo_all_2020/src/pipeline.vhd,1602560390,vhdl,C:/Users/pjald/Vivado Projects/06_demo_all_2020/src/my_filter.vhd,,,pipeline,,,,,,,,
C:/Users/pjald/Vivado Projects/06_demo_all_2020/src/pmod_oled/Delay.vhd,1602560390,vhdl,,,,delay,,,,,,,,
C:/Users/pjald/Vivado Projects/06_demo_all_2020/src/pmod_oled/OledInit.vhd,1602560390,vhdl,C:/Users/pjald/Vivado Projects/06_demo_all_2020/src/pmod_oled/PmodOLEDCtrl.vhd,,,oledinit,,,,,,,,
C:/Users/pjald/Vivado Projects/06_demo_all_2020/src/pmod_oled/OledUser.vhd,1602560390,vhdl,C:/Users/pjald/Vivado Projects/06_demo_all_2020/src/pmod_oled/PmodOLEDCtrl.vhd,,,oleduser,,,,,,,,
C:/Users/pjald/Vivado Projects/06_demo_all_2020/src/pmod_oled/PmodOLEDCtrl.vhd,1602560390,vhdl,C:/Users/pjald/Vivado Projects/06_demo_all_2020/src/fpga_top.vhd,,,pmodoledctrl,,,,,,,,
C:/Users/pjald/Vivado Projects/06_demo_all_2020/src/pmod_oled/SpiCtrl.vhd,1602560390,vhdl,,,,spictrl,,,,,,,,
C:/Users/pjald/Vivado Projects/06_demo_all_2020/src/spi/spi_controller.vhd,1602560390,vhdl,C:/Users/pjald/Vivado Projects/06_demo_all_2020/src/fpga_top.vhd,,,spi_controller,,,,,,,,
C:/Users/pjald/Vivado Projects/06_demo_all_2020/src/spi/spi_master.vhd,1602560391,vhdl,C:/Users/pjald/Vivado Projects/06_demo_all_2020/src/spi/spi_wrapper_1x.vhd,,,spi_master,,,,,,,,
C:/Users/pjald/Vivado Projects/06_demo_all_2020/src/spi/spi_wrapper_1x.vhd,1602560391,vhdl,C:/Users/pjald/Vivado Projects/06_demo_all_2020/src/spi/spi_controller.vhd,,,spi_wrapper_1x,,,,,,,,
C:/Users/pjald/Vivado Projects/06_demo_all_2020/src/uart/uart.vhd,1602560391,vhdl,C:/Users/pjald/Vivado Projects/06_demo_all_2020/src/fpga_top.vhd,,,uart,,,,,,,,
C:/Users/pjald/Vivado Projects/06_demo_all_2020/src/uart/uart_rx.vhd,1602560391,vhdl,C:/Users/pjald/Vivado Projects/06_demo_all_2020/src/uart/uart.vhd,,,uart_rx,,,,,,,,
C:/Users/pjald/Vivado Projects/06_demo_all_2020/src/uart/uart_tx.vhd,1602560391,vhdl,C:/Users/pjald/Vivado Projects/06_demo_all_2020/src/uart/uart.vhd,,,uart_tx,,,,,,,,
C:/Users/pjald/Vivado Projects/06_demo_all_2020/src_ip/clk_wiz_0/clk_wiz_0_sim_netlist.v,1602565534,verilog,,,,clk_wiz_0;clk_wiz_0_clk_wiz_0_clk_wiz,,,,,,,,
C:/Users/pjald/Vivado Projects/06_demo_all_2020/src_ip/mem_oled_char_lib/mem_oled_char_lib_sim_netlist.v,1602565567,verilog,,C:/Users/pjald/Vivado Projects/06_demo_all_2020/src_ip/xadc_wiz_0/xadc_wiz_0_sim_netlist.v,,glbl;mem_oled_char_lib;mem_oled_char_lib_blk_mem_gen_generic_cstr;mem_oled_char_lib_blk_mem_gen_prim_width;mem_oled_char_lib_blk_mem_gen_prim_wrapper_init;mem_oled_char_lib_blk_mem_gen_top;mem_oled_char_lib_blk_mem_gen_v8_4_4;mem_oled_char_lib_blk_mem_gen_v8_4_4_synth,,,,,,,,
C:/Users/pjald/Vivado Projects/06_demo_all_2020/src_ip/xadc_wiz_0/xadc_wiz_0_sim_netlist.v,1602565534,verilog,,C:/Users/pjald/Vivado Projects/06_demo_all_2020/src_ip/clk_wiz_0/clk_wiz_0_sim_netlist.v,,xadc_wiz_0,,,,,,,,
C:/Users/pjald/Vivado Projects/06_demo_all_2020/src_tb/bfm_i2c_slave.sv,1602560395,systemVerilog,,C:/Users/pjald/Vivado Projects/06_demo_all_2020/src_tb/bfm_uart.sv,,bfm_i2c_slave,,,,,,,,
C:/Users/pjald/Vivado Projects/06_demo_all_2020/src_tb/bfm_uart.sv,1602560395,systemVerilog,,C:/Users/pjald/Vivado Projects/06_demo_all_2020/src_tb/tb_top.sv,,bfm_uart,,,,,,,,
C:/Users/pjald/Vivado Projects/06_demo_all_2020/src_tb/tb_top.sv,1602560395,systemVerilog,,,,tb_top,,,,,,,,
