
c:\MCU\PY32xx\_mini_examples\F030_LPx\EIDE\Debug\LPstart.elf:     file format elf32-littlearm


Disassembly of section .text:

080000c0 <__udivsi3>:
 80000c0:	2200      	movs	r2, #0
 80000c2:	0843      	lsrs	r3, r0, #1
 80000c4:	428b      	cmp	r3, r1
 80000c6:	d374      	bcc.n	80001b2 <__udivsi3+0xf2>
 80000c8:	0903      	lsrs	r3, r0, #4
 80000ca:	428b      	cmp	r3, r1
 80000cc:	d35f      	bcc.n	800018e <__udivsi3+0xce>
 80000ce:	0a03      	lsrs	r3, r0, #8
 80000d0:	428b      	cmp	r3, r1
 80000d2:	d344      	bcc.n	800015e <__udivsi3+0x9e>
 80000d4:	0b03      	lsrs	r3, r0, #12
 80000d6:	428b      	cmp	r3, r1
 80000d8:	d328      	bcc.n	800012c <__udivsi3+0x6c>
 80000da:	0c03      	lsrs	r3, r0, #16
 80000dc:	428b      	cmp	r3, r1
 80000de:	d30d      	bcc.n	80000fc <__udivsi3+0x3c>
 80000e0:	22ff      	movs	r2, #255	@ 0xff
 80000e2:	0209      	lsls	r1, r1, #8
 80000e4:	ba12      	rev	r2, r2
 80000e6:	0c03      	lsrs	r3, r0, #16
 80000e8:	428b      	cmp	r3, r1
 80000ea:	d302      	bcc.n	80000f2 <__udivsi3+0x32>
 80000ec:	1212      	asrs	r2, r2, #8
 80000ee:	0209      	lsls	r1, r1, #8
 80000f0:	d065      	beq.n	80001be <__udivsi3+0xfe>
 80000f2:	0b03      	lsrs	r3, r0, #12
 80000f4:	428b      	cmp	r3, r1
 80000f6:	d319      	bcc.n	800012c <__udivsi3+0x6c>
 80000f8:	e000      	b.n	80000fc <__udivsi3+0x3c>
 80000fa:	0a09      	lsrs	r1, r1, #8
 80000fc:	0bc3      	lsrs	r3, r0, #15
 80000fe:	428b      	cmp	r3, r1
 8000100:	d301      	bcc.n	8000106 <__udivsi3+0x46>
 8000102:	03cb      	lsls	r3, r1, #15
 8000104:	1ac0      	subs	r0, r0, r3
 8000106:	4152      	adcs	r2, r2
 8000108:	0b83      	lsrs	r3, r0, #14
 800010a:	428b      	cmp	r3, r1
 800010c:	d301      	bcc.n	8000112 <__udivsi3+0x52>
 800010e:	038b      	lsls	r3, r1, #14
 8000110:	1ac0      	subs	r0, r0, r3
 8000112:	4152      	adcs	r2, r2
 8000114:	0b43      	lsrs	r3, r0, #13
 8000116:	428b      	cmp	r3, r1
 8000118:	d301      	bcc.n	800011e <__udivsi3+0x5e>
 800011a:	034b      	lsls	r3, r1, #13
 800011c:	1ac0      	subs	r0, r0, r3
 800011e:	4152      	adcs	r2, r2
 8000120:	0b03      	lsrs	r3, r0, #12
 8000122:	428b      	cmp	r3, r1
 8000124:	d301      	bcc.n	800012a <__udivsi3+0x6a>
 8000126:	030b      	lsls	r3, r1, #12
 8000128:	1ac0      	subs	r0, r0, r3
 800012a:	4152      	adcs	r2, r2
 800012c:	0ac3      	lsrs	r3, r0, #11
 800012e:	428b      	cmp	r3, r1
 8000130:	d301      	bcc.n	8000136 <__udivsi3+0x76>
 8000132:	02cb      	lsls	r3, r1, #11
 8000134:	1ac0      	subs	r0, r0, r3
 8000136:	4152      	adcs	r2, r2
 8000138:	0a83      	lsrs	r3, r0, #10
 800013a:	428b      	cmp	r3, r1
 800013c:	d301      	bcc.n	8000142 <__udivsi3+0x82>
 800013e:	028b      	lsls	r3, r1, #10
 8000140:	1ac0      	subs	r0, r0, r3
 8000142:	4152      	adcs	r2, r2
 8000144:	0a43      	lsrs	r3, r0, #9
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x8e>
 800014a:	024b      	lsls	r3, r1, #9
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0a03      	lsrs	r3, r0, #8
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x9a>
 8000156:	020b      	lsls	r3, r1, #8
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	d2cd      	bcs.n	80000fa <__udivsi3+0x3a>
 800015e:	09c3      	lsrs	r3, r0, #7
 8000160:	428b      	cmp	r3, r1
 8000162:	d301      	bcc.n	8000168 <__udivsi3+0xa8>
 8000164:	01cb      	lsls	r3, r1, #7
 8000166:	1ac0      	subs	r0, r0, r3
 8000168:	4152      	adcs	r2, r2
 800016a:	0983      	lsrs	r3, r0, #6
 800016c:	428b      	cmp	r3, r1
 800016e:	d301      	bcc.n	8000174 <__udivsi3+0xb4>
 8000170:	018b      	lsls	r3, r1, #6
 8000172:	1ac0      	subs	r0, r0, r3
 8000174:	4152      	adcs	r2, r2
 8000176:	0943      	lsrs	r3, r0, #5
 8000178:	428b      	cmp	r3, r1
 800017a:	d301      	bcc.n	8000180 <__udivsi3+0xc0>
 800017c:	014b      	lsls	r3, r1, #5
 800017e:	1ac0      	subs	r0, r0, r3
 8000180:	4152      	adcs	r2, r2
 8000182:	0903      	lsrs	r3, r0, #4
 8000184:	428b      	cmp	r3, r1
 8000186:	d301      	bcc.n	800018c <__udivsi3+0xcc>
 8000188:	010b      	lsls	r3, r1, #4
 800018a:	1ac0      	subs	r0, r0, r3
 800018c:	4152      	adcs	r2, r2
 800018e:	08c3      	lsrs	r3, r0, #3
 8000190:	428b      	cmp	r3, r1
 8000192:	d301      	bcc.n	8000198 <__udivsi3+0xd8>
 8000194:	00cb      	lsls	r3, r1, #3
 8000196:	1ac0      	subs	r0, r0, r3
 8000198:	4152      	adcs	r2, r2
 800019a:	0883      	lsrs	r3, r0, #2
 800019c:	428b      	cmp	r3, r1
 800019e:	d301      	bcc.n	80001a4 <__udivsi3+0xe4>
 80001a0:	008b      	lsls	r3, r1, #2
 80001a2:	1ac0      	subs	r0, r0, r3
 80001a4:	4152      	adcs	r2, r2
 80001a6:	0843      	lsrs	r3, r0, #1
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xf0>
 80001ac:	004b      	lsls	r3, r1, #1
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	1a41      	subs	r1, r0, r1
 80001b4:	d200      	bcs.n	80001b8 <__udivsi3+0xf8>
 80001b6:	4601      	mov	r1, r0
 80001b8:	4152      	adcs	r2, r2
 80001ba:	4610      	mov	r0, r2
 80001bc:	4770      	bx	lr
 80001be:	e7ff      	b.n	80001c0 <__udivsi3+0x100>
 80001c0:	b501      	push	{r0, lr}
 80001c2:	2000      	movs	r0, #0
 80001c4:	f000 f806 	bl	80001d4 <__aeabi_idiv0>
 80001c8:	bd02      	pop	{r1, pc}
 80001ca:	46c0      	nop			@ (mov r8, r8)

080001cc <__aeabi_uidivmod>:
 80001cc:	2900      	cmp	r1, #0
 80001ce:	d0f7      	beq.n	80001c0 <__udivsi3+0x100>
 80001d0:	e776      	b.n	80000c0 <__udivsi3>
 80001d2:	4770      	bx	lr

080001d4 <__aeabi_idiv0>:
 80001d4:	4770      	bx	lr
 80001d6:	46c0      	nop			@ (mov r8, r8)

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c06      	ldr	r4, [pc, #24]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	2b00      	cmp	r3, #0
 80001e0:	d107      	bne.n	80001f2 <__do_global_dtors_aux+0x1a>
 80001e2:	4b05      	ldr	r3, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e4:	2b00      	cmp	r3, #0
 80001e6:	d002      	beq.n	80001ee <__do_global_dtors_aux+0x16>
 80001e8:	4804      	ldr	r0, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x24>)
 80001ea:	e000      	b.n	80001ee <__do_global_dtors_aux+0x16>
 80001ec:	bf00      	nop
 80001ee:	2301      	movs	r3, #1
 80001f0:	7023      	strb	r3, [r4, #0]
 80001f2:	bd10      	pop	{r4, pc}
 80001f4:	200000c0 	.word	0x200000c0
 80001f8:	00000000 	.word	0x00000000
 80001fc:	08000480 	.word	0x08000480

08000200 <frame_dummy>:
 8000200:	4b04      	ldr	r3, [pc, #16]	@ (8000214 <frame_dummy+0x14>)
 8000202:	b510      	push	{r4, lr}
 8000204:	2b00      	cmp	r3, #0
 8000206:	d003      	beq.n	8000210 <frame_dummy+0x10>
 8000208:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x18>)
 800020a:	4804      	ldr	r0, [pc, #16]	@ (800021c <frame_dummy+0x1c>)
 800020c:	e000      	b.n	8000210 <frame_dummy+0x10>
 800020e:	bf00      	nop
 8000210:	bd10      	pop	{r4, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)
 8000214:	00000000 	.word	0x00000000
 8000218:	200000c4 	.word	0x200000c4
 800021c:	08000480 	.word	0x08000480

08000220 <DelayX>:
    }
  }
}

static void DelayX(uint32_t mdelay)
{
 8000220:	b500      	push	{lr}
 8000222:	b083      	sub	sp, #12
  __IO uint32_t Delay = (mdelay * 19200U) / 7U / 1000U;
 8000224:	0083      	lsls	r3, r0, #2
 8000226:	181b      	adds	r3, r3, r0
 8000228:	0118      	lsls	r0, r3, #4
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	0200      	lsls	r0, r0, #8
 800022e:	4906      	ldr	r1, [pc, #24]	@ (8000248 <DelayX+0x28>)
 8000230:	f7ff ff46 	bl	80000c0 <__udivsi3>
 8000234:	9001      	str	r0, [sp, #4]
  do
  {
    __NOP();
 8000236:	46c0      	nop			@ (mov r8, r8)
  }
  while (Delay --);
 8000238:	9b01      	ldr	r3, [sp, #4]
 800023a:	1e5a      	subs	r2, r3, #1
 800023c:	9201      	str	r2, [sp, #4]
 800023e:	2b00      	cmp	r3, #0
 8000240:	d1f9      	bne.n	8000236 <DelayX+0x16>
}
 8000242:	b003      	add	sp, #12
 8000244:	bd00      	pop	{pc}
 8000246:	46c0      	nop			@ (mov r8, r8)
 8000248:	00001b58 	.word	0x00001b58

0800024c <main>:
{
 800024c:	b510      	push	{r4, lr}
  RCC->CFGR |= RCC_CFGR_MCOSEL_0;
 800024e:	4b27      	ldr	r3, [pc, #156]	@ (80002ec <main+0xa0>)
 8000250:	6899      	ldr	r1, [r3, #8]
 8000252:	2280      	movs	r2, #128	@ 0x80
 8000254:	0452      	lsls	r2, r2, #17
 8000256:	430a      	orrs	r2, r1
 8000258:	609a      	str	r2, [r3, #8]
  RCC->IOPENR |= RCC_IOPENR_GPIOAEN; 
 800025a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800025c:	2101      	movs	r1, #1
 800025e:	430a      	orrs	r2, r1
 8000260:	635a      	str	r2, [r3, #52]	@ 0x34
  GPIOA->MODER = (GPIOA->MODER & ~GPIO_MODER_MODE1_Msk) | (2 << GPIO_MODER_MODE1_Pos); 
 8000262:	23a0      	movs	r3, #160	@ 0xa0
 8000264:	05db      	lsls	r3, r3, #23
 8000266:	681a      	ldr	r2, [r3, #0]
 8000268:	200c      	movs	r0, #12
 800026a:	4382      	bics	r2, r0
 800026c:	2408      	movs	r4, #8
 800026e:	4322      	orrs	r2, r4
 8000270:	601a      	str	r2, [r3, #0]
  GPIOA->OSPEEDR = (GPIOA->OSPEEDR & ~GPIO_OSPEEDR_OSPEED1_Msk) | (3 << GPIO_OSPEEDR_OSPEED1_Pos);
 8000272:	689a      	ldr	r2, [r3, #8]
 8000274:	4302      	orrs	r2, r0
 8000276:	609a      	str	r2, [r3, #8]
  GPIOA->PUPDR = (GPIOA->PUPDR & ~GPIO_PUPDR_PUPD1_Msk) | (1 << GPIO_PUPDR_PUPD1_Pos);
 8000278:	68da      	ldr	r2, [r3, #12]
 800027a:	4382      	bics	r2, r0
 800027c:	3808      	subs	r0, #8
 800027e:	4302      	orrs	r2, r0
 8000280:	60da      	str	r2, [r3, #12]
  GPIOA->AFR[0] = (GPIOA->AFR[0] & ~GPIO_AFRL_AFSEL1_Msk) | (15 << GPIO_AFRL_AFSEL1_Pos);
 8000282:	6a1a      	ldr	r2, [r3, #32]
 8000284:	30ec      	adds	r0, #236	@ 0xec
 8000286:	4302      	orrs	r2, r0
 8000288:	621a      	str	r2, [r3, #32]
  GPIOA->MODER = (GPIOA->MODER & ~GPIO_MODER_MODE0_Msk) | (1 << GPIO_MODER_MODE0_Pos); 
 800028a:	681a      	ldr	r2, [r3, #0]
 800028c:	38ed      	subs	r0, #237	@ 0xed
 800028e:	4382      	bics	r2, r0
 8000290:	430a      	orrs	r2, r1
 8000292:	601a      	str	r2, [r3, #0]
 8000294:	e021      	b.n	80002da <main+0x8e>
        GPIOA->BSRR |= GPIO_BSRR_BS0;
 8000296:	23a0      	movs	r3, #160	@ 0xa0
 8000298:	05db      	lsls	r3, r3, #23
 800029a:	699a      	ldr	r2, [r3, #24]
 800029c:	2001      	movs	r0, #1
 800029e:	4302      	orrs	r2, r0
 80002a0:	619a      	str	r2, [r3, #24]
        __NOP();
 80002a2:	46c0      	nop			@ (mov r8, r8)
        GPIOA->BRR |= GPIO_BRR_BR0;
 80002a4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80002a6:	4302      	orrs	r2, r0
 80002a8:	629a      	str	r2, [r3, #40]	@ 0x28
    for (count = 0; count < 10; count++) {
 80002aa:	3101      	adds	r1, #1
 80002ac:	2909      	cmp	r1, #9
 80002ae:	d9f2      	bls.n	8000296 <main+0x4a>
    DelayX(5000);
 80002b0:	480f      	ldr	r0, [pc, #60]	@ (80002f0 <main+0xa4>)
 80002b2:	f7ff ffb5 	bl	8000220 <DelayX>
    Flash_Exit_From_Sleep();
 80002b6:	f000 f84b 	bl	8000350 <Flash_Exit_From_Sleep>
    for (count = 0; count < 5; count++) {
 80002ba:	2100      	movs	r1, #0
 80002bc:	e00b      	b.n	80002d6 <main+0x8a>
        GPIOA->BSRR |= GPIO_BSRR_BS0;
 80002be:	23a0      	movs	r3, #160	@ 0xa0
 80002c0:	05db      	lsls	r3, r3, #23
 80002c2:	699a      	ldr	r2, [r3, #24]
 80002c4:	2001      	movs	r0, #1
 80002c6:	4302      	orrs	r2, r0
 80002c8:	619a      	str	r2, [r3, #24]
        __NOP();
 80002ca:	46c0      	nop			@ (mov r8, r8)
        __NOP();
 80002cc:	46c0      	nop			@ (mov r8, r8)
        GPIOA->BRR |= GPIO_BRR_BR0;
 80002ce:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80002d0:	4302      	orrs	r2, r0
 80002d2:	629a      	str	r2, [r3, #40]	@ 0x28
    for (count = 0; count < 5; count++) {
 80002d4:	3101      	adds	r1, #1
 80002d6:	2904      	cmp	r1, #4
 80002d8:	d9f1      	bls.n	80002be <main+0x72>
    DelayX(5000);
 80002da:	4805      	ldr	r0, [pc, #20]	@ (80002f0 <main+0xa4>)
 80002dc:	f7ff ffa0 	bl	8000220 <DelayX>
    FLASH->STCR = 0x2800 | FLASH_STCR_SLEEP_EN;
 80002e0:	4a04      	ldr	r2, [pc, #16]	@ (80002f4 <main+0xa8>)
 80002e2:	2390      	movs	r3, #144	@ 0x90
 80002e4:	4904      	ldr	r1, [pc, #16]	@ (80002f8 <main+0xac>)
 80002e6:	50d1      	str	r1, [r2, r3]
    for (count = 0; count < 10; count++) {
 80002e8:	2100      	movs	r1, #0
 80002ea:	e7df      	b.n	80002ac <main+0x60>
 80002ec:	40021000 	.word	0x40021000
 80002f0:	00001388 	.word	0x00001388
 80002f4:	40022000 	.word	0x40022000
 80002f8:	00002801 	.word	0x00002801

080002fc <NMI_Handler>:
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
}
 80002fc:	4770      	bx	lr

080002fe <HardFault_Handler>:
/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
  while (1)
 80002fe:	e7fe      	b.n	80002fe <HardFault_Handler>

08000300 <SVC_Handler>:
/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
}
 8000300:	4770      	bx	lr

08000302 <PendSV_Handler>:
/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
}
 8000302:	4770      	bx	lr

08000304 <SysTick_Handler>:
/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
}
 8000304:	4770      	bx	lr
	...

08000310 <Reset_Handler>:
  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
    /*  HSI is minimum  ~  2.1 MHz  */
    ldr   r0, =0x40021004
 8000310:	4813      	ldr	r0, [pc, #76]	@ (8000360 <Flash_Exit_From_Sleep+0x10>)
    movs  r3, #0
 8000312:	2300      	movs	r3, #0
    strh  r3, [r0] 
 8000314:	8003      	strh	r3, [r0, #0]

  ldr   r0, =_estack
 8000316:	4813      	ldr	r0, [pc, #76]	@ (8000364 <Flash_Exit_From_Sleep+0x14>)
  mov   sp, r0          /* set stack pointer */
 8000318:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 800031a:	f000 f843 	bl	80003a4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800031e:	4812      	ldr	r0, [pc, #72]	@ (8000368 <Flash_Exit_From_Sleep+0x18>)
  ldr r1, =_edata
 8000320:	4912      	ldr	r1, [pc, #72]	@ (800036c <Flash_Exit_From_Sleep+0x1c>)
  ldr r2, =_sidata
 8000322:	4a13      	ldr	r2, [pc, #76]	@ (8000370 <Flash_Exit_From_Sleep+0x20>)
  movs r3, #0
 8000324:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000326:	e002      	b.n	800032e <LoopCopyDataInit>

08000328 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000328:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800032a:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800032c:	3304      	adds	r3, #4

0800032e <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800032e:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000330:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000332:	d3f9      	bcc.n	8000328 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000334:	4a0f      	ldr	r2, [pc, #60]	@ (8000374 <Flash_Exit_From_Sleep+0x24>)
  ldr r4, =_ebss
 8000336:	4c10      	ldr	r4, [pc, #64]	@ (8000378 <Flash_Exit_From_Sleep+0x28>)
  movs r3, #0
 8000338:	2300      	movs	r3, #0
  b LoopFillZerobss
 800033a:	e001      	b.n	8000340 <LoopFillZerobss>

0800033c <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800033c:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800033e:	3204      	adds	r2, #4

08000340 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000340:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000342:	d3fb      	bcc.n	800033c <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000344:	f000 f878 	bl	8000438 <__libc_init_array>
/* Call the application s entry point.*/
  bl entry
 8000348:	f000 f85c 	bl	8000404 <entry>

0800034c <LoopForever>:

LoopForever:
  b LoopForever
 800034c:	e7fe      	b.n	800034c <LoopForever>
 800034e:	46c0      	nop			@ (mov r8, r8)

08000350 <Flash_Exit_From_Sleep>:
.size Reset_Handler, .-Reset_Handler

    .type   Flash_Exit_From_Sleep, %function
    .align  4
Flash_Exit_From_Sleep:
    nop
 8000350:	46c0      	nop			@ (mov r8, r8)
    push    {r0,r1,lr}
 8000352:	b503      	push	{r0, r1, lr}
    ldr     r0, =0x40022090
 8000354:	4809      	ldr	r0, [pc, #36]	@ (800037c <Flash_Exit_From_Sleep+0x2c>)
    ldr     r1, =0x2800
 8000356:	490a      	ldr	r1, [pc, #40]	@ (8000380 <Flash_Exit_From_Sleep+0x30>)
    str     r1, [r0]
 8000358:	6001      	str	r1, [r0, #0]
    nop
 800035a:	46c0      	nop			@ (mov r8, r8)
    pop     {r0,r1,pc}
 800035c:	bd03      	pop	{r0, r1, pc}
 800035e:	0000      	.short	0x0000
    ldr   r0, =0x40021004
 8000360:	40021004 	.word	0x40021004
  ldr   r0, =_estack
 8000364:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 8000368:	200000c0 	.word	0x200000c0
  ldr r1, =_edata
 800036c:	200000c0 	.word	0x200000c0
  ldr r2, =_sidata
 8000370:	08000560 	.word	0x08000560
  ldr r2, =_sbss
 8000374:	200000c0 	.word	0x200000c0
  ldr r4, =_ebss
 8000378:	200000dc 	.word	0x200000dc
    ldr     r0, =0x40022090
 800037c:	40022090 	.word	0x40022090
    ldr     r1, =0x2800
 8000380:	00002800 	.word	0x00002800

08000384 <ADC_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000384:	e7fe      	b.n	8000384 <ADC_COMP_IRQHandler>

08000386 <DelayTime>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void DelayTime(uint32_t mdelay)
{
 8000386:	b082      	sub	sp, #8
  __IO uint32_t Delay = mdelay * ( (2100000U / 7U) / 1000U);
 8000388:	0083      	lsls	r3, r0, #2
 800038a:	1818      	adds	r0, r3, r0
 800038c:	0103      	lsls	r3, r0, #4
 800038e:	1a1b      	subs	r3, r3, r0
 8000390:	009b      	lsls	r3, r3, #2
 8000392:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 8000394:	46c0      	nop			@ (mov r8, r8)
  }
  while (Delay --);
 8000396:	9b01      	ldr	r3, [sp, #4]
 8000398:	1e5a      	subs	r2, r3, #1
 800039a:	9201      	str	r2, [sp, #4]
 800039c:	2b00      	cmp	r3, #0
 800039e:	d1f9      	bne.n	8000394 <DelayTime+0xe>
}
 80003a0:	b002      	add	sp, #8
 80003a2:	4770      	bx	lr

080003a4 <SystemInit>:
{
 80003a4:	b510      	push	{r4, lr}
  RCC->ICSCR = (RCC->ICSCR & 0xFE00FFFF);
 80003a6:	4c13      	ldr	r4, [pc, #76]	@ (80003f4 <SystemInit+0x50>)
 80003a8:	6863      	ldr	r3, [r4, #4]
 80003aa:	4a13      	ldr	r2, [pc, #76]	@ (80003f8 <SystemInit+0x54>)
 80003ac:	4013      	ands	r3, r2
 80003ae:	6063      	str	r3, [r4, #4]
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80003b0:	4b12      	ldr	r3, [pc, #72]	@ (80003fc <SystemInit+0x58>)
 80003b2:	2280      	movs	r2, #128	@ 0x80
 80003b4:	0512      	lsls	r2, r2, #20
 80003b6:	609a      	str	r2, [r3, #8]
  DelayTime(50);
 80003b8:	2032      	movs	r0, #50	@ 0x32
 80003ba:	f7ff ffe4 	bl	8000386 <DelayTime>
  RCC->CSR |= RCC_CSR_LSION;
 80003be:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 80003c0:	2201      	movs	r2, #1
 80003c2:	4313      	orrs	r3, r2
 80003c4:	6623      	str	r3, [r4, #96]	@ 0x60
  while ( (RCC->CSR & RCC_CSR_LSIRDY) == 0 ) {}
 80003c6:	4b0b      	ldr	r3, [pc, #44]	@ (80003f4 <SystemInit+0x50>)
 80003c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80003ca:	079b      	lsls	r3, r3, #30
 80003cc:	d5fb      	bpl.n	80003c6 <SystemInit+0x22>
  RCC->CFGR = (RCC->CFGR & ~RCC_CFGR_SW_Msk) | (RCC_CFGR_SWS_LSI >> 3);
 80003ce:	4a09      	ldr	r2, [pc, #36]	@ (80003f4 <SystemInit+0x50>)
 80003d0:	6893      	ldr	r3, [r2, #8]
 80003d2:	2107      	movs	r1, #7
 80003d4:	438b      	bics	r3, r1
 80003d6:	3904      	subs	r1, #4
 80003d8:	430b      	orrs	r3, r1
 80003da:	6093      	str	r3, [r2, #8]
  while ( (RCC->CFGR & RCC_CFGR_SWS_Msk) != RCC_CFGR_SWS_LSI ) {}
 80003dc:	4b05      	ldr	r3, [pc, #20]	@ (80003f4 <SystemInit+0x50>)
 80003de:	689a      	ldr	r2, [r3, #8]
 80003e0:	2338      	movs	r3, #56	@ 0x38
 80003e2:	4013      	ands	r3, r2
 80003e4:	2b18      	cmp	r3, #24
 80003e6:	d1f9      	bne.n	80003dc <SystemInit+0x38>
  RCC->CR &= ~RCC_CR_HSION;
 80003e8:	4a02      	ldr	r2, [pc, #8]	@ (80003f4 <SystemInit+0x50>)
 80003ea:	6813      	ldr	r3, [r2, #0]
 80003ec:	4904      	ldr	r1, [pc, #16]	@ (8000400 <SystemInit+0x5c>)
 80003ee:	400b      	ands	r3, r1
 80003f0:	6013      	str	r3, [r2, #0]
}
 80003f2:	bd10      	pop	{r4, pc}
 80003f4:	40021000 	.word	0x40021000
 80003f8:	fe00ffff 	.word	0xfe00ffff
 80003fc:	e000ed00 	.word	0xe000ed00
 8000400:	fffffeff 	.word	0xfffffeff

08000404 <entry>:
{
 8000404:	b510      	push	{r4, lr}
  for (i = 0; i < 48; i++)
 8000406:	2300      	movs	r3, #0
 8000408:	e008      	b.n	800041c <entry+0x18>
    VECT_SRAM_TAB[i] = pFmcVect[i];
 800040a:	009a      	lsls	r2, r3, #2
 800040c:	2180      	movs	r1, #128	@ 0x80
 800040e:	0509      	lsls	r1, r1, #20
 8000410:	1851      	adds	r1, r2, r1
 8000412:	6808      	ldr	r0, [r1, #0]
 8000414:	4906      	ldr	r1, [pc, #24]	@ (8000430 <entry+0x2c>)
 8000416:	5050      	str	r0, [r2, r1]
  for (i = 0; i < 48; i++)
 8000418:	3301      	adds	r3, #1
 800041a:	b2db      	uxtb	r3, r3
 800041c:	2b2f      	cmp	r3, #47	@ 0x2f
 800041e:	d9f4      	bls.n	800040a <entry+0x6>
  SCB->VTOR = SRAM_BASE;
 8000420:	4b04      	ldr	r3, [pc, #16]	@ (8000434 <entry+0x30>)
 8000422:	2280      	movs	r2, #128	@ 0x80
 8000424:	0592      	lsls	r2, r2, #22
 8000426:	609a      	str	r2, [r3, #8]
  main();
 8000428:	f7ff ff10 	bl	800024c <main>
}
 800042c:	2000      	movs	r0, #0
 800042e:	bd10      	pop	{r4, pc}
 8000430:	20000000 	.word	0x20000000
 8000434:	e000ed00 	.word	0xe000ed00

08000438 <__libc_init_array>:
 8000438:	b570      	push	{r4, r5, r6, lr}
 800043a:	2600      	movs	r6, #0
 800043c:	4c0c      	ldr	r4, [pc, #48]	@ (8000470 <__libc_init_array+0x38>)
 800043e:	4d0d      	ldr	r5, [pc, #52]	@ (8000474 <__libc_init_array+0x3c>)
 8000440:	1b64      	subs	r4, r4, r5
 8000442:	10a4      	asrs	r4, r4, #2
 8000444:	42a6      	cmp	r6, r4
 8000446:	d109      	bne.n	800045c <__libc_init_array+0x24>
 8000448:	2600      	movs	r6, #0
 800044a:	f000 f819 	bl	8000480 <_init>
 800044e:	4c0a      	ldr	r4, [pc, #40]	@ (8000478 <__libc_init_array+0x40>)
 8000450:	4d0a      	ldr	r5, [pc, #40]	@ (800047c <__libc_init_array+0x44>)
 8000452:	1b64      	subs	r4, r4, r5
 8000454:	10a4      	asrs	r4, r4, #2
 8000456:	42a6      	cmp	r6, r4
 8000458:	d105      	bne.n	8000466 <__libc_init_array+0x2e>
 800045a:	bd70      	pop	{r4, r5, r6, pc}
 800045c:	00b3      	lsls	r3, r6, #2
 800045e:	58eb      	ldr	r3, [r5, r3]
 8000460:	4798      	blx	r3
 8000462:	3601      	adds	r6, #1
 8000464:	e7ee      	b.n	8000444 <__libc_init_array+0xc>
 8000466:	00b3      	lsls	r3, r6, #2
 8000468:	58eb      	ldr	r3, [r5, r3]
 800046a:	4798      	blx	r3
 800046c:	3601      	adds	r6, #1
 800046e:	e7f2      	b.n	8000456 <__libc_init_array+0x1e>
 8000470:	08000498 	.word	0x08000498
 8000474:	08000498 	.word	0x08000498
 8000478:	0800049c 	.word	0x0800049c
 800047c:	08000498 	.word	0x08000498

08000480 <_init>:
 8000480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000482:	46c0      	nop			@ (mov r8, r8)
 8000484:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000486:	bc08      	pop	{r3}
 8000488:	469e      	mov	lr, r3
 800048a:	4770      	bx	lr

0800048c <_fini>:
 800048c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800048e:	46c0      	nop			@ (mov r8, r8)
 8000490:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000492:	bc08      	pop	{r3}
 8000494:	469e      	mov	lr, r3
 8000496:	4770      	bx	lr
