<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AMDGPUInstructionSelector.cpp source code [llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='AMDGPUInstructionSelector.cpp.html'>AMDGPUInstructionSelector.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- AMDGPUInstructionSelector.cpp ----------------------------*- C++ -*-==//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>/// \file</i></td></tr>
<tr><th id="9">9</th><td><i>/// This file implements the targeting of the InstructionSelector class for</i></td></tr>
<tr><th id="10">10</th><td><i>/// AMDGPU.</i></td></tr>
<tr><th id="11">11</th><td><i>/// \todo This should be generated by TableGen.</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="AMDGPUInstructionSelector.h.html">"AMDGPUInstructionSelector.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="AMDGPUGlobalISelUtils.h.html">"AMDGPUGlobalISelUtils.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="AMDGPUInstrInfo.h.html">"AMDGPUInstrInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="AMDGPURegisterBankInfo.h.html">"AMDGPURegisterBankInfo.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="AMDGPUTargetMachine.h.html">"AMDGPUTargetMachine.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="SIMachineFunctionInfo.h.html">"SIMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/GISelKnownBits.h.html">"llvm/CodeGen/GlobalISel/GISelKnownBits.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelectorImpl.h.html">"llvm/CodeGen/GlobalISel/InstructionSelectorImpl.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html">"llvm/CodeGen/GlobalISel/MIPatternMatch.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html">"llvm/CodeGen/GlobalISel/MachineIRBuilder.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/IR/DiagnosticInfo.h.html">"llvm/IR/DiagnosticInfo.h"</a></u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "amdgpu-isel"</u></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="30">30</th><td><b>using</b> <b>namespace</b> <span class="namespace">MIPatternMatch</span>;</td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="AllowRiskySelect" title='AllowRiskySelect' data-type='cl::opt&lt;bool&gt;' data-ref="AllowRiskySelect" data-ref-filename="AllowRiskySelect">AllowRiskySelect</dfn><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a></td></tr>
<tr><th id="33">33</th><td>  <q>"amdgpu-global-isel-risky-select"</q>,</td></tr>
<tr><th id="34">34</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Allow GlobalISel to select cases that are likely to not work yet"</q>),</td></tr>
<tr><th id="35">35</th><td>  <span class="namespace">cl::</span><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_" data-ref-filename="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>),</td></tr>
<tr><th id="36">36</th><td>  <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::ReallyHidden" title='llvm::cl::ReallyHidden' data-ref="llvm::cl::ReallyHidden" data-ref-filename="llvm..cl..ReallyHidden">ReallyHidden</a>);</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/GET_GLOBALISEL_IMPL" data-ref="_M/GET_GLOBALISEL_IMPL">GET_GLOBALISEL_IMPL</dfn></u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/AMDGPUSubtarget" data-ref="_M/AMDGPUSubtarget">AMDGPUSubtarget</dfn> GCNSubtarget</u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../../build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc.html">"AMDGPUGenGlobalISel.inc"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#undef <a class="macro" href="#38" data-ref="_M/GET_GLOBALISEL_IMPL">GET_GLOBALISEL_IMPL</a></u></td></tr>
<tr><th id="42">42</th><td><u>#undef <a class="macro" href="#39" data-ref="_M/AMDGPUSubtarget">AMDGPUSubtarget</a></u></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZN4llvm25AMDGPUInstructionSelectorC1ERKNS_12GCNSubtargetERKNS_22AMDGPURegisterBankInfoERKNS_19AMDGPUTargetMachineE" title='llvm::AMDGPUInstructionSelector::AMDGPUInstructionSelector' data-ref="_ZN4llvm25AMDGPUInstructionSelectorC1ERKNS_12GCNSubtargetERKNS_22AMDGPURegisterBankInfoERKNS_19AMDGPUTargetMachineE" data-ref-filename="_ZN4llvm25AMDGPUInstructionSelectorC1ERKNS_12GCNSubtargetERKNS_22AMDGPURegisterBankInfoERKNS_19AMDGPUTargetMachineE">AMDGPUInstructionSelector</dfn>(</td></tr>
<tr><th id="45">45</th><td>    <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col4 decl" id="354STI" title='STI' data-type='const llvm::GCNSubtarget &amp;' data-ref="354STI" data-ref-filename="354STI">STI</dfn>, <em>const</em> <a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo" data-ref-filename="llvm..AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a> &amp;<dfn class="local col5 decl" id="355RBI" title='RBI' data-type='const llvm::AMDGPURegisterBankInfo &amp;' data-ref="355RBI" data-ref-filename="355RBI">RBI</dfn>,</td></tr>
<tr><th id="46">46</th><td>    <em>const</em> <a class="type" href="AMDGPUTargetMachine.h.html#llvm::AMDGPUTargetMachine" title='llvm::AMDGPUTargetMachine' data-ref="llvm::AMDGPUTargetMachine" data-ref-filename="llvm..AMDGPUTargetMachine">AMDGPUTargetMachine</a> &amp;<dfn class="local col6 decl" id="356TM" title='TM' data-type='const llvm::AMDGPUTargetMachine &amp;' data-ref="356TM" data-ref-filename="356TM">TM</dfn>)</td></tr>
<tr><th id="47">47</th><td>    : <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a><a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#_ZN4llvm19InstructionSelectorC1Ev" title='llvm::InstructionSelector::InstructionSelector' data-ref="_ZN4llvm19InstructionSelectorC1Ev" data-ref-filename="_ZN4llvm19InstructionSelectorC1Ev">(</a>), <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>(*<a class="local col4 ref" href="#354STI" title='STI' data-ref="354STI" data-ref-filename="354STI">STI</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>()),</td></tr>
<tr><th id="48">48</th><td>      <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>(*<a class="local col4 ref" href="#354STI" title='STI' data-ref="354STI" data-ref-filename="354STI">STI</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" title='llvm::GCNSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv">getRegisterInfo</a>()), <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>(<a class="local col5 ref" href="#355RBI" title='RBI' data-ref="355RBI" data-ref-filename="355RBI">RBI</a>), <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TM" title='llvm::AMDGPUInstructionSelector::TM' data-ref="llvm::AMDGPUInstructionSelector::TM" data-ref-filename="llvm..AMDGPUInstructionSelector..TM">TM</a>(<a class="local col6 ref" href="#356TM" title='TM' data-ref="356TM" data-ref-filename="356TM">TM</a>),</td></tr>
<tr><th id="49">49</th><td>      <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::STI" title='llvm::AMDGPUInstructionSelector::STI' data-ref="llvm::AMDGPUInstructionSelector::STI" data-ref-filename="llvm..AMDGPUInstructionSelector..STI">STI</a>(<a class="local col4 ref" href="#354STI" title='STI' data-ref="354STI" data-ref-filename="354STI">STI</a>),</td></tr>
<tr><th id="50">50</th><td>      <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::EnableLateStructurizeCFG" title='llvm::AMDGPUInstructionSelector::EnableLateStructurizeCFG' data-ref="llvm::AMDGPUInstructionSelector::EnableLateStructurizeCFG" data-ref-filename="llvm..AMDGPUInstructionSelector..EnableLateStructurizeCFG">EnableLateStructurizeCFG</a>(<a class="type" href="AMDGPUTargetMachine.h.html#llvm::AMDGPUTargetMachine" title='llvm::AMDGPUTargetMachine' data-ref="llvm::AMDGPUTargetMachine" data-ref-filename="llvm..AMDGPUTargetMachine">AMDGPUTargetMachine</a>::<a class="ref" href="AMDGPUTargetMachine.h.html#llvm::AMDGPUTargetMachine::EnableLateStructurizeCFG" title='llvm::AMDGPUTargetMachine::EnableLateStructurizeCFG' data-ref="llvm::AMDGPUTargetMachine::EnableLateStructurizeCFG" data-ref-filename="llvm..AMDGPUTargetMachine..EnableLateStructurizeCFG">EnableLateStructurizeCFG</a>),</td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/GET_GLOBALISEL_PREDICATES_INIT" data-ref="_M/GET_GLOBALISEL_PREDICATES_INIT">GET_GLOBALISEL_PREDICATES_INIT</dfn></u></td></tr>
<tr><th id="52">52</th><td><u>#include <a href="../../../../build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc.html">"AMDGPUGenGlobalISel.inc"</a></u></td></tr>
<tr><th id="53">53</th><td><u>#undef <a class="macro" href="#51" data-ref="_M/GET_GLOBALISEL_PREDICATES_INIT">GET_GLOBALISEL_PREDICATES_INIT</a></u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/GET_GLOBALISEL_TEMPORARIES_INIT" data-ref="_M/GET_GLOBALISEL_TEMPORARIES_INIT">GET_GLOBALISEL_TEMPORARIES_INIT</dfn></u></td></tr>
<tr><th id="55">55</th><td><u>#include <a href="../../../../build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc.html">"AMDGPUGenGlobalISel.inc"</a></u></td></tr>
<tr><th id="56">56</th><td><u>#undef <a class="macro" href="#54" data-ref="_M/GET_GLOBALISEL_TEMPORARIES_INIT">GET_GLOBALISEL_TEMPORARIES_INIT</a></u></td></tr>
<tr><th id="57">57</th><td>{</td></tr>
<tr><th id="58">58</th><td>}</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><em>const</em> <em>char</em> *<a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZN4llvm25AMDGPUInstructionSelector7getNameEv" title='llvm::AMDGPUInstructionSelector::getName' data-ref="_ZN4llvm25AMDGPUInstructionSelector7getNameEv" data-ref-filename="_ZN4llvm25AMDGPUInstructionSelector7getNameEv">getName</dfn>() { <b>return</b> <a class="macro" href="#27" title="&quot;amdgpu-isel&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>; }</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><em>void</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="virtual decl def fn" id="_ZN4llvm25AMDGPUInstructionSelector7setupMFERNS_15MachineFunctionERNS_14GISelKnownBitsERNS_15CodeGenCoverageE" title='llvm::AMDGPUInstructionSelector::setupMF' data-ref="_ZN4llvm25AMDGPUInstructionSelector7setupMFERNS_15MachineFunctionERNS_14GISelKnownBitsERNS_15CodeGenCoverageE" data-ref-filename="_ZN4llvm25AMDGPUInstructionSelector7setupMFERNS_15MachineFunctionERNS_14GISelKnownBitsERNS_15CodeGenCoverageE">setupMF</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="357MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="357MF" data-ref-filename="357MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/GISelKnownBits.h.html#llvm::GISelKnownBits" title='llvm::GISelKnownBits' data-ref="llvm::GISelKnownBits" data-ref-filename="llvm..GISelKnownBits">GISelKnownBits</a> &amp;<dfn class="local col8 decl" id="358KB" title='KB' data-type='llvm::GISelKnownBits &amp;' data-ref="358KB" data-ref-filename="358KB">KB</dfn>,</td></tr>
<tr><th id="63">63</th><td>                                        <a class="type" href="../../../include/llvm/Support/CodeGenCoverage.h.html#llvm::CodeGenCoverage" title='llvm::CodeGenCoverage' data-ref="llvm::CodeGenCoverage" data-ref-filename="llvm..CodeGenCoverage">CodeGenCoverage</a> &amp;<dfn class="local col9 decl" id="359CoverageInfo" title='CoverageInfo' data-type='llvm::CodeGenCoverage &amp;' data-ref="359CoverageInfo" data-ref-filename="359CoverageInfo">CoverageInfo</dfn>) {</td></tr>
<tr><th id="64">64</th><td>  <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a> = &amp;<a class="local col7 ref" href="#357MF" title='MF' data-ref="357MF" data-ref-filename="357MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="65">65</th><td>  <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::Subtarget" title='llvm::AMDGPUInstructionSelector::Subtarget' data-ref="llvm::AMDGPUInstructionSelector::Subtarget" data-ref-filename="llvm..AMDGPUInstructionSelector..Subtarget">Subtarget</a> = &amp;<a class="local col7 ref" href="#357MF" title='MF' data-ref="357MF" data-ref-filename="357MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="66">66</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#_ZN4llvm19InstructionSelector7setupMFERNS_15MachineFunctionERNS_14GISelKnownBitsERNS_15CodeGenCoverageE" title='llvm::InstructionSelector::setupMF' data-ref="_ZN4llvm19InstructionSelector7setupMFERNS_15MachineFunctionERNS_14GISelKnownBitsERNS_15CodeGenCoverageE" data-ref-filename="_ZN4llvm19InstructionSelector7setupMFERNS_15MachineFunctionERNS_14GISelKnownBitsERNS_15CodeGenCoverageE">setupMF</a>(<span class='refarg'><a class="local col7 ref" href="#357MF" title='MF' data-ref="357MF" data-ref-filename="357MF">MF</a></span>, <span class='refarg'><a class="local col8 ref" href="#358KB" title='KB' data-ref="358KB" data-ref-filename="358KB">KB</a></span>, <span class='refarg'><a class="local col9 ref" href="#359CoverageInfo" title='CoverageInfo' data-ref="359CoverageInfo" data-ref-filename="359CoverageInfo">CoverageInfo</a></span>);</td></tr>
<tr><th id="67">67</th><td>}</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector5isVCCENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::AMDGPUInstructionSelector::isVCC' data-ref="_ZNK4llvm25AMDGPUInstructionSelector5isVCCENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector5isVCCENS_8RegisterERKNS_19MachineRegisterInfoE">isVCC</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="360Reg" title='Reg' data-type='llvm::Register' data-ref="360Reg" data-ref-filename="360Reg">Reg</dfn>,</td></tr>
<tr><th id="70">70</th><td>                                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="361MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="361MRI" data-ref-filename="361MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="71">71</th><td>  <i>// The verifier is oblivious to s1 being a valid value for wavesize registers.</i></td></tr>
<tr><th id="72">72</th><td>  <b>if</b> (<a class="local col0 ref" href="#360Reg" title='Reg' data-ref="360Reg" data-ref-filename="360Reg">Reg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register10isPhysicalEv" title='llvm::Register::isPhysical' data-ref="_ZNK4llvm8Register10isPhysicalEv" data-ref-filename="_ZNK4llvm8Register10isPhysicalEv">isPhysical</a>())</td></tr>
<tr><th id="73">73</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td>  <em>auto</em> &amp;<dfn class="local col2 decl" id="362RegClassOrBank" title='RegClassOrBank' data-type='const llvm::PointerUnion&lt;const llvm::TargetRegisterClass *, const llvm::RegisterBank *&gt; &amp;' data-ref="362RegClassOrBank" data-ref-filename="362RegClassOrBank">RegClassOrBank</dfn> = <a class="local col1 ref" href="#361MRI" title='MRI' data-ref="361MRI" data-ref-filename="361MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20getRegClassOrRegBankENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClassOrRegBank' data-ref="_ZNK4llvm19MachineRegisterInfo20getRegClassOrRegBankENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo20getRegClassOrRegBankENS_8RegisterE">getRegClassOrRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#360Reg" title='Reg' data-ref="360Reg" data-ref-filename="360Reg">Reg</a>);</td></tr>
<tr><th id="76">76</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="363RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="363RC" data-ref-filename="363RC">RC</dfn> =</td></tr>
<tr><th id="77">77</th><td>      <a class="local col2 ref" href="#362RegClassOrBank" title='RegClassOrBank' data-ref="362RegClassOrBank" data-ref-filename="362RegClassOrBank">RegClassOrBank</a>.<a class="ref fn" href="../../../include/llvm/ADT/PointerUnion.h.html#_ZNK4llvm12PointerUnion8dyn_castEv" title='llvm::PointerUnion::dyn_cast' data-ref="_ZNK4llvm12PointerUnion8dyn_castEv" data-ref-filename="_ZNK4llvm12PointerUnion8dyn_castEv">dyn_cast</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a>*&gt;();</td></tr>
<tr><th id="78">78</th><td>  <b>if</b> (<a class="local col3 ref" href="#363RC" title='RC' data-ref="363RC" data-ref-filename="363RC">RC</a>) {</td></tr>
<tr><th id="79">79</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col4 decl" id="364Ty" title='Ty' data-type='const llvm::LLT' data-ref="364Ty" data-ref-filename="364Ty">Ty</dfn> = <a class="local col1 ref" href="#361MRI" title='MRI' data-ref="361MRI" data-ref-filename="361MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#360Reg" title='Reg' data-ref="360Reg" data-ref-filename="360Reg">Reg</a>);</td></tr>
<tr><th id="80">80</th><td>    <b>return</b> <a class="local col3 ref" href="#363RC" title='RC' data-ref="363RC" data-ref-filename="363RC">RC</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass15hasSuperClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSuperClassEq' data-ref="_ZNK4llvm19TargetRegisterClass15hasSuperClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass15hasSuperClassEqEPKS0_">hasSuperClassEq</a>(<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo9getBoolRCEv" title='llvm::SIRegisterInfo::getBoolRC' data-ref="_ZNK4llvm14SIRegisterInfo9getBoolRCEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo9getBoolRCEv">getBoolRC</a>()) &amp;&amp;</td></tr>
<tr><th id="81">81</th><td>           <a class="local col4 ref" href="#364Ty" title='Ty' data-ref="364Ty" data-ref-filename="364Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT7isValidEv" title='llvm::LLT::isValid' data-ref="_ZNK4llvm3LLT7isValidEv" data-ref-filename="_ZNK4llvm3LLT7isValidEv">isValid</a>() &amp;&amp; <a class="local col4 ref" href="#364Ty" title='Ty' data-ref="364Ty" data-ref-filename="364Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>1</var>;</td></tr>
<tr><th id="82">82</th><td>  }</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col5 decl" id="365RB" title='RB' data-type='const llvm::RegisterBank *' data-ref="365RB" data-ref-filename="365RB">RB</dfn> = <a class="local col2 ref" href="#362RegClassOrBank" title='RegClassOrBank' data-ref="362RegClassOrBank" data-ref-filename="362RegClassOrBank">RegClassOrBank</a>.<a class="ref fn" href="../../../include/llvm/ADT/PointerUnion.h.html#_ZNK4llvm12PointerUnion3getEv" title='llvm::PointerUnion::get' data-ref="_ZNK4llvm12PointerUnion3getEv" data-ref-filename="_ZNK4llvm12PointerUnion3getEv">get</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *&gt;();</td></tr>
<tr><th id="85">85</th><td>  <b>return</b> <a class="local col5 ref" href="#365RB" title='RB' data-ref="365RB" data-ref-filename="365RB">RB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBankID" title='llvm::AMDGPU::VCCRegBankID' data-ref="llvm::AMDGPU::VCCRegBankID" data-ref-filename="llvm..AMDGPU..VCCRegBankID">VCCRegBankID</a>;</td></tr>
<tr><th id="86">86</th><td>}</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector23constrainCopyLikeIntrinERNS_12MachineInstrEj" title='llvm::AMDGPUInstructionSelector::constrainCopyLikeIntrin' data-ref="_ZNK4llvm25AMDGPUInstructionSelector23constrainCopyLikeIntrinERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector23constrainCopyLikeIntrinERNS_12MachineInstrEj">constrainCopyLikeIntrin</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="366MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="366MI" data-ref-filename="366MI">MI</dfn>,</td></tr>
<tr><th id="89">89</th><td>                                                        <em>unsigned</em> <dfn class="local col7 decl" id="367NewOpc" title='NewOpc' data-type='unsigned int' data-ref="367NewOpc" data-ref-filename="367NewOpc">NewOpc</dfn>) <em>const</em> {</td></tr>
<tr><th id="90">90</th><td>  <a class="local col6 ref" href="#366MI" title='MI' data-ref="366MI" data-ref-filename="366MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#367NewOpc" title='NewOpc' data-ref="367NewOpc" data-ref-filename="367NewOpc">NewOpc</a>));</td></tr>
<tr><th id="91">91</th><td>  <a class="local col6 ref" href="#366MI" title='MI' data-ref="366MI" data-ref-filename="366MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>1</var>); <i>// Remove intrinsic ID.</i></td></tr>
<tr><th id="92">92</th><td>  <a class="local col6 ref" href="#366MI" title='MI' data-ref="366MI" data-ref-filename="366MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE">addOperand</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::MF" title='llvm::InstructionSelector::MF' data-ref="llvm::InstructionSelector::MF" data-ref-filename="llvm..InstructionSelector..MF">MF</a></span>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" data-ref-filename="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb">CreateReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC" title='llvm::AMDGPU::EXEC' data-ref="llvm::AMDGPU::EXEC" data-ref-filename="llvm..AMDGPU..EXEC">EXEC</a>, <b>false</b>, <b>true</b>));</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="368Dst" title='Dst' data-type='llvm::MachineOperand &amp;' data-ref="368Dst" data-ref-filename="368Dst">Dst</dfn> = <a class="local col6 ref" href="#366MI" title='MI' data-ref="366MI" data-ref-filename="366MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="95">95</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="369Src" title='Src' data-type='llvm::MachineOperand &amp;' data-ref="369Src" data-ref-filename="369Src">Src</dfn> = <a class="local col6 ref" href="#366MI" title='MI' data-ref="366MI" data-ref-filename="366MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td>  <i>// TODO: This should be legalized to s32 if needed</i></td></tr>
<tr><th id="98">98</th><td>  <b>if</b> (<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col8 ref" href="#368Dst" title='Dst' data-ref="368Dst" data-ref-filename="368Dst">Dst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>1</var>))</td></tr>
<tr><th id="99">99</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="370DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="370DstRC" data-ref-filename="370DstRC">DstRC</dfn></td></tr>
<tr><th id="102">102</th><td>    = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>.<a class="virtual ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE" title='llvm::SIRegisterInfo::getConstrainedRegClassForOperand' data-ref="_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE">getConstrainedRegClassForOperand</a>(<a class="local col8 ref" href="#368Dst" title='Dst' data-ref="368Dst" data-ref-filename="368Dst">Dst</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>);</td></tr>
<tr><th id="103">103</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="371SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="371SrcRC" data-ref-filename="371SrcRC">SrcRC</dfn></td></tr>
<tr><th id="104">104</th><td>    = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>.<a class="virtual ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE" title='llvm::SIRegisterInfo::getConstrainedRegClassForOperand' data-ref="_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE">getConstrainedRegClassForOperand</a>(<a class="local col9 ref" href="#369Src" title='Src' data-ref="369Src" data-ref-filename="369Src">Src</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>);</td></tr>
<tr><th id="105">105</th><td>  <b>if</b> (!<a class="local col0 ref" href="#370DstRC" title='DstRC' data-ref="370DstRC" data-ref-filename="370DstRC">DstRC</a> || <a class="local col0 ref" href="#370DstRC" title='DstRC' data-ref="370DstRC" data-ref-filename="370DstRC">DstRC</a> != <a class="local col1 ref" href="#371SrcRC" title='SrcRC' data-ref="371SrcRC" data-ref-filename="371SrcRC">SrcRC</a>)</td></tr>
<tr><th id="106">106</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td>  <b>return</b> <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="local col8 ref" href="#368Dst" title='Dst' data-ref="368Dst" data-ref-filename="368Dst">Dst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), *<a class="local col0 ref" href="#370DstRC" title='DstRC' data-ref="370DstRC" data-ref-filename="370DstRC">DstRC</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>) &amp;&amp;</td></tr>
<tr><th id="109">109</th><td>         <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="local col9 ref" href="#369Src" title='Src' data-ref="369Src" data-ref-filename="369Src">Src</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), *<a class="local col1 ref" href="#371SrcRC" title='SrcRC' data-ref="371SrcRC" data-ref-filename="371SrcRC">SrcRC</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>);</td></tr>
<tr><th id="110">110</th><td>}</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector10selectCOPYERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectCOPY' data-ref="_ZNK4llvm25AMDGPUInstructionSelector10selectCOPYERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector10selectCOPYERNS_12MachineInstrE">selectCOPY</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="372I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="372I" data-ref-filename="372I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="113">113</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col3 decl" id="373DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="373DL" data-ref-filename="373DL">DL</dfn> = <a class="local col2 ref" href="#372I" title='I' data-ref="372I" data-ref-filename="372I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="114">114</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="374BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="374BB" data-ref-filename="374BB">BB</dfn> = <a class="local col2 ref" href="#372I" title='I' data-ref="372I" data-ref-filename="372I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="115">115</th><td>  <a class="local col2 ref" href="#372I" title='I' data-ref="372I" data-ref-filename="372I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>));</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="375Src" title='Src' data-type='const llvm::MachineOperand &amp;' data-ref="375Src" data-ref-filename="375Src">Src</dfn> = <a class="local col2 ref" href="#372I" title='I' data-ref="372I" data-ref-filename="372I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="118">118</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="376Dst" title='Dst' data-type='llvm::MachineOperand &amp;' data-ref="376Dst" data-ref-filename="376Dst">Dst</dfn> = <a class="local col2 ref" href="#372I" title='I' data-ref="372I" data-ref-filename="372I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="119">119</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="377DstReg" title='DstReg' data-type='llvm::Register' data-ref="377DstReg" data-ref-filename="377DstReg">DstReg</dfn> = <a class="local col6 ref" href="#376Dst" title='Dst' data-ref="376Dst" data-ref-filename="376Dst">Dst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="120">120</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="378SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="378SrcReg" data-ref-filename="378SrcReg">SrcReg</dfn> = <a class="local col5 ref" href="#375Src" title='Src' data-ref="375Src" data-ref-filename="375Src">Src</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>  <b>if</b> (<a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector5isVCCENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::AMDGPUInstructionSelector::isVCC' data-ref="_ZNK4llvm25AMDGPUInstructionSelector5isVCCENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector5isVCCENS_8RegisterERKNS_19MachineRegisterInfoE">isVCC</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#377DstReg" title='DstReg' data-ref="377DstReg" data-ref-filename="377DstReg">DstReg</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>)) {</td></tr>
<tr><th id="123">123</th><td>    <b>if</b> (<a class="local col8 ref" href="#378SrcReg" title='SrcReg' data-ref="378SrcReg" data-ref-filename="378SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SCC" title='llvm::AMDGPU::SCC' data-ref="llvm::AMDGPU::SCC" data-ref-filename="llvm..AMDGPU..SCC">SCC</a>) {</td></tr>
<tr><th id="124">124</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="379RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="379RC" data-ref-filename="379RC">RC</dfn></td></tr>
<tr><th id="125">125</th><td>        = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>.<a class="virtual ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE" title='llvm::SIRegisterInfo::getConstrainedRegClassForOperand' data-ref="_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE">getConstrainedRegClassForOperand</a>(<a class="local col6 ref" href="#376Dst" title='Dst' data-ref="376Dst" data-ref-filename="376Dst">Dst</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>);</td></tr>
<tr><th id="126">126</th><td>      <b>if</b> (!<a class="local col9 ref" href="#379RC" title='RC' data-ref="379RC" data-ref-filename="379RC">RC</a>)</td></tr>
<tr><th id="127">127</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="128">128</th><td>      <b>return</b> <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#377DstReg" title='DstReg' data-ref="377DstReg" data-ref-filename="377DstReg">DstReg</a>, *<a class="local col9 ref" href="#379RC" title='RC' data-ref="379RC" data-ref-filename="379RC">RC</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>);</td></tr>
<tr><th id="129">129</th><td>    }</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td>    <b>if</b> (!<a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector5isVCCENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::AMDGPUInstructionSelector::isVCC' data-ref="_ZNK4llvm25AMDGPUInstructionSelector5isVCCENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector5isVCCENS_8RegisterERKNS_19MachineRegisterInfoE">isVCC</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#378SrcReg" title='SrcReg' data-ref="378SrcReg" data-ref-filename="378SrcReg">SrcReg</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>)) {</td></tr>
<tr><th id="132">132</th><td>      <i>// TODO: Should probably leave the copy and let copyPhysReg expand it.</i></td></tr>
<tr><th id="133">133</th><td>      <b>if</b> (!<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#377DstReg" title='DstReg' data-ref="377DstReg" data-ref-filename="377DstReg">DstReg</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo9getBoolRCEv" title='llvm::SIRegisterInfo::getBoolRC' data-ref="_ZNK4llvm14SIRegisterInfo9getBoolRCEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo9getBoolRCEv">getBoolRC</a>(), <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>))</td></tr>
<tr><th id="134">134</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="380SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="380SrcRC" data-ref-filename="380SrcRC">SrcRC</dfn></td></tr>
<tr><th id="137">137</th><td>        = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>.<a class="virtual ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE" title='llvm::SIRegisterInfo::getConstrainedRegClassForOperand' data-ref="_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE">getConstrainedRegClassForOperand</a>(<a class="local col5 ref" href="#375Src" title='Src' data-ref="375Src" data-ref-filename="375Src">Src</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>);</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="381MaskedReg" title='MaskedReg' data-type='llvm::Register' data-ref="381MaskedReg" data-ref-filename="381MaskedReg">MaskedReg</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col0 ref" href="#380SrcRC" title='SrcRC' data-ref="380SrcRC" data-ref-filename="380SrcRC">SrcRC</a>);</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td>      <i>// We can't trust the high bits at this point, so clear them.</i></td></tr>
<tr><th id="142">142</th><td><i></i></td></tr>
<tr><th id="143">143</th><td><i>      // TODO: Skip masking high bits if def is known boolean.</i></td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="382AndOpc" title='AndOpc' data-type='unsigned int' data-ref="382AndOpc" data-ref-filename="382AndOpc">AndOpc</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="local col0 ref" href="#380SrcRC" title='SrcRC' data-ref="380SrcRC" data-ref-filename="380SrcRC">SrcRC</a>) ?</td></tr>
<tr><th id="146">146</th><td>        <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_AND_B32" title='llvm::AMDGPU::S_AND_B32' data-ref="llvm::AMDGPU::S_AND_B32" data-ref-filename="llvm..AMDGPU..S_AND_B32">S_AND_B32</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_AND_B32_e32" title='llvm::AMDGPU::V_AND_B32_e32' data-ref="llvm::AMDGPU::V_AND_B32_e32" data-ref-filename="llvm..AMDGPU..V_AND_B32_e32">V_AND_B32_e32</a>;</td></tr>
<tr><th id="147">147</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col4 ref" href="#374BB" title='BB' data-ref="374BB" data-ref-filename="374BB">BB</a></span>, &amp;<a class="local col2 ref" href="#372I" title='I' data-ref="372I" data-ref-filename="372I">I</a>, <a class="local col3 ref" href="#373DL" title='DL' data-ref="373DL" data-ref-filename="373DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#382AndOpc" title='AndOpc' data-ref="382AndOpc" data-ref-filename="382AndOpc">AndOpc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#381MaskedReg" title='MaskedReg' data-ref="381MaskedReg" data-ref-filename="381MaskedReg">MaskedReg</a>)</td></tr>
<tr><th id="148">148</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>1</var>)</td></tr>
<tr><th id="149">149</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#378SrcReg" title='SrcReg' data-ref="378SrcReg" data-ref-filename="378SrcReg">SrcReg</a>);</td></tr>
<tr><th id="150">150</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col4 ref" href="#374BB" title='BB' data-ref="374BB" data-ref-filename="374BB">BB</a></span>, &amp;<a class="local col2 ref" href="#372I" title='I' data-ref="372I" data-ref-filename="372I">I</a>, <a class="local col3 ref" href="#373DL" title='DL' data-ref="373DL" data-ref-filename="373DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMP_NE_U32_e64" title='llvm::AMDGPU::V_CMP_NE_U32_e64' data-ref="llvm::AMDGPU::V_CMP_NE_U32_e64" data-ref-filename="llvm..AMDGPU..V_CMP_NE_U32_e64">V_CMP_NE_U32_e64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#377DstReg" title='DstReg' data-ref="377DstReg" data-ref-filename="377DstReg">DstReg</a>)</td></tr>
<tr><th id="151">151</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="152">152</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#381MaskedReg" title='MaskedReg' data-ref="381MaskedReg" data-ref-filename="381MaskedReg">MaskedReg</a>);</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td>      <b>if</b> (!<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo17getRegClassOrNullENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClassOrNull' data-ref="_ZNK4llvm19MachineRegisterInfo17getRegClassOrNullENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo17getRegClassOrNullENS_8RegisterE">getRegClassOrNull</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#378SrcReg" title='SrcReg' data-ref="378SrcReg" data-ref-filename="378SrcReg">SrcReg</a>))</td></tr>
<tr><th id="155">155</th><td>        <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE" title='llvm::MachineRegisterInfo::setRegClass' data-ref="_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE">setRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#378SrcReg" title='SrcReg' data-ref="378SrcReg" data-ref-filename="378SrcReg">SrcReg</a>, <a class="local col0 ref" href="#380SrcRC" title='SrcRC' data-ref="380SrcRC" data-ref-filename="380SrcRC">SrcRC</a>);</td></tr>
<tr><th id="156">156</th><td>      <a class="local col2 ref" href="#372I" title='I' data-ref="372I" data-ref-filename="372I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="157">157</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="158">158</th><td>    }</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="383RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="383RC" data-ref-filename="383RC">RC</dfn> =</td></tr>
<tr><th id="161">161</th><td>      <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>.<a class="virtual ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE" title='llvm::SIRegisterInfo::getConstrainedRegClassForOperand' data-ref="_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE">getConstrainedRegClassForOperand</a>(<a class="local col6 ref" href="#376Dst" title='Dst' data-ref="376Dst" data-ref-filename="376Dst">Dst</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>);</td></tr>
<tr><th id="162">162</th><td>    <b>if</b> (<a class="local col3 ref" href="#383RC" title='RC' data-ref="383RC" data-ref-filename="383RC">RC</a> &amp;&amp; !<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#377DstReg" title='DstReg' data-ref="377DstReg" data-ref-filename="377DstReg">DstReg</a>, *<a class="local col3 ref" href="#383RC" title='RC' data-ref="383RC" data-ref-filename="383RC">RC</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>))</td></tr>
<tr><th id="163">163</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="166">166</th><td>  }</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="384MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="384MO" data-ref-filename="384MO">MO</dfn> : <a class="local col2 ref" href="#372I" title='I' data-ref="372I" data-ref-filename="372I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv" data-ref-filename="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="169">169</th><td>    <b>if</b> (<a class="local col4 ref" href="#384MO" title='MO' data-ref="384MO" data-ref-filename="384MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register10isPhysicalEv" title='llvm::Register::isPhysical' data-ref="_ZNK4llvm8Register10isPhysicalEv" data-ref-filename="_ZNK4llvm8Register10isPhysicalEv">isPhysical</a>())</td></tr>
<tr><th id="170">170</th><td>      <b>continue</b>;</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="385RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="385RC" data-ref-filename="385RC">RC</dfn> =</td></tr>
<tr><th id="173">173</th><td>            <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>.<a class="virtual ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE" title='llvm::SIRegisterInfo::getConstrainedRegClassForOperand' data-ref="_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE">getConstrainedRegClassForOperand</a>(<a class="local col4 ref" href="#384MO" title='MO' data-ref="384MO" data-ref-filename="384MO">MO</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>);</td></tr>
<tr><th id="174">174</th><td>    <b>if</b> (!<a class="local col5 ref" href="#385RC" title='RC' data-ref="385RC" data-ref-filename="385RC">RC</a>)</td></tr>
<tr><th id="175">175</th><td>      <b>continue</b>;</td></tr>
<tr><th id="176">176</th><td>    <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="local col4 ref" href="#384MO" title='MO' data-ref="384MO" data-ref-filename="384MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), *<a class="local col5 ref" href="#385RC" title='RC' data-ref="385RC" data-ref-filename="385RC">RC</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>);</td></tr>
<tr><th id="177">177</th><td>  }</td></tr>
<tr><th id="178">178</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="179">179</th><td>}</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector9selectPHIERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectPHI' data-ref="_ZNK4llvm25AMDGPUInstructionSelector9selectPHIERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector9selectPHIERNS_12MachineInstrE">selectPHI</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="386I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="386I" data-ref-filename="386I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="182">182</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="387DefReg" title='DefReg' data-type='const llvm::Register' data-ref="387DefReg" data-ref-filename="387DefReg">DefReg</dfn> = <a class="local col6 ref" href="#386I" title='I' data-ref="386I" data-ref-filename="386I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="183">183</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col8 decl" id="388DefTy" title='DefTy' data-type='const llvm::LLT' data-ref="388DefTy" data-ref-filename="388DefTy">DefTy</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#387DefReg" title='DefReg' data-ref="387DefReg" data-ref-filename="387DefReg">DefReg</a>);</td></tr>
<tr><th id="184">184</th><td>  <b>if</b> (<a class="local col8 ref" href="#388DefTy" title='DefTy' data-ref="388DefTy" data-ref-filename="388DefTy">DefTy</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>1</var>)) {</td></tr>
<tr><th id="185">185</th><td>    <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#AllowRiskySelect" title='AllowRiskySelect' data-use='m' data-ref="AllowRiskySelect" data-ref-filename="AllowRiskySelect">AllowRiskySelect</a>) {</td></tr>
<tr><th id="186">186</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Skipping risky boolean phi\n"</q>);</td></tr>
<tr><th id="187">187</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="188">188</th><td>    }</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Selecting risky boolean phi\n"</q>);</td></tr>
<tr><th id="191">191</th><td>  }</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td>  <i>// TODO: Verify this doesn't have insane operands (i.e. VGPR to SGPR copy)</i></td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td>  <em>const</em> <a class="typedef" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::RegClassOrRegBank" title='llvm::RegClassOrRegBank' data-type='PointerUnion&lt;const llvm::TargetRegisterClass *, const llvm::RegisterBank *&gt;' data-ref="llvm::RegClassOrRegBank" data-ref-filename="llvm..RegClassOrRegBank">RegClassOrRegBank</a> &amp;<dfn class="local col9 decl" id="389RegClassOrBank" title='RegClassOrBank' data-type='const llvm::RegClassOrRegBank &amp;' data-ref="389RegClassOrBank" data-ref-filename="389RegClassOrBank">RegClassOrBank</dfn> =</td></tr>
<tr><th id="196">196</th><td>    <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20getRegClassOrRegBankENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClassOrRegBank' data-ref="_ZNK4llvm19MachineRegisterInfo20getRegClassOrRegBankENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo20getRegClassOrRegBankENS_8RegisterE">getRegClassOrRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#387DefReg" title='DefReg' data-ref="387DefReg" data-ref-filename="387DefReg">DefReg</a>);</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="390DefRC" title='DefRC' data-type='const llvm::TargetRegisterClass *' data-ref="390DefRC" data-ref-filename="390DefRC">DefRC</dfn></td></tr>
<tr><th id="199">199</th><td>    = <a class="local col9 ref" href="#389RegClassOrBank" title='RegClassOrBank' data-ref="389RegClassOrBank" data-ref-filename="389RegClassOrBank">RegClassOrBank</a>.<a class="ref fn" href="../../../include/llvm/ADT/PointerUnion.h.html#_ZNK4llvm12PointerUnion8dyn_castEv" title='llvm::PointerUnion::dyn_cast' data-ref="_ZNK4llvm12PointerUnion8dyn_castEv" data-ref-filename="_ZNK4llvm12PointerUnion8dyn_castEv">dyn_cast</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *&gt;();</td></tr>
<tr><th id="200">200</th><td>  <b>if</b> (!<a class="local col0 ref" href="#390DefRC" title='DefRC' data-ref="390DefRC" data-ref-filename="390DefRC">DefRC</a>) {</td></tr>
<tr><th id="201">201</th><td>    <b>if</b> (!<a class="local col8 ref" href="#388DefTy" title='DefTy' data-ref="388DefTy" data-ref-filename="388DefTy">DefTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT7isValidEv" title='llvm::LLT::isValid' data-ref="_ZNK4llvm3LLT7isValidEv" data-ref-filename="_ZNK4llvm3LLT7isValidEv">isValid</a>()) {</td></tr>
<tr><th id="202">202</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"PHI operand has no type, not a gvreg?\n"</q>);</td></tr>
<tr><th id="203">203</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="204">204</th><td>    }</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> &amp;<dfn class="local col1 decl" id="391RB" title='RB' data-type='const llvm::RegisterBank &amp;' data-ref="391RB" data-ref-filename="391RB">RB</dfn> = *<a class="local col9 ref" href="#389RegClassOrBank" title='RegClassOrBank' data-ref="389RegClassOrBank" data-ref-filename="389RegClassOrBank">RegClassOrBank</a>.<a class="ref fn" href="../../../include/llvm/ADT/PointerUnion.h.html#_ZNK4llvm12PointerUnion3getEv" title='llvm::PointerUnion::get' data-ref="_ZNK4llvm12PointerUnion3getEv" data-ref-filename="_ZNK4llvm12PointerUnion3getEv">get</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *&gt;();</td></tr>
<tr><th id="207">207</th><td>    <a class="local col0 ref" href="#390DefRC" title='DefRC' data-ref="390DefRC" data-ref-filename="390DefRC">DefRC</a> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo24getRegClassForTypeOnBankENS_3LLTERKNS_12RegisterBankERKNS_19MachineRegisterInfoE" title='llvm::SIRegisterInfo::getRegClassForTypeOnBank' data-ref="_ZNK4llvm14SIRegisterInfo24getRegClassForTypeOnBankENS_3LLTERKNS_12RegisterBankERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm14SIRegisterInfo24getRegClassForTypeOnBankENS_3LLTERKNS_12RegisterBankERKNS_19MachineRegisterInfoE">getRegClassForTypeOnBank</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#388DefTy" title='DefTy' data-ref="388DefTy" data-ref-filename="388DefTy">DefTy</a>, <a class="local col1 ref" href="#391RB" title='RB' data-ref="391RB" data-ref-filename="391RB">RB</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>);</td></tr>
<tr><th id="208">208</th><td>    <b>if</b> (!<a class="local col0 ref" href="#390DefRC" title='DefRC' data-ref="390DefRC" data-ref-filename="390DefRC">DefRC</a>) {</td></tr>
<tr><th id="209">209</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"PHI operand has unexpected size/bank\n"</q>);</td></tr>
<tr><th id="210">210</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="211">211</th><td>    }</td></tr>
<tr><th id="212">212</th><td>  }</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td>  <i>// TODO: Verify that all registers have the same bank</i></td></tr>
<tr><th id="215">215</th><td>  <a class="local col6 ref" href="#386I" title='I' data-ref="386I" data-ref-filename="386I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#29" title='llvm::TargetOpcode::PHI' data-ref="llvm::TargetOpcode::PHI" data-ref-filename="llvm..TargetOpcode..PHI">PHI</a>));</td></tr>
<tr><th id="216">216</th><td>  <b>return</b> <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#387DefReg" title='DefReg' data-ref="387DefReg" data-ref-filename="387DefReg">DefReg</a>, *<a class="local col0 ref" href="#390DefRC" title='DefRC' data-ref="390DefRC" data-ref-filename="390DefRC">DefRC</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>);</td></tr>
<tr><th id="217">217</th><td>}</td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a></td></tr>
<tr><th id="220">220</th><td><a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector15getSubOperand64ERNS_14MachineOperandERKNS_19TargetRegisterClassEj" title='llvm::AMDGPUInstructionSelector::getSubOperand64' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15getSubOperand64ERNS_14MachineOperandERKNS_19TargetRegisterClassEj" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15getSubOperand64ERNS_14MachineOperandERKNS_19TargetRegisterClassEj">getSubOperand64</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="392MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="392MO" data-ref-filename="392MO">MO</dfn>,</td></tr>
<tr><th id="221">221</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col3 decl" id="393SubRC" title='SubRC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="393SubRC" data-ref-filename="393SubRC">SubRC</dfn>,</td></tr>
<tr><th id="222">222</th><td>                                           <em>unsigned</em> <dfn class="local col4 decl" id="394SubIdx" title='SubIdx' data-type='unsigned int' data-ref="394SubIdx" data-ref-filename="394SubIdx">SubIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="395MI" title='MI' data-type='llvm::MachineInstr *' data-ref="395MI" data-ref-filename="395MI">MI</dfn> = <a class="local col2 ref" href="#392MO" title='MO' data-ref="392MO" data-ref-filename="392MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv" data-ref-filename="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="225">225</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="396BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="396BB" data-ref-filename="396BB">BB</dfn> = <a class="local col2 ref" href="#392MO" title='MO' data-ref="392MO" data-ref-filename="392MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv" data-ref-filename="_ZN4llvm14MachineOperand9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="226">226</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="397DstReg" title='DstReg' data-type='llvm::Register' data-ref="397DstReg" data-ref-filename="397DstReg">DstReg</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<a class="local col3 ref" href="#393SubRC" title='SubRC' data-ref="393SubRC" data-ref-filename="393SubRC">SubRC</a>);</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td>  <b>if</b> (<a class="local col2 ref" href="#392MO" title='MO' data-ref="392MO" data-ref-filename="392MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="229">229</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="398ComposedSubIdx" title='ComposedSubIdx' data-type='unsigned int' data-ref="398ComposedSubIdx" data-ref-filename="398ComposedSubIdx">ComposedSubIdx</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo20composeSubRegIndicesEjj" title='llvm::TargetRegisterInfo::composeSubRegIndices' data-ref="_ZNK4llvm18TargetRegisterInfo20composeSubRegIndicesEjj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo20composeSubRegIndicesEjj">composeSubRegIndices</a>(<a class="local col2 ref" href="#392MO" title='MO' data-ref="392MO" data-ref-filename="392MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>(), <a class="local col4 ref" href="#394SubIdx" title='SubIdx' data-ref="394SubIdx" data-ref-filename="394SubIdx">SubIdx</a>);</td></tr>
<tr><th id="230">230</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="399Reg" title='Reg' data-type='llvm::Register' data-ref="399Reg" data-ref-filename="399Reg">Reg</dfn> = <a class="local col2 ref" href="#392MO" title='MO' data-ref="392MO" data-ref-filename="392MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="231">231</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col6 ref" href="#396BB" title='BB' data-ref="396BB" data-ref-filename="396BB">BB</a></span>, <a class="local col5 ref" href="#395MI" title='MI' data-ref="395MI" data-ref-filename="395MI">MI</a>, <a class="local col5 ref" href="#395MI" title='MI' data-ref="395MI" data-ref-filename="395MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#397DstReg" title='DstReg' data-ref="397DstReg" data-ref-filename="397DstReg">DstReg</a>)</td></tr>
<tr><th id="232">232</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#399Reg" title='Reg' data-ref="399Reg" data-ref-filename="399Reg">Reg</a>, <var>0</var>, <a class="local col8 ref" href="#398ComposedSubIdx" title='ComposedSubIdx' data-ref="398ComposedSubIdx" data-ref-filename="398ComposedSubIdx">ComposedSubIdx</a>);</td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" data-ref-filename="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb">CreateReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#397DstReg" title='DstReg' data-ref="397DstReg" data-ref-filename="397DstReg">DstReg</a>, <a class="local col2 ref" href="#392MO" title='MO' data-ref="392MO" data-ref-filename="392MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>(), <a class="local col2 ref" href="#392MO" title='MO' data-ref="392MO" data-ref-filename="392MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv" data-ref-filename="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>(),</td></tr>
<tr><th id="235">235</th><td>                                     <a class="local col2 ref" href="#392MO" title='MO' data-ref="392MO" data-ref-filename="392MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>(), <a class="local col2 ref" href="#392MO" title='MO' data-ref="392MO" data-ref-filename="392MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv" data-ref-filename="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>(), <a class="local col2 ref" href="#392MO" title='MO' data-ref="392MO" data-ref-filename="392MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv" data-ref-filename="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>(),</td></tr>
<tr><th id="236">236</th><td>                                     <a class="local col2 ref" href="#392MO" title='MO' data-ref="392MO" data-ref-filename="392MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isEarlyClobberEv" title='llvm::MachineOperand::isEarlyClobber' data-ref="_ZNK4llvm14MachineOperand14isEarlyClobberEv" data-ref-filename="_ZNK4llvm14MachineOperand14isEarlyClobberEv">isEarlyClobber</a>(), <var>0</var>, <a class="local col2 ref" href="#392MO" title='MO' data-ref="392MO" data-ref-filename="392MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isDebugEv" title='llvm::MachineOperand::isDebug' data-ref="_ZNK4llvm14MachineOperand7isDebugEv" data-ref-filename="_ZNK4llvm14MachineOperand7isDebugEv">isDebug</a>(),</td></tr>
<tr><th id="237">237</th><td>                                     <a class="local col2 ref" href="#392MO" title='MO' data-ref="392MO" data-ref-filename="392MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isInternalReadEv" title='llvm::MachineOperand::isInternalRead' data-ref="_ZNK4llvm14MachineOperand14isInternalReadEv" data-ref-filename="_ZNK4llvm14MachineOperand14isInternalReadEv">isInternalRead</a>());</td></tr>
<tr><th id="238">238</th><td>  }</td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MO.isImm());</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a> <dfn class="local col0 decl" id="400Imm" title='Imm' data-type='llvm::APInt' data-ref="400Imm" data-ref-filename="400Imm">Imm</dfn><a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ejmb" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ejmb" data-ref-filename="_ZN4llvm5APIntC1Ejmb">(</a><var>64</var>, <a class="local col2 ref" href="#392MO" title='MO' data-ref="392MO" data-ref-filename="392MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td>  <b>switch</b> (<a class="local col4 ref" href="#394SubIdx" title='SubIdx' data-ref="394SubIdx" data-ref-filename="394SubIdx">SubIdx</a>) {</td></tr>
<tr><th id="245">245</th><td>  <b>default</b>:</td></tr>
<tr><th id="246">246</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"do not know to split immediate with this sub index."</q>);</td></tr>
<tr><th id="247">247</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>:</td></tr>
<tr><th id="248">248</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl" data-ref-filename="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<a class="local col0 ref" href="#400Imm" title='Imm' data-ref="400Imm" data-ref-filename="400Imm">Imm</a>.<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt9getLoBitsEj" title='llvm::APInt::getLoBits' data-ref="_ZNK4llvm5APInt9getLoBitsEj" data-ref-filename="_ZNK4llvm5APInt9getLoBitsEj">getLoBits</a>(<var>32</var>).<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getSExtValueEv" title='llvm::APInt::getSExtValue' data-ref="_ZNK4llvm5APInt12getSExtValueEv" data-ref-filename="_ZNK4llvm5APInt12getSExtValueEv">getSExtValue</a>());</td></tr>
<tr><th id="249">249</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub1" title='llvm::AMDGPU::sub1' data-ref="llvm::AMDGPU::sub1" data-ref-filename="llvm..AMDGPU..sub1">sub1</a>:</td></tr>
<tr><th id="250">250</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl" data-ref-filename="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<a class="local col0 ref" href="#400Imm" title='Imm' data-ref="400Imm" data-ref-filename="400Imm">Imm</a>.<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt9getHiBitsEj" title='llvm::APInt::getHiBits' data-ref="_ZNK4llvm5APInt9getHiBitsEj" data-ref-filename="_ZNK4llvm5APInt9getHiBitsEj">getHiBits</a>(<var>32</var>).<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getSExtValueEv" title='llvm::APInt::getSExtValue' data-ref="_ZNK4llvm5APInt12getSExtValueEv" data-ref-filename="_ZNK4llvm5APInt12getSExtValueEv">getSExtValue</a>());</td></tr>
<tr><th id="251">251</th><td>  }</td></tr>
<tr><th id="252">252</th><td>}</td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL19getLogicalBitOpcodejb" title='getLogicalBitOpcode' data-type='unsigned int getLogicalBitOpcode(unsigned int Opc, bool Is64)' data-ref="_ZL19getLogicalBitOpcodejb" data-ref-filename="_ZL19getLogicalBitOpcodejb">getLogicalBitOpcode</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="401Opc" title='Opc' data-type='unsigned int' data-ref="401Opc" data-ref-filename="401Opc">Opc</dfn>, <em>bool</em> <dfn class="local col2 decl" id="402Is64" title='Is64' data-type='bool' data-ref="402Is64" data-ref-filename="402Is64">Is64</dfn>) {</td></tr>
<tr><th id="255">255</th><td>  <b>switch</b> (<a class="local col1 ref" href="#401Opc" title='Opc' data-ref="401Opc" data-ref-filename="401Opc">Opc</a>) {</td></tr>
<tr><th id="256">256</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AND" title='llvm::AMDGPU::G_AND' data-ref="llvm::AMDGPU::G_AND" data-ref-filename="llvm..AMDGPU..G_AND">G_AND</a>:</td></tr>
<tr><th id="257">257</th><td>    <b>return</b> <a class="local col2 ref" href="#402Is64" title='Is64' data-ref="402Is64" data-ref-filename="402Is64">Is64</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_AND_B64" title='llvm::AMDGPU::S_AND_B64' data-ref="llvm::AMDGPU::S_AND_B64" data-ref-filename="llvm..AMDGPU..S_AND_B64">S_AND_B64</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_AND_B32" title='llvm::AMDGPU::S_AND_B32' data-ref="llvm::AMDGPU::S_AND_B32" data-ref-filename="llvm..AMDGPU..S_AND_B32">S_AND_B32</a>;</td></tr>
<tr><th id="258">258</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_OR" title='llvm::AMDGPU::G_OR' data-ref="llvm::AMDGPU::G_OR" data-ref-filename="llvm..AMDGPU..G_OR">G_OR</a>:</td></tr>
<tr><th id="259">259</th><td>    <b>return</b> <a class="local col2 ref" href="#402Is64" title='Is64' data-ref="402Is64" data-ref-filename="402Is64">Is64</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_OR_B64" title='llvm::AMDGPU::S_OR_B64' data-ref="llvm::AMDGPU::S_OR_B64" data-ref-filename="llvm..AMDGPU..S_OR_B64">S_OR_B64</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_OR_B32" title='llvm::AMDGPU::S_OR_B32' data-ref="llvm::AMDGPU::S_OR_B32" data-ref-filename="llvm..AMDGPU..S_OR_B32">S_OR_B32</a>;</td></tr>
<tr><th id="260">260</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_XOR" title='llvm::AMDGPU::G_XOR' data-ref="llvm::AMDGPU::G_XOR" data-ref-filename="llvm..AMDGPU..G_XOR">G_XOR</a>:</td></tr>
<tr><th id="261">261</th><td>    <b>return</b> <a class="local col2 ref" href="#402Is64" title='Is64' data-ref="402Is64" data-ref-filename="402Is64">Is64</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_XOR_B64" title='llvm::AMDGPU::S_XOR_B64' data-ref="llvm::AMDGPU::S_XOR_B64" data-ref-filename="llvm..AMDGPU..S_XOR_B64">S_XOR_B64</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_XOR_B32" title='llvm::AMDGPU::S_XOR_B32' data-ref="llvm::AMDGPU::S_XOR_B32" data-ref-filename="llvm..AMDGPU..S_XOR_B32">S_XOR_B32</a>;</td></tr>
<tr><th id="262">262</th><td>  <b>default</b>:</td></tr>
<tr><th id="263">263</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"not a bit op"</q>);</td></tr>
<tr><th id="264">264</th><td>  }</td></tr>
<tr><th id="265">265</th><td>}</td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector18selectG_AND_OR_XORERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_AND_OR_XOR' data-ref="_ZNK4llvm25AMDGPUInstructionSelector18selectG_AND_OR_XORERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector18selectG_AND_OR_XORERNS_12MachineInstrE">selectG_AND_OR_XOR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="403I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="403I" data-ref-filename="403I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="268">268</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="404DstReg" title='DstReg' data-type='llvm::Register' data-ref="404DstReg" data-ref-filename="404DstReg">DstReg</dfn> = <a class="local col3 ref" href="#403I" title='I' data-ref="403I" data-ref-filename="403I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="269">269</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="405Size" title='Size' data-type='unsigned int' data-ref="405Size" data-ref-filename="405Size">Size</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getSizeInBits' data-ref="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSizeInBits</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#404DstReg" title='DstReg' data-ref="404DstReg" data-ref-filename="404DstReg">DstReg</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>);</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col6 decl" id="406DstRB" title='DstRB' data-type='const llvm::RegisterBank *' data-ref="406DstRB" data-ref-filename="406DstRB">DstRB</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#404DstReg" title='DstReg' data-ref="404DstReg" data-ref-filename="404DstReg">DstReg</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>);</td></tr>
<tr><th id="272">272</th><td>  <b>if</b> (<a class="local col6 ref" href="#406DstRB" title='DstRB' data-ref="406DstRB" data-ref-filename="406DstRB">DstRB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() != <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a> &amp;&amp;</td></tr>
<tr><th id="273">273</th><td>      <a class="local col6 ref" href="#406DstRB" title='DstRB' data-ref="406DstRB" data-ref-filename="406DstRB">DstRB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() != <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBankID" title='llvm::AMDGPU::VCCRegBankID' data-ref="llvm::AMDGPU::VCCRegBankID" data-ref-filename="llvm..AMDGPU..VCCRegBankID">VCCRegBankID</a>)</td></tr>
<tr><th id="274">274</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td>  <em>bool</em> <dfn class="local col7 decl" id="407Is64" title='Is64' data-type='bool' data-ref="407Is64" data-ref-filename="407Is64">Is64</dfn> = <a class="local col5 ref" href="#405Size" title='Size' data-ref="405Size" data-ref-filename="405Size">Size</a> &gt; <var>32</var> || (<a class="local col6 ref" href="#406DstRB" title='DstRB' data-ref="406DstRB" data-ref-filename="406DstRB">DstRB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBankID" title='llvm::AMDGPU::VCCRegBankID' data-ref="llvm::AMDGPU::VCCRegBankID" data-ref-filename="llvm..AMDGPU..VCCRegBankID">VCCRegBankID</a> &amp;&amp;</td></tr>
<tr><th id="277">277</th><td>                            <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::STI" title='llvm::AMDGPUInstructionSelector::STI' data-ref="llvm::AMDGPUInstructionSelector::STI" data-ref-filename="llvm..AMDGPUInstructionSelector..STI">STI</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave64Ev" title='llvm::GCNSubtarget::isWave64' data-ref="_ZNK4llvm12GCNSubtarget8isWave64Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave64Ev">isWave64</a>());</td></tr>
<tr><th id="278">278</th><td>  <a class="local col3 ref" href="#403I" title='I' data-ref="403I" data-ref-filename="403I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="tu ref fn" href="#_ZL19getLogicalBitOpcodejb" title='getLogicalBitOpcode' data-use='c' data-ref="_ZL19getLogicalBitOpcodejb" data-ref-filename="_ZL19getLogicalBitOpcodejb">getLogicalBitOpcode</a>(<a class="local col3 ref" href="#403I" title='I' data-ref="403I" data-ref-filename="403I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <a class="local col7 ref" href="#407Is64" title='Is64' data-ref="407Is64" data-ref-filename="407Is64">Is64</a>)));</td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td>  <i>// Dead implicit-def of scc</i></td></tr>
<tr><th id="281">281</th><td>  <a class="local col3 ref" href="#403I" title='I' data-ref="403I" data-ref-filename="403I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" data-ref-filename="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb">CreateReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SCC" title='llvm::AMDGPU::SCC' data-ref="llvm::AMDGPU::SCC" data-ref-filename="llvm..AMDGPU..SCC">SCC</a>, <b>true</b>, <i>// isDef</i></td></tr>
<tr><th id="282">282</th><td>                                         <b>true</b>, <i>// isImp</i></td></tr>
<tr><th id="283">283</th><td>                                         <b>false</b>, <i>// isKill</i></td></tr>
<tr><th id="284">284</th><td>                                         <b>true</b>)); <i>// isDead</i></td></tr>
<tr><th id="285">285</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'><a class="local col3 ref" href="#403I" title='I' data-ref="403I" data-ref-filename="403I">I</a></span>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="286">286</th><td>}</td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector15selectG_ADD_SUBERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_ADD_SUB' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15selectG_ADD_SUBERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15selectG_ADD_SUBERNS_12MachineInstrE">selectG_ADD_SUB</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="408I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="408I" data-ref-filename="408I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="289">289</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="409BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="409BB" data-ref-filename="409BB">BB</dfn> = <a class="local col8 ref" href="#408I" title='I' data-ref="408I" data-ref-filename="408I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="290">290</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col0 decl" id="410MF" title='MF' data-type='llvm::MachineFunction *' data-ref="410MF" data-ref-filename="410MF">MF</dfn> = <a class="local col9 ref" href="#409BB" title='BB' data-ref="409BB" data-ref-filename="409BB">BB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="291">291</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="411DstReg" title='DstReg' data-type='llvm::Register' data-ref="411DstReg" data-ref-filename="411DstReg">DstReg</dfn> = <a class="local col8 ref" href="#408I" title='I' data-ref="408I" data-ref-filename="408I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="292">292</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col2 decl" id="412DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="412DL" data-ref-filename="412DL">DL</dfn> = <a class="local col8 ref" href="#408I" title='I' data-ref="408I" data-ref-filename="408I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="293">293</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col3 decl" id="413Ty" title='Ty' data-type='llvm::LLT' data-ref="413Ty" data-ref-filename="413Ty">Ty</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#411DstReg" title='DstReg' data-ref="411DstReg" data-ref-filename="411DstReg">DstReg</a>);</td></tr>
<tr><th id="294">294</th><td>  <b>if</b> (<a class="local col3 ref" href="#413Ty" title='Ty' data-ref="413Ty" data-ref-filename="413Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="295">295</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="414Size" title='Size' data-type='unsigned int' data-ref="414Size" data-ref-filename="414Size">Size</dfn> = <a class="local col3 ref" href="#413Ty" title='Ty' data-ref="413Ty" data-ref-filename="413Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="298">298</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col5 decl" id="415DstRB" title='DstRB' data-type='const llvm::RegisterBank *' data-ref="415DstRB" data-ref-filename="415DstRB">DstRB</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#411DstReg" title='DstReg' data-ref="411DstReg" data-ref-filename="411DstReg">DstReg</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>);</td></tr>
<tr><th id="299">299</th><td>  <em>const</em> <em>bool</em> <dfn class="local col6 decl" id="416IsSALU" title='IsSALU' data-type='const bool' data-ref="416IsSALU" data-ref-filename="416IsSALU">IsSALU</dfn> = <a class="local col5 ref" href="#415DstRB" title='DstRB' data-ref="415DstRB" data-ref-filename="415DstRB">DstRB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>;</td></tr>
<tr><th id="300">300</th><td>  <em>const</em> <em>bool</em> <dfn class="local col7 decl" id="417Sub" title='Sub' data-type='const bool' data-ref="417Sub" data-ref-filename="417Sub">Sub</dfn> = <a class="local col8 ref" href="#408I" title='I' data-ref="408I" data-ref-filename="408I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#221" title='llvm::TargetOpcode::G_SUB' data-ref="llvm::TargetOpcode::G_SUB" data-ref-filename="llvm..TargetOpcode..G_SUB">G_SUB</a>;</td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td>  <b>if</b> (<a class="local col4 ref" href="#414Size" title='Size' data-ref="414Size" data-ref-filename="414Size">Size</a> == <var>32</var>) {</td></tr>
<tr><th id="303">303</th><td>    <b>if</b> (<a class="local col6 ref" href="#416IsSALU" title='IsSALU' data-ref="416IsSALU" data-ref-filename="416IsSALU">IsSALU</a>) {</td></tr>
<tr><th id="304">304</th><td>      <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="418Opc" title='Opc' data-type='const unsigned int' data-ref="418Opc" data-ref-filename="418Opc">Opc</dfn> = <a class="local col7 ref" href="#417Sub" title='Sub' data-ref="417Sub" data-ref-filename="417Sub">Sub</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_SUB_U32" title='llvm::AMDGPU::S_SUB_U32' data-ref="llvm::AMDGPU::S_SUB_U32" data-ref-filename="llvm..AMDGPU..S_SUB_U32">S_SUB_U32</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ADD_U32" title='llvm::AMDGPU::S_ADD_U32' data-ref="llvm::AMDGPU::S_ADD_U32" data-ref-filename="llvm..AMDGPU..S_ADD_U32">S_ADD_U32</a>;</td></tr>
<tr><th id="305">305</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="419Add" title='Add' data-type='llvm::MachineInstr *' data-ref="419Add" data-ref-filename="419Add">Add</dfn> =</td></tr>
<tr><th id="306">306</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col9 ref" href="#409BB" title='BB' data-ref="409BB" data-ref-filename="409BB">BB</a></span>, &amp;<a class="local col8 ref" href="#408I" title='I' data-ref="408I" data-ref-filename="408I">I</a>, <a class="local col2 ref" href="#412DL" title='DL' data-ref="412DL" data-ref-filename="412DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#418Opc" title='Opc' data-ref="418Opc" data-ref-filename="418Opc">Opc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#411DstReg" title='DstReg' data-ref="411DstReg" data-ref-filename="411DstReg">DstReg</a>)</td></tr>
<tr><th id="307">307</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col8 ref" href="#408I" title='I' data-ref="408I" data-ref-filename="408I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>))</td></tr>
<tr><th id="308">308</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col8 ref" href="#408I" title='I' data-ref="408I" data-ref-filename="408I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="309">309</th><td>      <a class="local col8 ref" href="#408I" title='I' data-ref="408I" data-ref-filename="408I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="310">310</th><td>      <b>return</b> <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="local col9 ref" href="#419Add" title='Add' data-ref="419Add" data-ref-filename="419Add">Add</a></span>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="311">311</th><td>    }</td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td>    <b>if</b> (<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::STI" title='llvm::AMDGPUInstructionSelector::STI' data-ref="llvm::AMDGPUInstructionSelector::STI" data-ref-filename="llvm..AMDGPUInstructionSelector..STI">STI</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget13hasAddNoCarryEv" title='llvm::GCNSubtarget::hasAddNoCarry' data-ref="_ZNK4llvm12GCNSubtarget13hasAddNoCarryEv" data-ref-filename="_ZNK4llvm12GCNSubtarget13hasAddNoCarryEv">hasAddNoCarry</a>()) {</td></tr>
<tr><th id="314">314</th><td>      <em>const</em> <em>unsigned</em> <dfn class="local col0 decl" id="420Opc" title='Opc' data-type='const unsigned int' data-ref="420Opc" data-ref-filename="420Opc">Opc</dfn> = <a class="local col7 ref" href="#417Sub" title='Sub' data-ref="417Sub" data-ref-filename="417Sub">Sub</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_SUB_U32_e64" title='llvm::AMDGPU::V_SUB_U32_e64' data-ref="llvm::AMDGPU::V_SUB_U32_e64" data-ref-filename="llvm..AMDGPU..V_SUB_U32_e64">V_SUB_U32_e64</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_ADD_U32_e64" title='llvm::AMDGPU::V_ADD_U32_e64' data-ref="llvm::AMDGPU::V_ADD_U32_e64" data-ref-filename="llvm..AMDGPU..V_ADD_U32_e64">V_ADD_U32_e64</a>;</td></tr>
<tr><th id="315">315</th><td>      <a class="local col8 ref" href="#408I" title='I' data-ref="408I" data-ref-filename="408I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#420Opc" title='Opc' data-ref="420Opc" data-ref-filename="420Opc">Opc</a>));</td></tr>
<tr><th id="316">316</th><td>      <a class="local col8 ref" href="#408I" title='I' data-ref="408I" data-ref-filename="408I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE">addOperand</a>(<span class='refarg'>*<a class="local col0 ref" href="#410MF" title='MF' data-ref="410MF" data-ref-filename="410MF">MF</a></span>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl" data-ref-filename="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<var>0</var>));</td></tr>
<tr><th id="317">317</th><td>      <a class="local col8 ref" href="#408I" title='I' data-ref="408I" data-ref-filename="408I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE">addOperand</a>(<span class='refarg'>*<a class="local col0 ref" href="#410MF" title='MF' data-ref="410MF" data-ref-filename="410MF">MF</a></span>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" data-ref-filename="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb">CreateReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC" title='llvm::AMDGPU::EXEC' data-ref="llvm::AMDGPU::EXEC" data-ref-filename="llvm..AMDGPU..EXEC">EXEC</a>, <b>false</b>, <b>true</b>));</td></tr>
<tr><th id="318">318</th><td>      <b>return</b> <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'><a class="local col8 ref" href="#408I" title='I' data-ref="408I" data-ref-filename="408I">I</a></span>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="319">319</th><td>    }</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="421Opc" title='Opc' data-type='const unsigned int' data-ref="421Opc" data-ref-filename="421Opc">Opc</dfn> = <a class="local col7 ref" href="#417Sub" title='Sub' data-ref="417Sub" data-ref-filename="417Sub">Sub</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_SUB_CO_U32_e64" title='llvm::AMDGPU::V_SUB_CO_U32_e64' data-ref="llvm::AMDGPU::V_SUB_CO_U32_e64" data-ref-filename="llvm..AMDGPU..V_SUB_CO_U32_e64">V_SUB_CO_U32_e64</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_ADD_CO_U32_e64" title='llvm::AMDGPU::V_ADD_CO_U32_e64' data-ref="llvm::AMDGPU::V_ADD_CO_U32_e64" data-ref-filename="llvm..AMDGPU..V_ADD_CO_U32_e64">V_ADD_CO_U32_e64</a>;</td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="422UnusedCarry" title='UnusedCarry' data-type='llvm::Register' data-ref="422UnusedCarry" data-ref-filename="422UnusedCarry">UnusedCarry</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo19getWaveMaskRegClassEv" title='llvm::SIRegisterInfo::getWaveMaskRegClass' data-ref="_ZNK4llvm14SIRegisterInfo19getWaveMaskRegClassEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo19getWaveMaskRegClassEv">getWaveMaskRegClass</a>());</td></tr>
<tr><th id="324">324</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="423Add" title='Add' data-type='llvm::MachineInstr *' data-ref="423Add" data-ref-filename="423Add">Add</dfn></td></tr>
<tr><th id="325">325</th><td>      = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col9 ref" href="#409BB" title='BB' data-ref="409BB" data-ref-filename="409BB">BB</a></span>, &amp;<a class="local col8 ref" href="#408I" title='I' data-ref="408I" data-ref-filename="408I">I</a>, <a class="local col2 ref" href="#412DL" title='DL' data-ref="412DL" data-ref-filename="412DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#421Opc" title='Opc' data-ref="421Opc" data-ref-filename="421Opc">Opc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#411DstReg" title='DstReg' data-ref="411DstReg" data-ref-filename="411DstReg">DstReg</a>)</td></tr>
<tr><th id="326">326</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#422UnusedCarry" title='UnusedCarry' data-ref="422UnusedCarry" data-ref-filename="422UnusedCarry">UnusedCarry</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Dead" title='llvm::RegState::Dead' data-ref="llvm::RegState::Dead" data-ref-filename="llvm..RegState..Dead">Dead</a>)</td></tr>
<tr><th id="327">327</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col8 ref" href="#408I" title='I' data-ref="408I" data-ref-filename="408I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>))</td></tr>
<tr><th id="328">328</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col8 ref" href="#408I" title='I' data-ref="408I" data-ref-filename="408I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>))</td></tr>
<tr><th id="329">329</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="330">330</th><td>    <a class="local col8 ref" href="#408I" title='I' data-ref="408I" data-ref-filename="408I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="331">331</th><td>    <b>return</b> <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="local col3 ref" href="#423Add" title='Add' data-ref="423Add" data-ref-filename="423Add">Add</a></span>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="332">332</th><td>  }</td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!Sub &amp;&amp; <q>"illegal sub should not reach here"</q>);</td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col4 decl" id="424RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="424RC" data-ref-filename="424RC">RC</dfn></td></tr>
<tr><th id="337">337</th><td>    = <a class="local col6 ref" href="#416IsSALU" title='IsSALU' data-ref="416IsSALU" data-ref-filename="416IsSALU">IsSALU</a> ? <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_64_XEXECRegClass" title='llvm::AMDGPU::SReg_64_XEXECRegClass' data-ref="llvm::AMDGPU::SReg_64_XEXECRegClass" data-ref-filename="llvm..AMDGPU..SReg_64_XEXECRegClass">SReg_64_XEXECRegClass</a> : <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_64RegClass" title='llvm::AMDGPU::VReg_64RegClass' data-ref="llvm::AMDGPU::VReg_64RegClass" data-ref-filename="llvm..AMDGPU..VReg_64RegClass">VReg_64RegClass</a>;</td></tr>
<tr><th id="338">338</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col5 decl" id="425HalfRC" title='HalfRC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="425HalfRC" data-ref-filename="425HalfRC">HalfRC</dfn></td></tr>
<tr><th id="339">339</th><td>    = <a class="local col6 ref" href="#416IsSALU" title='IsSALU' data-ref="416IsSALU" data-ref-filename="416IsSALU">IsSALU</a> ? <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a> : <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>;</td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col6 decl" id="426Lo1" title='Lo1' data-type='llvm::MachineOperand' data-ref="426Lo1" data-ref-filename="426Lo1">Lo1</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#49" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1EOS0_" data-ref-filename="_ZN4llvm14MachineOperandC1EOS0_">(</a><a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector15getSubOperand64ERNS_14MachineOperandERKNS_19TargetRegisterClassEj" title='llvm::AMDGPUInstructionSelector::getSubOperand64' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15getSubOperand64ERNS_14MachineOperandERKNS_19TargetRegisterClassEj" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15getSubOperand64ERNS_14MachineOperandERKNS_19TargetRegisterClassEj">getSubOperand64</a>(<span class='refarg'><a class="local col8 ref" href="#408I" title='I' data-ref="408I" data-ref-filename="408I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>)</span>, <a class="local col5 ref" href="#425HalfRC" title='HalfRC' data-ref="425HalfRC" data-ref-filename="425HalfRC">HalfRC</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>));</td></tr>
<tr><th id="342">342</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col7 decl" id="427Lo2" title='Lo2' data-type='llvm::MachineOperand' data-ref="427Lo2" data-ref-filename="427Lo2">Lo2</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#49" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1EOS0_" data-ref-filename="_ZN4llvm14MachineOperandC1EOS0_">(</a><a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector15getSubOperand64ERNS_14MachineOperandERKNS_19TargetRegisterClassEj" title='llvm::AMDGPUInstructionSelector::getSubOperand64' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15getSubOperand64ERNS_14MachineOperandERKNS_19TargetRegisterClassEj" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15getSubOperand64ERNS_14MachineOperandERKNS_19TargetRegisterClassEj">getSubOperand64</a>(<span class='refarg'><a class="local col8 ref" href="#408I" title='I' data-ref="408I" data-ref-filename="408I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>)</span>, <a class="local col5 ref" href="#425HalfRC" title='HalfRC' data-ref="425HalfRC" data-ref-filename="425HalfRC">HalfRC</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>));</td></tr>
<tr><th id="343">343</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col8 decl" id="428Hi1" title='Hi1' data-type='llvm::MachineOperand' data-ref="428Hi1" data-ref-filename="428Hi1">Hi1</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#49" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1EOS0_" data-ref-filename="_ZN4llvm14MachineOperandC1EOS0_">(</a><a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector15getSubOperand64ERNS_14MachineOperandERKNS_19TargetRegisterClassEj" title='llvm::AMDGPUInstructionSelector::getSubOperand64' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15getSubOperand64ERNS_14MachineOperandERKNS_19TargetRegisterClassEj" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15getSubOperand64ERNS_14MachineOperandERKNS_19TargetRegisterClassEj">getSubOperand64</a>(<span class='refarg'><a class="local col8 ref" href="#408I" title='I' data-ref="408I" data-ref-filename="408I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>)</span>, <a class="local col5 ref" href="#425HalfRC" title='HalfRC' data-ref="425HalfRC" data-ref-filename="425HalfRC">HalfRC</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub1" title='llvm::AMDGPU::sub1' data-ref="llvm::AMDGPU::sub1" data-ref-filename="llvm..AMDGPU..sub1">sub1</a>));</td></tr>
<tr><th id="344">344</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col9 decl" id="429Hi2" title='Hi2' data-type='llvm::MachineOperand' data-ref="429Hi2" data-ref-filename="429Hi2">Hi2</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#49" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1EOS0_" data-ref-filename="_ZN4llvm14MachineOperandC1EOS0_">(</a><a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector15getSubOperand64ERNS_14MachineOperandERKNS_19TargetRegisterClassEj" title='llvm::AMDGPUInstructionSelector::getSubOperand64' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15getSubOperand64ERNS_14MachineOperandERKNS_19TargetRegisterClassEj" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15getSubOperand64ERNS_14MachineOperandERKNS_19TargetRegisterClassEj">getSubOperand64</a>(<span class='refarg'><a class="local col8 ref" href="#408I" title='I' data-ref="408I" data-ref-filename="408I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>)</span>, <a class="local col5 ref" href="#425HalfRC" title='HalfRC' data-ref="425HalfRC" data-ref-filename="425HalfRC">HalfRC</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub1" title='llvm::AMDGPU::sub1' data-ref="llvm::AMDGPU::sub1" data-ref-filename="llvm..AMDGPU..sub1">sub1</a>));</td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="430DstLo" title='DstLo' data-type='llvm::Register' data-ref="430DstLo" data-ref-filename="430DstLo">DstLo</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<a class="local col5 ref" href="#425HalfRC" title='HalfRC' data-ref="425HalfRC" data-ref-filename="425HalfRC">HalfRC</a>);</td></tr>
<tr><th id="347">347</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="431DstHi" title='DstHi' data-type='llvm::Register' data-ref="431DstHi" data-ref-filename="431DstHi">DstHi</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<a class="local col5 ref" href="#425HalfRC" title='HalfRC' data-ref="425HalfRC" data-ref-filename="425HalfRC">HalfRC</a>);</td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td>  <b>if</b> (<a class="local col6 ref" href="#416IsSALU" title='IsSALU' data-ref="416IsSALU" data-ref-filename="416IsSALU">IsSALU</a>) {</td></tr>
<tr><th id="350">350</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col9 ref" href="#409BB" title='BB' data-ref="409BB" data-ref-filename="409BB">BB</a></span>, &amp;<a class="local col8 ref" href="#408I" title='I' data-ref="408I" data-ref-filename="408I">I</a>, <a class="local col2 ref" href="#412DL" title='DL' data-ref="412DL" data-ref-filename="412DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ADD_U32" title='llvm::AMDGPU::S_ADD_U32' data-ref="llvm::AMDGPU::S_ADD_U32" data-ref-filename="llvm..AMDGPU..S_ADD_U32">S_ADD_U32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#430DstLo" title='DstLo' data-ref="430DstLo" data-ref-filename="430DstLo">DstLo</a>)</td></tr>
<tr><th id="351">351</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col6 ref" href="#426Lo1" title='Lo1' data-ref="426Lo1" data-ref-filename="426Lo1">Lo1</a>)</td></tr>
<tr><th id="352">352</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#427Lo2" title='Lo2' data-ref="427Lo2" data-ref-filename="427Lo2">Lo2</a>);</td></tr>
<tr><th id="353">353</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col9 ref" href="#409BB" title='BB' data-ref="409BB" data-ref-filename="409BB">BB</a></span>, &amp;<a class="local col8 ref" href="#408I" title='I' data-ref="408I" data-ref-filename="408I">I</a>, <a class="local col2 ref" href="#412DL" title='DL' data-ref="412DL" data-ref-filename="412DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ADDC_U32" title='llvm::AMDGPU::S_ADDC_U32' data-ref="llvm::AMDGPU::S_ADDC_U32" data-ref-filename="llvm..AMDGPU..S_ADDC_U32">S_ADDC_U32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#431DstHi" title='DstHi' data-ref="431DstHi" data-ref-filename="431DstHi">DstHi</a>)</td></tr>
<tr><th id="354">354</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col8 ref" href="#428Hi1" title='Hi1' data-ref="428Hi1" data-ref-filename="428Hi1">Hi1</a>)</td></tr>
<tr><th id="355">355</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col9 ref" href="#429Hi2" title='Hi2' data-ref="429Hi2" data-ref-filename="429Hi2">Hi2</a>);</td></tr>
<tr><th id="356">356</th><td>  } <b>else</b> {</td></tr>
<tr><th id="357">357</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="432CarryRC" title='CarryRC' data-type='const llvm::TargetRegisterClass *' data-ref="432CarryRC" data-ref-filename="432CarryRC">CarryRC</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo19getWaveMaskRegClassEv" title='llvm::SIRegisterInfo::getWaveMaskRegClass' data-ref="_ZNK4llvm14SIRegisterInfo19getWaveMaskRegClassEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo19getWaveMaskRegClassEv">getWaveMaskRegClass</a>();</td></tr>
<tr><th id="358">358</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="433CarryReg" title='CarryReg' data-type='llvm::Register' data-ref="433CarryReg" data-ref-filename="433CarryReg">CarryReg</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col2 ref" href="#432CarryRC" title='CarryRC' data-ref="432CarryRC" data-ref-filename="432CarryRC">CarryRC</a>);</td></tr>
<tr><th id="359">359</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col9 ref" href="#409BB" title='BB' data-ref="409BB" data-ref-filename="409BB">BB</a></span>, &amp;<a class="local col8 ref" href="#408I" title='I' data-ref="408I" data-ref-filename="408I">I</a>, <a class="local col2 ref" href="#412DL" title='DL' data-ref="412DL" data-ref-filename="412DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_ADD_CO_U32_e64" title='llvm::AMDGPU::V_ADD_CO_U32_e64' data-ref="llvm::AMDGPU::V_ADD_CO_U32_e64" data-ref-filename="llvm..AMDGPU..V_ADD_CO_U32_e64">V_ADD_CO_U32_e64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#430DstLo" title='DstLo' data-ref="430DstLo" data-ref-filename="430DstLo">DstLo</a>)</td></tr>
<tr><th id="360">360</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#433CarryReg" title='CarryReg' data-ref="433CarryReg" data-ref-filename="433CarryReg">CarryReg</a>)</td></tr>
<tr><th id="361">361</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col6 ref" href="#426Lo1" title='Lo1' data-ref="426Lo1" data-ref-filename="426Lo1">Lo1</a>)</td></tr>
<tr><th id="362">362</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#427Lo2" title='Lo2' data-ref="427Lo2" data-ref-filename="427Lo2">Lo2</a>)</td></tr>
<tr><th id="363">363</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="364">364</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="434Addc" title='Addc' data-type='llvm::MachineInstr *' data-ref="434Addc" data-ref-filename="434Addc">Addc</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col9 ref" href="#409BB" title='BB' data-ref="409BB" data-ref-filename="409BB">BB</a></span>, &amp;<a class="local col8 ref" href="#408I" title='I' data-ref="408I" data-ref-filename="408I">I</a>, <a class="local col2 ref" href="#412DL" title='DL' data-ref="412DL" data-ref-filename="412DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_ADDC_U32_e64" title='llvm::AMDGPU::V_ADDC_U32_e64' data-ref="llvm::AMDGPU::V_ADDC_U32_e64" data-ref-filename="llvm..AMDGPU..V_ADDC_U32_e64">V_ADDC_U32_e64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#431DstHi" title='DstHi' data-ref="431DstHi" data-ref-filename="431DstHi">DstHi</a>)</td></tr>
<tr><th id="365">365</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col2 ref" href="#432CarryRC" title='CarryRC' data-ref="432CarryRC" data-ref-filename="432CarryRC">CarryRC</a>), <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Dead" title='llvm::RegState::Dead' data-ref="llvm::RegState::Dead" data-ref-filename="llvm..RegState..Dead">Dead</a>)</td></tr>
<tr><th id="366">366</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col8 ref" href="#428Hi1" title='Hi1' data-ref="428Hi1" data-ref-filename="428Hi1">Hi1</a>)</td></tr>
<tr><th id="367">367</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col9 ref" href="#429Hi2" title='Hi2' data-ref="429Hi2" data-ref-filename="429Hi2">Hi2</a>)</td></tr>
<tr><th id="368">368</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#433CarryReg" title='CarryReg' data-ref="433CarryReg" data-ref-filename="433CarryReg">CarryReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="369">369</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td>    <b>if</b> (!<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="local col4 ref" href="#434Addc" title='Addc' data-ref="434Addc" data-ref-filename="434Addc">Addc</a></span>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>))</td></tr>
<tr><th id="372">372</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="373">373</th><td>  }</td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col9 ref" href="#409BB" title='BB' data-ref="409BB" data-ref-filename="409BB">BB</a></span>, &amp;<a class="local col8 ref" href="#408I" title='I' data-ref="408I" data-ref-filename="408I">I</a>, <a class="local col2 ref" href="#412DL" title='DL' data-ref="412DL" data-ref-filename="412DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::REG_SEQUENCE" title='llvm::AMDGPU::REG_SEQUENCE' data-ref="llvm::AMDGPU::REG_SEQUENCE" data-ref-filename="llvm..AMDGPU..REG_SEQUENCE">REG_SEQUENCE</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#411DstReg" title='DstReg' data-ref="411DstReg" data-ref-filename="411DstReg">DstReg</a>)</td></tr>
<tr><th id="376">376</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#430DstLo" title='DstLo' data-ref="430DstLo" data-ref-filename="430DstLo">DstLo</a>)</td></tr>
<tr><th id="377">377</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>)</td></tr>
<tr><th id="378">378</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#431DstHi" title='DstHi' data-ref="431DstHi" data-ref-filename="431DstHi">DstHi</a>)</td></tr>
<tr><th id="379">379</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub1" title='llvm::AMDGPU::sub1' data-ref="llvm::AMDGPU::sub1" data-ref-filename="llvm..AMDGPU..sub1">sub1</a>);</td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td></td></tr>
<tr><th id="382">382</th><td>  <b>if</b> (!<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#411DstReg" title='DstReg' data-ref="411DstReg" data-ref-filename="411DstReg">DstReg</a>, <a class="local col4 ref" href="#424RC" title='RC' data-ref="424RC" data-ref-filename="424RC">RC</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>))</td></tr>
<tr><th id="383">383</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td>  <a class="local col8 ref" href="#408I" title='I' data-ref="408I" data-ref-filename="408I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="386">386</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="387">387</th><td>}</td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector31selectG_UADDO_USUBO_UADDE_USUBEERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_UADDO_USUBO_UADDE_USUBE' data-ref="_ZNK4llvm25AMDGPUInstructionSelector31selectG_UADDO_USUBO_UADDE_USUBEERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector31selectG_UADDO_USUBO_UADDE_USUBEERNS_12MachineInstrE">selectG_UADDO_USUBO_UADDE_USUBE</dfn>(</td></tr>
<tr><th id="390">390</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="435I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="435I" data-ref-filename="435I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="391">391</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="436BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="436BB" data-ref-filename="436BB">BB</dfn> = <a class="local col5 ref" href="#435I" title='I' data-ref="435I" data-ref-filename="435I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="392">392</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col7 decl" id="437MF" title='MF' data-type='llvm::MachineFunction *' data-ref="437MF" data-ref-filename="437MF">MF</dfn> = <a class="local col6 ref" href="#436BB" title='BB' data-ref="436BB" data-ref-filename="436BB">BB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="393">393</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col8 decl" id="438DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="438DL" data-ref-filename="438DL">DL</dfn> = <a class="local col5 ref" href="#435I" title='I' data-ref="435I" data-ref-filename="435I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="394">394</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="439Dst0Reg" title='Dst0Reg' data-type='llvm::Register' data-ref="439Dst0Reg" data-ref-filename="439Dst0Reg">Dst0Reg</dfn> = <a class="local col5 ref" href="#435I" title='I' data-ref="435I" data-ref-filename="435I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="395">395</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="440Dst1Reg" title='Dst1Reg' data-type='llvm::Register' data-ref="440Dst1Reg" data-ref-filename="440Dst1Reg">Dst1Reg</dfn> = <a class="local col5 ref" href="#435I" title='I' data-ref="435I" data-ref-filename="435I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="396">396</th><td>  <em>const</em> <em>bool</em> <dfn class="local col1 decl" id="441IsAdd" title='IsAdd' data-type='const bool' data-ref="441IsAdd" data-ref-filename="441IsAdd">IsAdd</dfn> = <a class="local col5 ref" href="#435I" title='I' data-ref="435I" data-ref-filename="435I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_UADDO" title='llvm::AMDGPU::G_UADDO' data-ref="llvm::AMDGPU::G_UADDO" data-ref-filename="llvm..AMDGPU..G_UADDO">G_UADDO</a> ||</td></tr>
<tr><th id="397">397</th><td>                     <a class="local col5 ref" href="#435I" title='I' data-ref="435I" data-ref-filename="435I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_UADDE" title='llvm::AMDGPU::G_UADDE' data-ref="llvm::AMDGPU::G_UADDE" data-ref-filename="llvm..AMDGPU..G_UADDE">G_UADDE</a>;</td></tr>
<tr><th id="398">398</th><td>  <em>const</em> <em>bool</em> <dfn class="local col2 decl" id="442HasCarryIn" title='HasCarryIn' data-type='const bool' data-ref="442HasCarryIn" data-ref-filename="442HasCarryIn">HasCarryIn</dfn> = <a class="local col5 ref" href="#435I" title='I' data-ref="435I" data-ref-filename="435I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_UADDE" title='llvm::AMDGPU::G_UADDE' data-ref="llvm::AMDGPU::G_UADDE" data-ref-filename="llvm..AMDGPU..G_UADDE">G_UADDE</a> ||</td></tr>
<tr><th id="399">399</th><td>                          <a class="local col5 ref" href="#435I" title='I' data-ref="435I" data-ref-filename="435I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_USUBE" title='llvm::AMDGPU::G_USUBE' data-ref="llvm::AMDGPU::G_USUBE" data-ref-filename="llvm..AMDGPU..G_USUBE">G_USUBE</a>;</td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td>  <b>if</b> (<a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector5isVCCENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::AMDGPUInstructionSelector::isVCC' data-ref="_ZNK4llvm25AMDGPUInstructionSelector5isVCCENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector5isVCCENS_8RegisterERKNS_19MachineRegisterInfoE">isVCC</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#440Dst1Reg" title='Dst1Reg' data-ref="440Dst1Reg" data-ref-filename="440Dst1Reg">Dst1Reg</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>)) {</td></tr>
<tr><th id="402">402</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="443NoCarryOpc" title='NoCarryOpc' data-type='unsigned int' data-ref="443NoCarryOpc" data-ref-filename="443NoCarryOpc">NoCarryOpc</dfn> =</td></tr>
<tr><th id="403">403</th><td>        <a class="local col1 ref" href="#441IsAdd" title='IsAdd' data-ref="441IsAdd" data-ref-filename="441IsAdd">IsAdd</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_ADD_CO_U32_e64" title='llvm::AMDGPU::V_ADD_CO_U32_e64' data-ref="llvm::AMDGPU::V_ADD_CO_U32_e64" data-ref-filename="llvm..AMDGPU..V_ADD_CO_U32_e64">V_ADD_CO_U32_e64</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_SUB_CO_U32_e64" title='llvm::AMDGPU::V_SUB_CO_U32_e64' data-ref="llvm::AMDGPU::V_SUB_CO_U32_e64" data-ref-filename="llvm..AMDGPU..V_SUB_CO_U32_e64">V_SUB_CO_U32_e64</a>;</td></tr>
<tr><th id="404">404</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="444CarryOpc" title='CarryOpc' data-type='unsigned int' data-ref="444CarryOpc" data-ref-filename="444CarryOpc">CarryOpc</dfn> = <a class="local col1 ref" href="#441IsAdd" title='IsAdd' data-ref="441IsAdd" data-ref-filename="441IsAdd">IsAdd</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_ADDC_U32_e64" title='llvm::AMDGPU::V_ADDC_U32_e64' data-ref="llvm::AMDGPU::V_ADDC_U32_e64" data-ref-filename="llvm..AMDGPU..V_ADDC_U32_e64">V_ADDC_U32_e64</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_SUBB_U32_e64" title='llvm::AMDGPU::V_SUBB_U32_e64' data-ref="llvm::AMDGPU::V_SUBB_U32_e64" data-ref-filename="llvm..AMDGPU..V_SUBB_U32_e64">V_SUBB_U32_e64</a>;</td></tr>
<tr><th id="405">405</th><td>    <a class="local col5 ref" href="#435I" title='I' data-ref="435I" data-ref-filename="435I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#442HasCarryIn" title='HasCarryIn' data-ref="442HasCarryIn" data-ref-filename="442HasCarryIn">HasCarryIn</a> ? <a class="local col4 ref" href="#444CarryOpc" title='CarryOpc' data-ref="444CarryOpc" data-ref-filename="444CarryOpc">CarryOpc</a> : <a class="local col3 ref" href="#443NoCarryOpc" title='NoCarryOpc' data-ref="443NoCarryOpc" data-ref-filename="443NoCarryOpc">NoCarryOpc</a>));</td></tr>
<tr><th id="406">406</th><td>    <a class="local col5 ref" href="#435I" title='I' data-ref="435I" data-ref-filename="435I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE">addOperand</a>(<span class='refarg'>*<a class="local col7 ref" href="#437MF" title='MF' data-ref="437MF" data-ref-filename="437MF">MF</a></span>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" data-ref-filename="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb">CreateReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC" title='llvm::AMDGPU::EXEC' data-ref="llvm::AMDGPU::EXEC" data-ref-filename="llvm..AMDGPU..EXEC">EXEC</a>, <b>false</b>, <b>true</b>));</td></tr>
<tr><th id="407">407</th><td>    <a class="local col5 ref" href="#435I" title='I' data-ref="435I" data-ref-filename="435I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE">addOperand</a>(<span class='refarg'>*<a class="local col7 ref" href="#437MF" title='MF' data-ref="437MF" data-ref-filename="437MF">MF</a></span>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl" data-ref-filename="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<var>0</var>));</td></tr>
<tr><th id="408">408</th><td>    <b>return</b> <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'><a class="local col5 ref" href="#435I" title='I' data-ref="435I" data-ref-filename="435I">I</a></span>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="409">409</th><td>  }</td></tr>
<tr><th id="410">410</th><td></td></tr>
<tr><th id="411">411</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="445Src0Reg" title='Src0Reg' data-type='llvm::Register' data-ref="445Src0Reg" data-ref-filename="445Src0Reg">Src0Reg</dfn> = <a class="local col5 ref" href="#435I" title='I' data-ref="435I" data-ref-filename="435I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="412">412</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="446Src1Reg" title='Src1Reg' data-type='llvm::Register' data-ref="446Src1Reg" data-ref-filename="446Src1Reg">Src1Reg</dfn> = <a class="local col5 ref" href="#435I" title='I' data-ref="435I" data-ref-filename="435I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td>  <b>if</b> (<a class="local col2 ref" href="#442HasCarryIn" title='HasCarryIn' data-ref="442HasCarryIn" data-ref-filename="442HasCarryIn">HasCarryIn</a>) {</td></tr>
<tr><th id="415">415</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col6 ref" href="#436BB" title='BB' data-ref="436BB" data-ref-filename="436BB">BB</a></span>, &amp;<a class="local col5 ref" href="#435I" title='I' data-ref="435I" data-ref-filename="435I">I</a>, <a class="local col8 ref" href="#438DL" title='DL' data-ref="438DL" data-ref-filename="438DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SCC" title='llvm::AMDGPU::SCC' data-ref="llvm::AMDGPU::SCC" data-ref-filename="llvm..AMDGPU..SCC">SCC</a>)</td></tr>
<tr><th id="416">416</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col5 ref" href="#435I" title='I' data-ref="435I" data-ref-filename="435I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="417">417</th><td>  }</td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="447NoCarryOpc" title='NoCarryOpc' data-type='unsigned int' data-ref="447NoCarryOpc" data-ref-filename="447NoCarryOpc">NoCarryOpc</dfn> = <a class="local col1 ref" href="#441IsAdd" title='IsAdd' data-ref="441IsAdd" data-ref-filename="441IsAdd">IsAdd</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ADD_U32" title='llvm::AMDGPU::S_ADD_U32' data-ref="llvm::AMDGPU::S_ADD_U32" data-ref-filename="llvm..AMDGPU..S_ADD_U32">S_ADD_U32</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_SUB_U32" title='llvm::AMDGPU::S_SUB_U32' data-ref="llvm::AMDGPU::S_SUB_U32" data-ref-filename="llvm..AMDGPU..S_SUB_U32">S_SUB_U32</a>;</td></tr>
<tr><th id="420">420</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="448CarryOpc" title='CarryOpc' data-type='unsigned int' data-ref="448CarryOpc" data-ref-filename="448CarryOpc">CarryOpc</dfn> = <a class="local col1 ref" href="#441IsAdd" title='IsAdd' data-ref="441IsAdd" data-ref-filename="441IsAdd">IsAdd</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ADDC_U32" title='llvm::AMDGPU::S_ADDC_U32' data-ref="llvm::AMDGPU::S_ADDC_U32" data-ref-filename="llvm..AMDGPU..S_ADDC_U32">S_ADDC_U32</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_SUBB_U32" title='llvm::AMDGPU::S_SUBB_U32' data-ref="llvm::AMDGPU::S_SUBB_U32" data-ref-filename="llvm..AMDGPU..S_SUBB_U32">S_SUBB_U32</a>;</td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col6 ref" href="#436BB" title='BB' data-ref="436BB" data-ref-filename="436BB">BB</a></span>, &amp;<a class="local col5 ref" href="#435I" title='I' data-ref="435I" data-ref-filename="435I">I</a>, <a class="local col8 ref" href="#438DL" title='DL' data-ref="438DL" data-ref-filename="438DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#442HasCarryIn" title='HasCarryIn' data-ref="442HasCarryIn" data-ref-filename="442HasCarryIn">HasCarryIn</a> ? <a class="local col8 ref" href="#448CarryOpc" title='CarryOpc' data-ref="448CarryOpc" data-ref-filename="448CarryOpc">CarryOpc</a> : <a class="local col7 ref" href="#447NoCarryOpc" title='NoCarryOpc' data-ref="447NoCarryOpc" data-ref-filename="447NoCarryOpc">NoCarryOpc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#439Dst0Reg" title='Dst0Reg' data-ref="439Dst0Reg" data-ref-filename="439Dst0Reg">Dst0Reg</a>)</td></tr>
<tr><th id="423">423</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col5 ref" href="#435I" title='I' data-ref="435I" data-ref-filename="435I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>))</td></tr>
<tr><th id="424">424</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col5 ref" href="#435I" title='I' data-ref="435I" data-ref-filename="435I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>));</td></tr>
<tr><th id="425">425</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col6 ref" href="#436BB" title='BB' data-ref="436BB" data-ref-filename="436BB">BB</a></span>, &amp;<a class="local col5 ref" href="#435I" title='I' data-ref="435I" data-ref-filename="435I">I</a>, <a class="local col8 ref" href="#438DL" title='DL' data-ref="438DL" data-ref-filename="438DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#440Dst1Reg" title='Dst1Reg' data-ref="440Dst1Reg" data-ref-filename="440Dst1Reg">Dst1Reg</a>)</td></tr>
<tr><th id="426">426</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SCC" title='llvm::AMDGPU::SCC' data-ref="llvm::AMDGPU::SCC" data-ref-filename="llvm..AMDGPU..SCC">SCC</a>);</td></tr>
<tr><th id="427">427</th><td></td></tr>
<tr><th id="428">428</th><td>  <b>if</b> (!<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo17getRegClassOrNullENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClassOrNull' data-ref="_ZNK4llvm19MachineRegisterInfo17getRegClassOrNullENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo17getRegClassOrNullENS_8RegisterE">getRegClassOrNull</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#440Dst1Reg" title='Dst1Reg' data-ref="440Dst1Reg" data-ref-filename="440Dst1Reg">Dst1Reg</a>))</td></tr>
<tr><th id="429">429</th><td>    <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE" title='llvm::MachineRegisterInfo::setRegClass' data-ref="_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE">setRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#440Dst1Reg" title='Dst1Reg' data-ref="440Dst1Reg" data-ref-filename="440Dst1Reg">Dst1Reg</a>, &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a>);</td></tr>
<tr><th id="430">430</th><td></td></tr>
<tr><th id="431">431</th><td>  <b>if</b> (!<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#439Dst0Reg" title='Dst0Reg' data-ref="439Dst0Reg" data-ref-filename="439Dst0Reg">Dst0Reg</a>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>) ||</td></tr>
<tr><th id="432">432</th><td>      !<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#445Src0Reg" title='Src0Reg' data-ref="445Src0Reg" data-ref-filename="445Src0Reg">Src0Reg</a>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>) ||</td></tr>
<tr><th id="433">433</th><td>      !<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#446Src1Reg" title='Src1Reg' data-ref="446Src1Reg" data-ref-filename="446Src1Reg">Src1Reg</a>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>))</td></tr>
<tr><th id="434">434</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td>  <b>if</b> (<a class="local col2 ref" href="#442HasCarryIn" title='HasCarryIn' data-ref="442HasCarryIn" data-ref-filename="442HasCarryIn">HasCarryIn</a> &amp;&amp;</td></tr>
<tr><th id="437">437</th><td>      !<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="local col5 ref" href="#435I" title='I' data-ref="435I" data-ref-filename="435I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="438">438</th><td>                                    <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>))</td></tr>
<tr><th id="439">439</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="440">440</th><td></td></tr>
<tr><th id="441">441</th><td>  <a class="local col5 ref" href="#435I" title='I' data-ref="435I" data-ref-filename="435I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="442">442</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="443">443</th><td>}</td></tr>
<tr><th id="444">444</th><td></td></tr>
<tr><th id="445">445</th><td><i>// TODO: We should probably legalize these to only using 32-bit results.</i></td></tr>
<tr><th id="446">446</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector15selectG_EXTRACTERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_EXTRACT' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15selectG_EXTRACTERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15selectG_EXTRACTERNS_12MachineInstrE">selectG_EXTRACT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="449I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="449I" data-ref-filename="449I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="447">447</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="450BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="450BB" data-ref-filename="450BB">BB</dfn> = <a class="local col9 ref" href="#449I" title='I' data-ref="449I" data-ref-filename="449I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="448">448</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="451DstReg" title='DstReg' data-type='llvm::Register' data-ref="451DstReg" data-ref-filename="451DstReg">DstReg</dfn> = <a class="local col9 ref" href="#449I" title='I' data-ref="449I" data-ref-filename="449I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="449">449</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="452SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="452SrcReg" data-ref-filename="452SrcReg">SrcReg</dfn> = <a class="local col9 ref" href="#449I" title='I' data-ref="449I" data-ref-filename="449I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="450">450</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col3 decl" id="453DstTy" title='DstTy' data-type='llvm::LLT' data-ref="453DstTy" data-ref-filename="453DstTy">DstTy</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#451DstReg" title='DstReg' data-ref="451DstReg" data-ref-filename="451DstReg">DstReg</a>);</td></tr>
<tr><th id="451">451</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col4 decl" id="454SrcTy" title='SrcTy' data-type='llvm::LLT' data-ref="454SrcTy" data-ref-filename="454SrcTy">SrcTy</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#452SrcReg" title='SrcReg' data-ref="452SrcReg" data-ref-filename="452SrcReg">SrcReg</a>);</td></tr>
<tr><th id="452">452</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col5 decl" id="455SrcSize" title='SrcSize' data-type='const unsigned int' data-ref="455SrcSize" data-ref-filename="455SrcSize">SrcSize</dfn> = <a class="local col4 ref" href="#454SrcTy" title='SrcTy' data-ref="454SrcTy" data-ref-filename="454SrcTy">SrcTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="453">453</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="456DstSize" title='DstSize' data-type='unsigned int' data-ref="456DstSize" data-ref-filename="456DstSize">DstSize</dfn> = <a class="local col3 ref" href="#453DstTy" title='DstTy' data-ref="453DstTy" data-ref-filename="453DstTy">DstTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="454">454</th><td></td></tr>
<tr><th id="455">455</th><td>  <i>// TODO: Should handle any multiple of 32 offset.</i></td></tr>
<tr><th id="456">456</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="457Offset" title='Offset' data-type='unsigned int' data-ref="457Offset" data-ref-filename="457Offset">Offset</dfn> = <a class="local col9 ref" href="#449I" title='I' data-ref="449I" data-ref-filename="449I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="457">457</th><td>  <b>if</b> (<a class="local col7 ref" href="#457Offset" title='Offset' data-ref="457Offset" data-ref-filename="457Offset">Offset</a> % <var>32</var> != <var>0</var> || <a class="local col6 ref" href="#456DstSize" title='DstSize' data-ref="456DstSize" data-ref-filename="456DstSize">DstSize</a> &gt; <var>128</var>)</td></tr>
<tr><th id="458">458</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td>  <i>// 16-bit operations really use 32-bit registers.</i></td></tr>
<tr><th id="461">461</th><td><i>  // FIXME: Probably should not allow 16-bit G_EXTRACT results.</i></td></tr>
<tr><th id="462">462</th><td>  <b>if</b> (<a class="local col6 ref" href="#456DstSize" title='DstSize' data-ref="456DstSize" data-ref-filename="456DstSize">DstSize</a> == <var>16</var>)</td></tr>
<tr><th id="463">463</th><td>    <a class="local col6 ref" href="#456DstSize" title='DstSize' data-ref="456DstSize" data-ref-filename="456DstSize">DstSize</a> = <var>32</var>;</td></tr>
<tr><th id="464">464</th><td></td></tr>
<tr><th id="465">465</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="458DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="458DstRC" data-ref-filename="458DstRC">DstRC</dfn> =</td></tr>
<tr><th id="466">466</th><td>    <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>.<a class="virtual ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE" title='llvm::SIRegisterInfo::getConstrainedRegClassForOperand' data-ref="_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE">getConstrainedRegClassForOperand</a>(<a class="local col9 ref" href="#449I" title='I' data-ref="449I" data-ref-filename="449I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>), *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>);</td></tr>
<tr><th id="467">467</th><td>  <b>if</b> (!<a class="local col8 ref" href="#458DstRC" title='DstRC' data-ref="458DstRC" data-ref-filename="458DstRC">DstRC</a> || !<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#451DstReg" title='DstReg' data-ref="451DstReg" data-ref-filename="451DstReg">DstReg</a>, *<a class="local col8 ref" href="#458DstRC" title='DstRC' data-ref="458DstRC" data-ref-filename="458DstRC">DstRC</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>))</td></tr>
<tr><th id="468">468</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col9 decl" id="459SrcBank" title='SrcBank' data-type='const llvm::RegisterBank *' data-ref="459SrcBank" data-ref-filename="459SrcBank">SrcBank</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#452SrcReg" title='SrcReg' data-ref="452SrcReg" data-ref-filename="452SrcReg">SrcReg</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>);</td></tr>
<tr><th id="471">471</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="460SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="460SrcRC" data-ref-filename="460SrcRC">SrcRC</dfn> =</td></tr>
<tr><th id="472">472</th><td>    <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo24getRegClassForSizeOnBankEjRKNS_12RegisterBankERKNS_19MachineRegisterInfoE" title='llvm::SIRegisterInfo::getRegClassForSizeOnBank' data-ref="_ZNK4llvm14SIRegisterInfo24getRegClassForSizeOnBankEjRKNS_12RegisterBankERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm14SIRegisterInfo24getRegClassForSizeOnBankEjRKNS_12RegisterBankERKNS_19MachineRegisterInfoE">getRegClassForSizeOnBank</a>(<a class="local col5 ref" href="#455SrcSize" title='SrcSize' data-ref="455SrcSize" data-ref-filename="455SrcSize">SrcSize</a>, *<a class="local col9 ref" href="#459SrcBank" title='SrcBank' data-ref="459SrcBank" data-ref-filename="459SrcBank">SrcBank</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>);</td></tr>
<tr><th id="473">473</th><td>  <b>if</b> (!<a class="local col0 ref" href="#460SrcRC" title='SrcRC' data-ref="460SrcRC" data-ref-filename="460SrcRC">SrcRC</a>)</td></tr>
<tr><th id="474">474</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="475">475</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="461SubReg" title='SubReg' data-type='unsigned int' data-ref="461SubReg" data-ref-filename="461SubReg">SubReg</dfn> = <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a>::<a class="ref fn" href="SIRegisterInfo.h.html#_ZN4llvm14SIRegisterInfo20getSubRegFromChannelEjj" title='llvm::SIRegisterInfo::getSubRegFromChannel' data-ref="_ZN4llvm14SIRegisterInfo20getSubRegFromChannelEjj" data-ref-filename="_ZN4llvm14SIRegisterInfo20getSubRegFromChannelEjj">getSubRegFromChannel</a>(<a class="local col7 ref" href="#457Offset" title='Offset' data-ref="457Offset" data-ref-filename="457Offset">Offset</a> / <var>32</var>,</td></tr>
<tr><th id="476">476</th><td>                                                         <a class="local col6 ref" href="#456DstSize" title='DstSize' data-ref="456DstSize" data-ref-filename="456DstSize">DstSize</a> / <var>32</var>);</td></tr>
<tr><th id="477">477</th><td>  <a class="local col0 ref" href="#460SrcRC" title='SrcRC' data-ref="460SrcRC" data-ref-filename="460SrcRC">SrcRC</a> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>.<a class="virtual ref fn" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#_ZNK4llvm21AMDGPUGenRegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj" title='llvm::AMDGPUGenRegisterInfo::getSubClassWithSubReg' data-ref="_ZNK4llvm21AMDGPUGenRegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZNK4llvm21AMDGPUGenRegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj">getSubClassWithSubReg</a>(<a class="local col0 ref" href="#460SrcRC" title='SrcRC' data-ref="460SrcRC" data-ref-filename="460SrcRC">SrcRC</a>, <a class="local col1 ref" href="#461SubReg" title='SubReg' data-ref="461SubReg" data-ref-filename="461SubReg">SubReg</a>);</td></tr>
<tr><th id="478">478</th><td>  <b>if</b> (!<a class="local col0 ref" href="#460SrcRC" title='SrcRC' data-ref="460SrcRC" data-ref-filename="460SrcRC">SrcRC</a>)</td></tr>
<tr><th id="479">479</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="480">480</th><td></td></tr>
<tr><th id="481">481</th><td>  <a class="local col2 ref" href="#452SrcReg" title='SrcReg' data-ref="452SrcReg" data-ref-filename="452SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm24constrainOperandRegClassERKNS_15MachineFunctionERKNS_18TargetRegisterInfoERNS_19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_16RegisterBa14116325" title='llvm::constrainOperandRegClass' data-ref="_ZN4llvm24constrainOperandRegClassERKNS_15MachineFunctionERKNS_18TargetRegisterInfoERNS_19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_16RegisterBa14116325" data-ref-filename="_ZN4llvm24constrainOperandRegClassERKNS_15MachineFunctionERKNS_18TargetRegisterInfoERNS_19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_16RegisterBa14116325">constrainOperandRegClass</a>(*<a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::MF" title='llvm::InstructionSelector::MF' data-ref="llvm::InstructionSelector::MF" data-ref-filename="llvm..InstructionSelector..MF">MF</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>, <span class='refarg'><a class="local col9 ref" href="#449I" title='I' data-ref="449I" data-ref-filename="449I">I</a></span>,</td></tr>
<tr><th id="482">482</th><td>                                    *<a class="local col0 ref" href="#460SrcRC" title='SrcRC' data-ref="460SrcRC" data-ref-filename="460SrcRC">SrcRC</a>, <span class='refarg'><a class="local col9 ref" href="#449I" title='I' data-ref="449I" data-ref-filename="449I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>)</span>);</td></tr>
<tr><th id="483">483</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col2 decl" id="462DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="462DL" data-ref-filename="462DL">DL</dfn> = <a class="local col9 ref" href="#449I" title='I' data-ref="449I" data-ref-filename="449I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="484">484</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col0 ref" href="#450BB" title='BB' data-ref="450BB" data-ref-filename="450BB">BB</a></span>, &amp;<a class="local col9 ref" href="#449I" title='I' data-ref="449I" data-ref-filename="449I">I</a>, <a class="local col2 ref" href="#462DL" title='DL' data-ref="462DL" data-ref-filename="462DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#451DstReg" title='DstReg' data-ref="451DstReg" data-ref-filename="451DstReg">DstReg</a>)</td></tr>
<tr><th id="485">485</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#452SrcReg" title='SrcReg' data-ref="452SrcReg" data-ref-filename="452SrcReg">SrcReg</a>, <var>0</var>, <a class="local col1 ref" href="#461SubReg" title='SubReg' data-ref="461SubReg" data-ref-filename="461SubReg">SubReg</a>);</td></tr>
<tr><th id="486">486</th><td></td></tr>
<tr><th id="487">487</th><td>  <a class="local col9 ref" href="#449I" title='I' data-ref="449I" data-ref-filename="449I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="488">488</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="489">489</th><td>}</td></tr>
<tr><th id="490">490</th><td></td></tr>
<tr><th id="491">491</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector20selectG_MERGE_VALUESERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_MERGE_VALUES' data-ref="_ZNK4llvm25AMDGPUInstructionSelector20selectG_MERGE_VALUESERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector20selectG_MERGE_VALUESERNS_12MachineInstrE">selectG_MERGE_VALUES</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="463MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="463MI" data-ref-filename="463MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="492">492</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="464BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="464BB" data-ref-filename="464BB">BB</dfn> = <a class="local col3 ref" href="#463MI" title='MI' data-ref="463MI" data-ref-filename="463MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="493">493</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="465DstReg" title='DstReg' data-type='llvm::Register' data-ref="465DstReg" data-ref-filename="465DstReg">DstReg</dfn> = <a class="local col3 ref" href="#463MI" title='MI' data-ref="463MI" data-ref-filename="463MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="494">494</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col6 decl" id="466DstTy" title='DstTy' data-type='llvm::LLT' data-ref="466DstTy" data-ref-filename="466DstTy">DstTy</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#465DstReg" title='DstReg' data-ref="465DstReg" data-ref-filename="465DstReg">DstReg</a>);</td></tr>
<tr><th id="495">495</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col7 decl" id="467SrcTy" title='SrcTy' data-type='llvm::LLT' data-ref="467SrcTy" data-ref-filename="467SrcTy">SrcTy</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col3 ref" href="#463MI" title='MI' data-ref="463MI" data-ref-filename="463MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="468SrcSize" title='SrcSize' data-type='const unsigned int' data-ref="468SrcSize" data-ref-filename="468SrcSize">SrcSize</dfn> = <a class="local col7 ref" href="#467SrcTy" title='SrcTy' data-ref="467SrcTy" data-ref-filename="467SrcTy">SrcTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="498">498</th><td>  <b>if</b> (<a class="local col8 ref" href="#468SrcSize" title='SrcSize' data-ref="468SrcSize" data-ref-filename="468SrcSize">SrcSize</a> &lt; <var>32</var>)</td></tr>
<tr><th id="499">499</th><td>    <b>return</b> <a class="member fn" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc.html#_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE" title='llvm::AMDGPUInstructionSelector::selectImpl' data-ref="_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE">selectImpl</a>(<span class='refarg'><a class="local col3 ref" href="#463MI" title='MI' data-ref="463MI" data-ref-filename="463MI">MI</a></span>, <span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::CoverageInfo" title='llvm::InstructionSelector::CoverageInfo' data-ref="llvm::InstructionSelector::CoverageInfo" data-ref-filename="llvm..InstructionSelector..CoverageInfo">CoverageInfo</a></span>);</td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col9 decl" id="469DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="469DL" data-ref-filename="469DL">DL</dfn> = <a class="local col3 ref" href="#463MI" title='MI' data-ref="463MI" data-ref-filename="463MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="502">502</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col0 decl" id="470DstBank" title='DstBank' data-type='const llvm::RegisterBank *' data-ref="470DstBank" data-ref-filename="470DstBank">DstBank</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#465DstReg" title='DstReg' data-ref="465DstReg" data-ref-filename="465DstReg">DstReg</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>);</td></tr>
<tr><th id="503">503</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="471DstSize" title='DstSize' data-type='const unsigned int' data-ref="471DstSize" data-ref-filename="471DstSize">DstSize</dfn> = <a class="local col6 ref" href="#466DstTy" title='DstTy' data-ref="466DstTy" data-ref-filename="466DstTy">DstTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="504">504</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="472DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="472DstRC" data-ref-filename="472DstRC">DstRC</dfn> =</td></tr>
<tr><th id="505">505</th><td>    <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo24getRegClassForSizeOnBankEjRKNS_12RegisterBankERKNS_19MachineRegisterInfoE" title='llvm::SIRegisterInfo::getRegClassForSizeOnBank' data-ref="_ZNK4llvm14SIRegisterInfo24getRegClassForSizeOnBankEjRKNS_12RegisterBankERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm14SIRegisterInfo24getRegClassForSizeOnBankEjRKNS_12RegisterBankERKNS_19MachineRegisterInfoE">getRegClassForSizeOnBank</a>(<a class="local col1 ref" href="#471DstSize" title='DstSize' data-ref="471DstSize" data-ref-filename="471DstSize">DstSize</a>, *<a class="local col0 ref" href="#470DstBank" title='DstBank' data-ref="470DstBank" data-ref-filename="470DstBank">DstBank</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>);</td></tr>
<tr><th id="506">506</th><td>  <b>if</b> (!<a class="local col2 ref" href="#472DstRC" title='DstRC' data-ref="472DstRC" data-ref-filename="472DstRC">DstRC</a>)</td></tr>
<tr><th id="507">507</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a>&gt; <dfn class="local col3 decl" id="473SubRegs" title='SubRegs' data-type='ArrayRef&lt;int16_t&gt;' data-ref="473SubRegs" data-ref-filename="473SubRegs">SubRegs</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo16getRegSplitPartsEPKNS_19TargetRegisterClassEj" title='llvm::SIRegisterInfo::getRegSplitParts' data-ref="_ZNK4llvm14SIRegisterInfo16getRegSplitPartsEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo16getRegSplitPartsEPKNS_19TargetRegisterClassEj">getRegSplitParts</a>(<a class="local col2 ref" href="#472DstRC" title='DstRC' data-ref="472DstRC" data-ref-filename="472DstRC">DstRC</a>, <a class="local col8 ref" href="#468SrcSize" title='SrcSize' data-ref="468SrcSize" data-ref-filename="468SrcSize">SrcSize</a> / <var>8</var>);</td></tr>
<tr><th id="510">510</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col4 decl" id="474MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="474MIB" data-ref-filename="474MIB">MIB</dfn> =</td></tr>
<tr><th id="511">511</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col4 ref" href="#464BB" title='BB' data-ref="464BB" data-ref-filename="464BB">BB</a></span>, &amp;<a class="local col3 ref" href="#463MI" title='MI' data-ref="463MI" data-ref-filename="463MI">MI</a>, <a class="local col9 ref" href="#469DL" title='DL' data-ref="469DL" data-ref-filename="469DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::REG_SEQUENCE' data-ref="llvm::TargetOpcode::REG_SEQUENCE" data-ref-filename="llvm..TargetOpcode..REG_SEQUENCE">REG_SEQUENCE</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#465DstReg" title='DstReg' data-ref="465DstReg" data-ref-filename="465DstReg">DstReg</a>);</td></tr>
<tr><th id="512">512</th><td>  <b>for</b> (<em>int</em> <dfn class="local col5 decl" id="475I" title='I' data-type='int' data-ref="475I" data-ref-filename="475I">I</dfn> = <var>0</var>, <dfn class="local col6 decl" id="476E" title='E' data-type='int' data-ref="476E" data-ref-filename="476E">E</dfn> = <a class="local col3 ref" href="#463MI" title='MI' data-ref="463MI" data-ref-filename="463MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>; <a class="local col5 ref" href="#475I" title='I' data-ref="475I" data-ref-filename="475I">I</a> != <a class="local col6 ref" href="#476E" title='E' data-ref="476E" data-ref-filename="476E">E</a>; ++<a class="local col5 ref" href="#475I" title='I' data-ref="475I" data-ref-filename="475I">I</a>) {</td></tr>
<tr><th id="513">513</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="477Src" title='Src' data-type='llvm::MachineOperand &amp;' data-ref="477Src" data-ref-filename="477Src">Src</dfn> = <a class="local col3 ref" href="#463MI" title='MI' data-ref="463MI" data-ref-filename="463MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#475I" title='I' data-ref="475I" data-ref-filename="475I">I</a> + <var>1</var>);</td></tr>
<tr><th id="514">514</th><td>    <a class="local col4 ref" href="#474MIB" title='MIB' data-ref="474MIB" data-ref-filename="474MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col7 ref" href="#477Src" title='Src' data-ref="477Src" data-ref-filename="477Src">Src</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm16getUndefRegStateEb" title='llvm::getUndefRegState' data-ref="_ZN4llvm16getUndefRegStateEb" data-ref-filename="_ZN4llvm16getUndefRegStateEb">getUndefRegState</a>(<a class="local col7 ref" href="#477Src" title='Src' data-ref="477Src" data-ref-filename="477Src">Src</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv" data-ref-filename="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>()));</td></tr>
<tr><th id="515">515</th><td>    <a class="local col4 ref" href="#474MIB" title='MIB' data-ref="474MIB" data-ref-filename="474MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col3 ref" href="#473SubRegs" title='SubRegs' data-ref="473SubRegs" data-ref-filename="473SubRegs">SubRegs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col5 ref" href="#475I" title='I' data-ref="475I" data-ref-filename="475I">I</a>]</a>);</td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="478SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="478SrcRC" data-ref-filename="478SrcRC">SrcRC</dfn></td></tr>
<tr><th id="518">518</th><td>      = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>.<a class="virtual ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE" title='llvm::SIRegisterInfo::getConstrainedRegClassForOperand' data-ref="_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE">getConstrainedRegClassForOperand</a>(<a class="local col7 ref" href="#477Src" title='Src' data-ref="477Src" data-ref-filename="477Src">Src</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>);</td></tr>
<tr><th id="519">519</th><td>    <b>if</b> (<a class="local col8 ref" href="#478SrcRC" title='SrcRC' data-ref="478SrcRC" data-ref-filename="478SrcRC">SrcRC</a> &amp;&amp; !<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="local col7 ref" href="#477Src" title='Src' data-ref="477Src" data-ref-filename="477Src">Src</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), *<a class="local col8 ref" href="#478SrcRC" title='SrcRC' data-ref="478SrcRC" data-ref-filename="478SrcRC">SrcRC</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>))</td></tr>
<tr><th id="520">520</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="521">521</th><td>  }</td></tr>
<tr><th id="522">522</th><td></td></tr>
<tr><th id="523">523</th><td>  <b>if</b> (!<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#465DstReg" title='DstReg' data-ref="465DstReg" data-ref-filename="465DstReg">DstReg</a>, *<a class="local col2 ref" href="#472DstRC" title='DstRC' data-ref="472DstRC" data-ref-filename="472DstRC">DstRC</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>))</td></tr>
<tr><th id="524">524</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="525">525</th><td></td></tr>
<tr><th id="526">526</th><td>  <a class="local col3 ref" href="#463MI" title='MI' data-ref="463MI" data-ref-filename="463MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="527">527</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="528">528</th><td>}</td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector22selectG_UNMERGE_VALUESERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_UNMERGE_VALUES' data-ref="_ZNK4llvm25AMDGPUInstructionSelector22selectG_UNMERGE_VALUESERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector22selectG_UNMERGE_VALUESERNS_12MachineInstrE">selectG_UNMERGE_VALUES</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="479MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="479MI" data-ref-filename="479MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="531">531</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="480BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="480BB" data-ref-filename="480BB">BB</dfn> = <a class="local col9 ref" href="#479MI" title='MI' data-ref="479MI" data-ref-filename="479MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="532">532</th><td>  <em>const</em> <em>int</em> <dfn class="local col1 decl" id="481NumDst" title='NumDst' data-type='const int' data-ref="481NumDst" data-ref-filename="481NumDst">NumDst</dfn> = <a class="local col9 ref" href="#479MI" title='MI' data-ref="479MI" data-ref-filename="479MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>;</td></tr>
<tr><th id="533">533</th><td></td></tr>
<tr><th id="534">534</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="482Src" title='Src' data-type='llvm::MachineOperand &amp;' data-ref="482Src" data-ref-filename="482Src">Src</dfn> = <a class="local col9 ref" href="#479MI" title='MI' data-ref="479MI" data-ref-filename="479MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#481NumDst" title='NumDst' data-ref="481NumDst" data-ref-filename="481NumDst">NumDst</a>);</td></tr>
<tr><th id="535">535</th><td></td></tr>
<tr><th id="536">536</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="483SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="483SrcReg" data-ref-filename="483SrcReg">SrcReg</dfn> = <a class="local col2 ref" href="#482Src" title='Src' data-ref="482Src" data-ref-filename="482Src">Src</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="537">537</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="484DstReg0" title='DstReg0' data-type='llvm::Register' data-ref="484DstReg0" data-ref-filename="484DstReg0">DstReg0</dfn> = <a class="local col9 ref" href="#479MI" title='MI' data-ref="479MI" data-ref-filename="479MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="538">538</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col5 decl" id="485DstTy" title='DstTy' data-type='llvm::LLT' data-ref="485DstTy" data-ref-filename="485DstTy">DstTy</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#484DstReg0" title='DstReg0' data-ref="484DstReg0" data-ref-filename="484DstReg0">DstReg0</a>);</td></tr>
<tr><th id="539">539</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col6 decl" id="486SrcTy" title='SrcTy' data-type='llvm::LLT' data-ref="486SrcTy" data-ref-filename="486SrcTy">SrcTy</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#483SrcReg" title='SrcReg' data-ref="483SrcReg" data-ref-filename="483SrcReg">SrcReg</a>);</td></tr>
<tr><th id="540">540</th><td></td></tr>
<tr><th id="541">541</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col7 decl" id="487DstSize" title='DstSize' data-type='const unsigned int' data-ref="487DstSize" data-ref-filename="487DstSize">DstSize</dfn> = <a class="local col5 ref" href="#485DstTy" title='DstTy' data-ref="485DstTy" data-ref-filename="485DstTy">DstTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="542">542</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="488SrcSize" title='SrcSize' data-type='const unsigned int' data-ref="488SrcSize" data-ref-filename="488SrcSize">SrcSize</dfn> = <a class="local col6 ref" href="#486SrcTy" title='SrcTy' data-ref="486SrcTy" data-ref-filename="486SrcTy">SrcTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="543">543</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col9 decl" id="489DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="489DL" data-ref-filename="489DL">DL</dfn> = <a class="local col9 ref" href="#479MI" title='MI' data-ref="479MI" data-ref-filename="479MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="544">544</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col0 decl" id="490SrcBank" title='SrcBank' data-type='const llvm::RegisterBank *' data-ref="490SrcBank" data-ref-filename="490SrcBank">SrcBank</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#483SrcReg" title='SrcReg' data-ref="483SrcReg" data-ref-filename="483SrcReg">SrcReg</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>);</td></tr>
<tr><th id="545">545</th><td></td></tr>
<tr><th id="546">546</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="491SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="491SrcRC" data-ref-filename="491SrcRC">SrcRC</dfn> =</td></tr>
<tr><th id="547">547</th><td>    <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo24getRegClassForSizeOnBankEjRKNS_12RegisterBankERKNS_19MachineRegisterInfoE" title='llvm::SIRegisterInfo::getRegClassForSizeOnBank' data-ref="_ZNK4llvm14SIRegisterInfo24getRegClassForSizeOnBankEjRKNS_12RegisterBankERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm14SIRegisterInfo24getRegClassForSizeOnBankEjRKNS_12RegisterBankERKNS_19MachineRegisterInfoE">getRegClassForSizeOnBank</a>(<a class="local col8 ref" href="#488SrcSize" title='SrcSize' data-ref="488SrcSize" data-ref-filename="488SrcSize">SrcSize</a>, *<a class="local col0 ref" href="#490SrcBank" title='SrcBank' data-ref="490SrcBank" data-ref-filename="490SrcBank">SrcBank</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>);</td></tr>
<tr><th id="548">548</th><td>  <b>if</b> (!<a class="local col1 ref" href="#491SrcRC" title='SrcRC' data-ref="491SrcRC" data-ref-filename="491SrcRC">SrcRC</a> || !<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#483SrcReg" title='SrcReg' data-ref="483SrcReg" data-ref-filename="483SrcReg">SrcReg</a>, *<a class="local col1 ref" href="#491SrcRC" title='SrcRC' data-ref="491SrcRC" data-ref-filename="491SrcRC">SrcRC</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>))</td></tr>
<tr><th id="549">549</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="550">550</th><td></td></tr>
<tr><th id="551">551</th><td>  <i>// Note we could have mixed SGPR and VGPR destination banks for an SGPR</i></td></tr>
<tr><th id="552">552</th><td><i>  // source, and this relies on the fact that the same subregister indices are</i></td></tr>
<tr><th id="553">553</th><td><i>  // used for both.</i></td></tr>
<tr><th id="554">554</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a>&gt; <dfn class="local col2 decl" id="492SubRegs" title='SubRegs' data-type='ArrayRef&lt;int16_t&gt;' data-ref="492SubRegs" data-ref-filename="492SubRegs">SubRegs</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo16getRegSplitPartsEPKNS_19TargetRegisterClassEj" title='llvm::SIRegisterInfo::getRegSplitParts' data-ref="_ZNK4llvm14SIRegisterInfo16getRegSplitPartsEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo16getRegSplitPartsEPKNS_19TargetRegisterClassEj">getRegSplitParts</a>(<a class="local col1 ref" href="#491SrcRC" title='SrcRC' data-ref="491SrcRC" data-ref-filename="491SrcRC">SrcRC</a>, <a class="local col7 ref" href="#487DstSize" title='DstSize' data-ref="487DstSize" data-ref-filename="487DstSize">DstSize</a> / <var>8</var>);</td></tr>
<tr><th id="555">555</th><td>  <b>for</b> (<em>int</em> <dfn class="local col3 decl" id="493I" title='I' data-type='int' data-ref="493I" data-ref-filename="493I">I</dfn> = <var>0</var>, <dfn class="local col4 decl" id="494E" title='E' data-type='int' data-ref="494E" data-ref-filename="494E">E</dfn> = <a class="local col1 ref" href="#481NumDst" title='NumDst' data-ref="481NumDst" data-ref-filename="481NumDst">NumDst</a>; <a class="local col3 ref" href="#493I" title='I' data-ref="493I" data-ref-filename="493I">I</a> != <a class="local col4 ref" href="#494E" title='E' data-ref="494E" data-ref-filename="494E">E</a>; ++<a class="local col3 ref" href="#493I" title='I' data-ref="493I" data-ref-filename="493I">I</a>) {</td></tr>
<tr><th id="556">556</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="495Dst" title='Dst' data-type='llvm::MachineOperand &amp;' data-ref="495Dst" data-ref-filename="495Dst">Dst</dfn> = <a class="local col9 ref" href="#479MI" title='MI' data-ref="479MI" data-ref-filename="479MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#493I" title='I' data-ref="493I" data-ref-filename="493I">I</a>);</td></tr>
<tr><th id="557">557</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col0 ref" href="#480BB" title='BB' data-ref="480BB" data-ref-filename="480BB">BB</a></span>, &amp;<a class="local col9 ref" href="#479MI" title='MI' data-ref="479MI" data-ref-filename="479MI">MI</a>, <a class="local col9 ref" href="#489DL" title='DL' data-ref="489DL" data-ref-filename="489DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>), <a class="local col5 ref" href="#495Dst" title='Dst' data-ref="495Dst" data-ref-filename="495Dst">Dst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="558">558</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#483SrcReg" title='SrcReg' data-ref="483SrcReg" data-ref-filename="483SrcReg">SrcReg</a>, <var>0</var>, <a class="local col2 ref" href="#492SubRegs" title='SubRegs' data-ref="492SubRegs" data-ref-filename="492SubRegs">SubRegs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col3 ref" href="#493I" title='I' data-ref="493I" data-ref-filename="493I">I</a>]</a>);</td></tr>
<tr><th id="559">559</th><td></td></tr>
<tr><th id="560">560</th><td>    <i>// Make sure the subregister index is valid for the source register.</i></td></tr>
<tr><th id="561">561</th><td>    <a class="local col1 ref" href="#491SrcRC" title='SrcRC' data-ref="491SrcRC" data-ref-filename="491SrcRC">SrcRC</a> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>.<a class="virtual ref fn" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#_ZNK4llvm21AMDGPUGenRegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj" title='llvm::AMDGPUGenRegisterInfo::getSubClassWithSubReg' data-ref="_ZNK4llvm21AMDGPUGenRegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZNK4llvm21AMDGPUGenRegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj">getSubClassWithSubReg</a>(<a class="local col1 ref" href="#491SrcRC" title='SrcRC' data-ref="491SrcRC" data-ref-filename="491SrcRC">SrcRC</a>, <a class="local col2 ref" href="#492SubRegs" title='SubRegs' data-ref="492SubRegs" data-ref-filename="492SubRegs">SubRegs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col3 ref" href="#493I" title='I' data-ref="493I" data-ref-filename="493I">I</a>]</a>);</td></tr>
<tr><th id="562">562</th><td>    <b>if</b> (!<a class="local col1 ref" href="#491SrcRC" title='SrcRC' data-ref="491SrcRC" data-ref-filename="491SrcRC">SrcRC</a> || !<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#483SrcReg" title='SrcReg' data-ref="483SrcReg" data-ref-filename="483SrcReg">SrcReg</a>, *<a class="local col1 ref" href="#491SrcRC" title='SrcRC' data-ref="491SrcRC" data-ref-filename="491SrcRC">SrcRC</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>))</td></tr>
<tr><th id="563">563</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="564">564</th><td></td></tr>
<tr><th id="565">565</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="496DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="496DstRC" data-ref-filename="496DstRC">DstRC</dfn> =</td></tr>
<tr><th id="566">566</th><td>      <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>.<a class="virtual ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE" title='llvm::SIRegisterInfo::getConstrainedRegClassForOperand' data-ref="_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE">getConstrainedRegClassForOperand</a>(<a class="local col5 ref" href="#495Dst" title='Dst' data-ref="495Dst" data-ref-filename="495Dst">Dst</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>);</td></tr>
<tr><th id="567">567</th><td>    <b>if</b> (<a class="local col6 ref" href="#496DstRC" title='DstRC' data-ref="496DstRC" data-ref-filename="496DstRC">DstRC</a> &amp;&amp; !<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="local col5 ref" href="#495Dst" title='Dst' data-ref="495Dst" data-ref-filename="495Dst">Dst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), *<a class="local col6 ref" href="#496DstRC" title='DstRC' data-ref="496DstRC" data-ref-filename="496DstRC">DstRC</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>))</td></tr>
<tr><th id="568">568</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="569">569</th><td>  }</td></tr>
<tr><th id="570">570</th><td></td></tr>
<tr><th id="571">571</th><td>  <a class="local col9 ref" href="#479MI" title='MI' data-ref="479MI" data-ref-filename="479MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="572">572</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="573">573</th><td>}</td></tr>
<tr><th id="574">574</th><td></td></tr>
<tr><th id="575">575</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector26selectG_BUILD_VECTOR_TRUNCERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_BUILD_VECTOR_TRUNC' data-ref="_ZNK4llvm25AMDGPUInstructionSelector26selectG_BUILD_VECTOR_TRUNCERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector26selectG_BUILD_VECTOR_TRUNCERNS_12MachineInstrE">selectG_BUILD_VECTOR_TRUNC</dfn>(</td></tr>
<tr><th id="576">576</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="497MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="497MI" data-ref-filename="497MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="577">577</th><td>  <b>if</b> (<a class="member fn" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc.html#_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE" title='llvm::AMDGPUInstructionSelector::selectImpl' data-ref="_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE">selectImpl</a>(<span class='refarg'><a class="local col7 ref" href="#497MI" title='MI' data-ref="497MI" data-ref-filename="497MI">MI</a></span>, <span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::CoverageInfo" title='llvm::InstructionSelector::CoverageInfo' data-ref="llvm::InstructionSelector::CoverageInfo" data-ref-filename="llvm..InstructionSelector..CoverageInfo">CoverageInfo</a></span>))</td></tr>
<tr><th id="578">578</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="579">579</th><td></td></tr>
<tr><th id="580">580</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col8 decl" id="498S32" title='S32' data-type='const llvm::LLT' data-ref="498S32" data-ref-filename="498S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="581">581</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col9 decl" id="499V2S16" title='V2S16' data-type='const llvm::LLT' data-ref="499V2S16" data-ref-filename="499V2S16">V2S16</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>2</var>, <var>16</var>);</td></tr>
<tr><th id="582">582</th><td></td></tr>
<tr><th id="583">583</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="500Dst" title='Dst' data-type='llvm::Register' data-ref="500Dst" data-ref-filename="500Dst">Dst</dfn> = <a class="local col7 ref" href="#497MI" title='MI' data-ref="497MI" data-ref-filename="497MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="584">584</th><td>  <b>if</b> (<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#500Dst" title='Dst' data-ref="500Dst" data-ref-filename="500Dst">Dst</a>) <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_" data-ref-filename="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="local col9 ref" href="#499V2S16" title='V2S16' data-ref="499V2S16" data-ref-filename="499V2S16">V2S16</a>)</td></tr>
<tr><th id="585">585</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="586">586</th><td></td></tr>
<tr><th id="587">587</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col1 decl" id="501DstBank" title='DstBank' data-type='const llvm::RegisterBank *' data-ref="501DstBank" data-ref-filename="501DstBank">DstBank</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#500Dst" title='Dst' data-ref="500Dst" data-ref-filename="500Dst">Dst</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>);</td></tr>
<tr><th id="588">588</th><td>  <b>if</b> (<a class="local col1 ref" href="#501DstBank" title='DstBank' data-ref="501DstBank" data-ref-filename="501DstBank">DstBank</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() != <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>)</td></tr>
<tr><th id="589">589</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="590">590</th><td></td></tr>
<tr><th id="591">591</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="502Src0" title='Src0' data-type='llvm::Register' data-ref="502Src0" data-ref-filename="502Src0">Src0</dfn> = <a class="local col7 ref" href="#497MI" title='MI' data-ref="497MI" data-ref-filename="497MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="592">592</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="503Src1" title='Src1' data-type='llvm::Register' data-ref="503Src1" data-ref-filename="503Src1">Src1</dfn> = <a class="local col7 ref" href="#497MI" title='MI' data-ref="497MI" data-ref-filename="497MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="593">593</th><td>  <b>if</b> (<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#502Src0" title='Src0' data-ref="502Src0" data-ref-filename="502Src0">Src0</a>) <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_" data-ref-filename="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="local col8 ref" href="#498S32" title='S32' data-ref="498S32" data-ref-filename="498S32">S32</a>)</td></tr>
<tr><th id="594">594</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="595">595</th><td></td></tr>
<tr><th id="596">596</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col4 decl" id="504DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="504DL" data-ref-filename="504DL">DL</dfn> = <a class="local col7 ref" href="#497MI" title='MI' data-ref="497MI" data-ref-filename="497MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="597">597</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="505BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="505BB" data-ref-filename="505BB">BB</dfn> = <a class="local col7 ref" href="#497MI" title='MI' data-ref="497MI" data-ref-filename="497MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="598">598</th><td></td></tr>
<tr><th id="599">599</th><td>  <em>auto</em> <dfn class="local col6 decl" id="506ConstSrc1" title='ConstSrc1' data-type='llvm::Optional&lt;llvm::ValueAndVReg&gt;' data-ref="506ConstSrc1" data-ref-filename="506ConstSrc1">ConstSrc1</dfn> =</td></tr>
<tr><th id="600">600</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" title='llvm::getConstantVRegValWithLookThrough' data-ref="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" data-ref-filename="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb">getConstantVRegValWithLookThrough</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#503Src1" title='Src1' data-ref="503Src1" data-ref-filename="503Src1">Src1</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>, <b>true</b>, <b>true</b>, <b>true</b>);</td></tr>
<tr><th id="601">601</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col6 ref" href="#506ConstSrc1" title='ConstSrc1' data-ref="506ConstSrc1" data-ref-filename="506ConstSrc1">ConstSrc1</a>) {</td></tr>
<tr><th id="602">602</th><td>    <em>auto</em> <dfn class="local col7 decl" id="507ConstSrc0" title='ConstSrc0' data-type='llvm::Optional&lt;llvm::ValueAndVReg&gt;' data-ref="507ConstSrc0" data-ref-filename="507ConstSrc0">ConstSrc0</dfn> =</td></tr>
<tr><th id="603">603</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" title='llvm::getConstantVRegValWithLookThrough' data-ref="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" data-ref-filename="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb">getConstantVRegValWithLookThrough</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#502Src0" title='Src0' data-ref="502Src0" data-ref-filename="502Src0">Src0</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>, <b>true</b>, <b>true</b>, <b>true</b>);</td></tr>
<tr><th id="604">604</th><td>    <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col7 ref" href="#507ConstSrc0" title='ConstSrc0' data-ref="507ConstSrc0" data-ref-filename="507ConstSrc0">ConstSrc0</a>) {</td></tr>
<tr><th id="605">605</th><td>      <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col8 decl" id="508K0" title='K0' data-type='const int64_t' data-ref="508K0" data-ref-filename="508K0">K0</dfn> = <a class="local col7 ref" href="#507ConstSrc0" title='ConstSrc0' data-ref="507ConstSrc0" data-ref-filename="507ConstSrc0">ConstSrc0</a><a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::ValueAndVReg::Value" title='llvm::ValueAndVReg::Value' data-ref="llvm::ValueAndVReg::Value" data-ref-filename="llvm..ValueAndVReg..Value">Value</a>.<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getSExtValueEv" title='llvm::APInt::getSExtValue' data-ref="_ZNK4llvm5APInt12getSExtValueEv" data-ref-filename="_ZNK4llvm5APInt12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="606">606</th><td>      <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col9 decl" id="509K1" title='K1' data-type='const int64_t' data-ref="509K1" data-ref-filename="509K1">K1</dfn> = <a class="local col6 ref" href="#506ConstSrc1" title='ConstSrc1' data-ref="506ConstSrc1" data-ref-filename="506ConstSrc1">ConstSrc1</a><a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::ValueAndVReg::Value" title='llvm::ValueAndVReg::Value' data-ref="llvm::ValueAndVReg::Value" data-ref-filename="llvm..ValueAndVReg..Value">Value</a>.<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getSExtValueEv" title='llvm::APInt::getSExtValue' data-ref="_ZNK4llvm5APInt12getSExtValueEv" data-ref-filename="_ZNK4llvm5APInt12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="607">607</th><td>      <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col0 decl" id="510Lo16" title='Lo16' data-type='uint32_t' data-ref="510Lo16" data-ref-filename="510Lo16">Lo16</dfn> = <b>static_cast</b>&lt;<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>&gt;(<a class="local col8 ref" href="#508K0" title='K0' data-ref="508K0" data-ref-filename="508K0">K0</a>) &amp; <var>0xffff</var>;</td></tr>
<tr><th id="608">608</th><td>      <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col1 decl" id="511Hi16" title='Hi16' data-type='uint32_t' data-ref="511Hi16" data-ref-filename="511Hi16">Hi16</dfn> = <b>static_cast</b>&lt;<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>&gt;(<a class="local col9 ref" href="#509K1" title='K1' data-ref="509K1" data-ref-filename="509K1">K1</a>) &amp; <var>0xffff</var>;</td></tr>
<tr><th id="609">609</th><td></td></tr>
<tr><th id="610">610</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col5 ref" href="#505BB" title='BB' data-ref="505BB" data-ref-filename="505BB">BB</a></span>, &amp;<a class="local col7 ref" href="#497MI" title='MI' data-ref="497MI" data-ref-filename="497MI">MI</a>, <a class="local col4 ref" href="#504DL" title='DL' data-ref="504DL" data-ref-filename="504DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32" title='llvm::AMDGPU::S_MOV_B32' data-ref="llvm::AMDGPU::S_MOV_B32" data-ref-filename="llvm..AMDGPU..S_MOV_B32">S_MOV_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#500Dst" title='Dst' data-ref="500Dst" data-ref-filename="500Dst">Dst</a>)</td></tr>
<tr><th id="611">611</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col0 ref" href="#510Lo16" title='Lo16' data-ref="510Lo16" data-ref-filename="510Lo16">Lo16</a> | (<a class="local col1 ref" href="#511Hi16" title='Hi16' data-ref="511Hi16" data-ref-filename="511Hi16">Hi16</a> &lt;&lt; <var>16</var>));</td></tr>
<tr><th id="612">612</th><td>      <a class="local col7 ref" href="#497MI" title='MI' data-ref="497MI" data-ref-filename="497MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="613">613</th><td>      <b>return</b> <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#500Dst" title='Dst' data-ref="500Dst" data-ref-filename="500Dst">Dst</a>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>);</td></tr>
<tr><th id="614">614</th><td>    }</td></tr>
<tr><th id="615">615</th><td>  }</td></tr>
<tr><th id="616">616</th><td></td></tr>
<tr><th id="617">617</th><td>  <i>// TODO: This should probably be a combine somewhere</i></td></tr>
<tr><th id="618">618</th><td><i>  // (build_vector_trunc $src0, undef -&gt; copy $src0</i></td></tr>
<tr><th id="619">619</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="512Src1Def" title='Src1Def' data-type='llvm::MachineInstr *' data-ref="512Src1Def" data-ref-filename="512Src1Def">Src1Def</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getDefIgnoringCopies' data-ref="_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE">getDefIgnoringCopies</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#503Src1" title='Src1' data-ref="503Src1" data-ref-filename="503Src1">Src1</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>);</td></tr>
<tr><th id="620">620</th><td>  <b>if</b> (<a class="local col2 ref" href="#512Src1Def" title='Src1Def' data-ref="512Src1Def" data-ref-filename="512Src1Def">Src1Def</a> &amp;&amp; <a class="local col2 ref" href="#512Src1Def" title='Src1Def' data-ref="512Src1Def" data-ref-filename="512Src1Def">Src1Def</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_IMPLICIT_DEF" title='llvm::AMDGPU::G_IMPLICIT_DEF' data-ref="llvm::AMDGPU::G_IMPLICIT_DEF" data-ref-filename="llvm..AMDGPU..G_IMPLICIT_DEF">G_IMPLICIT_DEF</a>) {</td></tr>
<tr><th id="621">621</th><td>    <a class="local col7 ref" href="#497MI" title='MI' data-ref="497MI" data-ref-filename="497MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>));</td></tr>
<tr><th id="622">622</th><td>    <a class="local col7 ref" href="#497MI" title='MI' data-ref="497MI" data-ref-filename="497MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>2</var>);</td></tr>
<tr><th id="623">623</th><td>    <b>return</b> <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#500Dst" title='Dst' data-ref="500Dst" data-ref-filename="500Dst">Dst</a>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>) &amp;&amp;</td></tr>
<tr><th id="624">624</th><td>           <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#502Src0" title='Src0' data-ref="502Src0" data-ref-filename="502Src0">Src0</a>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>);</td></tr>
<tr><th id="625">625</th><td>  }</td></tr>
<tr><th id="626">626</th><td></td></tr>
<tr><th id="627">627</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col3 decl" id="513ShiftSrc0" title='ShiftSrc0' data-type='llvm::Register' data-ref="513ShiftSrc0" data-ref-filename="513ShiftSrc0">ShiftSrc0</dfn>;</td></tr>
<tr><th id="628">628</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col4 decl" id="514ShiftSrc1" title='ShiftSrc1' data-type='llvm::Register' data-ref="514ShiftSrc1" data-ref-filename="514ShiftSrc1">ShiftSrc1</dfn>;</td></tr>
<tr><th id="629">629</th><td></td></tr>
<tr><th id="630">630</th><td>  <i>// With multiple uses of the shift, this will duplicate the shift and</i></td></tr>
<tr><th id="631">631</th><td><i>  // increase register pressure.</i></td></tr>
<tr><th id="632">632</th><td><i>  //</i></td></tr>
<tr><th id="633">633</th><td><i>  // (build_vector_trunc (lshr_oneuse $src0, 16), (lshr_oneuse $src1, 16)</i></td></tr>
<tr><th id="634">634</th><td><i>  //  =&gt; (S_PACK_HH_B32_B16 $src0, $src1)</i></td></tr>
<tr><th id="635">635</th><td><i>  // (build_vector_trunc $src0, (lshr_oneuse SReg_32:$src1, 16))</i></td></tr>
<tr><th id="636">636</th><td><i>  //  =&gt; (S_PACK_LH_B32_B16 $src0, $src1)</i></td></tr>
<tr><th id="637">637</th><td><i>  // (build_vector_trunc $src0, $src1)</i></td></tr>
<tr><th id="638">638</th><td><i>  //  =&gt; (S_PACK_LL_B32_B16 $src0, $src1)</i></td></tr>
<tr><th id="639">639</th><td></td></tr>
<tr><th id="640">640</th><td>  <em>bool</em> <dfn class="local col5 decl" id="515Shift0" title='Shift0' data-type='bool' data-ref="515Shift0" data-ref-filename="515Shift0">Shift0</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_" title='llvm::MIPatternMatch::mi_match' data-ref="_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_" data-ref-filename="_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_">mi_match</a>(</td></tr>
<tr><th id="641">641</th><td>      <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#502Src0" title='Src0' data-ref="502Src0" data-ref-filename="502Src0">Src0</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch8m_OneUseERKT_" title='llvm::MIPatternMatch::m_OneUse' data-ref="_ZN4llvm14MIPatternMatch8m_OneUseERKT_" data-ref-filename="_ZN4llvm14MIPatternMatch8m_OneUseERKT_">m_OneUse</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch7m_GLShrERKT_RKT0_" title='llvm::MIPatternMatch::m_GLShr' data-ref="_ZN4llvm14MIPatternMatch7m_GLShrERKT_RKT0_" data-ref-filename="_ZN4llvm14MIPatternMatch7m_GLShrERKT_RKT0_">m_GLShr</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch5m_RegERNS_8RegisterE" title='llvm::MIPatternMatch::m_Reg' data-ref="_ZN4llvm14MIPatternMatch5m_RegERNS_8RegisterE" data-ref-filename="_ZN4llvm14MIPatternMatch5m_RegERNS_8RegisterE">m_Reg</a>(<span class='refarg'><a class="local col3 ref" href="#513ShiftSrc0" title='ShiftSrc0' data-ref="513ShiftSrc0" data-ref-filename="513ShiftSrc0">ShiftSrc0</a></span>), <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch14m_SpecificICstEl" title='llvm::MIPatternMatch::m_SpecificICst' data-ref="_ZN4llvm14MIPatternMatch14m_SpecificICstEl" data-ref-filename="_ZN4llvm14MIPatternMatch14m_SpecificICstEl">m_SpecificICst</a>(<var>16</var>))));</td></tr>
<tr><th id="642">642</th><td></td></tr>
<tr><th id="643">643</th><td>  <em>bool</em> <dfn class="local col6 decl" id="516Shift1" title='Shift1' data-type='bool' data-ref="516Shift1" data-ref-filename="516Shift1">Shift1</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_" title='llvm::MIPatternMatch::mi_match' data-ref="_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_" data-ref-filename="_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_">mi_match</a>(</td></tr>
<tr><th id="644">644</th><td>      <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#503Src1" title='Src1' data-ref="503Src1" data-ref-filename="503Src1">Src1</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch8m_OneUseERKT_" title='llvm::MIPatternMatch::m_OneUse' data-ref="_ZN4llvm14MIPatternMatch8m_OneUseERKT_" data-ref-filename="_ZN4llvm14MIPatternMatch8m_OneUseERKT_">m_OneUse</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch7m_GLShrERKT_RKT0_" title='llvm::MIPatternMatch::m_GLShr' data-ref="_ZN4llvm14MIPatternMatch7m_GLShrERKT_RKT0_" data-ref-filename="_ZN4llvm14MIPatternMatch7m_GLShrERKT_RKT0_">m_GLShr</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch5m_RegERNS_8RegisterE" title='llvm::MIPatternMatch::m_Reg' data-ref="_ZN4llvm14MIPatternMatch5m_RegERNS_8RegisterE" data-ref-filename="_ZN4llvm14MIPatternMatch5m_RegERNS_8RegisterE">m_Reg</a>(<span class='refarg'><a class="local col4 ref" href="#514ShiftSrc1" title='ShiftSrc1' data-ref="514ShiftSrc1" data-ref-filename="514ShiftSrc1">ShiftSrc1</a></span>), <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch14m_SpecificICstEl" title='llvm::MIPatternMatch::m_SpecificICst' data-ref="_ZN4llvm14MIPatternMatch14m_SpecificICstEl" data-ref-filename="_ZN4llvm14MIPatternMatch14m_SpecificICstEl">m_SpecificICst</a>(<var>16</var>))));</td></tr>
<tr><th id="645">645</th><td></td></tr>
<tr><th id="646">646</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="517Opc" title='Opc' data-type='unsigned int' data-ref="517Opc" data-ref-filename="517Opc">Opc</dfn> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_PACK_LL_B32_B16" title='llvm::AMDGPU::S_PACK_LL_B32_B16' data-ref="llvm::AMDGPU::S_PACK_LL_B32_B16" data-ref-filename="llvm..AMDGPU..S_PACK_LL_B32_B16">S_PACK_LL_B32_B16</a>;</td></tr>
<tr><th id="647">647</th><td>  <b>if</b> (<a class="local col5 ref" href="#515Shift0" title='Shift0' data-ref="515Shift0" data-ref-filename="515Shift0">Shift0</a> &amp;&amp; <a class="local col6 ref" href="#516Shift1" title='Shift1' data-ref="516Shift1" data-ref-filename="516Shift1">Shift1</a>) {</td></tr>
<tr><th id="648">648</th><td>    <a class="local col7 ref" href="#517Opc" title='Opc' data-ref="517Opc" data-ref-filename="517Opc">Opc</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_PACK_HH_B32_B16" title='llvm::AMDGPU::S_PACK_HH_B32_B16' data-ref="llvm::AMDGPU::S_PACK_HH_B32_B16" data-ref-filename="llvm..AMDGPU..S_PACK_HH_B32_B16">S_PACK_HH_B32_B16</a>;</td></tr>
<tr><th id="649">649</th><td>    <a class="local col7 ref" href="#497MI" title='MI' data-ref="497MI" data-ref-filename="497MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#513ShiftSrc0" title='ShiftSrc0' data-ref="513ShiftSrc0" data-ref-filename="513ShiftSrc0">ShiftSrc0</a>);</td></tr>
<tr><th id="650">650</th><td>    <a class="local col7 ref" href="#497MI" title='MI' data-ref="497MI" data-ref-filename="497MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#514ShiftSrc1" title='ShiftSrc1' data-ref="514ShiftSrc1" data-ref-filename="514ShiftSrc1">ShiftSrc1</a>);</td></tr>
<tr><th id="651">651</th><td>  } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#516Shift1" title='Shift1' data-ref="516Shift1" data-ref-filename="516Shift1">Shift1</a>) {</td></tr>
<tr><th id="652">652</th><td>    <a class="local col7 ref" href="#517Opc" title='Opc' data-ref="517Opc" data-ref-filename="517Opc">Opc</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_PACK_LH_B32_B16" title='llvm::AMDGPU::S_PACK_LH_B32_B16' data-ref="llvm::AMDGPU::S_PACK_LH_B32_B16" data-ref-filename="llvm..AMDGPU..S_PACK_LH_B32_B16">S_PACK_LH_B32_B16</a>;</td></tr>
<tr><th id="653">653</th><td>    <a class="local col7 ref" href="#497MI" title='MI' data-ref="497MI" data-ref-filename="497MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#514ShiftSrc1" title='ShiftSrc1' data-ref="514ShiftSrc1" data-ref-filename="514ShiftSrc1">ShiftSrc1</a>);</td></tr>
<tr><th id="654">654</th><td>  } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#515Shift0" title='Shift0' data-ref="515Shift0" data-ref-filename="515Shift0">Shift0</a> &amp;&amp; <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col6 ref" href="#506ConstSrc1" title='ConstSrc1' data-ref="506ConstSrc1" data-ref-filename="506ConstSrc1">ConstSrc1</a> &amp;&amp; <a class="local col6 ref" href="#506ConstSrc1" title='ConstSrc1' data-ref="506ConstSrc1" data-ref-filename="506ConstSrc1">ConstSrc1</a><a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::ValueAndVReg::Value" title='llvm::ValueAndVReg::Value' data-ref="llvm::ValueAndVReg::Value" data-ref-filename="llvm..ValueAndVReg..Value">Value</a> <a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInteqEm" title='llvm::APInt::operator==' data-ref="_ZNK4llvm5APInteqEm" data-ref-filename="_ZNK4llvm5APInteqEm">==</a> <var>0</var>) {</td></tr>
<tr><th id="655">655</th><td>    <i>// build_vector_trunc (lshr $src0, 16), 0 -&gt; s_lshr_b32 $src0, 16</i></td></tr>
<tr><th id="656">656</th><td>    <em>auto</em> <dfn class="local col8 decl" id="518MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="518MIB" data-ref-filename="518MIB">MIB</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col5 ref" href="#505BB" title='BB' data-ref="505BB" data-ref-filename="505BB">BB</a></span>, &amp;<a class="local col7 ref" href="#497MI" title='MI' data-ref="497MI" data-ref-filename="497MI">MI</a>, <a class="local col4 ref" href="#504DL" title='DL' data-ref="504DL" data-ref-filename="504DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_LSHR_B32" title='llvm::AMDGPU::S_LSHR_B32' data-ref="llvm::AMDGPU::S_LSHR_B32" data-ref-filename="llvm..AMDGPU..S_LSHR_B32">S_LSHR_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#500Dst" title='Dst' data-ref="500Dst" data-ref-filename="500Dst">Dst</a>)</td></tr>
<tr><th id="657">657</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#513ShiftSrc0" title='ShiftSrc0' data-ref="513ShiftSrc0" data-ref-filename="513ShiftSrc0">ShiftSrc0</a>)</td></tr>
<tr><th id="658">658</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>16</var>);</td></tr>
<tr><th id="659">659</th><td></td></tr>
<tr><th id="660">660</th><td>    <a class="local col7 ref" href="#497MI" title='MI' data-ref="497MI" data-ref-filename="497MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="661">661</th><td>    <b>return</b> <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col8 ref" href="#518MIB" title='MIB' data-ref="518MIB" data-ref-filename="518MIB">MIB</a></span>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="662">662</th><td>  }</td></tr>
<tr><th id="663">663</th><td></td></tr>
<tr><th id="664">664</th><td>  <a class="local col7 ref" href="#497MI" title='MI' data-ref="497MI" data-ref-filename="497MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#517Opc" title='Opc' data-ref="517Opc" data-ref-filename="517Opc">Opc</a>));</td></tr>
<tr><th id="665">665</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'><a class="local col7 ref" href="#497MI" title='MI' data-ref="497MI" data-ref-filename="497MI">MI</a></span>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="666">666</th><td>}</td></tr>
<tr><th id="667">667</th><td></td></tr>
<tr><th id="668">668</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector15selectG_PTR_ADDERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_PTR_ADD' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15selectG_PTR_ADDERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15selectG_PTR_ADDERNS_12MachineInstrE">selectG_PTR_ADD</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="519I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="519I" data-ref-filename="519I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="669">669</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector15selectG_ADD_SUBERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_ADD_SUB' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15selectG_ADD_SUBERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15selectG_ADD_SUBERNS_12MachineInstrE">selectG_ADD_SUB</a>(<span class='refarg'><a class="local col9 ref" href="#519I" title='I' data-ref="519I" data-ref-filename="519I">I</a></span>);</td></tr>
<tr><th id="670">670</th><td>}</td></tr>
<tr><th id="671">671</th><td></td></tr>
<tr><th id="672">672</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector20selectG_IMPLICIT_DEFERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_IMPLICIT_DEF' data-ref="_ZNK4llvm25AMDGPUInstructionSelector20selectG_IMPLICIT_DEFERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector20selectG_IMPLICIT_DEFERNS_12MachineInstrE">selectG_IMPLICIT_DEF</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="520I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="520I" data-ref-filename="520I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="673">673</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="521MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="521MO" data-ref-filename="521MO">MO</dfn> = <a class="local col0 ref" href="#520I" title='I' data-ref="520I" data-ref-filename="520I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="674">674</th><td></td></tr>
<tr><th id="675">675</th><td>  <i>// FIXME: Interface for getConstrainedRegClassForOperand needs work. The</i></td></tr>
<tr><th id="676">676</th><td><i>  // regbank check here is to know why getConstrainedRegClassForOperand failed.</i></td></tr>
<tr><th id="677">677</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="522RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="522RC" data-ref-filename="522RC">RC</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>.<a class="virtual ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE" title='llvm::SIRegisterInfo::getConstrainedRegClassForOperand' data-ref="_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE">getConstrainedRegClassForOperand</a>(<a class="local col1 ref" href="#521MO" title='MO' data-ref="521MO" data-ref-filename="521MO">MO</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>);</td></tr>
<tr><th id="678">678</th><td>  <b>if</b> ((!<a class="local col2 ref" href="#522RC" title='RC' data-ref="522RC" data-ref-filename="522RC">RC</a> &amp;&amp; !<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getRegBankOrNullENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegBankOrNull' data-ref="_ZNK4llvm19MachineRegisterInfo16getRegBankOrNullENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16getRegBankOrNullENS_8RegisterE">getRegBankOrNull</a>(<a class="local col1 ref" href="#521MO" title='MO' data-ref="521MO" data-ref-filename="521MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) ||</td></tr>
<tr><th id="679">679</th><td>      (<a class="local col2 ref" href="#522RC" title='RC' data-ref="522RC" data-ref-filename="522RC">RC</a> &amp;&amp; <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="local col1 ref" href="#521MO" title='MO' data-ref="521MO" data-ref-filename="521MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), *<a class="local col2 ref" href="#522RC" title='RC' data-ref="522RC" data-ref-filename="522RC">RC</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>))) {</td></tr>
<tr><th id="680">680</th><td>    <a class="local col0 ref" href="#520I" title='I' data-ref="520I" data-ref-filename="520I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF" data-ref-filename="llvm..TargetOpcode..IMPLICIT_DEF">IMPLICIT_DEF</a>));</td></tr>
<tr><th id="681">681</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="682">682</th><td>  }</td></tr>
<tr><th id="683">683</th><td></td></tr>
<tr><th id="684">684</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="685">685</th><td>}</td></tr>
<tr><th id="686">686</th><td></td></tr>
<tr><th id="687">687</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector14selectG_INSERTERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_INSERT' data-ref="_ZNK4llvm25AMDGPUInstructionSelector14selectG_INSERTERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector14selectG_INSERTERNS_12MachineInstrE">selectG_INSERT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="523I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="523I" data-ref-filename="523I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="688">688</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="524BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="524BB" data-ref-filename="524BB">BB</dfn> = <a class="local col3 ref" href="#523I" title='I' data-ref="523I" data-ref-filename="523I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="689">689</th><td></td></tr>
<tr><th id="690">690</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="525DstReg" title='DstReg' data-type='llvm::Register' data-ref="525DstReg" data-ref-filename="525DstReg">DstReg</dfn> = <a class="local col3 ref" href="#523I" title='I' data-ref="523I" data-ref-filename="523I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="691">691</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="526Src0Reg" title='Src0Reg' data-type='llvm::Register' data-ref="526Src0Reg" data-ref-filename="526Src0Reg">Src0Reg</dfn> = <a class="local col3 ref" href="#523I" title='I' data-ref="523I" data-ref-filename="523I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="692">692</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="527Src1Reg" title='Src1Reg' data-type='llvm::Register' data-ref="527Src1Reg" data-ref-filename="527Src1Reg">Src1Reg</dfn> = <a class="local col3 ref" href="#523I" title='I' data-ref="523I" data-ref-filename="523I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="693">693</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col8 decl" id="528Src1Ty" title='Src1Ty' data-type='llvm::LLT' data-ref="528Src1Ty" data-ref-filename="528Src1Ty">Src1Ty</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#527Src1Reg" title='Src1Reg' data-ref="527Src1Reg" data-ref-filename="527Src1Reg">Src1Reg</a>);</td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="529DstSize" title='DstSize' data-type='unsigned int' data-ref="529DstSize" data-ref-filename="529DstSize">DstSize</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#525DstReg" title='DstReg' data-ref="525DstReg" data-ref-filename="525DstReg">DstReg</a>).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="696">696</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="530InsSize" title='InsSize' data-type='unsigned int' data-ref="530InsSize" data-ref-filename="530InsSize">InsSize</dfn> = <a class="local col8 ref" href="#528Src1Ty" title='Src1Ty' data-ref="528Src1Ty" data-ref-filename="528Src1Ty">Src1Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="697">697</th><td></td></tr>
<tr><th id="698">698</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col1 decl" id="531Offset" title='Offset' data-type='int64_t' data-ref="531Offset" data-ref-filename="531Offset">Offset</dfn> = <a class="local col3 ref" href="#523I" title='I' data-ref="523I" data-ref-filename="523I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="699">699</th><td></td></tr>
<tr><th id="700">700</th><td>  <i>// FIXME: These cases should have been illegal and unnecessary to check here.</i></td></tr>
<tr><th id="701">701</th><td>  <b>if</b> (<a class="local col1 ref" href="#531Offset" title='Offset' data-ref="531Offset" data-ref-filename="531Offset">Offset</a> % <var>32</var> != <var>0</var> || <a class="local col0 ref" href="#530InsSize" title='InsSize' data-ref="530InsSize" data-ref-filename="530InsSize">InsSize</a> % <var>32</var> != <var>0</var>)</td></tr>
<tr><th id="702">702</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="703">703</th><td></td></tr>
<tr><th id="704">704</th><td>  <i>// Currently not handled by getSubRegFromChannel.</i></td></tr>
<tr><th id="705">705</th><td>  <b>if</b> (<a class="local col0 ref" href="#530InsSize" title='InsSize' data-ref="530InsSize" data-ref-filename="530InsSize">InsSize</a> &gt; <var>128</var>)</td></tr>
<tr><th id="706">706</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="707">707</th><td></td></tr>
<tr><th id="708">708</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="532SubReg" title='SubReg' data-type='unsigned int' data-ref="532SubReg" data-ref-filename="532SubReg">SubReg</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZN4llvm14SIRegisterInfo20getSubRegFromChannelEjj" title='llvm::SIRegisterInfo::getSubRegFromChannel' data-ref="_ZN4llvm14SIRegisterInfo20getSubRegFromChannelEjj" data-ref-filename="_ZN4llvm14SIRegisterInfo20getSubRegFromChannelEjj">getSubRegFromChannel</a>(<a class="local col1 ref" href="#531Offset" title='Offset' data-ref="531Offset" data-ref-filename="531Offset">Offset</a> / <var>32</var>, <a class="local col0 ref" href="#530InsSize" title='InsSize' data-ref="530InsSize" data-ref-filename="530InsSize">InsSize</a> / <var>32</var>);</td></tr>
<tr><th id="709">709</th><td>  <b>if</b> (<a class="local col2 ref" href="#532SubReg" title='SubReg' data-ref="532SubReg" data-ref-filename="532SubReg">SubReg</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoSubRegister" title='llvm::AMDGPU::NoSubRegister' data-ref="llvm::AMDGPU::NoSubRegister" data-ref-filename="llvm..AMDGPU..NoSubRegister">NoSubRegister</a>)</td></tr>
<tr><th id="710">710</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="711">711</th><td></td></tr>
<tr><th id="712">712</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col3 decl" id="533DstBank" title='DstBank' data-type='const llvm::RegisterBank *' data-ref="533DstBank" data-ref-filename="533DstBank">DstBank</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#525DstReg" title='DstReg' data-ref="525DstReg" data-ref-filename="525DstReg">DstReg</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>);</td></tr>
<tr><th id="713">713</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="534DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="534DstRC" data-ref-filename="534DstRC">DstRC</dfn> =</td></tr>
<tr><th id="714">714</th><td>    <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo24getRegClassForSizeOnBankEjRKNS_12RegisterBankERKNS_19MachineRegisterInfoE" title='llvm::SIRegisterInfo::getRegClassForSizeOnBank' data-ref="_ZNK4llvm14SIRegisterInfo24getRegClassForSizeOnBankEjRKNS_12RegisterBankERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm14SIRegisterInfo24getRegClassForSizeOnBankEjRKNS_12RegisterBankERKNS_19MachineRegisterInfoE">getRegClassForSizeOnBank</a>(<a class="local col9 ref" href="#529DstSize" title='DstSize' data-ref="529DstSize" data-ref-filename="529DstSize">DstSize</a>, *<a class="local col3 ref" href="#533DstBank" title='DstBank' data-ref="533DstBank" data-ref-filename="533DstBank">DstBank</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>);</td></tr>
<tr><th id="715">715</th><td>  <b>if</b> (!<a class="local col4 ref" href="#534DstRC" title='DstRC' data-ref="534DstRC" data-ref-filename="534DstRC">DstRC</a>)</td></tr>
<tr><th id="716">716</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="717">717</th><td></td></tr>
<tr><th id="718">718</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col5 decl" id="535Src0Bank" title='Src0Bank' data-type='const llvm::RegisterBank *' data-ref="535Src0Bank" data-ref-filename="535Src0Bank">Src0Bank</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#526Src0Reg" title='Src0Reg' data-ref="526Src0Reg" data-ref-filename="526Src0Reg">Src0Reg</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>);</td></tr>
<tr><th id="719">719</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col6 decl" id="536Src1Bank" title='Src1Bank' data-type='const llvm::RegisterBank *' data-ref="536Src1Bank" data-ref-filename="536Src1Bank">Src1Bank</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#527Src1Reg" title='Src1Reg' data-ref="527Src1Reg" data-ref-filename="527Src1Reg">Src1Reg</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>);</td></tr>
<tr><th id="720">720</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="537Src0RC" title='Src0RC' data-type='const llvm::TargetRegisterClass *' data-ref="537Src0RC" data-ref-filename="537Src0RC">Src0RC</dfn> =</td></tr>
<tr><th id="721">721</th><td>    <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo24getRegClassForSizeOnBankEjRKNS_12RegisterBankERKNS_19MachineRegisterInfoE" title='llvm::SIRegisterInfo::getRegClassForSizeOnBank' data-ref="_ZNK4llvm14SIRegisterInfo24getRegClassForSizeOnBankEjRKNS_12RegisterBankERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm14SIRegisterInfo24getRegClassForSizeOnBankEjRKNS_12RegisterBankERKNS_19MachineRegisterInfoE">getRegClassForSizeOnBank</a>(<a class="local col9 ref" href="#529DstSize" title='DstSize' data-ref="529DstSize" data-ref-filename="529DstSize">DstSize</a>, *<a class="local col5 ref" href="#535Src0Bank" title='Src0Bank' data-ref="535Src0Bank" data-ref-filename="535Src0Bank">Src0Bank</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>);</td></tr>
<tr><th id="722">722</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="538Src1RC" title='Src1RC' data-type='const llvm::TargetRegisterClass *' data-ref="538Src1RC" data-ref-filename="538Src1RC">Src1RC</dfn> =</td></tr>
<tr><th id="723">723</th><td>    <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo24getRegClassForSizeOnBankEjRKNS_12RegisterBankERKNS_19MachineRegisterInfoE" title='llvm::SIRegisterInfo::getRegClassForSizeOnBank' data-ref="_ZNK4llvm14SIRegisterInfo24getRegClassForSizeOnBankEjRKNS_12RegisterBankERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm14SIRegisterInfo24getRegClassForSizeOnBankEjRKNS_12RegisterBankERKNS_19MachineRegisterInfoE">getRegClassForSizeOnBank</a>(<a class="local col0 ref" href="#530InsSize" title='InsSize' data-ref="530InsSize" data-ref-filename="530InsSize">InsSize</a>, *<a class="local col6 ref" href="#536Src1Bank" title='Src1Bank' data-ref="536Src1Bank" data-ref-filename="536Src1Bank">Src1Bank</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>);</td></tr>
<tr><th id="724">724</th><td></td></tr>
<tr><th id="725">725</th><td>  <i>// Deal with weird cases where the class only partially supports the subreg</i></td></tr>
<tr><th id="726">726</th><td><i>  // index.</i></td></tr>
<tr><th id="727">727</th><td>  <a class="local col7 ref" href="#537Src0RC" title='Src0RC' data-ref="537Src0RC" data-ref-filename="537Src0RC">Src0RC</a> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>.<a class="virtual ref fn" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#_ZNK4llvm21AMDGPUGenRegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj" title='llvm::AMDGPUGenRegisterInfo::getSubClassWithSubReg' data-ref="_ZNK4llvm21AMDGPUGenRegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZNK4llvm21AMDGPUGenRegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj">getSubClassWithSubReg</a>(<a class="local col7 ref" href="#537Src0RC" title='Src0RC' data-ref="537Src0RC" data-ref-filename="537Src0RC">Src0RC</a>, <a class="local col2 ref" href="#532SubReg" title='SubReg' data-ref="532SubReg" data-ref-filename="532SubReg">SubReg</a>);</td></tr>
<tr><th id="728">728</th><td>  <b>if</b> (!<a class="local col7 ref" href="#537Src0RC" title='Src0RC' data-ref="537Src0RC" data-ref-filename="537Src0RC">Src0RC</a> || !<a class="local col8 ref" href="#538Src1RC" title='Src1RC' data-ref="538Src1RC" data-ref-filename="538Src1RC">Src1RC</a>)</td></tr>
<tr><th id="729">729</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="730">730</th><td></td></tr>
<tr><th id="731">731</th><td>  <b>if</b> (!<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#525DstReg" title='DstReg' data-ref="525DstReg" data-ref-filename="525DstReg">DstReg</a>, *<a class="local col4 ref" href="#534DstRC" title='DstRC' data-ref="534DstRC" data-ref-filename="534DstRC">DstRC</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>) ||</td></tr>
<tr><th id="732">732</th><td>      !<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#526Src0Reg" title='Src0Reg' data-ref="526Src0Reg" data-ref-filename="526Src0Reg">Src0Reg</a>, *<a class="local col7 ref" href="#537Src0RC" title='Src0RC' data-ref="537Src0RC" data-ref-filename="537Src0RC">Src0RC</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>) ||</td></tr>
<tr><th id="733">733</th><td>      !<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#527Src1Reg" title='Src1Reg' data-ref="527Src1Reg" data-ref-filename="527Src1Reg">Src1Reg</a>, *<a class="local col8 ref" href="#538Src1RC" title='Src1RC' data-ref="538Src1RC" data-ref-filename="538Src1RC">Src1RC</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>))</td></tr>
<tr><th id="734">734</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="735">735</th><td></td></tr>
<tr><th id="736">736</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col9 decl" id="539DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="539DL" data-ref-filename="539DL">DL</dfn> = <a class="local col3 ref" href="#523I" title='I' data-ref="523I" data-ref-filename="523I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="737">737</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col4 ref" href="#524BB" title='BB' data-ref="524BB" data-ref-filename="524BB">BB</a></span>, &amp;<a class="local col3 ref" href="#523I" title='I' data-ref="523I" data-ref-filename="523I">I</a>, <a class="local col9 ref" href="#539DL" title='DL' data-ref="539DL" data-ref-filename="539DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#54" title='llvm::TargetOpcode::INSERT_SUBREG' data-ref="llvm::TargetOpcode::INSERT_SUBREG" data-ref-filename="llvm..TargetOpcode..INSERT_SUBREG">INSERT_SUBREG</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#525DstReg" title='DstReg' data-ref="525DstReg" data-ref-filename="525DstReg">DstReg</a>)</td></tr>
<tr><th id="738">738</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#526Src0Reg" title='Src0Reg' data-ref="526Src0Reg" data-ref-filename="526Src0Reg">Src0Reg</a>)</td></tr>
<tr><th id="739">739</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#527Src1Reg" title='Src1Reg' data-ref="527Src1Reg" data-ref-filename="527Src1Reg">Src1Reg</a>)</td></tr>
<tr><th id="740">740</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#532SubReg" title='SubReg' data-ref="532SubReg" data-ref-filename="532SubReg">SubReg</a>);</td></tr>
<tr><th id="741">741</th><td></td></tr>
<tr><th id="742">742</th><td>  <a class="local col3 ref" href="#523I" title='I' data-ref="523I" data-ref-filename="523I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="743">743</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="744">744</th><td>}</td></tr>
<tr><th id="745">745</th><td></td></tr>
<tr><th id="746">746</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector17selectInterpP1F16ERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectInterpP1F16' data-ref="_ZNK4llvm25AMDGPUInstructionSelector17selectInterpP1F16ERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector17selectInterpP1F16ERNS_12MachineInstrE">selectInterpP1F16</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="540MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="540MI" data-ref-filename="540MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="747">747</th><td>  <b>if</b> (<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::STI" title='llvm::AMDGPUInstructionSelector::STI' data-ref="llvm::AMDGPUInstructionSelector::STI" data-ref-filename="llvm..AMDGPUInstructionSelector..STI">STI</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget15getLDSBankCountEv" title='llvm::GCNSubtarget::getLDSBankCount' data-ref="_ZNK4llvm12GCNSubtarget15getLDSBankCountEv" data-ref-filename="_ZNK4llvm12GCNSubtarget15getLDSBankCountEv">getLDSBankCount</a>() != <var>16</var>)</td></tr>
<tr><th id="748">748</th><td>    <b>return</b> <a class="member fn" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc.html#_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE" title='llvm::AMDGPUInstructionSelector::selectImpl' data-ref="_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE">selectImpl</a>(<span class='refarg'><a class="local col0 ref" href="#540MI" title='MI' data-ref="540MI" data-ref-filename="540MI">MI</a></span>, <span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::CoverageInfo" title='llvm::InstructionSelector::CoverageInfo' data-ref="llvm::InstructionSelector::CoverageInfo" data-ref-filename="llvm..InstructionSelector..CoverageInfo">CoverageInfo</a></span>);</td></tr>
<tr><th id="749">749</th><td></td></tr>
<tr><th id="750">750</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="541Dst" title='Dst' data-type='llvm::Register' data-ref="541Dst" data-ref-filename="541Dst">Dst</dfn> = <a class="local col0 ref" href="#540MI" title='MI' data-ref="540MI" data-ref-filename="540MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="751">751</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="542Src0" title='Src0' data-type='llvm::Register' data-ref="542Src0" data-ref-filename="542Src0">Src0</dfn> = <a class="local col0 ref" href="#540MI" title='MI' data-ref="540MI" data-ref-filename="540MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="752">752</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="543M0Val" title='M0Val' data-type='llvm::Register' data-ref="543M0Val" data-ref-filename="543M0Val">M0Val</dfn> = <a class="local col0 ref" href="#540MI" title='MI' data-ref="540MI" data-ref-filename="540MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>6</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="753">753</th><td>  <b>if</b> (!<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#543M0Val" title='M0Val' data-ref="543M0Val" data-ref-filename="543M0Val">M0Val</a>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>) ||</td></tr>
<tr><th id="754">754</th><td>      !<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#541Dst" title='Dst' data-ref="541Dst" data-ref-filename="541Dst">Dst</a>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>) ||</td></tr>
<tr><th id="755">755</th><td>      !<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#542Src0" title='Src0' data-ref="542Src0" data-ref-filename="542Src0">Src0</a>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>))</td></tr>
<tr><th id="756">756</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="757">757</th><td></td></tr>
<tr><th id="758">758</th><td>  <i>// This requires 2 instructions. It is possible to write a pattern to support</i></td></tr>
<tr><th id="759">759</th><td><i>  // this, but the generated isel emitter doesn't correctly deal with multiple</i></td></tr>
<tr><th id="760">760</th><td><i>  // output instructions using the same physical register input. The copy to m0</i></td></tr>
<tr><th id="761">761</th><td><i>  // is incorrectly placed before the second instruction.</i></td></tr>
<tr><th id="762">762</th><td><i>  //</i></td></tr>
<tr><th id="763">763</th><td><i>  // TODO: Match source modifiers.</i></td></tr>
<tr><th id="764">764</th><td></td></tr>
<tr><th id="765">765</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="544InterpMov" title='InterpMov' data-type='llvm::Register' data-ref="544InterpMov" data-ref-filename="544InterpMov">InterpMov</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>);</td></tr>
<tr><th id="766">766</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col5 decl" id="545DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="545DL" data-ref-filename="545DL">DL</dfn> = <a class="local col0 ref" href="#540MI" title='MI' data-ref="540MI" data-ref-filename="540MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="767">767</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="546MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="546MBB" data-ref-filename="546MBB">MBB</dfn> = <a class="local col0 ref" href="#540MI" title='MI' data-ref="540MI" data-ref-filename="540MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="768">768</th><td></td></tr>
<tr><th id="769">769</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col6 ref" href="#546MBB" title='MBB' data-ref="546MBB" data-ref-filename="546MBB">MBB</a></span>, &amp;<a class="local col0 ref" href="#540MI" title='MI' data-ref="540MI" data-ref-filename="540MI">MI</a>, <a class="local col5 ref" href="#545DL" title='DL' data-ref="545DL" data-ref-filename="545DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::M0" title='llvm::AMDGPU::M0' data-ref="llvm::AMDGPU::M0" data-ref-filename="llvm..AMDGPU..M0">M0</a>)</td></tr>
<tr><th id="770">770</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#543M0Val" title='M0Val' data-ref="543M0Val" data-ref-filename="543M0Val">M0Val</a>);</td></tr>
<tr><th id="771">771</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col6 ref" href="#546MBB" title='MBB' data-ref="546MBB" data-ref-filename="546MBB">MBB</a></span>, &amp;<a class="local col0 ref" href="#540MI" title='MI' data-ref="540MI" data-ref-filename="540MI">MI</a>, <a class="local col5 ref" href="#545DL" title='DL' data-ref="545DL" data-ref-filename="545DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_INTERP_MOV_F32" title='llvm::AMDGPU::V_INTERP_MOV_F32' data-ref="llvm::AMDGPU::V_INTERP_MOV_F32" data-ref-filename="llvm..AMDGPU..V_INTERP_MOV_F32">V_INTERP_MOV_F32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#544InterpMov" title='InterpMov' data-ref="544InterpMov" data-ref-filename="544InterpMov">InterpMov</a>)</td></tr>
<tr><th id="772">772</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>2</var>)</td></tr>
<tr><th id="773">773</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col0 ref" href="#540MI" title='MI' data-ref="540MI" data-ref-filename="540MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())  <i>// $attr</i></td></tr>
<tr><th id="774">774</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col0 ref" href="#540MI" title='MI' data-ref="540MI" data-ref-filename="540MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()); <i>// $attrchan</i></td></tr>
<tr><th id="775">775</th><td></td></tr>
<tr><th id="776">776</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col6 ref" href="#546MBB" title='MBB' data-ref="546MBB" data-ref-filename="546MBB">MBB</a></span>, &amp;<a class="local col0 ref" href="#540MI" title='MI' data-ref="540MI" data-ref-filename="540MI">MI</a>, <a class="local col5 ref" href="#545DL" title='DL' data-ref="545DL" data-ref-filename="545DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_INTERP_P1LV_F16" title='llvm::AMDGPU::V_INTERP_P1LV_F16' data-ref="llvm::AMDGPU::V_INTERP_P1LV_F16" data-ref-filename="llvm..AMDGPU..V_INTERP_P1LV_F16">V_INTERP_P1LV_F16</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#541Dst" title='Dst' data-ref="541Dst" data-ref-filename="541Dst">Dst</a>)</td></tr>
<tr><th id="777">777</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)                          <i>// $src0_modifiers</i></td></tr>
<tr><th id="778">778</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#542Src0" title='Src0' data-ref="542Src0" data-ref-filename="542Src0">Src0</a>)                       <i>// $src0</i></td></tr>
<tr><th id="779">779</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col0 ref" href="#540MI" title='MI' data-ref="540MI" data-ref-filename="540MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())  <i>// $attr</i></td></tr>
<tr><th id="780">780</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col0 ref" href="#540MI" title='MI' data-ref="540MI" data-ref-filename="540MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())  <i>// $attrchan</i></td></tr>
<tr><th id="781">781</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)                          <i>// $src2_modifiers</i></td></tr>
<tr><th id="782">782</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#544InterpMov" title='InterpMov' data-ref="544InterpMov" data-ref-filename="544InterpMov">InterpMov</a>)                  <i>// $src2 - 2 f16 values selected by high</i></td></tr>
<tr><th id="783">783</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col0 ref" href="#540MI" title='MI' data-ref="540MI" data-ref-filename="540MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>5</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())  <i>// $high</i></td></tr>
<tr><th id="784">784</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)                          <i>// $clamp</i></td></tr>
<tr><th id="785">785</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);                         <i>// $omod</i></td></tr>
<tr><th id="786">786</th><td></td></tr>
<tr><th id="787">787</th><td>  <a class="local col0 ref" href="#540MI" title='MI' data-ref="540MI" data-ref-filename="540MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="788">788</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="789">789</th><td>}</td></tr>
<tr><th id="790">790</th><td></td></tr>
<tr><th id="791">791</th><td><i>// Writelane is special in that it can use SGPR and M0 (which would normally</i></td></tr>
<tr><th id="792">792</th><td><i>// count as using the constant bus twice - but in this case it is allowed since</i></td></tr>
<tr><th id="793">793</th><td><i>// the lane selector doesn't count as a use of the constant bus). However, it is</i></td></tr>
<tr><th id="794">794</th><td><i>// still required to abide by the 1 SGPR rule. Fix this up if we might have</i></td></tr>
<tr><th id="795">795</th><td><i>// multiple SGPRs.</i></td></tr>
<tr><th id="796">796</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector15selectWritelaneERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectWritelane' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15selectWritelaneERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15selectWritelaneERNS_12MachineInstrE">selectWritelane</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="547MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="547MI" data-ref-filename="547MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="797">797</th><td>  <i>// With a constant bus limit of at least 2, there's no issue.</i></td></tr>
<tr><th id="798">798</th><td>  <b>if</b> (<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::STI" title='llvm::AMDGPUInstructionSelector::STI' data-ref="llvm::AMDGPUInstructionSelector::STI" data-ref-filename="llvm..AMDGPUInstructionSelector..STI">STI</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget19getConstantBusLimitEj" title='llvm::GCNSubtarget::getConstantBusLimit' data-ref="_ZNK4llvm12GCNSubtarget19getConstantBusLimitEj" data-ref-filename="_ZNK4llvm12GCNSubtarget19getConstantBusLimitEj">getConstantBusLimit</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_WRITELANE_B32" title='llvm::AMDGPU::V_WRITELANE_B32' data-ref="llvm::AMDGPU::V_WRITELANE_B32" data-ref-filename="llvm..AMDGPU..V_WRITELANE_B32">V_WRITELANE_B32</a>) &gt; <var>1</var>)</td></tr>
<tr><th id="799">799</th><td>    <b>return</b> <a class="member fn" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc.html#_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE" title='llvm::AMDGPUInstructionSelector::selectImpl' data-ref="_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE">selectImpl</a>(<span class='refarg'><a class="local col7 ref" href="#547MI" title='MI' data-ref="547MI" data-ref-filename="547MI">MI</a></span>, <span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::CoverageInfo" title='llvm::InstructionSelector::CoverageInfo' data-ref="llvm::InstructionSelector::CoverageInfo" data-ref-filename="llvm..InstructionSelector..CoverageInfo">CoverageInfo</a></span>);</td></tr>
<tr><th id="800">800</th><td></td></tr>
<tr><th id="801">801</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="548MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="548MBB" data-ref-filename="548MBB">MBB</dfn> = <a class="local col7 ref" href="#547MI" title='MI' data-ref="547MI" data-ref-filename="547MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="802">802</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col9 decl" id="549DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="549DL" data-ref-filename="549DL">DL</dfn> = <a class="local col7 ref" href="#547MI" title='MI' data-ref="547MI" data-ref-filename="547MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="803">803</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="550VDst" title='VDst' data-type='llvm::Register' data-ref="550VDst" data-ref-filename="550VDst">VDst</dfn> = <a class="local col7 ref" href="#547MI" title='MI' data-ref="547MI" data-ref-filename="547MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="804">804</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="551Val" title='Val' data-type='llvm::Register' data-ref="551Val" data-ref-filename="551Val">Val</dfn> = <a class="local col7 ref" href="#547MI" title='MI' data-ref="547MI" data-ref-filename="547MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="805">805</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="552LaneSelect" title='LaneSelect' data-type='llvm::Register' data-ref="552LaneSelect" data-ref-filename="552LaneSelect">LaneSelect</dfn> = <a class="local col7 ref" href="#547MI" title='MI' data-ref="547MI" data-ref-filename="547MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="806">806</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="553VDstIn" title='VDstIn' data-type='llvm::Register' data-ref="553VDstIn" data-ref-filename="553VDstIn">VDstIn</dfn> = <a class="local col7 ref" href="#547MI" title='MI' data-ref="547MI" data-ref-filename="547MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="807">807</th><td></td></tr>
<tr><th id="808">808</th><td>  <em>auto</em> <dfn class="local col4 decl" id="554MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="554MIB" data-ref-filename="554MIB">MIB</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col8 ref" href="#548MBB" title='MBB' data-ref="548MBB" data-ref-filename="548MBB">MBB</a></span>, &amp;<a class="local col7 ref" href="#547MI" title='MI' data-ref="547MI" data-ref-filename="547MI">MI</a>, <a class="local col9 ref" href="#549DL" title='DL' data-ref="549DL" data-ref-filename="549DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_WRITELANE_B32" title='llvm::AMDGPU::V_WRITELANE_B32' data-ref="llvm::AMDGPU::V_WRITELANE_B32" data-ref-filename="llvm..AMDGPU..V_WRITELANE_B32">V_WRITELANE_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#550VDst" title='VDst' data-ref="550VDst" data-ref-filename="550VDst">VDst</a>);</td></tr>
<tr><th id="809">809</th><td></td></tr>
<tr><th id="810">810</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::ValueAndVReg" title='llvm::ValueAndVReg' data-ref="llvm::ValueAndVReg" data-ref-filename="llvm..ValueAndVReg">ValueAndVReg</a>&gt; <dfn class="local col5 decl" id="555ConstSelect" title='ConstSelect' data-type='Optional&lt;llvm::ValueAndVReg&gt;' data-ref="555ConstSelect" data-ref-filename="555ConstSelect">ConstSelect</dfn> =</td></tr>
<tr><th id="811">811</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" title='llvm::getConstantVRegValWithLookThrough' data-ref="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" data-ref-filename="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb">getConstantVRegValWithLookThrough</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#552LaneSelect" title='LaneSelect' data-ref="552LaneSelect" data-ref-filename="552LaneSelect">LaneSelect</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>, <b>true</b>, <b>true</b>);</td></tr>
<tr><th id="812">812</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col5 ref" href="#555ConstSelect" title='ConstSelect' data-ref="555ConstSelect" data-ref-filename="555ConstSelect">ConstSelect</a>) {</td></tr>
<tr><th id="813">813</th><td>    <i>// The selector has to be an inline immediate, so we can use whatever for</i></td></tr>
<tr><th id="814">814</th><td><i>    // the other operands.</i></td></tr>
<tr><th id="815">815</th><td>    <a class="local col4 ref" href="#554MIB" title='MIB' data-ref="554MIB" data-ref-filename="554MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#551Val" title='Val' data-ref="551Val" data-ref-filename="551Val">Val</a>);</td></tr>
<tr><th id="816">816</th><td>    <a class="local col4 ref" href="#554MIB" title='MIB' data-ref="554MIB" data-ref-filename="554MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col5 ref" href="#555ConstSelect" title='ConstSelect' data-ref="555ConstSelect" data-ref-filename="555ConstSelect">ConstSelect</a><a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::ValueAndVReg::Value" title='llvm::ValueAndVReg::Value' data-ref="llvm::ValueAndVReg::Value" data-ref-filename="llvm..ValueAndVReg..Value">Value</a>.<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getSExtValueEv" title='llvm::APInt::getSExtValue' data-ref="_ZNK4llvm5APInt12getSExtValueEv" data-ref-filename="_ZNK4llvm5APInt12getSExtValueEv">getSExtValue</a>() &amp;</td></tr>
<tr><th id="817">817</th><td>               <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm16maskTrailingOnesEj" title='llvm::maskTrailingOnes' data-ref="_ZN4llvm16maskTrailingOnesEj" data-ref-filename="_ZN4llvm16maskTrailingOnesEj">maskTrailingOnes</a>&lt;<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>&gt;(<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::STI" title='llvm::AMDGPUInstructionSelector::STI' data-ref="llvm::AMDGPUInstructionSelector::STI" data-ref-filename="llvm..AMDGPUInstructionSelector..STI">STI</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget20getWavefrontSizeLog2Ev" title='llvm::AMDGPUSubtarget::getWavefrontSizeLog2' data-ref="_ZNK4llvm15AMDGPUSubtarget20getWavefrontSizeLog2Ev" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget20getWavefrontSizeLog2Ev">getWavefrontSizeLog2</a>()));</td></tr>
<tr><th id="818">818</th><td>  } <b>else</b> {</td></tr>
<tr><th id="819">819</th><td>    <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::ValueAndVReg" title='llvm::ValueAndVReg' data-ref="llvm::ValueAndVReg" data-ref-filename="llvm..ValueAndVReg">ValueAndVReg</a>&gt; <dfn class="local col6 decl" id="556ConstVal" title='ConstVal' data-type='Optional&lt;llvm::ValueAndVReg&gt;' data-ref="556ConstVal" data-ref-filename="556ConstVal">ConstVal</dfn> =</td></tr>
<tr><th id="820">820</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" title='llvm::getConstantVRegValWithLookThrough' data-ref="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" data-ref-filename="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb">getConstantVRegValWithLookThrough</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#551Val" title='Val' data-ref="551Val" data-ref-filename="551Val">Val</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>, <b>true</b>, <b>true</b>);</td></tr>
<tr><th id="821">821</th><td></td></tr>
<tr><th id="822">822</th><td>    <i>// If the value written is an inline immediate, we can get away without a</i></td></tr>
<tr><th id="823">823</th><td><i>    // copy to m0.</i></td></tr>
<tr><th id="824">824</th><td>    <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col6 ref" href="#556ConstVal" title='ConstVal' data-ref="556ConstVal" data-ref-filename="556ConstVal">ConstVal</a> &amp;&amp; <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU20isInlinableLiteral32Eib" title='llvm::AMDGPU::isInlinableLiteral32' data-ref="_ZN4llvm6AMDGPU20isInlinableLiteral32Eib" data-ref-filename="_ZN4llvm6AMDGPU20isInlinableLiteral32Eib">isInlinableLiteral32</a>(<a class="local col6 ref" href="#556ConstVal" title='ConstVal' data-ref="556ConstVal" data-ref-filename="556ConstVal">ConstVal</a><a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::ValueAndVReg::Value" title='llvm::ValueAndVReg::Value' data-ref="llvm::ValueAndVReg::Value" data-ref-filename="llvm..ValueAndVReg..Value">Value</a>.<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getSExtValueEv" title='llvm::APInt::getSExtValue' data-ref="_ZNK4llvm5APInt12getSExtValueEv" data-ref-filename="_ZNK4llvm5APInt12getSExtValueEv">getSExtValue</a>(),</td></tr>
<tr><th id="825">825</th><td>                                                 <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::STI" title='llvm::AMDGPUInstructionSelector::STI' data-ref="llvm::AMDGPUInstructionSelector::STI" data-ref-filename="llvm..AMDGPUInstructionSelector..STI">STI</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget18hasInv2PiInlineImmEv" title='llvm::AMDGPUSubtarget::hasInv2PiInlineImm' data-ref="_ZNK4llvm15AMDGPUSubtarget18hasInv2PiInlineImmEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget18hasInv2PiInlineImmEv">hasInv2PiInlineImm</a>())) {</td></tr>
<tr><th id="826">826</th><td>      <a class="local col4 ref" href="#554MIB" title='MIB' data-ref="554MIB" data-ref-filename="554MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col6 ref" href="#556ConstVal" title='ConstVal' data-ref="556ConstVal" data-ref-filename="556ConstVal">ConstVal</a><a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::ValueAndVReg::Value" title='llvm::ValueAndVReg::Value' data-ref="llvm::ValueAndVReg::Value" data-ref-filename="llvm..ValueAndVReg..Value">Value</a>.<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getSExtValueEv" title='llvm::APInt::getSExtValue' data-ref="_ZNK4llvm5APInt12getSExtValueEv" data-ref-filename="_ZNK4llvm5APInt12getSExtValueEv">getSExtValue</a>());</td></tr>
<tr><th id="827">827</th><td>      <a class="local col4 ref" href="#554MIB" title='MIB' data-ref="554MIB" data-ref-filename="554MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#552LaneSelect" title='LaneSelect' data-ref="552LaneSelect" data-ref-filename="552LaneSelect">LaneSelect</a>);</td></tr>
<tr><th id="828">828</th><td>    } <b>else</b> {</td></tr>
<tr><th id="829">829</th><td>      <a class="local col4 ref" href="#554MIB" title='MIB' data-ref="554MIB" data-ref-filename="554MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#551Val" title='Val' data-ref="551Val" data-ref-filename="551Val">Val</a>);</td></tr>
<tr><th id="830">830</th><td></td></tr>
<tr><th id="831">831</th><td>      <i>// If the lane selector was originally in a VGPR and copied with</i></td></tr>
<tr><th id="832">832</th><td><i>      // readfirstlane, there's a hazard to read the same SGPR from the</i></td></tr>
<tr><th id="833">833</th><td><i>      // VALU. Constrain to a different SGPR to help avoid needing a nop later.</i></td></tr>
<tr><th id="834">834</th><td>      <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#552LaneSelect" title='LaneSelect' data-ref="552LaneSelect" data-ref-filename="552LaneSelect">LaneSelect</a>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32_XM0RegClass" title='llvm::AMDGPU::SReg_32_XM0RegClass' data-ref="llvm::AMDGPU::SReg_32_XM0RegClass" data-ref-filename="llvm..AMDGPU..SReg_32_XM0RegClass">SReg_32_XM0RegClass</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>);</td></tr>
<tr><th id="835">835</th><td></td></tr>
<tr><th id="836">836</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col8 ref" href="#548MBB" title='MBB' data-ref="548MBB" data-ref-filename="548MBB">MBB</a></span>, <span class='refarg'>*<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col4 ref" href="#554MIB" title='MIB' data-ref="554MIB" data-ref-filename="554MIB">MIB</a></span>, <a class="local col9 ref" href="#549DL" title='DL' data-ref="549DL" data-ref-filename="549DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::M0" title='llvm::AMDGPU::M0' data-ref="llvm::AMDGPU::M0" data-ref-filename="llvm..AMDGPU..M0">M0</a>)</td></tr>
<tr><th id="837">837</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#552LaneSelect" title='LaneSelect' data-ref="552LaneSelect" data-ref-filename="552LaneSelect">LaneSelect</a>);</td></tr>
<tr><th id="838">838</th><td>      <a class="local col4 ref" href="#554MIB" title='MIB' data-ref="554MIB" data-ref-filename="554MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::M0" title='llvm::AMDGPU::M0' data-ref="llvm::AMDGPU::M0" data-ref-filename="llvm..AMDGPU..M0">M0</a>);</td></tr>
<tr><th id="839">839</th><td>    }</td></tr>
<tr><th id="840">840</th><td>  }</td></tr>
<tr><th id="841">841</th><td></td></tr>
<tr><th id="842">842</th><td>  <a class="local col4 ref" href="#554MIB" title='MIB' data-ref="554MIB" data-ref-filename="554MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#553VDstIn" title='VDstIn' data-ref="553VDstIn" data-ref-filename="553VDstIn">VDstIn</a>);</td></tr>
<tr><th id="843">843</th><td></td></tr>
<tr><th id="844">844</th><td>  <a class="local col7 ref" href="#547MI" title='MI' data-ref="547MI" data-ref-filename="547MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="845">845</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col4 ref" href="#554MIB" title='MIB' data-ref="554MIB" data-ref-filename="554MIB">MIB</a></span>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="846">846</th><td>}</td></tr>
<tr><th id="847">847</th><td></td></tr>
<tr><th id="848">848</th><td><i>// We need to handle this here because tablegen doesn't support matching</i></td></tr>
<tr><th id="849">849</th><td><i>// instructions with multiple outputs.</i></td></tr>
<tr><th id="850">850</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector14selectDivScaleERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectDivScale' data-ref="_ZNK4llvm25AMDGPUInstructionSelector14selectDivScaleERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector14selectDivScaleERNS_12MachineInstrE">selectDivScale</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="557MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="557MI" data-ref-filename="557MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="851">851</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="558Dst0" title='Dst0' data-type='llvm::Register' data-ref="558Dst0" data-ref-filename="558Dst0">Dst0</dfn> = <a class="local col7 ref" href="#557MI" title='MI' data-ref="557MI" data-ref-filename="557MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="852">852</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="559Dst1" title='Dst1' data-type='llvm::Register' data-ref="559Dst1" data-ref-filename="559Dst1">Dst1</dfn> = <a class="local col7 ref" href="#557MI" title='MI' data-ref="557MI" data-ref-filename="557MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="853">853</th><td></td></tr>
<tr><th id="854">854</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col0 decl" id="560Ty" title='Ty' data-type='llvm::LLT' data-ref="560Ty" data-ref-filename="560Ty">Ty</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#558Dst0" title='Dst0' data-ref="558Dst0" data-ref-filename="558Dst0">Dst0</a>);</td></tr>
<tr><th id="855">855</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="561Opc" title='Opc' data-type='unsigned int' data-ref="561Opc" data-ref-filename="561Opc">Opc</dfn>;</td></tr>
<tr><th id="856">856</th><td>  <b>if</b> (<a class="local col0 ref" href="#560Ty" title='Ty' data-ref="560Ty" data-ref-filename="560Ty">Ty</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>))</td></tr>
<tr><th id="857">857</th><td>    <a class="local col1 ref" href="#561Opc" title='Opc' data-ref="561Opc" data-ref-filename="561Opc">Opc</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_DIV_SCALE_F32_e64" title='llvm::AMDGPU::V_DIV_SCALE_F32_e64' data-ref="llvm::AMDGPU::V_DIV_SCALE_F32_e64" data-ref-filename="llvm..AMDGPU..V_DIV_SCALE_F32_e64">V_DIV_SCALE_F32_e64</a>;</td></tr>
<tr><th id="858">858</th><td>  <b>else</b> <b>if</b> (<a class="local col0 ref" href="#560Ty" title='Ty' data-ref="560Ty" data-ref-filename="560Ty">Ty</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>64</var>))</td></tr>
<tr><th id="859">859</th><td>    <a class="local col1 ref" href="#561Opc" title='Opc' data-ref="561Opc" data-ref-filename="561Opc">Opc</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_DIV_SCALE_F64_e64" title='llvm::AMDGPU::V_DIV_SCALE_F64_e64' data-ref="llvm::AMDGPU::V_DIV_SCALE_F64_e64" data-ref-filename="llvm..AMDGPU..V_DIV_SCALE_F64_e64">V_DIV_SCALE_F64_e64</a>;</td></tr>
<tr><th id="860">860</th><td>  <b>else</b></td></tr>
<tr><th id="861">861</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="862">862</th><td></td></tr>
<tr><th id="863">863</th><td>  <i>// TODO: Match source modifiers.</i></td></tr>
<tr><th id="864">864</th><td></td></tr>
<tr><th id="865">865</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col2 decl" id="562DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="562DL" data-ref-filename="562DL">DL</dfn> = <a class="local col7 ref" href="#557MI" title='MI' data-ref="557MI" data-ref-filename="557MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="866">866</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="563MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="563MBB" data-ref-filename="563MBB">MBB</dfn> = <a class="local col7 ref" href="#557MI" title='MI' data-ref="557MI" data-ref-filename="557MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="867">867</th><td></td></tr>
<tr><th id="868">868</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="564Numer" title='Numer' data-type='llvm::Register' data-ref="564Numer" data-ref-filename="564Numer">Numer</dfn> = <a class="local col7 ref" href="#557MI" title='MI' data-ref="557MI" data-ref-filename="557MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="869">869</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="565Denom" title='Denom' data-type='llvm::Register' data-ref="565Denom" data-ref-filename="565Denom">Denom</dfn> = <a class="local col7 ref" href="#557MI" title='MI' data-ref="557MI" data-ref-filename="557MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="870">870</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="566ChooseDenom" title='ChooseDenom' data-type='unsigned int' data-ref="566ChooseDenom" data-ref-filename="566ChooseDenom">ChooseDenom</dfn> = <a class="local col7 ref" href="#557MI" title='MI' data-ref="557MI" data-ref-filename="557MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>5</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="871">871</th><td></td></tr>
<tr><th id="872">872</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="567Src0" title='Src0' data-type='llvm::Register' data-ref="567Src0" data-ref-filename="567Src0">Src0</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#566ChooseDenom" title='ChooseDenom' data-ref="566ChooseDenom" data-ref-filename="566ChooseDenom">ChooseDenom</a> != <var>0</var> ? <a class="local col4 ref" href="#564Numer" title='Numer' data-ref="564Numer" data-ref-filename="564Numer">Numer</a> : <a class="local col5 ref" href="#565Denom" title='Denom' data-ref="565Denom" data-ref-filename="565Denom">Denom</a>;</td></tr>
<tr><th id="873">873</th><td></td></tr>
<tr><th id="874">874</th><td>  <em>auto</em> <dfn class="local col8 decl" id="568MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="568MIB" data-ref-filename="568MIB">MIB</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col3 ref" href="#563MBB" title='MBB' data-ref="563MBB" data-ref-filename="563MBB">MBB</a></span>, &amp;<a class="local col7 ref" href="#557MI" title='MI' data-ref="557MI" data-ref-filename="557MI">MI</a>, <a class="local col2 ref" href="#562DL" title='DL' data-ref="562DL" data-ref-filename="562DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#561Opc" title='Opc' data-ref="561Opc" data-ref-filename="561Opc">Opc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#558Dst0" title='Dst0' data-ref="558Dst0" data-ref-filename="558Dst0">Dst0</a>)</td></tr>
<tr><th id="875">875</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#559Dst1" title='Dst1' data-ref="559Dst1" data-ref-filename="559Dst1">Dst1</a>)</td></tr>
<tr><th id="876">876</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)     <i>// $src0_modifiers</i></td></tr>
<tr><th id="877">877</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#567Src0" title='Src0' data-ref="567Src0" data-ref-filename="567Src0">Src0</a>)  <i>// $src0</i></td></tr>
<tr><th id="878">878</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)     <i>// $src1_modifiers</i></td></tr>
<tr><th id="879">879</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#565Denom" title='Denom' data-ref="565Denom" data-ref-filename="565Denom">Denom</a>) <i>// $src1</i></td></tr>
<tr><th id="880">880</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)     <i>// $src2_modifiers</i></td></tr>
<tr><th id="881">881</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#564Numer" title='Numer' data-ref="564Numer" data-ref-filename="564Numer">Numer</a>) <i>// $src2</i></td></tr>
<tr><th id="882">882</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)     <i>// $clamp</i></td></tr>
<tr><th id="883">883</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);    <i>// $omod</i></td></tr>
<tr><th id="884">884</th><td></td></tr>
<tr><th id="885">885</th><td>  <a class="local col7 ref" href="#557MI" title='MI' data-ref="557MI" data-ref-filename="557MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="886">886</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col8 ref" href="#568MIB" title='MIB' data-ref="568MIB" data-ref-filename="568MIB">MIB</a></span>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="887">887</th><td>}</td></tr>
<tr><th id="888">888</th><td></td></tr>
<tr><th id="889">889</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector17selectG_INTRINSICERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_INTRINSIC' data-ref="_ZNK4llvm25AMDGPUInstructionSelector17selectG_INTRINSICERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector17selectG_INTRINSICERNS_12MachineInstrE">selectG_INTRINSIC</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="569I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="569I" data-ref-filename="569I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="890">890</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="570IntrinsicID" title='IntrinsicID' data-type='unsigned int' data-ref="570IntrinsicID" data-ref-filename="570IntrinsicID">IntrinsicID</dfn> = <a class="local col9 ref" href="#569I" title='I' data-ref="569I" data-ref-filename="569I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getIntrinsicIDEv" title='llvm::MachineInstr::getIntrinsicID' data-ref="_ZNK4llvm12MachineInstr14getIntrinsicIDEv" data-ref-filename="_ZNK4llvm12MachineInstr14getIntrinsicIDEv">getIntrinsicID</a>();</td></tr>
<tr><th id="891">891</th><td>  <b>switch</b> (<a class="local col0 ref" href="#570IntrinsicID" title='IntrinsicID' data-ref="570IntrinsicID" data-ref-filename="570IntrinsicID">IntrinsicID</a>) {</td></tr>
<tr><th id="892">892</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_if_break" title='llvm::Intrinsic::amdgcn_if_break' data-ref="llvm::Intrinsic::amdgcn_if_break" data-ref-filename="llvm..Intrinsic..amdgcn_if_break">amdgcn_if_break</a>: {</td></tr>
<tr><th id="893">893</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="571BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="571BB" data-ref-filename="571BB">BB</dfn> = <a class="local col9 ref" href="#569I" title='I' data-ref="569I" data-ref-filename="569I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="894">894</th><td></td></tr>
<tr><th id="895">895</th><td>    <i>// FIXME: Manually selecting to avoid dealiing with the SReg_1 trick</i></td></tr>
<tr><th id="896">896</th><td><i>    // SelectionDAG uses for wave32 vs wave64.</i></td></tr>
<tr><th id="897">897</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="local col1 ref" href="#571BB" title='BB' data-ref="571BB" data-ref-filename="571BB">BB</a></span>, &amp;<a class="local col9 ref" href="#569I" title='I' data-ref="569I" data-ref-filename="569I">I</a>, <a class="local col9 ref" href="#569I" title='I' data-ref="569I" data-ref-filename="569I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_IF_BREAK" title='llvm::AMDGPU::SI_IF_BREAK' data-ref="llvm::AMDGPU::SI_IF_BREAK" data-ref-filename="llvm..AMDGPU..SI_IF_BREAK">SI_IF_BREAK</a>))</td></tr>
<tr><th id="898">898</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col9 ref" href="#569I" title='I' data-ref="569I" data-ref-filename="569I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>))</td></tr>
<tr><th id="899">899</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col9 ref" href="#569I" title='I' data-ref="569I" data-ref-filename="569I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>))</td></tr>
<tr><th id="900">900</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col9 ref" href="#569I" title='I' data-ref="569I" data-ref-filename="569I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>));</td></tr>
<tr><th id="901">901</th><td></td></tr>
<tr><th id="902">902</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="572DstReg" title='DstReg' data-type='llvm::Register' data-ref="572DstReg" data-ref-filename="572DstReg">DstReg</dfn> = <a class="local col9 ref" href="#569I" title='I' data-ref="569I" data-ref-filename="569I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="903">903</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="573Src0Reg" title='Src0Reg' data-type='llvm::Register' data-ref="573Src0Reg" data-ref-filename="573Src0Reg">Src0Reg</dfn> = <a class="local col9 ref" href="#569I" title='I' data-ref="569I" data-ref-filename="569I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="904">904</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="574Src1Reg" title='Src1Reg' data-type='llvm::Register' data-ref="574Src1Reg" data-ref-filename="574Src1Reg">Src1Reg</dfn> = <a class="local col9 ref" href="#569I" title='I' data-ref="569I" data-ref-filename="569I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="905">905</th><td></td></tr>
<tr><th id="906">906</th><td>    <a class="local col9 ref" href="#569I" title='I' data-ref="569I" data-ref-filename="569I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="907">907</th><td></td></tr>
<tr><th id="908">908</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="575Reg" title='Reg' data-type='llvm::Register' data-ref="575Reg" data-ref-filename="575Reg">Reg</dfn> : { <a class="local col2 ref" href="#572DstReg" title='DstReg' data-ref="572DstReg" data-ref-filename="572DstReg">DstReg</a>, <a class="local col3 ref" href="#573Src0Reg" title='Src0Reg' data-ref="573Src0Reg" data-ref-filename="573Src0Reg">Src0Reg</a>, <a class="local col4 ref" href="#574Src1Reg" title='Src1Reg' data-ref="574Src1Reg" data-ref-filename="574Src1Reg">Src1Reg</a> })</td></tr>
<tr><th id="909">909</th><td>      <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE" title='llvm::MachineRegisterInfo::setRegClass' data-ref="_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE">setRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#575Reg" title='Reg' data-ref="575Reg" data-ref-filename="575Reg">Reg</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo19getWaveMaskRegClassEv" title='llvm::SIRegisterInfo::getWaveMaskRegClass' data-ref="_ZNK4llvm14SIRegisterInfo19getWaveMaskRegClassEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo19getWaveMaskRegClassEv">getWaveMaskRegClass</a>());</td></tr>
<tr><th id="910">910</th><td></td></tr>
<tr><th id="911">911</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="912">912</th><td>  }</td></tr>
<tr><th id="913">913</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_interp_p1_f16" title='llvm::Intrinsic::amdgcn_interp_p1_f16' data-ref="llvm::Intrinsic::amdgcn_interp_p1_f16" data-ref-filename="llvm..Intrinsic..amdgcn_interp_p1_f16">amdgcn_interp_p1_f16</a>:</td></tr>
<tr><th id="914">914</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector17selectInterpP1F16ERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectInterpP1F16' data-ref="_ZNK4llvm25AMDGPUInstructionSelector17selectInterpP1F16ERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector17selectInterpP1F16ERNS_12MachineInstrE">selectInterpP1F16</a>(<span class='refarg'><a class="local col9 ref" href="#569I" title='I' data-ref="569I" data-ref-filename="569I">I</a></span>);</td></tr>
<tr><th id="915">915</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_wqm" title='llvm::Intrinsic::amdgcn_wqm' data-ref="llvm::Intrinsic::amdgcn_wqm" data-ref-filename="llvm..Intrinsic..amdgcn_wqm">amdgcn_wqm</a>:</td></tr>
<tr><th id="916">916</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector23constrainCopyLikeIntrinERNS_12MachineInstrEj" title='llvm::AMDGPUInstructionSelector::constrainCopyLikeIntrin' data-ref="_ZNK4llvm25AMDGPUInstructionSelector23constrainCopyLikeIntrinERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector23constrainCopyLikeIntrinERNS_12MachineInstrEj">constrainCopyLikeIntrin</a>(<span class='refarg'><a class="local col9 ref" href="#569I" title='I' data-ref="569I" data-ref-filename="569I">I</a></span>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::WQM" title='llvm::AMDGPU::WQM' data-ref="llvm::AMDGPU::WQM" data-ref-filename="llvm..AMDGPU..WQM">WQM</a>);</td></tr>
<tr><th id="917">917</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_softwqm" title='llvm::Intrinsic::amdgcn_softwqm' data-ref="llvm::Intrinsic::amdgcn_softwqm" data-ref-filename="llvm..Intrinsic..amdgcn_softwqm">amdgcn_softwqm</a>:</td></tr>
<tr><th id="918">918</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector23constrainCopyLikeIntrinERNS_12MachineInstrEj" title='llvm::AMDGPUInstructionSelector::constrainCopyLikeIntrin' data-ref="_ZNK4llvm25AMDGPUInstructionSelector23constrainCopyLikeIntrinERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector23constrainCopyLikeIntrinERNS_12MachineInstrEj">constrainCopyLikeIntrin</a>(<span class='refarg'><a class="local col9 ref" href="#569I" title='I' data-ref="569I" data-ref-filename="569I">I</a></span>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SOFT_WQM" title='llvm::AMDGPU::SOFT_WQM' data-ref="llvm::AMDGPU::SOFT_WQM" data-ref-filename="llvm..AMDGPU..SOFT_WQM">SOFT_WQM</a>);</td></tr>
<tr><th id="919">919</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_wwm" title='llvm::Intrinsic::amdgcn_wwm' data-ref="llvm::Intrinsic::amdgcn_wwm" data-ref-filename="llvm..Intrinsic..amdgcn_wwm">amdgcn_wwm</a>:</td></tr>
<tr><th id="920">920</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector23constrainCopyLikeIntrinERNS_12MachineInstrEj" title='llvm::AMDGPUInstructionSelector::constrainCopyLikeIntrin' data-ref="_ZNK4llvm25AMDGPUInstructionSelector23constrainCopyLikeIntrinERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector23constrainCopyLikeIntrinERNS_12MachineInstrEj">constrainCopyLikeIntrin</a>(<span class='refarg'><a class="local col9 ref" href="#569I" title='I' data-ref="569I" data-ref-filename="569I">I</a></span>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::WWM" title='llvm::AMDGPU::WWM' data-ref="llvm::AMDGPU::WWM" data-ref-filename="llvm..AMDGPU..WWM">WWM</a>);</td></tr>
<tr><th id="921">921</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_writelane" title='llvm::Intrinsic::amdgcn_writelane' data-ref="llvm::Intrinsic::amdgcn_writelane" data-ref-filename="llvm..Intrinsic..amdgcn_writelane">amdgcn_writelane</a>:</td></tr>
<tr><th id="922">922</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector15selectWritelaneERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectWritelane' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15selectWritelaneERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15selectWritelaneERNS_12MachineInstrE">selectWritelane</a>(<span class='refarg'><a class="local col9 ref" href="#569I" title='I' data-ref="569I" data-ref-filename="569I">I</a></span>);</td></tr>
<tr><th id="923">923</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_div_scale" title='llvm::Intrinsic::amdgcn_div_scale' data-ref="llvm::Intrinsic::amdgcn_div_scale" data-ref-filename="llvm..Intrinsic..amdgcn_div_scale">amdgcn_div_scale</a>:</td></tr>
<tr><th id="924">924</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector14selectDivScaleERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectDivScale' data-ref="_ZNK4llvm25AMDGPUInstructionSelector14selectDivScaleERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector14selectDivScaleERNS_12MachineInstrE">selectDivScale</a>(<span class='refarg'><a class="local col9 ref" href="#569I" title='I' data-ref="569I" data-ref-filename="569I">I</a></span>);</td></tr>
<tr><th id="925">925</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_icmp" title='llvm::Intrinsic::amdgcn_icmp' data-ref="llvm::Intrinsic::amdgcn_icmp" data-ref-filename="llvm..Intrinsic..amdgcn_icmp">amdgcn_icmp</a>:</td></tr>
<tr><th id="926">926</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector19selectIntrinsicIcmpERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectIntrinsicIcmp' data-ref="_ZNK4llvm25AMDGPUInstructionSelector19selectIntrinsicIcmpERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector19selectIntrinsicIcmpERNS_12MachineInstrE">selectIntrinsicIcmp</a>(<span class='refarg'><a class="local col9 ref" href="#569I" title='I' data-ref="569I" data-ref-filename="569I">I</a></span>);</td></tr>
<tr><th id="927">927</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ballot" title='llvm::Intrinsic::amdgcn_ballot' data-ref="llvm::Intrinsic::amdgcn_ballot" data-ref-filename="llvm..Intrinsic..amdgcn_ballot">amdgcn_ballot</a>:</td></tr>
<tr><th id="928">928</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector12selectBallotERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectBallot' data-ref="_ZNK4llvm25AMDGPUInstructionSelector12selectBallotERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector12selectBallotERNS_12MachineInstrE">selectBallot</a>(<span class='refarg'><a class="local col9 ref" href="#569I" title='I' data-ref="569I" data-ref-filename="569I">I</a></span>);</td></tr>
<tr><th id="929">929</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_reloc_constant" title='llvm::Intrinsic::amdgcn_reloc_constant' data-ref="llvm::Intrinsic::amdgcn_reloc_constant" data-ref-filename="llvm..Intrinsic..amdgcn_reloc_constant">amdgcn_reloc_constant</a>:</td></tr>
<tr><th id="930">930</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector19selectRelocConstantERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectRelocConstant' data-ref="_ZNK4llvm25AMDGPUInstructionSelector19selectRelocConstantERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector19selectRelocConstantERNS_12MachineInstrE">selectRelocConstant</a>(<span class='refarg'><a class="local col9 ref" href="#569I" title='I' data-ref="569I" data-ref-filename="569I">I</a></span>);</td></tr>
<tr><th id="931">931</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_groupstaticsize" title='llvm::Intrinsic::amdgcn_groupstaticsize' data-ref="llvm::Intrinsic::amdgcn_groupstaticsize" data-ref-filename="llvm..Intrinsic..amdgcn_groupstaticsize">amdgcn_groupstaticsize</a>:</td></tr>
<tr><th id="932">932</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector21selectGroupStaticSizeERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectGroupStaticSize' data-ref="_ZNK4llvm25AMDGPUInstructionSelector21selectGroupStaticSizeERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector21selectGroupStaticSizeERNS_12MachineInstrE">selectGroupStaticSize</a>(<span class='refarg'><a class="local col9 ref" href="#569I" title='I' data-ref="569I" data-ref-filename="569I">I</a></span>);</td></tr>
<tr><th id="933">933</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::returnaddress" title='llvm::Intrinsic::returnaddress' data-ref="llvm::Intrinsic::returnaddress" data-ref-filename="llvm..Intrinsic..returnaddress">returnaddress</a>:</td></tr>
<tr><th id="934">934</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector19selectReturnAddressERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectReturnAddress' data-ref="_ZNK4llvm25AMDGPUInstructionSelector19selectReturnAddressERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector19selectReturnAddressERNS_12MachineInstrE">selectReturnAddress</a>(<span class='refarg'><a class="local col9 ref" href="#569I" title='I' data-ref="569I" data-ref-filename="569I">I</a></span>);</td></tr>
<tr><th id="935">935</th><td>  <b>default</b>:</td></tr>
<tr><th id="936">936</th><td>    <b>return</b> <a class="member fn" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc.html#_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE" title='llvm::AMDGPUInstructionSelector::selectImpl' data-ref="_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE">selectImpl</a>(<span class='refarg'><a class="local col9 ref" href="#569I" title='I' data-ref="569I" data-ref-filename="569I">I</a></span>, <span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::CoverageInfo" title='llvm::InstructionSelector::CoverageInfo' data-ref="llvm::InstructionSelector::CoverageInfo" data-ref-filename="llvm..InstructionSelector..CoverageInfo">CoverageInfo</a></span>);</td></tr>
<tr><th id="937">937</th><td>  }</td></tr>
<tr><th id="938">938</th><td>}</td></tr>
<tr><th id="939">939</th><td></td></tr>
<tr><th id="940">940</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="_ZL14getV_CMPOpcodeN4llvm7CmpInst9PredicateEj" title='getV_CMPOpcode' data-type='int getV_CMPOpcode(CmpInst::Predicate P, unsigned int Size)' data-ref="_ZL14getV_CMPOpcodeN4llvm7CmpInst9PredicateEj" data-ref-filename="_ZL14getV_CMPOpcodeN4llvm7CmpInst9PredicateEj">getV_CMPOpcode</dfn>(<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate" data-ref-filename="llvm..CmpInst..Predicate">Predicate</a> <dfn class="local col6 decl" id="576P" title='P' data-type='CmpInst::Predicate' data-ref="576P" data-ref-filename="576P">P</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="577Size" title='Size' data-type='unsigned int' data-ref="577Size" data-ref-filename="577Size">Size</dfn>) {</td></tr>
<tr><th id="941">941</th><td>  <b>if</b> (<a class="local col7 ref" href="#577Size" title='Size' data-ref="577Size" data-ref-filename="577Size">Size</a> != <var>32</var> &amp;&amp; <a class="local col7 ref" href="#577Size" title='Size' data-ref="577Size" data-ref-filename="577Size">Size</a> != <var>64</var>)</td></tr>
<tr><th id="942">942</th><td>    <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="943">943</th><td>  <b>switch</b> (<a class="local col6 ref" href="#576P" title='P' data-ref="576P" data-ref-filename="576P">P</a>) {</td></tr>
<tr><th id="944">944</th><td>  <b>default</b>:</td></tr>
<tr><th id="945">945</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown condition code!"</q>);</td></tr>
<tr><th id="946">946</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_NE" title='llvm::CmpInst::ICMP_NE' data-ref="llvm::CmpInst::ICMP_NE" data-ref-filename="llvm..CmpInst..ICMP_NE">ICMP_NE</a>:</td></tr>
<tr><th id="947">947</th><td>    <b>return</b> <a class="local col7 ref" href="#577Size" title='Size' data-ref="577Size" data-ref-filename="577Size">Size</a> == <var>32</var> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMP_NE_U32_e64" title='llvm::AMDGPU::V_CMP_NE_U32_e64' data-ref="llvm::AMDGPU::V_CMP_NE_U32_e64" data-ref-filename="llvm..AMDGPU..V_CMP_NE_U32_e64">V_CMP_NE_U32_e64</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMP_NE_U64_e64" title='llvm::AMDGPU::V_CMP_NE_U64_e64' data-ref="llvm::AMDGPU::V_CMP_NE_U64_e64" data-ref-filename="llvm..AMDGPU..V_CMP_NE_U64_e64">V_CMP_NE_U64_e64</a>;</td></tr>
<tr><th id="948">948</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_EQ" title='llvm::CmpInst::ICMP_EQ' data-ref="llvm::CmpInst::ICMP_EQ" data-ref-filename="llvm..CmpInst..ICMP_EQ">ICMP_EQ</a>:</td></tr>
<tr><th id="949">949</th><td>    <b>return</b> <a class="local col7 ref" href="#577Size" title='Size' data-ref="577Size" data-ref-filename="577Size">Size</a> == <var>32</var> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMP_EQ_U32_e64" title='llvm::AMDGPU::V_CMP_EQ_U32_e64' data-ref="llvm::AMDGPU::V_CMP_EQ_U32_e64" data-ref-filename="llvm..AMDGPU..V_CMP_EQ_U32_e64">V_CMP_EQ_U32_e64</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMP_EQ_U64_e64" title='llvm::AMDGPU::V_CMP_EQ_U64_e64' data-ref="llvm::AMDGPU::V_CMP_EQ_U64_e64" data-ref-filename="llvm..AMDGPU..V_CMP_EQ_U64_e64">V_CMP_EQ_U64_e64</a>;</td></tr>
<tr><th id="950">950</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_SGT" title='llvm::CmpInst::ICMP_SGT' data-ref="llvm::CmpInst::ICMP_SGT" data-ref-filename="llvm..CmpInst..ICMP_SGT">ICMP_SGT</a>:</td></tr>
<tr><th id="951">951</th><td>    <b>return</b> <a class="local col7 ref" href="#577Size" title='Size' data-ref="577Size" data-ref-filename="577Size">Size</a> == <var>32</var> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMP_GT_I32_e64" title='llvm::AMDGPU::V_CMP_GT_I32_e64' data-ref="llvm::AMDGPU::V_CMP_GT_I32_e64" data-ref-filename="llvm..AMDGPU..V_CMP_GT_I32_e64">V_CMP_GT_I32_e64</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMP_GT_I64_e64" title='llvm::AMDGPU::V_CMP_GT_I64_e64' data-ref="llvm::AMDGPU::V_CMP_GT_I64_e64" data-ref-filename="llvm..AMDGPU..V_CMP_GT_I64_e64">V_CMP_GT_I64_e64</a>;</td></tr>
<tr><th id="952">952</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_SGE" title='llvm::CmpInst::ICMP_SGE' data-ref="llvm::CmpInst::ICMP_SGE" data-ref-filename="llvm..CmpInst..ICMP_SGE">ICMP_SGE</a>:</td></tr>
<tr><th id="953">953</th><td>    <b>return</b> <a class="local col7 ref" href="#577Size" title='Size' data-ref="577Size" data-ref-filename="577Size">Size</a> == <var>32</var> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMP_GE_I32_e64" title='llvm::AMDGPU::V_CMP_GE_I32_e64' data-ref="llvm::AMDGPU::V_CMP_GE_I32_e64" data-ref-filename="llvm..AMDGPU..V_CMP_GE_I32_e64">V_CMP_GE_I32_e64</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMP_GE_I64_e64" title='llvm::AMDGPU::V_CMP_GE_I64_e64' data-ref="llvm::AMDGPU::V_CMP_GE_I64_e64" data-ref-filename="llvm..AMDGPU..V_CMP_GE_I64_e64">V_CMP_GE_I64_e64</a>;</td></tr>
<tr><th id="954">954</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_SLT" title='llvm::CmpInst::ICMP_SLT' data-ref="llvm::CmpInst::ICMP_SLT" data-ref-filename="llvm..CmpInst..ICMP_SLT">ICMP_SLT</a>:</td></tr>
<tr><th id="955">955</th><td>    <b>return</b> <a class="local col7 ref" href="#577Size" title='Size' data-ref="577Size" data-ref-filename="577Size">Size</a> == <var>32</var> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMP_LT_I32_e64" title='llvm::AMDGPU::V_CMP_LT_I32_e64' data-ref="llvm::AMDGPU::V_CMP_LT_I32_e64" data-ref-filename="llvm..AMDGPU..V_CMP_LT_I32_e64">V_CMP_LT_I32_e64</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMP_LT_I64_e64" title='llvm::AMDGPU::V_CMP_LT_I64_e64' data-ref="llvm::AMDGPU::V_CMP_LT_I64_e64" data-ref-filename="llvm..AMDGPU..V_CMP_LT_I64_e64">V_CMP_LT_I64_e64</a>;</td></tr>
<tr><th id="956">956</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_SLE" title='llvm::CmpInst::ICMP_SLE' data-ref="llvm::CmpInst::ICMP_SLE" data-ref-filename="llvm..CmpInst..ICMP_SLE">ICMP_SLE</a>:</td></tr>
<tr><th id="957">957</th><td>    <b>return</b> <a class="local col7 ref" href="#577Size" title='Size' data-ref="577Size" data-ref-filename="577Size">Size</a> == <var>32</var> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMP_LE_I32_e64" title='llvm::AMDGPU::V_CMP_LE_I32_e64' data-ref="llvm::AMDGPU::V_CMP_LE_I32_e64" data-ref-filename="llvm..AMDGPU..V_CMP_LE_I32_e64">V_CMP_LE_I32_e64</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMP_LE_I64_e64" title='llvm::AMDGPU::V_CMP_LE_I64_e64' data-ref="llvm::AMDGPU::V_CMP_LE_I64_e64" data-ref-filename="llvm..AMDGPU..V_CMP_LE_I64_e64">V_CMP_LE_I64_e64</a>;</td></tr>
<tr><th id="958">958</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_UGT" title='llvm::CmpInst::ICMP_UGT' data-ref="llvm::CmpInst::ICMP_UGT" data-ref-filename="llvm..CmpInst..ICMP_UGT">ICMP_UGT</a>:</td></tr>
<tr><th id="959">959</th><td>    <b>return</b> <a class="local col7 ref" href="#577Size" title='Size' data-ref="577Size" data-ref-filename="577Size">Size</a> == <var>32</var> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMP_GT_U32_e64" title='llvm::AMDGPU::V_CMP_GT_U32_e64' data-ref="llvm::AMDGPU::V_CMP_GT_U32_e64" data-ref-filename="llvm..AMDGPU..V_CMP_GT_U32_e64">V_CMP_GT_U32_e64</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMP_GT_U64_e64" title='llvm::AMDGPU::V_CMP_GT_U64_e64' data-ref="llvm::AMDGPU::V_CMP_GT_U64_e64" data-ref-filename="llvm..AMDGPU..V_CMP_GT_U64_e64">V_CMP_GT_U64_e64</a>;</td></tr>
<tr><th id="960">960</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_UGE" title='llvm::CmpInst::ICMP_UGE' data-ref="llvm::CmpInst::ICMP_UGE" data-ref-filename="llvm..CmpInst..ICMP_UGE">ICMP_UGE</a>:</td></tr>
<tr><th id="961">961</th><td>    <b>return</b> <a class="local col7 ref" href="#577Size" title='Size' data-ref="577Size" data-ref-filename="577Size">Size</a> == <var>32</var> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMP_GE_U32_e64" title='llvm::AMDGPU::V_CMP_GE_U32_e64' data-ref="llvm::AMDGPU::V_CMP_GE_U32_e64" data-ref-filename="llvm..AMDGPU..V_CMP_GE_U32_e64">V_CMP_GE_U32_e64</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMP_GE_U64_e64" title='llvm::AMDGPU::V_CMP_GE_U64_e64' data-ref="llvm::AMDGPU::V_CMP_GE_U64_e64" data-ref-filename="llvm..AMDGPU..V_CMP_GE_U64_e64">V_CMP_GE_U64_e64</a>;</td></tr>
<tr><th id="962">962</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_ULT" title='llvm::CmpInst::ICMP_ULT' data-ref="llvm::CmpInst::ICMP_ULT" data-ref-filename="llvm..CmpInst..ICMP_ULT">ICMP_ULT</a>:</td></tr>
<tr><th id="963">963</th><td>    <b>return</b> <a class="local col7 ref" href="#577Size" title='Size' data-ref="577Size" data-ref-filename="577Size">Size</a> == <var>32</var> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMP_LT_U32_e64" title='llvm::AMDGPU::V_CMP_LT_U32_e64' data-ref="llvm::AMDGPU::V_CMP_LT_U32_e64" data-ref-filename="llvm..AMDGPU..V_CMP_LT_U32_e64">V_CMP_LT_U32_e64</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMP_LT_U64_e64" title='llvm::AMDGPU::V_CMP_LT_U64_e64' data-ref="llvm::AMDGPU::V_CMP_LT_U64_e64" data-ref-filename="llvm..AMDGPU..V_CMP_LT_U64_e64">V_CMP_LT_U64_e64</a>;</td></tr>
<tr><th id="964">964</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_ULE" title='llvm::CmpInst::ICMP_ULE' data-ref="llvm::CmpInst::ICMP_ULE" data-ref-filename="llvm..CmpInst..ICMP_ULE">ICMP_ULE</a>:</td></tr>
<tr><th id="965">965</th><td>    <b>return</b> <a class="local col7 ref" href="#577Size" title='Size' data-ref="577Size" data-ref-filename="577Size">Size</a> == <var>32</var> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMP_LE_U32_e64" title='llvm::AMDGPU::V_CMP_LE_U32_e64' data-ref="llvm::AMDGPU::V_CMP_LE_U32_e64" data-ref-filename="llvm..AMDGPU..V_CMP_LE_U32_e64">V_CMP_LE_U32_e64</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMP_LE_U64_e64" title='llvm::AMDGPU::V_CMP_LE_U64_e64' data-ref="llvm::AMDGPU::V_CMP_LE_U64_e64" data-ref-filename="llvm..AMDGPU..V_CMP_LE_U64_e64">V_CMP_LE_U64_e64</a>;</td></tr>
<tr><th id="966">966</th><td>  }</td></tr>
<tr><th id="967">967</th><td>}</td></tr>
<tr><th id="968">968</th><td></td></tr>
<tr><th id="969">969</th><td><em>int</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector14getS_CMPOpcodeENS_7CmpInst9PredicateEj" title='llvm::AMDGPUInstructionSelector::getS_CMPOpcode' data-ref="_ZNK4llvm25AMDGPUInstructionSelector14getS_CMPOpcodeENS_7CmpInst9PredicateEj" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector14getS_CMPOpcodeENS_7CmpInst9PredicateEj">getS_CMPOpcode</dfn>(<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate" data-ref-filename="llvm..CmpInst..Predicate">Predicate</a> <dfn class="local col8 decl" id="578P" title='P' data-type='CmpInst::Predicate' data-ref="578P" data-ref-filename="578P">P</dfn>,</td></tr>
<tr><th id="970">970</th><td>                                              <em>unsigned</em> <dfn class="local col9 decl" id="579Size" title='Size' data-type='unsigned int' data-ref="579Size" data-ref-filename="579Size">Size</dfn>) <em>const</em> {</td></tr>
<tr><th id="971">971</th><td>  <b>if</b> (<a class="local col9 ref" href="#579Size" title='Size' data-ref="579Size" data-ref-filename="579Size">Size</a> == <var>64</var>) {</td></tr>
<tr><th id="972">972</th><td>    <b>if</b> (!<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::STI" title='llvm::AMDGPUInstructionSelector::STI' data-ref="llvm::AMDGPUInstructionSelector::STI" data-ref-filename="llvm..AMDGPUInstructionSelector..STI">STI</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget20hasScalarCompareEq64Ev" title='llvm::GCNSubtarget::hasScalarCompareEq64' data-ref="_ZNK4llvm12GCNSubtarget20hasScalarCompareEq64Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget20hasScalarCompareEq64Ev">hasScalarCompareEq64</a>())</td></tr>
<tr><th id="973">973</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="974">974</th><td></td></tr>
<tr><th id="975">975</th><td>    <b>switch</b> (<a class="local col8 ref" href="#578P" title='P' data-ref="578P" data-ref-filename="578P">P</a>) {</td></tr>
<tr><th id="976">976</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_NE" title='llvm::CmpInst::ICMP_NE' data-ref="llvm::CmpInst::ICMP_NE" data-ref-filename="llvm..CmpInst..ICMP_NE">ICMP_NE</a>:</td></tr>
<tr><th id="977">977</th><td>      <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CMP_LG_U64" title='llvm::AMDGPU::S_CMP_LG_U64' data-ref="llvm::AMDGPU::S_CMP_LG_U64" data-ref-filename="llvm..AMDGPU..S_CMP_LG_U64">S_CMP_LG_U64</a>;</td></tr>
<tr><th id="978">978</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_EQ" title='llvm::CmpInst::ICMP_EQ' data-ref="llvm::CmpInst::ICMP_EQ" data-ref-filename="llvm..CmpInst..ICMP_EQ">ICMP_EQ</a>:</td></tr>
<tr><th id="979">979</th><td>      <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CMP_EQ_U64" title='llvm::AMDGPU::S_CMP_EQ_U64' data-ref="llvm::AMDGPU::S_CMP_EQ_U64" data-ref-filename="llvm..AMDGPU..S_CMP_EQ_U64">S_CMP_EQ_U64</a>;</td></tr>
<tr><th id="980">980</th><td>    <b>default</b>:</td></tr>
<tr><th id="981">981</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="982">982</th><td>    }</td></tr>
<tr><th id="983">983</th><td>  }</td></tr>
<tr><th id="984">984</th><td></td></tr>
<tr><th id="985">985</th><td>  <b>if</b> (<a class="local col9 ref" href="#579Size" title='Size' data-ref="579Size" data-ref-filename="579Size">Size</a> != <var>32</var>)</td></tr>
<tr><th id="986">986</th><td>    <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="987">987</th><td></td></tr>
<tr><th id="988">988</th><td>  <b>switch</b> (<a class="local col8 ref" href="#578P" title='P' data-ref="578P" data-ref-filename="578P">P</a>) {</td></tr>
<tr><th id="989">989</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_NE" title='llvm::CmpInst::ICMP_NE' data-ref="llvm::CmpInst::ICMP_NE" data-ref-filename="llvm..CmpInst..ICMP_NE">ICMP_NE</a>:</td></tr>
<tr><th id="990">990</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CMP_LG_U32" title='llvm::AMDGPU::S_CMP_LG_U32' data-ref="llvm::AMDGPU::S_CMP_LG_U32" data-ref-filename="llvm..AMDGPU..S_CMP_LG_U32">S_CMP_LG_U32</a>;</td></tr>
<tr><th id="991">991</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_EQ" title='llvm::CmpInst::ICMP_EQ' data-ref="llvm::CmpInst::ICMP_EQ" data-ref-filename="llvm..CmpInst..ICMP_EQ">ICMP_EQ</a>:</td></tr>
<tr><th id="992">992</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CMP_EQ_U32" title='llvm::AMDGPU::S_CMP_EQ_U32' data-ref="llvm::AMDGPU::S_CMP_EQ_U32" data-ref-filename="llvm..AMDGPU..S_CMP_EQ_U32">S_CMP_EQ_U32</a>;</td></tr>
<tr><th id="993">993</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_SGT" title='llvm::CmpInst::ICMP_SGT' data-ref="llvm::CmpInst::ICMP_SGT" data-ref-filename="llvm..CmpInst..ICMP_SGT">ICMP_SGT</a>:</td></tr>
<tr><th id="994">994</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CMP_GT_I32" title='llvm::AMDGPU::S_CMP_GT_I32' data-ref="llvm::AMDGPU::S_CMP_GT_I32" data-ref-filename="llvm..AMDGPU..S_CMP_GT_I32">S_CMP_GT_I32</a>;</td></tr>
<tr><th id="995">995</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_SGE" title='llvm::CmpInst::ICMP_SGE' data-ref="llvm::CmpInst::ICMP_SGE" data-ref-filename="llvm..CmpInst..ICMP_SGE">ICMP_SGE</a>:</td></tr>
<tr><th id="996">996</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CMP_GE_I32" title='llvm::AMDGPU::S_CMP_GE_I32' data-ref="llvm::AMDGPU::S_CMP_GE_I32" data-ref-filename="llvm..AMDGPU..S_CMP_GE_I32">S_CMP_GE_I32</a>;</td></tr>
<tr><th id="997">997</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_SLT" title='llvm::CmpInst::ICMP_SLT' data-ref="llvm::CmpInst::ICMP_SLT" data-ref-filename="llvm..CmpInst..ICMP_SLT">ICMP_SLT</a>:</td></tr>
<tr><th id="998">998</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CMP_LT_I32" title='llvm::AMDGPU::S_CMP_LT_I32' data-ref="llvm::AMDGPU::S_CMP_LT_I32" data-ref-filename="llvm..AMDGPU..S_CMP_LT_I32">S_CMP_LT_I32</a>;</td></tr>
<tr><th id="999">999</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_SLE" title='llvm::CmpInst::ICMP_SLE' data-ref="llvm::CmpInst::ICMP_SLE" data-ref-filename="llvm..CmpInst..ICMP_SLE">ICMP_SLE</a>:</td></tr>
<tr><th id="1000">1000</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CMP_LE_I32" title='llvm::AMDGPU::S_CMP_LE_I32' data-ref="llvm::AMDGPU::S_CMP_LE_I32" data-ref-filename="llvm..AMDGPU..S_CMP_LE_I32">S_CMP_LE_I32</a>;</td></tr>
<tr><th id="1001">1001</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_UGT" title='llvm::CmpInst::ICMP_UGT' data-ref="llvm::CmpInst::ICMP_UGT" data-ref-filename="llvm..CmpInst..ICMP_UGT">ICMP_UGT</a>:</td></tr>
<tr><th id="1002">1002</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CMP_GT_U32" title='llvm::AMDGPU::S_CMP_GT_U32' data-ref="llvm::AMDGPU::S_CMP_GT_U32" data-ref-filename="llvm..AMDGPU..S_CMP_GT_U32">S_CMP_GT_U32</a>;</td></tr>
<tr><th id="1003">1003</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_UGE" title='llvm::CmpInst::ICMP_UGE' data-ref="llvm::CmpInst::ICMP_UGE" data-ref-filename="llvm..CmpInst..ICMP_UGE">ICMP_UGE</a>:</td></tr>
<tr><th id="1004">1004</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CMP_GE_U32" title='llvm::AMDGPU::S_CMP_GE_U32' data-ref="llvm::AMDGPU::S_CMP_GE_U32" data-ref-filename="llvm..AMDGPU..S_CMP_GE_U32">S_CMP_GE_U32</a>;</td></tr>
<tr><th id="1005">1005</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_ULT" title='llvm::CmpInst::ICMP_ULT' data-ref="llvm::CmpInst::ICMP_ULT" data-ref-filename="llvm..CmpInst..ICMP_ULT">ICMP_ULT</a>:</td></tr>
<tr><th id="1006">1006</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CMP_LT_U32" title='llvm::AMDGPU::S_CMP_LT_U32' data-ref="llvm::AMDGPU::S_CMP_LT_U32" data-ref-filename="llvm..AMDGPU..S_CMP_LT_U32">S_CMP_LT_U32</a>;</td></tr>
<tr><th id="1007">1007</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_ULE" title='llvm::CmpInst::ICMP_ULE' data-ref="llvm::CmpInst::ICMP_ULE" data-ref-filename="llvm..CmpInst..ICMP_ULE">ICMP_ULE</a>:</td></tr>
<tr><th id="1008">1008</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CMP_LE_U32" title='llvm::AMDGPU::S_CMP_LE_U32' data-ref="llvm::AMDGPU::S_CMP_LE_U32" data-ref-filename="llvm..AMDGPU..S_CMP_LE_U32">S_CMP_LE_U32</a>;</td></tr>
<tr><th id="1009">1009</th><td>  <b>default</b>:</td></tr>
<tr><th id="1010">1010</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown condition code!"</q>);</td></tr>
<tr><th id="1011">1011</th><td>  }</td></tr>
<tr><th id="1012">1012</th><td>}</td></tr>
<tr><th id="1013">1013</th><td></td></tr>
<tr><th id="1014">1014</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector12selectG_ICMPERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_ICMP' data-ref="_ZNK4llvm25AMDGPUInstructionSelector12selectG_ICMPERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector12selectG_ICMPERNS_12MachineInstrE">selectG_ICMP</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="580I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="580I" data-ref-filename="580I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="1015">1015</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="581BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="581BB" data-ref-filename="581BB">BB</dfn> = <a class="local col0 ref" href="#580I" title='I' data-ref="580I" data-ref-filename="580I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1016">1016</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col2 decl" id="582DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="582DL" data-ref-filename="582DL">DL</dfn> = <a class="local col0 ref" href="#580I" title='I' data-ref="580I" data-ref-filename="580I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1017">1017</th><td></td></tr>
<tr><th id="1018">1018</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="583SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="583SrcReg" data-ref-filename="583SrcReg">SrcReg</dfn> = <a class="local col0 ref" href="#580I" title='I' data-ref="580I" data-ref-filename="580I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1019">1019</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="584Size" title='Size' data-type='unsigned int' data-ref="584Size" data-ref-filename="584Size">Size</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getSizeInBits' data-ref="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSizeInBits</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#583SrcReg" title='SrcReg' data-ref="583SrcReg" data-ref-filename="583SrcReg">SrcReg</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>);</td></tr>
<tr><th id="1020">1020</th><td></td></tr>
<tr><th id="1021">1021</th><td>  <em>auto</em> <dfn class="local col5 decl" id="585Pred" title='Pred' data-type='llvm::CmpInst::Predicate' data-ref="585Pred" data-ref-filename="585Pred">Pred</dfn> = (<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate" data-ref-filename="llvm..CmpInst..Predicate">Predicate</a>)<a class="local col0 ref" href="#580I" title='I' data-ref="580I" data-ref-filename="580I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand12getPredicateEv" title='llvm::MachineOperand::getPredicate' data-ref="_ZNK4llvm14MachineOperand12getPredicateEv" data-ref-filename="_ZNK4llvm14MachineOperand12getPredicateEv">getPredicate</a>();</td></tr>
<tr><th id="1022">1022</th><td></td></tr>
<tr><th id="1023">1023</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="586CCReg" title='CCReg' data-type='llvm::Register' data-ref="586CCReg" data-ref-filename="586CCReg">CCReg</dfn> = <a class="local col0 ref" href="#580I" title='I' data-ref="580I" data-ref-filename="580I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1024">1024</th><td>  <b>if</b> (!<a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector5isVCCENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::AMDGPUInstructionSelector::isVCC' data-ref="_ZNK4llvm25AMDGPUInstructionSelector5isVCCENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector5isVCCENS_8RegisterERKNS_19MachineRegisterInfoE">isVCC</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#586CCReg" title='CCReg' data-ref="586CCReg" data-ref-filename="586CCReg">CCReg</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>)) {</td></tr>
<tr><th id="1025">1025</th><td>    <em>int</em> <dfn class="local col7 decl" id="587Opcode" title='Opcode' data-type='int' data-ref="587Opcode" data-ref-filename="587Opcode">Opcode</dfn> = <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector14getS_CMPOpcodeENS_7CmpInst9PredicateEj" title='llvm::AMDGPUInstructionSelector::getS_CMPOpcode' data-ref="_ZNK4llvm25AMDGPUInstructionSelector14getS_CMPOpcodeENS_7CmpInst9PredicateEj" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector14getS_CMPOpcodeENS_7CmpInst9PredicateEj">getS_CMPOpcode</a>(<a class="local col5 ref" href="#585Pred" title='Pred' data-ref="585Pred" data-ref-filename="585Pred">Pred</a>, <a class="local col4 ref" href="#584Size" title='Size' data-ref="584Size" data-ref-filename="584Size">Size</a>);</td></tr>
<tr><th id="1026">1026</th><td>    <b>if</b> (<a class="local col7 ref" href="#587Opcode" title='Opcode' data-ref="587Opcode" data-ref-filename="587Opcode">Opcode</a> == -<var>1</var>)</td></tr>
<tr><th id="1027">1027</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1028">1028</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="588ICmp" title='ICmp' data-type='llvm::MachineInstr *' data-ref="588ICmp" data-ref-filename="588ICmp">ICmp</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="local col1 ref" href="#581BB" title='BB' data-ref="581BB" data-ref-filename="581BB">BB</a></span>, &amp;<a class="local col0 ref" href="#580I" title='I' data-ref="580I" data-ref-filename="580I">I</a>, <a class="local col2 ref" href="#582DL" title='DL' data-ref="582DL" data-ref-filename="582DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#587Opcode" title='Opcode' data-ref="587Opcode" data-ref-filename="587Opcode">Opcode</a>))</td></tr>
<tr><th id="1029">1029</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col0 ref" href="#580I" title='I' data-ref="580I" data-ref-filename="580I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>))</td></tr>
<tr><th id="1030">1030</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col0 ref" href="#580I" title='I' data-ref="580I" data-ref-filename="580I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>));</td></tr>
<tr><th id="1031">1031</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col1 ref" href="#581BB" title='BB' data-ref="581BB" data-ref-filename="581BB">BB</a></span>, &amp;<a class="local col0 ref" href="#580I" title='I' data-ref="580I" data-ref-filename="580I">I</a>, <a class="local col2 ref" href="#582DL" title='DL' data-ref="582DL" data-ref-filename="582DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#586CCReg" title='CCReg' data-ref="586CCReg" data-ref-filename="586CCReg">CCReg</a>)</td></tr>
<tr><th id="1032">1032</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SCC" title='llvm::AMDGPU::SCC' data-ref="llvm::AMDGPU::SCC" data-ref-filename="llvm..AMDGPU..SCC">SCC</a>);</td></tr>
<tr><th id="1033">1033</th><td>    <em>bool</em> <dfn class="local col9 decl" id="589Ret" title='Ret' data-type='bool' data-ref="589Ret" data-ref-filename="589Ret">Ret</dfn> =</td></tr>
<tr><th id="1034">1034</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="local col8 ref" href="#588ICmp" title='ICmp' data-ref="588ICmp" data-ref-filename="588ICmp">ICmp</a></span>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>) &amp;&amp;</td></tr>
<tr><th id="1035">1035</th><td>        <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#586CCReg" title='CCReg' data-ref="586CCReg" data-ref-filename="586CCReg">CCReg</a>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>);</td></tr>
<tr><th id="1036">1036</th><td>    <a class="local col0 ref" href="#580I" title='I' data-ref="580I" data-ref-filename="580I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1037">1037</th><td>    <b>return</b> <a class="local col9 ref" href="#589Ret" title='Ret' data-ref="589Ret" data-ref-filename="589Ret">Ret</a>;</td></tr>
<tr><th id="1038">1038</th><td>  }</td></tr>
<tr><th id="1039">1039</th><td></td></tr>
<tr><th id="1040">1040</th><td>  <em>int</em> <dfn class="local col0 decl" id="590Opcode" title='Opcode' data-type='int' data-ref="590Opcode" data-ref-filename="590Opcode">Opcode</dfn> = <a class="tu ref fn" href="#_ZL14getV_CMPOpcodeN4llvm7CmpInst9PredicateEj" title='getV_CMPOpcode' data-use='c' data-ref="_ZL14getV_CMPOpcodeN4llvm7CmpInst9PredicateEj" data-ref-filename="_ZL14getV_CMPOpcodeN4llvm7CmpInst9PredicateEj">getV_CMPOpcode</a>(<a class="local col5 ref" href="#585Pred" title='Pred' data-ref="585Pred" data-ref-filename="585Pred">Pred</a>, <a class="local col4 ref" href="#584Size" title='Size' data-ref="584Size" data-ref-filename="584Size">Size</a>);</td></tr>
<tr><th id="1041">1041</th><td>  <b>if</b> (<a class="local col0 ref" href="#590Opcode" title='Opcode' data-ref="590Opcode" data-ref-filename="590Opcode">Opcode</a> == -<var>1</var>)</td></tr>
<tr><th id="1042">1042</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1043">1043</th><td></td></tr>
<tr><th id="1044">1044</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="591ICmp" title='ICmp' data-type='llvm::MachineInstr *' data-ref="591ICmp" data-ref-filename="591ICmp">ICmp</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col1 ref" href="#581BB" title='BB' data-ref="581BB" data-ref-filename="581BB">BB</a></span>, &amp;<a class="local col0 ref" href="#580I" title='I' data-ref="580I" data-ref-filename="580I">I</a>, <a class="local col2 ref" href="#582DL" title='DL' data-ref="582DL" data-ref-filename="582DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#590Opcode" title='Opcode' data-ref="590Opcode" data-ref-filename="590Opcode">Opcode</a>),</td></tr>
<tr><th id="1045">1045</th><td>            <a class="local col0 ref" href="#580I" title='I' data-ref="580I" data-ref-filename="580I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="1046">1046</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col0 ref" href="#580I" title='I' data-ref="580I" data-ref-filename="580I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>))</td></tr>
<tr><th id="1047">1047</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col0 ref" href="#580I" title='I' data-ref="580I" data-ref-filename="580I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>));</td></tr>
<tr><th id="1048">1048</th><td>  <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="local col1 ref" href="#591ICmp" title='ICmp' data-ref="591ICmp" data-ref-filename="591ICmp">ICmp</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="1049">1049</th><td>                               *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo9getBoolRCEv" title='llvm::SIRegisterInfo::getBoolRC' data-ref="_ZNK4llvm14SIRegisterInfo9getBoolRCEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo9getBoolRCEv">getBoolRC</a>(), <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>);</td></tr>
<tr><th id="1050">1050</th><td>  <em>bool</em> <dfn class="local col2 decl" id="592Ret" title='Ret' data-type='bool' data-ref="592Ret" data-ref-filename="592Ret">Ret</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="local col1 ref" href="#591ICmp" title='ICmp' data-ref="591ICmp" data-ref-filename="591ICmp">ICmp</a></span>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="1051">1051</th><td>  <a class="local col0 ref" href="#580I" title='I' data-ref="580I" data-ref-filename="580I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1052">1052</th><td>  <b>return</b> <a class="local col2 ref" href="#592Ret" title='Ret' data-ref="592Ret" data-ref-filename="592Ret">Ret</a>;</td></tr>
<tr><th id="1053">1053</th><td>}</td></tr>
<tr><th id="1054">1054</th><td></td></tr>
<tr><th id="1055">1055</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector19selectIntrinsicIcmpERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectIntrinsicIcmp' data-ref="_ZNK4llvm25AMDGPUInstructionSelector19selectIntrinsicIcmpERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector19selectIntrinsicIcmpERNS_12MachineInstrE">selectIntrinsicIcmp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="593I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="593I" data-ref-filename="593I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="1056">1056</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="594Dst" title='Dst' data-type='llvm::Register' data-ref="594Dst" data-ref-filename="594Dst">Dst</dfn> = <a class="local col3 ref" href="#593I" title='I' data-ref="593I" data-ref-filename="593I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1057">1057</th><td>  <b>if</b> (<a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector5isVCCENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::AMDGPUInstructionSelector::isVCC' data-ref="_ZNK4llvm25AMDGPUInstructionSelector5isVCCENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector5isVCCENS_8RegisterERKNS_19MachineRegisterInfoE">isVCC</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#594Dst" title='Dst' data-ref="594Dst" data-ref-filename="594Dst">Dst</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>))</td></tr>
<tr><th id="1058">1058</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1059">1059</th><td></td></tr>
<tr><th id="1060">1060</th><td>  <b>if</b> (<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#594Dst" title='Dst' data-ref="594Dst" data-ref-filename="594Dst">Dst</a>).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() != <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::STI" title='llvm::AMDGPUInstructionSelector::STI' data-ref="llvm::AMDGPUInstructionSelector::STI" data-ref-filename="llvm..AMDGPUInstructionSelector..STI">STI</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget16getWavefrontSizeEv" title='llvm::AMDGPUSubtarget::getWavefrontSize' data-ref="_ZNK4llvm15AMDGPUSubtarget16getWavefrontSizeEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget16getWavefrontSizeEv">getWavefrontSize</a>())</td></tr>
<tr><th id="1061">1061</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1062">1062</th><td></td></tr>
<tr><th id="1063">1063</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="595BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="595BB" data-ref-filename="595BB">BB</dfn> = <a class="local col3 ref" href="#593I" title='I' data-ref="593I" data-ref-filename="593I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1064">1064</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col6 decl" id="596DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="596DL" data-ref-filename="596DL">DL</dfn> = <a class="local col3 ref" href="#593I" title='I' data-ref="593I" data-ref-filename="593I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1065">1065</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="597SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="597SrcReg" data-ref-filename="597SrcReg">SrcReg</dfn> = <a class="local col3 ref" href="#593I" title='I' data-ref="593I" data-ref-filename="593I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1066">1066</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="598Size" title='Size' data-type='unsigned int' data-ref="598Size" data-ref-filename="598Size">Size</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getSizeInBits' data-ref="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSizeInBits</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#597SrcReg" title='SrcReg' data-ref="597SrcReg" data-ref-filename="597SrcReg">SrcReg</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>);</td></tr>
<tr><th id="1067">1067</th><td>  <em>auto</em> <dfn class="local col9 decl" id="599Pred" title='Pred' data-type='llvm::CmpInst::Predicate' data-ref="599Pred" data-ref-filename="599Pred">Pred</dfn> = <b>static_cast</b>&lt;<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate" data-ref-filename="llvm..CmpInst..Predicate">Predicate</a>&gt;(<a class="local col3 ref" href="#593I" title='I' data-ref="593I" data-ref-filename="593I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="1068">1068</th><td></td></tr>
<tr><th id="1069">1069</th><td>  <em>int</em> <dfn class="local col0 decl" id="600Opcode" title='Opcode' data-type='int' data-ref="600Opcode" data-ref-filename="600Opcode">Opcode</dfn> = <a class="tu ref fn" href="#_ZL14getV_CMPOpcodeN4llvm7CmpInst9PredicateEj" title='getV_CMPOpcode' data-use='c' data-ref="_ZL14getV_CMPOpcodeN4llvm7CmpInst9PredicateEj" data-ref-filename="_ZL14getV_CMPOpcodeN4llvm7CmpInst9PredicateEj">getV_CMPOpcode</a>(<a class="local col9 ref" href="#599Pred" title='Pred' data-ref="599Pred" data-ref-filename="599Pred">Pred</a>, <a class="local col8 ref" href="#598Size" title='Size' data-ref="598Size" data-ref-filename="598Size">Size</a>);</td></tr>
<tr><th id="1070">1070</th><td>  <b>if</b> (<a class="local col0 ref" href="#600Opcode" title='Opcode' data-ref="600Opcode" data-ref-filename="600Opcode">Opcode</a> == -<var>1</var>)</td></tr>
<tr><th id="1071">1071</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1072">1072</th><td></td></tr>
<tr><th id="1073">1073</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="601ICmp" title='ICmp' data-type='llvm::MachineInstr *' data-ref="601ICmp" data-ref-filename="601ICmp">ICmp</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col5 ref" href="#595BB" title='BB' data-ref="595BB" data-ref-filename="595BB">BB</a></span>, &amp;<a class="local col3 ref" href="#593I" title='I' data-ref="593I" data-ref-filename="593I">I</a>, <a class="local col6 ref" href="#596DL" title='DL' data-ref="596DL" data-ref-filename="596DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#600Opcode" title='Opcode' data-ref="600Opcode" data-ref-filename="600Opcode">Opcode</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#594Dst" title='Dst' data-ref="594Dst" data-ref-filename="594Dst">Dst</a>)</td></tr>
<tr><th id="1074">1074</th><td>                           .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col3 ref" href="#593I" title='I' data-ref="593I" data-ref-filename="593I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>))</td></tr>
<tr><th id="1075">1075</th><td>                           .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col3 ref" href="#593I" title='I' data-ref="593I" data-ref-filename="593I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>));</td></tr>
<tr><th id="1076">1076</th><td>  <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="local col1 ref" href="#601ICmp" title='ICmp' data-ref="601ICmp" data-ref-filename="601ICmp">ICmp</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo9getBoolRCEv" title='llvm::SIRegisterInfo::getBoolRC' data-ref="_ZNK4llvm14SIRegisterInfo9getBoolRCEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo9getBoolRCEv">getBoolRC</a>(),</td></tr>
<tr><th id="1077">1077</th><td>                               <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>);</td></tr>
<tr><th id="1078">1078</th><td>  <em>bool</em> <dfn class="local col2 decl" id="602Ret" title='Ret' data-type='bool' data-ref="602Ret" data-ref-filename="602Ret">Ret</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="local col1 ref" href="#601ICmp" title='ICmp' data-ref="601ICmp" data-ref-filename="601ICmp">ICmp</a></span>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="1079">1079</th><td>  <a class="local col3 ref" href="#593I" title='I' data-ref="593I" data-ref-filename="593I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1080">1080</th><td>  <b>return</b> <a class="local col2 ref" href="#602Ret" title='Ret' data-ref="602Ret" data-ref-filename="602Ret">Ret</a>;</td></tr>
<tr><th id="1081">1081</th><td>}</td></tr>
<tr><th id="1082">1082</th><td></td></tr>
<tr><th id="1083">1083</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector12selectBallotERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectBallot' data-ref="_ZNK4llvm25AMDGPUInstructionSelector12selectBallotERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector12selectBallotERNS_12MachineInstrE">selectBallot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="603I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="603I" data-ref-filename="603I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="1084">1084</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="604BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="604BB" data-ref-filename="604BB">BB</dfn> = <a class="local col3 ref" href="#603I" title='I' data-ref="603I" data-ref-filename="603I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1085">1085</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col5 decl" id="605DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="605DL" data-ref-filename="605DL">DL</dfn> = <a class="local col3 ref" href="#603I" title='I' data-ref="603I" data-ref-filename="603I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1086">1086</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="606DstReg" title='DstReg' data-type='llvm::Register' data-ref="606DstReg" data-ref-filename="606DstReg">DstReg</dfn> = <a class="local col3 ref" href="#603I" title='I' data-ref="603I" data-ref-filename="603I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1087">1087</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col7 decl" id="607Size" title='Size' data-type='const unsigned int' data-ref="607Size" data-ref-filename="607Size">Size</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#606DstReg" title='DstReg' data-ref="606DstReg" data-ref-filename="606DstReg">DstReg</a>).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="1088">1088</th><td>  <em>const</em> <em>bool</em> <dfn class="local col8 decl" id="608Is64" title='Is64' data-type='const bool' data-ref="608Is64" data-ref-filename="608Is64">Is64</dfn> = <a class="local col7 ref" href="#607Size" title='Size' data-ref="607Size" data-ref-filename="607Size">Size</a> == <var>64</var>;</td></tr>
<tr><th id="1089">1089</th><td></td></tr>
<tr><th id="1090">1090</th><td>  <b>if</b> (<a class="local col7 ref" href="#607Size" title='Size' data-ref="607Size" data-ref-filename="607Size">Size</a> != <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::STI" title='llvm::AMDGPUInstructionSelector::STI' data-ref="llvm::AMDGPUInstructionSelector::STI" data-ref-filename="llvm..AMDGPUInstructionSelector..STI">STI</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget16getWavefrontSizeEv" title='llvm::AMDGPUSubtarget::getWavefrontSize' data-ref="_ZNK4llvm15AMDGPUSubtarget16getWavefrontSizeEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget16getWavefrontSizeEv">getWavefrontSize</a>())</td></tr>
<tr><th id="1091">1091</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1092">1092</th><td></td></tr>
<tr><th id="1093">1093</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::ValueAndVReg" title='llvm::ValueAndVReg' data-ref="llvm::ValueAndVReg" data-ref-filename="llvm..ValueAndVReg">ValueAndVReg</a>&gt; <dfn class="local col9 decl" id="609Arg" title='Arg' data-type='Optional&lt;llvm::ValueAndVReg&gt;' data-ref="609Arg" data-ref-filename="609Arg">Arg</dfn> =</td></tr>
<tr><th id="1094">1094</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" title='llvm::getConstantVRegValWithLookThrough' data-ref="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" data-ref-filename="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb">getConstantVRegValWithLookThrough</a>(<a class="local col3 ref" href="#603I" title='I' data-ref="603I" data-ref-filename="603I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>, <b>true</b>);</td></tr>
<tr><th id="1095">1095</th><td></td></tr>
<tr><th id="1096">1096</th><td>  <b>if</b> (<a class="local col9 ref" href="#609Arg" title='Arg' data-ref="609Arg" data-ref-filename="609Arg">Arg</a>.<a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8Optional8hasValueEv" title='llvm::Optional::hasValue' data-ref="_ZNK4llvm8Optional8hasValueEv" data-ref-filename="_ZNK4llvm8Optional8hasValueEv">hasValue</a>()) {</td></tr>
<tr><th id="1097">1097</th><td>    <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col0 decl" id="610Value" title='Value' data-type='const int64_t' data-ref="610Value" data-ref-filename="610Value">Value</dfn> = <a class="local col9 ref" href="#609Arg" title='Arg' data-ref="609Arg" data-ref-filename="609Arg">Arg</a>.<a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8Optional8getValueEv" title='llvm::Optional::getValue' data-ref="_ZNR4llvm8Optional8getValueEv" data-ref-filename="_ZNR4llvm8Optional8getValueEv">getValue</a>().<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::ValueAndVReg::Value" title='llvm::ValueAndVReg::Value' data-ref="llvm::ValueAndVReg::Value" data-ref-filename="llvm..ValueAndVReg..Value">Value</a>.<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getSExtValueEv" title='llvm::APInt::getSExtValue' data-ref="_ZNK4llvm5APInt12getSExtValueEv" data-ref-filename="_ZNK4llvm5APInt12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="1098">1098</th><td>    <b>if</b> (<a class="local col0 ref" href="#610Value" title='Value' data-ref="610Value" data-ref-filename="610Value">Value</a> == <var>0</var>) {</td></tr>
<tr><th id="1099">1099</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="611Opcode" title='Opcode' data-type='unsigned int' data-ref="611Opcode" data-ref-filename="611Opcode">Opcode</dfn> = <a class="local col8 ref" href="#608Is64" title='Is64' data-ref="608Is64" data-ref-filename="608Is64">Is64</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B64" title='llvm::AMDGPU::S_MOV_B64' data-ref="llvm::AMDGPU::S_MOV_B64" data-ref-filename="llvm..AMDGPU..S_MOV_B64">S_MOV_B64</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32" title='llvm::AMDGPU::S_MOV_B32' data-ref="llvm::AMDGPU::S_MOV_B32" data-ref-filename="llvm..AMDGPU..S_MOV_B32">S_MOV_B32</a>;</td></tr>
<tr><th id="1100">1100</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col4 ref" href="#604BB" title='BB' data-ref="604BB" data-ref-filename="604BB">BB</a></span>, &amp;<a class="local col3 ref" href="#603I" title='I' data-ref="603I" data-ref-filename="603I">I</a>, <a class="local col5 ref" href="#605DL" title='DL' data-ref="605DL" data-ref-filename="605DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#611Opcode" title='Opcode' data-ref="611Opcode" data-ref-filename="611Opcode">Opcode</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#606DstReg" title='DstReg' data-ref="606DstReg" data-ref-filename="606DstReg">DstReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="1101">1101</th><td>    } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#610Value" title='Value' data-ref="610Value" data-ref-filename="610Value">Value</a> == -<var>1</var>) { <i>// all ones</i></td></tr>
<tr><th id="1102">1102</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="612SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="612SrcReg" data-ref-filename="612SrcReg">SrcReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col8 ref" href="#608Is64" title='Is64' data-ref="608Is64" data-ref-filename="608Is64">Is64</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC" title='llvm::AMDGPU::EXEC' data-ref="llvm::AMDGPU::EXEC" data-ref-filename="llvm..AMDGPU..EXEC">EXEC</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC_LO" title='llvm::AMDGPU::EXEC_LO' data-ref="llvm::AMDGPU::EXEC_LO" data-ref-filename="llvm..AMDGPU..EXEC_LO">EXEC_LO</a>;</td></tr>
<tr><th id="1103">1103</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col4 ref" href="#604BB" title='BB' data-ref="604BB" data-ref-filename="604BB">BB</a></span>, &amp;<a class="local col3 ref" href="#603I" title='I' data-ref="603I" data-ref-filename="603I">I</a>, <a class="local col5 ref" href="#605DL" title='DL' data-ref="605DL" data-ref-filename="605DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#606DstReg" title='DstReg' data-ref="606DstReg" data-ref-filename="606DstReg">DstReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#612SrcReg" title='SrcReg' data-ref="612SrcReg" data-ref-filename="612SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1104">1104</th><td>    } <b>else</b></td></tr>
<tr><th id="1105">1105</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1106">1106</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1107">1107</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="613SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="613SrcReg" data-ref-filename="613SrcReg">SrcReg</dfn> = <a class="local col3 ref" href="#603I" title='I' data-ref="603I" data-ref-filename="603I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1108">1108</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col4 ref" href="#604BB" title='BB' data-ref="604BB" data-ref-filename="604BB">BB</a></span>, &amp;<a class="local col3 ref" href="#603I" title='I' data-ref="603I" data-ref-filename="603I">I</a>, <a class="local col5 ref" href="#605DL" title='DL' data-ref="605DL" data-ref-filename="605DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#606DstReg" title='DstReg' data-ref="606DstReg" data-ref-filename="606DstReg">DstReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#613SrcReg" title='SrcReg' data-ref="613SrcReg" data-ref-filename="613SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1109">1109</th><td>  }</td></tr>
<tr><th id="1110">1110</th><td></td></tr>
<tr><th id="1111">1111</th><td>  <a class="local col3 ref" href="#603I" title='I' data-ref="603I" data-ref-filename="603I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1112">1112</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1113">1113</th><td>}</td></tr>
<tr><th id="1114">1114</th><td></td></tr>
<tr><th id="1115">1115</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector19selectRelocConstantERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectRelocConstant' data-ref="_ZNK4llvm25AMDGPUInstructionSelector19selectRelocConstantERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector19selectRelocConstantERNS_12MachineInstrE">selectRelocConstant</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="614I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="614I" data-ref-filename="614I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="1116">1116</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="615DstReg" title='DstReg' data-type='llvm::Register' data-ref="615DstReg" data-ref-filename="615DstReg">DstReg</dfn> = <a class="local col4 ref" href="#614I" title='I' data-ref="614I" data-ref-filename="614I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1117">1117</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col6 decl" id="616DstBank" title='DstBank' data-type='const llvm::RegisterBank *' data-ref="616DstBank" data-ref-filename="616DstBank">DstBank</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#615DstReg" title='DstReg' data-ref="615DstReg" data-ref-filename="615DstReg">DstReg</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>);</td></tr>
<tr><th id="1118">1118</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="617DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="617DstRC" data-ref-filename="617DstRC">DstRC</dfn> =</td></tr>
<tr><th id="1119">1119</th><td>    <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo24getRegClassForSizeOnBankEjRKNS_12RegisterBankERKNS_19MachineRegisterInfoE" title='llvm::SIRegisterInfo::getRegClassForSizeOnBank' data-ref="_ZNK4llvm14SIRegisterInfo24getRegClassForSizeOnBankEjRKNS_12RegisterBankERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm14SIRegisterInfo24getRegClassForSizeOnBankEjRKNS_12RegisterBankERKNS_19MachineRegisterInfoE">getRegClassForSizeOnBank</a>(<var>32</var>, *<a class="local col6 ref" href="#616DstBank" title='DstBank' data-ref="616DstBank" data-ref-filename="616DstBank">DstBank</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>);</td></tr>
<tr><th id="1120">1120</th><td>  <b>if</b> (!<a class="local col7 ref" href="#617DstRC" title='DstRC' data-ref="617DstRC" data-ref-filename="617DstRC">DstRC</a> || !<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#615DstReg" title='DstReg' data-ref="615DstReg" data-ref-filename="615DstReg">DstReg</a>, *<a class="local col7 ref" href="#617DstRC" title='DstRC' data-ref="617DstRC" data-ref-filename="617DstRC">DstRC</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>))</td></tr>
<tr><th id="1121">1121</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1122">1122</th><td></td></tr>
<tr><th id="1123">1123</th><td>  <em>const</em> <em>bool</em> <dfn class="local col8 decl" id="618IsVALU" title='IsVALU' data-type='const bool' data-ref="618IsVALU" data-ref-filename="618IsVALU">IsVALU</dfn> = <a class="local col6 ref" href="#616DstBank" title='DstBank' data-ref="616DstBank" data-ref-filename="616DstBank">DstBank</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>;</td></tr>
<tr><th id="1124">1124</th><td></td></tr>
<tr><th id="1125">1125</th><td>  <a class="type" href="../../../include/llvm/IR/Module.h.html#llvm::Module" title='llvm::Module' data-ref="llvm::Module" data-ref-filename="llvm..Module">Module</a> *<dfn class="local col9 decl" id="619M" title='M' data-type='llvm::Module *' data-ref="619M" data-ref-filename="619M">M</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::MF" title='llvm::InstructionSelector::MF' data-ref="llvm::InstructionSelector::MF" data-ref-filename="llvm..InstructionSelector..MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/GlobalValue.h.html#_ZN4llvm11GlobalValue9getParentEv" title='llvm::GlobalValue::getParent' data-ref="_ZN4llvm11GlobalValue9getParentEv" data-ref-filename="_ZN4llvm11GlobalValue9getParentEv">getParent</a>();</td></tr>
<tr><th id="1126">1126</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Metadata.h.html#llvm::MDNode" title='llvm::MDNode' data-ref="llvm::MDNode" data-ref-filename="llvm..MDNode">MDNode</a> *<dfn class="local col0 decl" id="620Metadata" title='Metadata' data-type='const llvm::MDNode *' data-ref="620Metadata" data-ref-filename="620Metadata">Metadata</dfn> = <a class="local col4 ref" href="#614I" title='I' data-ref="614I" data-ref-filename="614I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand11getMetadataEv" title='llvm::MachineOperand::getMetadata' data-ref="_ZNK4llvm14MachineOperand11getMetadataEv" data-ref-filename="_ZNK4llvm14MachineOperand11getMetadataEv">getMetadata</a>();</td></tr>
<tr><th id="1127">1127</th><td>  <em>auto</em> <dfn class="local col1 decl" id="621SymbolName" title='SymbolName' data-type='llvm::StringRef' data-ref="621SymbolName" data-ref-filename="621SymbolName">SymbolName</dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_" data-ref-filename="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Metadata.h.html#llvm::MDString" title='llvm::MDString' data-ref="llvm::MDString" data-ref-filename="llvm..MDString">MDString</a>&gt;(<a class="local col0 ref" href="#620Metadata" title='Metadata' data-ref="620Metadata" data-ref-filename="620Metadata">Metadata</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Metadata.h.html#_ZNK4llvm6MDNode10getOperandEj" title='llvm::MDNode::getOperand' data-ref="_ZNK4llvm6MDNode10getOperandEj" data-ref-filename="_ZNK4llvm6MDNode10getOperandEj">getOperand</a>(<var>0</var>))-&gt;<a class="ref fn" href="../../../include/llvm/IR/Metadata.h.html#_ZNK4llvm8MDString9getStringEv" title='llvm::MDString::getString' data-ref="_ZNK4llvm8MDString9getStringEv" data-ref-filename="_ZNK4llvm8MDString9getStringEv">getString</a>();</td></tr>
<tr><th id="1128">1128</th><td>  <em>auto</em> <dfn class="local col2 decl" id="622RelocSymbol" title='RelocSymbol' data-type='llvm::GlobalVariable *' data-ref="622RelocSymbol" data-ref-filename="622RelocSymbol">RelocSymbol</dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/GlobalVariable.h.html#llvm::GlobalVariable" title='llvm::GlobalVariable' data-ref="llvm::GlobalVariable" data-ref-filename="llvm..GlobalVariable">GlobalVariable</a>&gt;(</td></tr>
<tr><th id="1129">1129</th><td>    <a class="local col9 ref" href="#619M" title='M' data-ref="619M" data-ref-filename="619M">M</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Module.h.html#_ZN4llvm6Module17getOrInsertGlobalENS_9StringRefEPNS_4TypeE" title='llvm::Module::getOrInsertGlobal' data-ref="_ZN4llvm6Module17getOrInsertGlobalENS_9StringRefEPNS_4TypeE" data-ref-filename="_ZN4llvm6Module17getOrInsertGlobalENS_9StringRefEPNS_4TypeE">getOrInsertGlobal</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col1 ref" href="#621SymbolName" title='SymbolName' data-ref="621SymbolName" data-ref-filename="621SymbolName">SymbolName</a>, <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type" data-ref-filename="llvm..Type">Type</a>::<a class="ref fn" href="../../../include/llvm/IR/Type.h.html#_ZN4llvm4Type10getInt32TyERNS_11LLVMContextE" title='llvm::Type::getInt32Ty' data-ref="_ZN4llvm4Type10getInt32TyERNS_11LLVMContextE" data-ref-filename="_ZN4llvm4Type10getInt32TyERNS_11LLVMContextE">getInt32Ty</a>(<span class='refarg'><a class="local col9 ref" href="#619M" title='M' data-ref="619M" data-ref-filename="619M">M</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Module.h.html#_ZNK4llvm6Module10getContextEv" title='llvm::Module::getContext' data-ref="_ZNK4llvm6Module10getContextEv" data-ref-filename="_ZNK4llvm6Module10getContextEv">getContext</a>()</span>)));</td></tr>
<tr><th id="1130">1130</th><td></td></tr>
<tr><th id="1131">1131</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="623BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="623BB" data-ref-filename="623BB">BB</dfn> = <a class="local col4 ref" href="#614I" title='I' data-ref="614I" data-ref-filename="614I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1132">1132</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col3 ref" href="#623BB" title='BB' data-ref="623BB" data-ref-filename="623BB">BB</a></span>, &amp;<a class="local col4 ref" href="#614I" title='I' data-ref="614I" data-ref-filename="614I">I</a>, <a class="local col4 ref" href="#614I" title='I' data-ref="614I" data-ref-filename="614I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="1133">1133</th><td>          <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#618IsVALU" title='IsVALU' data-ref="618IsVALU" data-ref-filename="618IsVALU">IsVALU</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_e32" title='llvm::AMDGPU::V_MOV_B32_e32' data-ref="llvm::AMDGPU::V_MOV_B32_e32" data-ref-filename="llvm..AMDGPU..V_MOV_B32_e32">V_MOV_B32_e32</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32" title='llvm::AMDGPU::S_MOV_B32' data-ref="llvm::AMDGPU::S_MOV_B32" data-ref-filename="llvm..AMDGPU..S_MOV_B32">S_MOV_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#615DstReg" title='DstReg' data-ref="615DstReg" data-ref-filename="615DstReg">DstReg</a>)</td></tr>
<tr><th id="1134">1134</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj">addGlobalAddress</a>(<a class="local col2 ref" href="#622RelocSymbol" title='RelocSymbol' data-ref="622RelocSymbol" data-ref-filename="622RelocSymbol">RelocSymbol</a>, <var>0</var>, <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::MO_ABS32_LO" title='llvm::SIInstrInfo::MO_ABS32_LO' data-ref="llvm::SIInstrInfo::MO_ABS32_LO" data-ref-filename="llvm..SIInstrInfo..MO_ABS32_LO">MO_ABS32_LO</a>);</td></tr>
<tr><th id="1135">1135</th><td></td></tr>
<tr><th id="1136">1136</th><td>  <a class="local col4 ref" href="#614I" title='I' data-ref="614I" data-ref-filename="614I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1137">1137</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1138">1138</th><td>}</td></tr>
<tr><th id="1139">1139</th><td></td></tr>
<tr><th id="1140">1140</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector21selectGroupStaticSizeERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectGroupStaticSize' data-ref="_ZNK4llvm25AMDGPUInstructionSelector21selectGroupStaticSizeERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector21selectGroupStaticSizeERNS_12MachineInstrE">selectGroupStaticSize</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="624I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="624I" data-ref-filename="624I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="1141">1141</th><td>  <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple" data-ref-filename="llvm..Triple">Triple</a>::<a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple::OSType" title='llvm::Triple::OSType' data-ref="llvm::Triple::OSType" data-ref-filename="llvm..Triple..OSType">OSType</a> <dfn class="local col5 decl" id="625OS" title='OS' data-type='Triple::OSType' data-ref="625OS" data-ref-filename="625OS">OS</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::MF" title='llvm::InstructionSelector::MF' data-ref="llvm::InstructionSelector::MF" data-ref-filename="llvm..InstructionSelector..MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv" data-ref-filename="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>().<a class="ref fn" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine15getTargetTripleEv" title='llvm::TargetMachine::getTargetTriple' data-ref="_ZNK4llvm13TargetMachine15getTargetTripleEv" data-ref-filename="_ZNK4llvm13TargetMachine15getTargetTripleEv">getTargetTriple</a>().<a class="ref fn" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple5getOSEv" title='llvm::Triple::getOS' data-ref="_ZNK4llvm6Triple5getOSEv" data-ref-filename="_ZNK4llvm6Triple5getOSEv">getOS</a>();</td></tr>
<tr><th id="1142">1142</th><td></td></tr>
<tr><th id="1143">1143</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="626DstReg" title='DstReg' data-type='llvm::Register' data-ref="626DstReg" data-ref-filename="626DstReg">DstReg</dfn> = <a class="local col4 ref" href="#624I" title='I' data-ref="624I" data-ref-filename="624I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1144">1144</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col7 decl" id="627DstRB" title='DstRB' data-type='const llvm::RegisterBank *' data-ref="627DstRB" data-ref-filename="627DstRB">DstRB</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#626DstReg" title='DstReg' data-ref="626DstReg" data-ref-filename="626DstReg">DstReg</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>);</td></tr>
<tr><th id="1145">1145</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="628Mov" title='Mov' data-type='unsigned int' data-ref="628Mov" data-ref-filename="628Mov">Mov</dfn> = <a class="local col7 ref" href="#627DstRB" title='DstRB' data-ref="627DstRB" data-ref-filename="627DstRB">DstRB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a> ?</td></tr>
<tr><th id="1146">1146</th><td>    <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32" title='llvm::AMDGPU::S_MOV_B32' data-ref="llvm::AMDGPU::S_MOV_B32" data-ref-filename="llvm..AMDGPU..S_MOV_B32">S_MOV_B32</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_e32" title='llvm::AMDGPU::V_MOV_B32_e32' data-ref="llvm::AMDGPU::V_MOV_B32_e32" data-ref-filename="llvm..AMDGPU..V_MOV_B32_e32">V_MOV_B32_e32</a>;</td></tr>
<tr><th id="1147">1147</th><td></td></tr>
<tr><th id="1148">1148</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="629MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="629MBB" data-ref-filename="629MBB">MBB</dfn> = <a class="local col4 ref" href="#624I" title='I' data-ref="624I" data-ref-filename="624I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1149">1149</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col0 decl" id="630DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="630DL" data-ref-filename="630DL">DL</dfn> = <a class="local col4 ref" href="#624I" title='I' data-ref="624I" data-ref-filename="624I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1150">1150</th><td></td></tr>
<tr><th id="1151">1151</th><td>  <em>auto</em> <dfn class="local col1 decl" id="631MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="631MIB" data-ref-filename="631MIB">MIB</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col9 ref" href="#629MBB" title='MBB' data-ref="629MBB" data-ref-filename="629MBB">MBB</a></span>, &amp;<a class="local col4 ref" href="#624I" title='I' data-ref="624I" data-ref-filename="624I">I</a>, <a class="local col0 ref" href="#630DL" title='DL' data-ref="630DL" data-ref-filename="630DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#628Mov" title='Mov' data-ref="628Mov" data-ref-filename="628Mov">Mov</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#626DstReg" title='DstReg' data-ref="626DstReg" data-ref-filename="626DstReg">DstReg</a>);</td></tr>
<tr><th id="1152">1152</th><td></td></tr>
<tr><th id="1153">1153</th><td>  <b>if</b> (<a class="local col5 ref" href="#625OS" title='OS' data-ref="625OS" data-ref-filename="625OS">OS</a> == <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple" data-ref-filename="llvm..Triple">Triple</a>::<a class="enum" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple::AMDHSA" title='llvm::Triple::AMDHSA' data-ref="llvm::Triple::AMDHSA" data-ref-filename="llvm..Triple..AMDHSA">AMDHSA</a> || <a class="local col5 ref" href="#625OS" title='OS' data-ref="625OS" data-ref-filename="625OS">OS</a> == <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple" data-ref-filename="llvm..Triple">Triple</a>::<a class="enum" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple::AMDPAL" title='llvm::Triple::AMDPAL' data-ref="llvm::Triple::AMDPAL" data-ref-filename="llvm..Triple..AMDPAL">AMDPAL</a>) {</td></tr>
<tr><th id="1154">1154</th><td>    <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col2 decl" id="632MFI" title='MFI' data-type='const llvm::SIMachineFunctionInfo *' data-ref="632MFI" data-ref-filename="632MFI">MFI</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::MF" title='llvm::InstructionSelector::MF' data-ref="llvm::InstructionSelector::MF" data-ref-filename="llvm..InstructionSelector..MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="1155">1155</th><td>    <a class="local col1 ref" href="#631MIB" title='MIB' data-ref="631MIB" data-ref-filename="631MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#632MFI" title='MFI' data-ref="632MFI" data-ref-filename="632MFI">MFI</a>-&gt;<a class="ref fn" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction10getLDSSizeEv" title='llvm::AMDGPUMachineFunction::getLDSSize' data-ref="_ZNK4llvm21AMDGPUMachineFunction10getLDSSizeEv" data-ref-filename="_ZNK4llvm21AMDGPUMachineFunction10getLDSSizeEv">getLDSSize</a>());</td></tr>
<tr><th id="1156">1156</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1157">1157</th><td>    <a class="type" href="../../../include/llvm/IR/Module.h.html#llvm::Module" title='llvm::Module' data-ref="llvm::Module" data-ref-filename="llvm..Module">Module</a> *<dfn class="local col3 decl" id="633M" title='M' data-type='llvm::Module *' data-ref="633M" data-ref-filename="633M">M</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::MF" title='llvm::InstructionSelector::MF' data-ref="llvm::InstructionSelector::MF" data-ref-filename="llvm..InstructionSelector..MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/GlobalValue.h.html#_ZN4llvm11GlobalValue9getParentEv" title='llvm::GlobalValue::getParent' data-ref="_ZN4llvm11GlobalValue9getParentEv" data-ref-filename="_ZN4llvm11GlobalValue9getParentEv">getParent</a>();</td></tr>
<tr><th id="1158">1158</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue" data-ref-filename="llvm..GlobalValue">GlobalValue</a> *<dfn class="local col4 decl" id="634GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="634GV" data-ref-filename="634GV">GV</dfn></td></tr>
<tr><th id="1159">1159</th><td>      = <span class="namespace">Intrinsic::</span><a class="ref fn" href="../../../include/llvm/IR/Intrinsics.h.html#_ZN4llvm9Intrinsic14getDeclarationEPNS_6ModuleEjNS_8ArrayRefIPNS_4TypeEEE" title='llvm::Intrinsic::getDeclaration' data-ref="_ZN4llvm9Intrinsic14getDeclarationEPNS_6ModuleEjNS_8ArrayRefIPNS_4TypeEEE" data-ref-filename="_ZN4llvm9Intrinsic14getDeclarationEPNS_6ModuleEjNS_8ArrayRefIPNS_4TypeEEE">getDeclaration</a>(<a class="local col3 ref" href="#633M" title='M' data-ref="633M" data-ref-filename="633M">M</a>, <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_groupstaticsize" title='llvm::Intrinsic::amdgcn_groupstaticsize' data-ref="llvm::Intrinsic::amdgcn_groupstaticsize" data-ref-filename="llvm..Intrinsic..amdgcn_groupstaticsize">amdgcn_groupstaticsize</a>);</td></tr>
<tr><th id="1160">1160</th><td>    <a class="local col1 ref" href="#631MIB" title='MIB' data-ref="631MIB" data-ref-filename="631MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj">addGlobalAddress</a>(<a class="local col4 ref" href="#634GV" title='GV' data-ref="634GV" data-ref-filename="634GV">GV</a>, <var>0</var>, <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::MO_ABS32_LO" title='llvm::SIInstrInfo::MO_ABS32_LO' data-ref="llvm::SIInstrInfo::MO_ABS32_LO" data-ref-filename="llvm..SIInstrInfo..MO_ABS32_LO">MO_ABS32_LO</a>);</td></tr>
<tr><th id="1161">1161</th><td>  }</td></tr>
<tr><th id="1162">1162</th><td></td></tr>
<tr><th id="1163">1163</th><td>  <a class="local col4 ref" href="#624I" title='I' data-ref="624I" data-ref-filename="624I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1164">1164</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col1 ref" href="#631MIB" title='MIB' data-ref="631MIB" data-ref-filename="631MIB">MIB</a></span>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="1165">1165</th><td>}</td></tr>
<tr><th id="1166">1166</th><td></td></tr>
<tr><th id="1167">1167</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector19selectReturnAddressERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectReturnAddress' data-ref="_ZNK4llvm25AMDGPUInstructionSelector19selectReturnAddressERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector19selectReturnAddressERNS_12MachineInstrE">selectReturnAddress</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="635I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="635I" data-ref-filename="635I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="1168">1168</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="636MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="636MBB" data-ref-filename="636MBB">MBB</dfn> = <a class="local col5 ref" href="#635I" title='I' data-ref="635I" data-ref-filename="635I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1169">1169</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="637MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="637MF" data-ref-filename="637MF">MF</dfn> = *<a class="local col6 ref" href="#636MBB" title='MBB' data-ref="636MBB" data-ref-filename="636MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1170">1170</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col8 decl" id="638DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="638DL" data-ref-filename="638DL">DL</dfn> = <a class="local col5 ref" href="#635I" title='I' data-ref="635I" data-ref-filename="635I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1171">1171</th><td></td></tr>
<tr><th id="1172">1172</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="639Dst" title='Dst' data-type='llvm::MachineOperand &amp;' data-ref="639Dst" data-ref-filename="639Dst">Dst</dfn> = <a class="local col5 ref" href="#635I" title='I' data-ref="635I" data-ref-filename="635I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1173">1173</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="640DstReg" title='DstReg' data-type='llvm::Register' data-ref="640DstReg" data-ref-filename="640DstReg">DstReg</dfn> = <a class="local col9 ref" href="#639Dst" title='Dst' data-ref="639Dst" data-ref-filename="639Dst">Dst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1174">1174</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="641Depth" title='Depth' data-type='unsigned int' data-ref="641Depth" data-ref-filename="641Depth">Depth</dfn> = <a class="local col5 ref" href="#635I" title='I' data-ref="635I" data-ref-filename="635I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1175">1175</th><td></td></tr>
<tr><th id="1176">1176</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="642RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="642RC" data-ref-filename="642RC">RC</dfn></td></tr>
<tr><th id="1177">1177</th><td>    = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>.<a class="virtual ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE" title='llvm::SIRegisterInfo::getConstrainedRegClassForOperand' data-ref="_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE">getConstrainedRegClassForOperand</a>(<a class="local col9 ref" href="#639Dst" title='Dst' data-ref="639Dst" data-ref-filename="639Dst">Dst</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>);</td></tr>
<tr><th id="1178">1178</th><td>  <b>if</b> (!<a class="local col2 ref" href="#642RC" title='RC' data-ref="642RC" data-ref-filename="642RC">RC</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_64RegClass" title='llvm::AMDGPU::SGPR_64RegClass' data-ref="llvm::AMDGPU::SGPR_64RegClass" data-ref-filename="llvm..AMDGPU..SGPR_64RegClass">SGPR_64RegClass</a>) ||</td></tr>
<tr><th id="1179">1179</th><td>      !<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#640DstReg" title='DstReg' data-ref="640DstReg" data-ref-filename="640DstReg">DstReg</a>, *<a class="local col2 ref" href="#642RC" title='RC' data-ref="642RC" data-ref-filename="642RC">RC</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>))</td></tr>
<tr><th id="1180">1180</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1181">1181</th><td></td></tr>
<tr><th id="1182">1182</th><td>  <i>// Check for kernel and shader functions</i></td></tr>
<tr><th id="1183">1183</th><td>  <b>if</b> (<a class="local col1 ref" href="#641Depth" title='Depth' data-ref="641Depth" data-ref-filename="641Depth">Depth</a> != <var>0</var> ||</td></tr>
<tr><th id="1184">1184</th><td>      <a class="local col7 ref" href="#637MF" title='MF' data-ref="637MF" data-ref-filename="637MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;()-&gt;<a class="ref fn" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" title='llvm::AMDGPUMachineFunction::isEntryFunction' data-ref="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" data-ref-filename="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv">isEntryFunction</a>()) {</td></tr>
<tr><th id="1185">1185</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col6 ref" href="#636MBB" title='MBB' data-ref="636MBB" data-ref-filename="636MBB">MBB</a></span>, &amp;<a class="local col5 ref" href="#635I" title='I' data-ref="635I" data-ref-filename="635I">I</a>, <a class="local col8 ref" href="#638DL" title='DL' data-ref="638DL" data-ref-filename="638DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B64" title='llvm::AMDGPU::S_MOV_B64' data-ref="llvm::AMDGPU::S_MOV_B64" data-ref-filename="llvm..AMDGPU..S_MOV_B64">S_MOV_B64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#640DstReg" title='DstReg' data-ref="640DstReg" data-ref-filename="640DstReg">DstReg</a>)</td></tr>
<tr><th id="1186">1186</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="1187">1187</th><td>    <a class="local col5 ref" href="#635I" title='I' data-ref="635I" data-ref-filename="635I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1188">1188</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1189">1189</th><td>  }</td></tr>
<tr><th id="1190">1190</th><td></td></tr>
<tr><th id="1191">1191</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col3 decl" id="643MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="643MFI" data-ref-filename="643MFI">MFI</dfn> = <a class="local col7 ref" href="#637MF" title='MF' data-ref="637MF" data-ref-filename="637MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="1192">1192</th><td>  <i>// There is a call to @llvm.returnaddress in this function</i></td></tr>
<tr><th id="1193">1193</th><td>  <a class="local col3 ref" href="#643MFI" title='MFI' data-ref="643MFI" data-ref-filename="643MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo23setReturnAddressIsTakenEb" title='llvm::MachineFrameInfo::setReturnAddressIsTaken' data-ref="_ZN4llvm16MachineFrameInfo23setReturnAddressIsTakenEb" data-ref-filename="_ZN4llvm16MachineFrameInfo23setReturnAddressIsTakenEb">setReturnAddressIsTaken</a>(<b>true</b>);</td></tr>
<tr><th id="1194">1194</th><td></td></tr>
<tr><th id="1195">1195</th><td>  <i>// Get the return address reg and mark it as an implicit live-in</i></td></tr>
<tr><th id="1196">1196</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="644ReturnAddrReg" title='ReturnAddrReg' data-type='llvm::Register' data-ref="644ReturnAddrReg" data-ref-filename="644ReturnAddrReg">ReturnAddrReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo19getReturnAddressRegERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::getReturnAddressReg' data-ref="_ZNK4llvm14SIRegisterInfo19getReturnAddressRegERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm14SIRegisterInfo19getReturnAddressRegERKNS_15MachineFunctionE">getReturnAddressReg</a>(<a class="local col7 ref" href="#637MF" title='MF' data-ref="637MF" data-ref-filename="637MF">MF</a>);</td></tr>
<tr><th id="1197">1197</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="645LiveIn" title='LiveIn' data-type='llvm::Register' data-ref="645LiveIn" data-ref-filename="645LiveIn">LiveIn</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm24getFunctionLiveInPhysRegERNS_15MachineFunctionERKNS_15TargetInstrInfoENS_10MCRegisterERKNS_19TargetRegisterClassENS_3LLTE" title='llvm::getFunctionLiveInPhysReg' data-ref="_ZN4llvm24getFunctionLiveInPhysRegERNS_15MachineFunctionERKNS_15TargetInstrInfoENS_10MCRegisterERKNS_19TargetRegisterClassENS_3LLTE" data-ref-filename="_ZN4llvm24getFunctionLiveInPhysRegERNS_15MachineFunctionERKNS_15TargetInstrInfoENS_10MCRegisterERKNS_19TargetRegisterClassENS_3LLTE">getFunctionLiveInPhysReg</a>(<span class='refarg'><a class="local col7 ref" href="#637MF" title='MF' data-ref="637MF" data-ref-filename="637MF">MF</a></span>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col4 ref" href="#644ReturnAddrReg" title='ReturnAddrReg' data-ref="644ReturnAddrReg" data-ref-filename="644ReturnAddrReg">ReturnAddrReg</a>,</td></tr>
<tr><th id="1198">1198</th><td>                                             <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_64RegClass" title='llvm::AMDGPU::SReg_64RegClass' data-ref="llvm::AMDGPU::SReg_64RegClass" data-ref-filename="llvm..AMDGPU..SReg_64RegClass">SReg_64RegClass</a>);</td></tr>
<tr><th id="1199">1199</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col6 ref" href="#636MBB" title='MBB' data-ref="636MBB" data-ref-filename="636MBB">MBB</a></span>, &amp;<a class="local col5 ref" href="#635I" title='I' data-ref="635I" data-ref-filename="635I">I</a>, <a class="local col8 ref" href="#638DL" title='DL' data-ref="638DL" data-ref-filename="638DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#640DstReg" title='DstReg' data-ref="640DstReg" data-ref-filename="640DstReg">DstReg</a>)</td></tr>
<tr><th id="1200">1200</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#645LiveIn" title='LiveIn' data-ref="645LiveIn" data-ref-filename="645LiveIn">LiveIn</a>);</td></tr>
<tr><th id="1201">1201</th><td>  <a class="local col5 ref" href="#635I" title='I' data-ref="635I" data-ref-filename="635I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1202">1202</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1203">1203</th><td>}</td></tr>
<tr><th id="1204">1204</th><td></td></tr>
<tr><th id="1205">1205</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector20selectEndCfIntrinsicERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectEndCfIntrinsic' data-ref="_ZNK4llvm25AMDGPUInstructionSelector20selectEndCfIntrinsicERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector20selectEndCfIntrinsicERNS_12MachineInstrE">selectEndCfIntrinsic</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="646MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="646MI" data-ref-filename="646MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1206">1206</th><td>  <i>// FIXME: Manually selecting to avoid dealiing with the SReg_1 trick</i></td></tr>
<tr><th id="1207">1207</th><td><i>  // SelectionDAG uses for wave32 vs wave64.</i></td></tr>
<tr><th id="1208">1208</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="647BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="647BB" data-ref-filename="647BB">BB</dfn> = <a class="local col6 ref" href="#646MI" title='MI' data-ref="646MI" data-ref-filename="646MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1209">1209</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="local col7 ref" href="#647BB" title='BB' data-ref="647BB" data-ref-filename="647BB">BB</a></span>, &amp;<a class="local col6 ref" href="#646MI" title='MI' data-ref="646MI" data-ref-filename="646MI">MI</a>, <a class="local col6 ref" href="#646MI" title='MI' data-ref="646MI" data-ref-filename="646MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_END_CF" title='llvm::AMDGPU::SI_END_CF' data-ref="llvm::AMDGPU::SI_END_CF" data-ref-filename="llvm..AMDGPU..SI_END_CF">SI_END_CF</a>))</td></tr>
<tr><th id="1210">1210</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col6 ref" href="#646MI" title='MI' data-ref="646MI" data-ref-filename="646MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="1211">1211</th><td></td></tr>
<tr><th id="1212">1212</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="648Reg" title='Reg' data-type='llvm::Register' data-ref="648Reg" data-ref-filename="648Reg">Reg</dfn> = <a class="local col6 ref" href="#646MI" title='MI' data-ref="646MI" data-ref-filename="646MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1213">1213</th><td>  <a class="local col6 ref" href="#646MI" title='MI' data-ref="646MI" data-ref-filename="646MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1214">1214</th><td></td></tr>
<tr><th id="1215">1215</th><td>  <b>if</b> (!<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo17getRegClassOrNullENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClassOrNull' data-ref="_ZNK4llvm19MachineRegisterInfo17getRegClassOrNullENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo17getRegClassOrNullENS_8RegisterE">getRegClassOrNull</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#648Reg" title='Reg' data-ref="648Reg" data-ref-filename="648Reg">Reg</a>))</td></tr>
<tr><th id="1216">1216</th><td>    <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE" title='llvm::MachineRegisterInfo::setRegClass' data-ref="_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE">setRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#648Reg" title='Reg' data-ref="648Reg" data-ref-filename="648Reg">Reg</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo19getWaveMaskRegClassEv" title='llvm::SIRegisterInfo::getWaveMaskRegClass' data-ref="_ZNK4llvm14SIRegisterInfo19getWaveMaskRegClassEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo19getWaveMaskRegClassEv">getWaveMaskRegClass</a>());</td></tr>
<tr><th id="1217">1217</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1218">1218</th><td>}</td></tr>
<tr><th id="1219">1219</th><td></td></tr>
<tr><th id="1220">1220</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector24selectDSOrderedIntrinsicERNS_12MachineInstrEj" title='llvm::AMDGPUInstructionSelector::selectDSOrderedIntrinsic' data-ref="_ZNK4llvm25AMDGPUInstructionSelector24selectDSOrderedIntrinsicERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector24selectDSOrderedIntrinsicERNS_12MachineInstrEj">selectDSOrderedIntrinsic</dfn>(</td></tr>
<tr><th id="1221">1221</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="649MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="649MI" data-ref-filename="649MI">MI</dfn>, <span class="namespace">Intrinsic::</span><a class="typedef" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::Intrinsic::ID" title='llvm::Intrinsic::ID' data-type='unsigned int' data-ref="llvm::Intrinsic::ID" data-ref-filename="llvm..Intrinsic..ID">ID</a> <dfn class="local col0 decl" id="650IntrID" title='IntrID' data-type='Intrinsic::ID' data-ref="650IntrID" data-ref-filename="650IntrID">IntrID</dfn>) <em>const</em> {</td></tr>
<tr><th id="1222">1222</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="651MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="651MBB" data-ref-filename="651MBB">MBB</dfn> = <a class="local col9 ref" href="#649MI" title='MI' data-ref="649MI" data-ref-filename="649MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1223">1223</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col2 decl" id="652MF" title='MF' data-type='llvm::MachineFunction *' data-ref="652MF" data-ref-filename="652MF">MF</dfn> = <a class="local col1 ref" href="#651MBB" title='MBB' data-ref="651MBB" data-ref-filename="651MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1224">1224</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col3 decl" id="653DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="653DL" data-ref-filename="653DL">DL</dfn> = <a class="local col9 ref" href="#649MI" title='MI' data-ref="649MI" data-ref-filename="649MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1225">1225</th><td></td></tr>
<tr><th id="1226">1226</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="654IndexOperand" title='IndexOperand' data-type='unsigned int' data-ref="654IndexOperand" data-ref-filename="654IndexOperand">IndexOperand</dfn> = <a class="local col9 ref" href="#649MI" title='MI' data-ref="649MI" data-ref-filename="649MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>7</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1227">1227</th><td>  <em>bool</em> <dfn class="local col5 decl" id="655WaveRelease" title='WaveRelease' data-type='bool' data-ref="655WaveRelease" data-ref-filename="655WaveRelease">WaveRelease</dfn> = <a class="local col9 ref" href="#649MI" title='MI' data-ref="649MI" data-ref-filename="649MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>8</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <var>0</var>;</td></tr>
<tr><th id="1228">1228</th><td>  <em>bool</em> <dfn class="local col6 decl" id="656WaveDone" title='WaveDone' data-type='bool' data-ref="656WaveDone" data-ref-filename="656WaveDone">WaveDone</dfn> = <a class="local col9 ref" href="#649MI" title='MI' data-ref="649MI" data-ref-filename="649MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>9</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <var>0</var>;</td></tr>
<tr><th id="1229">1229</th><td></td></tr>
<tr><th id="1230">1230</th><td>  <b>if</b> (<a class="local col6 ref" href="#656WaveDone" title='WaveDone' data-ref="656WaveDone" data-ref-filename="656WaveDone">WaveDone</a> &amp;&amp; !<a class="local col5 ref" href="#655WaveRelease" title='WaveRelease' data-ref="655WaveRelease" data-ref-filename="655WaveRelease">WaveRelease</a>)</td></tr>
<tr><th id="1231">1231</th><td>    <a class="ref fn" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb" data-ref-filename="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"ds_ordered_count: wave_done requires wave_release"</q>);</td></tr>
<tr><th id="1232">1232</th><td></td></tr>
<tr><th id="1233">1233</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="657OrderedCountIndex" title='OrderedCountIndex' data-type='unsigned int' data-ref="657OrderedCountIndex" data-ref-filename="657OrderedCountIndex">OrderedCountIndex</dfn> = <a class="local col4 ref" href="#654IndexOperand" title='IndexOperand' data-ref="654IndexOperand" data-ref-filename="654IndexOperand">IndexOperand</a> &amp; <var>0x3f</var>;</td></tr>
<tr><th id="1234">1234</th><td>  <a class="local col4 ref" href="#654IndexOperand" title='IndexOperand' data-ref="654IndexOperand" data-ref-filename="654IndexOperand">IndexOperand</a> &amp;= ~<var>0x3f</var>;</td></tr>
<tr><th id="1235">1235</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="658CountDw" title='CountDw' data-type='unsigned int' data-ref="658CountDw" data-ref-filename="658CountDw">CountDw</dfn> = <var>0</var>;</td></tr>
<tr><th id="1236">1236</th><td></td></tr>
<tr><th id="1237">1237</th><td>  <b>if</b> (<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::STI" title='llvm::AMDGPUInstructionSelector::STI' data-ref="llvm::AMDGPUInstructionSelector::STI" data-ref-filename="llvm..AMDGPUInstructionSelector..STI">STI</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv" data-ref-filename="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &gt;= <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget" data-ref-filename="llvm..AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::GFX10" title='llvm::AMDGPUSubtarget::GFX10' data-ref="llvm::AMDGPUSubtarget::GFX10" data-ref-filename="llvm..AMDGPUSubtarget..GFX10">GFX10</a>) {</td></tr>
<tr><th id="1238">1238</th><td>    <a class="local col8 ref" href="#658CountDw" title='CountDw' data-ref="658CountDw" data-ref-filename="658CountDw">CountDw</a> = (<a class="local col4 ref" href="#654IndexOperand" title='IndexOperand' data-ref="654IndexOperand" data-ref-filename="654IndexOperand">IndexOperand</a> &gt;&gt; <var>24</var>) &amp; <var>0xf</var>;</td></tr>
<tr><th id="1239">1239</th><td>    <a class="local col4 ref" href="#654IndexOperand" title='IndexOperand' data-ref="654IndexOperand" data-ref-filename="654IndexOperand">IndexOperand</a> &amp;= ~(<var>0xf</var> &lt;&lt; <var>24</var>);</td></tr>
<tr><th id="1240">1240</th><td></td></tr>
<tr><th id="1241">1241</th><td>    <b>if</b> (<a class="local col8 ref" href="#658CountDw" title='CountDw' data-ref="658CountDw" data-ref-filename="658CountDw">CountDw</a> &lt; <var>1</var> || <a class="local col8 ref" href="#658CountDw" title='CountDw' data-ref="658CountDw" data-ref-filename="658CountDw">CountDw</a> &gt; <var>4</var>) {</td></tr>
<tr><th id="1242">1242</th><td>      <a class="ref fn" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb" data-ref-filename="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(</td></tr>
<tr><th id="1243">1243</th><td>        <q>"ds_ordered_count: dword count must be between 1 and 4"</q>);</td></tr>
<tr><th id="1244">1244</th><td>    }</td></tr>
<tr><th id="1245">1245</th><td>  }</td></tr>
<tr><th id="1246">1246</th><td></td></tr>
<tr><th id="1247">1247</th><td>  <b>if</b> (<a class="local col4 ref" href="#654IndexOperand" title='IndexOperand' data-ref="654IndexOperand" data-ref-filename="654IndexOperand">IndexOperand</a>)</td></tr>
<tr><th id="1248">1248</th><td>    <a class="ref fn" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb" data-ref-filename="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"ds_ordered_count: bad index operand"</q>);</td></tr>
<tr><th id="1249">1249</th><td></td></tr>
<tr><th id="1250">1250</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="659Instruction" title='Instruction' data-type='unsigned int' data-ref="659Instruction" data-ref-filename="659Instruction">Instruction</dfn> = <a class="local col0 ref" href="#650IntrID" title='IntrID' data-ref="650IntrID" data-ref-filename="650IntrID">IntrID</a> == <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ds_ordered_add" title='llvm::Intrinsic::amdgcn_ds_ordered_add' data-ref="llvm::Intrinsic::amdgcn_ds_ordered_add" data-ref-filename="llvm..Intrinsic..amdgcn_ds_ordered_add">amdgcn_ds_ordered_add</a> ? <var>0</var> : <var>1</var>;</td></tr>
<tr><th id="1251">1251</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="660ShaderType" title='ShaderType' data-type='unsigned int' data-ref="660ShaderType" data-ref-filename="660ShaderType">ShaderType</dfn> = <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo20getDSShaderTypeValueERKNS_15MachineFunctionE" title='llvm::SIInstrInfo::getDSShaderTypeValue' data-ref="_ZN4llvm11SIInstrInfo20getDSShaderTypeValueERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm11SIInstrInfo20getDSShaderTypeValueERKNS_15MachineFunctionE">getDSShaderTypeValue</a>(*<a class="local col2 ref" href="#652MF" title='MF' data-ref="652MF" data-ref-filename="652MF">MF</a>);</td></tr>
<tr><th id="1252">1252</th><td></td></tr>
<tr><th id="1253">1253</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="661Offset0" title='Offset0' data-type='unsigned int' data-ref="661Offset0" data-ref-filename="661Offset0">Offset0</dfn> = <a class="local col7 ref" href="#657OrderedCountIndex" title='OrderedCountIndex' data-ref="657OrderedCountIndex" data-ref-filename="657OrderedCountIndex">OrderedCountIndex</a> &lt;&lt; <var>2</var>;</td></tr>
<tr><th id="1254">1254</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="662Offset1" title='Offset1' data-type='unsigned int' data-ref="662Offset1" data-ref-filename="662Offset1">Offset1</dfn> = <a class="local col5 ref" href="#655WaveRelease" title='WaveRelease' data-ref="655WaveRelease" data-ref-filename="655WaveRelease">WaveRelease</a> | (<a class="local col6 ref" href="#656WaveDone" title='WaveDone' data-ref="656WaveDone" data-ref-filename="656WaveDone">WaveDone</a> &lt;&lt; <var>1</var>) | (<a class="local col0 ref" href="#660ShaderType" title='ShaderType' data-ref="660ShaderType" data-ref-filename="660ShaderType">ShaderType</a> &lt;&lt; <var>2</var>) |</td></tr>
<tr><th id="1255">1255</th><td>                     (<a class="local col9 ref" href="#659Instruction" title='Instruction' data-ref="659Instruction" data-ref-filename="659Instruction">Instruction</a> &lt;&lt; <var>4</var>);</td></tr>
<tr><th id="1256">1256</th><td></td></tr>
<tr><th id="1257">1257</th><td>  <b>if</b> (<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::STI" title='llvm::AMDGPUInstructionSelector::STI' data-ref="llvm::AMDGPUInstructionSelector::STI" data-ref-filename="llvm..AMDGPUInstructionSelector..STI">STI</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv" data-ref-filename="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &gt;= <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget" data-ref-filename="llvm..AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::GFX10" title='llvm::AMDGPUSubtarget::GFX10' data-ref="llvm::AMDGPUSubtarget::GFX10" data-ref-filename="llvm..AMDGPUSubtarget..GFX10">GFX10</a>)</td></tr>
<tr><th id="1258">1258</th><td>    <a class="local col2 ref" href="#662Offset1" title='Offset1' data-ref="662Offset1" data-ref-filename="662Offset1">Offset1</a> |= (<a class="local col8 ref" href="#658CountDw" title='CountDw' data-ref="658CountDw" data-ref-filename="658CountDw">CountDw</a> - <var>1</var>) &lt;&lt; <var>6</var>;</td></tr>
<tr><th id="1259">1259</th><td></td></tr>
<tr><th id="1260">1260</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="663Offset" title='Offset' data-type='unsigned int' data-ref="663Offset" data-ref-filename="663Offset">Offset</dfn> = <a class="local col1 ref" href="#661Offset0" title='Offset0' data-ref="661Offset0" data-ref-filename="661Offset0">Offset0</a> | (<a class="local col2 ref" href="#662Offset1" title='Offset1' data-ref="662Offset1" data-ref-filename="662Offset1">Offset1</a> &lt;&lt; <var>8</var>);</td></tr>
<tr><th id="1261">1261</th><td></td></tr>
<tr><th id="1262">1262</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="664M0Val" title='M0Val' data-type='llvm::Register' data-ref="664M0Val" data-ref-filename="664M0Val">M0Val</dfn> = <a class="local col9 ref" href="#649MI" title='MI' data-ref="649MI" data-ref-filename="649MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1263">1263</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col1 ref" href="#651MBB" title='MBB' data-ref="651MBB" data-ref-filename="651MBB">MBB</a></span>, &amp;<a class="local col9 ref" href="#649MI" title='MI' data-ref="649MI" data-ref-filename="649MI">MI</a>, <a class="local col3 ref" href="#653DL" title='DL' data-ref="653DL" data-ref-filename="653DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::M0" title='llvm::AMDGPU::M0' data-ref="llvm::AMDGPU::M0" data-ref-filename="llvm..AMDGPU..M0">M0</a>)</td></tr>
<tr><th id="1264">1264</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#664M0Val" title='M0Val' data-ref="664M0Val" data-ref-filename="664M0Val">M0Val</a>);</td></tr>
<tr><th id="1265">1265</th><td></td></tr>
<tr><th id="1266">1266</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="665DstReg" title='DstReg' data-type='llvm::Register' data-ref="665DstReg" data-ref-filename="665DstReg">DstReg</dfn> = <a class="local col9 ref" href="#649MI" title='MI' data-ref="649MI" data-ref-filename="649MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1267">1267</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="666ValReg" title='ValReg' data-type='llvm::Register' data-ref="666ValReg" data-ref-filename="666ValReg">ValReg</dfn> = <a class="local col9 ref" href="#649MI" title='MI' data-ref="649MI" data-ref-filename="649MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1268">1268</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col7 decl" id="667DS" title='DS' data-type='llvm::MachineInstrBuilder' data-ref="667DS" data-ref-filename="667DS">DS</dfn> =</td></tr>
<tr><th id="1269">1269</th><td>    <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col1 ref" href="#651MBB" title='MBB' data-ref="651MBB" data-ref-filename="651MBB">MBB</a></span>, &amp;<a class="local col9 ref" href="#649MI" title='MI' data-ref="649MI" data-ref-filename="649MI">MI</a>, <a class="local col3 ref" href="#653DL" title='DL' data-ref="653DL" data-ref-filename="653DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::DS_ORDERED_COUNT" title='llvm::AMDGPU::DS_ORDERED_COUNT' data-ref="llvm::AMDGPU::DS_ORDERED_COUNT" data-ref-filename="llvm..AMDGPU..DS_ORDERED_COUNT">DS_ORDERED_COUNT</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#665DstReg" title='DstReg' data-ref="665DstReg" data-ref-filename="665DstReg">DstReg</a>)</td></tr>
<tr><th id="1270">1270</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#666ValReg" title='ValReg' data-ref="666ValReg" data-ref-filename="666ValReg">ValReg</a>)</td></tr>
<tr><th id="1271">1271</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col3 ref" href="#663Offset" title='Offset' data-ref="663Offset" data-ref-filename="663Offset">Offset</a>)</td></tr>
<tr><th id="1272">1272</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" title='llvm::MachineInstrBuilder::cloneMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE">cloneMemRefs</a>(<a class="local col9 ref" href="#649MI" title='MI' data-ref="649MI" data-ref-filename="649MI">MI</a>);</td></tr>
<tr><th id="1273">1273</th><td></td></tr>
<tr><th id="1274">1274</th><td>  <b>if</b> (!<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#664M0Val" title='M0Val' data-ref="664M0Val" data-ref-filename="664M0Val">M0Val</a>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>))</td></tr>
<tr><th id="1275">1275</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1276">1276</th><td></td></tr>
<tr><th id="1277">1277</th><td>  <em>bool</em> <dfn class="local col8 decl" id="668Ret" title='Ret' data-type='bool' data-ref="668Ret" data-ref-filename="668Ret">Ret</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col7 ref" href="#667DS" title='DS' data-ref="667DS" data-ref-filename="667DS">DS</a></span>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="1278">1278</th><td>  <a class="local col9 ref" href="#649MI" title='MI' data-ref="649MI" data-ref-filename="649MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1279">1279</th><td>  <b>return</b> <a class="local col8 ref" href="#668Ret" title='Ret' data-ref="668Ret" data-ref-filename="668Ret">Ret</a>;</td></tr>
<tr><th id="1280">1280</th><td>}</td></tr>
<tr><th id="1281">1281</th><td></td></tr>
<tr><th id="1282">1282</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL17gwsIntrinToOpcodej" title='gwsIntrinToOpcode' data-type='unsigned int gwsIntrinToOpcode(unsigned int IntrID)' data-ref="_ZL17gwsIntrinToOpcodej" data-ref-filename="_ZL17gwsIntrinToOpcodej">gwsIntrinToOpcode</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="669IntrID" title='IntrID' data-type='unsigned int' data-ref="669IntrID" data-ref-filename="669IntrID">IntrID</dfn>) {</td></tr>
<tr><th id="1283">1283</th><td>  <b>switch</b> (<a class="local col9 ref" href="#669IntrID" title='IntrID' data-ref="669IntrID" data-ref-filename="669IntrID">IntrID</a>) {</td></tr>
<tr><th id="1284">1284</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ds_gws_init" title='llvm::Intrinsic::amdgcn_ds_gws_init' data-ref="llvm::Intrinsic::amdgcn_ds_gws_init" data-ref-filename="llvm..Intrinsic..amdgcn_ds_gws_init">amdgcn_ds_gws_init</a>:</td></tr>
<tr><th id="1285">1285</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::DS_GWS_INIT" title='llvm::AMDGPU::DS_GWS_INIT' data-ref="llvm::AMDGPU::DS_GWS_INIT" data-ref-filename="llvm..AMDGPU..DS_GWS_INIT">DS_GWS_INIT</a>;</td></tr>
<tr><th id="1286">1286</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ds_gws_barrier" title='llvm::Intrinsic::amdgcn_ds_gws_barrier' data-ref="llvm::Intrinsic::amdgcn_ds_gws_barrier" data-ref-filename="llvm..Intrinsic..amdgcn_ds_gws_barrier">amdgcn_ds_gws_barrier</a>:</td></tr>
<tr><th id="1287">1287</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::DS_GWS_BARRIER" title='llvm::AMDGPU::DS_GWS_BARRIER' data-ref="llvm::AMDGPU::DS_GWS_BARRIER" data-ref-filename="llvm..AMDGPU..DS_GWS_BARRIER">DS_GWS_BARRIER</a>;</td></tr>
<tr><th id="1288">1288</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ds_gws_sema_v" title='llvm::Intrinsic::amdgcn_ds_gws_sema_v' data-ref="llvm::Intrinsic::amdgcn_ds_gws_sema_v" data-ref-filename="llvm..Intrinsic..amdgcn_ds_gws_sema_v">amdgcn_ds_gws_sema_v</a>:</td></tr>
<tr><th id="1289">1289</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::DS_GWS_SEMA_V" title='llvm::AMDGPU::DS_GWS_SEMA_V' data-ref="llvm::AMDGPU::DS_GWS_SEMA_V" data-ref-filename="llvm..AMDGPU..DS_GWS_SEMA_V">DS_GWS_SEMA_V</a>;</td></tr>
<tr><th id="1290">1290</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ds_gws_sema_br" title='llvm::Intrinsic::amdgcn_ds_gws_sema_br' data-ref="llvm::Intrinsic::amdgcn_ds_gws_sema_br" data-ref-filename="llvm..Intrinsic..amdgcn_ds_gws_sema_br">amdgcn_ds_gws_sema_br</a>:</td></tr>
<tr><th id="1291">1291</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::DS_GWS_SEMA_BR" title='llvm::AMDGPU::DS_GWS_SEMA_BR' data-ref="llvm::AMDGPU::DS_GWS_SEMA_BR" data-ref-filename="llvm..AMDGPU..DS_GWS_SEMA_BR">DS_GWS_SEMA_BR</a>;</td></tr>
<tr><th id="1292">1292</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ds_gws_sema_p" title='llvm::Intrinsic::amdgcn_ds_gws_sema_p' data-ref="llvm::Intrinsic::amdgcn_ds_gws_sema_p" data-ref-filename="llvm..Intrinsic..amdgcn_ds_gws_sema_p">amdgcn_ds_gws_sema_p</a>:</td></tr>
<tr><th id="1293">1293</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::DS_GWS_SEMA_P" title='llvm::AMDGPU::DS_GWS_SEMA_P' data-ref="llvm::AMDGPU::DS_GWS_SEMA_P" data-ref-filename="llvm..AMDGPU..DS_GWS_SEMA_P">DS_GWS_SEMA_P</a>;</td></tr>
<tr><th id="1294">1294</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ds_gws_sema_release_all" title='llvm::Intrinsic::amdgcn_ds_gws_sema_release_all' data-ref="llvm::Intrinsic::amdgcn_ds_gws_sema_release_all" data-ref-filename="llvm..Intrinsic..amdgcn_ds_gws_sema_release_all">amdgcn_ds_gws_sema_release_all</a>:</td></tr>
<tr><th id="1295">1295</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::DS_GWS_SEMA_RELEASE_ALL" title='llvm::AMDGPU::DS_GWS_SEMA_RELEASE_ALL' data-ref="llvm::AMDGPU::DS_GWS_SEMA_RELEASE_ALL" data-ref-filename="llvm..AMDGPU..DS_GWS_SEMA_RELEASE_ALL">DS_GWS_SEMA_RELEASE_ALL</a>;</td></tr>
<tr><th id="1296">1296</th><td>  <b>default</b>:</td></tr>
<tr><th id="1297">1297</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"not a gws intrinsic"</q>);</td></tr>
<tr><th id="1298">1298</th><td>  }</td></tr>
<tr><th id="1299">1299</th><td>}</td></tr>
<tr><th id="1300">1300</th><td></td></tr>
<tr><th id="1301">1301</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector20selectDSGWSIntrinsicERNS_12MachineInstrEj" title='llvm::AMDGPUInstructionSelector::selectDSGWSIntrinsic' data-ref="_ZNK4llvm25AMDGPUInstructionSelector20selectDSGWSIntrinsicERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector20selectDSGWSIntrinsicERNS_12MachineInstrEj">selectDSGWSIntrinsic</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="670MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="670MI" data-ref-filename="670MI">MI</dfn>,</td></tr>
<tr><th id="1302">1302</th><td>                                                     <span class="namespace">Intrinsic::</span><a class="typedef" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::Intrinsic::ID" title='llvm::Intrinsic::ID' data-type='unsigned int' data-ref="llvm::Intrinsic::ID" data-ref-filename="llvm..Intrinsic..ID">ID</a> <dfn class="local col1 decl" id="671IID" title='IID' data-type='Intrinsic::ID' data-ref="671IID" data-ref-filename="671IID">IID</dfn>) <em>const</em> {</td></tr>
<tr><th id="1303">1303</th><td>  <b>if</b> (<a class="local col1 ref" href="#671IID" title='IID' data-ref="671IID" data-ref-filename="671IID">IID</a> == <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ds_gws_sema_release_all" title='llvm::Intrinsic::amdgcn_ds_gws_sema_release_all' data-ref="llvm::Intrinsic::amdgcn_ds_gws_sema_release_all" data-ref-filename="llvm..Intrinsic..amdgcn_ds_gws_sema_release_all">amdgcn_ds_gws_sema_release_all</a> &amp;&amp;</td></tr>
<tr><th id="1304">1304</th><td>      !<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::STI" title='llvm::AMDGPUInstructionSelector::STI' data-ref="llvm::AMDGPUInstructionSelector::STI" data-ref-filename="llvm..AMDGPUInstructionSelector..STI">STI</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget20hasGWSSemaReleaseAllEv" title='llvm::GCNSubtarget::hasGWSSemaReleaseAll' data-ref="_ZNK4llvm12GCNSubtarget20hasGWSSemaReleaseAllEv" data-ref-filename="_ZNK4llvm12GCNSubtarget20hasGWSSemaReleaseAllEv">hasGWSSemaReleaseAll</a>())</td></tr>
<tr><th id="1305">1305</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1306">1306</th><td></td></tr>
<tr><th id="1307">1307</th><td>  <i>// intrinsic ID, vsrc, offset</i></td></tr>
<tr><th id="1308">1308</th><td>  <em>const</em> <em>bool</em> <dfn class="local col2 decl" id="672HasVSrc" title='HasVSrc' data-type='const bool' data-ref="672HasVSrc" data-ref-filename="672HasVSrc">HasVSrc</dfn> = <a class="local col0 ref" href="#670MI" title='MI' data-ref="670MI" data-ref-filename="670MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() == <var>3</var>;</td></tr>
<tr><th id="1309">1309</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(HasVSrc || MI.getNumOperands() == <var>2</var>);</td></tr>
<tr><th id="1310">1310</th><td></td></tr>
<tr><th id="1311">1311</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="673BaseOffset" title='BaseOffset' data-type='llvm::Register' data-ref="673BaseOffset" data-ref-filename="673BaseOffset">BaseOffset</dfn> = <a class="local col0 ref" href="#670MI" title='MI' data-ref="670MI" data-ref-filename="670MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#672HasVSrc" title='HasVSrc' data-ref="672HasVSrc" data-ref-filename="672HasVSrc">HasVSrc</a> ? <var>2</var> : <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1312">1312</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col4 decl" id="674OffsetRB" title='OffsetRB' data-type='const llvm::RegisterBank *' data-ref="674OffsetRB" data-ref-filename="674OffsetRB">OffsetRB</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#673BaseOffset" title='BaseOffset' data-ref="673BaseOffset" data-ref-filename="673BaseOffset">BaseOffset</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>);</td></tr>
<tr><th id="1313">1313</th><td>  <b>if</b> (<a class="local col4 ref" href="#674OffsetRB" title='OffsetRB' data-ref="674OffsetRB" data-ref-filename="674OffsetRB">OffsetRB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() != <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>)</td></tr>
<tr><th id="1314">1314</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1315">1315</th><td></td></tr>
<tr><th id="1316">1316</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="675OffsetDef" title='OffsetDef' data-type='llvm::MachineInstr *' data-ref="675OffsetDef" data-ref-filename="675OffsetDef">OffsetDef</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getDefIgnoringCopies' data-ref="_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE">getDefIgnoringCopies</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#673BaseOffset" title='BaseOffset' data-ref="673BaseOffset" data-ref-filename="673BaseOffset">BaseOffset</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>);</td></tr>
<tr><th id="1317">1317</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(OffsetDef);</td></tr>
<tr><th id="1318">1318</th><td></td></tr>
<tr><th id="1319">1319</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="676ImmOffset" title='ImmOffset' data-type='unsigned int' data-ref="676ImmOffset" data-ref-filename="676ImmOffset">ImmOffset</dfn>;</td></tr>
<tr><th id="1320">1320</th><td></td></tr>
<tr><th id="1321">1321</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="677MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="677MBB" data-ref-filename="677MBB">MBB</dfn> = <a class="local col0 ref" href="#670MI" title='MI' data-ref="670MI" data-ref-filename="670MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1322">1322</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col8 decl" id="678DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="678DL" data-ref-filename="678DL">DL</dfn> = <a class="local col0 ref" href="#670MI" title='MI' data-ref="670MI" data-ref-filename="670MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1323">1323</th><td></td></tr>
<tr><th id="1324">1324</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="679Readfirstlane" title='Readfirstlane' data-type='llvm::MachineInstr *' data-ref="679Readfirstlane" data-ref-filename="679Readfirstlane">Readfirstlane</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1325">1325</th><td></td></tr>
<tr><th id="1326">1326</th><td>  <i>// If we legalized the VGPR input, strip out the readfirstlane to analyze the</i></td></tr>
<tr><th id="1327">1327</th><td><i>  // incoming offset, in case there's an add of a constant. We'll have to put it</i></td></tr>
<tr><th id="1328">1328</th><td><i>  // back later.</i></td></tr>
<tr><th id="1329">1329</th><td>  <b>if</b> (<a class="local col5 ref" href="#675OffsetDef" title='OffsetDef' data-ref="675OffsetDef" data-ref-filename="675OffsetDef">OffsetDef</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_READFIRSTLANE_B32" title='llvm::AMDGPU::V_READFIRSTLANE_B32' data-ref="llvm::AMDGPU::V_READFIRSTLANE_B32" data-ref-filename="llvm..AMDGPU..V_READFIRSTLANE_B32">V_READFIRSTLANE_B32</a>) {</td></tr>
<tr><th id="1330">1330</th><td>    <a class="local col9 ref" href="#679Readfirstlane" title='Readfirstlane' data-ref="679Readfirstlane" data-ref-filename="679Readfirstlane">Readfirstlane</a> = <a class="local col5 ref" href="#675OffsetDef" title='OffsetDef' data-ref="675OffsetDef" data-ref-filename="675OffsetDef">OffsetDef</a>;</td></tr>
<tr><th id="1331">1331</th><td>    <a class="local col3 ref" href="#673BaseOffset" title='BaseOffset' data-ref="673BaseOffset" data-ref-filename="673BaseOffset">BaseOffset</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col5 ref" href="#675OffsetDef" title='OffsetDef' data-ref="675OffsetDef" data-ref-filename="675OffsetDef">OffsetDef</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1332">1332</th><td>    <a class="local col5 ref" href="#675OffsetDef" title='OffsetDef' data-ref="675OffsetDef" data-ref-filename="675OffsetDef">OffsetDef</a> = <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getDefIgnoringCopies' data-ref="_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE">getDefIgnoringCopies</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#673BaseOffset" title='BaseOffset' data-ref="673BaseOffset" data-ref-filename="673BaseOffset">BaseOffset</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>);</td></tr>
<tr><th id="1333">1333</th><td>  }</td></tr>
<tr><th id="1334">1334</th><td></td></tr>
<tr><th id="1335">1335</th><td>  <b>if</b> (<a class="local col5 ref" href="#675OffsetDef" title='OffsetDef' data-ref="675OffsetDef" data-ref-filename="675OffsetDef">OffsetDef</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_CONSTANT" title='llvm::AMDGPU::G_CONSTANT' data-ref="llvm::AMDGPU::G_CONSTANT" data-ref-filename="llvm..AMDGPU..G_CONSTANT">G_CONSTANT</a>) {</td></tr>
<tr><th id="1336">1336</th><td>    <i>// If we have a constant offset, try to use the 0 in m0 as the base.</i></td></tr>
<tr><th id="1337">1337</th><td><i>    // TODO: Look into changing the default m0 initialization value. If the</i></td></tr>
<tr><th id="1338">1338</th><td><i>    // default -1 only set the low 16-bits, we could leave it as-is and add 1 to</i></td></tr>
<tr><th id="1339">1339</th><td><i>    // the immediate offset.</i></td></tr>
<tr><th id="1340">1340</th><td></td></tr>
<tr><th id="1341">1341</th><td>    <a class="local col6 ref" href="#676ImmOffset" title='ImmOffset' data-ref="676ImmOffset" data-ref-filename="676ImmOffset">ImmOffset</a> = <a class="local col5 ref" href="#675OffsetDef" title='OffsetDef' data-ref="675OffsetDef" data-ref-filename="675OffsetDef">OffsetDef</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getCImmEv" title='llvm::MachineOperand::getCImm' data-ref="_ZNK4llvm14MachineOperand7getCImmEv" data-ref-filename="_ZNK4llvm14MachineOperand7getCImmEv">getCImm</a>()-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getZExtValueEv" title='llvm::ConstantInt::getZExtValue' data-ref="_ZNK4llvm11ConstantInt12getZExtValueEv" data-ref-filename="_ZNK4llvm11ConstantInt12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="1342">1342</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col7 ref" href="#677MBB" title='MBB' data-ref="677MBB" data-ref-filename="677MBB">MBB</a></span>, &amp;<a class="local col0 ref" href="#670MI" title='MI' data-ref="670MI" data-ref-filename="670MI">MI</a>, <a class="local col8 ref" href="#678DL" title='DL' data-ref="678DL" data-ref-filename="678DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32" title='llvm::AMDGPU::S_MOV_B32' data-ref="llvm::AMDGPU::S_MOV_B32" data-ref-filename="llvm..AMDGPU..S_MOV_B32">S_MOV_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::M0" title='llvm::AMDGPU::M0' data-ref="llvm::AMDGPU::M0" data-ref-filename="llvm..AMDGPU..M0">M0</a>)</td></tr>
<tr><th id="1343">1343</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="1344">1344</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1345">1345</th><td>    <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col3 ref" href="#673BaseOffset" title='BaseOffset' data-ref="673BaseOffset" data-ref-filename="673BaseOffset">BaseOffset</a></span>, <span class='refarg'><a class="local col6 ref" href="#676ImmOffset" title='ImmOffset' data-ref="676ImmOffset" data-ref-filename="676ImmOffset">ImmOffset</a></span>) <span class='ref fn' title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E">=</span></td></tr>
<tr><th id="1346">1346</th><td>        <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGlobalISelUtils.h.html#_ZN4llvm6AMDGPU25getBaseWithConstantOffsetERNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::AMDGPU::getBaseWithConstantOffset' data-ref="_ZN4llvm6AMDGPU25getBaseWithConstantOffsetERNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZN4llvm6AMDGPU25getBaseWithConstantOffsetERNS_19MachineRegisterInfoENS_8RegisterE">getBaseWithConstantOffset</a>(<span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#673BaseOffset" title='BaseOffset' data-ref="673BaseOffset" data-ref-filename="673BaseOffset">BaseOffset</a>);</td></tr>
<tr><th id="1347">1347</th><td></td></tr>
<tr><th id="1348">1348</th><td>    <b>if</b> (<a class="local col9 ref" href="#679Readfirstlane" title='Readfirstlane' data-ref="679Readfirstlane" data-ref-filename="679Readfirstlane">Readfirstlane</a>) {</td></tr>
<tr><th id="1349">1349</th><td>      <i>// We have the constant offset now, so put the readfirstlane back on the</i></td></tr>
<tr><th id="1350">1350</th><td><i>      // variable component.</i></td></tr>
<tr><th id="1351">1351</th><td>      <b>if</b> (!<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#673BaseOffset" title='BaseOffset' data-ref="673BaseOffset" data-ref-filename="673BaseOffset">BaseOffset</a>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>))</td></tr>
<tr><th id="1352">1352</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1353">1353</th><td></td></tr>
<tr><th id="1354">1354</th><td>      <a class="local col9 ref" href="#679Readfirstlane" title='Readfirstlane' data-ref="679Readfirstlane" data-ref-filename="679Readfirstlane">Readfirstlane</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#673BaseOffset" title='BaseOffset' data-ref="673BaseOffset" data-ref-filename="673BaseOffset">BaseOffset</a>);</td></tr>
<tr><th id="1355">1355</th><td>      <a class="local col3 ref" href="#673BaseOffset" title='BaseOffset' data-ref="673BaseOffset" data-ref-filename="673BaseOffset">BaseOffset</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col9 ref" href="#679Readfirstlane" title='Readfirstlane' data-ref="679Readfirstlane" data-ref-filename="679Readfirstlane">Readfirstlane</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1356">1356</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1357">1357</th><td>      <b>if</b> (!<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#673BaseOffset" title='BaseOffset' data-ref="673BaseOffset" data-ref-filename="673BaseOffset">BaseOffset</a>,</td></tr>
<tr><th id="1358">1358</th><td>                                        <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>))</td></tr>
<tr><th id="1359">1359</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1360">1360</th><td>    }</td></tr>
<tr><th id="1361">1361</th><td></td></tr>
<tr><th id="1362">1362</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="680M0Base" title='M0Base' data-type='llvm::Register' data-ref="680M0Base" data-ref-filename="680M0Base">M0Base</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a>);</td></tr>
<tr><th id="1363">1363</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col7 ref" href="#677MBB" title='MBB' data-ref="677MBB" data-ref-filename="677MBB">MBB</a></span>, &amp;<a class="local col0 ref" href="#670MI" title='MI' data-ref="670MI" data-ref-filename="670MI">MI</a>, <a class="local col8 ref" href="#678DL" title='DL' data-ref="678DL" data-ref-filename="678DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_LSHL_B32" title='llvm::AMDGPU::S_LSHL_B32' data-ref="llvm::AMDGPU::S_LSHL_B32" data-ref-filename="llvm..AMDGPU..S_LSHL_B32">S_LSHL_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#680M0Base" title='M0Base' data-ref="680M0Base" data-ref-filename="680M0Base">M0Base</a>)</td></tr>
<tr><th id="1364">1364</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#673BaseOffset" title='BaseOffset' data-ref="673BaseOffset" data-ref-filename="673BaseOffset">BaseOffset</a>)</td></tr>
<tr><th id="1365">1365</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>16</var>);</td></tr>
<tr><th id="1366">1366</th><td></td></tr>
<tr><th id="1367">1367</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col7 ref" href="#677MBB" title='MBB' data-ref="677MBB" data-ref-filename="677MBB">MBB</a></span>, &amp;<a class="local col0 ref" href="#670MI" title='MI' data-ref="670MI" data-ref-filename="670MI">MI</a>, <a class="local col8 ref" href="#678DL" title='DL' data-ref="678DL" data-ref-filename="678DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::M0" title='llvm::AMDGPU::M0' data-ref="llvm::AMDGPU::M0" data-ref-filename="llvm..AMDGPU..M0">M0</a>)</td></tr>
<tr><th id="1368">1368</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#680M0Base" title='M0Base' data-ref="680M0Base" data-ref-filename="680M0Base">M0Base</a>);</td></tr>
<tr><th id="1369">1369</th><td>  }</td></tr>
<tr><th id="1370">1370</th><td></td></tr>
<tr><th id="1371">1371</th><td>  <i>// The resource id offset is computed as (&lt;isa opaque base&gt; + M0[21:16] +</i></td></tr>
<tr><th id="1372">1372</th><td><i>  // offset field) % 64. Some versions of the programming guide omit the m0</i></td></tr>
<tr><th id="1373">1373</th><td><i>  // part, or claim it's from offset 0.</i></td></tr>
<tr><th id="1374">1374</th><td>  <em>auto</em> <dfn class="local col1 decl" id="681MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="681MIB" data-ref-filename="681MIB">MIB</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="local col7 ref" href="#677MBB" title='MBB' data-ref="677MBB" data-ref-filename="677MBB">MBB</a></span>, &amp;<a class="local col0 ref" href="#670MI" title='MI' data-ref="670MI" data-ref-filename="670MI">MI</a>, <a class="local col8 ref" href="#678DL" title='DL' data-ref="678DL" data-ref-filename="678DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="tu ref fn" href="#_ZL17gwsIntrinToOpcodej" title='gwsIntrinToOpcode' data-use='c' data-ref="_ZL17gwsIntrinToOpcodej" data-ref-filename="_ZL17gwsIntrinToOpcodej">gwsIntrinToOpcode</a>(<a class="local col1 ref" href="#671IID" title='IID' data-ref="671IID" data-ref-filename="671IID">IID</a>)));</td></tr>
<tr><th id="1375">1375</th><td></td></tr>
<tr><th id="1376">1376</th><td>  <b>if</b> (<a class="local col2 ref" href="#672HasVSrc" title='HasVSrc' data-ref="672HasVSrc" data-ref-filename="672HasVSrc">HasVSrc</a>) {</td></tr>
<tr><th id="1377">1377</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="682VSrc" title='VSrc' data-type='llvm::Register' data-ref="682VSrc" data-ref-filename="682VSrc">VSrc</dfn> = <a class="local col0 ref" href="#670MI" title='MI' data-ref="670MI" data-ref-filename="670MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1378">1378</th><td>    <a class="local col1 ref" href="#681MIB" title='MIB' data-ref="681MIB" data-ref-filename="681MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#682VSrc" title='VSrc' data-ref="682VSrc" data-ref-filename="682VSrc">VSrc</a>);</td></tr>
<tr><th id="1379">1379</th><td>    <b>if</b> (!<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#682VSrc" title='VSrc' data-ref="682VSrc" data-ref-filename="682VSrc">VSrc</a>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>))</td></tr>
<tr><th id="1380">1380</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1381">1381</th><td>  }</td></tr>
<tr><th id="1382">1382</th><td></td></tr>
<tr><th id="1383">1383</th><td>  <a class="local col1 ref" href="#681MIB" title='MIB' data-ref="681MIB" data-ref-filename="681MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col6 ref" href="#676ImmOffset" title='ImmOffset' data-ref="676ImmOffset" data-ref-filename="676ImmOffset">ImmOffset</a>)</td></tr>
<tr><th id="1384">1384</th><td>     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" title='llvm::MachineInstrBuilder::cloneMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE">cloneMemRefs</a>(<a class="local col0 ref" href="#670MI" title='MI' data-ref="670MI" data-ref-filename="670MI">MI</a>);</td></tr>
<tr><th id="1385">1385</th><td></td></tr>
<tr><th id="1386">1386</th><td>  <a class="local col0 ref" href="#670MI" title='MI' data-ref="670MI" data-ref-filename="670MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1387">1387</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1388">1388</th><td>}</td></tr>
<tr><th id="1389">1389</th><td></td></tr>
<tr><th id="1390">1390</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector21selectDSAppendConsumeERNS_12MachineInstrEb" title='llvm::AMDGPUInstructionSelector::selectDSAppendConsume' data-ref="_ZNK4llvm25AMDGPUInstructionSelector21selectDSAppendConsumeERNS_12MachineInstrEb" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector21selectDSAppendConsumeERNS_12MachineInstrEb">selectDSAppendConsume</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="683MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="683MI" data-ref-filename="683MI">MI</dfn>,</td></tr>
<tr><th id="1391">1391</th><td>                                                      <em>bool</em> <dfn class="local col4 decl" id="684IsAppend" title='IsAppend' data-type='bool' data-ref="684IsAppend" data-ref-filename="684IsAppend">IsAppend</dfn>) <em>const</em> {</td></tr>
<tr><th id="1392">1392</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="685PtrBase" title='PtrBase' data-type='llvm::Register' data-ref="685PtrBase" data-ref-filename="685PtrBase">PtrBase</dfn> = <a class="local col3 ref" href="#683MI" title='MI' data-ref="683MI" data-ref-filename="683MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1393">1393</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col6 decl" id="686PtrTy" title='PtrTy' data-type='llvm::LLT' data-ref="686PtrTy" data-ref-filename="686PtrTy">PtrTy</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#685PtrBase" title='PtrBase' data-ref="685PtrBase" data-ref-filename="685PtrBase">PtrBase</a>);</td></tr>
<tr><th id="1394">1394</th><td>  <em>bool</em> <dfn class="local col7 decl" id="687IsGDS" title='IsGDS' data-type='bool' data-ref="687IsGDS" data-ref-filename="687IsGDS">IsGDS</dfn> = <a class="local col6 ref" href="#686PtrTy" title='PtrTy' data-ref="686PtrTy" data-ref-filename="686PtrTy">PtrTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT15getAddressSpaceEv" title='llvm::LLT::getAddressSpace' data-ref="_ZNK4llvm3LLT15getAddressSpaceEv" data-ref-filename="_ZNK4llvm3LLT15getAddressSpaceEv">getAddressSpace</a>() == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::REGION_ADDRESS" title='llvm::AMDGPUAS::REGION_ADDRESS' data-ref="llvm::AMDGPUAS::REGION_ADDRESS" data-ref-filename="llvm..AMDGPUAS..REGION_ADDRESS">REGION_ADDRESS</a>;</td></tr>
<tr><th id="1395">1395</th><td></td></tr>
<tr><th id="1396">1396</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="688Offset" title='Offset' data-type='unsigned int' data-ref="688Offset" data-ref-filename="688Offset">Offset</dfn>;</td></tr>
<tr><th id="1397">1397</th><td>  <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col5 ref" href="#685PtrBase" title='PtrBase' data-ref="685PtrBase" data-ref-filename="685PtrBase">PtrBase</a></span>, <span class='refarg'><a class="local col8 ref" href="#688Offset" title='Offset' data-ref="688Offset" data-ref-filename="688Offset">Offset</a></span>) <span class='ref fn' title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E">=</span> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector24selectDS1Addr1OffsetImplERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectDS1Addr1OffsetImpl' data-ref="_ZNK4llvm25AMDGPUInstructionSelector24selectDS1Addr1OffsetImplERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector24selectDS1Addr1OffsetImplERNS_14MachineOperandE">selectDS1Addr1OffsetImpl</a>(<span class='refarg'><a class="local col3 ref" href="#683MI" title='MI' data-ref="683MI" data-ref-filename="683MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>)</span>);</td></tr>
<tr><th id="1398">1398</th><td></td></tr>
<tr><th id="1399">1399</th><td>  <i>// TODO: Should this try to look through readfirstlane like GWS?</i></td></tr>
<tr><th id="1400">1400</th><td>  <b>if</b> (!<a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector15isDSOffsetLegalENS_8RegisterEl" title='llvm::AMDGPUInstructionSelector::isDSOffsetLegal' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15isDSOffsetLegalENS_8RegisterEl" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15isDSOffsetLegalENS_8RegisterEl">isDSOffsetLegal</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#685PtrBase" title='PtrBase' data-ref="685PtrBase" data-ref-filename="685PtrBase">PtrBase</a>, <a class="local col8 ref" href="#688Offset" title='Offset' data-ref="688Offset" data-ref-filename="688Offset">Offset</a>)) {</td></tr>
<tr><th id="1401">1401</th><td>    <a class="local col5 ref" href="#685PtrBase" title='PtrBase' data-ref="685PtrBase" data-ref-filename="685PtrBase">PtrBase</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col3 ref" href="#683MI" title='MI' data-ref="683MI" data-ref-filename="683MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1402">1402</th><td>    <a class="local col8 ref" href="#688Offset" title='Offset' data-ref="688Offset" data-ref-filename="688Offset">Offset</a> = <var>0</var>;</td></tr>
<tr><th id="1403">1403</th><td>  }</td></tr>
<tr><th id="1404">1404</th><td></td></tr>
<tr><th id="1405">1405</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="689MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="689MBB" data-ref-filename="689MBB">MBB</dfn> = <a class="local col3 ref" href="#683MI" title='MI' data-ref="683MI" data-ref-filename="683MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1406">1406</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col0 decl" id="690DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="690DL" data-ref-filename="690DL">DL</dfn> = <a class="local col3 ref" href="#683MI" title='MI' data-ref="683MI" data-ref-filename="683MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1407">1407</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="691Opc" title='Opc' data-type='const unsigned int' data-ref="691Opc" data-ref-filename="691Opc">Opc</dfn> = <a class="local col4 ref" href="#684IsAppend" title='IsAppend' data-ref="684IsAppend" data-ref-filename="684IsAppend">IsAppend</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::DS_APPEND" title='llvm::AMDGPU::DS_APPEND' data-ref="llvm::AMDGPU::DS_APPEND" data-ref-filename="llvm..AMDGPU..DS_APPEND">DS_APPEND</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::DS_CONSUME" title='llvm::AMDGPU::DS_CONSUME' data-ref="llvm::AMDGPU::DS_CONSUME" data-ref-filename="llvm..AMDGPU..DS_CONSUME">DS_CONSUME</a>;</td></tr>
<tr><th id="1408">1408</th><td></td></tr>
<tr><th id="1409">1409</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col9 ref" href="#689MBB" title='MBB' data-ref="689MBB" data-ref-filename="689MBB">MBB</a></span>, &amp;<a class="local col3 ref" href="#683MI" title='MI' data-ref="683MI" data-ref-filename="683MI">MI</a>, <a class="local col0 ref" href="#690DL" title='DL' data-ref="690DL" data-ref-filename="690DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::M0" title='llvm::AMDGPU::M0' data-ref="llvm::AMDGPU::M0" data-ref-filename="llvm..AMDGPU..M0">M0</a>)</td></tr>
<tr><th id="1410">1410</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#685PtrBase" title='PtrBase' data-ref="685PtrBase" data-ref-filename="685PtrBase">PtrBase</a>);</td></tr>
<tr><th id="1411">1411</th><td>  <b>if</b> (!<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#685PtrBase" title='PtrBase' data-ref="685PtrBase" data-ref-filename="685PtrBase">PtrBase</a>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>))</td></tr>
<tr><th id="1412">1412</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1413">1413</th><td></td></tr>
<tr><th id="1414">1414</th><td>  <em>auto</em> <dfn class="local col2 decl" id="692MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="692MIB" data-ref-filename="692MIB">MIB</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col9 ref" href="#689MBB" title='MBB' data-ref="689MBB" data-ref-filename="689MBB">MBB</a></span>, &amp;<a class="local col3 ref" href="#683MI" title='MI' data-ref="683MI" data-ref-filename="683MI">MI</a>, <a class="local col0 ref" href="#690DL" title='DL' data-ref="690DL" data-ref-filename="690DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#691Opc" title='Opc' data-ref="691Opc" data-ref-filename="691Opc">Opc</a>), <a class="local col3 ref" href="#683MI" title='MI' data-ref="683MI" data-ref-filename="683MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="1415">1415</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col8 ref" href="#688Offset" title='Offset' data-ref="688Offset" data-ref-filename="688Offset">Offset</a>)</td></tr>
<tr><th id="1416">1416</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#687IsGDS" title='IsGDS' data-ref="687IsGDS" data-ref-filename="687IsGDS">IsGDS</a> ? -<var>1</var> : <var>0</var>)</td></tr>
<tr><th id="1417">1417</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" title='llvm::MachineInstrBuilder::cloneMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE">cloneMemRefs</a>(<a class="local col3 ref" href="#683MI" title='MI' data-ref="683MI" data-ref-filename="683MI">MI</a>);</td></tr>
<tr><th id="1418">1418</th><td>  <a class="local col3 ref" href="#683MI" title='MI' data-ref="683MI" data-ref-filename="683MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1419">1419</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col2 ref" href="#692MIB" title='MIB' data-ref="692MIB" data-ref-filename="692MIB">MIB</a></span>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="1420">1420</th><td>}</td></tr>
<tr><th id="1421">1421</th><td></td></tr>
<tr><th id="1422">1422</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector14selectSBarrierERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectSBarrier' data-ref="_ZNK4llvm25AMDGPUInstructionSelector14selectSBarrierERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector14selectSBarrierERNS_12MachineInstrE">selectSBarrier</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="693MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="693MI" data-ref-filename="693MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1423">1423</th><td>  <b>if</b> (<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TM" title='llvm::AMDGPUInstructionSelector::TM' data-ref="llvm::AMDGPUInstructionSelector::TM" data-ref-filename="llvm..AMDGPUInstructionSelector..TM">TM</a>.<a class="ref fn" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine11getOptLevelEv" title='llvm::TargetMachine::getOptLevel' data-ref="_ZNK4llvm13TargetMachine11getOptLevelEv" data-ref-filename="_ZNK4llvm13TargetMachine11getOptLevelEv">getOptLevel</a>() &gt; <span class="namespace">CodeGenOpt::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::None" title='llvm::CodeGenOpt::None' data-ref="llvm::CodeGenOpt::None" data-ref-filename="llvm..CodeGenOpt..None">None</a>) {</td></tr>
<tr><th id="1424">1424</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="694WGSize" title='WGSize' data-type='unsigned int' data-ref="694WGSize" data-ref-filename="694WGSize">WGSize</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::STI" title='llvm::AMDGPUInstructionSelector::STI' data-ref="llvm::AMDGPUInstructionSelector::STI" data-ref-filename="llvm..AMDGPUInstructionSelector..STI">STI</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget21getFlatWorkGroupSizesERKNS_8FunctionE" title='llvm::AMDGPUSubtarget::getFlatWorkGroupSizes' data-ref="_ZNK4llvm15AMDGPUSubtarget21getFlatWorkGroupSizesERKNS_8FunctionE" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget21getFlatWorkGroupSizesERKNS_8FunctionE">getFlatWorkGroupSizes</a>(<a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::MF" title='llvm::InstructionSelector::MF' data-ref="llvm::InstructionSelector::MF" data-ref-filename="llvm..InstructionSelector..MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>()).<span class='ref field' title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>;</td></tr>
<tr><th id="1425">1425</th><td>    <b>if</b> (<a class="local col4 ref" href="#694WGSize" title='WGSize' data-ref="694WGSize" data-ref-filename="694WGSize">WGSize</a> &lt;= <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::STI" title='llvm::AMDGPUInstructionSelector::STI' data-ref="llvm::AMDGPUInstructionSelector::STI" data-ref-filename="llvm..AMDGPUInstructionSelector..STI">STI</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget16getWavefrontSizeEv" title='llvm::AMDGPUSubtarget::getWavefrontSize' data-ref="_ZNK4llvm15AMDGPUSubtarget16getWavefrontSizeEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget16getWavefrontSizeEv">getWavefrontSize</a>()) {</td></tr>
<tr><th id="1426">1426</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="695MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="695MBB" data-ref-filename="695MBB">MBB</dfn> = <a class="local col3 ref" href="#693MI" title='MI' data-ref="693MI" data-ref-filename="693MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1427">1427</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col6 decl" id="696DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="696DL" data-ref-filename="696DL">DL</dfn> = <a class="local col3 ref" href="#693MI" title='MI' data-ref="693MI" data-ref-filename="693MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1428">1428</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="local col5 ref" href="#695MBB" title='MBB' data-ref="695MBB" data-ref-filename="695MBB">MBB</a></span>, &amp;<a class="local col3 ref" href="#693MI" title='MI' data-ref="693MI" data-ref-filename="693MI">MI</a>, <a class="local col6 ref" href="#696DL" title='DL' data-ref="696DL" data-ref-filename="696DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::WAVE_BARRIER" title='llvm::AMDGPU::WAVE_BARRIER' data-ref="llvm::AMDGPU::WAVE_BARRIER" data-ref-filename="llvm..AMDGPU..WAVE_BARRIER">WAVE_BARRIER</a>));</td></tr>
<tr><th id="1429">1429</th><td>      <a class="local col3 ref" href="#693MI" title='MI' data-ref="693MI" data-ref-filename="693MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1430">1430</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1431">1431</th><td>    }</td></tr>
<tr><th id="1432">1432</th><td>  }</td></tr>
<tr><th id="1433">1433</th><td>  <b>return</b> <a class="member fn" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc.html#_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE" title='llvm::AMDGPUInstructionSelector::selectImpl' data-ref="_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE">selectImpl</a>(<span class='refarg'><a class="local col3 ref" href="#693MI" title='MI' data-ref="693MI" data-ref-filename="693MI">MI</a></span>, <span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::CoverageInfo" title='llvm::InstructionSelector::CoverageInfo' data-ref="llvm::InstructionSelector::CoverageInfo" data-ref-filename="llvm..InstructionSelector..CoverageInfo">CoverageInfo</a></span>);</td></tr>
<tr><th id="1434">1434</th><td>}</td></tr>
<tr><th id="1435">1435</th><td></td></tr>
<tr><th id="1436">1436</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL12parseTexFailmRbS_S_" title='parseTexFail' data-type='bool parseTexFail(uint64_t TexFailCtrl, bool &amp; TFE, bool &amp; LWE, bool &amp; IsTexFail)' data-ref="_ZL12parseTexFailmRbS_S_" data-ref-filename="_ZL12parseTexFailmRbS_S_">parseTexFail</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="697TexFailCtrl" title='TexFailCtrl' data-type='uint64_t' data-ref="697TexFailCtrl" data-ref-filename="697TexFailCtrl">TexFailCtrl</dfn>, <em>bool</em> &amp;<dfn class="local col8 decl" id="698TFE" title='TFE' data-type='bool &amp;' data-ref="698TFE" data-ref-filename="698TFE">TFE</dfn>, <em>bool</em> &amp;<dfn class="local col9 decl" id="699LWE" title='LWE' data-type='bool &amp;' data-ref="699LWE" data-ref-filename="699LWE">LWE</dfn>,</td></tr>
<tr><th id="1437">1437</th><td>                         <em>bool</em> &amp;<dfn class="local col0 decl" id="700IsTexFail" title='IsTexFail' data-type='bool &amp;' data-ref="700IsTexFail" data-ref-filename="700IsTexFail">IsTexFail</dfn>) {</td></tr>
<tr><th id="1438">1438</th><td>  <b>if</b> (<a class="local col7 ref" href="#697TexFailCtrl" title='TexFailCtrl' data-ref="697TexFailCtrl" data-ref-filename="697TexFailCtrl">TexFailCtrl</a>)</td></tr>
<tr><th id="1439">1439</th><td>    <a class="local col0 ref" href="#700IsTexFail" title='IsTexFail' data-ref="700IsTexFail" data-ref-filename="700IsTexFail">IsTexFail</a> = <b>true</b>;</td></tr>
<tr><th id="1440">1440</th><td></td></tr>
<tr><th id="1441">1441</th><td>  <a class="local col8 ref" href="#698TFE" title='TFE' data-ref="698TFE" data-ref-filename="698TFE">TFE</a> = (<a class="local col7 ref" href="#697TexFailCtrl" title='TexFailCtrl' data-ref="697TexFailCtrl" data-ref-filename="697TexFailCtrl">TexFailCtrl</a> &amp; <var>0x1</var>) ? <var>1</var> : <var>0</var>;</td></tr>
<tr><th id="1442">1442</th><td>  <a class="local col7 ref" href="#697TexFailCtrl" title='TexFailCtrl' data-ref="697TexFailCtrl" data-ref-filename="697TexFailCtrl">TexFailCtrl</a> &amp;= ~(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>)<var>0x1</var>;</td></tr>
<tr><th id="1443">1443</th><td>  <a class="local col9 ref" href="#699LWE" title='LWE' data-ref="699LWE" data-ref-filename="699LWE">LWE</a> = (<a class="local col7 ref" href="#697TexFailCtrl" title='TexFailCtrl' data-ref="697TexFailCtrl" data-ref-filename="697TexFailCtrl">TexFailCtrl</a> &amp; <var>0x2</var>) ? <var>1</var> : <var>0</var>;</td></tr>
<tr><th id="1444">1444</th><td>  <a class="local col7 ref" href="#697TexFailCtrl" title='TexFailCtrl' data-ref="697TexFailCtrl" data-ref-filename="697TexFailCtrl">TexFailCtrl</a> &amp;= ~(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>)<var>0x2</var>;</td></tr>
<tr><th id="1445">1445</th><td></td></tr>
<tr><th id="1446">1446</th><td>  <b>return</b> <a class="local col7 ref" href="#697TexFailCtrl" title='TexFailCtrl' data-ref="697TexFailCtrl" data-ref-filename="697TexFailCtrl">TexFailCtrl</a> == <var>0</var>;</td></tr>
<tr><th id="1447">1447</th><td>}</td></tr>
<tr><th id="1448">1448</th><td></td></tr>
<tr><th id="1449">1449</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL16parseCachePolicymPbS_S_" title='parseCachePolicy' data-type='bool parseCachePolicy(uint64_t Value, bool * GLC, bool * SLC, bool * DLC)' data-ref="_ZL16parseCachePolicymPbS_S_" data-ref-filename="_ZL16parseCachePolicymPbS_S_">parseCachePolicy</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="701Value" title='Value' data-type='uint64_t' data-ref="701Value" data-ref-filename="701Value">Value</dfn>,</td></tr>
<tr><th id="1450">1450</th><td>                             <em>bool</em> *<dfn class="local col2 decl" id="702GLC" title='GLC' data-type='bool *' data-ref="702GLC" data-ref-filename="702GLC">GLC</dfn>, <em>bool</em> *<dfn class="local col3 decl" id="703SLC" title='SLC' data-type='bool *' data-ref="703SLC" data-ref-filename="703SLC">SLC</dfn>, <em>bool</em> *<dfn class="local col4 decl" id="704DLC" title='DLC' data-type='bool *' data-ref="704DLC" data-ref-filename="704DLC">DLC</dfn>) {</td></tr>
<tr><th id="1451">1451</th><td>  <b>if</b> (<a class="local col2 ref" href="#702GLC" title='GLC' data-ref="702GLC" data-ref-filename="702GLC">GLC</a>) {</td></tr>
<tr><th id="1452">1452</th><td>    *<a class="local col2 ref" href="#702GLC" title='GLC' data-ref="702GLC" data-ref-filename="702GLC">GLC</a> = (<a class="local col1 ref" href="#701Value" title='Value' data-ref="701Value" data-ref-filename="701Value">Value</a> &amp; <var>0x1</var>) ? <var>1</var> : <var>0</var>;</td></tr>
<tr><th id="1453">1453</th><td>    <a class="local col1 ref" href="#701Value" title='Value' data-ref="701Value" data-ref-filename="701Value">Value</a> &amp;= ~(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>)<var>0x1</var>;</td></tr>
<tr><th id="1454">1454</th><td>  }</td></tr>
<tr><th id="1455">1455</th><td>  <b>if</b> (<a class="local col3 ref" href="#703SLC" title='SLC' data-ref="703SLC" data-ref-filename="703SLC">SLC</a>) {</td></tr>
<tr><th id="1456">1456</th><td>    *<a class="local col3 ref" href="#703SLC" title='SLC' data-ref="703SLC" data-ref-filename="703SLC">SLC</a> = (<a class="local col1 ref" href="#701Value" title='Value' data-ref="701Value" data-ref-filename="701Value">Value</a> &amp; <var>0x2</var>) ? <var>1</var> : <var>0</var>;</td></tr>
<tr><th id="1457">1457</th><td>    <a class="local col1 ref" href="#701Value" title='Value' data-ref="701Value" data-ref-filename="701Value">Value</a> &amp;= ~(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>)<var>0x2</var>;</td></tr>
<tr><th id="1458">1458</th><td>  }</td></tr>
<tr><th id="1459">1459</th><td>  <b>if</b> (<a class="local col4 ref" href="#704DLC" title='DLC' data-ref="704DLC" data-ref-filename="704DLC">DLC</a>) {</td></tr>
<tr><th id="1460">1460</th><td>    *<a class="local col4 ref" href="#704DLC" title='DLC' data-ref="704DLC" data-ref-filename="704DLC">DLC</a> = (<a class="local col1 ref" href="#701Value" title='Value' data-ref="701Value" data-ref-filename="701Value">Value</a> &amp; <var>0x4</var>) ? <var>1</var> : <var>0</var>;</td></tr>
<tr><th id="1461">1461</th><td>    <a class="local col1 ref" href="#701Value" title='Value' data-ref="701Value" data-ref-filename="701Value">Value</a> &amp;= ~(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>)<var>0x4</var>;</td></tr>
<tr><th id="1462">1462</th><td>  }</td></tr>
<tr><th id="1463">1463</th><td></td></tr>
<tr><th id="1464">1464</th><td>  <b>return</b> <a class="local col1 ref" href="#701Value" title='Value' data-ref="701Value" data-ref-filename="701Value">Value</a> == <var>0</var>;</td></tr>
<tr><th id="1465">1465</th><td>}</td></tr>
<tr><th id="1466">1466</th><td></td></tr>
<tr><th id="1467">1467</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector20selectImageIntrinsicERNS_12MachineInstrEPKNS_6AMDGPU21ImageDimIntrinsicInfoE" title='llvm::AMDGPUInstructionSelector::selectImageIntrinsic' data-ref="_ZNK4llvm25AMDGPUInstructionSelector20selectImageIntrinsicERNS_12MachineInstrEPKNS_6AMDGPU21ImageDimIntrinsicInfoE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector20selectImageIntrinsicERNS_12MachineInstrEPKNS_6AMDGPU21ImageDimIntrinsicInfoE">selectImageIntrinsic</dfn>(</td></tr>
<tr><th id="1468">1468</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="705MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="705MI" data-ref-filename="705MI">MI</dfn>, <em>const</em> <span class="namespace">AMDGPU::</span><a class="type" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo" title='llvm::AMDGPU::ImageDimIntrinsicInfo' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo">ImageDimIntrinsicInfo</a> *<dfn class="local col6 decl" id="706Intr" title='Intr' data-type='const AMDGPU::ImageDimIntrinsicInfo *' data-ref="706Intr" data-ref-filename="706Intr">Intr</dfn>) <em>const</em> {</td></tr>
<tr><th id="1469">1469</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="707MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="707MBB" data-ref-filename="707MBB">MBB</dfn> = <a class="local col5 ref" href="#705MI" title='MI' data-ref="705MI" data-ref-filename="705MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1470">1470</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col8 decl" id="708DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="708DL" data-ref-filename="708DL">DL</dfn> = <a class="local col5 ref" href="#705MI" title='MI' data-ref="705MI" data-ref-filename="705MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1471">1471</th><td></td></tr>
<tr><th id="1472">1472</th><td>  <em>const</em> <span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo" title='llvm::AMDGPU::MIMGBaseOpcodeInfo' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo" data-ref-filename="llvm..AMDGPU..MIMGBaseOpcodeInfo">MIMGBaseOpcodeInfo</a> *<dfn class="local col9 decl" id="709BaseOpcode" title='BaseOpcode' data-type='const AMDGPU::MIMGBaseOpcodeInfo *' data-ref="709BaseOpcode" data-ref-filename="709BaseOpcode">BaseOpcode</dfn> =</td></tr>
<tr><th id="1473">1473</th><td>    <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU21getMIMGBaseOpcodeInfoEj" title='llvm::AMDGPU::getMIMGBaseOpcodeInfo' data-ref="_ZN4llvm6AMDGPU21getMIMGBaseOpcodeInfoEj" data-ref-filename="_ZN4llvm6AMDGPU21getMIMGBaseOpcodeInfoEj">getMIMGBaseOpcodeInfo</a>(<a class="local col6 ref" href="#706Intr" title='Intr' data-ref="706Intr" data-ref-filename="706Intr">Intr</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::BaseOpcode" title='llvm::AMDGPU::ImageDimIntrinsicInfo::BaseOpcode' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::BaseOpcode" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo..BaseOpcode">BaseOpcode</a>);</td></tr>
<tr><th id="1474">1474</th><td></td></tr>
<tr><th id="1475">1475</th><td>  <em>const</em> <span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGDimInfo" title='llvm::AMDGPU::MIMGDimInfo' data-ref="llvm::AMDGPU::MIMGDimInfo" data-ref-filename="llvm..AMDGPU..MIMGDimInfo">MIMGDimInfo</a> *<dfn class="local col0 decl" id="710DimInfo" title='DimInfo' data-type='const AMDGPU::MIMGDimInfo *' data-ref="710DimInfo" data-ref-filename="710DimInfo">DimInfo</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU14getMIMGDimInfoEj" title='llvm::AMDGPU::getMIMGDimInfo' data-ref="_ZN4llvm6AMDGPU14getMIMGDimInfoEj" data-ref-filename="_ZN4llvm6AMDGPU14getMIMGDimInfoEj">getMIMGDimInfo</a>(<a class="local col6 ref" href="#706Intr" title='Intr' data-ref="706Intr" data-ref-filename="706Intr">Intr</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::Dim" title='llvm::AMDGPU::ImageDimIntrinsicInfo::Dim' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::Dim" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo..Dim">Dim</a>);</td></tr>
<tr><th id="1476">1476</th><td>  <em>const</em> <span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGLZMappingInfo" title='llvm::AMDGPU::MIMGLZMappingInfo' data-ref="llvm::AMDGPU::MIMGLZMappingInfo" data-ref-filename="llvm..AMDGPU..MIMGLZMappingInfo">MIMGLZMappingInfo</a> *<dfn class="local col1 decl" id="711LZMappingInfo" title='LZMappingInfo' data-type='const AMDGPU::MIMGLZMappingInfo *' data-ref="711LZMappingInfo" data-ref-filename="711LZMappingInfo">LZMappingInfo</dfn> =</td></tr>
<tr><th id="1477">1477</th><td>      <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU20getMIMGLZMappingInfoEj" title='llvm::AMDGPU::getMIMGLZMappingInfo' data-ref="_ZN4llvm6AMDGPU20getMIMGLZMappingInfoEj" data-ref-filename="_ZN4llvm6AMDGPU20getMIMGLZMappingInfoEj">getMIMGLZMappingInfo</a>(<a class="local col6 ref" href="#706Intr" title='Intr' data-ref="706Intr" data-ref-filename="706Intr">Intr</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::BaseOpcode" title='llvm::AMDGPU::ImageDimIntrinsicInfo::BaseOpcode' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::BaseOpcode" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo..BaseOpcode">BaseOpcode</a>);</td></tr>
<tr><th id="1478">1478</th><td>  <em>const</em> <span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGMIPMappingInfo" title='llvm::AMDGPU::MIMGMIPMappingInfo' data-ref="llvm::AMDGPU::MIMGMIPMappingInfo" data-ref-filename="llvm..AMDGPU..MIMGMIPMappingInfo">MIMGMIPMappingInfo</a> *<dfn class="local col2 decl" id="712MIPMappingInfo" title='MIPMappingInfo' data-type='const AMDGPU::MIMGMIPMappingInfo *' data-ref="712MIPMappingInfo" data-ref-filename="712MIPMappingInfo">MIPMappingInfo</dfn> =</td></tr>
<tr><th id="1479">1479</th><td>      <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU21getMIMGMIPMappingInfoEj" title='llvm::AMDGPU::getMIMGMIPMappingInfo' data-ref="_ZN4llvm6AMDGPU21getMIMGMIPMappingInfoEj" data-ref-filename="_ZN4llvm6AMDGPU21getMIMGMIPMappingInfoEj">getMIMGMIPMappingInfo</a>(<a class="local col6 ref" href="#706Intr" title='Intr' data-ref="706Intr" data-ref-filename="706Intr">Intr</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::BaseOpcode" title='llvm::AMDGPU::ImageDimIntrinsicInfo::BaseOpcode' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::BaseOpcode" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo..BaseOpcode">BaseOpcode</a>);</td></tr>
<tr><th id="1480">1480</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="713IntrOpcode" title='IntrOpcode' data-type='unsigned int' data-ref="713IntrOpcode" data-ref-filename="713IntrOpcode">IntrOpcode</dfn> = <a class="local col6 ref" href="#706Intr" title='Intr' data-ref="706Intr" data-ref-filename="706Intr">Intr</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::BaseOpcode" title='llvm::AMDGPU::ImageDimIntrinsicInfo::BaseOpcode' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::BaseOpcode" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo..BaseOpcode">BaseOpcode</a>;</td></tr>
<tr><th id="1481">1481</th><td>  <em>const</em> <em>bool</em> <dfn class="local col4 decl" id="714IsGFX10Plus" title='IsGFX10Plus' data-type='const bool' data-ref="714IsGFX10Plus" data-ref-filename="714IsGFX10Plus">IsGFX10Plus</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU11isGFX10PlusERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isGFX10Plus' data-ref="_ZN4llvm6AMDGPU11isGFX10PlusERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU11isGFX10PlusERKNS_15MCSubtargetInfoE">isGFX10Plus</a>(<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::STI" title='llvm::AMDGPUInstructionSelector::STI' data-ref="llvm::AMDGPUInstructionSelector::STI" data-ref-filename="llvm..AMDGPUInstructionSelector..STI">STI</a>);</td></tr>
<tr><th id="1482">1482</th><td></td></tr>
<tr><th id="1483">1483</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col5 decl" id="715ArgOffset" title='ArgOffset' data-type='const unsigned int' data-ref="715ArgOffset" data-ref-filename="715ArgOffset">ArgOffset</dfn> = <a class="local col5 ref" href="#705MI" title='MI' data-ref="705MI" data-ref-filename="705MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr18getNumExplicitDefsEv" title='llvm::MachineInstr::getNumExplicitDefs' data-ref="_ZNK4llvm12MachineInstr18getNumExplicitDefsEv" data-ref-filename="_ZNK4llvm12MachineInstr18getNumExplicitDefsEv">getNumExplicitDefs</a>() + <var>1</var>;</td></tr>
<tr><th id="1484">1484</th><td></td></tr>
<tr><th id="1485">1485</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col6 decl" id="716VDataIn" title='VDataIn' data-type='llvm::Register' data-ref="716VDataIn" data-ref-filename="716VDataIn">VDataIn</dfn>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col7 decl" id="717VDataOut" title='VDataOut' data-type='llvm::Register' data-ref="717VDataOut" data-ref-filename="717VDataOut">VDataOut</dfn>;</td></tr>
<tr><th id="1486">1486</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLTC1Ev" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1Ev" data-ref-filename="_ZN4llvm3LLTC1Ev"></a><dfn class="local col8 decl" id="718VDataTy" title='VDataTy' data-type='llvm::LLT' data-ref="718VDataTy" data-ref-filename="718VDataTy">VDataTy</dfn>;</td></tr>
<tr><th id="1487">1487</th><td>  <em>int</em> <dfn class="local col9 decl" id="719NumVDataDwords" title='NumVDataDwords' data-type='int' data-ref="719NumVDataDwords" data-ref-filename="719NumVDataDwords">NumVDataDwords</dfn> = -<var>1</var>;</td></tr>
<tr><th id="1488">1488</th><td>  <em>bool</em> <dfn class="local col0 decl" id="720IsD16" title='IsD16' data-type='bool' data-ref="720IsD16" data-ref-filename="720IsD16">IsD16</dfn> = <b>false</b>;</td></tr>
<tr><th id="1489">1489</th><td></td></tr>
<tr><th id="1490">1490</th><td>  <em>bool</em> <dfn class="local col1 decl" id="721Unorm" title='Unorm' data-type='bool' data-ref="721Unorm" data-ref-filename="721Unorm">Unorm</dfn>;</td></tr>
<tr><th id="1491">1491</th><td>  <b>if</b> (!<a class="local col9 ref" href="#709BaseOpcode" title='BaseOpcode' data-ref="709BaseOpcode" data-ref-filename="709BaseOpcode">BaseOpcode</a>-&gt;<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo::Sampler" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::Sampler' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::Sampler" data-ref-filename="llvm..AMDGPU..MIMGBaseOpcodeInfo..Sampler">Sampler</a>)</td></tr>
<tr><th id="1492">1492</th><td>    <a class="local col1 ref" href="#721Unorm" title='Unorm' data-ref="721Unorm" data-ref-filename="721Unorm">Unorm</a> = <b>true</b>;</td></tr>
<tr><th id="1493">1493</th><td>  <b>else</b></td></tr>
<tr><th id="1494">1494</th><td>    <a class="local col1 ref" href="#721Unorm" title='Unorm' data-ref="721Unorm" data-ref-filename="721Unorm">Unorm</a> = <a class="local col5 ref" href="#705MI" title='MI' data-ref="705MI" data-ref-filename="705MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#715ArgOffset" title='ArgOffset' data-ref="715ArgOffset" data-ref-filename="715ArgOffset">ArgOffset</a> + <a class="local col6 ref" href="#706Intr" title='Intr' data-ref="706Intr" data-ref-filename="706Intr">Intr</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::UnormIndex" title='llvm::AMDGPU::ImageDimIntrinsicInfo::UnormIndex' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::UnormIndex" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo..UnormIndex">UnormIndex</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <var>0</var>;</td></tr>
<tr><th id="1495">1495</th><td></td></tr>
<tr><th id="1496">1496</th><td>  <em>bool</em> <dfn class="local col2 decl" id="722TFE" title='TFE' data-type='bool' data-ref="722TFE" data-ref-filename="722TFE">TFE</dfn>;</td></tr>
<tr><th id="1497">1497</th><td>  <em>bool</em> <dfn class="local col3 decl" id="723LWE" title='LWE' data-type='bool' data-ref="723LWE" data-ref-filename="723LWE">LWE</dfn>;</td></tr>
<tr><th id="1498">1498</th><td>  <em>bool</em> <dfn class="local col4 decl" id="724IsTexFail" title='IsTexFail' data-type='bool' data-ref="724IsTexFail" data-ref-filename="724IsTexFail">IsTexFail</dfn> = <b>false</b>;</td></tr>
<tr><th id="1499">1499</th><td>  <b>if</b> (!<a class="tu ref fn" href="#_ZL12parseTexFailmRbS_S_" title='parseTexFail' data-use='c' data-ref="_ZL12parseTexFailmRbS_S_" data-ref-filename="_ZL12parseTexFailmRbS_S_">parseTexFail</a>(<a class="local col5 ref" href="#705MI" title='MI' data-ref="705MI" data-ref-filename="705MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#715ArgOffset" title='ArgOffset' data-ref="715ArgOffset" data-ref-filename="715ArgOffset">ArgOffset</a> + <a class="local col6 ref" href="#706Intr" title='Intr' data-ref="706Intr" data-ref-filename="706Intr">Intr</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::TexFailCtrlIndex" title='llvm::AMDGPU::ImageDimIntrinsicInfo::TexFailCtrlIndex' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::TexFailCtrlIndex" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo..TexFailCtrlIndex">TexFailCtrlIndex</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>(),</td></tr>
<tr><th id="1500">1500</th><td>                    <span class='refarg'><a class="local col2 ref" href="#722TFE" title='TFE' data-ref="722TFE" data-ref-filename="722TFE">TFE</a></span>, <span class='refarg'><a class="local col3 ref" href="#723LWE" title='LWE' data-ref="723LWE" data-ref-filename="723LWE">LWE</a></span>, <span class='refarg'><a class="local col4 ref" href="#724IsTexFail" title='IsTexFail' data-ref="724IsTexFail" data-ref-filename="724IsTexFail">IsTexFail</a></span>))</td></tr>
<tr><th id="1501">1501</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1502">1502</th><td></td></tr>
<tr><th id="1503">1503</th><td>  <em>const</em> <em>int</em> <dfn class="local col5 decl" id="725Flags" title='Flags' data-type='const int' data-ref="725Flags" data-ref-filename="725Flags">Flags</dfn> = <a class="local col5 ref" href="#705MI" title='MI' data-ref="705MI" data-ref-filename="705MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#715ArgOffset" title='ArgOffset' data-ref="715ArgOffset" data-ref-filename="715ArgOffset">ArgOffset</a> + <a class="local col6 ref" href="#706Intr" title='Intr' data-ref="706Intr" data-ref-filename="706Intr">Intr</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::NumArgs" title='llvm::AMDGPU::ImageDimIntrinsicInfo::NumArgs' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::NumArgs" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo..NumArgs">NumArgs</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1504">1504</th><td>  <em>const</em> <em>bool</em> <dfn class="local col6 decl" id="726IsA16" title='IsA16' data-type='const bool' data-ref="726IsA16" data-ref-filename="726IsA16">IsA16</dfn> = (<a class="local col5 ref" href="#725Flags" title='Flags' data-ref="725Flags" data-ref-filename="725Flags">Flags</a> &amp; <var>1</var>) != <var>0</var>;</td></tr>
<tr><th id="1505">1505</th><td>  <em>const</em> <em>bool</em> <dfn class="local col7 decl" id="727IsG16" title='IsG16' data-type='const bool' data-ref="727IsG16" data-ref-filename="727IsG16">IsG16</dfn> = (<a class="local col5 ref" href="#725Flags" title='Flags' data-ref="725Flags" data-ref-filename="725Flags">Flags</a> &amp; <var>2</var>) != <var>0</var>;</td></tr>
<tr><th id="1506">1506</th><td></td></tr>
<tr><th id="1507">1507</th><td>  <i>// A16 implies 16 bit gradients</i></td></tr>
<tr><th id="1508">1508</th><td>  <b>if</b> (<a class="local col6 ref" href="#726IsA16" title='IsA16' data-ref="726IsA16" data-ref-filename="726IsA16">IsA16</a> &amp;&amp; !<a class="local col7 ref" href="#727IsG16" title='IsG16' data-ref="727IsG16" data-ref-filename="727IsG16">IsG16</a>)</td></tr>
<tr><th id="1509">1509</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1510">1510</th><td></td></tr>
<tr><th id="1511">1511</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="728DMask" title='DMask' data-type='unsigned int' data-ref="728DMask" data-ref-filename="728DMask">DMask</dfn> = <var>0</var>;</td></tr>
<tr><th id="1512">1512</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="729DMaskLanes" title='DMaskLanes' data-type='unsigned int' data-ref="729DMaskLanes" data-ref-filename="729DMaskLanes">DMaskLanes</dfn> = <var>0</var>;</td></tr>
<tr><th id="1513">1513</th><td></td></tr>
<tr><th id="1514">1514</th><td>  <b>if</b> (<a class="local col9 ref" href="#709BaseOpcode" title='BaseOpcode' data-ref="709BaseOpcode" data-ref-filename="709BaseOpcode">BaseOpcode</a>-&gt;<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo::Atomic" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::Atomic' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::Atomic" data-ref-filename="llvm..AMDGPU..MIMGBaseOpcodeInfo..Atomic">Atomic</a>) {</td></tr>
<tr><th id="1515">1515</th><td>    <a class="local col7 ref" href="#717VDataOut" title='VDataOut' data-ref="717VDataOut" data-ref-filename="717VDataOut">VDataOut</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col5 ref" href="#705MI" title='MI' data-ref="705MI" data-ref-filename="705MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1516">1516</th><td>    <a class="local col6 ref" href="#716VDataIn" title='VDataIn' data-ref="716VDataIn" data-ref-filename="716VDataIn">VDataIn</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col5 ref" href="#705MI" title='MI' data-ref="705MI" data-ref-filename="705MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1517">1517</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col0 decl" id="730Ty" title='Ty' data-type='llvm::LLT' data-ref="730Ty" data-ref-filename="730Ty">Ty</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#716VDataIn" title='VDataIn' data-ref="716VDataIn" data-ref-filename="716VDataIn">VDataIn</a>);</td></tr>
<tr><th id="1518">1518</th><td></td></tr>
<tr><th id="1519">1519</th><td>    <i>// Be careful to allow atomic swap on 16-bit element vectors.</i></td></tr>
<tr><th id="1520">1520</th><td>    <em>const</em> <em>bool</em> <dfn class="local col1 decl" id="731Is64Bit" title='Is64Bit' data-type='const bool' data-ref="731Is64Bit" data-ref-filename="731Is64Bit">Is64Bit</dfn> = <a class="local col9 ref" href="#709BaseOpcode" title='BaseOpcode' data-ref="709BaseOpcode" data-ref-filename="709BaseOpcode">BaseOpcode</a>-&gt;<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo::AtomicX2" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::AtomicX2' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::AtomicX2" data-ref-filename="llvm..AMDGPU..MIMGBaseOpcodeInfo..AtomicX2">AtomicX2</a> ?</td></tr>
<tr><th id="1521">1521</th><td>      <a class="local col0 ref" href="#730Ty" title='Ty' data-ref="730Ty" data-ref-filename="730Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>128</var> :</td></tr>
<tr><th id="1522">1522</th><td>      <a class="local col0 ref" href="#730Ty" title='Ty' data-ref="730Ty" data-ref-filename="730Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>64</var>;</td></tr>
<tr><th id="1523">1523</th><td></td></tr>
<tr><th id="1524">1524</th><td>    <b>if</b> (<a class="local col9 ref" href="#709BaseOpcode" title='BaseOpcode' data-ref="709BaseOpcode" data-ref-filename="709BaseOpcode">BaseOpcode</a>-&gt;<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo::AtomicX2" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::AtomicX2' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::AtomicX2" data-ref-filename="llvm..AMDGPU..MIMGBaseOpcodeInfo..AtomicX2">AtomicX2</a>) {</td></tr>
<tr><th id="1525">1525</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getOperand(<var>3</var>).getReg() == AMDGPU::NoRegister);</td></tr>
<tr><th id="1526">1526</th><td></td></tr>
<tr><th id="1527">1527</th><td>      <a class="local col8 ref" href="#728DMask" title='DMask' data-ref="728DMask" data-ref-filename="728DMask">DMask</a> = <a class="local col1 ref" href="#731Is64Bit" title='Is64Bit' data-ref="731Is64Bit" data-ref-filename="731Is64Bit">Is64Bit</a> ? <var>0xf</var> : <var>0x3</var>;</td></tr>
<tr><th id="1528">1528</th><td>      <a class="local col9 ref" href="#719NumVDataDwords" title='NumVDataDwords' data-ref="719NumVDataDwords" data-ref-filename="719NumVDataDwords">NumVDataDwords</a> = <a class="local col1 ref" href="#731Is64Bit" title='Is64Bit' data-ref="731Is64Bit" data-ref-filename="731Is64Bit">Is64Bit</a> ? <var>4</var> : <var>2</var>;</td></tr>
<tr><th id="1529">1529</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1530">1530</th><td>      <a class="local col8 ref" href="#728DMask" title='DMask' data-ref="728DMask" data-ref-filename="728DMask">DMask</a> = <a class="local col1 ref" href="#731Is64Bit" title='Is64Bit' data-ref="731Is64Bit" data-ref-filename="731Is64Bit">Is64Bit</a> ? <var>0x3</var> : <var>0x1</var>;</td></tr>
<tr><th id="1531">1531</th><td>      <a class="local col9 ref" href="#719NumVDataDwords" title='NumVDataDwords' data-ref="719NumVDataDwords" data-ref-filename="719NumVDataDwords">NumVDataDwords</a> = <a class="local col1 ref" href="#731Is64Bit" title='Is64Bit' data-ref="731Is64Bit" data-ref-filename="731Is64Bit">Is64Bit</a> ? <var>2</var> : <var>1</var>;</td></tr>
<tr><th id="1532">1532</th><td>    }</td></tr>
<tr><th id="1533">1533</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1534">1534</th><td>    <a class="local col8 ref" href="#728DMask" title='DMask' data-ref="728DMask" data-ref-filename="728DMask">DMask</a> = <a class="local col5 ref" href="#705MI" title='MI' data-ref="705MI" data-ref-filename="705MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#715ArgOffset" title='ArgOffset' data-ref="715ArgOffset" data-ref-filename="715ArgOffset">ArgOffset</a> + <a class="local col6 ref" href="#706Intr" title='Intr' data-ref="706Intr" data-ref-filename="706Intr">Intr</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::DMaskIndex" title='llvm::AMDGPU::ImageDimIntrinsicInfo::DMaskIndex' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::DMaskIndex" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo..DMaskIndex">DMaskIndex</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1535">1535</th><td>    <a class="local col9 ref" href="#729DMaskLanes" title='DMaskLanes' data-ref="729DMaskLanes" data-ref-filename="729DMaskLanes">DMaskLanes</a> = <a class="local col9 ref" href="#709BaseOpcode" title='BaseOpcode' data-ref="709BaseOpcode" data-ref-filename="709BaseOpcode">BaseOpcode</a>-&gt;<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo::Gather4" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::Gather4' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::Gather4" data-ref-filename="llvm..AMDGPU..MIMGBaseOpcodeInfo..Gather4">Gather4</a> ? <var>4</var> : <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm15countPopulationET_" title='llvm::countPopulation' data-ref="_ZN4llvm15countPopulationET_" data-ref-filename="_ZN4llvm15countPopulationET_">countPopulation</a>(<a class="local col8 ref" href="#728DMask" title='DMask' data-ref="728DMask" data-ref-filename="728DMask">DMask</a>);</td></tr>
<tr><th id="1536">1536</th><td></td></tr>
<tr><th id="1537">1537</th><td>    <i>// One memoperand is mandatory, except for getresinfo.</i></td></tr>
<tr><th id="1538">1538</th><td><i>    // FIXME: Check this in verifier.</i></td></tr>
<tr><th id="1539">1539</th><td>    <b>if</b> (!<a class="local col5 ref" href="#705MI" title='MI' data-ref="705MI" data-ref-filename="705MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_emptyEv" title='llvm::MachineInstr::memoperands_empty' data-ref="_ZNK4llvm12MachineInstr17memoperands_emptyEv" data-ref-filename="_ZNK4llvm12MachineInstr17memoperands_emptyEv">memoperands_empty</a>()) {</td></tr>
<tr><th id="1540">1540</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col2 decl" id="732MMO" title='MMO' data-type='const llvm::MachineMemOperand *' data-ref="732MMO" data-ref-filename="732MMO">MMO</dfn> = *<a class="local col5 ref" href="#705MI" title='MI' data-ref="705MI" data-ref-filename="705MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv" data-ref-filename="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>();</td></tr>
<tr><th id="1541">1541</th><td></td></tr>
<tr><th id="1542">1542</th><td>      <i>// Infer d16 from the memory size, as the register type will be mangled by</i></td></tr>
<tr><th id="1543">1543</th><td><i>      // unpacked subtargets, or by TFE.</i></td></tr>
<tr><th id="1544">1544</th><td>      <a class="local col0 ref" href="#720IsD16" title='IsD16' data-ref="720IsD16" data-ref-filename="720IsD16">IsD16</a> = ((<var>8</var> * <a class="local col2 ref" href="#732MMO" title='MMO' data-ref="732MMO" data-ref-filename="732MMO">MMO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand7getSizeEv" title='llvm::MachineMemOperand::getSize' data-ref="_ZNK4llvm17MachineMemOperand7getSizeEv" data-ref-filename="_ZNK4llvm17MachineMemOperand7getSizeEv">getSize</a>()) / <a class="local col9 ref" href="#729DMaskLanes" title='DMaskLanes' data-ref="729DMaskLanes" data-ref-filename="729DMaskLanes">DMaskLanes</a>) &lt; <var>32</var>;</td></tr>
<tr><th id="1545">1545</th><td>    }</td></tr>
<tr><th id="1546">1546</th><td></td></tr>
<tr><th id="1547">1547</th><td>    <b>if</b> (<a class="local col9 ref" href="#709BaseOpcode" title='BaseOpcode' data-ref="709BaseOpcode" data-ref-filename="709BaseOpcode">BaseOpcode</a>-&gt;<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo::Store" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::Store' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::Store" data-ref-filename="llvm..AMDGPU..MIMGBaseOpcodeInfo..Store">Store</a>) {</td></tr>
<tr><th id="1548">1548</th><td>      <a class="local col6 ref" href="#716VDataIn" title='VDataIn' data-ref="716VDataIn" data-ref-filename="716VDataIn">VDataIn</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col5 ref" href="#705MI" title='MI' data-ref="705MI" data-ref-filename="705MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1549">1549</th><td>      <a class="local col8 ref" href="#718VDataTy" title='VDataTy' data-ref="718VDataTy" data-ref-filename="718VDataTy">VDataTy</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::operator=' data-ref="_ZN4llvm3LLTaSEOS0_" data-ref-filename="_ZN4llvm3LLTaSEOS0_">=</a> <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#716VDataIn" title='VDataIn' data-ref="716VDataIn" data-ref-filename="716VDataIn">VDataIn</a>);</td></tr>
<tr><th id="1550">1550</th><td>      <a class="local col9 ref" href="#719NumVDataDwords" title='NumVDataDwords' data-ref="719NumVDataDwords" data-ref-filename="719NumVDataDwords">NumVDataDwords</a> = (<a class="local col8 ref" href="#718VDataTy" title='VDataTy' data-ref="718VDataTy" data-ref-filename="718VDataTy">VDataTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() + <var>31</var>) / <var>32</var>;</td></tr>
<tr><th id="1551">1551</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1552">1552</th><td>      <a class="local col7 ref" href="#717VDataOut" title='VDataOut' data-ref="717VDataOut" data-ref-filename="717VDataOut">VDataOut</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col5 ref" href="#705MI" title='MI' data-ref="705MI" data-ref-filename="705MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1553">1553</th><td>      <a class="local col8 ref" href="#718VDataTy" title='VDataTy' data-ref="718VDataTy" data-ref-filename="718VDataTy">VDataTy</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::operator=' data-ref="_ZN4llvm3LLTaSEOS0_" data-ref-filename="_ZN4llvm3LLTaSEOS0_">=</a> <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#717VDataOut" title='VDataOut' data-ref="717VDataOut" data-ref-filename="717VDataOut">VDataOut</a>);</td></tr>
<tr><th id="1554">1554</th><td>      <a class="local col9 ref" href="#719NumVDataDwords" title='NumVDataDwords' data-ref="719NumVDataDwords" data-ref-filename="719NumVDataDwords">NumVDataDwords</a> = <a class="local col9 ref" href="#729DMaskLanes" title='DMaskLanes' data-ref="729DMaskLanes" data-ref-filename="729DMaskLanes">DMaskLanes</a>;</td></tr>
<tr><th id="1555">1555</th><td></td></tr>
<tr><th id="1556">1556</th><td>      <b>if</b> (<a class="local col0 ref" href="#720IsD16" title='IsD16' data-ref="720IsD16" data-ref-filename="720IsD16">IsD16</a> &amp;&amp; !<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::STI" title='llvm::AMDGPUInstructionSelector::STI' data-ref="llvm::AMDGPUInstructionSelector::STI" data-ref-filename="llvm..AMDGPUInstructionSelector..STI">STI</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget18hasUnpackedD16VMemEv" title='llvm::GCNSubtarget::hasUnpackedD16VMem' data-ref="_ZNK4llvm12GCNSubtarget18hasUnpackedD16VMemEv" data-ref-filename="_ZNK4llvm12GCNSubtarget18hasUnpackedD16VMemEv">hasUnpackedD16VMem</a>())</td></tr>
<tr><th id="1557">1557</th><td>        <a class="local col9 ref" href="#719NumVDataDwords" title='NumVDataDwords' data-ref="719NumVDataDwords" data-ref-filename="719NumVDataDwords">NumVDataDwords</a> = (<a class="local col9 ref" href="#729DMaskLanes" title='DMaskLanes' data-ref="729DMaskLanes" data-ref-filename="729DMaskLanes">DMaskLanes</a> + <var>1</var>) / <var>2</var>;</td></tr>
<tr><th id="1558">1558</th><td>    }</td></tr>
<tr><th id="1559">1559</th><td>  }</td></tr>
<tr><th id="1560">1560</th><td></td></tr>
<tr><th id="1561">1561</th><td>  <i>// Optimize _L to _LZ when _L is zero</i></td></tr>
<tr><th id="1562">1562</th><td>  <b>if</b> (<a class="local col1 ref" href="#711LZMappingInfo" title='LZMappingInfo' data-ref="711LZMappingInfo" data-ref-filename="711LZMappingInfo">LZMappingInfo</a>) {</td></tr>
<tr><th id="1563">1563</th><td>    <i>// The legalizer replaced the register with an immediate 0 if we need to</i></td></tr>
<tr><th id="1564">1564</th><td><i>    // change the opcode.</i></td></tr>
<tr><th id="1565">1565</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="733Lod" title='Lod' data-type='const llvm::MachineOperand &amp;' data-ref="733Lod" data-ref-filename="733Lod">Lod</dfn> = <a class="local col5 ref" href="#705MI" title='MI' data-ref="705MI" data-ref-filename="705MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#715ArgOffset" title='ArgOffset' data-ref="715ArgOffset" data-ref-filename="715ArgOffset">ArgOffset</a> + <a class="local col6 ref" href="#706Intr" title='Intr' data-ref="706Intr" data-ref-filename="706Intr">Intr</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::LodIndex" title='llvm::AMDGPU::ImageDimIntrinsicInfo::LodIndex' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::LodIndex" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo..LodIndex">LodIndex</a>);</td></tr>
<tr><th id="1566">1566</th><td>    <b>if</b> (<a class="local col3 ref" href="#733Lod" title='Lod' data-ref="733Lod" data-ref-filename="733Lod">Lod</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="1567">1567</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Lod.getImm() == <var>0</var>);</td></tr>
<tr><th id="1568">1568</th><td>      <a class="local col3 ref" href="#713IntrOpcode" title='IntrOpcode' data-ref="713IntrOpcode" data-ref-filename="713IntrOpcode">IntrOpcode</a> = <a class="local col1 ref" href="#711LZMappingInfo" title='LZMappingInfo' data-ref="711LZMappingInfo" data-ref-filename="711LZMappingInfo">LZMappingInfo</a>-&gt;<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGLZMappingInfo::LZ" title='llvm::AMDGPU::MIMGLZMappingInfo::LZ' data-ref="llvm::AMDGPU::MIMGLZMappingInfo::LZ" data-ref-filename="llvm..AMDGPU..MIMGLZMappingInfo..LZ">LZ</a>;  <i>// set new opcode to _lz variant of _l</i></td></tr>
<tr><th id="1569">1569</th><td>    }</td></tr>
<tr><th id="1570">1570</th><td>  }</td></tr>
<tr><th id="1571">1571</th><td></td></tr>
<tr><th id="1572">1572</th><td>  <i>// Optimize _mip away, when 'lod' is zero</i></td></tr>
<tr><th id="1573">1573</th><td>  <b>if</b> (<a class="local col2 ref" href="#712MIPMappingInfo" title='MIPMappingInfo' data-ref="712MIPMappingInfo" data-ref-filename="712MIPMappingInfo">MIPMappingInfo</a>) {</td></tr>
<tr><th id="1574">1574</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="734Lod" title='Lod' data-type='const llvm::MachineOperand &amp;' data-ref="734Lod" data-ref-filename="734Lod">Lod</dfn> = <a class="local col5 ref" href="#705MI" title='MI' data-ref="705MI" data-ref-filename="705MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#715ArgOffset" title='ArgOffset' data-ref="715ArgOffset" data-ref-filename="715ArgOffset">ArgOffset</a> + <a class="local col6 ref" href="#706Intr" title='Intr' data-ref="706Intr" data-ref-filename="706Intr">Intr</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::MipIndex" title='llvm::AMDGPU::ImageDimIntrinsicInfo::MipIndex' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::MipIndex" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo..MipIndex">MipIndex</a>);</td></tr>
<tr><th id="1575">1575</th><td>    <b>if</b> (<a class="local col4 ref" href="#734Lod" title='Lod' data-ref="734Lod" data-ref-filename="734Lod">Lod</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="1576">1576</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Lod.getImm() == <var>0</var>);</td></tr>
<tr><th id="1577">1577</th><td>      <a class="local col3 ref" href="#713IntrOpcode" title='IntrOpcode' data-ref="713IntrOpcode" data-ref-filename="713IntrOpcode">IntrOpcode</a> = <a class="local col2 ref" href="#712MIPMappingInfo" title='MIPMappingInfo' data-ref="712MIPMappingInfo" data-ref-filename="712MIPMappingInfo">MIPMappingInfo</a>-&gt;<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGMIPMappingInfo::NONMIP" title='llvm::AMDGPU::MIMGMIPMappingInfo::NONMIP' data-ref="llvm::AMDGPU::MIMGMIPMappingInfo::NONMIP" data-ref-filename="llvm..AMDGPU..MIMGMIPMappingInfo..NONMIP">NONMIP</a>;  <i>// set new opcode to variant without _mip</i></td></tr>
<tr><th id="1578">1578</th><td>    }</td></tr>
<tr><th id="1579">1579</th><td>  }</td></tr>
<tr><th id="1580">1580</th><td></td></tr>
<tr><th id="1581">1581</th><td>  <i>// Set G16 opcode</i></td></tr>
<tr><th id="1582">1582</th><td>  <b>if</b> (<a class="local col7 ref" href="#727IsG16" title='IsG16' data-ref="727IsG16" data-ref-filename="727IsG16">IsG16</a> &amp;&amp; !<a class="local col6 ref" href="#726IsA16" title='IsA16' data-ref="726IsA16" data-ref-filename="726IsA16">IsA16</a>) {</td></tr>
<tr><th id="1583">1583</th><td>    <em>const</em> <span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGG16MappingInfo" title='llvm::AMDGPU::MIMGG16MappingInfo' data-ref="llvm::AMDGPU::MIMGG16MappingInfo" data-ref-filename="llvm..AMDGPU..MIMGG16MappingInfo">MIMGG16MappingInfo</a> *<dfn class="local col5 decl" id="735G16MappingInfo" title='G16MappingInfo' data-type='const AMDGPU::MIMGG16MappingInfo *' data-ref="735G16MappingInfo" data-ref-filename="735G16MappingInfo">G16MappingInfo</dfn> =</td></tr>
<tr><th id="1584">1584</th><td>        <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU21getMIMGG16MappingInfoEj" title='llvm::AMDGPU::getMIMGG16MappingInfo' data-ref="_ZN4llvm6AMDGPU21getMIMGG16MappingInfoEj" data-ref-filename="_ZN4llvm6AMDGPU21getMIMGG16MappingInfoEj">getMIMGG16MappingInfo</a>(<a class="local col6 ref" href="#706Intr" title='Intr' data-ref="706Intr" data-ref-filename="706Intr">Intr</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::BaseOpcode" title='llvm::AMDGPU::ImageDimIntrinsicInfo::BaseOpcode' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::BaseOpcode" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo..BaseOpcode">BaseOpcode</a>);</td></tr>
<tr><th id="1585">1585</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(G16MappingInfo);</td></tr>
<tr><th id="1586">1586</th><td>    <a class="local col3 ref" href="#713IntrOpcode" title='IntrOpcode' data-ref="713IntrOpcode" data-ref-filename="713IntrOpcode">IntrOpcode</a> = <a class="local col5 ref" href="#735G16MappingInfo" title='G16MappingInfo' data-ref="735G16MappingInfo" data-ref-filename="735G16MappingInfo">G16MappingInfo</a>-&gt;<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGG16MappingInfo::G16" title='llvm::AMDGPU::MIMGG16MappingInfo::G16' data-ref="llvm::AMDGPU::MIMGG16MappingInfo::G16" data-ref-filename="llvm..AMDGPU..MIMGG16MappingInfo..G16">G16</a>; <i>// set opcode to variant with _g16</i></td></tr>
<tr><th id="1587">1587</th><td>  }</td></tr>
<tr><th id="1588">1588</th><td></td></tr>
<tr><th id="1589">1589</th><td>  <i>// TODO: Check this in verifier.</i></td></tr>
<tr><th id="1590">1590</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((!IsTexFail || DMaskLanes &gt;= <var>1</var>) &amp;&amp; <q>"should have legalized this"</q>);</td></tr>
<tr><th id="1591">1591</th><td></td></tr>
<tr><th id="1592">1592</th><td>  <em>bool</em> <dfn class="local col6 decl" id="736GLC" title='GLC' data-type='bool' data-ref="736GLC" data-ref-filename="736GLC">GLC</dfn> = <b>false</b>;</td></tr>
<tr><th id="1593">1593</th><td>  <em>bool</em> <dfn class="local col7 decl" id="737SLC" title='SLC' data-type='bool' data-ref="737SLC" data-ref-filename="737SLC">SLC</dfn> = <b>false</b>;</td></tr>
<tr><th id="1594">1594</th><td>  <em>bool</em> <dfn class="local col8 decl" id="738DLC" title='DLC' data-type='bool' data-ref="738DLC" data-ref-filename="738DLC">DLC</dfn> = <b>false</b>;</td></tr>
<tr><th id="1595">1595</th><td>  <b>if</b> (<a class="local col9 ref" href="#709BaseOpcode" title='BaseOpcode' data-ref="709BaseOpcode" data-ref-filename="709BaseOpcode">BaseOpcode</a>-&gt;<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo::Atomic" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::Atomic' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::Atomic" data-ref-filename="llvm..AMDGPU..MIMGBaseOpcodeInfo..Atomic">Atomic</a>) {</td></tr>
<tr><th id="1596">1596</th><td>    <a class="local col6 ref" href="#736GLC" title='GLC' data-ref="736GLC" data-ref-filename="736GLC">GLC</a> = <b>true</b>; <i>// TODO no-return optimization</i></td></tr>
<tr><th id="1597">1597</th><td>    <b>if</b> (!<a class="tu ref fn" href="#_ZL16parseCachePolicymPbS_S_" title='parseCachePolicy' data-use='c' data-ref="_ZL16parseCachePolicymPbS_S_" data-ref-filename="_ZL16parseCachePolicymPbS_S_">parseCachePolicy</a>(</td></tr>
<tr><th id="1598">1598</th><td>            <a class="local col5 ref" href="#705MI" title='MI' data-ref="705MI" data-ref-filename="705MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#715ArgOffset" title='ArgOffset' data-ref="715ArgOffset" data-ref-filename="715ArgOffset">ArgOffset</a> + <a class="local col6 ref" href="#706Intr" title='Intr' data-ref="706Intr" data-ref-filename="706Intr">Intr</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::CachePolicyIndex" title='llvm::AMDGPU::ImageDimIntrinsicInfo::CachePolicyIndex' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::CachePolicyIndex" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo..CachePolicyIndex">CachePolicyIndex</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>(), <b>nullptr</b>,</td></tr>
<tr><th id="1599">1599</th><td>            &amp;<a class="local col7 ref" href="#737SLC" title='SLC' data-ref="737SLC" data-ref-filename="737SLC">SLC</a>, <a class="local col4 ref" href="#714IsGFX10Plus" title='IsGFX10Plus' data-ref="714IsGFX10Plus" data-ref-filename="714IsGFX10Plus">IsGFX10Plus</a> ? &amp;<a class="local col8 ref" href="#738DLC" title='DLC' data-ref="738DLC" data-ref-filename="738DLC">DLC</a> : <b>nullptr</b>))</td></tr>
<tr><th id="1600">1600</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1601">1601</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1602">1602</th><td>    <b>if</b> (!<a class="tu ref fn" href="#_ZL16parseCachePolicymPbS_S_" title='parseCachePolicy' data-use='c' data-ref="_ZL16parseCachePolicymPbS_S_" data-ref-filename="_ZL16parseCachePolicymPbS_S_">parseCachePolicy</a>(</td></tr>
<tr><th id="1603">1603</th><td>            <a class="local col5 ref" href="#705MI" title='MI' data-ref="705MI" data-ref-filename="705MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#715ArgOffset" title='ArgOffset' data-ref="715ArgOffset" data-ref-filename="715ArgOffset">ArgOffset</a> + <a class="local col6 ref" href="#706Intr" title='Intr' data-ref="706Intr" data-ref-filename="706Intr">Intr</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::CachePolicyIndex" title='llvm::AMDGPU::ImageDimIntrinsicInfo::CachePolicyIndex' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::CachePolicyIndex" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo..CachePolicyIndex">CachePolicyIndex</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>(), &amp;<a class="local col6 ref" href="#736GLC" title='GLC' data-ref="736GLC" data-ref-filename="736GLC">GLC</a>,</td></tr>
<tr><th id="1604">1604</th><td>            &amp;<a class="local col7 ref" href="#737SLC" title='SLC' data-ref="737SLC" data-ref-filename="737SLC">SLC</a>, <a class="local col4 ref" href="#714IsGFX10Plus" title='IsGFX10Plus' data-ref="714IsGFX10Plus" data-ref-filename="714IsGFX10Plus">IsGFX10Plus</a> ? &amp;<a class="local col8 ref" href="#738DLC" title='DLC' data-ref="738DLC" data-ref-filename="738DLC">DLC</a> : <b>nullptr</b>))</td></tr>
<tr><th id="1605">1605</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1606">1606</th><td>  }</td></tr>
<tr><th id="1607">1607</th><td></td></tr>
<tr><th id="1608">1608</th><td>  <em>int</em> <dfn class="local col9 decl" id="739NumVAddrRegs" title='NumVAddrRegs' data-type='int' data-ref="739NumVAddrRegs" data-ref-filename="739NumVAddrRegs">NumVAddrRegs</dfn> = <var>0</var>;</td></tr>
<tr><th id="1609">1609</th><td>  <em>int</em> <dfn class="local col0 decl" id="740NumVAddrDwords" title='NumVAddrDwords' data-type='int' data-ref="740NumVAddrDwords" data-ref-filename="740NumVAddrDwords">NumVAddrDwords</dfn> = <var>0</var>;</td></tr>
<tr><th id="1610">1610</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="741I" title='I' data-type='unsigned int' data-ref="741I" data-ref-filename="741I">I</dfn> = <a class="local col6 ref" href="#706Intr" title='Intr' data-ref="706Intr" data-ref-filename="706Intr">Intr</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::VAddrStart" title='llvm::AMDGPU::ImageDimIntrinsicInfo::VAddrStart' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::VAddrStart" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo..VAddrStart">VAddrStart</a>; <a class="local col1 ref" href="#741I" title='I' data-ref="741I" data-ref-filename="741I">I</a> &lt; <a class="local col6 ref" href="#706Intr" title='Intr' data-ref="706Intr" data-ref-filename="706Intr">Intr</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::VAddrEnd" title='llvm::AMDGPU::ImageDimIntrinsicInfo::VAddrEnd' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::VAddrEnd" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo..VAddrEnd">VAddrEnd</a>; <a class="local col1 ref" href="#741I" title='I' data-ref="741I" data-ref-filename="741I">I</a>++) {</td></tr>
<tr><th id="1611">1611</th><td>    <i>// Skip the $noregs and 0s inserted during legalization.</i></td></tr>
<tr><th id="1612">1612</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="742AddrOp" title='AddrOp' data-type='llvm::MachineOperand &amp;' data-ref="742AddrOp" data-ref-filename="742AddrOp">AddrOp</dfn> = <a class="local col5 ref" href="#705MI" title='MI' data-ref="705MI" data-ref-filename="705MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#715ArgOffset" title='ArgOffset' data-ref="715ArgOffset" data-ref-filename="715ArgOffset">ArgOffset</a> + <a class="local col1 ref" href="#741I" title='I' data-ref="741I" data-ref-filename="741I">I</a>);</td></tr>
<tr><th id="1613">1613</th><td>    <b>if</b> (!<a class="local col2 ref" href="#742AddrOp" title='AddrOp' data-ref="742AddrOp" data-ref-filename="742AddrOp">AddrOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="1614">1614</th><td>      <b>continue</b>; <i>// XXX - Break?</i></td></tr>
<tr><th id="1615">1615</th><td></td></tr>
<tr><th id="1616">1616</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="743Addr" title='Addr' data-type='llvm::Register' data-ref="743Addr" data-ref-filename="743Addr">Addr</dfn> = <a class="local col2 ref" href="#742AddrOp" title='AddrOp' data-ref="742AddrOp" data-ref-filename="742AddrOp">AddrOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1617">1617</th><td>    <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#743Addr" title='Addr' data-ref="743Addr" data-ref-filename="743Addr">Addr</a>)</td></tr>
<tr><th id="1618">1618</th><td>      <b>break</b>;</td></tr>
<tr><th id="1619">1619</th><td></td></tr>
<tr><th id="1620">1620</th><td>    ++<a class="local col9 ref" href="#739NumVAddrRegs" title='NumVAddrRegs' data-ref="739NumVAddrRegs" data-ref-filename="739NumVAddrRegs">NumVAddrRegs</a>;</td></tr>
<tr><th id="1621">1621</th><td>    <a class="local col0 ref" href="#740NumVAddrDwords" title='NumVAddrDwords' data-ref="740NumVAddrDwords" data-ref-filename="740NumVAddrDwords">NumVAddrDwords</a> += (<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#743Addr" title='Addr' data-ref="743Addr" data-ref-filename="743Addr">Addr</a>).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() + <var>31</var>) / <var>32</var>;</td></tr>
<tr><th id="1622">1622</th><td>  }</td></tr>
<tr><th id="1623">1623</th><td></td></tr>
<tr><th id="1624">1624</th><td>  <i>// The legalizer preprocessed the intrinsic arguments. If we aren't using</i></td></tr>
<tr><th id="1625">1625</th><td><i>  // NSA, these should have beeen packed into a single value in the first</i></td></tr>
<tr><th id="1626">1626</th><td><i>  // address register</i></td></tr>
<tr><th id="1627">1627</th><td>  <em>const</em> <em>bool</em> <dfn class="local col4 decl" id="744UseNSA" title='UseNSA' data-type='const bool' data-ref="744UseNSA" data-ref-filename="744UseNSA">UseNSA</dfn> = <a class="local col9 ref" href="#739NumVAddrRegs" title='NumVAddrRegs' data-ref="739NumVAddrRegs" data-ref-filename="739NumVAddrRegs">NumVAddrRegs</a> != <var>1</var> &amp;&amp; <a class="local col0 ref" href="#740NumVAddrDwords" title='NumVAddrDwords' data-ref="740NumVAddrDwords" data-ref-filename="740NumVAddrDwords">NumVAddrDwords</a> == <a class="local col9 ref" href="#739NumVAddrRegs" title='NumVAddrRegs' data-ref="739NumVAddrRegs" data-ref-filename="739NumVAddrRegs">NumVAddrRegs</a>;</td></tr>
<tr><th id="1628">1628</th><td>  <b>if</b> (<a class="local col4 ref" href="#744UseNSA" title='UseNSA' data-ref="744UseNSA" data-ref-filename="744UseNSA">UseNSA</a> &amp;&amp; !<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::STI" title='llvm::AMDGPUInstructionSelector::STI' data-ref="llvm::AMDGPUInstructionSelector::STI" data-ref-filename="llvm..AMDGPUInstructionSelector..STI">STI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo10hasFeatureEj" title='llvm::MCSubtargetInfo::hasFeature' data-ref="_ZNK4llvm15MCSubtargetInfo10hasFeatureEj" data-ref-filename="_ZNK4llvm15MCSubtargetInfo10hasFeatureEj">hasFeature</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.html#llvm::AMDGPU::FeatureNSAEncoding" title='llvm::AMDGPU::FeatureNSAEncoding' data-ref="llvm::AMDGPU::FeatureNSAEncoding" data-ref-filename="llvm..AMDGPU..FeatureNSAEncoding">FeatureNSAEncoding</a>)) {</td></tr>
<tr><th id="1629">1629</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Trying to use NSA on non-NSA target\n"</q>);</td></tr>
<tr><th id="1630">1630</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1631">1631</th><td>  }</td></tr>
<tr><th id="1632">1632</th><td></td></tr>
<tr><th id="1633">1633</th><td>  <b>if</b> (<a class="local col4 ref" href="#724IsTexFail" title='IsTexFail' data-ref="724IsTexFail" data-ref-filename="724IsTexFail">IsTexFail</a>)</td></tr>
<tr><th id="1634">1634</th><td>    ++<a class="local col9 ref" href="#719NumVDataDwords" title='NumVDataDwords' data-ref="719NumVDataDwords" data-ref-filename="719NumVDataDwords">NumVDataDwords</a>;</td></tr>
<tr><th id="1635">1635</th><td></td></tr>
<tr><th id="1636">1636</th><td>  <em>int</em> <dfn class="local col5 decl" id="745Opcode" title='Opcode' data-type='int' data-ref="745Opcode" data-ref-filename="745Opcode">Opcode</dfn> = -<var>1</var>;</td></tr>
<tr><th id="1637">1637</th><td>  <b>if</b> (<a class="local col4 ref" href="#714IsGFX10Plus" title='IsGFX10Plus' data-ref="714IsGFX10Plus" data-ref-filename="714IsGFX10Plus">IsGFX10Plus</a>) {</td></tr>
<tr><th id="1638">1638</th><td>    <a class="local col5 ref" href="#745Opcode" title='Opcode' data-ref="745Opcode" data-ref-filename="745Opcode">Opcode</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU13getMIMGOpcodeEjjjj" title='llvm::AMDGPU::getMIMGOpcode' data-ref="_ZN4llvm6AMDGPU13getMIMGOpcodeEjjjj" data-ref-filename="_ZN4llvm6AMDGPU13getMIMGOpcodeEjjjj">getMIMGOpcode</a>(<a class="local col3 ref" href="#713IntrOpcode" title='IntrOpcode' data-ref="713IntrOpcode" data-ref-filename="713IntrOpcode">IntrOpcode</a>,</td></tr>
<tr><th id="1639">1639</th><td>                                   <a class="local col4 ref" href="#744UseNSA" title='UseNSA' data-ref="744UseNSA" data-ref-filename="744UseNSA">UseNSA</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenSearchableTables.inc.html#llvm::AMDGPU::MIMGEncGfx10NSA" title='llvm::AMDGPU::MIMGEncGfx10NSA' data-ref="llvm::AMDGPU::MIMGEncGfx10NSA" data-ref-filename="llvm..AMDGPU..MIMGEncGfx10NSA">MIMGEncGfx10NSA</a></td></tr>
<tr><th id="1640">1640</th><td>                                          : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenSearchableTables.inc.html#llvm::AMDGPU::MIMGEncGfx10Default" title='llvm::AMDGPU::MIMGEncGfx10Default' data-ref="llvm::AMDGPU::MIMGEncGfx10Default" data-ref-filename="llvm..AMDGPU..MIMGEncGfx10Default">MIMGEncGfx10Default</a>,</td></tr>
<tr><th id="1641">1641</th><td>                                   <a class="local col9 ref" href="#719NumVDataDwords" title='NumVDataDwords' data-ref="719NumVDataDwords" data-ref-filename="719NumVDataDwords">NumVDataDwords</a>, <a class="local col0 ref" href="#740NumVAddrDwords" title='NumVAddrDwords' data-ref="740NumVAddrDwords" data-ref-filename="740NumVAddrDwords">NumVAddrDwords</a>);</td></tr>
<tr><th id="1642">1642</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1643">1643</th><td>    <b>if</b> (<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::STI" title='llvm::AMDGPUInstructionSelector::STI' data-ref="llvm::AMDGPUInstructionSelector::STI" data-ref-filename="llvm..AMDGPUInstructionSelector..STI">STI</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv" data-ref-filename="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &gt;= <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget" data-ref-filename="llvm..AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::VOLCANIC_ISLANDS" title='llvm::AMDGPUSubtarget::VOLCANIC_ISLANDS' data-ref="llvm::AMDGPUSubtarget::VOLCANIC_ISLANDS" data-ref-filename="llvm..AMDGPUSubtarget..VOLCANIC_ISLANDS">VOLCANIC_ISLANDS</a>)</td></tr>
<tr><th id="1644">1644</th><td>      <a class="local col5 ref" href="#745Opcode" title='Opcode' data-ref="745Opcode" data-ref-filename="745Opcode">Opcode</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU13getMIMGOpcodeEjjjj" title='llvm::AMDGPU::getMIMGOpcode' data-ref="_ZN4llvm6AMDGPU13getMIMGOpcodeEjjjj" data-ref-filename="_ZN4llvm6AMDGPU13getMIMGOpcodeEjjjj">getMIMGOpcode</a>(<a class="local col3 ref" href="#713IntrOpcode" title='IntrOpcode' data-ref="713IntrOpcode" data-ref-filename="713IntrOpcode">IntrOpcode</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenSearchableTables.inc.html#llvm::AMDGPU::MIMGEncGfx8" title='llvm::AMDGPU::MIMGEncGfx8' data-ref="llvm::AMDGPU::MIMGEncGfx8" data-ref-filename="llvm..AMDGPU..MIMGEncGfx8">MIMGEncGfx8</a>,</td></tr>
<tr><th id="1645">1645</th><td>                                     <a class="local col9 ref" href="#719NumVDataDwords" title='NumVDataDwords' data-ref="719NumVDataDwords" data-ref-filename="719NumVDataDwords">NumVDataDwords</a>, <a class="local col0 ref" href="#740NumVAddrDwords" title='NumVAddrDwords' data-ref="740NumVAddrDwords" data-ref-filename="740NumVAddrDwords">NumVAddrDwords</a>);</td></tr>
<tr><th id="1646">1646</th><td>    <b>if</b> (<a class="local col5 ref" href="#745Opcode" title='Opcode' data-ref="745Opcode" data-ref-filename="745Opcode">Opcode</a> == -<var>1</var>)</td></tr>
<tr><th id="1647">1647</th><td>      <a class="local col5 ref" href="#745Opcode" title='Opcode' data-ref="745Opcode" data-ref-filename="745Opcode">Opcode</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU13getMIMGOpcodeEjjjj" title='llvm::AMDGPU::getMIMGOpcode' data-ref="_ZN4llvm6AMDGPU13getMIMGOpcodeEjjjj" data-ref-filename="_ZN4llvm6AMDGPU13getMIMGOpcodeEjjjj">getMIMGOpcode</a>(<a class="local col3 ref" href="#713IntrOpcode" title='IntrOpcode' data-ref="713IntrOpcode" data-ref-filename="713IntrOpcode">IntrOpcode</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenSearchableTables.inc.html#llvm::AMDGPU::MIMGEncGfx6" title='llvm::AMDGPU::MIMGEncGfx6' data-ref="llvm::AMDGPU::MIMGEncGfx6" data-ref-filename="llvm..AMDGPU..MIMGEncGfx6">MIMGEncGfx6</a>,</td></tr>
<tr><th id="1648">1648</th><td>                                     <a class="local col9 ref" href="#719NumVDataDwords" title='NumVDataDwords' data-ref="719NumVDataDwords" data-ref-filename="719NumVDataDwords">NumVDataDwords</a>, <a class="local col0 ref" href="#740NumVAddrDwords" title='NumVAddrDwords' data-ref="740NumVAddrDwords" data-ref-filename="740NumVAddrDwords">NumVAddrDwords</a>);</td></tr>
<tr><th id="1649">1649</th><td>  }</td></tr>
<tr><th id="1650">1650</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Opcode != -<var>1</var>);</td></tr>
<tr><th id="1651">1651</th><td></td></tr>
<tr><th id="1652">1652</th><td>  <em>auto</em> <dfn class="local col6 decl" id="746MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="746MIB" data-ref-filename="746MIB">MIB</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="local col7 ref" href="#707MBB" title='MBB' data-ref="707MBB" data-ref-filename="707MBB">MBB</a></span>, &amp;<a class="local col5 ref" href="#705MI" title='MI' data-ref="705MI" data-ref-filename="705MI">MI</a>, <a class="local col8 ref" href="#708DL" title='DL' data-ref="708DL" data-ref-filename="708DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#745Opcode" title='Opcode' data-ref="745Opcode" data-ref-filename="745Opcode">Opcode</a>))</td></tr>
<tr><th id="1653">1653</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" title='llvm::MachineInstrBuilder::cloneMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE">cloneMemRefs</a>(<a class="local col5 ref" href="#705MI" title='MI' data-ref="705MI" data-ref-filename="705MI">MI</a>);</td></tr>
<tr><th id="1654">1654</th><td></td></tr>
<tr><th id="1655">1655</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#717VDataOut" title='VDataOut' data-ref="717VDataOut" data-ref-filename="717VDataOut">VDataOut</a>) {</td></tr>
<tr><th id="1656">1656</th><td>    <b>if</b> (<a class="local col9 ref" href="#709BaseOpcode" title='BaseOpcode' data-ref="709BaseOpcode" data-ref-filename="709BaseOpcode">BaseOpcode</a>-&gt;<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo::AtomicX2" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::AtomicX2' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::AtomicX2" data-ref-filename="llvm..AMDGPU..MIMGBaseOpcodeInfo..AtomicX2">AtomicX2</a>) {</td></tr>
<tr><th id="1657">1657</th><td>      <em>const</em> <em>bool</em> <dfn class="local col7 decl" id="747Is64" title='Is64' data-type='const bool' data-ref="747Is64" data-ref-filename="747Is64">Is64</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#717VDataOut" title='VDataOut' data-ref="717VDataOut" data-ref-filename="717VDataOut">VDataOut</a>).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>64</var>;</td></tr>
<tr><th id="1658">1658</th><td></td></tr>
<tr><th id="1659">1659</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="748TmpReg" title='TmpReg' data-type='llvm::Register' data-ref="748TmpReg" data-ref-filename="748TmpReg">TmpReg</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(</td></tr>
<tr><th id="1660">1660</th><td>        <a class="local col7 ref" href="#747Is64" title='Is64' data-ref="747Is64" data-ref-filename="747Is64">Is64</a> ? &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_128RegClass" title='llvm::AMDGPU::VReg_128RegClass' data-ref="llvm::AMDGPU::VReg_128RegClass" data-ref-filename="llvm..AMDGPU..VReg_128RegClass">VReg_128RegClass</a> : &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_64RegClass" title='llvm::AMDGPU::VReg_64RegClass' data-ref="llvm::AMDGPU::VReg_64RegClass" data-ref-filename="llvm..AMDGPU..VReg_64RegClass">VReg_64RegClass</a>);</td></tr>
<tr><th id="1661">1661</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="749SubReg" title='SubReg' data-type='unsigned int' data-ref="749SubReg" data-ref-filename="749SubReg">SubReg</dfn> = <a class="local col7 ref" href="#747Is64" title='Is64' data-ref="747Is64" data-ref-filename="747Is64">Is64</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0_sub1" title='llvm::AMDGPU::sub0_sub1' data-ref="llvm::AMDGPU::sub0_sub1" data-ref-filename="llvm..AMDGPU..sub0_sub1">sub0_sub1</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>;</td></tr>
<tr><th id="1662">1662</th><td></td></tr>
<tr><th id="1663">1663</th><td>      <a class="local col6 ref" href="#746MIB" title='MIB' data-ref="746MIB" data-ref-filename="746MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#748TmpReg" title='TmpReg' data-ref="748TmpReg" data-ref-filename="748TmpReg">TmpReg</a>);</td></tr>
<tr><th id="1664">1664</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col7 ref" href="#707MBB" title='MBB' data-ref="707MBB" data-ref-filename="707MBB">MBB</a></span>, &amp;<a class="local col5 ref" href="#705MI" title='MI' data-ref="705MI" data-ref-filename="705MI">MI</a>, <a class="local col8 ref" href="#708DL" title='DL' data-ref="708DL" data-ref-filename="708DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#717VDataOut" title='VDataOut' data-ref="717VDataOut" data-ref-filename="717VDataOut">VDataOut</a>)</td></tr>
<tr><th id="1665">1665</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#748TmpReg" title='TmpReg' data-ref="748TmpReg" data-ref-filename="748TmpReg">TmpReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>, <a class="local col9 ref" href="#749SubReg" title='SubReg' data-ref="749SubReg" data-ref-filename="749SubReg">SubReg</a>);</td></tr>
<tr><th id="1666">1666</th><td></td></tr>
<tr><th id="1667">1667</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1668">1668</th><td>      <a class="local col6 ref" href="#746MIB" title='MIB' data-ref="746MIB" data-ref-filename="746MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#717VDataOut" title='VDataOut' data-ref="717VDataOut" data-ref-filename="717VDataOut">VDataOut</a>); <i>// vdata output</i></td></tr>
<tr><th id="1669">1669</th><td>    }</td></tr>
<tr><th id="1670">1670</th><td>  }</td></tr>
<tr><th id="1671">1671</th><td></td></tr>
<tr><th id="1672">1672</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#716VDataIn" title='VDataIn' data-ref="716VDataIn" data-ref-filename="716VDataIn">VDataIn</a>)</td></tr>
<tr><th id="1673">1673</th><td>    <a class="local col6 ref" href="#746MIB" title='MIB' data-ref="746MIB" data-ref-filename="746MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#716VDataIn" title='VDataIn' data-ref="716VDataIn" data-ref-filename="716VDataIn">VDataIn</a>); <i>// vdata input</i></td></tr>
<tr><th id="1674">1674</th><td></td></tr>
<tr><th id="1675">1675</th><td>  <b>for</b> (<em>int</em> <dfn class="local col0 decl" id="750I" title='I' data-type='int' data-ref="750I" data-ref-filename="750I">I</dfn> = <var>0</var>; <a class="local col0 ref" href="#750I" title='I' data-ref="750I" data-ref-filename="750I">I</a> != <a class="local col9 ref" href="#739NumVAddrRegs" title='NumVAddrRegs' data-ref="739NumVAddrRegs" data-ref-filename="739NumVAddrRegs">NumVAddrRegs</a>; ++<a class="local col0 ref" href="#750I" title='I' data-ref="750I" data-ref-filename="750I">I</a>) {</td></tr>
<tr><th id="1676">1676</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="751SrcOp" title='SrcOp' data-type='llvm::MachineOperand &amp;' data-ref="751SrcOp" data-ref-filename="751SrcOp">SrcOp</dfn> = <a class="local col5 ref" href="#705MI" title='MI' data-ref="705MI" data-ref-filename="705MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#715ArgOffset" title='ArgOffset' data-ref="715ArgOffset" data-ref-filename="715ArgOffset">ArgOffset</a> + <a class="local col6 ref" href="#706Intr" title='Intr' data-ref="706Intr" data-ref-filename="706Intr">Intr</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::VAddrStart" title='llvm::AMDGPU::ImageDimIntrinsicInfo::VAddrStart' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::VAddrStart" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo..VAddrStart">VAddrStart</a> + <a class="local col0 ref" href="#750I" title='I' data-ref="750I" data-ref-filename="750I">I</a>);</td></tr>
<tr><th id="1677">1677</th><td>    <b>if</b> (<a class="local col1 ref" href="#751SrcOp" title='SrcOp' data-ref="751SrcOp" data-ref-filename="751SrcOp">SrcOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="1678">1678</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SrcOp.getReg() != <var>0</var>);</td></tr>
<tr><th id="1679">1679</th><td>      <a class="local col6 ref" href="#746MIB" title='MIB' data-ref="746MIB" data-ref-filename="746MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col1 ref" href="#751SrcOp" title='SrcOp' data-ref="751SrcOp" data-ref-filename="751SrcOp">SrcOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1680">1680</th><td>    }</td></tr>
<tr><th id="1681">1681</th><td>  }</td></tr>
<tr><th id="1682">1682</th><td></td></tr>
<tr><th id="1683">1683</th><td>  <a class="local col6 ref" href="#746MIB" title='MIB' data-ref="746MIB" data-ref-filename="746MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col5 ref" href="#705MI" title='MI' data-ref="705MI" data-ref-filename="705MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#715ArgOffset" title='ArgOffset' data-ref="715ArgOffset" data-ref-filename="715ArgOffset">ArgOffset</a> + <a class="local col6 ref" href="#706Intr" title='Intr' data-ref="706Intr" data-ref-filename="706Intr">Intr</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::RsrcIndex" title='llvm::AMDGPU::ImageDimIntrinsicInfo::RsrcIndex' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::RsrcIndex" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo..RsrcIndex">RsrcIndex</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1684">1684</th><td>  <b>if</b> (<a class="local col9 ref" href="#709BaseOpcode" title='BaseOpcode' data-ref="709BaseOpcode" data-ref-filename="709BaseOpcode">BaseOpcode</a>-&gt;<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo::Sampler" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::Sampler' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::Sampler" data-ref-filename="llvm..AMDGPU..MIMGBaseOpcodeInfo..Sampler">Sampler</a>)</td></tr>
<tr><th id="1685">1685</th><td>    <a class="local col6 ref" href="#746MIB" title='MIB' data-ref="746MIB" data-ref-filename="746MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col5 ref" href="#705MI" title='MI' data-ref="705MI" data-ref-filename="705MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#715ArgOffset" title='ArgOffset' data-ref="715ArgOffset" data-ref-filename="715ArgOffset">ArgOffset</a> + <a class="local col6 ref" href="#706Intr" title='Intr' data-ref="706Intr" data-ref-filename="706Intr">Intr</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::SampIndex" title='llvm::AMDGPU::ImageDimIntrinsicInfo::SampIndex' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::SampIndex" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo..SampIndex">SampIndex</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1686">1686</th><td></td></tr>
<tr><th id="1687">1687</th><td>  <a class="local col6 ref" href="#746MIB" title='MIB' data-ref="746MIB" data-ref-filename="746MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col8 ref" href="#728DMask" title='DMask' data-ref="728DMask" data-ref-filename="728DMask">DMask</a>); <i>// dmask</i></td></tr>
<tr><th id="1688">1688</th><td></td></tr>
<tr><th id="1689">1689</th><td>  <b>if</b> (<a class="local col4 ref" href="#714IsGFX10Plus" title='IsGFX10Plus' data-ref="714IsGFX10Plus" data-ref-filename="714IsGFX10Plus">IsGFX10Plus</a>)</td></tr>
<tr><th id="1690">1690</th><td>    <a class="local col6 ref" href="#746MIB" title='MIB' data-ref="746MIB" data-ref-filename="746MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col0 ref" href="#710DimInfo" title='DimInfo' data-ref="710DimInfo" data-ref-filename="710DimInfo">DimInfo</a>-&gt;<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGDimInfo::Encoding" title='llvm::AMDGPU::MIMGDimInfo::Encoding' data-ref="llvm::AMDGPU::MIMGDimInfo::Encoding" data-ref-filename="llvm..AMDGPU..MIMGDimInfo..Encoding">Encoding</a>);</td></tr>
<tr><th id="1691">1691</th><td>  <a class="local col6 ref" href="#746MIB" title='MIB' data-ref="746MIB" data-ref-filename="746MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col1 ref" href="#721Unorm" title='Unorm' data-ref="721Unorm" data-ref-filename="721Unorm">Unorm</a>);</td></tr>
<tr><th id="1692">1692</th><td>  <b>if</b> (<a class="local col4 ref" href="#714IsGFX10Plus" title='IsGFX10Plus' data-ref="714IsGFX10Plus" data-ref-filename="714IsGFX10Plus">IsGFX10Plus</a>)</td></tr>
<tr><th id="1693">1693</th><td>    <a class="local col6 ref" href="#746MIB" title='MIB' data-ref="746MIB" data-ref-filename="746MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col8 ref" href="#738DLC" title='DLC' data-ref="738DLC" data-ref-filename="738DLC">DLC</a>);</td></tr>
<tr><th id="1694">1694</th><td></td></tr>
<tr><th id="1695">1695</th><td>  <a class="local col6 ref" href="#746MIB" title='MIB' data-ref="746MIB" data-ref-filename="746MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col6 ref" href="#736GLC" title='GLC' data-ref="736GLC" data-ref-filename="736GLC">GLC</a>);</td></tr>
<tr><th id="1696">1696</th><td>  <a class="local col6 ref" href="#746MIB" title='MIB' data-ref="746MIB" data-ref-filename="746MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#737SLC" title='SLC' data-ref="737SLC" data-ref-filename="737SLC">SLC</a>);</td></tr>
<tr><th id="1697">1697</th><td>  <a class="local col6 ref" href="#746MIB" title='MIB' data-ref="746MIB" data-ref-filename="746MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col6 ref" href="#726IsA16" title='IsA16' data-ref="726IsA16" data-ref-filename="726IsA16">IsA16</a> &amp;&amp;  <i>// a16 or r128</i></td></tr>
<tr><th id="1698">1698</th><td>             <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::STI" title='llvm::AMDGPUInstructionSelector::STI' data-ref="llvm::AMDGPUInstructionSelector::STI" data-ref-filename="llvm..AMDGPUInstructionSelector..STI">STI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo10hasFeatureEj" title='llvm::MCSubtargetInfo::hasFeature' data-ref="_ZNK4llvm15MCSubtargetInfo10hasFeatureEj" data-ref-filename="_ZNK4llvm15MCSubtargetInfo10hasFeatureEj">hasFeature</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.html#llvm::AMDGPU::FeatureR128A16" title='llvm::AMDGPU::FeatureR128A16' data-ref="llvm::AMDGPU::FeatureR128A16" data-ref-filename="llvm..AMDGPU..FeatureR128A16">FeatureR128A16</a>) ? -<var>1</var> : <var>0</var>);</td></tr>
<tr><th id="1699">1699</th><td>  <b>if</b> (<a class="local col4 ref" href="#714IsGFX10Plus" title='IsGFX10Plus' data-ref="714IsGFX10Plus" data-ref-filename="714IsGFX10Plus">IsGFX10Plus</a>)</td></tr>
<tr><th id="1700">1700</th><td>    <a class="local col6 ref" href="#746MIB" title='MIB' data-ref="746MIB" data-ref-filename="746MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col6 ref" href="#726IsA16" title='IsA16' data-ref="726IsA16" data-ref-filename="726IsA16">IsA16</a> ? -<var>1</var> : <var>0</var>);</td></tr>
<tr><th id="1701">1701</th><td></td></tr>
<tr><th id="1702">1702</th><td>  <a class="local col6 ref" href="#746MIB" title='MIB' data-ref="746MIB" data-ref-filename="746MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#722TFE" title='TFE' data-ref="722TFE" data-ref-filename="722TFE">TFE</a>); <i>// tfe</i></td></tr>
<tr><th id="1703">1703</th><td>  <a class="local col6 ref" href="#746MIB" title='MIB' data-ref="746MIB" data-ref-filename="746MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col3 ref" href="#723LWE" title='LWE' data-ref="723LWE" data-ref-filename="723LWE">LWE</a>); <i>// lwe</i></td></tr>
<tr><th id="1704">1704</th><td>  <b>if</b> (!<a class="local col4 ref" href="#714IsGFX10Plus" title='IsGFX10Plus' data-ref="714IsGFX10Plus" data-ref-filename="714IsGFX10Plus">IsGFX10Plus</a>)</td></tr>
<tr><th id="1705">1705</th><td>    <a class="local col6 ref" href="#746MIB" title='MIB' data-ref="746MIB" data-ref-filename="746MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col0 ref" href="#710DimInfo" title='DimInfo' data-ref="710DimInfo" data-ref-filename="710DimInfo">DimInfo</a>-&gt;<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGDimInfo::DA" title='llvm::AMDGPU::MIMGDimInfo::DA' data-ref="llvm::AMDGPU::MIMGDimInfo::DA" data-ref-filename="llvm..AMDGPU..MIMGDimInfo..DA">DA</a> ? -<var>1</var> : <var>0</var>);</td></tr>
<tr><th id="1706">1706</th><td>  <b>if</b> (<a class="local col9 ref" href="#709BaseOpcode" title='BaseOpcode' data-ref="709BaseOpcode" data-ref-filename="709BaseOpcode">BaseOpcode</a>-&gt;<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo::HasD16" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::HasD16' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::HasD16" data-ref-filename="llvm..AMDGPU..MIMGBaseOpcodeInfo..HasD16">HasD16</a>)</td></tr>
<tr><th id="1707">1707</th><td>    <a class="local col6 ref" href="#746MIB" title='MIB' data-ref="746MIB" data-ref-filename="746MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col0 ref" href="#720IsD16" title='IsD16' data-ref="720IsD16" data-ref-filename="720IsD16">IsD16</a> ? -<var>1</var> : <var>0</var>);</td></tr>
<tr><th id="1708">1708</th><td></td></tr>
<tr><th id="1709">1709</th><td>  <a class="local col5 ref" href="#705MI" title='MI' data-ref="705MI" data-ref-filename="705MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1710">1710</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col6 ref" href="#746MIB" title='MIB' data-ref="746MIB" data-ref-filename="746MIB">MIB</a></span>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="1711">1711</th><td>}</td></tr>
<tr><th id="1712">1712</th><td></td></tr>
<tr><th id="1713">1713</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector32selectG_INTRINSIC_W_SIDE_EFFECTSERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_INTRINSIC_W_SIDE_EFFECTS' data-ref="_ZNK4llvm25AMDGPUInstructionSelector32selectG_INTRINSIC_W_SIDE_EFFECTSERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector32selectG_INTRINSIC_W_SIDE_EFFECTSERNS_12MachineInstrE">selectG_INTRINSIC_W_SIDE_EFFECTS</dfn>(</td></tr>
<tr><th id="1714">1714</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="752I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="752I" data-ref-filename="752I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="1715">1715</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="753IntrinsicID" title='IntrinsicID' data-type='unsigned int' data-ref="753IntrinsicID" data-ref-filename="753IntrinsicID">IntrinsicID</dfn> = <a class="local col2 ref" href="#752I" title='I' data-ref="752I" data-ref-filename="752I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getIntrinsicIDEv" title='llvm::MachineInstr::getIntrinsicID' data-ref="_ZNK4llvm12MachineInstr14getIntrinsicIDEv" data-ref-filename="_ZNK4llvm12MachineInstr14getIntrinsicIDEv">getIntrinsicID</a>();</td></tr>
<tr><th id="1716">1716</th><td>  <b>switch</b> (<a class="local col3 ref" href="#753IntrinsicID" title='IntrinsicID' data-ref="753IntrinsicID" data-ref-filename="753IntrinsicID">IntrinsicID</a>) {</td></tr>
<tr><th id="1717">1717</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_end_cf" title='llvm::Intrinsic::amdgcn_end_cf' data-ref="llvm::Intrinsic::amdgcn_end_cf" data-ref-filename="llvm..Intrinsic..amdgcn_end_cf">amdgcn_end_cf</a>:</td></tr>
<tr><th id="1718">1718</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector20selectEndCfIntrinsicERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectEndCfIntrinsic' data-ref="_ZNK4llvm25AMDGPUInstructionSelector20selectEndCfIntrinsicERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector20selectEndCfIntrinsicERNS_12MachineInstrE">selectEndCfIntrinsic</a>(<span class='refarg'><a class="local col2 ref" href="#752I" title='I' data-ref="752I" data-ref-filename="752I">I</a></span>);</td></tr>
<tr><th id="1719">1719</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ds_ordered_add" title='llvm::Intrinsic::amdgcn_ds_ordered_add' data-ref="llvm::Intrinsic::amdgcn_ds_ordered_add" data-ref-filename="llvm..Intrinsic..amdgcn_ds_ordered_add">amdgcn_ds_ordered_add</a>:</td></tr>
<tr><th id="1720">1720</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ds_ordered_swap" title='llvm::Intrinsic::amdgcn_ds_ordered_swap' data-ref="llvm::Intrinsic::amdgcn_ds_ordered_swap" data-ref-filename="llvm..Intrinsic..amdgcn_ds_ordered_swap">amdgcn_ds_ordered_swap</a>:</td></tr>
<tr><th id="1721">1721</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector24selectDSOrderedIntrinsicERNS_12MachineInstrEj" title='llvm::AMDGPUInstructionSelector::selectDSOrderedIntrinsic' data-ref="_ZNK4llvm25AMDGPUInstructionSelector24selectDSOrderedIntrinsicERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector24selectDSOrderedIntrinsicERNS_12MachineInstrEj">selectDSOrderedIntrinsic</a>(<span class='refarg'><a class="local col2 ref" href="#752I" title='I' data-ref="752I" data-ref-filename="752I">I</a></span>, <a class="local col3 ref" href="#753IntrinsicID" title='IntrinsicID' data-ref="753IntrinsicID" data-ref-filename="753IntrinsicID">IntrinsicID</a>);</td></tr>
<tr><th id="1722">1722</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ds_gws_init" title='llvm::Intrinsic::amdgcn_ds_gws_init' data-ref="llvm::Intrinsic::amdgcn_ds_gws_init" data-ref-filename="llvm..Intrinsic..amdgcn_ds_gws_init">amdgcn_ds_gws_init</a>:</td></tr>
<tr><th id="1723">1723</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ds_gws_barrier" title='llvm::Intrinsic::amdgcn_ds_gws_barrier' data-ref="llvm::Intrinsic::amdgcn_ds_gws_barrier" data-ref-filename="llvm..Intrinsic..amdgcn_ds_gws_barrier">amdgcn_ds_gws_barrier</a>:</td></tr>
<tr><th id="1724">1724</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ds_gws_sema_v" title='llvm::Intrinsic::amdgcn_ds_gws_sema_v' data-ref="llvm::Intrinsic::amdgcn_ds_gws_sema_v" data-ref-filename="llvm..Intrinsic..amdgcn_ds_gws_sema_v">amdgcn_ds_gws_sema_v</a>:</td></tr>
<tr><th id="1725">1725</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ds_gws_sema_br" title='llvm::Intrinsic::amdgcn_ds_gws_sema_br' data-ref="llvm::Intrinsic::amdgcn_ds_gws_sema_br" data-ref-filename="llvm..Intrinsic..amdgcn_ds_gws_sema_br">amdgcn_ds_gws_sema_br</a>:</td></tr>
<tr><th id="1726">1726</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ds_gws_sema_p" title='llvm::Intrinsic::amdgcn_ds_gws_sema_p' data-ref="llvm::Intrinsic::amdgcn_ds_gws_sema_p" data-ref-filename="llvm..Intrinsic..amdgcn_ds_gws_sema_p">amdgcn_ds_gws_sema_p</a>:</td></tr>
<tr><th id="1727">1727</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ds_gws_sema_release_all" title='llvm::Intrinsic::amdgcn_ds_gws_sema_release_all' data-ref="llvm::Intrinsic::amdgcn_ds_gws_sema_release_all" data-ref-filename="llvm..Intrinsic..amdgcn_ds_gws_sema_release_all">amdgcn_ds_gws_sema_release_all</a>:</td></tr>
<tr><th id="1728">1728</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector20selectDSGWSIntrinsicERNS_12MachineInstrEj" title='llvm::AMDGPUInstructionSelector::selectDSGWSIntrinsic' data-ref="_ZNK4llvm25AMDGPUInstructionSelector20selectDSGWSIntrinsicERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector20selectDSGWSIntrinsicERNS_12MachineInstrEj">selectDSGWSIntrinsic</a>(<span class='refarg'><a class="local col2 ref" href="#752I" title='I' data-ref="752I" data-ref-filename="752I">I</a></span>, <a class="local col3 ref" href="#753IntrinsicID" title='IntrinsicID' data-ref="753IntrinsicID" data-ref-filename="753IntrinsicID">IntrinsicID</a>);</td></tr>
<tr><th id="1729">1729</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ds_append" title='llvm::Intrinsic::amdgcn_ds_append' data-ref="llvm::Intrinsic::amdgcn_ds_append" data-ref-filename="llvm..Intrinsic..amdgcn_ds_append">amdgcn_ds_append</a>:</td></tr>
<tr><th id="1730">1730</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector21selectDSAppendConsumeERNS_12MachineInstrEb" title='llvm::AMDGPUInstructionSelector::selectDSAppendConsume' data-ref="_ZNK4llvm25AMDGPUInstructionSelector21selectDSAppendConsumeERNS_12MachineInstrEb" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector21selectDSAppendConsumeERNS_12MachineInstrEb">selectDSAppendConsume</a>(<span class='refarg'><a class="local col2 ref" href="#752I" title='I' data-ref="752I" data-ref-filename="752I">I</a></span>, <b>true</b>);</td></tr>
<tr><th id="1731">1731</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ds_consume" title='llvm::Intrinsic::amdgcn_ds_consume' data-ref="llvm::Intrinsic::amdgcn_ds_consume" data-ref-filename="llvm..Intrinsic..amdgcn_ds_consume">amdgcn_ds_consume</a>:</td></tr>
<tr><th id="1732">1732</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector21selectDSAppendConsumeERNS_12MachineInstrEb" title='llvm::AMDGPUInstructionSelector::selectDSAppendConsume' data-ref="_ZNK4llvm25AMDGPUInstructionSelector21selectDSAppendConsumeERNS_12MachineInstrEb" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector21selectDSAppendConsumeERNS_12MachineInstrEb">selectDSAppendConsume</a>(<span class='refarg'><a class="local col2 ref" href="#752I" title='I' data-ref="752I" data-ref-filename="752I">I</a></span>, <b>false</b>);</td></tr>
<tr><th id="1733">1733</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_s_barrier" title='llvm::Intrinsic::amdgcn_s_barrier' data-ref="llvm::Intrinsic::amdgcn_s_barrier" data-ref-filename="llvm..Intrinsic..amdgcn_s_barrier">amdgcn_s_barrier</a>:</td></tr>
<tr><th id="1734">1734</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector14selectSBarrierERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectSBarrier' data-ref="_ZNK4llvm25AMDGPUInstructionSelector14selectSBarrierERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector14selectSBarrierERNS_12MachineInstrE">selectSBarrier</a>(<span class='refarg'><a class="local col2 ref" href="#752I" title='I' data-ref="752I" data-ref-filename="752I">I</a></span>);</td></tr>
<tr><th id="1735">1735</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_global_atomic_fadd" title='llvm::Intrinsic::amdgcn_global_atomic_fadd' data-ref="llvm::Intrinsic::amdgcn_global_atomic_fadd" data-ref-filename="llvm..Intrinsic..amdgcn_global_atomic_fadd">amdgcn_global_atomic_fadd</a>:</td></tr>
<tr><th id="1736">1736</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector31selectGlobalAtomicFaddIntrinsicERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectGlobalAtomicFaddIntrinsic' data-ref="_ZNK4llvm25AMDGPUInstructionSelector31selectGlobalAtomicFaddIntrinsicERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector31selectGlobalAtomicFaddIntrinsicERNS_12MachineInstrE">selectGlobalAtomicFaddIntrinsic</a>(<span class='refarg'><a class="local col2 ref" href="#752I" title='I' data-ref="752I" data-ref-filename="752I">I</a></span>);</td></tr>
<tr><th id="1737">1737</th><td>  <b>default</b>: {</td></tr>
<tr><th id="1738">1738</th><td>    <b>return</b> <a class="member fn" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc.html#_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE" title='llvm::AMDGPUInstructionSelector::selectImpl' data-ref="_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE">selectImpl</a>(<span class='refarg'><a class="local col2 ref" href="#752I" title='I' data-ref="752I" data-ref-filename="752I">I</a></span>, <span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::CoverageInfo" title='llvm::InstructionSelector::CoverageInfo' data-ref="llvm::InstructionSelector::CoverageInfo" data-ref-filename="llvm..InstructionSelector..CoverageInfo">CoverageInfo</a></span>);</td></tr>
<tr><th id="1739">1739</th><td>  }</td></tr>
<tr><th id="1740">1740</th><td>  }</td></tr>
<tr><th id="1741">1741</th><td>}</td></tr>
<tr><th id="1742">1742</th><td></td></tr>
<tr><th id="1743">1743</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector14selectG_SELECTERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_SELECT' data-ref="_ZNK4llvm25AMDGPUInstructionSelector14selectG_SELECTERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector14selectG_SELECTERNS_12MachineInstrE">selectG_SELECT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="754I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="754I" data-ref-filename="754I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="1744">1744</th><td>  <b>if</b> (<a class="member fn" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc.html#_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE" title='llvm::AMDGPUInstructionSelector::selectImpl' data-ref="_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE">selectImpl</a>(<span class='refarg'><a class="local col4 ref" href="#754I" title='I' data-ref="754I" data-ref-filename="754I">I</a></span>, <span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::CoverageInfo" title='llvm::InstructionSelector::CoverageInfo' data-ref="llvm::InstructionSelector::CoverageInfo" data-ref-filename="llvm..InstructionSelector..CoverageInfo">CoverageInfo</a></span>))</td></tr>
<tr><th id="1745">1745</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1746">1746</th><td></td></tr>
<tr><th id="1747">1747</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="755BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="755BB" data-ref-filename="755BB">BB</dfn> = <a class="local col4 ref" href="#754I" title='I' data-ref="754I" data-ref-filename="754I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1748">1748</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col6 decl" id="756DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="756DL" data-ref-filename="756DL">DL</dfn> = <a class="local col4 ref" href="#754I" title='I' data-ref="754I" data-ref-filename="754I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1749">1749</th><td></td></tr>
<tr><th id="1750">1750</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="757DstReg" title='DstReg' data-type='llvm::Register' data-ref="757DstReg" data-ref-filename="757DstReg">DstReg</dfn> = <a class="local col4 ref" href="#754I" title='I' data-ref="754I" data-ref-filename="754I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1751">1751</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="758Size" title='Size' data-type='unsigned int' data-ref="758Size" data-ref-filename="758Size">Size</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getSizeInBits' data-ref="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSizeInBits</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#757DstReg" title='DstReg' data-ref="757DstReg" data-ref-filename="757DstReg">DstReg</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>);</td></tr>
<tr><th id="1752">1752</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Size &lt;= <var>32</var> || Size == <var>64</var>);</td></tr>
<tr><th id="1753">1753</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="759CCOp" title='CCOp' data-type='const llvm::MachineOperand &amp;' data-ref="759CCOp" data-ref-filename="759CCOp">CCOp</dfn> = <a class="local col4 ref" href="#754I" title='I' data-ref="754I" data-ref-filename="754I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="1754">1754</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="760CCReg" title='CCReg' data-type='llvm::Register' data-ref="760CCReg" data-ref-filename="760CCReg">CCReg</dfn> = <a class="local col9 ref" href="#759CCOp" title='CCOp' data-ref="759CCOp" data-ref-filename="759CCOp">CCOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1755">1755</th><td>  <b>if</b> (!<a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector5isVCCENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::AMDGPUInstructionSelector::isVCC' data-ref="_ZNK4llvm25AMDGPUInstructionSelector5isVCCENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector5isVCCENS_8RegisterERKNS_19MachineRegisterInfoE">isVCC</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#760CCReg" title='CCReg' data-ref="760CCReg" data-ref-filename="760CCReg">CCReg</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>)) {</td></tr>
<tr><th id="1756">1756</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="761SelectOpcode" title='SelectOpcode' data-type='unsigned int' data-ref="761SelectOpcode" data-ref-filename="761SelectOpcode">SelectOpcode</dfn> = <a class="local col8 ref" href="#758Size" title='Size' data-ref="758Size" data-ref-filename="758Size">Size</a> == <var>64</var> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CSELECT_B64" title='llvm::AMDGPU::S_CSELECT_B64' data-ref="llvm::AMDGPU::S_CSELECT_B64" data-ref-filename="llvm..AMDGPU..S_CSELECT_B64">S_CSELECT_B64</a> :</td></tr>
<tr><th id="1757">1757</th><td>                                         <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CSELECT_B32" title='llvm::AMDGPU::S_CSELECT_B32' data-ref="llvm::AMDGPU::S_CSELECT_B32" data-ref-filename="llvm..AMDGPU..S_CSELECT_B32">S_CSELECT_B32</a>;</td></tr>
<tr><th id="1758">1758</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="762CopySCC" title='CopySCC' data-type='llvm::MachineInstr *' data-ref="762CopySCC" data-ref-filename="762CopySCC">CopySCC</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col5 ref" href="#755BB" title='BB' data-ref="755BB" data-ref-filename="755BB">BB</a></span>, &amp;<a class="local col4 ref" href="#754I" title='I' data-ref="754I" data-ref-filename="754I">I</a>, <a class="local col6 ref" href="#756DL" title='DL' data-ref="756DL" data-ref-filename="756DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SCC" title='llvm::AMDGPU::SCC' data-ref="llvm::AMDGPU::SCC" data-ref-filename="llvm..AMDGPU..SCC">SCC</a>)</td></tr>
<tr><th id="1759">1759</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#760CCReg" title='CCReg' data-ref="760CCReg" data-ref-filename="760CCReg">CCReg</a>);</td></tr>
<tr><th id="1760">1760</th><td></td></tr>
<tr><th id="1761">1761</th><td>    <i>// The generic constrainSelectedInstRegOperands doesn't work for the scc register</i></td></tr>
<tr><th id="1762">1762</th><td><i>    // bank, because it does not cover the register class that we used to represent</i></td></tr>
<tr><th id="1763">1763</th><td><i>    // for it.  So we need to manually set the register class here.</i></td></tr>
<tr><th id="1764">1764</th><td>    <b>if</b> (!<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo17getRegClassOrNullENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClassOrNull' data-ref="_ZNK4llvm19MachineRegisterInfo17getRegClassOrNullENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo17getRegClassOrNullENS_8RegisterE">getRegClassOrNull</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#760CCReg" title='CCReg' data-ref="760CCReg" data-ref-filename="760CCReg">CCReg</a>))</td></tr>
<tr><th id="1765">1765</th><td>        <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE" title='llvm::MachineRegisterInfo::setRegClass' data-ref="_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE">setRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#760CCReg" title='CCReg' data-ref="760CCReg" data-ref-filename="760CCReg">CCReg</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>.<a class="virtual ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE" title='llvm::SIRegisterInfo::getConstrainedRegClassForOperand' data-ref="_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE">getConstrainedRegClassForOperand</a>(<a class="local col9 ref" href="#759CCOp" title='CCOp' data-ref="759CCOp" data-ref-filename="759CCOp">CCOp</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>));</td></tr>
<tr><th id="1766">1766</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="763Select" title='Select' data-type='llvm::MachineInstr *' data-ref="763Select" data-ref-filename="763Select">Select</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col5 ref" href="#755BB" title='BB' data-ref="755BB" data-ref-filename="755BB">BB</a></span>, &amp;<a class="local col4 ref" href="#754I" title='I' data-ref="754I" data-ref-filename="754I">I</a>, <a class="local col6 ref" href="#756DL" title='DL' data-ref="756DL" data-ref-filename="756DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#761SelectOpcode" title='SelectOpcode' data-ref="761SelectOpcode" data-ref-filename="761SelectOpcode">SelectOpcode</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#757DstReg" title='DstReg' data-ref="757DstReg" data-ref-filename="757DstReg">DstReg</a>)</td></tr>
<tr><th id="1767">1767</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col4 ref" href="#754I" title='I' data-ref="754I" data-ref-filename="754I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>))</td></tr>
<tr><th id="1768">1768</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col4 ref" href="#754I" title='I' data-ref="754I" data-ref-filename="754I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>));</td></tr>
<tr><th id="1769">1769</th><td></td></tr>
<tr><th id="1770">1770</th><td>    <em>bool</em> <dfn class="local col4 decl" id="764Ret" title='Ret' data-type='bool' data-ref="764Ret" data-ref-filename="764Ret">Ret</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="local col3 ref" href="#763Select" title='Select' data-ref="763Select" data-ref-filename="763Select">Select</a></span>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>) |</td></tr>
<tr><th id="1771">1771</th><td>               <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="local col2 ref" href="#762CopySCC" title='CopySCC' data-ref="762CopySCC" data-ref-filename="762CopySCC">CopySCC</a></span>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="1772">1772</th><td>    <a class="local col4 ref" href="#754I" title='I' data-ref="754I" data-ref-filename="754I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1773">1773</th><td>    <b>return</b> <a class="local col4 ref" href="#764Ret" title='Ret' data-ref="764Ret" data-ref-filename="764Ret">Ret</a>;</td></tr>
<tr><th id="1774">1774</th><td>  }</td></tr>
<tr><th id="1775">1775</th><td></td></tr>
<tr><th id="1776">1776</th><td>  <i>// Wide VGPR select should have been split in RegBankSelect.</i></td></tr>
<tr><th id="1777">1777</th><td>  <b>if</b> (<a class="local col8 ref" href="#758Size" title='Size' data-ref="758Size" data-ref-filename="758Size">Size</a> &gt; <var>32</var>)</td></tr>
<tr><th id="1778">1778</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1779">1779</th><td></td></tr>
<tr><th id="1780">1780</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="765Select" title='Select' data-type='llvm::MachineInstr *' data-ref="765Select" data-ref-filename="765Select">Select</dfn> =</td></tr>
<tr><th id="1781">1781</th><td>      <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col5 ref" href="#755BB" title='BB' data-ref="755BB" data-ref-filename="755BB">BB</a></span>, &amp;<a class="local col4 ref" href="#754I" title='I' data-ref="754I" data-ref-filename="754I">I</a>, <a class="local col6 ref" href="#756DL" title='DL' data-ref="756DL" data-ref-filename="756DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CNDMASK_B32_e64" title='llvm::AMDGPU::V_CNDMASK_B32_e64' data-ref="llvm::AMDGPU::V_CNDMASK_B32_e64" data-ref-filename="llvm..AMDGPU..V_CNDMASK_B32_e64">V_CNDMASK_B32_e64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#757DstReg" title='DstReg' data-ref="757DstReg" data-ref-filename="757DstReg">DstReg</a>)</td></tr>
<tr><th id="1782">1782</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="1783">1783</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col4 ref" href="#754I" title='I' data-ref="754I" data-ref-filename="754I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>))</td></tr>
<tr><th id="1784">1784</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="1785">1785</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col4 ref" href="#754I" title='I' data-ref="754I" data-ref-filename="754I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>))</td></tr>
<tr><th id="1786">1786</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col4 ref" href="#754I" title='I' data-ref="754I" data-ref-filename="754I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="1787">1787</th><td></td></tr>
<tr><th id="1788">1788</th><td>  <em>bool</em> <dfn class="local col6 decl" id="766Ret" title='Ret' data-type='bool' data-ref="766Ret" data-ref-filename="766Ret">Ret</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="local col5 ref" href="#765Select" title='Select' data-ref="765Select" data-ref-filename="765Select">Select</a></span>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="1789">1789</th><td>  <a class="local col4 ref" href="#754I" title='I' data-ref="754I" data-ref-filename="754I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1790">1790</th><td>  <b>return</b> <a class="local col6 ref" href="#766Ret" title='Ret' data-ref="766Ret" data-ref-filename="766Ret">Ret</a>;</td></tr>
<tr><th id="1791">1791</th><td>}</td></tr>
<tr><th id="1792">1792</th><td></td></tr>
<tr><th id="1793">1793</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="_ZL17sizeToSubRegIndexj" title='sizeToSubRegIndex' data-type='int sizeToSubRegIndex(unsigned int Size)' data-ref="_ZL17sizeToSubRegIndexj" data-ref-filename="_ZL17sizeToSubRegIndexj">sizeToSubRegIndex</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="767Size" title='Size' data-type='unsigned int' data-ref="767Size" data-ref-filename="767Size">Size</dfn>) {</td></tr>
<tr><th id="1794">1794</th><td>  <b>switch</b> (<a class="local col7 ref" href="#767Size" title='Size' data-ref="767Size" data-ref-filename="767Size">Size</a>) {</td></tr>
<tr><th id="1795">1795</th><td>  <b>case</b> <var>32</var>:</td></tr>
<tr><th id="1796">1796</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>;</td></tr>
<tr><th id="1797">1797</th><td>  <b>case</b> <var>64</var>:</td></tr>
<tr><th id="1798">1798</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0_sub1" title='llvm::AMDGPU::sub0_sub1' data-ref="llvm::AMDGPU::sub0_sub1" data-ref-filename="llvm..AMDGPU..sub0_sub1">sub0_sub1</a>;</td></tr>
<tr><th id="1799">1799</th><td>  <b>case</b> <var>96</var>:</td></tr>
<tr><th id="1800">1800</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0_sub1_sub2" title='llvm::AMDGPU::sub0_sub1_sub2' data-ref="llvm::AMDGPU::sub0_sub1_sub2" data-ref-filename="llvm..AMDGPU..sub0_sub1_sub2">sub0_sub1_sub2</a>;</td></tr>
<tr><th id="1801">1801</th><td>  <b>case</b> <var>128</var>:</td></tr>
<tr><th id="1802">1802</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0_sub1_sub2_sub3" title='llvm::AMDGPU::sub0_sub1_sub2_sub3' data-ref="llvm::AMDGPU::sub0_sub1_sub2_sub3" data-ref-filename="llvm..AMDGPU..sub0_sub1_sub2_sub3">sub0_sub1_sub2_sub3</a>;</td></tr>
<tr><th id="1803">1803</th><td>  <b>case</b> <var>256</var>:</td></tr>
<tr><th id="1804">1804</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0_sub1_sub2_sub3_sub4_sub5_sub6_sub7" title='llvm::AMDGPU::sub0_sub1_sub2_sub3_sub4_sub5_sub6_sub7' data-ref="llvm::AMDGPU::sub0_sub1_sub2_sub3_sub4_sub5_sub6_sub7" data-ref-filename="llvm..AMDGPU..sub0_sub1_sub2_sub3_sub4_sub5_sub6_sub7">sub0_sub1_sub2_sub3_sub4_sub5_sub6_sub7</a>;</td></tr>
<tr><th id="1805">1805</th><td>  <b>default</b>:</td></tr>
<tr><th id="1806">1806</th><td>    <b>if</b> (<a class="local col7 ref" href="#767Size" title='Size' data-ref="767Size" data-ref-filename="767Size">Size</a> &lt; <var>32</var>)</td></tr>
<tr><th id="1807">1807</th><td>      <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>;</td></tr>
<tr><th id="1808">1808</th><td>    <b>if</b> (<a class="local col7 ref" href="#767Size" title='Size' data-ref="767Size" data-ref-filename="767Size">Size</a> &gt; <var>256</var>)</td></tr>
<tr><th id="1809">1809</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1810">1810</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL17sizeToSubRegIndexj" title='sizeToSubRegIndex' data-use='c' data-ref="_ZL17sizeToSubRegIndexj" data-ref-filename="_ZL17sizeToSubRegIndexj">sizeToSubRegIndex</a>(<a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12PowerOf2CeilEm" title='llvm::PowerOf2Ceil' data-ref="_ZN4llvm12PowerOf2CeilEm" data-ref-filename="_ZN4llvm12PowerOf2CeilEm">PowerOf2Ceil</a>(<a class="local col7 ref" href="#767Size" title='Size' data-ref="767Size" data-ref-filename="767Size">Size</a>));</td></tr>
<tr><th id="1811">1811</th><td>  }</td></tr>
<tr><th id="1812">1812</th><td>}</td></tr>
<tr><th id="1813">1813</th><td></td></tr>
<tr><th id="1814">1814</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector13selectG_TRUNCERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_TRUNC' data-ref="_ZNK4llvm25AMDGPUInstructionSelector13selectG_TRUNCERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector13selectG_TRUNCERNS_12MachineInstrE">selectG_TRUNC</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="768I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="768I" data-ref-filename="768I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="1815">1815</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="769DstReg" title='DstReg' data-type='llvm::Register' data-ref="769DstReg" data-ref-filename="769DstReg">DstReg</dfn> = <a class="local col8 ref" href="#768I" title='I' data-ref="768I" data-ref-filename="768I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1816">1816</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="770SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="770SrcReg" data-ref-filename="770SrcReg">SrcReg</dfn> = <a class="local col8 ref" href="#768I" title='I' data-ref="768I" data-ref-filename="768I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1817">1817</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="771DstTy" title='DstTy' data-type='const llvm::LLT' data-ref="771DstTy" data-ref-filename="771DstTy">DstTy</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#769DstReg" title='DstReg' data-ref="769DstReg" data-ref-filename="769DstReg">DstReg</a>);</td></tr>
<tr><th id="1818">1818</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col2 decl" id="772SrcTy" title='SrcTy' data-type='const llvm::LLT' data-ref="772SrcTy" data-ref-filename="772SrcTy">SrcTy</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#770SrcReg" title='SrcReg' data-ref="770SrcReg" data-ref-filename="770SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1819">1819</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col3 decl" id="773S1" title='S1' data-type='const llvm::LLT' data-ref="773S1" data-ref-filename="773S1">S1</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>1</var>);</td></tr>
<tr><th id="1820">1820</th><td></td></tr>
<tr><th id="1821">1821</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col4 decl" id="774SrcRB" title='SrcRB' data-type='const llvm::RegisterBank *' data-ref="774SrcRB" data-ref-filename="774SrcRB">SrcRB</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#770SrcReg" title='SrcReg' data-ref="770SrcReg" data-ref-filename="770SrcReg">SrcReg</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>);</td></tr>
<tr><th id="1822">1822</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col5 decl" id="775DstRB" title='DstRB' data-type='const llvm::RegisterBank *' data-ref="775DstRB" data-ref-filename="775DstRB">DstRB</dfn>;</td></tr>
<tr><th id="1823">1823</th><td>  <b>if</b> (<a class="local col1 ref" href="#771DstTy" title='DstTy' data-ref="771DstTy" data-ref-filename="771DstTy">DstTy</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="local col3 ref" href="#773S1" title='S1' data-ref="773S1" data-ref-filename="773S1">S1</a>) {</td></tr>
<tr><th id="1824">1824</th><td>    <i>// This is a special case. We don't treat s1 for legalization artifacts as</i></td></tr>
<tr><th id="1825">1825</th><td><i>    // vcc booleans.</i></td></tr>
<tr><th id="1826">1826</th><td>    <a class="local col5 ref" href="#775DstRB" title='DstRB' data-ref="775DstRB" data-ref-filename="775DstRB">DstRB</a> = <a class="local col4 ref" href="#774SrcRB" title='SrcRB' data-ref="774SrcRB" data-ref-filename="774SrcRB">SrcRB</a>;</td></tr>
<tr><th id="1827">1827</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1828">1828</th><td>    <a class="local col5 ref" href="#775DstRB" title='DstRB' data-ref="775DstRB" data-ref-filename="775DstRB">DstRB</a> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#769DstReg" title='DstReg' data-ref="769DstReg" data-ref-filename="769DstReg">DstReg</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>);</td></tr>
<tr><th id="1829">1829</th><td>    <b>if</b> (<a class="local col4 ref" href="#774SrcRB" title='SrcRB' data-ref="774SrcRB" data-ref-filename="774SrcRB">SrcRB</a> != <a class="local col5 ref" href="#775DstRB" title='DstRB' data-ref="775DstRB" data-ref-filename="775DstRB">DstRB</a>)</td></tr>
<tr><th id="1830">1830</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1831">1831</th><td>  }</td></tr>
<tr><th id="1832">1832</th><td></td></tr>
<tr><th id="1833">1833</th><td>  <em>const</em> <em>bool</em> <dfn class="local col6 decl" id="776IsVALU" title='IsVALU' data-type='const bool' data-ref="776IsVALU" data-ref-filename="776IsVALU">IsVALU</dfn> = <a class="local col5 ref" href="#775DstRB" title='DstRB' data-ref="775DstRB" data-ref-filename="775DstRB">DstRB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>;</td></tr>
<tr><th id="1834">1834</th><td></td></tr>
<tr><th id="1835">1835</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="777DstSize" title='DstSize' data-type='unsigned int' data-ref="777DstSize" data-ref-filename="777DstSize">DstSize</dfn> = <a class="local col1 ref" href="#771DstTy" title='DstTy' data-ref="771DstTy" data-ref-filename="771DstTy">DstTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="1836">1836</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="778SrcSize" title='SrcSize' data-type='unsigned int' data-ref="778SrcSize" data-ref-filename="778SrcSize">SrcSize</dfn> = <a class="local col2 ref" href="#772SrcTy" title='SrcTy' data-ref="772SrcTy" data-ref-filename="772SrcTy">SrcTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="1837">1837</th><td></td></tr>
<tr><th id="1838">1838</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="779SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="779SrcRC" data-ref-filename="779SrcRC">SrcRC</dfn></td></tr>
<tr><th id="1839">1839</th><td>    = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo24getRegClassForSizeOnBankEjRKNS_12RegisterBankERKNS_19MachineRegisterInfoE" title='llvm::SIRegisterInfo::getRegClassForSizeOnBank' data-ref="_ZNK4llvm14SIRegisterInfo24getRegClassForSizeOnBankEjRKNS_12RegisterBankERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm14SIRegisterInfo24getRegClassForSizeOnBankEjRKNS_12RegisterBankERKNS_19MachineRegisterInfoE">getRegClassForSizeOnBank</a>(<a class="local col8 ref" href="#778SrcSize" title='SrcSize' data-ref="778SrcSize" data-ref-filename="778SrcSize">SrcSize</a>, *<a class="local col4 ref" href="#774SrcRB" title='SrcRB' data-ref="774SrcRB" data-ref-filename="774SrcRB">SrcRB</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>);</td></tr>
<tr><th id="1840">1840</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="780DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="780DstRC" data-ref-filename="780DstRC">DstRC</dfn></td></tr>
<tr><th id="1841">1841</th><td>    = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo24getRegClassForSizeOnBankEjRKNS_12RegisterBankERKNS_19MachineRegisterInfoE" title='llvm::SIRegisterInfo::getRegClassForSizeOnBank' data-ref="_ZNK4llvm14SIRegisterInfo24getRegClassForSizeOnBankEjRKNS_12RegisterBankERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm14SIRegisterInfo24getRegClassForSizeOnBankEjRKNS_12RegisterBankERKNS_19MachineRegisterInfoE">getRegClassForSizeOnBank</a>(<a class="local col7 ref" href="#777DstSize" title='DstSize' data-ref="777DstSize" data-ref-filename="777DstSize">DstSize</a>, *<a class="local col5 ref" href="#775DstRB" title='DstRB' data-ref="775DstRB" data-ref-filename="775DstRB">DstRB</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>);</td></tr>
<tr><th id="1842">1842</th><td>  <b>if</b> (!<a class="local col9 ref" href="#779SrcRC" title='SrcRC' data-ref="779SrcRC" data-ref-filename="779SrcRC">SrcRC</a> || !<a class="local col0 ref" href="#780DstRC" title='DstRC' data-ref="780DstRC" data-ref-filename="780DstRC">DstRC</a>)</td></tr>
<tr><th id="1843">1843</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1844">1844</th><td></td></tr>
<tr><th id="1845">1845</th><td>  <b>if</b> (!<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#770SrcReg" title='SrcReg' data-ref="770SrcReg" data-ref-filename="770SrcReg">SrcReg</a>, *<a class="local col9 ref" href="#779SrcRC" title='SrcRC' data-ref="779SrcRC" data-ref-filename="779SrcRC">SrcRC</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>) ||</td></tr>
<tr><th id="1846">1846</th><td>      !<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#769DstReg" title='DstReg' data-ref="769DstReg" data-ref-filename="769DstReg">DstReg</a>, *<a class="local col0 ref" href="#780DstRC" title='DstRC' data-ref="780DstRC" data-ref-filename="780DstRC">DstRC</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>)) {</td></tr>
<tr><th id="1847">1847</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Failed to constrain G_TRUNC\n"</q>);</td></tr>
<tr><th id="1848">1848</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1849">1849</th><td>  }</td></tr>
<tr><th id="1850">1850</th><td></td></tr>
<tr><th id="1851">1851</th><td>  <b>if</b> (<a class="local col1 ref" href="#771DstTy" title='DstTy' data-ref="771DstTy" data-ref-filename="771DstTy">DstTy</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>2</var>, <var>16</var>) &amp;&amp; <a class="local col2 ref" href="#772SrcTy" title='SrcTy' data-ref="772SrcTy" data-ref-filename="772SrcTy">SrcTy</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>2</var>, <var>32</var>)) {</td></tr>
<tr><th id="1852">1852</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="781MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="781MBB" data-ref-filename="781MBB">MBB</dfn> = <a class="local col8 ref" href="#768I" title='I' data-ref="768I" data-ref-filename="768I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1853">1853</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col2 decl" id="782DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="782DL" data-ref-filename="782DL">DL</dfn> = <a class="local col8 ref" href="#768I" title='I' data-ref="768I" data-ref-filename="768I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1854">1854</th><td></td></tr>
<tr><th id="1855">1855</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="783LoReg" title='LoReg' data-type='llvm::Register' data-ref="783LoReg" data-ref-filename="783LoReg">LoReg</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col0 ref" href="#780DstRC" title='DstRC' data-ref="780DstRC" data-ref-filename="780DstRC">DstRC</a>);</td></tr>
<tr><th id="1856">1856</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="784HiReg" title='HiReg' data-type='llvm::Register' data-ref="784HiReg" data-ref-filename="784HiReg">HiReg</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col0 ref" href="#780DstRC" title='DstRC' data-ref="780DstRC" data-ref-filename="780DstRC">DstRC</a>);</td></tr>
<tr><th id="1857">1857</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col1 ref" href="#781MBB" title='MBB' data-ref="781MBB" data-ref-filename="781MBB">MBB</a></span>, <span class='refarg'><a class="local col8 ref" href="#768I" title='I' data-ref="768I" data-ref-filename="768I">I</a></span>, <a class="local col2 ref" href="#782DL" title='DL' data-ref="782DL" data-ref-filename="782DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#783LoReg" title='LoReg' data-ref="783LoReg" data-ref-filename="783LoReg">LoReg</a>)</td></tr>
<tr><th id="1858">1858</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#770SrcReg" title='SrcReg' data-ref="770SrcReg" data-ref-filename="770SrcReg">SrcReg</a>, <var>0</var>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>);</td></tr>
<tr><th id="1859">1859</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col1 ref" href="#781MBB" title='MBB' data-ref="781MBB" data-ref-filename="781MBB">MBB</a></span>, <span class='refarg'><a class="local col8 ref" href="#768I" title='I' data-ref="768I" data-ref-filename="768I">I</a></span>, <a class="local col2 ref" href="#782DL" title='DL' data-ref="782DL" data-ref-filename="782DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#784HiReg" title='HiReg' data-ref="784HiReg" data-ref-filename="784HiReg">HiReg</a>)</td></tr>
<tr><th id="1860">1860</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#770SrcReg" title='SrcReg' data-ref="770SrcReg" data-ref-filename="770SrcReg">SrcReg</a>, <var>0</var>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub1" title='llvm::AMDGPU::sub1' data-ref="llvm::AMDGPU::sub1" data-ref-filename="llvm..AMDGPU..sub1">sub1</a>);</td></tr>
<tr><th id="1861">1861</th><td></td></tr>
<tr><th id="1862">1862</th><td>    <b>if</b> (<a class="local col6 ref" href="#776IsVALU" title='IsVALU' data-ref="776IsVALU" data-ref-filename="776IsVALU">IsVALU</a> &amp;&amp; <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::STI" title='llvm::AMDGPUInstructionSelector::STI' data-ref="llvm::AMDGPUInstructionSelector::STI" data-ref-filename="llvm..AMDGPUInstructionSelector..STI">STI</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget7hasSDWAEv" title='llvm::AMDGPUSubtarget::hasSDWA' data-ref="_ZNK4llvm15AMDGPUSubtarget7hasSDWAEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget7hasSDWAEv">hasSDWA</a>()) {</td></tr>
<tr><th id="1863">1863</th><td>      <i>// Write the low 16-bits of the high element into the high 16-bits of the</i></td></tr>
<tr><th id="1864">1864</th><td><i>      // low element.</i></td></tr>
<tr><th id="1865">1865</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="785MovSDWA" title='MovSDWA' data-type='llvm::MachineInstr *' data-ref="785MovSDWA" data-ref-filename="785MovSDWA">MovSDWA</dfn> =</td></tr>
<tr><th id="1866">1866</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col1 ref" href="#781MBB" title='MBB' data-ref="781MBB" data-ref-filename="781MBB">MBB</a></span>, <span class='refarg'><a class="local col8 ref" href="#768I" title='I' data-ref="768I" data-ref-filename="768I">I</a></span>, <a class="local col2 ref" href="#782DL" title='DL' data-ref="782DL" data-ref-filename="782DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_sdwa" title='llvm::AMDGPU::V_MOV_B32_sdwa' data-ref="llvm::AMDGPU::V_MOV_B32_sdwa" data-ref-filename="llvm..AMDGPU..V_MOV_B32_sdwa">V_MOV_B32_sdwa</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#769DstReg" title='DstReg' data-ref="769DstReg" data-ref-filename="769DstReg">DstReg</a>)</td></tr>
<tr><th id="1867">1867</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)                             <i>// $src0_modifiers</i></td></tr>
<tr><th id="1868">1868</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#784HiReg" title='HiReg' data-ref="784HiReg" data-ref-filename="784HiReg">HiReg</a>)                         <i>// $src0</i></td></tr>
<tr><th id="1869">1869</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)                             <i>// $clamp</i></td></tr>
<tr><th id="1870">1870</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::SDWA::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::SDWA::WORD_1" title='llvm::AMDGPU::SDWA::WORD_1' data-ref="llvm::AMDGPU::SDWA::WORD_1" data-ref-filename="llvm..AMDGPU..SDWA..WORD_1">WORD_1</a>)          <i>// $dst_sel</i></td></tr>
<tr><th id="1871">1871</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::SDWA::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::SDWA::UNUSED_PRESERVE" title='llvm::AMDGPU::SDWA::UNUSED_PRESERVE' data-ref="llvm::AMDGPU::SDWA::UNUSED_PRESERVE" data-ref-filename="llvm..AMDGPU..SDWA..UNUSED_PRESERVE">UNUSED_PRESERVE</a>) <i>// $dst_unused</i></td></tr>
<tr><th id="1872">1872</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::SDWA::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::SDWA::WORD_0" title='llvm::AMDGPU::SDWA::WORD_0' data-ref="llvm::AMDGPU::SDWA::WORD_0" data-ref-filename="llvm..AMDGPU..SDWA..WORD_0">WORD_0</a>)          <i>// $src0_sel</i></td></tr>
<tr><th id="1873">1873</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#783LoReg" title='LoReg' data-ref="783LoReg" data-ref-filename="783LoReg">LoReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a>);</td></tr>
<tr><th id="1874">1874</th><td>      <a class="local col5 ref" href="#785MovSDWA" title='MovSDWA' data-ref="785MovSDWA" data-ref-filename="785MovSDWA">MovSDWA</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr11tieOperandsEjj" title='llvm::MachineInstr::tieOperands' data-ref="_ZN4llvm12MachineInstr11tieOperandsEjj" data-ref-filename="_ZN4llvm12MachineInstr11tieOperandsEjj">tieOperands</a>(<var>0</var>, <a class="local col5 ref" href="#785MovSDWA" title='MovSDWA' data-ref="785MovSDWA" data-ref-filename="785MovSDWA">MovSDWA</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>);</td></tr>
<tr><th id="1875">1875</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1876">1876</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="786TmpReg0" title='TmpReg0' data-type='llvm::Register' data-ref="786TmpReg0" data-ref-filename="786TmpReg0">TmpReg0</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col0 ref" href="#780DstRC" title='DstRC' data-ref="780DstRC" data-ref-filename="780DstRC">DstRC</a>);</td></tr>
<tr><th id="1877">1877</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="787TmpReg1" title='TmpReg1' data-type='llvm::Register' data-ref="787TmpReg1" data-ref-filename="787TmpReg1">TmpReg1</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col0 ref" href="#780DstRC" title='DstRC' data-ref="780DstRC" data-ref-filename="780DstRC">DstRC</a>);</td></tr>
<tr><th id="1878">1878</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="788ImmReg" title='ImmReg' data-type='llvm::Register' data-ref="788ImmReg" data-ref-filename="788ImmReg">ImmReg</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col0 ref" href="#780DstRC" title='DstRC' data-ref="780DstRC" data-ref-filename="780DstRC">DstRC</a>);</td></tr>
<tr><th id="1879">1879</th><td>      <b>if</b> (<a class="local col6 ref" href="#776IsVALU" title='IsVALU' data-ref="776IsVALU" data-ref-filename="776IsVALU">IsVALU</a>) {</td></tr>
<tr><th id="1880">1880</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col1 ref" href="#781MBB" title='MBB' data-ref="781MBB" data-ref-filename="781MBB">MBB</a></span>, <span class='refarg'><a class="local col8 ref" href="#768I" title='I' data-ref="768I" data-ref-filename="768I">I</a></span>, <a class="local col2 ref" href="#782DL" title='DL' data-ref="782DL" data-ref-filename="782DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_LSHLREV_B32_e64" title='llvm::AMDGPU::V_LSHLREV_B32_e64' data-ref="llvm::AMDGPU::V_LSHLREV_B32_e64" data-ref-filename="llvm..AMDGPU..V_LSHLREV_B32_e64">V_LSHLREV_B32_e64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#786TmpReg0" title='TmpReg0' data-ref="786TmpReg0" data-ref-filename="786TmpReg0">TmpReg0</a>)</td></tr>
<tr><th id="1881">1881</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>16</var>)</td></tr>
<tr><th id="1882">1882</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#784HiReg" title='HiReg' data-ref="784HiReg" data-ref-filename="784HiReg">HiReg</a>);</td></tr>
<tr><th id="1883">1883</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1884">1884</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col1 ref" href="#781MBB" title='MBB' data-ref="781MBB" data-ref-filename="781MBB">MBB</a></span>, <span class='refarg'><a class="local col8 ref" href="#768I" title='I' data-ref="768I" data-ref-filename="768I">I</a></span>, <a class="local col2 ref" href="#782DL" title='DL' data-ref="782DL" data-ref-filename="782DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_LSHL_B32" title='llvm::AMDGPU::S_LSHL_B32' data-ref="llvm::AMDGPU::S_LSHL_B32" data-ref-filename="llvm..AMDGPU..S_LSHL_B32">S_LSHL_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#786TmpReg0" title='TmpReg0' data-ref="786TmpReg0" data-ref-filename="786TmpReg0">TmpReg0</a>)</td></tr>
<tr><th id="1885">1885</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#784HiReg" title='HiReg' data-ref="784HiReg" data-ref-filename="784HiReg">HiReg</a>)</td></tr>
<tr><th id="1886">1886</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>16</var>);</td></tr>
<tr><th id="1887">1887</th><td>      }</td></tr>
<tr><th id="1888">1888</th><td></td></tr>
<tr><th id="1889">1889</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="789MovOpc" title='MovOpc' data-type='unsigned int' data-ref="789MovOpc" data-ref-filename="789MovOpc">MovOpc</dfn> = <a class="local col6 ref" href="#776IsVALU" title='IsVALU' data-ref="776IsVALU" data-ref-filename="776IsVALU">IsVALU</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_e32" title='llvm::AMDGPU::V_MOV_B32_e32' data-ref="llvm::AMDGPU::V_MOV_B32_e32" data-ref-filename="llvm..AMDGPU..V_MOV_B32_e32">V_MOV_B32_e32</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32" title='llvm::AMDGPU::S_MOV_B32' data-ref="llvm::AMDGPU::S_MOV_B32" data-ref-filename="llvm..AMDGPU..S_MOV_B32">S_MOV_B32</a>;</td></tr>
<tr><th id="1890">1890</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="790AndOpc" title='AndOpc' data-type='unsigned int' data-ref="790AndOpc" data-ref-filename="790AndOpc">AndOpc</dfn> = <a class="local col6 ref" href="#776IsVALU" title='IsVALU' data-ref="776IsVALU" data-ref-filename="776IsVALU">IsVALU</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_AND_B32_e64" title='llvm::AMDGPU::V_AND_B32_e64' data-ref="llvm::AMDGPU::V_AND_B32_e64" data-ref-filename="llvm..AMDGPU..V_AND_B32_e64">V_AND_B32_e64</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_AND_B32" title='llvm::AMDGPU::S_AND_B32' data-ref="llvm::AMDGPU::S_AND_B32" data-ref-filename="llvm..AMDGPU..S_AND_B32">S_AND_B32</a>;</td></tr>
<tr><th id="1891">1891</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="791OrOpc" title='OrOpc' data-type='unsigned int' data-ref="791OrOpc" data-ref-filename="791OrOpc">OrOpc</dfn> = <a class="local col6 ref" href="#776IsVALU" title='IsVALU' data-ref="776IsVALU" data-ref-filename="776IsVALU">IsVALU</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_OR_B32_e64" title='llvm::AMDGPU::V_OR_B32_e64' data-ref="llvm::AMDGPU::V_OR_B32_e64" data-ref-filename="llvm..AMDGPU..V_OR_B32_e64">V_OR_B32_e64</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_OR_B32" title='llvm::AMDGPU::S_OR_B32' data-ref="llvm::AMDGPU::S_OR_B32" data-ref-filename="llvm..AMDGPU..S_OR_B32">S_OR_B32</a>;</td></tr>
<tr><th id="1892">1892</th><td></td></tr>
<tr><th id="1893">1893</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col1 ref" href="#781MBB" title='MBB' data-ref="781MBB" data-ref-filename="781MBB">MBB</a></span>, <span class='refarg'><a class="local col8 ref" href="#768I" title='I' data-ref="768I" data-ref-filename="768I">I</a></span>, <a class="local col2 ref" href="#782DL" title='DL' data-ref="782DL" data-ref-filename="782DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#789MovOpc" title='MovOpc' data-ref="789MovOpc" data-ref-filename="789MovOpc">MovOpc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#788ImmReg" title='ImmReg' data-ref="788ImmReg" data-ref-filename="788ImmReg">ImmReg</a>)</td></tr>
<tr><th id="1894">1894</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0xffff</var>);</td></tr>
<tr><th id="1895">1895</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col1 ref" href="#781MBB" title='MBB' data-ref="781MBB" data-ref-filename="781MBB">MBB</a></span>, <span class='refarg'><a class="local col8 ref" href="#768I" title='I' data-ref="768I" data-ref-filename="768I">I</a></span>, <a class="local col2 ref" href="#782DL" title='DL' data-ref="782DL" data-ref-filename="782DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#790AndOpc" title='AndOpc' data-ref="790AndOpc" data-ref-filename="790AndOpc">AndOpc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#787TmpReg1" title='TmpReg1' data-ref="787TmpReg1" data-ref-filename="787TmpReg1">TmpReg1</a>)</td></tr>
<tr><th id="1896">1896</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#783LoReg" title='LoReg' data-ref="783LoReg" data-ref-filename="783LoReg">LoReg</a>)</td></tr>
<tr><th id="1897">1897</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#788ImmReg" title='ImmReg' data-ref="788ImmReg" data-ref-filename="788ImmReg">ImmReg</a>);</td></tr>
<tr><th id="1898">1898</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col1 ref" href="#781MBB" title='MBB' data-ref="781MBB" data-ref-filename="781MBB">MBB</a></span>, <span class='refarg'><a class="local col8 ref" href="#768I" title='I' data-ref="768I" data-ref-filename="768I">I</a></span>, <a class="local col2 ref" href="#782DL" title='DL' data-ref="782DL" data-ref-filename="782DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#791OrOpc" title='OrOpc' data-ref="791OrOpc" data-ref-filename="791OrOpc">OrOpc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#769DstReg" title='DstReg' data-ref="769DstReg" data-ref-filename="769DstReg">DstReg</a>)</td></tr>
<tr><th id="1899">1899</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#786TmpReg0" title='TmpReg0' data-ref="786TmpReg0" data-ref-filename="786TmpReg0">TmpReg0</a>)</td></tr>
<tr><th id="1900">1900</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#787TmpReg1" title='TmpReg1' data-ref="787TmpReg1" data-ref-filename="787TmpReg1">TmpReg1</a>);</td></tr>
<tr><th id="1901">1901</th><td>    }</td></tr>
<tr><th id="1902">1902</th><td></td></tr>
<tr><th id="1903">1903</th><td>    <a class="local col8 ref" href="#768I" title='I' data-ref="768I" data-ref-filename="768I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1904">1904</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1905">1905</th><td>  }</td></tr>
<tr><th id="1906">1906</th><td></td></tr>
<tr><th id="1907">1907</th><td>  <b>if</b> (!<a class="local col1 ref" href="#771DstTy" title='DstTy' data-ref="771DstTy" data-ref-filename="771DstTy">DstTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isScalarEv" title='llvm::LLT::isScalar' data-ref="_ZNK4llvm3LLT8isScalarEv" data-ref-filename="_ZNK4llvm3LLT8isScalarEv">isScalar</a>())</td></tr>
<tr><th id="1908">1908</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1909">1909</th><td></td></tr>
<tr><th id="1910">1910</th><td>  <b>if</b> (<a class="local col8 ref" href="#778SrcSize" title='SrcSize' data-ref="778SrcSize" data-ref-filename="778SrcSize">SrcSize</a> &gt; <var>32</var>) {</td></tr>
<tr><th id="1911">1911</th><td>    <em>int</em> <dfn class="local col2 decl" id="792SubRegIdx" title='SubRegIdx' data-type='int' data-ref="792SubRegIdx" data-ref-filename="792SubRegIdx">SubRegIdx</dfn> = <a class="tu ref fn" href="#_ZL17sizeToSubRegIndexj" title='sizeToSubRegIndex' data-use='c' data-ref="_ZL17sizeToSubRegIndexj" data-ref-filename="_ZL17sizeToSubRegIndexj">sizeToSubRegIndex</a>(<a class="local col7 ref" href="#777DstSize" title='DstSize' data-ref="777DstSize" data-ref-filename="777DstSize">DstSize</a>);</td></tr>
<tr><th id="1912">1912</th><td>    <b>if</b> (<a class="local col2 ref" href="#792SubRegIdx" title='SubRegIdx' data-ref="792SubRegIdx" data-ref-filename="792SubRegIdx">SubRegIdx</a> == -<var>1</var>)</td></tr>
<tr><th id="1913">1913</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1914">1914</th><td></td></tr>
<tr><th id="1915">1915</th><td>    <i>// Deal with weird cases where the class only partially supports the subreg</i></td></tr>
<tr><th id="1916">1916</th><td><i>    // index.</i></td></tr>
<tr><th id="1917">1917</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="793SrcWithSubRC" title='SrcWithSubRC' data-type='const llvm::TargetRegisterClass *' data-ref="793SrcWithSubRC" data-ref-filename="793SrcWithSubRC">SrcWithSubRC</dfn></td></tr>
<tr><th id="1918">1918</th><td>      = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>.<a class="virtual ref fn" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#_ZNK4llvm21AMDGPUGenRegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj" title='llvm::AMDGPUGenRegisterInfo::getSubClassWithSubReg' data-ref="_ZNK4llvm21AMDGPUGenRegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZNK4llvm21AMDGPUGenRegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj">getSubClassWithSubReg</a>(<a class="local col9 ref" href="#779SrcRC" title='SrcRC' data-ref="779SrcRC" data-ref-filename="779SrcRC">SrcRC</a>, <a class="local col2 ref" href="#792SubRegIdx" title='SubRegIdx' data-ref="792SubRegIdx" data-ref-filename="792SubRegIdx">SubRegIdx</a>);</td></tr>
<tr><th id="1919">1919</th><td>    <b>if</b> (!<a class="local col3 ref" href="#793SrcWithSubRC" title='SrcWithSubRC' data-ref="793SrcWithSubRC" data-ref-filename="793SrcWithSubRC">SrcWithSubRC</a>)</td></tr>
<tr><th id="1920">1920</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1921">1921</th><td></td></tr>
<tr><th id="1922">1922</th><td>    <b>if</b> (<a class="local col3 ref" href="#793SrcWithSubRC" title='SrcWithSubRC' data-ref="793SrcWithSubRC" data-ref-filename="793SrcWithSubRC">SrcWithSubRC</a> != <a class="local col9 ref" href="#779SrcRC" title='SrcRC' data-ref="779SrcRC" data-ref-filename="779SrcRC">SrcRC</a>) {</td></tr>
<tr><th id="1923">1923</th><td>      <b>if</b> (!<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#770SrcReg" title='SrcReg' data-ref="770SrcReg" data-ref-filename="770SrcReg">SrcReg</a>, *<a class="local col3 ref" href="#793SrcWithSubRC" title='SrcWithSubRC' data-ref="793SrcWithSubRC" data-ref-filename="793SrcWithSubRC">SrcWithSubRC</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>))</td></tr>
<tr><th id="1924">1924</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1925">1925</th><td>    }</td></tr>
<tr><th id="1926">1926</th><td></td></tr>
<tr><th id="1927">1927</th><td>    <a class="local col8 ref" href="#768I" title='I' data-ref="768I" data-ref-filename="768I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj" data-ref-filename="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<a class="local col2 ref" href="#792SubRegIdx" title='SubRegIdx' data-ref="792SubRegIdx" data-ref-filename="792SubRegIdx">SubRegIdx</a>);</td></tr>
<tr><th id="1928">1928</th><td>  }</td></tr>
<tr><th id="1929">1929</th><td></td></tr>
<tr><th id="1930">1930</th><td>  <a class="local col8 ref" href="#768I" title='I' data-ref="768I" data-ref-filename="768I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>));</td></tr>
<tr><th id="1931">1931</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1932">1932</th><td>}</td></tr>
<tr><th id="1933">1933</th><td></td></tr>
<tr><th id="1934">1934</th><td><i class="doc" data-doc="_ZL16shouldUseAndMaskjRj">/// <span class="command">\returns</span> true if a bitmask for<span class="command"> \p</span> <span class="arg">Size</span> bits will be an inline immediate.</i></td></tr>
<tr><th id="1935">1935</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL16shouldUseAndMaskjRj" title='shouldUseAndMask' data-type='bool shouldUseAndMask(unsigned int Size, unsigned int &amp; Mask)' data-ref="_ZL16shouldUseAndMaskjRj" data-ref-filename="_ZL16shouldUseAndMaskjRj">shouldUseAndMask</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="794Size" title='Size' data-type='unsigned int' data-ref="794Size" data-ref-filename="794Size">Size</dfn>, <em>unsigned</em> &amp;<dfn class="local col5 decl" id="795Mask" title='Mask' data-type='unsigned int &amp;' data-ref="795Mask" data-ref-filename="795Mask">Mask</dfn>) {</td></tr>
<tr><th id="1936">1936</th><td>  <a class="local col5 ref" href="#795Mask" title='Mask' data-ref="795Mask" data-ref-filename="795Mask">Mask</a> = <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm16maskTrailingOnesEj" title='llvm::maskTrailingOnes' data-ref="_ZN4llvm16maskTrailingOnesEj" data-ref-filename="_ZN4llvm16maskTrailingOnesEj">maskTrailingOnes</a>&lt;<em>unsigned</em>&gt;(<a class="local col4 ref" href="#794Size" title='Size' data-ref="794Size" data-ref-filename="794Size">Size</a>);</td></tr>
<tr><th id="1937">1937</th><td>  <em>int</em> <dfn class="local col6 decl" id="796SignedMask" title='SignedMask' data-type='int' data-ref="796SignedMask" data-ref-filename="796SignedMask">SignedMask</dfn> = <b>static_cast</b>&lt;<em>int</em>&gt;(<a class="local col5 ref" href="#795Mask" title='Mask' data-ref="795Mask" data-ref-filename="795Mask">Mask</a>);</td></tr>
<tr><th id="1938">1938</th><td>  <b>return</b> <a class="local col6 ref" href="#796SignedMask" title='SignedMask' data-ref="796SignedMask" data-ref-filename="796SignedMask">SignedMask</a> &gt;= -<var>16</var> &amp;&amp; <a class="local col6 ref" href="#796SignedMask" title='SignedMask' data-ref="796SignedMask" data-ref-filename="796SignedMask">SignedMask</a> &lt;= <var>64</var>;</td></tr>
<tr><th id="1939">1939</th><td>}</td></tr>
<tr><th id="1940">1940</th><td></td></tr>
<tr><th id="1941">1941</th><td><i>// Like RegisterBankInfo::getRegBank, but don't assume vcc for s1.</i></td></tr>
<tr><th id="1942">1942</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector18getArtifactRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPUInstructionSelector::getArtifactRegBank' data-ref="_ZNK4llvm25AMDGPUInstructionSelector18getArtifactRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector18getArtifactRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getArtifactRegBank</dfn>(</td></tr>
<tr><th id="1943">1943</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="797Reg" title='Reg' data-type='llvm::Register' data-ref="797Reg" data-ref-filename="797Reg">Reg</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="798MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="798MRI" data-ref-filename="798MRI">MRI</dfn>,</td></tr>
<tr><th id="1944">1944</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col9 decl" id="799TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="799TRI" data-ref-filename="799TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1945">1945</th><td>  <em>const</em> <a class="typedef" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::RegClassOrRegBank" title='llvm::RegClassOrRegBank' data-type='PointerUnion&lt;const llvm::TargetRegisterClass *, const llvm::RegisterBank *&gt;' data-ref="llvm::RegClassOrRegBank" data-ref-filename="llvm..RegClassOrRegBank">RegClassOrRegBank</a> &amp;<dfn class="local col0 decl" id="800RegClassOrBank" title='RegClassOrBank' data-type='const llvm::RegClassOrRegBank &amp;' data-ref="800RegClassOrBank" data-ref-filename="800RegClassOrBank">RegClassOrBank</dfn> = <a class="local col8 ref" href="#798MRI" title='MRI' data-ref="798MRI" data-ref-filename="798MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20getRegClassOrRegBankENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClassOrRegBank' data-ref="_ZNK4llvm19MachineRegisterInfo20getRegClassOrRegBankENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo20getRegClassOrRegBankENS_8RegisterE">getRegClassOrRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#797Reg" title='Reg' data-ref="797Reg" data-ref-filename="797Reg">Reg</a>);</td></tr>
<tr><th id="1946">1946</th><td>  <b>if</b> (<em>auto</em> *<dfn class="local col1 decl" id="801RB" title='RB' data-type='const llvm::RegisterBank *' data-ref="801RB" data-ref-filename="801RB"><a class="local col1 ref" href="#801RB" title='RB' data-ref="801RB" data-ref-filename="801RB">RB</a></dfn> = <a class="local col0 ref" href="#800RegClassOrBank" title='RegClassOrBank' data-ref="800RegClassOrBank" data-ref-filename="800RegClassOrBank">RegClassOrBank</a>.<a class="ref fn" href="../../../include/llvm/ADT/PointerUnion.h.html#_ZNK4llvm12PointerUnion8dyn_castEv" title='llvm::PointerUnion::dyn_cast' data-ref="_ZNK4llvm12PointerUnion8dyn_castEv" data-ref-filename="_ZNK4llvm12PointerUnion8dyn_castEv">dyn_cast</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *&gt;())</td></tr>
<tr><th id="1947">1947</th><td>    <b>return</b> <a class="local col1 ref" href="#801RB" title='RB' data-ref="801RB" data-ref-filename="801RB">RB</a>;</td></tr>
<tr><th id="1948">1948</th><td></td></tr>
<tr><th id="1949">1949</th><td>  <i>// Ignore the type, since we don't use vcc in artifacts.</i></td></tr>
<tr><th id="1950">1950</th><td>  <b>if</b> (<em>auto</em> *<dfn class="local col2 decl" id="802RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="802RC" data-ref-filename="802RC"><a class="local col2 ref" href="#802RC" title='RC' data-ref="802RC" data-ref-filename="802RC">RC</a></dfn> = <a class="local col0 ref" href="#800RegClassOrBank" title='RegClassOrBank' data-ref="800RegClassOrBank" data-ref-filename="800RegClassOrBank">RegClassOrBank</a>.<a class="ref fn" href="../../../include/llvm/ADT/PointerUnion.h.html#_ZNK4llvm12PointerUnion8dyn_castEv" title='llvm::PointerUnion::dyn_cast' data-ref="_ZNK4llvm12PointerUnion8dyn_castEv" data-ref-filename="_ZNK4llvm12PointerUnion8dyn_castEv">dyn_cast</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *&gt;())</td></tr>
<tr><th id="1951">1951</th><td>    <b>return</b> &amp;<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="virtual ref fn" href="AMDGPURegisterBankInfo.h.html#_ZNK4llvm22AMDGPURegisterBankInfo22getRegBankFromRegClassERKNS_19TargetRegisterClassENS_3LLTE" title='llvm::AMDGPURegisterBankInfo::getRegBankFromRegClass' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo22getRegBankFromRegClassERKNS_19TargetRegisterClassENS_3LLTE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo22getRegBankFromRegClassERKNS_19TargetRegisterClassENS_3LLTE">getRegBankFromRegClass</a>(*<a class="local col2 ref" href="#802RC" title='RC' data-ref="802RC" data-ref-filename="802RC">RC</a>, <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a><a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLTC1Ev" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1Ev" data-ref-filename="_ZN4llvm3LLTC1Ev">(</a>));</td></tr>
<tr><th id="1952">1952</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1953">1953</th><td>}</td></tr>
<tr><th id="1954">1954</th><td></td></tr>
<tr><th id="1955">1955</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector15selectG_SZA_EXTERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_SZA_EXT' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15selectG_SZA_EXTERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15selectG_SZA_EXTERNS_12MachineInstrE">selectG_SZA_EXT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="803I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="803I" data-ref-filename="803I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="1956">1956</th><td>  <em>bool</em> <dfn class="local col4 decl" id="804InReg" title='InReg' data-type='bool' data-ref="804InReg" data-ref-filename="804InReg">InReg</dfn> = <a class="local col3 ref" href="#803I" title='I' data-ref="803I" data-ref-filename="803I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_SEXT_INREG" title='llvm::AMDGPU::G_SEXT_INREG' data-ref="llvm::AMDGPU::G_SEXT_INREG" data-ref-filename="llvm..AMDGPU..G_SEXT_INREG">G_SEXT_INREG</a>;</td></tr>
<tr><th id="1957">1957</th><td>  <em>bool</em> <dfn class="local col5 decl" id="805Signed" title='Signed' data-type='bool' data-ref="805Signed" data-ref-filename="805Signed">Signed</dfn> = <a class="local col3 ref" href="#803I" title='I' data-ref="803I" data-ref-filename="803I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_SEXT" title='llvm::AMDGPU::G_SEXT' data-ref="llvm::AMDGPU::G_SEXT" data-ref-filename="llvm..AMDGPU..G_SEXT">G_SEXT</a> || <a class="local col4 ref" href="#804InReg" title='InReg' data-ref="804InReg" data-ref-filename="804InReg">InReg</a>;</td></tr>
<tr><th id="1958">1958</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col6 decl" id="806DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="806DL" data-ref-filename="806DL">DL</dfn> = <a class="local col3 ref" href="#803I" title='I' data-ref="803I" data-ref-filename="803I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1959">1959</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="807MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="807MBB" data-ref-filename="807MBB">MBB</dfn> = *<a class="local col3 ref" href="#803I" title='I' data-ref="803I" data-ref-filename="803I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1960">1960</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="808DstReg" title='DstReg' data-type='const llvm::Register' data-ref="808DstReg" data-ref-filename="808DstReg">DstReg</dfn> = <a class="local col3 ref" href="#803I" title='I' data-ref="803I" data-ref-filename="803I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1961">1961</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="809SrcReg" title='SrcReg' data-type='const llvm::Register' data-ref="809SrcReg" data-ref-filename="809SrcReg">SrcReg</dfn> = <a class="local col3 ref" href="#803I" title='I' data-ref="803I" data-ref-filename="803I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1962">1962</th><td></td></tr>
<tr><th id="1963">1963</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col0 decl" id="810DstTy" title='DstTy' data-type='const llvm::LLT' data-ref="810DstTy" data-ref-filename="810DstTy">DstTy</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#808DstReg" title='DstReg' data-ref="808DstReg" data-ref-filename="808DstReg">DstReg</a>);</td></tr>
<tr><th id="1964">1964</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="811SrcTy" title='SrcTy' data-type='const llvm::LLT' data-ref="811SrcTy" data-ref-filename="811SrcTy">SrcTy</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#809SrcReg" title='SrcReg' data-ref="809SrcReg" data-ref-filename="809SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1965">1965</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col2 decl" id="812SrcSize" title='SrcSize' data-type='const unsigned int' data-ref="812SrcSize" data-ref-filename="812SrcSize">SrcSize</dfn> = <a class="local col3 ref" href="#803I" title='I' data-ref="803I" data-ref-filename="803I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_SEXT_INREG" title='llvm::AMDGPU::G_SEXT_INREG' data-ref="llvm::AMDGPU::G_SEXT_INREG" data-ref-filename="llvm..AMDGPU..G_SEXT_INREG">G_SEXT_INREG</a> ?</td></tr>
<tr><th id="1966">1966</th><td>    <a class="local col3 ref" href="#803I" title='I' data-ref="803I" data-ref-filename="803I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() : <a class="local col1 ref" href="#811SrcTy" title='SrcTy' data-ref="811SrcTy" data-ref-filename="811SrcTy">SrcTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="1967">1967</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col3 decl" id="813DstSize" title='DstSize' data-type='const unsigned int' data-ref="813DstSize" data-ref-filename="813DstSize">DstSize</dfn> = <a class="local col0 ref" href="#810DstTy" title='DstTy' data-ref="810DstTy" data-ref-filename="810DstTy">DstTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="1968">1968</th><td>  <b>if</b> (!<a class="local col0 ref" href="#810DstTy" title='DstTy' data-ref="810DstTy" data-ref-filename="810DstTy">DstTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isScalarEv" title='llvm::LLT::isScalar' data-ref="_ZNK4llvm3LLT8isScalarEv" data-ref-filename="_ZNK4llvm3LLT8isScalarEv">isScalar</a>())</td></tr>
<tr><th id="1969">1969</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1970">1970</th><td></td></tr>
<tr><th id="1971">1971</th><td>  <i>// Artifact casts should never use vcc.</i></td></tr>
<tr><th id="1972">1972</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col4 decl" id="814SrcBank" title='SrcBank' data-type='const llvm::RegisterBank *' data-ref="814SrcBank" data-ref-filename="814SrcBank">SrcBank</dfn> = <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector18getArtifactRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPUInstructionSelector::getArtifactRegBank' data-ref="_ZNK4llvm25AMDGPUInstructionSelector18getArtifactRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector18getArtifactRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getArtifactRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#809SrcReg" title='SrcReg' data-ref="809SrcReg" data-ref-filename="809SrcReg">SrcReg</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>);</td></tr>
<tr><th id="1973">1973</th><td></td></tr>
<tr><th id="1974">1974</th><td>  <i>// FIXME: This should probably be illegal and split earlier.</i></td></tr>
<tr><th id="1975">1975</th><td>  <b>if</b> (<a class="local col3 ref" href="#803I" title='I' data-ref="803I" data-ref-filename="803I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_ANYEXT" title='llvm::AMDGPU::G_ANYEXT' data-ref="llvm::AMDGPU::G_ANYEXT" data-ref-filename="llvm..AMDGPU..G_ANYEXT">G_ANYEXT</a>) {</td></tr>
<tr><th id="1976">1976</th><td>    <b>if</b> (<a class="local col3 ref" href="#813DstSize" title='DstSize' data-ref="813DstSize" data-ref-filename="813DstSize">DstSize</a> &lt;= <var>32</var>)</td></tr>
<tr><th id="1977">1977</th><td>      <b>return</b> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector10selectCOPYERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectCOPY' data-ref="_ZNK4llvm25AMDGPUInstructionSelector10selectCOPYERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector10selectCOPYERNS_12MachineInstrE">selectCOPY</a>(<span class='refarg'><a class="local col3 ref" href="#803I" title='I' data-ref="803I" data-ref-filename="803I">I</a></span>);</td></tr>
<tr><th id="1978">1978</th><td></td></tr>
<tr><th id="1979">1979</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="815SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="815SrcRC" data-ref-filename="815SrcRC">SrcRC</dfn> =</td></tr>
<tr><th id="1980">1980</th><td>        <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo24getRegClassForTypeOnBankENS_3LLTERKNS_12RegisterBankERKNS_19MachineRegisterInfoE" title='llvm::SIRegisterInfo::getRegClassForTypeOnBank' data-ref="_ZNK4llvm14SIRegisterInfo24getRegClassForTypeOnBankENS_3LLTERKNS_12RegisterBankERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm14SIRegisterInfo24getRegClassForTypeOnBankENS_3LLTERKNS_12RegisterBankERKNS_19MachineRegisterInfoE">getRegClassForTypeOnBank</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col1 ref" href="#811SrcTy" title='SrcTy' data-ref="811SrcTy" data-ref-filename="811SrcTy">SrcTy</a>, *<a class="local col4 ref" href="#814SrcBank" title='SrcBank' data-ref="814SrcBank" data-ref-filename="814SrcBank">SrcBank</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>);</td></tr>
<tr><th id="1981">1981</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col6 decl" id="816DstBank" title='DstBank' data-type='const llvm::RegisterBank *' data-ref="816DstBank" data-ref-filename="816DstBank">DstBank</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#808DstReg" title='DstReg' data-ref="808DstReg" data-ref-filename="808DstReg">DstReg</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>);</td></tr>
<tr><th id="1982">1982</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="817DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="817DstRC" data-ref-filename="817DstRC">DstRC</dfn> =</td></tr>
<tr><th id="1983">1983</th><td>        <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo24getRegClassForSizeOnBankEjRKNS_12RegisterBankERKNS_19MachineRegisterInfoE" title='llvm::SIRegisterInfo::getRegClassForSizeOnBank' data-ref="_ZNK4llvm14SIRegisterInfo24getRegClassForSizeOnBankEjRKNS_12RegisterBankERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm14SIRegisterInfo24getRegClassForSizeOnBankEjRKNS_12RegisterBankERKNS_19MachineRegisterInfoE">getRegClassForSizeOnBank</a>(<a class="local col3 ref" href="#813DstSize" title='DstSize' data-ref="813DstSize" data-ref-filename="813DstSize">DstSize</a>, *<a class="local col6 ref" href="#816DstBank" title='DstBank' data-ref="816DstBank" data-ref-filename="816DstBank">DstBank</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>);</td></tr>
<tr><th id="1984">1984</th><td></td></tr>
<tr><th id="1985">1985</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="818UndefReg" title='UndefReg' data-type='llvm::Register' data-ref="818UndefReg" data-ref-filename="818UndefReg">UndefReg</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col5 ref" href="#815SrcRC" title='SrcRC' data-ref="815SrcRC" data-ref-filename="815SrcRC">SrcRC</a>);</td></tr>
<tr><th id="1986">1986</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#807MBB" title='MBB' data-ref="807MBB" data-ref-filename="807MBB">MBB</a></span>, <span class='refarg'><a class="local col3 ref" href="#803I" title='I' data-ref="803I" data-ref-filename="803I">I</a></span>, <a class="local col6 ref" href="#806DL" title='DL' data-ref="806DL" data-ref-filename="806DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::IMPLICIT_DEF" title='llvm::AMDGPU::IMPLICIT_DEF' data-ref="llvm::AMDGPU::IMPLICIT_DEF" data-ref-filename="llvm..AMDGPU..IMPLICIT_DEF">IMPLICIT_DEF</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#818UndefReg" title='UndefReg' data-ref="818UndefReg" data-ref-filename="818UndefReg">UndefReg</a>);</td></tr>
<tr><th id="1987">1987</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#807MBB" title='MBB' data-ref="807MBB" data-ref-filename="807MBB">MBB</a></span>, <span class='refarg'><a class="local col3 ref" href="#803I" title='I' data-ref="803I" data-ref-filename="803I">I</a></span>, <a class="local col6 ref" href="#806DL" title='DL' data-ref="806DL" data-ref-filename="806DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::REG_SEQUENCE" title='llvm::AMDGPU::REG_SEQUENCE' data-ref="llvm::AMDGPU::REG_SEQUENCE" data-ref-filename="llvm..AMDGPU..REG_SEQUENCE">REG_SEQUENCE</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#808DstReg" title='DstReg' data-ref="808DstReg" data-ref-filename="808DstReg">DstReg</a>)</td></tr>
<tr><th id="1988">1988</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#809SrcReg" title='SrcReg' data-ref="809SrcReg" data-ref-filename="809SrcReg">SrcReg</a>)</td></tr>
<tr><th id="1989">1989</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>)</td></tr>
<tr><th id="1990">1990</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#818UndefReg" title='UndefReg' data-ref="818UndefReg" data-ref-filename="818UndefReg">UndefReg</a>)</td></tr>
<tr><th id="1991">1991</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub1" title='llvm::AMDGPU::sub1' data-ref="llvm::AMDGPU::sub1" data-ref-filename="llvm..AMDGPU..sub1">sub1</a>);</td></tr>
<tr><th id="1992">1992</th><td>    <a class="local col3 ref" href="#803I" title='I' data-ref="803I" data-ref-filename="803I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1993">1993</th><td></td></tr>
<tr><th id="1994">1994</th><td>    <b>return</b> <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#808DstReg" title='DstReg' data-ref="808DstReg" data-ref-filename="808DstReg">DstReg</a>, *<a class="local col7 ref" href="#817DstRC" title='DstRC' data-ref="817DstRC" data-ref-filename="817DstRC">DstRC</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>) &amp;&amp;</td></tr>
<tr><th id="1995">1995</th><td>           <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#809SrcReg" title='SrcReg' data-ref="809SrcReg" data-ref-filename="809SrcReg">SrcReg</a>, *<a class="local col5 ref" href="#815SrcRC" title='SrcRC' data-ref="815SrcRC" data-ref-filename="815SrcRC">SrcRC</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>);</td></tr>
<tr><th id="1996">1996</th><td>  }</td></tr>
<tr><th id="1997">1997</th><td></td></tr>
<tr><th id="1998">1998</th><td>  <b>if</b> (<a class="local col4 ref" href="#814SrcBank" title='SrcBank' data-ref="814SrcBank" data-ref-filename="814SrcBank">SrcBank</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a> &amp;&amp; <a class="local col3 ref" href="#813DstSize" title='DstSize' data-ref="813DstSize" data-ref-filename="813DstSize">DstSize</a> &lt;= <var>32</var>) {</td></tr>
<tr><th id="1999">1999</th><td>    <i>// 64-bit should have been split up in RegBankSelect</i></td></tr>
<tr><th id="2000">2000</th><td><i></i></td></tr>
<tr><th id="2001">2001</th><td><i>    // Try to use an and with a mask if it will save code size.</i></td></tr>
<tr><th id="2002">2002</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="819Mask" title='Mask' data-type='unsigned int' data-ref="819Mask" data-ref-filename="819Mask">Mask</dfn>;</td></tr>
<tr><th id="2003">2003</th><td>    <b>if</b> (!<a class="local col5 ref" href="#805Signed" title='Signed' data-ref="805Signed" data-ref-filename="805Signed">Signed</a> &amp;&amp; <a class="tu ref fn" href="#_ZL16shouldUseAndMaskjRj" title='shouldUseAndMask' data-use='c' data-ref="_ZL16shouldUseAndMaskjRj" data-ref-filename="_ZL16shouldUseAndMaskjRj">shouldUseAndMask</a>(<a class="local col2 ref" href="#812SrcSize" title='SrcSize' data-ref="812SrcSize" data-ref-filename="812SrcSize">SrcSize</a>, <span class='refarg'><a class="local col9 ref" href="#819Mask" title='Mask' data-ref="819Mask" data-ref-filename="819Mask">Mask</a></span>)) {</td></tr>
<tr><th id="2004">2004</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="820ExtI" title='ExtI' data-type='llvm::MachineInstr *' data-ref="820ExtI" data-ref-filename="820ExtI">ExtI</dfn> =</td></tr>
<tr><th id="2005">2005</th><td>      <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#807MBB" title='MBB' data-ref="807MBB" data-ref-filename="807MBB">MBB</a></span>, <span class='refarg'><a class="local col3 ref" href="#803I" title='I' data-ref="803I" data-ref-filename="803I">I</a></span>, <a class="local col6 ref" href="#806DL" title='DL' data-ref="806DL" data-ref-filename="806DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_AND_B32_e32" title='llvm::AMDGPU::V_AND_B32_e32' data-ref="llvm::AMDGPU::V_AND_B32_e32" data-ref-filename="llvm..AMDGPU..V_AND_B32_e32">V_AND_B32_e32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#808DstReg" title='DstReg' data-ref="808DstReg" data-ref-filename="808DstReg">DstReg</a>)</td></tr>
<tr><th id="2006">2006</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col9 ref" href="#819Mask" title='Mask' data-ref="819Mask" data-ref-filename="819Mask">Mask</a>)</td></tr>
<tr><th id="2007">2007</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#809SrcReg" title='SrcReg' data-ref="809SrcReg" data-ref-filename="809SrcReg">SrcReg</a>);</td></tr>
<tr><th id="2008">2008</th><td>      <a class="local col3 ref" href="#803I" title='I' data-ref="803I" data-ref-filename="803I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2009">2009</th><td>      <b>return</b> <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="local col0 ref" href="#820ExtI" title='ExtI' data-ref="820ExtI" data-ref-filename="820ExtI">ExtI</a></span>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="2010">2010</th><td>    }</td></tr>
<tr><th id="2011">2011</th><td></td></tr>
<tr><th id="2012">2012</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="821BFE" title='BFE' data-type='const unsigned int' data-ref="821BFE" data-ref-filename="821BFE">BFE</dfn> = <a class="local col5 ref" href="#805Signed" title='Signed' data-ref="805Signed" data-ref-filename="805Signed">Signed</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_BFE_I32_e64" title='llvm::AMDGPU::V_BFE_I32_e64' data-ref="llvm::AMDGPU::V_BFE_I32_e64" data-ref-filename="llvm..AMDGPU..V_BFE_I32_e64">V_BFE_I32_e64</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_BFE_U32_e64" title='llvm::AMDGPU::V_BFE_U32_e64' data-ref="llvm::AMDGPU::V_BFE_U32_e64" data-ref-filename="llvm..AMDGPU..V_BFE_U32_e64">V_BFE_U32_e64</a>;</td></tr>
<tr><th id="2013">2013</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="822ExtI" title='ExtI' data-type='llvm::MachineInstr *' data-ref="822ExtI" data-ref-filename="822ExtI">ExtI</dfn> =</td></tr>
<tr><th id="2014">2014</th><td>      <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#807MBB" title='MBB' data-ref="807MBB" data-ref-filename="807MBB">MBB</a></span>, <span class='refarg'><a class="local col3 ref" href="#803I" title='I' data-ref="803I" data-ref-filename="803I">I</a></span>, <a class="local col6 ref" href="#806DL" title='DL' data-ref="806DL" data-ref-filename="806DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#821BFE" title='BFE' data-ref="821BFE" data-ref-filename="821BFE">BFE</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#808DstReg" title='DstReg' data-ref="808DstReg" data-ref-filename="808DstReg">DstReg</a>)</td></tr>
<tr><th id="2015">2015</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#809SrcReg" title='SrcReg' data-ref="809SrcReg" data-ref-filename="809SrcReg">SrcReg</a>)</td></tr>
<tr><th id="2016">2016</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// Offset</i></td></tr>
<tr><th id="2017">2017</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#812SrcSize" title='SrcSize' data-ref="812SrcSize" data-ref-filename="812SrcSize">SrcSize</a>); <i>// Width</i></td></tr>
<tr><th id="2018">2018</th><td>    <a class="local col3 ref" href="#803I" title='I' data-ref="803I" data-ref-filename="803I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2019">2019</th><td>    <b>return</b> <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="local col2 ref" href="#822ExtI" title='ExtI' data-ref="822ExtI" data-ref-filename="822ExtI">ExtI</a></span>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="2020">2020</th><td>  }</td></tr>
<tr><th id="2021">2021</th><td></td></tr>
<tr><th id="2022">2022</th><td>  <b>if</b> (<a class="local col4 ref" href="#814SrcBank" title='SrcBank' data-ref="814SrcBank" data-ref-filename="814SrcBank">SrcBank</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a> &amp;&amp; <a class="local col3 ref" href="#813DstSize" title='DstSize' data-ref="813DstSize" data-ref-filename="813DstSize">DstSize</a> &lt;= <var>64</var>) {</td></tr>
<tr><th id="2023">2023</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col3 decl" id="823SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="823SrcRC" data-ref-filename="823SrcRC">SrcRC</dfn> = <a class="local col4 ref" href="#804InReg" title='InReg' data-ref="804InReg" data-ref-filename="804InReg">InReg</a> &amp;&amp; <a class="local col3 ref" href="#813DstSize" title='DstSize' data-ref="813DstSize" data-ref-filename="813DstSize">DstSize</a> &gt; <var>32</var> ?</td></tr>
<tr><th id="2024">2024</th><td>      <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_64RegClass" title='llvm::AMDGPU::SReg_64RegClass' data-ref="llvm::AMDGPU::SReg_64RegClass" data-ref-filename="llvm..AMDGPU..SReg_64RegClass">SReg_64RegClass</a> : <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a>;</td></tr>
<tr><th id="2025">2025</th><td>    <b>if</b> (!<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#809SrcReg" title='SrcReg' data-ref="809SrcReg" data-ref-filename="809SrcReg">SrcReg</a>, <a class="local col3 ref" href="#823SrcRC" title='SrcRC' data-ref="823SrcRC" data-ref-filename="823SrcRC">SrcRC</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>))</td></tr>
<tr><th id="2026">2026</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2027">2027</th><td></td></tr>
<tr><th id="2028">2028</th><td>    <b>if</b> (<a class="local col5 ref" href="#805Signed" title='Signed' data-ref="805Signed" data-ref-filename="805Signed">Signed</a> &amp;&amp; <a class="local col3 ref" href="#813DstSize" title='DstSize' data-ref="813DstSize" data-ref-filename="813DstSize">DstSize</a> == <var>32</var> &amp;&amp; (<a class="local col2 ref" href="#812SrcSize" title='SrcSize' data-ref="812SrcSize" data-ref-filename="812SrcSize">SrcSize</a> == <var>8</var> || <a class="local col2 ref" href="#812SrcSize" title='SrcSize' data-ref="812SrcSize" data-ref-filename="812SrcSize">SrcSize</a> == <var>16</var>)) {</td></tr>
<tr><th id="2029">2029</th><td>      <em>const</em> <em>unsigned</em> <dfn class="local col4 decl" id="824SextOpc" title='SextOpc' data-type='const unsigned int' data-ref="824SextOpc" data-ref-filename="824SextOpc">SextOpc</dfn> = <a class="local col2 ref" href="#812SrcSize" title='SrcSize' data-ref="812SrcSize" data-ref-filename="812SrcSize">SrcSize</a> == <var>8</var> ?</td></tr>
<tr><th id="2030">2030</th><td>        <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_SEXT_I32_I8" title='llvm::AMDGPU::S_SEXT_I32_I8' data-ref="llvm::AMDGPU::S_SEXT_I32_I8" data-ref-filename="llvm..AMDGPU..S_SEXT_I32_I8">S_SEXT_I32_I8</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_SEXT_I32_I16" title='llvm::AMDGPU::S_SEXT_I32_I16' data-ref="llvm::AMDGPU::S_SEXT_I32_I16" data-ref-filename="llvm..AMDGPU..S_SEXT_I32_I16">S_SEXT_I32_I16</a>;</td></tr>
<tr><th id="2031">2031</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#807MBB" title='MBB' data-ref="807MBB" data-ref-filename="807MBB">MBB</a></span>, <span class='refarg'><a class="local col3 ref" href="#803I" title='I' data-ref="803I" data-ref-filename="803I">I</a></span>, <a class="local col6 ref" href="#806DL" title='DL' data-ref="806DL" data-ref-filename="806DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#824SextOpc" title='SextOpc' data-ref="824SextOpc" data-ref-filename="824SextOpc">SextOpc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#808DstReg" title='DstReg' data-ref="808DstReg" data-ref-filename="808DstReg">DstReg</a>)</td></tr>
<tr><th id="2032">2032</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#809SrcReg" title='SrcReg' data-ref="809SrcReg" data-ref-filename="809SrcReg">SrcReg</a>);</td></tr>
<tr><th id="2033">2033</th><td>      <a class="local col3 ref" href="#803I" title='I' data-ref="803I" data-ref-filename="803I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2034">2034</th><td>      <b>return</b> <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#808DstReg" title='DstReg' data-ref="808DstReg" data-ref-filename="808DstReg">DstReg</a>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>);</td></tr>
<tr><th id="2035">2035</th><td>    }</td></tr>
<tr><th id="2036">2036</th><td></td></tr>
<tr><th id="2037">2037</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col5 decl" id="825BFE64" title='BFE64' data-type='const unsigned int' data-ref="825BFE64" data-ref-filename="825BFE64">BFE64</dfn> = <a class="local col5 ref" href="#805Signed" title='Signed' data-ref="805Signed" data-ref-filename="805Signed">Signed</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_BFE_I64" title='llvm::AMDGPU::S_BFE_I64' data-ref="llvm::AMDGPU::S_BFE_I64" data-ref-filename="llvm..AMDGPU..S_BFE_I64">S_BFE_I64</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_BFE_U64" title='llvm::AMDGPU::S_BFE_U64' data-ref="llvm::AMDGPU::S_BFE_U64" data-ref-filename="llvm..AMDGPU..S_BFE_U64">S_BFE_U64</a>;</td></tr>
<tr><th id="2038">2038</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col6 decl" id="826BFE32" title='BFE32' data-type='const unsigned int' data-ref="826BFE32" data-ref-filename="826BFE32">BFE32</dfn> = <a class="local col5 ref" href="#805Signed" title='Signed' data-ref="805Signed" data-ref-filename="805Signed">Signed</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_BFE_I32" title='llvm::AMDGPU::S_BFE_I32' data-ref="llvm::AMDGPU::S_BFE_I32" data-ref-filename="llvm..AMDGPU..S_BFE_I32">S_BFE_I32</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_BFE_U32" title='llvm::AMDGPU::S_BFE_U32' data-ref="llvm::AMDGPU::S_BFE_U32" data-ref-filename="llvm..AMDGPU..S_BFE_U32">S_BFE_U32</a>;</td></tr>
<tr><th id="2039">2039</th><td></td></tr>
<tr><th id="2040">2040</th><td>    <i>// Scalar BFE is encoded as S1[5:0] = offset, S1[22:16]= width.</i></td></tr>
<tr><th id="2041">2041</th><td>    <b>if</b> (<a class="local col3 ref" href="#813DstSize" title='DstSize' data-ref="813DstSize" data-ref-filename="813DstSize">DstSize</a> &gt; <var>32</var> &amp;&amp; (<a class="local col2 ref" href="#812SrcSize" title='SrcSize' data-ref="812SrcSize" data-ref-filename="812SrcSize">SrcSize</a> &lt;= <var>32</var> || <a class="local col4 ref" href="#804InReg" title='InReg' data-ref="804InReg" data-ref-filename="804InReg">InReg</a>)) {</td></tr>
<tr><th id="2042">2042</th><td>      <i>// We need a 64-bit register source, but the high bits don't matter.</i></td></tr>
<tr><th id="2043">2043</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="827ExtReg" title='ExtReg' data-type='llvm::Register' data-ref="827ExtReg" data-ref-filename="827ExtReg">ExtReg</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_64RegClass" title='llvm::AMDGPU::SReg_64RegClass' data-ref="llvm::AMDGPU::SReg_64RegClass" data-ref-filename="llvm..AMDGPU..SReg_64RegClass">SReg_64RegClass</a>);</td></tr>
<tr><th id="2044">2044</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="828UndefReg" title='UndefReg' data-type='llvm::Register' data-ref="828UndefReg" data-ref-filename="828UndefReg">UndefReg</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a>);</td></tr>
<tr><th id="2045">2045</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="829SubReg" title='SubReg' data-type='unsigned int' data-ref="829SubReg" data-ref-filename="829SubReg">SubReg</dfn> = <a class="local col4 ref" href="#804InReg" title='InReg' data-ref="804InReg" data-ref-filename="804InReg">InReg</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a> : <var>0</var>;</td></tr>
<tr><th id="2046">2046</th><td></td></tr>
<tr><th id="2047">2047</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#807MBB" title='MBB' data-ref="807MBB" data-ref-filename="807MBB">MBB</a></span>, <span class='refarg'><a class="local col3 ref" href="#803I" title='I' data-ref="803I" data-ref-filename="803I">I</a></span>, <a class="local col6 ref" href="#806DL" title='DL' data-ref="806DL" data-ref-filename="806DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::IMPLICIT_DEF" title='llvm::AMDGPU::IMPLICIT_DEF' data-ref="llvm::AMDGPU::IMPLICIT_DEF" data-ref-filename="llvm..AMDGPU..IMPLICIT_DEF">IMPLICIT_DEF</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#828UndefReg" title='UndefReg' data-ref="828UndefReg" data-ref-filename="828UndefReg">UndefReg</a>);</td></tr>
<tr><th id="2048">2048</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#807MBB" title='MBB' data-ref="807MBB" data-ref-filename="807MBB">MBB</a></span>, <span class='refarg'><a class="local col3 ref" href="#803I" title='I' data-ref="803I" data-ref-filename="803I">I</a></span>, <a class="local col6 ref" href="#806DL" title='DL' data-ref="806DL" data-ref-filename="806DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::REG_SEQUENCE" title='llvm::AMDGPU::REG_SEQUENCE' data-ref="llvm::AMDGPU::REG_SEQUENCE" data-ref-filename="llvm..AMDGPU..REG_SEQUENCE">REG_SEQUENCE</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#827ExtReg" title='ExtReg' data-ref="827ExtReg" data-ref-filename="827ExtReg">ExtReg</a>)</td></tr>
<tr><th id="2049">2049</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#809SrcReg" title='SrcReg' data-ref="809SrcReg" data-ref-filename="809SrcReg">SrcReg</a>, <var>0</var>, <a class="local col9 ref" href="#829SubReg" title='SubReg' data-ref="829SubReg" data-ref-filename="829SubReg">SubReg</a>)</td></tr>
<tr><th id="2050">2050</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>)</td></tr>
<tr><th id="2051">2051</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#828UndefReg" title='UndefReg' data-ref="828UndefReg" data-ref-filename="828UndefReg">UndefReg</a>)</td></tr>
<tr><th id="2052">2052</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub1" title='llvm::AMDGPU::sub1' data-ref="llvm::AMDGPU::sub1" data-ref-filename="llvm..AMDGPU..sub1">sub1</a>);</td></tr>
<tr><th id="2053">2053</th><td></td></tr>
<tr><th id="2054">2054</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#807MBB" title='MBB' data-ref="807MBB" data-ref-filename="807MBB">MBB</a></span>, <span class='refarg'><a class="local col3 ref" href="#803I" title='I' data-ref="803I" data-ref-filename="803I">I</a></span>, <a class="local col6 ref" href="#806DL" title='DL' data-ref="806DL" data-ref-filename="806DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#825BFE64" title='BFE64' data-ref="825BFE64" data-ref-filename="825BFE64">BFE64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#808DstReg" title='DstReg' data-ref="808DstReg" data-ref-filename="808DstReg">DstReg</a>)</td></tr>
<tr><th id="2055">2055</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#827ExtReg" title='ExtReg' data-ref="827ExtReg" data-ref-filename="827ExtReg">ExtReg</a>)</td></tr>
<tr><th id="2056">2056</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#812SrcSize" title='SrcSize' data-ref="812SrcSize" data-ref-filename="812SrcSize">SrcSize</a> &lt;&lt; <var>16</var>);</td></tr>
<tr><th id="2057">2057</th><td></td></tr>
<tr><th id="2058">2058</th><td>      <a class="local col3 ref" href="#803I" title='I' data-ref="803I" data-ref-filename="803I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2059">2059</th><td>      <b>return</b> <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#808DstReg" title='DstReg' data-ref="808DstReg" data-ref-filename="808DstReg">DstReg</a>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_64RegClass" title='llvm::AMDGPU::SReg_64RegClass' data-ref="llvm::AMDGPU::SReg_64RegClass" data-ref-filename="llvm..AMDGPU..SReg_64RegClass">SReg_64RegClass</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>);</td></tr>
<tr><th id="2060">2060</th><td>    }</td></tr>
<tr><th id="2061">2061</th><td></td></tr>
<tr><th id="2062">2062</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="830Mask" title='Mask' data-type='unsigned int' data-ref="830Mask" data-ref-filename="830Mask">Mask</dfn>;</td></tr>
<tr><th id="2063">2063</th><td>    <b>if</b> (!<a class="local col5 ref" href="#805Signed" title='Signed' data-ref="805Signed" data-ref-filename="805Signed">Signed</a> &amp;&amp; <a class="tu ref fn" href="#_ZL16shouldUseAndMaskjRj" title='shouldUseAndMask' data-use='c' data-ref="_ZL16shouldUseAndMaskjRj" data-ref-filename="_ZL16shouldUseAndMaskjRj">shouldUseAndMask</a>(<a class="local col2 ref" href="#812SrcSize" title='SrcSize' data-ref="812SrcSize" data-ref-filename="812SrcSize">SrcSize</a>, <span class='refarg'><a class="local col0 ref" href="#830Mask" title='Mask' data-ref="830Mask" data-ref-filename="830Mask">Mask</a></span>)) {</td></tr>
<tr><th id="2064">2064</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#807MBB" title='MBB' data-ref="807MBB" data-ref-filename="807MBB">MBB</a></span>, <span class='refarg'><a class="local col3 ref" href="#803I" title='I' data-ref="803I" data-ref-filename="803I">I</a></span>, <a class="local col6 ref" href="#806DL" title='DL' data-ref="806DL" data-ref-filename="806DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_AND_B32" title='llvm::AMDGPU::S_AND_B32' data-ref="llvm::AMDGPU::S_AND_B32" data-ref-filename="llvm..AMDGPU..S_AND_B32">S_AND_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#808DstReg" title='DstReg' data-ref="808DstReg" data-ref-filename="808DstReg">DstReg</a>)</td></tr>
<tr><th id="2065">2065</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#809SrcReg" title='SrcReg' data-ref="809SrcReg" data-ref-filename="809SrcReg">SrcReg</a>)</td></tr>
<tr><th id="2066">2066</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col0 ref" href="#830Mask" title='Mask' data-ref="830Mask" data-ref-filename="830Mask">Mask</a>);</td></tr>
<tr><th id="2067">2067</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2068">2068</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#807MBB" title='MBB' data-ref="807MBB" data-ref-filename="807MBB">MBB</a></span>, <span class='refarg'><a class="local col3 ref" href="#803I" title='I' data-ref="803I" data-ref-filename="803I">I</a></span>, <a class="local col6 ref" href="#806DL" title='DL' data-ref="806DL" data-ref-filename="806DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#826BFE32" title='BFE32' data-ref="826BFE32" data-ref-filename="826BFE32">BFE32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#808DstReg" title='DstReg' data-ref="808DstReg" data-ref-filename="808DstReg">DstReg</a>)</td></tr>
<tr><th id="2069">2069</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#809SrcReg" title='SrcReg' data-ref="809SrcReg" data-ref-filename="809SrcReg">SrcReg</a>)</td></tr>
<tr><th id="2070">2070</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#812SrcSize" title='SrcSize' data-ref="812SrcSize" data-ref-filename="812SrcSize">SrcSize</a> &lt;&lt; <var>16</var>);</td></tr>
<tr><th id="2071">2071</th><td>    }</td></tr>
<tr><th id="2072">2072</th><td></td></tr>
<tr><th id="2073">2073</th><td>    <a class="local col3 ref" href="#803I" title='I' data-ref="803I" data-ref-filename="803I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2074">2074</th><td>    <b>return</b> <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#808DstReg" title='DstReg' data-ref="808DstReg" data-ref-filename="808DstReg">DstReg</a>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>);</td></tr>
<tr><th id="2075">2075</th><td>  }</td></tr>
<tr><th id="2076">2076</th><td></td></tr>
<tr><th id="2077">2077</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2078">2078</th><td>}</td></tr>
<tr><th id="2079">2079</th><td></td></tr>
<tr><th id="2080">2080</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector16selectG_CONSTANTERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_CONSTANT' data-ref="_ZNK4llvm25AMDGPUInstructionSelector16selectG_CONSTANTERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector16selectG_CONSTANTERNS_12MachineInstrE">selectG_CONSTANT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="831I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="831I" data-ref-filename="831I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="2081">2081</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="832BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="832BB" data-ref-filename="832BB">BB</dfn> = <a class="local col1 ref" href="#831I" title='I' data-ref="831I" data-ref-filename="831I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="2082">2082</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="833ImmOp" title='ImmOp' data-type='llvm::MachineOperand &amp;' data-ref="833ImmOp" data-ref-filename="833ImmOp">ImmOp</dfn> = <a class="local col1 ref" href="#831I" title='I' data-ref="831I" data-ref-filename="831I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="2083">2083</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="834DstReg" title='DstReg' data-type='llvm::Register' data-ref="834DstReg" data-ref-filename="834DstReg">DstReg</dfn> = <a class="local col1 ref" href="#831I" title='I' data-ref="831I" data-ref-filename="831I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2084">2084</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="835Size" title='Size' data-type='unsigned int' data-ref="835Size" data-ref-filename="835Size">Size</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#834DstReg" title='DstReg' data-ref="834DstReg" data-ref-filename="834DstReg">DstReg</a>).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="2085">2085</th><td></td></tr>
<tr><th id="2086">2086</th><td>  <i>// The AMDGPU backend only supports Imm operands and not CImm or FPImm.</i></td></tr>
<tr><th id="2087">2087</th><td>  <b>if</b> (<a class="local col3 ref" href="#833ImmOp" title='ImmOp' data-ref="833ImmOp" data-ref-filename="833ImmOp">ImmOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isFPImmEv" title='llvm::MachineOperand::isFPImm' data-ref="_ZNK4llvm14MachineOperand7isFPImmEv" data-ref-filename="_ZNK4llvm14MachineOperand7isFPImmEv">isFPImm</a>()) {</td></tr>
<tr><th id="2088">2088</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a> &amp;<dfn class="local col6 decl" id="836Imm" title='Imm' data-type='const llvm::APInt &amp;' data-ref="836Imm" data-ref-filename="836Imm">Imm</dfn> = <a class="local col3 ref" href="#833ImmOp" title='ImmOp' data-ref="833ImmOp" data-ref-filename="833ImmOp">ImmOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getFPImmEv" title='llvm::MachineOperand::getFPImm' data-ref="_ZNK4llvm14MachineOperand8getFPImmEv" data-ref-filename="_ZNK4llvm14MachineOperand8getFPImmEv">getFPImm</a>()-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm10ConstantFP11getValueAPFEv" title='llvm::ConstantFP::getValueAPF' data-ref="_ZNK4llvm10ConstantFP11getValueAPFEv" data-ref-filename="_ZNK4llvm10ConstantFP11getValueAPFEv">getValueAPF</a>().<a class="ref fn" href="../../../include/llvm/ADT/APFloat.h.html#_ZNK4llvm7APFloat14bitcastToAPIntEv" title='llvm::APFloat::bitcastToAPInt' data-ref="_ZNK4llvm7APFloat14bitcastToAPIntEv" data-ref-filename="_ZNK4llvm7APFloat14bitcastToAPIntEv">bitcastToAPInt</a>();</td></tr>
<tr><th id="2089">2089</th><td>    <a class="local col3 ref" href="#833ImmOp" title='ImmOp' data-ref="833ImmOp" data-ref-filename="833ImmOp">ImmOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateElj" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateElj" data-ref-filename="_ZN4llvm14MachineOperand17ChangeToImmediateElj">ChangeToImmediate</a>(<a class="local col6 ref" href="#836Imm" title='Imm' data-ref="836Imm" data-ref-filename="836Imm">Imm</a>.<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getZExtValueEv" title='llvm::APInt::getZExtValue' data-ref="_ZNK4llvm5APInt12getZExtValueEv" data-ref-filename="_ZNK4llvm5APInt12getZExtValueEv">getZExtValue</a>());</td></tr>
<tr><th id="2090">2090</th><td>  } <b>else</b> <b>if</b> (<a class="local col3 ref" href="#833ImmOp" title='ImmOp' data-ref="833ImmOp" data-ref-filename="833ImmOp">ImmOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isCImmEv" title='llvm::MachineOperand::isCImm' data-ref="_ZNK4llvm14MachineOperand6isCImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6isCImmEv">isCImm</a>()) {</td></tr>
<tr><th id="2091">2091</th><td>    <a class="local col3 ref" href="#833ImmOp" title='ImmOp' data-ref="833ImmOp" data-ref-filename="833ImmOp">ImmOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateElj" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateElj" data-ref-filename="_ZN4llvm14MachineOperand17ChangeToImmediateElj">ChangeToImmediate</a>(<a class="local col3 ref" href="#833ImmOp" title='ImmOp' data-ref="833ImmOp" data-ref-filename="833ImmOp">ImmOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getCImmEv" title='llvm::MachineOperand::getCImm' data-ref="_ZNK4llvm14MachineOperand7getCImmEv" data-ref-filename="_ZNK4llvm14MachineOperand7getCImmEv">getCImm</a>()-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getSExtValueEv" title='llvm::ConstantInt::getSExtValue' data-ref="_ZNK4llvm11ConstantInt12getSExtValueEv" data-ref-filename="_ZNK4llvm11ConstantInt12getSExtValueEv">getSExtValue</a>());</td></tr>
<tr><th id="2092">2092</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2093">2093</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Not supported by g_constants"</q>);</td></tr>
<tr><th id="2094">2094</th><td>  }</td></tr>
<tr><th id="2095">2095</th><td></td></tr>
<tr><th id="2096">2096</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col7 decl" id="837DstRB" title='DstRB' data-type='const llvm::RegisterBank *' data-ref="837DstRB" data-ref-filename="837DstRB">DstRB</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#834DstReg" title='DstReg' data-ref="834DstReg" data-ref-filename="834DstReg">DstReg</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>);</td></tr>
<tr><th id="2097">2097</th><td>  <em>const</em> <em>bool</em> <dfn class="local col8 decl" id="838IsSgpr" title='IsSgpr' data-type='const bool' data-ref="838IsSgpr" data-ref-filename="838IsSgpr">IsSgpr</dfn> = <a class="local col7 ref" href="#837DstRB" title='DstRB' data-ref="837DstRB" data-ref-filename="837DstRB">DstRB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>;</td></tr>
<tr><th id="2098">2098</th><td></td></tr>
<tr><th id="2099">2099</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="839Opcode" title='Opcode' data-type='unsigned int' data-ref="839Opcode" data-ref-filename="839Opcode">Opcode</dfn>;</td></tr>
<tr><th id="2100">2100</th><td>  <b>if</b> (<a class="local col7 ref" href="#837DstRB" title='DstRB' data-ref="837DstRB" data-ref-filename="837DstRB">DstRB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBankID" title='llvm::AMDGPU::VCCRegBankID' data-ref="llvm::AMDGPU::VCCRegBankID" data-ref-filename="llvm..AMDGPU..VCCRegBankID">VCCRegBankID</a>) {</td></tr>
<tr><th id="2101">2101</th><td>    <a class="local col9 ref" href="#839Opcode" title='Opcode' data-ref="839Opcode" data-ref-filename="839Opcode">Opcode</a> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::STI" title='llvm::AMDGPUInstructionSelector::STI' data-ref="llvm::AMDGPUInstructionSelector::STI" data-ref-filename="llvm..AMDGPUInstructionSelector..STI">STI</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>() ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32" title='llvm::AMDGPU::S_MOV_B32' data-ref="llvm::AMDGPU::S_MOV_B32" data-ref-filename="llvm..AMDGPU..S_MOV_B32">S_MOV_B32</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B64" title='llvm::AMDGPU::S_MOV_B64' data-ref="llvm::AMDGPU::S_MOV_B64" data-ref-filename="llvm..AMDGPU..S_MOV_B64">S_MOV_B64</a>;</td></tr>
<tr><th id="2102">2102</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2103">2103</th><td>    <a class="local col9 ref" href="#839Opcode" title='Opcode' data-ref="839Opcode" data-ref-filename="839Opcode">Opcode</a> = <a class="local col8 ref" href="#838IsSgpr" title='IsSgpr' data-ref="838IsSgpr" data-ref-filename="838IsSgpr">IsSgpr</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32" title='llvm::AMDGPU::S_MOV_B32' data-ref="llvm::AMDGPU::S_MOV_B32" data-ref-filename="llvm..AMDGPU..S_MOV_B32">S_MOV_B32</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_e32" title='llvm::AMDGPU::V_MOV_B32_e32' data-ref="llvm::AMDGPU::V_MOV_B32_e32" data-ref-filename="llvm..AMDGPU..V_MOV_B32_e32">V_MOV_B32_e32</a>;</td></tr>
<tr><th id="2104">2104</th><td></td></tr>
<tr><th id="2105">2105</th><td>    <i>// We should never produce s1 values on banks other than VCC. If the user of</i></td></tr>
<tr><th id="2106">2106</th><td><i>    // this already constrained the register, we may incorrectly think it's VCC</i></td></tr>
<tr><th id="2107">2107</th><td><i>    // if it wasn't originally.</i></td></tr>
<tr><th id="2108">2108</th><td>    <b>if</b> (<a class="local col5 ref" href="#835Size" title='Size' data-ref="835Size" data-ref-filename="835Size">Size</a> == <var>1</var>)</td></tr>
<tr><th id="2109">2109</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2110">2110</th><td>  }</td></tr>
<tr><th id="2111">2111</th><td></td></tr>
<tr><th id="2112">2112</th><td>  <b>if</b> (<a class="local col5 ref" href="#835Size" title='Size' data-ref="835Size" data-ref-filename="835Size">Size</a> != <var>64</var>) {</td></tr>
<tr><th id="2113">2113</th><td>    <a class="local col1 ref" href="#831I" title='I' data-ref="831I" data-ref-filename="831I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#839Opcode" title='Opcode' data-ref="839Opcode" data-ref-filename="839Opcode">Opcode</a>));</td></tr>
<tr><th id="2114">2114</th><td>    <a class="local col1 ref" href="#831I" title='I' data-ref="831I" data-ref-filename="831I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr25addImplicitDefUseOperandsERNS_15MachineFunctionE" title='llvm::MachineInstr::addImplicitDefUseOperands' data-ref="_ZN4llvm12MachineInstr25addImplicitDefUseOperandsERNS_15MachineFunctionE" data-ref-filename="_ZN4llvm12MachineInstr25addImplicitDefUseOperandsERNS_15MachineFunctionE">addImplicitDefUseOperands</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::MF" title='llvm::InstructionSelector::MF' data-ref="llvm::InstructionSelector::MF" data-ref-filename="llvm..InstructionSelector..MF">MF</a></span>);</td></tr>
<tr><th id="2115">2115</th><td>    <b>return</b> <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'><a class="local col1 ref" href="#831I" title='I' data-ref="831I" data-ref-filename="831I">I</a></span>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="2116">2116</th><td>  }</td></tr>
<tr><th id="2117">2117</th><td></td></tr>
<tr><th id="2118">2118</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col0 decl" id="840DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="840DL" data-ref-filename="840DL">DL</dfn> = <a class="local col1 ref" href="#831I" title='I' data-ref="831I" data-ref-filename="831I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="2119">2119</th><td></td></tr>
<tr><th id="2120">2120</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a> <dfn class="local col1 decl" id="841Imm" title='Imm' data-type='llvm::APInt' data-ref="841Imm" data-ref-filename="841Imm">Imm</dfn><a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ejmb" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ejmb" data-ref-filename="_ZN4llvm5APIntC1Ejmb">(</a><a class="local col5 ref" href="#835Size" title='Size' data-ref="835Size" data-ref-filename="835Size">Size</a>, <a class="local col1 ref" href="#831I" title='I' data-ref="831I" data-ref-filename="831I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="2121">2121</th><td></td></tr>
<tr><th id="2122">2122</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="842ResInst" title='ResInst' data-type='llvm::MachineInstr *' data-ref="842ResInst" data-ref-filename="842ResInst">ResInst</dfn>;</td></tr>
<tr><th id="2123">2123</th><td>  <b>if</b> (<a class="local col8 ref" href="#838IsSgpr" title='IsSgpr' data-ref="838IsSgpr" data-ref-filename="838IsSgpr">IsSgpr</a> &amp;&amp; <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_5APIntE" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_5APIntE" data-ref-filename="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_5APIntE">isInlineConstant</a>(<a class="local col1 ref" href="#841Imm" title='Imm' data-ref="841Imm" data-ref-filename="841Imm">Imm</a>)) {</td></tr>
<tr><th id="2124">2124</th><td>    <a class="local col2 ref" href="#842ResInst" title='ResInst' data-ref="842ResInst" data-ref-filename="842ResInst">ResInst</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col2 ref" href="#832BB" title='BB' data-ref="832BB" data-ref-filename="832BB">BB</a></span>, &amp;<a class="local col1 ref" href="#831I" title='I' data-ref="831I" data-ref-filename="831I">I</a>, <a class="local col0 ref" href="#840DL" title='DL' data-ref="840DL" data-ref-filename="840DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B64" title='llvm::AMDGPU::S_MOV_B64' data-ref="llvm::AMDGPU::S_MOV_B64" data-ref-filename="llvm..AMDGPU..S_MOV_B64">S_MOV_B64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#834DstReg" title='DstReg' data-ref="834DstReg" data-ref-filename="834DstReg">DstReg</a>)</td></tr>
<tr><th id="2125">2125</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col1 ref" href="#831I" title='I' data-ref="831I" data-ref-filename="831I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="2126">2126</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2127">2127</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="843RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="843RC" data-ref-filename="843RC">RC</dfn> = <a class="local col8 ref" href="#838IsSgpr" title='IsSgpr' data-ref="838IsSgpr" data-ref-filename="838IsSgpr">IsSgpr</a> ?</td></tr>
<tr><th id="2128">2128</th><td>      &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a> : &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>;</td></tr>
<tr><th id="2129">2129</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="844LoReg" title='LoReg' data-type='llvm::Register' data-ref="844LoReg" data-ref-filename="844LoReg">LoReg</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col3 ref" href="#843RC" title='RC' data-ref="843RC" data-ref-filename="843RC">RC</a>);</td></tr>
<tr><th id="2130">2130</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="845HiReg" title='HiReg' data-type='llvm::Register' data-ref="845HiReg" data-ref-filename="845HiReg">HiReg</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col3 ref" href="#843RC" title='RC' data-ref="843RC" data-ref-filename="843RC">RC</a>);</td></tr>
<tr><th id="2131">2131</th><td></td></tr>
<tr><th id="2132">2132</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col2 ref" href="#832BB" title='BB' data-ref="832BB" data-ref-filename="832BB">BB</a></span>, &amp;<a class="local col1 ref" href="#831I" title='I' data-ref="831I" data-ref-filename="831I">I</a>, <a class="local col0 ref" href="#840DL" title='DL' data-ref="840DL" data-ref-filename="840DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#839Opcode" title='Opcode' data-ref="839Opcode" data-ref-filename="839Opcode">Opcode</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#844LoReg" title='LoReg' data-ref="844LoReg" data-ref-filename="844LoReg">LoReg</a>)</td></tr>
<tr><th id="2133">2133</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col1 ref" href="#841Imm" title='Imm' data-ref="841Imm" data-ref-filename="841Imm">Imm</a>.<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt5truncEj" title='llvm::APInt::trunc' data-ref="_ZNK4llvm5APInt5truncEj" data-ref-filename="_ZNK4llvm5APInt5truncEj">trunc</a>(<var>32</var>).<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getZExtValueEv" title='llvm::APInt::getZExtValue' data-ref="_ZNK4llvm5APInt12getZExtValueEv" data-ref-filename="_ZNK4llvm5APInt12getZExtValueEv">getZExtValue</a>());</td></tr>
<tr><th id="2134">2134</th><td></td></tr>
<tr><th id="2135">2135</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col2 ref" href="#832BB" title='BB' data-ref="832BB" data-ref-filename="832BB">BB</a></span>, &amp;<a class="local col1 ref" href="#831I" title='I' data-ref="831I" data-ref-filename="831I">I</a>, <a class="local col0 ref" href="#840DL" title='DL' data-ref="840DL" data-ref-filename="840DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#839Opcode" title='Opcode' data-ref="839Opcode" data-ref-filename="839Opcode">Opcode</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#845HiReg" title='HiReg' data-ref="845HiReg" data-ref-filename="845HiReg">HiReg</a>)</td></tr>
<tr><th id="2136">2136</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col1 ref" href="#841Imm" title='Imm' data-ref="841Imm" data-ref-filename="841Imm">Imm</a>.<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt4ashrEj" title='llvm::APInt::ashr' data-ref="_ZNK4llvm5APInt4ashrEj" data-ref-filename="_ZNK4llvm5APInt4ashrEj">ashr</a>(<var>32</var>).<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getZExtValueEv" title='llvm::APInt::getZExtValue' data-ref="_ZNK4llvm5APInt12getZExtValueEv" data-ref-filename="_ZNK4llvm5APInt12getZExtValueEv">getZExtValue</a>());</td></tr>
<tr><th id="2137">2137</th><td></td></tr>
<tr><th id="2138">2138</th><td>    <a class="local col2 ref" href="#842ResInst" title='ResInst' data-ref="842ResInst" data-ref-filename="842ResInst">ResInst</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col2 ref" href="#832BB" title='BB' data-ref="832BB" data-ref-filename="832BB">BB</a></span>, &amp;<a class="local col1 ref" href="#831I" title='I' data-ref="831I" data-ref-filename="831I">I</a>, <a class="local col0 ref" href="#840DL" title='DL' data-ref="840DL" data-ref-filename="840DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::REG_SEQUENCE" title='llvm::AMDGPU::REG_SEQUENCE' data-ref="llvm::AMDGPU::REG_SEQUENCE" data-ref-filename="llvm..AMDGPU..REG_SEQUENCE">REG_SEQUENCE</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#834DstReg" title='DstReg' data-ref="834DstReg" data-ref-filename="834DstReg">DstReg</a>)</td></tr>
<tr><th id="2139">2139</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#844LoReg" title='LoReg' data-ref="844LoReg" data-ref-filename="844LoReg">LoReg</a>)</td></tr>
<tr><th id="2140">2140</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>)</td></tr>
<tr><th id="2141">2141</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#845HiReg" title='HiReg' data-ref="845HiReg" data-ref-filename="845HiReg">HiReg</a>)</td></tr>
<tr><th id="2142">2142</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub1" title='llvm::AMDGPU::sub1' data-ref="llvm::AMDGPU::sub1" data-ref-filename="llvm..AMDGPU..sub1">sub1</a>);</td></tr>
<tr><th id="2143">2143</th><td>  }</td></tr>
<tr><th id="2144">2144</th><td></td></tr>
<tr><th id="2145">2145</th><td>  <i>// We can't call constrainSelectedInstRegOperands here, because it doesn't</i></td></tr>
<tr><th id="2146">2146</th><td><i>  // work for target independent opcodes</i></td></tr>
<tr><th id="2147">2147</th><td>  <a class="local col1 ref" href="#831I" title='I' data-ref="831I" data-ref-filename="831I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2148">2148</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="846DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="846DstRC" data-ref-filename="846DstRC">DstRC</dfn> =</td></tr>
<tr><th id="2149">2149</th><td>    <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>.<a class="virtual ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE" title='llvm::SIRegisterInfo::getConstrainedRegClassForOperand' data-ref="_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE">getConstrainedRegClassForOperand</a>(<a class="local col2 ref" href="#842ResInst" title='ResInst' data-ref="842ResInst" data-ref-filename="842ResInst">ResInst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>), *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>);</td></tr>
<tr><th id="2150">2150</th><td>  <b>if</b> (!<a class="local col6 ref" href="#846DstRC" title='DstRC' data-ref="846DstRC" data-ref-filename="846DstRC">DstRC</a>)</td></tr>
<tr><th id="2151">2151</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2152">2152</th><td>  <b>return</b> <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#834DstReg" title='DstReg' data-ref="834DstReg" data-ref-filename="834DstReg">DstReg</a>, *<a class="local col6 ref" href="#846DstRC" title='DstRC' data-ref="846DstRC" data-ref-filename="846DstRC">DstRC</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>);</td></tr>
<tr><th id="2153">2153</th><td>}</td></tr>
<tr><th id="2154">2154</th><td></td></tr>
<tr><th id="2155">2155</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector12selectG_FNEGERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_FNEG' data-ref="_ZNK4llvm25AMDGPUInstructionSelector12selectG_FNEGERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector12selectG_FNEGERNS_12MachineInstrE">selectG_FNEG</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="847MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="847MI" data-ref-filename="847MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2156">2156</th><td>  <i>// Only manually handle the f64 SGPR case.</i></td></tr>
<tr><th id="2157">2157</th><td><i>  //</i></td></tr>
<tr><th id="2158">2158</th><td><i>  // FIXME: This is a workaround for 2.5 different tablegen problems. Because</i></td></tr>
<tr><th id="2159">2159</th><td><i>  // the bit ops theoretically have a second result due to the implicit def of</i></td></tr>
<tr><th id="2160">2160</th><td><i>  // SCC, the GlobalISelEmitter is overly conservative and rejects it. Fixing</i></td></tr>
<tr><th id="2161">2161</th><td><i>  // that is easy by disabling the check. The result works, but uses a</i></td></tr>
<tr><th id="2162">2162</th><td><i>  // nonsensical sreg32orlds_and_sreg_1 regclass.</i></td></tr>
<tr><th id="2163">2163</th><td><i>  //</i></td></tr>
<tr><th id="2164">2164</th><td><i>  // The DAG emitter is more problematic, and incorrectly adds both S_XOR_B32 to</i></td></tr>
<tr><th id="2165">2165</th><td><i>  // the variadic REG_SEQUENCE operands.</i></td></tr>
<tr><th id="2166">2166</th><td></td></tr>
<tr><th id="2167">2167</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="848Dst" title='Dst' data-type='llvm::Register' data-ref="848Dst" data-ref-filename="848Dst">Dst</dfn> = <a class="local col7 ref" href="#847MI" title='MI' data-ref="847MI" data-ref-filename="847MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2168">2168</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col9 decl" id="849DstRB" title='DstRB' data-type='const llvm::RegisterBank *' data-ref="849DstRB" data-ref-filename="849DstRB">DstRB</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#848Dst" title='Dst' data-ref="848Dst" data-ref-filename="848Dst">Dst</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>);</td></tr>
<tr><th id="2169">2169</th><td>  <b>if</b> (<a class="local col9 ref" href="#849DstRB" title='DstRB' data-ref="849DstRB" data-ref-filename="849DstRB">DstRB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() != <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a> ||</td></tr>
<tr><th id="2170">2170</th><td>      <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#848Dst" title='Dst' data-ref="848Dst" data-ref-filename="848Dst">Dst</a>) <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_" data-ref-filename="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>64</var>))</td></tr>
<tr><th id="2171">2171</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2172">2172</th><td></td></tr>
<tr><th id="2173">2173</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="850Src" title='Src' data-type='llvm::Register' data-ref="850Src" data-ref-filename="850Src">Src</dfn> = <a class="local col7 ref" href="#847MI" title='MI' data-ref="847MI" data-ref-filename="847MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2174">2174</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="851Fabs" title='Fabs' data-type='llvm::MachineInstr *' data-ref="851Fabs" data-ref-filename="851Fabs">Fabs</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getOpcodeDef' data-ref="_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE">getOpcodeDef</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#579" title='llvm::TargetOpcode::G_FABS' data-ref="llvm::TargetOpcode::G_FABS" data-ref-filename="llvm..TargetOpcode..G_FABS">G_FABS</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#850Src" title='Src' data-ref="850Src" data-ref-filename="850Src">Src</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>);</td></tr>
<tr><th id="2175">2175</th><td>  <b>if</b> (<a class="local col1 ref" href="#851Fabs" title='Fabs' data-ref="851Fabs" data-ref-filename="851Fabs">Fabs</a>)</td></tr>
<tr><th id="2176">2176</th><td>    <a class="local col0 ref" href="#850Src" title='Src' data-ref="850Src" data-ref-filename="850Src">Src</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col1 ref" href="#851Fabs" title='Fabs' data-ref="851Fabs" data-ref-filename="851Fabs">Fabs</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2177">2177</th><td></td></tr>
<tr><th id="2178">2178</th><td>  <b>if</b> (!<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#850Src" title='Src' data-ref="850Src" data-ref-filename="850Src">Src</a>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_64RegClass" title='llvm::AMDGPU::SReg_64RegClass' data-ref="llvm::AMDGPU::SReg_64RegClass" data-ref-filename="llvm..AMDGPU..SReg_64RegClass">SReg_64RegClass</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>) ||</td></tr>
<tr><th id="2179">2179</th><td>      !<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#848Dst" title='Dst' data-ref="848Dst" data-ref-filename="848Dst">Dst</a>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_64RegClass" title='llvm::AMDGPU::SReg_64RegClass' data-ref="llvm::AMDGPU::SReg_64RegClass" data-ref-filename="llvm..AMDGPU..SReg_64RegClass">SReg_64RegClass</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>))</td></tr>
<tr><th id="2180">2180</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2181">2181</th><td></td></tr>
<tr><th id="2182">2182</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="852BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="852BB" data-ref-filename="852BB">BB</dfn> = <a class="local col7 ref" href="#847MI" title='MI' data-ref="847MI" data-ref-filename="847MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="2183">2183</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col3 decl" id="853DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="853DL" data-ref-filename="853DL">DL</dfn> = <a class="local col7 ref" href="#847MI" title='MI' data-ref="847MI" data-ref-filename="847MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="2184">2184</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="854LoReg" title='LoReg' data-type='llvm::Register' data-ref="854LoReg" data-ref-filename="854LoReg">LoReg</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a>);</td></tr>
<tr><th id="2185">2185</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="855HiReg" title='HiReg' data-type='llvm::Register' data-ref="855HiReg" data-ref-filename="855HiReg">HiReg</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a>);</td></tr>
<tr><th id="2186">2186</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="856ConstReg" title='ConstReg' data-type='llvm::Register' data-ref="856ConstReg" data-ref-filename="856ConstReg">ConstReg</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a>);</td></tr>
<tr><th id="2187">2187</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="857OpReg" title='OpReg' data-type='llvm::Register' data-ref="857OpReg" data-ref-filename="857OpReg">OpReg</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a>);</td></tr>
<tr><th id="2188">2188</th><td></td></tr>
<tr><th id="2189">2189</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col2 ref" href="#852BB" title='BB' data-ref="852BB" data-ref-filename="852BB">BB</a></span>, &amp;<a class="local col7 ref" href="#847MI" title='MI' data-ref="847MI" data-ref-filename="847MI">MI</a>, <a class="local col3 ref" href="#853DL" title='DL' data-ref="853DL" data-ref-filename="853DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#854LoReg" title='LoReg' data-ref="854LoReg" data-ref-filename="854LoReg">LoReg</a>)</td></tr>
<tr><th id="2190">2190</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#850Src" title='Src' data-ref="850Src" data-ref-filename="850Src">Src</a>, <var>0</var>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>);</td></tr>
<tr><th id="2191">2191</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col2 ref" href="#852BB" title='BB' data-ref="852BB" data-ref-filename="852BB">BB</a></span>, &amp;<a class="local col7 ref" href="#847MI" title='MI' data-ref="847MI" data-ref-filename="847MI">MI</a>, <a class="local col3 ref" href="#853DL" title='DL' data-ref="853DL" data-ref-filename="853DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#855HiReg" title='HiReg' data-ref="855HiReg" data-ref-filename="855HiReg">HiReg</a>)</td></tr>
<tr><th id="2192">2192</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#850Src" title='Src' data-ref="850Src" data-ref-filename="850Src">Src</a>, <var>0</var>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub1" title='llvm::AMDGPU::sub1' data-ref="llvm::AMDGPU::sub1" data-ref-filename="llvm..AMDGPU..sub1">sub1</a>);</td></tr>
<tr><th id="2193">2193</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col2 ref" href="#852BB" title='BB' data-ref="852BB" data-ref-filename="852BB">BB</a></span>, &amp;<a class="local col7 ref" href="#847MI" title='MI' data-ref="847MI" data-ref-filename="847MI">MI</a>, <a class="local col3 ref" href="#853DL" title='DL' data-ref="853DL" data-ref-filename="853DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32" title='llvm::AMDGPU::S_MOV_B32' data-ref="llvm::AMDGPU::S_MOV_B32" data-ref-filename="llvm..AMDGPU..S_MOV_B32">S_MOV_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#856ConstReg" title='ConstReg' data-ref="856ConstReg" data-ref-filename="856ConstReg">ConstReg</a>)</td></tr>
<tr><th id="2194">2194</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0x80000000</var>);</td></tr>
<tr><th id="2195">2195</th><td></td></tr>
<tr><th id="2196">2196</th><td>  <i>// Set or toggle sign bit.</i></td></tr>
<tr><th id="2197">2197</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="858Opc" title='Opc' data-type='unsigned int' data-ref="858Opc" data-ref-filename="858Opc">Opc</dfn> = <a class="local col1 ref" href="#851Fabs" title='Fabs' data-ref="851Fabs" data-ref-filename="851Fabs">Fabs</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_OR_B32" title='llvm::AMDGPU::S_OR_B32' data-ref="llvm::AMDGPU::S_OR_B32" data-ref-filename="llvm..AMDGPU..S_OR_B32">S_OR_B32</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_XOR_B32" title='llvm::AMDGPU::S_XOR_B32' data-ref="llvm::AMDGPU::S_XOR_B32" data-ref-filename="llvm..AMDGPU..S_XOR_B32">S_XOR_B32</a>;</td></tr>
<tr><th id="2198">2198</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col2 ref" href="#852BB" title='BB' data-ref="852BB" data-ref-filename="852BB">BB</a></span>, &amp;<a class="local col7 ref" href="#847MI" title='MI' data-ref="847MI" data-ref-filename="847MI">MI</a>, <a class="local col3 ref" href="#853DL" title='DL' data-ref="853DL" data-ref-filename="853DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#858Opc" title='Opc' data-ref="858Opc" data-ref-filename="858Opc">Opc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#857OpReg" title='OpReg' data-ref="857OpReg" data-ref-filename="857OpReg">OpReg</a>)</td></tr>
<tr><th id="2199">2199</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#855HiReg" title='HiReg' data-ref="855HiReg" data-ref-filename="855HiReg">HiReg</a>)</td></tr>
<tr><th id="2200">2200</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#856ConstReg" title='ConstReg' data-ref="856ConstReg" data-ref-filename="856ConstReg">ConstReg</a>);</td></tr>
<tr><th id="2201">2201</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col2 ref" href="#852BB" title='BB' data-ref="852BB" data-ref-filename="852BB">BB</a></span>, &amp;<a class="local col7 ref" href="#847MI" title='MI' data-ref="847MI" data-ref-filename="847MI">MI</a>, <a class="local col3 ref" href="#853DL" title='DL' data-ref="853DL" data-ref-filename="853DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::REG_SEQUENCE" title='llvm::AMDGPU::REG_SEQUENCE' data-ref="llvm::AMDGPU::REG_SEQUENCE" data-ref-filename="llvm..AMDGPU..REG_SEQUENCE">REG_SEQUENCE</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#848Dst" title='Dst' data-ref="848Dst" data-ref-filename="848Dst">Dst</a>)</td></tr>
<tr><th id="2202">2202</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#854LoReg" title='LoReg' data-ref="854LoReg" data-ref-filename="854LoReg">LoReg</a>)</td></tr>
<tr><th id="2203">2203</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>)</td></tr>
<tr><th id="2204">2204</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#857OpReg" title='OpReg' data-ref="857OpReg" data-ref-filename="857OpReg">OpReg</a>)</td></tr>
<tr><th id="2205">2205</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub1" title='llvm::AMDGPU::sub1' data-ref="llvm::AMDGPU::sub1" data-ref-filename="llvm..AMDGPU..sub1">sub1</a>);</td></tr>
<tr><th id="2206">2206</th><td>  <a class="local col7 ref" href="#847MI" title='MI' data-ref="847MI" data-ref-filename="847MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2207">2207</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2208">2208</th><td>}</td></tr>
<tr><th id="2209">2209</th><td></td></tr>
<tr><th id="2210">2210</th><td><i>// FIXME: This is a workaround for the same tablegen problems as G_FNEG</i></td></tr>
<tr><th id="2211">2211</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector12selectG_FABSERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_FABS' data-ref="_ZNK4llvm25AMDGPUInstructionSelector12selectG_FABSERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector12selectG_FABSERNS_12MachineInstrE">selectG_FABS</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="859MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="859MI" data-ref-filename="859MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2212">2212</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="860Dst" title='Dst' data-type='llvm::Register' data-ref="860Dst" data-ref-filename="860Dst">Dst</dfn> = <a class="local col9 ref" href="#859MI" title='MI' data-ref="859MI" data-ref-filename="859MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2213">2213</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col1 decl" id="861DstRB" title='DstRB' data-type='const llvm::RegisterBank *' data-ref="861DstRB" data-ref-filename="861DstRB">DstRB</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#860Dst" title='Dst' data-ref="860Dst" data-ref-filename="860Dst">Dst</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>);</td></tr>
<tr><th id="2214">2214</th><td>  <b>if</b> (<a class="local col1 ref" href="#861DstRB" title='DstRB' data-ref="861DstRB" data-ref-filename="861DstRB">DstRB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() != <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a> ||</td></tr>
<tr><th id="2215">2215</th><td>      <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#860Dst" title='Dst' data-ref="860Dst" data-ref-filename="860Dst">Dst</a>) <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_" data-ref-filename="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>64</var>))</td></tr>
<tr><th id="2216">2216</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2217">2217</th><td></td></tr>
<tr><th id="2218">2218</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="862Src" title='Src' data-type='llvm::Register' data-ref="862Src" data-ref-filename="862Src">Src</dfn> = <a class="local col9 ref" href="#859MI" title='MI' data-ref="859MI" data-ref-filename="859MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2219">2219</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="863BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="863BB" data-ref-filename="863BB">BB</dfn> = <a class="local col9 ref" href="#859MI" title='MI' data-ref="859MI" data-ref-filename="859MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="2220">2220</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col4 decl" id="864DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="864DL" data-ref-filename="864DL">DL</dfn> = <a class="local col9 ref" href="#859MI" title='MI' data-ref="859MI" data-ref-filename="859MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="2221">2221</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="865LoReg" title='LoReg' data-type='llvm::Register' data-ref="865LoReg" data-ref-filename="865LoReg">LoReg</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a>);</td></tr>
<tr><th id="2222">2222</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="866HiReg" title='HiReg' data-type='llvm::Register' data-ref="866HiReg" data-ref-filename="866HiReg">HiReg</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a>);</td></tr>
<tr><th id="2223">2223</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="867ConstReg" title='ConstReg' data-type='llvm::Register' data-ref="867ConstReg" data-ref-filename="867ConstReg">ConstReg</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a>);</td></tr>
<tr><th id="2224">2224</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="868OpReg" title='OpReg' data-type='llvm::Register' data-ref="868OpReg" data-ref-filename="868OpReg">OpReg</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a>);</td></tr>
<tr><th id="2225">2225</th><td></td></tr>
<tr><th id="2226">2226</th><td>  <b>if</b> (!<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#862Src" title='Src' data-ref="862Src" data-ref-filename="862Src">Src</a>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_64RegClass" title='llvm::AMDGPU::SReg_64RegClass' data-ref="llvm::AMDGPU::SReg_64RegClass" data-ref-filename="llvm..AMDGPU..SReg_64RegClass">SReg_64RegClass</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>) ||</td></tr>
<tr><th id="2227">2227</th><td>      !<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#860Dst" title='Dst' data-ref="860Dst" data-ref-filename="860Dst">Dst</a>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_64RegClass" title='llvm::AMDGPU::SReg_64RegClass' data-ref="llvm::AMDGPU::SReg_64RegClass" data-ref-filename="llvm..AMDGPU..SReg_64RegClass">SReg_64RegClass</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>))</td></tr>
<tr><th id="2228">2228</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2229">2229</th><td></td></tr>
<tr><th id="2230">2230</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col3 ref" href="#863BB" title='BB' data-ref="863BB" data-ref-filename="863BB">BB</a></span>, &amp;<a class="local col9 ref" href="#859MI" title='MI' data-ref="859MI" data-ref-filename="859MI">MI</a>, <a class="local col4 ref" href="#864DL" title='DL' data-ref="864DL" data-ref-filename="864DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#865LoReg" title='LoReg' data-ref="865LoReg" data-ref-filename="865LoReg">LoReg</a>)</td></tr>
<tr><th id="2231">2231</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#862Src" title='Src' data-ref="862Src" data-ref-filename="862Src">Src</a>, <var>0</var>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>);</td></tr>
<tr><th id="2232">2232</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col3 ref" href="#863BB" title='BB' data-ref="863BB" data-ref-filename="863BB">BB</a></span>, &amp;<a class="local col9 ref" href="#859MI" title='MI' data-ref="859MI" data-ref-filename="859MI">MI</a>, <a class="local col4 ref" href="#864DL" title='DL' data-ref="864DL" data-ref-filename="864DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#866HiReg" title='HiReg' data-ref="866HiReg" data-ref-filename="866HiReg">HiReg</a>)</td></tr>
<tr><th id="2233">2233</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#862Src" title='Src' data-ref="862Src" data-ref-filename="862Src">Src</a>, <var>0</var>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub1" title='llvm::AMDGPU::sub1' data-ref="llvm::AMDGPU::sub1" data-ref-filename="llvm..AMDGPU..sub1">sub1</a>);</td></tr>
<tr><th id="2234">2234</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col3 ref" href="#863BB" title='BB' data-ref="863BB" data-ref-filename="863BB">BB</a></span>, &amp;<a class="local col9 ref" href="#859MI" title='MI' data-ref="859MI" data-ref-filename="859MI">MI</a>, <a class="local col4 ref" href="#864DL" title='DL' data-ref="864DL" data-ref-filename="864DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32" title='llvm::AMDGPU::S_MOV_B32' data-ref="llvm::AMDGPU::S_MOV_B32" data-ref-filename="llvm..AMDGPU..S_MOV_B32">S_MOV_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#867ConstReg" title='ConstReg' data-ref="867ConstReg" data-ref-filename="867ConstReg">ConstReg</a>)</td></tr>
<tr><th id="2235">2235</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0x7fffffff</var>);</td></tr>
<tr><th id="2236">2236</th><td></td></tr>
<tr><th id="2237">2237</th><td>  <i>// Clear sign bit.</i></td></tr>
<tr><th id="2238">2238</th><td><i>  // TODO: Should this used S_BITSET0_*?</i></td></tr>
<tr><th id="2239">2239</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col3 ref" href="#863BB" title='BB' data-ref="863BB" data-ref-filename="863BB">BB</a></span>, &amp;<a class="local col9 ref" href="#859MI" title='MI' data-ref="859MI" data-ref-filename="859MI">MI</a>, <a class="local col4 ref" href="#864DL" title='DL' data-ref="864DL" data-ref-filename="864DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_AND_B32" title='llvm::AMDGPU::S_AND_B32' data-ref="llvm::AMDGPU::S_AND_B32" data-ref-filename="llvm..AMDGPU..S_AND_B32">S_AND_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#868OpReg" title='OpReg' data-ref="868OpReg" data-ref-filename="868OpReg">OpReg</a>)</td></tr>
<tr><th id="2240">2240</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#866HiReg" title='HiReg' data-ref="866HiReg" data-ref-filename="866HiReg">HiReg</a>)</td></tr>
<tr><th id="2241">2241</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#867ConstReg" title='ConstReg' data-ref="867ConstReg" data-ref-filename="867ConstReg">ConstReg</a>);</td></tr>
<tr><th id="2242">2242</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col3 ref" href="#863BB" title='BB' data-ref="863BB" data-ref-filename="863BB">BB</a></span>, &amp;<a class="local col9 ref" href="#859MI" title='MI' data-ref="859MI" data-ref-filename="859MI">MI</a>, <a class="local col4 ref" href="#864DL" title='DL' data-ref="864DL" data-ref-filename="864DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::REG_SEQUENCE" title='llvm::AMDGPU::REG_SEQUENCE' data-ref="llvm::AMDGPU::REG_SEQUENCE" data-ref-filename="llvm..AMDGPU..REG_SEQUENCE">REG_SEQUENCE</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#860Dst" title='Dst' data-ref="860Dst" data-ref-filename="860Dst">Dst</a>)</td></tr>
<tr><th id="2243">2243</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#865LoReg" title='LoReg' data-ref="865LoReg" data-ref-filename="865LoReg">LoReg</a>)</td></tr>
<tr><th id="2244">2244</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>)</td></tr>
<tr><th id="2245">2245</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#868OpReg" title='OpReg' data-ref="868OpReg" data-ref-filename="868OpReg">OpReg</a>)</td></tr>
<tr><th id="2246">2246</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub1" title='llvm::AMDGPU::sub1' data-ref="llvm::AMDGPU::sub1" data-ref-filename="llvm..AMDGPU..sub1">sub1</a>);</td></tr>
<tr><th id="2247">2247</th><td></td></tr>
<tr><th id="2248">2248</th><td>  <a class="local col9 ref" href="#859MI" title='MI' data-ref="859MI" data-ref-filename="859MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2249">2249</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2250">2250</th><td>}</td></tr>
<tr><th id="2251">2251</th><td></td></tr>
<tr><th id="2252">2252</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL10isConstantRKN4llvm12MachineInstrE" title='isConstant' data-type='bool isConstant(const llvm::MachineInstr &amp; MI)' data-ref="_ZL10isConstantRKN4llvm12MachineInstrE" data-ref-filename="_ZL10isConstantRKN4llvm12MachineInstrE">isConstant</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="869MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="869MI" data-ref-filename="869MI">MI</dfn>) {</td></tr>
<tr><th id="2253">2253</th><td>  <b>return</b> <a class="local col9 ref" href="#869MI" title='MI' data-ref="869MI" data-ref-filename="869MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#383" title='llvm::TargetOpcode::G_CONSTANT' data-ref="llvm::TargetOpcode::G_CONSTANT" data-ref-filename="llvm..TargetOpcode..G_CONSTANT">G_CONSTANT</a>;</td></tr>
<tr><th id="2254">2254</th><td>}</td></tr>
<tr><th id="2255">2255</th><td></td></tr>
<tr><th id="2256">2256</th><td><em>void</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector15getAddrModeInfoERKNS_12MachineInstrERKNS_19MachineRegisterInfoERNS_15SmallVectorImplINS0_7GEPInfoEEE" title='llvm::AMDGPUInstructionSelector::getAddrModeInfo' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15getAddrModeInfoERKNS_12MachineInstrERKNS_19MachineRegisterInfoERNS_15SmallVectorImplINS0_7GEPInfoEEE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15getAddrModeInfoERKNS_12MachineInstrERKNS_19MachineRegisterInfoERNS_15SmallVectorImplINS0_7GEPInfoEEE">getAddrModeInfo</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="870Load" title='Load' data-type='const llvm::MachineInstr &amp;' data-ref="870Load" data-ref-filename="870Load">Load</dfn>,</td></tr>
<tr><th id="2257">2257</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="871MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="871MRI" data-ref-filename="871MRI">MRI</dfn>, <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::GEPInfo" title='llvm::AMDGPUInstructionSelector::GEPInfo' data-ref="llvm::AMDGPUInstructionSelector::GEPInfo" data-ref-filename="llvm..AMDGPUInstructionSelector..GEPInfo">GEPInfo</a>&gt; &amp;<dfn class="local col2 decl" id="872AddrInfo" title='AddrInfo' data-type='SmallVectorImpl&lt;llvm::AMDGPUInstructionSelector::GEPInfo&gt; &amp;' data-ref="872AddrInfo" data-ref-filename="872AddrInfo">AddrInfo</dfn>) <em>const</em> {</td></tr>
<tr><th id="2258">2258</th><td></td></tr>
<tr><th id="2259">2259</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="873PtrMI" title='PtrMI' data-type='const llvm::MachineInstr *' data-ref="873PtrMI" data-ref-filename="873PtrMI">PtrMI</dfn> = <a class="local col1 ref" href="#871MRI" title='MRI' data-ref="871MRI" data-ref-filename="871MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE">getUniqueVRegDef</a>(<a class="local col0 ref" href="#870Load" title='Load' data-ref="870Load" data-ref-filename="870Load">Load</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="2260">2260</th><td></td></tr>
<tr><th id="2261">2261</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(PtrMI);</td></tr>
<tr><th id="2262">2262</th><td></td></tr>
<tr><th id="2263">2263</th><td>  <b>if</b> (<a class="local col3 ref" href="#873PtrMI" title='PtrMI' data-ref="873PtrMI" data-ref-filename="873PtrMI">PtrMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#603" title='llvm::TargetOpcode::G_PTR_ADD' data-ref="llvm::TargetOpcode::G_PTR_ADD" data-ref-filename="llvm..TargetOpcode..G_PTR_ADD">G_PTR_ADD</a>)</td></tr>
<tr><th id="2264">2264</th><td>    <b>return</b>;</td></tr>
<tr><th id="2265">2265</th><td></td></tr>
<tr><th id="2266">2266</th><td>  <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::GEPInfo" title='llvm::AMDGPUInstructionSelector::GEPInfo' data-ref="llvm::AMDGPUInstructionSelector::GEPInfo" data-ref-filename="llvm..AMDGPUInstructionSelector..GEPInfo">GEPInfo</a> <dfn class="local col4 decl" id="874GEPInfo" title='GEPInfo' data-type='llvm::AMDGPUInstructionSelector::GEPInfo' data-ref="874GEPInfo" data-ref-filename="874GEPInfo">GEPInfo</dfn><a class="ref fn" href="AMDGPUInstructionSelector.h.html#_ZN4llvm25AMDGPUInstructionSelector7GEPInfoC1ERKNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::GEPInfo::GEPInfo' data-ref="_ZN4llvm25AMDGPUInstructionSelector7GEPInfoC1ERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm25AMDGPUInstructionSelector7GEPInfoC1ERKNS_12MachineInstrE">(</a>*<a class="local col3 ref" href="#873PtrMI" title='PtrMI' data-ref="873PtrMI" data-ref-filename="873PtrMI">PtrMI</a>);</td></tr>
<tr><th id="2267">2267</th><td></td></tr>
<tr><th id="2268">2268</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="875i" title='i' data-type='unsigned int' data-ref="875i" data-ref-filename="875i">i</dfn> = <var>1</var>; <a class="local col5 ref" href="#875i" title='i' data-ref="875i" data-ref-filename="875i">i</a> != <var>3</var>; ++<a class="local col5 ref" href="#875i" title='i' data-ref="875i" data-ref-filename="875i">i</a>) {</td></tr>
<tr><th id="2269">2269</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="876GEPOp" title='GEPOp' data-type='const llvm::MachineOperand &amp;' data-ref="876GEPOp" data-ref-filename="876GEPOp">GEPOp</dfn> = <a class="local col3 ref" href="#873PtrMI" title='PtrMI' data-ref="873PtrMI" data-ref-filename="873PtrMI">PtrMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#875i" title='i' data-ref="875i" data-ref-filename="875i">i</a>);</td></tr>
<tr><th id="2270">2270</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="877OpDef" title='OpDef' data-type='const llvm::MachineInstr *' data-ref="877OpDef" data-ref-filename="877OpDef">OpDef</dfn> = <a class="local col1 ref" href="#871MRI" title='MRI' data-ref="871MRI" data-ref-filename="871MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE">getUniqueVRegDef</a>(<a class="local col6 ref" href="#876GEPOp" title='GEPOp' data-ref="876GEPOp" data-ref-filename="876GEPOp">GEPOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="2271">2271</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(OpDef);</td></tr>
<tr><th id="2272">2272</th><td>    <b>if</b> (<a class="local col5 ref" href="#875i" title='i' data-ref="875i" data-ref-filename="875i">i</a> == <var>2</var> &amp;&amp; <a class="tu ref fn" href="#_ZL10isConstantRKN4llvm12MachineInstrE" title='isConstant' data-use='c' data-ref="_ZL10isConstantRKN4llvm12MachineInstrE" data-ref-filename="_ZL10isConstantRKN4llvm12MachineInstrE">isConstant</a>(*<a class="local col7 ref" href="#877OpDef" title='OpDef' data-ref="877OpDef" data-ref-filename="877OpDef">OpDef</a>)) {</td></tr>
<tr><th id="2273">2273</th><td>      <i>// TODO: Could handle constant base + variable offset, but a combine</i></td></tr>
<tr><th id="2274">2274</th><td><i>      // probably should have commuted it.</i></td></tr>
<tr><th id="2275">2275</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(GEPInfo.Imm == <var>0</var>);</td></tr>
<tr><th id="2276">2276</th><td>      <a class="local col4 ref" href="#874GEPInfo" title='GEPInfo' data-ref="874GEPInfo" data-ref-filename="874GEPInfo">GEPInfo</a>.<a class="ref field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::GEPInfo::Imm" title='llvm::AMDGPUInstructionSelector::GEPInfo::Imm' data-ref="llvm::AMDGPUInstructionSelector::GEPInfo::Imm" data-ref-filename="llvm..AMDGPUInstructionSelector..GEPInfo..Imm">Imm</a> = <a class="local col7 ref" href="#877OpDef" title='OpDef' data-ref="877OpDef" data-ref-filename="877OpDef">OpDef</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getCImmEv" title='llvm::MachineOperand::getCImm' data-ref="_ZNK4llvm14MachineOperand7getCImmEv" data-ref-filename="_ZNK4llvm14MachineOperand7getCImmEv">getCImm</a>()-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getSExtValueEv" title='llvm::ConstantInt::getSExtValue' data-ref="_ZNK4llvm11ConstantInt12getSExtValueEv" data-ref-filename="_ZNK4llvm11ConstantInt12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="2277">2277</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2278">2278</th><td>    }</td></tr>
<tr><th id="2279">2279</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col8 decl" id="878OpBank" title='OpBank' data-type='const llvm::RegisterBank *' data-ref="878OpBank" data-ref-filename="878OpBank">OpBank</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="local col6 ref" href="#876GEPOp" title='GEPOp' data-ref="876GEPOp" data-ref-filename="876GEPOp">GEPOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col1 ref" href="#871MRI" title='MRI' data-ref="871MRI" data-ref-filename="871MRI">MRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>);</td></tr>
<tr><th id="2280">2280</th><td>    <b>if</b> (<a class="local col8 ref" href="#878OpBank" title='OpBank' data-ref="878OpBank" data-ref-filename="878OpBank">OpBank</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>)</td></tr>
<tr><th id="2281">2281</th><td>      <a class="local col4 ref" href="#874GEPInfo" title='GEPInfo' data-ref="874GEPInfo" data-ref-filename="874GEPInfo">GEPInfo</a>.<a class="ref field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::GEPInfo::SgprParts" title='llvm::AMDGPUInstructionSelector::GEPInfo::SgprParts' data-ref="llvm::AMDGPUInstructionSelector::GEPInfo::SgprParts" data-ref-filename="llvm..AMDGPUInstructionSelector..GEPInfo..SgprParts">SgprParts</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#876GEPOp" title='GEPOp' data-ref="876GEPOp" data-ref-filename="876GEPOp">GEPOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="2282">2282</th><td>    <b>else</b></td></tr>
<tr><th id="2283">2283</th><td>      <a class="local col4 ref" href="#874GEPInfo" title='GEPInfo' data-ref="874GEPInfo" data-ref-filename="874GEPInfo">GEPInfo</a>.<a class="ref field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::GEPInfo::VgprParts" title='llvm::AMDGPUInstructionSelector::GEPInfo::VgprParts' data-ref="llvm::AMDGPUInstructionSelector::GEPInfo::VgprParts" data-ref-filename="llvm..AMDGPUInstructionSelector..GEPInfo..VgprParts">VgprParts</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#876GEPOp" title='GEPOp' data-ref="876GEPOp" data-ref-filename="876GEPOp">GEPOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="2284">2284</th><td>  }</td></tr>
<tr><th id="2285">2285</th><td></td></tr>
<tr><th id="2286">2286</th><td>  <a class="local col2 ref" href="#872AddrInfo" title='AddrInfo' data-ref="872AddrInfo" data-ref-filename="872AddrInfo">AddrInfo</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBase9push_backERKT_" title='llvm::SmallVectorTemplateBase::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBase9push_backERKT_" data-ref-filename="_ZN4llvm23SmallVectorTemplateBase9push_backERKT_">push_back</a>(<a class="local col4 ref" href="#874GEPInfo" title='GEPInfo' data-ref="874GEPInfo" data-ref-filename="874GEPInfo">GEPInfo</a>);</td></tr>
<tr><th id="2287">2287</th><td>  <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector15getAddrModeInfoERKNS_12MachineInstrERKNS_19MachineRegisterInfoERNS_15SmallVectorImplINS0_7GEPInfoEEE" title='llvm::AMDGPUInstructionSelector::getAddrModeInfo' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15getAddrModeInfoERKNS_12MachineInstrERKNS_19MachineRegisterInfoERNS_15SmallVectorImplINS0_7GEPInfoEEE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15getAddrModeInfoERKNS_12MachineInstrERKNS_19MachineRegisterInfoERNS_15SmallVectorImplINS0_7GEPInfoEEE">getAddrModeInfo</a>(*<a class="local col3 ref" href="#873PtrMI" title='PtrMI' data-ref="873PtrMI" data-ref-filename="873PtrMI">PtrMI</a>, <a class="local col1 ref" href="#871MRI" title='MRI' data-ref="871MRI" data-ref-filename="871MRI">MRI</a>, <span class='refarg'><a class="local col2 ref" href="#872AddrInfo" title='AddrInfo' data-ref="872AddrInfo" data-ref-filename="872AddrInfo">AddrInfo</a></span>);</td></tr>
<tr><th id="2288">2288</th><td>}</td></tr>
<tr><th id="2289">2289</th><td></td></tr>
<tr><th id="2290">2290</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector6isSGPRENS_8RegisterE" title='llvm::AMDGPUInstructionSelector::isSGPR' data-ref="_ZNK4llvm25AMDGPUInstructionSelector6isSGPRENS_8RegisterE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector6isSGPRENS_8RegisterE">isSGPR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="879Reg" title='Reg' data-type='llvm::Register' data-ref="879Reg" data-ref-filename="879Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="2291">2291</th><td>  <b>return</b> <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#879Reg" title='Reg' data-ref="879Reg" data-ref-filename="879Reg">Reg</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>)-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>;</td></tr>
<tr><th id="2292">2292</th><td>}</td></tr>
<tr><th id="2293">2293</th><td></td></tr>
<tr><th id="2294">2294</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector14isInstrUniformERKNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::isInstrUniform' data-ref="_ZNK4llvm25AMDGPUInstructionSelector14isInstrUniformERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector14isInstrUniformERKNS_12MachineInstrE">isInstrUniform</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="880MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="880MI" data-ref-filename="880MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2295">2295</th><td>  <b>if</b> (!<a class="local col0 ref" href="#880MI" title='MI' data-ref="880MI" data-ref-filename="880MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16hasOneMemOperandEv" title='llvm::MachineInstr::hasOneMemOperand' data-ref="_ZNK4llvm12MachineInstr16hasOneMemOperandEv" data-ref-filename="_ZNK4llvm12MachineInstr16hasOneMemOperandEv">hasOneMemOperand</a>())</td></tr>
<tr><th id="2296">2296</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2297">2297</th><td></td></tr>
<tr><th id="2298">2298</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col1 decl" id="881MMO" title='MMO' data-type='const llvm::MachineMemOperand *' data-ref="881MMO" data-ref-filename="881MMO">MMO</dfn> = *<a class="local col0 ref" href="#880MI" title='MI' data-ref="880MI" data-ref-filename="880MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv" data-ref-filename="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>();</td></tr>
<tr><th id="2299">2299</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col2 decl" id="882Ptr" title='Ptr' data-type='const llvm::Value *' data-ref="882Ptr" data-ref-filename="882Ptr">Ptr</dfn> = <a class="local col1 ref" href="#881MMO" title='MMO' data-ref="881MMO" data-ref-filename="881MMO">MMO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getValueEv" title='llvm::MachineMemOperand::getValue' data-ref="_ZNK4llvm17MachineMemOperand8getValueEv" data-ref-filename="_ZNK4llvm17MachineMemOperand8getValueEv">getValue</a>();</td></tr>
<tr><th id="2300">2300</th><td></td></tr>
<tr><th id="2301">2301</th><td>  <i>// UndefValue means this is a load of a kernel input.  These are uniform.</i></td></tr>
<tr><th id="2302">2302</th><td><i>  // Sometimes LDS instructions have constant pointers.</i></td></tr>
<tr><th id="2303">2303</th><td><i>  // If Ptr is null, then that means this mem operand contains a</i></td></tr>
<tr><th id="2304">2304</th><td><i>  // PseudoSourceValue like GOT.</i></td></tr>
<tr><th id="2305">2305</th><td>  <b>if</b> (!<a class="local col2 ref" href="#882Ptr" title='Ptr' data-ref="882Ptr" data-ref-filename="882Ptr">Ptr</a> || <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_" data-ref-filename="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::UndefValue" title='llvm::UndefValue' data-ref="llvm::UndefValue" data-ref-filename="llvm..UndefValue">UndefValue</a>&gt;(<a class="local col2 ref" href="#882Ptr" title='Ptr' data-ref="882Ptr" data-ref-filename="882Ptr">Ptr</a>) || <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_" data-ref-filename="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Argument.h.html#llvm::Argument" title='llvm::Argument' data-ref="llvm::Argument" data-ref-filename="llvm..Argument">Argument</a>&gt;(<a class="local col2 ref" href="#882Ptr" title='Ptr' data-ref="882Ptr" data-ref-filename="882Ptr">Ptr</a>) ||</td></tr>
<tr><th id="2306">2306</th><td>      <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_" data-ref-filename="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant" data-ref-filename="llvm..Constant">Constant</a>&gt;(<a class="local col2 ref" href="#882Ptr" title='Ptr' data-ref="882Ptr" data-ref-filename="882Ptr">Ptr</a>) || <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_" data-ref-filename="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue" data-ref-filename="llvm..GlobalValue">GlobalValue</a>&gt;(<a class="local col2 ref" href="#882Ptr" title='Ptr' data-ref="882Ptr" data-ref-filename="882Ptr">Ptr</a>))</td></tr>
<tr><th id="2307">2307</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2308">2308</th><td></td></tr>
<tr><th id="2309">2309</th><td>  <b>if</b> (<a class="local col1 ref" href="#881MMO" title='MMO' data-ref="881MMO" data-ref-filename="881MMO">MMO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand12getAddrSpaceEv" title='llvm::MachineMemOperand::getAddrSpace' data-ref="_ZNK4llvm17MachineMemOperand12getAddrSpaceEv" data-ref-filename="_ZNK4llvm17MachineMemOperand12getAddrSpaceEv">getAddrSpace</a>() == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::CONSTANT_ADDRESS_32BIT" title='llvm::AMDGPUAS::CONSTANT_ADDRESS_32BIT' data-ref="llvm::AMDGPUAS::CONSTANT_ADDRESS_32BIT" data-ref-filename="llvm..AMDGPUAS..CONSTANT_ADDRESS_32BIT">CONSTANT_ADDRESS_32BIT</a>)</td></tr>
<tr><th id="2310">2310</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2311">2311</th><td></td></tr>
<tr><th id="2312">2312</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col3 decl" id="883I" title='I' data-type='const llvm::Instruction *' data-ref="883I" data-ref-filename="883I">I</dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>&gt;(<a class="local col2 ref" href="#882Ptr" title='Ptr' data-ref="882Ptr" data-ref-filename="882Ptr">Ptr</a>);</td></tr>
<tr><th id="2313">2313</th><td>  <b>return</b> <a class="local col3 ref" href="#883I" title='I' data-ref="883I" data-ref-filename="883I">I</a> &amp;&amp; <a class="local col3 ref" href="#883I" title='I' data-ref="883I" data-ref-filename="883I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction11getMetadataENS_9StringRefE" title='llvm::Instruction::getMetadata' data-ref="_ZNK4llvm11Instruction11getMetadataENS_9StringRefE" data-ref-filename="_ZNK4llvm11Instruction11getMetadataENS_9StringRefE">getMetadata</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"amdgpu.uniform"</q>);</td></tr>
<tr><th id="2314">2314</th><td>}</td></tr>
<tr><th id="2315">2315</th><td></td></tr>
<tr><th id="2316">2316</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector12hasVgprPartsENS_8ArrayRefINS0_7GEPInfoEEE" title='llvm::AMDGPUInstructionSelector::hasVgprParts' data-ref="_ZNK4llvm25AMDGPUInstructionSelector12hasVgprPartsENS_8ArrayRefINS0_7GEPInfoEEE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector12hasVgprPartsENS_8ArrayRefINS0_7GEPInfoEEE">hasVgprParts</dfn>(<a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::GEPInfo" title='llvm::AMDGPUInstructionSelector::GEPInfo' data-ref="llvm::AMDGPUInstructionSelector::GEPInfo" data-ref-filename="llvm..AMDGPUInstructionSelector..GEPInfo">GEPInfo</a>&gt; <dfn class="local col4 decl" id="884AddrInfo" title='AddrInfo' data-type='ArrayRef&lt;llvm::AMDGPUInstructionSelector::GEPInfo&gt;' data-ref="884AddrInfo" data-ref-filename="884AddrInfo">AddrInfo</dfn>) <em>const</em> {</td></tr>
<tr><th id="2317">2317</th><td>  <b>for</b> (<em>const</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::GEPInfo" title='llvm::AMDGPUInstructionSelector::GEPInfo' data-ref="llvm::AMDGPUInstructionSelector::GEPInfo" data-ref-filename="llvm..AMDGPUInstructionSelector..GEPInfo">GEPInfo</a> &amp;<dfn class="local col5 decl" id="885GEPInfo" title='GEPInfo' data-type='const llvm::AMDGPUInstructionSelector::GEPInfo &amp;' data-ref="885GEPInfo" data-ref-filename="885GEPInfo">GEPInfo</dfn> : <a class="local col4 ref" href="#884AddrInfo" title='AddrInfo' data-ref="884AddrInfo" data-ref-filename="884AddrInfo">AddrInfo</a>) {</td></tr>
<tr><th id="2318">2318</th><td>    <b>if</b> (!<a class="local col5 ref" href="#885GEPInfo" title='GEPInfo' data-ref="885GEPInfo" data-ref-filename="885GEPInfo">GEPInfo</a>.<a class="ref field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::GEPInfo::VgprParts" title='llvm::AMDGPUInstructionSelector::GEPInfo::VgprParts' data-ref="llvm::AMDGPUInstructionSelector::GEPInfo::VgprParts" data-ref-filename="llvm..AMDGPUInstructionSelector..GEPInfo..VgprParts">VgprParts</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="2319">2319</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2320">2320</th><td>  }</td></tr>
<tr><th id="2321">2321</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2322">2322</th><td>}</td></tr>
<tr><th id="2323">2323</th><td></td></tr>
<tr><th id="2324">2324</th><td><em>void</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector6initM0ERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::initM0' data-ref="_ZNK4llvm25AMDGPUInstructionSelector6initM0ERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector6initM0ERNS_12MachineInstrE">initM0</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="886I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="886I" data-ref-filename="886I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="2325">2325</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col7 decl" id="887PtrTy" title='PtrTy' data-type='const llvm::LLT' data-ref="887PtrTy" data-ref-filename="887PtrTy">PtrTy</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col6 ref" href="#886I" title='I' data-ref="886I" data-ref-filename="886I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="2326">2326</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="888AS" title='AS' data-type='unsigned int' data-ref="888AS" data-ref-filename="888AS">AS</dfn> = <a class="local col7 ref" href="#887PtrTy" title='PtrTy' data-ref="887PtrTy" data-ref-filename="887PtrTy">PtrTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT15getAddressSpaceEv" title='llvm::LLT::getAddressSpace' data-ref="_ZNK4llvm3LLT15getAddressSpaceEv" data-ref-filename="_ZNK4llvm3LLT15getAddressSpaceEv">getAddressSpace</a>();</td></tr>
<tr><th id="2327">2327</th><td>  <b>if</b> ((<a class="local col8 ref" href="#888AS" title='AS' data-ref="888AS" data-ref-filename="888AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::LOCAL_ADDRESS" title='llvm::AMDGPUAS::LOCAL_ADDRESS' data-ref="llvm::AMDGPUAS::LOCAL_ADDRESS" data-ref-filename="llvm..AMDGPUAS..LOCAL_ADDRESS">LOCAL_ADDRESS</a> || <a class="local col8 ref" href="#888AS" title='AS' data-ref="888AS" data-ref-filename="888AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::REGION_ADDRESS" title='llvm::AMDGPUAS::REGION_ADDRESS' data-ref="llvm::AMDGPUAS::REGION_ADDRESS" data-ref-filename="llvm..AMDGPUAS..REGION_ADDRESS">REGION_ADDRESS</a>) &amp;&amp;</td></tr>
<tr><th id="2328">2328</th><td>      <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::STI" title='llvm::AMDGPUInstructionSelector::STI' data-ref="llvm::AMDGPUInstructionSelector::STI" data-ref-filename="llvm..AMDGPUInstructionSelector..STI">STI</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget17ldsRequiresM0InitEv" title='llvm::GCNSubtarget::ldsRequiresM0Init' data-ref="_ZNK4llvm12GCNSubtarget17ldsRequiresM0InitEv" data-ref-filename="_ZNK4llvm12GCNSubtarget17ldsRequiresM0InitEv">ldsRequiresM0Init</a>()) {</td></tr>
<tr><th id="2329">2329</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="889BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="889BB" data-ref-filename="889BB">BB</dfn> = <a class="local col6 ref" href="#886I" title='I' data-ref="886I" data-ref-filename="886I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="2330">2330</th><td></td></tr>
<tr><th id="2331">2331</th><td>    <i>// If DS instructions require M0 initializtion, insert it before selecting.</i></td></tr>
<tr><th id="2332">2332</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col9 ref" href="#889BB" title='BB' data-ref="889BB" data-ref-filename="889BB">BB</a></span>, &amp;<a class="local col6 ref" href="#886I" title='I' data-ref="886I" data-ref-filename="886I">I</a>, <a class="local col6 ref" href="#886I" title='I' data-ref="886I" data-ref-filename="886I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32" title='llvm::AMDGPU::S_MOV_B32' data-ref="llvm::AMDGPU::S_MOV_B32" data-ref-filename="llvm..AMDGPU..S_MOV_B32">S_MOV_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::M0" title='llvm::AMDGPU::M0' data-ref="llvm::AMDGPU::M0" data-ref-filename="llvm..AMDGPU..M0">M0</a>)</td></tr>
<tr><th id="2333">2333</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(-<var>1</var>);</td></tr>
<tr><th id="2334">2334</th><td>  }</td></tr>
<tr><th id="2335">2335</th><td>}</td></tr>
<tr><th id="2336">2336</th><td></td></tr>
<tr><th id="2337">2337</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector28selectG_LOAD_STORE_ATOMICRMWERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_LOAD_STORE_ATOMICRMW' data-ref="_ZNK4llvm25AMDGPUInstructionSelector28selectG_LOAD_STORE_ATOMICRMWERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector28selectG_LOAD_STORE_ATOMICRMWERNS_12MachineInstrE">selectG_LOAD_STORE_ATOMICRMW</dfn>(</td></tr>
<tr><th id="2338">2338</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="890I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="890I" data-ref-filename="890I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="2339">2339</th><td>  <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector6initM0ERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::initM0' data-ref="_ZNK4llvm25AMDGPUInstructionSelector6initM0ERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector6initM0ERNS_12MachineInstrE">initM0</a>(<span class='refarg'><a class="local col0 ref" href="#890I" title='I' data-ref="890I" data-ref-filename="890I">I</a></span>);</td></tr>
<tr><th id="2340">2340</th><td>  <b>return</b> <a class="member fn" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc.html#_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE" title='llvm::AMDGPUInstructionSelector::selectImpl' data-ref="_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE">selectImpl</a>(<span class='refarg'><a class="local col0 ref" href="#890I" title='I' data-ref="890I" data-ref-filename="890I">I</a></span>, <span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::CoverageInfo" title='llvm::InstructionSelector::CoverageInfo' data-ref="llvm::InstructionSelector::CoverageInfo" data-ref-filename="llvm..InstructionSelector..CoverageInfo">CoverageInfo</a></span>);</td></tr>
<tr><th id="2341">2341</th><td>}</td></tr>
<tr><th id="2342">2342</th><td></td></tr>
<tr><th id="2343">2343</th><td><i>// TODO: No rtn optimization.</i></td></tr>
<tr><th id="2344">2344</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector29selectG_AMDGPU_ATOMIC_CMPXCHGERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_AMDGPU_ATOMIC_CMPXCHG' data-ref="_ZNK4llvm25AMDGPUInstructionSelector29selectG_AMDGPU_ATOMIC_CMPXCHGERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector29selectG_AMDGPU_ATOMIC_CMPXCHGERNS_12MachineInstrE">selectG_AMDGPU_ATOMIC_CMPXCHG</dfn>(</td></tr>
<tr><th id="2345">2345</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="891MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="891MI" data-ref-filename="891MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2346">2346</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="892PtrReg" title='PtrReg' data-type='llvm::Register' data-ref="892PtrReg" data-ref-filename="892PtrReg">PtrReg</dfn> = <a class="local col1 ref" href="#891MI" title='MI' data-ref="891MI" data-ref-filename="891MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2347">2347</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col3 decl" id="893PtrTy" title='PtrTy' data-type='const llvm::LLT' data-ref="893PtrTy" data-ref-filename="893PtrTy">PtrTy</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#892PtrReg" title='PtrReg' data-ref="892PtrReg" data-ref-filename="892PtrReg">PtrReg</a>);</td></tr>
<tr><th id="2348">2348</th><td>  <b>if</b> (<a class="local col3 ref" href="#893PtrTy" title='PtrTy' data-ref="893PtrTy" data-ref-filename="893PtrTy">PtrTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT15getAddressSpaceEv" title='llvm::LLT::getAddressSpace' data-ref="_ZNK4llvm3LLT15getAddressSpaceEv" data-ref-filename="_ZNK4llvm3LLT15getAddressSpaceEv">getAddressSpace</a>() == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::FLAT_ADDRESS" title='llvm::AMDGPUAS::FLAT_ADDRESS' data-ref="llvm::AMDGPUAS::FLAT_ADDRESS" data-ref-filename="llvm..AMDGPUAS..FLAT_ADDRESS">FLAT_ADDRESS</a> ||</td></tr>
<tr><th id="2349">2349</th><td>      <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::STI" title='llvm::AMDGPUInstructionSelector::STI' data-ref="llvm::AMDGPUInstructionSelector::STI" data-ref-filename="llvm..AMDGPUInstructionSelector..STI">STI</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget16useFlatForGlobalEv" title='llvm::GCNSubtarget::useFlatForGlobal' data-ref="_ZNK4llvm12GCNSubtarget16useFlatForGlobalEv" data-ref-filename="_ZNK4llvm12GCNSubtarget16useFlatForGlobalEv">useFlatForGlobal</a>())</td></tr>
<tr><th id="2350">2350</th><td>    <b>return</b> <a class="member fn" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc.html#_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE" title='llvm::AMDGPUInstructionSelector::selectImpl' data-ref="_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE">selectImpl</a>(<span class='refarg'><a class="local col1 ref" href="#891MI" title='MI' data-ref="891MI" data-ref-filename="891MI">MI</a></span>, <span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::CoverageInfo" title='llvm::InstructionSelector::CoverageInfo' data-ref="llvm::InstructionSelector::CoverageInfo" data-ref-filename="llvm..InstructionSelector..CoverageInfo">CoverageInfo</a></span>);</td></tr>
<tr><th id="2351">2351</th><td></td></tr>
<tr><th id="2352">2352</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="894DstReg" title='DstReg' data-type='llvm::Register' data-ref="894DstReg" data-ref-filename="894DstReg">DstReg</dfn> = <a class="local col1 ref" href="#891MI" title='MI' data-ref="891MI" data-ref-filename="891MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2353">2353</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col5 decl" id="895Ty" title='Ty' data-type='const llvm::LLT' data-ref="895Ty" data-ref-filename="895Ty">Ty</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#894DstReg" title='DstReg' data-ref="894DstReg" data-ref-filename="894DstReg">DstReg</a>);</td></tr>
<tr><th id="2354">2354</th><td>  <em>const</em> <em>bool</em> <dfn class="local col6 decl" id="896Is64" title='Is64' data-type='const bool' data-ref="896Is64" data-ref-filename="896Is64">Is64</dfn> = <a class="local col5 ref" href="#895Ty" title='Ty' data-ref="895Ty" data-ref-filename="895Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>64</var>;</td></tr>
<tr><th id="2355">2355</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col7 decl" id="897SubReg" title='SubReg' data-type='const unsigned int' data-ref="897SubReg" data-ref-filename="897SubReg">SubReg</dfn> = <a class="local col6 ref" href="#896Is64" title='Is64' data-ref="896Is64" data-ref-filename="896Is64">Is64</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0_sub1" title='llvm::AMDGPU::sub0_sub1' data-ref="llvm::AMDGPU::sub0_sub1" data-ref-filename="llvm..AMDGPU..sub0_sub1">sub0_sub1</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>;</td></tr>
<tr><th id="2356">2356</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="898TmpReg" title='TmpReg' data-type='llvm::Register' data-ref="898TmpReg" data-ref-filename="898TmpReg">TmpReg</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(</td></tr>
<tr><th id="2357">2357</th><td>    <a class="local col6 ref" href="#896Is64" title='Is64' data-ref="896Is64" data-ref-filename="896Is64">Is64</a> ? &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_128RegClass" title='llvm::AMDGPU::VReg_128RegClass' data-ref="llvm::AMDGPU::VReg_128RegClass" data-ref-filename="llvm..AMDGPU..VReg_128RegClass">VReg_128RegClass</a> : &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_64RegClass" title='llvm::AMDGPU::VReg_64RegClass' data-ref="llvm::AMDGPU::VReg_64RegClass" data-ref-filename="llvm..AMDGPU..VReg_64RegClass">VReg_64RegClass</a>);</td></tr>
<tr><th id="2358">2358</th><td></td></tr>
<tr><th id="2359">2359</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col9 decl" id="899DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="899DL" data-ref-filename="899DL">DL</dfn> = <a class="local col1 ref" href="#891MI" title='MI' data-ref="891MI" data-ref-filename="891MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="2360">2360</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="900BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="900BB" data-ref-filename="900BB">BB</dfn> = <a class="local col1 ref" href="#891MI" title='MI' data-ref="891MI" data-ref-filename="891MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="2361">2361</th><td></td></tr>
<tr><th id="2362">2362</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col1 decl" id="901VAddr" title='VAddr' data-type='llvm::Register' data-ref="901VAddr" data-ref-filename="901VAddr">VAddr</dfn>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col2 decl" id="902RSrcReg" title='RSrcReg' data-type='llvm::Register' data-ref="902RSrcReg" data-ref-filename="902RSrcReg">RSrcReg</dfn>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col3 decl" id="903SOffset" title='SOffset' data-type='llvm::Register' data-ref="903SOffset" data-ref-filename="903SOffset">SOffset</dfn>;</td></tr>
<tr><th id="2363">2363</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col4 decl" id="904Offset" title='Offset' data-type='int64_t' data-ref="904Offset" data-ref-filename="904Offset">Offset</dfn> = <var>0</var>;</td></tr>
<tr><th id="2364">2364</th><td></td></tr>
<tr><th id="2365">2365</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="905Opcode" title='Opcode' data-type='unsigned int' data-ref="905Opcode" data-ref-filename="905Opcode">Opcode</dfn>;</td></tr>
<tr><th id="2366">2366</th><td>  <b>if</b> (<a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector21selectMUBUFOffsetImplERNS_14MachineOperandERNS_8RegisterES4_Rl" title='llvm::AMDGPUInstructionSelector::selectMUBUFOffsetImpl' data-ref="_ZNK4llvm25AMDGPUInstructionSelector21selectMUBUFOffsetImplERNS_14MachineOperandERNS_8RegisterES4_Rl" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector21selectMUBUFOffsetImplERNS_14MachineOperandERNS_8RegisterES4_Rl">selectMUBUFOffsetImpl</a>(<span class='refarg'><a class="local col1 ref" href="#891MI" title='MI' data-ref="891MI" data-ref-filename="891MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>)</span>, <span class='refarg'><a class="local col2 ref" href="#902RSrcReg" title='RSrcReg' data-ref="902RSrcReg" data-ref-filename="902RSrcReg">RSrcReg</a></span>, <span class='refarg'><a class="local col3 ref" href="#903SOffset" title='SOffset' data-ref="903SOffset" data-ref-filename="903SOffset">SOffset</a></span>, <span class='refarg'><a class="local col4 ref" href="#904Offset" title='Offset' data-ref="904Offset" data-ref-filename="904Offset">Offset</a></span>)) {</td></tr>
<tr><th id="2367">2367</th><td>    <a class="local col5 ref" href="#905Opcode" title='Opcode' data-ref="905Opcode" data-ref-filename="905Opcode">Opcode</a> = <a class="local col6 ref" href="#896Is64" title='Is64' data-ref="896Is64" data-ref-filename="896Is64">Is64</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_OFFSET_RTN" title='llvm::AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_OFFSET_RTN' data-ref="llvm::AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_OFFSET_RTN" data-ref-filename="llvm..AMDGPU..BUFFER_ATOMIC_CMPSWAP_X2_OFFSET_RTN">BUFFER_ATOMIC_CMPSWAP_X2_OFFSET_RTN</a> :</td></tr>
<tr><th id="2368">2368</th><td>                             <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_ATOMIC_CMPSWAP_OFFSET_RTN" title='llvm::AMDGPU::BUFFER_ATOMIC_CMPSWAP_OFFSET_RTN' data-ref="llvm::AMDGPU::BUFFER_ATOMIC_CMPSWAP_OFFSET_RTN" data-ref-filename="llvm..AMDGPU..BUFFER_ATOMIC_CMPSWAP_OFFSET_RTN">BUFFER_ATOMIC_CMPSWAP_OFFSET_RTN</a>;</td></tr>
<tr><th id="2369">2369</th><td>  } <b>else</b> <b>if</b> (<a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector21selectMUBUFAddr64ImplERNS_14MachineOperandERNS_8RegisterES4_S4_Rl" title='llvm::AMDGPUInstructionSelector::selectMUBUFAddr64Impl' data-ref="_ZNK4llvm25AMDGPUInstructionSelector21selectMUBUFAddr64ImplERNS_14MachineOperandERNS_8RegisterES4_S4_Rl" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector21selectMUBUFAddr64ImplERNS_14MachineOperandERNS_8RegisterES4_S4_Rl">selectMUBUFAddr64Impl</a>(<span class='refarg'><a class="local col1 ref" href="#891MI" title='MI' data-ref="891MI" data-ref-filename="891MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>)</span>, <span class='refarg'><a class="local col1 ref" href="#901VAddr" title='VAddr' data-ref="901VAddr" data-ref-filename="901VAddr">VAddr</a></span>,</td></tr>
<tr><th id="2370">2370</th><td>                                   <span class='refarg'><a class="local col2 ref" href="#902RSrcReg" title='RSrcReg' data-ref="902RSrcReg" data-ref-filename="902RSrcReg">RSrcReg</a></span>, <span class='refarg'><a class="local col3 ref" href="#903SOffset" title='SOffset' data-ref="903SOffset" data-ref-filename="903SOffset">SOffset</a></span>, <span class='refarg'><a class="local col4 ref" href="#904Offset" title='Offset' data-ref="904Offset" data-ref-filename="904Offset">Offset</a></span>)) {</td></tr>
<tr><th id="2371">2371</th><td>    <a class="local col5 ref" href="#905Opcode" title='Opcode' data-ref="905Opcode" data-ref-filename="905Opcode">Opcode</a> = <a class="local col6 ref" href="#896Is64" title='Is64' data-ref="896Is64" data-ref-filename="896Is64">Is64</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_ADDR64_RTN" title='llvm::AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_ADDR64_RTN' data-ref="llvm::AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_ADDR64_RTN" data-ref-filename="llvm..AMDGPU..BUFFER_ATOMIC_CMPSWAP_X2_ADDR64_RTN">BUFFER_ATOMIC_CMPSWAP_X2_ADDR64_RTN</a> :</td></tr>
<tr><th id="2372">2372</th><td>                    <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_ATOMIC_CMPSWAP_ADDR64_RTN" title='llvm::AMDGPU::BUFFER_ATOMIC_CMPSWAP_ADDR64_RTN' data-ref="llvm::AMDGPU::BUFFER_ATOMIC_CMPSWAP_ADDR64_RTN" data-ref-filename="llvm..AMDGPU..BUFFER_ATOMIC_CMPSWAP_ADDR64_RTN">BUFFER_ATOMIC_CMPSWAP_ADDR64_RTN</a>;</td></tr>
<tr><th id="2373">2373</th><td>  } <b>else</b></td></tr>
<tr><th id="2374">2374</th><td>    <b>return</b> <a class="member fn" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc.html#_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE" title='llvm::AMDGPUInstructionSelector::selectImpl' data-ref="_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE">selectImpl</a>(<span class='refarg'><a class="local col1 ref" href="#891MI" title='MI' data-ref="891MI" data-ref-filename="891MI">MI</a></span>, <span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::CoverageInfo" title='llvm::InstructionSelector::CoverageInfo' data-ref="llvm::InstructionSelector::CoverageInfo" data-ref-filename="llvm..InstructionSelector..CoverageInfo">CoverageInfo</a></span>);</td></tr>
<tr><th id="2375">2375</th><td></td></tr>
<tr><th id="2376">2376</th><td>  <em>auto</em> <dfn class="local col6 decl" id="906MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="906MIB" data-ref-filename="906MIB">MIB</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col0 ref" href="#900BB" title='BB' data-ref="900BB" data-ref-filename="900BB">BB</a></span>, &amp;<a class="local col1 ref" href="#891MI" title='MI' data-ref="891MI" data-ref-filename="891MI">MI</a>, <a class="local col9 ref" href="#899DL" title='DL' data-ref="899DL" data-ref-filename="899DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#905Opcode" title='Opcode' data-ref="905Opcode" data-ref-filename="905Opcode">Opcode</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#898TmpReg" title='TmpReg' data-ref="898TmpReg" data-ref-filename="898TmpReg">TmpReg</a>)</td></tr>
<tr><th id="2377">2377</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col1 ref" href="#891MI" title='MI' data-ref="891MI" data-ref-filename="891MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="2378">2378</th><td></td></tr>
<tr><th id="2379">2379</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#901VAddr" title='VAddr' data-ref="901VAddr" data-ref-filename="901VAddr">VAddr</a>)</td></tr>
<tr><th id="2380">2380</th><td>    <a class="local col6 ref" href="#906MIB" title='MIB' data-ref="906MIB" data-ref-filename="906MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#901VAddr" title='VAddr' data-ref="901VAddr" data-ref-filename="901VAddr">VAddr</a>);</td></tr>
<tr><th id="2381">2381</th><td></td></tr>
<tr><th id="2382">2382</th><td>  <a class="local col6 ref" href="#906MIB" title='MIB' data-ref="906MIB" data-ref-filename="906MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#902RSrcReg" title='RSrcReg' data-ref="902RSrcReg" data-ref-filename="902RSrcReg">RSrcReg</a>);</td></tr>
<tr><th id="2383">2383</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#903SOffset" title='SOffset' data-ref="903SOffset" data-ref-filename="903SOffset">SOffset</a>)</td></tr>
<tr><th id="2384">2384</th><td>    <a class="local col6 ref" href="#906MIB" title='MIB' data-ref="906MIB" data-ref-filename="906MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#903SOffset" title='SOffset' data-ref="903SOffset" data-ref-filename="903SOffset">SOffset</a>);</td></tr>
<tr><th id="2385">2385</th><td>  <b>else</b></td></tr>
<tr><th id="2386">2386</th><td>    <a class="local col6 ref" href="#906MIB" title='MIB' data-ref="906MIB" data-ref-filename="906MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="2387">2387</th><td></td></tr>
<tr><th id="2388">2388</th><td>  <a class="local col6 ref" href="#906MIB" title='MIB' data-ref="906MIB" data-ref-filename="906MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#904Offset" title='Offset' data-ref="904Offset" data-ref-filename="904Offset">Offset</a>);</td></tr>
<tr><th id="2389">2389</th><td>  <a class="local col6 ref" href="#906MIB" title='MIB' data-ref="906MIB" data-ref-filename="906MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>1</var>); <i>// glc</i></td></tr>
<tr><th id="2390">2390</th><td>  <a class="local col6 ref" href="#906MIB" title='MIB' data-ref="906MIB" data-ref-filename="906MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>); <i>// slc</i></td></tr>
<tr><th id="2391">2391</th><td>  <a class="local col6 ref" href="#906MIB" title='MIB' data-ref="906MIB" data-ref-filename="906MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" title='llvm::MachineInstrBuilder::cloneMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE">cloneMemRefs</a>(<a class="local col1 ref" href="#891MI" title='MI' data-ref="891MI" data-ref-filename="891MI">MI</a>);</td></tr>
<tr><th id="2392">2392</th><td></td></tr>
<tr><th id="2393">2393</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col0 ref" href="#900BB" title='BB' data-ref="900BB" data-ref-filename="900BB">BB</a></span>, &amp;<a class="local col1 ref" href="#891MI" title='MI' data-ref="891MI" data-ref-filename="891MI">MI</a>, <a class="local col9 ref" href="#899DL" title='DL' data-ref="899DL" data-ref-filename="899DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#894DstReg" title='DstReg' data-ref="894DstReg" data-ref-filename="894DstReg">DstReg</a>)</td></tr>
<tr><th id="2394">2394</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#898TmpReg" title='TmpReg' data-ref="898TmpReg" data-ref-filename="898TmpReg">TmpReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>, <a class="local col7 ref" href="#897SubReg" title='SubReg' data-ref="897SubReg" data-ref-filename="897SubReg">SubReg</a>);</td></tr>
<tr><th id="2395">2395</th><td></td></tr>
<tr><th id="2396">2396</th><td>  <a class="local col1 ref" href="#891MI" title='MI' data-ref="891MI" data-ref-filename="891MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2397">2397</th><td></td></tr>
<tr><th id="2398">2398</th><td>  <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE" title='llvm::MachineRegisterInfo::setRegClass' data-ref="_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE">setRegClass</a>(</td></tr>
<tr><th id="2399">2399</th><td>    <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#894DstReg" title='DstReg' data-ref="894DstReg" data-ref-filename="894DstReg">DstReg</a>, <a class="local col6 ref" href="#896Is64" title='Is64' data-ref="896Is64" data-ref-filename="896Is64">Is64</a> ? &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_64RegClass" title='llvm::AMDGPU::VReg_64RegClass' data-ref="llvm::AMDGPU::VReg_64RegClass" data-ref-filename="llvm..AMDGPU..VReg_64RegClass">VReg_64RegClass</a> : &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>);</td></tr>
<tr><th id="2400">2400</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col6 ref" href="#906MIB" title='MIB' data-ref="906MIB" data-ref-filename="906MIB">MIB</a></span>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="2401">2401</th><td>}</td></tr>
<tr><th id="2402">2402</th><td></td></tr>
<tr><th id="2403">2403</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector14selectG_BRCONDERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_BRCOND' data-ref="_ZNK4llvm25AMDGPUInstructionSelector14selectG_BRCONDERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector14selectG_BRCONDERNS_12MachineInstrE">selectG_BRCOND</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="907I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="907I" data-ref-filename="907I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="2404">2404</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="908BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="908BB" data-ref-filename="908BB">BB</dfn> = <a class="local col7 ref" href="#907I" title='I' data-ref="907I" data-ref-filename="907I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="2405">2405</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="909CondOp" title='CondOp' data-type='llvm::MachineOperand &amp;' data-ref="909CondOp" data-ref-filename="909CondOp">CondOp</dfn> = <a class="local col7 ref" href="#907I" title='I' data-ref="907I" data-ref-filename="907I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2406">2406</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="910CondReg" title='CondReg' data-type='llvm::Register' data-ref="910CondReg" data-ref-filename="910CondReg">CondReg</dfn> = <a class="local col9 ref" href="#909CondOp" title='CondOp' data-ref="909CondOp" data-ref-filename="909CondOp">CondOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2407">2407</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col1 decl" id="911DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="911DL" data-ref-filename="911DL">DL</dfn> = <a class="local col7 ref" href="#907I" title='I' data-ref="907I" data-ref-filename="907I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="2408">2408</th><td></td></tr>
<tr><th id="2409">2409</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="912BrOpcode" title='BrOpcode' data-type='unsigned int' data-ref="912BrOpcode" data-ref-filename="912BrOpcode">BrOpcode</dfn>;</td></tr>
<tr><th id="2410">2410</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col3 decl" id="913CondPhysReg" title='CondPhysReg' data-type='llvm::Register' data-ref="913CondPhysReg" data-ref-filename="913CondPhysReg">CondPhysReg</dfn>;</td></tr>
<tr><th id="2411">2411</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="914ConstrainRC" title='ConstrainRC' data-type='const llvm::TargetRegisterClass *' data-ref="914ConstrainRC" data-ref-filename="914ConstrainRC">ConstrainRC</dfn>;</td></tr>
<tr><th id="2412">2412</th><td></td></tr>
<tr><th id="2413">2413</th><td>  <i>// In SelectionDAG, we inspect the IR block for uniformity metadata to decide</i></td></tr>
<tr><th id="2414">2414</th><td><i>  // whether the branch is uniform when selecting the instruction. In</i></td></tr>
<tr><th id="2415">2415</th><td><i>  // GlobalISel, we should push that decision into RegBankSelect. Assume for now</i></td></tr>
<tr><th id="2416">2416</th><td><i>  // RegBankSelect knows what it's doing if the branch condition is scc, even</i></td></tr>
<tr><th id="2417">2417</th><td><i>  // though it currently does not.</i></td></tr>
<tr><th id="2418">2418</th><td>  <b>if</b> (!<a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector5isVCCENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::AMDGPUInstructionSelector::isVCC' data-ref="_ZNK4llvm25AMDGPUInstructionSelector5isVCCENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector5isVCCENS_8RegisterERKNS_19MachineRegisterInfoE">isVCC</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#910CondReg" title='CondReg' data-ref="910CondReg" data-ref-filename="910CondReg">CondReg</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>)) {</td></tr>
<tr><th id="2419">2419</th><td>    <b>if</b> (<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#910CondReg" title='CondReg' data-ref="910CondReg" data-ref-filename="910CondReg">CondReg</a>) <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_" data-ref-filename="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>))</td></tr>
<tr><th id="2420">2420</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2421">2421</th><td></td></tr>
<tr><th id="2422">2422</th><td>    <a class="local col3 ref" href="#913CondPhysReg" title='CondPhysReg' data-ref="913CondPhysReg" data-ref-filename="913CondPhysReg">CondPhysReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SCC" title='llvm::AMDGPU::SCC' data-ref="llvm::AMDGPU::SCC" data-ref-filename="llvm..AMDGPU..SCC">SCC</a>;</td></tr>
<tr><th id="2423">2423</th><td>    <a class="local col2 ref" href="#912BrOpcode" title='BrOpcode' data-ref="912BrOpcode" data-ref-filename="912BrOpcode">BrOpcode</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CBRANCH_SCC1" title='llvm::AMDGPU::S_CBRANCH_SCC1' data-ref="llvm::AMDGPU::S_CBRANCH_SCC1" data-ref-filename="llvm..AMDGPU..S_CBRANCH_SCC1">S_CBRANCH_SCC1</a>;</td></tr>
<tr><th id="2424">2424</th><td>    <a class="local col4 ref" href="#914ConstrainRC" title='ConstrainRC' data-ref="914ConstrainRC" data-ref-filename="914ConstrainRC">ConstrainRC</a> = &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a>;</td></tr>
<tr><th id="2425">2425</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2426">2426</th><td>    <i>// FIXME: Do we have to insert an and with exec here, like in SelectionDAG?</i></td></tr>
<tr><th id="2427">2427</th><td><i>    // We sort of know that a VCC producer based on the register bank, that ands</i></td></tr>
<tr><th id="2428">2428</th><td><i>    // inactive lanes with 0. What if there was a logical operation with vcc</i></td></tr>
<tr><th id="2429">2429</th><td><i>    // producers in different blocks/with different exec masks?</i></td></tr>
<tr><th id="2430">2430</th><td><i>    // FIXME: Should scc-&gt;vcc copies and with exec?</i></td></tr>
<tr><th id="2431">2431</th><td>    <a class="local col3 ref" href="#913CondPhysReg" title='CondPhysReg' data-ref="913CondPhysReg" data-ref-filename="913CondPhysReg">CondPhysReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo6getVCCEv" title='llvm::SIRegisterInfo::getVCC' data-ref="_ZNK4llvm14SIRegisterInfo6getVCCEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo6getVCCEv">getVCC</a>();</td></tr>
<tr><th id="2432">2432</th><td>    <a class="local col2 ref" href="#912BrOpcode" title='BrOpcode' data-ref="912BrOpcode" data-ref-filename="912BrOpcode">BrOpcode</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CBRANCH_VCCNZ" title='llvm::AMDGPU::S_CBRANCH_VCCNZ' data-ref="llvm::AMDGPU::S_CBRANCH_VCCNZ" data-ref-filename="llvm..AMDGPU..S_CBRANCH_VCCNZ">S_CBRANCH_VCCNZ</a>;</td></tr>
<tr><th id="2433">2433</th><td>    <a class="local col4 ref" href="#914ConstrainRC" title='ConstrainRC' data-ref="914ConstrainRC" data-ref-filename="914ConstrainRC">ConstrainRC</a> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo9getBoolRCEv" title='llvm::SIRegisterInfo::getBoolRC' data-ref="_ZNK4llvm14SIRegisterInfo9getBoolRCEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo9getBoolRCEv">getBoolRC</a>();</td></tr>
<tr><th id="2434">2434</th><td>  }</td></tr>
<tr><th id="2435">2435</th><td></td></tr>
<tr><th id="2436">2436</th><td>  <b>if</b> (!<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo17getRegClassOrNullENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClassOrNull' data-ref="_ZNK4llvm19MachineRegisterInfo17getRegClassOrNullENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo17getRegClassOrNullENS_8RegisterE">getRegClassOrNull</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#910CondReg" title='CondReg' data-ref="910CondReg" data-ref-filename="910CondReg">CondReg</a>))</td></tr>
<tr><th id="2437">2437</th><td>    <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE" title='llvm::MachineRegisterInfo::setRegClass' data-ref="_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE">setRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#910CondReg" title='CondReg' data-ref="910CondReg" data-ref-filename="910CondReg">CondReg</a>, <a class="local col4 ref" href="#914ConstrainRC" title='ConstrainRC' data-ref="914ConstrainRC" data-ref-filename="914ConstrainRC">ConstrainRC</a>);</td></tr>
<tr><th id="2438">2438</th><td></td></tr>
<tr><th id="2439">2439</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col8 ref" href="#908BB" title='BB' data-ref="908BB" data-ref-filename="908BB">BB</a></span>, &amp;<a class="local col7 ref" href="#907I" title='I' data-ref="907I" data-ref-filename="907I">I</a>, <a class="local col1 ref" href="#911DL" title='DL' data-ref="911DL" data-ref-filename="911DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#913CondPhysReg" title='CondPhysReg' data-ref="913CondPhysReg" data-ref-filename="913CondPhysReg">CondPhysReg</a>)</td></tr>
<tr><th id="2440">2440</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#910CondReg" title='CondReg' data-ref="910CondReg" data-ref-filename="910CondReg">CondReg</a>);</td></tr>
<tr><th id="2441">2441</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="local col8 ref" href="#908BB" title='BB' data-ref="908BB" data-ref-filename="908BB">BB</a></span>, &amp;<a class="local col7 ref" href="#907I" title='I' data-ref="907I" data-ref-filename="907I">I</a>, <a class="local col1 ref" href="#911DL" title='DL' data-ref="911DL" data-ref-filename="911DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#912BrOpcode" title='BrOpcode' data-ref="912BrOpcode" data-ref-filename="912BrOpcode">BrOpcode</a>))</td></tr>
<tr><th id="2442">2442</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col7 ref" href="#907I" title='I' data-ref="907I" data-ref-filename="907I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>());</td></tr>
<tr><th id="2443">2443</th><td></td></tr>
<tr><th id="2444">2444</th><td>  <a class="local col7 ref" href="#907I" title='I' data-ref="907I" data-ref-filename="907I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2445">2445</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2446">2446</th><td>}</td></tr>
<tr><th id="2447">2447</th><td></td></tr>
<tr><th id="2448">2448</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector20selectG_GLOBAL_VALUEERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_GLOBAL_VALUE' data-ref="_ZNK4llvm25AMDGPUInstructionSelector20selectG_GLOBAL_VALUEERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector20selectG_GLOBAL_VALUEERNS_12MachineInstrE">selectG_GLOBAL_VALUE</dfn>(</td></tr>
<tr><th id="2449">2449</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="915I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="915I" data-ref-filename="915I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="2450">2450</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="916DstReg" title='DstReg' data-type='llvm::Register' data-ref="916DstReg" data-ref-filename="916DstReg">DstReg</dfn> = <a class="local col5 ref" href="#915I" title='I' data-ref="915I" data-ref-filename="915I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2451">2451</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col7 decl" id="917DstRB" title='DstRB' data-type='const llvm::RegisterBank *' data-ref="917DstRB" data-ref-filename="917DstRB">DstRB</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#916DstReg" title='DstReg' data-ref="916DstReg" data-ref-filename="916DstReg">DstReg</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>);</td></tr>
<tr><th id="2452">2452</th><td>  <em>const</em> <em>bool</em> <dfn class="local col8 decl" id="918IsVGPR" title='IsVGPR' data-type='const bool' data-ref="918IsVGPR" data-ref-filename="918IsVGPR">IsVGPR</dfn> = <a class="local col7 ref" href="#917DstRB" title='DstRB' data-ref="917DstRB" data-ref-filename="917DstRB">DstRB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>;</td></tr>
<tr><th id="2453">2453</th><td>  <a class="local col5 ref" href="#915I" title='I' data-ref="915I" data-ref-filename="915I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#918IsVGPR" title='IsVGPR' data-ref="918IsVGPR" data-ref-filename="918IsVGPR">IsVGPR</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_e32" title='llvm::AMDGPU::V_MOV_B32_e32' data-ref="llvm::AMDGPU::V_MOV_B32_e32" data-ref-filename="llvm..AMDGPU..V_MOV_B32_e32">V_MOV_B32_e32</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32" title='llvm::AMDGPU::S_MOV_B32' data-ref="llvm::AMDGPU::S_MOV_B32" data-ref-filename="llvm..AMDGPU..S_MOV_B32">S_MOV_B32</a>));</td></tr>
<tr><th id="2454">2454</th><td>  <b>if</b> (<a class="local col8 ref" href="#918IsVGPR" title='IsVGPR' data-ref="918IsVGPR" data-ref-filename="918IsVGPR">IsVGPR</a>)</td></tr>
<tr><th id="2455">2455</th><td>    <a class="local col5 ref" href="#915I" title='I' data-ref="915I" data-ref-filename="915I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE">addOperand</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::MF" title='llvm::InstructionSelector::MF' data-ref="llvm::InstructionSelector::MF" data-ref-filename="llvm..InstructionSelector..MF">MF</a></span>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" data-ref-filename="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb">CreateReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC" title='llvm::AMDGPU::EXEC' data-ref="llvm::AMDGPU::EXEC" data-ref-filename="llvm..AMDGPU..EXEC">EXEC</a>, <b>false</b>, <b>true</b>));</td></tr>
<tr><th id="2456">2456</th><td></td></tr>
<tr><th id="2457">2457</th><td>  <b>return</b> <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(</td></tr>
<tr><th id="2458">2458</th><td>    <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#916DstReg" title='DstReg' data-ref="916DstReg" data-ref-filename="916DstReg">DstReg</a>, <a class="local col8 ref" href="#918IsVGPR" title='IsVGPR' data-ref="918IsVGPR" data-ref-filename="918IsVGPR">IsVGPR</a> ? <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a> : <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>);</td></tr>
<tr><th id="2459">2459</th><td>}</td></tr>
<tr><th id="2460">2460</th><td></td></tr>
<tr><th id="2461">2461</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector15selectG_PTRMASKERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_PTRMASK' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15selectG_PTRMASKERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15selectG_PTRMASKERNS_12MachineInstrE">selectG_PTRMASK</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="919I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="919I" data-ref-filename="919I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="2462">2462</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="920DstReg" title='DstReg' data-type='llvm::Register' data-ref="920DstReg" data-ref-filename="920DstReg">DstReg</dfn> = <a class="local col9 ref" href="#919I" title='I' data-ref="919I" data-ref-filename="919I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2463">2463</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="921SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="921SrcReg" data-ref-filename="921SrcReg">SrcReg</dfn> = <a class="local col9 ref" href="#919I" title='I' data-ref="919I" data-ref-filename="919I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2464">2464</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="922MaskReg" title='MaskReg' data-type='llvm::Register' data-ref="922MaskReg" data-ref-filename="922MaskReg">MaskReg</dfn> = <a class="local col9 ref" href="#919I" title='I' data-ref="919I" data-ref-filename="919I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2465">2465</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col3 decl" id="923Ty" title='Ty' data-type='llvm::LLT' data-ref="923Ty" data-ref-filename="923Ty">Ty</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#920DstReg" title='DstReg' data-ref="920DstReg" data-ref-filename="920DstReg">DstReg</a>);</td></tr>
<tr><th id="2466">2466</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col4 decl" id="924MaskTy" title='MaskTy' data-type='llvm::LLT' data-ref="924MaskTy" data-ref-filename="924MaskTy">MaskTy</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#922MaskReg" title='MaskReg' data-ref="922MaskReg" data-ref-filename="922MaskReg">MaskReg</a>);</td></tr>
<tr><th id="2467">2467</th><td></td></tr>
<tr><th id="2468">2468</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col5 decl" id="925DstRB" title='DstRB' data-type='const llvm::RegisterBank *' data-ref="925DstRB" data-ref-filename="925DstRB">DstRB</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#920DstReg" title='DstReg' data-ref="920DstReg" data-ref-filename="920DstReg">DstReg</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>);</td></tr>
<tr><th id="2469">2469</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col6 decl" id="926SrcRB" title='SrcRB' data-type='const llvm::RegisterBank *' data-ref="926SrcRB" data-ref-filename="926SrcRB">SrcRB</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#921SrcReg" title='SrcReg' data-ref="921SrcReg" data-ref-filename="921SrcReg">SrcReg</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>);</td></tr>
<tr><th id="2470">2470</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col7 decl" id="927MaskRB" title='MaskRB' data-type='const llvm::RegisterBank *' data-ref="927MaskRB" data-ref-filename="927MaskRB">MaskRB</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#922MaskReg" title='MaskReg' data-ref="922MaskReg" data-ref-filename="922MaskReg">MaskReg</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>);</td></tr>
<tr><th id="2471">2471</th><td>  <em>const</em> <em>bool</em> <dfn class="local col8 decl" id="928IsVGPR" title='IsVGPR' data-type='const bool' data-ref="928IsVGPR" data-ref-filename="928IsVGPR">IsVGPR</dfn> = <a class="local col5 ref" href="#925DstRB" title='DstRB' data-ref="925DstRB" data-ref-filename="925DstRB">DstRB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>;</td></tr>
<tr><th id="2472">2472</th><td>  <b>if</b> (<a class="local col5 ref" href="#925DstRB" title='DstRB' data-ref="925DstRB" data-ref-filename="925DstRB">DstRB</a> != <a class="local col6 ref" href="#926SrcRB" title='SrcRB' data-ref="926SrcRB" data-ref-filename="926SrcRB">SrcRB</a>) <i>// Should only happen for hand written MIR.</i></td></tr>
<tr><th id="2473">2473</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2474">2474</th><td></td></tr>
<tr><th id="2475">2475</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="929NewOpc" title='NewOpc' data-type='unsigned int' data-ref="929NewOpc" data-ref-filename="929NewOpc">NewOpc</dfn> = <a class="local col8 ref" href="#928IsVGPR" title='IsVGPR' data-ref="928IsVGPR" data-ref-filename="928IsVGPR">IsVGPR</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_AND_B32_e64" title='llvm::AMDGPU::V_AND_B32_e64' data-ref="llvm::AMDGPU::V_AND_B32_e64" data-ref-filename="llvm..AMDGPU..V_AND_B32_e64">V_AND_B32_e64</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_AND_B32" title='llvm::AMDGPU::S_AND_B32' data-ref="llvm::AMDGPU::S_AND_B32" data-ref-filename="llvm..AMDGPU..S_AND_B32">S_AND_B32</a>;</td></tr>
<tr><th id="2476">2476</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col0 decl" id="930RegRC" title='RegRC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="930RegRC" data-ref-filename="930RegRC">RegRC</dfn></td></tr>
<tr><th id="2477">2477</th><td>    = <a class="local col8 ref" href="#928IsVGPR" title='IsVGPR' data-ref="928IsVGPR" data-ref-filename="928IsVGPR">IsVGPR</a> ? <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a> : <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a>;</td></tr>
<tr><th id="2478">2478</th><td></td></tr>
<tr><th id="2479">2479</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="931DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="931DstRC" data-ref-filename="931DstRC">DstRC</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo24getRegClassForTypeOnBankENS_3LLTERKNS_12RegisterBankERKNS_19MachineRegisterInfoE" title='llvm::SIRegisterInfo::getRegClassForTypeOnBank' data-ref="_ZNK4llvm14SIRegisterInfo24getRegClassForTypeOnBankENS_3LLTERKNS_12RegisterBankERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm14SIRegisterInfo24getRegClassForTypeOnBankENS_3LLTERKNS_12RegisterBankERKNS_19MachineRegisterInfoE">getRegClassForTypeOnBank</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col3 ref" href="#923Ty" title='Ty' data-ref="923Ty" data-ref-filename="923Ty">Ty</a>, *<a class="local col5 ref" href="#925DstRB" title='DstRB' data-ref="925DstRB" data-ref-filename="925DstRB">DstRB</a>,</td></tr>
<tr><th id="2480">2480</th><td>                                                                  *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>);</td></tr>
<tr><th id="2481">2481</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="932SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="932SrcRC" data-ref-filename="932SrcRC">SrcRC</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo24getRegClassForTypeOnBankENS_3LLTERKNS_12RegisterBankERKNS_19MachineRegisterInfoE" title='llvm::SIRegisterInfo::getRegClassForTypeOnBank' data-ref="_ZNK4llvm14SIRegisterInfo24getRegClassForTypeOnBankENS_3LLTERKNS_12RegisterBankERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm14SIRegisterInfo24getRegClassForTypeOnBankENS_3LLTERKNS_12RegisterBankERKNS_19MachineRegisterInfoE">getRegClassForTypeOnBank</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col3 ref" href="#923Ty" title='Ty' data-ref="923Ty" data-ref-filename="923Ty">Ty</a>, *<a class="local col6 ref" href="#926SrcRB" title='SrcRB' data-ref="926SrcRB" data-ref-filename="926SrcRB">SrcRB</a>,</td></tr>
<tr><th id="2482">2482</th><td>                                                                  *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>);</td></tr>
<tr><th id="2483">2483</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="933MaskRC" title='MaskRC' data-type='const llvm::TargetRegisterClass *' data-ref="933MaskRC" data-ref-filename="933MaskRC">MaskRC</dfn> =</td></tr>
<tr><th id="2484">2484</th><td>      <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo24getRegClassForTypeOnBankENS_3LLTERKNS_12RegisterBankERKNS_19MachineRegisterInfoE" title='llvm::SIRegisterInfo::getRegClassForTypeOnBank' data-ref="_ZNK4llvm14SIRegisterInfo24getRegClassForTypeOnBankENS_3LLTERKNS_12RegisterBankERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm14SIRegisterInfo24getRegClassForTypeOnBankENS_3LLTERKNS_12RegisterBankERKNS_19MachineRegisterInfoE">getRegClassForTypeOnBank</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col4 ref" href="#924MaskTy" title='MaskTy' data-ref="924MaskTy" data-ref-filename="924MaskTy">MaskTy</a>, *<a class="local col7 ref" href="#927MaskRB" title='MaskRB' data-ref="927MaskRB" data-ref-filename="927MaskRB">MaskRB</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>);</td></tr>
<tr><th id="2485">2485</th><td></td></tr>
<tr><th id="2486">2486</th><td>  <b>if</b> (!<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#920DstReg" title='DstReg' data-ref="920DstReg" data-ref-filename="920DstReg">DstReg</a>, *<a class="local col1 ref" href="#931DstRC" title='DstRC' data-ref="931DstRC" data-ref-filename="931DstRC">DstRC</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>) ||</td></tr>
<tr><th id="2487">2487</th><td>      !<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#921SrcReg" title='SrcReg' data-ref="921SrcReg" data-ref-filename="921SrcReg">SrcReg</a>, *<a class="local col2 ref" href="#932SrcRC" title='SrcRC' data-ref="932SrcRC" data-ref-filename="932SrcRC">SrcRC</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>) ||</td></tr>
<tr><th id="2488">2488</th><td>      !<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#922MaskReg" title='MaskReg' data-ref="922MaskReg" data-ref-filename="922MaskReg">MaskReg</a>, *<a class="local col3 ref" href="#933MaskRC" title='MaskRC' data-ref="933MaskRC" data-ref-filename="933MaskRC">MaskRC</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>))</td></tr>
<tr><th id="2489">2489</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2490">2490</th><td></td></tr>
<tr><th id="2491">2491</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="934BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="934BB" data-ref-filename="934BB">BB</dfn> = <a class="local col9 ref" href="#919I" title='I' data-ref="919I" data-ref-filename="919I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="2492">2492</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col5 decl" id="935DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="935DL" data-ref-filename="935DL">DL</dfn> = <a class="local col9 ref" href="#919I" title='I' data-ref="919I" data-ref-filename="919I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="2493">2493</th><td>  <b>if</b> (<a class="local col3 ref" href="#923Ty" title='Ty' data-ref="923Ty" data-ref-filename="923Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>32</var>) {</td></tr>
<tr><th id="2494">2494</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MaskTy.getSizeInBits() == <var>32</var> &amp;&amp;</td></tr>
<tr><th id="2495">2495</th><td>           <q>"ptrmask should have been narrowed during legalize"</q>);</td></tr>
<tr><th id="2496">2496</th><td></td></tr>
<tr><th id="2497">2497</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col4 ref" href="#934BB" title='BB' data-ref="934BB" data-ref-filename="934BB">BB</a></span>, &amp;<a class="local col9 ref" href="#919I" title='I' data-ref="919I" data-ref-filename="919I">I</a>, <a class="local col5 ref" href="#935DL" title='DL' data-ref="935DL" data-ref-filename="935DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#929NewOpc" title='NewOpc' data-ref="929NewOpc" data-ref-filename="929NewOpc">NewOpc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#920DstReg" title='DstReg' data-ref="920DstReg" data-ref-filename="920DstReg">DstReg</a>)</td></tr>
<tr><th id="2498">2498</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#921SrcReg" title='SrcReg' data-ref="921SrcReg" data-ref-filename="921SrcReg">SrcReg</a>)</td></tr>
<tr><th id="2499">2499</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#922MaskReg" title='MaskReg' data-ref="922MaskReg" data-ref-filename="922MaskReg">MaskReg</a>);</td></tr>
<tr><th id="2500">2500</th><td>    <a class="local col9 ref" href="#919I" title='I' data-ref="919I" data-ref-filename="919I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2501">2501</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2502">2502</th><td>  }</td></tr>
<tr><th id="2503">2503</th><td></td></tr>
<tr><th id="2504">2504</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="936HiReg" title='HiReg' data-type='llvm::Register' data-ref="936HiReg" data-ref-filename="936HiReg">HiReg</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<a class="local col0 ref" href="#930RegRC" title='RegRC' data-ref="930RegRC" data-ref-filename="930RegRC">RegRC</a>);</td></tr>
<tr><th id="2505">2505</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="937LoReg" title='LoReg' data-type='llvm::Register' data-ref="937LoReg" data-ref-filename="937LoReg">LoReg</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<a class="local col0 ref" href="#930RegRC" title='RegRC' data-ref="930RegRC" data-ref-filename="930RegRC">RegRC</a>);</td></tr>
<tr><th id="2506">2506</th><td></td></tr>
<tr><th id="2507">2507</th><td>  <i>// Extract the subregisters from the source pointer.</i></td></tr>
<tr><th id="2508">2508</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col4 ref" href="#934BB" title='BB' data-ref="934BB" data-ref-filename="934BB">BB</a></span>, &amp;<a class="local col9 ref" href="#919I" title='I' data-ref="919I" data-ref-filename="919I">I</a>, <a class="local col5 ref" href="#935DL" title='DL' data-ref="935DL" data-ref-filename="935DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#937LoReg" title='LoReg' data-ref="937LoReg" data-ref-filename="937LoReg">LoReg</a>)</td></tr>
<tr><th id="2509">2509</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#921SrcReg" title='SrcReg' data-ref="921SrcReg" data-ref-filename="921SrcReg">SrcReg</a>, <var>0</var>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>);</td></tr>
<tr><th id="2510">2510</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col4 ref" href="#934BB" title='BB' data-ref="934BB" data-ref-filename="934BB">BB</a></span>, &amp;<a class="local col9 ref" href="#919I" title='I' data-ref="919I" data-ref-filename="919I">I</a>, <a class="local col5 ref" href="#935DL" title='DL' data-ref="935DL" data-ref-filename="935DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#936HiReg" title='HiReg' data-ref="936HiReg" data-ref-filename="936HiReg">HiReg</a>)</td></tr>
<tr><th id="2511">2511</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#921SrcReg" title='SrcReg' data-ref="921SrcReg" data-ref-filename="921SrcReg">SrcReg</a>, <var>0</var>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub1" title='llvm::AMDGPU::sub1' data-ref="llvm::AMDGPU::sub1" data-ref-filename="llvm..AMDGPU..sub1">sub1</a>);</td></tr>
<tr><th id="2512">2512</th><td></td></tr>
<tr><th id="2513">2513</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col8 decl" id="938MaskedLo" title='MaskedLo' data-type='llvm::Register' data-ref="938MaskedLo" data-ref-filename="938MaskedLo">MaskedLo</dfn>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col9 decl" id="939MaskedHi" title='MaskedHi' data-type='llvm::Register' data-ref="939MaskedHi" data-ref-filename="939MaskedHi">MaskedHi</dfn>;</td></tr>
<tr><th id="2514">2514</th><td></td></tr>
<tr><th id="2515">2515</th><td>  <i>// Try to avoid emitting a bit operation when we only need to touch half of</i></td></tr>
<tr><th id="2516">2516</th><td><i>  // the 64-bit pointer.</i></td></tr>
<tr><th id="2517">2517</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a> <dfn class="local col0 decl" id="940MaskOnes" title='MaskOnes' data-type='llvm::APInt' data-ref="940MaskOnes" data-ref-filename="940MaskOnes">MaskOnes</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::KnownBits" title='llvm::InstructionSelector::KnownBits' data-ref="llvm::InstructionSelector::KnownBits" data-ref-filename="llvm..InstructionSelector..KnownBits">KnownBits</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/GISelKnownBits.h.html#_ZN4llvm14GISelKnownBits12getKnownOnesENS_8RegisterE" title='llvm::GISelKnownBits::getKnownOnes' data-ref="_ZN4llvm14GISelKnownBits12getKnownOnesENS_8RegisterE" data-ref-filename="_ZN4llvm14GISelKnownBits12getKnownOnesENS_8RegisterE">getKnownOnes</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#922MaskReg" title='MaskReg' data-ref="922MaskReg" data-ref-filename="922MaskReg">MaskReg</a>).<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt10zextOrSelfEj" title='llvm::APInt::zextOrSelf' data-ref="_ZNK4llvm5APInt10zextOrSelfEj" data-ref-filename="_ZNK4llvm5APInt10zextOrSelfEj">zextOrSelf</a>(<var>64</var>);</td></tr>
<tr><th id="2518">2518</th><td></td></tr>
<tr><th id="2519">2519</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a> <dfn class="local col1 decl" id="941MaskHi32" title='MaskHi32' data-type='const llvm::APInt' data-ref="941MaskHi32" data-ref-filename="941MaskHi32">MaskHi32</dfn> = <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a>::<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APInt14getHighBitsSetEjj" title='llvm::APInt::getHighBitsSet' data-ref="_ZN4llvm5APInt14getHighBitsSetEjj" data-ref-filename="_ZN4llvm5APInt14getHighBitsSetEjj">getHighBitsSet</a>(<var>64</var>, <var>32</var>);</td></tr>
<tr><th id="2520">2520</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a> <dfn class="local col2 decl" id="942MaskLo32" title='MaskLo32' data-type='const llvm::APInt' data-ref="942MaskLo32" data-ref-filename="942MaskLo32">MaskLo32</dfn> = <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a>::<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APInt13getLowBitsSetEjj" title='llvm::APInt::getLowBitsSet' data-ref="_ZN4llvm5APInt13getLowBitsSetEjj" data-ref-filename="_ZN4llvm5APInt13getLowBitsSetEjj">getLowBitsSet</a>(<var>64</var>, <var>32</var>);</td></tr>
<tr><th id="2521">2521</th><td>  <b>if</b> ((<a class="ref fn fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_" data-ref-filename="_ZN4llvm5APIntC1ERKS0_"></a><a class="local col0 ref" href="#940MaskOnes" title='MaskOnes' data-ref="940MaskOnes" data-ref-filename="940MaskOnes">MaskOnes</a> <a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvmanENS_5APIntERKS0_" title='llvm::operator&amp;' data-ref="_ZN4llvmanENS_5APIntERKS0_" data-ref-filename="_ZN4llvmanENS_5APIntERKS0_">&amp;</a> <a class="local col2 ref" href="#942MaskLo32" title='MaskLo32' data-ref="942MaskLo32" data-ref-filename="942MaskLo32">MaskLo32</a>) <a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInteqERKS0_" title='llvm::APInt::operator==' data-ref="_ZNK4llvm5APInteqERKS0_" data-ref-filename="_ZNK4llvm5APInteqERKS0_">==</a> <a class="local col2 ref" href="#942MaskLo32" title='MaskLo32' data-ref="942MaskLo32" data-ref-filename="942MaskLo32">MaskLo32</a>) {</td></tr>
<tr><th id="2522">2522</th><td>    <i>// If all the bits in the low half are 1, we only need a copy for it.</i></td></tr>
<tr><th id="2523">2523</th><td>    <a class="local col8 ref" href="#938MaskedLo" title='MaskedLo' data-ref="938MaskedLo" data-ref-filename="938MaskedLo">MaskedLo</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col7 ref" href="#937LoReg" title='LoReg' data-ref="937LoReg" data-ref-filename="937LoReg">LoReg</a>;</td></tr>
<tr><th id="2524">2524</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2525">2525</th><td>    <i>// Extract the mask subregister and apply the and.</i></td></tr>
<tr><th id="2526">2526</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="943MaskLo" title='MaskLo' data-type='llvm::Register' data-ref="943MaskLo" data-ref-filename="943MaskLo">MaskLo</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<a class="local col0 ref" href="#930RegRC" title='RegRC' data-ref="930RegRC" data-ref-filename="930RegRC">RegRC</a>);</td></tr>
<tr><th id="2527">2527</th><td>    <a class="local col8 ref" href="#938MaskedLo" title='MaskedLo' data-ref="938MaskedLo" data-ref-filename="938MaskedLo">MaskedLo</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<a class="local col0 ref" href="#930RegRC" title='RegRC' data-ref="930RegRC" data-ref-filename="930RegRC">RegRC</a>);</td></tr>
<tr><th id="2528">2528</th><td></td></tr>
<tr><th id="2529">2529</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col4 ref" href="#934BB" title='BB' data-ref="934BB" data-ref-filename="934BB">BB</a></span>, &amp;<a class="local col9 ref" href="#919I" title='I' data-ref="919I" data-ref-filename="919I">I</a>, <a class="local col5 ref" href="#935DL" title='DL' data-ref="935DL" data-ref-filename="935DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#943MaskLo" title='MaskLo' data-ref="943MaskLo" data-ref-filename="943MaskLo">MaskLo</a>)</td></tr>
<tr><th id="2530">2530</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#922MaskReg" title='MaskReg' data-ref="922MaskReg" data-ref-filename="922MaskReg">MaskReg</a>, <var>0</var>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>);</td></tr>
<tr><th id="2531">2531</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col4 ref" href="#934BB" title='BB' data-ref="934BB" data-ref-filename="934BB">BB</a></span>, &amp;<a class="local col9 ref" href="#919I" title='I' data-ref="919I" data-ref-filename="919I">I</a>, <a class="local col5 ref" href="#935DL" title='DL' data-ref="935DL" data-ref-filename="935DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#929NewOpc" title='NewOpc' data-ref="929NewOpc" data-ref-filename="929NewOpc">NewOpc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#938MaskedLo" title='MaskedLo' data-ref="938MaskedLo" data-ref-filename="938MaskedLo">MaskedLo</a>)</td></tr>
<tr><th id="2532">2532</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#937LoReg" title='LoReg' data-ref="937LoReg" data-ref-filename="937LoReg">LoReg</a>)</td></tr>
<tr><th id="2533">2533</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#943MaskLo" title='MaskLo' data-ref="943MaskLo" data-ref-filename="943MaskLo">MaskLo</a>);</td></tr>
<tr><th id="2534">2534</th><td>  }</td></tr>
<tr><th id="2535">2535</th><td></td></tr>
<tr><th id="2536">2536</th><td>  <b>if</b> ((<a class="ref fn fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_" data-ref-filename="_ZN4llvm5APIntC1ERKS0_"></a><a class="local col0 ref" href="#940MaskOnes" title='MaskOnes' data-ref="940MaskOnes" data-ref-filename="940MaskOnes">MaskOnes</a> <a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvmanENS_5APIntERKS0_" title='llvm::operator&amp;' data-ref="_ZN4llvmanENS_5APIntERKS0_" data-ref-filename="_ZN4llvmanENS_5APIntERKS0_">&amp;</a> <a class="local col1 ref" href="#941MaskHi32" title='MaskHi32' data-ref="941MaskHi32" data-ref-filename="941MaskHi32">MaskHi32</a>) <a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInteqERKS0_" title='llvm::APInt::operator==' data-ref="_ZNK4llvm5APInteqERKS0_" data-ref-filename="_ZNK4llvm5APInteqERKS0_">==</a> <a class="local col1 ref" href="#941MaskHi32" title='MaskHi32' data-ref="941MaskHi32" data-ref-filename="941MaskHi32">MaskHi32</a>) {</td></tr>
<tr><th id="2537">2537</th><td>    <i>// If all the bits in the high half are 1, we only need a copy for it.</i></td></tr>
<tr><th id="2538">2538</th><td>    <a class="local col9 ref" href="#939MaskedHi" title='MaskedHi' data-ref="939MaskedHi" data-ref-filename="939MaskedHi">MaskedHi</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col6 ref" href="#936HiReg" title='HiReg' data-ref="936HiReg" data-ref-filename="936HiReg">HiReg</a>;</td></tr>
<tr><th id="2539">2539</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2540">2540</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="944MaskHi" title='MaskHi' data-type='llvm::Register' data-ref="944MaskHi" data-ref-filename="944MaskHi">MaskHi</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<a class="local col0 ref" href="#930RegRC" title='RegRC' data-ref="930RegRC" data-ref-filename="930RegRC">RegRC</a>);</td></tr>
<tr><th id="2541">2541</th><td>    <a class="local col9 ref" href="#939MaskedHi" title='MaskedHi' data-ref="939MaskedHi" data-ref-filename="939MaskedHi">MaskedHi</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<a class="local col0 ref" href="#930RegRC" title='RegRC' data-ref="930RegRC" data-ref-filename="930RegRC">RegRC</a>);</td></tr>
<tr><th id="2542">2542</th><td></td></tr>
<tr><th id="2543">2543</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col4 ref" href="#934BB" title='BB' data-ref="934BB" data-ref-filename="934BB">BB</a></span>, &amp;<a class="local col9 ref" href="#919I" title='I' data-ref="919I" data-ref-filename="919I">I</a>, <a class="local col5 ref" href="#935DL" title='DL' data-ref="935DL" data-ref-filename="935DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#944MaskHi" title='MaskHi' data-ref="944MaskHi" data-ref-filename="944MaskHi">MaskHi</a>)</td></tr>
<tr><th id="2544">2544</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#922MaskReg" title='MaskReg' data-ref="922MaskReg" data-ref-filename="922MaskReg">MaskReg</a>, <var>0</var>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub1" title='llvm::AMDGPU::sub1' data-ref="llvm::AMDGPU::sub1" data-ref-filename="llvm..AMDGPU..sub1">sub1</a>);</td></tr>
<tr><th id="2545">2545</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col4 ref" href="#934BB" title='BB' data-ref="934BB" data-ref-filename="934BB">BB</a></span>, &amp;<a class="local col9 ref" href="#919I" title='I' data-ref="919I" data-ref-filename="919I">I</a>, <a class="local col5 ref" href="#935DL" title='DL' data-ref="935DL" data-ref-filename="935DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#929NewOpc" title='NewOpc' data-ref="929NewOpc" data-ref-filename="929NewOpc">NewOpc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#939MaskedHi" title='MaskedHi' data-ref="939MaskedHi" data-ref-filename="939MaskedHi">MaskedHi</a>)</td></tr>
<tr><th id="2546">2546</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#936HiReg" title='HiReg' data-ref="936HiReg" data-ref-filename="936HiReg">HiReg</a>)</td></tr>
<tr><th id="2547">2547</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#944MaskHi" title='MaskHi' data-ref="944MaskHi" data-ref-filename="944MaskHi">MaskHi</a>);</td></tr>
<tr><th id="2548">2548</th><td>  }</td></tr>
<tr><th id="2549">2549</th><td></td></tr>
<tr><th id="2550">2550</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col4 ref" href="#934BB" title='BB' data-ref="934BB" data-ref-filename="934BB">BB</a></span>, &amp;<a class="local col9 ref" href="#919I" title='I' data-ref="919I" data-ref-filename="919I">I</a>, <a class="local col5 ref" href="#935DL" title='DL' data-ref="935DL" data-ref-filename="935DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::REG_SEQUENCE" title='llvm::AMDGPU::REG_SEQUENCE' data-ref="llvm::AMDGPU::REG_SEQUENCE" data-ref-filename="llvm..AMDGPU..REG_SEQUENCE">REG_SEQUENCE</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#920DstReg" title='DstReg' data-ref="920DstReg" data-ref-filename="920DstReg">DstReg</a>)</td></tr>
<tr><th id="2551">2551</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#938MaskedLo" title='MaskedLo' data-ref="938MaskedLo" data-ref-filename="938MaskedLo">MaskedLo</a>)</td></tr>
<tr><th id="2552">2552</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>)</td></tr>
<tr><th id="2553">2553</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#939MaskedHi" title='MaskedHi' data-ref="939MaskedHi" data-ref-filename="939MaskedHi">MaskedHi</a>)</td></tr>
<tr><th id="2554">2554</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub1" title='llvm::AMDGPU::sub1' data-ref="llvm::AMDGPU::sub1" data-ref-filename="llvm..AMDGPU..sub1">sub1</a>);</td></tr>
<tr><th id="2555">2555</th><td>  <a class="local col9 ref" href="#919I" title='I' data-ref="919I" data-ref-filename="919I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2556">2556</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2557">2557</th><td>}</td></tr>
<tr><th id="2558">2558</th><td></td></tr>
<tr><th id="2559">2559</th><td><i class="doc" data-doc="_ZL23computeIndirectRegIndexRN4llvm19MachineRegisterInfoERKNS_14SIRegisterInfoEPKNS_19TargetRegisterClassENS_8RegisterEj">/// Return the register to use for the index value, and the subregister to use</i></td></tr>
<tr><th id="2560">2560</th><td><i class="doc" data-doc="_ZL23computeIndirectRegIndexRN4llvm19MachineRegisterInfoERKNS_14SIRegisterInfoEPKNS_19TargetRegisterClassENS_8RegisterEj">/// for the indirectly accessed register.</i></td></tr>
<tr><th id="2561">2561</th><td><em>static</em> <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <em>unsigned</em>&gt;</td></tr>
<tr><th id="2562">2562</th><td><dfn class="tu decl def fn" id="_ZL23computeIndirectRegIndexRN4llvm19MachineRegisterInfoERKNS_14SIRegisterInfoEPKNS_19TargetRegisterClassENS_8RegisterEj" title='computeIndirectRegIndex' data-type='std::pair&lt;Register, unsigned int&gt; computeIndirectRegIndex(llvm::MachineRegisterInfo &amp; MRI, const llvm::SIRegisterInfo &amp; TRI, const llvm::TargetRegisterClass * SuperRC, llvm::Register IdxReg, unsigned int EltSize)' data-ref="_ZL23computeIndirectRegIndexRN4llvm19MachineRegisterInfoERKNS_14SIRegisterInfoEPKNS_19TargetRegisterClassENS_8RegisterEj" data-ref-filename="_ZL23computeIndirectRegIndexRN4llvm19MachineRegisterInfoERKNS_14SIRegisterInfoEPKNS_19TargetRegisterClassENS_8RegisterEj">computeIndirectRegIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="945MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="945MRI" data-ref-filename="945MRI">MRI</dfn>,</td></tr>
<tr><th id="2563">2563</th><td>                        <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col6 decl" id="946TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="946TRI" data-ref-filename="946TRI">TRI</dfn>,</td></tr>
<tr><th id="2564">2564</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="947SuperRC" title='SuperRC' data-type='const llvm::TargetRegisterClass *' data-ref="947SuperRC" data-ref-filename="947SuperRC">SuperRC</dfn>,</td></tr>
<tr><th id="2565">2565</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="948IdxReg" title='IdxReg' data-type='llvm::Register' data-ref="948IdxReg" data-ref-filename="948IdxReg">IdxReg</dfn>,</td></tr>
<tr><th id="2566">2566</th><td>                        <em>unsigned</em> <dfn class="local col9 decl" id="949EltSize" title='EltSize' data-type='unsigned int' data-ref="949EltSize" data-ref-filename="949EltSize">EltSize</dfn>) {</td></tr>
<tr><th id="2567">2567</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col0 decl" id="950IdxBaseReg" title='IdxBaseReg' data-type='llvm::Register' data-ref="950IdxBaseReg" data-ref-filename="950IdxBaseReg">IdxBaseReg</dfn>;</td></tr>
<tr><th id="2568">2568</th><td>  <em>int</em> <dfn class="local col1 decl" id="951Offset" title='Offset' data-type='int' data-ref="951Offset" data-ref-filename="951Offset">Offset</dfn>;</td></tr>
<tr><th id="2569">2569</th><td></td></tr>
<tr><th id="2570">2570</th><td>  <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col0 ref" href="#950IdxBaseReg" title='IdxBaseReg' data-ref="950IdxBaseReg" data-ref-filename="950IdxBaseReg">IdxBaseReg</a></span>, <span class='refarg'><a class="local col1 ref" href="#951Offset" title='Offset' data-ref="951Offset" data-ref-filename="951Offset">Offset</a></span>) <span class='ref fn' title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E">=</span> <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGlobalISelUtils.h.html#_ZN4llvm6AMDGPU25getBaseWithConstantOffsetERNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::AMDGPU::getBaseWithConstantOffset' data-ref="_ZN4llvm6AMDGPU25getBaseWithConstantOffsetERNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZN4llvm6AMDGPU25getBaseWithConstantOffsetERNS_19MachineRegisterInfoENS_8RegisterE">getBaseWithConstantOffset</a>(<span class='refarg'><a class="local col5 ref" href="#945MRI" title='MRI' data-ref="945MRI" data-ref-filename="945MRI">MRI</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#948IdxReg" title='IdxReg' data-ref="948IdxReg" data-ref-filename="948IdxReg">IdxReg</a>);</td></tr>
<tr><th id="2571">2571</th><td>  <b>if</b> (<a class="local col0 ref" href="#950IdxBaseReg" title='IdxBaseReg' data-ref="950IdxBaseReg" data-ref-filename="950IdxBaseReg">IdxBaseReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoRegister" title='llvm::AMDGPU::NoRegister' data-ref="llvm::AMDGPU::NoRegister" data-ref-filename="llvm..AMDGPU..NoRegister">NoRegister</a>) {</td></tr>
<tr><th id="2572">2572</th><td>    <i>// This will happen if the index is a known constant. This should ordinarily</i></td></tr>
<tr><th id="2573">2573</th><td><i>    // be legalized out, but handle it as a register just in case.</i></td></tr>
<tr><th id="2574">2574</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Offset == <var>0</var>);</td></tr>
<tr><th id="2575">2575</th><td>    <a class="local col0 ref" href="#950IdxBaseReg" title='IdxBaseReg' data-ref="950IdxBaseReg" data-ref-filename="950IdxBaseReg">IdxBaseReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col8 ref" href="#948IdxReg" title='IdxReg' data-ref="948IdxReg" data-ref-filename="948IdxReg">IdxReg</a>;</td></tr>
<tr><th id="2576">2576</th><td>  }</td></tr>
<tr><th id="2577">2577</th><td></td></tr>
<tr><th id="2578">2578</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a>&gt; <dfn class="local col2 decl" id="952SubRegs" title='SubRegs' data-type='ArrayRef&lt;int16_t&gt;' data-ref="952SubRegs" data-ref-filename="952SubRegs">SubRegs</dfn> = <a class="local col6 ref" href="#946TRI" title='TRI' data-ref="946TRI" data-ref-filename="946TRI">TRI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo16getRegSplitPartsEPKNS_19TargetRegisterClassEj" title='llvm::SIRegisterInfo::getRegSplitParts' data-ref="_ZNK4llvm14SIRegisterInfo16getRegSplitPartsEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo16getRegSplitPartsEPKNS_19TargetRegisterClassEj">getRegSplitParts</a>(<a class="local col7 ref" href="#947SuperRC" title='SuperRC' data-ref="947SuperRC" data-ref-filename="947SuperRC">SuperRC</a>, <a class="local col9 ref" href="#949EltSize" title='EltSize' data-ref="949EltSize" data-ref-filename="949EltSize">EltSize</a>);</td></tr>
<tr><th id="2579">2579</th><td></td></tr>
<tr><th id="2580">2580</th><td>  <i>// Skip out of bounds offsets, or else we would end up using an undefined</i></td></tr>
<tr><th id="2581">2581</th><td><i>  // register.</i></td></tr>
<tr><th id="2582">2582</th><td>  <b>if</b> (<b>static_cast</b>&lt;<em>unsigned</em>&gt;(<a class="local col1 ref" href="#951Offset" title='Offset' data-ref="951Offset" data-ref-filename="951Offset">Offset</a>) &gt;= <a class="local col2 ref" href="#952SubRegs" title='SubRegs' data-ref="952SubRegs" data-ref-filename="952SubRegs">SubRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>())</td></tr>
<tr><th id="2583">2583</th><td>    <b>return</b> <span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col8 ref" href="#948IdxReg" title='IdxReg' data-ref="948IdxReg" data-ref-filename="948IdxReg">IdxReg</a></span>, <a class="local col2 ref" href="#952SubRegs" title='SubRegs' data-ref="952SubRegs" data-ref-filename="952SubRegs">SubRegs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>);</td></tr>
<tr><th id="2584">2584</th><td>  <b>return</b> <span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col0 ref" href="#950IdxBaseReg" title='IdxBaseReg' data-ref="950IdxBaseReg" data-ref-filename="950IdxBaseReg">IdxBaseReg</a></span>, <a class="local col2 ref" href="#952SubRegs" title='SubRegs' data-ref="952SubRegs" data-ref-filename="952SubRegs">SubRegs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col1 ref" href="#951Offset" title='Offset' data-ref="951Offset" data-ref-filename="951Offset">Offset</a>]</a>);</td></tr>
<tr><th id="2585">2585</th><td>}</td></tr>
<tr><th id="2586">2586</th><td></td></tr>
<tr><th id="2587">2587</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector26selectG_EXTRACT_VECTOR_ELTERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_EXTRACT_VECTOR_ELT' data-ref="_ZNK4llvm25AMDGPUInstructionSelector26selectG_EXTRACT_VECTOR_ELTERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector26selectG_EXTRACT_VECTOR_ELTERNS_12MachineInstrE">selectG_EXTRACT_VECTOR_ELT</dfn>(</td></tr>
<tr><th id="2588">2588</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="953MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="953MI" data-ref-filename="953MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2589">2589</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="954DstReg" title='DstReg' data-type='llvm::Register' data-ref="954DstReg" data-ref-filename="954DstReg">DstReg</dfn> = <a class="local col3 ref" href="#953MI" title='MI' data-ref="953MI" data-ref-filename="953MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2590">2590</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="955SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="955SrcReg" data-ref-filename="955SrcReg">SrcReg</dfn> = <a class="local col3 ref" href="#953MI" title='MI' data-ref="953MI" data-ref-filename="953MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2591">2591</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="956IdxReg" title='IdxReg' data-type='llvm::Register' data-ref="956IdxReg" data-ref-filename="956IdxReg">IdxReg</dfn> = <a class="local col3 ref" href="#953MI" title='MI' data-ref="953MI" data-ref-filename="953MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2592">2592</th><td></td></tr>
<tr><th id="2593">2593</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col7 decl" id="957DstTy" title='DstTy' data-type='llvm::LLT' data-ref="957DstTy" data-ref-filename="957DstTy">DstTy</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#954DstReg" title='DstReg' data-ref="954DstReg" data-ref-filename="954DstReg">DstReg</a>);</td></tr>
<tr><th id="2594">2594</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col8 decl" id="958SrcTy" title='SrcTy' data-type='llvm::LLT' data-ref="958SrcTy" data-ref-filename="958SrcTy">SrcTy</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#955SrcReg" title='SrcReg' data-ref="955SrcReg" data-ref-filename="955SrcReg">SrcReg</a>);</td></tr>
<tr><th id="2595">2595</th><td></td></tr>
<tr><th id="2596">2596</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col9 decl" id="959DstRB" title='DstRB' data-type='const llvm::RegisterBank *' data-ref="959DstRB" data-ref-filename="959DstRB">DstRB</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#954DstReg" title='DstReg' data-ref="954DstReg" data-ref-filename="954DstReg">DstReg</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>);</td></tr>
<tr><th id="2597">2597</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col0 decl" id="960SrcRB" title='SrcRB' data-type='const llvm::RegisterBank *' data-ref="960SrcRB" data-ref-filename="960SrcRB">SrcRB</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#955SrcReg" title='SrcReg' data-ref="955SrcReg" data-ref-filename="955SrcReg">SrcReg</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>);</td></tr>
<tr><th id="2598">2598</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col1 decl" id="961IdxRB" title='IdxRB' data-type='const llvm::RegisterBank *' data-ref="961IdxRB" data-ref-filename="961IdxRB">IdxRB</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#956IdxReg" title='IdxReg' data-ref="956IdxReg" data-ref-filename="956IdxReg">IdxReg</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>);</td></tr>
<tr><th id="2599">2599</th><td></td></tr>
<tr><th id="2600">2600</th><td>  <i>// The index must be scalar. If it wasn't RegBankSelect should have moved this</i></td></tr>
<tr><th id="2601">2601</th><td><i>  // into a waterfall loop.</i></td></tr>
<tr><th id="2602">2602</th><td>  <b>if</b> (<a class="local col1 ref" href="#961IdxRB" title='IdxRB' data-ref="961IdxRB" data-ref-filename="961IdxRB">IdxRB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() != <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>)</td></tr>
<tr><th id="2603">2603</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2604">2604</th><td></td></tr>
<tr><th id="2605">2605</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="962SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="962SrcRC" data-ref-filename="962SrcRC">SrcRC</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo24getRegClassForTypeOnBankENS_3LLTERKNS_12RegisterBankERKNS_19MachineRegisterInfoE" title='llvm::SIRegisterInfo::getRegClassForTypeOnBank' data-ref="_ZNK4llvm14SIRegisterInfo24getRegClassForTypeOnBankENS_3LLTERKNS_12RegisterBankERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm14SIRegisterInfo24getRegClassForTypeOnBankENS_3LLTERKNS_12RegisterBankERKNS_19MachineRegisterInfoE">getRegClassForTypeOnBank</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#958SrcTy" title='SrcTy' data-ref="958SrcTy" data-ref-filename="958SrcTy">SrcTy</a>, *<a class="local col0 ref" href="#960SrcRB" title='SrcRB' data-ref="960SrcRB" data-ref-filename="960SrcRB">SrcRB</a>,</td></tr>
<tr><th id="2606">2606</th><td>                                                                  *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>);</td></tr>
<tr><th id="2607">2607</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="963DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="963DstRC" data-ref-filename="963DstRC">DstRC</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo24getRegClassForTypeOnBankENS_3LLTERKNS_12RegisterBankERKNS_19MachineRegisterInfoE" title='llvm::SIRegisterInfo::getRegClassForTypeOnBank' data-ref="_ZNK4llvm14SIRegisterInfo24getRegClassForTypeOnBankENS_3LLTERKNS_12RegisterBankERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm14SIRegisterInfo24getRegClassForTypeOnBankENS_3LLTERKNS_12RegisterBankERKNS_19MachineRegisterInfoE">getRegClassForTypeOnBank</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#957DstTy" title='DstTy' data-ref="957DstTy" data-ref-filename="957DstTy">DstTy</a>, *<a class="local col9 ref" href="#959DstRB" title='DstRB' data-ref="959DstRB" data-ref-filename="959DstRB">DstRB</a>,</td></tr>
<tr><th id="2608">2608</th><td>                                                                  *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>);</td></tr>
<tr><th id="2609">2609</th><td>  <b>if</b> (!<a class="local col2 ref" href="#962SrcRC" title='SrcRC' data-ref="962SrcRC" data-ref-filename="962SrcRC">SrcRC</a> || !<a class="local col3 ref" href="#963DstRC" title='DstRC' data-ref="963DstRC" data-ref-filename="963DstRC">DstRC</a>)</td></tr>
<tr><th id="2610">2610</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2611">2611</th><td>  <b>if</b> (!<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#955SrcReg" title='SrcReg' data-ref="955SrcReg" data-ref-filename="955SrcReg">SrcReg</a>, *<a class="local col2 ref" href="#962SrcRC" title='SrcRC' data-ref="962SrcRC" data-ref-filename="962SrcRC">SrcRC</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>) ||</td></tr>
<tr><th id="2612">2612</th><td>      !<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#954DstReg" title='DstReg' data-ref="954DstReg" data-ref-filename="954DstReg">DstReg</a>, *<a class="local col3 ref" href="#963DstRC" title='DstRC' data-ref="963DstRC" data-ref-filename="963DstRC">DstRC</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>) ||</td></tr>
<tr><th id="2613">2613</th><td>      !<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#956IdxReg" title='IdxReg' data-ref="956IdxReg" data-ref-filename="956IdxReg">IdxReg</a>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>))</td></tr>
<tr><th id="2614">2614</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2615">2615</th><td></td></tr>
<tr><th id="2616">2616</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="964BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="964BB" data-ref-filename="964BB">BB</dfn> = <a class="local col3 ref" href="#953MI" title='MI' data-ref="953MI" data-ref-filename="953MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="2617">2617</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col5 decl" id="965DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="965DL" data-ref-filename="965DL">DL</dfn> = <a class="local col3 ref" href="#953MI" title='MI' data-ref="953MI" data-ref-filename="953MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="2618">2618</th><td>  <em>const</em> <em>bool</em> <dfn class="local col6 decl" id="966Is64" title='Is64' data-type='const bool' data-ref="966Is64" data-ref-filename="966Is64">Is64</dfn> = <a class="local col7 ref" href="#957DstTy" title='DstTy' data-ref="957DstTy" data-ref-filename="957DstTy">DstTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>64</var>;</td></tr>
<tr><th id="2619">2619</th><td></td></tr>
<tr><th id="2620">2620</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="967SubReg" title='SubReg' data-type='unsigned int' data-ref="967SubReg" data-ref-filename="967SubReg">SubReg</dfn>;</td></tr>
<tr><th id="2621">2621</th><td>  <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col6 ref" href="#956IdxReg" title='IdxReg' data-ref="956IdxReg" data-ref-filename="956IdxReg">IdxReg</a></span>, <span class='refarg'><a class="local col7 ref" href="#967SubReg" title='SubReg' data-ref="967SubReg" data-ref-filename="967SubReg">SubReg</a></span>) <span class='ref fn' title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E">=</span> <a class="tu ref fn" href="#_ZL23computeIndirectRegIndexRN4llvm19MachineRegisterInfoERKNS_14SIRegisterInfoEPKNS_19TargetRegisterClassENS_8RegisterEj" title='computeIndirectRegIndex' data-use='c' data-ref="_ZL23computeIndirectRegIndexRN4llvm19MachineRegisterInfoERKNS_14SIRegisterInfoEPKNS_19TargetRegisterClassENS_8RegisterEj" data-ref-filename="_ZL23computeIndirectRegIndexRN4llvm19MachineRegisterInfoERKNS_14SIRegisterInfoEPKNS_19TargetRegisterClassENS_8RegisterEj">computeIndirectRegIndex</a>(<span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>, <a class="local col2 ref" href="#962SrcRC" title='SrcRC' data-ref="962SrcRC" data-ref-filename="962SrcRC">SrcRC</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#956IdxReg" title='IdxReg' data-ref="956IdxReg" data-ref-filename="956IdxReg">IdxReg</a>,</td></tr>
<tr><th id="2622">2622</th><td>                                                     <a class="local col7 ref" href="#957DstTy" title='DstTy' data-ref="957DstTy" data-ref-filename="957DstTy">DstTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() / <var>8</var>);</td></tr>
<tr><th id="2623">2623</th><td></td></tr>
<tr><th id="2624">2624</th><td>  <b>if</b> (<a class="local col0 ref" href="#960SrcRB" title='SrcRB' data-ref="960SrcRB" data-ref-filename="960SrcRB">SrcRB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>) {</td></tr>
<tr><th id="2625">2625</th><td>    <b>if</b> (<a class="local col7 ref" href="#957DstTy" title='DstTy' data-ref="957DstTy" data-ref-filename="957DstTy">DstTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() != <var>32</var> &amp;&amp; !<a class="local col6 ref" href="#966Is64" title='Is64' data-ref="966Is64" data-ref-filename="966Is64">Is64</a>)</td></tr>
<tr><th id="2626">2626</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2627">2627</th><td></td></tr>
<tr><th id="2628">2628</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col4 ref" href="#964BB" title='BB' data-ref="964BB" data-ref-filename="964BB">BB</a></span>, &amp;<a class="local col3 ref" href="#953MI" title='MI' data-ref="953MI" data-ref-filename="953MI">MI</a>, <a class="local col5 ref" href="#965DL" title='DL' data-ref="965DL" data-ref-filename="965DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::M0" title='llvm::AMDGPU::M0' data-ref="llvm::AMDGPU::M0" data-ref-filename="llvm..AMDGPU..M0">M0</a>)</td></tr>
<tr><th id="2629">2629</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#956IdxReg" title='IdxReg' data-ref="956IdxReg" data-ref-filename="956IdxReg">IdxReg</a>);</td></tr>
<tr><th id="2630">2630</th><td></td></tr>
<tr><th id="2631">2631</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="968Opc" title='Opc' data-type='unsigned int' data-ref="968Opc" data-ref-filename="968Opc">Opc</dfn> = <a class="local col6 ref" href="#966Is64" title='Is64' data-ref="966Is64" data-ref-filename="966Is64">Is64</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOVRELS_B64" title='llvm::AMDGPU::S_MOVRELS_B64' data-ref="llvm::AMDGPU::S_MOVRELS_B64" data-ref-filename="llvm..AMDGPU..S_MOVRELS_B64">S_MOVRELS_B64</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOVRELS_B32" title='llvm::AMDGPU::S_MOVRELS_B32' data-ref="llvm::AMDGPU::S_MOVRELS_B32" data-ref-filename="llvm..AMDGPU..S_MOVRELS_B32">S_MOVRELS_B32</a>;</td></tr>
<tr><th id="2632">2632</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col4 ref" href="#964BB" title='BB' data-ref="964BB" data-ref-filename="964BB">BB</a></span>, &amp;<a class="local col3 ref" href="#953MI" title='MI' data-ref="953MI" data-ref-filename="953MI">MI</a>, <a class="local col5 ref" href="#965DL" title='DL' data-ref="965DL" data-ref-filename="965DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#968Opc" title='Opc' data-ref="968Opc" data-ref-filename="968Opc">Opc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#954DstReg" title='DstReg' data-ref="954DstReg" data-ref-filename="954DstReg">DstReg</a>)</td></tr>
<tr><th id="2633">2633</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#955SrcReg" title='SrcReg' data-ref="955SrcReg" data-ref-filename="955SrcReg">SrcReg</a>, <var>0</var>, <a class="local col7 ref" href="#967SubReg" title='SubReg' data-ref="967SubReg" data-ref-filename="967SubReg">SubReg</a>)</td></tr>
<tr><th id="2634">2634</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#955SrcReg" title='SrcReg' data-ref="955SrcReg" data-ref-filename="955SrcReg">SrcReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a>);</td></tr>
<tr><th id="2635">2635</th><td>    <a class="local col3 ref" href="#953MI" title='MI' data-ref="953MI" data-ref-filename="953MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2636">2636</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2637">2637</th><td>  }</td></tr>
<tr><th id="2638">2638</th><td></td></tr>
<tr><th id="2639">2639</th><td>  <b>if</b> (<a class="local col0 ref" href="#960SrcRB" title='SrcRB' data-ref="960SrcRB" data-ref-filename="960SrcRB">SrcRB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() != <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a> || <a class="local col7 ref" href="#957DstTy" title='DstTy' data-ref="957DstTy" data-ref-filename="957DstTy">DstTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() != <var>32</var>)</td></tr>
<tr><th id="2640">2640</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2641">2641</th><td></td></tr>
<tr><th id="2642">2642</th><td>  <b>if</b> (!<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::STI" title='llvm::AMDGPUInstructionSelector::STI' data-ref="llvm::AMDGPUInstructionSelector::STI" data-ref-filename="llvm..AMDGPUInstructionSelector..STI">STI</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget16useVGPRIndexModeEv" title='llvm::GCNSubtarget::useVGPRIndexMode' data-ref="_ZNK4llvm12GCNSubtarget16useVGPRIndexModeEv" data-ref-filename="_ZNK4llvm12GCNSubtarget16useVGPRIndexModeEv">useVGPRIndexMode</a>()) {</td></tr>
<tr><th id="2643">2643</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col4 ref" href="#964BB" title='BB' data-ref="964BB" data-ref-filename="964BB">BB</a></span>, &amp;<a class="local col3 ref" href="#953MI" title='MI' data-ref="953MI" data-ref-filename="953MI">MI</a>, <a class="local col5 ref" href="#965DL" title='DL' data-ref="965DL" data-ref-filename="965DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::M0" title='llvm::AMDGPU::M0' data-ref="llvm::AMDGPU::M0" data-ref-filename="llvm..AMDGPU..M0">M0</a>)</td></tr>
<tr><th id="2644">2644</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#956IdxReg" title='IdxReg' data-ref="956IdxReg" data-ref-filename="956IdxReg">IdxReg</a>);</td></tr>
<tr><th id="2645">2645</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col4 ref" href="#964BB" title='BB' data-ref="964BB" data-ref-filename="964BB">BB</a></span>, &amp;<a class="local col3 ref" href="#953MI" title='MI' data-ref="953MI" data-ref-filename="953MI">MI</a>, <a class="local col5 ref" href="#965DL" title='DL' data-ref="965DL" data-ref-filename="965DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOVRELS_B32_e32" title='llvm::AMDGPU::V_MOVRELS_B32_e32' data-ref="llvm::AMDGPU::V_MOVRELS_B32_e32" data-ref-filename="llvm..AMDGPU..V_MOVRELS_B32_e32">V_MOVRELS_B32_e32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#954DstReg" title='DstReg' data-ref="954DstReg" data-ref-filename="954DstReg">DstReg</a>)</td></tr>
<tr><th id="2646">2646</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#955SrcReg" title='SrcReg' data-ref="955SrcReg" data-ref-filename="955SrcReg">SrcReg</a>, <var>0</var>, <a class="local col7 ref" href="#967SubReg" title='SubReg' data-ref="967SubReg" data-ref-filename="967SubReg">SubReg</a>)</td></tr>
<tr><th id="2647">2647</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#955SrcReg" title='SrcReg' data-ref="955SrcReg" data-ref-filename="955SrcReg">SrcReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a>);</td></tr>
<tr><th id="2648">2648</th><td>    <a class="local col3 ref" href="#953MI" title='MI' data-ref="953MI" data-ref-filename="953MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2649">2649</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2650">2650</th><td>  }</td></tr>
<tr><th id="2651">2651</th><td></td></tr>
<tr><th id="2652">2652</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col9 decl" id="969GPRIDXDesc" title='GPRIDXDesc' data-type='const llvm::MCInstrDesc &amp;' data-ref="969GPRIDXDesc" data-ref-filename="969GPRIDXDesc">GPRIDXDesc</dfn> =</td></tr>
<tr><th id="2653">2653</th><td>      <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo23getIndirectGPRIDXPseudoEjb" title='llvm::SIInstrInfo::getIndirectGPRIDXPseudo' data-ref="_ZNK4llvm11SIInstrInfo23getIndirectGPRIDXPseudoEjb" data-ref-filename="_ZNK4llvm11SIInstrInfo23getIndirectGPRIDXPseudoEjb">getIndirectGPRIDXPseudo</a>(<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col2 ref" href="#962SrcRC" title='SrcRC' data-ref="962SrcRC" data-ref-filename="962SrcRC">SrcRC</a>), <b>true</b>);</td></tr>
<tr><th id="2654">2654</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col4 ref" href="#964BB" title='BB' data-ref="964BB" data-ref-filename="964BB">BB</a></span>, <span class='refarg'><a class="local col3 ref" href="#953MI" title='MI' data-ref="953MI" data-ref-filename="953MI">MI</a></span>, <a class="local col5 ref" href="#965DL" title='DL' data-ref="965DL" data-ref-filename="965DL">DL</a>, <a class="local col9 ref" href="#969GPRIDXDesc" title='GPRIDXDesc' data-ref="969GPRIDXDesc" data-ref-filename="969GPRIDXDesc">GPRIDXDesc</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#954DstReg" title='DstReg' data-ref="954DstReg" data-ref-filename="954DstReg">DstReg</a>)</td></tr>
<tr><th id="2655">2655</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#955SrcReg" title='SrcReg' data-ref="955SrcReg" data-ref-filename="955SrcReg">SrcReg</a>)</td></tr>
<tr><th id="2656">2656</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#956IdxReg" title='IdxReg' data-ref="956IdxReg" data-ref-filename="956IdxReg">IdxReg</a>)</td></tr>
<tr><th id="2657">2657</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#967SubReg" title='SubReg' data-ref="967SubReg" data-ref-filename="967SubReg">SubReg</a>);</td></tr>
<tr><th id="2658">2658</th><td></td></tr>
<tr><th id="2659">2659</th><td>  <a class="local col3 ref" href="#953MI" title='MI' data-ref="953MI" data-ref-filename="953MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2660">2660</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2661">2661</th><td>}</td></tr>
<tr><th id="2662">2662</th><td></td></tr>
<tr><th id="2663">2663</th><td><i>// TODO: Fold insert_vector_elt (extract_vector_elt) into movrelsd</i></td></tr>
<tr><th id="2664">2664</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector25selectG_INSERT_VECTOR_ELTERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_INSERT_VECTOR_ELT' data-ref="_ZNK4llvm25AMDGPUInstructionSelector25selectG_INSERT_VECTOR_ELTERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector25selectG_INSERT_VECTOR_ELTERNS_12MachineInstrE">selectG_INSERT_VECTOR_ELT</dfn>(</td></tr>
<tr><th id="2665">2665</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="970MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="970MI" data-ref-filename="970MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2666">2666</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="971DstReg" title='DstReg' data-type='llvm::Register' data-ref="971DstReg" data-ref-filename="971DstReg">DstReg</dfn> = <a class="local col0 ref" href="#970MI" title='MI' data-ref="970MI" data-ref-filename="970MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2667">2667</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="972VecReg" title='VecReg' data-type='llvm::Register' data-ref="972VecReg" data-ref-filename="972VecReg">VecReg</dfn> = <a class="local col0 ref" href="#970MI" title='MI' data-ref="970MI" data-ref-filename="970MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2668">2668</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="973ValReg" title='ValReg' data-type='llvm::Register' data-ref="973ValReg" data-ref-filename="973ValReg">ValReg</dfn> = <a class="local col0 ref" href="#970MI" title='MI' data-ref="970MI" data-ref-filename="970MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2669">2669</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="974IdxReg" title='IdxReg' data-type='llvm::Register' data-ref="974IdxReg" data-ref-filename="974IdxReg">IdxReg</dfn> = <a class="local col0 ref" href="#970MI" title='MI' data-ref="970MI" data-ref-filename="970MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2670">2670</th><td></td></tr>
<tr><th id="2671">2671</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col5 decl" id="975VecTy" title='VecTy' data-type='llvm::LLT' data-ref="975VecTy" data-ref-filename="975VecTy">VecTy</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#971DstReg" title='DstReg' data-ref="971DstReg" data-ref-filename="971DstReg">DstReg</a>);</td></tr>
<tr><th id="2672">2672</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col6 decl" id="976ValTy" title='ValTy' data-type='llvm::LLT' data-ref="976ValTy" data-ref-filename="976ValTy">ValTy</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#973ValReg" title='ValReg' data-ref="973ValReg" data-ref-filename="973ValReg">ValReg</a>);</td></tr>
<tr><th id="2673">2673</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="977VecSize" title='VecSize' data-type='unsigned int' data-ref="977VecSize" data-ref-filename="977VecSize">VecSize</dfn> = <a class="local col5 ref" href="#975VecTy" title='VecTy' data-ref="975VecTy" data-ref-filename="975VecTy">VecTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="2674">2674</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="978ValSize" title='ValSize' data-type='unsigned int' data-ref="978ValSize" data-ref-filename="978ValSize">ValSize</dfn> = <a class="local col6 ref" href="#976ValTy" title='ValTy' data-ref="976ValTy" data-ref-filename="976ValTy">ValTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="2675">2675</th><td></td></tr>
<tr><th id="2676">2676</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col9 decl" id="979VecRB" title='VecRB' data-type='const llvm::RegisterBank *' data-ref="979VecRB" data-ref-filename="979VecRB">VecRB</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#972VecReg" title='VecReg' data-ref="972VecReg" data-ref-filename="972VecReg">VecReg</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>);</td></tr>
<tr><th id="2677">2677</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col0 decl" id="980ValRB" title='ValRB' data-type='const llvm::RegisterBank *' data-ref="980ValRB" data-ref-filename="980ValRB">ValRB</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#973ValReg" title='ValReg' data-ref="973ValReg" data-ref-filename="973ValReg">ValReg</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>);</td></tr>
<tr><th id="2678">2678</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col1 decl" id="981IdxRB" title='IdxRB' data-type='const llvm::RegisterBank *' data-ref="981IdxRB" data-ref-filename="981IdxRB">IdxRB</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#974IdxReg" title='IdxReg' data-ref="974IdxReg" data-ref-filename="974IdxReg">IdxReg</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>);</td></tr>
<tr><th id="2679">2679</th><td></td></tr>
<tr><th id="2680">2680</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(VecTy.getElementType() == ValTy);</td></tr>
<tr><th id="2681">2681</th><td></td></tr>
<tr><th id="2682">2682</th><td>  <i>// The index must be scalar. If it wasn't RegBankSelect should have moved this</i></td></tr>
<tr><th id="2683">2683</th><td><i>  // into a waterfall loop.</i></td></tr>
<tr><th id="2684">2684</th><td>  <b>if</b> (<a class="local col1 ref" href="#981IdxRB" title='IdxRB' data-ref="981IdxRB" data-ref-filename="981IdxRB">IdxRB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() != <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>)</td></tr>
<tr><th id="2685">2685</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2686">2686</th><td></td></tr>
<tr><th id="2687">2687</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="982VecRC" title='VecRC' data-type='const llvm::TargetRegisterClass *' data-ref="982VecRC" data-ref-filename="982VecRC">VecRC</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo24getRegClassForTypeOnBankENS_3LLTERKNS_12RegisterBankERKNS_19MachineRegisterInfoE" title='llvm::SIRegisterInfo::getRegClassForTypeOnBank' data-ref="_ZNK4llvm14SIRegisterInfo24getRegClassForTypeOnBankENS_3LLTERKNS_12RegisterBankERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm14SIRegisterInfo24getRegClassForTypeOnBankENS_3LLTERKNS_12RegisterBankERKNS_19MachineRegisterInfoE">getRegClassForTypeOnBank</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col5 ref" href="#975VecTy" title='VecTy' data-ref="975VecTy" data-ref-filename="975VecTy">VecTy</a>, *<a class="local col9 ref" href="#979VecRB" title='VecRB' data-ref="979VecRB" data-ref-filename="979VecRB">VecRB</a>,</td></tr>
<tr><th id="2688">2688</th><td>                                                                  *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>);</td></tr>
<tr><th id="2689">2689</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="983ValRC" title='ValRC' data-type='const llvm::TargetRegisterClass *' data-ref="983ValRC" data-ref-filename="983ValRC">ValRC</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo24getRegClassForTypeOnBankENS_3LLTERKNS_12RegisterBankERKNS_19MachineRegisterInfoE" title='llvm::SIRegisterInfo::getRegClassForTypeOnBank' data-ref="_ZNK4llvm14SIRegisterInfo24getRegClassForTypeOnBankENS_3LLTERKNS_12RegisterBankERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm14SIRegisterInfo24getRegClassForTypeOnBankENS_3LLTERKNS_12RegisterBankERKNS_19MachineRegisterInfoE">getRegClassForTypeOnBank</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col6 ref" href="#976ValTy" title='ValTy' data-ref="976ValTy" data-ref-filename="976ValTy">ValTy</a>, *<a class="local col0 ref" href="#980ValRB" title='ValRB' data-ref="980ValRB" data-ref-filename="980ValRB">ValRB</a>,</td></tr>
<tr><th id="2690">2690</th><td>                                                                  *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>);</td></tr>
<tr><th id="2691">2691</th><td></td></tr>
<tr><th id="2692">2692</th><td>  <b>if</b> (!<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#972VecReg" title='VecReg' data-ref="972VecReg" data-ref-filename="972VecReg">VecReg</a>, *<a class="local col2 ref" href="#982VecRC" title='VecRC' data-ref="982VecRC" data-ref-filename="982VecRC">VecRC</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>) ||</td></tr>
<tr><th id="2693">2693</th><td>      !<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#971DstReg" title='DstReg' data-ref="971DstReg" data-ref-filename="971DstReg">DstReg</a>, *<a class="local col2 ref" href="#982VecRC" title='VecRC' data-ref="982VecRC" data-ref-filename="982VecRC">VecRC</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>) ||</td></tr>
<tr><th id="2694">2694</th><td>      !<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#973ValReg" title='ValReg' data-ref="973ValReg" data-ref-filename="973ValReg">ValReg</a>, *<a class="local col3 ref" href="#983ValRC" title='ValRC' data-ref="983ValRC" data-ref-filename="983ValRC">ValRC</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>) ||</td></tr>
<tr><th id="2695">2695</th><td>      !<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#974IdxReg" title='IdxReg' data-ref="974IdxReg" data-ref-filename="974IdxReg">IdxReg</a>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>))</td></tr>
<tr><th id="2696">2696</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2697">2697</th><td></td></tr>
<tr><th id="2698">2698</th><td>  <b>if</b> (<a class="local col9 ref" href="#979VecRB" title='VecRB' data-ref="979VecRB" data-ref-filename="979VecRB">VecRB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a> &amp;&amp; <a class="local col8 ref" href="#978ValSize" title='ValSize' data-ref="978ValSize" data-ref-filename="978ValSize">ValSize</a> != <var>32</var>)</td></tr>
<tr><th id="2699">2699</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2700">2700</th><td></td></tr>
<tr><th id="2701">2701</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="984SubReg" title='SubReg' data-type='unsigned int' data-ref="984SubReg" data-ref-filename="984SubReg">SubReg</dfn>;</td></tr>
<tr><th id="2702">2702</th><td>  <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col4 ref" href="#974IdxReg" title='IdxReg' data-ref="974IdxReg" data-ref-filename="974IdxReg">IdxReg</a></span>, <span class='refarg'><a class="local col4 ref" href="#984SubReg" title='SubReg' data-ref="984SubReg" data-ref-filename="984SubReg">SubReg</a></span>) <span class='ref fn' title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E">=</span> <a class="tu ref fn" href="#_ZL23computeIndirectRegIndexRN4llvm19MachineRegisterInfoERKNS_14SIRegisterInfoEPKNS_19TargetRegisterClassENS_8RegisterEj" title='computeIndirectRegIndex' data-use='c' data-ref="_ZL23computeIndirectRegIndexRN4llvm19MachineRegisterInfoERKNS_14SIRegisterInfoEPKNS_19TargetRegisterClassENS_8RegisterEj" data-ref-filename="_ZL23computeIndirectRegIndexRN4llvm19MachineRegisterInfoERKNS_14SIRegisterInfoEPKNS_19TargetRegisterClassENS_8RegisterEj">computeIndirectRegIndex</a>(<span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>, <a class="local col2 ref" href="#982VecRC" title='VecRC' data-ref="982VecRC" data-ref-filename="982VecRC">VecRC</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#974IdxReg" title='IdxReg' data-ref="974IdxReg" data-ref-filename="974IdxReg">IdxReg</a>,</td></tr>
<tr><th id="2703">2703</th><td>                                                     <a class="local col8 ref" href="#978ValSize" title='ValSize' data-ref="978ValSize" data-ref-filename="978ValSize">ValSize</a> / <var>8</var>);</td></tr>
<tr><th id="2704">2704</th><td></td></tr>
<tr><th id="2705">2705</th><td>  <em>const</em> <em>bool</em> <dfn class="local col5 decl" id="985IndexMode" title='IndexMode' data-type='const bool' data-ref="985IndexMode" data-ref-filename="985IndexMode">IndexMode</dfn> = <a class="local col9 ref" href="#979VecRB" title='VecRB' data-ref="979VecRB" data-ref-filename="979VecRB">VecRB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a> &amp;&amp;</td></tr>
<tr><th id="2706">2706</th><td>                         <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::STI" title='llvm::AMDGPUInstructionSelector::STI' data-ref="llvm::AMDGPUInstructionSelector::STI" data-ref-filename="llvm..AMDGPUInstructionSelector..STI">STI</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget16useVGPRIndexModeEv" title='llvm::GCNSubtarget::useVGPRIndexMode' data-ref="_ZNK4llvm12GCNSubtarget16useVGPRIndexModeEv" data-ref-filename="_ZNK4llvm12GCNSubtarget16useVGPRIndexModeEv">useVGPRIndexMode</a>();</td></tr>
<tr><th id="2707">2707</th><td></td></tr>
<tr><th id="2708">2708</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="986BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="986BB" data-ref-filename="986BB">BB</dfn> = <a class="local col0 ref" href="#970MI" title='MI' data-ref="970MI" data-ref-filename="970MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="2709">2709</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col7 decl" id="987DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="987DL" data-ref-filename="987DL">DL</dfn> = <a class="local col0 ref" href="#970MI" title='MI' data-ref="970MI" data-ref-filename="970MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="2710">2710</th><td></td></tr>
<tr><th id="2711">2711</th><td>  <b>if</b> (!<a class="local col5 ref" href="#985IndexMode" title='IndexMode' data-ref="985IndexMode" data-ref-filename="985IndexMode">IndexMode</a>) {</td></tr>
<tr><th id="2712">2712</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col6 ref" href="#986BB" title='BB' data-ref="986BB" data-ref-filename="986BB">BB</a></span>, &amp;<a class="local col0 ref" href="#970MI" title='MI' data-ref="970MI" data-ref-filename="970MI">MI</a>, <a class="local col7 ref" href="#987DL" title='DL' data-ref="987DL" data-ref-filename="987DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::M0" title='llvm::AMDGPU::M0' data-ref="llvm::AMDGPU::M0" data-ref-filename="llvm..AMDGPU..M0">M0</a>)</td></tr>
<tr><th id="2713">2713</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#974IdxReg" title='IdxReg' data-ref="974IdxReg" data-ref-filename="974IdxReg">IdxReg</a>);</td></tr>
<tr><th id="2714">2714</th><td></td></tr>
<tr><th id="2715">2715</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col8 decl" id="988RegWriteOp" title='RegWriteOp' data-type='const llvm::MCInstrDesc &amp;' data-ref="988RegWriteOp" data-ref-filename="988RegWriteOp">RegWriteOp</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo31getIndirectRegWriteMovRelPseudoEjjb" title='llvm::SIInstrInfo::getIndirectRegWriteMovRelPseudo' data-ref="_ZNK4llvm11SIInstrInfo31getIndirectRegWriteMovRelPseudoEjjb" data-ref-filename="_ZNK4llvm11SIInstrInfo31getIndirectRegWriteMovRelPseudoEjjb">getIndirectRegWriteMovRelPseudo</a>(</td></tr>
<tr><th id="2716">2716</th><td>        <a class="local col7 ref" href="#977VecSize" title='VecSize' data-ref="977VecSize" data-ref-filename="977VecSize">VecSize</a>, <a class="local col8 ref" href="#978ValSize" title='ValSize' data-ref="978ValSize" data-ref-filename="978ValSize">ValSize</a>, <a class="local col9 ref" href="#979VecRB" title='VecRB' data-ref="979VecRB" data-ref-filename="979VecRB">VecRB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>);</td></tr>
<tr><th id="2717">2717</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col6 ref" href="#986BB" title='BB' data-ref="986BB" data-ref-filename="986BB">BB</a></span>, <span class='refarg'><a class="local col0 ref" href="#970MI" title='MI' data-ref="970MI" data-ref-filename="970MI">MI</a></span>, <a class="local col7 ref" href="#987DL" title='DL' data-ref="987DL" data-ref-filename="987DL">DL</a>, <a class="local col8 ref" href="#988RegWriteOp" title='RegWriteOp' data-ref="988RegWriteOp" data-ref-filename="988RegWriteOp">RegWriteOp</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#971DstReg" title='DstReg' data-ref="971DstReg" data-ref-filename="971DstReg">DstReg</a>)</td></tr>
<tr><th id="2718">2718</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#972VecReg" title='VecReg' data-ref="972VecReg" data-ref-filename="972VecReg">VecReg</a>)</td></tr>
<tr><th id="2719">2719</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#973ValReg" title='ValReg' data-ref="973ValReg" data-ref-filename="973ValReg">ValReg</a>)</td></tr>
<tr><th id="2720">2720</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#984SubReg" title='SubReg' data-ref="984SubReg" data-ref-filename="984SubReg">SubReg</a>);</td></tr>
<tr><th id="2721">2721</th><td>    <a class="local col0 ref" href="#970MI" title='MI' data-ref="970MI" data-ref-filename="970MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2722">2722</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2723">2723</th><td>  }</td></tr>
<tr><th id="2724">2724</th><td></td></tr>
<tr><th id="2725">2725</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col9 decl" id="989GPRIDXDesc" title='GPRIDXDesc' data-type='const llvm::MCInstrDesc &amp;' data-ref="989GPRIDXDesc" data-ref-filename="989GPRIDXDesc">GPRIDXDesc</dfn> =</td></tr>
<tr><th id="2726">2726</th><td>      <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo23getIndirectGPRIDXPseudoEjb" title='llvm::SIInstrInfo::getIndirectGPRIDXPseudo' data-ref="_ZNK4llvm11SIInstrInfo23getIndirectGPRIDXPseudoEjb" data-ref-filename="_ZNK4llvm11SIInstrInfo23getIndirectGPRIDXPseudoEjb">getIndirectGPRIDXPseudo</a>(<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col2 ref" href="#982VecRC" title='VecRC' data-ref="982VecRC" data-ref-filename="982VecRC">VecRC</a>), <b>false</b>);</td></tr>
<tr><th id="2727">2727</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col6 ref" href="#986BB" title='BB' data-ref="986BB" data-ref-filename="986BB">BB</a></span>, <span class='refarg'><a class="local col0 ref" href="#970MI" title='MI' data-ref="970MI" data-ref-filename="970MI">MI</a></span>, <a class="local col7 ref" href="#987DL" title='DL' data-ref="987DL" data-ref-filename="987DL">DL</a>, <a class="local col9 ref" href="#989GPRIDXDesc" title='GPRIDXDesc' data-ref="989GPRIDXDesc" data-ref-filename="989GPRIDXDesc">GPRIDXDesc</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#971DstReg" title='DstReg' data-ref="971DstReg" data-ref-filename="971DstReg">DstReg</a>)</td></tr>
<tr><th id="2728">2728</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#972VecReg" title='VecReg' data-ref="972VecReg" data-ref-filename="972VecReg">VecReg</a>)</td></tr>
<tr><th id="2729">2729</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#973ValReg" title='ValReg' data-ref="973ValReg" data-ref-filename="973ValReg">ValReg</a>)</td></tr>
<tr><th id="2730">2730</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#974IdxReg" title='IdxReg' data-ref="974IdxReg" data-ref-filename="974IdxReg">IdxReg</a>)</td></tr>
<tr><th id="2731">2731</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#984SubReg" title='SubReg' data-ref="984SubReg" data-ref-filename="984SubReg">SubReg</a>);</td></tr>
<tr><th id="2732">2732</th><td></td></tr>
<tr><th id="2733">2733</th><td>  <a class="local col0 ref" href="#970MI" title='MI' data-ref="970MI" data-ref-filename="970MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2734">2734</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2735">2735</th><td>}</td></tr>
<tr><th id="2736">2736</th><td></td></tr>
<tr><th id="2737">2737</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL13isZeroOrUndefi" title='isZeroOrUndef' data-type='bool isZeroOrUndef(int X)' data-ref="_ZL13isZeroOrUndefi" data-ref-filename="_ZL13isZeroOrUndefi">isZeroOrUndef</dfn>(<em>int</em> <dfn class="local col0 decl" id="990X" title='X' data-type='int' data-ref="990X" data-ref-filename="990X">X</dfn>) {</td></tr>
<tr><th id="2738">2738</th><td>  <b>return</b> <a class="local col0 ref" href="#990X" title='X' data-ref="990X" data-ref-filename="990X">X</a> == <var>0</var> || <a class="local col0 ref" href="#990X" title='X' data-ref="990X" data-ref-filename="990X">X</a> == -<var>1</var>;</td></tr>
<tr><th id="2739">2739</th><td>}</td></tr>
<tr><th id="2740">2740</th><td></td></tr>
<tr><th id="2741">2741</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL12isOneOrUndefi" title='isOneOrUndef' data-type='bool isOneOrUndef(int X)' data-ref="_ZL12isOneOrUndefi" data-ref-filename="_ZL12isOneOrUndefi">isOneOrUndef</dfn>(<em>int</em> <dfn class="local col1 decl" id="991X" title='X' data-type='int' data-ref="991X" data-ref-filename="991X">X</dfn>) {</td></tr>
<tr><th id="2742">2742</th><td>  <b>return</b> <a class="local col1 ref" href="#991X" title='X' data-ref="991X" data-ref-filename="991X">X</a> == <var>1</var> || <a class="local col1 ref" href="#991X" title='X' data-ref="991X" data-ref-filename="991X">X</a> == -<var>1</var>;</td></tr>
<tr><th id="2743">2743</th><td>}</td></tr>
<tr><th id="2744">2744</th><td></td></tr>
<tr><th id="2745">2745</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL18isZeroOrOneOrUndefi" title='isZeroOrOneOrUndef' data-type='bool isZeroOrOneOrUndef(int X)' data-ref="_ZL18isZeroOrOneOrUndefi" data-ref-filename="_ZL18isZeroOrOneOrUndefi">isZeroOrOneOrUndef</dfn>(<em>int</em> <dfn class="local col2 decl" id="992X" title='X' data-type='int' data-ref="992X" data-ref-filename="992X">X</dfn>) {</td></tr>
<tr><th id="2746">2746</th><td>  <b>return</b> <a class="local col2 ref" href="#992X" title='X' data-ref="992X" data-ref-filename="992X">X</a> == <var>0</var> || <a class="local col2 ref" href="#992X" title='X' data-ref="992X" data-ref-filename="992X">X</a> == <var>1</var> || <a class="local col2 ref" href="#992X" title='X' data-ref="992X" data-ref-filename="992X">X</a> == -<var>1</var>;</td></tr>
<tr><th id="2747">2747</th><td>}</td></tr>
<tr><th id="2748">2748</th><td></td></tr>
<tr><th id="2749">2749</th><td><i  data-doc="_ZL18normalizeVOP3PMaskPiN4llvm8RegisterES1_NS0_8ArrayRefIiEE">// Normalize a VOP3P shuffle mask to refer to the low/high half of a single</i></td></tr>
<tr><th id="2750">2750</th><td><i  data-doc="_ZL18normalizeVOP3PMaskPiN4llvm8RegisterES1_NS0_8ArrayRefIiEE">// 32-bit register.</i></td></tr>
<tr><th id="2751">2751</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="tu decl def fn" id="_ZL18normalizeVOP3PMaskPiN4llvm8RegisterES1_NS0_8ArrayRefIiEE" title='normalizeVOP3PMask' data-type='llvm::Register normalizeVOP3PMask(int * NewMask, llvm::Register Src0, llvm::Register Src1, ArrayRef&lt;int&gt; Mask)' data-ref="_ZL18normalizeVOP3PMaskPiN4llvm8RegisterES1_NS0_8ArrayRefIiEE" data-ref-filename="_ZL18normalizeVOP3PMaskPiN4llvm8RegisterES1_NS0_8ArrayRefIiEE">normalizeVOP3PMask</dfn>(<em>int</em> <dfn class="local col3 decl" id="993NewMask" title='NewMask' data-type='int *' data-ref="993NewMask" data-ref-filename="993NewMask">NewMask</dfn>[<var>2</var>], <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="994Src0" title='Src0' data-type='llvm::Register' data-ref="994Src0" data-ref-filename="994Src0">Src0</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="995Src1" title='Src1' data-type='llvm::Register' data-ref="995Src1" data-ref-filename="995Src1">Src1</dfn>,</td></tr>
<tr><th id="2752">2752</th><td>                                   <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>int</em>&gt; <dfn class="local col6 decl" id="996Mask" title='Mask' data-type='ArrayRef&lt;int&gt;' data-ref="996Mask" data-ref-filename="996Mask">Mask</dfn>) {</td></tr>
<tr><th id="2753">2753</th><td>  <a class="local col3 ref" href="#993NewMask" title='NewMask' data-ref="993NewMask" data-ref-filename="993NewMask">NewMask</a>[<var>0</var>] = <a class="local col6 ref" href="#996Mask" title='Mask' data-ref="996Mask" data-ref-filename="996Mask">Mask</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="2754">2754</th><td>  <a class="local col3 ref" href="#993NewMask" title='NewMask' data-ref="993NewMask" data-ref-filename="993NewMask">NewMask</a>[<var>1</var>] = <a class="local col6 ref" href="#996Mask" title='Mask' data-ref="996Mask" data-ref-filename="996Mask">Mask</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>;</td></tr>
<tr><th id="2755">2755</th><td>  <b>if</b> (<a class="tu ref fn" href="#_ZL18isZeroOrOneOrUndefi" title='isZeroOrOneOrUndef' data-use='c' data-ref="_ZL18isZeroOrOneOrUndefi" data-ref-filename="_ZL18isZeroOrOneOrUndefi">isZeroOrOneOrUndef</a>(<a class="local col6 ref" href="#996Mask" title='Mask' data-ref="996Mask" data-ref-filename="996Mask">Mask</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>) &amp;&amp; <a class="tu ref fn" href="#_ZL18isZeroOrOneOrUndefi" title='isZeroOrOneOrUndef' data-use='c' data-ref="_ZL18isZeroOrOneOrUndefi" data-ref-filename="_ZL18isZeroOrOneOrUndefi">isZeroOrOneOrUndef</a>(<a class="local col6 ref" href="#996Mask" title='Mask' data-ref="996Mask" data-ref-filename="996Mask">Mask</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>))</td></tr>
<tr><th id="2756">2756</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1EOS0_" data-ref-filename="_ZN4llvm8RegisterC1EOS0_"></a><a class="local col4 ref" href="#994Src0" title='Src0' data-ref="994Src0" data-ref-filename="994Src0">Src0</a>;</td></tr>
<tr><th id="2757">2757</th><td></td></tr>
<tr><th id="2758">2758</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(NewMask[<var>0</var>] == <var>2</var> || NewMask[<var>0</var>] == <var>3</var> || NewMask[<var>0</var>] == -<var>1</var>);</td></tr>
<tr><th id="2759">2759</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(NewMask[<var>1</var>] == <var>2</var> || NewMask[<var>1</var>] == <var>3</var> || NewMask[<var>1</var>] == -<var>1</var>);</td></tr>
<tr><th id="2760">2760</th><td></td></tr>
<tr><th id="2761">2761</th><td>  <i>// Shift the mask inputs to be 0/1;</i></td></tr>
<tr><th id="2762">2762</th><td>  <a class="local col3 ref" href="#993NewMask" title='NewMask' data-ref="993NewMask" data-ref-filename="993NewMask">NewMask</a>[<var>0</var>] = <a class="local col3 ref" href="#993NewMask" title='NewMask' data-ref="993NewMask" data-ref-filename="993NewMask">NewMask</a>[<var>0</var>] == -<var>1</var> ? -<var>1</var> : <a class="local col3 ref" href="#993NewMask" title='NewMask' data-ref="993NewMask" data-ref-filename="993NewMask">NewMask</a>[<var>0</var>] - <var>2</var>;</td></tr>
<tr><th id="2763">2763</th><td>  <a class="local col3 ref" href="#993NewMask" title='NewMask' data-ref="993NewMask" data-ref-filename="993NewMask">NewMask</a>[<var>1</var>] = <a class="local col3 ref" href="#993NewMask" title='NewMask' data-ref="993NewMask" data-ref-filename="993NewMask">NewMask</a>[<var>1</var>] == -<var>1</var> ? -<var>1</var> : <a class="local col3 ref" href="#993NewMask" title='NewMask' data-ref="993NewMask" data-ref-filename="993NewMask">NewMask</a>[<var>1</var>] - <var>2</var>;</td></tr>
<tr><th id="2764">2764</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1EOS0_" data-ref-filename="_ZN4llvm8RegisterC1EOS0_"></a><a class="local col5 ref" href="#995Src1" title='Src1' data-ref="995Src1" data-ref-filename="995Src1">Src1</a>;</td></tr>
<tr><th id="2765">2765</th><td>}</td></tr>
<tr><th id="2766">2766</th><td></td></tr>
<tr><th id="2767">2767</th><td><i>// This is only legal with VOP3P instructions as an aid to op_sel matching.</i></td></tr>
<tr><th id="2768">2768</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector22selectG_SHUFFLE_VECTORERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_SHUFFLE_VECTOR' data-ref="_ZNK4llvm25AMDGPUInstructionSelector22selectG_SHUFFLE_VECTORERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector22selectG_SHUFFLE_VECTORERNS_12MachineInstrE">selectG_SHUFFLE_VECTOR</dfn>(</td></tr>
<tr><th id="2769">2769</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="997MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="997MI" data-ref-filename="997MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2770">2770</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="998DstReg" title='DstReg' data-type='llvm::Register' data-ref="998DstReg" data-ref-filename="998DstReg">DstReg</dfn> = <a class="local col7 ref" href="#997MI" title='MI' data-ref="997MI" data-ref-filename="997MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2771">2771</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="999Src0Reg" title='Src0Reg' data-type='llvm::Register' data-ref="999Src0Reg" data-ref-filename="999Src0Reg">Src0Reg</dfn> = <a class="local col7 ref" href="#997MI" title='MI' data-ref="997MI" data-ref-filename="997MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2772">2772</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="1000Src1Reg" title='Src1Reg' data-type='llvm::Register' data-ref="1000Src1Reg" data-ref-filename="1000Src1Reg">Src1Reg</dfn> = <a class="local col7 ref" href="#997MI" title='MI' data-ref="997MI" data-ref-filename="997MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2773">2773</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>int</em>&gt; <dfn class="local col1 decl" id="1001ShufMask" title='ShufMask' data-type='ArrayRef&lt;int&gt;' data-ref="1001ShufMask" data-ref-filename="1001ShufMask">ShufMask</dfn> = <a class="local col7 ref" href="#997MI" title='MI' data-ref="997MI" data-ref-filename="997MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getShuffleMaskEv" title='llvm::MachineOperand::getShuffleMask' data-ref="_ZNK4llvm14MachineOperand14getShuffleMaskEv" data-ref-filename="_ZNK4llvm14MachineOperand14getShuffleMaskEv">getShuffleMask</a>();</td></tr>
<tr><th id="2774">2774</th><td></td></tr>
<tr><th id="2775">2775</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col2 decl" id="1002V2S16" title='V2S16' data-type='const llvm::LLT' data-ref="1002V2S16" data-ref-filename="1002V2S16">V2S16</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>2</var>, <var>16</var>);</td></tr>
<tr><th id="2776">2776</th><td>  <b>if</b> (<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#998DstReg" title='DstReg' data-ref="998DstReg" data-ref-filename="998DstReg">DstReg</a>) <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_" data-ref-filename="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="local col2 ref" href="#1002V2S16" title='V2S16' data-ref="1002V2S16" data-ref-filename="1002V2S16">V2S16</a> || <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#999Src0Reg" title='Src0Reg' data-ref="999Src0Reg" data-ref-filename="999Src0Reg">Src0Reg</a>) <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_" data-ref-filename="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="local col2 ref" href="#1002V2S16" title='V2S16' data-ref="1002V2S16" data-ref-filename="1002V2S16">V2S16</a>)</td></tr>
<tr><th id="2777">2777</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2778">2778</th><td></td></tr>
<tr><th id="2779">2779</th><td>  <b>if</b> (!<span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGlobalISelUtils.h.html#_ZN4llvm6AMDGPU23isLegalVOP3PShuffleMaskENS_8ArrayRefIiEE" title='llvm::AMDGPU::isLegalVOP3PShuffleMask' data-ref="_ZN4llvm6AMDGPU23isLegalVOP3PShuffleMaskENS_8ArrayRefIiEE" data-ref-filename="_ZN4llvm6AMDGPU23isLegalVOP3PShuffleMaskENS_8ArrayRefIiEE">isLegalVOP3PShuffleMask</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;int&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefIiEC1ERKS1_" data-ref-filename="_ZN4llvm8ArrayRefIiEC1ERKS1_"></a><a class="local col1 ref" href="#1001ShufMask" title='ShufMask' data-ref="1001ShufMask" data-ref-filename="1001ShufMask">ShufMask</a>))</td></tr>
<tr><th id="2780">2780</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2781">2781</th><td></td></tr>
<tr><th id="2782">2782</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(ShufMask.size() == <var>2</var>);</td></tr>
<tr><th id="2783">2783</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(STI.hasSDWA() &amp;&amp; <q>"no target has VOP3P but not SDWA"</q>);</td></tr>
<tr><th id="2784">2784</th><td></td></tr>
<tr><th id="2785">2785</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="1003MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="1003MBB" data-ref-filename="1003MBB">MBB</dfn> = <a class="local col7 ref" href="#997MI" title='MI' data-ref="997MI" data-ref-filename="997MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="2786">2786</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col4 decl" id="1004DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="1004DL" data-ref-filename="1004DL">DL</dfn> = <a class="local col7 ref" href="#997MI" title='MI' data-ref="997MI" data-ref-filename="997MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="2787">2787</th><td></td></tr>
<tr><th id="2788">2788</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col5 decl" id="1005DstRB" title='DstRB' data-type='const llvm::RegisterBank *' data-ref="1005DstRB" data-ref-filename="1005DstRB">DstRB</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#998DstReg" title='DstReg' data-ref="998DstReg" data-ref-filename="998DstReg">DstReg</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>);</td></tr>
<tr><th id="2789">2789</th><td>  <em>const</em> <em>bool</em> <dfn class="local col6 decl" id="1006IsVALU" title='IsVALU' data-type='const bool' data-ref="1006IsVALU" data-ref-filename="1006IsVALU">IsVALU</dfn> = <a class="local col5 ref" href="#1005DstRB" title='DstRB' data-ref="1005DstRB" data-ref-filename="1005DstRB">DstRB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>;</td></tr>
<tr><th id="2790">2790</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col7 decl" id="1007RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="1007RC" data-ref-filename="1007RC">RC</dfn> = <a class="local col6 ref" href="#1006IsVALU" title='IsVALU' data-ref="1006IsVALU" data-ref-filename="1006IsVALU">IsVALU</a> ?</td></tr>
<tr><th id="2791">2791</th><td>    <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a> : <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a>;</td></tr>
<tr><th id="2792">2792</th><td></td></tr>
<tr><th id="2793">2793</th><td>  <i>// Handle the degenerate case which should have folded out.</i></td></tr>
<tr><th id="2794">2794</th><td>  <b>if</b> (<a class="local col1 ref" href="#1001ShufMask" title='ShufMask' data-ref="1001ShufMask" data-ref-filename="1001ShufMask">ShufMask</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a> == -<var>1</var> &amp;&amp; <a class="local col1 ref" href="#1001ShufMask" title='ShufMask' data-ref="1001ShufMask" data-ref-filename="1001ShufMask">ShufMask</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a> == -<var>1</var>) {</td></tr>
<tr><th id="2795">2795</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col3 ref" href="#1003MBB" title='MBB' data-ref="1003MBB" data-ref-filename="1003MBB">MBB</a></span>, <span class='refarg'><a class="local col7 ref" href="#997MI" title='MI' data-ref="997MI" data-ref-filename="997MI">MI</a></span>, <a class="local col4 ref" href="#1004DL" title='DL' data-ref="1004DL" data-ref-filename="1004DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::IMPLICIT_DEF" title='llvm::AMDGPU::IMPLICIT_DEF' data-ref="llvm::AMDGPU::IMPLICIT_DEF" data-ref-filename="llvm..AMDGPU..IMPLICIT_DEF">IMPLICIT_DEF</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#998DstReg" title='DstReg' data-ref="998DstReg" data-ref-filename="998DstReg">DstReg</a>);</td></tr>
<tr><th id="2796">2796</th><td></td></tr>
<tr><th id="2797">2797</th><td>    <a class="local col7 ref" href="#997MI" title='MI' data-ref="997MI" data-ref-filename="997MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2798">2798</th><td>    <b>return</b> <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#998DstReg" title='DstReg' data-ref="998DstReg" data-ref-filename="998DstReg">DstReg</a>, <a class="local col7 ref" href="#1007RC" title='RC' data-ref="1007RC" data-ref-filename="1007RC">RC</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>);</td></tr>
<tr><th id="2799">2799</th><td>  }</td></tr>
<tr><th id="2800">2800</th><td></td></tr>
<tr><th id="2801">2801</th><td>  <i>// A legal VOP3P mask only reads one of the sources.</i></td></tr>
<tr><th id="2802">2802</th><td>  <em>int</em> <dfn class="local col8 decl" id="1008Mask" title='Mask' data-type='int [2]' data-ref="1008Mask" data-ref-filename="1008Mask">Mask</dfn>[<var>2</var>];</td></tr>
<tr><th id="2803">2803</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="1009SrcVec" title='SrcVec' data-type='llvm::Register' data-ref="1009SrcVec" data-ref-filename="1009SrcVec">SrcVec</dfn> = <a class="tu ref fn" href="#_ZL18normalizeVOP3PMaskPiN4llvm8RegisterES1_NS0_8ArrayRefIiEE" title='normalizeVOP3PMask' data-use='c' data-ref="_ZL18normalizeVOP3PMaskPiN4llvm8RegisterES1_NS0_8ArrayRefIiEE" data-ref-filename="_ZL18normalizeVOP3PMaskPiN4llvm8RegisterES1_NS0_8ArrayRefIiEE">normalizeVOP3PMask</a>(<a class="local col8 ref" href="#1008Mask" title='Mask' data-ref="1008Mask" data-ref-filename="1008Mask">Mask</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#999Src0Reg" title='Src0Reg' data-ref="999Src0Reg" data-ref-filename="999Src0Reg">Src0Reg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#1000Src1Reg" title='Src1Reg' data-ref="1000Src1Reg" data-ref-filename="1000Src1Reg">Src1Reg</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;int&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefIiEC1ERKS1_" data-ref-filename="_ZN4llvm8ArrayRefIiEC1ERKS1_"></a><a class="local col1 ref" href="#1001ShufMask" title='ShufMask' data-ref="1001ShufMask" data-ref-filename="1001ShufMask">ShufMask</a>);</td></tr>
<tr><th id="2804">2804</th><td></td></tr>
<tr><th id="2805">2805</th><td>  <b>if</b> (!<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#998DstReg" title='DstReg' data-ref="998DstReg" data-ref-filename="998DstReg">DstReg</a>, <a class="local col7 ref" href="#1007RC" title='RC' data-ref="1007RC" data-ref-filename="1007RC">RC</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>) ||</td></tr>
<tr><th id="2806">2806</th><td>      !<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1009SrcVec" title='SrcVec' data-ref="1009SrcVec" data-ref-filename="1009SrcVec">SrcVec</a>, <a class="local col7 ref" href="#1007RC" title='RC' data-ref="1007RC" data-ref-filename="1007RC">RC</a>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>))</td></tr>
<tr><th id="2807">2807</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2808">2808</th><td></td></tr>
<tr><th id="2809">2809</th><td>  <i>// TODO: This also should have been folded out</i></td></tr>
<tr><th id="2810">2810</th><td>  <b>if</b> (<a class="tu ref fn" href="#_ZL13isZeroOrUndefi" title='isZeroOrUndef' data-use='c' data-ref="_ZL13isZeroOrUndefi" data-ref-filename="_ZL13isZeroOrUndefi">isZeroOrUndef</a>(<a class="local col8 ref" href="#1008Mask" title='Mask' data-ref="1008Mask" data-ref-filename="1008Mask">Mask</a>[<var>0</var>]) &amp;&amp; <a class="tu ref fn" href="#_ZL12isOneOrUndefi" title='isOneOrUndef' data-use='c' data-ref="_ZL12isOneOrUndefi" data-ref-filename="_ZL12isOneOrUndefi">isOneOrUndef</a>(<a class="local col8 ref" href="#1008Mask" title='Mask' data-ref="1008Mask" data-ref-filename="1008Mask">Mask</a>[<var>1</var>])) {</td></tr>
<tr><th id="2811">2811</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col3 ref" href="#1003MBB" title='MBB' data-ref="1003MBB" data-ref-filename="1003MBB">MBB</a></span>, <span class='refarg'><a class="local col7 ref" href="#997MI" title='MI' data-ref="997MI" data-ref-filename="997MI">MI</a></span>, <a class="local col4 ref" href="#1004DL" title='DL' data-ref="1004DL" data-ref-filename="1004DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#998DstReg" title='DstReg' data-ref="998DstReg" data-ref-filename="998DstReg">DstReg</a>)</td></tr>
<tr><th id="2812">2812</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1009SrcVec" title='SrcVec' data-ref="1009SrcVec" data-ref-filename="1009SrcVec">SrcVec</a>);</td></tr>
<tr><th id="2813">2813</th><td></td></tr>
<tr><th id="2814">2814</th><td>    <a class="local col7 ref" href="#997MI" title='MI' data-ref="997MI" data-ref-filename="997MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2815">2815</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2816">2816</th><td>  }</td></tr>
<tr><th id="2817">2817</th><td></td></tr>
<tr><th id="2818">2818</th><td>  <b>if</b> (<a class="local col8 ref" href="#1008Mask" title='Mask' data-ref="1008Mask" data-ref-filename="1008Mask">Mask</a>[<var>0</var>] == <var>1</var> &amp;&amp; <a class="local col8 ref" href="#1008Mask" title='Mask' data-ref="1008Mask" data-ref-filename="1008Mask">Mask</a>[<var>1</var>] == -<var>1</var>) {</td></tr>
<tr><th id="2819">2819</th><td>    <b>if</b> (<a class="local col6 ref" href="#1006IsVALU" title='IsVALU' data-ref="1006IsVALU" data-ref-filename="1006IsVALU">IsVALU</a>) {</td></tr>
<tr><th id="2820">2820</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col3 ref" href="#1003MBB" title='MBB' data-ref="1003MBB" data-ref-filename="1003MBB">MBB</a></span>, <span class='refarg'><a class="local col7 ref" href="#997MI" title='MI' data-ref="997MI" data-ref-filename="997MI">MI</a></span>, <a class="local col4 ref" href="#1004DL" title='DL' data-ref="1004DL" data-ref-filename="1004DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_LSHRREV_B32_e64" title='llvm::AMDGPU::V_LSHRREV_B32_e64' data-ref="llvm::AMDGPU::V_LSHRREV_B32_e64" data-ref-filename="llvm..AMDGPU..V_LSHRREV_B32_e64">V_LSHRREV_B32_e64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#998DstReg" title='DstReg' data-ref="998DstReg" data-ref-filename="998DstReg">DstReg</a>)</td></tr>
<tr><th id="2821">2821</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>16</var>)</td></tr>
<tr><th id="2822">2822</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1009SrcVec" title='SrcVec' data-ref="1009SrcVec" data-ref-filename="1009SrcVec">SrcVec</a>);</td></tr>
<tr><th id="2823">2823</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2824">2824</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col3 ref" href="#1003MBB" title='MBB' data-ref="1003MBB" data-ref-filename="1003MBB">MBB</a></span>, <span class='refarg'><a class="local col7 ref" href="#997MI" title='MI' data-ref="997MI" data-ref-filename="997MI">MI</a></span>, <a class="local col4 ref" href="#1004DL" title='DL' data-ref="1004DL" data-ref-filename="1004DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_LSHR_B32" title='llvm::AMDGPU::S_LSHR_B32' data-ref="llvm::AMDGPU::S_LSHR_B32" data-ref-filename="llvm..AMDGPU..S_LSHR_B32">S_LSHR_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#998DstReg" title='DstReg' data-ref="998DstReg" data-ref-filename="998DstReg">DstReg</a>)</td></tr>
<tr><th id="2825">2825</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1009SrcVec" title='SrcVec' data-ref="1009SrcVec" data-ref-filename="1009SrcVec">SrcVec</a>)</td></tr>
<tr><th id="2826">2826</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>16</var>);</td></tr>
<tr><th id="2827">2827</th><td>    }</td></tr>
<tr><th id="2828">2828</th><td>  } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#1008Mask" title='Mask' data-ref="1008Mask" data-ref-filename="1008Mask">Mask</a>[<var>0</var>] == -<var>1</var> &amp;&amp; <a class="local col8 ref" href="#1008Mask" title='Mask' data-ref="1008Mask" data-ref-filename="1008Mask">Mask</a>[<var>1</var>] == <var>0</var>) {</td></tr>
<tr><th id="2829">2829</th><td>    <b>if</b> (<a class="local col6 ref" href="#1006IsVALU" title='IsVALU' data-ref="1006IsVALU" data-ref-filename="1006IsVALU">IsVALU</a>) {</td></tr>
<tr><th id="2830">2830</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col3 ref" href="#1003MBB" title='MBB' data-ref="1003MBB" data-ref-filename="1003MBB">MBB</a></span>, <span class='refarg'><a class="local col7 ref" href="#997MI" title='MI' data-ref="997MI" data-ref-filename="997MI">MI</a></span>, <a class="local col4 ref" href="#1004DL" title='DL' data-ref="1004DL" data-ref-filename="1004DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_LSHLREV_B32_e64" title='llvm::AMDGPU::V_LSHLREV_B32_e64' data-ref="llvm::AMDGPU::V_LSHLREV_B32_e64" data-ref-filename="llvm..AMDGPU..V_LSHLREV_B32_e64">V_LSHLREV_B32_e64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#998DstReg" title='DstReg' data-ref="998DstReg" data-ref-filename="998DstReg">DstReg</a>)</td></tr>
<tr><th id="2831">2831</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>16</var>)</td></tr>
<tr><th id="2832">2832</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1009SrcVec" title='SrcVec' data-ref="1009SrcVec" data-ref-filename="1009SrcVec">SrcVec</a>);</td></tr>
<tr><th id="2833">2833</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2834">2834</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col3 ref" href="#1003MBB" title='MBB' data-ref="1003MBB" data-ref-filename="1003MBB">MBB</a></span>, <span class='refarg'><a class="local col7 ref" href="#997MI" title='MI' data-ref="997MI" data-ref-filename="997MI">MI</a></span>, <a class="local col4 ref" href="#1004DL" title='DL' data-ref="1004DL" data-ref-filename="1004DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_LSHL_B32" title='llvm::AMDGPU::S_LSHL_B32' data-ref="llvm::AMDGPU::S_LSHL_B32" data-ref-filename="llvm..AMDGPU..S_LSHL_B32">S_LSHL_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#998DstReg" title='DstReg' data-ref="998DstReg" data-ref-filename="998DstReg">DstReg</a>)</td></tr>
<tr><th id="2835">2835</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1009SrcVec" title='SrcVec' data-ref="1009SrcVec" data-ref-filename="1009SrcVec">SrcVec</a>)</td></tr>
<tr><th id="2836">2836</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>16</var>);</td></tr>
<tr><th id="2837">2837</th><td>    }</td></tr>
<tr><th id="2838">2838</th><td>  } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#1008Mask" title='Mask' data-ref="1008Mask" data-ref-filename="1008Mask">Mask</a>[<var>0</var>] == <var>0</var> &amp;&amp; <a class="local col8 ref" href="#1008Mask" title='Mask' data-ref="1008Mask" data-ref-filename="1008Mask">Mask</a>[<var>1</var>] == <var>0</var>) {</td></tr>
<tr><th id="2839">2839</th><td>    <b>if</b> (<a class="local col6 ref" href="#1006IsVALU" title='IsVALU' data-ref="1006IsVALU" data-ref-filename="1006IsVALU">IsVALU</a>) {</td></tr>
<tr><th id="2840">2840</th><td>      <i>// Write low half of the register into the high half.</i></td></tr>
<tr><th id="2841">2841</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="1010MovSDWA" title='MovSDWA' data-type='llvm::MachineInstr *' data-ref="1010MovSDWA" data-ref-filename="1010MovSDWA">MovSDWA</dfn> =</td></tr>
<tr><th id="2842">2842</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col3 ref" href="#1003MBB" title='MBB' data-ref="1003MBB" data-ref-filename="1003MBB">MBB</a></span>, <span class='refarg'><a class="local col7 ref" href="#997MI" title='MI' data-ref="997MI" data-ref-filename="997MI">MI</a></span>, <a class="local col4 ref" href="#1004DL" title='DL' data-ref="1004DL" data-ref-filename="1004DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_sdwa" title='llvm::AMDGPU::V_MOV_B32_sdwa' data-ref="llvm::AMDGPU::V_MOV_B32_sdwa" data-ref-filename="llvm..AMDGPU..V_MOV_B32_sdwa">V_MOV_B32_sdwa</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#998DstReg" title='DstReg' data-ref="998DstReg" data-ref-filename="998DstReg">DstReg</a>)</td></tr>
<tr><th id="2843">2843</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)                             <i>// $src0_modifiers</i></td></tr>
<tr><th id="2844">2844</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1009SrcVec" title='SrcVec' data-ref="1009SrcVec" data-ref-filename="1009SrcVec">SrcVec</a>)                        <i>// $src0</i></td></tr>
<tr><th id="2845">2845</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)                             <i>// $clamp</i></td></tr>
<tr><th id="2846">2846</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::SDWA::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::SDWA::WORD_1" title='llvm::AMDGPU::SDWA::WORD_1' data-ref="llvm::AMDGPU::SDWA::WORD_1" data-ref-filename="llvm..AMDGPU..SDWA..WORD_1">WORD_1</a>)          <i>// $dst_sel</i></td></tr>
<tr><th id="2847">2847</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::SDWA::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::SDWA::UNUSED_PRESERVE" title='llvm::AMDGPU::SDWA::UNUSED_PRESERVE' data-ref="llvm::AMDGPU::SDWA::UNUSED_PRESERVE" data-ref-filename="llvm..AMDGPU..SDWA..UNUSED_PRESERVE">UNUSED_PRESERVE</a>) <i>// $dst_unused</i></td></tr>
<tr><th id="2848">2848</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::SDWA::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::SDWA::WORD_0" title='llvm::AMDGPU::SDWA::WORD_0' data-ref="llvm::AMDGPU::SDWA::WORD_0" data-ref-filename="llvm..AMDGPU..SDWA..WORD_0">WORD_0</a>)          <i>// $src0_sel</i></td></tr>
<tr><th id="2849">2849</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1009SrcVec" title='SrcVec' data-ref="1009SrcVec" data-ref-filename="1009SrcVec">SrcVec</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a>);</td></tr>
<tr><th id="2850">2850</th><td>      <a class="local col0 ref" href="#1010MovSDWA" title='MovSDWA' data-ref="1010MovSDWA" data-ref-filename="1010MovSDWA">MovSDWA</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr11tieOperandsEjj" title='llvm::MachineInstr::tieOperands' data-ref="_ZN4llvm12MachineInstr11tieOperandsEjj" data-ref-filename="_ZN4llvm12MachineInstr11tieOperandsEjj">tieOperands</a>(<var>0</var>, <a class="local col0 ref" href="#1010MovSDWA" title='MovSDWA' data-ref="1010MovSDWA" data-ref-filename="1010MovSDWA">MovSDWA</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>);</td></tr>
<tr><th id="2851">2851</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2852">2852</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col3 ref" href="#1003MBB" title='MBB' data-ref="1003MBB" data-ref-filename="1003MBB">MBB</a></span>, <span class='refarg'><a class="local col7 ref" href="#997MI" title='MI' data-ref="997MI" data-ref-filename="997MI">MI</a></span>, <a class="local col4 ref" href="#1004DL" title='DL' data-ref="1004DL" data-ref-filename="1004DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_PACK_LL_B32_B16" title='llvm::AMDGPU::S_PACK_LL_B32_B16' data-ref="llvm::AMDGPU::S_PACK_LL_B32_B16" data-ref-filename="llvm..AMDGPU..S_PACK_LL_B32_B16">S_PACK_LL_B32_B16</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#998DstReg" title='DstReg' data-ref="998DstReg" data-ref-filename="998DstReg">DstReg</a>)</td></tr>
<tr><th id="2853">2853</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1009SrcVec" title='SrcVec' data-ref="1009SrcVec" data-ref-filename="1009SrcVec">SrcVec</a>)</td></tr>
<tr><th id="2854">2854</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1009SrcVec" title='SrcVec' data-ref="1009SrcVec" data-ref-filename="1009SrcVec">SrcVec</a>);</td></tr>
<tr><th id="2855">2855</th><td>    }</td></tr>
<tr><th id="2856">2856</th><td>  } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#1008Mask" title='Mask' data-ref="1008Mask" data-ref-filename="1008Mask">Mask</a>[<var>0</var>] == <var>1</var> &amp;&amp; <a class="local col8 ref" href="#1008Mask" title='Mask' data-ref="1008Mask" data-ref-filename="1008Mask">Mask</a>[<var>1</var>] == <var>1</var>) {</td></tr>
<tr><th id="2857">2857</th><td>    <b>if</b> (<a class="local col6 ref" href="#1006IsVALU" title='IsVALU' data-ref="1006IsVALU" data-ref-filename="1006IsVALU">IsVALU</a>) {</td></tr>
<tr><th id="2858">2858</th><td>      <i>// Write high half of the register into the low half.</i></td></tr>
<tr><th id="2859">2859</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="1011MovSDWA" title='MovSDWA' data-type='llvm::MachineInstr *' data-ref="1011MovSDWA" data-ref-filename="1011MovSDWA">MovSDWA</dfn> =</td></tr>
<tr><th id="2860">2860</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col3 ref" href="#1003MBB" title='MBB' data-ref="1003MBB" data-ref-filename="1003MBB">MBB</a></span>, <span class='refarg'><a class="local col7 ref" href="#997MI" title='MI' data-ref="997MI" data-ref-filename="997MI">MI</a></span>, <a class="local col4 ref" href="#1004DL" title='DL' data-ref="1004DL" data-ref-filename="1004DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_sdwa" title='llvm::AMDGPU::V_MOV_B32_sdwa' data-ref="llvm::AMDGPU::V_MOV_B32_sdwa" data-ref-filename="llvm..AMDGPU..V_MOV_B32_sdwa">V_MOV_B32_sdwa</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#998DstReg" title='DstReg' data-ref="998DstReg" data-ref-filename="998DstReg">DstReg</a>)</td></tr>
<tr><th id="2861">2861</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)                             <i>// $src0_modifiers</i></td></tr>
<tr><th id="2862">2862</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1009SrcVec" title='SrcVec' data-ref="1009SrcVec" data-ref-filename="1009SrcVec">SrcVec</a>)                        <i>// $src0</i></td></tr>
<tr><th id="2863">2863</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)                             <i>// $clamp</i></td></tr>
<tr><th id="2864">2864</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::SDWA::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::SDWA::WORD_0" title='llvm::AMDGPU::SDWA::WORD_0' data-ref="llvm::AMDGPU::SDWA::WORD_0" data-ref-filename="llvm..AMDGPU..SDWA..WORD_0">WORD_0</a>)          <i>// $dst_sel</i></td></tr>
<tr><th id="2865">2865</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::SDWA::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::SDWA::UNUSED_PRESERVE" title='llvm::AMDGPU::SDWA::UNUSED_PRESERVE' data-ref="llvm::AMDGPU::SDWA::UNUSED_PRESERVE" data-ref-filename="llvm..AMDGPU..SDWA..UNUSED_PRESERVE">UNUSED_PRESERVE</a>) <i>// $dst_unused</i></td></tr>
<tr><th id="2866">2866</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::SDWA::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::SDWA::WORD_1" title='llvm::AMDGPU::SDWA::WORD_1' data-ref="llvm::AMDGPU::SDWA::WORD_1" data-ref-filename="llvm..AMDGPU..SDWA..WORD_1">WORD_1</a>)          <i>// $src0_sel</i></td></tr>
<tr><th id="2867">2867</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1009SrcVec" title='SrcVec' data-ref="1009SrcVec" data-ref-filename="1009SrcVec">SrcVec</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a>);</td></tr>
<tr><th id="2868">2868</th><td>      <a class="local col1 ref" href="#1011MovSDWA" title='MovSDWA' data-ref="1011MovSDWA" data-ref-filename="1011MovSDWA">MovSDWA</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr11tieOperandsEjj" title='llvm::MachineInstr::tieOperands' data-ref="_ZN4llvm12MachineInstr11tieOperandsEjj" data-ref-filename="_ZN4llvm12MachineInstr11tieOperandsEjj">tieOperands</a>(<var>0</var>, <a class="local col1 ref" href="#1011MovSDWA" title='MovSDWA' data-ref="1011MovSDWA" data-ref-filename="1011MovSDWA">MovSDWA</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>);</td></tr>
<tr><th id="2869">2869</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2870">2870</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col3 ref" href="#1003MBB" title='MBB' data-ref="1003MBB" data-ref-filename="1003MBB">MBB</a></span>, <span class='refarg'><a class="local col7 ref" href="#997MI" title='MI' data-ref="997MI" data-ref-filename="997MI">MI</a></span>, <a class="local col4 ref" href="#1004DL" title='DL' data-ref="1004DL" data-ref-filename="1004DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_PACK_HH_B32_B16" title='llvm::AMDGPU::S_PACK_HH_B32_B16' data-ref="llvm::AMDGPU::S_PACK_HH_B32_B16" data-ref-filename="llvm..AMDGPU..S_PACK_HH_B32_B16">S_PACK_HH_B32_B16</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#998DstReg" title='DstReg' data-ref="998DstReg" data-ref-filename="998DstReg">DstReg</a>)</td></tr>
<tr><th id="2871">2871</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1009SrcVec" title='SrcVec' data-ref="1009SrcVec" data-ref-filename="1009SrcVec">SrcVec</a>)</td></tr>
<tr><th id="2872">2872</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1009SrcVec" title='SrcVec' data-ref="1009SrcVec" data-ref-filename="1009SrcVec">SrcVec</a>);</td></tr>
<tr><th id="2873">2873</th><td>    }</td></tr>
<tr><th id="2874">2874</th><td>  } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#1008Mask" title='Mask' data-ref="1008Mask" data-ref-filename="1008Mask">Mask</a>[<var>0</var>] == <var>1</var> &amp;&amp; <a class="local col8 ref" href="#1008Mask" title='Mask' data-ref="1008Mask" data-ref-filename="1008Mask">Mask</a>[<var>1</var>] == <var>0</var>) {</td></tr>
<tr><th id="2875">2875</th><td>    <b>if</b> (<a class="local col6 ref" href="#1006IsVALU" title='IsVALU' data-ref="1006IsVALU" data-ref-filename="1006IsVALU">IsVALU</a>) {</td></tr>
<tr><th id="2876">2876</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col3 ref" href="#1003MBB" title='MBB' data-ref="1003MBB" data-ref-filename="1003MBB">MBB</a></span>, <span class='refarg'><a class="local col7 ref" href="#997MI" title='MI' data-ref="997MI" data-ref-filename="997MI">MI</a></span>, <a class="local col4 ref" href="#1004DL" title='DL' data-ref="1004DL" data-ref-filename="1004DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_ALIGNBIT_B32_e64" title='llvm::AMDGPU::V_ALIGNBIT_B32_e64' data-ref="llvm::AMDGPU::V_ALIGNBIT_B32_e64" data-ref-filename="llvm..AMDGPU..V_ALIGNBIT_B32_e64">V_ALIGNBIT_B32_e64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#998DstReg" title='DstReg' data-ref="998DstReg" data-ref-filename="998DstReg">DstReg</a>)</td></tr>
<tr><th id="2877">2877</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1009SrcVec" title='SrcVec' data-ref="1009SrcVec" data-ref-filename="1009SrcVec">SrcVec</a>)</td></tr>
<tr><th id="2878">2878</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1009SrcVec" title='SrcVec' data-ref="1009SrcVec" data-ref-filename="1009SrcVec">SrcVec</a>)</td></tr>
<tr><th id="2879">2879</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>16</var>);</td></tr>
<tr><th id="2880">2880</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2881">2881</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="1012TmpReg" title='TmpReg' data-type='llvm::Register' data-ref="1012TmpReg" data-ref-filename="1012TmpReg">TmpReg</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a>);</td></tr>
<tr><th id="2882">2882</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col3 ref" href="#1003MBB" title='MBB' data-ref="1003MBB" data-ref-filename="1003MBB">MBB</a></span>, <span class='refarg'><a class="local col7 ref" href="#997MI" title='MI' data-ref="997MI" data-ref-filename="997MI">MI</a></span>, <a class="local col4 ref" href="#1004DL" title='DL' data-ref="1004DL" data-ref-filename="1004DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_LSHR_B32" title='llvm::AMDGPU::S_LSHR_B32' data-ref="llvm::AMDGPU::S_LSHR_B32" data-ref-filename="llvm..AMDGPU..S_LSHR_B32">S_LSHR_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#1012TmpReg" title='TmpReg' data-ref="1012TmpReg" data-ref-filename="1012TmpReg">TmpReg</a>)</td></tr>
<tr><th id="2883">2883</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1009SrcVec" title='SrcVec' data-ref="1009SrcVec" data-ref-filename="1009SrcVec">SrcVec</a>)</td></tr>
<tr><th id="2884">2884</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>16</var>);</td></tr>
<tr><th id="2885">2885</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col3 ref" href="#1003MBB" title='MBB' data-ref="1003MBB" data-ref-filename="1003MBB">MBB</a></span>, <span class='refarg'><a class="local col7 ref" href="#997MI" title='MI' data-ref="997MI" data-ref-filename="997MI">MI</a></span>, <a class="local col4 ref" href="#1004DL" title='DL' data-ref="1004DL" data-ref-filename="1004DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_PACK_LL_B32_B16" title='llvm::AMDGPU::S_PACK_LL_B32_B16' data-ref="llvm::AMDGPU::S_PACK_LL_B32_B16" data-ref-filename="llvm..AMDGPU..S_PACK_LL_B32_B16">S_PACK_LL_B32_B16</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#998DstReg" title='DstReg' data-ref="998DstReg" data-ref-filename="998DstReg">DstReg</a>)</td></tr>
<tr><th id="2886">2886</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#1012TmpReg" title='TmpReg' data-ref="1012TmpReg" data-ref-filename="1012TmpReg">TmpReg</a>)</td></tr>
<tr><th id="2887">2887</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1009SrcVec" title='SrcVec' data-ref="1009SrcVec" data-ref-filename="1009SrcVec">SrcVec</a>);</td></tr>
<tr><th id="2888">2888</th><td>    }</td></tr>
<tr><th id="2889">2889</th><td>  } <b>else</b></td></tr>
<tr><th id="2890">2890</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"all shuffle masks should be handled"</q>);</td></tr>
<tr><th id="2891">2891</th><td></td></tr>
<tr><th id="2892">2892</th><td>  <a class="local col7 ref" href="#997MI" title='MI' data-ref="997MI" data-ref-filename="997MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2893">2893</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2894">2894</th><td>}</td></tr>
<tr><th id="2895">2895</th><td></td></tr>
<tr><th id="2896">2896</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector31selectAMDGPU_BUFFER_ATOMIC_FADDERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectAMDGPU_BUFFER_ATOMIC_FADD' data-ref="_ZNK4llvm25AMDGPUInstructionSelector31selectAMDGPU_BUFFER_ATOMIC_FADDERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector31selectAMDGPU_BUFFER_ATOMIC_FADDERNS_12MachineInstrE">selectAMDGPU_BUFFER_ATOMIC_FADD</dfn>(</td></tr>
<tr><th id="2897">2897</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="1013MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1013MI" data-ref-filename="1013MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2898">2898</th><td></td></tr>
<tr><th id="2899">2899</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="1014MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="1014MBB" data-ref-filename="1014MBB">MBB</dfn> = <a class="local col3 ref" href="#1013MI" title='MI' data-ref="1013MI" data-ref-filename="1013MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="2900">2900</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col5 decl" id="1015DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="1015DL" data-ref-filename="1015DL">DL</dfn> = <a class="local col3 ref" href="#1013MI" title='MI' data-ref="1013MI" data-ref-filename="1013MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="2901">2901</th><td></td></tr>
<tr><th id="2902">2902</th><td>  <b>if</b> (!<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyENS_8RegisterE" title='llvm::MachineRegisterInfo::use_nodbg_empty' data-ref="_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyENS_8RegisterE">use_nodbg_empty</a>(<a class="local col3 ref" href="#1013MI" title='MI' data-ref="1013MI" data-ref-filename="1013MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="2903">2903</th><td>    <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function" data-ref-filename="llvm..Function">Function</a> &amp;<dfn class="local col6 decl" id="1016F" title='F' data-type='llvm::Function &amp;' data-ref="1016F" data-ref-filename="1016F">F</dfn> = <a class="local col4 ref" href="#1014MBB" title='MBB' data-ref="1014MBB" data-ref-filename="1014MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="2904">2904</th><td>    <a class="type" href="../../../include/llvm/IR/DiagnosticInfo.h.html#llvm::DiagnosticInfoUnsupported" title='llvm::DiagnosticInfoUnsupported' data-ref="llvm::DiagnosticInfoUnsupported" data-ref-filename="llvm..DiagnosticInfoUnsupported">DiagnosticInfoUnsupported</a></td></tr>
<tr><th id="2905">2905</th><td>      <dfn class="local col7 decl" id="1017NoFpRet" title='NoFpRet' data-type='llvm::DiagnosticInfoUnsupported' data-ref="1017NoFpRet" data-ref-filename="1017NoFpRet">NoFpRet</dfn><a class="ref fn" href="../../../include/llvm/IR/DiagnosticInfo.h.html#_ZN4llvm25DiagnosticInfoUnsupportedC1ERKNS_8FunctionERKNS_5TwineERKNS_18DiagnosticLocationENS_18DiagnosticSeverityE" title='llvm::DiagnosticInfoUnsupported::DiagnosticInfoUnsupported' data-ref="_ZN4llvm25DiagnosticInfoUnsupportedC1ERKNS_8FunctionERKNS_5TwineERKNS_18DiagnosticLocationENS_18DiagnosticSeverityE" data-ref-filename="_ZN4llvm25DiagnosticInfoUnsupportedC1ERKNS_8FunctionERKNS_5TwineERKNS_18DiagnosticLocationENS_18DiagnosticSeverityE">(</a><a class="local col6 ref" href="#1016F" title='F' data-ref="1016F" data-ref-filename="1016F">F</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc" data-ref-filename="_ZN4llvm5TwineC1EPKc"></a><q>"return versions of fp atomics not supported"</q>,</td></tr>
<tr><th id="2906">2906</th><td>              <a class="ref fn fake" href="../../../include/llvm/IR/DiagnosticInfo.h.html#_ZN4llvm18DiagnosticLocationC1ERKNS_8DebugLocE" title='llvm::DiagnosticLocation::DiagnosticLocation' data-ref="_ZN4llvm18DiagnosticLocationC1ERKNS_8DebugLocE" data-ref-filename="_ZN4llvm18DiagnosticLocationC1ERKNS_8DebugLocE"></a><a class="local col3 ref" href="#1013MI" title='MI' data-ref="1013MI" data-ref-filename="1013MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="enum" href="../../../include/llvm/IR/DiagnosticInfo.h.html#llvm::DS_Error" title='llvm::DS_Error' data-ref="llvm::DS_Error" data-ref-filename="llvm..DS_Error">DS_Error</a>);</td></tr>
<tr><th id="2907">2907</th><td>    <a class="local col6 ref" href="#1016F" title='F' data-ref="1016F" data-ref-filename="1016F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv" data-ref-filename="_ZNK4llvm8Function10getContextEv">getContext</a>().<a class="ref fn" href="../../../include/llvm/IR/LLVMContext.h.html#_ZN4llvm11LLVMContext8diagnoseERKNS_14DiagnosticInfoE" title='llvm::LLVMContext::diagnose' data-ref="_ZN4llvm11LLVMContext8diagnoseERKNS_14DiagnosticInfoE" data-ref-filename="_ZN4llvm11LLVMContext8diagnoseERKNS_14DiagnosticInfoE">diagnose</a>(<a class="local col7 ref" href="#1017NoFpRet" title='NoFpRet' data-ref="1017NoFpRet" data-ref-filename="1017NoFpRet">NoFpRet</a>);</td></tr>
<tr><th id="2908">2908</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2909">2909</th><td>  }</td></tr>
<tr><th id="2910">2910</th><td></td></tr>
<tr><th id="2911">2911</th><td>  <i>// FIXME: This is only needed because tablegen requires number of dst operands</i></td></tr>
<tr><th id="2912">2912</th><td><i>  // in match and replace pattern to be the same. Otherwise patterns can be</i></td></tr>
<tr><th id="2913">2913</th><td><i>  // exported from SDag path.</i></td></tr>
<tr><th id="2914">2914</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="1018VDataIn" title='VDataIn' data-type='llvm::MachineOperand &amp;' data-ref="1018VDataIn" data-ref-filename="1018VDataIn">VDataIn</dfn> = <a class="local col3 ref" href="#1013MI" title='MI' data-ref="1013MI" data-ref-filename="1013MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="2915">2915</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="1019VIndex" title='VIndex' data-type='llvm::MachineOperand &amp;' data-ref="1019VIndex" data-ref-filename="1019VIndex">VIndex</dfn> = <a class="local col3 ref" href="#1013MI" title='MI' data-ref="1013MI" data-ref-filename="1013MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>);</td></tr>
<tr><th id="2916">2916</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="1020VOffset" title='VOffset' data-type='llvm::MachineOperand &amp;' data-ref="1020VOffset" data-ref-filename="1020VOffset">VOffset</dfn> = <a class="local col3 ref" href="#1013MI" title='MI' data-ref="1013MI" data-ref-filename="1013MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>);</td></tr>
<tr><th id="2917">2917</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="1021SOffset" title='SOffset' data-type='llvm::MachineOperand &amp;' data-ref="1021SOffset" data-ref-filename="1021SOffset">SOffset</dfn> = <a class="local col3 ref" href="#1013MI" title='MI' data-ref="1013MI" data-ref-filename="1013MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>5</var>);</td></tr>
<tr><th id="2918">2918</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a> <dfn class="local col2 decl" id="1022Offset" title='Offset' data-type='int16_t' data-ref="1022Offset" data-ref-filename="1022Offset">Offset</dfn> = <a class="local col3 ref" href="#1013MI" title='MI' data-ref="1013MI" data-ref-filename="1013MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>6</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2919">2919</th><td></td></tr>
<tr><th id="2920">2920</th><td>  <em>bool</em> <dfn class="local col3 decl" id="1023HasVOffset" title='HasVOffset' data-type='bool' data-ref="1023HasVOffset" data-ref-filename="1023HasVOffset">HasVOffset</dfn> = !<a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#_ZNK4llvm19InstructionSelector17isOperandImmEqualERKNS_14MachineOperandElRKNS_19MachineRegisterInfoE" title='llvm::InstructionSelector::isOperandImmEqual' data-ref="_ZNK4llvm19InstructionSelector17isOperandImmEqualERKNS_14MachineOperandElRKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm19InstructionSelector17isOperandImmEqualERKNS_14MachineOperandElRKNS_19MachineRegisterInfoE">isOperandImmEqual</a>(<a class="local col0 ref" href="#1020VOffset" title='VOffset' data-ref="1020VOffset" data-ref-filename="1020VOffset">VOffset</a>, <var>0</var>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>);</td></tr>
<tr><th id="2921">2921</th><td>  <em>bool</em> <dfn class="local col4 decl" id="1024HasVIndex" title='HasVIndex' data-type='bool' data-ref="1024HasVIndex" data-ref-filename="1024HasVIndex">HasVIndex</dfn> = !<a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#_ZNK4llvm19InstructionSelector17isOperandImmEqualERKNS_14MachineOperandElRKNS_19MachineRegisterInfoE" title='llvm::InstructionSelector::isOperandImmEqual' data-ref="_ZNK4llvm19InstructionSelector17isOperandImmEqualERKNS_14MachineOperandElRKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm19InstructionSelector17isOperandImmEqualERKNS_14MachineOperandElRKNS_19MachineRegisterInfoE">isOperandImmEqual</a>(<a class="local col9 ref" href="#1019VIndex" title='VIndex' data-ref="1019VIndex" data-ref-filename="1019VIndex">VIndex</a>, <var>0</var>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>);</td></tr>
<tr><th id="2922">2922</th><td></td></tr>
<tr><th id="2923">2923</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="1025Opcode" title='Opcode' data-type='unsigned int' data-ref="1025Opcode" data-ref-filename="1025Opcode">Opcode</dfn>;</td></tr>
<tr><th id="2924">2924</th><td>  <b>if</b> (<a class="local col3 ref" href="#1023HasVOffset" title='HasVOffset' data-ref="1023HasVOffset" data-ref-filename="1023HasVOffset">HasVOffset</a>) {</td></tr>
<tr><th id="2925">2925</th><td>    <a class="local col5 ref" href="#1025Opcode" title='Opcode' data-ref="1025Opcode" data-ref-filename="1025Opcode">Opcode</a> = <a class="local col4 ref" href="#1024HasVIndex" title='HasVIndex' data-ref="1024HasVIndex" data-ref-filename="1024HasVIndex">HasVIndex</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_ATOMIC_ADD_F32_BOTHEN" title='llvm::AMDGPU::BUFFER_ATOMIC_ADD_F32_BOTHEN' data-ref="llvm::AMDGPU::BUFFER_ATOMIC_ADD_F32_BOTHEN" data-ref-filename="llvm..AMDGPU..BUFFER_ATOMIC_ADD_F32_BOTHEN">BUFFER_ATOMIC_ADD_F32_BOTHEN</a></td></tr>
<tr><th id="2926">2926</th><td>                       : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_ATOMIC_ADD_F32_OFFEN" title='llvm::AMDGPU::BUFFER_ATOMIC_ADD_F32_OFFEN' data-ref="llvm::AMDGPU::BUFFER_ATOMIC_ADD_F32_OFFEN" data-ref-filename="llvm..AMDGPU..BUFFER_ATOMIC_ADD_F32_OFFEN">BUFFER_ATOMIC_ADD_F32_OFFEN</a>;</td></tr>
<tr><th id="2927">2927</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2928">2928</th><td>    <a class="local col5 ref" href="#1025Opcode" title='Opcode' data-ref="1025Opcode" data-ref-filename="1025Opcode">Opcode</a> = <a class="local col4 ref" href="#1024HasVIndex" title='HasVIndex' data-ref="1024HasVIndex" data-ref-filename="1024HasVIndex">HasVIndex</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_ATOMIC_ADD_F32_IDXEN" title='llvm::AMDGPU::BUFFER_ATOMIC_ADD_F32_IDXEN' data-ref="llvm::AMDGPU::BUFFER_ATOMIC_ADD_F32_IDXEN" data-ref-filename="llvm..AMDGPU..BUFFER_ATOMIC_ADD_F32_IDXEN">BUFFER_ATOMIC_ADD_F32_IDXEN</a></td></tr>
<tr><th id="2929">2929</th><td>                       : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_ATOMIC_ADD_F32_OFFSET" title='llvm::AMDGPU::BUFFER_ATOMIC_ADD_F32_OFFSET' data-ref="llvm::AMDGPU::BUFFER_ATOMIC_ADD_F32_OFFSET" data-ref-filename="llvm..AMDGPU..BUFFER_ATOMIC_ADD_F32_OFFSET">BUFFER_ATOMIC_ADD_F32_OFFSET</a>;</td></tr>
<tr><th id="2930">2930</th><td>  }</td></tr>
<tr><th id="2931">2931</th><td></td></tr>
<tr><th id="2932">2932</th><td>  <b>if</b> (<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col8 ref" href="#1018VDataIn" title='VDataIn' data-ref="1018VDataIn" data-ref-filename="1018VDataIn">VDataIn</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>()) {</td></tr>
<tr><th id="2933">2933</th><td>    <b>switch</b> (<a class="local col5 ref" href="#1025Opcode" title='Opcode' data-ref="1025Opcode" data-ref-filename="1025Opcode">Opcode</a>) {</td></tr>
<tr><th id="2934">2934</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_ATOMIC_ADD_F32_BOTHEN" title='llvm::AMDGPU::BUFFER_ATOMIC_ADD_F32_BOTHEN' data-ref="llvm::AMDGPU::BUFFER_ATOMIC_ADD_F32_BOTHEN" data-ref-filename="llvm..AMDGPU..BUFFER_ATOMIC_ADD_F32_BOTHEN">BUFFER_ATOMIC_ADD_F32_BOTHEN</a>:</td></tr>
<tr><th id="2935">2935</th><td>      <a class="local col5 ref" href="#1025Opcode" title='Opcode' data-ref="1025Opcode" data-ref-filename="1025Opcode">Opcode</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_ATOMIC_PK_ADD_F16_BOTHEN" title='llvm::AMDGPU::BUFFER_ATOMIC_PK_ADD_F16_BOTHEN' data-ref="llvm::AMDGPU::BUFFER_ATOMIC_PK_ADD_F16_BOTHEN" data-ref-filename="llvm..AMDGPU..BUFFER_ATOMIC_PK_ADD_F16_BOTHEN">BUFFER_ATOMIC_PK_ADD_F16_BOTHEN</a>;</td></tr>
<tr><th id="2936">2936</th><td>      <b>break</b>;</td></tr>
<tr><th id="2937">2937</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_ATOMIC_ADD_F32_OFFEN" title='llvm::AMDGPU::BUFFER_ATOMIC_ADD_F32_OFFEN' data-ref="llvm::AMDGPU::BUFFER_ATOMIC_ADD_F32_OFFEN" data-ref-filename="llvm..AMDGPU..BUFFER_ATOMIC_ADD_F32_OFFEN">BUFFER_ATOMIC_ADD_F32_OFFEN</a>:</td></tr>
<tr><th id="2938">2938</th><td>      <a class="local col5 ref" href="#1025Opcode" title='Opcode' data-ref="1025Opcode" data-ref-filename="1025Opcode">Opcode</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_ATOMIC_PK_ADD_F16_OFFEN" title='llvm::AMDGPU::BUFFER_ATOMIC_PK_ADD_F16_OFFEN' data-ref="llvm::AMDGPU::BUFFER_ATOMIC_PK_ADD_F16_OFFEN" data-ref-filename="llvm..AMDGPU..BUFFER_ATOMIC_PK_ADD_F16_OFFEN">BUFFER_ATOMIC_PK_ADD_F16_OFFEN</a>;</td></tr>
<tr><th id="2939">2939</th><td>      <b>break</b>;</td></tr>
<tr><th id="2940">2940</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_ATOMIC_ADD_F32_IDXEN" title='llvm::AMDGPU::BUFFER_ATOMIC_ADD_F32_IDXEN' data-ref="llvm::AMDGPU::BUFFER_ATOMIC_ADD_F32_IDXEN" data-ref-filename="llvm..AMDGPU..BUFFER_ATOMIC_ADD_F32_IDXEN">BUFFER_ATOMIC_ADD_F32_IDXEN</a>:</td></tr>
<tr><th id="2941">2941</th><td>      <a class="local col5 ref" href="#1025Opcode" title='Opcode' data-ref="1025Opcode" data-ref-filename="1025Opcode">Opcode</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_ATOMIC_PK_ADD_F16_IDXEN" title='llvm::AMDGPU::BUFFER_ATOMIC_PK_ADD_F16_IDXEN' data-ref="llvm::AMDGPU::BUFFER_ATOMIC_PK_ADD_F16_IDXEN" data-ref-filename="llvm..AMDGPU..BUFFER_ATOMIC_PK_ADD_F16_IDXEN">BUFFER_ATOMIC_PK_ADD_F16_IDXEN</a>;</td></tr>
<tr><th id="2942">2942</th><td>      <b>break</b>;</td></tr>
<tr><th id="2943">2943</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_ATOMIC_ADD_F32_OFFSET" title='llvm::AMDGPU::BUFFER_ATOMIC_ADD_F32_OFFSET' data-ref="llvm::AMDGPU::BUFFER_ATOMIC_ADD_F32_OFFSET" data-ref-filename="llvm..AMDGPU..BUFFER_ATOMIC_ADD_F32_OFFSET">BUFFER_ATOMIC_ADD_F32_OFFSET</a>:</td></tr>
<tr><th id="2944">2944</th><td>      <a class="local col5 ref" href="#1025Opcode" title='Opcode' data-ref="1025Opcode" data-ref-filename="1025Opcode">Opcode</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_ATOMIC_PK_ADD_F16_OFFSET" title='llvm::AMDGPU::BUFFER_ATOMIC_PK_ADD_F16_OFFSET' data-ref="llvm::AMDGPU::BUFFER_ATOMIC_PK_ADD_F16_OFFSET" data-ref-filename="llvm..AMDGPU..BUFFER_ATOMIC_PK_ADD_F16_OFFSET">BUFFER_ATOMIC_PK_ADD_F16_OFFSET</a>;</td></tr>
<tr><th id="2945">2945</th><td>      <b>break</b>;</td></tr>
<tr><th id="2946">2946</th><td>    }</td></tr>
<tr><th id="2947">2947</th><td>  }</td></tr>
<tr><th id="2948">2948</th><td></td></tr>
<tr><th id="2949">2949</th><td>  <em>auto</em> <dfn class="local col6 decl" id="1026I" title='I' data-type='llvm::MachineInstrBuilder' data-ref="1026I" data-ref-filename="1026I">I</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="local col4 ref" href="#1014MBB" title='MBB' data-ref="1014MBB" data-ref-filename="1014MBB">MBB</a></span>, <span class='refarg'><a class="local col3 ref" href="#1013MI" title='MI' data-ref="1013MI" data-ref-filename="1013MI">MI</a></span>, <a class="local col5 ref" href="#1015DL" title='DL' data-ref="1015DL" data-ref-filename="1015DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#1025Opcode" title='Opcode' data-ref="1025Opcode" data-ref-filename="1025Opcode">Opcode</a>));</td></tr>
<tr><th id="2950">2950</th><td>  <a class="local col6 ref" href="#1026I" title='I' data-ref="1026I" data-ref-filename="1026I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col8 ref" href="#1018VDataIn" title='VDataIn' data-ref="1018VDataIn" data-ref-filename="1018VDataIn">VDataIn</a>);</td></tr>
<tr><th id="2951">2951</th><td></td></tr>
<tr><th id="2952">2952</th><td>  <b>if</b> (<a class="local col5 ref" href="#1025Opcode" title='Opcode' data-ref="1025Opcode" data-ref-filename="1025Opcode">Opcode</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_ATOMIC_ADD_F32_BOTHEN" title='llvm::AMDGPU::BUFFER_ATOMIC_ADD_F32_BOTHEN' data-ref="llvm::AMDGPU::BUFFER_ATOMIC_ADD_F32_BOTHEN" data-ref-filename="llvm..AMDGPU..BUFFER_ATOMIC_ADD_F32_BOTHEN">BUFFER_ATOMIC_ADD_F32_BOTHEN</a> ||</td></tr>
<tr><th id="2953">2953</th><td>      <a class="local col5 ref" href="#1025Opcode" title='Opcode' data-ref="1025Opcode" data-ref-filename="1025Opcode">Opcode</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_ATOMIC_PK_ADD_F16_BOTHEN" title='llvm::AMDGPU::BUFFER_ATOMIC_PK_ADD_F16_BOTHEN' data-ref="llvm::AMDGPU::BUFFER_ATOMIC_PK_ADD_F16_BOTHEN" data-ref-filename="llvm..AMDGPU..BUFFER_ATOMIC_PK_ADD_F16_BOTHEN">BUFFER_ATOMIC_PK_ADD_F16_BOTHEN</a>) {</td></tr>
<tr><th id="2954">2954</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="1027IdxReg" title='IdxReg' data-type='llvm::Register' data-ref="1027IdxReg" data-ref-filename="1027IdxReg">IdxReg</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_64RegClass" title='llvm::AMDGPU::VReg_64RegClass' data-ref="llvm::AMDGPU::VReg_64RegClass" data-ref-filename="llvm..AMDGPU..VReg_64RegClass">VReg_64RegClass</a>);</td></tr>
<tr><th id="2955">2955</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col4 ref" href="#1014MBB" title='MBB' data-ref="1014MBB" data-ref-filename="1014MBB">MBB</a></span>, &amp;*<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col6 ref" href="#1026I" title='I' data-ref="1026I" data-ref-filename="1026I">I</a>, <a class="local col5 ref" href="#1015DL" title='DL' data-ref="1015DL" data-ref-filename="1015DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::REG_SEQUENCE" title='llvm::AMDGPU::REG_SEQUENCE' data-ref="llvm::AMDGPU::REG_SEQUENCE" data-ref-filename="llvm..AMDGPU..REG_SEQUENCE">REG_SEQUENCE</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#1027IdxReg" title='IdxReg' data-ref="1027IdxReg" data-ref-filename="1027IdxReg">IdxReg</a>)</td></tr>
<tr><th id="2956">2956</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col9 ref" href="#1019VIndex" title='VIndex' data-ref="1019VIndex" data-ref-filename="1019VIndex">VIndex</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="2957">2957</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>)</td></tr>
<tr><th id="2958">2958</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col0 ref" href="#1020VOffset" title='VOffset' data-ref="1020VOffset" data-ref-filename="1020VOffset">VOffset</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="2959">2959</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub1" title='llvm::AMDGPU::sub1' data-ref="llvm::AMDGPU::sub1" data-ref-filename="llvm..AMDGPU..sub1">sub1</a>);</td></tr>
<tr><th id="2960">2960</th><td></td></tr>
<tr><th id="2961">2961</th><td>    <a class="local col6 ref" href="#1026I" title='I' data-ref="1026I" data-ref-filename="1026I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#1027IdxReg" title='IdxReg' data-ref="1027IdxReg" data-ref-filename="1027IdxReg">IdxReg</a>);</td></tr>
<tr><th id="2962">2962</th><td>  } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#1024HasVIndex" title='HasVIndex' data-ref="1024HasVIndex" data-ref-filename="1024HasVIndex">HasVIndex</a>) {</td></tr>
<tr><th id="2963">2963</th><td>    <a class="local col6 ref" href="#1026I" title='I' data-ref="1026I" data-ref-filename="1026I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col9 ref" href="#1019VIndex" title='VIndex' data-ref="1019VIndex" data-ref-filename="1019VIndex">VIndex</a>);</td></tr>
<tr><th id="2964">2964</th><td>  } <b>else</b> <b>if</b> (<a class="local col3 ref" href="#1023HasVOffset" title='HasVOffset' data-ref="1023HasVOffset" data-ref-filename="1023HasVOffset">HasVOffset</a>) {</td></tr>
<tr><th id="2965">2965</th><td>    <a class="local col6 ref" href="#1026I" title='I' data-ref="1026I" data-ref-filename="1026I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col0 ref" href="#1020VOffset" title='VOffset' data-ref="1020VOffset" data-ref-filename="1020VOffset">VOffset</a>);</td></tr>
<tr><th id="2966">2966</th><td>  }</td></tr>
<tr><th id="2967">2967</th><td></td></tr>
<tr><th id="2968">2968</th><td>  <a class="local col6 ref" href="#1026I" title='I' data-ref="1026I" data-ref-filename="1026I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col3 ref" href="#1013MI" title='MI' data-ref="1013MI" data-ref-filename="1013MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>)); <i>// rsrc</i></td></tr>
<tr><th id="2969">2969</th><td>  <a class="local col6 ref" href="#1026I" title='I' data-ref="1026I" data-ref-filename="1026I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col1 ref" href="#1021SOffset" title='SOffset' data-ref="1021SOffset" data-ref-filename="1021SOffset">SOffset</a>);</td></tr>
<tr><th id="2970">2970</th><td>  <a class="local col6 ref" href="#1026I" title='I' data-ref="1026I" data-ref-filename="1026I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#1022Offset" title='Offset' data-ref="1022Offset" data-ref-filename="1022Offset">Offset</a>);</td></tr>
<tr><th id="2971">2971</th><td>  <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector16renderExtractSLCERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" title='llvm::AMDGPUInstructionSelector::renderExtractSLC' data-ref="_ZNK4llvm25AMDGPUInstructionSelector16renderExtractSLCERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector16renderExtractSLCERNS_19MachineInstrBuilderERKNS_12MachineInstrEi">renderExtractSLC</a>(<span class='refarg'><a class="local col6 ref" href="#1026I" title='I' data-ref="1026I" data-ref-filename="1026I">I</a></span>, <a class="local col3 ref" href="#1013MI" title='MI' data-ref="1013MI" data-ref-filename="1013MI">MI</a>, <var>7</var>);</td></tr>
<tr><th id="2972">2972</th><td>  <a class="local col6 ref" href="#1026I" title='I' data-ref="1026I" data-ref-filename="1026I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" title='llvm::MachineInstrBuilder::cloneMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE">cloneMemRefs</a>(<a class="local col3 ref" href="#1013MI" title='MI' data-ref="1013MI" data-ref-filename="1013MI">MI</a>);</td></tr>
<tr><th id="2973">2973</th><td></td></tr>
<tr><th id="2974">2974</th><td>  <a class="local col3 ref" href="#1013MI" title='MI' data-ref="1013MI" data-ref-filename="1013MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2975">2975</th><td></td></tr>
<tr><th id="2976">2976</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2977">2977</th><td>}</td></tr>
<tr><th id="2978">2978</th><td></td></tr>
<tr><th id="2979">2979</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector31selectGlobalAtomicFaddIntrinsicERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectGlobalAtomicFaddIntrinsic' data-ref="_ZNK4llvm25AMDGPUInstructionSelector31selectGlobalAtomicFaddIntrinsicERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector31selectGlobalAtomicFaddIntrinsicERNS_12MachineInstrE">selectGlobalAtomicFaddIntrinsic</dfn>(</td></tr>
<tr><th id="2980">2980</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="1028MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1028MI" data-ref-filename="1028MI">MI</dfn>) <em>const</em>{</td></tr>
<tr><th id="2981">2981</th><td></td></tr>
<tr><th id="2982">2982</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="1029MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="1029MBB" data-ref-filename="1029MBB">MBB</dfn> = <a class="local col8 ref" href="#1028MI" title='MI' data-ref="1028MI" data-ref-filename="1028MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="2983">2983</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col0 decl" id="1030DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="1030DL" data-ref-filename="1030DL">DL</dfn> = <a class="local col8 ref" href="#1028MI" title='MI' data-ref="1028MI" data-ref-filename="1028MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="2984">2984</th><td></td></tr>
<tr><th id="2985">2985</th><td>  <b>if</b> (!<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyENS_8RegisterE" title='llvm::MachineRegisterInfo::use_nodbg_empty' data-ref="_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyENS_8RegisterE">use_nodbg_empty</a>(<a class="local col8 ref" href="#1028MI" title='MI' data-ref="1028MI" data-ref-filename="1028MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="2986">2986</th><td>    <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function" data-ref-filename="llvm..Function">Function</a> &amp;<dfn class="local col1 decl" id="1031F" title='F' data-type='llvm::Function &amp;' data-ref="1031F" data-ref-filename="1031F">F</dfn> = <a class="local col9 ref" href="#1029MBB" title='MBB' data-ref="1029MBB" data-ref-filename="1029MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="2987">2987</th><td>    <a class="type" href="../../../include/llvm/IR/DiagnosticInfo.h.html#llvm::DiagnosticInfoUnsupported" title='llvm::DiagnosticInfoUnsupported' data-ref="llvm::DiagnosticInfoUnsupported" data-ref-filename="llvm..DiagnosticInfoUnsupported">DiagnosticInfoUnsupported</a></td></tr>
<tr><th id="2988">2988</th><td>      <dfn class="local col2 decl" id="1032NoFpRet" title='NoFpRet' data-type='llvm::DiagnosticInfoUnsupported' data-ref="1032NoFpRet" data-ref-filename="1032NoFpRet">NoFpRet</dfn><a class="ref fn" href="../../../include/llvm/IR/DiagnosticInfo.h.html#_ZN4llvm25DiagnosticInfoUnsupportedC1ERKNS_8FunctionERKNS_5TwineERKNS_18DiagnosticLocationENS_18DiagnosticSeverityE" title='llvm::DiagnosticInfoUnsupported::DiagnosticInfoUnsupported' data-ref="_ZN4llvm25DiagnosticInfoUnsupportedC1ERKNS_8FunctionERKNS_5TwineERKNS_18DiagnosticLocationENS_18DiagnosticSeverityE" data-ref-filename="_ZN4llvm25DiagnosticInfoUnsupportedC1ERKNS_8FunctionERKNS_5TwineERKNS_18DiagnosticLocationENS_18DiagnosticSeverityE">(</a><a class="local col1 ref" href="#1031F" title='F' data-ref="1031F" data-ref-filename="1031F">F</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc" data-ref-filename="_ZN4llvm5TwineC1EPKc"></a><q>"return versions of fp atomics not supported"</q>,</td></tr>
<tr><th id="2989">2989</th><td>              <a class="ref fn fake" href="../../../include/llvm/IR/DiagnosticInfo.h.html#_ZN4llvm18DiagnosticLocationC1ERKNS_8DebugLocE" title='llvm::DiagnosticLocation::DiagnosticLocation' data-ref="_ZN4llvm18DiagnosticLocationC1ERKNS_8DebugLocE" data-ref-filename="_ZN4llvm18DiagnosticLocationC1ERKNS_8DebugLocE"></a><a class="local col8 ref" href="#1028MI" title='MI' data-ref="1028MI" data-ref-filename="1028MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="enum" href="../../../include/llvm/IR/DiagnosticInfo.h.html#llvm::DS_Error" title='llvm::DS_Error' data-ref="llvm::DS_Error" data-ref-filename="llvm..DS_Error">DS_Error</a>);</td></tr>
<tr><th id="2990">2990</th><td>    <a class="local col1 ref" href="#1031F" title='F' data-ref="1031F" data-ref-filename="1031F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv" data-ref-filename="_ZNK4llvm8Function10getContextEv">getContext</a>().<a class="ref fn" href="../../../include/llvm/IR/LLVMContext.h.html#_ZN4llvm11LLVMContext8diagnoseERKNS_14DiagnosticInfoE" title='llvm::LLVMContext::diagnose' data-ref="_ZN4llvm11LLVMContext8diagnoseERKNS_14DiagnosticInfoE" data-ref-filename="_ZN4llvm11LLVMContext8diagnoseERKNS_14DiagnosticInfoE">diagnose</a>(<a class="local col2 ref" href="#1032NoFpRet" title='NoFpRet' data-ref="1032NoFpRet" data-ref-filename="1032NoFpRet">NoFpRet</a>);</td></tr>
<tr><th id="2991">2991</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2992">2992</th><td>  }</td></tr>
<tr><th id="2993">2993</th><td></td></tr>
<tr><th id="2994">2994</th><td>  <i>// FIXME: This is only needed because tablegen requires number of dst operands</i></td></tr>
<tr><th id="2995">2995</th><td><i>  // in match and replace pattern to be the same. Otherwise patterns can be</i></td></tr>
<tr><th id="2996">2996</th><td><i>  // exported from SDag path.</i></td></tr>
<tr><th id="2997">2997</th><td>  <em>auto</em> <dfn class="local col3 decl" id="1033Addr" title='Addr' data-type='std::pair&lt;llvm::Register, int&gt;' data-ref="1033Addr" data-ref-filename="1033Addr">Addr</dfn> = <a class="member fn" href="AMDGPUInstructionSelector.h.html#_ZNK4llvm25AMDGPUInstructionSelector20selectFlatOffsetImplERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectFlatOffsetImpl' data-ref="_ZNK4llvm25AMDGPUInstructionSelector20selectFlatOffsetImplERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector20selectFlatOffsetImplERNS_14MachineOperandE">selectFlatOffsetImpl</a>&lt;<b>true</b>&gt;(<span class='refarg'><a class="local col8 ref" href="#1028MI" title='MI' data-ref="1028MI" data-ref-filename="1028MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>)</span>);</td></tr>
<tr><th id="2998">2998</th><td></td></tr>
<tr><th id="2999">2999</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="1034Data" title='Data' data-type='llvm::Register' data-ref="1034Data" data-ref-filename="1034Data">Data</dfn> = <a class="local col8 ref" href="#1028MI" title='MI' data-ref="1028MI" data-ref-filename="1028MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3000">3000</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col5 decl" id="1035Opc" title='Opc' data-type='const unsigned int' data-ref="1035Opc" data-ref-filename="1035Opc">Opc</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#1034Data" title='Data' data-ref="1034Data" data-ref-filename="1034Data">Data</a>).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>() ?</td></tr>
<tr><th id="3001">3001</th><td>    <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::GLOBAL_ATOMIC_PK_ADD_F16" title='llvm::AMDGPU::GLOBAL_ATOMIC_PK_ADD_F16' data-ref="llvm::AMDGPU::GLOBAL_ATOMIC_PK_ADD_F16" data-ref-filename="llvm..AMDGPU..GLOBAL_ATOMIC_PK_ADD_F16">GLOBAL_ATOMIC_PK_ADD_F16</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::GLOBAL_ATOMIC_ADD_F32" title='llvm::AMDGPU::GLOBAL_ATOMIC_ADD_F32' data-ref="llvm::AMDGPU::GLOBAL_ATOMIC_ADD_F32" data-ref-filename="llvm..AMDGPU..GLOBAL_ATOMIC_ADD_F32">GLOBAL_ATOMIC_ADD_F32</a>;</td></tr>
<tr><th id="3002">3002</th><td>  <em>auto</em> <dfn class="local col6 decl" id="1036MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="1036MIB" data-ref-filename="1036MIB">MIB</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="local col9 ref" href="#1029MBB" title='MBB' data-ref="1029MBB" data-ref-filename="1029MBB">MBB</a></span>, &amp;<a class="local col8 ref" href="#1028MI" title='MI' data-ref="1028MI" data-ref-filename="1028MI">MI</a>, <a class="local col0 ref" href="#1030DL" title='DL' data-ref="1030DL" data-ref-filename="1030DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#1035Opc" title='Opc' data-ref="1035Opc" data-ref-filename="1035Opc">Opc</a>))</td></tr>
<tr><th id="3003">3003</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#1033Addr" title='Addr' data-ref="1033Addr" data-ref-filename="1033Addr">Addr</a>.<span class='ref field' title='std::pair&lt;llvm::Register, int&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>)</td></tr>
<tr><th id="3004">3004</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#1034Data" title='Data' data-ref="1034Data" data-ref-filename="1034Data">Data</a>)</td></tr>
<tr><th id="3005">3005</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col3 ref" href="#1033Addr" title='Addr' data-ref="1033Addr" data-ref-filename="1033Addr">Addr</a>.<span class='ref field' title='std::pair&lt;llvm::Register, int&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>)</td></tr>
<tr><th id="3006">3006</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// SLC</i></td></tr>
<tr><th id="3007">3007</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" title='llvm::MachineInstrBuilder::cloneMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE">cloneMemRefs</a>(<a class="local col8 ref" href="#1028MI" title='MI' data-ref="1028MI" data-ref-filename="1028MI">MI</a>);</td></tr>
<tr><th id="3008">3008</th><td></td></tr>
<tr><th id="3009">3009</th><td>  <a class="local col8 ref" href="#1028MI" title='MI' data-ref="1028MI" data-ref-filename="1028MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3010">3010</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col6 ref" href="#1036MIB" title='MIB' data-ref="1036MIB" data-ref-filename="1036MIB">MIB</a></span>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>);</td></tr>
<tr><th id="3011">3011</th><td>}</td></tr>
<tr><th id="3012">3012</th><td></td></tr>
<tr><th id="3013">3013</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector18selectBVHIntrinsicERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectBVHIntrinsic' data-ref="_ZNK4llvm25AMDGPUInstructionSelector18selectBVHIntrinsicERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector18selectBVHIntrinsicERNS_12MachineInstrE">selectBVHIntrinsic</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="1037MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1037MI" data-ref-filename="1037MI">MI</dfn>) <em>const</em>{</td></tr>
<tr><th id="3014">3014</th><td>  <a class="local col7 ref" href="#1037MI" title='MI' data-ref="1037MI" data-ref-filename="1037MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#1037MI" title='MI' data-ref="1037MI" data-ref-filename="1037MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()));</td></tr>
<tr><th id="3015">3015</th><td>  <a class="local col7 ref" href="#1037MI" title='MI' data-ref="1037MI" data-ref-filename="1037MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>1</var>);</td></tr>
<tr><th id="3016">3016</th><td>  <a class="local col7 ref" href="#1037MI" title='MI' data-ref="1037MI" data-ref-filename="1037MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr25addImplicitDefUseOperandsERNS_15MachineFunctionE" title='llvm::MachineInstr::addImplicitDefUseOperands' data-ref="_ZN4llvm12MachineInstr25addImplicitDefUseOperandsERNS_15MachineFunctionE" data-ref-filename="_ZN4llvm12MachineInstr25addImplicitDefUseOperandsERNS_15MachineFunctionE">addImplicitDefUseOperands</a>(<span class='refarg'>*<a class="local col7 ref" href="#1037MI" title='MI' data-ref="1037MI" data-ref-filename="1037MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()</span>);</td></tr>
<tr><th id="3017">3017</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3018">3018</th><td>}</td></tr>
<tr><th id="3019">3019</th><td></td></tr>
<tr><th id="3020">3020</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="virtual decl def fn" id="_ZN4llvm25AMDGPUInstructionSelector6selectERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::select' data-ref="_ZN4llvm25AMDGPUInstructionSelector6selectERNS_12MachineInstrE" data-ref-filename="_ZN4llvm25AMDGPUInstructionSelector6selectERNS_12MachineInstrE">select</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="1038I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="1038I" data-ref-filename="1038I">I</dfn>) {</td></tr>
<tr><th id="3021">3021</th><td>  <b>if</b> (<a class="local col8 ref" href="#1038I" title='I' data-ref="1038I" data-ref-filename="1038I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv" data-ref-filename="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>())</td></tr>
<tr><th id="3022">3022</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector9selectPHIERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectPHI' data-ref="_ZNK4llvm25AMDGPUInstructionSelector9selectPHIERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector9selectPHIERNS_12MachineInstrE">selectPHI</a>(<span class='refarg'><a class="local col8 ref" href="#1038I" title='I' data-ref="1038I" data-ref-filename="1038I">I</a></span>);</td></tr>
<tr><th id="3023">3023</th><td></td></tr>
<tr><th id="3024">3024</th><td>  <b>if</b> (!<a class="local col8 ref" href="#1038I" title='I' data-ref="1038I" data-ref-filename="1038I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15isPreISelOpcodeENS0_9QueryTypeE" title='llvm::MachineInstr::isPreISelOpcode' data-ref="_ZNK4llvm12MachineInstr15isPreISelOpcodeENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr15isPreISelOpcodeENS0_9QueryTypeE">isPreISelOpcode</a>()) {</td></tr>
<tr><th id="3025">3025</th><td>    <b>if</b> (<a class="local col8 ref" href="#1038I" title='I' data-ref="1038I" data-ref-filename="1038I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv" data-ref-filename="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>())</td></tr>
<tr><th id="3026">3026</th><td>      <b>return</b> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector10selectCOPYERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectCOPY' data-ref="_ZNK4llvm25AMDGPUInstructionSelector10selectCOPYERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector10selectCOPYERNS_12MachineInstrE">selectCOPY</a>(<span class='refarg'><a class="local col8 ref" href="#1038I" title='I' data-ref="1038I" data-ref-filename="1038I">I</a></span>);</td></tr>
<tr><th id="3027">3027</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3028">3028</th><td>  }</td></tr>
<tr><th id="3029">3029</th><td></td></tr>
<tr><th id="3030">3030</th><td>  <b>switch</b> (<a class="local col8 ref" href="#1038I" title='I' data-ref="1038I" data-ref-filename="1038I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="3031">3031</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#239" title='llvm::TargetOpcode::G_AND' data-ref="llvm::TargetOpcode::G_AND" data-ref-filename="llvm..TargetOpcode..G_AND">G_AND</a>:</td></tr>
<tr><th id="3032">3032</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#242" title='llvm::TargetOpcode::G_OR' data-ref="llvm::TargetOpcode::G_OR" data-ref-filename="llvm..TargetOpcode..G_OR">G_OR</a>:</td></tr>
<tr><th id="3033">3033</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#245" title='llvm::TargetOpcode::G_XOR' data-ref="llvm::TargetOpcode::G_XOR" data-ref-filename="llvm..TargetOpcode..G_XOR">G_XOR</a>:</td></tr>
<tr><th id="3034">3034</th><td>    <b>if</b> (<a class="member fn" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc.html#_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE" title='llvm::AMDGPUInstructionSelector::selectImpl' data-ref="_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE">selectImpl</a>(<span class='refarg'><a class="local col8 ref" href="#1038I" title='I' data-ref="1038I" data-ref-filename="1038I">I</a></span>, <span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::CoverageInfo" title='llvm::InstructionSelector::CoverageInfo' data-ref="llvm::InstructionSelector::CoverageInfo" data-ref-filename="llvm..InstructionSelector..CoverageInfo">CoverageInfo</a></span>))</td></tr>
<tr><th id="3035">3035</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3036">3036</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector18selectG_AND_OR_XORERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_AND_OR_XOR' data-ref="_ZNK4llvm25AMDGPUInstructionSelector18selectG_AND_OR_XORERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector18selectG_AND_OR_XORERNS_12MachineInstrE">selectG_AND_OR_XOR</a>(<span class='refarg'><a class="local col8 ref" href="#1038I" title='I' data-ref="1038I" data-ref-filename="1038I">I</a></span>);</td></tr>
<tr><th id="3037">3037</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#217" title='llvm::TargetOpcode::G_ADD' data-ref="llvm::TargetOpcode::G_ADD" data-ref-filename="llvm..TargetOpcode..G_ADD">G_ADD</a>:</td></tr>
<tr><th id="3038">3038</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#221" title='llvm::TargetOpcode::G_SUB' data-ref="llvm::TargetOpcode::G_SUB" data-ref-filename="llvm..TargetOpcode..G_SUB">G_SUB</a>:</td></tr>
<tr><th id="3039">3039</th><td>    <b>if</b> (<a class="member fn" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc.html#_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE" title='llvm::AMDGPUInstructionSelector::selectImpl' data-ref="_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE">selectImpl</a>(<span class='refarg'><a class="local col8 ref" href="#1038I" title='I' data-ref="1038I" data-ref-filename="1038I">I</a></span>, <span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::CoverageInfo" title='llvm::InstructionSelector::CoverageInfo' data-ref="llvm::InstructionSelector::CoverageInfo" data-ref-filename="llvm..InstructionSelector..CoverageInfo">CoverageInfo</a></span>))</td></tr>
<tr><th id="3040">3040</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3041">3041</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector15selectG_ADD_SUBERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_ADD_SUB' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15selectG_ADD_SUBERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15selectG_ADD_SUBERNS_12MachineInstrE">selectG_ADD_SUB</a>(<span class='refarg'><a class="local col8 ref" href="#1038I" title='I' data-ref="1038I" data-ref-filename="1038I">I</a></span>);</td></tr>
<tr><th id="3042">3042</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#427" title='llvm::TargetOpcode::G_UADDO' data-ref="llvm::TargetOpcode::G_UADDO" data-ref-filename="llvm..TargetOpcode..G_UADDO">G_UADDO</a>:</td></tr>
<tr><th id="3043">3043</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#435" title='llvm::TargetOpcode::G_USUBO' data-ref="llvm::TargetOpcode::G_USUBO" data-ref-filename="llvm..TargetOpcode..G_USUBO">G_USUBO</a>:</td></tr>
<tr><th id="3044">3044</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#431" title='llvm::TargetOpcode::G_UADDE' data-ref="llvm::TargetOpcode::G_UADDE" data-ref-filename="llvm..TargetOpcode..G_UADDE">G_UADDE</a>:</td></tr>
<tr><th id="3045">3045</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#439" title='llvm::TargetOpcode::G_USUBE' data-ref="llvm::TargetOpcode::G_USUBE" data-ref-filename="llvm..TargetOpcode..G_USUBE">G_USUBE</a>:</td></tr>
<tr><th id="3046">3046</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector31selectG_UADDO_USUBO_UADDE_USUBEERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_UADDO_USUBO_UADDE_USUBE' data-ref="_ZNK4llvm25AMDGPUInstructionSelector31selectG_UADDO_USUBO_UADDE_USUBEERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector31selectG_UADDO_USUBO_UADDE_USUBEERNS_12MachineInstrE">selectG_UADDO_USUBO_UADDE_USUBE</a>(<span class='refarg'><a class="local col8 ref" href="#1038I" title='I' data-ref="1038I" data-ref-filename="1038I">I</a></span>);</td></tr>
<tr><th id="3047">3047</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#289" title='llvm::TargetOpcode::G_INTTOPTR' data-ref="llvm::TargetOpcode::G_INTTOPTR" data-ref-filename="llvm..TargetOpcode..G_INTTOPTR">G_INTTOPTR</a>:</td></tr>
<tr><th id="3048">3048</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#293" title='llvm::TargetOpcode::G_BITCAST' data-ref="llvm::TargetOpcode::G_BITCAST" data-ref-filename="llvm..TargetOpcode..G_BITCAST">G_BITCAST</a>:</td></tr>
<tr><th id="3049">3049</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#286" title='llvm::TargetOpcode::G_PTRTOINT' data-ref="llvm::TargetOpcode::G_PTRTOINT" data-ref-filename="llvm..TargetOpcode..G_PTRTOINT">G_PTRTOINT</a>:</td></tr>
<tr><th id="3050">3050</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector10selectCOPYERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectCOPY' data-ref="_ZNK4llvm25AMDGPUInstructionSelector10selectCOPYERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector10selectCOPYERNS_12MachineInstrE">selectCOPY</a>(<span class='refarg'><a class="local col8 ref" href="#1038I" title='I' data-ref="1038I" data-ref-filename="1038I">I</a></span>);</td></tr>
<tr><th id="3051">3051</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#383" title='llvm::TargetOpcode::G_CONSTANT' data-ref="llvm::TargetOpcode::G_CONSTANT" data-ref-filename="llvm..TargetOpcode..G_CONSTANT">G_CONSTANT</a>:</td></tr>
<tr><th id="3052">3052</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#386" title='llvm::TargetOpcode::G_FCONSTANT' data-ref="llvm::TargetOpcode::G_FCONSTANT" data-ref-filename="llvm..TargetOpcode..G_FCONSTANT">G_FCONSTANT</a>:</td></tr>
<tr><th id="3053">3053</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector16selectG_CONSTANTERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_CONSTANT' data-ref="_ZNK4llvm25AMDGPUInstructionSelector16selectG_CONSTANTERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector16selectG_CONSTANTERNS_12MachineInstrE">selectG_CONSTANT</a>(<span class='refarg'><a class="local col8 ref" href="#1038I" title='I' data-ref="1038I" data-ref-filename="1038I">I</a></span>);</td></tr>
<tr><th id="3054">3054</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#558" title='llvm::TargetOpcode::G_FNEG' data-ref="llvm::TargetOpcode::G_FNEG" data-ref-filename="llvm..TargetOpcode..G_FNEG">G_FNEG</a>:</td></tr>
<tr><th id="3055">3055</th><td>    <b>if</b> (<a class="member fn" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc.html#_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE" title='llvm::AMDGPUInstructionSelector::selectImpl' data-ref="_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE">selectImpl</a>(<span class='refarg'><a class="local col8 ref" href="#1038I" title='I' data-ref="1038I" data-ref-filename="1038I">I</a></span>, <span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::CoverageInfo" title='llvm::InstructionSelector::CoverageInfo' data-ref="llvm::InstructionSelector::CoverageInfo" data-ref-filename="llvm..InstructionSelector..CoverageInfo">CoverageInfo</a></span>))</td></tr>
<tr><th id="3056">3056</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3057">3057</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector12selectG_FNEGERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_FNEG' data-ref="_ZNK4llvm25AMDGPUInstructionSelector12selectG_FNEGERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector12selectG_FNEGERNS_12MachineInstrE">selectG_FNEG</a>(<span class='refarg'><a class="local col8 ref" href="#1038I" title='I' data-ref="1038I" data-ref-filename="1038I">I</a></span>);</td></tr>
<tr><th id="3058">3058</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#579" title='llvm::TargetOpcode::G_FABS' data-ref="llvm::TargetOpcode::G_FABS" data-ref-filename="llvm..TargetOpcode..G_FABS">G_FABS</a>:</td></tr>
<tr><th id="3059">3059</th><td>    <b>if</b> (<a class="member fn" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc.html#_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE" title='llvm::AMDGPUInstructionSelector::selectImpl' data-ref="_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE">selectImpl</a>(<span class='refarg'><a class="local col8 ref" href="#1038I" title='I' data-ref="1038I" data-ref-filename="1038I">I</a></span>, <span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::CoverageInfo" title='llvm::InstructionSelector::CoverageInfo' data-ref="llvm::InstructionSelector::CoverageInfo" data-ref-filename="llvm..InstructionSelector..CoverageInfo">CoverageInfo</a></span>))</td></tr>
<tr><th id="3060">3060</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3061">3061</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector12selectG_FABSERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_FABS' data-ref="_ZNK4llvm25AMDGPUInstructionSelector12selectG_FABSERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector12selectG_FABSERNS_12MachineInstrE">selectG_FABS</a>(<span class='refarg'><a class="local col8 ref" href="#1038I" title='I' data-ref="1038I" data-ref-filename="1038I">I</a></span>);</td></tr>
<tr><th id="3062">3062</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#262" title='llvm::TargetOpcode::G_EXTRACT' data-ref="llvm::TargetOpcode::G_EXTRACT" data-ref-filename="llvm..TargetOpcode..G_EXTRACT">G_EXTRACT</a>:</td></tr>
<tr><th id="3063">3063</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector15selectG_EXTRACTERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_EXTRACT' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15selectG_EXTRACTERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15selectG_EXTRACTERNS_12MachineInstrE">selectG_EXTRACT</a>(<span class='refarg'><a class="local col8 ref" href="#1038I" title='I' data-ref="1038I" data-ref-filename="1038I">I</a></span>);</td></tr>
<tr><th id="3064">3064</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#272" title='llvm::TargetOpcode::G_MERGE_VALUES' data-ref="llvm::TargetOpcode::G_MERGE_VALUES" data-ref-filename="llvm..TargetOpcode..G_MERGE_VALUES">G_MERGE_VALUES</a>:</td></tr>
<tr><th id="3065">3065</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#276" title='llvm::TargetOpcode::G_BUILD_VECTOR' data-ref="llvm::TargetOpcode::G_BUILD_VECTOR" data-ref-filename="llvm..TargetOpcode..G_BUILD_VECTOR">G_BUILD_VECTOR</a>:</td></tr>
<tr><th id="3066">3066</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#283" title='llvm::TargetOpcode::G_CONCAT_VECTORS' data-ref="llvm::TargetOpcode::G_CONCAT_VECTORS" data-ref-filename="llvm..TargetOpcode..G_CONCAT_VECTORS">G_CONCAT_VECTORS</a>:</td></tr>
<tr><th id="3067">3067</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector20selectG_MERGE_VALUESERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_MERGE_VALUES' data-ref="_ZNK4llvm25AMDGPUInstructionSelector20selectG_MERGE_VALUESERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector20selectG_MERGE_VALUESERNS_12MachineInstrE">selectG_MERGE_VALUES</a>(<span class='refarg'><a class="local col8 ref" href="#1038I" title='I' data-ref="1038I" data-ref-filename="1038I">I</a></span>);</td></tr>
<tr><th id="3068">3068</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#264" title='llvm::TargetOpcode::G_UNMERGE_VALUES' data-ref="llvm::TargetOpcode::G_UNMERGE_VALUES" data-ref-filename="llvm..TargetOpcode..G_UNMERGE_VALUES">G_UNMERGE_VALUES</a>:</td></tr>
<tr><th id="3069">3069</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector22selectG_UNMERGE_VALUESERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_UNMERGE_VALUES' data-ref="_ZNK4llvm25AMDGPUInstructionSelector22selectG_UNMERGE_VALUESERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector22selectG_UNMERGE_VALUESERNS_12MachineInstrE">selectG_UNMERGE_VALUES</a>(<span class='refarg'><a class="local col8 ref" href="#1038I" title='I' data-ref="1038I" data-ref-filename="1038I">I</a></span>);</td></tr>
<tr><th id="3070">3070</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#280" title='llvm::TargetOpcode::G_BUILD_VECTOR_TRUNC' data-ref="llvm::TargetOpcode::G_BUILD_VECTOR_TRUNC" data-ref-filename="llvm..TargetOpcode..G_BUILD_VECTOR_TRUNC">G_BUILD_VECTOR_TRUNC</a>:</td></tr>
<tr><th id="3071">3071</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector26selectG_BUILD_VECTOR_TRUNCERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_BUILD_VECTOR_TRUNC' data-ref="_ZNK4llvm25AMDGPUInstructionSelector26selectG_BUILD_VECTOR_TRUNCERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector26selectG_BUILD_VECTOR_TRUNCERNS_12MachineInstrE">selectG_BUILD_VECTOR_TRUNC</a>(<span class='refarg'><a class="local col8 ref" href="#1038I" title='I' data-ref="1038I" data-ref-filename="1038I">I</a></span>);</td></tr>
<tr><th id="3072">3072</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#603" title='llvm::TargetOpcode::G_PTR_ADD' data-ref="llvm::TargetOpcode::G_PTR_ADD" data-ref-filename="llvm..TargetOpcode..G_PTR_ADD">G_PTR_ADD</a>:</td></tr>
<tr><th id="3073">3073</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector15selectG_PTR_ADDERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_PTR_ADD' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15selectG_PTR_ADDERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15selectG_PTR_ADDERNS_12MachineInstrE">selectG_PTR_ADD</a>(<span class='refarg'><a class="local col8 ref" href="#1038I" title='I' data-ref="1038I" data-ref-filename="1038I">I</a></span>);</td></tr>
<tr><th id="3074">3074</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#248" title='llvm::TargetOpcode::G_IMPLICIT_DEF' data-ref="llvm::TargetOpcode::G_IMPLICIT_DEF" data-ref-filename="llvm..TargetOpcode..G_IMPLICIT_DEF">G_IMPLICIT_DEF</a>:</td></tr>
<tr><th id="3075">3075</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector20selectG_IMPLICIT_DEFERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_IMPLICIT_DEF' data-ref="_ZNK4llvm25AMDGPUInstructionSelector20selectG_IMPLICIT_DEFERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector20selectG_IMPLICIT_DEFERNS_12MachineInstrE">selectG_IMPLICIT_DEF</a>(<span class='refarg'><a class="local col8 ref" href="#1038I" title='I' data-ref="1038I" data-ref-filename="1038I">I</a></span>);</td></tr>
<tr><th id="3076">3076</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#296" title='llvm::TargetOpcode::G_FREEZE' data-ref="llvm::TargetOpcode::G_FREEZE" data-ref-filename="llvm..TargetOpcode..G_FREEZE">G_FREEZE</a>:</td></tr>
<tr><th id="3077">3077</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector10selectCOPYERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectCOPY' data-ref="_ZNK4llvm25AMDGPUInstructionSelector10selectCOPYERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector10selectCOPYERNS_12MachineInstrE">selectCOPY</a>(<span class='refarg'><a class="local col8 ref" href="#1038I" title='I' data-ref="1038I" data-ref-filename="1038I">I</a></span>);</td></tr>
<tr><th id="3078">3078</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#268" title='llvm::TargetOpcode::G_INSERT' data-ref="llvm::TargetOpcode::G_INSERT" data-ref-filename="llvm..TargetOpcode..G_INSERT">G_INSERT</a>:</td></tr>
<tr><th id="3079">3079</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector14selectG_INSERTERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_INSERT' data-ref="_ZNK4llvm25AMDGPUInstructionSelector14selectG_INSERTERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector14selectG_INSERTERNS_12MachineInstrE">selectG_INSERT</a>(<span class='refarg'><a class="local col8 ref" href="#1038I" title='I' data-ref="1038I" data-ref-filename="1038I">I</a></span>);</td></tr>
<tr><th id="3080">3080</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#368" title='llvm::TargetOpcode::G_INTRINSIC' data-ref="llvm::TargetOpcode::G_INTRINSIC" data-ref-filename="llvm..TargetOpcode..G_INTRINSIC">G_INTRINSIC</a>:</td></tr>
<tr><th id="3081">3081</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector17selectG_INTRINSICERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_INTRINSIC' data-ref="_ZNK4llvm25AMDGPUInstructionSelector17selectG_INTRINSICERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector17selectG_INTRINSICERNS_12MachineInstrE">selectG_INTRINSIC</a>(<span class='refarg'><a class="local col8 ref" href="#1038I" title='I' data-ref="1038I" data-ref-filename="1038I">I</a></span>);</td></tr>
<tr><th id="3082">3082</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#371" title='llvm::TargetOpcode::G_INTRINSIC_W_SIDE_EFFECTS' data-ref="llvm::TargetOpcode::G_INTRINSIC_W_SIDE_EFFECTS" data-ref-filename="llvm..TargetOpcode..G_INTRINSIC_W_SIDE_EFFECTS">G_INTRINSIC_W_SIDE_EFFECTS</a>:</td></tr>
<tr><th id="3083">3083</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector32selectG_INTRINSIC_W_SIDE_EFFECTSERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_INTRINSIC_W_SIDE_EFFECTS' data-ref="_ZNK4llvm25AMDGPUInstructionSelector32selectG_INTRINSIC_W_SIDE_EFFECTSERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector32selectG_INTRINSIC_W_SIDE_EFFECTSERNS_12MachineInstrE">selectG_INTRINSIC_W_SIDE_EFFECTS</a>(<span class='refarg'><a class="local col8 ref" href="#1038I" title='I' data-ref="1038I" data-ref-filename="1038I">I</a></span>);</td></tr>
<tr><th id="3084">3084</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#417" title='llvm::TargetOpcode::G_ICMP' data-ref="llvm::TargetOpcode::G_ICMP" data-ref-filename="llvm..TargetOpcode..G_ICMP">G_ICMP</a>:</td></tr>
<tr><th id="3085">3085</th><td>    <b>if</b> (<a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector12selectG_ICMPERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_ICMP' data-ref="_ZNK4llvm25AMDGPUInstructionSelector12selectG_ICMPERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector12selectG_ICMPERNS_12MachineInstrE">selectG_ICMP</a>(<span class='refarg'><a class="local col8 ref" href="#1038I" title='I' data-ref="1038I" data-ref-filename="1038I">I</a></span>))</td></tr>
<tr><th id="3086">3086</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3087">3087</th><td>    <b>return</b> <a class="member fn" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc.html#_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE" title='llvm::AMDGPUInstructionSelector::selectImpl' data-ref="_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE">selectImpl</a>(<span class='refarg'><a class="local col8 ref" href="#1038I" title='I' data-ref="1038I" data-ref-filename="1038I">I</a></span>, <span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::CoverageInfo" title='llvm::InstructionSelector::CoverageInfo' data-ref="llvm::InstructionSelector::CoverageInfo" data-ref-filename="llvm..InstructionSelector..CoverageInfo">CoverageInfo</a></span>);</td></tr>
<tr><th id="3088">3088</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#314" title='llvm::TargetOpcode::G_LOAD' data-ref="llvm::TargetOpcode::G_LOAD" data-ref-filename="llvm..TargetOpcode..G_LOAD">G_LOAD</a>:</td></tr>
<tr><th id="3089">3089</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#332" title='llvm::TargetOpcode::G_STORE' data-ref="llvm::TargetOpcode::G_STORE" data-ref-filename="llvm..TargetOpcode..G_STORE">G_STORE</a>:</td></tr>
<tr><th id="3090">3090</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#341" title='llvm::TargetOpcode::G_ATOMIC_CMPXCHG' data-ref="llvm::TargetOpcode::G_ATOMIC_CMPXCHG" data-ref-filename="llvm..TargetOpcode..G_ATOMIC_CMPXCHG">G_ATOMIC_CMPXCHG</a>:</td></tr>
<tr><th id="3091">3091</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#344" title='llvm::TargetOpcode::G_ATOMICRMW_XCHG' data-ref="llvm::TargetOpcode::G_ATOMICRMW_XCHG" data-ref-filename="llvm..TargetOpcode..G_ATOMICRMW_XCHG">G_ATOMICRMW_XCHG</a>:</td></tr>
<tr><th id="3092">3092</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#345" title='llvm::TargetOpcode::G_ATOMICRMW_ADD' data-ref="llvm::TargetOpcode::G_ATOMICRMW_ADD" data-ref-filename="llvm..TargetOpcode..G_ATOMICRMW_ADD">G_ATOMICRMW_ADD</a>:</td></tr>
<tr><th id="3093">3093</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#346" title='llvm::TargetOpcode::G_ATOMICRMW_SUB' data-ref="llvm::TargetOpcode::G_ATOMICRMW_SUB" data-ref-filename="llvm..TargetOpcode..G_ATOMICRMW_SUB">G_ATOMICRMW_SUB</a>:</td></tr>
<tr><th id="3094">3094</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#347" title='llvm::TargetOpcode::G_ATOMICRMW_AND' data-ref="llvm::TargetOpcode::G_ATOMICRMW_AND" data-ref-filename="llvm..TargetOpcode..G_ATOMICRMW_AND">G_ATOMICRMW_AND</a>:</td></tr>
<tr><th id="3095">3095</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#349" title='llvm::TargetOpcode::G_ATOMICRMW_OR' data-ref="llvm::TargetOpcode::G_ATOMICRMW_OR" data-ref-filename="llvm..TargetOpcode..G_ATOMICRMW_OR">G_ATOMICRMW_OR</a>:</td></tr>
<tr><th id="3096">3096</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#350" title='llvm::TargetOpcode::G_ATOMICRMW_XOR' data-ref="llvm::TargetOpcode::G_ATOMICRMW_XOR" data-ref-filename="llvm..TargetOpcode..G_ATOMICRMW_XOR">G_ATOMICRMW_XOR</a>:</td></tr>
<tr><th id="3097">3097</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#352" title='llvm::TargetOpcode::G_ATOMICRMW_MIN' data-ref="llvm::TargetOpcode::G_ATOMICRMW_MIN" data-ref-filename="llvm..TargetOpcode..G_ATOMICRMW_MIN">G_ATOMICRMW_MIN</a>:</td></tr>
<tr><th id="3098">3098</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#351" title='llvm::TargetOpcode::G_ATOMICRMW_MAX' data-ref="llvm::TargetOpcode::G_ATOMICRMW_MAX" data-ref-filename="llvm..TargetOpcode..G_ATOMICRMW_MAX">G_ATOMICRMW_MAX</a>:</td></tr>
<tr><th id="3099">3099</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#354" title='llvm::TargetOpcode::G_ATOMICRMW_UMIN' data-ref="llvm::TargetOpcode::G_ATOMICRMW_UMIN" data-ref-filename="llvm..TargetOpcode..G_ATOMICRMW_UMIN">G_ATOMICRMW_UMIN</a>:</td></tr>
<tr><th id="3100">3100</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#353" title='llvm::TargetOpcode::G_ATOMICRMW_UMAX' data-ref="llvm::TargetOpcode::G_ATOMICRMW_UMAX" data-ref-filename="llvm..TargetOpcode..G_ATOMICRMW_UMAX">G_ATOMICRMW_UMAX</a>:</td></tr>
<tr><th id="3101">3101</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#355" title='llvm::TargetOpcode::G_ATOMICRMW_FADD' data-ref="llvm::TargetOpcode::G_ATOMICRMW_FADD" data-ref-filename="llvm..TargetOpcode..G_ATOMICRMW_FADD">G_ATOMICRMW_FADD</a>:</td></tr>
<tr><th id="3102">3102</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_ATOMIC_INC" title='llvm::AMDGPU::G_AMDGPU_ATOMIC_INC' data-ref="llvm::AMDGPU::G_AMDGPU_ATOMIC_INC" data-ref-filename="llvm..AMDGPU..G_AMDGPU_ATOMIC_INC">G_AMDGPU_ATOMIC_INC</a>:</td></tr>
<tr><th id="3103">3103</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_ATOMIC_DEC" title='llvm::AMDGPU::G_AMDGPU_ATOMIC_DEC' data-ref="llvm::AMDGPU::G_AMDGPU_ATOMIC_DEC" data-ref-filename="llvm..AMDGPU..G_AMDGPU_ATOMIC_DEC">G_AMDGPU_ATOMIC_DEC</a>:</td></tr>
<tr><th id="3104">3104</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_ATOMIC_FMIN" title='llvm::AMDGPU::G_AMDGPU_ATOMIC_FMIN' data-ref="llvm::AMDGPU::G_AMDGPU_ATOMIC_FMIN" data-ref-filename="llvm..AMDGPU..G_AMDGPU_ATOMIC_FMIN">G_AMDGPU_ATOMIC_FMIN</a>:</td></tr>
<tr><th id="3105">3105</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_ATOMIC_FMAX" title='llvm::AMDGPU::G_AMDGPU_ATOMIC_FMAX' data-ref="llvm::AMDGPU::G_AMDGPU_ATOMIC_FMAX" data-ref-filename="llvm..AMDGPU..G_AMDGPU_ATOMIC_FMAX">G_AMDGPU_ATOMIC_FMAX</a>:</td></tr>
<tr><th id="3106">3106</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector28selectG_LOAD_STORE_ATOMICRMWERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_LOAD_STORE_ATOMICRMW' data-ref="_ZNK4llvm25AMDGPUInstructionSelector28selectG_LOAD_STORE_ATOMICRMWERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector28selectG_LOAD_STORE_ATOMICRMWERNS_12MachineInstrE">selectG_LOAD_STORE_ATOMICRMW</a>(<span class='refarg'><a class="local col8 ref" href="#1038I" title='I' data-ref="1038I" data-ref-filename="1038I">I</a></span>);</td></tr>
<tr><th id="3107">3107</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_ATOMIC_CMPXCHG" title='llvm::AMDGPU::G_AMDGPU_ATOMIC_CMPXCHG' data-ref="llvm::AMDGPU::G_AMDGPU_ATOMIC_CMPXCHG" data-ref-filename="llvm..AMDGPU..G_AMDGPU_ATOMIC_CMPXCHG">G_AMDGPU_ATOMIC_CMPXCHG</a>:</td></tr>
<tr><th id="3108">3108</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector29selectG_AMDGPU_ATOMIC_CMPXCHGERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_AMDGPU_ATOMIC_CMPXCHG' data-ref="_ZNK4llvm25AMDGPUInstructionSelector29selectG_AMDGPU_ATOMIC_CMPXCHGERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector29selectG_AMDGPU_ATOMIC_CMPXCHGERNS_12MachineInstrE">selectG_AMDGPU_ATOMIC_CMPXCHG</a>(<span class='refarg'><a class="local col8 ref" href="#1038I" title='I' data-ref="1038I" data-ref-filename="1038I">I</a></span>);</td></tr>
<tr><th id="3109">3109</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#423" title='llvm::TargetOpcode::G_SELECT' data-ref="llvm::TargetOpcode::G_SELECT" data-ref-filename="llvm..TargetOpcode..G_SELECT">G_SELECT</a>:</td></tr>
<tr><th id="3110">3110</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector14selectG_SELECTERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_SELECT' data-ref="_ZNK4llvm25AMDGPUInstructionSelector14selectG_SELECTERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector14selectG_SELECTERNS_12MachineInstrE">selectG_SELECT</a>(<span class='refarg'><a class="local col8 ref" href="#1038I" title='I' data-ref="1038I" data-ref-filename="1038I">I</a></span>);</td></tr>
<tr><th id="3111">3111</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#380" title='llvm::TargetOpcode::G_TRUNC' data-ref="llvm::TargetOpcode::G_TRUNC" data-ref-filename="llvm..TargetOpcode..G_TRUNC">G_TRUNC</a>:</td></tr>
<tr><th id="3112">3112</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector13selectG_TRUNCERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_TRUNC' data-ref="_ZNK4llvm25AMDGPUInstructionSelector13selectG_TRUNCERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector13selectG_TRUNCERNS_12MachineInstrE">selectG_TRUNC</a>(<span class='refarg'><a class="local col8 ref" href="#1038I" title='I' data-ref="1038I" data-ref-filename="1038I">I</a></span>);</td></tr>
<tr><th id="3113">3113</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#395" title='llvm::TargetOpcode::G_SEXT' data-ref="llvm::TargetOpcode::G_SEXT" data-ref-filename="llvm..TargetOpcode..G_SEXT">G_SEXT</a>:</td></tr>
<tr><th id="3114">3114</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#399" title='llvm::TargetOpcode::G_ZEXT' data-ref="llvm::TargetOpcode::G_ZEXT" data-ref-filename="llvm..TargetOpcode..G_ZEXT">G_ZEXT</a>:</td></tr>
<tr><th id="3115">3115</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#374" title='llvm::TargetOpcode::G_ANYEXT' data-ref="llvm::TargetOpcode::G_ANYEXT" data-ref-filename="llvm..TargetOpcode..G_ANYEXT">G_ANYEXT</a>:</td></tr>
<tr><th id="3116">3116</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#396" title='llvm::TargetOpcode::G_SEXT_INREG' data-ref="llvm::TargetOpcode::G_SEXT_INREG" data-ref-filename="llvm..TargetOpcode..G_SEXT_INREG">G_SEXT_INREG</a>:</td></tr>
<tr><th id="3117">3117</th><td>    <b>if</b> (<a class="member fn" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc.html#_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE" title='llvm::AMDGPUInstructionSelector::selectImpl' data-ref="_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE">selectImpl</a>(<span class='refarg'><a class="local col8 ref" href="#1038I" title='I' data-ref="1038I" data-ref-filename="1038I">I</a></span>, <span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::CoverageInfo" title='llvm::InstructionSelector::CoverageInfo' data-ref="llvm::InstructionSelector::CoverageInfo" data-ref-filename="llvm..InstructionSelector..CoverageInfo">CoverageInfo</a></span>))</td></tr>
<tr><th id="3118">3118</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3119">3119</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector15selectG_SZA_EXTERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_SZA_EXT' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15selectG_SZA_EXTERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15selectG_SZA_EXTERNS_12MachineInstrE">selectG_SZA_EXT</a>(<span class='refarg'><a class="local col8 ref" href="#1038I" title='I' data-ref="1038I" data-ref-filename="1038I">I</a></span>);</td></tr>
<tr><th id="3120">3120</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#362" title='llvm::TargetOpcode::G_BRCOND' data-ref="llvm::TargetOpcode::G_BRCOND" data-ref-filename="llvm..TargetOpcode..G_BRCOND">G_BRCOND</a>:</td></tr>
<tr><th id="3121">3121</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector14selectG_BRCONDERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_BRCOND' data-ref="_ZNK4llvm25AMDGPUInstructionSelector14selectG_BRCONDERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector14selectG_BRCONDERNS_12MachineInstrE">selectG_BRCOND</a>(<span class='refarg'><a class="local col8 ref" href="#1038I" title='I' data-ref="1038I" data-ref-filename="1038I">I</a></span>);</td></tr>
<tr><th id="3122">3122</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#258" title='llvm::TargetOpcode::G_GLOBAL_VALUE' data-ref="llvm::TargetOpcode::G_GLOBAL_VALUE" data-ref-filename="llvm..TargetOpcode..G_GLOBAL_VALUE">G_GLOBAL_VALUE</a>:</td></tr>
<tr><th id="3123">3123</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector20selectG_GLOBAL_VALUEERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_GLOBAL_VALUE' data-ref="_ZNK4llvm25AMDGPUInstructionSelector20selectG_GLOBAL_VALUEERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector20selectG_GLOBAL_VALUEERNS_12MachineInstrE">selectG_GLOBAL_VALUE</a>(<span class='refarg'><a class="local col8 ref" href="#1038I" title='I' data-ref="1038I" data-ref-filename="1038I">I</a></span>);</td></tr>
<tr><th id="3124">3124</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#606" title='llvm::TargetOpcode::G_PTRMASK' data-ref="llvm::TargetOpcode::G_PTRMASK" data-ref-filename="llvm..TargetOpcode..G_PTRMASK">G_PTRMASK</a>:</td></tr>
<tr><th id="3125">3125</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector15selectG_PTRMASKERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_PTRMASK' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15selectG_PTRMASKERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15selectG_PTRMASKERNS_12MachineInstrE">selectG_PTRMASK</a>(<span class='refarg'><a class="local col8 ref" href="#1038I" title='I' data-ref="1038I" data-ref-filename="1038I">I</a></span>);</td></tr>
<tr><th id="3126">3126</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#633" title='llvm::TargetOpcode::G_EXTRACT_VECTOR_ELT' data-ref="llvm::TargetOpcode::G_EXTRACT_VECTOR_ELT" data-ref-filename="llvm..TargetOpcode..G_EXTRACT_VECTOR_ELT">G_EXTRACT_VECTOR_ELT</a>:</td></tr>
<tr><th id="3127">3127</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector26selectG_EXTRACT_VECTOR_ELTERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_EXTRACT_VECTOR_ELT' data-ref="_ZNK4llvm25AMDGPUInstructionSelector26selectG_EXTRACT_VECTOR_ELTERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector26selectG_EXTRACT_VECTOR_ELTERNS_12MachineInstrE">selectG_EXTRACT_VECTOR_ELT</a>(<span class='refarg'><a class="local col8 ref" href="#1038I" title='I' data-ref="1038I" data-ref-filename="1038I">I</a></span>);</td></tr>
<tr><th id="3128">3128</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#630" title='llvm::TargetOpcode::G_INSERT_VECTOR_ELT' data-ref="llvm::TargetOpcode::G_INSERT_VECTOR_ELT" data-ref-filename="llvm..TargetOpcode..G_INSERT_VECTOR_ELT">G_INSERT_VECTOR_ELT</a>:</td></tr>
<tr><th id="3129">3129</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector25selectG_INSERT_VECTOR_ELTERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_INSERT_VECTOR_ELT' data-ref="_ZNK4llvm25AMDGPUInstructionSelector25selectG_INSERT_VECTOR_ELTERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector25selectG_INSERT_VECTOR_ELTERNS_12MachineInstrE">selectG_INSERT_VECTOR_ELT</a>(<span class='refarg'><a class="local col8 ref" href="#1038I" title='I' data-ref="1038I" data-ref-filename="1038I">I</a></span>);</td></tr>
<tr><th id="3130">3130</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#636" title='llvm::TargetOpcode::G_SHUFFLE_VECTOR' data-ref="llvm::TargetOpcode::G_SHUFFLE_VECTOR" data-ref-filename="llvm..TargetOpcode..G_SHUFFLE_VECTOR">G_SHUFFLE_VECTOR</a>:</td></tr>
<tr><th id="3131">3131</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector22selectG_SHUFFLE_VECTORERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_SHUFFLE_VECTOR' data-ref="_ZNK4llvm25AMDGPUInstructionSelector22selectG_SHUFFLE_VECTORERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector22selectG_SHUFFLE_VECTORERNS_12MachineInstrE">selectG_SHUFFLE_VECTOR</a>(<span class='refarg'><a class="local col8 ref" href="#1038I" title='I' data-ref="1038I" data-ref-filename="1038I">I</a></span>);</td></tr>
<tr><th id="3132">3132</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_INTRIN_IMAGE_LOAD" title='llvm::AMDGPU::G_AMDGPU_INTRIN_IMAGE_LOAD' data-ref="llvm::AMDGPU::G_AMDGPU_INTRIN_IMAGE_LOAD" data-ref-filename="llvm..AMDGPU..G_AMDGPU_INTRIN_IMAGE_LOAD">G_AMDGPU_INTRIN_IMAGE_LOAD</a>:</td></tr>
<tr><th id="3133">3133</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_INTRIN_IMAGE_STORE" title='llvm::AMDGPU::G_AMDGPU_INTRIN_IMAGE_STORE' data-ref="llvm::AMDGPU::G_AMDGPU_INTRIN_IMAGE_STORE" data-ref-filename="llvm..AMDGPU..G_AMDGPU_INTRIN_IMAGE_STORE">G_AMDGPU_INTRIN_IMAGE_STORE</a>: {</td></tr>
<tr><th id="3134">3134</th><td>    <em>const</em> <span class="namespace">AMDGPU::</span><a class="type" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo" title='llvm::AMDGPU::ImageDimIntrinsicInfo' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo">ImageDimIntrinsicInfo</a> *<dfn class="local col9 decl" id="1039Intr" title='Intr' data-type='const AMDGPU::ImageDimIntrinsicInfo *' data-ref="1039Intr" data-ref-filename="1039Intr">Intr</dfn></td></tr>
<tr><th id="3135">3135</th><td>      = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUInstrInfo.h.html#_ZN4llvm6AMDGPU24getImageDimIntrinsicInfoEj" title='llvm::AMDGPU::getImageDimIntrinsicInfo' data-ref="_ZN4llvm6AMDGPU24getImageDimIntrinsicInfoEj" data-ref-filename="_ZN4llvm6AMDGPU24getImageDimIntrinsicInfoEj">getImageDimIntrinsicInfo</a>(<a class="local col8 ref" href="#1038I" title='I' data-ref="1038I" data-ref-filename="1038I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getIntrinsicIDEv" title='llvm::MachineInstr::getIntrinsicID' data-ref="_ZNK4llvm12MachineInstr14getIntrinsicIDEv" data-ref-filename="_ZNK4llvm12MachineInstr14getIntrinsicIDEv">getIntrinsicID</a>());</td></tr>
<tr><th id="3136">3136</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Intr &amp;&amp; <q>"not an image intrinsic with image pseudo"</q>);</td></tr>
<tr><th id="3137">3137</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector20selectImageIntrinsicERNS_12MachineInstrEPKNS_6AMDGPU21ImageDimIntrinsicInfoE" title='llvm::AMDGPUInstructionSelector::selectImageIntrinsic' data-ref="_ZNK4llvm25AMDGPUInstructionSelector20selectImageIntrinsicERNS_12MachineInstrEPKNS_6AMDGPU21ImageDimIntrinsicInfoE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector20selectImageIntrinsicERNS_12MachineInstrEPKNS_6AMDGPU21ImageDimIntrinsicInfoE">selectImageIntrinsic</a>(<span class='refarg'><a class="local col8 ref" href="#1038I" title='I' data-ref="1038I" data-ref-filename="1038I">I</a></span>, <a class="local col9 ref" href="#1039Intr" title='Intr' data-ref="1039Intr" data-ref-filename="1039Intr">Intr</a>);</td></tr>
<tr><th id="3138">3138</th><td>  }</td></tr>
<tr><th id="3139">3139</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_INTRIN_BVH_INTERSECT_RAY" title='llvm::AMDGPU::G_AMDGPU_INTRIN_BVH_INTERSECT_RAY' data-ref="llvm::AMDGPU::G_AMDGPU_INTRIN_BVH_INTERSECT_RAY" data-ref-filename="llvm..AMDGPU..G_AMDGPU_INTRIN_BVH_INTERSECT_RAY">G_AMDGPU_INTRIN_BVH_INTERSECT_RAY</a>:</td></tr>
<tr><th id="3140">3140</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector18selectBVHIntrinsicERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectBVHIntrinsic' data-ref="_ZNK4llvm25AMDGPUInstructionSelector18selectBVHIntrinsicERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector18selectBVHIntrinsicERNS_12MachineInstrE">selectBVHIntrinsic</a>(<span class='refarg'><a class="local col8 ref" href="#1038I" title='I' data-ref="1038I" data-ref-filename="1038I">I</a></span>);</td></tr>
<tr><th id="3141">3141</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_FADD" title='llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_FADD' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_FADD" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_ATOMIC_FADD">G_AMDGPU_BUFFER_ATOMIC_FADD</a>:</td></tr>
<tr><th id="3142">3142</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector31selectAMDGPU_BUFFER_ATOMIC_FADDERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectAMDGPU_BUFFER_ATOMIC_FADD' data-ref="_ZNK4llvm25AMDGPUInstructionSelector31selectAMDGPU_BUFFER_ATOMIC_FADDERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector31selectAMDGPU_BUFFER_ATOMIC_FADDERNS_12MachineInstrE">selectAMDGPU_BUFFER_ATOMIC_FADD</a>(<span class='refarg'><a class="local col8 ref" href="#1038I" title='I' data-ref="1038I" data-ref-filename="1038I">I</a></span>);</td></tr>
<tr><th id="3143">3143</th><td>  <b>default</b>:</td></tr>
<tr><th id="3144">3144</th><td>    <b>return</b> <a class="member fn" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc.html#_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE" title='llvm::AMDGPUInstructionSelector::selectImpl' data-ref="_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE">selectImpl</a>(<span class='refarg'><a class="local col8 ref" href="#1038I" title='I' data-ref="1038I" data-ref-filename="1038I">I</a></span>, <span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::CoverageInfo" title='llvm::InstructionSelector::CoverageInfo' data-ref="llvm::InstructionSelector::CoverageInfo" data-ref-filename="llvm..InstructionSelector..CoverageInfo">CoverageInfo</a></span>);</td></tr>
<tr><th id="3145">3145</th><td>  }</td></tr>
<tr><th id="3146">3146</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3147">3147</th><td>}</td></tr>
<tr><th id="3148">3148</th><td></td></tr>
<tr><th id="3149">3149</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="3150">3150</th><td><a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector11selectVCSRCERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectVCSRC' data-ref="_ZNK4llvm25AMDGPUInstructionSelector11selectVCSRCERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector11selectVCSRCERNS_14MachineOperandE">selectVCSRC</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="1040Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="1040Root" data-ref-filename="1040Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="3151">3151</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" data-ref-filename="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{</td></tr>
<tr><th id="3152">3152</th><td>      [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col1 decl" id="1041MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1041MIB" data-ref-filename="1041MIB">MIB</dfn>) { <a class="local col1 ref" href="#1041MIB" title='MIB' data-ref="1041MIB" data-ref-filename="1041MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col0 ref" href="#1040Root" title='Root' data-ref="1040Root" data-ref-filename="1040Root">Root</a>); }</td></tr>
<tr><th id="3153">3153</th><td>  }};</td></tr>
<tr><th id="3154">3154</th><td></td></tr>
<tr><th id="3155">3155</th><td>}</td></tr>
<tr><th id="3156">3156</th><td></td></tr>
<tr><th id="3157">3157</th><td><span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <em>unsigned</em>&gt;</td></tr>
<tr><th id="3158">3158</th><td><a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector18selectVOP3ModsImplERNS_14MachineOperandEb" title='llvm::AMDGPUInstructionSelector::selectVOP3ModsImpl' data-ref="_ZNK4llvm25AMDGPUInstructionSelector18selectVOP3ModsImplERNS_14MachineOperandEb" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector18selectVOP3ModsImplERNS_14MachineOperandEb">selectVOP3ModsImpl</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="1042Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="1042Root" data-ref-filename="1042Root">Root</dfn>,</td></tr>
<tr><th id="3159">3159</th><td>                                              <em>bool</em> <dfn class="local col3 decl" id="1043AllowAbs" title='AllowAbs' data-type='bool' data-ref="1043AllowAbs" data-ref-filename="1043AllowAbs">AllowAbs</dfn>) <em>const</em> {</td></tr>
<tr><th id="3160">3160</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="1044Src" title='Src' data-type='llvm::Register' data-ref="1044Src" data-ref-filename="1044Src">Src</dfn> = <a class="local col2 ref" href="#1042Root" title='Root' data-ref="1042Root" data-ref-filename="1042Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3161">3161</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="1045OrigSrc" title='OrigSrc' data-type='llvm::Register' data-ref="1045OrigSrc" data-ref-filename="1045OrigSrc">OrigSrc</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#1044Src" title='Src' data-ref="1044Src" data-ref-filename="1044Src">Src</a>;</td></tr>
<tr><th id="3162">3162</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="1046Mods" title='Mods' data-type='unsigned int' data-ref="1046Mods" data-ref-filename="1046Mods">Mods</dfn> = <var>0</var>;</td></tr>
<tr><th id="3163">3163</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="1047MI" title='MI' data-type='llvm::MachineInstr *' data-ref="1047MI" data-ref-filename="1047MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getDefIgnoringCopies' data-ref="_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE">getDefIgnoringCopies</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#1044Src" title='Src' data-ref="1044Src" data-ref-filename="1044Src">Src</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>);</td></tr>
<tr><th id="3164">3164</th><td></td></tr>
<tr><th id="3165">3165</th><td>  <b>if</b> (<a class="local col7 ref" href="#1047MI" title='MI' data-ref="1047MI" data-ref-filename="1047MI">MI</a> &amp;&amp; <a class="local col7 ref" href="#1047MI" title='MI' data-ref="1047MI" data-ref-filename="1047MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_FNEG" title='llvm::AMDGPU::G_FNEG' data-ref="llvm::AMDGPU::G_FNEG" data-ref-filename="llvm..AMDGPU..G_FNEG">G_FNEG</a>) {</td></tr>
<tr><th id="3166">3166</th><td>    <a class="local col4 ref" href="#1044Src" title='Src' data-ref="1044Src" data-ref-filename="1044Src">Src</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col7 ref" href="#1047MI" title='MI' data-ref="1047MI" data-ref-filename="1047MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3167">3167</th><td>    <a class="local col6 ref" href="#1046Mods" title='Mods' data-ref="1046Mods" data-ref-filename="1046Mods">Mods</a> |= <span class="namespace">SISrcMods::</span><a class="enum" href="SIDefines.h.html#llvm::SISrcMods::NEG" title='llvm::SISrcMods::NEG' data-ref="llvm::SISrcMods::NEG" data-ref-filename="llvm..SISrcMods..NEG">NEG</a>;</td></tr>
<tr><th id="3168">3168</th><td>    <a class="local col7 ref" href="#1047MI" title='MI' data-ref="1047MI" data-ref-filename="1047MI">MI</a> = <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getDefIgnoringCopies' data-ref="_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE">getDefIgnoringCopies</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#1044Src" title='Src' data-ref="1044Src" data-ref-filename="1044Src">Src</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>);</td></tr>
<tr><th id="3169">3169</th><td>  }</td></tr>
<tr><th id="3170">3170</th><td></td></tr>
<tr><th id="3171">3171</th><td>  <b>if</b> (<a class="local col3 ref" href="#1043AllowAbs" title='AllowAbs' data-ref="1043AllowAbs" data-ref-filename="1043AllowAbs">AllowAbs</a> &amp;&amp; <a class="local col7 ref" href="#1047MI" title='MI' data-ref="1047MI" data-ref-filename="1047MI">MI</a> &amp;&amp; <a class="local col7 ref" href="#1047MI" title='MI' data-ref="1047MI" data-ref-filename="1047MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_FABS" title='llvm::AMDGPU::G_FABS' data-ref="llvm::AMDGPU::G_FABS" data-ref-filename="llvm..AMDGPU..G_FABS">G_FABS</a>) {</td></tr>
<tr><th id="3172">3172</th><td>    <a class="local col4 ref" href="#1044Src" title='Src' data-ref="1044Src" data-ref-filename="1044Src">Src</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col7 ref" href="#1047MI" title='MI' data-ref="1047MI" data-ref-filename="1047MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3173">3173</th><td>    <a class="local col6 ref" href="#1046Mods" title='Mods' data-ref="1046Mods" data-ref-filename="1046Mods">Mods</a> |= <span class="namespace">SISrcMods::</span><a class="enum" href="SIDefines.h.html#llvm::SISrcMods::ABS" title='llvm::SISrcMods::ABS' data-ref="llvm::SISrcMods::ABS" data-ref-filename="llvm..SISrcMods..ABS">ABS</a>;</td></tr>
<tr><th id="3174">3174</th><td>  }</td></tr>
<tr><th id="3175">3175</th><td></td></tr>
<tr><th id="3176">3176</th><td>  <b>if</b> (<a class="local col6 ref" href="#1046Mods" title='Mods' data-ref="1046Mods" data-ref-filename="1046Mods">Mods</a> != <var>0</var> &amp;&amp;</td></tr>
<tr><th id="3177">3177</th><td>      <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#1044Src" title='Src' data-ref="1044Src" data-ref-filename="1044Src">Src</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>)-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() != <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>) {</td></tr>
<tr><th id="3178">3178</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="1048UseMI" title='UseMI' data-type='llvm::MachineInstr *' data-ref="1048UseMI" data-ref-filename="1048UseMI">UseMI</dfn> = <a class="local col2 ref" href="#1042Root" title='Root' data-ref="1042Root" data-ref-filename="1042Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv" data-ref-filename="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="3179">3179</th><td></td></tr>
<tr><th id="3180">3180</th><td>    <i>// If we looked through copies to find source modifiers on an SGPR operand,</i></td></tr>
<tr><th id="3181">3181</th><td><i>    // we now have an SGPR register source. To avoid potentially violating the</i></td></tr>
<tr><th id="3182">3182</th><td><i>    // constant bus restriction, we need to insert a copy to a VGPR.</i></td></tr>
<tr><th id="3183">3183</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="1049VGPRSrc" title='VGPRSrc' data-type='llvm::Register' data-ref="1049VGPRSrc" data-ref-filename="1049VGPRSrc">VGPRSrc</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20cloneVirtualRegisterENS_8RegisterENS_9StringRefE" title='llvm::MachineRegisterInfo::cloneVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo20cloneVirtualRegisterENS_8RegisterENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo20cloneVirtualRegisterENS_8RegisterENS_9StringRefE">cloneVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#1045OrigSrc" title='OrigSrc' data-ref="1045OrigSrc" data-ref-filename="1045OrigSrc">OrigSrc</a>);</td></tr>
<tr><th id="3184">3184</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col8 ref" href="#1048UseMI" title='UseMI' data-ref="1048UseMI" data-ref-filename="1048UseMI">UseMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <a class="local col8 ref" href="#1048UseMI" title='UseMI' data-ref="1048UseMI" data-ref-filename="1048UseMI">UseMI</a>, <a class="local col8 ref" href="#1048UseMI" title='UseMI' data-ref="1048UseMI" data-ref-filename="1048UseMI">UseMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="3185">3185</th><td>            <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1049VGPRSrc" title='VGPRSrc' data-ref="1049VGPRSrc" data-ref-filename="1049VGPRSrc">VGPRSrc</a>)</td></tr>
<tr><th id="3186">3186</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#1044Src" title='Src' data-ref="1044Src" data-ref-filename="1044Src">Src</a>);</td></tr>
<tr><th id="3187">3187</th><td>    <a class="local col4 ref" href="#1044Src" title='Src' data-ref="1044Src" data-ref-filename="1044Src">Src</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col9 ref" href="#1049VGPRSrc" title='VGPRSrc' data-ref="1049VGPRSrc" data-ref-filename="1049VGPRSrc">VGPRSrc</a>;</td></tr>
<tr><th id="3188">3188</th><td>  }</td></tr>
<tr><th id="3189">3189</th><td></td></tr>
<tr><th id="3190">3190</th><td>  <b>return</b> <span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col4 ref" href="#1044Src" title='Src' data-ref="1044Src" data-ref-filename="1044Src">Src</a></span>, <span class='refarg'><a class="local col6 ref" href="#1046Mods" title='Mods' data-ref="1046Mods" data-ref-filename="1046Mods">Mods</a></span>);</td></tr>
<tr><th id="3191">3191</th><td>}</td></tr>
<tr><th id="3192">3192</th><td></td></tr>
<tr><th id="3193">3193</th><td><i class="doc">///</i></td></tr>
<tr><th id="3194">3194</th><td><i class="doc">/// This will select either an SGPR or VGPR operand and will save us from</i></td></tr>
<tr><th id="3195">3195</th><td><i class="doc">/// having to write an extra tablegen pattern.</i></td></tr>
<tr><th id="3196">3196</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="3197">3197</th><td><a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector11selectVSRC0ERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectVSRC0' data-ref="_ZNK4llvm25AMDGPUInstructionSelector11selectVSRC0ERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector11selectVSRC0ERNS_14MachineOperandE">selectVSRC0</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="1050Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="1050Root" data-ref-filename="1050Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="3198">3198</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" data-ref-filename="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{</td></tr>
<tr><th id="3199">3199</th><td>      [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col1 decl" id="1051MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1051MIB" data-ref-filename="1051MIB">MIB</dfn>) { <a class="local col1 ref" href="#1051MIB" title='MIB' data-ref="1051MIB" data-ref-filename="1051MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col0 ref" href="#1050Root" title='Root' data-ref="1050Root" data-ref-filename="1050Root">Root</a>); }</td></tr>
<tr><th id="3200">3200</th><td>  }};</td></tr>
<tr><th id="3201">3201</th><td>}</td></tr>
<tr><th id="3202">3202</th><td></td></tr>
<tr><th id="3203">3203</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="3204">3204</th><td><a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector15selectVOP3Mods0ERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectVOP3Mods0' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15selectVOP3Mods0ERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15selectVOP3Mods0ERNS_14MachineOperandE">selectVOP3Mods0</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="1052Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="1052Root" data-ref-filename="1052Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="3205">3205</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col3 decl" id="1053Src" title='Src' data-type='llvm::Register' data-ref="1053Src" data-ref-filename="1053Src">Src</dfn>;</td></tr>
<tr><th id="3206">3206</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="1054Mods" title='Mods' data-type='unsigned int' data-ref="1054Mods" data-ref-filename="1054Mods">Mods</dfn>;</td></tr>
<tr><th id="3207">3207</th><td>  <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col3 ref" href="#1053Src" title='Src' data-ref="1053Src" data-ref-filename="1053Src">Src</a></span>, <span class='refarg'><a class="local col4 ref" href="#1054Mods" title='Mods' data-ref="1054Mods" data-ref-filename="1054Mods">Mods</a></span>) <span class='ref fn' title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E">=</span> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector18selectVOP3ModsImplERNS_14MachineOperandEb" title='llvm::AMDGPUInstructionSelector::selectVOP3ModsImpl' data-ref="_ZNK4llvm25AMDGPUInstructionSelector18selectVOP3ModsImplERNS_14MachineOperandEb" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector18selectVOP3ModsImplERNS_14MachineOperandEb">selectVOP3ModsImpl</a>(<span class='refarg'><a class="local col2 ref" href="#1052Root" title='Root' data-ref="1052Root" data-ref-filename="1052Root">Root</a></span>);</td></tr>
<tr><th id="3208">3208</th><td></td></tr>
<tr><th id="3209">3209</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" data-ref-filename="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{</td></tr>
<tr><th id="3210">3210</th><td>      [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col5 decl" id="1055MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1055MIB" data-ref-filename="1055MIB">MIB</dfn>) { <a class="local col5 ref" href="#1055MIB" title='MIB' data-ref="1055MIB" data-ref-filename="1055MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#1053Src" title='Src' data-ref="1053Src" data-ref-filename="1053Src">Src</a>); },</td></tr>
<tr><th id="3211">3211</th><td>      [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col6 decl" id="1056MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1056MIB" data-ref-filename="1056MIB">MIB</dfn>) { <a class="local col6 ref" href="#1056MIB" title='MIB' data-ref="1056MIB" data-ref-filename="1056MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#1054Mods" title='Mods' data-ref="1054Mods" data-ref-filename="1054Mods">Mods</a>); }, <i>// src0_mods</i></td></tr>
<tr><th id="3212">3212</th><td>      [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col7 decl" id="1057MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1057MIB" data-ref-filename="1057MIB">MIB</dfn>) { <a class="local col7 ref" href="#1057MIB" title='MIB' data-ref="1057MIB" data-ref-filename="1057MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>); },    <i>// clamp</i></td></tr>
<tr><th id="3213">3213</th><td>      [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col8 decl" id="1058MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1058MIB" data-ref-filename="1058MIB">MIB</dfn>) { <a class="local col8 ref" href="#1058MIB" title='MIB' data-ref="1058MIB" data-ref-filename="1058MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>); }     <i>// omod</i></td></tr>
<tr><th id="3214">3214</th><td>  }};</td></tr>
<tr><th id="3215">3215</th><td>}</td></tr>
<tr><th id="3216">3216</th><td></td></tr>
<tr><th id="3217">3217</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="3218">3218</th><td><a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector16selectVOP3BMods0ERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectVOP3BMods0' data-ref="_ZNK4llvm25AMDGPUInstructionSelector16selectVOP3BMods0ERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector16selectVOP3BMods0ERNS_14MachineOperandE">selectVOP3BMods0</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="1059Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="1059Root" data-ref-filename="1059Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="3219">3219</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col0 decl" id="1060Src" title='Src' data-type='llvm::Register' data-ref="1060Src" data-ref-filename="1060Src">Src</dfn>;</td></tr>
<tr><th id="3220">3220</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="1061Mods" title='Mods' data-type='unsigned int' data-ref="1061Mods" data-ref-filename="1061Mods">Mods</dfn>;</td></tr>
<tr><th id="3221">3221</th><td>  <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col0 ref" href="#1060Src" title='Src' data-ref="1060Src" data-ref-filename="1060Src">Src</a></span>, <span class='refarg'><a class="local col1 ref" href="#1061Mods" title='Mods' data-ref="1061Mods" data-ref-filename="1061Mods">Mods</a></span>) <span class='ref fn' title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E">=</span> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector18selectVOP3ModsImplERNS_14MachineOperandEb" title='llvm::AMDGPUInstructionSelector::selectVOP3ModsImpl' data-ref="_ZNK4llvm25AMDGPUInstructionSelector18selectVOP3ModsImplERNS_14MachineOperandEb" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector18selectVOP3ModsImplERNS_14MachineOperandEb">selectVOP3ModsImpl</a>(<span class='refarg'><a class="local col9 ref" href="#1059Root" title='Root' data-ref="1059Root" data-ref-filename="1059Root">Root</a></span>, <i>/* AllowAbs */</i> <b>false</b>);</td></tr>
<tr><th id="3222">3222</th><td></td></tr>
<tr><th id="3223">3223</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" data-ref-filename="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{</td></tr>
<tr><th id="3224">3224</th><td>      [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col2 decl" id="1062MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1062MIB" data-ref-filename="1062MIB">MIB</dfn>) { <a class="local col2 ref" href="#1062MIB" title='MIB' data-ref="1062MIB" data-ref-filename="1062MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#1060Src" title='Src' data-ref="1060Src" data-ref-filename="1060Src">Src</a>); },</td></tr>
<tr><th id="3225">3225</th><td>      [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col3 decl" id="1063MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1063MIB" data-ref-filename="1063MIB">MIB</dfn>) { <a class="local col3 ref" href="#1063MIB" title='MIB' data-ref="1063MIB" data-ref-filename="1063MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col1 ref" href="#1061Mods" title='Mods' data-ref="1061Mods" data-ref-filename="1061Mods">Mods</a>); }, <i>// src0_mods</i></td></tr>
<tr><th id="3226">3226</th><td>      [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col4 decl" id="1064MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1064MIB" data-ref-filename="1064MIB">MIB</dfn>) { <a class="local col4 ref" href="#1064MIB" title='MIB' data-ref="1064MIB" data-ref-filename="1064MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>); },    <i>// clamp</i></td></tr>
<tr><th id="3227">3227</th><td>      [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col5 decl" id="1065MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1065MIB" data-ref-filename="1065MIB">MIB</dfn>) { <a class="local col5 ref" href="#1065MIB" title='MIB' data-ref="1065MIB" data-ref-filename="1065MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>); }     <i>// omod</i></td></tr>
<tr><th id="3228">3228</th><td>  }};</td></tr>
<tr><th id="3229">3229</th><td>}</td></tr>
<tr><th id="3230">3230</th><td></td></tr>
<tr><th id="3231">3231</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="3232">3232</th><td><a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector15selectVOP3OModsERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectVOP3OMods' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15selectVOP3OModsERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15selectVOP3OModsERNS_14MachineOperandE">selectVOP3OMods</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="1066Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="1066Root" data-ref-filename="1066Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="3233">3233</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" data-ref-filename="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{</td></tr>
<tr><th id="3234">3234</th><td>      [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col7 decl" id="1067MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1067MIB" data-ref-filename="1067MIB">MIB</dfn>) { <a class="local col7 ref" href="#1067MIB" title='MIB' data-ref="1067MIB" data-ref-filename="1067MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col6 ref" href="#1066Root" title='Root' data-ref="1066Root" data-ref-filename="1066Root">Root</a>); },</td></tr>
<tr><th id="3235">3235</th><td>      [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col8 decl" id="1068MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1068MIB" data-ref-filename="1068MIB">MIB</dfn>) { <a class="local col8 ref" href="#1068MIB" title='MIB' data-ref="1068MIB" data-ref-filename="1068MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>); }, <i>// clamp</i></td></tr>
<tr><th id="3236">3236</th><td>      [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col9 decl" id="1069MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1069MIB" data-ref-filename="1069MIB">MIB</dfn>) { <a class="local col9 ref" href="#1069MIB" title='MIB' data-ref="1069MIB" data-ref-filename="1069MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>); }  <i>// omod</i></td></tr>
<tr><th id="3237">3237</th><td>  }};</td></tr>
<tr><th id="3238">3238</th><td>}</td></tr>
<tr><th id="3239">3239</th><td></td></tr>
<tr><th id="3240">3240</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="3241">3241</th><td><a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector14selectVOP3ModsERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectVOP3Mods' data-ref="_ZNK4llvm25AMDGPUInstructionSelector14selectVOP3ModsERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector14selectVOP3ModsERNS_14MachineOperandE">selectVOP3Mods</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="1070Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="1070Root" data-ref-filename="1070Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="3242">3242</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col1 decl" id="1071Src" title='Src' data-type='llvm::Register' data-ref="1071Src" data-ref-filename="1071Src">Src</dfn>;</td></tr>
<tr><th id="3243">3243</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="1072Mods" title='Mods' data-type='unsigned int' data-ref="1072Mods" data-ref-filename="1072Mods">Mods</dfn>;</td></tr>
<tr><th id="3244">3244</th><td>  <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col1 ref" href="#1071Src" title='Src' data-ref="1071Src" data-ref-filename="1071Src">Src</a></span>, <span class='refarg'><a class="local col2 ref" href="#1072Mods" title='Mods' data-ref="1072Mods" data-ref-filename="1072Mods">Mods</a></span>) <span class='ref fn' title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E">=</span> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector18selectVOP3ModsImplERNS_14MachineOperandEb" title='llvm::AMDGPUInstructionSelector::selectVOP3ModsImpl' data-ref="_ZNK4llvm25AMDGPUInstructionSelector18selectVOP3ModsImplERNS_14MachineOperandEb" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector18selectVOP3ModsImplERNS_14MachineOperandEb">selectVOP3ModsImpl</a>(<span class='refarg'><a class="local col0 ref" href="#1070Root" title='Root' data-ref="1070Root" data-ref-filename="1070Root">Root</a></span>);</td></tr>
<tr><th id="3245">3245</th><td></td></tr>
<tr><th id="3246">3246</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" data-ref-filename="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{</td></tr>
<tr><th id="3247">3247</th><td>      [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col3 decl" id="1073MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1073MIB" data-ref-filename="1073MIB">MIB</dfn>) { <a class="local col3 ref" href="#1073MIB" title='MIB' data-ref="1073MIB" data-ref-filename="1073MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#1071Src" title='Src' data-ref="1071Src" data-ref-filename="1071Src">Src</a>); },</td></tr>
<tr><th id="3248">3248</th><td>      [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col4 decl" id="1074MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1074MIB" data-ref-filename="1074MIB">MIB</dfn>) { <a class="local col4 ref" href="#1074MIB" title='MIB' data-ref="1074MIB" data-ref-filename="1074MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#1072Mods" title='Mods' data-ref="1072Mods" data-ref-filename="1072Mods">Mods</a>); }  <i>// src_mods</i></td></tr>
<tr><th id="3249">3249</th><td>  }};</td></tr>
<tr><th id="3250">3250</th><td>}</td></tr>
<tr><th id="3251">3251</th><td></td></tr>
<tr><th id="3252">3252</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="3253">3253</th><td><a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector15selectVOP3BModsERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectVOP3BMods' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15selectVOP3BModsERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15selectVOP3BModsERNS_14MachineOperandE">selectVOP3BMods</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="1075Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="1075Root" data-ref-filename="1075Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="3254">3254</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col6 decl" id="1076Src" title='Src' data-type='llvm::Register' data-ref="1076Src" data-ref-filename="1076Src">Src</dfn>;</td></tr>
<tr><th id="3255">3255</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="1077Mods" title='Mods' data-type='unsigned int' data-ref="1077Mods" data-ref-filename="1077Mods">Mods</dfn>;</td></tr>
<tr><th id="3256">3256</th><td>  <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col6 ref" href="#1076Src" title='Src' data-ref="1076Src" data-ref-filename="1076Src">Src</a></span>, <span class='refarg'><a class="local col7 ref" href="#1077Mods" title='Mods' data-ref="1077Mods" data-ref-filename="1077Mods">Mods</a></span>) <span class='ref fn' title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E">=</span> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector18selectVOP3ModsImplERNS_14MachineOperandEb" title='llvm::AMDGPUInstructionSelector::selectVOP3ModsImpl' data-ref="_ZNK4llvm25AMDGPUInstructionSelector18selectVOP3ModsImplERNS_14MachineOperandEb" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector18selectVOP3ModsImplERNS_14MachineOperandEb">selectVOP3ModsImpl</a>(<span class='refarg'><a class="local col5 ref" href="#1075Root" title='Root' data-ref="1075Root" data-ref-filename="1075Root">Root</a></span>, <i>/* AllowAbs */</i> <b>false</b>);</td></tr>
<tr><th id="3257">3257</th><td></td></tr>
<tr><th id="3258">3258</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" data-ref-filename="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{</td></tr>
<tr><th id="3259">3259</th><td>      [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col8 decl" id="1078MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1078MIB" data-ref-filename="1078MIB">MIB</dfn>) { <a class="local col8 ref" href="#1078MIB" title='MIB' data-ref="1078MIB" data-ref-filename="1078MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#1076Src" title='Src' data-ref="1076Src" data-ref-filename="1076Src">Src</a>); },</td></tr>
<tr><th id="3260">3260</th><td>      [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col9 decl" id="1079MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1079MIB" data-ref-filename="1079MIB">MIB</dfn>) { <a class="local col9 ref" href="#1079MIB" title='MIB' data-ref="1079MIB" data-ref-filename="1079MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#1077Mods" title='Mods' data-ref="1077Mods" data-ref-filename="1077Mods">Mods</a>); } <i>// src_mods</i></td></tr>
<tr><th id="3261">3261</th><td>  }};</td></tr>
<tr><th id="3262">3262</th><td>}</td></tr>
<tr><th id="3263">3263</th><td></td></tr>
<tr><th id="3264">3264</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="3265">3265</th><td><a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector16selectVOP3NoModsERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectVOP3NoMods' data-ref="_ZNK4llvm25AMDGPUInstructionSelector16selectVOP3NoModsERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector16selectVOP3NoModsERNS_14MachineOperandE">selectVOP3NoMods</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="1080Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="1080Root" data-ref-filename="1080Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="3266">3266</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="1081Reg" title='Reg' data-type='llvm::Register' data-ref="1081Reg" data-ref-filename="1081Reg">Reg</dfn> = <a class="local col0 ref" href="#1080Root" title='Root' data-ref="1080Root" data-ref-filename="1080Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3267">3267</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="1082Def" title='Def' data-type='const llvm::MachineInstr *' data-ref="1082Def" data-ref-filename="1082Def">Def</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getDefIgnoringCopies' data-ref="_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE">getDefIgnoringCopies</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#1081Reg" title='Reg' data-ref="1081Reg" data-ref-filename="1081Reg">Reg</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>);</td></tr>
<tr><th id="3268">3268</th><td>  <b>if</b> (<a class="local col2 ref" href="#1082Def" title='Def' data-ref="1082Def" data-ref-filename="1082Def">Def</a> &amp;&amp; (<a class="local col2 ref" href="#1082Def" title='Def' data-ref="1082Def" data-ref-filename="1082Def">Def</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_FNEG" title='llvm::AMDGPU::G_FNEG' data-ref="llvm::AMDGPU::G_FNEG" data-ref-filename="llvm..AMDGPU..G_FNEG">G_FNEG</a> ||</td></tr>
<tr><th id="3269">3269</th><td>              <a class="local col2 ref" href="#1082Def" title='Def' data-ref="1082Def" data-ref-filename="1082Def">Def</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_FABS" title='llvm::AMDGPU::G_FABS' data-ref="llvm::AMDGPU::G_FABS" data-ref-filename="llvm..AMDGPU..G_FABS">G_FABS</a>))</td></tr>
<tr><th id="3270">3270</th><td>    <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1Ev" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1Ev" data-ref-filename="_ZN4llvm8OptionalC1Ev">{</a>};</td></tr>
<tr><th id="3271">3271</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" data-ref-filename="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{</td></tr>
<tr><th id="3272">3272</th><td>      [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col3 decl" id="1083MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1083MIB" data-ref-filename="1083MIB">MIB</dfn>) { <a class="local col3 ref" href="#1083MIB" title='MIB' data-ref="1083MIB" data-ref-filename="1083MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#1081Reg" title='Reg' data-ref="1081Reg" data-ref-filename="1081Reg">Reg</a>); },</td></tr>
<tr><th id="3273">3273</th><td>  }};</td></tr>
<tr><th id="3274">3274</th><td>}</td></tr>
<tr><th id="3275">3275</th><td></td></tr>
<tr><th id="3276">3276</th><td><span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <em>unsigned</em>&gt;</td></tr>
<tr><th id="3277">3277</th><td><a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector19selectVOP3PModsImplENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::AMDGPUInstructionSelector::selectVOP3PModsImpl' data-ref="_ZNK4llvm25AMDGPUInstructionSelector19selectVOP3PModsImplENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector19selectVOP3PModsImplENS_8RegisterERKNS_19MachineRegisterInfoE">selectVOP3PModsImpl</dfn>(</td></tr>
<tr><th id="3278">3278</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="1084Src" title='Src' data-type='llvm::Register' data-ref="1084Src" data-ref-filename="1084Src">Src</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="1085MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="1085MRI" data-ref-filename="1085MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3279">3279</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="1086Mods" title='Mods' data-type='unsigned int' data-ref="1086Mods" data-ref-filename="1086Mods">Mods</dfn> = <var>0</var>;</td></tr>
<tr><th id="3280">3280</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="1087MI" title='MI' data-type='llvm::MachineInstr *' data-ref="1087MI" data-ref-filename="1087MI">MI</dfn> = <a class="local col5 ref" href="#1085MRI" title='MRI' data-ref="1085MRI" data-ref-filename="1085MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#1084Src" title='Src' data-ref="1084Src" data-ref-filename="1084Src">Src</a>);</td></tr>
<tr><th id="3281">3281</th><td></td></tr>
<tr><th id="3282">3282</th><td>  <b>if</b> (<a class="local col7 ref" href="#1087MI" title='MI' data-ref="1087MI" data-ref-filename="1087MI">MI</a> &amp;&amp; <a class="local col7 ref" href="#1087MI" title='MI' data-ref="1087MI" data-ref-filename="1087MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_FNEG" title='llvm::AMDGPU::G_FNEG' data-ref="llvm::AMDGPU::G_FNEG" data-ref-filename="llvm..AMDGPU..G_FNEG">G_FNEG</a> &amp;&amp;</td></tr>
<tr><th id="3283">3283</th><td>      <i>// It's possible to see an f32 fneg here, but unlikely.</i></td></tr>
<tr><th id="3284">3284</th><td><i>      // TODO: Treat f32 fneg as only high bit.</i></td></tr>
<tr><th id="3285">3285</th><td>      <a class="local col5 ref" href="#1085MRI" title='MRI' data-ref="1085MRI" data-ref-filename="1085MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#1084Src" title='Src' data-ref="1084Src" data-ref-filename="1084Src">Src</a>) <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>2</var>, <var>16</var>)) {</td></tr>
<tr><th id="3286">3286</th><td>    <a class="local col6 ref" href="#1086Mods" title='Mods' data-ref="1086Mods" data-ref-filename="1086Mods">Mods</a> ^= (<span class="namespace">SISrcMods::</span><a class="enum" href="SIDefines.h.html#llvm::SISrcMods::NEG" title='llvm::SISrcMods::NEG' data-ref="llvm::SISrcMods::NEG" data-ref-filename="llvm..SISrcMods..NEG">NEG</a> | <span class="namespace">SISrcMods::</span><a class="enum" href="SIDefines.h.html#llvm::SISrcMods::NEG_HI" title='llvm::SISrcMods::NEG_HI' data-ref="llvm::SISrcMods::NEG_HI" data-ref-filename="llvm..SISrcMods..NEG_HI">NEG_HI</a>);</td></tr>
<tr><th id="3287">3287</th><td>    <a class="local col4 ref" href="#1084Src" title='Src' data-ref="1084Src" data-ref-filename="1084Src">Src</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col7 ref" href="#1087MI" title='MI' data-ref="1087MI" data-ref-filename="1087MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3288">3288</th><td>    <a class="local col7 ref" href="#1087MI" title='MI' data-ref="1087MI" data-ref-filename="1087MI">MI</a> = <a class="local col5 ref" href="#1085MRI" title='MRI' data-ref="1085MRI" data-ref-filename="1085MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#1084Src" title='Src' data-ref="1084Src" data-ref-filename="1084Src">Src</a>);</td></tr>
<tr><th id="3289">3289</th><td>  }</td></tr>
<tr><th id="3290">3290</th><td></td></tr>
<tr><th id="3291">3291</th><td>  <i>// TODO: Match op_sel through g_build_vector_trunc and g_shuffle_vector.</i></td></tr>
<tr><th id="3292">3292</th><td><i></i></td></tr>
<tr><th id="3293">3293</th><td><i>  // Packed instructions do not have abs modifiers.</i></td></tr>
<tr><th id="3294">3294</th><td>  <a class="local col6 ref" href="#1086Mods" title='Mods' data-ref="1086Mods" data-ref-filename="1086Mods">Mods</a> |= <span class="namespace">SISrcMods::</span><a class="enum" href="SIDefines.h.html#llvm::SISrcMods::OP_SEL_1" title='llvm::SISrcMods::OP_SEL_1' data-ref="llvm::SISrcMods::OP_SEL_1" data-ref-filename="llvm..SISrcMods..OP_SEL_1">OP_SEL_1</a>;</td></tr>
<tr><th id="3295">3295</th><td></td></tr>
<tr><th id="3296">3296</th><td>  <b>return</b> <span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col4 ref" href="#1084Src" title='Src' data-ref="1084Src" data-ref-filename="1084Src">Src</a></span>, <span class='refarg'><a class="local col6 ref" href="#1086Mods" title='Mods' data-ref="1086Mods" data-ref-filename="1086Mods">Mods</a></span>);</td></tr>
<tr><th id="3297">3297</th><td>}</td></tr>
<tr><th id="3298">3298</th><td></td></tr>
<tr><th id="3299">3299</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="3300">3300</th><td><a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector15selectVOP3PModsERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectVOP3PMods' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15selectVOP3PModsERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15selectVOP3PModsERNS_14MachineOperandE">selectVOP3PMods</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="1088Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="1088Root" data-ref-filename="1088Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="3301">3301</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="1089MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1089MRI" data-ref-filename="1089MRI">MRI</dfn></td></tr>
<tr><th id="3302">3302</th><td>    = <a class="local col8 ref" href="#1088Root" title='Root' data-ref="1088Root" data-ref-filename="1088Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv" data-ref-filename="_ZN4llvm14MachineOperand9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3303">3303</th><td></td></tr>
<tr><th id="3304">3304</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col0 decl" id="1090Src" title='Src' data-type='llvm::Register' data-ref="1090Src" data-ref-filename="1090Src">Src</dfn>;</td></tr>
<tr><th id="3305">3305</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="1091Mods" title='Mods' data-type='unsigned int' data-ref="1091Mods" data-ref-filename="1091Mods">Mods</dfn>;</td></tr>
<tr><th id="3306">3306</th><td>  <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col0 ref" href="#1090Src" title='Src' data-ref="1090Src" data-ref-filename="1090Src">Src</a></span>, <span class='refarg'><a class="local col1 ref" href="#1091Mods" title='Mods' data-ref="1091Mods" data-ref-filename="1091Mods">Mods</a></span>) <span class='ref fn' title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E">=</span> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector19selectVOP3PModsImplENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::AMDGPUInstructionSelector::selectVOP3PModsImpl' data-ref="_ZNK4llvm25AMDGPUInstructionSelector19selectVOP3PModsImplENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector19selectVOP3PModsImplENS_8RegisterERKNS_19MachineRegisterInfoE">selectVOP3PModsImpl</a>(<a class="local col8 ref" href="#1088Root" title='Root' data-ref="1088Root" data-ref-filename="1088Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col9 ref" href="#1089MRI" title='MRI' data-ref="1089MRI" data-ref-filename="1089MRI">MRI</a>);</td></tr>
<tr><th id="3307">3307</th><td></td></tr>
<tr><th id="3308">3308</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" data-ref-filename="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{</td></tr>
<tr><th id="3309">3309</th><td>      [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col2 decl" id="1092MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1092MIB" data-ref-filename="1092MIB">MIB</dfn>) { <a class="local col2 ref" href="#1092MIB" title='MIB' data-ref="1092MIB" data-ref-filename="1092MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#1090Src" title='Src' data-ref="1090Src" data-ref-filename="1090Src">Src</a>); },</td></tr>
<tr><th id="3310">3310</th><td>      [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col3 decl" id="1093MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1093MIB" data-ref-filename="1093MIB">MIB</dfn>) { <a class="local col3 ref" href="#1093MIB" title='MIB' data-ref="1093MIB" data-ref-filename="1093MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col1 ref" href="#1091Mods" title='Mods' data-ref="1091Mods" data-ref-filename="1091Mods">Mods</a>); }  <i>// src_mods</i></td></tr>
<tr><th id="3311">3311</th><td>  }};</td></tr>
<tr><th id="3312">3312</th><td>}</td></tr>
<tr><th id="3313">3313</th><td></td></tr>
<tr><th id="3314">3314</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="3315">3315</th><td><a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector19selectVOP3Mods_nnanERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectVOP3Mods_nnan' data-ref="_ZNK4llvm25AMDGPUInstructionSelector19selectVOP3Mods_nnanERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector19selectVOP3Mods_nnanERNS_14MachineOperandE">selectVOP3Mods_nnan</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="1094Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="1094Root" data-ref-filename="1094Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="3316">3316</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col5 decl" id="1095Src" title='Src' data-type='llvm::Register' data-ref="1095Src" data-ref-filename="1095Src">Src</dfn>;</td></tr>
<tr><th id="3317">3317</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="1096Mods" title='Mods' data-type='unsigned int' data-ref="1096Mods" data-ref-filename="1096Mods">Mods</dfn>;</td></tr>
<tr><th id="3318">3318</th><td>  <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col5 ref" href="#1095Src" title='Src' data-ref="1095Src" data-ref-filename="1095Src">Src</a></span>, <span class='refarg'><a class="local col6 ref" href="#1096Mods" title='Mods' data-ref="1096Mods" data-ref-filename="1096Mods">Mods</a></span>) <span class='ref fn' title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E">=</span> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector18selectVOP3ModsImplERNS_14MachineOperandEb" title='llvm::AMDGPUInstructionSelector::selectVOP3ModsImpl' data-ref="_ZNK4llvm25AMDGPUInstructionSelector18selectVOP3ModsImplERNS_14MachineOperandEb" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector18selectVOP3ModsImplERNS_14MachineOperandEb">selectVOP3ModsImpl</a>(<span class='refarg'><a class="local col4 ref" href="#1094Root" title='Root' data-ref="1094Root" data-ref-filename="1094Root">Root</a></span>);</td></tr>
<tr><th id="3319">3319</th><td>  <b>if</b> (!<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm15isKnownNeverNaNENS_8RegisterERKNS_19MachineRegisterInfoEb" title='llvm::isKnownNeverNaN' data-ref="_ZN4llvm15isKnownNeverNaNENS_8RegisterERKNS_19MachineRegisterInfoEb" data-ref-filename="_ZN4llvm15isKnownNeverNaNENS_8RegisterERKNS_19MachineRegisterInfoEb">isKnownNeverNaN</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#1095Src" title='Src' data-ref="1095Src" data-ref-filename="1095Src">Src</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>))</td></tr>
<tr><th id="3320">3320</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="3321">3321</th><td></td></tr>
<tr><th id="3322">3322</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" data-ref-filename="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{</td></tr>
<tr><th id="3323">3323</th><td>      [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col7 decl" id="1097MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1097MIB" data-ref-filename="1097MIB">MIB</dfn>) { <a class="local col7 ref" href="#1097MIB" title='MIB' data-ref="1097MIB" data-ref-filename="1097MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#1095Src" title='Src' data-ref="1095Src" data-ref-filename="1095Src">Src</a>); },</td></tr>
<tr><th id="3324">3324</th><td>      [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col8 decl" id="1098MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1098MIB" data-ref-filename="1098MIB">MIB</dfn>) { <a class="local col8 ref" href="#1098MIB" title='MIB' data-ref="1098MIB" data-ref-filename="1098MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col6 ref" href="#1096Mods" title='Mods' data-ref="1096Mods" data-ref-filename="1096Mods">Mods</a>); }  <i>// src_mods</i></td></tr>
<tr><th id="3325">3325</th><td>  }};</td></tr>
<tr><th id="3326">3326</th><td>}</td></tr>
<tr><th id="3327">3327</th><td></td></tr>
<tr><th id="3328">3328</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="3329">3329</th><td><a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector19selectVOP3OpSelModsERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectVOP3OpSelMods' data-ref="_ZNK4llvm25AMDGPUInstructionSelector19selectVOP3OpSelModsERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector19selectVOP3OpSelModsERNS_14MachineOperandE">selectVOP3OpSelMods</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="1099Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="1099Root" data-ref-filename="1099Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="3330">3330</th><td>  <i>// FIXME: Handle op_sel</i></td></tr>
<tr><th id="3331">3331</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" data-ref-filename="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{</td></tr>
<tr><th id="3332">3332</th><td>      [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col0 decl" id="1100MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1100MIB" data-ref-filename="1100MIB">MIB</dfn>) { <a class="local col0 ref" href="#1100MIB" title='MIB' data-ref="1100MIB" data-ref-filename="1100MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col9 ref" href="#1099Root" title='Root' data-ref="1099Root" data-ref-filename="1099Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()); },</td></tr>
<tr><th id="3333">3333</th><td>      [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col1 decl" id="1101MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1101MIB" data-ref-filename="1101MIB">MIB</dfn>) { <a class="local col1 ref" href="#1101MIB" title='MIB' data-ref="1101MIB" data-ref-filename="1101MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>); } <i>// src_mods</i></td></tr>
<tr><th id="3334">3334</th><td>  }};</td></tr>
<tr><th id="3335">3335</th><td>}</td></tr>
<tr><th id="3336">3336</th><td></td></tr>
<tr><th id="3337">3337</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="3338">3338</th><td><a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector13selectSmrdImmERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectSmrdImm' data-ref="_ZNK4llvm25AMDGPUInstructionSelector13selectSmrdImmERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector13selectSmrdImmERNS_14MachineOperandE">selectSmrdImm</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="1102Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="1102Root" data-ref-filename="1102Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="3339">3339</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::GEPInfo" title='llvm::AMDGPUInstructionSelector::GEPInfo' data-ref="llvm::AMDGPUInstructionSelector::GEPInfo" data-ref-filename="llvm..AMDGPUInstructionSelector..GEPInfo">GEPInfo</a>, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="1103AddrInfo" title='AddrInfo' data-type='SmallVector&lt;llvm::AMDGPUInstructionSelector::GEPInfo, 4&gt;' data-ref="1103AddrInfo" data-ref-filename="1103AddrInfo">AddrInfo</dfn>;</td></tr>
<tr><th id="3340">3340</th><td>  <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector15getAddrModeInfoERKNS_12MachineInstrERKNS_19MachineRegisterInfoERNS_15SmallVectorImplINS0_7GEPInfoEEE" title='llvm::AMDGPUInstructionSelector::getAddrModeInfo' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15getAddrModeInfoERKNS_12MachineInstrERKNS_19MachineRegisterInfoERNS_15SmallVectorImplINS0_7GEPInfoEEE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15getAddrModeInfoERKNS_12MachineInstrERKNS_19MachineRegisterInfoERNS_15SmallVectorImplINS0_7GEPInfoEEE">getAddrModeInfo</a>(*<a class="local col2 ref" href="#1102Root" title='Root' data-ref="1102Root" data-ref-filename="1102Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv" data-ref-filename="_ZN4llvm14MachineOperand9getParentEv">getParent</a>(), *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>, <span class='refarg'><a class="local col3 ref" href="#1103AddrInfo" title='AddrInfo' data-ref="1103AddrInfo" data-ref-filename="1103AddrInfo">AddrInfo</a></span>);</td></tr>
<tr><th id="3341">3341</th><td></td></tr>
<tr><th id="3342">3342</th><td>  <b>if</b> (<a class="local col3 ref" href="#1103AddrInfo" title='AddrInfo' data-ref="1103AddrInfo" data-ref-filename="1103AddrInfo">AddrInfo</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>() || <a class="local col3 ref" href="#1103AddrInfo" title='AddrInfo' data-ref="1103AddrInfo" data-ref-filename="1103AddrInfo">AddrInfo</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::GEPInfo::SgprParts" title='llvm::AMDGPUInstructionSelector::GEPInfo::SgprParts' data-ref="llvm::AMDGPUInstructionSelector::GEPInfo::SgprParts" data-ref-filename="llvm..AMDGPUInstructionSelector..GEPInfo..SgprParts">SgprParts</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() != <var>1</var>)</td></tr>
<tr><th id="3343">3343</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="3344">3344</th><td></td></tr>
<tr><th id="3345">3345</th><td>  <em>const</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::GEPInfo" title='llvm::AMDGPUInstructionSelector::GEPInfo' data-ref="llvm::AMDGPUInstructionSelector::GEPInfo" data-ref-filename="llvm..AMDGPUInstructionSelector..GEPInfo">GEPInfo</a> &amp;<dfn class="local col4 decl" id="1104GEPInfo" title='GEPInfo' data-type='const llvm::AMDGPUInstructionSelector::GEPInfo &amp;' data-ref="1104GEPInfo" data-ref-filename="1104GEPInfo">GEPInfo</dfn> = <a class="local col3 ref" href="#1103AddrInfo" title='AddrInfo' data-ref="1103AddrInfo" data-ref-filename="1103AddrInfo">AddrInfo</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="3346">3346</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a>&gt; <dfn class="local col5 decl" id="1105EncodedImm" title='EncodedImm' data-type='Optional&lt;int64_t&gt;' data-ref="1105EncodedImm" data-ref-filename="1105EncodedImm">EncodedImm</dfn> =</td></tr>
<tr><th id="3347">3347</th><td>      <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU20getSMRDEncodedOffsetERKNS_15MCSubtargetInfoElb" title='llvm::AMDGPU::getSMRDEncodedOffset' data-ref="_ZN4llvm6AMDGPU20getSMRDEncodedOffsetERKNS_15MCSubtargetInfoElb" data-ref-filename="_ZN4llvm6AMDGPU20getSMRDEncodedOffsetERKNS_15MCSubtargetInfoElb">getSMRDEncodedOffset</a>(<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::STI" title='llvm::AMDGPUInstructionSelector::STI' data-ref="llvm::AMDGPUInstructionSelector::STI" data-ref-filename="llvm..AMDGPUInstructionSelector..STI">STI</a>, <a class="local col4 ref" href="#1104GEPInfo" title='GEPInfo' data-ref="1104GEPInfo" data-ref-filename="1104GEPInfo">GEPInfo</a>.<a class="ref field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::GEPInfo::Imm" title='llvm::AMDGPUInstructionSelector::GEPInfo::Imm' data-ref="llvm::AMDGPUInstructionSelector::GEPInfo::Imm" data-ref-filename="llvm..AMDGPUInstructionSelector..GEPInfo..Imm">Imm</a>, <b>false</b>);</td></tr>
<tr><th id="3348">3348</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col5 ref" href="#1105EncodedImm" title='EncodedImm' data-ref="1105EncodedImm" data-ref-filename="1105EncodedImm">EncodedImm</a>)</td></tr>
<tr><th id="3349">3349</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="3350">3350</th><td></td></tr>
<tr><th id="3351">3351</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="1106PtrReg" title='PtrReg' data-type='unsigned int' data-ref="1106PtrReg" data-ref-filename="1106PtrReg">PtrReg</dfn> = <a class="local col4 ref" href="#1104GEPInfo" title='GEPInfo' data-ref="1104GEPInfo" data-ref-filename="1104GEPInfo">GEPInfo</a>.<a class="ref field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::GEPInfo::SgprParts" title='llvm::AMDGPUInstructionSelector::GEPInfo::SgprParts' data-ref="llvm::AMDGPUInstructionSelector::GEPInfo::SgprParts" data-ref-filename="llvm..AMDGPUInstructionSelector..GEPInfo..SgprParts">SgprParts</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="3352">3352</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" data-ref-filename="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{</td></tr>
<tr><th id="3353">3353</th><td>    [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col7 decl" id="1107MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1107MIB" data-ref-filename="1107MIB">MIB</dfn>) { <a class="local col7 ref" href="#1107MIB" title='MIB' data-ref="1107MIB" data-ref-filename="1107MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#1106PtrReg" title='PtrReg' data-ref="1106PtrReg" data-ref-filename="1106PtrReg">PtrReg</a>); },</td></tr>
<tr><th id="3354">3354</th><td>    [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col8 decl" id="1108MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1108MIB" data-ref-filename="1108MIB">MIB</dfn>) { <a class="local col8 ref" href="#1108MIB" title='MIB' data-ref="1108MIB" data-ref-filename="1108MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZNKR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNKR4llvm8OptionaldeEv" data-ref-filename="_ZNKR4llvm8OptionaldeEv">*</a><a class="local col5 ref" href="#1105EncodedImm" title='EncodedImm' data-ref="1105EncodedImm" data-ref-filename="1105EncodedImm">EncodedImm</a>); }</td></tr>
<tr><th id="3355">3355</th><td>  }};</td></tr>
<tr><th id="3356">3356</th><td>}</td></tr>
<tr><th id="3357">3357</th><td></td></tr>
<tr><th id="3358">3358</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="3359">3359</th><td><a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector15selectSmrdImm32ERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectSmrdImm32' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15selectSmrdImm32ERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15selectSmrdImm32ERNS_14MachineOperandE">selectSmrdImm32</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="1109Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="1109Root" data-ref-filename="1109Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="3360">3360</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::GEPInfo" title='llvm::AMDGPUInstructionSelector::GEPInfo' data-ref="llvm::AMDGPUInstructionSelector::GEPInfo" data-ref-filename="llvm..AMDGPUInstructionSelector..GEPInfo">GEPInfo</a>, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="1110AddrInfo" title='AddrInfo' data-type='SmallVector&lt;llvm::AMDGPUInstructionSelector::GEPInfo, 4&gt;' data-ref="1110AddrInfo" data-ref-filename="1110AddrInfo">AddrInfo</dfn>;</td></tr>
<tr><th id="3361">3361</th><td>  <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector15getAddrModeInfoERKNS_12MachineInstrERKNS_19MachineRegisterInfoERNS_15SmallVectorImplINS0_7GEPInfoEEE" title='llvm::AMDGPUInstructionSelector::getAddrModeInfo' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15getAddrModeInfoERKNS_12MachineInstrERKNS_19MachineRegisterInfoERNS_15SmallVectorImplINS0_7GEPInfoEEE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15getAddrModeInfoERKNS_12MachineInstrERKNS_19MachineRegisterInfoERNS_15SmallVectorImplINS0_7GEPInfoEEE">getAddrModeInfo</a>(*<a class="local col9 ref" href="#1109Root" title='Root' data-ref="1109Root" data-ref-filename="1109Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv" data-ref-filename="_ZN4llvm14MachineOperand9getParentEv">getParent</a>(), *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>, <span class='refarg'><a class="local col0 ref" href="#1110AddrInfo" title='AddrInfo' data-ref="1110AddrInfo" data-ref-filename="1110AddrInfo">AddrInfo</a></span>);</td></tr>
<tr><th id="3362">3362</th><td></td></tr>
<tr><th id="3363">3363</th><td>  <b>if</b> (<a class="local col0 ref" href="#1110AddrInfo" title='AddrInfo' data-ref="1110AddrInfo" data-ref-filename="1110AddrInfo">AddrInfo</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>() || <a class="local col0 ref" href="#1110AddrInfo" title='AddrInfo' data-ref="1110AddrInfo" data-ref-filename="1110AddrInfo">AddrInfo</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::GEPInfo::SgprParts" title='llvm::AMDGPUInstructionSelector::GEPInfo::SgprParts' data-ref="llvm::AMDGPUInstructionSelector::GEPInfo::SgprParts" data-ref-filename="llvm..AMDGPUInstructionSelector..GEPInfo..SgprParts">SgprParts</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() != <var>1</var>)</td></tr>
<tr><th id="3364">3364</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="3365">3365</th><td></td></tr>
<tr><th id="3366">3366</th><td>  <em>const</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::GEPInfo" title='llvm::AMDGPUInstructionSelector::GEPInfo' data-ref="llvm::AMDGPUInstructionSelector::GEPInfo" data-ref-filename="llvm..AMDGPUInstructionSelector..GEPInfo">GEPInfo</a> &amp;<dfn class="local col1 decl" id="1111GEPInfo" title='GEPInfo' data-type='const llvm::AMDGPUInstructionSelector::GEPInfo &amp;' data-ref="1111GEPInfo" data-ref-filename="1111GEPInfo">GEPInfo</dfn> = <a class="local col0 ref" href="#1110AddrInfo" title='AddrInfo' data-ref="1110AddrInfo" data-ref-filename="1110AddrInfo">AddrInfo</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="3367">3367</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="1112PtrReg" title='PtrReg' data-type='llvm::Register' data-ref="1112PtrReg" data-ref-filename="1112PtrReg">PtrReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#1111GEPInfo" title='GEPInfo' data-ref="1111GEPInfo" data-ref-filename="1111GEPInfo">GEPInfo</a>.<a class="ref field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::GEPInfo::SgprParts" title='llvm::AMDGPUInstructionSelector::GEPInfo::SgprParts' data-ref="llvm::AMDGPUInstructionSelector::GEPInfo::SgprParts" data-ref-filename="llvm..AMDGPUInstructionSelector..GEPInfo..SgprParts">SgprParts</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="3368">3368</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a>&gt; <dfn class="local col3 decl" id="1113EncodedImm" title='EncodedImm' data-type='Optional&lt;int64_t&gt;' data-ref="1113EncodedImm" data-ref-filename="1113EncodedImm">EncodedImm</dfn> =</td></tr>
<tr><th id="3369">3369</th><td>      <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU29getSMRDEncodedLiteralOffset32ERKNS_15MCSubtargetInfoEl" title='llvm::AMDGPU::getSMRDEncodedLiteralOffset32' data-ref="_ZN4llvm6AMDGPU29getSMRDEncodedLiteralOffset32ERKNS_15MCSubtargetInfoEl" data-ref-filename="_ZN4llvm6AMDGPU29getSMRDEncodedLiteralOffset32ERKNS_15MCSubtargetInfoEl">getSMRDEncodedLiteralOffset32</a>(<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::STI" title='llvm::AMDGPUInstructionSelector::STI' data-ref="llvm::AMDGPUInstructionSelector::STI" data-ref-filename="llvm..AMDGPUInstructionSelector..STI">STI</a>, <a class="local col1 ref" href="#1111GEPInfo" title='GEPInfo' data-ref="1111GEPInfo" data-ref-filename="1111GEPInfo">GEPInfo</a>.<a class="ref field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::GEPInfo::Imm" title='llvm::AMDGPUInstructionSelector::GEPInfo::Imm' data-ref="llvm::AMDGPUInstructionSelector::GEPInfo::Imm" data-ref-filename="llvm..AMDGPUInstructionSelector..GEPInfo..Imm">Imm</a>);</td></tr>
<tr><th id="3370">3370</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col3 ref" href="#1113EncodedImm" title='EncodedImm' data-ref="1113EncodedImm" data-ref-filename="1113EncodedImm">EncodedImm</a>)</td></tr>
<tr><th id="3371">3371</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="3372">3372</th><td></td></tr>
<tr><th id="3373">3373</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" data-ref-filename="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{</td></tr>
<tr><th id="3374">3374</th><td>    [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col4 decl" id="1114MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1114MIB" data-ref-filename="1114MIB">MIB</dfn>) { <a class="local col4 ref" href="#1114MIB" title='MIB' data-ref="1114MIB" data-ref-filename="1114MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#1112PtrReg" title='PtrReg' data-ref="1112PtrReg" data-ref-filename="1112PtrReg">PtrReg</a>); },</td></tr>
<tr><th id="3375">3375</th><td>    [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col5 decl" id="1115MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1115MIB" data-ref-filename="1115MIB">MIB</dfn>) { <a class="local col5 ref" href="#1115MIB" title='MIB' data-ref="1115MIB" data-ref-filename="1115MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZNKR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNKR4llvm8OptionaldeEv" data-ref-filename="_ZNKR4llvm8OptionaldeEv">*</a><a class="local col3 ref" href="#1113EncodedImm" title='EncodedImm' data-ref="1113EncodedImm" data-ref-filename="1113EncodedImm">EncodedImm</a>); }</td></tr>
<tr><th id="3376">3376</th><td>  }};</td></tr>
<tr><th id="3377">3377</th><td>}</td></tr>
<tr><th id="3378">3378</th><td></td></tr>
<tr><th id="3379">3379</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="3380">3380</th><td><a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector14selectSmrdSgprERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectSmrdSgpr' data-ref="_ZNK4llvm25AMDGPUInstructionSelector14selectSmrdSgprERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector14selectSmrdSgprERNS_14MachineOperandE">selectSmrdSgpr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="1116Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="1116Root" data-ref-filename="1116Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="3381">3381</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="1117MI" title='MI' data-type='llvm::MachineInstr *' data-ref="1117MI" data-ref-filename="1117MI">MI</dfn> = <a class="local col6 ref" href="#1116Root" title='Root' data-ref="1116Root" data-ref-filename="1116Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv" data-ref-filename="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="3382">3382</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="1118MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="1118MBB" data-ref-filename="1118MBB">MBB</dfn> = <a class="local col7 ref" href="#1117MI" title='MI' data-ref="1117MI" data-ref-filename="1117MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="3383">3383</th><td></td></tr>
<tr><th id="3384">3384</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::GEPInfo" title='llvm::AMDGPUInstructionSelector::GEPInfo' data-ref="llvm::AMDGPUInstructionSelector::GEPInfo" data-ref-filename="llvm..AMDGPUInstructionSelector..GEPInfo">GEPInfo</a>, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="1119AddrInfo" title='AddrInfo' data-type='SmallVector&lt;llvm::AMDGPUInstructionSelector::GEPInfo, 4&gt;' data-ref="1119AddrInfo" data-ref-filename="1119AddrInfo">AddrInfo</dfn>;</td></tr>
<tr><th id="3385">3385</th><td>  <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector15getAddrModeInfoERKNS_12MachineInstrERKNS_19MachineRegisterInfoERNS_15SmallVectorImplINS0_7GEPInfoEEE" title='llvm::AMDGPUInstructionSelector::getAddrModeInfo' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15getAddrModeInfoERKNS_12MachineInstrERKNS_19MachineRegisterInfoERNS_15SmallVectorImplINS0_7GEPInfoEEE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15getAddrModeInfoERKNS_12MachineInstrERKNS_19MachineRegisterInfoERNS_15SmallVectorImplINS0_7GEPInfoEEE">getAddrModeInfo</a>(*<a class="local col7 ref" href="#1117MI" title='MI' data-ref="1117MI" data-ref-filename="1117MI">MI</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>, <span class='refarg'><a class="local col9 ref" href="#1119AddrInfo" title='AddrInfo' data-ref="1119AddrInfo" data-ref-filename="1119AddrInfo">AddrInfo</a></span>);</td></tr>
<tr><th id="3386">3386</th><td></td></tr>
<tr><th id="3387">3387</th><td>  <i>// FIXME: We should shrink the GEP if the offset is known to be &lt;= 32-bits,</i></td></tr>
<tr><th id="3388">3388</th><td><i>  // then we can select all ptr + 32-bit offsets not just immediate offsets.</i></td></tr>
<tr><th id="3389">3389</th><td>  <b>if</b> (<a class="local col9 ref" href="#1119AddrInfo" title='AddrInfo' data-ref="1119AddrInfo" data-ref-filename="1119AddrInfo">AddrInfo</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>() || <a class="local col9 ref" href="#1119AddrInfo" title='AddrInfo' data-ref="1119AddrInfo" data-ref-filename="1119AddrInfo">AddrInfo</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::GEPInfo::SgprParts" title='llvm::AMDGPUInstructionSelector::GEPInfo::SgprParts' data-ref="llvm::AMDGPUInstructionSelector::GEPInfo::SgprParts" data-ref-filename="llvm..AMDGPUInstructionSelector..GEPInfo..SgprParts">SgprParts</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() != <var>1</var>)</td></tr>
<tr><th id="3390">3390</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="3391">3391</th><td></td></tr>
<tr><th id="3392">3392</th><td>  <em>const</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::GEPInfo" title='llvm::AMDGPUInstructionSelector::GEPInfo' data-ref="llvm::AMDGPUInstructionSelector::GEPInfo" data-ref-filename="llvm..AMDGPUInstructionSelector..GEPInfo">GEPInfo</a> &amp;<dfn class="local col0 decl" id="1120GEPInfo" title='GEPInfo' data-type='const llvm::AMDGPUInstructionSelector::GEPInfo &amp;' data-ref="1120GEPInfo" data-ref-filename="1120GEPInfo">GEPInfo</dfn> = <a class="local col9 ref" href="#1119AddrInfo" title='AddrInfo' data-ref="1119AddrInfo" data-ref-filename="1119AddrInfo">AddrInfo</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="3393">3393</th><td>  <i>// SGPR offset is unsigned.</i></td></tr>
<tr><th id="3394">3394</th><td>  <b>if</b> (!<a class="local col0 ref" href="#1120GEPInfo" title='GEPInfo' data-ref="1120GEPInfo" data-ref-filename="1120GEPInfo">GEPInfo</a>.<a class="ref field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::GEPInfo::Imm" title='llvm::AMDGPUInstructionSelector::GEPInfo::Imm' data-ref="llvm::AMDGPUInstructionSelector::GEPInfo::Imm" data-ref-filename="llvm..AMDGPUInstructionSelector..GEPInfo..Imm">Imm</a> || <a class="local col0 ref" href="#1120GEPInfo" title='GEPInfo' data-ref="1120GEPInfo" data-ref-filename="1120GEPInfo">GEPInfo</a>.<a class="ref field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::GEPInfo::Imm" title='llvm::AMDGPUInstructionSelector::GEPInfo::Imm' data-ref="llvm::AMDGPUInstructionSelector::GEPInfo::Imm" data-ref-filename="llvm..AMDGPUInstructionSelector..GEPInfo..Imm">Imm</a> &lt; <var>0</var> || !<a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm" data-ref-filename="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>32</var>&gt;(<a class="local col0 ref" href="#1120GEPInfo" title='GEPInfo' data-ref="1120GEPInfo" data-ref-filename="1120GEPInfo">GEPInfo</a>.<a class="ref field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::GEPInfo::Imm" title='llvm::AMDGPUInstructionSelector::GEPInfo::Imm' data-ref="llvm::AMDGPUInstructionSelector::GEPInfo::Imm" data-ref-filename="llvm..AMDGPUInstructionSelector..GEPInfo..Imm">Imm</a>))</td></tr>
<tr><th id="3395">3395</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="3396">3396</th><td></td></tr>
<tr><th id="3397">3397</th><td>  <i>// If we make it this far we have a load with an 32-bit immediate offset.</i></td></tr>
<tr><th id="3398">3398</th><td><i>  // It is OK to select this using a sgpr offset, because we have already</i></td></tr>
<tr><th id="3399">3399</th><td><i>  // failed trying to select this load into one of the _IMM variants since</i></td></tr>
<tr><th id="3400">3400</th><td><i>  // the _IMM Patterns are considered before the _SGPR patterns.</i></td></tr>
<tr><th id="3401">3401</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="1121PtrReg" title='PtrReg' data-type='llvm::Register' data-ref="1121PtrReg" data-ref-filename="1121PtrReg">PtrReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#1120GEPInfo" title='GEPInfo' data-ref="1120GEPInfo" data-ref-filename="1120GEPInfo">GEPInfo</a>.<a class="ref field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::GEPInfo::SgprParts" title='llvm::AMDGPUInstructionSelector::GEPInfo::SgprParts' data-ref="llvm::AMDGPUInstructionSelector::GEPInfo::SgprParts" data-ref-filename="llvm..AMDGPUInstructionSelector..GEPInfo..SgprParts">SgprParts</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="3402">3402</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="1122OffsetReg" title='OffsetReg' data-type='llvm::Register' data-ref="1122OffsetReg" data-ref-filename="1122OffsetReg">OffsetReg</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a>);</td></tr>
<tr><th id="3403">3403</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col8 ref" href="#1118MBB" title='MBB' data-ref="1118MBB" data-ref-filename="1118MBB">MBB</a></span>, <a class="local col7 ref" href="#1117MI" title='MI' data-ref="1117MI" data-ref-filename="1117MI">MI</a>, <a class="local col7 ref" href="#1117MI" title='MI' data-ref="1117MI" data-ref-filename="1117MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32" title='llvm::AMDGPU::S_MOV_B32' data-ref="llvm::AMDGPU::S_MOV_B32" data-ref-filename="llvm..AMDGPU..S_MOV_B32">S_MOV_B32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#1122OffsetReg" title='OffsetReg' data-ref="1122OffsetReg" data-ref-filename="1122OffsetReg">OffsetReg</a>)</td></tr>
<tr><th id="3404">3404</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col0 ref" href="#1120GEPInfo" title='GEPInfo' data-ref="1120GEPInfo" data-ref-filename="1120GEPInfo">GEPInfo</a>.<a class="ref field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::GEPInfo::Imm" title='llvm::AMDGPUInstructionSelector::GEPInfo::Imm' data-ref="llvm::AMDGPUInstructionSelector::GEPInfo::Imm" data-ref-filename="llvm..AMDGPUInstructionSelector..GEPInfo..Imm">Imm</a>);</td></tr>
<tr><th id="3405">3405</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" data-ref-filename="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{</td></tr>
<tr><th id="3406">3406</th><td>    [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col3 decl" id="1123MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1123MIB" data-ref-filename="1123MIB">MIB</dfn>) { <a class="local col3 ref" href="#1123MIB" title='MIB' data-ref="1123MIB" data-ref-filename="1123MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#1121PtrReg" title='PtrReg' data-ref="1121PtrReg" data-ref-filename="1121PtrReg">PtrReg</a>); },</td></tr>
<tr><th id="3407">3407</th><td>    [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col4 decl" id="1124MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1124MIB" data-ref-filename="1124MIB">MIB</dfn>) { <a class="local col4 ref" href="#1124MIB" title='MIB' data-ref="1124MIB" data-ref-filename="1124MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#1122OffsetReg" title='OffsetReg' data-ref="1122OffsetReg" data-ref-filename="1122OffsetReg">OffsetReg</a>); }</td></tr>
<tr><th id="3408">3408</th><td>  }};</td></tr>
<tr><th id="3409">3409</th><td>}</td></tr>
<tr><th id="3410">3410</th><td></td></tr>
<tr><th id="3411">3411</th><td><b>template</b> &lt;<em>bool</em> Signed&gt;</td></tr>
<tr><th id="3412">3412</th><td><span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <em>int</em>&gt;</td></tr>
<tr><th id="3413">3413</th><td><a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector20selectFlatOffsetImplERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectFlatOffsetImpl' data-ref="_ZNK4llvm25AMDGPUInstructionSelector20selectFlatOffsetImplERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector20selectFlatOffsetImplERNS_14MachineOperandE">selectFlatOffsetImpl</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="1125Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="1125Root" data-ref-filename="1125Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="3414">3414</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="1126MI" title='MI' data-type='llvm::MachineInstr *' data-ref="1126MI" data-ref-filename="1126MI">MI</dfn> = <a class="local col5 ref" href="#1125Root" title='Root' data-ref="1125Root" data-ref-filename="1125Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv" data-ref-filename="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="3415">3415</th><td></td></tr>
<tr><th id="3416">3416</th><td>  <em>auto</em> <dfn class="local col7 decl" id="1127Default" title='Default' data-type='std::pair&lt;llvm::Register, int&gt;' data-ref="1127Default" data-ref-filename="1127Default">Default</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<a class="local col5 ref" href="#1125Root" title='Root' data-ref="1125Root" data-ref-filename="1125Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <var>0</var>);</td></tr>
<tr><th id="3417">3417</th><td></td></tr>
<tr><th id="3418">3418</th><td>  <b>if</b> (!<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::STI" title='llvm::AMDGPUInstructionSelector::STI' data-ref="llvm::AMDGPUInstructionSelector::STI" data-ref-filename="llvm..AMDGPUInstructionSelector..STI">STI</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget18hasFlatInstOffsetsEv" title='llvm::GCNSubtarget::hasFlatInstOffsets' data-ref="_ZNK4llvm12GCNSubtarget18hasFlatInstOffsetsEv" data-ref-filename="_ZNK4llvm12GCNSubtarget18hasFlatInstOffsetsEv">hasFlatInstOffsets</a>())</td></tr>
<tr><th id="3419">3419</th><td>    <b>return</b> <a class="local col7 ref" href="#1127Default" title='Default' data-ref="1127Default" data-ref-filename="1127Default">Default</a>;</td></tr>
<tr><th id="3420">3420</th><td></td></tr>
<tr><th id="3421">3421</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col8 decl" id="1128PtrBase" title='PtrBase' data-type='llvm::Register' data-ref="1128PtrBase" data-ref-filename="1128PtrBase">PtrBase</dfn>;</td></tr>
<tr><th id="3422">3422</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col9 decl" id="1129ConstOffset" title='ConstOffset' data-type='int64_t' data-ref="1129ConstOffset" data-ref-filename="1129ConstOffset">ConstOffset</dfn>;</td></tr>
<tr><th id="3423">3423</th><td>  <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col8 ref" href="#1128PtrBase" title='PtrBase' data-ref="1128PtrBase" data-ref-filename="1128PtrBase">PtrBase</a></span>, <span class='refarg'><a class="local col9 ref" href="#1129ConstOffset" title='ConstOffset' data-ref="1129ConstOffset" data-ref-filename="1129ConstOffset">ConstOffset</a></span>) <span class='ref fn' title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E">=</span></td></tr>
<tr><th id="3424">3424</th><td>      <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector28getPtrBaseWithConstantOffsetENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::AMDGPUInstructionSelector::getPtrBaseWithConstantOffset' data-ref="_ZNK4llvm25AMDGPUInstructionSelector28getPtrBaseWithConstantOffsetENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector28getPtrBaseWithConstantOffsetENS_8RegisterERKNS_19MachineRegisterInfoE">getPtrBaseWithConstantOffset</a>(<a class="local col5 ref" href="#1125Root" title='Root' data-ref="1125Root" data-ref-filename="1125Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>);</td></tr>
<tr><th id="3425">3425</th><td>  <b>if</b> (<a class="local col9 ref" href="#1129ConstOffset" title='ConstOffset' data-ref="1129ConstOffset" data-ref-filename="1129ConstOffset">ConstOffset</a> == <var>0</var>)</td></tr>
<tr><th id="3426">3426</th><td>    <b>return</b> <a class="local col7 ref" href="#1127Default" title='Default' data-ref="1127Default" data-ref-filename="1127Default">Default</a>;</td></tr>
<tr><th id="3427">3427</th><td></td></tr>
<tr><th id="3428">3428</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="1130AddrSpace" title='AddrSpace' data-type='unsigned int' data-ref="1130AddrSpace" data-ref-filename="1130AddrSpace">AddrSpace</dfn> = (*<a class="local col6 ref" href="#1126MI" title='MI' data-ref="1126MI" data-ref-filename="1126MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv" data-ref-filename="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>())-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand12getAddrSpaceEv" title='llvm::MachineMemOperand::getAddrSpace' data-ref="_ZNK4llvm17MachineMemOperand12getAddrSpaceEv" data-ref-filename="_ZNK4llvm17MachineMemOperand12getAddrSpaceEv">getAddrSpace</a>();</td></tr>
<tr><th id="3429">3429</th><td>  <b>if</b> (!<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo17isLegalFLATOffsetEljb" title='llvm::SIInstrInfo::isLegalFLATOffset' data-ref="_ZNK4llvm11SIInstrInfo17isLegalFLATOffsetEljb" data-ref-filename="_ZNK4llvm11SIInstrInfo17isLegalFLATOffsetEljb">isLegalFLATOffset</a>(<a class="local col9 ref" href="#1129ConstOffset" title='ConstOffset' data-ref="1129ConstOffset" data-ref-filename="1129ConstOffset">ConstOffset</a>, <a class="local col0 ref" href="#1130AddrSpace" title='AddrSpace' data-ref="1130AddrSpace" data-ref-filename="1130AddrSpace">AddrSpace</a>, <a class="tu ref" href="#Signed" title='Signed' data-use='r' data-ref="Signed" data-ref-filename="Signed">Signed</a>))</td></tr>
<tr><th id="3430">3430</th><td>    <b>return</b> <a class="local col7 ref" href="#1127Default" title='Default' data-ref="1127Default" data-ref-filename="1127Default">Default</a>;</td></tr>
<tr><th id="3431">3431</th><td></td></tr>
<tr><th id="3432">3432</th><td>  <b>return</b> <span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col8 ref" href="#1128PtrBase" title='PtrBase' data-ref="1128PtrBase" data-ref-filename="1128PtrBase">PtrBase</a></span>, <span class='refarg'><a class="local col9 ref" href="#1129ConstOffset" title='ConstOffset' data-ref="1129ConstOffset" data-ref-filename="1129ConstOffset">ConstOffset</a></span>);</td></tr>
<tr><th id="3433">3433</th><td>}</td></tr>
<tr><th id="3434">3434</th><td></td></tr>
<tr><th id="3435">3435</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="3436">3436</th><td><a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector16selectFlatOffsetERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectFlatOffset' data-ref="_ZNK4llvm25AMDGPUInstructionSelector16selectFlatOffsetERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector16selectFlatOffsetERNS_14MachineOperandE">selectFlatOffset</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="1131Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="1131Root" data-ref-filename="1131Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="3437">3437</th><td>  <em>auto</em> <dfn class="local col2 decl" id="1132PtrWithOffset" title='PtrWithOffset' data-type='std::pair&lt;llvm::Register, int&gt;' data-ref="1132PtrWithOffset" data-ref-filename="1132PtrWithOffset">PtrWithOffset</dfn> = <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector20selectFlatOffsetImplERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectFlatOffsetImpl' data-ref="_ZNK4llvm25AMDGPUInstructionSelector20selectFlatOffsetImplERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector20selectFlatOffsetImplERNS_14MachineOperandE">selectFlatOffsetImpl</a>&lt;<b>false</b>&gt;(<span class='refarg'><a class="local col1 ref" href="#1131Root" title='Root' data-ref="1131Root" data-ref-filename="1131Root">Root</a></span>);</td></tr>
<tr><th id="3438">3438</th><td></td></tr>
<tr><th id="3439">3439</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" data-ref-filename="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{</td></tr>
<tr><th id="3440">3440</th><td>      [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col3 decl" id="1133MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1133MIB" data-ref-filename="1133MIB">MIB</dfn>) { <a class="local col3 ref" href="#1133MIB" title='MIB' data-ref="1133MIB" data-ref-filename="1133MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#1132PtrWithOffset" title='PtrWithOffset' data-ref="1132PtrWithOffset" data-ref-filename="1132PtrWithOffset">PtrWithOffset</a>.<span class='ref field' title='std::pair&lt;llvm::Register, int&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>); },</td></tr>
<tr><th id="3441">3441</th><td>      [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col4 decl" id="1134MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1134MIB" data-ref-filename="1134MIB">MIB</dfn>) { <a class="local col4 ref" href="#1134MIB" title='MIB' data-ref="1134MIB" data-ref-filename="1134MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#1132PtrWithOffset" title='PtrWithOffset' data-ref="1132PtrWithOffset" data-ref-filename="1132PtrWithOffset">PtrWithOffset</a>.<span class='ref field' title='std::pair&lt;llvm::Register, int&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>); },</td></tr>
<tr><th id="3442">3442</th><td>    }};</td></tr>
<tr><th id="3443">3443</th><td>}</td></tr>
<tr><th id="3444">3444</th><td></td></tr>
<tr><th id="3445">3445</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="3446">3446</th><td><a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector22selectFlatOffsetSignedERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectFlatOffsetSigned' data-ref="_ZNK4llvm25AMDGPUInstructionSelector22selectFlatOffsetSignedERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector22selectFlatOffsetSignedERNS_14MachineOperandE">selectFlatOffsetSigned</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="1135Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="1135Root" data-ref-filename="1135Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="3447">3447</th><td>  <em>auto</em> <dfn class="local col6 decl" id="1136PtrWithOffset" title='PtrWithOffset' data-type='std::pair&lt;llvm::Register, int&gt;' data-ref="1136PtrWithOffset" data-ref-filename="1136PtrWithOffset">PtrWithOffset</dfn> = <a class="member fn" href="AMDGPUInstructionSelector.h.html#_ZNK4llvm25AMDGPUInstructionSelector20selectFlatOffsetImplERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectFlatOffsetImpl' data-ref="_ZNK4llvm25AMDGPUInstructionSelector20selectFlatOffsetImplERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector20selectFlatOffsetImplERNS_14MachineOperandE">selectFlatOffsetImpl</a>&lt;<b>true</b>&gt;(<span class='refarg'><a class="local col5 ref" href="#1135Root" title='Root' data-ref="1135Root" data-ref-filename="1135Root">Root</a></span>);</td></tr>
<tr><th id="3448">3448</th><td></td></tr>
<tr><th id="3449">3449</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" data-ref-filename="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{</td></tr>
<tr><th id="3450">3450</th><td>      [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col7 decl" id="1137MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1137MIB" data-ref-filename="1137MIB">MIB</dfn>) { <a class="local col7 ref" href="#1137MIB" title='MIB' data-ref="1137MIB" data-ref-filename="1137MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#1136PtrWithOffset" title='PtrWithOffset' data-ref="1136PtrWithOffset" data-ref-filename="1136PtrWithOffset">PtrWithOffset</a>.<span class='ref field' title='std::pair&lt;llvm::Register, int&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>); },</td></tr>
<tr><th id="3451">3451</th><td>      [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col8 decl" id="1138MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1138MIB" data-ref-filename="1138MIB">MIB</dfn>) { <a class="local col8 ref" href="#1138MIB" title='MIB' data-ref="1138MIB" data-ref-filename="1138MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col6 ref" href="#1136PtrWithOffset" title='PtrWithOffset' data-ref="1136PtrWithOffset" data-ref-filename="1136PtrWithOffset">PtrWithOffset</a>.<span class='ref field' title='std::pair&lt;llvm::Register, int&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>); },</td></tr>
<tr><th id="3452">3452</th><td>    }};</td></tr>
<tr><th id="3453">3453</th><td>}</td></tr>
<tr><th id="3454">3454</th><td></td></tr>
<tr><th id="3455">3455</th><td><i class="doc" data-doc="_ZL22matchZeroExtendFromS32RN4llvm19MachineRegisterInfoENS_8RegisterE">/// Match a zero extend from a 32-bit value to 64-bits.</i></td></tr>
<tr><th id="3456">3456</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="tu decl def fn" id="_ZL22matchZeroExtendFromS32RN4llvm19MachineRegisterInfoENS_8RegisterE" title='matchZeroExtendFromS32' data-type='llvm::Register matchZeroExtendFromS32(llvm::MachineRegisterInfo &amp; MRI, llvm::Register Reg)' data-ref="_ZL22matchZeroExtendFromS32RN4llvm19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZL22matchZeroExtendFromS32RN4llvm19MachineRegisterInfoENS_8RegisterE">matchZeroExtendFromS32</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="1139MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1139MRI" data-ref-filename="1139MRI">MRI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="1140Reg" title='Reg' data-type='llvm::Register' data-ref="1140Reg" data-ref-filename="1140Reg">Reg</dfn>) {</td></tr>
<tr><th id="3457">3457</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col1 decl" id="1141ZExtSrc" title='ZExtSrc' data-type='llvm::Register' data-ref="1141ZExtSrc" data-ref-filename="1141ZExtSrc">ZExtSrc</dfn>;</td></tr>
<tr><th id="3458">3458</th><td>  <b>if</b> (<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_" title='llvm::MIPatternMatch::mi_match' data-ref="_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_" data-ref-filename="_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_">mi_match</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#1140Reg" title='Reg' data-ref="1140Reg" data-ref-filename="1140Reg">Reg</a>, <a class="local col9 ref" href="#1139MRI" title='MRI' data-ref="1139MRI" data-ref-filename="1139MRI">MRI</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch7m_GZExtERKT_" title='llvm::MIPatternMatch::m_GZExt' data-ref="_ZN4llvm14MIPatternMatch7m_GZExtERKT_" data-ref-filename="_ZN4llvm14MIPatternMatch7m_GZExtERKT_">m_GZExt</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch5m_RegERNS_8RegisterE" title='llvm::MIPatternMatch::m_Reg' data-ref="_ZN4llvm14MIPatternMatch5m_RegERNS_8RegisterE" data-ref-filename="_ZN4llvm14MIPatternMatch5m_RegERNS_8RegisterE">m_Reg</a>(<span class='refarg'><a class="local col1 ref" href="#1141ZExtSrc" title='ZExtSrc' data-ref="1141ZExtSrc" data-ref-filename="1141ZExtSrc">ZExtSrc</a></span>))))</td></tr>
<tr><th id="3459">3459</th><td>    <b>return</b> <a class="local col9 ref" href="#1139MRI" title='MRI' data-ref="1139MRI" data-ref-filename="1139MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#1141ZExtSrc" title='ZExtSrc' data-ref="1141ZExtSrc" data-ref-filename="1141ZExtSrc">ZExtSrc</a>) <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>) ? <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#1141ZExtSrc" title='ZExtSrc' data-ref="1141ZExtSrc" data-ref-filename="1141ZExtSrc">ZExtSrc</a> : <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej">(</a>);</td></tr>
<tr><th id="3460">3460</th><td></td></tr>
<tr><th id="3461">3461</th><td>  <i>// Match legalized form %zext = G_MERGE_VALUES (s32 %x), (s32 0)</i></td></tr>
<tr><th id="3462">3462</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="1142Def" title='Def' data-type='const llvm::MachineInstr *' data-ref="1142Def" data-ref-filename="1142Def">Def</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getDefIgnoringCopies' data-ref="_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE">getDefIgnoringCopies</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#1140Reg" title='Reg' data-ref="1140Reg" data-ref-filename="1140Reg">Reg</a>, <a class="local col9 ref" href="#1139MRI" title='MRI' data-ref="1139MRI" data-ref-filename="1139MRI">MRI</a>);</td></tr>
<tr><th id="3463">3463</th><td>  <b>if</b> (<a class="local col2 ref" href="#1142Def" title='Def' data-ref="1142Def" data-ref-filename="1142Def">Def</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_MERGE_VALUES" title='llvm::AMDGPU::G_MERGE_VALUES' data-ref="llvm::AMDGPU::G_MERGE_VALUES" data-ref-filename="llvm..AMDGPU..G_MERGE_VALUES">G_MERGE_VALUES</a>)</td></tr>
<tr><th id="3464">3464</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><b>false</b>;</td></tr>
<tr><th id="3465">3465</th><td></td></tr>
<tr><th id="3466">3466</th><td>  <b>if</b> (<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_" title='llvm::MIPatternMatch::mi_match' data-ref="_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_" data-ref-filename="_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_">mi_match</a>(<a class="local col2 ref" href="#1142Def" title='Def' data-ref="1142Def" data-ref-filename="1142Def">Def</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col9 ref" href="#1139MRI" title='MRI' data-ref="1139MRI" data-ref-filename="1139MRI">MRI</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch9m_ZeroIntEv" title='llvm::MIPatternMatch::m_ZeroInt' data-ref="_ZN4llvm14MIPatternMatch9m_ZeroIntEv" data-ref-filename="_ZN4llvm14MIPatternMatch9m_ZeroIntEv">m_ZeroInt</a>())) {</td></tr>
<tr><th id="3467">3467</th><td>    <b>return</b> <a class="local col2 ref" href="#1142Def" title='Def' data-ref="1142Def" data-ref-filename="1142Def">Def</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3468">3468</th><td>  }</td></tr>
<tr><th id="3469">3469</th><td></td></tr>
<tr><th id="3470">3470</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej">(</a>);</td></tr>
<tr><th id="3471">3471</th><td>}</td></tr>
<tr><th id="3472">3472</th><td></td></tr>
<tr><th id="3473">3473</th><td><i>// Match (64-bit SGPR base) + (zext vgpr offset) + sext(imm offset)</i></td></tr>
<tr><th id="3474">3474</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="3475">3475</th><td><a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector17selectGlobalSAddrERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectGlobalSAddr' data-ref="_ZNK4llvm25AMDGPUInstructionSelector17selectGlobalSAddrERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector17selectGlobalSAddrERNS_14MachineOperandE">selectGlobalSAddr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="1143Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="1143Root" data-ref-filename="1143Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="3476">3476</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="1144Addr" title='Addr' data-type='llvm::Register' data-ref="1144Addr" data-ref-filename="1144Addr">Addr</dfn> = <a class="local col3 ref" href="#1143Root" title='Root' data-ref="1143Root" data-ref-filename="1143Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3477">3477</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col5 decl" id="1145PtrBase" title='PtrBase' data-type='llvm::Register' data-ref="1145PtrBase" data-ref-filename="1145PtrBase">PtrBase</dfn>;</td></tr>
<tr><th id="3478">3478</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col6 decl" id="1146ConstOffset" title='ConstOffset' data-type='int64_t' data-ref="1146ConstOffset" data-ref-filename="1146ConstOffset">ConstOffset</dfn>;</td></tr>
<tr><th id="3479">3479</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col7 decl" id="1147ImmOffset" title='ImmOffset' data-type='int64_t' data-ref="1147ImmOffset" data-ref-filename="1147ImmOffset">ImmOffset</dfn> = <var>0</var>;</td></tr>
<tr><th id="3480">3480</th><td></td></tr>
<tr><th id="3481">3481</th><td>  <i>// Match the immediate offset first, which canonically is moved as low as</i></td></tr>
<tr><th id="3482">3482</th><td><i>  // possible.</i></td></tr>
<tr><th id="3483">3483</th><td>  <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col5 ref" href="#1145PtrBase" title='PtrBase' data-ref="1145PtrBase" data-ref-filename="1145PtrBase">PtrBase</a></span>, <span class='refarg'><a class="local col6 ref" href="#1146ConstOffset" title='ConstOffset' data-ref="1146ConstOffset" data-ref-filename="1146ConstOffset">ConstOffset</a></span>) <span class='ref fn' title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E">=</span> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector28getPtrBaseWithConstantOffsetENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::AMDGPUInstructionSelector::getPtrBaseWithConstantOffset' data-ref="_ZNK4llvm25AMDGPUInstructionSelector28getPtrBaseWithConstantOffsetENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector28getPtrBaseWithConstantOffsetENS_8RegisterERKNS_19MachineRegisterInfoE">getPtrBaseWithConstantOffset</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#1144Addr" title='Addr' data-ref="1144Addr" data-ref-filename="1144Addr">Addr</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>);</td></tr>
<tr><th id="3484">3484</th><td></td></tr>
<tr><th id="3485">3485</th><td>  <b>if</b> (<a class="local col6 ref" href="#1146ConstOffset" title='ConstOffset' data-ref="1146ConstOffset" data-ref-filename="1146ConstOffset">ConstOffset</a> != <var>0</var>) {</td></tr>
<tr><th id="3486">3486</th><td>    <b>if</b> (<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo17isLegalFLATOffsetEljb" title='llvm::SIInstrInfo::isLegalFLATOffset' data-ref="_ZNK4llvm11SIInstrInfo17isLegalFLATOffsetEljb" data-ref-filename="_ZNK4llvm11SIInstrInfo17isLegalFLATOffsetEljb">isLegalFLATOffset</a>(<a class="local col6 ref" href="#1146ConstOffset" title='ConstOffset' data-ref="1146ConstOffset" data-ref-filename="1146ConstOffset">ConstOffset</a>, <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::GLOBAL_ADDRESS" title='llvm::AMDGPUAS::GLOBAL_ADDRESS' data-ref="llvm::AMDGPUAS::GLOBAL_ADDRESS" data-ref-filename="llvm..AMDGPUAS..GLOBAL_ADDRESS">GLOBAL_ADDRESS</a>, <b>true</b>)) {</td></tr>
<tr><th id="3487">3487</th><td>      <a class="local col4 ref" href="#1144Addr" title='Addr' data-ref="1144Addr" data-ref-filename="1144Addr">Addr</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col5 ref" href="#1145PtrBase" title='PtrBase' data-ref="1145PtrBase" data-ref-filename="1145PtrBase">PtrBase</a>;</td></tr>
<tr><th id="3488">3488</th><td>      <a class="local col7 ref" href="#1147ImmOffset" title='ImmOffset' data-ref="1147ImmOffset" data-ref-filename="1147ImmOffset">ImmOffset</a> = <a class="local col6 ref" href="#1146ConstOffset" title='ConstOffset' data-ref="1146ConstOffset" data-ref-filename="1146ConstOffset">ConstOffset</a>;</td></tr>
<tr><th id="3489">3489</th><td>    } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#1146ConstOffset" title='ConstOffset' data-ref="1146ConstOffset" data-ref-filename="1146ConstOffset">ConstOffset</a> &gt; <var>0</var>) {</td></tr>
<tr><th id="3490">3490</th><td>      <em>auto</em> <dfn class="local col8 decl" id="1148PtrBaseDef" title='PtrBaseDef' data-type='llvm::Optional&lt;llvm::DefinitionAndSourceRegister&gt;' data-ref="1148PtrBaseDef" data-ref-filename="1148PtrBaseDef">PtrBaseDef</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm26getDefSrcRegIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getDefSrcRegIgnoringCopies' data-ref="_ZN4llvm26getDefSrcRegIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm26getDefSrcRegIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE">getDefSrcRegIgnoringCopies</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#1145PtrBase" title='PtrBase' data-ref="1145PtrBase" data-ref-filename="1145PtrBase">PtrBase</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>);</td></tr>
<tr><th id="3491">3491</th><td>      <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col8 ref" href="#1148PtrBaseDef" title='PtrBaseDef' data-ref="1148PtrBaseDef" data-ref-filename="1148PtrBaseDef">PtrBaseDef</a>)</td></tr>
<tr><th id="3492">3492</th><td>        <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="3493">3493</th><td></td></tr>
<tr><th id="3494">3494</th><td>      <b>if</b> (<a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector6isSGPRENS_8RegisterE" title='llvm::AMDGPUInstructionSelector::isSGPR' data-ref="_ZNK4llvm25AMDGPUInstructionSelector6isSGPRENS_8RegisterE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector6isSGPRENS_8RegisterE">isSGPR</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#1148PtrBaseDef" title='PtrBaseDef' data-ref="1148PtrBaseDef" data-ref-filename="1148PtrBaseDef">PtrBaseDef</a><a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::DefinitionAndSourceRegister::Reg" title='llvm::DefinitionAndSourceRegister::Reg' data-ref="llvm::DefinitionAndSourceRegister::Reg" data-ref-filename="llvm..DefinitionAndSourceRegister..Reg">Reg</a>)) {</td></tr>
<tr><th id="3495">3495</th><td>        <i>// Offset is too large.</i></td></tr>
<tr><th id="3496">3496</th><td><i>        //</i></td></tr>
<tr><th id="3497">3497</th><td><i>        // saddr + large_offset -&gt; saddr + (voffset = large_offset &amp; ~MaxOffset)</i></td></tr>
<tr><th id="3498">3498</th><td><i>        //                         + (large_offset &amp; MaxOffset);</i></td></tr>
<tr><th id="3499">3499</th><td>        <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col9 decl" id="1149SplitImmOffset" title='SplitImmOffset' data-type='int64_t' data-ref="1149SplitImmOffset" data-ref-filename="1149SplitImmOffset">SplitImmOffset</dfn>, <dfn class="local col0 decl" id="1150RemainderOffset" title='RemainderOffset' data-type='int64_t' data-ref="1150RemainderOffset" data-ref-filename="1150RemainderOffset">RemainderOffset</dfn>;</td></tr>
<tr><th id="3500">3500</th><td>        <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col9 ref" href="#1149SplitImmOffset" title='SplitImmOffset' data-ref="1149SplitImmOffset" data-ref-filename="1149SplitImmOffset">SplitImmOffset</a></span>, <span class='refarg'><a class="local col0 ref" href="#1150RemainderOffset" title='RemainderOffset' data-ref="1150RemainderOffset" data-ref-filename="1150RemainderOffset">RemainderOffset</a></span>)</td></tr>
<tr><th id="3501">3501</th><td>          <span class='ref fn' title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E">=</span> <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15splitFlatOffsetEljb" title='llvm::SIInstrInfo::splitFlatOffset' data-ref="_ZNK4llvm11SIInstrInfo15splitFlatOffsetEljb" data-ref-filename="_ZNK4llvm11SIInstrInfo15splitFlatOffsetEljb">splitFlatOffset</a>(<a class="local col6 ref" href="#1146ConstOffset" title='ConstOffset' data-ref="1146ConstOffset" data-ref-filename="1146ConstOffset">ConstOffset</a>, <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::GLOBAL_ADDRESS" title='llvm::AMDGPUAS::GLOBAL_ADDRESS' data-ref="llvm::AMDGPUAS::GLOBAL_ADDRESS" data-ref-filename="llvm..AMDGPUAS..GLOBAL_ADDRESS">GLOBAL_ADDRESS</a>, <b>true</b>);</td></tr>
<tr><th id="3502">3502</th><td></td></tr>
<tr><th id="3503">3503</th><td>        <b>if</b> (<a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm" data-ref-filename="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>32</var>&gt;(<a class="local col0 ref" href="#1150RemainderOffset" title='RemainderOffset' data-ref="1150RemainderOffset" data-ref-filename="1150RemainderOffset">RemainderOffset</a>)) {</td></tr>
<tr><th id="3504">3504</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="1151MI" title='MI' data-type='llvm::MachineInstr *' data-ref="1151MI" data-ref-filename="1151MI">MI</dfn> = <a class="local col3 ref" href="#1143Root" title='Root' data-ref="1143Root" data-ref-filename="1143Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv" data-ref-filename="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="3505">3505</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="1152MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="1152MBB" data-ref-filename="1152MBB">MBB</dfn> = <a class="local col1 ref" href="#1151MI" title='MI' data-ref="1151MI" data-ref-filename="1151MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="3506">3506</th><td>          <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="1153HighBits" title='HighBits' data-type='llvm::Register' data-ref="1153HighBits" data-ref-filename="1153HighBits">HighBits</dfn></td></tr>
<tr><th id="3507">3507</th><td>            = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>);</td></tr>
<tr><th id="3508">3508</th><td></td></tr>
<tr><th id="3509">3509</th><td>          <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col2 ref" href="#1152MBB" title='MBB' data-ref="1152MBB" data-ref-filename="1152MBB">MBB</a></span>, <a class="local col1 ref" href="#1151MI" title='MI' data-ref="1151MI" data-ref-filename="1151MI">MI</a>, <a class="local col1 ref" href="#1151MI" title='MI' data-ref="1151MI" data-ref-filename="1151MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_e32" title='llvm::AMDGPU::V_MOV_B32_e32' data-ref="llvm::AMDGPU::V_MOV_B32_e32" data-ref-filename="llvm..AMDGPU..V_MOV_B32_e32">V_MOV_B32_e32</a>),</td></tr>
<tr><th id="3510">3510</th><td>                  <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#1153HighBits" title='HighBits' data-ref="1153HighBits" data-ref-filename="1153HighBits">HighBits</a>)</td></tr>
<tr><th id="3511">3511</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col0 ref" href="#1150RemainderOffset" title='RemainderOffset' data-ref="1150RemainderOffset" data-ref-filename="1150RemainderOffset">RemainderOffset</a>);</td></tr>
<tr><th id="3512">3512</th><td></td></tr>
<tr><th id="3513">3513</th><td>          <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" data-ref-filename="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{</td></tr>
<tr><th id="3514">3514</th><td>            [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col4 decl" id="1154MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1154MIB" data-ref-filename="1154MIB">MIB</dfn>) { <a class="local col4 ref" href="#1154MIB" title='MIB' data-ref="1154MIB" data-ref-filename="1154MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#1145PtrBase" title='PtrBase' data-ref="1145PtrBase" data-ref-filename="1145PtrBase">PtrBase</a>); },  <i>// saddr</i></td></tr>
<tr><th id="3515">3515</th><td>            [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col5 decl" id="1155MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1155MIB" data-ref-filename="1155MIB">MIB</dfn>) { <a class="local col5 ref" href="#1155MIB" title='MIB' data-ref="1155MIB" data-ref-filename="1155MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#1153HighBits" title='HighBits' data-ref="1153HighBits" data-ref-filename="1153HighBits">HighBits</a>); }, <i>// voffset</i></td></tr>
<tr><th id="3516">3516</th><td>            [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col6 decl" id="1156MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1156MIB" data-ref-filename="1156MIB">MIB</dfn>) { <a class="local col6 ref" href="#1156MIB" title='MIB' data-ref="1156MIB" data-ref-filename="1156MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col9 ref" href="#1149SplitImmOffset" title='SplitImmOffset' data-ref="1149SplitImmOffset" data-ref-filename="1149SplitImmOffset">SplitImmOffset</a>); },</td></tr>
<tr><th id="3517">3517</th><td>          }};</td></tr>
<tr><th id="3518">3518</th><td>        }</td></tr>
<tr><th id="3519">3519</th><td>      }</td></tr>
<tr><th id="3520">3520</th><td>    }</td></tr>
<tr><th id="3521">3521</th><td>  }</td></tr>
<tr><th id="3522">3522</th><td></td></tr>
<tr><th id="3523">3523</th><td>  <em>auto</em> <dfn class="local col7 decl" id="1157AddrDef" title='AddrDef' data-type='llvm::Optional&lt;llvm::DefinitionAndSourceRegister&gt;' data-ref="1157AddrDef" data-ref-filename="1157AddrDef">AddrDef</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm26getDefSrcRegIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getDefSrcRegIgnoringCopies' data-ref="_ZN4llvm26getDefSrcRegIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm26getDefSrcRegIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE">getDefSrcRegIgnoringCopies</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#1144Addr" title='Addr' data-ref="1144Addr" data-ref-filename="1144Addr">Addr</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>);</td></tr>
<tr><th id="3524">3524</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col7 ref" href="#1157AddrDef" title='AddrDef' data-ref="1157AddrDef" data-ref-filename="1157AddrDef">AddrDef</a>)</td></tr>
<tr><th id="3525">3525</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="3526">3526</th><td></td></tr>
<tr><th id="3527">3527</th><td>  <i>// Match the variable offset.</i></td></tr>
<tr><th id="3528">3528</th><td>  <b>if</b> (<a class="local col7 ref" href="#1157AddrDef" title='AddrDef' data-ref="1157AddrDef" data-ref-filename="1157AddrDef">AddrDef</a><a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::DefinitionAndSourceRegister::MI" title='llvm::DefinitionAndSourceRegister::MI' data-ref="llvm::DefinitionAndSourceRegister::MI" data-ref-filename="llvm..DefinitionAndSourceRegister..MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_PTR_ADD" title='llvm::AMDGPU::G_PTR_ADD' data-ref="llvm::AMDGPU::G_PTR_ADD" data-ref-filename="llvm..AMDGPU..G_PTR_ADD">G_PTR_ADD</a>) {</td></tr>
<tr><th id="3529">3529</th><td>    <i>// FIXME: We should probably have folded COPY (G_IMPLICIT_DEF) earlier, and</i></td></tr>
<tr><th id="3530">3530</th><td><i>    // drop this.</i></td></tr>
<tr><th id="3531">3531</th><td>    <b>if</b> (<a class="local col7 ref" href="#1157AddrDef" title='AddrDef' data-ref="1157AddrDef" data-ref-filename="1157AddrDef">AddrDef</a><a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::DefinitionAndSourceRegister::MI" title='llvm::DefinitionAndSourceRegister::MI' data-ref="llvm::DefinitionAndSourceRegister::MI" data-ref-filename="llvm..DefinitionAndSourceRegister..MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_IMPLICIT_DEF" title='llvm::AMDGPU::G_IMPLICIT_DEF' data-ref="llvm::AMDGPU::G_IMPLICIT_DEF" data-ref-filename="llvm..AMDGPU..G_IMPLICIT_DEF">G_IMPLICIT_DEF</a> ||</td></tr>
<tr><th id="3532">3532</th><td>        <a class="local col7 ref" href="#1157AddrDef" title='AddrDef' data-ref="1157AddrDef" data-ref-filename="1157AddrDef">AddrDef</a><a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::DefinitionAndSourceRegister::MI" title='llvm::DefinitionAndSourceRegister::MI' data-ref="llvm::DefinitionAndSourceRegister::MI" data-ref-filename="llvm..DefinitionAndSourceRegister..MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_CONSTANT" title='llvm::AMDGPU::G_CONSTANT' data-ref="llvm::AMDGPU::G_CONSTANT" data-ref-filename="llvm..AMDGPU..G_CONSTANT">G_CONSTANT</a>)</td></tr>
<tr><th id="3533">3533</th><td>      <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="3534">3534</th><td></td></tr>
<tr><th id="3535">3535</th><td>    <i>// It's cheaper to materialize a single 32-bit zero for vaddr than the two</i></td></tr>
<tr><th id="3536">3536</th><td><i>    // moves required to copy a 64-bit SGPR to VGPR.</i></td></tr>
<tr><th id="3537">3537</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="1158SAddr" title='SAddr' data-type='const llvm::Register' data-ref="1158SAddr" data-ref-filename="1158SAddr">SAddr</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#1157AddrDef" title='AddrDef' data-ref="1157AddrDef" data-ref-filename="1157AddrDef">AddrDef</a><a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::DefinitionAndSourceRegister::Reg" title='llvm::DefinitionAndSourceRegister::Reg' data-ref="llvm::DefinitionAndSourceRegister::Reg" data-ref-filename="llvm..DefinitionAndSourceRegister..Reg">Reg</a>;</td></tr>
<tr><th id="3538">3538</th><td>    <b>if</b> (!<a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector6isSGPRENS_8RegisterE" title='llvm::AMDGPUInstructionSelector::isSGPR' data-ref="_ZNK4llvm25AMDGPUInstructionSelector6isSGPRENS_8RegisterE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector6isSGPRENS_8RegisterE">isSGPR</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#1158SAddr" title='SAddr' data-ref="1158SAddr" data-ref-filename="1158SAddr">SAddr</a>))</td></tr>
<tr><th id="3539">3539</th><td>      <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="3540">3540</th><td></td></tr>
<tr><th id="3541">3541</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="1159MI" title='MI' data-type='llvm::MachineInstr *' data-ref="1159MI" data-ref-filename="1159MI">MI</dfn> = <a class="local col3 ref" href="#1143Root" title='Root' data-ref="1143Root" data-ref-filename="1143Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv" data-ref-filename="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="3542">3542</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="1160MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="1160MBB" data-ref-filename="1160MBB">MBB</dfn> = <a class="local col9 ref" href="#1159MI" title='MI' data-ref="1159MI" data-ref-filename="1159MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="3543">3543</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="1161VOffset" title='VOffset' data-type='llvm::Register' data-ref="1161VOffset" data-ref-filename="1161VOffset">VOffset</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>);</td></tr>
<tr><th id="3544">3544</th><td></td></tr>
<tr><th id="3545">3545</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col0 ref" href="#1160MBB" title='MBB' data-ref="1160MBB" data-ref-filename="1160MBB">MBB</a></span>, <a class="local col9 ref" href="#1159MI" title='MI' data-ref="1159MI" data-ref-filename="1159MI">MI</a>, <a class="local col9 ref" href="#1159MI" title='MI' data-ref="1159MI" data-ref-filename="1159MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_e32" title='llvm::AMDGPU::V_MOV_B32_e32' data-ref="llvm::AMDGPU::V_MOV_B32_e32" data-ref-filename="llvm..AMDGPU..V_MOV_B32_e32">V_MOV_B32_e32</a>),</td></tr>
<tr><th id="3546">3546</th><td>            <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#1161VOffset" title='VOffset' data-ref="1161VOffset" data-ref-filename="1161VOffset">VOffset</a>)</td></tr>
<tr><th id="3547">3547</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="3548">3548</th><td></td></tr>
<tr><th id="3549">3549</th><td>    <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" data-ref-filename="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{</td></tr>
<tr><th id="3550">3550</th><td>        [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col2 decl" id="1162MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1162MIB" data-ref-filename="1162MIB">MIB</dfn>) { <a class="local col2 ref" href="#1162MIB" title='MIB' data-ref="1162MIB" data-ref-filename="1162MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#1158SAddr" title='SAddr' data-ref="1158SAddr" data-ref-filename="1158SAddr">SAddr</a>); },    <i>// saddr</i></td></tr>
<tr><th id="3551">3551</th><td>        [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col3 decl" id="1163MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1163MIB" data-ref-filename="1163MIB">MIB</dfn>) { <a class="local col3 ref" href="#1163MIB" title='MIB' data-ref="1163MIB" data-ref-filename="1163MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#1161VOffset" title='VOffset' data-ref="1161VOffset" data-ref-filename="1161VOffset">VOffset</a>); },  <i>// voffset</i></td></tr>
<tr><th id="3552">3552</th><td>        [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col4 decl" id="1164MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1164MIB" data-ref-filename="1164MIB">MIB</dfn>) { <a class="local col4 ref" href="#1164MIB" title='MIB' data-ref="1164MIB" data-ref-filename="1164MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#1147ImmOffset" title='ImmOffset' data-ref="1147ImmOffset" data-ref-filename="1147ImmOffset">ImmOffset</a>); } <i>// offset</i></td></tr>
<tr><th id="3553">3553</th><td>    }};</td></tr>
<tr><th id="3554">3554</th><td>  }</td></tr>
<tr><th id="3555">3555</th><td></td></tr>
<tr><th id="3556">3556</th><td>  <i>// Look through the SGPR-&gt;VGPR copy.</i></td></tr>
<tr><th id="3557">3557</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="1165SAddr" title='SAddr' data-type='llvm::Register' data-ref="1165SAddr" data-ref-filename="1165SAddr">SAddr</dfn> =</td></tr>
<tr><th id="3558">3558</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm23getSrcRegIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getSrcRegIgnoringCopies' data-ref="_ZN4llvm23getSrcRegIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm23getSrcRegIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE">getSrcRegIgnoringCopies</a>(<a class="local col7 ref" href="#1157AddrDef" title='AddrDef' data-ref="1157AddrDef" data-ref-filename="1157AddrDef">AddrDef</a><a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::DefinitionAndSourceRegister::MI" title='llvm::DefinitionAndSourceRegister::MI' data-ref="llvm::DefinitionAndSourceRegister::MI" data-ref-filename="llvm..DefinitionAndSourceRegister..MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>);</td></tr>
<tr><th id="3559">3559</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#1165SAddr" title='SAddr' data-ref="1165SAddr" data-ref-filename="1165SAddr">SAddr</a> || !<a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector6isSGPRENS_8RegisterE" title='llvm::AMDGPUInstructionSelector::isSGPR' data-ref="_ZNK4llvm25AMDGPUInstructionSelector6isSGPRENS_8RegisterE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector6isSGPRENS_8RegisterE">isSGPR</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#1165SAddr" title='SAddr' data-ref="1165SAddr" data-ref-filename="1165SAddr">SAddr</a>))</td></tr>
<tr><th id="3560">3560</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="3561">3561</th><td></td></tr>
<tr><th id="3562">3562</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="1166PtrBaseOffset" title='PtrBaseOffset' data-type='llvm::Register' data-ref="1166PtrBaseOffset" data-ref-filename="1166PtrBaseOffset">PtrBaseOffset</dfn> = <a class="local col7 ref" href="#1157AddrDef" title='AddrDef' data-ref="1157AddrDef" data-ref-filename="1157AddrDef">AddrDef</a><a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::DefinitionAndSourceRegister::MI" title='llvm::DefinitionAndSourceRegister::MI' data-ref="llvm::DefinitionAndSourceRegister::MI" data-ref-filename="llvm..DefinitionAndSourceRegister..MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3563">3563</th><td></td></tr>
<tr><th id="3564">3564</th><td>  <i>// It's possible voffset is an SGPR here, but the copy to VGPR will be</i></td></tr>
<tr><th id="3565">3565</th><td><i>  // inserted later.</i></td></tr>
<tr><th id="3566">3566</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="1167VOffset" title='VOffset' data-type='llvm::Register' data-ref="1167VOffset" data-ref-filename="1167VOffset">VOffset</dfn> = <a class="tu ref fn" href="#_ZL22matchZeroExtendFromS32RN4llvm19MachineRegisterInfoENS_8RegisterE" title='matchZeroExtendFromS32' data-use='c' data-ref="_ZL22matchZeroExtendFromS32RN4llvm19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZL22matchZeroExtendFromS32RN4llvm19MachineRegisterInfoENS_8RegisterE">matchZeroExtendFromS32</a>(<span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#1166PtrBaseOffset" title='PtrBaseOffset' data-ref="1166PtrBaseOffset" data-ref-filename="1166PtrBaseOffset">PtrBaseOffset</a>);</td></tr>
<tr><th id="3567">3567</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#1167VOffset" title='VOffset' data-ref="1167VOffset" data-ref-filename="1167VOffset">VOffset</a>)</td></tr>
<tr><th id="3568">3568</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="3569">3569</th><td></td></tr>
<tr><th id="3570">3570</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" data-ref-filename="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{[=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col8 decl" id="1168MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1168MIB" data-ref-filename="1168MIB">MIB</dfn>) { <i>// saddr</i></td></tr>
<tr><th id="3571">3571</th><td>             <a class="local col8 ref" href="#1168MIB" title='MIB' data-ref="1168MIB" data-ref-filename="1168MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#1165SAddr" title='SAddr' data-ref="1165SAddr" data-ref-filename="1165SAddr">SAddr</a>);</td></tr>
<tr><th id="3572">3572</th><td>           },</td></tr>
<tr><th id="3573">3573</th><td>           [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col9 decl" id="1169MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1169MIB" data-ref-filename="1169MIB">MIB</dfn>) { <i>// voffset</i></td></tr>
<tr><th id="3574">3574</th><td>             <a class="local col9 ref" href="#1169MIB" title='MIB' data-ref="1169MIB" data-ref-filename="1169MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#1167VOffset" title='VOffset' data-ref="1167VOffset" data-ref-filename="1167VOffset">VOffset</a>);</td></tr>
<tr><th id="3575">3575</th><td>           },</td></tr>
<tr><th id="3576">3576</th><td>           [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col0 decl" id="1170MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1170MIB" data-ref-filename="1170MIB">MIB</dfn>) { <i>// offset</i></td></tr>
<tr><th id="3577">3577</th><td>             <a class="local col0 ref" href="#1170MIB" title='MIB' data-ref="1170MIB" data-ref-filename="1170MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#1147ImmOffset" title='ImmOffset' data-ref="1147ImmOffset" data-ref-filename="1147ImmOffset">ImmOffset</a>);</td></tr>
<tr><th id="3578">3578</th><td>           }}};</td></tr>
<tr><th id="3579">3579</th><td>}</td></tr>
<tr><th id="3580">3580</th><td></td></tr>
<tr><th id="3581">3581</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="3582">3582</th><td><a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector18selectScratchSAddrERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectScratchSAddr' data-ref="_ZNK4llvm25AMDGPUInstructionSelector18selectScratchSAddrERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector18selectScratchSAddrERNS_14MachineOperandE">selectScratchSAddr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="1171Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="1171Root" data-ref-filename="1171Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="3583">3583</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="1172Addr" title='Addr' data-type='llvm::Register' data-ref="1172Addr" data-ref-filename="1172Addr">Addr</dfn> = <a class="local col1 ref" href="#1171Root" title='Root' data-ref="1171Root" data-ref-filename="1171Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3584">3584</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col3 decl" id="1173PtrBase" title='PtrBase' data-type='llvm::Register' data-ref="1173PtrBase" data-ref-filename="1173PtrBase">PtrBase</dfn>;</td></tr>
<tr><th id="3585">3585</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col4 decl" id="1174ConstOffset" title='ConstOffset' data-type='int64_t' data-ref="1174ConstOffset" data-ref-filename="1174ConstOffset">ConstOffset</dfn>;</td></tr>
<tr><th id="3586">3586</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col5 decl" id="1175ImmOffset" title='ImmOffset' data-type='int64_t' data-ref="1175ImmOffset" data-ref-filename="1175ImmOffset">ImmOffset</dfn> = <var>0</var>;</td></tr>
<tr><th id="3587">3587</th><td></td></tr>
<tr><th id="3588">3588</th><td>  <i>// Match the immediate offset first, which canonically is moved as low as</i></td></tr>
<tr><th id="3589">3589</th><td><i>  // possible.</i></td></tr>
<tr><th id="3590">3590</th><td>  <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col3 ref" href="#1173PtrBase" title='PtrBase' data-ref="1173PtrBase" data-ref-filename="1173PtrBase">PtrBase</a></span>, <span class='refarg'><a class="local col4 ref" href="#1174ConstOffset" title='ConstOffset' data-ref="1174ConstOffset" data-ref-filename="1174ConstOffset">ConstOffset</a></span>) <span class='ref fn' title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E">=</span> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector28getPtrBaseWithConstantOffsetENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::AMDGPUInstructionSelector::getPtrBaseWithConstantOffset' data-ref="_ZNK4llvm25AMDGPUInstructionSelector28getPtrBaseWithConstantOffsetENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector28getPtrBaseWithConstantOffsetENS_8RegisterERKNS_19MachineRegisterInfoE">getPtrBaseWithConstantOffset</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#1172Addr" title='Addr' data-ref="1172Addr" data-ref-filename="1172Addr">Addr</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>);</td></tr>
<tr><th id="3591">3591</th><td></td></tr>
<tr><th id="3592">3592</th><td>  <b>if</b> (<a class="local col4 ref" href="#1174ConstOffset" title='ConstOffset' data-ref="1174ConstOffset" data-ref-filename="1174ConstOffset">ConstOffset</a> != <var>0</var> &amp;&amp;</td></tr>
<tr><th id="3593">3593</th><td>      <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo17isLegalFLATOffsetEljb" title='llvm::SIInstrInfo::isLegalFLATOffset' data-ref="_ZNK4llvm11SIInstrInfo17isLegalFLATOffsetEljb" data-ref-filename="_ZNK4llvm11SIInstrInfo17isLegalFLATOffsetEljb">isLegalFLATOffset</a>(<a class="local col4 ref" href="#1174ConstOffset" title='ConstOffset' data-ref="1174ConstOffset" data-ref-filename="1174ConstOffset">ConstOffset</a>, <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::PRIVATE_ADDRESS" title='llvm::AMDGPUAS::PRIVATE_ADDRESS' data-ref="llvm::AMDGPUAS::PRIVATE_ADDRESS" data-ref-filename="llvm..AMDGPUAS..PRIVATE_ADDRESS">PRIVATE_ADDRESS</a>, <b>true</b>)) {</td></tr>
<tr><th id="3594">3594</th><td>    <a class="local col2 ref" href="#1172Addr" title='Addr' data-ref="1172Addr" data-ref-filename="1172Addr">Addr</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col3 ref" href="#1173PtrBase" title='PtrBase' data-ref="1173PtrBase" data-ref-filename="1173PtrBase">PtrBase</a>;</td></tr>
<tr><th id="3595">3595</th><td>    <a class="local col5 ref" href="#1175ImmOffset" title='ImmOffset' data-ref="1175ImmOffset" data-ref-filename="1175ImmOffset">ImmOffset</a> = <a class="local col4 ref" href="#1174ConstOffset" title='ConstOffset' data-ref="1174ConstOffset" data-ref-filename="1174ConstOffset">ConstOffset</a>;</td></tr>
<tr><th id="3596">3596</th><td>  }</td></tr>
<tr><th id="3597">3597</th><td></td></tr>
<tr><th id="3598">3598</th><td>  <em>auto</em> <dfn class="local col6 decl" id="1176AddrDef" title='AddrDef' data-type='llvm::Optional&lt;llvm::DefinitionAndSourceRegister&gt;' data-ref="1176AddrDef" data-ref-filename="1176AddrDef">AddrDef</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm26getDefSrcRegIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getDefSrcRegIgnoringCopies' data-ref="_ZN4llvm26getDefSrcRegIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm26getDefSrcRegIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE">getDefSrcRegIgnoringCopies</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#1172Addr" title='Addr' data-ref="1172Addr" data-ref-filename="1172Addr">Addr</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>);</td></tr>
<tr><th id="3599">3599</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col6 ref" href="#1176AddrDef" title='AddrDef' data-ref="1176AddrDef" data-ref-filename="1176AddrDef">AddrDef</a>)</td></tr>
<tr><th id="3600">3600</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="3601">3601</th><td></td></tr>
<tr><th id="3602">3602</th><td>  <b>if</b> (<a class="local col6 ref" href="#1176AddrDef" title='AddrDef' data-ref="1176AddrDef" data-ref-filename="1176AddrDef">AddrDef</a><a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::DefinitionAndSourceRegister::MI" title='llvm::DefinitionAndSourceRegister::MI' data-ref="llvm::DefinitionAndSourceRegister::MI" data-ref-filename="llvm..DefinitionAndSourceRegister..MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_FRAME_INDEX" title='llvm::AMDGPU::G_FRAME_INDEX' data-ref="llvm::AMDGPU::G_FRAME_INDEX" data-ref-filename="llvm..AMDGPU..G_FRAME_INDEX">G_FRAME_INDEX</a>) {</td></tr>
<tr><th id="3603">3603</th><td>    <em>int</em> <dfn class="local col7 decl" id="1177FI" title='FI' data-type='int' data-ref="1177FI" data-ref-filename="1177FI">FI</dfn> = <a class="local col6 ref" href="#1176AddrDef" title='AddrDef' data-ref="1176AddrDef" data-ref-filename="1176AddrDef">AddrDef</a><a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::DefinitionAndSourceRegister::MI" title='llvm::DefinitionAndSourceRegister::MI' data-ref="llvm::DefinitionAndSourceRegister::MI" data-ref-filename="llvm..DefinitionAndSourceRegister..MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="3604">3604</th><td>    <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" data-ref-filename="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{</td></tr>
<tr><th id="3605">3605</th><td>        [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col8 decl" id="1178MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1178MIB" data-ref-filename="1178MIB">MIB</dfn>) { <a class="local col8 ref" href="#1178MIB" title='MIB' data-ref="1178MIB" data-ref-filename="1178MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col7 ref" href="#1177FI" title='FI' data-ref="1177FI" data-ref-filename="1177FI">FI</a>); }, <i>// saddr</i></td></tr>
<tr><th id="3606">3606</th><td>        [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col9 decl" id="1179MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1179MIB" data-ref-filename="1179MIB">MIB</dfn>) { <a class="local col9 ref" href="#1179MIB" title='MIB' data-ref="1179MIB" data-ref-filename="1179MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col5 ref" href="#1175ImmOffset" title='ImmOffset' data-ref="1175ImmOffset" data-ref-filename="1175ImmOffset">ImmOffset</a>); } <i>// offset</i></td></tr>
<tr><th id="3607">3607</th><td>    }};</td></tr>
<tr><th id="3608">3608</th><td>  }</td></tr>
<tr><th id="3609">3609</th><td></td></tr>
<tr><th id="3610">3610</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="1180SAddr" title='SAddr' data-type='llvm::Register' data-ref="1180SAddr" data-ref-filename="1180SAddr">SAddr</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#1176AddrDef" title='AddrDef' data-ref="1176AddrDef" data-ref-filename="1176AddrDef">AddrDef</a><a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::DefinitionAndSourceRegister::Reg" title='llvm::DefinitionAndSourceRegister::Reg' data-ref="llvm::DefinitionAndSourceRegister::Reg" data-ref-filename="llvm..DefinitionAndSourceRegister..Reg">Reg</a>;</td></tr>
<tr><th id="3611">3611</th><td></td></tr>
<tr><th id="3612">3612</th><td>  <b>if</b> (<a class="local col6 ref" href="#1176AddrDef" title='AddrDef' data-ref="1176AddrDef" data-ref-filename="1176AddrDef">AddrDef</a><a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::DefinitionAndSourceRegister::MI" title='llvm::DefinitionAndSourceRegister::MI' data-ref="llvm::DefinitionAndSourceRegister::MI" data-ref-filename="llvm..DefinitionAndSourceRegister..MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_PTR_ADD" title='llvm::AMDGPU::G_PTR_ADD' data-ref="llvm::AMDGPU::G_PTR_ADD" data-ref-filename="llvm..AMDGPU..G_PTR_ADD">G_PTR_ADD</a>) {</td></tr>
<tr><th id="3613">3613</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="1181LHS" title='LHS' data-type='llvm::Register' data-ref="1181LHS" data-ref-filename="1181LHS">LHS</dfn> = <a class="local col6 ref" href="#1176AddrDef" title='AddrDef' data-ref="1176AddrDef" data-ref-filename="1176AddrDef">AddrDef</a><a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::DefinitionAndSourceRegister::MI" title='llvm::DefinitionAndSourceRegister::MI' data-ref="llvm::DefinitionAndSourceRegister::MI" data-ref-filename="llvm..DefinitionAndSourceRegister..MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3614">3614</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="1182RHS" title='RHS' data-type='llvm::Register' data-ref="1182RHS" data-ref-filename="1182RHS">RHS</dfn> = <a class="local col6 ref" href="#1176AddrDef" title='AddrDef' data-ref="1176AddrDef" data-ref-filename="1176AddrDef">AddrDef</a><a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::DefinitionAndSourceRegister::MI" title='llvm::DefinitionAndSourceRegister::MI' data-ref="llvm::DefinitionAndSourceRegister::MI" data-ref-filename="llvm..DefinitionAndSourceRegister..MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3615">3615</th><td>    <em>auto</em> <dfn class="local col3 decl" id="1183LHSDef" title='LHSDef' data-type='llvm::Optional&lt;llvm::DefinitionAndSourceRegister&gt;' data-ref="1183LHSDef" data-ref-filename="1183LHSDef">LHSDef</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm26getDefSrcRegIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getDefSrcRegIgnoringCopies' data-ref="_ZN4llvm26getDefSrcRegIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm26getDefSrcRegIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE">getDefSrcRegIgnoringCopies</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#1181LHS" title='LHS' data-ref="1181LHS" data-ref-filename="1181LHS">LHS</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>);</td></tr>
<tr><th id="3616">3616</th><td>    <em>auto</em> <dfn class="local col4 decl" id="1184RHSDef" title='RHSDef' data-type='llvm::Optional&lt;llvm::DefinitionAndSourceRegister&gt;' data-ref="1184RHSDef" data-ref-filename="1184RHSDef">RHSDef</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm26getDefSrcRegIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getDefSrcRegIgnoringCopies' data-ref="_ZN4llvm26getDefSrcRegIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm26getDefSrcRegIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE">getDefSrcRegIgnoringCopies</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#1182RHS" title='RHS' data-ref="1182RHS" data-ref-filename="1182RHS">RHS</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>);</td></tr>
<tr><th id="3617">3617</th><td></td></tr>
<tr><th id="3618">3618</th><td>    <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col3 ref" href="#1183LHSDef" title='LHSDef' data-ref="1183LHSDef" data-ref-filename="1183LHSDef">LHSDef</a> &amp;&amp; <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col4 ref" href="#1184RHSDef" title='RHSDef' data-ref="1184RHSDef" data-ref-filename="1184RHSDef">RHSDef</a> &amp;&amp;</td></tr>
<tr><th id="3619">3619</th><td>        <a class="local col3 ref" href="#1183LHSDef" title='LHSDef' data-ref="1183LHSDef" data-ref-filename="1183LHSDef">LHSDef</a><a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::DefinitionAndSourceRegister::MI" title='llvm::DefinitionAndSourceRegister::MI' data-ref="llvm::DefinitionAndSourceRegister::MI" data-ref-filename="llvm..DefinitionAndSourceRegister..MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_FRAME_INDEX" title='llvm::AMDGPU::G_FRAME_INDEX' data-ref="llvm::AMDGPU::G_FRAME_INDEX" data-ref-filename="llvm..AMDGPU..G_FRAME_INDEX">G_FRAME_INDEX</a> &amp;&amp;</td></tr>
<tr><th id="3620">3620</th><td>        <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector6isSGPRENS_8RegisterE" title='llvm::AMDGPUInstructionSelector::isSGPR' data-ref="_ZNK4llvm25AMDGPUInstructionSelector6isSGPRENS_8RegisterE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector6isSGPRENS_8RegisterE">isSGPR</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#1184RHSDef" title='RHSDef' data-ref="1184RHSDef" data-ref-filename="1184RHSDef">RHSDef</a><a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::DefinitionAndSourceRegister::Reg" title='llvm::DefinitionAndSourceRegister::Reg' data-ref="llvm::DefinitionAndSourceRegister::Reg" data-ref-filename="llvm..DefinitionAndSourceRegister..Reg">Reg</a>)) {</td></tr>
<tr><th id="3621">3621</th><td>      <em>int</em> <dfn class="local col5 decl" id="1185FI" title='FI' data-type='int' data-ref="1185FI" data-ref-filename="1185FI">FI</dfn> = <a class="local col3 ref" href="#1183LHSDef" title='LHSDef' data-ref="1183LHSDef" data-ref-filename="1183LHSDef">LHSDef</a><a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::DefinitionAndSourceRegister::MI" title='llvm::DefinitionAndSourceRegister::MI' data-ref="llvm::DefinitionAndSourceRegister::MI" data-ref-filename="llvm..DefinitionAndSourceRegister..MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="3622">3622</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="1186I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="1186I" data-ref-filename="1186I">I</dfn> = *<a class="local col1 ref" href="#1171Root" title='Root' data-ref="1171Root" data-ref-filename="1171Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv" data-ref-filename="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="3623">3623</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="1187BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="1187BB" data-ref-filename="1187BB">BB</dfn> = <a class="local col6 ref" href="#1186I" title='I' data-ref="1186I" data-ref-filename="1186I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="3624">3624</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col8 decl" id="1188DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="1188DL" data-ref-filename="1188DL">DL</dfn> = <a class="local col6 ref" href="#1186I" title='I' data-ref="1186I" data-ref-filename="1186I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="3625">3625</th><td>      <a class="local col0 ref" href="#1180SAddr" title='SAddr' data-ref="1180SAddr" data-ref-filename="1180SAddr">SAddr</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a>);</td></tr>
<tr><th id="3626">3626</th><td></td></tr>
<tr><th id="3627">3627</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col7 ref" href="#1187BB" title='BB' data-ref="1187BB" data-ref-filename="1187BB">BB</a></span>, &amp;<a class="local col6 ref" href="#1186I" title='I' data-ref="1186I" data-ref-filename="1186I">I</a>, <a class="local col8 ref" href="#1188DL" title='DL' data-ref="1188DL" data-ref-filename="1188DL">DL</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ADD_U32" title='llvm::AMDGPU::S_ADD_U32' data-ref="llvm::AMDGPU::S_ADD_U32" data-ref-filename="llvm..AMDGPU..S_ADD_U32">S_ADD_U32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#1180SAddr" title='SAddr' data-ref="1180SAddr" data-ref-filename="1180SAddr">SAddr</a>)</td></tr>
<tr><th id="3628">3628</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col5 ref" href="#1185FI" title='FI' data-ref="1185FI" data-ref-filename="1185FI">FI</a>)</td></tr>
<tr><th id="3629">3629</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#1184RHSDef" title='RHSDef' data-ref="1184RHSDef" data-ref-filename="1184RHSDef">RHSDef</a><a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::DefinitionAndSourceRegister::Reg" title='llvm::DefinitionAndSourceRegister::Reg' data-ref="llvm::DefinitionAndSourceRegister::Reg" data-ref-filename="llvm..DefinitionAndSourceRegister..Reg">Reg</a>);</td></tr>
<tr><th id="3630">3630</th><td>    }</td></tr>
<tr><th id="3631">3631</th><td>  }</td></tr>
<tr><th id="3632">3632</th><td></td></tr>
<tr><th id="3633">3633</th><td>  <b>if</b> (!<a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector6isSGPRENS_8RegisterE" title='llvm::AMDGPUInstructionSelector::isSGPR' data-ref="_ZNK4llvm25AMDGPUInstructionSelector6isSGPRENS_8RegisterE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector6isSGPRENS_8RegisterE">isSGPR</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#1180SAddr" title='SAddr' data-ref="1180SAddr" data-ref-filename="1180SAddr">SAddr</a>))</td></tr>
<tr><th id="3634">3634</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="3635">3635</th><td></td></tr>
<tr><th id="3636">3636</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" data-ref-filename="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{</td></tr>
<tr><th id="3637">3637</th><td>      [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col9 decl" id="1189MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1189MIB" data-ref-filename="1189MIB">MIB</dfn>) { <a class="local col9 ref" href="#1189MIB" title='MIB' data-ref="1189MIB" data-ref-filename="1189MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#1180SAddr" title='SAddr' data-ref="1180SAddr" data-ref-filename="1180SAddr">SAddr</a>); }, <i>// saddr</i></td></tr>
<tr><th id="3638">3638</th><td>      [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col0 decl" id="1190MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1190MIB" data-ref-filename="1190MIB">MIB</dfn>) { <a class="local col0 ref" href="#1190MIB" title='MIB' data-ref="1190MIB" data-ref-filename="1190MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col5 ref" href="#1175ImmOffset" title='ImmOffset' data-ref="1175ImmOffset" data-ref-filename="1175ImmOffset">ImmOffset</a>); } <i>// offset</i></td></tr>
<tr><th id="3639">3639</th><td>  }};</td></tr>
<tr><th id="3640">3640</th><td>}</td></tr>
<tr><th id="3641">3641</th><td></td></tr>
<tr><th id="3642">3642</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL18isStackPtrRelativeRKN4llvm18MachinePointerInfoE" title='isStackPtrRelative' data-type='bool isStackPtrRelative(const llvm::MachinePointerInfo &amp; PtrInfo)' data-ref="_ZL18isStackPtrRelativeRKN4llvm18MachinePointerInfoE" data-ref-filename="_ZL18isStackPtrRelativeRKN4llvm18MachinePointerInfoE">isStackPtrRelative</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo" data-ref-filename="llvm..MachinePointerInfo">MachinePointerInfo</a> &amp;<dfn class="local col1 decl" id="1191PtrInfo" title='PtrInfo' data-type='const llvm::MachinePointerInfo &amp;' data-ref="1191PtrInfo" data-ref-filename="1191PtrInfo">PtrInfo</dfn>) {</td></tr>
<tr><th id="3643">3643</th><td>  <em>auto</em> <dfn class="local col2 decl" id="1192PSV" title='PSV' data-type='const llvm::PseudoSourceValue *' data-ref="1192PSV" data-ref-filename="1192PSV">PSV</dfn> = <a class="local col1 ref" href="#1191PtrInfo" title='PtrInfo' data-ref="1191PtrInfo" data-ref-filename="1191PtrInfo">PtrInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo::V" title='llvm::MachinePointerInfo::V' data-ref="llvm::MachinePointerInfo::V" data-ref-filename="llvm..MachinePointerInfo..V">V</a>.<a class="ref fn" href="../../../include/llvm/ADT/PointerUnion.h.html#_ZNK4llvm12PointerUnion8dyn_castEv" title='llvm::PointerUnion::dyn_cast' data-ref="_ZNK4llvm12PointerUnion8dyn_castEv" data-ref-filename="_ZNK4llvm12PointerUnion8dyn_castEv">dyn_cast</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue" data-ref-filename="llvm..PseudoSourceValue">PseudoSourceValue</a> *&gt;();</td></tr>
<tr><th id="3644">3644</th><td>  <b>return</b> <a class="local col2 ref" href="#1192PSV" title='PSV' data-ref="1192PSV" data-ref-filename="1192PSV">PSV</a> &amp;&amp; <a class="local col2 ref" href="#1192PSV" title='PSV' data-ref="1192PSV" data-ref-filename="1192PSV">PSV</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#_ZNK4llvm17PseudoSourceValue7isStackEv" title='llvm::PseudoSourceValue::isStack' data-ref="_ZNK4llvm17PseudoSourceValue7isStackEv" data-ref-filename="_ZNK4llvm17PseudoSourceValue7isStackEv">isStack</a>();</td></tr>
<tr><th id="3645">3645</th><td>}</td></tr>
<tr><th id="3646">3646</th><td></td></tr>
<tr><th id="3647">3647</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="3648">3648</th><td><a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector23selectMUBUFScratchOffenERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectMUBUFScratchOffen' data-ref="_ZNK4llvm25AMDGPUInstructionSelector23selectMUBUFScratchOffenERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector23selectMUBUFScratchOffenERNS_14MachineOperandE">selectMUBUFScratchOffen</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="1193Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="1193Root" data-ref-filename="1193Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="3649">3649</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="1194MI" title='MI' data-type='llvm::MachineInstr *' data-ref="1194MI" data-ref-filename="1194MI">MI</dfn> = <a class="local col3 ref" href="#1193Root" title='Root' data-ref="1193Root" data-ref-filename="1193Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv" data-ref-filename="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="3650">3650</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="1195MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="1195MBB" data-ref-filename="1195MBB">MBB</dfn> = <a class="local col4 ref" href="#1194MI" title='MI' data-ref="1194MI" data-ref-filename="1194MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="3651">3651</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col6 decl" id="1196MF" title='MF' data-type='llvm::MachineFunction *' data-ref="1196MF" data-ref-filename="1196MF">MF</dfn> = <a class="local col5 ref" href="#1195MBB" title='MBB' data-ref="1195MBB" data-ref-filename="1195MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="3652">3652</th><td>  <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col7 decl" id="1197Info" title='Info' data-type='const llvm::SIMachineFunctionInfo *' data-ref="1197Info" data-ref-filename="1197Info">Info</dfn> = <a class="local col6 ref" href="#1196MF" title='MF' data-ref="1196MF" data-ref-filename="1196MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="3653">3653</th><td></td></tr>
<tr><th id="3654">3654</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col8 decl" id="1198Offset" title='Offset' data-type='int64_t' data-ref="1198Offset" data-ref-filename="1198Offset">Offset</dfn> = <var>0</var>;</td></tr>
<tr><th id="3655">3655</th><td>  <b>if</b> (<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_" title='llvm::MIPatternMatch::mi_match' data-ref="_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_" data-ref-filename="_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_">mi_match</a>(<a class="local col3 ref" href="#1193Root" title='Root' data-ref="1193Root" data-ref-filename="1193Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch6m_ICstERl" title='llvm::MIPatternMatch::m_ICst' data-ref="_ZN4llvm14MIPatternMatch6m_ICstERl" data-ref-filename="_ZN4llvm14MIPatternMatch6m_ICstERl">m_ICst</a>(<span class='refarg'><a class="local col8 ref" href="#1198Offset" title='Offset' data-ref="1198Offset" data-ref-filename="1198Offset">Offset</a></span>)) &amp;&amp;</td></tr>
<tr><th id="3656">3656</th><td>      <a class="local col8 ref" href="#1198Offset" title='Offset' data-ref="1198Offset" data-ref-filename="1198Offset">Offset</a> != <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TM" title='llvm::AMDGPUInstructionSelector::TM' data-ref="llvm::AMDGPUInstructionSelector::TM" data-ref-filename="llvm..AMDGPUInstructionSelector..TM">TM</a>.<a class="ref fn" href="AMDGPUTargetMachine.h.html#_ZN4llvm19AMDGPUTargetMachine19getNullPointerValueEj" title='llvm::AMDGPUTargetMachine::getNullPointerValue' data-ref="_ZN4llvm19AMDGPUTargetMachine19getNullPointerValueEj" data-ref-filename="_ZN4llvm19AMDGPUTargetMachine19getNullPointerValueEj">getNullPointerValue</a>(<span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::PRIVATE_ADDRESS" title='llvm::AMDGPUAS::PRIVATE_ADDRESS' data-ref="llvm::AMDGPUAS::PRIVATE_ADDRESS" data-ref-filename="llvm..AMDGPUAS..PRIVATE_ADDRESS">PRIVATE_ADDRESS</a>)) {</td></tr>
<tr><th id="3657">3657</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="1199HighBits" title='HighBits' data-type='llvm::Register' data-ref="1199HighBits" data-ref-filename="1199HighBits">HighBits</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>);</td></tr>
<tr><th id="3658">3658</th><td></td></tr>
<tr><th id="3659">3659</th><td>    <i>// TODO: Should this be inside the render function? The iterator seems to</i></td></tr>
<tr><th id="3660">3660</th><td><i>    // move.</i></td></tr>
<tr><th id="3661">3661</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col5 ref" href="#1195MBB" title='MBB' data-ref="1195MBB" data-ref-filename="1195MBB">MBB</a></span>, <a class="local col4 ref" href="#1194MI" title='MI' data-ref="1194MI" data-ref-filename="1194MI">MI</a>, <a class="local col4 ref" href="#1194MI" title='MI' data-ref="1194MI" data-ref-filename="1194MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_e32" title='llvm::AMDGPU::V_MOV_B32_e32' data-ref="llvm::AMDGPU::V_MOV_B32_e32" data-ref-filename="llvm..AMDGPU..V_MOV_B32_e32">V_MOV_B32_e32</a>),</td></tr>
<tr><th id="3662">3662</th><td>            <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1199HighBits" title='HighBits' data-ref="1199HighBits" data-ref-filename="1199HighBits">HighBits</a>)</td></tr>
<tr><th id="3663">3663</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col8 ref" href="#1198Offset" title='Offset' data-ref="1198Offset" data-ref-filename="1198Offset">Offset</a> &amp; ~<var>4095</var>);</td></tr>
<tr><th id="3664">3664</th><td></td></tr>
<tr><th id="3665">3665</th><td>    <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" data-ref-filename="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{[=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col0 decl" id="1200MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1200MIB" data-ref-filename="1200MIB">MIB</dfn>) { <i>// rsrc</i></td></tr>
<tr><th id="3666">3666</th><td>               <a class="local col0 ref" href="#1200MIB" title='MIB' data-ref="1200MIB" data-ref-filename="1200MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col7 ref" href="#1197Info" title='Info' data-ref="1197Info" data-ref-filename="1197Info">Info</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv" title='llvm::SIMachineFunctionInfo::getScratchRSrcReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv">getScratchRSrcReg</a>());</td></tr>
<tr><th id="3667">3667</th><td>             },</td></tr>
<tr><th id="3668">3668</th><td>             [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col1 decl" id="1201MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1201MIB" data-ref-filename="1201MIB">MIB</dfn>) { <i>// vaddr</i></td></tr>
<tr><th id="3669">3669</th><td>               <a class="local col1 ref" href="#1201MIB" title='MIB' data-ref="1201MIB" data-ref-filename="1201MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1199HighBits" title='HighBits' data-ref="1199HighBits" data-ref-filename="1199HighBits">HighBits</a>);</td></tr>
<tr><th id="3670">3670</th><td>             },</td></tr>
<tr><th id="3671">3671</th><td>             [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col2 decl" id="1202MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1202MIB" data-ref-filename="1202MIB">MIB</dfn>) { <i>// soffset</i></td></tr>
<tr><th id="3672">3672</th><td>               <i>// Use constant zero for soffset and rely on eliminateFrameIndex</i></td></tr>
<tr><th id="3673">3673</th><td><i>               // to choose the appropriate frame register if need be.</i></td></tr>
<tr><th id="3674">3674</th><td>               <a class="local col2 ref" href="#1202MIB" title='MIB' data-ref="1202MIB" data-ref-filename="1202MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="3675">3675</th><td>             },</td></tr>
<tr><th id="3676">3676</th><td>             [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col3 decl" id="1203MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1203MIB" data-ref-filename="1203MIB">MIB</dfn>) { <i>// offset</i></td></tr>
<tr><th id="3677">3677</th><td>               <a class="local col3 ref" href="#1203MIB" title='MIB' data-ref="1203MIB" data-ref-filename="1203MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col8 ref" href="#1198Offset" title='Offset' data-ref="1198Offset" data-ref-filename="1198Offset">Offset</a> &amp; <var>4095</var>);</td></tr>
<tr><th id="3678">3678</th><td>             }}};</td></tr>
<tr><th id="3679">3679</th><td>  }</td></tr>
<tr><th id="3680">3680</th><td></td></tr>
<tr><th id="3681">3681</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Offset == <var>0</var> || Offset == -<var>1</var>);</td></tr>
<tr><th id="3682">3682</th><td></td></tr>
<tr><th id="3683">3683</th><td>  <i>// Try to fold a frame index directly into the MUBUF vaddr field, and any</i></td></tr>
<tr><th id="3684">3684</th><td><i>  // offsets.</i></td></tr>
<tr><th id="3685">3685</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>int</em>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1Ev" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1Ev" data-ref-filename="_ZN4llvm8OptionalC1Ev"></a><dfn class="local col4 decl" id="1204FI" title='FI' data-type='Optional&lt;int&gt;' data-ref="1204FI" data-ref-filename="1204FI">FI</dfn>;</td></tr>
<tr><th id="3686">3686</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="1205VAddr" title='VAddr' data-type='llvm::Register' data-ref="1205VAddr" data-ref-filename="1205VAddr">VAddr</dfn> = <a class="local col3 ref" href="#1193Root" title='Root' data-ref="1193Root" data-ref-filename="1193Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3687">3687</th><td>  <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="1206RootDef" title='RootDef' data-type='const llvm::MachineInstr *' data-ref="1206RootDef" data-ref-filename="1206RootDef"><a class="local col6 ref" href="#1206RootDef" title='RootDef' data-ref="1206RootDef" data-ref-filename="1206RootDef">RootDef</a></dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="local col3 ref" href="#1193Root" title='Root' data-ref="1193Root" data-ref-filename="1193Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="3688">3688</th><td>    <b>if</b> (<a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#_ZNK4llvm19InstructionSelector24isBaseWithConstantOffsetERKNS_14MachineOperandERKNS_19MachineRegisterInfoE" title='llvm::InstructionSelector::isBaseWithConstantOffset' data-ref="_ZNK4llvm19InstructionSelector24isBaseWithConstantOffsetERKNS_14MachineOperandERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm19InstructionSelector24isBaseWithConstantOffsetERKNS_14MachineOperandERKNS_19MachineRegisterInfoE">isBaseWithConstantOffset</a>(<a class="local col3 ref" href="#1193Root" title='Root' data-ref="1193Root" data-ref-filename="1193Root">Root</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>)) {</td></tr>
<tr><th id="3689">3689</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="1207LHS" title='LHS' data-type='const llvm::MachineOperand &amp;' data-ref="1207LHS" data-ref-filename="1207LHS">LHS</dfn> = <a class="local col6 ref" href="#1206RootDef" title='RootDef' data-ref="1206RootDef" data-ref-filename="1206RootDef">RootDef</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="3690">3690</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="1208RHS" title='RHS' data-type='const llvm::MachineOperand &amp;' data-ref="1208RHS" data-ref-filename="1208RHS">RHS</dfn> = <a class="local col6 ref" href="#1206RootDef" title='RootDef' data-ref="1206RootDef" data-ref-filename="1206RootDef">RootDef</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="3691">3691</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="1209LHSDef" title='LHSDef' data-type='const llvm::MachineInstr *' data-ref="1209LHSDef" data-ref-filename="1209LHSDef">LHSDef</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="local col7 ref" href="#1207LHS" title='LHS' data-ref="1207LHS" data-ref-filename="1207LHS">LHS</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="3692">3692</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="1210RHSDef" title='RHSDef' data-type='const llvm::MachineInstr *' data-ref="1210RHSDef" data-ref-filename="1210RHSDef">RHSDef</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="local col8 ref" href="#1208RHS" title='RHS' data-ref="1208RHS" data-ref-filename="1208RHS">RHS</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="3693">3693</th><td>      <b>if</b> (<a class="local col9 ref" href="#1209LHSDef" title='LHSDef' data-ref="1209LHSDef" data-ref-filename="1209LHSDef">LHSDef</a> &amp;&amp; <a class="local col0 ref" href="#1210RHSDef" title='RHSDef' data-ref="1210RHSDef" data-ref-filename="1210RHSDef">RHSDef</a>) {</td></tr>
<tr><th id="3694">3694</th><td>        <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col1 decl" id="1211PossibleOffset" title='PossibleOffset' data-type='int64_t' data-ref="1211PossibleOffset" data-ref-filename="1211PossibleOffset">PossibleOffset</dfn> =</td></tr>
<tr><th id="3695">3695</th><td>            <a class="local col0 ref" href="#1210RHSDef" title='RHSDef' data-ref="1210RHSDef" data-ref-filename="1210RHSDef">RHSDef</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getCImmEv" title='llvm::MachineOperand::getCImm' data-ref="_ZNK4llvm14MachineOperand7getCImmEv" data-ref-filename="_ZNK4llvm14MachineOperand7getCImmEv">getCImm</a>()-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getSExtValueEv" title='llvm::ConstantInt::getSExtValue' data-ref="_ZNK4llvm11ConstantInt12getSExtValueEv" data-ref-filename="_ZNK4llvm11ConstantInt12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="3696">3696</th><td>        <b>if</b> (<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo21isLegalMUBUFImmOffsetEj" title='llvm::SIInstrInfo::isLegalMUBUFImmOffset' data-ref="_ZN4llvm11SIInstrInfo21isLegalMUBUFImmOffsetEj" data-ref-filename="_ZN4llvm11SIInstrInfo21isLegalMUBUFImmOffsetEj">isLegalMUBUFImmOffset</a>(<a class="local col1 ref" href="#1211PossibleOffset" title='PossibleOffset' data-ref="1211PossibleOffset" data-ref-filename="1211PossibleOffset">PossibleOffset</a>) &amp;&amp;</td></tr>
<tr><th id="3697">3697</th><td>            (!<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::STI" title='llvm::AMDGPUInstructionSelector::STI' data-ref="llvm::AMDGPUInstructionSelector::STI" data-ref-filename="llvm..AMDGPUInstructionSelector..STI">STI</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget35privateMemoryResourceIsRangeCheckedEv" title='llvm::GCNSubtarget::privateMemoryResourceIsRangeChecked' data-ref="_ZNK4llvm12GCNSubtarget35privateMemoryResourceIsRangeCheckedEv" data-ref-filename="_ZNK4llvm12GCNSubtarget35privateMemoryResourceIsRangeCheckedEv">privateMemoryResourceIsRangeChecked</a>() ||</td></tr>
<tr><th id="3698">3698</th><td>             <a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::KnownBits" title='llvm::InstructionSelector::KnownBits' data-ref="llvm::InstructionSelector::KnownBits" data-ref-filename="llvm..InstructionSelector..KnownBits">KnownBits</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/GISelKnownBits.h.html#_ZN4llvm14GISelKnownBits13signBitIsZeroENS_8RegisterE" title='llvm::GISelKnownBits::signBitIsZero' data-ref="_ZN4llvm14GISelKnownBits13signBitIsZeroENS_8RegisterE" data-ref-filename="_ZN4llvm14GISelKnownBits13signBitIsZeroENS_8RegisterE">signBitIsZero</a>(<a class="local col7 ref" href="#1207LHS" title='LHS' data-ref="1207LHS" data-ref-filename="1207LHS">LHS</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))) {</td></tr>
<tr><th id="3699">3699</th><td>          <b>if</b> (<a class="local col9 ref" href="#1209LHSDef" title='LHSDef' data-ref="1209LHSDef" data-ref-filename="1209LHSDef">LHSDef</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_FRAME_INDEX" title='llvm::AMDGPU::G_FRAME_INDEX' data-ref="llvm::AMDGPU::G_FRAME_INDEX" data-ref-filename="llvm..AMDGPU..G_FRAME_INDEX">G_FRAME_INDEX</a>)</td></tr>
<tr><th id="3700">3700</th><td>            <a class="local col4 ref" href="#1204FI" title='FI' data-ref="1204FI" data-ref-filename="1204FI">FI</a> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalaSEOT_" title='llvm::Optional::operator=' data-ref="_ZN4llvm8OptionalaSEOT_" data-ref-filename="_ZN4llvm8OptionalaSEOT_">=</a> <a class="local col9 ref" href="#1209LHSDef" title='LHSDef' data-ref="1209LHSDef" data-ref-filename="1209LHSDef">LHSDef</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="3701">3701</th><td>          <b>else</b></td></tr>
<tr><th id="3702">3702</th><td>            <a class="local col5 ref" href="#1205VAddr" title='VAddr' data-ref="1205VAddr" data-ref-filename="1205VAddr">VAddr</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col7 ref" href="#1207LHS" title='LHS' data-ref="1207LHS" data-ref-filename="1207LHS">LHS</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3703">3703</th><td>          <a class="local col8 ref" href="#1198Offset" title='Offset' data-ref="1198Offset" data-ref-filename="1198Offset">Offset</a> = <a class="local col1 ref" href="#1211PossibleOffset" title='PossibleOffset' data-ref="1211PossibleOffset" data-ref-filename="1211PossibleOffset">PossibleOffset</a>;</td></tr>
<tr><th id="3704">3704</th><td>        }</td></tr>
<tr><th id="3705">3705</th><td>      }</td></tr>
<tr><th id="3706">3706</th><td>    } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#1206RootDef" title='RootDef' data-ref="1206RootDef" data-ref-filename="1206RootDef">RootDef</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_FRAME_INDEX" title='llvm::AMDGPU::G_FRAME_INDEX' data-ref="llvm::AMDGPU::G_FRAME_INDEX" data-ref-filename="llvm..AMDGPU..G_FRAME_INDEX">G_FRAME_INDEX</a>) {</td></tr>
<tr><th id="3707">3707</th><td>      <a class="local col4 ref" href="#1204FI" title='FI' data-ref="1204FI" data-ref-filename="1204FI">FI</a> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalaSEOT_" title='llvm::Optional::operator=' data-ref="_ZN4llvm8OptionalaSEOT_" data-ref-filename="_ZN4llvm8OptionalaSEOT_">=</a> <a class="local col6 ref" href="#1206RootDef" title='RootDef' data-ref="1206RootDef" data-ref-filename="1206RootDef">RootDef</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="3708">3708</th><td>    }</td></tr>
<tr><th id="3709">3709</th><td>  }</td></tr>
<tr><th id="3710">3710</th><td></td></tr>
<tr><th id="3711">3711</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" data-ref-filename="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{[=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col2 decl" id="1212MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1212MIB" data-ref-filename="1212MIB">MIB</dfn>) { <i>// rsrc</i></td></tr>
<tr><th id="3712">3712</th><td>             <a class="local col2 ref" href="#1212MIB" title='MIB' data-ref="1212MIB" data-ref-filename="1212MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col7 ref" href="#1197Info" title='Info' data-ref="1197Info" data-ref-filename="1197Info">Info</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv" title='llvm::SIMachineFunctionInfo::getScratchRSrcReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv">getScratchRSrcReg</a>());</td></tr>
<tr><th id="3713">3713</th><td>           },</td></tr>
<tr><th id="3714">3714</th><td>           [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col3 decl" id="1213MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1213MIB" data-ref-filename="1213MIB">MIB</dfn>) { <i>// vaddr</i></td></tr>
<tr><th id="3715">3715</th><td>             <b>if</b> (<a class="local col4 ref" href="#1204FI" title='FI' data-ref="1204FI" data-ref-filename="1204FI">FI</a>.<a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8Optional8hasValueEv" title='llvm::Optional::hasValue' data-ref="_ZNK4llvm8Optional8hasValueEv" data-ref-filename="_ZNK4llvm8Optional8hasValueEv">hasValue</a>())</td></tr>
<tr><th id="3716">3716</th><td>               <a class="local col3 ref" href="#1213MIB" title='MIB' data-ref="1213MIB" data-ref-filename="1213MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col4 ref" href="#1204FI" title='FI' data-ref="1204FI" data-ref-filename="1204FI">FI</a>.<a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZNKR4llvm8Optional8getValueEv" title='llvm::Optional::getValue' data-ref="_ZNKR4llvm8Optional8getValueEv" data-ref-filename="_ZNKR4llvm8Optional8getValueEv">getValue</a>());</td></tr>
<tr><th id="3717">3717</th><td>             <b>else</b></td></tr>
<tr><th id="3718">3718</th><td>               <a class="local col3 ref" href="#1213MIB" title='MIB' data-ref="1213MIB" data-ref-filename="1213MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#1205VAddr" title='VAddr' data-ref="1205VAddr" data-ref-filename="1205VAddr">VAddr</a>);</td></tr>
<tr><th id="3719">3719</th><td>           },</td></tr>
<tr><th id="3720">3720</th><td>           [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col4 decl" id="1214MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1214MIB" data-ref-filename="1214MIB">MIB</dfn>) { <i>// soffset</i></td></tr>
<tr><th id="3721">3721</th><td>             <i>// Use constant zero for soffset and rely on eliminateFrameIndex</i></td></tr>
<tr><th id="3722">3722</th><td><i>             // to choose the appropriate frame register if need be.</i></td></tr>
<tr><th id="3723">3723</th><td>             <a class="local col4 ref" href="#1214MIB" title='MIB' data-ref="1214MIB" data-ref-filename="1214MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="3724">3724</th><td>           },</td></tr>
<tr><th id="3725">3725</th><td>           [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col5 decl" id="1215MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1215MIB" data-ref-filename="1215MIB">MIB</dfn>) { <i>// offset</i></td></tr>
<tr><th id="3726">3726</th><td>             <a class="local col5 ref" href="#1215MIB" title='MIB' data-ref="1215MIB" data-ref-filename="1215MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col8 ref" href="#1198Offset" title='Offset' data-ref="1198Offset" data-ref-filename="1198Offset">Offset</a>);</td></tr>
<tr><th id="3727">3727</th><td>           }}};</td></tr>
<tr><th id="3728">3728</th><td>}</td></tr>
<tr><th id="3729">3729</th><td></td></tr>
<tr><th id="3730">3730</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector15isDSOffsetLegalENS_8RegisterEl" title='llvm::AMDGPUInstructionSelector::isDSOffsetLegal' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15isDSOffsetLegalENS_8RegisterEl" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15isDSOffsetLegalENS_8RegisterEl">isDSOffsetLegal</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="1216Base" title='Base' data-type='llvm::Register' data-ref="1216Base" data-ref-filename="1216Base">Base</dfn>,</td></tr>
<tr><th id="3731">3731</th><td>                                                <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col7 decl" id="1217Offset" title='Offset' data-type='int64_t' data-ref="1217Offset" data-ref-filename="1217Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="3732">3732</th><td>  <b>if</b> (!<a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm" data-ref-filename="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>16</var>&gt;(<a class="local col7 ref" href="#1217Offset" title='Offset' data-ref="1217Offset" data-ref-filename="1217Offset">Offset</a>))</td></tr>
<tr><th id="3733">3733</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3734">3734</th><td></td></tr>
<tr><th id="3735">3735</th><td>  <b>if</b> (<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::STI" title='llvm::AMDGPUInstructionSelector::STI' data-ref="llvm::AMDGPUInstructionSelector::STI" data-ref-filename="llvm..AMDGPUInstructionSelector..STI">STI</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget17hasUsableDSOffsetEv" title='llvm::GCNSubtarget::hasUsableDSOffset' data-ref="_ZNK4llvm12GCNSubtarget17hasUsableDSOffsetEv" data-ref-filename="_ZNK4llvm12GCNSubtarget17hasUsableDSOffsetEv">hasUsableDSOffset</a>() || <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::STI" title='llvm::AMDGPUInstructionSelector::STI' data-ref="llvm::AMDGPUInstructionSelector::STI" data-ref-filename="llvm..AMDGPUInstructionSelector..STI">STI</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget28unsafeDSOffsetFoldingEnabledEv" title='llvm::GCNSubtarget::unsafeDSOffsetFoldingEnabled' data-ref="_ZNK4llvm12GCNSubtarget28unsafeDSOffsetFoldingEnabledEv" data-ref-filename="_ZNK4llvm12GCNSubtarget28unsafeDSOffsetFoldingEnabledEv">unsafeDSOffsetFoldingEnabled</a>())</td></tr>
<tr><th id="3736">3736</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3737">3737</th><td></td></tr>
<tr><th id="3738">3738</th><td>  <i>// On Southern Islands instruction with a negative base value and an offset</i></td></tr>
<tr><th id="3739">3739</th><td><i>  // don't seem to work.</i></td></tr>
<tr><th id="3740">3740</th><td>  <b>return</b> <a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::KnownBits" title='llvm::InstructionSelector::KnownBits' data-ref="llvm::InstructionSelector::KnownBits" data-ref-filename="llvm..InstructionSelector..KnownBits">KnownBits</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/GISelKnownBits.h.html#_ZN4llvm14GISelKnownBits13signBitIsZeroENS_8RegisterE" title='llvm::GISelKnownBits::signBitIsZero' data-ref="_ZN4llvm14GISelKnownBits13signBitIsZeroENS_8RegisterE" data-ref-filename="_ZN4llvm14GISelKnownBits13signBitIsZeroENS_8RegisterE">signBitIsZero</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#1216Base" title='Base' data-ref="1216Base" data-ref-filename="1216Base">Base</a>);</td></tr>
<tr><th id="3741">3741</th><td>}</td></tr>
<tr><th id="3742">3742</th><td></td></tr>
<tr><th id="3743">3743</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector16isDSOffset2LegalENS_8RegisterEllj" title='llvm::AMDGPUInstructionSelector::isDSOffset2Legal' data-ref="_ZNK4llvm25AMDGPUInstructionSelector16isDSOffset2LegalENS_8RegisterEllj" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector16isDSOffset2LegalENS_8RegisterEllj">isDSOffset2Legal</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="1218Base" title='Base' data-type='llvm::Register' data-ref="1218Base" data-ref-filename="1218Base">Base</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col9 decl" id="1219Offset0" title='Offset0' data-type='int64_t' data-ref="1219Offset0" data-ref-filename="1219Offset0">Offset0</dfn>,</td></tr>
<tr><th id="3744">3744</th><td>                                                 <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col0 decl" id="1220Offset1" title='Offset1' data-type='int64_t' data-ref="1220Offset1" data-ref-filename="1220Offset1">Offset1</dfn>,</td></tr>
<tr><th id="3745">3745</th><td>                                                 <em>unsigned</em> <dfn class="local col1 decl" id="1221Size" title='Size' data-type='unsigned int' data-ref="1221Size" data-ref-filename="1221Size">Size</dfn>) <em>const</em> {</td></tr>
<tr><th id="3746">3746</th><td>  <b>if</b> (<a class="local col9 ref" href="#1219Offset0" title='Offset0' data-ref="1219Offset0" data-ref-filename="1219Offset0">Offset0</a> % <a class="local col1 ref" href="#1221Size" title='Size' data-ref="1221Size" data-ref-filename="1221Size">Size</a> != <var>0</var> || <a class="local col0 ref" href="#1220Offset1" title='Offset1' data-ref="1220Offset1" data-ref-filename="1220Offset1">Offset1</a> % <a class="local col1 ref" href="#1221Size" title='Size' data-ref="1221Size" data-ref-filename="1221Size">Size</a> != <var>0</var>)</td></tr>
<tr><th id="3747">3747</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3748">3748</th><td>  <b>if</b> (!<a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm" data-ref-filename="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>8</var>&gt;(<a class="local col9 ref" href="#1219Offset0" title='Offset0' data-ref="1219Offset0" data-ref-filename="1219Offset0">Offset0</a> / <a class="local col1 ref" href="#1221Size" title='Size' data-ref="1221Size" data-ref-filename="1221Size">Size</a>) || !<a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm" data-ref-filename="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>8</var>&gt;(<a class="local col0 ref" href="#1220Offset1" title='Offset1' data-ref="1220Offset1" data-ref-filename="1220Offset1">Offset1</a> / <a class="local col1 ref" href="#1221Size" title='Size' data-ref="1221Size" data-ref-filename="1221Size">Size</a>))</td></tr>
<tr><th id="3749">3749</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3750">3750</th><td></td></tr>
<tr><th id="3751">3751</th><td>  <b>if</b> (<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::STI" title='llvm::AMDGPUInstructionSelector::STI' data-ref="llvm::AMDGPUInstructionSelector::STI" data-ref-filename="llvm..AMDGPUInstructionSelector..STI">STI</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget17hasUsableDSOffsetEv" title='llvm::GCNSubtarget::hasUsableDSOffset' data-ref="_ZNK4llvm12GCNSubtarget17hasUsableDSOffsetEv" data-ref-filename="_ZNK4llvm12GCNSubtarget17hasUsableDSOffsetEv">hasUsableDSOffset</a>() || <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::STI" title='llvm::AMDGPUInstructionSelector::STI' data-ref="llvm::AMDGPUInstructionSelector::STI" data-ref-filename="llvm..AMDGPUInstructionSelector..STI">STI</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget28unsafeDSOffsetFoldingEnabledEv" title='llvm::GCNSubtarget::unsafeDSOffsetFoldingEnabled' data-ref="_ZNK4llvm12GCNSubtarget28unsafeDSOffsetFoldingEnabledEv" data-ref-filename="_ZNK4llvm12GCNSubtarget28unsafeDSOffsetFoldingEnabledEv">unsafeDSOffsetFoldingEnabled</a>())</td></tr>
<tr><th id="3752">3752</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3753">3753</th><td></td></tr>
<tr><th id="3754">3754</th><td>  <i>// On Southern Islands instruction with a negative base value and an offset</i></td></tr>
<tr><th id="3755">3755</th><td><i>  // don't seem to work.</i></td></tr>
<tr><th id="3756">3756</th><td>  <b>return</b> <a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::KnownBits" title='llvm::InstructionSelector::KnownBits' data-ref="llvm::InstructionSelector::KnownBits" data-ref-filename="llvm..InstructionSelector..KnownBits">KnownBits</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/GISelKnownBits.h.html#_ZN4llvm14GISelKnownBits13signBitIsZeroENS_8RegisterE" title='llvm::GISelKnownBits::signBitIsZero' data-ref="_ZN4llvm14GISelKnownBits13signBitIsZeroENS_8RegisterE" data-ref-filename="_ZN4llvm14GISelKnownBits13signBitIsZeroENS_8RegisterE">signBitIsZero</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#1218Base" title='Base' data-ref="1218Base" data-ref-filename="1218Base">Base</a>);</td></tr>
<tr><th id="3757">3757</th><td>}</td></tr>
<tr><th id="3758">3758</th><td></td></tr>
<tr><th id="3759">3759</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="3760">3760</th><td><a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector24selectMUBUFScratchOffsetERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectMUBUFScratchOffset' data-ref="_ZNK4llvm25AMDGPUInstructionSelector24selectMUBUFScratchOffsetERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector24selectMUBUFScratchOffsetERNS_14MachineOperandE">selectMUBUFScratchOffset</dfn>(</td></tr>
<tr><th id="3761">3761</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="1222Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="1222Root" data-ref-filename="1222Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="3762">3762</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="1223MI" title='MI' data-type='llvm::MachineInstr *' data-ref="1223MI" data-ref-filename="1223MI">MI</dfn> = <a class="local col2 ref" href="#1222Root" title='Root' data-ref="1222Root" data-ref-filename="1222Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv" data-ref-filename="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="3763">3763</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="1224MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="1224MBB" data-ref-filename="1224MBB">MBB</dfn> = <a class="local col3 ref" href="#1223MI" title='MI' data-ref="1223MI" data-ref-filename="1223MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="3764">3764</th><td></td></tr>
<tr><th id="3765">3765</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col5 decl" id="1225Offset" title='Offset' data-type='int64_t' data-ref="1225Offset" data-ref-filename="1225Offset">Offset</dfn> = <var>0</var>;</td></tr>
<tr><th id="3766">3766</th><td>  <b>if</b> (!<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_" title='llvm::MIPatternMatch::mi_match' data-ref="_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_" data-ref-filename="_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_">mi_match</a>(<a class="local col2 ref" href="#1222Root" title='Root' data-ref="1222Root" data-ref-filename="1222Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch6m_ICstERl" title='llvm::MIPatternMatch::m_ICst' data-ref="_ZN4llvm14MIPatternMatch6m_ICstERl" data-ref-filename="_ZN4llvm14MIPatternMatch6m_ICstERl">m_ICst</a>(<span class='refarg'><a class="local col5 ref" href="#1225Offset" title='Offset' data-ref="1225Offset" data-ref-filename="1225Offset">Offset</a></span>)) ||</td></tr>
<tr><th id="3767">3767</th><td>      !<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo21isLegalMUBUFImmOffsetEj" title='llvm::SIInstrInfo::isLegalMUBUFImmOffset' data-ref="_ZN4llvm11SIInstrInfo21isLegalMUBUFImmOffsetEj" data-ref-filename="_ZN4llvm11SIInstrInfo21isLegalMUBUFImmOffsetEj">isLegalMUBUFImmOffset</a>(<a class="local col5 ref" href="#1225Offset" title='Offset' data-ref="1225Offset" data-ref-filename="1225Offset">Offset</a>))</td></tr>
<tr><th id="3768">3768</th><td>    <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1Ev" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1Ev" data-ref-filename="_ZN4llvm8OptionalC1Ev">{</a>};</td></tr>
<tr><th id="3769">3769</th><td></td></tr>
<tr><th id="3770">3770</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col6 decl" id="1226MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="1226MF" data-ref-filename="1226MF">MF</dfn> = <a class="local col4 ref" href="#1224MBB" title='MBB' data-ref="1224MBB" data-ref-filename="1224MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="3771">3771</th><td>  <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col7 decl" id="1227Info" title='Info' data-type='const llvm::SIMachineFunctionInfo *' data-ref="1227Info" data-ref-filename="1227Info">Info</dfn> = <a class="local col6 ref" href="#1226MF" title='MF' data-ref="1226MF" data-ref-filename="1226MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZNK4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="3772">3772</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col8 decl" id="1228MMO" title='MMO' data-type='const llvm::MachineMemOperand *' data-ref="1228MMO" data-ref-filename="1228MMO">MMO</dfn> = *<a class="local col3 ref" href="#1223MI" title='MI' data-ref="1223MI" data-ref-filename="1223MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv" data-ref-filename="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>();</td></tr>
<tr><th id="3773">3773</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo" data-ref-filename="llvm..MachinePointerInfo">MachinePointerInfo</a> &amp;<dfn class="local col9 decl" id="1229PtrInfo" title='PtrInfo' data-type='const llvm::MachinePointerInfo &amp;' data-ref="1229PtrInfo" data-ref-filename="1229PtrInfo">PtrInfo</dfn> = <a class="local col8 ref" href="#1228MMO" title='MMO' data-ref="1228MMO" data-ref-filename="1228MMO">MMO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand14getPointerInfoEv" title='llvm::MachineMemOperand::getPointerInfo' data-ref="_ZNK4llvm17MachineMemOperand14getPointerInfoEv" data-ref-filename="_ZNK4llvm17MachineMemOperand14getPointerInfoEv">getPointerInfo</a>();</td></tr>
<tr><th id="3774">3774</th><td></td></tr>
<tr><th id="3775">3775</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" data-ref-filename="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{</td></tr>
<tr><th id="3776">3776</th><td>      [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col0 decl" id="1230MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1230MIB" data-ref-filename="1230MIB">MIB</dfn>) { <i>// rsrc</i></td></tr>
<tr><th id="3777">3777</th><td>        <a class="local col0 ref" href="#1230MIB" title='MIB' data-ref="1230MIB" data-ref-filename="1230MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col7 ref" href="#1227Info" title='Info' data-ref="1227Info" data-ref-filename="1227Info">Info</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv" title='llvm::SIMachineFunctionInfo::getScratchRSrcReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv">getScratchRSrcReg</a>());</td></tr>
<tr><th id="3778">3778</th><td>      },</td></tr>
<tr><th id="3779">3779</th><td>      [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col1 decl" id="1231MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1231MIB" data-ref-filename="1231MIB">MIB</dfn>) { <i>// soffset</i></td></tr>
<tr><th id="3780">3780</th><td>        <b>if</b> (<a class="tu ref fn" href="#_ZL18isStackPtrRelativeRKN4llvm18MachinePointerInfoE" title='isStackPtrRelative' data-use='c' data-ref="_ZL18isStackPtrRelativeRKN4llvm18MachinePointerInfoE" data-ref-filename="_ZL18isStackPtrRelativeRKN4llvm18MachinePointerInfoE">isStackPtrRelative</a>(<a class="local col9 ref" href="#1229PtrInfo" title='PtrInfo' data-ref="1229PtrInfo" data-ref-filename="1229PtrInfo">PtrInfo</a>))</td></tr>
<tr><th id="3781">3781</th><td>          <a class="local col1 ref" href="#1231MIB" title='MIB' data-ref="1231MIB" data-ref-filename="1231MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col7 ref" href="#1227Info" title='Info' data-ref="1227Info" data-ref-filename="1227Info">Info</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv" title='llvm::SIMachineFunctionInfo::getStackPtrOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv">getStackPtrOffsetReg</a>());</td></tr>
<tr><th id="3782">3782</th><td>        <b>else</b></td></tr>
<tr><th id="3783">3783</th><td>          <a class="local col1 ref" href="#1231MIB" title='MIB' data-ref="1231MIB" data-ref-filename="1231MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="3784">3784</th><td>      },</td></tr>
<tr><th id="3785">3785</th><td>      [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col2 decl" id="1232MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1232MIB" data-ref-filename="1232MIB">MIB</dfn>) { <a class="local col2 ref" href="#1232MIB" title='MIB' data-ref="1232MIB" data-ref-filename="1232MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col5 ref" href="#1225Offset" title='Offset' data-ref="1225Offset" data-ref-filename="1225Offset">Offset</a>); } <i>// offset</i></td></tr>
<tr><th id="3786">3786</th><td>  }};</td></tr>
<tr><th id="3787">3787</th><td>}</td></tr>
<tr><th id="3788">3788</th><td></td></tr>
<tr><th id="3789">3789</th><td><span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <em>unsigned</em>&gt;</td></tr>
<tr><th id="3790">3790</th><td><a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector24selectDS1Addr1OffsetImplERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectDS1Addr1OffsetImpl' data-ref="_ZNK4llvm25AMDGPUInstructionSelector24selectDS1Addr1OffsetImplERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector24selectDS1Addr1OffsetImplERNS_14MachineOperandE">selectDS1Addr1OffsetImpl</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="1233Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="1233Root" data-ref-filename="1233Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="3791">3791</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="1234RootDef" title='RootDef' data-type='const llvm::MachineInstr *' data-ref="1234RootDef" data-ref-filename="1234RootDef">RootDef</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="local col3 ref" href="#1233Root" title='Root' data-ref="1233Root" data-ref-filename="1233Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="3792">3792</th><td>  <b>if</b> (!<a class="local col4 ref" href="#1234RootDef" title='RootDef' data-ref="1234RootDef" data-ref-filename="1234RootDef">RootDef</a>)</td></tr>
<tr><th id="3793">3793</th><td>    <b>return</b> <span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<a class="local col3 ref" href="#1233Root" title='Root' data-ref="1233Root" data-ref-filename="1233Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <var>0</var>);</td></tr>
<tr><th id="3794">3794</th><td></td></tr>
<tr><th id="3795">3795</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col5 decl" id="1235ConstAddr" title='ConstAddr' data-type='int64_t' data-ref="1235ConstAddr" data-ref-filename="1235ConstAddr">ConstAddr</dfn> = <var>0</var>;</td></tr>
<tr><th id="3796">3796</th><td></td></tr>
<tr><th id="3797">3797</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col6 decl" id="1236PtrBase" title='PtrBase' data-type='llvm::Register' data-ref="1236PtrBase" data-ref-filename="1236PtrBase">PtrBase</dfn>;</td></tr>
<tr><th id="3798">3798</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col7 decl" id="1237Offset" title='Offset' data-type='int64_t' data-ref="1237Offset" data-ref-filename="1237Offset">Offset</dfn>;</td></tr>
<tr><th id="3799">3799</th><td>  <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col6 ref" href="#1236PtrBase" title='PtrBase' data-ref="1236PtrBase" data-ref-filename="1236PtrBase">PtrBase</a></span>, <span class='refarg'><a class="local col7 ref" href="#1237Offset" title='Offset' data-ref="1237Offset" data-ref-filename="1237Offset">Offset</a></span>) <span class='ref fn' title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E">=</span></td></tr>
<tr><th id="3800">3800</th><td>    <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector28getPtrBaseWithConstantOffsetENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::AMDGPUInstructionSelector::getPtrBaseWithConstantOffset' data-ref="_ZNK4llvm25AMDGPUInstructionSelector28getPtrBaseWithConstantOffsetENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector28getPtrBaseWithConstantOffsetENS_8RegisterERKNS_19MachineRegisterInfoE">getPtrBaseWithConstantOffset</a>(<a class="local col3 ref" href="#1233Root" title='Root' data-ref="1233Root" data-ref-filename="1233Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>);</td></tr>
<tr><th id="3801">3801</th><td></td></tr>
<tr><th id="3802">3802</th><td>  <b>if</b> (<a class="local col7 ref" href="#1237Offset" title='Offset' data-ref="1237Offset" data-ref-filename="1237Offset">Offset</a>) {</td></tr>
<tr><th id="3803">3803</th><td>    <b>if</b> (<a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector15isDSOffsetLegalENS_8RegisterEl" title='llvm::AMDGPUInstructionSelector::isDSOffsetLegal' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15isDSOffsetLegalENS_8RegisterEl" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15isDSOffsetLegalENS_8RegisterEl">isDSOffsetLegal</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#1236PtrBase" title='PtrBase' data-ref="1236PtrBase" data-ref-filename="1236PtrBase">PtrBase</a>, <a class="local col7 ref" href="#1237Offset" title='Offset' data-ref="1237Offset" data-ref-filename="1237Offset">Offset</a>)) {</td></tr>
<tr><th id="3804">3804</th><td>      <i>// (add n0, c0)</i></td></tr>
<tr><th id="3805">3805</th><td>      <b>return</b> <span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col6 ref" href="#1236PtrBase" title='PtrBase' data-ref="1236PtrBase" data-ref-filename="1236PtrBase">PtrBase</a></span>, <span class='refarg'><a class="local col7 ref" href="#1237Offset" title='Offset' data-ref="1237Offset" data-ref-filename="1237Offset">Offset</a></span>);</td></tr>
<tr><th id="3806">3806</th><td>    }</td></tr>
<tr><th id="3807">3807</th><td>  } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#1234RootDef" title='RootDef' data-ref="1234RootDef" data-ref-filename="1234RootDef">RootDef</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_SUB" title='llvm::AMDGPU::G_SUB' data-ref="llvm::AMDGPU::G_SUB" data-ref-filename="llvm..AMDGPU..G_SUB">G_SUB</a>) {</td></tr>
<tr><th id="3808">3808</th><td>    <i>// TODO</i></td></tr>
<tr><th id="3809">3809</th><td></td></tr>
<tr><th id="3810">3810</th><td></td></tr>
<tr><th id="3811">3811</th><td>  } <b>else</b> <b>if</b> (<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_" title='llvm::MIPatternMatch::mi_match' data-ref="_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_" data-ref-filename="_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_">mi_match</a>(<a class="local col3 ref" href="#1233Root" title='Root' data-ref="1233Root" data-ref-filename="1233Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch6m_ICstERl" title='llvm::MIPatternMatch::m_ICst' data-ref="_ZN4llvm14MIPatternMatch6m_ICstERl" data-ref-filename="_ZN4llvm14MIPatternMatch6m_ICstERl">m_ICst</a>(<span class='refarg'><a class="local col5 ref" href="#1235ConstAddr" title='ConstAddr' data-ref="1235ConstAddr" data-ref-filename="1235ConstAddr">ConstAddr</a></span>))) {</td></tr>
<tr><th id="3812">3812</th><td>    <i>// TODO</i></td></tr>
<tr><th id="3813">3813</th><td></td></tr>
<tr><th id="3814">3814</th><td>  }</td></tr>
<tr><th id="3815">3815</th><td></td></tr>
<tr><th id="3816">3816</th><td>  <b>return</b> <span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<a class="local col3 ref" href="#1233Root" title='Root' data-ref="1233Root" data-ref-filename="1233Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <var>0</var>);</td></tr>
<tr><th id="3817">3817</th><td>}</td></tr>
<tr><th id="3818">3818</th><td></td></tr>
<tr><th id="3819">3819</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="3820">3820</th><td><a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector20selectDS1Addr1OffsetERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectDS1Addr1Offset' data-ref="_ZNK4llvm25AMDGPUInstructionSelector20selectDS1Addr1OffsetERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector20selectDS1Addr1OffsetERNS_14MachineOperandE">selectDS1Addr1Offset</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="1238Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="1238Root" data-ref-filename="1238Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="3821">3821</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col9 decl" id="1239Reg" title='Reg' data-type='llvm::Register' data-ref="1239Reg" data-ref-filename="1239Reg">Reg</dfn>;</td></tr>
<tr><th id="3822">3822</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="1240Offset" title='Offset' data-type='unsigned int' data-ref="1240Offset" data-ref-filename="1240Offset">Offset</dfn>;</td></tr>
<tr><th id="3823">3823</th><td>  <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col9 ref" href="#1239Reg" title='Reg' data-ref="1239Reg" data-ref-filename="1239Reg">Reg</a></span>, <span class='refarg'><a class="local col0 ref" href="#1240Offset" title='Offset' data-ref="1240Offset" data-ref-filename="1240Offset">Offset</a></span>) <span class='ref fn' title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E">=</span> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector24selectDS1Addr1OffsetImplERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectDS1Addr1OffsetImpl' data-ref="_ZNK4llvm25AMDGPUInstructionSelector24selectDS1Addr1OffsetImplERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector24selectDS1Addr1OffsetImplERNS_14MachineOperandE">selectDS1Addr1OffsetImpl</a>(<span class='refarg'><a class="local col8 ref" href="#1238Root" title='Root' data-ref="1238Root" data-ref-filename="1238Root">Root</a></span>);</td></tr>
<tr><th id="3824">3824</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" data-ref-filename="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{</td></tr>
<tr><th id="3825">3825</th><td>      [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col1 decl" id="1241MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1241MIB" data-ref-filename="1241MIB">MIB</dfn>) { <a class="local col1 ref" href="#1241MIB" title='MIB' data-ref="1241MIB" data-ref-filename="1241MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1239Reg" title='Reg' data-ref="1239Reg" data-ref-filename="1239Reg">Reg</a>); },</td></tr>
<tr><th id="3826">3826</th><td>      [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col2 decl" id="1242MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1242MIB" data-ref-filename="1242MIB">MIB</dfn>) { <a class="local col2 ref" href="#1242MIB" title='MIB' data-ref="1242MIB" data-ref-filename="1242MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col0 ref" href="#1240Offset" title='Offset' data-ref="1240Offset" data-ref-filename="1240Offset">Offset</a>); }</td></tr>
<tr><th id="3827">3827</th><td>    }};</td></tr>
<tr><th id="3828">3828</th><td>}</td></tr>
<tr><th id="3829">3829</th><td></td></tr>
<tr><th id="3830">3830</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="3831">3831</th><td><a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector25selectDS64Bit4ByteAlignedERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectDS64Bit4ByteAligned' data-ref="_ZNK4llvm25AMDGPUInstructionSelector25selectDS64Bit4ByteAlignedERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector25selectDS64Bit4ByteAlignedERNS_14MachineOperandE">selectDS64Bit4ByteAligned</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="1243Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="1243Root" data-ref-filename="1243Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="3832">3832</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector18selectDSReadWrite2ERNS_14MachineOperandEj" title='llvm::AMDGPUInstructionSelector::selectDSReadWrite2' data-ref="_ZNK4llvm25AMDGPUInstructionSelector18selectDSReadWrite2ERNS_14MachineOperandEj" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector18selectDSReadWrite2ERNS_14MachineOperandEj">selectDSReadWrite2</a>(<span class='refarg'><a class="local col3 ref" href="#1243Root" title='Root' data-ref="1243Root" data-ref-filename="1243Root">Root</a></span>, <var>4</var>);</td></tr>
<tr><th id="3833">3833</th><td>}</td></tr>
<tr><th id="3834">3834</th><td></td></tr>
<tr><th id="3835">3835</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="3836">3836</th><td><a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector26selectDS128Bit8ByteAlignedERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectDS128Bit8ByteAligned' data-ref="_ZNK4llvm25AMDGPUInstructionSelector26selectDS128Bit8ByteAlignedERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector26selectDS128Bit8ByteAlignedERNS_14MachineOperandE">selectDS128Bit8ByteAligned</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="1244Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="1244Root" data-ref-filename="1244Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="3837">3837</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector18selectDSReadWrite2ERNS_14MachineOperandEj" title='llvm::AMDGPUInstructionSelector::selectDSReadWrite2' data-ref="_ZNK4llvm25AMDGPUInstructionSelector18selectDSReadWrite2ERNS_14MachineOperandEj" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector18selectDSReadWrite2ERNS_14MachineOperandEj">selectDSReadWrite2</a>(<span class='refarg'><a class="local col4 ref" href="#1244Root" title='Root' data-ref="1244Root" data-ref-filename="1244Root">Root</a></span>, <var>8</var>);</td></tr>
<tr><th id="3838">3838</th><td>}</td></tr>
<tr><th id="3839">3839</th><td></td></tr>
<tr><th id="3840">3840</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="3841">3841</th><td><a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector18selectDSReadWrite2ERNS_14MachineOperandEj" title='llvm::AMDGPUInstructionSelector::selectDSReadWrite2' data-ref="_ZNK4llvm25AMDGPUInstructionSelector18selectDSReadWrite2ERNS_14MachineOperandEj" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector18selectDSReadWrite2ERNS_14MachineOperandEj">selectDSReadWrite2</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="1245Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="1245Root" data-ref-filename="1245Root">Root</dfn>,</td></tr>
<tr><th id="3842">3842</th><td>                                              <em>unsigned</em> <dfn class="local col6 decl" id="1246Size" title='Size' data-type='unsigned int' data-ref="1246Size" data-ref-filename="1246Size">Size</dfn>) <em>const</em> {</td></tr>
<tr><th id="3843">3843</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col7 decl" id="1247Reg" title='Reg' data-type='llvm::Register' data-ref="1247Reg" data-ref-filename="1247Reg">Reg</dfn>;</td></tr>
<tr><th id="3844">3844</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="1248Offset" title='Offset' data-type='unsigned int' data-ref="1248Offset" data-ref-filename="1248Offset">Offset</dfn>;</td></tr>
<tr><th id="3845">3845</th><td>  <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col7 ref" href="#1247Reg" title='Reg' data-ref="1247Reg" data-ref-filename="1247Reg">Reg</a></span>, <span class='refarg'><a class="local col8 ref" href="#1248Offset" title='Offset' data-ref="1248Offset" data-ref-filename="1248Offset">Offset</a></span>) <span class='ref fn' title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E">=</span> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector22selectDSReadWrite2ImplERNS_14MachineOperandEj" title='llvm::AMDGPUInstructionSelector::selectDSReadWrite2Impl' data-ref="_ZNK4llvm25AMDGPUInstructionSelector22selectDSReadWrite2ImplERNS_14MachineOperandEj" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector22selectDSReadWrite2ImplERNS_14MachineOperandEj">selectDSReadWrite2Impl</a>(<span class='refarg'><a class="local col5 ref" href="#1245Root" title='Root' data-ref="1245Root" data-ref-filename="1245Root">Root</a></span>, <a class="local col6 ref" href="#1246Size" title='Size' data-ref="1246Size" data-ref-filename="1246Size">Size</a>);</td></tr>
<tr><th id="3846">3846</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" data-ref-filename="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{</td></tr>
<tr><th id="3847">3847</th><td>      [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col9 decl" id="1249MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1249MIB" data-ref-filename="1249MIB">MIB</dfn>) { <a class="local col9 ref" href="#1249MIB" title='MIB' data-ref="1249MIB" data-ref-filename="1249MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#1247Reg" title='Reg' data-ref="1247Reg" data-ref-filename="1247Reg">Reg</a>); },</td></tr>
<tr><th id="3848">3848</th><td>      [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col0 decl" id="1250MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1250MIB" data-ref-filename="1250MIB">MIB</dfn>) { <a class="local col0 ref" href="#1250MIB" title='MIB' data-ref="1250MIB" data-ref-filename="1250MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col8 ref" href="#1248Offset" title='Offset' data-ref="1248Offset" data-ref-filename="1248Offset">Offset</a>); },</td></tr>
<tr><th id="3849">3849</th><td>      [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col1 decl" id="1251MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1251MIB" data-ref-filename="1251MIB">MIB</dfn>) { <a class="local col1 ref" href="#1251MIB" title='MIB' data-ref="1251MIB" data-ref-filename="1251MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col8 ref" href="#1248Offset" title='Offset' data-ref="1248Offset" data-ref-filename="1248Offset">Offset</a>+<var>1</var>); }</td></tr>
<tr><th id="3850">3850</th><td>    }};</td></tr>
<tr><th id="3851">3851</th><td>}</td></tr>
<tr><th id="3852">3852</th><td></td></tr>
<tr><th id="3853">3853</th><td><span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <em>unsigned</em>&gt;</td></tr>
<tr><th id="3854">3854</th><td><a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector22selectDSReadWrite2ImplERNS_14MachineOperandEj" title='llvm::AMDGPUInstructionSelector::selectDSReadWrite2Impl' data-ref="_ZNK4llvm25AMDGPUInstructionSelector22selectDSReadWrite2ImplERNS_14MachineOperandEj" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector22selectDSReadWrite2ImplERNS_14MachineOperandEj">selectDSReadWrite2Impl</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="1252Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="1252Root" data-ref-filename="1252Root">Root</dfn>,</td></tr>
<tr><th id="3855">3855</th><td>                                                  <em>unsigned</em> <dfn class="local col3 decl" id="1253Size" title='Size' data-type='unsigned int' data-ref="1253Size" data-ref-filename="1253Size">Size</dfn>) <em>const</em> {</td></tr>
<tr><th id="3856">3856</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="1254RootDef" title='RootDef' data-type='const llvm::MachineInstr *' data-ref="1254RootDef" data-ref-filename="1254RootDef">RootDef</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="local col2 ref" href="#1252Root" title='Root' data-ref="1252Root" data-ref-filename="1252Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="3857">3857</th><td>  <b>if</b> (!<a class="local col4 ref" href="#1254RootDef" title='RootDef' data-ref="1254RootDef" data-ref-filename="1254RootDef">RootDef</a>)</td></tr>
<tr><th id="3858">3858</th><td>    <b>return</b> <span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<a class="local col2 ref" href="#1252Root" title='Root' data-ref="1252Root" data-ref-filename="1252Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <var>0</var>);</td></tr>
<tr><th id="3859">3859</th><td></td></tr>
<tr><th id="3860">3860</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col5 decl" id="1255ConstAddr" title='ConstAddr' data-type='int64_t' data-ref="1255ConstAddr" data-ref-filename="1255ConstAddr">ConstAddr</dfn> = <var>0</var>;</td></tr>
<tr><th id="3861">3861</th><td></td></tr>
<tr><th id="3862">3862</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col6 decl" id="1256PtrBase" title='PtrBase' data-type='llvm::Register' data-ref="1256PtrBase" data-ref-filename="1256PtrBase">PtrBase</dfn>;</td></tr>
<tr><th id="3863">3863</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col7 decl" id="1257Offset" title='Offset' data-type='int64_t' data-ref="1257Offset" data-ref-filename="1257Offset">Offset</dfn>;</td></tr>
<tr><th id="3864">3864</th><td>  <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col6 ref" href="#1256PtrBase" title='PtrBase' data-ref="1256PtrBase" data-ref-filename="1256PtrBase">PtrBase</a></span>, <span class='refarg'><a class="local col7 ref" href="#1257Offset" title='Offset' data-ref="1257Offset" data-ref-filename="1257Offset">Offset</a></span>) <span class='ref fn' title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E">=</span></td></tr>
<tr><th id="3865">3865</th><td>    <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector28getPtrBaseWithConstantOffsetENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::AMDGPUInstructionSelector::getPtrBaseWithConstantOffset' data-ref="_ZNK4llvm25AMDGPUInstructionSelector28getPtrBaseWithConstantOffsetENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector28getPtrBaseWithConstantOffsetENS_8RegisterERKNS_19MachineRegisterInfoE">getPtrBaseWithConstantOffset</a>(<a class="local col2 ref" href="#1252Root" title='Root' data-ref="1252Root" data-ref-filename="1252Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>);</td></tr>
<tr><th id="3866">3866</th><td></td></tr>
<tr><th id="3867">3867</th><td>  <b>if</b> (<a class="local col7 ref" href="#1257Offset" title='Offset' data-ref="1257Offset" data-ref-filename="1257Offset">Offset</a>) {</td></tr>
<tr><th id="3868">3868</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col8 decl" id="1258OffsetValue0" title='OffsetValue0' data-type='int64_t' data-ref="1258OffsetValue0" data-ref-filename="1258OffsetValue0">OffsetValue0</dfn> = <a class="local col7 ref" href="#1257Offset" title='Offset' data-ref="1257Offset" data-ref-filename="1257Offset">Offset</a>;</td></tr>
<tr><th id="3869">3869</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col9 decl" id="1259OffsetValue1" title='OffsetValue1' data-type='int64_t' data-ref="1259OffsetValue1" data-ref-filename="1259OffsetValue1">OffsetValue1</dfn> = <a class="local col7 ref" href="#1257Offset" title='Offset' data-ref="1257Offset" data-ref-filename="1257Offset">Offset</a> + <a class="local col3 ref" href="#1253Size" title='Size' data-ref="1253Size" data-ref-filename="1253Size">Size</a>;</td></tr>
<tr><th id="3870">3870</th><td>    <b>if</b> (<a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector16isDSOffset2LegalENS_8RegisterEllj" title='llvm::AMDGPUInstructionSelector::isDSOffset2Legal' data-ref="_ZNK4llvm25AMDGPUInstructionSelector16isDSOffset2LegalENS_8RegisterEllj" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector16isDSOffset2LegalENS_8RegisterEllj">isDSOffset2Legal</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#1256PtrBase" title='PtrBase' data-ref="1256PtrBase" data-ref-filename="1256PtrBase">PtrBase</a>, <a class="local col8 ref" href="#1258OffsetValue0" title='OffsetValue0' data-ref="1258OffsetValue0" data-ref-filename="1258OffsetValue0">OffsetValue0</a>, <a class="local col9 ref" href="#1259OffsetValue1" title='OffsetValue1' data-ref="1259OffsetValue1" data-ref-filename="1259OffsetValue1">OffsetValue1</a>, <a class="local col3 ref" href="#1253Size" title='Size' data-ref="1253Size" data-ref-filename="1253Size">Size</a>)) {</td></tr>
<tr><th id="3871">3871</th><td>      <i>// (add n0, c0)</i></td></tr>
<tr><th id="3872">3872</th><td>      <b>return</b> <span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col6 ref" href="#1256PtrBase" title='PtrBase' data-ref="1256PtrBase" data-ref-filename="1256PtrBase">PtrBase</a></span>, <a class="local col8 ref" href="#1258OffsetValue0" title='OffsetValue0' data-ref="1258OffsetValue0" data-ref-filename="1258OffsetValue0">OffsetValue0</a> / <a class="local col3 ref" href="#1253Size" title='Size' data-ref="1253Size" data-ref-filename="1253Size">Size</a>);</td></tr>
<tr><th id="3873">3873</th><td>    }</td></tr>
<tr><th id="3874">3874</th><td>  } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#1254RootDef" title='RootDef' data-ref="1254RootDef" data-ref-filename="1254RootDef">RootDef</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_SUB" title='llvm::AMDGPU::G_SUB' data-ref="llvm::AMDGPU::G_SUB" data-ref-filename="llvm..AMDGPU..G_SUB">G_SUB</a>) {</td></tr>
<tr><th id="3875">3875</th><td>    <i>// TODO</i></td></tr>
<tr><th id="3876">3876</th><td></td></tr>
<tr><th id="3877">3877</th><td>  } <b>else</b> <b>if</b> (<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_" title='llvm::MIPatternMatch::mi_match' data-ref="_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_" data-ref-filename="_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_">mi_match</a>(<a class="local col2 ref" href="#1252Root" title='Root' data-ref="1252Root" data-ref-filename="1252Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch6m_ICstERl" title='llvm::MIPatternMatch::m_ICst' data-ref="_ZN4llvm14MIPatternMatch6m_ICstERl" data-ref-filename="_ZN4llvm14MIPatternMatch6m_ICstERl">m_ICst</a>(<span class='refarg'><a class="local col5 ref" href="#1255ConstAddr" title='ConstAddr' data-ref="1255ConstAddr" data-ref-filename="1255ConstAddr">ConstAddr</a></span>))) {</td></tr>
<tr><th id="3878">3878</th><td>    <i>// TODO</i></td></tr>
<tr><th id="3879">3879</th><td></td></tr>
<tr><th id="3880">3880</th><td>  }</td></tr>
<tr><th id="3881">3881</th><td></td></tr>
<tr><th id="3882">3882</th><td>  <b>return</b> <span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<a class="local col2 ref" href="#1252Root" title='Root' data-ref="1252Root" data-ref-filename="1252Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <var>0</var>);</td></tr>
<tr><th id="3883">3883</th><td>}</td></tr>
<tr><th id="3884">3884</th><td></td></tr>
<tr><th id="3885">3885</th><td><i class="doc">/// If<span class="command"> \p</span> <span class="arg">Root</span> is a G_PTR_ADD with a G_CONSTANT on the right hand side, return</i></td></tr>
<tr><th id="3886">3886</th><td><i class="doc">/// the base value with the constant offset. There may be intervening copies</i></td></tr>
<tr><th id="3887">3887</th><td><i class="doc">/// between<span class="command"> \p</span> <span class="arg">Root</span> and the identified constant. Returns<span class="command"> \p</span> <span class="arg">Root,</span> 0 if this does</i></td></tr>
<tr><th id="3888">3888</th><td><i class="doc">/// not match the pattern.</i></td></tr>
<tr><th id="3889">3889</th><td><span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a>&gt;</td></tr>
<tr><th id="3890">3890</th><td><a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector28getPtrBaseWithConstantOffsetENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::AMDGPUInstructionSelector::getPtrBaseWithConstantOffset' data-ref="_ZNK4llvm25AMDGPUInstructionSelector28getPtrBaseWithConstantOffsetENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector28getPtrBaseWithConstantOffsetENS_8RegisterERKNS_19MachineRegisterInfoE">getPtrBaseWithConstantOffset</dfn>(</td></tr>
<tr><th id="3891">3891</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="1260Root" title='Root' data-type='llvm::Register' data-ref="1260Root" data-ref-filename="1260Root">Root</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="1261MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="1261MRI" data-ref-filename="1261MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3892">3892</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="1262RootI" title='RootI' data-type='llvm::MachineInstr *' data-ref="1262RootI" data-ref-filename="1262RootI">RootI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getDefIgnoringCopies' data-ref="_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE">getDefIgnoringCopies</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#1260Root" title='Root' data-ref="1260Root" data-ref-filename="1260Root">Root</a>, <a class="local col1 ref" href="#1261MRI" title='MRI' data-ref="1261MRI" data-ref-filename="1261MRI">MRI</a>);</td></tr>
<tr><th id="3893">3893</th><td>  <b>if</b> (<a class="local col2 ref" href="#1262RootI" title='RootI' data-ref="1262RootI" data-ref-filename="1262RootI">RootI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#603" title='llvm::TargetOpcode::G_PTR_ADD' data-ref="llvm::TargetOpcode::G_PTR_ADD" data-ref-filename="llvm..TargetOpcode..G_PTR_ADD">G_PTR_ADD</a>)</td></tr>
<tr><th id="3894">3894</th><td>    <b>return</b> <span class='ref fn' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOTL0__OTL0_0_" data-ref-filename="_ZNSt4pairC1EOTL0__OTL0_0_">{</span><a class="local col0 ref" href="#1260Root" title='Root' data-ref="1260Root" data-ref-filename="1260Root">Root</a>, <var>0</var>};</td></tr>
<tr><th id="3895">3895</th><td></td></tr>
<tr><th id="3896">3896</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="1263RHS" title='RHS' data-type='llvm::MachineOperand &amp;' data-ref="1263RHS" data-ref-filename="1263RHS">RHS</dfn> = <a class="local col2 ref" href="#1262RootI" title='RootI' data-ref="1262RootI" data-ref-filename="1262RootI">RootI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="3897">3897</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::ValueAndVReg" title='llvm::ValueAndVReg' data-ref="llvm::ValueAndVReg" data-ref-filename="llvm..ValueAndVReg">ValueAndVReg</a>&gt; <dfn class="local col4 decl" id="1264MaybeOffset" title='MaybeOffset' data-type='Optional&lt;llvm::ValueAndVReg&gt;' data-ref="1264MaybeOffset" data-ref-filename="1264MaybeOffset">MaybeOffset</dfn></td></tr>
<tr><th id="3898">3898</th><td>    = <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" title='llvm::getConstantVRegValWithLookThrough' data-ref="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" data-ref-filename="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb">getConstantVRegValWithLookThrough</a>(<a class="local col3 ref" href="#1263RHS" title='RHS' data-ref="1263RHS" data-ref-filename="1263RHS">RHS</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col1 ref" href="#1261MRI" title='MRI' data-ref="1261MRI" data-ref-filename="1261MRI">MRI</a>, <b>true</b>);</td></tr>
<tr><th id="3899">3899</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col4 ref" href="#1264MaybeOffset" title='MaybeOffset' data-ref="1264MaybeOffset" data-ref-filename="1264MaybeOffset">MaybeOffset</a>)</td></tr>
<tr><th id="3900">3900</th><td>    <b>return</b> <span class='ref fn' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOTL0__OTL0_0_" data-ref-filename="_ZNSt4pairC1EOTL0__OTL0_0_">{</span><a class="local col0 ref" href="#1260Root" title='Root' data-ref="1260Root" data-ref-filename="1260Root">Root</a>, <var>0</var>};</td></tr>
<tr><th id="3901">3901</th><td>  <b>return</b> <span class='ref fn' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOTL0__OTL0_0_" data-ref-filename="_ZNSt4pairC1EOTL0__OTL0_0_">{</span><a class="local col2 ref" href="#1262RootI" title='RootI' data-ref="1262RootI" data-ref-filename="1262RootI">RootI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col4 ref" href="#1264MaybeOffset" title='MaybeOffset' data-ref="1264MaybeOffset" data-ref-filename="1264MaybeOffset">MaybeOffset</a><a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::ValueAndVReg::Value" title='llvm::ValueAndVReg::Value' data-ref="llvm::ValueAndVReg::Value" data-ref-filename="llvm..ValueAndVReg..Value">Value</a>.<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getSExtValueEv" title='llvm::APInt::getSExtValue' data-ref="_ZNK4llvm5APInt12getSExtValueEv" data-ref-filename="_ZNK4llvm5APInt12getSExtValueEv">getSExtValue</a>()};</td></tr>
<tr><th id="3902">3902</th><td>}</td></tr>
<tr><th id="3903">3903</th><td></td></tr>
<tr><th id="3904">3904</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL10addZeroImmRN4llvm19MachineInstrBuilderE" title='addZeroImm' data-type='void addZeroImm(llvm::MachineInstrBuilder &amp; MIB)' data-ref="_ZL10addZeroImmRN4llvm19MachineInstrBuilderE" data-ref-filename="_ZL10addZeroImmRN4llvm19MachineInstrBuilderE">addZeroImm</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col5 decl" id="1265MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1265MIB" data-ref-filename="1265MIB">MIB</dfn>) {</td></tr>
<tr><th id="3905">3905</th><td>  <a class="local col5 ref" href="#1265MIB" title='MIB' data-ref="1265MIB" data-ref-filename="1265MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="3906">3906</th><td>}</td></tr>
<tr><th id="3907">3907</th><td></td></tr>
<tr><th id="3908">3908</th><td><i class="doc" data-doc="_ZL9buildRSRCRN4llvm16MachineIRBuilderERNS_19MachineRegisterInfoEjjNS_8RegisterE">/// Return a resource descriptor for use with an arbitrary 64-bit pointer. If<span class="command"> \p</span></i></td></tr>
<tr><th id="3909">3909</th><td><i class="doc" data-doc="_ZL9buildRSRCRN4llvm16MachineIRBuilderERNS_19MachineRegisterInfoEjjNS_8RegisterE">/// <span class="arg">BasePtr</span> is not valid, a null base pointer will be used.</i></td></tr>
<tr><th id="3910">3910</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="tu decl def fn" id="_ZL9buildRSRCRN4llvm16MachineIRBuilderERNS_19MachineRegisterInfoEjjNS_8RegisterE" title='buildRSRC' data-type='llvm::Register buildRSRC(llvm::MachineIRBuilder &amp; B, llvm::MachineRegisterInfo &amp; MRI, uint32_t FormatLo, uint32_t FormatHi, llvm::Register BasePtr)' data-ref="_ZL9buildRSRCRN4llvm16MachineIRBuilderERNS_19MachineRegisterInfoEjjNS_8RegisterE" data-ref-filename="_ZL9buildRSRCRN4llvm16MachineIRBuilderERNS_19MachineRegisterInfoEjjNS_8RegisterE">buildRSRC</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col6 decl" id="1266B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="1266B" data-ref-filename="1266B">B</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="1267MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1267MRI" data-ref-filename="1267MRI">MRI</dfn>,</td></tr>
<tr><th id="3911">3911</th><td>                          <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col8 decl" id="1268FormatLo" title='FormatLo' data-type='uint32_t' data-ref="1268FormatLo" data-ref-filename="1268FormatLo">FormatLo</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col9 decl" id="1269FormatHi" title='FormatHi' data-type='uint32_t' data-ref="1269FormatHi" data-ref-filename="1269FormatHi">FormatHi</dfn>,</td></tr>
<tr><th id="3912">3912</th><td>                          <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="1270BasePtr" title='BasePtr' data-type='llvm::Register' data-ref="1270BasePtr" data-ref-filename="1270BasePtr">BasePtr</dfn>) {</td></tr>
<tr><th id="3913">3913</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="1271RSrc2" title='RSrc2' data-type='llvm::Register' data-ref="1271RSrc2" data-ref-filename="1271RSrc2">RSrc2</dfn> = <a class="local col7 ref" href="#1267MRI" title='MRI' data-ref="1267MRI" data-ref-filename="1267MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a>);</td></tr>
<tr><th id="3914">3914</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="1272RSrc3" title='RSrc3' data-type='llvm::Register' data-ref="1272RSrc3" data-ref-filename="1272RSrc3">RSrc3</dfn> = <a class="local col7 ref" href="#1267MRI" title='MRI' data-ref="1267MRI" data-ref-filename="1267MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a>);</td></tr>
<tr><th id="3915">3915</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="1273RSrcHi" title='RSrcHi' data-type='llvm::Register' data-ref="1273RSrcHi" data-ref-filename="1273RSrcHi">RSrcHi</dfn> = <a class="local col7 ref" href="#1267MRI" title='MRI' data-ref="1267MRI" data-ref-filename="1267MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_64RegClass" title='llvm::AMDGPU::SReg_64RegClass' data-ref="llvm::AMDGPU::SReg_64RegClass" data-ref-filename="llvm..AMDGPU..SReg_64RegClass">SReg_64RegClass</a>);</td></tr>
<tr><th id="3916">3916</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="1274RSrc" title='RSrc' data-type='llvm::Register' data-ref="1274RSrc" data-ref-filename="1274RSrc">RSrc</dfn> = <a class="local col7 ref" href="#1267MRI" title='MRI' data-ref="1267MRI" data-ref-filename="1267MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_128RegClass" title='llvm::AMDGPU::SGPR_128RegClass' data-ref="llvm::AMDGPU::SGPR_128RegClass" data-ref-filename="llvm..AMDGPU..SGPR_128RegClass">SGPR_128RegClass</a>);</td></tr>
<tr><th id="3917">3917</th><td></td></tr>
<tr><th id="3918">3918</th><td>  <a class="local col6 ref" href="#1266B" title='B' data-ref="1266B" data-ref-filename="1266B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32" title='llvm::AMDGPU::S_MOV_B32' data-ref="llvm::AMDGPU::S_MOV_B32" data-ref-filename="llvm..AMDGPU..S_MOV_B32">S_MOV_B32</a>)</td></tr>
<tr><th id="3919">3919</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#1271RSrc2" title='RSrc2' data-ref="1271RSrc2" data-ref-filename="1271RSrc2">RSrc2</a>)</td></tr>
<tr><th id="3920">3920</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col8 ref" href="#1268FormatLo" title='FormatLo' data-ref="1268FormatLo" data-ref-filename="1268FormatLo">FormatLo</a>);</td></tr>
<tr><th id="3921">3921</th><td>  <a class="local col6 ref" href="#1266B" title='B' data-ref="1266B" data-ref-filename="1266B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32" title='llvm::AMDGPU::S_MOV_B32' data-ref="llvm::AMDGPU::S_MOV_B32" data-ref-filename="llvm..AMDGPU..S_MOV_B32">S_MOV_B32</a>)</td></tr>
<tr><th id="3922">3922</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#1272RSrc3" title='RSrc3' data-ref="1272RSrc3" data-ref-filename="1272RSrc3">RSrc3</a>)</td></tr>
<tr><th id="3923">3923</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col9 ref" href="#1269FormatHi" title='FormatHi' data-ref="1269FormatHi" data-ref-filename="1269FormatHi">FormatHi</a>);</td></tr>
<tr><th id="3924">3924</th><td></td></tr>
<tr><th id="3925">3925</th><td>  <i>// Build the half of the subregister with the constants before building the</i></td></tr>
<tr><th id="3926">3926</th><td><i>  // full 128-bit register. If we are building multiple resource descriptors,</i></td></tr>
<tr><th id="3927">3927</th><td><i>  // this will allow CSEing of the 2-component register.</i></td></tr>
<tr><th id="3928">3928</th><td>  <a class="local col6 ref" href="#1266B" title='B' data-ref="1266B" data-ref-filename="1266B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::REG_SEQUENCE" title='llvm::AMDGPU::REG_SEQUENCE' data-ref="llvm::AMDGPU::REG_SEQUENCE" data-ref-filename="llvm..AMDGPU..REG_SEQUENCE">REG_SEQUENCE</a>)</td></tr>
<tr><th id="3929">3929</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#1273RSrcHi" title='RSrcHi' data-ref="1273RSrcHi" data-ref-filename="1273RSrcHi">RSrcHi</a>)</td></tr>
<tr><th id="3930">3930</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#1271RSrc2" title='RSrc2' data-ref="1271RSrc2" data-ref-filename="1271RSrc2">RSrc2</a>)</td></tr>
<tr><th id="3931">3931</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>)</td></tr>
<tr><th id="3932">3932</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#1272RSrc3" title='RSrc3' data-ref="1272RSrc3" data-ref-filename="1272RSrc3">RSrc3</a>)</td></tr>
<tr><th id="3933">3933</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub1" title='llvm::AMDGPU::sub1' data-ref="llvm::AMDGPU::sub1" data-ref-filename="llvm..AMDGPU..sub1">sub1</a>);</td></tr>
<tr><th id="3934">3934</th><td></td></tr>
<tr><th id="3935">3935</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="1275RSrcLo" title='RSrcLo' data-type='llvm::Register' data-ref="1275RSrcLo" data-ref-filename="1275RSrcLo">RSrcLo</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#1270BasePtr" title='BasePtr' data-ref="1270BasePtr" data-ref-filename="1270BasePtr">BasePtr</a>;</td></tr>
<tr><th id="3936">3936</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#1270BasePtr" title='BasePtr' data-ref="1270BasePtr" data-ref-filename="1270BasePtr">BasePtr</a>) {</td></tr>
<tr><th id="3937">3937</th><td>    <a class="local col5 ref" href="#1275RSrcLo" title='RSrcLo' data-ref="1275RSrcLo" data-ref-filename="1275RSrcLo">RSrcLo</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col7 ref" href="#1267MRI" title='MRI' data-ref="1267MRI" data-ref-filename="1267MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_64RegClass" title='llvm::AMDGPU::SReg_64RegClass' data-ref="llvm::AMDGPU::SReg_64RegClass" data-ref-filename="llvm..AMDGPU..SReg_64RegClass">SReg_64RegClass</a>);</td></tr>
<tr><th id="3938">3938</th><td>    <a class="local col6 ref" href="#1266B" title='B' data-ref="1266B" data-ref-filename="1266B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B64" title='llvm::AMDGPU::S_MOV_B64' data-ref="llvm::AMDGPU::S_MOV_B64" data-ref-filename="llvm..AMDGPU..S_MOV_B64">S_MOV_B64</a>)</td></tr>
<tr><th id="3939">3939</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#1275RSrcLo" title='RSrcLo' data-ref="1275RSrcLo" data-ref-filename="1275RSrcLo">RSrcLo</a>)</td></tr>
<tr><th id="3940">3940</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="3941">3941</th><td>  }</td></tr>
<tr><th id="3942">3942</th><td></td></tr>
<tr><th id="3943">3943</th><td>  <a class="local col6 ref" href="#1266B" title='B' data-ref="1266B" data-ref-filename="1266B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::REG_SEQUENCE" title='llvm::AMDGPU::REG_SEQUENCE' data-ref="llvm::AMDGPU::REG_SEQUENCE" data-ref-filename="llvm..AMDGPU..REG_SEQUENCE">REG_SEQUENCE</a>)</td></tr>
<tr><th id="3944">3944</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#1274RSrc" title='RSrc' data-ref="1274RSrc" data-ref-filename="1274RSrc">RSrc</a>)</td></tr>
<tr><th id="3945">3945</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#1275RSrcLo" title='RSrcLo' data-ref="1275RSrcLo" data-ref-filename="1275RSrcLo">RSrcLo</a>)</td></tr>
<tr><th id="3946">3946</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0_sub1" title='llvm::AMDGPU::sub0_sub1' data-ref="llvm::AMDGPU::sub0_sub1" data-ref-filename="llvm..AMDGPU..sub0_sub1">sub0_sub1</a>)</td></tr>
<tr><th id="3947">3947</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#1273RSrcHi" title='RSrcHi' data-ref="1273RSrcHi" data-ref-filename="1273RSrcHi">RSrcHi</a>)</td></tr>
<tr><th id="3948">3948</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub2_sub3" title='llvm::AMDGPU::sub2_sub3' data-ref="llvm::AMDGPU::sub2_sub3" data-ref-filename="llvm..AMDGPU..sub2_sub3">sub2_sub3</a>);</td></tr>
<tr><th id="3949">3949</th><td></td></tr>
<tr><th id="3950">3950</th><td>  <b>return</b> <a class="local col4 ref" href="#1274RSrc" title='RSrc' data-ref="1274RSrc" data-ref-filename="1274RSrc">RSrc</a>;</td></tr>
<tr><th id="3951">3951</th><td>}</td></tr>
<tr><th id="3952">3952</th><td></td></tr>
<tr><th id="3953">3953</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="tu decl def fn" id="_ZL15buildAddr64RSrcRN4llvm16MachineIRBuilderERNS_19MachineRegisterInfoERKNS_11SIInstrInfoENS_8RegisterE" title='buildAddr64RSrc' data-type='llvm::Register buildAddr64RSrc(llvm::MachineIRBuilder &amp; B, llvm::MachineRegisterInfo &amp; MRI, const llvm::SIInstrInfo &amp; TII, llvm::Register BasePtr)' data-ref="_ZL15buildAddr64RSrcRN4llvm16MachineIRBuilderERNS_19MachineRegisterInfoERKNS_11SIInstrInfoENS_8RegisterE" data-ref-filename="_ZL15buildAddr64RSrcRN4llvm16MachineIRBuilderERNS_19MachineRegisterInfoERKNS_11SIInstrInfoENS_8RegisterE">buildAddr64RSrc</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col6 decl" id="1276B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="1276B" data-ref-filename="1276B">B</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="1277MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1277MRI" data-ref-filename="1277MRI">MRI</dfn>,</td></tr>
<tr><th id="3954">3954</th><td>                                <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> &amp;<dfn class="local col8 decl" id="1278TII" title='TII' data-type='const llvm::SIInstrInfo &amp;' data-ref="1278TII" data-ref-filename="1278TII">TII</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="1279BasePtr" title='BasePtr' data-type='llvm::Register' data-ref="1279BasePtr" data-ref-filename="1279BasePtr">BasePtr</dfn>) {</td></tr>
<tr><th id="3955">3955</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="1280DefaultFormat" title='DefaultFormat' data-type='uint64_t' data-ref="1280DefaultFormat" data-ref-filename="1280DefaultFormat">DefaultFormat</dfn> = <a class="local col8 ref" href="#1278TII" title='TII' data-ref="1278TII" data-ref-filename="1278TII">TII</a>.<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo24getDefaultRsrcDataFormatEv" title='llvm::SIInstrInfo::getDefaultRsrcDataFormat' data-ref="_ZNK4llvm11SIInstrInfo24getDefaultRsrcDataFormatEv" data-ref-filename="_ZNK4llvm11SIInstrInfo24getDefaultRsrcDataFormatEv">getDefaultRsrcDataFormat</a>();</td></tr>
<tr><th id="3956">3956</th><td></td></tr>
<tr><th id="3957">3957</th><td>  <i>// FIXME: Why are half the "default" bits ignored based on the addressing</i></td></tr>
<tr><th id="3958">3958</th><td><i>  // mode?</i></td></tr>
<tr><th id="3959">3959</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZL9buildRSRCRN4llvm16MachineIRBuilderERNS_19MachineRegisterInfoEjjNS_8RegisterE" title='buildRSRC' data-use='c' data-ref="_ZL9buildRSRCRN4llvm16MachineIRBuilderERNS_19MachineRegisterInfoEjjNS_8RegisterE" data-ref-filename="_ZL9buildRSRCRN4llvm16MachineIRBuilderERNS_19MachineRegisterInfoEjjNS_8RegisterE">buildRSRC</a>(<span class='refarg'><a class="local col6 ref" href="#1276B" title='B' data-ref="1276B" data-ref-filename="1276B">B</a></span>, <span class='refarg'><a class="local col7 ref" href="#1277MRI" title='MRI' data-ref="1277MRI" data-ref-filename="1277MRI">MRI</a></span>, <var>0</var>, <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5Hi_32Em" title='llvm::Hi_32' data-ref="_ZN4llvm5Hi_32Em" data-ref-filename="_ZN4llvm5Hi_32Em">Hi_32</a>(<a class="local col0 ref" href="#1280DefaultFormat" title='DefaultFormat' data-ref="1280DefaultFormat" data-ref-filename="1280DefaultFormat">DefaultFormat</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1279BasePtr" title='BasePtr' data-ref="1279BasePtr" data-ref-filename="1279BasePtr">BasePtr</a>);</td></tr>
<tr><th id="3960">3960</th><td>}</td></tr>
<tr><th id="3961">3961</th><td></td></tr>
<tr><th id="3962">3962</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="tu decl def fn" id="_ZL14buildOffsetSrcRN4llvm16MachineIRBuilderERNS_19MachineRegisterInfoERKNS_11SIInstrInfoENS_8RegisterE" title='buildOffsetSrc' data-type='llvm::Register buildOffsetSrc(llvm::MachineIRBuilder &amp; B, llvm::MachineRegisterInfo &amp; MRI, const llvm::SIInstrInfo &amp; TII, llvm::Register BasePtr)' data-ref="_ZL14buildOffsetSrcRN4llvm16MachineIRBuilderERNS_19MachineRegisterInfoERKNS_11SIInstrInfoENS_8RegisterE" data-ref-filename="_ZL14buildOffsetSrcRN4llvm16MachineIRBuilderERNS_19MachineRegisterInfoERKNS_11SIInstrInfoENS_8RegisterE">buildOffsetSrc</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col1 decl" id="1281B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="1281B" data-ref-filename="1281B">B</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="1282MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1282MRI" data-ref-filename="1282MRI">MRI</dfn>,</td></tr>
<tr><th id="3963">3963</th><td>                               <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> &amp;<dfn class="local col3 decl" id="1283TII" title='TII' data-type='const llvm::SIInstrInfo &amp;' data-ref="1283TII" data-ref-filename="1283TII">TII</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="1284BasePtr" title='BasePtr' data-type='llvm::Register' data-ref="1284BasePtr" data-ref-filename="1284BasePtr">BasePtr</dfn>) {</td></tr>
<tr><th id="3964">3964</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="1285DefaultFormat" title='DefaultFormat' data-type='uint64_t' data-ref="1285DefaultFormat" data-ref-filename="1285DefaultFormat">DefaultFormat</dfn> = <a class="local col3 ref" href="#1283TII" title='TII' data-ref="1283TII" data-ref-filename="1283TII">TII</a>.<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo24getDefaultRsrcDataFormatEv" title='llvm::SIInstrInfo::getDefaultRsrcDataFormat' data-ref="_ZNK4llvm11SIInstrInfo24getDefaultRsrcDataFormatEv" data-ref-filename="_ZNK4llvm11SIInstrInfo24getDefaultRsrcDataFormatEv">getDefaultRsrcDataFormat</a>();</td></tr>
<tr><th id="3965">3965</th><td></td></tr>
<tr><th id="3966">3966</th><td>  <i>// FIXME: Why are half the "default" bits ignored based on the addressing</i></td></tr>
<tr><th id="3967">3967</th><td><i>  // mode?</i></td></tr>
<tr><th id="3968">3968</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZL9buildRSRCRN4llvm16MachineIRBuilderERNS_19MachineRegisterInfoEjjNS_8RegisterE" title='buildRSRC' data-use='c' data-ref="_ZL9buildRSRCRN4llvm16MachineIRBuilderERNS_19MachineRegisterInfoEjjNS_8RegisterE" data-ref-filename="_ZL9buildRSRCRN4llvm16MachineIRBuilderERNS_19MachineRegisterInfoEjjNS_8RegisterE">buildRSRC</a>(<span class='refarg'><a class="local col1 ref" href="#1281B" title='B' data-ref="1281B" data-ref-filename="1281B">B</a></span>, <span class='refarg'><a class="local col2 ref" href="#1282MRI" title='MRI' data-ref="1282MRI" data-ref-filename="1282MRI">MRI</a></span>, -<var>1</var>, <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5Hi_32Em" title='llvm::Hi_32' data-ref="_ZN4llvm5Hi_32Em" data-ref-filename="_ZN4llvm5Hi_32Em">Hi_32</a>(<a class="local col5 ref" href="#1285DefaultFormat" title='DefaultFormat' data-ref="1285DefaultFormat" data-ref-filename="1285DefaultFormat">DefaultFormat</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#1284BasePtr" title='BasePtr' data-ref="1284BasePtr" data-ref-filename="1284BasePtr">BasePtr</a>);</td></tr>
<tr><th id="3969">3969</th><td>}</td></tr>
<tr><th id="3970">3970</th><td></td></tr>
<tr><th id="3971">3971</th><td><a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MUBUFAddressData" title='llvm::AMDGPUInstructionSelector::MUBUFAddressData' data-ref="llvm::AMDGPUInstructionSelector::MUBUFAddressData" data-ref-filename="llvm..AMDGPUInstructionSelector..MUBUFAddressData">MUBUFAddressData</a></td></tr>
<tr><th id="3972">3972</th><td><a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector17parseMUBUFAddressENS_8RegisterE" title='llvm::AMDGPUInstructionSelector::parseMUBUFAddress' data-ref="_ZNK4llvm25AMDGPUInstructionSelector17parseMUBUFAddressENS_8RegisterE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector17parseMUBUFAddressENS_8RegisterE">parseMUBUFAddress</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="1286Src" title='Src' data-type='llvm::Register' data-ref="1286Src" data-ref-filename="1286Src">Src</dfn>) <em>const</em> {</td></tr>
<tr><th id="3973">3973</th><td>  <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MUBUFAddressData" title='llvm::AMDGPUInstructionSelector::MUBUFAddressData' data-ref="llvm::AMDGPUInstructionSelector::MUBUFAddressData" data-ref-filename="llvm..AMDGPUInstructionSelector..MUBUFAddressData">MUBUFAddressData</a> <a class="ref fn fake" href="AMDGPUInstructionSelector.h.html#237" title='llvm::AMDGPUInstructionSelector::MUBUFAddressData::MUBUFAddressData' data-ref="_ZN4llvm25AMDGPUInstructionSelector16MUBUFAddressDataC1Ev" data-ref-filename="_ZN4llvm25AMDGPUInstructionSelector16MUBUFAddressDataC1Ev"></a><dfn class="local col7 decl" id="1287Data" title='Data' data-type='llvm::AMDGPUInstructionSelector::MUBUFAddressData' data-ref="1287Data" data-ref-filename="1287Data">Data</dfn>;</td></tr>
<tr><th id="3974">3974</th><td>  <a class="local col7 ref" href="#1287Data" title='Data' data-ref="1287Data" data-ref-filename="1287Data">Data</a>.<a class="ref field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MUBUFAddressData::N0" title='llvm::AMDGPUInstructionSelector::MUBUFAddressData::N0' data-ref="llvm::AMDGPUInstructionSelector::MUBUFAddressData::N0" data-ref-filename="llvm..AMDGPUInstructionSelector..MUBUFAddressData..N0">N0</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col6 ref" href="#1286Src" title='Src' data-ref="1286Src" data-ref-filename="1286Src">Src</a>;</td></tr>
<tr><th id="3975">3975</th><td></td></tr>
<tr><th id="3976">3976</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col8 decl" id="1288PtrBase" title='PtrBase' data-type='llvm::Register' data-ref="1288PtrBase" data-ref-filename="1288PtrBase">PtrBase</dfn>;</td></tr>
<tr><th id="3977">3977</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col9 decl" id="1289Offset" title='Offset' data-type='int64_t' data-ref="1289Offset" data-ref-filename="1289Offset">Offset</dfn>;</td></tr>
<tr><th id="3978">3978</th><td></td></tr>
<tr><th id="3979">3979</th><td>  <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col8 ref" href="#1288PtrBase" title='PtrBase' data-ref="1288PtrBase" data-ref-filename="1288PtrBase">PtrBase</a></span>, <span class='refarg'><a class="local col9 ref" href="#1289Offset" title='Offset' data-ref="1289Offset" data-ref-filename="1289Offset">Offset</a></span>) <span class='ref fn' title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E">=</span> <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector28getPtrBaseWithConstantOffsetENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::AMDGPUInstructionSelector::getPtrBaseWithConstantOffset' data-ref="_ZNK4llvm25AMDGPUInstructionSelector28getPtrBaseWithConstantOffsetENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector28getPtrBaseWithConstantOffsetENS_8RegisterERKNS_19MachineRegisterInfoE">getPtrBaseWithConstantOffset</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#1286Src" title='Src' data-ref="1286Src" data-ref-filename="1286Src">Src</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>);</td></tr>
<tr><th id="3980">3980</th><td>  <b>if</b> (<a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm" data-ref-filename="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>32</var>&gt;(<a class="local col9 ref" href="#1289Offset" title='Offset' data-ref="1289Offset" data-ref-filename="1289Offset">Offset</a>)) {</td></tr>
<tr><th id="3981">3981</th><td>    <a class="local col7 ref" href="#1287Data" title='Data' data-ref="1287Data" data-ref-filename="1287Data">Data</a>.<a class="ref field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MUBUFAddressData::N0" title='llvm::AMDGPUInstructionSelector::MUBUFAddressData::N0' data-ref="llvm::AMDGPUInstructionSelector::MUBUFAddressData::N0" data-ref-filename="llvm..AMDGPUInstructionSelector..MUBUFAddressData..N0">N0</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col8 ref" href="#1288PtrBase" title='PtrBase' data-ref="1288PtrBase" data-ref-filename="1288PtrBase">PtrBase</a>;</td></tr>
<tr><th id="3982">3982</th><td>    <a class="local col7 ref" href="#1287Data" title='Data' data-ref="1287Data" data-ref-filename="1287Data">Data</a>.<a class="ref field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MUBUFAddressData::Offset" title='llvm::AMDGPUInstructionSelector::MUBUFAddressData::Offset' data-ref="llvm::AMDGPUInstructionSelector::MUBUFAddressData::Offset" data-ref-filename="llvm..AMDGPUInstructionSelector..MUBUFAddressData..Offset">Offset</a> = <a class="local col9 ref" href="#1289Offset" title='Offset' data-ref="1289Offset" data-ref-filename="1289Offset">Offset</a>;</td></tr>
<tr><th id="3983">3983</th><td>  }</td></tr>
<tr><th id="3984">3984</th><td></td></tr>
<tr><th id="3985">3985</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="1290InputAdd" title='InputAdd' data-type='llvm::MachineInstr *' data-ref="1290InputAdd" data-ref-filename="1290InputAdd"><a class="local col0 ref" href="#1290InputAdd" title='InputAdd' data-ref="1290InputAdd" data-ref-filename="1290InputAdd">InputAdd</a></dfn></td></tr>
<tr><th id="3986">3986</th><td>      = <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getOpcodeDef' data-ref="_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE">getOpcodeDef</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#603" title='llvm::TargetOpcode::G_PTR_ADD' data-ref="llvm::TargetOpcode::G_PTR_ADD" data-ref-filename="llvm..TargetOpcode..G_PTR_ADD">G_PTR_ADD</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#1287Data" title='Data' data-ref="1287Data" data-ref-filename="1287Data">Data</a>.<a class="ref field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MUBUFAddressData::N0" title='llvm::AMDGPUInstructionSelector::MUBUFAddressData::N0' data-ref="llvm::AMDGPUInstructionSelector::MUBUFAddressData::N0" data-ref-filename="llvm..AMDGPUInstructionSelector..MUBUFAddressData..N0">N0</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>)) {</td></tr>
<tr><th id="3987">3987</th><td>    <a class="local col7 ref" href="#1287Data" title='Data' data-ref="1287Data" data-ref-filename="1287Data">Data</a>.<a class="ref field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MUBUFAddressData::N2" title='llvm::AMDGPUInstructionSelector::MUBUFAddressData::N2' data-ref="llvm::AMDGPUInstructionSelector::MUBUFAddressData::N2" data-ref-filename="llvm..AMDGPUInstructionSelector..MUBUFAddressData..N2">N2</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col0 ref" href="#1290InputAdd" title='InputAdd' data-ref="1290InputAdd" data-ref-filename="1290InputAdd">InputAdd</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3988">3988</th><td>    <a class="local col7 ref" href="#1287Data" title='Data' data-ref="1287Data" data-ref-filename="1287Data">Data</a>.<a class="ref field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MUBUFAddressData::N3" title='llvm::AMDGPUInstructionSelector::MUBUFAddressData::N3' data-ref="llvm::AMDGPUInstructionSelector::MUBUFAddressData::N3" data-ref-filename="llvm..AMDGPUInstructionSelector..MUBUFAddressData..N3">N3</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col0 ref" href="#1290InputAdd" title='InputAdd' data-ref="1290InputAdd" data-ref-filename="1290InputAdd">InputAdd</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3989">3989</th><td></td></tr>
<tr><th id="3990">3990</th><td>    <i>// FIXME: Need to fix extra SGPR-&gt;VGPRcopies inserted</i></td></tr>
<tr><th id="3991">3991</th><td><i>    // FIXME: Don't know this was defined by operand 0</i></td></tr>
<tr><th id="3992">3992</th><td><i>    //</i></td></tr>
<tr><th id="3993">3993</th><td><i>    // TODO: Remove this when we have copy folding optimizations after</i></td></tr>
<tr><th id="3994">3994</th><td><i>    // RegBankSelect.</i></td></tr>
<tr><th id="3995">3995</th><td>    <a class="local col7 ref" href="#1287Data" title='Data' data-ref="1287Data" data-ref-filename="1287Data">Data</a>.<a class="ref field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MUBUFAddressData::N2" title='llvm::AMDGPUInstructionSelector::MUBUFAddressData::N2' data-ref="llvm::AMDGPUInstructionSelector::MUBUFAddressData::N2" data-ref-filename="llvm..AMDGPUInstructionSelector..MUBUFAddressData..N2">N2</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getDefIgnoringCopies' data-ref="_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE">getDefIgnoringCopies</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#1287Data" title='Data' data-ref="1287Data" data-ref-filename="1287Data">Data</a>.<a class="ref field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MUBUFAddressData::N2" title='llvm::AMDGPUInstructionSelector::MUBUFAddressData::N2' data-ref="llvm::AMDGPUInstructionSelector::MUBUFAddressData::N2" data-ref-filename="llvm..AMDGPUInstructionSelector..MUBUFAddressData..N2">N2</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>)-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3996">3996</th><td>    <a class="local col7 ref" href="#1287Data" title='Data' data-ref="1287Data" data-ref-filename="1287Data">Data</a>.<a class="ref field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MUBUFAddressData::N3" title='llvm::AMDGPUInstructionSelector::MUBUFAddressData::N3' data-ref="llvm::AMDGPUInstructionSelector::MUBUFAddressData::N3" data-ref-filename="llvm..AMDGPUInstructionSelector..MUBUFAddressData..N3">N3</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getDefIgnoringCopies' data-ref="_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE">getDefIgnoringCopies</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#1287Data" title='Data' data-ref="1287Data" data-ref-filename="1287Data">Data</a>.<a class="ref field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MUBUFAddressData::N3" title='llvm::AMDGPUInstructionSelector::MUBUFAddressData::N3' data-ref="llvm::AMDGPUInstructionSelector::MUBUFAddressData::N3" data-ref-filename="llvm..AMDGPUInstructionSelector..MUBUFAddressData..N3">N3</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>)-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3997">3997</th><td>  }</td></tr>
<tr><th id="3998">3998</th><td></td></tr>
<tr><th id="3999">3999</th><td>  <b>return</b> <a class="local col7 ref" href="#1287Data" title='Data' data-ref="1287Data" data-ref-filename="1287Data">Data</a>;</td></tr>
<tr><th id="4000">4000</th><td>}</td></tr>
<tr><th id="4001">4001</th><td></td></tr>
<tr><th id="4002">4002</th><td><i class="doc">/// Return if the addr64 mubuf mode should be used for the given address.</i></td></tr>
<tr><th id="4003">4003</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector15shouldUseAddr64ENS0_16MUBUFAddressDataE" title='llvm::AMDGPUInstructionSelector::shouldUseAddr64' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15shouldUseAddr64ENS0_16MUBUFAddressDataE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15shouldUseAddr64ENS0_16MUBUFAddressDataE">shouldUseAddr64</dfn>(<a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MUBUFAddressData" title='llvm::AMDGPUInstructionSelector::MUBUFAddressData' data-ref="llvm::AMDGPUInstructionSelector::MUBUFAddressData" data-ref-filename="llvm..AMDGPUInstructionSelector..MUBUFAddressData">MUBUFAddressData</a> <dfn class="local col1 decl" id="1291Addr" title='Addr' data-type='llvm::AMDGPUInstructionSelector::MUBUFAddressData' data-ref="1291Addr" data-ref-filename="1291Addr">Addr</dfn>) <em>const</em> {</td></tr>
<tr><th id="4004">4004</th><td>  <i>// (ptr_add N2, N3) -&gt; addr64, or</i></td></tr>
<tr><th id="4005">4005</th><td><i>  // (ptr_add (ptr_add N2, N3), C1) -&gt; addr64</i></td></tr>
<tr><th id="4006">4006</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#1291Addr" title='Addr' data-ref="1291Addr" data-ref-filename="1291Addr">Addr</a>.<a class="ref field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MUBUFAddressData::N2" title='llvm::AMDGPUInstructionSelector::MUBUFAddressData::N2' data-ref="llvm::AMDGPUInstructionSelector::MUBUFAddressData::N2" data-ref-filename="llvm..AMDGPUInstructionSelector..MUBUFAddressData..N2">N2</a>)</td></tr>
<tr><th id="4007">4007</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4008">4008</th><td></td></tr>
<tr><th id="4009">4009</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col2 decl" id="1292N0Bank" title='N0Bank' data-type='const llvm::RegisterBank *' data-ref="1292N0Bank" data-ref-filename="1292N0Bank">N0Bank</dfn> = <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#1291Addr" title='Addr' data-ref="1291Addr" data-ref-filename="1291Addr">Addr</a>.<a class="ref field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MUBUFAddressData::N0" title='llvm::AMDGPUInstructionSelector::MUBUFAddressData::N0' data-ref="llvm::AMDGPUInstructionSelector::MUBUFAddressData::N0" data-ref-filename="llvm..AMDGPUInstructionSelector..MUBUFAddressData..N0">N0</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>);</td></tr>
<tr><th id="4010">4010</th><td>  <b>return</b> <a class="local col2 ref" href="#1292N0Bank" title='N0Bank' data-ref="1292N0Bank" data-ref-filename="1292N0Bank">N0Bank</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>;</td></tr>
<tr><th id="4011">4011</th><td>}</td></tr>
<tr><th id="4012">4012</th><td></td></tr>
<tr><th id="4013">4013</th><td><i class="doc">/// Split an immediate offset<span class="command"> \p</span> <span class="arg">ImmOffset</span> depending on whether it fits in the</i></td></tr>
<tr><th id="4014">4014</th><td><i class="doc">/// immediate field. Modifies<span class="command"> \p</span> <span class="arg">ImmOffset</span> and sets<span class="command"> \p</span> <span class="arg">SOffset</span> to the variable</i></td></tr>
<tr><th id="4015">4015</th><td><i class="doc">/// component.</i></td></tr>
<tr><th id="4016">4016</th><td><em>void</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector23splitIllegalMUBUFOffsetERNS_16MachineIRBuilderERNS_8RegisterERl" title='llvm::AMDGPUInstructionSelector::splitIllegalMUBUFOffset' data-ref="_ZNK4llvm25AMDGPUInstructionSelector23splitIllegalMUBUFOffsetERNS_16MachineIRBuilderERNS_8RegisterERl" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector23splitIllegalMUBUFOffsetERNS_16MachineIRBuilderERNS_8RegisterERl">splitIllegalMUBUFOffset</dfn>(</td></tr>
<tr><th id="4017">4017</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col3 decl" id="1293B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="1293B" data-ref-filename="1293B">B</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col4 decl" id="1294SOffset" title='SOffset' data-type='llvm::Register &amp;' data-ref="1294SOffset" data-ref-filename="1294SOffset">SOffset</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col5 decl" id="1295ImmOffset" title='ImmOffset' data-type='int64_t &amp;' data-ref="1295ImmOffset" data-ref-filename="1295ImmOffset">ImmOffset</dfn>) <em>const</em> {</td></tr>
<tr><th id="4018">4018</th><td>  <b>if</b> (<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo21isLegalMUBUFImmOffsetEj" title='llvm::SIInstrInfo::isLegalMUBUFImmOffset' data-ref="_ZN4llvm11SIInstrInfo21isLegalMUBUFImmOffsetEj" data-ref-filename="_ZN4llvm11SIInstrInfo21isLegalMUBUFImmOffsetEj">isLegalMUBUFImmOffset</a>(<a class="local col5 ref" href="#1295ImmOffset" title='ImmOffset' data-ref="1295ImmOffset" data-ref-filename="1295ImmOffset">ImmOffset</a>))</td></tr>
<tr><th id="4019">4019</th><td>    <b>return</b>;</td></tr>
<tr><th id="4020">4020</th><td></td></tr>
<tr><th id="4021">4021</th><td>  <i>// Illegal offset, store it in soffset.</i></td></tr>
<tr><th id="4022">4022</th><td>  <a class="local col4 ref" href="#1294SOffset" title='SOffset' data-ref="1294SOffset" data-ref-filename="1294SOffset">SOffset</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a>);</td></tr>
<tr><th id="4023">4023</th><td>  <a class="local col3 ref" href="#1293B" title='B' data-ref="1293B" data-ref-filename="1293B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32" title='llvm::AMDGPU::S_MOV_B32' data-ref="llvm::AMDGPU::S_MOV_B32" data-ref-filename="llvm..AMDGPU..S_MOV_B32">S_MOV_B32</a>)</td></tr>
<tr><th id="4024">4024</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#1294SOffset" title='SOffset' data-ref="1294SOffset" data-ref-filename="1294SOffset">SOffset</a>)</td></tr>
<tr><th id="4025">4025</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col5 ref" href="#1295ImmOffset" title='ImmOffset' data-ref="1295ImmOffset" data-ref-filename="1295ImmOffset">ImmOffset</a>);</td></tr>
<tr><th id="4026">4026</th><td>  <a class="local col5 ref" href="#1295ImmOffset" title='ImmOffset' data-ref="1295ImmOffset" data-ref-filename="1295ImmOffset">ImmOffset</a> = <var>0</var>;</td></tr>
<tr><th id="4027">4027</th><td>}</td></tr>
<tr><th id="4028">4028</th><td></td></tr>
<tr><th id="4029">4029</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector21selectMUBUFAddr64ImplERNS_14MachineOperandERNS_8RegisterES4_S4_Rl" title='llvm::AMDGPUInstructionSelector::selectMUBUFAddr64Impl' data-ref="_ZNK4llvm25AMDGPUInstructionSelector21selectMUBUFAddr64ImplERNS_14MachineOperandERNS_8RegisterES4_S4_Rl" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector21selectMUBUFAddr64ImplERNS_14MachineOperandERNS_8RegisterES4_S4_Rl">selectMUBUFAddr64Impl</dfn>(</td></tr>
<tr><th id="4030">4030</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="1296Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="1296Root" data-ref-filename="1296Root">Root</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col7 decl" id="1297VAddr" title='VAddr' data-type='llvm::Register &amp;' data-ref="1297VAddr" data-ref-filename="1297VAddr">VAddr</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col8 decl" id="1298RSrcReg" title='RSrcReg' data-type='llvm::Register &amp;' data-ref="1298RSrcReg" data-ref-filename="1298RSrcReg">RSrcReg</dfn>,</td></tr>
<tr><th id="4031">4031</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col9 decl" id="1299SOffset" title='SOffset' data-type='llvm::Register &amp;' data-ref="1299SOffset" data-ref-filename="1299SOffset">SOffset</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col0 decl" id="1300Offset" title='Offset' data-type='int64_t &amp;' data-ref="1300Offset" data-ref-filename="1300Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="4032">4032</th><td>  <i>// FIXME: Predicates should stop this from reaching here.</i></td></tr>
<tr><th id="4033">4033</th><td><i>  // addr64 bit was removed for volcanic islands.</i></td></tr>
<tr><th id="4034">4034</th><td>  <b>if</b> (!<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::STI" title='llvm::AMDGPUInstructionSelector::STI' data-ref="llvm::AMDGPUInstructionSelector::STI" data-ref-filename="llvm..AMDGPUInstructionSelector..STI">STI</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget9hasAddr64Ev" title='llvm::GCNSubtarget::hasAddr64' data-ref="_ZNK4llvm12GCNSubtarget9hasAddr64Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget9hasAddr64Ev">hasAddr64</a>() || <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::STI" title='llvm::AMDGPUInstructionSelector::STI' data-ref="llvm::AMDGPUInstructionSelector::STI" data-ref-filename="llvm..AMDGPUInstructionSelector..STI">STI</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget16useFlatForGlobalEv" title='llvm::GCNSubtarget::useFlatForGlobal' data-ref="_ZNK4llvm12GCNSubtarget16useFlatForGlobalEv" data-ref-filename="_ZNK4llvm12GCNSubtarget16useFlatForGlobalEv">useFlatForGlobal</a>())</td></tr>
<tr><th id="4035">4035</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4036">4036</th><td></td></tr>
<tr><th id="4037">4037</th><td>  <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MUBUFAddressData" title='llvm::AMDGPUInstructionSelector::MUBUFAddressData' data-ref="llvm::AMDGPUInstructionSelector::MUBUFAddressData" data-ref-filename="llvm..AMDGPUInstructionSelector..MUBUFAddressData">MUBUFAddressData</a> <dfn class="local col1 decl" id="1301AddrData" title='AddrData' data-type='llvm::AMDGPUInstructionSelector::MUBUFAddressData' data-ref="1301AddrData" data-ref-filename="1301AddrData">AddrData</dfn> = <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector17parseMUBUFAddressENS_8RegisterE" title='llvm::AMDGPUInstructionSelector::parseMUBUFAddress' data-ref="_ZNK4llvm25AMDGPUInstructionSelector17parseMUBUFAddressENS_8RegisterE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector17parseMUBUFAddressENS_8RegisterE">parseMUBUFAddress</a>(<a class="local col6 ref" href="#1296Root" title='Root' data-ref="1296Root" data-ref-filename="1296Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="4038">4038</th><td>  <b>if</b> (!<a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector15shouldUseAddr64ENS0_16MUBUFAddressDataE" title='llvm::AMDGPUInstructionSelector::shouldUseAddr64' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15shouldUseAddr64ENS0_16MUBUFAddressDataE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15shouldUseAddr64ENS0_16MUBUFAddressDataE">shouldUseAddr64</a>(<a class="ref fn fake" href="AMDGPUInstructionSelector.h.html#237" title='llvm::AMDGPUInstructionSelector::MUBUFAddressData::MUBUFAddressData' data-ref="_ZN4llvm25AMDGPUInstructionSelector16MUBUFAddressDataC1ERKS1_" data-ref-filename="_ZN4llvm25AMDGPUInstructionSelector16MUBUFAddressDataC1ERKS1_"></a><a class="local col1 ref" href="#1301AddrData" title='AddrData' data-ref="1301AddrData" data-ref-filename="1301AddrData">AddrData</a>))</td></tr>
<tr><th id="4039">4039</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4040">4040</th><td></td></tr>
<tr><th id="4041">4041</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="1302N0" title='N0' data-type='llvm::Register' data-ref="1302N0" data-ref-filename="1302N0">N0</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#1301AddrData" title='AddrData' data-ref="1301AddrData" data-ref-filename="1301AddrData">AddrData</a>.<a class="ref field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MUBUFAddressData::N0" title='llvm::AMDGPUInstructionSelector::MUBUFAddressData::N0' data-ref="llvm::AMDGPUInstructionSelector::MUBUFAddressData::N0" data-ref-filename="llvm..AMDGPUInstructionSelector..MUBUFAddressData..N0">N0</a>;</td></tr>
<tr><th id="4042">4042</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="1303N2" title='N2' data-type='llvm::Register' data-ref="1303N2" data-ref-filename="1303N2">N2</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#1301AddrData" title='AddrData' data-ref="1301AddrData" data-ref-filename="1301AddrData">AddrData</a>.<a class="ref field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MUBUFAddressData::N2" title='llvm::AMDGPUInstructionSelector::MUBUFAddressData::N2' data-ref="llvm::AMDGPUInstructionSelector::MUBUFAddressData::N2" data-ref-filename="llvm..AMDGPUInstructionSelector..MUBUFAddressData..N2">N2</a>;</td></tr>
<tr><th id="4043">4043</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="1304N3" title='N3' data-type='llvm::Register' data-ref="1304N3" data-ref-filename="1304N3">N3</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#1301AddrData" title='AddrData' data-ref="1301AddrData" data-ref-filename="1301AddrData">AddrData</a>.<a class="ref field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MUBUFAddressData::N3" title='llvm::AMDGPUInstructionSelector::MUBUFAddressData::N3' data-ref="llvm::AMDGPUInstructionSelector::MUBUFAddressData::N3" data-ref-filename="llvm..AMDGPUInstructionSelector..MUBUFAddressData..N3">N3</a>;</td></tr>
<tr><th id="4044">4044</th><td>  <a class="local col0 ref" href="#1300Offset" title='Offset' data-ref="1300Offset" data-ref-filename="1300Offset">Offset</a> = <a class="local col1 ref" href="#1301AddrData" title='AddrData' data-ref="1301AddrData" data-ref-filename="1301AddrData">AddrData</a>.<a class="ref field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MUBUFAddressData::Offset" title='llvm::AMDGPUInstructionSelector::MUBUFAddressData::Offset' data-ref="llvm::AMDGPUInstructionSelector::MUBUFAddressData::Offset" data-ref-filename="llvm..AMDGPUInstructionSelector..MUBUFAddressData..Offset">Offset</a>;</td></tr>
<tr><th id="4045">4045</th><td></td></tr>
<tr><th id="4046">4046</th><td>  <i>// Base pointer for the SRD.</i></td></tr>
<tr><th id="4047">4047</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col5 decl" id="1305SRDPtr" title='SRDPtr' data-type='llvm::Register' data-ref="1305SRDPtr" data-ref-filename="1305SRDPtr">SRDPtr</dfn>;</td></tr>
<tr><th id="4048">4048</th><td></td></tr>
<tr><th id="4049">4049</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#1303N2" title='N2' data-ref="1303N2" data-ref-filename="1303N2">N2</a>) {</td></tr>
<tr><th id="4050">4050</th><td>    <b>if</b> (<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#1303N2" title='N2' data-ref="1303N2" data-ref-filename="1303N2">N2</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>)-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>) {</td></tr>
<tr><th id="4051">4051</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(N3);</td></tr>
<tr><th id="4052">4052</th><td>      <b>if</b> (<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#1304N3" title='N3' data-ref="1304N3" data-ref-filename="1304N3">N3</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>)-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>) {</td></tr>
<tr><th id="4053">4053</th><td>        <i>// Both N2 and N3 are divergent. Use N0 (the result of the add) as the</i></td></tr>
<tr><th id="4054">4054</th><td><i>        // addr64, and construct the default resource from a 0 address.</i></td></tr>
<tr><th id="4055">4055</th><td>        <a class="local col7 ref" href="#1297VAddr" title='VAddr' data-ref="1297VAddr" data-ref-filename="1297VAddr">VAddr</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col2 ref" href="#1302N0" title='N0' data-ref="1302N0" data-ref-filename="1302N0">N0</a>;</td></tr>
<tr><th id="4056">4056</th><td>      } <b>else</b> {</td></tr>
<tr><th id="4057">4057</th><td>        <a class="local col5 ref" href="#1305SRDPtr" title='SRDPtr' data-ref="1305SRDPtr" data-ref-filename="1305SRDPtr">SRDPtr</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col4 ref" href="#1304N3" title='N3' data-ref="1304N3" data-ref-filename="1304N3">N3</a>;</td></tr>
<tr><th id="4058">4058</th><td>        <a class="local col7 ref" href="#1297VAddr" title='VAddr' data-ref="1297VAddr" data-ref-filename="1297VAddr">VAddr</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col3 ref" href="#1303N2" title='N2' data-ref="1303N2" data-ref-filename="1303N2">N2</a>;</td></tr>
<tr><th id="4059">4059</th><td>      }</td></tr>
<tr><th id="4060">4060</th><td>    } <b>else</b> {</td></tr>
<tr><th id="4061">4061</th><td>      <i>// N2 is not divergent.</i></td></tr>
<tr><th id="4062">4062</th><td>      <a class="local col5 ref" href="#1305SRDPtr" title='SRDPtr' data-ref="1305SRDPtr" data-ref-filename="1305SRDPtr">SRDPtr</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col3 ref" href="#1303N2" title='N2' data-ref="1303N2" data-ref-filename="1303N2">N2</a>;</td></tr>
<tr><th id="4063">4063</th><td>      <a class="local col7 ref" href="#1297VAddr" title='VAddr' data-ref="1297VAddr" data-ref-filename="1297VAddr">VAddr</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col4 ref" href="#1304N3" title='N3' data-ref="1304N3" data-ref-filename="1304N3">N3</a>;</td></tr>
<tr><th id="4064">4064</th><td>    }</td></tr>
<tr><th id="4065">4065</th><td>  } <b>else</b> <b>if</b> (<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#1302N0" title='N0' data-ref="1302N0" data-ref-filename="1302N0">N0</a>, *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</a>)-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>) {</td></tr>
<tr><th id="4066">4066</th><td>    <i>// Use the default null pointer in the resource</i></td></tr>
<tr><th id="4067">4067</th><td>    <a class="local col7 ref" href="#1297VAddr" title='VAddr' data-ref="1297VAddr" data-ref-filename="1297VAddr">VAddr</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col2 ref" href="#1302N0" title='N0' data-ref="1302N0" data-ref-filename="1302N0">N0</a>;</td></tr>
<tr><th id="4068">4068</th><td>  } <b>else</b> {</td></tr>
<tr><th id="4069">4069</th><td>    <i>// N0 -&gt; offset, or</i></td></tr>
<tr><th id="4070">4070</th><td><i>    // (N0 + C1) -&gt; offset</i></td></tr>
<tr><th id="4071">4071</th><td>    <a class="local col5 ref" href="#1305SRDPtr" title='SRDPtr' data-ref="1305SRDPtr" data-ref-filename="1305SRDPtr">SRDPtr</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col2 ref" href="#1302N0" title='N0' data-ref="1302N0" data-ref-filename="1302N0">N0</a>;</td></tr>
<tr><th id="4072">4072</th><td>  }</td></tr>
<tr><th id="4073">4073</th><td></td></tr>
<tr><th id="4074">4074</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col6 decl" id="1306B" title='B' data-type='llvm::MachineIRBuilder' data-ref="1306B" data-ref-filename="1306B">B</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a>*<a class="local col6 ref" href="#1296Root" title='Root' data-ref="1296Root" data-ref-filename="1296Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv" data-ref-filename="_ZN4llvm14MachineOperand9getParentEv">getParent</a>());</td></tr>
<tr><th id="4075">4075</th><td>  <a class="local col8 ref" href="#1298RSrcReg" title='RSrcReg' data-ref="1298RSrcReg" data-ref-filename="1298RSrcReg">RSrcReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="tu ref fn" href="#_ZL15buildAddr64RSrcRN4llvm16MachineIRBuilderERNS_19MachineRegisterInfoERKNS_11SIInstrInfoENS_8RegisterE" title='buildAddr64RSrc' data-use='c' data-ref="_ZL15buildAddr64RSrcRN4llvm16MachineIRBuilderERNS_19MachineRegisterInfoERKNS_11SIInstrInfoENS_8RegisterE" data-ref-filename="_ZL15buildAddr64RSrcRN4llvm16MachineIRBuilderERNS_19MachineRegisterInfoERKNS_11SIInstrInfoENS_8RegisterE">buildAddr64RSrc</a>(<span class='refarg'><a class="local col6 ref" href="#1306B" title='B' data-ref="1306B" data-ref-filename="1306B">B</a></span>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#1305SRDPtr" title='SRDPtr' data-ref="1305SRDPtr" data-ref-filename="1305SRDPtr">SRDPtr</a>);</td></tr>
<tr><th id="4076">4076</th><td>  <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector23splitIllegalMUBUFOffsetERNS_16MachineIRBuilderERNS_8RegisterERl" title='llvm::AMDGPUInstructionSelector::splitIllegalMUBUFOffset' data-ref="_ZNK4llvm25AMDGPUInstructionSelector23splitIllegalMUBUFOffsetERNS_16MachineIRBuilderERNS_8RegisterERl" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector23splitIllegalMUBUFOffsetERNS_16MachineIRBuilderERNS_8RegisterERl">splitIllegalMUBUFOffset</a>(<span class='refarg'><a class="local col6 ref" href="#1306B" title='B' data-ref="1306B" data-ref-filename="1306B">B</a></span>, <span class='refarg'><a class="local col9 ref" href="#1299SOffset" title='SOffset' data-ref="1299SOffset" data-ref-filename="1299SOffset">SOffset</a></span>, <span class='refarg'><a class="local col0 ref" href="#1300Offset" title='Offset' data-ref="1300Offset" data-ref-filename="1300Offset">Offset</a></span>);</td></tr>
<tr><th id="4077">4077</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4078">4078</th><td>}</td></tr>
<tr><th id="4079">4079</th><td></td></tr>
<tr><th id="4080">4080</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector21selectMUBUFOffsetImplERNS_14MachineOperandERNS_8RegisterES4_Rl" title='llvm::AMDGPUInstructionSelector::selectMUBUFOffsetImpl' data-ref="_ZNK4llvm25AMDGPUInstructionSelector21selectMUBUFOffsetImplERNS_14MachineOperandERNS_8RegisterES4_Rl" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector21selectMUBUFOffsetImplERNS_14MachineOperandERNS_8RegisterES4_Rl">selectMUBUFOffsetImpl</dfn>(</td></tr>
<tr><th id="4081">4081</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="1307Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="1307Root" data-ref-filename="1307Root">Root</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col8 decl" id="1308RSrcReg" title='RSrcReg' data-type='llvm::Register &amp;' data-ref="1308RSrcReg" data-ref-filename="1308RSrcReg">RSrcReg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col9 decl" id="1309SOffset" title='SOffset' data-type='llvm::Register &amp;' data-ref="1309SOffset" data-ref-filename="1309SOffset">SOffset</dfn>,</td></tr>
<tr><th id="4082">4082</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col0 decl" id="1310Offset" title='Offset' data-type='int64_t &amp;' data-ref="1310Offset" data-ref-filename="1310Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="4083">4083</th><td></td></tr>
<tr><th id="4084">4084</th><td>  <i>// FIXME: Pattern should not reach here.</i></td></tr>
<tr><th id="4085">4085</th><td>  <b>if</b> (<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::STI" title='llvm::AMDGPUInstructionSelector::STI' data-ref="llvm::AMDGPUInstructionSelector::STI" data-ref-filename="llvm..AMDGPUInstructionSelector..STI">STI</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget16useFlatForGlobalEv" title='llvm::GCNSubtarget::useFlatForGlobal' data-ref="_ZNK4llvm12GCNSubtarget16useFlatForGlobalEv" data-ref-filename="_ZNK4llvm12GCNSubtarget16useFlatForGlobalEv">useFlatForGlobal</a>())</td></tr>
<tr><th id="4086">4086</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4087">4087</th><td></td></tr>
<tr><th id="4088">4088</th><td>  <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MUBUFAddressData" title='llvm::AMDGPUInstructionSelector::MUBUFAddressData' data-ref="llvm::AMDGPUInstructionSelector::MUBUFAddressData" data-ref-filename="llvm..AMDGPUInstructionSelector..MUBUFAddressData">MUBUFAddressData</a> <dfn class="local col1 decl" id="1311AddrData" title='AddrData' data-type='llvm::AMDGPUInstructionSelector::MUBUFAddressData' data-ref="1311AddrData" data-ref-filename="1311AddrData">AddrData</dfn> = <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector17parseMUBUFAddressENS_8RegisterE" title='llvm::AMDGPUInstructionSelector::parseMUBUFAddress' data-ref="_ZNK4llvm25AMDGPUInstructionSelector17parseMUBUFAddressENS_8RegisterE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector17parseMUBUFAddressENS_8RegisterE">parseMUBUFAddress</a>(<a class="local col7 ref" href="#1307Root" title='Root' data-ref="1307Root" data-ref-filename="1307Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="4089">4089</th><td>  <b>if</b> (<a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector15shouldUseAddr64ENS0_16MUBUFAddressDataE" title='llvm::AMDGPUInstructionSelector::shouldUseAddr64' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15shouldUseAddr64ENS0_16MUBUFAddressDataE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15shouldUseAddr64ENS0_16MUBUFAddressDataE">shouldUseAddr64</a>(<a class="ref fn fake" href="AMDGPUInstructionSelector.h.html#237" title='llvm::AMDGPUInstructionSelector::MUBUFAddressData::MUBUFAddressData' data-ref="_ZN4llvm25AMDGPUInstructionSelector16MUBUFAddressDataC1ERKS1_" data-ref-filename="_ZN4llvm25AMDGPUInstructionSelector16MUBUFAddressDataC1ERKS1_"></a><a class="local col1 ref" href="#1311AddrData" title='AddrData' data-ref="1311AddrData" data-ref-filename="1311AddrData">AddrData</a>))</td></tr>
<tr><th id="4090">4090</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4091">4091</th><td></td></tr>
<tr><th id="4092">4092</th><td>  <i>// N0 -&gt; offset, or</i></td></tr>
<tr><th id="4093">4093</th><td><i>  // (N0 + C1) -&gt; offset</i></td></tr>
<tr><th id="4094">4094</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="1312SRDPtr" title='SRDPtr' data-type='llvm::Register' data-ref="1312SRDPtr" data-ref-filename="1312SRDPtr">SRDPtr</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#1311AddrData" title='AddrData' data-ref="1311AddrData" data-ref-filename="1311AddrData">AddrData</a>.<a class="ref field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MUBUFAddressData::N0" title='llvm::AMDGPUInstructionSelector::MUBUFAddressData::N0' data-ref="llvm::AMDGPUInstructionSelector::MUBUFAddressData::N0" data-ref-filename="llvm..AMDGPUInstructionSelector..MUBUFAddressData..N0">N0</a>;</td></tr>
<tr><th id="4095">4095</th><td>  <a class="local col0 ref" href="#1310Offset" title='Offset' data-ref="1310Offset" data-ref-filename="1310Offset">Offset</a> = <a class="local col1 ref" href="#1311AddrData" title='AddrData' data-ref="1311AddrData" data-ref-filename="1311AddrData">AddrData</a>.<a class="ref field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MUBUFAddressData::Offset" title='llvm::AMDGPUInstructionSelector::MUBUFAddressData::Offset' data-ref="llvm::AMDGPUInstructionSelector::MUBUFAddressData::Offset" data-ref-filename="llvm..AMDGPUInstructionSelector..MUBUFAddressData..Offset">Offset</a>;</td></tr>
<tr><th id="4096">4096</th><td></td></tr>
<tr><th id="4097">4097</th><td>  <i>// TODO: Look through extensions for 32-bit soffset.</i></td></tr>
<tr><th id="4098">4098</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col3 decl" id="1313B" title='B' data-type='llvm::MachineIRBuilder' data-ref="1313B" data-ref-filename="1313B">B</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a>*<a class="local col7 ref" href="#1307Root" title='Root' data-ref="1307Root" data-ref-filename="1307Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv" data-ref-filename="_ZN4llvm14MachineOperand9getParentEv">getParent</a>());</td></tr>
<tr><th id="4099">4099</th><td></td></tr>
<tr><th id="4100">4100</th><td>  <a class="local col8 ref" href="#1308RSrcReg" title='RSrcReg' data-ref="1308RSrcReg" data-ref-filename="1308RSrcReg">RSrcReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="tu ref fn" href="#_ZL14buildOffsetSrcRN4llvm16MachineIRBuilderERNS_19MachineRegisterInfoERKNS_11SIInstrInfoENS_8RegisterE" title='buildOffsetSrc' data-use='c' data-ref="_ZL14buildOffsetSrcRN4llvm16MachineIRBuilderERNS_19MachineRegisterInfoERKNS_11SIInstrInfoENS_8RegisterE" data-ref-filename="_ZL14buildOffsetSrcRN4llvm16MachineIRBuilderERNS_19MachineRegisterInfoERKNS_11SIInstrInfoENS_8RegisterE">buildOffsetSrc</a>(<span class='refarg'><a class="local col3 ref" href="#1313B" title='B' data-ref="1313B" data-ref-filename="1313B">B</a></span>, <span class='refarg'>*<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a></span>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#1312SRDPtr" title='SRDPtr' data-ref="1312SRDPtr" data-ref-filename="1312SRDPtr">SRDPtr</a>);</td></tr>
<tr><th id="4101">4101</th><td>  <a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector23splitIllegalMUBUFOffsetERNS_16MachineIRBuilderERNS_8RegisterERl" title='llvm::AMDGPUInstructionSelector::splitIllegalMUBUFOffset' data-ref="_ZNK4llvm25AMDGPUInstructionSelector23splitIllegalMUBUFOffsetERNS_16MachineIRBuilderERNS_8RegisterERl" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector23splitIllegalMUBUFOffsetERNS_16MachineIRBuilderERNS_8RegisterERl">splitIllegalMUBUFOffset</a>(<span class='refarg'><a class="local col3 ref" href="#1313B" title='B' data-ref="1313B" data-ref-filename="1313B">B</a></span>, <span class='refarg'><a class="local col9 ref" href="#1309SOffset" title='SOffset' data-ref="1309SOffset" data-ref-filename="1309SOffset">SOffset</a></span>, <span class='refarg'><a class="local col0 ref" href="#1310Offset" title='Offset' data-ref="1310Offset" data-ref-filename="1310Offset">Offset</a></span>);</td></tr>
<tr><th id="4102">4102</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4103">4103</th><td>}</td></tr>
<tr><th id="4104">4104</th><td></td></tr>
<tr><th id="4105">4105</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="4106">4106</th><td><a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector17selectMUBUFAddr64ERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectMUBUFAddr64' data-ref="_ZNK4llvm25AMDGPUInstructionSelector17selectMUBUFAddr64ERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector17selectMUBUFAddr64ERNS_14MachineOperandE">selectMUBUFAddr64</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="1314Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="1314Root" data-ref-filename="1314Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="4107">4107</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col5 decl" id="1315VAddr" title='VAddr' data-type='llvm::Register' data-ref="1315VAddr" data-ref-filename="1315VAddr">VAddr</dfn>;</td></tr>
<tr><th id="4108">4108</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col6 decl" id="1316RSrcReg" title='RSrcReg' data-type='llvm::Register' data-ref="1316RSrcReg" data-ref-filename="1316RSrcReg">RSrcReg</dfn>;</td></tr>
<tr><th id="4109">4109</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col7 decl" id="1317SOffset" title='SOffset' data-type='llvm::Register' data-ref="1317SOffset" data-ref-filename="1317SOffset">SOffset</dfn>;</td></tr>
<tr><th id="4110">4110</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col8 decl" id="1318Offset" title='Offset' data-type='int64_t' data-ref="1318Offset" data-ref-filename="1318Offset">Offset</dfn> = <var>0</var>;</td></tr>
<tr><th id="4111">4111</th><td></td></tr>
<tr><th id="4112">4112</th><td>  <b>if</b> (!<a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector21selectMUBUFAddr64ImplERNS_14MachineOperandERNS_8RegisterES4_S4_Rl" title='llvm::AMDGPUInstructionSelector::selectMUBUFAddr64Impl' data-ref="_ZNK4llvm25AMDGPUInstructionSelector21selectMUBUFAddr64ImplERNS_14MachineOperandERNS_8RegisterES4_S4_Rl" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector21selectMUBUFAddr64ImplERNS_14MachineOperandERNS_8RegisterES4_S4_Rl">selectMUBUFAddr64Impl</a>(<span class='refarg'><a class="local col4 ref" href="#1314Root" title='Root' data-ref="1314Root" data-ref-filename="1314Root">Root</a></span>, <span class='refarg'><a class="local col5 ref" href="#1315VAddr" title='VAddr' data-ref="1315VAddr" data-ref-filename="1315VAddr">VAddr</a></span>, <span class='refarg'><a class="local col6 ref" href="#1316RSrcReg" title='RSrcReg' data-ref="1316RSrcReg" data-ref-filename="1316RSrcReg">RSrcReg</a></span>, <span class='refarg'><a class="local col7 ref" href="#1317SOffset" title='SOffset' data-ref="1317SOffset" data-ref-filename="1317SOffset">SOffset</a></span>, <span class='refarg'><a class="local col8 ref" href="#1318Offset" title='Offset' data-ref="1318Offset" data-ref-filename="1318Offset">Offset</a></span>))</td></tr>
<tr><th id="4113">4113</th><td>    <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1Ev" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1Ev" data-ref-filename="_ZN4llvm8OptionalC1Ev">{</a>};</td></tr>
<tr><th id="4114">4114</th><td></td></tr>
<tr><th id="4115">4115</th><td>  <i>// FIXME: Use defaulted operands for trailing 0s and remove from the complex</i></td></tr>
<tr><th id="4116">4116</th><td><i>  // pattern.</i></td></tr>
<tr><th id="4117">4117</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" data-ref-filename="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{</td></tr>
<tr><th id="4118">4118</th><td>      [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col9 decl" id="1319MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1319MIB" data-ref-filename="1319MIB">MIB</dfn>) {  <i>// rsrc</i></td></tr>
<tr><th id="4119">4119</th><td>        <a class="local col9 ref" href="#1319MIB" title='MIB' data-ref="1319MIB" data-ref-filename="1319MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#1316RSrcReg" title='RSrcReg' data-ref="1316RSrcReg" data-ref-filename="1316RSrcReg">RSrcReg</a>);</td></tr>
<tr><th id="4120">4120</th><td>      },</td></tr>
<tr><th id="4121">4121</th><td>      [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col0 decl" id="1320MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1320MIB" data-ref-filename="1320MIB">MIB</dfn>) { <i>// vaddr</i></td></tr>
<tr><th id="4122">4122</th><td>        <a class="local col0 ref" href="#1320MIB" title='MIB' data-ref="1320MIB" data-ref-filename="1320MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#1315VAddr" title='VAddr' data-ref="1315VAddr" data-ref-filename="1315VAddr">VAddr</a>);</td></tr>
<tr><th id="4123">4123</th><td>      },</td></tr>
<tr><th id="4124">4124</th><td>      [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col1 decl" id="1321MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1321MIB" data-ref-filename="1321MIB">MIB</dfn>) { <i>// soffset</i></td></tr>
<tr><th id="4125">4125</th><td>        <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#1317SOffset" title='SOffset' data-ref="1317SOffset" data-ref-filename="1317SOffset">SOffset</a>)</td></tr>
<tr><th id="4126">4126</th><td>          <a class="local col1 ref" href="#1321MIB" title='MIB' data-ref="1321MIB" data-ref-filename="1321MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#1317SOffset" title='SOffset' data-ref="1317SOffset" data-ref-filename="1317SOffset">SOffset</a>);</td></tr>
<tr><th id="4127">4127</th><td>        <b>else</b></td></tr>
<tr><th id="4128">4128</th><td>          <a class="local col1 ref" href="#1321MIB" title='MIB' data-ref="1321MIB" data-ref-filename="1321MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="4129">4129</th><td>      },</td></tr>
<tr><th id="4130">4130</th><td>      [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col2 decl" id="1322MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1322MIB" data-ref-filename="1322MIB">MIB</dfn>) { <i>// offset</i></td></tr>
<tr><th id="4131">4131</th><td>        <a class="local col2 ref" href="#1322MIB" title='MIB' data-ref="1322MIB" data-ref-filename="1322MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col8 ref" href="#1318Offset" title='Offset' data-ref="1318Offset" data-ref-filename="1318Offset">Offset</a>);</td></tr>
<tr><th id="4132">4132</th><td>      },</td></tr>
<tr><th id="4133">4133</th><td>      <a class="tu ref fn" href="#_ZL10addZeroImmRN4llvm19MachineInstrBuilderE" title='addZeroImm' data-use='r' data-ref="_ZL10addZeroImmRN4llvm19MachineInstrBuilderE" data-ref-filename="_ZL10addZeroImmRN4llvm19MachineInstrBuilderE">addZeroImm</a>, <i>//  glc</i></td></tr>
<tr><th id="4134">4134</th><td>      <a class="tu ref fn" href="#_ZL10addZeroImmRN4llvm19MachineInstrBuilderE" title='addZeroImm' data-use='r' data-ref="_ZL10addZeroImmRN4llvm19MachineInstrBuilderE" data-ref-filename="_ZL10addZeroImmRN4llvm19MachineInstrBuilderE">addZeroImm</a>, <i>//  slc</i></td></tr>
<tr><th id="4135">4135</th><td>      <a class="tu ref fn" href="#_ZL10addZeroImmRN4llvm19MachineInstrBuilderE" title='addZeroImm' data-use='r' data-ref="_ZL10addZeroImmRN4llvm19MachineInstrBuilderE" data-ref-filename="_ZL10addZeroImmRN4llvm19MachineInstrBuilderE">addZeroImm</a>, <i>//  tfe</i></td></tr>
<tr><th id="4136">4136</th><td>      <a class="tu ref fn" href="#_ZL10addZeroImmRN4llvm19MachineInstrBuilderE" title='addZeroImm' data-use='r' data-ref="_ZL10addZeroImmRN4llvm19MachineInstrBuilderE" data-ref-filename="_ZL10addZeroImmRN4llvm19MachineInstrBuilderE">addZeroImm</a>, <i>//  dlc</i></td></tr>
<tr><th id="4137">4137</th><td>      <a class="tu ref fn" href="#_ZL10addZeroImmRN4llvm19MachineInstrBuilderE" title='addZeroImm' data-use='r' data-ref="_ZL10addZeroImmRN4llvm19MachineInstrBuilderE" data-ref-filename="_ZL10addZeroImmRN4llvm19MachineInstrBuilderE">addZeroImm</a>  <i>//  swz</i></td></tr>
<tr><th id="4138">4138</th><td>    }};</td></tr>
<tr><th id="4139">4139</th><td>}</td></tr>
<tr><th id="4140">4140</th><td></td></tr>
<tr><th id="4141">4141</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="4142">4142</th><td><a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector17selectMUBUFOffsetERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectMUBUFOffset' data-ref="_ZNK4llvm25AMDGPUInstructionSelector17selectMUBUFOffsetERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector17selectMUBUFOffsetERNS_14MachineOperandE">selectMUBUFOffset</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="1323Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="1323Root" data-ref-filename="1323Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="4143">4143</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col4 decl" id="1324RSrcReg" title='RSrcReg' data-type='llvm::Register' data-ref="1324RSrcReg" data-ref-filename="1324RSrcReg">RSrcReg</dfn>;</td></tr>
<tr><th id="4144">4144</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col5 decl" id="1325SOffset" title='SOffset' data-type='llvm::Register' data-ref="1325SOffset" data-ref-filename="1325SOffset">SOffset</dfn>;</td></tr>
<tr><th id="4145">4145</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col6 decl" id="1326Offset" title='Offset' data-type='int64_t' data-ref="1326Offset" data-ref-filename="1326Offset">Offset</dfn> = <var>0</var>;</td></tr>
<tr><th id="4146">4146</th><td></td></tr>
<tr><th id="4147">4147</th><td>  <b>if</b> (!<a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector21selectMUBUFOffsetImplERNS_14MachineOperandERNS_8RegisterES4_Rl" title='llvm::AMDGPUInstructionSelector::selectMUBUFOffsetImpl' data-ref="_ZNK4llvm25AMDGPUInstructionSelector21selectMUBUFOffsetImplERNS_14MachineOperandERNS_8RegisterES4_Rl" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector21selectMUBUFOffsetImplERNS_14MachineOperandERNS_8RegisterES4_Rl">selectMUBUFOffsetImpl</a>(<span class='refarg'><a class="local col3 ref" href="#1323Root" title='Root' data-ref="1323Root" data-ref-filename="1323Root">Root</a></span>, <span class='refarg'><a class="local col4 ref" href="#1324RSrcReg" title='RSrcReg' data-ref="1324RSrcReg" data-ref-filename="1324RSrcReg">RSrcReg</a></span>, <span class='refarg'><a class="local col5 ref" href="#1325SOffset" title='SOffset' data-ref="1325SOffset" data-ref-filename="1325SOffset">SOffset</a></span>, <span class='refarg'><a class="local col6 ref" href="#1326Offset" title='Offset' data-ref="1326Offset" data-ref-filename="1326Offset">Offset</a></span>))</td></tr>
<tr><th id="4148">4148</th><td>    <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1Ev" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1Ev" data-ref-filename="_ZN4llvm8OptionalC1Ev">{</a>};</td></tr>
<tr><th id="4149">4149</th><td></td></tr>
<tr><th id="4150">4150</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" data-ref-filename="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{</td></tr>
<tr><th id="4151">4151</th><td>      [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col7 decl" id="1327MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1327MIB" data-ref-filename="1327MIB">MIB</dfn>) {  <i>// rsrc</i></td></tr>
<tr><th id="4152">4152</th><td>        <a class="local col7 ref" href="#1327MIB" title='MIB' data-ref="1327MIB" data-ref-filename="1327MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#1324RSrcReg" title='RSrcReg' data-ref="1324RSrcReg" data-ref-filename="1324RSrcReg">RSrcReg</a>);</td></tr>
<tr><th id="4153">4153</th><td>      },</td></tr>
<tr><th id="4154">4154</th><td>      [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col8 decl" id="1328MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1328MIB" data-ref-filename="1328MIB">MIB</dfn>) { <i>// soffset</i></td></tr>
<tr><th id="4155">4155</th><td>        <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#1325SOffset" title='SOffset' data-ref="1325SOffset" data-ref-filename="1325SOffset">SOffset</a>)</td></tr>
<tr><th id="4156">4156</th><td>          <a class="local col8 ref" href="#1328MIB" title='MIB' data-ref="1328MIB" data-ref-filename="1328MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#1325SOffset" title='SOffset' data-ref="1325SOffset" data-ref-filename="1325SOffset">SOffset</a>);</td></tr>
<tr><th id="4157">4157</th><td>        <b>else</b></td></tr>
<tr><th id="4158">4158</th><td>          <a class="local col8 ref" href="#1328MIB" title='MIB' data-ref="1328MIB" data-ref-filename="1328MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="4159">4159</th><td>      },</td></tr>
<tr><th id="4160">4160</th><td>      [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col9 decl" id="1329MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1329MIB" data-ref-filename="1329MIB">MIB</dfn>) { <a class="local col9 ref" href="#1329MIB" title='MIB' data-ref="1329MIB" data-ref-filename="1329MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col6 ref" href="#1326Offset" title='Offset' data-ref="1326Offset" data-ref-filename="1326Offset">Offset</a>); }, <i>// offset</i></td></tr>
<tr><th id="4161">4161</th><td>      <a class="tu ref fn" href="#_ZL10addZeroImmRN4llvm19MachineInstrBuilderE" title='addZeroImm' data-use='r' data-ref="_ZL10addZeroImmRN4llvm19MachineInstrBuilderE" data-ref-filename="_ZL10addZeroImmRN4llvm19MachineInstrBuilderE">addZeroImm</a>, <i>//  glc</i></td></tr>
<tr><th id="4162">4162</th><td>      <a class="tu ref fn" href="#_ZL10addZeroImmRN4llvm19MachineInstrBuilderE" title='addZeroImm' data-use='r' data-ref="_ZL10addZeroImmRN4llvm19MachineInstrBuilderE" data-ref-filename="_ZL10addZeroImmRN4llvm19MachineInstrBuilderE">addZeroImm</a>, <i>//  slc</i></td></tr>
<tr><th id="4163">4163</th><td>      <a class="tu ref fn" href="#_ZL10addZeroImmRN4llvm19MachineInstrBuilderE" title='addZeroImm' data-use='r' data-ref="_ZL10addZeroImmRN4llvm19MachineInstrBuilderE" data-ref-filename="_ZL10addZeroImmRN4llvm19MachineInstrBuilderE">addZeroImm</a>, <i>//  tfe</i></td></tr>
<tr><th id="4164">4164</th><td>      <a class="tu ref fn" href="#_ZL10addZeroImmRN4llvm19MachineInstrBuilderE" title='addZeroImm' data-use='r' data-ref="_ZL10addZeroImmRN4llvm19MachineInstrBuilderE" data-ref-filename="_ZL10addZeroImmRN4llvm19MachineInstrBuilderE">addZeroImm</a>, <i>//  dlc</i></td></tr>
<tr><th id="4165">4165</th><td>      <a class="tu ref fn" href="#_ZL10addZeroImmRN4llvm19MachineInstrBuilderE" title='addZeroImm' data-use='r' data-ref="_ZL10addZeroImmRN4llvm19MachineInstrBuilderE" data-ref-filename="_ZL10addZeroImmRN4llvm19MachineInstrBuilderE">addZeroImm</a>  <i>//  swz</i></td></tr>
<tr><th id="4166">4166</th><td>    }};</td></tr>
<tr><th id="4167">4167</th><td>}</td></tr>
<tr><th id="4168">4168</th><td></td></tr>
<tr><th id="4169">4169</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="4170">4170</th><td><a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector23selectMUBUFAddr64AtomicERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectMUBUFAddr64Atomic' data-ref="_ZNK4llvm25AMDGPUInstructionSelector23selectMUBUFAddr64AtomicERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector23selectMUBUFAddr64AtomicERNS_14MachineOperandE">selectMUBUFAddr64Atomic</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="1330Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="1330Root" data-ref-filename="1330Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="4171">4171</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col1 decl" id="1331VAddr" title='VAddr' data-type='llvm::Register' data-ref="1331VAddr" data-ref-filename="1331VAddr">VAddr</dfn>;</td></tr>
<tr><th id="4172">4172</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col2 decl" id="1332RSrcReg" title='RSrcReg' data-type='llvm::Register' data-ref="1332RSrcReg" data-ref-filename="1332RSrcReg">RSrcReg</dfn>;</td></tr>
<tr><th id="4173">4173</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col3 decl" id="1333SOffset" title='SOffset' data-type='llvm::Register' data-ref="1333SOffset" data-ref-filename="1333SOffset">SOffset</dfn>;</td></tr>
<tr><th id="4174">4174</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col4 decl" id="1334Offset" title='Offset' data-type='int64_t' data-ref="1334Offset" data-ref-filename="1334Offset">Offset</dfn> = <var>0</var>;</td></tr>
<tr><th id="4175">4175</th><td></td></tr>
<tr><th id="4176">4176</th><td>  <b>if</b> (!<a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector21selectMUBUFAddr64ImplERNS_14MachineOperandERNS_8RegisterES4_S4_Rl" title='llvm::AMDGPUInstructionSelector::selectMUBUFAddr64Impl' data-ref="_ZNK4llvm25AMDGPUInstructionSelector21selectMUBUFAddr64ImplERNS_14MachineOperandERNS_8RegisterES4_S4_Rl" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector21selectMUBUFAddr64ImplERNS_14MachineOperandERNS_8RegisterES4_S4_Rl">selectMUBUFAddr64Impl</a>(<span class='refarg'><a class="local col0 ref" href="#1330Root" title='Root' data-ref="1330Root" data-ref-filename="1330Root">Root</a></span>, <span class='refarg'><a class="local col1 ref" href="#1331VAddr" title='VAddr' data-ref="1331VAddr" data-ref-filename="1331VAddr">VAddr</a></span>, <span class='refarg'><a class="local col2 ref" href="#1332RSrcReg" title='RSrcReg' data-ref="1332RSrcReg" data-ref-filename="1332RSrcReg">RSrcReg</a></span>, <span class='refarg'><a class="local col3 ref" href="#1333SOffset" title='SOffset' data-ref="1333SOffset" data-ref-filename="1333SOffset">SOffset</a></span>, <span class='refarg'><a class="local col4 ref" href="#1334Offset" title='Offset' data-ref="1334Offset" data-ref-filename="1334Offset">Offset</a></span>))</td></tr>
<tr><th id="4177">4177</th><td>    <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1Ev" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1Ev" data-ref-filename="_ZN4llvm8OptionalC1Ev">{</a>};</td></tr>
<tr><th id="4178">4178</th><td></td></tr>
<tr><th id="4179">4179</th><td>  <i>// FIXME: Use defaulted operands for trailing 0s and remove from the complex</i></td></tr>
<tr><th id="4180">4180</th><td><i>  // pattern.</i></td></tr>
<tr><th id="4181">4181</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" data-ref-filename="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{</td></tr>
<tr><th id="4182">4182</th><td>      [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col5 decl" id="1335MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1335MIB" data-ref-filename="1335MIB">MIB</dfn>) {  <i>// rsrc</i></td></tr>
<tr><th id="4183">4183</th><td>        <a class="local col5 ref" href="#1335MIB" title='MIB' data-ref="1335MIB" data-ref-filename="1335MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#1332RSrcReg" title='RSrcReg' data-ref="1332RSrcReg" data-ref-filename="1332RSrcReg">RSrcReg</a>);</td></tr>
<tr><th id="4184">4184</th><td>      },</td></tr>
<tr><th id="4185">4185</th><td>      [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col6 decl" id="1336MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1336MIB" data-ref-filename="1336MIB">MIB</dfn>) { <i>// vaddr</i></td></tr>
<tr><th id="4186">4186</th><td>        <a class="local col6 ref" href="#1336MIB" title='MIB' data-ref="1336MIB" data-ref-filename="1336MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#1331VAddr" title='VAddr' data-ref="1331VAddr" data-ref-filename="1331VAddr">VAddr</a>);</td></tr>
<tr><th id="4187">4187</th><td>      },</td></tr>
<tr><th id="4188">4188</th><td>      [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col7 decl" id="1337MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1337MIB" data-ref-filename="1337MIB">MIB</dfn>) { <i>// soffset</i></td></tr>
<tr><th id="4189">4189</th><td>        <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#1333SOffset" title='SOffset' data-ref="1333SOffset" data-ref-filename="1333SOffset">SOffset</a>)</td></tr>
<tr><th id="4190">4190</th><td>          <a class="local col7 ref" href="#1337MIB" title='MIB' data-ref="1337MIB" data-ref-filename="1337MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#1333SOffset" title='SOffset' data-ref="1333SOffset" data-ref-filename="1333SOffset">SOffset</a>);</td></tr>
<tr><th id="4191">4191</th><td>        <b>else</b></td></tr>
<tr><th id="4192">4192</th><td>          <a class="local col7 ref" href="#1337MIB" title='MIB' data-ref="1337MIB" data-ref-filename="1337MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="4193">4193</th><td>      },</td></tr>
<tr><th id="4194">4194</th><td>      [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col8 decl" id="1338MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1338MIB" data-ref-filename="1338MIB">MIB</dfn>) { <i>// offset</i></td></tr>
<tr><th id="4195">4195</th><td>        <a class="local col8 ref" href="#1338MIB" title='MIB' data-ref="1338MIB" data-ref-filename="1338MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#1334Offset" title='Offset' data-ref="1334Offset" data-ref-filename="1334Offset">Offset</a>);</td></tr>
<tr><th id="4196">4196</th><td>      },</td></tr>
<tr><th id="4197">4197</th><td>      <a class="tu ref fn" href="#_ZL10addZeroImmRN4llvm19MachineInstrBuilderE" title='addZeroImm' data-use='r' data-ref="_ZL10addZeroImmRN4llvm19MachineInstrBuilderE" data-ref-filename="_ZL10addZeroImmRN4llvm19MachineInstrBuilderE">addZeroImm</a> <i>//  slc</i></td></tr>
<tr><th id="4198">4198</th><td>    }};</td></tr>
<tr><th id="4199">4199</th><td>}</td></tr>
<tr><th id="4200">4200</th><td></td></tr>
<tr><th id="4201">4201</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="4202">4202</th><td><a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector23selectMUBUFOffsetAtomicERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectMUBUFOffsetAtomic' data-ref="_ZNK4llvm25AMDGPUInstructionSelector23selectMUBUFOffsetAtomicERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector23selectMUBUFOffsetAtomicERNS_14MachineOperandE">selectMUBUFOffsetAtomic</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="1339Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="1339Root" data-ref-filename="1339Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="4203">4203</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col0 decl" id="1340RSrcReg" title='RSrcReg' data-type='llvm::Register' data-ref="1340RSrcReg" data-ref-filename="1340RSrcReg">RSrcReg</dfn>;</td></tr>
<tr><th id="4204">4204</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col1 decl" id="1341SOffset" title='SOffset' data-type='llvm::Register' data-ref="1341SOffset" data-ref-filename="1341SOffset">SOffset</dfn>;</td></tr>
<tr><th id="4205">4205</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col2 decl" id="1342Offset" title='Offset' data-type='int64_t' data-ref="1342Offset" data-ref-filename="1342Offset">Offset</dfn> = <var>0</var>;</td></tr>
<tr><th id="4206">4206</th><td></td></tr>
<tr><th id="4207">4207</th><td>  <b>if</b> (!<a class="member fn" href="#_ZNK4llvm25AMDGPUInstructionSelector21selectMUBUFOffsetImplERNS_14MachineOperandERNS_8RegisterES4_Rl" title='llvm::AMDGPUInstructionSelector::selectMUBUFOffsetImpl' data-ref="_ZNK4llvm25AMDGPUInstructionSelector21selectMUBUFOffsetImplERNS_14MachineOperandERNS_8RegisterES4_Rl" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector21selectMUBUFOffsetImplERNS_14MachineOperandERNS_8RegisterES4_Rl">selectMUBUFOffsetImpl</a>(<span class='refarg'><a class="local col9 ref" href="#1339Root" title='Root' data-ref="1339Root" data-ref-filename="1339Root">Root</a></span>, <span class='refarg'><a class="local col0 ref" href="#1340RSrcReg" title='RSrcReg' data-ref="1340RSrcReg" data-ref-filename="1340RSrcReg">RSrcReg</a></span>, <span class='refarg'><a class="local col1 ref" href="#1341SOffset" title='SOffset' data-ref="1341SOffset" data-ref-filename="1341SOffset">SOffset</a></span>, <span class='refarg'><a class="local col2 ref" href="#1342Offset" title='Offset' data-ref="1342Offset" data-ref-filename="1342Offset">Offset</a></span>))</td></tr>
<tr><th id="4208">4208</th><td>    <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1Ev" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1Ev" data-ref-filename="_ZN4llvm8OptionalC1Ev">{</a>};</td></tr>
<tr><th id="4209">4209</th><td></td></tr>
<tr><th id="4210">4210</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" data-ref-filename="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{</td></tr>
<tr><th id="4211">4211</th><td>      [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col3 decl" id="1343MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1343MIB" data-ref-filename="1343MIB">MIB</dfn>) {  <i>// rsrc</i></td></tr>
<tr><th id="4212">4212</th><td>        <a class="local col3 ref" href="#1343MIB" title='MIB' data-ref="1343MIB" data-ref-filename="1343MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#1340RSrcReg" title='RSrcReg' data-ref="1340RSrcReg" data-ref-filename="1340RSrcReg">RSrcReg</a>);</td></tr>
<tr><th id="4213">4213</th><td>      },</td></tr>
<tr><th id="4214">4214</th><td>      [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col4 decl" id="1344MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1344MIB" data-ref-filename="1344MIB">MIB</dfn>) { <i>// soffset</i></td></tr>
<tr><th id="4215">4215</th><td>        <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#1341SOffset" title='SOffset' data-ref="1341SOffset" data-ref-filename="1341SOffset">SOffset</a>)</td></tr>
<tr><th id="4216">4216</th><td>          <a class="local col4 ref" href="#1344MIB" title='MIB' data-ref="1344MIB" data-ref-filename="1344MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#1341SOffset" title='SOffset' data-ref="1341SOffset" data-ref-filename="1341SOffset">SOffset</a>);</td></tr>
<tr><th id="4217">4217</th><td>        <b>else</b></td></tr>
<tr><th id="4218">4218</th><td>          <a class="local col4 ref" href="#1344MIB" title='MIB' data-ref="1344MIB" data-ref-filename="1344MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="4219">4219</th><td>      },</td></tr>
<tr><th id="4220">4220</th><td>      [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col5 decl" id="1345MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1345MIB" data-ref-filename="1345MIB">MIB</dfn>) { <a class="local col5 ref" href="#1345MIB" title='MIB' data-ref="1345MIB" data-ref-filename="1345MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#1342Offset" title='Offset' data-ref="1342Offset" data-ref-filename="1342Offset">Offset</a>); }, <i>// offset</i></td></tr>
<tr><th id="4221">4221</th><td>      <a class="tu ref fn" href="#_ZL10addZeroImmRN4llvm19MachineInstrBuilderE" title='addZeroImm' data-use='r' data-ref="_ZL10addZeroImmRN4llvm19MachineInstrBuilderE" data-ref-filename="_ZL10addZeroImmRN4llvm19MachineInstrBuilderE">addZeroImm</a> <i>//  slc</i></td></tr>
<tr><th id="4222">4222</th><td>    }};</td></tr>
<tr><th id="4223">4223</th><td>}</td></tr>
<tr><th id="4224">4224</th><td></td></tr>
<tr><th id="4225">4225</th><td><i class="doc" data-doc="_ZL20getConstantZext32ValN4llvm8RegisterERKNS_19MachineRegisterInfoE">/// Get an immediate that must be 32-bits, and treated as zero extended.</i></td></tr>
<tr><th id="4226">4226</th><td><em>static</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>&gt; <dfn class="tu decl def fn" id="_ZL20getConstantZext32ValN4llvm8RegisterERKNS_19MachineRegisterInfoE" title='getConstantZext32Val' data-type='Optional&lt;uint64_t&gt; getConstantZext32Val(llvm::Register Reg, const llvm::MachineRegisterInfo &amp; MRI)' data-ref="_ZL20getConstantZext32ValN4llvm8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZL20getConstantZext32ValN4llvm8RegisterERKNS_19MachineRegisterInfoE">getConstantZext32Val</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="1346Reg" title='Reg' data-type='llvm::Register' data-ref="1346Reg" data-ref-filename="1346Reg">Reg</dfn>,</td></tr>
<tr><th id="4227">4227</th><td>                                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="1347MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="1347MRI" data-ref-filename="1347MRI">MRI</dfn>) {</td></tr>
<tr><th id="4228">4228</th><td>  <i>// getConstantVRegVal sexts any values, so see if that matters.</i></td></tr>
<tr><th id="4229">4229</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a>&gt; <dfn class="local col8 decl" id="1348OffsetVal" title='OffsetVal' data-type='Optional&lt;int64_t&gt;' data-ref="1348OffsetVal" data-ref-filename="1348OffsetVal">OffsetVal</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm22getConstantVRegSExtValENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getConstantVRegSExtVal' data-ref="_ZN4llvm22getConstantVRegSExtValENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm22getConstantVRegSExtValENS_8RegisterERKNS_19MachineRegisterInfoE">getConstantVRegSExtVal</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#1346Reg" title='Reg' data-ref="1346Reg" data-ref-filename="1346Reg">Reg</a>, <a class="local col7 ref" href="#1347MRI" title='MRI' data-ref="1347MRI" data-ref-filename="1347MRI">MRI</a>);</td></tr>
<tr><th id="4230">4230</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col8 ref" href="#1348OffsetVal" title='OffsetVal' data-ref="1348OffsetVal" data-ref-filename="1348OffsetVal">OffsetVal</a> || !<a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>32</var>&gt;(<a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col8 ref" href="#1348OffsetVal" title='OffsetVal' data-ref="1348OffsetVal" data-ref-filename="1348OffsetVal">OffsetVal</a>))</td></tr>
<tr><th id="4231">4231</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="4232">4232</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5Lo_32Em" title='llvm::Lo_32' data-ref="_ZN4llvm5Lo_32Em" data-ref-filename="_ZN4llvm5Lo_32Em">Lo_32</a>(<a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col8 ref" href="#1348OffsetVal" title='OffsetVal' data-ref="1348OffsetVal" data-ref-filename="1348OffsetVal">OffsetVal</a>);</td></tr>
<tr><th id="4233">4233</th><td>}</td></tr>
<tr><th id="4234">4234</th><td></td></tr>
<tr><th id="4235">4235</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="4236">4236</th><td><a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector19selectSMRDBufferImmERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectSMRDBufferImm' data-ref="_ZNK4llvm25AMDGPUInstructionSelector19selectSMRDBufferImmERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector19selectSMRDBufferImmERNS_14MachineOperandE">selectSMRDBufferImm</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="1349Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="1349Root" data-ref-filename="1349Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="4237">4237</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>&gt; <dfn class="local col0 decl" id="1350OffsetVal" title='OffsetVal' data-type='Optional&lt;uint64_t&gt;' data-ref="1350OffsetVal" data-ref-filename="1350OffsetVal">OffsetVal</dfn> = <a class="tu ref fn" href="#_ZL20getConstantZext32ValN4llvm8RegisterERKNS_19MachineRegisterInfoE" title='getConstantZext32Val' data-use='c' data-ref="_ZL20getConstantZext32ValN4llvm8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZL20getConstantZext32ValN4llvm8RegisterERKNS_19MachineRegisterInfoE">getConstantZext32Val</a>(<a class="local col9 ref" href="#1349Root" title='Root' data-ref="1349Root" data-ref-filename="1349Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>);</td></tr>
<tr><th id="4238">4238</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col0 ref" href="#1350OffsetVal" title='OffsetVal' data-ref="1350OffsetVal" data-ref-filename="1350OffsetVal">OffsetVal</a>)</td></tr>
<tr><th id="4239">4239</th><td>    <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1Ev" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1Ev" data-ref-filename="_ZN4llvm8OptionalC1Ev">{</a>};</td></tr>
<tr><th id="4240">4240</th><td></td></tr>
<tr><th id="4241">4241</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a>&gt; <dfn class="local col1 decl" id="1351EncodedImm" title='EncodedImm' data-type='Optional&lt;int64_t&gt;' data-ref="1351EncodedImm" data-ref-filename="1351EncodedImm">EncodedImm</dfn> =</td></tr>
<tr><th id="4242">4242</th><td>      <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU20getSMRDEncodedOffsetERKNS_15MCSubtargetInfoElb" title='llvm::AMDGPU::getSMRDEncodedOffset' data-ref="_ZN4llvm6AMDGPU20getSMRDEncodedOffsetERKNS_15MCSubtargetInfoElb" data-ref-filename="_ZN4llvm6AMDGPU20getSMRDEncodedOffsetERKNS_15MCSubtargetInfoElb">getSMRDEncodedOffset</a>(<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::STI" title='llvm::AMDGPUInstructionSelector::STI' data-ref="llvm::AMDGPUInstructionSelector::STI" data-ref-filename="llvm..AMDGPUInstructionSelector..STI">STI</a>, <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col0 ref" href="#1350OffsetVal" title='OffsetVal' data-ref="1350OffsetVal" data-ref-filename="1350OffsetVal">OffsetVal</a>, <b>true</b>);</td></tr>
<tr><th id="4243">4243</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col1 ref" href="#1351EncodedImm" title='EncodedImm' data-ref="1351EncodedImm" data-ref-filename="1351EncodedImm">EncodedImm</a>)</td></tr>
<tr><th id="4244">4244</th><td>    <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1Ev" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1Ev" data-ref-filename="_ZN4llvm8OptionalC1Ev">{</a>};</td></tr>
<tr><th id="4245">4245</th><td></td></tr>
<tr><th id="4246">4246</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" data-ref-filename="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{ [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col2 decl" id="1352MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1352MIB" data-ref-filename="1352MIB">MIB</dfn>) { <a class="local col2 ref" href="#1352MIB" title='MIB' data-ref="1352MIB" data-ref-filename="1352MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZNKR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNKR4llvm8OptionaldeEv" data-ref-filename="_ZNKR4llvm8OptionaldeEv">*</a><a class="local col1 ref" href="#1351EncodedImm" title='EncodedImm' data-ref="1351EncodedImm" data-ref-filename="1351EncodedImm">EncodedImm</a>); }  }};</td></tr>
<tr><th id="4247">4247</th><td>}</td></tr>
<tr><th id="4248">4248</th><td></td></tr>
<tr><th id="4249">4249</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="4250">4250</th><td><a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector21selectSMRDBufferImm32ERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectSMRDBufferImm32' data-ref="_ZNK4llvm25AMDGPUInstructionSelector21selectSMRDBufferImm32ERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector21selectSMRDBufferImm32ERNS_14MachineOperandE">selectSMRDBufferImm32</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="1353Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="1353Root" data-ref-filename="1353Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="4251">4251</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(STI.getGeneration() == AMDGPUSubtarget::SEA_ISLANDS);</td></tr>
<tr><th id="4252">4252</th><td></td></tr>
<tr><th id="4253">4253</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>&gt; <dfn class="local col4 decl" id="1354OffsetVal" title='OffsetVal' data-type='Optional&lt;uint64_t&gt;' data-ref="1354OffsetVal" data-ref-filename="1354OffsetVal">OffsetVal</dfn> = <a class="tu ref fn" href="#_ZL20getConstantZext32ValN4llvm8RegisterERKNS_19MachineRegisterInfoE" title='getConstantZext32Val' data-use='c' data-ref="_ZL20getConstantZext32ValN4llvm8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZL20getConstantZext32ValN4llvm8RegisterERKNS_19MachineRegisterInfoE">getConstantZext32Val</a>(<a class="local col3 ref" href="#1353Root" title='Root' data-ref="1353Root" data-ref-filename="1353Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), *<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</a>);</td></tr>
<tr><th id="4254">4254</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col4 ref" href="#1354OffsetVal" title='OffsetVal' data-ref="1354OffsetVal" data-ref-filename="1354OffsetVal">OffsetVal</a>)</td></tr>
<tr><th id="4255">4255</th><td>    <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1Ev" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1Ev" data-ref-filename="_ZN4llvm8OptionalC1Ev">{</a>};</td></tr>
<tr><th id="4256">4256</th><td></td></tr>
<tr><th id="4257">4257</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a>&gt; <dfn class="local col5 decl" id="1355EncodedImm" title='EncodedImm' data-type='Optional&lt;int64_t&gt;' data-ref="1355EncodedImm" data-ref-filename="1355EncodedImm">EncodedImm</dfn></td></tr>
<tr><th id="4258">4258</th><td>    = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU29getSMRDEncodedLiteralOffset32ERKNS_15MCSubtargetInfoEl" title='llvm::AMDGPU::getSMRDEncodedLiteralOffset32' data-ref="_ZN4llvm6AMDGPU29getSMRDEncodedLiteralOffset32ERKNS_15MCSubtargetInfoEl" data-ref-filename="_ZN4llvm6AMDGPU29getSMRDEncodedLiteralOffset32ERKNS_15MCSubtargetInfoEl">getSMRDEncodedLiteralOffset32</a>(<a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::STI" title='llvm::AMDGPUInstructionSelector::STI' data-ref="llvm::AMDGPUInstructionSelector::STI" data-ref-filename="llvm..AMDGPUInstructionSelector..STI">STI</a>, <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col4 ref" href="#1354OffsetVal" title='OffsetVal' data-ref="1354OffsetVal" data-ref-filename="1354OffsetVal">OffsetVal</a>);</td></tr>
<tr><th id="4259">4259</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col5 ref" href="#1355EncodedImm" title='EncodedImm' data-ref="1355EncodedImm" data-ref-filename="1355EncodedImm">EncodedImm</a>)</td></tr>
<tr><th id="4260">4260</th><td>    <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1Ev" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1Ev" data-ref-filename="_ZN4llvm8OptionalC1Ev">{</a>};</td></tr>
<tr><th id="4261">4261</th><td></td></tr>
<tr><th id="4262">4262</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" data-ref-filename="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{ [=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col6 decl" id="1356MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1356MIB" data-ref-filename="1356MIB">MIB</dfn>) { <a class="local col6 ref" href="#1356MIB" title='MIB' data-ref="1356MIB" data-ref-filename="1356MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZNKR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNKR4llvm8OptionaldeEv" data-ref-filename="_ZNKR4llvm8OptionaldeEv">*</a><a class="local col5 ref" href="#1355EncodedImm" title='EncodedImm' data-ref="1355EncodedImm" data-ref-filename="1355EncodedImm">EncodedImm</a>); }  }};</td></tr>
<tr><th id="4263">4263</th><td>}</td></tr>
<tr><th id="4264">4264</th><td></td></tr>
<tr><th id="4265">4265</th><td><em>void</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector16renderTruncImm32ERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" title='llvm::AMDGPUInstructionSelector::renderTruncImm32' data-ref="_ZNK4llvm25AMDGPUInstructionSelector16renderTruncImm32ERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector16renderTruncImm32ERNS_19MachineInstrBuilderERKNS_12MachineInstrEi">renderTruncImm32</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col7 decl" id="1357MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1357MIB" data-ref-filename="1357MIB">MIB</dfn>,</td></tr>
<tr><th id="4266">4266</th><td>                                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="1358MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1358MI" data-ref-filename="1358MI">MI</dfn>,</td></tr>
<tr><th id="4267">4267</th><td>                                                 <em>int</em> <dfn class="local col9 decl" id="1359OpIdx" title='OpIdx' data-type='int' data-ref="1359OpIdx" data-ref-filename="1359OpIdx">OpIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="4268">4268</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getOpcode() == TargetOpcode::G_CONSTANT &amp;&amp; OpIdx == -<var>1</var> &amp;&amp;</td></tr>
<tr><th id="4269">4269</th><td>         <q>"Expected G_CONSTANT"</q>);</td></tr>
<tr><th id="4270">4270</th><td>  <a class="local col7 ref" href="#1357MIB" title='MIB' data-ref="1357MIB" data-ref-filename="1357MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col8 ref" href="#1358MI" title='MI' data-ref="1358MI" data-ref-filename="1358MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getCImmEv" title='llvm::MachineOperand::getCImm' data-ref="_ZNK4llvm14MachineOperand7getCImmEv" data-ref-filename="_ZNK4llvm14MachineOperand7getCImmEv">getCImm</a>()-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getSExtValueEv" title='llvm::ConstantInt::getSExtValue' data-ref="_ZNK4llvm11ConstantInt12getSExtValueEv" data-ref-filename="_ZNK4llvm11ConstantInt12getSExtValueEv">getSExtValue</a>());</td></tr>
<tr><th id="4271">4271</th><td>}</td></tr>
<tr><th id="4272">4272</th><td></td></tr>
<tr><th id="4273">4273</th><td><em>void</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector15renderNegateImmERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" title='llvm::AMDGPUInstructionSelector::renderNegateImm' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15renderNegateImmERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15renderNegateImmERNS_19MachineInstrBuilderERKNS_12MachineInstrEi">renderNegateImm</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col0 decl" id="1360MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1360MIB" data-ref-filename="1360MIB">MIB</dfn>,</td></tr>
<tr><th id="4274">4274</th><td>                                                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1361MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1361MI" data-ref-filename="1361MI">MI</dfn>,</td></tr>
<tr><th id="4275">4275</th><td>                                                <em>int</em> <dfn class="local col2 decl" id="1362OpIdx" title='OpIdx' data-type='int' data-ref="1362OpIdx" data-ref-filename="1362OpIdx">OpIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="4276">4276</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getOpcode() == TargetOpcode::G_CONSTANT &amp;&amp; OpIdx == -<var>1</var> &amp;&amp;</td></tr>
<tr><th id="4277">4277</th><td>         <q>"Expected G_CONSTANT"</q>);</td></tr>
<tr><th id="4278">4278</th><td>  <a class="local col0 ref" href="#1360MIB" title='MIB' data-ref="1360MIB" data-ref-filename="1360MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(-<a class="local col1 ref" href="#1361MI" title='MI' data-ref="1361MI" data-ref-filename="1361MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getCImmEv" title='llvm::MachineOperand::getCImm' data-ref="_ZNK4llvm14MachineOperand7getCImmEv" data-ref-filename="_ZNK4llvm14MachineOperand7getCImmEv">getCImm</a>()-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getSExtValueEv" title='llvm::ConstantInt::getSExtValue' data-ref="_ZNK4llvm11ConstantInt12getSExtValueEv" data-ref-filename="_ZNK4llvm11ConstantInt12getSExtValueEv">getSExtValue</a>());</td></tr>
<tr><th id="4279">4279</th><td>}</td></tr>
<tr><th id="4280">4280</th><td></td></tr>
<tr><th id="4281">4281</th><td><em>void</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector16renderBitcastImmERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" title='llvm::AMDGPUInstructionSelector::renderBitcastImm' data-ref="_ZNK4llvm25AMDGPUInstructionSelector16renderBitcastImmERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector16renderBitcastImmERNS_19MachineInstrBuilderERKNS_12MachineInstrEi">renderBitcastImm</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col3 decl" id="1363MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1363MIB" data-ref-filename="1363MIB">MIB</dfn>,</td></tr>
<tr><th id="4282">4282</th><td>                                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="1364MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1364MI" data-ref-filename="1364MI">MI</dfn>,</td></tr>
<tr><th id="4283">4283</th><td>                                                 <em>int</em> <dfn class="local col5 decl" id="1365OpIdx" title='OpIdx' data-type='int' data-ref="1365OpIdx" data-ref-filename="1365OpIdx">OpIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="4284">4284</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(OpIdx == -<var>1</var>);</td></tr>
<tr><th id="4285">4285</th><td></td></tr>
<tr><th id="4286">4286</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="1366Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="1366Op" data-ref-filename="1366Op">Op</dfn> = <a class="local col4 ref" href="#1364MI" title='MI' data-ref="1364MI" data-ref-filename="1364MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="4287">4287</th><td>  <b>if</b> (<a class="local col4 ref" href="#1364MI" title='MI' data-ref="1364MI" data-ref-filename="1364MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#386" title='llvm::TargetOpcode::G_FCONSTANT' data-ref="llvm::TargetOpcode::G_FCONSTANT" data-ref-filename="llvm..TargetOpcode..G_FCONSTANT">G_FCONSTANT</a>)</td></tr>
<tr><th id="4288">4288</th><td>    <a class="local col3 ref" href="#1363MIB" title='MIB' data-ref="1363MIB" data-ref-filename="1363MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col6 ref" href="#1366Op" title='Op' data-ref="1366Op" data-ref-filename="1366Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getFPImmEv" title='llvm::MachineOperand::getFPImm' data-ref="_ZNK4llvm14MachineOperand8getFPImmEv" data-ref-filename="_ZNK4llvm14MachineOperand8getFPImmEv">getFPImm</a>()-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm10ConstantFP11getValueAPFEv" title='llvm::ConstantFP::getValueAPF' data-ref="_ZNK4llvm10ConstantFP11getValueAPFEv" data-ref-filename="_ZNK4llvm10ConstantFP11getValueAPFEv">getValueAPF</a>().<a class="ref fn" href="../../../include/llvm/ADT/APFloat.h.html#_ZNK4llvm7APFloat14bitcastToAPIntEv" title='llvm::APFloat::bitcastToAPInt' data-ref="_ZNK4llvm7APFloat14bitcastToAPIntEv" data-ref-filename="_ZNK4llvm7APFloat14bitcastToAPIntEv">bitcastToAPInt</a>().<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getZExtValueEv" title='llvm::APInt::getZExtValue' data-ref="_ZNK4llvm5APInt12getZExtValueEv" data-ref-filename="_ZNK4llvm5APInt12getZExtValueEv">getZExtValue</a>());</td></tr>
<tr><th id="4289">4289</th><td>  <b>else</b> {</td></tr>
<tr><th id="4290">4290</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getOpcode() == TargetOpcode::G_CONSTANT &amp;&amp; <q>"Expected G_CONSTANT"</q>);</td></tr>
<tr><th id="4291">4291</th><td>    <a class="local col3 ref" href="#1363MIB" title='MIB' data-ref="1363MIB" data-ref-filename="1363MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col6 ref" href="#1366Op" title='Op' data-ref="1366Op" data-ref-filename="1366Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getCImmEv" title='llvm::MachineOperand::getCImm' data-ref="_ZNK4llvm14MachineOperand7getCImmEv" data-ref-filename="_ZNK4llvm14MachineOperand7getCImmEv">getCImm</a>()-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getSExtValueEv" title='llvm::ConstantInt::getSExtValue' data-ref="_ZNK4llvm11ConstantInt12getSExtValueEv" data-ref-filename="_ZNK4llvm11ConstantInt12getSExtValueEv">getSExtValue</a>());</td></tr>
<tr><th id="4292">4292</th><td>  }</td></tr>
<tr><th id="4293">4293</th><td>}</td></tr>
<tr><th id="4294">4294</th><td></td></tr>
<tr><th id="4295">4295</th><td><em>void</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector15renderPopcntImmERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" title='llvm::AMDGPUInstructionSelector::renderPopcntImm' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15renderPopcntImmERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15renderPopcntImmERNS_19MachineInstrBuilderERKNS_12MachineInstrEi">renderPopcntImm</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col7 decl" id="1367MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1367MIB" data-ref-filename="1367MIB">MIB</dfn>,</td></tr>
<tr><th id="4296">4296</th><td>                                                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="1368MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1368MI" data-ref-filename="1368MI">MI</dfn>,</td></tr>
<tr><th id="4297">4297</th><td>                                                <em>int</em> <dfn class="local col9 decl" id="1369OpIdx" title='OpIdx' data-type='int' data-ref="1369OpIdx" data-ref-filename="1369OpIdx">OpIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="4298">4298</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getOpcode() == TargetOpcode::G_CONSTANT &amp;&amp; OpIdx == -<var>1</var> &amp;&amp;</td></tr>
<tr><th id="4299">4299</th><td>         <q>"Expected G_CONSTANT"</q>);</td></tr>
<tr><th id="4300">4300</th><td>  <a class="local col7 ref" href="#1367MIB" title='MIB' data-ref="1367MIB" data-ref-filename="1367MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col8 ref" href="#1368MI" title='MI' data-ref="1368MI" data-ref-filename="1368MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getCImmEv" title='llvm::MachineOperand::getCImm' data-ref="_ZNK4llvm14MachineOperand7getCImmEv" data-ref-filename="_ZNK4llvm14MachineOperand7getCImmEv">getCImm</a>()-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt8getValueEv" title='llvm::ConstantInt::getValue' data-ref="_ZNK4llvm11ConstantInt8getValueEv" data-ref-filename="_ZNK4llvm11ConstantInt8getValueEv">getValue</a>().<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt15countPopulationEv" title='llvm::APInt::countPopulation' data-ref="_ZNK4llvm5APInt15countPopulationEv" data-ref-filename="_ZNK4llvm5APInt15countPopulationEv">countPopulation</a>());</td></tr>
<tr><th id="4301">4301</th><td>}</td></tr>
<tr><th id="4302">4302</th><td></td></tr>
<tr><th id="4303">4303</th><td><i class="doc">/// This only really exists to satisfy DAG type checking machinery, so is a</i></td></tr>
<tr><th id="4304">4304</th><td><i class="doc">/// no-op here.</i></td></tr>
<tr><th id="4305">4305</th><td><em>void</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector15renderTruncTImmERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" title='llvm::AMDGPUInstructionSelector::renderTruncTImm' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15renderTruncTImmERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15renderTruncTImmERNS_19MachineInstrBuilderERKNS_12MachineInstrEi">renderTruncTImm</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col0 decl" id="1370MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1370MIB" data-ref-filename="1370MIB">MIB</dfn>,</td></tr>
<tr><th id="4306">4306</th><td>                                                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1371MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1371MI" data-ref-filename="1371MI">MI</dfn>,</td></tr>
<tr><th id="4307">4307</th><td>                                                <em>int</em> <dfn class="local col2 decl" id="1372OpIdx" title='OpIdx' data-type='int' data-ref="1372OpIdx" data-ref-filename="1372OpIdx">OpIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="4308">4308</th><td>  <a class="local col0 ref" href="#1370MIB" title='MIB' data-ref="1370MIB" data-ref-filename="1370MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col1 ref" href="#1371MI" title='MI' data-ref="1371MI" data-ref-filename="1371MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#1372OpIdx" title='OpIdx' data-ref="1372OpIdx" data-ref-filename="1372OpIdx">OpIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="4309">4309</th><td>}</td></tr>
<tr><th id="4310">4310</th><td></td></tr>
<tr><th id="4311">4311</th><td><em>void</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector16renderExtractGLCERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" title='llvm::AMDGPUInstructionSelector::renderExtractGLC' data-ref="_ZNK4llvm25AMDGPUInstructionSelector16renderExtractGLCERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector16renderExtractGLCERNS_19MachineInstrBuilderERKNS_12MachineInstrEi">renderExtractGLC</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col3 decl" id="1373MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1373MIB" data-ref-filename="1373MIB">MIB</dfn>,</td></tr>
<tr><th id="4312">4312</th><td>                                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="1374MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1374MI" data-ref-filename="1374MI">MI</dfn>,</td></tr>
<tr><th id="4313">4313</th><td>                                                 <em>int</em> <dfn class="local col5 decl" id="1375OpIdx" title='OpIdx' data-type='int' data-ref="1375OpIdx" data-ref-filename="1375OpIdx">OpIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="4314">4314</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(OpIdx &gt;= <var>0</var> &amp;&amp; <q>"expected to match an immediate operand"</q>);</td></tr>
<tr><th id="4315">4315</th><td>  <a class="local col3 ref" href="#1373MIB" title='MIB' data-ref="1373MIB" data-ref-filename="1373MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#1374MI" title='MI' data-ref="1374MI" data-ref-filename="1374MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#1375OpIdx" title='OpIdx' data-ref="1375OpIdx" data-ref-filename="1375OpIdx">OpIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() &amp; <var>1</var>);</td></tr>
<tr><th id="4316">4316</th><td>}</td></tr>
<tr><th id="4317">4317</th><td></td></tr>
<tr><th id="4318">4318</th><td><em>void</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector16renderExtractSLCERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" title='llvm::AMDGPUInstructionSelector::renderExtractSLC' data-ref="_ZNK4llvm25AMDGPUInstructionSelector16renderExtractSLCERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector16renderExtractSLCERNS_19MachineInstrBuilderERKNS_12MachineInstrEi">renderExtractSLC</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col6 decl" id="1376MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1376MIB" data-ref-filename="1376MIB">MIB</dfn>,</td></tr>
<tr><th id="4319">4319</th><td>                                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="1377MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1377MI" data-ref-filename="1377MI">MI</dfn>,</td></tr>
<tr><th id="4320">4320</th><td>                                                 <em>int</em> <dfn class="local col8 decl" id="1378OpIdx" title='OpIdx' data-type='int' data-ref="1378OpIdx" data-ref-filename="1378OpIdx">OpIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="4321">4321</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(OpIdx &gt;= <var>0</var> &amp;&amp; <q>"expected to match an immediate operand"</q>);</td></tr>
<tr><th id="4322">4322</th><td>  <a class="local col6 ref" href="#1376MIB" title='MIB' data-ref="1376MIB" data-ref-filename="1376MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>((<a class="local col7 ref" href="#1377MI" title='MI' data-ref="1377MI" data-ref-filename="1377MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#1378OpIdx" title='OpIdx' data-ref="1378OpIdx" data-ref-filename="1378OpIdx">OpIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() &gt;&gt; <var>1</var>) &amp; <var>1</var>);</td></tr>
<tr><th id="4323">4323</th><td>}</td></tr>
<tr><th id="4324">4324</th><td></td></tr>
<tr><th id="4325">4325</th><td><em>void</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector16renderExtractDLCERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" title='llvm::AMDGPUInstructionSelector::renderExtractDLC' data-ref="_ZNK4llvm25AMDGPUInstructionSelector16renderExtractDLCERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector16renderExtractDLCERNS_19MachineInstrBuilderERKNS_12MachineInstrEi">renderExtractDLC</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col9 decl" id="1379MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1379MIB" data-ref-filename="1379MIB">MIB</dfn>,</td></tr>
<tr><th id="4326">4326</th><td>                                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="1380MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1380MI" data-ref-filename="1380MI">MI</dfn>,</td></tr>
<tr><th id="4327">4327</th><td>                                                 <em>int</em> <dfn class="local col1 decl" id="1381OpIdx" title='OpIdx' data-type='int' data-ref="1381OpIdx" data-ref-filename="1381OpIdx">OpIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="4328">4328</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(OpIdx &gt;= <var>0</var> &amp;&amp; <q>"expected to match an immediate operand"</q>);</td></tr>
<tr><th id="4329">4329</th><td>  <a class="local col9 ref" href="#1379MIB" title='MIB' data-ref="1379MIB" data-ref-filename="1379MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>((<a class="local col0 ref" href="#1380MI" title='MI' data-ref="1380MI" data-ref-filename="1380MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#1381OpIdx" title='OpIdx' data-ref="1381OpIdx" data-ref-filename="1381OpIdx">OpIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() &gt;&gt; <var>2</var>) &amp; <var>1</var>);</td></tr>
<tr><th id="4330">4330</th><td>}</td></tr>
<tr><th id="4331">4331</th><td></td></tr>
<tr><th id="4332">4332</th><td><em>void</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector16renderExtractSWZERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" title='llvm::AMDGPUInstructionSelector::renderExtractSWZ' data-ref="_ZNK4llvm25AMDGPUInstructionSelector16renderExtractSWZERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector16renderExtractSWZERNS_19MachineInstrBuilderERKNS_12MachineInstrEi">renderExtractSWZ</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col2 decl" id="1382MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1382MIB" data-ref-filename="1382MIB">MIB</dfn>,</td></tr>
<tr><th id="4333">4333</th><td>                                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="1383MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1383MI" data-ref-filename="1383MI">MI</dfn>,</td></tr>
<tr><th id="4334">4334</th><td>                                                 <em>int</em> <dfn class="local col4 decl" id="1384OpIdx" title='OpIdx' data-type='int' data-ref="1384OpIdx" data-ref-filename="1384OpIdx">OpIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="4335">4335</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(OpIdx &gt;= <var>0</var> &amp;&amp; <q>"expected to match an immediate operand"</q>);</td></tr>
<tr><th id="4336">4336</th><td>  <a class="local col2 ref" href="#1382MIB" title='MIB' data-ref="1382MIB" data-ref-filename="1382MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>((<a class="local col3 ref" href="#1383MI" title='MI' data-ref="1383MI" data-ref-filename="1383MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#1384OpIdx" title='OpIdx' data-ref="1384OpIdx" data-ref-filename="1384OpIdx">OpIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() &gt;&gt; <var>3</var>) &amp; <var>1</var>);</td></tr>
<tr><th id="4337">4337</th><td>}</td></tr>
<tr><th id="4338">4338</th><td></td></tr>
<tr><th id="4339">4339</th><td><em>void</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector16renderFrameIndexERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" title='llvm::AMDGPUInstructionSelector::renderFrameIndex' data-ref="_ZNK4llvm25AMDGPUInstructionSelector16renderFrameIndexERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector16renderFrameIndexERNS_19MachineInstrBuilderERKNS_12MachineInstrEi">renderFrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col5 decl" id="1385MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="1385MIB" data-ref-filename="1385MIB">MIB</dfn>,</td></tr>
<tr><th id="4340">4340</th><td>                                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="1386MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1386MI" data-ref-filename="1386MI">MI</dfn>,</td></tr>
<tr><th id="4341">4341</th><td>                                                 <em>int</em> <dfn class="local col7 decl" id="1387OpIdx" title='OpIdx' data-type='int' data-ref="1387OpIdx" data-ref-filename="1387OpIdx">OpIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="4342">4342</th><td>  <a class="local col5 ref" href="#1385MIB" title='MIB' data-ref="1385MIB" data-ref-filename="1385MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>((<a class="local col6 ref" href="#1386MI" title='MI' data-ref="1386MI" data-ref-filename="1386MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>()));</td></tr>
<tr><th id="4343">4343</th><td>}</td></tr>
<tr><th id="4344">4344</th><td></td></tr>
<tr><th id="4345">4345</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector19isInlineImmediate16El" title='llvm::AMDGPUInstructionSelector::isInlineImmediate16' data-ref="_ZNK4llvm25AMDGPUInstructionSelector19isInlineImmediate16El" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector19isInlineImmediate16El">isInlineImmediate16</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col8 decl" id="1388Imm" title='Imm' data-type='int64_t' data-ref="1388Imm" data-ref-filename="1388Imm">Imm</dfn>) <em>const</em> {</td></tr>
<tr><th id="4346">4346</th><td>  <b>return</b> <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU20isInlinableLiteral16Esb" title='llvm::AMDGPU::isInlinableLiteral16' data-ref="_ZN4llvm6AMDGPU20isInlinableLiteral16Esb" data-ref-filename="_ZN4llvm6AMDGPU20isInlinableLiteral16Esb">isInlinableLiteral16</a>(<a class="local col8 ref" href="#1388Imm" title='Imm' data-ref="1388Imm" data-ref-filename="1388Imm">Imm</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::STI" title='llvm::AMDGPUInstructionSelector::STI' data-ref="llvm::AMDGPUInstructionSelector::STI" data-ref-filename="llvm..AMDGPUInstructionSelector..STI">STI</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget18hasInv2PiInlineImmEv" title='llvm::AMDGPUSubtarget::hasInv2PiInlineImm' data-ref="_ZNK4llvm15AMDGPUSubtarget18hasInv2PiInlineImmEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget18hasInv2PiInlineImmEv">hasInv2PiInlineImm</a>());</td></tr>
<tr><th id="4347">4347</th><td>}</td></tr>
<tr><th id="4348">4348</th><td></td></tr>
<tr><th id="4349">4349</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector19isInlineImmediate32El" title='llvm::AMDGPUInstructionSelector::isInlineImmediate32' data-ref="_ZNK4llvm25AMDGPUInstructionSelector19isInlineImmediate32El" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector19isInlineImmediate32El">isInlineImmediate32</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col9 decl" id="1389Imm" title='Imm' data-type='int64_t' data-ref="1389Imm" data-ref-filename="1389Imm">Imm</dfn>) <em>const</em> {</td></tr>
<tr><th id="4350">4350</th><td>  <b>return</b> <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU20isInlinableLiteral32Eib" title='llvm::AMDGPU::isInlinableLiteral32' data-ref="_ZN4llvm6AMDGPU20isInlinableLiteral32Eib" data-ref-filename="_ZN4llvm6AMDGPU20isInlinableLiteral32Eib">isInlinableLiteral32</a>(<a class="local col9 ref" href="#1389Imm" title='Imm' data-ref="1389Imm" data-ref-filename="1389Imm">Imm</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::STI" title='llvm::AMDGPUInstructionSelector::STI' data-ref="llvm::AMDGPUInstructionSelector::STI" data-ref-filename="llvm..AMDGPUInstructionSelector..STI">STI</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget18hasInv2PiInlineImmEv" title='llvm::AMDGPUSubtarget::hasInv2PiInlineImm' data-ref="_ZNK4llvm15AMDGPUSubtarget18hasInv2PiInlineImmEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget18hasInv2PiInlineImmEv">hasInv2PiInlineImm</a>());</td></tr>
<tr><th id="4351">4351</th><td>}</td></tr>
<tr><th id="4352">4352</th><td></td></tr>
<tr><th id="4353">4353</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector19isInlineImmediate64El" title='llvm::AMDGPUInstructionSelector::isInlineImmediate64' data-ref="_ZNK4llvm25AMDGPUInstructionSelector19isInlineImmediate64El" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector19isInlineImmediate64El">isInlineImmediate64</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col0 decl" id="1390Imm" title='Imm' data-type='int64_t' data-ref="1390Imm" data-ref-filename="1390Imm">Imm</dfn>) <em>const</em> {</td></tr>
<tr><th id="4354">4354</th><td>  <b>return</b> <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU20isInlinableLiteral64Elb" title='llvm::AMDGPU::isInlinableLiteral64' data-ref="_ZN4llvm6AMDGPU20isInlinableLiteral64Elb" data-ref-filename="_ZN4llvm6AMDGPU20isInlinableLiteral64Elb">isInlinableLiteral64</a>(<a class="local col0 ref" href="#1390Imm" title='Imm' data-ref="1390Imm" data-ref-filename="1390Imm">Imm</a>, <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::STI" title='llvm::AMDGPUInstructionSelector::STI' data-ref="llvm::AMDGPUInstructionSelector::STI" data-ref-filename="llvm..AMDGPUInstructionSelector..STI">STI</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget18hasInv2PiInlineImmEv" title='llvm::AMDGPUSubtarget::hasInv2PiInlineImm' data-ref="_ZNK4llvm15AMDGPUSubtarget18hasInv2PiInlineImmEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget18hasInv2PiInlineImmEv">hasInv2PiInlineImm</a>());</td></tr>
<tr><th id="4355">4355</th><td>}</td></tr>
<tr><th id="4356">4356</th><td></td></tr>
<tr><th id="4357">4357</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector17isInlineImmediateERKNS_7APFloatE" title='llvm::AMDGPUInstructionSelector::isInlineImmediate' data-ref="_ZNK4llvm25AMDGPUInstructionSelector17isInlineImmediateERKNS_7APFloatE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector17isInlineImmediateERKNS_7APFloatE">isInlineImmediate</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat" data-ref-filename="llvm..APFloat">APFloat</a> &amp;<dfn class="local col1 decl" id="1391Imm" title='Imm' data-type='const llvm::APFloat &amp;' data-ref="1391Imm" data-ref-filename="1391Imm">Imm</dfn>) <em>const</em> {</td></tr>
<tr><th id="4358">4358</th><td>  <b>return</b> <a class="member field" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</a>.<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_7APFloatE" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_7APFloatE" data-ref-filename="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_7APFloatE">isInlineConstant</a>(<a class="local col1 ref" href="#1391Imm" title='Imm' data-ref="1391Imm" data-ref-filename="1391Imm">Imm</a>);</td></tr>
<tr><th id="4359">4359</th><td>}</td></tr>
<tr><th id="4360">4360</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>