# Svarog Documentation

This directory contains documentation for the Svarog RISC-V processor.

## Svarog Micro

- **[Micro](micro/)** - 5-stage in-order pipeline, RV32IM
  - Target: Educational, embedded, low-area applications
  - Status: âœ… Implemented

## Getting Started

1. [Setup and Build](micro/getting-started.md)
2. [Architecture Overview](micro/architecture.md)
3. [Development Guide](micro/development.md)
4. [Configuration Reference](micro/configuration.md)

## Project Resources

- **Repository**: [github.com/alexbatashev/svarog](https://github.com/alexbatashev/svarog)
- **Chisel**: [chisel-lang.org](https://www.chisel-lang.org/)
- **RISC-V**: [riscv.org](https://riscv.org/)

## Contributing

See the [Development Guide](micro/development.md) for information on:
- Setting up the development environment
- Running tests
- Code style guidelines
- Contribution workflow

## License

See the LICENSE file in the repository root.
