// Seed: 1563574313
module module_0;
  wire id_1, id_2;
  tri0 id_3 = -1;
  assign id_1 = id_3;
  assign module_3.id_3 = 0;
endmodule
module module_1 (
    id_1
);
  inout logic [7:0] id_1;
  logic id_2;
  assign id_1[1] = -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wor   id_0,
    input  uwire id_1
    , id_3
);
  assign id_3 = 1;
  module_0 modCall_1 ();
  logic id_4;
  assign id_3 = id_3;
endmodule
module module_3 (
    input tri0 id_0,
    output wand id_1,
    input supply1 id_2,
    output wire id_3,
    output uwire id_4,
    input wor id_5,
    input supply1 id_6
);
  wire id_8;
  assign id_3 = -1 ? id_0 : 1 == 1'h0;
  supply1 id_9;
  module_0 modCall_1 ();
  assign id_4 = -1'b0;
  assign id_9 = 1'd0;
  assign id_3 = id_8 < 1'd0;
endmodule
