Vivado Simulator v2025.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot t_FasterMultiplier_behav xil_defaultlib.t_FasterMultiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'product_o' [C:/Users/ryanh/fpga/digital-system-design/FasterMultiplier/FasterMultiplier.srcs/sim_1/new/t_FasterMultiplier.sv:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FasterMultiplier
Compiling module xil_defaultlib.t_FasterMultiplier
Compiling module xil_defaultlib.glbl
Built simulation snapshot t_FasterMultiplier_behav
