\doxysection{stm32f4xx\+\_\+tim.\+h}
\hypertarget{stm32f4xx__tim_8h_source}{}\label{stm32f4xx__tim_8h_source}\index{VGA\_Driver/Core/Inc/stm32f4xx\_tim.h@{VGA\_Driver/Core/Inc/stm32f4xx\_tim.h}}
\mbox{\hyperlink{stm32f4xx__tim_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00023\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00024\ \textcolor{preprocessor}{\#ifndef\ \_\_STM32F4xx\_TIM\_H}}
\DoxyCodeLine{00025\ \textcolor{preprocessor}{\#define\ \_\_STM32F4xx\_TIM\_H}}
\DoxyCodeLine{00026\ }
\DoxyCodeLine{00027\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00028\ \ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00029\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00030\ }
\DoxyCodeLine{00031\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00032\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.h}}"{}}}
\DoxyCodeLine{00033\ }
\DoxyCodeLine{00042\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00043\ }
\DoxyCodeLine{00049\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00050\ \{}
\DoxyCodeLine{00051\ \ \ uint16\_t\ \mbox{\hyperlink{struct_t_i_m___time_base_init_type_def_a30c6857997a4ddd7d3d66fd3a8907c37}{TIM\_Prescaler}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00054\ \ \ uint16\_t\ \mbox{\hyperlink{struct_t_i_m___time_base_init_type_def_adfc97c66bfce30e74ce779ab04c156e9}{TIM\_CounterMode}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00057\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___time_base_init_type_def_a642ee05352126af48248167939742034}{TIM\_Period}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00061\ \ \ uint16\_t\ \mbox{\hyperlink{struct_t_i_m___time_base_init_type_def_a2142bf86a7116c8c98ab015d5606fc98}{TIM\_ClockDivision}};\ \ \ \ \ }
\DoxyCodeLine{00064\ \ \ uint8\_t\ \mbox{\hyperlink{struct_t_i_m___time_base_init_type_def_a121b27ced71ccb2c85f1d9825ae8d496}{TIM\_RepetitionCounter}};\ \ }
\DoxyCodeLine{00072\ \}\ \mbox{\hyperlink{struct_t_i_m___time_base_init_type_def}{TIM\_TimeBaseInitTypeDef}};\ }
\DoxyCodeLine{00073\ }
\DoxyCodeLine{00078\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00079\ \{}
\DoxyCodeLine{00080\ \ \ uint16\_t\ \mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_afa69e616eb0b11bd238062dd8a5ceaa5}{TIM\_OCMode}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00083\ \ \ uint16\_t\ \mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a1e88e3081574da1e1abc089df87985ba}{TIM\_OutputState}};\ \ \ }
\DoxyCodeLine{00086\ \ \ uint16\_t\ \mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a74a30f1a994c6676c0ce2b56243ed184}{TIM\_OutputNState}};\ \ }
\DoxyCodeLine{00090\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_afd7020848ac0ad264aa3c4687f3c3ec4}{TIM\_Pulse}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00093\ \ \ uint16\_t\ \mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_acc7066b59671f62f2696c382c879c9c8}{TIM\_OCPolarity}};\ \ \ \ }
\DoxyCodeLine{00096\ \ \ uint16\_t\ \mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_aa392739b843a7974702c5ec71864f982}{TIM\_OCNPolarity}};\ \ \ }
\DoxyCodeLine{00100\ \ \ uint16\_t\ \mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_afb328e9ef4de6eb9d78390d7366b9a6e}{TIM\_OCIdleState}};\ \ \ }
\DoxyCodeLine{00104\ \ \ uint16\_t\ \mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a68f0241aa8d57bb42cd8e56c153f8e48}{TIM\_OCNIdleState}};\ \ }
\DoxyCodeLine{00107\ \}\ \mbox{\hyperlink{struct_t_i_m___o_c_init_type_def}{TIM\_OCInitTypeDef}};}
\DoxyCodeLine{00108\ }
\DoxyCodeLine{00113\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00114\ \{}
\DoxyCodeLine{00115\ }
\DoxyCodeLine{00116\ \ \ uint16\_t\ \mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_ac736e711f51054bef8b486b8521ef611}{TIM\_Channel}};\ \ \ \ \ \ }
\DoxyCodeLine{00119\ \ \ uint16\_t\ \mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_a71dc0cc2f4eb59451ea323719b0741bb}{TIM\_ICPolarity}};\ \ \ }
\DoxyCodeLine{00122\ \ \ uint16\_t\ \mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_a052908740c8c618054ef82b3ec89e9b3}{TIM\_ICSelection}};\ \ }
\DoxyCodeLine{00125\ \ \ uint16\_t\ \mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_abdff50beb0809a640ccf2cebde439a00}{TIM\_ICPrescaler}};\ \ }
\DoxyCodeLine{00128\ \ \ uint16\_t\ \mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_a751574b5d1f66bea6c3405d2975e420a}{TIM\_ICFilter}};\ \ \ \ \ }
\DoxyCodeLine{00130\ \}\ \mbox{\hyperlink{struct_t_i_m___i_c_init_type_def}{TIM\_ICInitTypeDef}};}
\DoxyCodeLine{00131\ }
\DoxyCodeLine{00137\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00138\ \{}
\DoxyCodeLine{00139\ }
\DoxyCodeLine{00140\ \ \ uint16\_t\ \mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def_a5d0ca05d766b82cde0a56a6b61c02f8b}{TIM\_OSSRState}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00143\ \ \ uint16\_t\ \mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def_afc160a2e65a93ea65c81bf05aa6f085d}{TIM\_OSSIState}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00146\ \ \ uint16\_t\ \mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def_acba399df603976d328261af5cd9ae011}{TIM\_LOCKLevel}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00149\ \ \ uint16\_t\ \mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def_a136119743510d706b94e605f86b31f82}{TIM\_DeadTime}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00153\ \ \ uint16\_t\ \mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def_a7f141e06bab7928bc0b8327f0d20e664}{TIM\_Break}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00156\ \ \ uint16\_t\ \mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def_a71f25c4b4d7207152436dd716a6cb2f1}{TIM\_BreakPolarity}};\ \ \ \ }
\DoxyCodeLine{00159\ \ \ uint16\_t\ \mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def_a85ef0b5598749ffd67dd360e615bcf9a}{TIM\_AutomaticOutput}};\ \ }
\DoxyCodeLine{00161\ \}\ \mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def}{TIM\_BDTRInitTypeDef}};}
\DoxyCodeLine{00162\ }
\DoxyCodeLine{00163\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00164\ }
\DoxyCodeLine{00169\ \textcolor{preprocessor}{\#define\ IS\_TIM\_ALL\_PERIPH(PERIPH)\ (((PERIPH)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00170\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00171\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00172\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00173\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00174\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM6)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00175\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM7)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00176\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00177\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM9)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00178\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM10)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00179\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM11)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00180\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM12)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00181\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((PERIPH)\ ==\ TIM13)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00182\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM14)))}}
\DoxyCodeLine{00183\ \textcolor{comment}{/*\ LIST1:\ TIM1,\ TIM2,\ TIM3,\ TIM4,\ TIM5,\ TIM8,\ TIM9,\ TIM10,\ TIM11,\ TIM12,\ TIM13\ and\ TIM14\ */}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00184\ \textcolor{preprocessor}{\#define\ IS\_TIM\_LIST1\_PERIPH(PERIPH)\ (((PERIPH)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00185\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00186\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00187\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00188\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00189\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00190\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM9)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00191\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM10)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00192\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM11)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00193\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM12)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00194\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM13)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00195\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM14))}}
\DoxyCodeLine{00196\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00197\ \textcolor{comment}{/*\ LIST2:\ TIM1,\ TIM2,\ TIM3,\ TIM4,\ TIM5,\ TIM8,\ TIM9\ and\ TIM12\ */}}
\DoxyCodeLine{00198\ \textcolor{preprocessor}{\#define\ IS\_TIM\_LIST2\_PERIPH(PERIPH)\ (((PERIPH)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00199\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00200\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00201\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00202\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00203\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00204\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM9)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00205\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM12))}}
\DoxyCodeLine{00206\ \textcolor{comment}{/*\ LIST3:\ TIM1,\ TIM2,\ TIM3,\ TIM4,\ TIM5\ and\ TIM8\ */}}
\DoxyCodeLine{00207\ \textcolor{preprocessor}{\#define\ IS\_TIM\_LIST3\_PERIPH(PERIPH)\ (((PERIPH)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00208\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00209\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00210\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00211\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00212\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM8))}}
\DoxyCodeLine{00213\ \textcolor{comment}{/*\ LIST4:\ TIM1\ and\ TIM8\ */}}
\DoxyCodeLine{00214\ \textcolor{preprocessor}{\#define\ IS\_TIM\_LIST4\_PERIPH(PERIPH)\ (((PERIPH)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00215\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM8))}}
\DoxyCodeLine{00216\ \textcolor{comment}{/*\ LIST5:\ TIM1,\ TIM2,\ TIM3,\ TIM4,\ TIM5,\ TIM6,\ TIM7\ and\ TIM8\ */}}
\DoxyCodeLine{00217\ \textcolor{preprocessor}{\#define\ IS\_TIM\_LIST5\_PERIPH(PERIPH)\ (((PERIPH)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00218\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00219\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00220\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00221\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00222\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM6)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00223\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM7)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00224\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM8))}}
\DoxyCodeLine{00225\ \textcolor{comment}{/*\ LIST6:\ TIM2,\ TIM5\ and\ TIM11\ */}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00226\ \textcolor{preprocessor}{\#define\ IS\_TIM\_LIST6\_PERIPH(TIMx)(((TIMx)\ ==\ TIM2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00227\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIMx)\ ==\ TIM5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00228\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIMx)\ ==\ TIM11))}}
\DoxyCodeLine{00229\ }
\DoxyCodeLine{00234\ \textcolor{preprocessor}{\#define\ TIM\_OCMode\_Timing\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{00235\ \textcolor{preprocessor}{\#define\ TIM\_OCMode\_Active\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0010)}}
\DoxyCodeLine{00236\ \textcolor{preprocessor}{\#define\ TIM\_OCMode\_Inactive\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0020)}}
\DoxyCodeLine{00237\ \textcolor{preprocessor}{\#define\ TIM\_OCMode\_Toggle\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0030)}}
\DoxyCodeLine{00238\ \textcolor{preprocessor}{\#define\ TIM\_OCMode\_PWM1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0060)}}
\DoxyCodeLine{00239\ \textcolor{preprocessor}{\#define\ TIM\_OCMode\_PWM2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0070)}}
\DoxyCodeLine{00240\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OC\_MODE(MODE)\ (((MODE)\ ==\ TIM\_OCMode\_Timing)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00241\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_OCMode\_Active)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00242\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_OCMode\_Inactive)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00243\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_OCMode\_Toggle)||\ \(\backslash\)}}
\DoxyCodeLine{00244\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_OCMode\_PWM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00245\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_OCMode\_PWM2))}}
\DoxyCodeLine{00246\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OCM(MODE)\ (((MODE)\ ==\ TIM\_OCMode\_Timing)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00247\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_OCMode\_Active)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00248\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_OCMode\_Inactive)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00249\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_OCMode\_Toggle)||\ \(\backslash\)}}
\DoxyCodeLine{00250\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_OCMode\_PWM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00251\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_OCMode\_PWM2)\ ||\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00252\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_ForcedAction\_Active)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00253\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_ForcedAction\_InActive))}}
\DoxyCodeLine{00262\ \textcolor{preprocessor}{\#define\ TIM\_OPMode\_Single\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0008)}}
\DoxyCodeLine{00263\ \textcolor{preprocessor}{\#define\ TIM\_OPMode\_Repetitive\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{00264\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OPM\_MODE(MODE)\ (((MODE)\ ==\ TIM\_OPMode\_Single)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00265\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_OPMode\_Repetitive))}}
\DoxyCodeLine{00274\ \textcolor{preprocessor}{\#define\ TIM\_Channel\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{00275\ \textcolor{preprocessor}{\#define\ TIM\_Channel\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0004)}}
\DoxyCodeLine{00276\ \textcolor{preprocessor}{\#define\ TIM\_Channel\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0008)}}
\DoxyCodeLine{00277\ \textcolor{preprocessor}{\#define\ TIM\_Channel\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x000C)}}
\DoxyCodeLine{00278\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00279\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CHANNEL(CHANNEL)\ (((CHANNEL)\ ==\ TIM\_Channel\_1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00280\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_Channel\_2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00281\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_Channel\_3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00282\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_Channel\_4))}}
\DoxyCodeLine{00283\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00284\ \textcolor{preprocessor}{\#define\ IS\_TIM\_PWMI\_CHANNEL(CHANNEL)\ (((CHANNEL)\ ==\ TIM\_Channel\_1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00285\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_Channel\_2))}}
\DoxyCodeLine{00286\ \textcolor{preprocessor}{\#define\ IS\_TIM\_COMPLEMENTARY\_CHANNEL(CHANNEL)\ (((CHANNEL)\ ==\ TIM\_Channel\_1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00287\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_Channel\_2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00288\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_Channel\_3))}}
\DoxyCodeLine{00297\ \textcolor{preprocessor}{\#define\ TIM\_CKD\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{00298\ \textcolor{preprocessor}{\#define\ TIM\_CKD\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0100)}}
\DoxyCodeLine{00299\ \textcolor{preprocessor}{\#define\ TIM\_CKD\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0200)}}
\DoxyCodeLine{00300\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CKD\_DIV(DIV)\ (((DIV)\ ==\ TIM\_CKD\_DIV1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00301\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DIV)\ ==\ TIM\_CKD\_DIV2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00302\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DIV)\ ==\ TIM\_CKD\_DIV4))}}
\DoxyCodeLine{00311\ \textcolor{preprocessor}{\#define\ TIM\_CounterMode\_Up\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{00312\ \textcolor{preprocessor}{\#define\ TIM\_CounterMode\_Down\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0010)}}
\DoxyCodeLine{00313\ \textcolor{preprocessor}{\#define\ TIM\_CounterMode\_CenterAligned1\ \ \ \ \ ((uint16\_t)0x0020)}}
\DoxyCodeLine{00314\ \textcolor{preprocessor}{\#define\ TIM\_CounterMode\_CenterAligned2\ \ \ \ \ ((uint16\_t)0x0040)}}
\DoxyCodeLine{00315\ \textcolor{preprocessor}{\#define\ TIM\_CounterMode\_CenterAligned3\ \ \ \ \ ((uint16\_t)0x0060)}}
\DoxyCodeLine{00316\ \textcolor{preprocessor}{\#define\ IS\_TIM\_COUNTER\_MODE(MODE)\ (((MODE)\ ==\ TIM\_CounterMode\_Up)\ ||\ \ \(\backslash\)}}
\DoxyCodeLine{00317\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_CounterMode\_Down)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00318\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_CounterMode\_CenterAligned1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00319\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_CounterMode\_CenterAligned2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00320\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_CounterMode\_CenterAligned3))}}
\DoxyCodeLine{00329\ \textcolor{preprocessor}{\#define\ TIM\_OCPolarity\_High\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{00330\ \textcolor{preprocessor}{\#define\ TIM\_OCPolarity\_Low\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0002)}}
\DoxyCodeLine{00331\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OC\_POLARITY(POLARITY)\ (((POLARITY)\ ==\ TIM\_OCPolarity\_High)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00332\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((POLARITY)\ ==\ TIM\_OCPolarity\_Low))}}
\DoxyCodeLine{00341\ \textcolor{preprocessor}{\#define\ TIM\_OCNPolarity\_High\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{00342\ \textcolor{preprocessor}{\#define\ TIM\_OCNPolarity\_Low\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0008)}}
\DoxyCodeLine{00343\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OCN\_POLARITY(POLARITY)\ (((POLARITY)\ ==\ TIM\_OCNPolarity\_High)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00344\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((POLARITY)\ ==\ TIM\_OCNPolarity\_Low))}}
\DoxyCodeLine{00353\ \textcolor{preprocessor}{\#define\ TIM\_OutputState\_Disable\ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{00354\ \textcolor{preprocessor}{\#define\ TIM\_OutputState\_Enable\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0001)}}
\DoxyCodeLine{00355\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OUTPUT\_STATE(STATE)\ (((STATE)\ ==\ TIM\_OutputState\_Disable)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00356\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STATE)\ ==\ TIM\_OutputState\_Enable))}}
\DoxyCodeLine{00365\ \textcolor{preprocessor}{\#define\ TIM\_OutputNState\_Disable\ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{00366\ \textcolor{preprocessor}{\#define\ TIM\_OutputNState\_Enable\ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0004)}}
\DoxyCodeLine{00367\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OUTPUTN\_STATE(STATE)\ (((STATE)\ ==\ TIM\_OutputNState\_Disable)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00368\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STATE)\ ==\ TIM\_OutputNState\_Enable))}}
\DoxyCodeLine{00377\ \textcolor{preprocessor}{\#define\ TIM\_CCx\_Enable\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0001)}}
\DoxyCodeLine{00378\ \textcolor{preprocessor}{\#define\ TIM\_CCx\_Disable\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{00379\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CCX(CCX)\ (((CCX)\ ==\ TIM\_CCx\_Enable)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00380\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CCX)\ ==\ TIM\_CCx\_Disable))}}
\DoxyCodeLine{00389\ \textcolor{preprocessor}{\#define\ TIM\_CCxN\_Enable\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0004)}}
\DoxyCodeLine{00390\ \textcolor{preprocessor}{\#define\ TIM\_CCxN\_Disable\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{00391\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CCXN(CCXN)\ (((CCXN)\ ==\ TIM\_CCxN\_Enable)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00392\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CCXN)\ ==\ TIM\_CCxN\_Disable))}}
\DoxyCodeLine{00401\ \textcolor{preprocessor}{\#define\ TIM\_Break\_Enable\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x1000)}}
\DoxyCodeLine{00402\ \textcolor{preprocessor}{\#define\ TIM\_Break\_Disable\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{00403\ \textcolor{preprocessor}{\#define\ IS\_TIM\_BREAK\_STATE(STATE)\ (((STATE)\ ==\ TIM\_Break\_Enable)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00404\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STATE)\ ==\ TIM\_Break\_Disable))}}
\DoxyCodeLine{00413\ \textcolor{preprocessor}{\#define\ TIM\_BreakPolarity\_Low\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{00414\ \textcolor{preprocessor}{\#define\ TIM\_BreakPolarity\_High\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x2000)}}
\DoxyCodeLine{00415\ \textcolor{preprocessor}{\#define\ IS\_TIM\_BREAK\_POLARITY(POLARITY)\ (((POLARITY)\ ==\ TIM\_BreakPolarity\_Low)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00416\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((POLARITY)\ ==\ TIM\_BreakPolarity\_High))}}
\DoxyCodeLine{00425\ \textcolor{preprocessor}{\#define\ TIM\_AutomaticOutput\_Enable\ \ \ \ \ \ \ \ \ ((uint16\_t)0x4000)}}
\DoxyCodeLine{00426\ \textcolor{preprocessor}{\#define\ TIM\_AutomaticOutput\_Disable\ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{00427\ \textcolor{preprocessor}{\#define\ IS\_TIM\_AUTOMATIC\_OUTPUT\_STATE(STATE)\ (((STATE)\ ==\ TIM\_AutomaticOutput\_Enable)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00428\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STATE)\ ==\ TIM\_AutomaticOutput\_Disable))}}
\DoxyCodeLine{00437\ \textcolor{preprocessor}{\#define\ TIM\_LOCKLevel\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{00438\ \textcolor{preprocessor}{\#define\ TIM\_LOCKLevel\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0100)}}
\DoxyCodeLine{00439\ \textcolor{preprocessor}{\#define\ TIM\_LOCKLevel\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0200)}}
\DoxyCodeLine{00440\ \textcolor{preprocessor}{\#define\ TIM\_LOCKLevel\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0300)}}
\DoxyCodeLine{00441\ \textcolor{preprocessor}{\#define\ IS\_TIM\_LOCK\_LEVEL(LEVEL)\ (((LEVEL)\ ==\ TIM\_LOCKLevel\_OFF)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00442\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LEVEL)\ ==\ TIM\_LOCKLevel\_1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00443\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LEVEL)\ ==\ TIM\_LOCKLevel\_2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00444\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LEVEL)\ ==\ TIM\_LOCKLevel\_3))}}
\DoxyCodeLine{00453\ \textcolor{preprocessor}{\#define\ TIM\_OSSIState\_Enable\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0400)}}
\DoxyCodeLine{00454\ \textcolor{preprocessor}{\#define\ TIM\_OSSIState\_Disable\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{00455\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OSSI\_STATE(STATE)\ (((STATE)\ ==\ TIM\_OSSIState\_Enable)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00456\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STATE)\ ==\ TIM\_OSSIState\_Disable))}}
\DoxyCodeLine{00465\ \textcolor{preprocessor}{\#define\ TIM\_OSSRState\_Enable\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0800)}}
\DoxyCodeLine{00466\ \textcolor{preprocessor}{\#define\ TIM\_OSSRState\_Disable\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{00467\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OSSR\_STATE(STATE)\ (((STATE)\ ==\ TIM\_OSSRState\_Enable)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00468\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STATE)\ ==\ TIM\_OSSRState\_Disable))}}
\DoxyCodeLine{00477\ \textcolor{preprocessor}{\#define\ TIM\_OCIdleState\_Set\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0100)}}
\DoxyCodeLine{00478\ \textcolor{preprocessor}{\#define\ TIM\_OCIdleState\_Reset\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{00479\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OCIDLE\_STATE(STATE)\ (((STATE)\ ==\ TIM\_OCIdleState\_Set)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00480\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STATE)\ ==\ TIM\_OCIdleState\_Reset))}}
\DoxyCodeLine{00489\ \textcolor{preprocessor}{\#define\ TIM\_OCNIdleState\_Set\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0200)}}
\DoxyCodeLine{00490\ \textcolor{preprocessor}{\#define\ TIM\_OCNIdleState\_Reset\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{00491\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OCNIDLE\_STATE(STATE)\ (((STATE)\ ==\ TIM\_OCNIdleState\_Set)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00492\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STATE)\ ==\ TIM\_OCNIdleState\_Reset))}}
\DoxyCodeLine{00501\ \textcolor{preprocessor}{\#define\ \ TIM\_ICPolarity\_Rising\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{00502\ \textcolor{preprocessor}{\#define\ \ TIM\_ICPolarity\_Falling\ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0002)}}
\DoxyCodeLine{00503\ \textcolor{preprocessor}{\#define\ \ TIM\_ICPolarity\_BothEdge\ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x000A)}}
\DoxyCodeLine{00504\ \textcolor{preprocessor}{\#define\ IS\_TIM\_IC\_POLARITY(POLARITY)\ (((POLARITY)\ ==\ TIM\_ICPolarity\_Rising)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00505\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((POLARITY)\ ==\ TIM\_ICPolarity\_Falling)||\ \(\backslash\)}}
\DoxyCodeLine{00506\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((POLARITY)\ ==\ TIM\_ICPolarity\_BothEdge))}}
\DoxyCodeLine{00515\ \textcolor{preprocessor}{\#define\ TIM\_ICSelection\_DirectTI\ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0001)\ }}
\DoxyCodeLine{00517\ \textcolor{preprocessor}{\#define\ TIM\_ICSelection\_IndirectTI\ \ \ \ \ \ \ \ \ ((uint16\_t)0x0002)\ }}
\DoxyCodeLine{00519\ \textcolor{preprocessor}{\#define\ TIM\_ICSelection\_TRC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0003)\ }}
\DoxyCodeLine{00520\ \textcolor{preprocessor}{\#define\ IS\_TIM\_IC\_SELECTION(SELECTION)\ (((SELECTION)\ ==\ TIM\_ICSelection\_DirectTI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00521\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SELECTION)\ ==\ TIM\_ICSelection\_IndirectTI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00522\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SELECTION)\ ==\ TIM\_ICSelection\_TRC))}}
\DoxyCodeLine{00531\ \textcolor{preprocessor}{\#define\ TIM\_ICPSC\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)\ }}
\DoxyCodeLine{00532\ \textcolor{preprocessor}{\#define\ TIM\_ICPSC\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0004)\ }}
\DoxyCodeLine{00533\ \textcolor{preprocessor}{\#define\ TIM\_ICPSC\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0008)\ }}
\DoxyCodeLine{00534\ \textcolor{preprocessor}{\#define\ TIM\_ICPSC\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x000C)\ }}
\DoxyCodeLine{00535\ \textcolor{preprocessor}{\#define\ IS\_TIM\_IC\_PRESCALER(PRESCALER)\ (((PRESCALER)\ ==\ TIM\_ICPSC\_DIV1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00536\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PRESCALER)\ ==\ TIM\_ICPSC\_DIV2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00537\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PRESCALER)\ ==\ TIM\_ICPSC\_DIV4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00538\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PRESCALER)\ ==\ TIM\_ICPSC\_DIV8))}}
\DoxyCodeLine{00547\ \textcolor{preprocessor}{\#define\ TIM\_IT\_Update\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0001)}}
\DoxyCodeLine{00548\ \textcolor{preprocessor}{\#define\ TIM\_IT\_CC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0002)}}
\DoxyCodeLine{00549\ \textcolor{preprocessor}{\#define\ TIM\_IT\_CC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0004)}}
\DoxyCodeLine{00550\ \textcolor{preprocessor}{\#define\ TIM\_IT\_CC3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0008)}}
\DoxyCodeLine{00551\ \textcolor{preprocessor}{\#define\ TIM\_IT\_CC4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0010)}}
\DoxyCodeLine{00552\ \textcolor{preprocessor}{\#define\ TIM\_IT\_COM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0020)}}
\DoxyCodeLine{00553\ \textcolor{preprocessor}{\#define\ TIM\_IT\_Trigger\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0040)}}
\DoxyCodeLine{00554\ \textcolor{preprocessor}{\#define\ TIM\_IT\_Break\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0080)}}
\DoxyCodeLine{00555\ \textcolor{preprocessor}{\#define\ IS\_TIM\_IT(IT)\ ((((IT)\ \&\ (uint16\_t)0xFF00)\ ==\ 0x0000)\ \&\&\ ((IT)\ !=\ 0x0000))}}
\DoxyCodeLine{00556\ }
\DoxyCodeLine{00557\ \textcolor{preprocessor}{\#define\ IS\_TIM\_GET\_IT(IT)\ (((IT)\ ==\ TIM\_IT\_Update)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00558\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ TIM\_IT\_CC1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00559\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ TIM\_IT\_CC2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00560\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ TIM\_IT\_CC3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00561\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ TIM\_IT\_CC4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00562\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ TIM\_IT\_COM)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00563\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ TIM\_IT\_Trigger)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00564\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ TIM\_IT\_Break))}}
\DoxyCodeLine{00573\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_CR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{00574\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_CR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0001)}}
\DoxyCodeLine{00575\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_SMCR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0002)}}
\DoxyCodeLine{00576\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_DIER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0003)}}
\DoxyCodeLine{00577\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_SR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0004)}}
\DoxyCodeLine{00578\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_EGR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0005)}}
\DoxyCodeLine{00579\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_CCMR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0006)}}
\DoxyCodeLine{00580\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_CCMR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0007)}}
\DoxyCodeLine{00581\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_CCER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0008)}}
\DoxyCodeLine{00582\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_CNT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0009)}}
\DoxyCodeLine{00583\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_PSC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x000A)}}
\DoxyCodeLine{00584\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_ARR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x000B)}}
\DoxyCodeLine{00585\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_RCR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x000C)}}
\DoxyCodeLine{00586\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_CCR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x000D)}}
\DoxyCodeLine{00587\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_CCR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x000E)}}
\DoxyCodeLine{00588\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_CCR3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x000F)}}
\DoxyCodeLine{00589\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_CCR4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0010)}}
\DoxyCodeLine{00590\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_BDTR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0011)}}
\DoxyCodeLine{00591\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_DCR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0012)}}
\DoxyCodeLine{00592\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_OR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0013)}}
\DoxyCodeLine{00593\ \textcolor{preprocessor}{\#define\ IS\_TIM\_DMA\_BASE(BASE)\ (((BASE)\ ==\ TIM\_DMABase\_CR1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00594\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_CR2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00595\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_SMCR)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00596\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_DIER)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00597\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_SR)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00598\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_EGR)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00599\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_CCMR1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00600\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_CCMR2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00601\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_CCER)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00602\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_CNT)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00603\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_PSC)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00604\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_ARR)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00605\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_RCR)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00606\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_CCR1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00607\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_CCR2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00608\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_CCR3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00609\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_CCR4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00610\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_BDTR)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00611\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_DCR)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00612\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_OR))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00621\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_1Transfer\ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{00622\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_2Transfers\ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0100)}}
\DoxyCodeLine{00623\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_3Transfers\ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0200)}}
\DoxyCodeLine{00624\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_4Transfers\ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0300)}}
\DoxyCodeLine{00625\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_5Transfers\ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0400)}}
\DoxyCodeLine{00626\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_6Transfers\ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0500)}}
\DoxyCodeLine{00627\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_7Transfers\ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0600)}}
\DoxyCodeLine{00628\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_8Transfers\ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0700)}}
\DoxyCodeLine{00629\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_9Transfers\ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0800)}}
\DoxyCodeLine{00630\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_10Transfers\ \ \ \ \ \ \ \ \ ((uint16\_t)0x0900)}}
\DoxyCodeLine{00631\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_11Transfers\ \ \ \ \ \ \ \ \ ((uint16\_t)0x0A00)}}
\DoxyCodeLine{00632\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_12Transfers\ \ \ \ \ \ \ \ \ ((uint16\_t)0x0B00)}}
\DoxyCodeLine{00633\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_13Transfers\ \ \ \ \ \ \ \ \ ((uint16\_t)0x0C00)}}
\DoxyCodeLine{00634\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_14Transfers\ \ \ \ \ \ \ \ \ ((uint16\_t)0x0D00)}}
\DoxyCodeLine{00635\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_15Transfers\ \ \ \ \ \ \ \ \ ((uint16\_t)0x0E00)}}
\DoxyCodeLine{00636\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_16Transfers\ \ \ \ \ \ \ \ \ ((uint16\_t)0x0F00)}}
\DoxyCodeLine{00637\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_17Transfers\ \ \ \ \ \ \ \ \ ((uint16\_t)0x1000)}}
\DoxyCodeLine{00638\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_18Transfers\ \ \ \ \ \ \ \ \ ((uint16\_t)0x1100)}}
\DoxyCodeLine{00639\ \textcolor{preprocessor}{\#define\ IS\_TIM\_DMA\_LENGTH(LENGTH)\ (((LENGTH)\ ==\ TIM\_DMABurstLength\_1Transfer)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00640\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LENGTH)\ ==\ TIM\_DMABurstLength\_2Transfers)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00641\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LENGTH)\ ==\ TIM\_DMABurstLength\_3Transfers)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00642\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LENGTH)\ ==\ TIM\_DMABurstLength\_4Transfers)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00643\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LENGTH)\ ==\ TIM\_DMABurstLength\_5Transfers)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00644\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LENGTH)\ ==\ TIM\_DMABurstLength\_6Transfers)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00645\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LENGTH)\ ==\ TIM\_DMABurstLength\_7Transfers)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00646\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LENGTH)\ ==\ TIM\_DMABurstLength\_8Transfers)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00647\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LENGTH)\ ==\ TIM\_DMABurstLength\_9Transfers)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00648\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LENGTH)\ ==\ TIM\_DMABurstLength\_10Transfers)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00649\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LENGTH)\ ==\ TIM\_DMABurstLength\_11Transfers)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00650\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LENGTH)\ ==\ TIM\_DMABurstLength\_12Transfers)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00651\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LENGTH)\ ==\ TIM\_DMABurstLength\_13Transfers)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00652\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LENGTH)\ ==\ TIM\_DMABurstLength\_14Transfers)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00653\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LENGTH)\ ==\ TIM\_DMABurstLength\_15Transfers)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00654\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LENGTH)\ ==\ TIM\_DMABurstLength\_16Transfers)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00655\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LENGTH)\ ==\ TIM\_DMABurstLength\_17Transfers)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00656\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LENGTH)\ ==\ TIM\_DMABurstLength\_18Transfers))}}
\DoxyCodeLine{00665\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_Update\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0100)}}
\DoxyCodeLine{00666\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_CC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0200)}}
\DoxyCodeLine{00667\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_CC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0400)}}
\DoxyCodeLine{00668\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_CC3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0800)}}
\DoxyCodeLine{00669\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_CC4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x1000)}}
\DoxyCodeLine{00670\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_COM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x2000)}}
\DoxyCodeLine{00671\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_Trigger\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x4000)}}
\DoxyCodeLine{00672\ \textcolor{preprocessor}{\#define\ IS\_TIM\_DMA\_SOURCE(SOURCE)\ ((((SOURCE)\ \&\ (uint16\_t)0x80FF)\ ==\ 0x0000)\ \&\&\ ((SOURCE)\ !=\ 0x0000))}}
\DoxyCodeLine{00673\ }
\DoxyCodeLine{00682\ \textcolor{preprocessor}{\#define\ TIM\_ExtTRGPSC\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{00683\ \textcolor{preprocessor}{\#define\ TIM\_ExtTRGPSC\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x1000)}}
\DoxyCodeLine{00684\ \textcolor{preprocessor}{\#define\ TIM\_ExtTRGPSC\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x2000)}}
\DoxyCodeLine{00685\ \textcolor{preprocessor}{\#define\ TIM\_ExtTRGPSC\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x3000)}}
\DoxyCodeLine{00686\ \textcolor{preprocessor}{\#define\ IS\_TIM\_EXT\_PRESCALER(PRESCALER)\ (((PRESCALER)\ ==\ TIM\_ExtTRGPSC\_OFF)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00687\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PRESCALER)\ ==\ TIM\_ExtTRGPSC\_DIV2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00688\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PRESCALER)\ ==\ TIM\_ExtTRGPSC\_DIV4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00689\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PRESCALER)\ ==\ TIM\_ExtTRGPSC\_DIV8))}}
\DoxyCodeLine{00698\ \textcolor{preprocessor}{\#define\ TIM\_TS\_ITR0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{00699\ \textcolor{preprocessor}{\#define\ TIM\_TS\_ITR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0010)}}
\DoxyCodeLine{00700\ \textcolor{preprocessor}{\#define\ TIM\_TS\_ITR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0020)}}
\DoxyCodeLine{00701\ \textcolor{preprocessor}{\#define\ TIM\_TS\_ITR3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0030)}}
\DoxyCodeLine{00702\ \textcolor{preprocessor}{\#define\ TIM\_TS\_TI1F\_ED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0040)}}
\DoxyCodeLine{00703\ \textcolor{preprocessor}{\#define\ TIM\_TS\_TI1FP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0050)}}
\DoxyCodeLine{00704\ \textcolor{preprocessor}{\#define\ TIM\_TS\_TI2FP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0060)}}
\DoxyCodeLine{00705\ \textcolor{preprocessor}{\#define\ TIM\_TS\_ETRF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0070)}}
\DoxyCodeLine{00706\ \textcolor{preprocessor}{\#define\ IS\_TIM\_TRIGGER\_SELECTION(SELECTION)\ (((SELECTION)\ ==\ TIM\_TS\_ITR0)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00707\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SELECTION)\ ==\ TIM\_TS\_ITR1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00708\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SELECTION)\ ==\ TIM\_TS\_ITR2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00709\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SELECTION)\ ==\ TIM\_TS\_ITR3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00710\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SELECTION)\ ==\ TIM\_TS\_TI1F\_ED)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00711\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SELECTION)\ ==\ TIM\_TS\_TI1FP1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00712\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SELECTION)\ ==\ TIM\_TS\_TI2FP2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00713\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SELECTION)\ ==\ TIM\_TS\_ETRF))}}
\DoxyCodeLine{00714\ \textcolor{preprocessor}{\#define\ IS\_TIM\_INTERNAL\_TRIGGER\_SELECTION(SELECTION)\ (((SELECTION)\ ==\ TIM\_TS\_ITR0)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00715\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SELECTION)\ ==\ TIM\_TS\_ITR1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00716\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SELECTION)\ ==\ TIM\_TS\_ITR2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00717\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SELECTION)\ ==\ TIM\_TS\_ITR3))}}
\DoxyCodeLine{00726\ \textcolor{preprocessor}{\#define\ TIM\_TIxExternalCLK1Source\_TI1\ \ \ \ \ \ ((uint16\_t)0x0050)}}
\DoxyCodeLine{00727\ \textcolor{preprocessor}{\#define\ TIM\_TIxExternalCLK1Source\_TI2\ \ \ \ \ \ ((uint16\_t)0x0060)}}
\DoxyCodeLine{00728\ \textcolor{preprocessor}{\#define\ TIM\_TIxExternalCLK1Source\_TI1ED\ \ \ \ ((uint16\_t)0x0040)}}
\DoxyCodeLine{00729\ }
\DoxyCodeLine{00737\ \textcolor{preprocessor}{\#define\ TIM\_ExtTRGPolarity\_Inverted\ \ \ \ \ \ \ \ ((uint16\_t)0x8000)}}
\DoxyCodeLine{00738\ \textcolor{preprocessor}{\#define\ TIM\_ExtTRGPolarity\_NonInverted\ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{00739\ \textcolor{preprocessor}{\#define\ IS\_TIM\_EXT\_POLARITY(POLARITY)\ (((POLARITY)\ ==\ TIM\_ExtTRGPolarity\_Inverted)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00740\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((POLARITY)\ ==\ TIM\_ExtTRGPolarity\_NonInverted))}}
\DoxyCodeLine{00749\ \textcolor{preprocessor}{\#define\ TIM\_PSCReloadMode\_Update\ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{00750\ \textcolor{preprocessor}{\#define\ TIM\_PSCReloadMode\_Immediate\ \ \ \ \ \ \ \ ((uint16\_t)0x0001)}}
\DoxyCodeLine{00751\ \textcolor{preprocessor}{\#define\ IS\_TIM\_PRESCALER\_RELOAD(RELOAD)\ (((RELOAD)\ ==\ TIM\_PSCReloadMode\_Update)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00752\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RELOAD)\ ==\ TIM\_PSCReloadMode\_Immediate))}}
\DoxyCodeLine{00761\ \textcolor{preprocessor}{\#define\ TIM\_ForcedAction\_Active\ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0050)}}
\DoxyCodeLine{00762\ \textcolor{preprocessor}{\#define\ TIM\_ForcedAction\_InActive\ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0040)}}
\DoxyCodeLine{00763\ \textcolor{preprocessor}{\#define\ IS\_TIM\_FORCED\_ACTION(ACTION)\ (((ACTION)\ ==\ TIM\_ForcedAction\_Active)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00764\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ACTION)\ ==\ TIM\_ForcedAction\_InActive))}}
\DoxyCodeLine{00773\ \textcolor{preprocessor}{\#define\ TIM\_EncoderMode\_TI1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0001)}}
\DoxyCodeLine{00774\ \textcolor{preprocessor}{\#define\ TIM\_EncoderMode\_TI2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0002)}}
\DoxyCodeLine{00775\ \textcolor{preprocessor}{\#define\ TIM\_EncoderMode\_TI12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0003)}}
\DoxyCodeLine{00776\ \textcolor{preprocessor}{\#define\ IS\_TIM\_ENCODER\_MODE(MODE)\ (((MODE)\ ==\ TIM\_EncoderMode\_TI1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00777\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_EncoderMode\_TI2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00778\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_EncoderMode\_TI12))}}
\DoxyCodeLine{00788\ \textcolor{preprocessor}{\#define\ TIM\_EventSource\_Update\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0001)}}
\DoxyCodeLine{00789\ \textcolor{preprocessor}{\#define\ TIM\_EventSource\_CC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0002)}}
\DoxyCodeLine{00790\ \textcolor{preprocessor}{\#define\ TIM\_EventSource\_CC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0004)}}
\DoxyCodeLine{00791\ \textcolor{preprocessor}{\#define\ TIM\_EventSource\_CC3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0008)}}
\DoxyCodeLine{00792\ \textcolor{preprocessor}{\#define\ TIM\_EventSource\_CC4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0010)}}
\DoxyCodeLine{00793\ \textcolor{preprocessor}{\#define\ TIM\_EventSource\_COM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0020)}}
\DoxyCodeLine{00794\ \textcolor{preprocessor}{\#define\ TIM\_EventSource\_Trigger\ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0040)}}
\DoxyCodeLine{00795\ \textcolor{preprocessor}{\#define\ TIM\_EventSource\_Break\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0080)}}
\DoxyCodeLine{00796\ \textcolor{preprocessor}{\#define\ IS\_TIM\_EVENT\_SOURCE(SOURCE)\ ((((SOURCE)\ \&\ (uint16\_t)0xFF00)\ ==\ 0x0000)\ \&\&\ ((SOURCE)\ !=\ 0x0000))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00797\ \ \ }
\DoxyCodeLine{00806\ \textcolor{preprocessor}{\#define\ TIM\_UpdateSource\_Global\ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)\ }}
\DoxyCodeLine{00809\ \textcolor{preprocessor}{\#define\ TIM\_UpdateSource\_Regular\ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0001)\ }}
\DoxyCodeLine{00810\ \textcolor{preprocessor}{\#define\ IS\_TIM\_UPDATE\_SOURCE(SOURCE)\ (((SOURCE)\ ==\ TIM\_UpdateSource\_Global)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00811\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ TIM\_UpdateSource\_Regular))}}
\DoxyCodeLine{00820\ \textcolor{preprocessor}{\#define\ TIM\_OCPreload\_Enable\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0008)}}
\DoxyCodeLine{00821\ \textcolor{preprocessor}{\#define\ TIM\_OCPreload\_Disable\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{00822\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OCPRELOAD\_STATE(STATE)\ (((STATE)\ ==\ TIM\_OCPreload\_Enable)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00823\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STATE)\ ==\ TIM\_OCPreload\_Disable))}}
\DoxyCodeLine{00832\ \textcolor{preprocessor}{\#define\ TIM\_OCFast\_Enable\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0004)}}
\DoxyCodeLine{00833\ \textcolor{preprocessor}{\#define\ TIM\_OCFast\_Disable\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{00834\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OCFAST\_STATE(STATE)\ (((STATE)\ ==\ TIM\_OCFast\_Enable)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00835\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STATE)\ ==\ TIM\_OCFast\_Disable))}}
\DoxyCodeLine{00836\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00845\ \textcolor{preprocessor}{\#define\ TIM\_OCClear\_Enable\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0080)}}
\DoxyCodeLine{00846\ \textcolor{preprocessor}{\#define\ TIM\_OCClear\_Disable\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{00847\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OCCLEAR\_STATE(STATE)\ (((STATE)\ ==\ TIM\_OCClear\_Enable)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00848\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STATE)\ ==\ TIM\_OCClear\_Disable))}}
\DoxyCodeLine{00857\ \textcolor{preprocessor}{\#define\ TIM\_TRGOSource\_Reset\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{00858\ \textcolor{preprocessor}{\#define\ TIM\_TRGOSource\_Enable\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0010)}}
\DoxyCodeLine{00859\ \textcolor{preprocessor}{\#define\ TIM\_TRGOSource\_Update\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0020)}}
\DoxyCodeLine{00860\ \textcolor{preprocessor}{\#define\ TIM\_TRGOSource\_OC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0030)}}
\DoxyCodeLine{00861\ \textcolor{preprocessor}{\#define\ TIM\_TRGOSource\_OC1Ref\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0040)}}
\DoxyCodeLine{00862\ \textcolor{preprocessor}{\#define\ TIM\_TRGOSource\_OC2Ref\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0050)}}
\DoxyCodeLine{00863\ \textcolor{preprocessor}{\#define\ TIM\_TRGOSource\_OC3Ref\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0060)}}
\DoxyCodeLine{00864\ \textcolor{preprocessor}{\#define\ TIM\_TRGOSource\_OC4Ref\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0070)}}
\DoxyCodeLine{00865\ \textcolor{preprocessor}{\#define\ IS\_TIM\_TRGO\_SOURCE(SOURCE)\ (((SOURCE)\ ==\ TIM\_TRGOSource\_Reset)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00866\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ TIM\_TRGOSource\_Enable)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00867\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ TIM\_TRGOSource\_Update)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00868\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ TIM\_TRGOSource\_OC1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00869\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ TIM\_TRGOSource\_OC1Ref)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00870\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ TIM\_TRGOSource\_OC2Ref)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00871\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ TIM\_TRGOSource\_OC3Ref)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00872\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ TIM\_TRGOSource\_OC4Ref))}}
\DoxyCodeLine{00881\ \textcolor{preprocessor}{\#define\ TIM\_SlaveMode\_Reset\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0004)}}
\DoxyCodeLine{00882\ \textcolor{preprocessor}{\#define\ TIM\_SlaveMode\_Gated\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0005)}}
\DoxyCodeLine{00883\ \textcolor{preprocessor}{\#define\ TIM\_SlaveMode\_Trigger\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0006)}}
\DoxyCodeLine{00884\ \textcolor{preprocessor}{\#define\ TIM\_SlaveMode\_External1\ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0007)}}
\DoxyCodeLine{00885\ \textcolor{preprocessor}{\#define\ IS\_TIM\_SLAVE\_MODE(MODE)\ (((MODE)\ ==\ TIM\_SlaveMode\_Reset)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00886\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_SlaveMode\_Gated)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00887\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_SlaveMode\_Trigger)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00888\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_SlaveMode\_External1))}}
\DoxyCodeLine{00897\ \textcolor{preprocessor}{\#define\ TIM\_MasterSlaveMode\_Enable\ \ \ \ \ \ \ \ \ ((uint16\_t)0x0080)}}
\DoxyCodeLine{00898\ \textcolor{preprocessor}{\#define\ TIM\_MasterSlaveMode\_Disable\ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{00899\ \textcolor{preprocessor}{\#define\ IS\_TIM\_MSM\_STATE(STATE)\ (((STATE)\ ==\ TIM\_MasterSlaveMode\_Enable)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00900\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STATE)\ ==\ TIM\_MasterSlaveMode\_Disable))}}
\DoxyCodeLine{00908\ \textcolor{preprocessor}{\#define\ TIM2\_TIM8\_TRGO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{00909\ \textcolor{preprocessor}{\#define\ TIM2\_ETH\_PTP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0400)}}
\DoxyCodeLine{00910\ \textcolor{preprocessor}{\#define\ TIM2\_USBFS\_SOF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0800)}}
\DoxyCodeLine{00911\ \textcolor{preprocessor}{\#define\ TIM2\_USBHS\_SOF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0C00)}}
\DoxyCodeLine{00912\ }
\DoxyCodeLine{00913\ \textcolor{preprocessor}{\#define\ TIM5\_GPIO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{00914\ \textcolor{preprocessor}{\#define\ TIM5\_LSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0040)}}
\DoxyCodeLine{00915\ \textcolor{preprocessor}{\#define\ TIM5\_LSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0080)}}
\DoxyCodeLine{00916\ \textcolor{preprocessor}{\#define\ TIM5\_RTC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x00C0)}}
\DoxyCodeLine{00917\ }
\DoxyCodeLine{00918\ \textcolor{preprocessor}{\#define\ TIM11\_GPIO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{00919\ \textcolor{preprocessor}{\#define\ TIM11\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0002)}}
\DoxyCodeLine{00920\ }
\DoxyCodeLine{00921\ \textcolor{preprocessor}{\#define\ IS\_TIM\_REMAP(TIM\_REMAP)\ \ (((TIM\_REMAP)\ ==\ TIM2\_TIM8\_TRGO)||\(\backslash\)}}
\DoxyCodeLine{00922\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_REMAP)\ ==\ TIM2\_ETH\_PTP)||\(\backslash\)}}
\DoxyCodeLine{00923\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_REMAP)\ ==\ TIM2\_USBFS\_SOF)||\(\backslash\)}}
\DoxyCodeLine{00924\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_REMAP)\ ==\ TIM2\_USBHS\_SOF)||\(\backslash\)}}
\DoxyCodeLine{00925\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_REMAP)\ ==\ TIM5\_GPIO)||\(\backslash\)}}
\DoxyCodeLine{00926\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_REMAP)\ ==\ TIM5\_LSI)||\(\backslash\)}}
\DoxyCodeLine{00927\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_REMAP)\ ==\ TIM5\_LSE)||\(\backslash\)}}
\DoxyCodeLine{00928\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_REMAP)\ ==\ TIM5\_RTC)||\(\backslash\)}}
\DoxyCodeLine{00929\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_REMAP)\ ==\ TIM11\_GPIO)||\(\backslash\)}}
\DoxyCodeLine{00930\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_REMAP)\ ==\ TIM11\_HSE))}}
\DoxyCodeLine{00931\ }
\DoxyCodeLine{00939\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_Update\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0001)}}
\DoxyCodeLine{00940\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_CC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0002)}}
\DoxyCodeLine{00941\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_CC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0004)}}
\DoxyCodeLine{00942\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_CC3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0008)}}
\DoxyCodeLine{00943\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_CC4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0010)}}
\DoxyCodeLine{00944\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_COM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0020)}}
\DoxyCodeLine{00945\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_Trigger\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0040)}}
\DoxyCodeLine{00946\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_Break\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0080)}}
\DoxyCodeLine{00947\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_CC1OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0200)}}
\DoxyCodeLine{00948\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_CC2OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0400)}}
\DoxyCodeLine{00949\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_CC3OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0800)}}
\DoxyCodeLine{00950\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_CC4OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x1000)}}
\DoxyCodeLine{00951\ \textcolor{preprocessor}{\#define\ IS\_TIM\_GET\_FLAG(FLAG)\ (((FLAG)\ ==\ TIM\_FLAG\_Update)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00952\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ TIM\_FLAG\_CC1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00953\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ TIM\_FLAG\_CC2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00954\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ TIM\_FLAG\_CC3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00955\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ TIM\_FLAG\_CC4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00956\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ TIM\_FLAG\_COM)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00957\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ TIM\_FLAG\_Trigger)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00958\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ TIM\_FLAG\_Break)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00959\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ TIM\_FLAG\_CC1OF)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00960\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ TIM\_FLAG\_CC2OF)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00961\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ TIM\_FLAG\_CC3OF)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00962\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ TIM\_FLAG\_CC4OF))}}
\DoxyCodeLine{00963\ }
\DoxyCodeLine{00972\ \textcolor{preprocessor}{\#define\ IS\_TIM\_IC\_FILTER(ICFILTER)\ ((ICFILTER)\ <=\ 0xF)\ }}
\DoxyCodeLine{00981\ \textcolor{preprocessor}{\#define\ IS\_TIM\_EXT\_FILTER(EXTFILTER)\ ((EXTFILTER)\ <=\ 0xF)}}
\DoxyCodeLine{00990\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_1Byte\ \ \ \ \ \ \ \ \ \ \ TIM\_DMABurstLength\_1Transfer}}
\DoxyCodeLine{00991\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_2Bytes\ \ \ \ \ \ \ \ \ \ TIM\_DMABurstLength\_2Transfers}}
\DoxyCodeLine{00992\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_3Bytes\ \ \ \ \ \ \ \ \ \ TIM\_DMABurstLength\_3Transfers}}
\DoxyCodeLine{00993\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_4Bytes\ \ \ \ \ \ \ \ \ \ TIM\_DMABurstLength\_4Transfers}}
\DoxyCodeLine{00994\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_5Bytes\ \ \ \ \ \ \ \ \ \ TIM\_DMABurstLength\_5Transfers}}
\DoxyCodeLine{00995\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_6Bytes\ \ \ \ \ \ \ \ \ \ TIM\_DMABurstLength\_6Transfers}}
\DoxyCodeLine{00996\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_7Bytes\ \ \ \ \ \ \ \ \ \ TIM\_DMABurstLength\_7Transfers}}
\DoxyCodeLine{00997\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_8Bytes\ \ \ \ \ \ \ \ \ \ TIM\_DMABurstLength\_8Transfers}}
\DoxyCodeLine{00998\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_9Bytes\ \ \ \ \ \ \ \ \ \ TIM\_DMABurstLength\_9Transfers}}
\DoxyCodeLine{00999\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_10Bytes\ \ \ \ \ \ \ \ \ TIM\_DMABurstLength\_10Transfers}}
\DoxyCodeLine{01000\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_11Bytes\ \ \ \ \ \ \ \ \ TIM\_DMABurstLength\_11Transfers}}
\DoxyCodeLine{01001\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_12Bytes\ \ \ \ \ \ \ \ \ TIM\_DMABurstLength\_12Transfers}}
\DoxyCodeLine{01002\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_13Bytes\ \ \ \ \ \ \ \ \ TIM\_DMABurstLength\_13Transfers}}
\DoxyCodeLine{01003\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_14Bytes\ \ \ \ \ \ \ \ \ TIM\_DMABurstLength\_14Transfers}}
\DoxyCodeLine{01004\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_15Bytes\ \ \ \ \ \ \ \ \ TIM\_DMABurstLength\_15Transfers}}
\DoxyCodeLine{01005\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_16Bytes\ \ \ \ \ \ \ \ \ TIM\_DMABurstLength\_16Transfers}}
\DoxyCodeLine{01006\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_17Bytes\ \ \ \ \ \ \ \ \ TIM\_DMABurstLength\_17Transfers}}
\DoxyCodeLine{01007\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_18Bytes\ \ \ \ \ \ \ \ \ TIM\_DMABurstLength\_18Transfers}}
\DoxyCodeLine{01016\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{01017\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}\ }
\DoxyCodeLine{01018\ }
\DoxyCodeLine{01019\ \textcolor{comment}{/*\ TimeBase\ management\ ********************************************************/}}
\DoxyCodeLine{01020\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga1659cc0ce503ac151568e0c7c02b1ba5}{TIM\_DeInit}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx);}
\DoxyCodeLine{01021\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga83fd58c9416802d9638bbe1715c98932}{TIM\_TimeBaseInit}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ \mbox{\hyperlink{struct_t_i_m___time_base_init_type_def}{TIM\_TimeBaseInitTypeDef}}*\ TIM\_TimeBaseInitStruct);}
\DoxyCodeLine{01022\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga1556a0b9a5d53506875fd7de0cbc6b1f}{TIM\_TimeBaseStructInit}}(\mbox{\hyperlink{struct_t_i_m___time_base_init_type_def}{TIM\_TimeBaseInitTypeDef}}*\ TIM\_TimeBaseInitStruct);}
\DoxyCodeLine{01023\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga45c6fd9041baf7f64c121e0172f305c7}{TIM\_PrescalerConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ Prescaler,\ uint16\_t\ TIM\_PSCReloadMode);}
\DoxyCodeLine{01024\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga93941c1db20bf3794f377307df90a67b}{TIM\_CounterModeConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_CounterMode);}
\DoxyCodeLine{01025\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga18173e7955a85d5c2598c643eada2692}{TIM\_SetCounter}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint32\_t\ Counter);}
\DoxyCodeLine{01026\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_gad6a388d498c7f299d00a9d0871943041}{TIM\_SetAutoreload}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint32\_t\ Autoreload);}
\DoxyCodeLine{01027\ uint32\_t\ \mbox{\hyperlink{group___t_i_m_ga53607976e0866ab424e294cda9f6036e}{TIM\_GetCounter}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx);}
\DoxyCodeLine{01028\ uint16\_t\ \mbox{\hyperlink{group___t_i_m_ga427eb6e533480e02a27cd0ca876183d6}{TIM\_GetPrescaler}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx);}
\DoxyCodeLine{01029\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_gace2384dd33e849a054f61b8e1fc7e7c3}{TIM\_UpdateDisableConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ FunctionalState\ NewState);}
\DoxyCodeLine{01030\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga1d7a8f952e209de142499e67a653fc1f}{TIM\_UpdateRequestConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_UpdateSource);}
\DoxyCodeLine{01031\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga42b44b9fc2b0798d733720dd6bac1ac0}{TIM\_ARRPreloadConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ FunctionalState\ NewState);}
\DoxyCodeLine{01032\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_gadd2cca5fac6c1291dc4339098d5c9562}{TIM\_SelectOnePulseMode}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OPMode);}
\DoxyCodeLine{01033\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga20ef804dc32c723662d11ee7da3baab2}{TIM\_SetClockDivision}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_CKD);}
\DoxyCodeLine{01034\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga2bdc275bcbd2ce9d1ba632e6c89896b7}{TIM\_Cmd}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ FunctionalState\ NewState);}
\DoxyCodeLine{01035\ }
\DoxyCodeLine{01036\ \textcolor{comment}{/*\ Output\ Compare\ management\ **************************************************/}}
\DoxyCodeLine{01037\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_gafcdb6ff00158862aef7fed5e7a554a3e}{TIM\_OC1Init}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ \mbox{\hyperlink{struct_t_i_m___o_c_init_type_def}{TIM\_OCInitTypeDef}}*\ TIM\_OCInitStruct);}
\DoxyCodeLine{01038\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga2017455121d910d6ff63ac6f219842c5}{TIM\_OC2Init}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ \mbox{\hyperlink{struct_t_i_m___o_c_init_type_def}{TIM\_OCInitTypeDef}}*\ TIM\_OCInitStruct);}
\DoxyCodeLine{01039\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga90d4a358d4e6d4c5ed17dc1d6beb5f30}{TIM\_OC3Init}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ \mbox{\hyperlink{struct_t_i_m___o_c_init_type_def}{TIM\_OCInitTypeDef}}*\ TIM\_OCInitStruct);}
\DoxyCodeLine{01040\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga64571ebbb58cac39a9e760050175f11c}{TIM\_OC4Init}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ \mbox{\hyperlink{struct_t_i_m___o_c_init_type_def}{TIM\_OCInitTypeDef}}*\ TIM\_OCInitStruct);}
\DoxyCodeLine{01041\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga394683c78ae02837882e36014e11643e}{TIM\_OCStructInit}}(\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def}{TIM\_OCInitTypeDef}}*\ TIM\_OCInitStruct);}
\DoxyCodeLine{01042\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga83ea0af5a7c1af521236ce5e4d2c42b0}{TIM\_SelectOCxM}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_Channel,\ uint16\_t\ TIM\_OCMode);}
\DoxyCodeLine{01043\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga48631e66c32bb905946664f4722b2546}{TIM\_SetCompare1}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint32\_t\ Compare1);}
\DoxyCodeLine{01044\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga3de36754f3ba5d46b9ef2bf8e77575c7}{TIM\_SetCompare2}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint32\_t\ Compare2);}
\DoxyCodeLine{01045\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_gac372fbbbbc20329802659dd6c6b4e051}{TIM\_SetCompare3}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint32\_t\ Compare3);}
\DoxyCodeLine{01046\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga99ba6c2afa87a239c9d32a49762b4245}{TIM\_SetCompare4}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint32\_t\ Compare4);}
\DoxyCodeLine{01047\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga4f58c12e6493a0d8b9555c9097b831d6}{TIM\_ForcedOC1Config}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_ForcedAction);}
\DoxyCodeLine{01048\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga3d2902b6fbab8dd55cd531055ffcc63d}{TIM\_ForcedOC2Config}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_ForcedAction);}
\DoxyCodeLine{01049\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga920b0fb4ca44fceffd1c3e441feebd8f}{TIM\_ForcedOC3Config}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_ForcedAction);}
\DoxyCodeLine{01050\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_gaf0a0bbe74251e56d4b835d20b0a3aa63}{TIM\_ForcedOC4Config}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_ForcedAction);}
\DoxyCodeLine{01051\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga60e6c29ad8f919bef616cf8e3306dd64}{TIM\_OC1PreloadConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCPreload);}
\DoxyCodeLine{01052\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga75b4614c6dd2cd52f2c5becdb6590c10}{TIM\_OC2PreloadConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCPreload);}
\DoxyCodeLine{01053\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga8b2391685a519e60e596b7d596f86f09}{TIM\_OC3PreloadConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCPreload);}
\DoxyCodeLine{01054\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga8bf4dfb35ff0c7b494dd96579f50b1ec}{TIM\_OC4PreloadConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCPreload);}
\DoxyCodeLine{01055\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_gaec82031ca62f31f5483195c09752a83a}{TIM\_OC1FastConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCFast);}
\DoxyCodeLine{01056\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga413359c87f46c69f1ffe2dc8fb3a65e7}{TIM\_OC2FastConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCFast);}
\DoxyCodeLine{01057\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_gab2f3698e6e56bd9b0a4be7056ba789e1}{TIM\_OC3FastConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCFast);}
\DoxyCodeLine{01058\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga58279a04e8ea5333f1079d3cce8dde12}{TIM\_OC4FastConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCFast);}
\DoxyCodeLine{01059\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga34e926cd8a99cfcc7480b2d6de5118b6}{TIM\_ClearOC1Ref}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCClear);}
\DoxyCodeLine{01060\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_gac474ebc815d24c8a589969e0c68b27b0}{TIM\_ClearOC2Ref}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCClear);}
\DoxyCodeLine{01061\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga0bd9476a14bd346c319945ec4fa2bc67}{TIM\_ClearOC3Ref}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCClear);}
\DoxyCodeLine{01062\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_gaeee5fa66b26e7c6f71850272dc3028f3}{TIM\_ClearOC4Ref}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCClear);}
\DoxyCodeLine{01063\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga03878f78163485c8a3508cff2111c297}{TIM\_OC1PolarityConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCPolarity);}
\DoxyCodeLine{01064\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga3cb91578e7dd34ea7d09862482960445}{TIM\_OC1NPolarityConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCNPolarity);}
\DoxyCodeLine{01065\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga6831cacaac1ef50291af94db94450797}{TIM\_OC2PolarityConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCPolarity);}
\DoxyCodeLine{01066\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga2fa6ea3a89f446b52b4e699272b70cad}{TIM\_OC2NPolarityConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCNPolarity);}
\DoxyCodeLine{01067\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga1ef43b03fe666495e80aac9741ae7ab0}{TIM\_OC3PolarityConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCPolarity);}
\DoxyCodeLine{01068\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_gac710acc5b682e892584fc6f089f61dc2}{TIM\_OC3NPolarityConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCNPolarity);}
\DoxyCodeLine{01069\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_gad678410f7c7244f83daad93ce9d1056e}{TIM\_OC4PolarityConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCPolarity);}
\DoxyCodeLine{01070\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga3ecc4647d9ede261beb5e0535cf29ebb}{TIM\_CCxCmd}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_Channel,\ uint16\_t\ TIM\_CCx);}
\DoxyCodeLine{01071\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga304ff7c8a1615498da749bf2507e9f2b}{TIM\_CCxNCmd}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_Channel,\ uint16\_t\ TIM\_CCxN);}
\DoxyCodeLine{01072\ }
\DoxyCodeLine{01073\ \textcolor{comment}{/*\ Input\ Capture\ management\ ***************************************************/}}
\DoxyCodeLine{01074\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga9e6a153dd6552e4e1188eba227316f7f}{TIM\_ICInit}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ \mbox{\hyperlink{struct_t_i_m___i_c_init_type_def}{TIM\_ICInitTypeDef}}*\ TIM\_ICInitStruct);}
\DoxyCodeLine{01075\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga5005dac8e4e8a4c7fc2a0ef05b77cc50}{TIM\_ICStructInit}}(\mbox{\hyperlink{struct_t_i_m___i_c_init_type_def}{TIM\_ICInitTypeDef}}*\ TIM\_ICInitStruct);}
\DoxyCodeLine{01076\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_gaa71f9296556310f85628d6c748a06475}{TIM\_PWMIConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ \mbox{\hyperlink{struct_t_i_m___i_c_init_type_def}{TIM\_ICInitTypeDef}}*\ TIM\_ICInitStruct);}
\DoxyCodeLine{01077\ uint32\_t\ \mbox{\hyperlink{group___t_i_m_ga6bd39ca543305ff0cd06fce0f678d94d}{TIM\_GetCapture1}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx);}
\DoxyCodeLine{01078\ uint32\_t\ \mbox{\hyperlink{group___t_i_m_ga2524cb5db14e388fb7f20c99fb3d58a5}{TIM\_GetCapture2}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx);}
\DoxyCodeLine{01079\ uint32\_t\ \mbox{\hyperlink{group___t_i_m_ga71ee9ce2c535ec0fb3fac5f9119221f7}{TIM\_GetCapture3}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx);}
\DoxyCodeLine{01080\ uint32\_t\ \mbox{\hyperlink{group___t_i_m_ga420b022cbc71ac603b5dd4922687abb1}{TIM\_GetCapture4}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx);}
\DoxyCodeLine{01081\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_gaf0f684dea88e222de9689d8ed0ca8805}{TIM\_SetIC1Prescaler}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_ICPSC);}
\DoxyCodeLine{01082\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga3cc4869b5fe73271808512c89322a325}{TIM\_SetIC2Prescaler}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_ICPSC);}
\DoxyCodeLine{01083\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga76f906383b8132ebe00dffadb70cf7f9}{TIM\_SetIC3Prescaler}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_ICPSC);}
\DoxyCodeLine{01084\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga0f2c784271356d6b64b8c0da64dbdbc2}{TIM\_SetIC4Prescaler}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_ICPSC);}
\DoxyCodeLine{01085\ }
\DoxyCodeLine{01086\ \textcolor{comment}{/*\ Advanced-\/control\ timers\ (TIM1\ and\ TIM8)\ specific\ features\ ******************/}}
\DoxyCodeLine{01087\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga3df4ba3f0727f63ce621e2b2e6035d4f}{TIM\_BDTRConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ \mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def}{TIM\_BDTRInitTypeDef}}\ *TIM\_BDTRInitStruct);}
\DoxyCodeLine{01088\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_gaea0f49938cda8ae0738162194798afc6}{TIM\_BDTRStructInit}}(\mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def}{TIM\_BDTRInitTypeDef}}*\ TIM\_BDTRInitStruct);}
\DoxyCodeLine{01089\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga3e59ebced2ab8e0b817c460f1670e97d}{TIM\_CtrlPWMOutputs}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ FunctionalState\ NewState);}
\DoxyCodeLine{01090\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_gaff2e7f9959b1b36e830df028c14accc8}{TIM\_SelectCOM}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ FunctionalState\ NewState);}
\DoxyCodeLine{01091\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga0a935254e44312b1d78e8684a58db3c1}{TIM\_CCPreloadControl}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ FunctionalState\ NewState);}
\DoxyCodeLine{01092\ }
\DoxyCodeLine{01093\ \textcolor{comment}{/*\ Interrupts,\ DMA\ and\ flags\ management\ ***************************************/}}
\DoxyCodeLine{01094\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga70e3d6c09d55ee69002e154c85cd40e4}{TIM\_ITConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_IT,\ FunctionalState\ NewState);}
\DoxyCodeLine{01095\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga38bd4ffda920dd4f7655a0a2c6100a6e}{TIM\_GenerateEvent}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_EventSource);}
\DoxyCodeLine{01096\ FlagStatus\ \mbox{\hyperlink{group___t_i_m_ga0adcbbd5e838ec8642e7a9b80075f41f}{TIM\_GetFlagStatus}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_FLAG);}
\DoxyCodeLine{01097\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga46568c7b254941dc53e785342d60baf3}{TIM\_ClearFlag}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_FLAG);}
\DoxyCodeLine{01098\ ITStatus\ \mbox{\hyperlink{group___t_i_m_ga0827a0b411707304f76d33050727c24d}{TIM\_GetITStatus}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_IT);}
\DoxyCodeLine{01099\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga9eb1e95af71ed380f51a2c6d585cc5d6}{TIM\_ClearITPendingBit}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_IT);}
\DoxyCodeLine{01100\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_gad7156f84c436c8ac92cd789611826d09}{TIM\_DMAConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_DMABase,\ uint16\_t\ TIM\_DMABurstLength);}
\DoxyCodeLine{01101\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga24700389cfa3ea9b42234933b23f1399}{TIM\_DMACmd}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_DMASource,\ FunctionalState\ NewState);}
\DoxyCodeLine{01102\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga5273cb65acb885fe7982827b1c6b7d75}{TIM\_SelectCCDMA}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ FunctionalState\ NewState);}
\DoxyCodeLine{01103\ }
\DoxyCodeLine{01104\ \textcolor{comment}{/*\ Clocks\ management\ **********************************************************/}}
\DoxyCodeLine{01105\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga2394f0221709c0659874f9a4184cf86e}{TIM\_InternalClockConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx);}
\DoxyCodeLine{01106\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_gabef227d21d9e121e6a4ec5ab6223f5a9}{TIM\_ITRxExternalClockConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_InputTriggerSource);}
\DoxyCodeLine{01107\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_gaf460e7d9c9969044e364130e209937fc}{TIM\_TIxExternalClockConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_TIxExternalCLKSource,}
\DoxyCodeLine{01108\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint16\_t\ TIM\_ICPolarity,\ uint16\_t\ ICFilter);}
\DoxyCodeLine{01109\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga47c05638b93aabcd641dbc8859e1b2df}{TIM\_ETRClockMode1Config}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_ExtTRGPrescaler,\ uint16\_t\ TIM\_ExtTRGPolarity,}
\DoxyCodeLine{01110\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint16\_t\ ExtTRGFilter);}
\DoxyCodeLine{01111\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga0a9cbcbab32326cbbdaf4c111f59ec20}{TIM\_ETRClockMode2Config}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_ExtTRGPrescaler,\ }
\DoxyCodeLine{01112\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint16\_t\ TIM\_ExtTRGPolarity,\ uint16\_t\ ExtTRGFilter);}
\DoxyCodeLine{01113\ }
\DoxyCodeLine{01114\ \textcolor{comment}{/*\ Synchronization\ management\ *************************************************/}}
\DoxyCodeLine{01115\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga4252583c6ae8a73d6fc66f7e951dbc35}{TIM\_SelectInputTrigger}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_InputTriggerSource);}
\DoxyCodeLine{01116\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga28745aaa549e2067e42c19569209e6c6}{TIM\_SelectOutputTrigger}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_TRGOSource);}
\DoxyCodeLine{01117\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga2f19ce1d90990691cf037e419ba08003}{TIM\_SelectSlaveMode}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_SlaveMode);}
\DoxyCodeLine{01118\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga4dcc3d11b670c381d0ff9cb7e9fd01e2}{TIM\_SelectMasterSlaveMode}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_MasterSlaveMode);}
\DoxyCodeLine{01119\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga8bdde400b7a30f3e747fe8e4962c0abe}{TIM\_ETRConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_ExtTRGPrescaler,\ uint16\_t\ TIM\_ExtTRGPolarity,}
\DoxyCodeLine{01120\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint16\_t\ ExtTRGFilter);}
\DoxyCodeLine{01121\ }
\DoxyCodeLine{01122\ \textcolor{comment}{/*\ Specific\ interface\ management\ **********************************************/}\ \ \ }
\DoxyCodeLine{01123\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga0fc7e76c47a3bd1ba1ebc71427832b51}{TIM\_EncoderInterfaceConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_EncoderMode,}
\DoxyCodeLine{01124\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint16\_t\ TIM\_IC1Polarity,\ uint16\_t\ TIM\_IC2Polarity);}
\DoxyCodeLine{01125\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga42c2d1025a3937c9d9f38631af86ffa4}{TIM\_SelectHallSensor}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ FunctionalState\ NewState);}
\DoxyCodeLine{01126\ }
\DoxyCodeLine{01127\ \textcolor{comment}{/*\ Specific\ remapping\ management\ **********************************************/}}
\DoxyCodeLine{01128\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga08ffb6f2bfa96b6fbcbb8d8001cb8ba9}{TIM\_RemapConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_Remap);}
\DoxyCodeLine{01129\ }
\DoxyCodeLine{01130\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{01131\ \}}
\DoxyCodeLine{01132\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01133\ }
\DoxyCodeLine{01134\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\_\_STM32F4xx\_TIM\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01135\ }
\DoxyCodeLine{01144\ \textcolor{comment}{/*******************\ (C)\ COPYRIGHT\ 2011\ STMicroelectronics\ *****END\ OF\ FILE****/}}

\end{DoxyCode}
