==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.1
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-10] Analyzing design file 'Mat_mult/xilly_debug.c' ... 
@I [HLS-10] Analyzing design file 'Mat_mult/matrixmath.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 'xilly_puts' into 'MAT_Stream' (Mat_mult/matrixmath.c:24) automatically.
@I [XFORM-602] Inlining function 'xilly_puts' into 'MAT_Stream' (Mat_mult/matrixmath.c:24) automatically.
@I [HLS-111] Elapsed time: 97.545 seconds; current memory usage: 69.3 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'MAT_Stream' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'MAT_Stream' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.179 seconds; current memory usage: 70.3 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'MAT_Stream' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.14 seconds; current memory usage: 70.3 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'MAT_Stream' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'MAT_Stream/in_arr' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'MAT_Stream/out_arr' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'MAT_Stream/op_type' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on function 'MAT_Stream' to 'ap_ctrl_none'.
@W [RTGEN-101] Global array 'p_str3' will not be exposed as RTL port.
@W [RTGEN-101] Register 'debug_ready' is power-on initialization.
@W [RTGEN-101] Global scalar 'debug_ready' will not be exposed as RTL port.
@W [RTGEN-101] Global scalar 'debug_out' will not be exposed as RTL port.
@W [RTGEN-101] Port 'MAT_Stream/op_type' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@I [RTGEN-100] Finished creating RTL model for 'MAT_Stream'.
@I [HLS-111] Elapsed time: 0.06 seconds; current memory usage: 70.3 MB.
@I [RTMG-279] Implementing memory 'MAT_Stream_p_str3_rom' using distributed ROMs.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'MAT_Stream'.
@I [WVHDL-304] Generating RTL VHDL for 'MAT_Stream'.
@I [WVLOG-307] Generating RTL Verilog for 'MAT_Stream'.
@I [HLS-112] Total elapsed time: 98.407 seconds; peak memory usage: 70.3 MB.
@I [LIC-101] Checked in feature [HLS]
