Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: FinalDisplay.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "FinalDisplay.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "FinalDisplay"
Output Format                      : NGC
Target Device                      : CoolRunner2 CPLDs

---- Source Options
Top Module Name                    : FinalDisplay
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Work/Documents/GitHub/FinalDisplay/FinalDisplay.vhd" in Library work.
Entity <finaldisplay> compiled.
Entity <finaldisplay> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <FinalDisplay> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <FinalDisplay> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/Work/Documents/GitHub/FinalDisplay/FinalDisplay.vhd" line 180: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <dot>
WARNING:Xst:819 - "C:/Users/Work/Documents/GitHub/FinalDisplay/FinalDisplay.vhd" line 198: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <month>, <SEC1>, <SEC2>, <MIN1>, <MIN2>, <HOUR1>, <HOUR2>, <day1>, <day2>
WARNING:Xst:819 - "C:/Users/Work/Documents/GitHub/FinalDisplay/FinalDisplay.vhd" line 261: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <clk2>
WARNING:Xst:819 - "C:/Users/Work/Documents/GitHub/FinalDisplay/FinalDisplay.vhd" line 259: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <sw_set>, <set_min>, <MIN1>, <MIN2>, <RESET>
Entity <FinalDisplay> analyzed. Unit <FinalDisplay> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <FinalDisplay>.
    Related source file is "C:/Users/Work/Documents/GitHub/FinalDisplay/FinalDisplay.vhd".
    Found 16x7-bit ROM for signal <DISPLAY>.
    Found 16x10-bit ROM for signal <CATHODES>.
    Found 16-bit up counter for signal <CLK_COUNTER>.
    Found 4-bit up counter for signal <COUNTER>.
    Found 16-bit comparator greatequal for signal <COUNTER$cmp_ge0000> created at line 137.
    Found 4-bit register for signal <day1>.
    Found 4-bit adder for signal <day1$addsub0000> created at line 361.
    Found 4-bit comparator equal for signal <day1$cmp_eq0000> created at line 342.
    Found 4-bit comparator equal for signal <day1$cmp_eq0001> created at line 342.
    Found 4-bit register for signal <day2>.
    Found 4-bit adder for signal <day2$addsub0000> created at line 454.
    Found 1-bit register for signal <dot>.
    Found 4-bit register for signal <HOUR1>.
    Found 4-bit adder for signal <HOUR1$share0000>.
    Found 4-bit register for signal <HOUR2>.
    Found 4-bit adder for signal <HOUR2$addsub0000> created at line 283.
    Found 4-bit register for signal <maxday1>.
    Found 4-bit register for signal <maxday2>.
    Found 4-bit register for signal <MIN1>.
    Found 4-bit adder for signal <MIN1$addsub0000> created at line 473.
    Found 4-bit register for signal <MIN2>.
    Found 4-bit adder for signal <MIN2$addsub0000> created at line 469.
    Found 8-bit register for signal <month>.
    Found 8-bit adder for signal <month$addsub0000>.
    Found 8-bit comparator less for signal <month$cmp_lt0000> created at line 345.
    Found 4-bit comparator not equal for signal <month$cmp_ne0000> created at line 342.
    Found 4-bit comparator not equal for signal <month$cmp_ne0001> created at line 342.
    Found 4-bit up counter for signal <SEC1>.
    Found 4-bit up counter for signal <SEC2>.
    Summary:
	inferred   2 ROM(s).
	inferred   4 Counter(s).
	inferred   9 D-type flip-flop(s).
	inferred   7 Adder/Subtractor(s).
	inferred   6 Comparator(s).
Unit <FinalDisplay> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x10-bit ROM                                         : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 7
 4-bit adder                                           : 6
 8-bit adder                                           : 1
# Counters                                             : 4
 16-bit up counter                                     : 1
 4-bit up counter                                      : 3
# Registers                                            : 16
 1-bit register                                        : 9
 4-bit register                                        : 6
 8-bit register                                        : 1
# Comparators                                          : 6
 16-bit comparator greatequal                          : 1
 4-bit comparator equal                                : 2
 4-bit comparator not equal                            : 2
 8-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x10-bit ROM                                         : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 7
 4-bit adder                                           : 6
 8-bit adder                                           : 1
# Counters                                             : 4
 16-bit up counter                                     : 1
 4-bit up counter                                      : 3
# Registers                                            : 9
 Flip-Flops                                            : 9
# Comparators                                          : 2
 4-bit comparator equal                                : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <maxday1_2> (without init value) has a constant value of 0 in block <FinalDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <maxday1_1> (without init value) has a constant value of 0 in block <FinalDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <maxday2_3> (without init value) has a constant value of 0 in block <FinalDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <maxday2_2> (without init value) has a constant value of 0 in block <FinalDisplay>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <FinalDisplay> ...
  implementation constraint: INIT=r	 : day1_3
  implementation constraint: INIT=r	 : CLK_COUNTER_13
  implementation constraint: INIT=r	 : COUNTER_2
  implementation constraint: INIT=r	 : dot
  implementation constraint: INIT=r	 : MIN1_3
  implementation constraint: INIT=r	 : MIN1_2
  implementation constraint: INIT=r	 : MIN1_1
  implementation constraint: INIT=r	 : MIN1_0
  implementation constraint: INIT=r	 : MIN2_3
  implementation constraint: INIT=r	 : MIN2_2
  implementation constraint: INIT=r	 : MIN2_1
  implementation constraint: INIT=r	 : MIN2_0
  implementation constraint: INIT=r	 : HOUR2_3
  implementation constraint: INIT=r	 : HOUR1_0
  implementation constraint: INIT=r	 : HOUR1_1
  implementation constraint: INIT=r	 : HOUR1_2
  implementation constraint: INIT=r	 : HOUR1_3
  implementation constraint: INIT=r	 : COUNTER_1
  implementation constraint: INIT=r	 : COUNTER_0
  implementation constraint: INIT=r	 : CLK_COUNTER_14
  implementation constraint: INIT=r	 : COUNTER_3
  implementation constraint: INIT=r	 : CLK_COUNTER_12
  implementation constraint: INIT=r	 : day2_0
  implementation constraint: INIT=r	 : day2_1
  implementation constraint: INIT=r	 : day2_2
  implementation constraint: INIT=r	 : day2_3
  implementation constraint: INIT=r	 : day1_0
  implementation constraint: INIT=r	 : day1_1
  implementation constraint: INIT=r	 : day1_2
  implementation constraint: INIT=r	 : SEC2_3
  implementation constraint: INIT=r	 : SEC2_2
  implementation constraint: INIT=r	 : SEC2_1
  implementation constraint: INIT=r	 : SEC2_0
  implementation constraint: INIT=r	 : HOUR2_2
  implementation constraint: INIT=r	 : SEC1_3
  implementation constraint: INIT=r	 : SEC1_2
  implementation constraint: INIT=r	 : SEC1_1
  implementation constraint: INIT=r	 : SEC1_0
  implementation constraint: INIT=r	 : HOUR2_1
  implementation constraint: INIT=r	 : CLK_COUNTER_15
  implementation constraint: INIT=r	 : HOUR2_0
  implementation constraint: INIT=r	 : CLK_COUNTER_0
  implementation constraint: INIT=r	 : CLK_COUNTER_1
  implementation constraint: INIT=r	 : CLK_COUNTER_2
  implementation constraint: INIT=r	 : CLK_COUNTER_3
  implementation constraint: INIT=r	 : CLK_COUNTER_4
  implementation constraint: INIT=r	 : CLK_COUNTER_5
  implementation constraint: INIT=r	 : CLK_COUNTER_6
  implementation constraint: INIT=r	 : CLK_COUNTER_7
  implementation constraint: INIT=r	 : CLK_COUNTER_8
  implementation constraint: INIT=r	 : CLK_COUNTER_9
  implementation constraint: INIT=r	 : CLK_COUNTER_10
  implementation constraint: INIT=r	 : CLK_COUNTER_11

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : FinalDisplay.ngr
Top Level Output File Name         : FinalDisplay
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes
Target Technology                  : CoolRunner2 CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 25

Cell Usage :
# BELS                             : 966
#      AND2                        : 310
#      AND3                        : 55
#      AND4                        : 20
#      AND5                        : 2
#      AND8                        : 2
#      GND                         : 1
#      INV                         : 377
#      OR2                         : 134
#      OR3                         : 8
#      OR4                         : 2
#      XOR2                        : 55
# FlipFlops/Latches                : 65
#      FD                          : 16
#      FDC                         : 4
#      FDCE                        : 37
#      FDCPE                       : 8
# IO Buffers                       : 25
#      IBUF                        : 6
#      OBUF                        : 19
=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.98 secs
 
--> 

Total memory usage is 4513208 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    1 (   0 filtered)

