-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config14_mult_s_w14_R3i2 is 
    generic(
             DataWidth     : integer := 646; 
             AddressWidth     : integer := 2; 
             AddressRange    : integer := 3
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config14_mult_s_w14_R3i2 is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "1011111111111111000000111111111010000101000000000000111111000001000000111011000011111111000001000010000111111111000010000011000011000110000011111101000010000101111100000000000010000010000101111110000010000001000000000010111110000011000001000101111110000001000001111111000010000010000101111101000001111111111110000011000010000101111100000001111110000011000101111101111110000010111100000001111001111110111110111101000000111100000001111111000000000000000001000101000010111101000001000000000100111111000110000110000000111100000100000100111111111111111010000011111111000000000011111110111010111010000001111010000000111100111110000011000100111001111111", 1 => "1111111101000010111110111110111110000000111011000010111100111110111010000101000011000001111100111101000010000001000001111111000010000001000000111110111111000100000001000000000000111111111110111111000011111100111011000000111101111001000001111111000011000011111111000011000001000101000000000100111110000000111101000101111010000000111111000011000011000001111110000000111110000000000001000000111110111111000010111111000100000000000011111011000001111110000000111011111110000110000000111100000010000000000001111111111101111010111100000001111101000010000110000010111100111110111011000011111111111111000010111110000101111011111101000100000011000010000110", 2 => "1100000000000010000000111110000010000010000100000011000000000100111100000011000001111010111111000001111111000010000011000000000010000010000000000000000101000001111110111010000001000101111110000001000000111111111110111101000001000011000100000011000011000000000100111100000000000010000000111111000011000001000100000001000101000111111101111110000110000001111110111110111010111010000111111110111011000010000000000010000000111101111111111111111101000000000011000011111110000100111110000001111111000110000010111011111110111111000010111111000001111111111111111101000000111111000100111101000011000101111101000010111101111111111101000001111110000000111110");



attribute syn_rom_style : string;

attribute syn_rom_style of mem0 : signal is "block_rom"; 
attribute ROM_STYLE : string;

attribute ROM_STYLE of mem0 : signal is "block";

begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;

end if;
end process;

end rtl;

