<p align="center">
  <img height="250" src="misc/circuit.png" />
</p>

## Learning outcomes
* Introduce combinatorial procedural blocks ``always_comb``. (video 1)
* Explain how to define a literal value in system verilog. (video 2)
* Explain how to use if statements and case statements in a procedural block. (video 3)

## Video 1
<p align="center">
	<a href="http://www.youtube.com/watch?feature=player_embedded&v=xdUcyrSBPWk
	" target="_blank"><img src="misc/video1_thumb.png" 
	alt="Lesson Video" width="510" height="360" border="10" /></a>
</p>

## Video 1: exercise

* Using an ``always_comb`` block make the output ``q`` be the bitwise OR of inputs ``a``, ``b``, ``c``, and ``d``.   

## Video 2
<p align="center">
	<a href="http://www.youtube.com/watch?feature=player_embedded&v=3n8KvPvERuo
	" target="_blank"><img src="misc/video2_thumb.png" 
	alt="Lesson Video" width="510" height="360" border="10" /></a>
</p>

## Video 2: exercise

* Assign the output ``q`` to be ``42`` using a binary literal.

## Video 3
<p align="center">
	<a href="http://www.youtube.com/watch?feature=player_embedded&v=KYga2d_1dnA
	" target="_blank"><img src="misc/video3_thumb.png" 
	alt="Lesson Video" width="510" height="360" border="10" /></a>
</p>

## Video 3: exercise
<p align="center">
  <img height="350" src="misc/exercise.png" />
</p>

* Using a bitwise NOT operation -- create a MUX where all the odd signals are selected an inverted version of the corresponding input is sent to the output, apart from input ``7`` which is always ``42``. See the diagram above.

