5 b 21 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd exclude9.6.vcd -o exclude9.6.cdd -v exclude9.6.v -ep -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" exclude9.6.v 10 42 1
2 1 16 8000c 1 3d 1e1002 0 0 1 34 2 $u0
2 2 27 8000c 1 3d 121002 0 0 1 34 2 $u1
1 a 13 a30004 1 0 0 0 1 33 102
1 b 23 a30004 1 0 0 0 1 33 1002
4 1 0 0
4 2 0 0
3 1 main.$u0 "main.$u0" exclude9.6.v 0 20 1
2 3 17 50008 1 0 e0004 0 0 1 36 0
2 4 17 10001 0 1 c0400 0 0 a
2 5 17 10008 1 37 d1006 3 4
2 6 18 20002 1 0 e0008 0 0 32 96 11 0 0 0 0 0 0 0
2 7 18 10002 2 2c 2e000a 6 0 32 34 aa aa aa aa aa aa aa aa
2 8 19 50008 1 0 e0008 0 0 1 36 1
2 9 19 10001 0 1 c0400 0 0 a
2 10 19 10008 1 37 c000a 8 9
4 10 0 0
4 7 10 0
4 5 7 7
3 1 main.$u1 "main.$u1" exclude9.6.v 0 31 1
2 11 28 50008 1 0 20008 0 0 1 36 1
2 12 28 10001 0 1 400 0 0 b
2 13 28 10008 1 37 1100a 11 12
2 14 29 20003 1 0 20008 0 0 32 96 10 1 0 0 0 0 0 0
2 15 29 10003 2 2c 22000a 14 0 32 34 aa aa aa aa aa aa aa aa
2 16 30 60006 1 1 8 0 0 a
2 17 30 50005 1 1b 20004 16 0 1 34 102
2 18 30 10001 0 1 400 0 0 b
2 19 30 10006 1 37 6 17 18
4 19 0 0
4 15 19 0
4 13 15 15
3 1 main.$u2 "main.$u2" exclude9.6.v 0 40 1
