#數位系統設計
##2014, 3/11

- Design Block

```verilog
module DFF(q, d, clk, reset);
output q;
input d, clk, reset;
reg q;
wire d, clk, reset;
always @(posedge reset or negedge clk)
if (reset)
	q = 1'b0;
else
	q = d;
endmodule
```
- - -
- FF needs to reset?
	* because of d changing forever, not actually need to do.
- - -
- 良率（yield）
- Defect level
	* 150-200 ppm
- - -