//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29190527
// Cuda compilation tools, release 11.1, V11.1.105
// Based on LLVM 3.4svn
//

.version 7.1
.target sm_80
.address_size 64

	// .globl	Fused_ReduceSum_split_14369278934452890732_kernel0
// _ZZ50Fused_ReduceSum_split_14369278934452890732_kernel0E18input_0_red_shared has been demoted
// _ZZ50Fused_ReduceSum_split_14369278934452890732_kernel0E8red_buf0 has been demoted

.visible .entry Fused_ReduceSum_split_14369278934452890732_kernel0(
	.param .u64 Fused_ReduceSum_split_14369278934452890732_kernel0_param_0,
	.param .u64 Fused_ReduceSum_split_14369278934452890732_kernel0_param_1,
	.param .u64 Fused_ReduceSum_split_14369278934452890732_kernel0_param_2
)
{
	.reg .pred 	%p<19>;
	.reg .f32 	%f<98>;
	.reg .b32 	%r<58>;
	.reg .b64 	%rd<10>;
	// demoted variable
	.shared .align 4 .b8 _ZZ50Fused_ReduceSum_split_14369278934452890732_kernel0E18input_0_red_shared[32];
	// demoted variable
	.shared .align 4 .b8 _ZZ50Fused_ReduceSum_split_14369278934452890732_kernel0E8red_buf0[2048];

	ld.param.u64 	%rd1, [Fused_ReduceSum_split_14369278934452890732_kernel0_param_0];
	mov.u32 	%r1, %tid.x;
	setp.eq.s32	%p3, %r1, 0;
	mov.u32 	%r2, %ctaid.y;
	shl.b32 	%r3, %r2, 3;
	mov.u32 	%r4, %tid.y;
	add.s32 	%r5, %r3, %r4;
	setp.lt.s32	%p4, %r5, 10149;
	and.pred  	%p5, %p3, %p4;
	shl.b32 	%r11, %r4, 2;
	mov.u32 	%r12, _ZZ50Fused_ReduceSum_split_14369278934452890732_kernel0E18input_0_red_shared;
	add.s32 	%r6, %r12, %r11;
	@!%p5 bra 	BB0_2;
	bra.uni 	BB0_1;

BB0_1:
	mov.u32 	%r13, 0;
	st.shared.u32 	[%r6], %r13;

BB0_2:
	bar.sync 	0;
	mov.f32 	%f97, 0f00000000;
	@!%p4 bra 	BB0_4;
	bra.uni 	BB0_3;

BB0_3:
	shl.b32 	%r14, %r2, 13;
	add.s32 	%r15, %r14, %r1;
	shl.b32 	%r16, %r4, 10;
	add.s32 	%r17, %r15, %r16;
	cvta.to.global.u64 	%rd3, %rd1;
	mul.wide.s32 	%rd4, %r17, 4;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.nc.f32 	%f5, [%rd5];
	add.f32 	%f6, %f5, 0f00000000;
	sub.f32 	%f7, %f6, %f5;
	ld.global.nc.f32 	%f8, [%rd5+256];
	sub.f32 	%f9, %f8, %f7;
	add.f32 	%f10, %f6, %f9;
	sub.f32 	%f11, %f10, %f6;
	sub.f32 	%f12, %f11, %f9;
	ld.global.nc.f32 	%f13, [%rd5+512];
	sub.f32 	%f14, %f13, %f12;
	add.f32 	%f15, %f10, %f14;
	sub.f32 	%f16, %f15, %f10;
	sub.f32 	%f17, %f16, %f14;
	ld.global.nc.f32 	%f18, [%rd5+768];
	sub.f32 	%f19, %f18, %f17;
	add.f32 	%f20, %f15, %f19;
	sub.f32 	%f21, %f20, %f15;
	sub.f32 	%f22, %f21, %f19;
	ld.global.nc.f32 	%f23, [%rd5+1024];
	sub.f32 	%f24, %f23, %f22;
	add.f32 	%f25, %f20, %f24;
	sub.f32 	%f26, %f25, %f20;
	sub.f32 	%f27, %f26, %f24;
	ld.global.nc.f32 	%f28, [%rd5+1280];
	sub.f32 	%f29, %f28, %f27;
	add.f32 	%f30, %f25, %f29;
	sub.f32 	%f31, %f30, %f25;
	sub.f32 	%f32, %f31, %f29;
	ld.global.nc.f32 	%f33, [%rd5+1536];
	sub.f32 	%f34, %f33, %f32;
	add.f32 	%f35, %f30, %f34;
	sub.f32 	%f36, %f35, %f30;
	sub.f32 	%f37, %f36, %f34;
	ld.global.nc.f32 	%f38, [%rd5+1792];
	sub.f32 	%f39, %f38, %f37;
	add.f32 	%f40, %f35, %f39;
	sub.f32 	%f41, %f40, %f35;
	sub.f32 	%f42, %f41, %f39;
	ld.global.nc.f32 	%f43, [%rd5+2048];
	sub.f32 	%f44, %f43, %f42;
	add.f32 	%f45, %f40, %f44;
	sub.f32 	%f46, %f45, %f40;
	sub.f32 	%f47, %f46, %f44;
	ld.global.nc.f32 	%f48, [%rd5+2304];
	sub.f32 	%f49, %f48, %f47;
	add.f32 	%f50, %f45, %f49;
	sub.f32 	%f51, %f50, %f45;
	sub.f32 	%f52, %f51, %f49;
	ld.global.nc.f32 	%f53, [%rd5+2560];
	sub.f32 	%f54, %f53, %f52;
	add.f32 	%f55, %f50, %f54;
	sub.f32 	%f56, %f55, %f50;
	sub.f32 	%f57, %f56, %f54;
	ld.global.nc.f32 	%f58, [%rd5+2816];
	sub.f32 	%f59, %f58, %f57;
	add.f32 	%f60, %f55, %f59;
	sub.f32 	%f61, %f60, %f55;
	sub.f32 	%f62, %f61, %f59;
	ld.global.nc.f32 	%f63, [%rd5+3072];
	sub.f32 	%f64, %f63, %f62;
	add.f32 	%f65, %f60, %f64;
	sub.f32 	%f66, %f65, %f60;
	sub.f32 	%f67, %f66, %f64;
	ld.global.nc.f32 	%f68, [%rd5+3328];
	sub.f32 	%f69, %f68, %f67;
	add.f32 	%f70, %f65, %f69;
	sub.f32 	%f71, %f70, %f65;
	sub.f32 	%f72, %f71, %f69;
	ld.global.nc.f32 	%f73, [%rd5+3584];
	sub.f32 	%f74, %f73, %f72;
	add.f32 	%f75, %f70, %f74;
	sub.f32 	%f76, %f75, %f70;
	sub.f32 	%f77, %f76, %f74;
	ld.global.nc.f32 	%f78, [%rd5+3840];
	sub.f32 	%f79, %f78, %f77;
	add.f32 	%f97, %f75, %f79;

BB0_4:
	mov.u32 	%r55, %tid.x;
	mov.u32 	%r46, %tid.y;
	mov.u32 	%r18, %ntid.x;
	mad.lo.s32 	%r19, %r18, %r46, %r55;
	and.b32  	%r7, %r19, 63;
	and.b32  	%r8, %r19, -64;
	add.s32 	%r20, %r8, %r7;
	shl.b32 	%r21, %r20, 2;
	mov.u32 	%r22, _ZZ50Fused_ReduceSum_split_14369278934452890732_kernel0E8red_buf0;
	add.s32 	%r9, %r22, %r21;
	st.shared.f32 	[%r9], %f97;
	bar.sync 	0;
	setp.gt.u32	%p6, %r7, 31;
	@%p6 bra 	BB0_6;

	ld.shared.f32 	%f80, [%r9];
	ld.shared.f32 	%f81, [%r9+128];
	add.f32 	%f82, %f80, %f81;
	st.shared.f32 	[%r9], %f82;

BB0_6:
	setp.lt.u32	%p2, %r7, 32;
	bar.sync 	0;
	@!%p2 bra 	BB0_9;
	bra.uni 	BB0_7;

BB0_7:
	ld.shared.f32 	%f83, [%r9];
	mov.b32 	 %r23, %f83;
	mov.u32 	%r24, 2;
	mov.u32 	%r25, 31;
	mov.u32 	%r26, 16;
	mov.u32 	%r27, -1;
	shfl.sync.down.b32 	%r28|%p7, %r23, %r26, %r25, %r27;
	mov.b32 	 %f84, %r28;
	add.f32 	%f85, %f83, %f84;
	mov.b32 	 %r29, %f85;
	mov.u32 	%r30, 8;
	shfl.sync.down.b32 	%r31|%p8, %r29, %r30, %r25, %r27;
	mov.b32 	 %f86, %r31;
	add.f32 	%f87, %f85, %f86;
	mov.b32 	 %r32, %f87;
	mov.u32 	%r33, 4;
	shfl.sync.down.b32 	%r34|%p9, %r32, %r33, %r25, %r27;
	mov.b32 	 %f88, %r34;
	add.f32 	%f89, %f87, %f88;
	mov.b32 	 %r35, %f89;
	shfl.sync.down.b32 	%r36|%p10, %r35, %r24, %r25, %r27;
	mov.b32 	 %f90, %r36;
	add.f32 	%f91, %f89, %f90;
	mov.b32 	 %r37, %f91;
	mov.u32 	%r38, 1;
	shfl.sync.down.b32 	%r39|%p11, %r37, %r38, %r25, %r27;
	mov.b32 	 %f92, %r39;
	add.f32 	%f3, %f91, %f92;
	setp.ne.s32	%p12, %r7, 0;
	@%p12 bra 	BB0_9;

	st.shared.f32 	[%r9], %f3;

BB0_9:
	bar.sync 	0;
	setp.ne.s32	%p13, %r7, 0;
	@%p13 bra 	BB0_11;

	mov.u32 	%r54, %tid.y;
	shl.b32 	%r53, %r54, 2;
	mov.u32 	%r52, _ZZ50Fused_ReduceSum_split_14369278934452890732_kernel0E18input_0_red_shared;
	add.s32 	%r51, %r52, %r53;
	shl.b32 	%r40, %r8, 2;
	add.s32 	%r42, %r22, %r40;
	ld.shared.f32 	%f93, [%r42];
	ld.shared.f32 	%f94, [%r51];
	add.f32 	%f95, %f94, %f93;
	st.shared.f32 	[%r51], %f95;

BB0_11:
	bar.sync 	0;
	mov.u32 	%r56, %tid.x;
	mov.u32 	%r49, %ctaid.y;
	shl.b32 	%r48, %r49, 3;
	mov.u32 	%r47, %tid.y;
	add.s32 	%r10, %r48, %r56;
	setp.lt.s32	%p14, %r10, 10149;
	setp.lt.s32	%p15, %r56, 8;
	and.pred  	%p16, %p15, %p14;
	setp.eq.s32	%p17, %r47, 0;
	and.pred  	%p18, %p16, %p17;
	@!%p18 bra 	BB0_13;
	bra.uni 	BB0_12;

BB0_12:
	mov.u32 	%r57, %tid.x;
	ld.param.u64 	%rd9, [Fused_ReduceSum_split_14369278934452890732_kernel0_param_1];
	mov.u32 	%r50, _ZZ50Fused_ReduceSum_split_14369278934452890732_kernel0E18input_0_red_shared;
	shl.b32 	%r43, %r57, 2;
	add.s32 	%r45, %r50, %r43;
	ld.shared.f32 	%f96, [%r45];
	cvta.to.global.u64 	%rd6, %rd9;
	mul.wide.s32 	%rd7, %r10, 4;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.f32 	[%rd8], %f96;

BB0_13:
	bar.sync 	0;
	ret;
}


