<profile>

<ReportVersion>
<Version>2019.2</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynquplus</ProductFamily>
<Part>xczu3eg-sbva484-1-e</Part>
<TopModelName>Thinker</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>9.046</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>23063589</Best-caseLatency>
<Average-caseLatency>undef</Average-caseLatency>
<Worst-caseLatency>31699433</Worst-caseLatency>
<Best-caseRealTimeLatency>0.231 sec</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.317 sec</Worst-caseRealTimeLatency>
<Interval-min>23063590</Interval-min>
<Interval-max>31699434</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<TripCount>8</TripCount>
<Latency>
<range>
<min>1781840</min>
<max>4274128</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>222730</min>
<max>534266</max>
</range>
</IterationLatency>
<Loop1.1>
<TripCount>8</TripCount>
<Latency>
<range>
<min>222728</min>
<max>534264</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>27841</min>
<max>66783</max>
</range>
</IterationLatency>
</Loop1.1>
</Loop1>
<Loop2>
<TripCount>4</TripCount>
<Latency>
<range>
<min>742264</min>
<max>1374600</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>185566</min>
<max>343650</max>
</range>
</IterationLatency>
<Loop2.1>
<TripCount>4</TripCount>
<Latency>
<range>
<min>185564</min>
<max>343648</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>46391</min>
<max>85912</max>
</range>
</IterationLatency>
</Loop2.1>
</Loop2>
<Loop3>
<TripCount>4</TripCount>
<Latency>
<range>
<min>1191016</min>
<max>1823368</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>297754</min>
<max>455842</max>
</range>
</IterationLatency>
<Loop3.1>
<TripCount>4</TripCount>
<Latency>
<range>
<min>297752</min>
<max>455840</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>74438</min>
<max>113960</max>
</range>
</IterationLatency>
</Loop3.1>
</Loop3>
<Loop4>
<TripCount>2</TripCount>
<Latency>
<range>
<min>898080</min>
<max>1056168</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>449040</min>
<max>528084</max>
</range>
</IterationLatency>
<Loop4.1>
<TripCount>2</TripCount>
<Latency>
<range>
<min>449038</min>
<max>528082</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>224519</min>
<max>264041</max>
</range>
</IterationLatency>
</Loop4.1>
</Loop4>
<Loop5>
<TripCount>6</TripCount>
<Latency>222</Latency>
<IterationLatency>37</IterationLatency>
</Loop5>
<Loop6>
<TripCount>6</TripCount>
<Latency>12</Latency>
<IterationLatency>2</IterationLatency>
</Loop6>
<Loop7>
<TripCount>6</TripCount>
<Latency>168</Latency>
<IterationLatency>28</IterationLatency>
</Loop7>
<Loop8>
<TripCount>2</TripCount>
<Latency>
<range>
<min>552480</min>
<max>710568</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>276240</min>
<max>355284</max>
</range>
</IterationLatency>
<Loop8.1>
<TripCount>2</TripCount>
<Latency>
<range>
<min>276238</min>
<max>355282</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>138119</min>
<max>177641</max>
</range>
</IterationLatency>
</Loop8.1>
</Loop8>
<Loop9>
<TripCount>6</TripCount>
<Latency>222</Latency>
<IterationLatency>37</IterationLatency>
</Loop9>
<Loop10>
<TripCount>6</TripCount>
<Latency>12</Latency>
<IterationLatency>2</IterationLatency>
</Loop10>
<Loop11>
<TripCount>6</TripCount>
<Latency>168</Latency>
<IterationLatency>28</IterationLatency>
</Loop11>
<Loop12>
<TripCount>2</TripCount>
<Latency>
<range>
<min>996576</min>
<max>1154664</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>498288</min>
<max>577332</max>
</range>
</IterationLatency>
<Loop12.1>
<TripCount>2</TripCount>
<Latency>
<range>
<min>498286</min>
<max>577330</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>249143</min>
<max>288665</max>
</range>
</IterationLatency>
</Loop12.1>
</Loop12>
<Loop13>
<TripCount>6</TripCount>
<Latency>222</Latency>
<IterationLatency>37</IterationLatency>
</Loop13>
<Loop14>
<TripCount>6</TripCount>
<Latency>12</Latency>
<IterationLatency>2</IterationLatency>
</Loop14>
<Loop15>
<TripCount>6</TripCount>
<Latency>168</Latency>
<IterationLatency>28</IterationLatency>
</Loop15>
<Loop16>
<TripCount>2</TripCount>
<Latency>
<range>
<min>996576</min>
<max>1154664</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>498288</min>
<max>577332</max>
</range>
</IterationLatency>
<Loop16.1>
<TripCount>2</TripCount>
<Latency>
<range>
<min>498286</min>
<max>577330</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>249143</min>
<max>288665</max>
</range>
</IterationLatency>
</Loop16.1>
</Loop16>
<Loop17>
<TripCount>6</TripCount>
<Latency>222</Latency>
<IterationLatency>37</IterationLatency>
</Loop17>
<Loop18>
<TripCount>6</TripCount>
<Latency>12</Latency>
<IterationLatency>2</IterationLatency>
</Loop18>
<Loop19>
<TripCount>6</TripCount>
<Latency>168</Latency>
<IterationLatency>28</IterationLatency>
</Loop19>
<Loop20>
<TripCount>6</TripCount>
<Latency>168</Latency>
<IterationLatency>28</IterationLatency>
</Loop20>
<Loop21>
<TripCount>2</TripCount>
<Latency>
<range>
<min>782404</min>
<max>1073468</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>391202</min>
<max>536734</max>
</range>
</IterationLatency>
<Loop21.1>
<TripCount>2</TripCount>
<Latency>
<range>
<min>391200</min>
<max>536732</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>195600</min>
<max>268366</max>
</range>
</IterationLatency>
</Loop21.1>
</Loop21>
<Loop22>
<TripCount>12</TripCount>
<Latency>336</Latency>
<IterationLatency>28</IterationLatency>
</Loop22>
<Loop23>
<TripCount>12</TripCount>
<Latency>336</Latency>
<IterationLatency>28</IterationLatency>
</Loop23>
<Loop24>
<TripCount>12</TripCount>
<Latency>24</Latency>
<IterationLatency>2</IterationLatency>
</Loop24>
<Loop25>
<TripCount>12</TripCount>
<Latency>24</Latency>
<IterationLatency>2</IterationLatency>
</Loop25>
<Loop26>
<TripCount>12</TripCount>
<Latency>336</Latency>
<IterationLatency>28</IterationLatency>
</Loop26>
<Loop27>
<TripCount>12</TripCount>
<Latency>336</Latency>
<IterationLatency>28</IterationLatency>
</Loop27>
<Loop28>
<TripCount>12</TripCount>
<Latency>336</Latency>
<IterationLatency>28</IterationLatency>
</Loop28>
<Loop29>
<TripCount>12</TripCount>
<Latency>336</Latency>
<IterationLatency>28</IterationLatency>
</Loop29>
<Loop30>
<TripCount>12</TripCount>
<Latency>24</Latency>
<IterationLatency>2</IterationLatency>
</Loop30>
<Loop31>
<TripCount>12</TripCount>
<Latency>24</Latency>
<IterationLatency>2</IterationLatency>
</Loop31>
<Loop32>
<TripCount>12</TripCount>
<Latency>336</Latency>
<IterationLatency>28</IterationLatency>
</Loop32>
<Loop33>
<TripCount>12</TripCount>
<Latency>336</Latency>
<IterationLatency>28</IterationLatency>
</Loop33>
<Loop34>
<TripCount>12</TripCount>
<Latency>336</Latency>
<IterationLatency>28</IterationLatency>
</Loop34>
<Loop35>
<TripCount>12</TripCount>
<Latency>336</Latency>
<IterationLatency>28</IterationLatency>
</Loop35>
<Loop36>
<TripCount>12</TripCount>
<Latency>24</Latency>
<IterationLatency>2</IterationLatency>
</Loop36>
<Loop37>
<TripCount>12</TripCount>
<Latency>24</Latency>
<IterationLatency>2</IterationLatency>
</Loop37>
<Loop38>
<TripCount>12</TripCount>
<Latency>336</Latency>
<IterationLatency>28</IterationLatency>
</Loop38>
<Loop39>
<TripCount>12</TripCount>
<Latency>336</Latency>
<IterationLatency>28</IterationLatency>
</Loop39>
<Loop40>
<TripCount>12</TripCount>
<Latency>336</Latency>
<IterationLatency>28</IterationLatency>
</Loop40>
<Loop41>
<TripCount>12</TripCount>
<Latency>336</Latency>
<IterationLatency>28</IterationLatency>
</Loop41>
<Loop42>
<TripCount>12</TripCount>
<Latency>24</Latency>
<IterationLatency>2</IterationLatency>
</Loop42>
<Loop43>
<TripCount>12</TripCount>
<Latency>24</Latency>
<IterationLatency>2</IterationLatency>
</Loop43>
<Loop44>
<TripCount>12</TripCount>
<Latency>336</Latency>
<IterationLatency>28</IterationLatency>
</Loop44>
<Loop45>
<TripCount>12</TripCount>
<Latency>336</Latency>
<IterationLatency>28</IterationLatency>
</Loop45>
<Loop46>
<TripCount>12</TripCount>
<Latency>336</Latency>
<IterationLatency>28</IterationLatency>
</Loop46>
<Loop47>
<TripCount>18</TripCount>
<Latency>504</Latency>
<IterationLatency>28</IterationLatency>
</Loop47>
<Loop48>
<TripCount>18</TripCount>
<Latency>504</Latency>
<IterationLatency>28</IterationLatency>
</Loop48>
<Loop49>
<TripCount>18</TripCount>
<Latency>504</Latency>
<IterationLatency>28</IterationLatency>
</Loop49>
<Loop50>
<TripCount>18</TripCount>
<Latency>36</Latency>
<IterationLatency>2</IterationLatency>
</Loop50>
<Loop51>
<TripCount>18</TripCount>
<Latency>36</Latency>
<IterationLatency>2</IterationLatency>
</Loop51>
<Loop52>
<TripCount>18</TripCount>
<Latency>504</Latency>
<IterationLatency>28</IterationLatency>
</Loop52>
<Loop53>
<TripCount>18</TripCount>
<Latency>504</Latency>
<IterationLatency>28</IterationLatency>
</Loop53>
<Loop54>
<TripCount>18</TripCount>
<Latency>504</Latency>
<IterationLatency>28</IterationLatency>
</Loop54>
<Loop55>
<TripCount>18</TripCount>
<Latency>504</Latency>
<IterationLatency>28</IterationLatency>
</Loop55>
<Loop56>
<TripCount>18</TripCount>
<Latency>504</Latency>
<IterationLatency>28</IterationLatency>
</Loop56>
<Loop57>
<TripCount>18</TripCount>
<Latency>504</Latency>
<IterationLatency>28</IterationLatency>
</Loop57>
<Loop58>
<TripCount>18</TripCount>
<Latency>36</Latency>
<IterationLatency>2</IterationLatency>
</Loop58>
<Loop59>
<TripCount>18</TripCount>
<Latency>36</Latency>
<IterationLatency>2</IterationLatency>
</Loop59>
<Loop60>
<TripCount>18</TripCount>
<Latency>504</Latency>
<IterationLatency>28</IterationLatency>
</Loop60>
<Loop61>
<TripCount>18</TripCount>
<Latency>504</Latency>
<IterationLatency>28</IterationLatency>
</Loop61>
<Loop62>
<TripCount>18</TripCount>
<Latency>504</Latency>
<IterationLatency>28</IterationLatency>
</Loop62>
<Loop63>
<TripCount>18</TripCount>
<Latency>504</Latency>
<IterationLatency>28</IterationLatency>
</Loop63>
<Loop64>
<TripCount>18</TripCount>
<Latency>504</Latency>
<IterationLatency>28</IterationLatency>
</Loop64>
<Loop65>
<TripCount>18</TripCount>
<Latency>504</Latency>
<IterationLatency>28</IterationLatency>
</Loop65>
<Loop66>
<TripCount>18</TripCount>
<Latency>36</Latency>
<IterationLatency>2</IterationLatency>
</Loop66>
<Loop67>
<TripCount>18</TripCount>
<Latency>36</Latency>
<IterationLatency>2</IterationLatency>
</Loop67>
<Loop68>
<TripCount>18</TripCount>
<Latency>504</Latency>
<IterationLatency>28</IterationLatency>
</Loop68>
<Loop69>
<TripCount>18</TripCount>
<Latency>504</Latency>
<IterationLatency>28</IterationLatency>
</Loop69>
<Loop70>
<TripCount>18</TripCount>
<Latency>504</Latency>
<IterationLatency>28</IterationLatency>
</Loop70>
<Loop71>
<TripCount>18</TripCount>
<Latency>504</Latency>
<IterationLatency>28</IterationLatency>
</Loop71>
<Loop72>
<TripCount>18</TripCount>
<Latency>504</Latency>
<IterationLatency>28</IterationLatency>
</Loop72>
<Loop73>
<TripCount>30</TripCount>
<Latency>840</Latency>
<IterationLatency>28</IterationLatency>
</Loop73>
<Loop74>
<TripCount>30</TripCount>
<Latency>840</Latency>
<IterationLatency>28</IterationLatency>
</Loop74>
<Loop75>
<TripCount>30</TripCount>
<Latency>840</Latency>
<IterationLatency>28</IterationLatency>
</Loop75>
<Loop76>
<TripCount>30</TripCount>
<Latency>840</Latency>
<IterationLatency>28</IterationLatency>
</Loop76>
<Loop77>
<TripCount>30</TripCount>
<Latency>840</Latency>
<IterationLatency>28</IterationLatency>
</Loop77>
<Loop78>
<TripCount>30</TripCount>
<Latency>60</Latency>
<IterationLatency>2</IterationLatency>
</Loop78>
<Loop79>
<TripCount>30</TripCount>
<Latency>60</Latency>
<IterationLatency>2</IterationLatency>
</Loop79>
<Loop80>
<TripCount>30</TripCount>
<Latency>840</Latency>
<IterationLatency>28</IterationLatency>
</Loop80>
<Loop81>
<TripCount>30</TripCount>
<Latency>840</Latency>
<IterationLatency>28</IterationLatency>
</Loop81>
<Loop82>
<TripCount>30</TripCount>
<Latency>840</Latency>
<IterationLatency>28</IterationLatency>
</Loop82>
<Loop83>
<TripCount>30</TripCount>
<Latency>840</Latency>
<IterationLatency>28</IterationLatency>
</Loop83>
<Loop84>
<TripCount>30</TripCount>
<Latency>840</Latency>
<IterationLatency>28</IterationLatency>
</Loop84>
<Loop85>
<TripCount>5</TripCount>
<Latency>140</Latency>
<IterationLatency>28</IterationLatency>
</Loop85>
<Loop86>
<TripCount>5</TripCount>
<Latency>140</Latency>
<IterationLatency>28</IterationLatency>
</Loop86>
<Loop87>
<TripCount>2</TripCount>
<Latency>4</Latency>
<IterationLatency>2</IterationLatency>
</Loop87>
<Loop88>
<TripCount>2</TripCount>
<Latency>4</Latency>
<IterationLatency>2</IterationLatency>
</Loop88>
<Loop89>
<TripCount>2</TripCount>
<Latency>4</Latency>
<IterationLatency>2</IterationLatency>
</Loop89>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>1888</BRAM_18K>
<DSP48E>1629</DSP48E>
<FF>183242</FF>
<LUT>596459</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>432</BRAM_18K>
<DSP48E>360</DSP48E>
<FF>141120</FF>
<LUT>70560</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>s_axi_AXILiteS_AWVALID</name>
<Object>AXILiteS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_AWREADY</name>
<Object>AXILiteS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_AWADDR</name>
<Object>AXILiteS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_WVALID</name>
<Object>AXILiteS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_WREADY</name>
<Object>AXILiteS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_WDATA</name>
<Object>AXILiteS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_WSTRB</name>
<Object>AXILiteS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_ARVALID</name>
<Object>AXILiteS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_ARREADY</name>
<Object>AXILiteS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_ARADDR</name>
<Object>AXILiteS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_RVALID</name>
<Object>AXILiteS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_RREADY</name>
<Object>AXILiteS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_RDATA</name>
<Object>AXILiteS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_RRESP</name>
<Object>AXILiteS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_BVALID</name>
<Object>AXILiteS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_BREADY</name>
<Object>AXILiteS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_BRESP</name>
<Object>AXILiteS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>ap_clk</name>
<Object>Thinker</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig>register</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst_n</name>
<Object>Thinker</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig>register</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>interrupt</name>
<Object>Thinker</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig>register</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_AWVALID</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_AWREADY</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_AWADDR</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_AWID</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_AWLEN</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_AWSIZE</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_AWBURST</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_AWLOCK</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_AWCACHE</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_AWPROT</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_AWQOS</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_AWREGION</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_AWUSER</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_WVALID</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_WREADY</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_WDATA</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_WSTRB</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_WLAST</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_WID</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_WUSER</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_ARVALID</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_ARREADY</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_ARADDR</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_ARID</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_ARLEN</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_ARSIZE</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_ARBURST</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_ARLOCK</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_ARCACHE</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_ARPROT</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_ARQOS</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_ARREGION</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_ARUSER</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_RVALID</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_RREADY</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_RDATA</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_RLAST</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_RID</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_RUSER</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_RRESP</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_BVALID</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_BREADY</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_BRESP</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_BID</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_BUSER</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>

</profile>
