<?xml version="1.0" encoding="UTF-8" standalone="no" ?><TCML xmlns="tcml"><Scenario Id="Primary"/><Scenario Id="place_and_route"><clock Id="7"><name>rcosc_50mhz</name><period>20</period><waveform>0 10</waveform><source><type>CLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { RCOSC_50MHZ_0/CLKOUT }]</orig_string><macro><type>PIN</type><pattern>RCOSC_50MHZ_0:CLKOUT</pattern></macro></source><comment/><origin><file>C:/Users/ciaran.lappin/Desktop/MiV_Github/RTG4/MIV_RV32IMA_BaseDesign_vlog/designer/PROC_SUBSYSTEM/place_route.sdc</file><line>8</line></origin></clock><clock Id="8"><name>TCK</name><period>166.67</period><waveform>0 83.33</waveform><source><type>CLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_ports { TCK }]</orig_string><macro><type>PORT</type><pattern>TCK</pattern></macro></source><comment/><origin><file>C:/Users/ciaran.lappin/Desktop/MiV_Github/RTG4/MIV_RV32IMA_BaseDesign_vlog/designer/PROC_SUBSYSTEM/place_route.sdc</file><line>9</line></origin></clock><generated_clock Id="9"><name>RTG4FCCC_0/GL0</name><source><type>GENCLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { RTG4FCCC_0/CCC_INST/GL0 }]</orig_string><macro><type>PIN</type><pattern>RTG4FCCC_0/CCC_INST/INST_CCC_IP:GL0</pattern></macro></source><master><type>CLOCK_REF</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { RTG4FCCC_0/CCC_INST/RCOSC_50MHZ }]</orig_string><macro><type>PIN</type><pattern>RTG4FCCC_0/CCC_INST/INST_CCC_IP:RCOSC_50MHZ</pattern></macro></master><mult_factor>2</mult_factor><div_factor>2</div_factor><comment/><origin><file>C:/Users/ciaran.lappin/Desktop/MiV_Github/RTG4/MIV_RV32IMA_BaseDesign_vlog/designer/PROC_SUBSYSTEM/place_route.sdc</file><line>10</line></origin></generated_clock><generated_clock Id="10"><name>RTG4FCCC_0/GL1</name><source><type>GENCLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { RTG4FCCC_0/CCC_INST/GL1 }]</orig_string><macro><type>PIN</type><pattern>RTG4FCCC_0/CCC_INST/INST_CCC_IP:GL1</pattern></macro></source><master><type>CLOCK_REF</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { RTG4FCCC_0/CCC_INST/RCOSC_50MHZ }]</orig_string><macro><type>PIN</type><pattern>RTG4FCCC_0/CCC_INST/INST_CCC_IP:RCOSC_50MHZ</pattern></macro></master><mult_factor>2</mult_factor><div_factor>2</div_factor><comment/><origin><file>C:/Users/ciaran.lappin/Desktop/MiV_Github/RTG4/MIV_RV32IMA_BaseDesign_vlog/designer/PROC_SUBSYSTEM/place_route.sdc</file><line>11</line></origin></generated_clock><false_path Id="11"><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {TCK}]</orig_string><macro><type>CLOCK</type><pattern>TCK</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {RTG4FCCC_0/GL0}]</orig_string><macro><type>CLOCK</type><pattern>RTG4FCCC_0/GL0</pattern></macro></to><comment/><origin><file>C:/Users/ciaran.lappin/Desktop/MiV_Github/RTG4/MIV_RV32IMA_BaseDesign_vlog/designer/PROC_SUBSYSTEM/place_route.sdc</file><line>12</line></origin></false_path><false_path Id="12"><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {RTG4FCCC_0/GL0}]</orig_string><macro><type>CLOCK</type><pattern>RTG4FCCC_0/GL0</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {TCK}]</orig_string><macro><type>CLOCK</type><pattern>TCK</pattern></macro></to><comment/><origin><file>C:/Users/ciaran.lappin/Desktop/MiV_Github/RTG4/MIV_RV32IMA_BaseDesign_vlog/designer/PROC_SUBSYSTEM/place_route.sdc</file><line>13</line></origin></false_path></Scenario></TCML>