/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.03
Build    : 1.0.5
Hash     : 78ac3d3
Date     : Mar  5 2024
Type     : Engineering
Log Time   : Tue Mar  5 10:35:37 2024 GMT
%Warning-EOFNEWLINE: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:107:10: Missing newline at end of file (POSIX 3.206).
                                                                                                                                                                                                   : ... Suggest add newline.
  107 | endmodule
      |          ^
                     ... For warning description see https://verilator.org/warn/EOFNEWLINE?v=5.023
                     ... Use "/* verilator lint_off EOFNEWLINE */" and lint_on around source to disable this message.
%Warning-EOFNEWLINE: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././rtl/asym_ram_sdp_wide_sync_read.v:22:10: Missing newline at end of file (POSIX 3.206).
                                                                                                                                                                                 : ... Suggest add newline.
   22 | endmodule
      |          ^
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:312:4: Cell pin connected by name with empty reference: 'RDATA_A1'
  312 |   .RDATA_A1(),  
      |    ^~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:313:4: Cell pin connected by name with empty reference: 'RPARITY_A1'
  313 |   .RPARITY_A1(),  
      |    ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:331:4: Cell pin connected by name with empty reference: 'RDATA_A2'
  331 |   .RDATA_A2(),  
      |    ^~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:332:4: Cell pin connected by name with empty reference: 'RPARITY_A2'
  332 |   .RPARITY_A2(),  
      |    ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v:195:6: Cell pin connected by name with empty reference: 'RDATA_A'
  195 |     .RDATA_A(),  
      |      ^~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v:196:6: Cell pin connected by name with empty reference: 'RPARITY_A'
  196 |     .RPARITY_A(),  
      |      ^~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v:173:4: Cell pin connected by name with empty reference: 'full'
  173 |   .full(),
      |    ^~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:245:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  245 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:295:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  295 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:344:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  344 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:393:15: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  393 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:442:17: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  442 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:491:18: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  491 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:621:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  621 |         9: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:629:18: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  629 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:662:12: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  662 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:710:12: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  710 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:758:12: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  758 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:806:15: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  806 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:854:17: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  854 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:902:18: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  902 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1037:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1037 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1083:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1083 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1129:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1129 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1174:15: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1174 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1220:17: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1220 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1265:17: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1265 |         32, 36: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1310:18: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1310 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v:516:3: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                            : ... Suggest assign a label with 'begin : gen_<label_name>'
  516 |   if (B_SIGNED) begin:BLOCK1
      |   ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:240:31: Misleading indentation
  240 |         collision_a_read_flag = 0;
      |                               ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:238:7: ... Expected indentation matching this earlier statement's line:
  238 |       if (collision_b_write_flag && (collision_a_address == collision_b_address))
      |       ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:437:32: Misleading indentation
  437 |         collision_a2_read_flag = 0;
      |                                ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:435:7: ... Expected indentation matching this earlier statement's line:
  435 |       if (collision_b2_write_flag && (collision_a2_address == collision_b2_address))
      |       ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:237:29: Misleading indentation
  237 |       collision_a_read_flag = 0;
      |                             ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:235:5: ... Expected indentation matching this earlier statement's line:
  235 |     if (collision_b_write_flag && (collision_a_address == collision_b_address))
      |     ^~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v:102:27: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                                                                         : ... Suggest assign a label with 'begin : gen_<label_name>'
  102 |    generate if (MEM_TYPE) begin
      |                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v:118:10: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                                                                         : ... Suggest assign a label with 'begin : gen_<label_name>'
  118 |     else begin 
      |          ^~~~~
%Warning-VARHIDDEN: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:26:21: Declaration of signal hides declaration in upper scope: 'i'
   26 |         for(integer i = 0; i<256; i=i+1) begin 
      |                     ^
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:11:21: ... Location of original declaration
   11 |     reg [6:0]cycle, i;
      |                     ^
%Warning-VARHIDDEN: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:35:18: Declaration of signal hides declaration in upper scope: 'i'
   35 |     for (integer i=0; i<1024; i=i+1)begin
      |                  ^
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:11:21: ... Location of original declaration
   11 |     reg [6:0]cycle, i;
      |                     ^
%Warning-VARHIDDEN: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:45:18: Declaration of signal hides declaration in upper scope: 'i'
   45 |     for (integer i=0; i<1024; i=i+1)begin
      |                  ^
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:11:21: ... Location of original declaration
   11 |     reg [6:0]cycle, i;
      |                     ^
%Warning-VARHIDDEN: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:55:18: Declaration of signal hides declaration in upper scope: 'i'
   55 |     for (integer i=0; i<1024; i=i+1)begin
      |                  ^
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:11:21: ... Location of original declaration
   11 |     reg [6:0]cycle, i;
      |                     ^
%Warning-VARHIDDEN: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:65:18: Declaration of signal hides declaration in upper scope: 'i'
   65 |     for (integer i=0; i<1024; i=i+1)begin
      |                  ^
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:11:21: ... Location of original declaration
   11 |     reg [6:0]cycle, i;
      |                     ^
%Warning-VARHIDDEN: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:74:18: Declaration of signal hides declaration in upper scope: 'i'
   74 |     for (integer i=0; i<1024; i=i+1)begin
      |                  ^
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:11:21: ... Location of original declaration
   11 |     reg [6:0]cycle, i;
      |                     ^
%Warning-VARHIDDEN: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:92:32: Declaration of signal hides declaration in upper scope: 'cycle'
   92 |     task compare(input integer cycle);
      |                                ^~~~~
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:11:14: ... Location of original declaration
   11 |     reg [6:0]cycle, i;
      |              ^~~~~
%Warning-SELRANGE: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:286:34: [3:4] Slice range has ascending bit ordering, perhaps you wanted [4:3]
                                                                                                                                                                                         : ... note: In instance 'co_sim_asym_ram_sdp_wide_sync_read.netlist.mem__02e0__02e0'
  286 |       find_b_write_index = ADDR_B[15-B_WRITE_ADDR_WIDTH:14-RAM_ADDR_WIDTH]; 
      |                                  ^
%Warning-SELRANGE: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:296:33: [3:4] Slice range has ascending bit ordering, perhaps you wanted [4:3]
                                                                                                                                                                                         : ... note: In instance 'co_sim_asym_ram_sdp_wide_sync_read.netlist.mem__02e0__02e0'
  296 |       find_b_read_index = ADDR_B[15-B_READ_ADDR_WIDTH:14-RAM_ADDR_WIDTH]; 
      |                                 ^
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:37:20: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   37 |         write_addr <= $urandom_range(128,255); read_addr <= $urandom_range(0,31); write_enable <=1'b1; write_data<= $random;
      |                    ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:37:58: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   37 |         write_addr <= $urandom_range(128,255); read_addr <= $urandom_range(0,31); write_enable <=1'b1; write_data<= $random;
      |                                                          ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:37:96: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   37 |         write_addr <= $urandom_range(128,255); read_addr <= $urandom_range(0,31); write_enable <=1'b1; write_data<= $random;
      |                                                                                                ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:37:114: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                   : ... This will be executed as a blocking assignment '='!
   37 |         write_addr <= $urandom_range(128,255); read_addr <= $urandom_range(0,31); write_enable <=1'b1; write_data<= $random;
      |                                                                                                                  ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:47:19: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   47 |         read_addr <= $urandom_range(32,63); write_addr <= $urandom_range(0,127); read_enable<=1;
      |                   ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:47:56: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   47 |         read_addr <= $urandom_range(32,63); write_addr <= $urandom_range(0,127); read_enable<=1;
      |                                                        ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:47:93: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   47 |         read_addr <= $urandom_range(32,63); write_addr <= $urandom_range(0,127); read_enable<=1;
      |                                                                                             ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:57:20: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   57 |         write_addr <= $urandom_range(0,255); write_enable <=$random; write_data<= $random; read_enable<=0;
      |                    ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:57:59: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   57 |         write_addr <= $urandom_range(0,255); write_enable <=$random; write_data<= $random; read_enable<=0;
      |                                                           ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:57:80: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   57 |         write_addr <= $urandom_range(0,255); write_enable <=$random; write_data<= $random; read_enable<=0;
      |                                                                                ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:57:103: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                   : ... This will be executed as a blocking assignment '='!
   57 |         write_addr <= $urandom_range(0,255); write_enable <=$random; write_data<= $random; read_enable<=0;
      |                                                                                                       ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:67:19: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   67 |         read_addr <= $urandom_range(0,63); read_enable<=$random; write_enable <=0;
      |                   ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:67:55: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   67 |         read_addr <= $urandom_range(0,63); read_enable<=$random; write_enable <=0;
      |                                                       ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:67:79: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   67 |         read_addr <= $urandom_range(0,63); read_enable<=$random; write_enable <=0;
      |                                                                               ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:76:20: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   76 |         write_addr <= $urandom_range(0,127); write_enable <=$random; write_data<= $random; read_addr <= $urandom_range(32,63); read_enable<=$random;
      |                    ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:76:59: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   76 |         write_addr <= $urandom_range(0,127); write_enable <=$random; write_data<= $random; read_addr <= $urandom_range(32,63); read_enable<=$random;
      |                                                           ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:76:80: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   76 |         write_addr <= $urandom_range(0,127); write_enable <=$random; write_data<= $random; read_addr <= $urandom_range(32,63); read_enable<=$random;
      |                                                                                ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:76:102: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                   : ... This will be executed as a blocking assignment '='!
   76 |         write_addr <= $urandom_range(0,127); write_enable <=$random; write_data<= $random; read_addr <= $urandom_range(32,63); read_enable<=$random;
      |                                                                                                      ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:76:139: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                   : ... This will be executed as a blocking assignment '='!
   76 |         write_addr <= $urandom_range(0,127); write_enable <=$random; write_data<= $random; read_addr <= $urandom_range(32,63); read_enable<=$random;
      |                                                                                                                                           ^~
%Warning-INITIALDLY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:88:34: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                          : ... This will be executed as a blocking assignment '='!
   88 |             RAM_PARITY[g_p][h_p] <= INIT_PARITY[f_p];
      |                                  ^~
%Warning-INITIALDLY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:139:24: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                           : ... This will be executed as a blocking assignment '='!
  139 |         RAM_DATA[g][h] <= INIT[f];
      |                        ^~
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:165:27: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                       : ... Suggest using delayed assignment '<='
  165 |       collision_a_address = a_addr;
      |                           ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:166:29: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                       : ... Suggest using delayed assignment '<='
  166 |       collision_a_read_flag = 1;
      |                             ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:168:29: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                       : ... Suggest using delayed assignment '<='
  168 |       collision_a_read_flag = 0;
      |                             ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:180:27: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                       : ... Suggest using delayed assignment '<='
  180 |       collision_b_address = b_addr;
      |                           ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:181:30: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                       : ... Suggest using delayed assignment '<='
  181 |       collision_b_write_flag = 1;
      |                              ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:183:30: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                       : ... Suggest using delayed assignment '<='
  183 |       collision_b_write_flag = 0;
      |                              ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:226:30: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                       : ... Suggest using delayed assignment '<='
  226 |       collision_a_write_flag = 0;
      |                              ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:230:30: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                       : ... Suggest using delayed assignment '<='
  230 |       collision_a_write_flag = 0;
      |                              ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:237:29: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                       : ... Suggest using delayed assignment '<='
  237 |       collision_a_read_flag = 0;
      |                             ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:243:30: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                       : ... Suggest using delayed assignment '<='
  243 |       collision_b_write_flag = 0;   
      |                              ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:247:30: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                       : ... Suggest using delayed assignment '<='
  247 |       collision_b_write_flag = 0;
      |                              ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:254:29: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                       : ... Suggest using delayed assignment '<='
  254 |       collision_b_read_flag = 0;
      |                             ^
%Error-BLKLOOPINIT: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:121:39: Unsupported: Delayed assignment to array inside for loops (non-delayed is ok - see docs)
  121 |               RAM_PARITY[b_addr][k_p] <= WPARITY_B[k_p-(find_b_write_index(ADDR_B)*B_PARITY_WRITE_WIDTH)];
      |                                       ^~
%Error-BLKLOOPINIT: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:179:29: Unsupported: Delayed assignment to array inside for loops (non-delayed is ok - see docs)
  179 |         RAM_DATA[b_addr][k] <= WDATA_B[k-(find_b_write_index(ADDR_B)*B_DATA_WRITE_WIDTH)];
      |                             ^~
%Error: Exiting due to 2 error(s)
