<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE eagle SYSTEM "eagle.dtd">
<eagle version="9.5.1">
<drawing>
<settings>
<setting alwaysvectorfont="no"/>
<setting verticaltext="up"/>
</settings>
<grid distance="0.1" unitdist="inch" unit="inch" style="lines" multiple="1" display="no" altdistance="0.01" altunitdist="inch" altunit="inch"/>
<layers>
<layer number="1" name="Top" color="4" fill="1" visible="yes" active="yes"/>
<layer number="2" name="Route2" color="16" fill="1" visible="no" active="yes"/>
<layer number="3" name="Route3" color="17" fill="1" visible="no" active="yes"/>
<layer number="4" name="Route4" color="18" fill="1" visible="no" active="yes"/>
<layer number="5" name="Route5" color="19" fill="1" visible="no" active="yes"/>
<layer number="6" name="Route6" color="25" fill="1" visible="no" active="yes"/>
<layer number="7" name="Route7" color="26" fill="1" visible="no" active="yes"/>
<layer number="8" name="Route8" color="27" fill="1" visible="no" active="yes"/>
<layer number="9" name="Route9" color="28" fill="1" visible="no" active="yes"/>
<layer number="10" name="Route10" color="29" fill="1" visible="no" active="yes"/>
<layer number="11" name="Route11" color="30" fill="1" visible="no" active="yes"/>
<layer number="12" name="Route12" color="20" fill="1" visible="no" active="yes"/>
<layer number="13" name="Route13" color="21" fill="1" visible="no" active="yes"/>
<layer number="14" name="Route14" color="22" fill="1" visible="no" active="yes"/>
<layer number="15" name="Route15" color="23" fill="1" visible="no" active="yes"/>
<layer number="16" name="Bottom" color="1" fill="1" visible="yes" active="yes"/>
<layer number="17" name="Pads" color="2" fill="1" visible="yes" active="yes"/>
<layer number="18" name="Vias" color="2" fill="1" visible="yes" active="yes"/>
<layer number="19" name="Unrouted" color="6" fill="1" visible="yes" active="yes"/>
<layer number="20" name="Dimension" color="24" fill="1" visible="yes" active="yes"/>
<layer number="21" name="tPlace" color="7" fill="1" visible="yes" active="yes"/>
<layer number="22" name="bPlace" color="7" fill="1" visible="yes" active="yes"/>
<layer number="23" name="tOrigins" color="15" fill="1" visible="yes" active="yes"/>
<layer number="24" name="bOrigins" color="15" fill="1" visible="yes" active="yes"/>
<layer number="25" name="tNames" color="7" fill="1" visible="yes" active="yes"/>
<layer number="26" name="bNames" color="7" fill="1" visible="yes" active="yes"/>
<layer number="27" name="tValues" color="7" fill="1" visible="yes" active="yes"/>
<layer number="28" name="bValues" color="7" fill="1" visible="yes" active="yes"/>
<layer number="29" name="tStop" color="7" fill="3" visible="no" active="yes"/>
<layer number="30" name="bStop" color="7" fill="6" visible="no" active="yes"/>
<layer number="31" name="tCream" color="7" fill="4" visible="no" active="yes"/>
<layer number="32" name="bCream" color="7" fill="5" visible="no" active="yes"/>
<layer number="33" name="tFinish" color="6" fill="3" visible="no" active="yes"/>
<layer number="34" name="bFinish" color="6" fill="6" visible="no" active="yes"/>
<layer number="35" name="tGlue" color="7" fill="4" visible="no" active="yes"/>
<layer number="36" name="bGlue" color="7" fill="5" visible="no" active="yes"/>
<layer number="37" name="tTest" color="7" fill="1" visible="no" active="yes"/>
<layer number="38" name="bTest" color="7" fill="1" visible="no" active="yes"/>
<layer number="39" name="tKeepout" color="4" fill="11" visible="yes" active="yes"/>
<layer number="40" name="bKeepout" color="1" fill="11" visible="yes" active="yes"/>
<layer number="41" name="tRestrict" color="4" fill="10" visible="yes" active="yes"/>
<layer number="42" name="bRestrict" color="1" fill="10" visible="yes" active="yes"/>
<layer number="43" name="vRestrict" color="2" fill="10" visible="yes" active="yes"/>
<layer number="44" name="Drills" color="7" fill="1" visible="no" active="yes"/>
<layer number="45" name="Holes" color="7" fill="1" visible="no" active="yes"/>
<layer number="46" name="Milling" color="3" fill="1" visible="no" active="yes"/>
<layer number="47" name="Measures" color="7" fill="1" visible="no" active="yes"/>
<layer number="48" name="Document" color="7" fill="1" visible="yes" active="yes"/>
<layer number="49" name="Reference" color="7" fill="1" visible="yes" active="yes"/>
<layer number="51" name="tDocu" color="7" fill="1" visible="yes" active="yes"/>
<layer number="52" name="bDocu" color="7" fill="1" visible="yes" active="yes"/>
<layer number="88" name="SimResults" color="9" fill="1" visible="yes" active="yes"/>
<layer number="89" name="SimProbes" color="9" fill="1" visible="yes" active="yes"/>
<layer number="90" name="Modules" color="5" fill="1" visible="yes" active="yes"/>
<layer number="91" name="Nets" color="2" fill="1" visible="yes" active="yes"/>
<layer number="92" name="Busses" color="1" fill="1" visible="yes" active="yes"/>
<layer number="93" name="Pins" color="2" fill="1" visible="yes" active="yes"/>
<layer number="94" name="Symbols" color="4" fill="1" visible="yes" active="yes"/>
<layer number="95" name="Names" color="7" fill="1" visible="yes" active="yes"/>
<layer number="96" name="Values" color="7" fill="1" visible="yes" active="yes"/>
<layer number="97" name="Info" color="7" fill="1" visible="yes" active="yes"/>
<layer number="98" name="Guide" color="6" fill="1" visible="yes" active="yes"/>
</layers>
<library>
<packages>
<package name="SOIC127P600X175-9T200L" urn="urn:adsk.eagle:footprint:17697035/1">
<description>8-SOIC, 1.27 mm pitch, 6.00 mm span, 4.90 X 3.90 X 1.75 mm body, 2.00 X 2.00 mm thermal pad
&lt;p&gt;8-pin SOIC package with 1.27 mm pitch, 6.00 mm span with body size 4.90 X 3.90 X 1.75 mm and thermal pad size 2.00 X 2.00 mm&lt;/p&gt;</description>
<circle x="-2.6038" y="2.6886" radius="0.25" width="0" layer="21"/>
<wire x1="-1.95" y1="2.4386" x2="-1.95" y2="2.45" width="0.12" layer="21"/>
<wire x1="-1.95" y1="2.45" x2="1.95" y2="2.45" width="0.12" layer="21"/>
<wire x1="1.95" y1="2.45" x2="1.95" y2="2.4386" width="0.12" layer="21"/>
<wire x1="-1.95" y1="-2.4386" x2="-1.95" y2="-2.45" width="0.12" layer="21"/>
<wire x1="-1.95" y1="-2.45" x2="1.95" y2="-2.45" width="0.12" layer="21"/>
<wire x1="1.95" y1="-2.45" x2="1.95" y2="-2.4386" width="0.12" layer="21"/>
<wire x1="2" y1="-2.5" x2="-2" y2="-2.5" width="0.12" layer="51"/>
<wire x1="-2" y1="-2.5" x2="-2" y2="2.5" width="0.12" layer="51"/>
<wire x1="-2" y1="2.5" x2="2" y2="2.5" width="0.12" layer="51"/>
<wire x1="2" y1="2.5" x2="2" y2="-2.5" width="0.12" layer="51"/>
<smd name="1" x="-2.4234" y="1.905" dx="1.6685" dy="0.5591" layer="1"/>
<smd name="2" x="-2.4234" y="0.635" dx="1.6685" dy="0.5591" layer="1"/>
<smd name="3" x="-2.4234" y="-0.635" dx="1.6685" dy="0.5591" layer="1"/>
<smd name="4" x="-2.4234" y="-1.905" dx="1.6685" dy="0.5591" layer="1"/>
<smd name="5" x="2.4234" y="-1.905" dx="1.6685" dy="0.5591" layer="1"/>
<smd name="6" x="2.4234" y="-0.635" dx="1.6685" dy="0.5591" layer="1"/>
<smd name="7" x="2.4234" y="0.635" dx="1.6685" dy="0.5591" layer="1"/>
<smd name="8" x="2.4234" y="1.905" dx="1.6685" dy="0.5591" layer="1"/>
<smd name="9" x="0" y="0" dx="2" dy="2" layer="1" thermals="no"/>
<text x="0" y="3.5736" size="1.27" layer="25" align="bottom-center">&gt;NAME</text>
<text x="0" y="-3.135" size="1.27" layer="27" align="top-center">&gt;VALUE</text>
</package>
</packages>
<packages3d>
<package3d name="SOIC127P600X175-9T200L" urn="urn:adsk.eagle:package:17696996/1" type="model">
<description>8-SOIC, 1.27 mm pitch, 6.00 mm span, 4.90 X 3.90 X 1.75 mm body, 2.00 X 2.00 mm thermal pad
&lt;p&gt;8-pin SOIC package with 1.27 mm pitch, 6.00 mm span with body size 4.90 X 3.90 X 1.75 mm and thermal pad size 2.00 X 2.00 mm&lt;/p&gt;</description>
<packageinstances>
<packageinstance name="SOIC127P600X175-9T200L"/>
</packageinstances>
</package3d>
</packages3d>
<symbols>
<symbol name="HV823">
<description>The Supertex HV823 is a high-voltage driver designed for driving EL lamps of up to 50nF. EL lamps greater than 50nF can be driven for applications not requiring high brightness. The input supply voltage range is from 2.0V to 9.5V. The device uses a single inductor and a minimum number of passive components. The nominal regulated output voltage that is applied to the EL lamp is ±90V. The chip can be enabled by connecting the resistors on the RSW-Osc pin and the REL-Osc pin to the VDD pin, and disabled when connected to GND.</description>
<wire x1="-10.16" y1="10.16" x2="10.16" y2="10.16" width="0.254" layer="94"/>
<wire x1="10.16" y1="10.16" x2="10.16" y2="-10.16" width="0.254" layer="94"/>
<wire x1="10.16" y1="-10.16" x2="-10.16" y2="-10.16" width="0.254" layer="94"/>
<wire x1="-10.16" y1="-10.16" x2="-10.16" y2="10.16" width="0.254" layer="94"/>
<pin name="VDD" x="-15.24" y="7.62" length="middle"/>
<pin name="RSW-OSC" x="-15.24" y="2.54" length="middle"/>
<pin name="CS" x="-15.24" y="-2.54" length="middle"/>
<pin name="LX" x="-15.24" y="-7.62" length="middle"/>
<pin name="GND" x="15.24" y="-7.62" length="middle" rot="R180"/>
<pin name="VB" x="15.24" y="-2.54" length="middle" rot="R180"/>
<pin name="VA" x="15.24" y="2.54" length="middle" rot="R180"/>
<pin name="REL-OSC" x="15.24" y="7.62" length="middle" rot="R180"/>
<text x="-5.08" y="-5.08" size="1.4224" layer="94">HV823(L)
By TinLethax</text>
</symbol>
</symbols>
<devicesets>
<deviceset name="HV823">
<description>The Supertex HV823 is a high-voltage driver designed for driving EL lamps of up to 50nF. EL lamps greater than 50nF can be driven for applications not requiring high brightness. The input supply voltage range is from 2.0V to 9.5V. The device uses a single inductor and a minimum number of passive components. The nominal regulated output voltage that is applied to the EL lamp is ±90V. The chip can be enabled by connecting the resistors on the RSW-Osc pin and the REL-Osc pin to the VDD pin, and disabled when connected to GND.</description>
<gates>
<gate name="G$1" symbol="HV823" x="0" y="0"/>
</gates>
<devices>
<device name="" package="SOIC127P600X175-9T200L">
<connects>
<connect gate="G$1" pin="CS" pad="3"/>
<connect gate="G$1" pin="GND" pad="5"/>
<connect gate="G$1" pin="LX" pad="4"/>
<connect gate="G$1" pin="REL-OSC" pad="8"/>
<connect gate="G$1" pin="RSW-OSC" pad="2"/>
<connect gate="G$1" pin="VA" pad="7"/>
<connect gate="G$1" pin="VB" pad="6"/>
<connect gate="G$1" pin="VDD" pad="1"/>
</connects>
<package3dinstances>
<package3dinstance package3d_urn="urn:adsk.eagle:package:17696996/1"/>
</package3dinstances>
<technologies>
<technology name="">
<attribute name="PACKAGE" value="8-SOIC" constant="no"/>
<attribute name="PARTNO" value="HV823" constant="no"/>
</technology>
</technologies>
</device>
</devices>
</deviceset>
</devicesets>
</library>
</drawing>
<compatibility>
<note version="6.3" minversion="6.2.2" severity="warning">
Since Version 6.2.2 text objects can contain more than one line,
which will not be processed correctly with this version.
</note>
<note version="8.3" severity="warning">
Since Version 8.3, EAGLE supports URNs for individual library
assets (packages, symbols, and devices). The URNs of those assets
will not be understood (or retained) with this version.
</note>
<note version="8.3" severity="warning">
Since Version 8.3, EAGLE supports the association of 3D packages
with devices in libraries, schematics, and board files. Those 3D
packages will not be understood (or retained) with this version.
</note>
</compatibility>
</eagle>
