<profile>

<section name = "Vivado HLS Report for 'buffer_func1_C7'" level="0">
<item name = "Date">Tue Sep  3 11:01:32 2019
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">2mmDataflow</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.00, 3.669, 0.75</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">409, 409, 409, 409, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">408, 408, 17, -, -, 24, no</column>
<column name=" + Loop 1.1">15, 15, 6, -, -, 2, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 121</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 62</column>
<column name="Register">-, -, 397, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="j_4_fu_295_p2">+, 0, 0, 15, 5, 1</column>
<column name="k_10_7_fu_367_p2">+, 0, 0, 15, 5, 4</column>
<column name="tmp_28_fu_345_p2">+, 0, 0, 32, 8, 8</column>
<column name="tmp_27_fu_339_p2">-, 0, 0, 32, 8, 8</column>
<column name="exitcond1_fu_289_p2">icmp, 0, 0, 11, 5, 5</column>
<column name="exitcond_2_fu_361_p2">icmp, 0, 0, 11, 5, 5</column>
<column name="k_10_s_fu_355_p2">or, 0, 0, 5, 5, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">44, 9, 1, 9</column>
<column name="j_reg_266">9, 2, 5, 10</column>
<column name="k_reg_277">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="C_input_0_load_reg_419">32, 0, 32, 0</column>
<column name="C_input_1_load_reg_424">32, 0, 32, 0</column>
<column name="C_input_2_load_reg_497">32, 0, 32, 0</column>
<column name="C_input_3_load_reg_502">32, 0, 32, 0</column>
<column name="C_input_4_load_reg_507">32, 0, 32, 0</column>
<column name="C_input_5_load_reg_512">32, 0, 32, 0</column>
<column name="C_input_6_load_reg_517">32, 0, 32, 0</column>
<column name="C_input_7_load_reg_522">32, 0, 32, 0</column>
<column name="C_mid_2_addr_reg_459">6, 0, 6, 0</column>
<column name="C_mid_3_addr_reg_464">6, 0, 6, 0</column>
<column name="C_mid_4_addr_reg_469">6, 0, 6, 0</column>
<column name="C_mid_5_addr_reg_474">6, 0, 6, 0</column>
<column name="C_mid_6_addr_reg_479">6, 0, 6, 0</column>
<column name="C_mid_7_addr_reg_484">6, 0, 6, 0</column>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="j_4_reg_376">5, 0, 5, 0</column>
<column name="j_reg_266">5, 0, 5, 0</column>
<column name="k_10_7_reg_492">5, 0, 5, 0</column>
<column name="k_reg_277">5, 0, 5, 0</column>
<column name="tmp_28_reg_386">8, 0, 8, 0</column>
<column name="tmp_70_cast_reg_391">64, 0, 64, 0</column>
<column name="tmp_cast_reg_381">5, 0, 8, 3</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, buffer_func1_C7, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, buffer_func1_C7, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, buffer_func1_C7, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, buffer_func1_C7, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, buffer_func1_C7, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, buffer_func1_C7, return value</column>
<column name="C_input_0_address0">out, 7, ap_memory, C_input_0, array</column>
<column name="C_input_0_ce0">out, 1, ap_memory, C_input_0, array</column>
<column name="C_input_0_q0">in, 32, ap_memory, C_input_0, array</column>
<column name="C_input_1_address0">out, 7, ap_memory, C_input_1, array</column>
<column name="C_input_1_ce0">out, 1, ap_memory, C_input_1, array</column>
<column name="C_input_1_q0">in, 32, ap_memory, C_input_1, array</column>
<column name="C_input_2_address0">out, 6, ap_memory, C_input_2, array</column>
<column name="C_input_2_ce0">out, 1, ap_memory, C_input_2, array</column>
<column name="C_input_2_q0">in, 32, ap_memory, C_input_2, array</column>
<column name="C_input_3_address0">out, 6, ap_memory, C_input_3, array</column>
<column name="C_input_3_ce0">out, 1, ap_memory, C_input_3, array</column>
<column name="C_input_3_q0">in, 32, ap_memory, C_input_3, array</column>
<column name="C_input_4_address0">out, 6, ap_memory, C_input_4, array</column>
<column name="C_input_4_ce0">out, 1, ap_memory, C_input_4, array</column>
<column name="C_input_4_q0">in, 32, ap_memory, C_input_4, array</column>
<column name="C_input_5_address0">out, 6, ap_memory, C_input_5, array</column>
<column name="C_input_5_ce0">out, 1, ap_memory, C_input_5, array</column>
<column name="C_input_5_q0">in, 32, ap_memory, C_input_5, array</column>
<column name="C_input_6_address0">out, 6, ap_memory, C_input_6, array</column>
<column name="C_input_6_ce0">out, 1, ap_memory, C_input_6, array</column>
<column name="C_input_6_q0">in, 32, ap_memory, C_input_6, array</column>
<column name="C_input_7_address0">out, 6, ap_memory, C_input_7, array</column>
<column name="C_input_7_ce0">out, 1, ap_memory, C_input_7, array</column>
<column name="C_input_7_q0">in, 32, ap_memory, C_input_7, array</column>
<column name="C_mid_0_address0">out, 7, ap_memory, C_mid_0, array</column>
<column name="C_mid_0_ce0">out, 1, ap_memory, C_mid_0, array</column>
<column name="C_mid_0_we0">out, 1, ap_memory, C_mid_0, array</column>
<column name="C_mid_0_d0">out, 32, ap_memory, C_mid_0, array</column>
<column name="C_mid_1_address0">out, 7, ap_memory, C_mid_1, array</column>
<column name="C_mid_1_ce0">out, 1, ap_memory, C_mid_1, array</column>
<column name="C_mid_1_we0">out, 1, ap_memory, C_mid_1, array</column>
<column name="C_mid_1_d0">out, 32, ap_memory, C_mid_1, array</column>
<column name="C_mid_2_address0">out, 6, ap_memory, C_mid_2, array</column>
<column name="C_mid_2_ce0">out, 1, ap_memory, C_mid_2, array</column>
<column name="C_mid_2_we0">out, 1, ap_memory, C_mid_2, array</column>
<column name="C_mid_2_d0">out, 32, ap_memory, C_mid_2, array</column>
<column name="C_mid_3_address0">out, 6, ap_memory, C_mid_3, array</column>
<column name="C_mid_3_ce0">out, 1, ap_memory, C_mid_3, array</column>
<column name="C_mid_3_we0">out, 1, ap_memory, C_mid_3, array</column>
<column name="C_mid_3_d0">out, 32, ap_memory, C_mid_3, array</column>
<column name="C_mid_4_address0">out, 6, ap_memory, C_mid_4, array</column>
<column name="C_mid_4_ce0">out, 1, ap_memory, C_mid_4, array</column>
<column name="C_mid_4_we0">out, 1, ap_memory, C_mid_4, array</column>
<column name="C_mid_4_d0">out, 32, ap_memory, C_mid_4, array</column>
<column name="C_mid_5_address0">out, 6, ap_memory, C_mid_5, array</column>
<column name="C_mid_5_ce0">out, 1, ap_memory, C_mid_5, array</column>
<column name="C_mid_5_we0">out, 1, ap_memory, C_mid_5, array</column>
<column name="C_mid_5_d0">out, 32, ap_memory, C_mid_5, array</column>
<column name="C_mid_6_address0">out, 6, ap_memory, C_mid_6, array</column>
<column name="C_mid_6_ce0">out, 1, ap_memory, C_mid_6, array</column>
<column name="C_mid_6_we0">out, 1, ap_memory, C_mid_6, array</column>
<column name="C_mid_6_d0">out, 32, ap_memory, C_mid_6, array</column>
<column name="C_mid_7_address0">out, 6, ap_memory, C_mid_7, array</column>
<column name="C_mid_7_ce0">out, 1, ap_memory, C_mid_7, array</column>
<column name="C_mid_7_we0">out, 1, ap_memory, C_mid_7, array</column>
<column name="C_mid_7_d0">out, 32, ap_memory, C_mid_7, array</column>
</table>
</item>
</section>
</profile>
