#! /usr/local/Cellar/icarus-verilog/0.9.7/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fa380c9db20 .scope module, "clk_and_rst_n" "clk_and_rst_n" 2 3;
 .timescale 0 0;
P_0x7fa380c13558 .param/l "CLK_INIT_VALUE" 2 4, +C4<01>;
P_0x7fa380c13580 .param/l "CYCLES_LIMIT" 2 6, +C4<011000011010100000>;
P_0x7fa380c135a8 .param/l "HALF_CLOCK_PERIOD" 2 5, +C4<0101>;
v0x7fa380d3f7a0_0 .net "PC_plus_1", 15 0, L_0x7fa380cd4990; 1 drivers
v0x7fa380d3f820_0 .var "clk", 0 0;
v0x7fa380d3f8a0_0 .net "halt", 0 0, L_0x7fa380cd4a30; 1 drivers
v0x7fa380d3f920_0 .var "rst_n", 0 0;
v0x7fa380d3fb70_0 .var/i "total_cycles", 31 0;
E_0x7fa380c6c260 .event posedge, v0x7fa380d3dee0_0;
S_0x7fa380c5a750 .scope module, "WISC_F14" "cpu" 2 12, 3 1, S_0x7fa380c9db20;
 .timescale 0 0;
L_0x7fa380cd4990 .functor BUFZ 16, v0x7fa380d35440_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fa380cd4a30 .functor AND 1, v0x7fa380d337e0_0, v0x7fa380d36b70_0, C4<1>, C4<1>;
v0x7fa380d3d270_0 .net "allow_hlt", 0 0, v0x7fa380d36b70_0; 1 drivers
v0x7fa380d3d2f0_0 .net "alu_func_ID_EX", 2 0, v0x7fa380d32aa0_0; 1 drivers
v0x7fa380d3d370_0 .net "br_instr_ID_EX", 0 0, v0x7fa380d32c20_0; 1 drivers
v0x7fa380d3d3f0_0 .net "byp0_DM", 0 0, v0x7fa380d32b20_0; 1 drivers
v0x7fa380d3d4b0_0 .net "byp0_EX", 0 0, v0x7fa380d32d30_0; 1 drivers
v0x7fa380d3d570_0 .net "byp1_DM", 0 0, v0x7fa380d32ca0_0; 1 drivers
v0x7fa380d3d630_0 .net "byp1_EX", 0 0, v0x7fa380d32e50_0; 1 drivers
v0x7fa380d3d6b0_0 .net "cc_ID_EX", 2 0, L_0x7fa380cc84d0; 1 drivers
v0x7fa380d3d770_0 .net "clk", 0 0, v0x7fa380d3f820_0; 1 drivers
v0x7fa380d3d840_0 .net "clk_nv_ID_EX", 0 0, v0x7fa380d33140_0; 1 drivers
v0x7fa380d3d8c0_0 .net "clk_z_ID_EX", 0 0, v0x7fa380d33000_0; 1 drivers
v0x7fa380d3d9a0_0 .net "d_rdy", 0 0, v0x7fa380d37040_0; 1 drivers
v0x7fa380d3da20_0 .net "dm_rd_data_EX_DM", 15 0, v0x7fa380d3ccd0_0; 1 drivers
v0x7fa380d3db50_0 .net "dm_re_EX_DM", 0 0, v0x7fa380d333f0_0; 1 drivers
v0x7fa380d3dc50_0 .net "dm_we_EX_DM", 0 0, v0x7fa380d33240_0; 1 drivers
v0x7fa380d3dd50_0 .net "dst_EX_DM", 15 0, v0x7fa380cc4140_0; 1 drivers
v0x7fa380d3ddd0_0 .net "dst_ID_EX", 15 0, L_0x7fa380cd3d60; 1 drivers
v0x7fa380d3dcd0_0 .net "flow_change_ID_EX", 0 0, v0x7fa380e01020_0; 1 drivers
v0x7fa380d3dee0_0 .alias "hlt", 0 0, v0x7fa380d3f8a0_0;
v0x7fa380d3e000_0 .net "hlt_DM_WB", 0 0, v0x7fa380d337e0_0; 1 drivers
v0x7fa380d3de50_0 .net "i_rdy", 0 0, v0x7fa380d37660_0; 1 drivers
v0x7fa380d3df60_0 .net "iaddr", 15 0, v0x7fa380d35440_0; 1 drivers
v0x7fa380d3e1b0_0 .net "instr", 15 0, v0x7fa380d3c9a0_0; 1 drivers
v0x7fa380d3e080_0 .net "instr_ID_EX", 11 0, v0x7fa380d339e0_0; 1 drivers
v0x7fa380d3e2f0_0 .net "jmp_imm_EX_DM", 0 0, v0x7fa380d33cd0_0; 1 drivers
v0x7fa380d3e230_0 .net "jmp_imm_ID_EX", 0 0, v0x7fa380d33d50_0; 1 drivers
v0x7fa380d3e480_0 .net "jmp_reg_ID_EX", 0 0, v0x7fa380d33be0_0; 1 drivers
v0x7fa380d3e370_0 .net "neg", 0 0, L_0x7fa380cd4870; 1 drivers
v0x7fa380d3e5e0_0 .net "ov", 0 0, L_0x7fa380cd0140; 1 drivers
v0x7fa380d3e790_0 .net "p0", 15 0, v0x7fa380d314d0_0; 1 drivers
v0x7fa380d3e500_0 .net "p0_EX_DM", 15 0, v0x7fa380d30a70_0; 1 drivers
v0x7fa380d3e950_0 .net "p1", 15 0, v0x7fa380d315d0_0; 1 drivers
v0x7fa380d3e660_0 .net "padd_ID_EX", 0 0, v0x7fa380d33ed0_0; 1 drivers
v0x7fa380d3e850_0 .alias "pc", 15 0, v0x7fa380d3f7a0_0;
v0x7fa380d3e8d0_0 .net "pc_EX_DM", 15 0, v0x7fa380d354c0_0; 1 drivers
v0x7fa380d3ea10_0 .net "pc_ID_EX", 15 0, v0x7fa380d355a0_0; 1 drivers
v0x7fa380d3ec00_0 .net "rf_dst_addr_DM_WB", 3 0, v0x7fa380d33fd0_0; 1 drivers
v0x7fa380d3eb10_0 .net "rf_p0_addr", 3 0, v0x7fa380d34340_0; 1 drivers
v0x7fa380d3edb0_0 .net "rf_p1_addr", 3 0, v0x7fa380d343e0_0; 1 drivers
v0x7fa380d3ecc0_0 .net "rf_re0", 0 0, v0x7fa380d340f0_0; 1 drivers
v0x7fa380d3ef70_0 .net "rf_re1", 0 0, v0x7fa380d34190_0; 1 drivers
v0x7fa380d3ee70_0 .net "rf_w_data_DM_WB", 15 0, v0x7fa380cbd7b0_0; 1 drivers
v0x7fa380d3eef0_0 .net "rf_we_DM_WB", 0 0, v0x7fa380d34480_0; 1 drivers
v0x7fa380d3f030_0 .net "rst_n", 0 0, v0x7fa380d3f920_0; 1 drivers
v0x7fa380d37f20_0 .net "src0", 15 0, L_0x7fa380cca300; 1 drivers
v0x7fa380d3f0f0_0 .net "src0sel_ID_EX", 1 0, v0x7fa380d34940_0; 1 drivers
v0x7fa380d3f1b0_0 .net "src1", 15 0, L_0x7fa380ccae60; 1 drivers
v0x7fa380d3f3a0_0 .net "src1sel_ID_EX", 1 0, v0x7fa380d34640_0; 1 drivers
v0x7fa380d3f460_0 .net "stall_DM_WB", 0 0, L_0x7fa380cc8340; 1 drivers
v0x7fa380d3f4e0_0 .net "stall_EX_DM", 0 0, L_0x7fa380cc8270; 1 drivers
v0x7fa380d3f560_0 .net "stall_ID_EX", 0 0, L_0x7fa380cc81e0; 1 drivers
v0x7fa380d3f660_0 .net "stall_IM_ID", 0 0, L_0x7fa380cc8140; 1 drivers
v0x7fa380d3f6e0_0 .net "zr", 0 0, L_0x7fa380cd3ef0; 1 drivers
L_0x7fa380cd4900 .part v0x7fa380d339e0_0, 0, 4;
S_0x7fa380d35aa0 .scope module, "mem_h" "two_way_mem_hierarchy" 3 50, 4 1, S_0x7fa380c5a750;
 .timescale 0 0;
v0x7fa380d3b750_0 .alias "allow_hlt", 0 0, v0x7fa380d3d270_0;
v0x7fa380d3b7d0_0 .alias "clk", 0 0, v0x7fa380d3d770_0;
v0x7fa380d3b9e0_0 .alias "d_addr", 15 0, v0x7fa380d3dd50_0;
v0x7fa380d3bae0_0 .net "d_dirty", 0 0, L_0x7fa380cc6de0; 1 drivers
v0x7fa380d3bb60_0 .net "d_dirty_in", 0 0, v0x7fa380d36e30_0; 1 drivers
v0x7fa380d3bbe0_0 .net "d_hit", 0 0, v0x7fa380d39120_0; 1 drivers
v0x7fa380d3bca0_0 .net "d_rd_data", 63 0, v0x7fa380d39680_0; 1 drivers
v0x7fa380d3bda0_0 .alias "d_rdy", 0 0, v0x7fa380d3d9a0_0;
v0x7fa380d3be20_0 .net "d_re", 0 0, v0x7fa380d370c0_0; 1 drivers
v0x7fa380d3bef0_0 .net "d_sel", 1 0, v0x7fa380d37190_0; 1 drivers
v0x7fa380d3bf70_0 .net "d_tag", 8 0, v0x7fa380d39780_0; 1 drivers
v0x7fa380d3c090_0 .net "d_toggle", 0 0, v0x7fa380d372f0_0; 1 drivers
v0x7fa380d3c110_0 .net "d_we", 0 0, v0x7fa380d37370_0; 1 drivers
v0x7fa380d3c200_0 .net "d_wr_data", 63 0, v0x7fa380d37460_0; 1 drivers
v0x7fa380d3c280_0 .alias "i_addr", 15 0, v0x7fa380d3df60_0;
v0x7fa380d3c3c0_0 .net "i_dirty", 0 0, L_0x7fa380cc5440; 1 drivers
v0x7fa380d3c440_0 .net "i_hit", 0 0, v0x7fa380d3af00_0; 1 drivers
v0x7fa380d3c300_0 .net "i_rd_data", 63 0, v0x7fa380d3b250_0; 1 drivers
v0x7fa380d3c550_0 .alias "i_rdy", 0 0, v0x7fa380d3de50_0;
v0x7fa380d3c670_0 .net "i_sel", 1 0, v0x7fa380d37560_0; 1 drivers
v0x7fa380d3c4c0_0 .net "i_tag", 8 0, v0x7fa380d3b450_0; 1 drivers
v0x7fa380d3c5d0_0 .net "i_toggle", 0 0, C4<1>; 1 drivers
v0x7fa380d3c7e0_0 .net "i_we", 0 0, v0x7fa380d37890_0; 1 drivers
v0x7fa380d3c6f0_0 .net "i_wr_data", 63 0, v0x7fa380d37910_0; 1 drivers
v0x7fa380d3c9a0_0 .var "instr", 15 0;
v0x7fa380d3c860_0 .net "m_addr", 13 0, v0x7fa380d376e0_0; 1 drivers
v0x7fa380d3caf0_0 .net "m_rd_data", 63 0, v0x7fa380d36220_0; 1 drivers
v0x7fa380d3ca20_0 .net "m_rdy", 0 0, v0x7fa380d362f0_0; 1 drivers
v0x7fa380d3cc50_0 .net "m_re", 0 0, v0x7fa380d37b00_0; 1 drivers
v0x7fa380d3cb70_0 .net "m_we", 0 0, v0x7fa380d37a30_0; 1 drivers
v0x7fa380d3ce00_0 .net "m_wr_data", 63 0, v0x7fa380d37c50_0; 1 drivers
v0x7fa380d3ccd0_0 .var "rd_data", 15 0;
v0x7fa380d3cfc0_0 .alias "re", 0 0, v0x7fa380d3db50_0;
v0x7fa380d3ce80_0 .alias "rst_n", 0 0, v0x7fa380d3f030_0;
v0x7fa380d3cf00_0 .alias "we", 0 0, v0x7fa380d3dc50_0;
v0x7fa380d3d040_0 .alias "wrt_data", 15 0, v0x7fa380d3e500_0;
E_0x7fa380d14230 .event negedge, v0x7fa380d21290_0;
L_0x7fa380cc55e0 .part v0x7fa380d35440_0, 2, 14;
L_0x7fa380cc6f40 .part v0x7fa380cc4140_0, 2, 14;
S_0x7fa380d39b80 .scope module, "iCache" "new_2way_cache" 4 24, 5 1, S_0x7fa380d35aa0;
 .timescale 0 0;
L_0x7fa380d3fbf0 .functor AND 1, v0x7fa380d37890_0, v0x7fa380d3b650_0, C4<1>, C4<1>;
L_0x7fa380d3fe80 .functor OR 1, C4<1>, v0x7fa380d37890_0, C4<0>, C4<0>;
L_0x7fa380d3ff60 .functor AND 1, L_0x7fa380d3fd70, L_0x7fa380d3fe80, C4<1>, C4<1>;
L_0x7fa380cc4850 .functor OR 1, C4<1>, v0x7fa380d37890_0, C4<0>, C4<0>;
L_0x7fa380cc48f0 .functor AND 1, L_0x7fa380d40400, L_0x7fa380cc4850, C4<1>, C4<1>;
L_0x7fa380cc4d80 .functor AND 1, L_0x7fa380cc4eb0, L_0x7fa380cc4fb0, C4<1>, C4<1>;
L_0x7fa380cc4f40 .functor AND 1, L_0x7fa380cc5160, L_0x7fa380cc5270, C4<1>, C4<1>;
v0x7fa380d39cd0_0 .var "LRU", 31 0;
v0x7fa380d39ed0_0 .net *"_s10", 0 0, L_0x7fa380d3ff60; 1 drivers
v0x7fa380d39f50_0 .net *"_s13", 0 0, L_0x7fa380d40000; 1 drivers
v0x7fa380d39fd0_0 .net *"_s14", 0 0, C4<0>; 1 drivers
v0x7fa380d3a060_0 .net *"_s19", 8 0, L_0x7fa380d40260; 1 drivers
v0x7fa380d3a120_0 .net *"_s21", 8 0, L_0x7fa380d402f0; 1 drivers
v0x7fa380d3a1b0_0 .net *"_s22", 0 0, L_0x7fa380d40400; 1 drivers
v0x7fa380d3a270_0 .net *"_s24", 0 0, L_0x7fa380cc4850; 1 drivers
v0x7fa380d3a2f0_0 .net *"_s26", 0 0, L_0x7fa380cc48f0; 1 drivers
v0x7fa380d3a3c0_0 .net *"_s29", 0 0, L_0x7fa380cc4a00; 1 drivers
v0x7fa380d3a440_0 .net *"_s3", 8 0, L_0x7fa380d3fc50; 1 drivers
v0x7fa380d3a520_0 .net *"_s30", 0 0, C4<0>; 1 drivers
v0x7fa380d3a5a0_0 .net *"_s35", 4 0, L_0x7fa380cc4cf0; 1 drivers
v0x7fa380d3a690_0 .net *"_s37", 0 0, L_0x7fa380cc4de0; 1 drivers
v0x7fa380d3a710_0 .net *"_s39", 0 0, L_0x7fa380cc4eb0; 1 drivers
v0x7fa380d3a810_0 .net *"_s41", 0 0, L_0x7fa380cc4fb0; 1 drivers
v0x7fa380d3a890_0 .net *"_s42", 0 0, L_0x7fa380cc4d80; 1 drivers
v0x7fa380d3a790_0 .net *"_s45", 0 0, L_0x7fa380cc5160; 1 drivers
v0x7fa380d3a9a0_0 .net *"_s47", 0 0, L_0x7fa380cc5270; 1 drivers
v0x7fa380d3aac0_0 .net *"_s48", 0 0, L_0x7fa380cc4f40; 1 drivers
v0x7fa380d3ab40_0 .net *"_s5", 8 0, L_0x7fa380d3fce0; 1 drivers
v0x7fa380d3a910_0 .net *"_s6", 0 0, L_0x7fa380d3fd70; 1 drivers
v0x7fa380d3ac70_0 .net *"_s8", 0 0, L_0x7fa380d3fe80; 1 drivers
v0x7fa380d3aa20_0 .net "addr", 13 0, L_0x7fa380cc55e0; 1 drivers
v0x7fa380d3adb0_0 .alias "clk", 0 0, v0x7fa380d3d770_0;
v0x7fa380d3abc0_0 .alias "dirty", 0 0, v0x7fa380d3c3c0_0;
v0x7fa380d3af00_0 .var "hit", 0 0;
v0x7fa380d3acf0_0 .net "hit0", 0 0, L_0x7fa380cc4b80; 1 drivers
v0x7fa380d3ae30_0 .net "hit1", 0 0, L_0x7fa380d40110; 1 drivers
v0x7fa380d3b150 .array "mem0", 31 0, 74 0;
v0x7fa380d3b1d0_0 .var "mem0_line", 74 0;
v0x7fa380d3af80 .array "mem1", 31 0, 74 0;
v0x7fa380d3b350_0 .var "mem1_line", 74 0;
v0x7fa380d3b250_0 .var "rd_data", 63 0;
v0x7fa380d3b2d0_0 .net "re", 0 0, C4<1>; 1 drivers
v0x7fa380d3b3d0_0 .alias "rst_n", 0 0, v0x7fa380d3f030_0;
v0x7fa380d3b450_0 .var "tag_out", 8 0;
v0x7fa380d3b4d0_0 .alias "toggle", 0 0, v0x7fa380d3c5d0_0;
v0x7fa380d3b550_0 .net "wdirty", 0 0, C4<0>; 1 drivers
v0x7fa380d3b5d0_0 .alias "we", 0 0, v0x7fa380d3c7e0_0;
v0x7fa380d3b650_0 .var "we_del", 0 0;
v0x7fa380d3b000_0 .net "we_filt", 0 0, L_0x7fa380d3fbf0; 1 drivers
v0x7fa380d3b080_0 .alias "wr_data", 63 0, v0x7fa380d3c6f0_0;
v0x7fa380d3b6d0_0 .var "x", 5 0;
E_0x7fa380d39510 .event edge, v0x7fa380d3ae30_0, v0x7fa380d3acf0_0, v0x7fa380d3b350_0, v0x7fa380d3b1d0_0;
E_0x7fa380d38a50 .event edge, v0x7fa380d3aa20_0, v0x7fa380d3b2d0_0, v0x7fa380d21290_0;
E_0x7fa380d38a80/0 .event edge, v0x7fa380d3b000_0, v0x7fa380d21290_0;
E_0x7fa380d38a80/1 .event negedge, v0x7fa380e014c0_0;
E_0x7fa380d38a80 .event/or E_0x7fa380d38a80/0, E_0x7fa380d38a80/1;
E_0x7fa380d39ca0 .event edge, v0x7fa380d37890_0;
L_0x7fa380d3fc50 .part v0x7fa380d3b350_0, 64, 9;
L_0x7fa380d3fce0 .part L_0x7fa380cc55e0, 5, 9;
L_0x7fa380d3fd70 .cmp/eq 9, L_0x7fa380d3fc50, L_0x7fa380d3fce0;
L_0x7fa380d40000 .part v0x7fa380d3b350_0, 74, 1;
L_0x7fa380d40110 .functor MUXZ 1, C4<0>, L_0x7fa380d40000, L_0x7fa380d3ff60, C4<>;
L_0x7fa380d40260 .part v0x7fa380d3b1d0_0, 64, 9;
L_0x7fa380d402f0 .part L_0x7fa380cc55e0, 5, 9;
L_0x7fa380d40400 .cmp/eq 9, L_0x7fa380d40260, L_0x7fa380d402f0;
L_0x7fa380cc4a00 .part v0x7fa380d3b1d0_0, 74, 1;
L_0x7fa380cc4b80 .functor MUXZ 1, C4<0>, L_0x7fa380cc4a00, L_0x7fa380cc48f0, C4<>;
L_0x7fa380cc4cf0 .part L_0x7fa380cc55e0, 0, 5;
L_0x7fa380cc4de0 .part/v v0x7fa380d39cd0_0, L_0x7fa380cc4cf0, 1;
L_0x7fa380cc4eb0 .part v0x7fa380d3b350_0, 74, 1;
L_0x7fa380cc4fb0 .part v0x7fa380d3b350_0, 73, 1;
L_0x7fa380cc5160 .part v0x7fa380d3b1d0_0, 74, 1;
L_0x7fa380cc5270 .part v0x7fa380d3b1d0_0, 73, 1;
L_0x7fa380cc5440 .functor MUXZ 1, L_0x7fa380cc4f40, L_0x7fa380cc4d80, L_0x7fa380cc4de0, C4<>;
S_0x7fa380d38020 .scope module, "dCache" "new_2way_cache" 4 37, 5 1, S_0x7fa380d35aa0;
 .timescale 0 0;
L_0x7fa380cc57f0 .functor AND 1, v0x7fa380d37370_0, v0x7fa380d39980_0, C4<1>, C4<1>;
L_0x7fa380cc5b00 .functor OR 1, v0x7fa380d370c0_0, v0x7fa380d37370_0, C4<0>, C4<0>;
L_0x7fa380cc5c00 .functor AND 1, L_0x7fa380cc59d0, L_0x7fa380cc5b00, C4<1>, C4<1>;
L_0x7fa380cc6290 .functor OR 1, v0x7fa380d370c0_0, v0x7fa380d37370_0, C4<0>, C4<0>;
L_0x7fa380cc6370 .functor AND 1, L_0x7fa380cc6180, L_0x7fa380cc6290, C4<1>, C4<1>;
L_0x7fa380cc6780 .functor AND 1, L_0x7fa380cc68b0, L_0x7fa380cc69b0, C4<1>, C4<1>;
L_0x7fa380cc6940 .functor AND 1, L_0x7fa380cc6b00, L_0x7fa380cc6c10, C4<1>, C4<1>;
v0x7fa380d382b0_0 .var "LRU", 31 0;
v0x7fa380d38330_0 .net *"_s10", 0 0, L_0x7fa380cc5c00; 1 drivers
v0x7fa380d383b0_0 .net *"_s13", 0 0, L_0x7fa380cc5d20; 1 drivers
v0x7fa380d38430_0 .net *"_s14", 0 0, C4<0>; 1 drivers
v0x7fa380d384b0_0 .net *"_s19", 8 0, L_0x7fa380cc5fe0; 1 drivers
v0x7fa380d38560_0 .net *"_s21", 8 0, L_0x7fa380cc6070; 1 drivers
v0x7fa380d385e0_0 .net *"_s22", 0 0, L_0x7fa380cc6180; 1 drivers
v0x7fa380d386a0_0 .net *"_s24", 0 0, L_0x7fa380cc6290; 1 drivers
v0x7fa380d38720_0 .net *"_s26", 0 0, L_0x7fa380cc6370; 1 drivers
v0x7fa380d387f0_0 .net *"_s29", 0 0, L_0x7fa380cc6480; 1 drivers
v0x7fa380d38870_0 .net *"_s3", 8 0, L_0x7fa380cc5850; 1 drivers
v0x7fa380d38950_0 .net *"_s30", 0 0, C4<0>; 1 drivers
v0x7fa380d389d0_0 .net *"_s35", 4 0, L_0x7fa380cc66f0; 1 drivers
v0x7fa380d38ac0_0 .net *"_s37", 0 0, L_0x7fa380cc67e0; 1 drivers
v0x7fa380d38b40_0 .net *"_s39", 0 0, L_0x7fa380cc68b0; 1 drivers
v0x7fa380d38c40_0 .net *"_s41", 0 0, L_0x7fa380cc69b0; 1 drivers
v0x7fa380d38cc0_0 .net *"_s42", 0 0, L_0x7fa380cc6780; 1 drivers
v0x7fa380d38bc0_0 .net *"_s45", 0 0, L_0x7fa380cc6b00; 1 drivers
v0x7fa380d38dd0_0 .net *"_s47", 0 0, L_0x7fa380cc6c10; 1 drivers
v0x7fa380d38ef0_0 .net *"_s48", 0 0, L_0x7fa380cc6940; 1 drivers
v0x7fa380d38f70_0 .net *"_s5", 8 0, L_0x7fa380cc5900; 1 drivers
v0x7fa380d38d40_0 .net *"_s6", 0 0, L_0x7fa380cc59d0; 1 drivers
v0x7fa380d390a0_0 .net *"_s8", 0 0, L_0x7fa380cc5b00; 1 drivers
v0x7fa380d38e50_0 .net "addr", 13 0, L_0x7fa380cc6f40; 1 drivers
v0x7fa380d391e0_0 .alias "clk", 0 0, v0x7fa380d3d770_0;
v0x7fa380d38ff0_0 .alias "dirty", 0 0, v0x7fa380d3bae0_0;
v0x7fa380d39120_0 .var "hit", 0 0;
v0x7fa380d39260_0 .net "hit0", 0 0, L_0x7fa380cc65a0; 1 drivers
v0x7fa380d39410_0 .net "hit1", 0 0, L_0x7fa380cc5e60; 1 drivers
v0x7fa380d39580 .array "mem0", 31 0, 74 0;
v0x7fa380d39600_0 .var "mem0_line", 74 0;
v0x7fa380d392e0 .array "mem1", 31 0, 74 0;
v0x7fa380d39360_0 .var "mem1_line", 74 0;
v0x7fa380d39680_0 .var "rd_data", 63 0;
v0x7fa380d39700_0 .alias "re", 0 0, v0x7fa380d3be20_0;
v0x7fa380d39490_0 .alias "rst_n", 0 0, v0x7fa380d3f030_0;
v0x7fa380d39780_0 .var "tag_out", 8 0;
v0x7fa380d39800_0 .alias "toggle", 0 0, v0x7fa380d3c090_0;
v0x7fa380d39880_0 .alias "wdirty", 0 0, v0x7fa380d3bb60_0;
v0x7fa380d39900_0 .alias "we", 0 0, v0x7fa380d3c110_0;
v0x7fa380d39980_0 .var "we_del", 0 0;
v0x7fa380d39a00_0 .net "we_filt", 0 0, L_0x7fa380cc57f0; 1 drivers
v0x7fa380d39a80_0 .alias "wr_data", 63 0, v0x7fa380d3c200_0;
v0x7fa380d39b00_0 .var "x", 5 0;
E_0x7fa380d353f0 .event edge, v0x7fa380d39410_0, v0x7fa380d39260_0, v0x7fa380d39360_0, v0x7fa380d39600_0;
E_0x7fa380d37410 .event edge, v0x7fa380d38e50_0, v0x7fa380d370c0_0, v0x7fa380d21290_0;
E_0x7fa380d37d50/0 .event edge, v0x7fa380d39a00_0, v0x7fa380d21290_0;
E_0x7fa380d37d50/1 .event negedge, v0x7fa380e014c0_0;
E_0x7fa380d37d50 .event/or E_0x7fa380d37d50/0, E_0x7fa380d37d50/1;
E_0x7fa380d37ed0 .event edge, v0x7fa380d37370_0;
L_0x7fa380cc5850 .part v0x7fa380d39360_0, 64, 9;
L_0x7fa380cc5900 .part L_0x7fa380cc6f40, 5, 9;
L_0x7fa380cc59d0 .cmp/eq 9, L_0x7fa380cc5850, L_0x7fa380cc5900;
L_0x7fa380cc5d20 .part v0x7fa380d39360_0, 74, 1;
L_0x7fa380cc5e60 .functor MUXZ 1, C4<0>, L_0x7fa380cc5d20, L_0x7fa380cc5c00, C4<>;
L_0x7fa380cc5fe0 .part v0x7fa380d39600_0, 64, 9;
L_0x7fa380cc6070 .part L_0x7fa380cc6f40, 5, 9;
L_0x7fa380cc6180 .cmp/eq 9, L_0x7fa380cc5fe0, L_0x7fa380cc6070;
L_0x7fa380cc6480 .part v0x7fa380d39600_0, 74, 1;
L_0x7fa380cc65a0 .functor MUXZ 1, C4<0>, L_0x7fa380cc6480, L_0x7fa380cc6370, C4<>;
L_0x7fa380cc66f0 .part L_0x7fa380cc6f40, 0, 5;
L_0x7fa380cc67e0 .part/v v0x7fa380d382b0_0, L_0x7fa380cc66f0, 1;
L_0x7fa380cc68b0 .part v0x7fa380d39360_0, 74, 1;
L_0x7fa380cc69b0 .part v0x7fa380d39360_0, 73, 1;
L_0x7fa380cc6b00 .part v0x7fa380d39600_0, 74, 1;
L_0x7fa380cc6c10 .part v0x7fa380d39600_0, 73, 1;
L_0x7fa380cc6de0 .functor MUXZ 1, L_0x7fa380cc6940, L_0x7fa380cc6780, L_0x7fa380cc67e0, C4<>;
S_0x7fa380d367c0 .scope module, "controller" "two_way_cache_controller" 4 50, 6 1, S_0x7fa380d35aa0;
 .timescale 0 0;
P_0x7fa380d368a8 .param/l "DCACHE_TO_MEM" 6 25, C4<010>;
P_0x7fa380d368d0 .param/l "IDLE" 6 23, C4<000>;
P_0x7fa380d368f8 .param/l "MEM_TO_DCACHE" 6 26, C4<011>;
P_0x7fa380d36920 .param/l "MEM_TO_ICACHE" 6 29, C4<110>;
P_0x7fa380d36948 .param/l "READ_DCACHE" 6 27, C4<100>;
P_0x7fa380d36970 .param/l "READ_ICACHE" 6 28, C4<101>;
P_0x7fa380d36998 .param/l "WRITE_DCACHE" 6 24, C4<001>;
v0x7fa380d36b70_0 .var "allow_hlt", 0 0;
v0x7fa380d36c10_0 .alias "clk", 0 0, v0x7fa380d3d770_0;
v0x7fa380d30fc0_0 .alias "d_addr", 15 0, v0x7fa380d3dd50_0;
v0x7fa380d36db0_0 .alias "d_dirty_read", 0 0, v0x7fa380d3bae0_0;
v0x7fa380d36e30_0 .var "d_dirty_write", 0 0;
v0x7fa380d36ef0_0 .alias "d_hit", 0 0, v0x7fa380d3bbe0_0;
v0x7fa380d36f80_0 .alias "d_rd_data", 63 0, v0x7fa380d3bca0_0;
v0x7fa380d37040_0 .var "d_rdy", 0 0;
v0x7fa380d370c0_0 .var "d_re", 0 0;
v0x7fa380d37190_0 .var "d_sel", 1 0;
v0x7fa380d37210_0 .alias "d_tag", 8 0, v0x7fa380d3bf70_0;
v0x7fa380d372f0_0 .var "d_toggle", 0 0;
v0x7fa380d37370_0 .var "d_we", 0 0;
v0x7fa380d37460_0 .var "d_wr_data", 63 0;
v0x7fa380d374e0_0 .alias "i_addr", 15 0, v0x7fa380d3df60_0;
v0x7fa380d375e0_0 .alias "i_hit", 0 0, v0x7fa380d3c440_0;
v0x7fa380d37660_0 .var "i_rdy", 0 0;
v0x7fa380d37560_0 .var "i_sel", 1 0;
v0x7fa380d37770_0 .alias "i_tag", 8 0, v0x7fa380d3c4c0_0;
v0x7fa380d37890_0 .var "i_we", 0 0;
v0x7fa380d37910_0 .var "i_wr_data", 63 0;
v0x7fa380d376e0_0 .var "m_addr", 13 0;
v0x7fa380d377f0_0 .alias "m_rd_data", 63 0, v0x7fa380d3caf0_0;
v0x7fa380d37990_0 .alias "m_rdy", 0 0, v0x7fa380d3ca20_0;
v0x7fa380d37b00_0 .var "m_re", 0 0;
v0x7fa380d37a30_0 .var "m_we", 0 0;
v0x7fa380d37c50_0 .var "m_wr_data", 63 0;
v0x7fa380d37b80_0 .var "nextState", 2 0;
v0x7fa380d37db0_0 .alias "re", 0 0, v0x7fa380d3db50_0;
v0x7fa380d37cd0_0 .alias "rst_n", 0 0, v0x7fa380d3f030_0;
v0x7fa380d37fa0_0 .var "state", 2 0;
v0x7fa380d38120_0 .alias "we", 0 0, v0x7fa380d3dc50_0;
v0x7fa380d37e30_0 .alias "wrt_data", 15 0, v0x7fa380d3e500_0;
E_0x7fa380d36ad0/0 .event edge, v0x7fa380d35440_0, v0x7fa380d36220_0, v0x7fa380d36f80_0, v0x7fa380cbd5d0_0;
E_0x7fa380d36ad0/1 .event edge, v0x7fa380d37fa0_0, v0x7fa380d33240_0, v0x7fa380d36ef0_0, v0x7fa380d36db0_0;
E_0x7fa380d36ad0/2 .event edge, v0x7fa380cbd550_0, v0x7fa380d375e0_0, v0x7fa380d30a70_0, v0x7fa380d37210_0;
E_0x7fa380d36ad0/3 .event edge, v0x7fa380d362f0_0;
E_0x7fa380d36ad0 .event/or E_0x7fa380d36ad0/0, E_0x7fa380d36ad0/1, E_0x7fa380d36ad0/2, E_0x7fa380d36ad0/3;
S_0x7fa380d35b80 .scope module, "memory" "unified_mem" 4 82, 7 2, S_0x7fa380d35aa0;
 .timescale 0 0;
P_0x7fa380d35818 .param/l "IDLE" 7 21, C4<00>;
P_0x7fa380d35840 .param/l "READ" 7 23, C4<10>;
P_0x7fa380d35868 .param/l "WRITE" 7 22, C4<01>;
v0x7fa380d35d40_0 .alias "addr", 13 0, v0x7fa380d3c860_0;
v0x7fa380d35de0_0 .var "addr_capture", 13 0;
v0x7fa380d35e70_0 .alias "clk", 0 0, v0x7fa380d3d770_0;
v0x7fa380d35f10_0 .var "clr_cnt", 0 0;
v0x7fa380d35f90_0 .var "int_re", 0 0;
v0x7fa380d36050_0 .var "int_we", 0 0;
v0x7fa380d360e0 .array "mem", 65535 0, 15 0;
v0x7fa380d361a0_0 .var "nxt_state", 1 0;
v0x7fa380d36220_0 .var "rd_data", 63 0;
v0x7fa380d362f0_0 .var "rdy", 0 0;
v0x7fa380d36370_0 .alias "re", 0 0, v0x7fa380d3cc50_0;
v0x7fa380d36450_0 .alias "rst_n", 0 0, v0x7fa380d3f030_0;
v0x7fa380d364d0_0 .var "state", 1 0;
v0x7fa380d365c0_0 .var "wait_state_cnt", 1 0;
v0x7fa380d36640_0 .alias "wdata", 63 0, v0x7fa380d3ce00_0;
v0x7fa380d36740_0 .alias "we", 0 0, v0x7fa380d3cb70_0;
E_0x7fa380d356e0 .event edge, v0x7fa380d365c0_0, v0x7fa380d36740_0, v0x7fa380d36370_0, v0x7fa380d364d0_0;
E_0x7fa380d35cc0 .event edge, v0x7fa380d35f90_0, v0x7fa380d21290_0;
E_0x7fa380d35cf0 .event edge, v0x7fa380d36050_0, v0x7fa380d21290_0;
S_0x7fa380d349c0 .scope module, "iPC" "pc" 3 57, 8 1, S_0x7fa380c5a750;
 .timescale 0 0;
v0x7fa380d34aa0_0 .net *"_s0", 31 0, L_0x7fa380cc70d0; 1 drivers
v0x7fa380d34b20_0 .net *"_s3", 15 0, C4<0000000000000000>; 1 drivers
v0x7fa380d34db0_0 .net *"_s4", 31 0, C4<00000000000000000000000000000001>; 1 drivers
v0x7fa380d34e30_0 .net *"_s6", 31 0, L_0x7fa380cc7270; 1 drivers
v0x7fa380d34eb0_0 .alias "clk", 0 0, v0x7fa380d3d770_0;
v0x7fa380d34f30_0 .alias "dst_ID_EX", 15 0, v0x7fa380d3ddd0_0;
v0x7fa380d34fb0_0 .alias "flow_change_ID_EX", 0 0, v0x7fa380d3dcd0_0;
v0x7fa380d352f0_0 .alias "i_rdy", 0 0, v0x7fa380d3de50_0;
v0x7fa380d35370_0 .net "nxt_pc", 15 0, L_0x7fa380cc7360; 1 drivers
v0x7fa380d35440_0 .var "pc", 15 0;
v0x7fa380d354c0_0 .var "pc_EX_DM", 15 0;
v0x7fa380d355a0_0 .var "pc_ID_EX", 15 0;
v0x7fa380d35620_0 .var "pc_IM_ID", 15 0;
v0x7fa380d35710_0 .alias "rst_n", 0 0, v0x7fa380d3f030_0;
v0x7fa380d35790_0 .alias "stall_EX_DM", 0 0, v0x7fa380d3f4e0_0;
v0x7fa380d35910_0 .alias "stall_ID_EX", 0 0, v0x7fa380d3f560_0;
v0x7fa380d35990_0 .alias "stall_IM_ID", 0 0, v0x7fa380d3f660_0;
L_0x7fa380cc70d0 .concat [ 16 16 0 0], v0x7fa380d35440_0, C4<0000000000000000>;
L_0x7fa380cc7270 .arith/sum 32, L_0x7fa380cc70d0, C4<00000000000000000000000000000001>;
L_0x7fa380cc7360 .part L_0x7fa380cc7270, 0, 16;
S_0x7fa380d31850 .scope module, "iID" "id" 3 78, 9 1, S_0x7fa380c5a750;
 .timescale 0 0;
P_0x7fa381800e08 .param/l "ADD" 10 5, C4<000>;
P_0x7fa381800e30 .param/l "ADDi" 10 17, C4<0000>;
P_0x7fa381800e58 .param/l "AND" 10 7, C4<010>;
P_0x7fa381800e80 .param/l "ANDi" 10 20, C4<0011>;
P_0x7fa381800ea8 .param/l "BRi" 10 29, C4<1100>;
P_0x7fa381800ed0 .param/l "HLTi" 10 32, C4<1111>;
P_0x7fa381800ef8 .param/l "IMM2SRC0" 10 40, C4<11>;
P_0x7fa381800f20 .param/l "IMM2SRC1" 10 46, C4<01>;
P_0x7fa381800f48 .param/l "IMM_BR2SRC0" 10 38, C4<01>;
P_0x7fa381800f70 .param/l "IMM_JMP2SRC0" 10 39, C4<10>;
P_0x7fa381800f98 .param/l "JALi" 10 30, C4<1101>;
P_0x7fa381800fc0 .param/l "JRi" 10 31, C4<1110>;
P_0x7fa381800fe8 .param/l "LHB" 10 12, C4<111>;
P_0x7fa381801010 .param/l "LHBi" 10 27, C4<1010>;
P_0x7fa381801038 .param/l "LLBi" 10 28, C4<1011>;
P_0x7fa381801060 .param/l "LWi" 10 25, C4<1000>;
P_0x7fa381801088 .param/l "NOR" 10 8, C4<011>;
P_0x7fa3818010b0 .param/l "NORi" 10 21, C4<0100>;
P_0x7fa3818010d8 .param/l "NPC2SRC1" 10 47, C4<10>;
P_0x7fa381801100 .param/l "PADDSBi" 10 18, C4<0001>;
P_0x7fa381801128 .param/l "RF2SRC0" 10 37, C4<00>;
P_0x7fa381801150 .param/l "RF2SRC1" 10 45, C4<00>;
P_0x7fa381801178 .param/l "SLL" 10 9, C4<100>;
P_0x7fa3818011a0 .param/l "SLLi" 10 22, C4<0101>;
P_0x7fa3818011c8 .param/l "SRA" 10 11, C4<110>;
P_0x7fa3818011f0 .param/l "SRAi" 10 24, C4<0111>;
P_0x7fa381801218 .param/l "SRL" 10 10, C4<101>;
P_0x7fa381801240 .param/l "SRLi" 10 23, C4<0110>;
P_0x7fa381801268 .param/l "SUB" 10 6, C4<001>;
P_0x7fa381801290 .param/l "SUBi" 10 19, C4<0010>;
P_0x7fa3818012b8 .param/l "SWi" 10 26, C4<1001>;
L_0x7fa380cc7430 .functor OR 1, v0x7fa380e01020_0, v0x7fa380d335e0_0, C4<0>, C4<0>;
L_0x7fa380cc7510 .functor OR 1, L_0x7fa380cc7430, v0x7fa380d33470_0, C4<0>, C4<0>;
L_0x7fa380cc75d0 .functor OR 1, L_0x7fa380cc7510, v0x7fa380d33860_0, C4<0>, C4<0>;
L_0x7fa380cc77a0 .functor AND 1, L_0x7fa380cc76d0, v0x7fa380d340f0_0, C4<1>, C4<1>;
L_0x7fa380cc7950 .functor AND 1, L_0x7fa380cc7880, v0x7fa380d34190_0, C4<1>, C4<1>;
L_0x7fa380cc7a40 .functor OR 1, L_0x7fa380cc77a0, L_0x7fa380cc7950, C4<0>, C4<0>;
L_0x7fa380cc7d60 .functor AND 1, v0x7fa380d33760_0, L_0x7fa380cc7c90, C4<1>, C4<1>;
L_0x7fa380cc7e80 .functor OR 1, L_0x7fa380cc7d60, v0x7fa380d33470_0, C4<0>, C4<0>;
L_0x7fa380cc7f80 .functor OR 1, L_0x7fa380cc7e80, L_0x7fa380cc7b60, C4<0>, C4<0>;
L_0x7fa380cc8140 .functor OR 1, L_0x7fa380cc7f80, L_0x7fa380cc80b0, C4<0>, C4<0>;
v0x7fa380d32190_0 .net *"_s0", 0 0, L_0x7fa380cc7430; 1 drivers
v0x7fa380d32230_0 .net *"_s10", 0 0, L_0x7fa380cc7880; 1 drivers
v0x7fa380d322c0_0 .net *"_s12", 0 0, L_0x7fa380cc7950; 1 drivers
v0x7fa380d32360_0 .net *"_s14", 0 0, L_0x7fa380cc7a40; 1 drivers
v0x7fa380d323f0_0 .net *"_s16", 0 0, C4<0>; 1 drivers
v0x7fa380d324b0_0 .net *"_s2", 0 0, L_0x7fa380cc7510; 1 drivers
v0x7fa380d32540_0 .net *"_s21", 0 0, L_0x7fa380cc7c90; 1 drivers
v0x7fa380d32600_0 .net *"_s22", 0 0, L_0x7fa380cc7d60; 1 drivers
v0x7fa380d32680_0 .net *"_s24", 0 0, L_0x7fa380cc7e80; 1 drivers
v0x7fa380d32750_0 .net *"_s26", 0 0, L_0x7fa380cc7f80; 1 drivers
v0x7fa380d327d0_0 .net *"_s29", 0 0, L_0x7fa380cc80b0; 1 drivers
v0x7fa380d328b0_0 .net *"_s6", 0 0, L_0x7fa380cc76d0; 1 drivers
v0x7fa380d32930_0 .net *"_s8", 0 0, L_0x7fa380cc77a0; 1 drivers
v0x7fa380d32a20_0 .var "alu_func", 2 0;
v0x7fa380d32aa0_0 .var "alu_func_ID_EX", 2 0;
v0x7fa380d32ba0_0 .var "br_instr", 0 0;
v0x7fa380d32c20_0 .var "br_instr_ID_EX", 0 0;
v0x7fa380d32b20_0 .var "byp0_DM", 0 0;
v0x7fa380d32d30_0 .var "byp0_EX", 0 0;
v0x7fa380d32ca0_0 .var "byp1_DM", 0 0;
v0x7fa380d32e50_0 .var "byp1_EX", 0 0;
v0x7fa380d32db0_0 .alias "cc_ID_EX", 2 0, v0x7fa380d3d6b0_0;
v0x7fa380d32f80_0 .alias "clk", 0 0, v0x7fa380d3d770_0;
v0x7fa380d330c0_0 .var "clk_nv", 0 0;
v0x7fa380d33140_0 .var "clk_nv_ID_EX", 0 0;
v0x7fa380d32ed0_0 .var "clk_z", 0 0;
v0x7fa380d33000_0 .var "clk_z_ID_EX", 0 0;
v0x7fa380d33370_0 .var "dm_re", 0 0;
v0x7fa380d333f0_0 .var "dm_re_EX_DM", 0 0;
v0x7fa380d331c0_0 .var "dm_re_ID_EX", 0 0;
v0x7fa380d33560_0 .var "dm_we", 0 0;
v0x7fa380d33240_0 .var "dm_we_EX_DM", 0 0;
v0x7fa380d332c0_0 .var "dm_we_ID_EX", 0 0;
v0x7fa380d335e0_0 .var "flow_change_EX_DM", 0 0;
v0x7fa380d33660_0 .alias "flow_change_ID_EX", 0 0, v0x7fa380d3dcd0_0;
v0x7fa380d336e0_0 .net "flush", 0 0, L_0x7fa380cc75d0; 1 drivers
v0x7fa380d33760_0 .var "hlt", 0 0;
v0x7fa380d337e0_0 .var "hlt_DM_WB", 0 0;
v0x7fa380d33860_0 .var "hlt_EX_DM", 0 0;
v0x7fa380d33470_0 .var "hlt_ID_EX", 0 0;
v0x7fa380d338e0_0 .alias "i_rdy", 0 0, v0x7fa380d3de50_0;
v0x7fa380d33960_0 .alias "instr", 15 0, v0x7fa380d3e1b0_0;
v0x7fa380d339e0_0 .var "instr_ID_EX", 11 0;
v0x7fa380d33a60_0 .var "instr_IM_ID", 15 0;
v0x7fa380d33ae0_0 .var "jmp_imm", 0 0;
v0x7fa380d33cd0_0 .var "jmp_imm_EX_DM", 0 0;
v0x7fa380d33d50_0 .var "jmp_imm_ID_EX", 0 0;
v0x7fa380d33b60_0 .var "jmp_reg", 0 0;
v0x7fa380d33be0_0 .var "jmp_reg_ID_EX", 0 0;
v0x7fa380d33dd0_0 .net "load_use_hazard", 0 0, L_0x7fa380cc7b60; 1 drivers
v0x7fa380d33e50_0 .var "padd", 0 0;
v0x7fa380d33ed0_0 .var "padd_ID_EX", 0 0;
v0x7fa380d33f50_0 .var "rf_dst_addr", 3 0;
v0x7fa380d33fd0_0 .var "rf_dst_addr_DM_WB", 3 0;
v0x7fa380d34070_0 .var "rf_dst_addr_EX_DM", 3 0;
v0x7fa380d342b0_0 .var "rf_dst_addr_ID_EX", 3 0;
v0x7fa380d34340_0 .var "rf_p0_addr", 3 0;
v0x7fa380d343e0_0 .var "rf_p1_addr", 3 0;
v0x7fa380d340f0_0 .var "rf_re0", 0 0;
v0x7fa380d34190_0 .var "rf_re1", 0 0;
v0x7fa380d34230_0 .var "rf_we", 0 0;
v0x7fa380d34480_0 .var "rf_we_DM_WB", 0 0;
v0x7fa380d34520_0 .var "rf_we_EX_DM", 0 0;
v0x7fa380d347a0_0 .var "rf_we_ID_EX", 0 0;
v0x7fa380d34820_0 .alias "rst_n", 0 0, v0x7fa380d3f030_0;
v0x7fa380d348c0_0 .var "src0sel", 1 0;
v0x7fa380d34940_0 .var "src0sel_ID_EX", 1 0;
v0x7fa380d345c0_0 .var "src1sel", 1 0;
v0x7fa380d34640_0 .var "src1sel_ID_EX", 1 0;
v0x7fa380d346e0_0 .alias "stall_DM_WB", 0 0, v0x7fa380d3f460_0;
v0x7fa380d34bf0_0 .alias "stall_EX_DM", 0 0, v0x7fa380d3f4e0_0;
v0x7fa380d34c70_0 .alias "stall_ID_EX", 0 0, v0x7fa380d3f560_0;
v0x7fa380d34d30_0 .alias "stall_IM_ID", 0 0, v0x7fa380d3f660_0;
E_0x7fa380d32150 .event edge, v0x7fa380d33a60_0;
L_0x7fa380cc76d0 .cmp/eq 4, v0x7fa380d342b0_0, v0x7fa380d34340_0;
L_0x7fa380cc7880 .cmp/eq 4, v0x7fa380d342b0_0, v0x7fa380d343e0_0;
L_0x7fa380cc7b60 .functor MUXZ 1, C4<0>, v0x7fa380d331c0_0, L_0x7fa380cc7a40, C4<>;
L_0x7fa380cc7c90 .reduce/nor L_0x7fa380cc75d0;
L_0x7fa380cc80b0 .reduce/nor v0x7fa380d37660_0;
L_0x7fa380cc81e0 .reduce/nor v0x7fa380d37660_0;
L_0x7fa380cc8270 .reduce/nor v0x7fa380d37660_0;
L_0x7fa380cc8340 .reduce/nor v0x7fa380d37660_0;
L_0x7fa380cc84d0 .part v0x7fa380d339e0_0, 9, 3;
S_0x7fa380d30c70 .scope module, "iRF" "rf" 3 93, 11 1, S_0x7fa380c5a750;
 .timescale 0 0;
v0x7fa380d30f40_0 .alias "clk", 0 0, v0x7fa380d3d770_0;
v0x7fa380d31040_0 .alias "dst", 15 0, v0x7fa380d3ee70_0;
v0x7fa380d310c0_0 .alias "dst_addr", 3 0, v0x7fa380d3ec00_0;
v0x7fa380d31140_0 .alias "hlt", 0 0, v0x7fa380d3e000_0;
v0x7fa380d313d0_0 .var/i "indx", 31 0;
v0x7fa380d31450 .array "mem", 15 0, 15 0;
v0x7fa380d314d0_0 .var "p0", 15 0;
v0x7fa380d31550_0 .alias "p0_addr", 3 0, v0x7fa380d3eb10_0;
v0x7fa380d315d0_0 .var "p1", 15 0;
v0x7fa380d31650_0 .alias "p1_addr", 3 0, v0x7fa380d3edb0_0;
v0x7fa380d316d0_0 .alias "re0", 0 0, v0x7fa380d3ecc0_0;
v0x7fa380d31750_0 .alias "re1", 0 0, v0x7fa380d3ef70_0;
v0x7fa380d317d0_0 .alias "we", 0 0, v0x7fa380d3eef0_0;
E_0x7fa380d18cd0 .event posedge, v0x7fa380d31140_0;
E_0x7fa380d23110 .event edge, v0x7fa380d31650_0, v0x7fa380d31750_0, v0x7fa380d21290_0;
E_0x7fa380d231f0 .event edge, v0x7fa380d31550_0, v0x7fa380d316d0_0, v0x7fa380d21290_0;
E_0x7fa380d27770 .event edge, v0x7fa380cbd7b0_0, v0x7fa380d310c0_0, v0x7fa380d317d0_0, v0x7fa380d21290_0;
S_0x7fa380d0d230 .scope module, "ISRCMUX" "src_mux" 3 100, 12 1, S_0x7fa380c5a750;
 .timescale 0 0;
P_0x7fa381800808 .param/l "ADD" 10 5, C4<000>;
P_0x7fa381800830 .param/l "ADDi" 10 17, C4<0000>;
P_0x7fa381800858 .param/l "AND" 10 7, C4<010>;
P_0x7fa381800880 .param/l "ANDi" 10 20, C4<0011>;
P_0x7fa3818008a8 .param/l "BRi" 10 29, C4<1100>;
P_0x7fa3818008d0 .param/l "HLTi" 10 32, C4<1111>;
P_0x7fa3818008f8 .param/l "IMM2SRC0" 10 40, C4<11>;
P_0x7fa381800920 .param/l "IMM2SRC1" 10 46, C4<01>;
P_0x7fa381800948 .param/l "IMM_BR2SRC0" 10 38, C4<01>;
P_0x7fa381800970 .param/l "IMM_JMP2SRC0" 10 39, C4<10>;
P_0x7fa381800998 .param/l "JALi" 10 30, C4<1101>;
P_0x7fa3818009c0 .param/l "JRi" 10 31, C4<1110>;
P_0x7fa3818009e8 .param/l "LHB" 10 12, C4<111>;
P_0x7fa381800a10 .param/l "LHBi" 10 27, C4<1010>;
P_0x7fa381800a38 .param/l "LLBi" 10 28, C4<1011>;
P_0x7fa381800a60 .param/l "LWi" 10 25, C4<1000>;
P_0x7fa381800a88 .param/l "NOR" 10 8, C4<011>;
P_0x7fa381800ab0 .param/l "NORi" 10 21, C4<0100>;
P_0x7fa381800ad8 .param/l "NPC2SRC1" 10 47, C4<10>;
P_0x7fa381800b00 .param/l "PADDSBi" 10 18, C4<0001>;
P_0x7fa381800b28 .param/l "RF2SRC0" 10 37, C4<00>;
P_0x7fa381800b50 .param/l "RF2SRC1" 10 45, C4<00>;
P_0x7fa381800b78 .param/l "SLL" 10 9, C4<100>;
P_0x7fa381800ba0 .param/l "SLLi" 10 22, C4<0101>;
P_0x7fa381800bc8 .param/l "SRA" 10 11, C4<110>;
P_0x7fa381800bf0 .param/l "SRAi" 10 24, C4<0111>;
P_0x7fa381800c18 .param/l "SRL" 10 10, C4<101>;
P_0x7fa381800c40 .param/l "SRLi" 10 23, C4<0110>;
P_0x7fa381800c68 .param/l "SUB" 10 6, C4<001>;
P_0x7fa381800c90 .param/l "SUBi" 10 19, C4<0010>;
P_0x7fa381800cb8 .param/l "SWi" 10 26, C4<1001>;
v0x7fa380d0bb60_0 .net "RF_p0", 15 0, L_0x7fa380cc86c0; 1 drivers
v0x7fa380d18bd0_0 .net "RF_p1", 15 0, L_0x7fa380cc8800; 1 drivers
v0x7fa380d18c50_0 .net *"_s0", 15 0, L_0x7fa380cc85b0; 1 drivers
v0x7fa380d17090_0 .net *"_s11", 0 0, C4<0>; 1 drivers
v0x7fa380d17110_0 .net *"_s12", 2 0, C4<000>; 1 drivers
v0x7fa380d158f0_0 .net *"_s14", 0 0, L_0x7fa380cc8c10; 1 drivers
v0x7fa380d15970_0 .net *"_s16", 2 0, L_0x7fa380cc8ce0; 1 drivers
v0x7fa380d14130_0 .net *"_s19", 0 0, C4<0>; 1 drivers
v0x7fa380d141b0_0 .net *"_s20", 2 0, C4<001>; 1 drivers
v0x7fa380d28a80_0 .net *"_s22", 0 0, L_0x7fa380cc8f80; 1 drivers
v0x7fa380d2b7b0_0 .net *"_s25", 0 0, L_0x7fa380cc9050; 1 drivers
v0x7fa380d2b830_0 .net *"_s26", 6 0, L_0x7fa380cc91b0; 1 drivers
v0x7fa380d2b510_0 .net *"_s29", 8 0, L_0x7fa380cc9400; 1 drivers
v0x7fa380d2b170_0 .net *"_s30", 15 0, L_0x7fa380cc9240; 1 drivers
v0x7fa380d2b1f0_0 .net *"_s32", 2 0, L_0x7fa380cc9530; 1 drivers
v0x7fa380d2a070_0 .net *"_s35", 0 0, C4<0>; 1 drivers
v0x7fa380d2a0f0_0 .net *"_s36", 2 0, C4<010>; 1 drivers
v0x7fa380d2fea0_0 .net *"_s38", 0 0, L_0x7fa380cc9750; 1 drivers
v0x7fa380d2ff20_0 .net *"_s4", 15 0, L_0x7fa380cc8750; 1 drivers
v0x7fa380d2be60_0 .net *"_s41", 0 0, L_0x7fa380cc9820; 1 drivers
v0x7fa380d2ba50_0 .net *"_s42", 3 0, L_0x7fa380cc9930; 1 drivers
v0x7fa380d2b590_0 .net *"_s44", 15 0, L_0x7fa380cc9a80; 1 drivers
v0x7fa380d1c6f0_0 .net *"_s47", 0 0, L_0x7fa380cc9ba0; 1 drivers
v0x7fa380d1c770_0 .net *"_s48", 11 0, L_0x7fa380cc9d30; 1 drivers
v0x7fa380d1c7f0_0 .net *"_s51", 3 0, L_0x7fa380cc9b10; 1 drivers
v0x7fa380d2bdc0_0 .net *"_s52", 15 0, L_0x7fa380cc9fa0; 1 drivers
v0x7fa380d23150_0 .net *"_s54", 15 0, L_0x7fa380cca0e0; 1 drivers
v0x7fa380d2bad0_0 .net *"_s56", 15 0, L_0x7fa380cca1b0; 1 drivers
v0x7fa380d22a20_0 .net *"_s60", 2 0, L_0x7fa380cca410; 1 drivers
v0x7fa380d23080_0 .net *"_s63", 0 0, C4<0>; 1 drivers
v0x7fa380d2c3a0_0 .net *"_s64", 2 0, C4<000>; 1 drivers
v0x7fa380d22940_0 .net *"_s66", 0 0, L_0x7fa380cca630; 1 drivers
v0x7fa380d276f0_0 .net *"_s68", 2 0, L_0x7fa380cca6c0; 1 drivers
v0x7fa380d275f0_0 .net *"_s71", 0 0, C4<0>; 1 drivers
v0x7fa380d27670_0 .net *"_s72", 2 0, C4<010>; 1 drivers
v0x7fa380d13ca0_0 .net *"_s74", 0 0, L_0x7fa380cca240; 1 drivers
v0x7fa380d13d20_0 .net *"_s77", 0 0, L_0x7fa380cca9f0; 1 drivers
v0x7fa380d13b80_0 .net *"_s78", 7 0, L_0x7fa380ccab70; 1 drivers
v0x7fa380d13c00_0 .net *"_s8", 2 0, L_0x7fa380cc89f0; 1 drivers
v0x7fa380d302e0_0 .net *"_s81", 7 0, L_0x7fa380ccad90; 1 drivers
v0x7fa380d30360_0 .net *"_s82", 15 0, L_0x7fa380cca7d0; 1 drivers
v0x7fa380d303e0_0 .net *"_s84", 15 0, L_0x7fa380ccaa80; 1 drivers
v0x7fa380d30460_0 .alias "byp0_DM", 0 0, v0x7fa380d3d3f0_0;
v0x7fa380d304e0_0 .alias "byp0_EX", 0 0, v0x7fa380d3d4b0_0;
v0x7fa380d30560_0 .alias "byp1_DM", 0 0, v0x7fa380d3d570_0;
v0x7fa380d305e0_0 .alias "byp1_EX", 0 0, v0x7fa380d3d630_0;
v0x7fa380d30660_0 .alias "clk", 0 0, v0x7fa380d3d770_0;
v0x7fa380d306e0_0 .alias "dst_DM_WB", 15 0, v0x7fa380d3ee70_0;
v0x7fa380d30760_0 .alias "dst_EX_DM", 15 0, v0x7fa380d3dd50_0;
v0x7fa380d30970_0 .alias "imm_ID_EX", 11 0, v0x7fa380d3e080_0;
v0x7fa380d309f0_0 .alias "p0", 15 0, v0x7fa380d3e790_0;
v0x7fa380d30a70_0 .var "p0_EX_DM", 15 0;
v0x7fa380d307e0_0 .var "p0_ID_EX", 15 0;
v0x7fa380d30860_0 .alias "p1", 15 0, v0x7fa380d3e950_0;
v0x7fa380d308e0_0 .var "p1_ID_EX", 15 0;
v0x7fa380d30af0_0 .alias "pc_ID_EX", 15 0, v0x7fa380d3ea10_0;
v0x7fa380d30b70_0 .alias "src0", 15 0, v0x7fa380d37f20_0;
v0x7fa380d2c2b0_0 .alias "src0sel_ID_EX", 1 0, v0x7fa380d3f0f0_0;
v0x7fa380d30dc0_0 .alias "src1", 15 0, v0x7fa380d3f1b0_0;
v0x7fa380d30e40_0 .alias "src1sel_ID_EX", 1 0, v0x7fa380d3f3a0_0;
v0x7fa380d30ec0_0 .alias "stall_EX_DM", 0 0, v0x7fa380d3f4e0_0;
v0x7fa380d30bf0_0 .alias "stall_ID_EX", 0 0, v0x7fa380d3f560_0;
L_0x7fa380cc85b0 .functor MUXZ 16, v0x7fa380d307e0_0, v0x7fa380cbd7b0_0, v0x7fa380d32b20_0, C4<>;
L_0x7fa380cc86c0 .functor MUXZ 16, L_0x7fa380cc85b0, v0x7fa380cc4140_0, v0x7fa380d32d30_0, C4<>;
L_0x7fa380cc8750 .functor MUXZ 16, v0x7fa380d308e0_0, v0x7fa380cbd7b0_0, v0x7fa380d32ca0_0, C4<>;
L_0x7fa380cc8800 .functor MUXZ 16, L_0x7fa380cc8750, v0x7fa380cc4140_0, v0x7fa380d32e50_0, C4<>;
L_0x7fa380cc89f0 .concat [ 2 1 0 0], v0x7fa380d34940_0, C4<0>;
L_0x7fa380cc8c10 .cmp/eq 3, L_0x7fa380cc89f0, C4<000>;
L_0x7fa380cc8ce0 .concat [ 2 1 0 0], v0x7fa380d34940_0, C4<0>;
L_0x7fa380cc8f80 .cmp/eq 3, L_0x7fa380cc8ce0, C4<001>;
L_0x7fa380cc9050 .part v0x7fa380d339e0_0, 8, 1;
LS_0x7fa380cc91b0_0_0 .concat [ 1 1 1 1], L_0x7fa380cc9050, L_0x7fa380cc9050, L_0x7fa380cc9050, L_0x7fa380cc9050;
LS_0x7fa380cc91b0_0_4 .concat [ 1 1 1 0], L_0x7fa380cc9050, L_0x7fa380cc9050, L_0x7fa380cc9050;
L_0x7fa380cc91b0 .concat [ 4 3 0 0], LS_0x7fa380cc91b0_0_0, LS_0x7fa380cc91b0_0_4;
L_0x7fa380cc9400 .part v0x7fa380d339e0_0, 0, 9;
L_0x7fa380cc9240 .concat [ 9 7 0 0], L_0x7fa380cc9400, L_0x7fa380cc91b0;
L_0x7fa380cc9530 .concat [ 2 1 0 0], v0x7fa380d34940_0, C4<0>;
L_0x7fa380cc9750 .cmp/eq 3, L_0x7fa380cc9530, C4<010>;
L_0x7fa380cc9820 .part v0x7fa380d339e0_0, 11, 1;
L_0x7fa380cc9930 .concat [ 1 1 1 1], L_0x7fa380cc9820, L_0x7fa380cc9820, L_0x7fa380cc9820, L_0x7fa380cc9820;
L_0x7fa380cc9a80 .concat [ 12 4 0 0], v0x7fa380d339e0_0, L_0x7fa380cc9930;
L_0x7fa380cc9ba0 .part v0x7fa380d339e0_0, 3, 1;
LS_0x7fa380cc9d30_0_0 .concat [ 1 1 1 1], L_0x7fa380cc9ba0, L_0x7fa380cc9ba0, L_0x7fa380cc9ba0, L_0x7fa380cc9ba0;
LS_0x7fa380cc9d30_0_4 .concat [ 1 1 1 1], L_0x7fa380cc9ba0, L_0x7fa380cc9ba0, L_0x7fa380cc9ba0, L_0x7fa380cc9ba0;
LS_0x7fa380cc9d30_0_8 .concat [ 1 1 1 1], L_0x7fa380cc9ba0, L_0x7fa380cc9ba0, L_0x7fa380cc9ba0, L_0x7fa380cc9ba0;
L_0x7fa380cc9d30 .concat [ 4 4 4 0], LS_0x7fa380cc9d30_0_0, LS_0x7fa380cc9d30_0_4, LS_0x7fa380cc9d30_0_8;
L_0x7fa380cc9b10 .part v0x7fa380d339e0_0, 0, 4;
L_0x7fa380cc9fa0 .concat [ 4 12 0 0], L_0x7fa380cc9b10, L_0x7fa380cc9d30;
L_0x7fa380cca0e0 .functor MUXZ 16, L_0x7fa380cc9fa0, L_0x7fa380cc9a80, L_0x7fa380cc9750, C4<>;
L_0x7fa380cca1b0 .functor MUXZ 16, L_0x7fa380cca0e0, L_0x7fa380cc9240, L_0x7fa380cc8f80, C4<>;
L_0x7fa380cca300 .functor MUXZ 16, L_0x7fa380cca1b0, L_0x7fa380cc86c0, L_0x7fa380cc8c10, C4<>;
L_0x7fa380cca410 .concat [ 2 1 0 0], v0x7fa380d34640_0, C4<0>;
L_0x7fa380cca630 .cmp/eq 3, L_0x7fa380cca410, C4<000>;
L_0x7fa380cca6c0 .concat [ 2 1 0 0], v0x7fa380d34640_0, C4<0>;
L_0x7fa380cca240 .cmp/eq 3, L_0x7fa380cca6c0, C4<010>;
L_0x7fa380cca9f0 .part v0x7fa380d339e0_0, 7, 1;
LS_0x7fa380ccab70_0_0 .concat [ 1 1 1 1], L_0x7fa380cca9f0, L_0x7fa380cca9f0, L_0x7fa380cca9f0, L_0x7fa380cca9f0;
LS_0x7fa380ccab70_0_4 .concat [ 1 1 1 1], L_0x7fa380cca9f0, L_0x7fa380cca9f0, L_0x7fa380cca9f0, L_0x7fa380cca9f0;
L_0x7fa380ccab70 .concat [ 4 4 0 0], LS_0x7fa380ccab70_0_0, LS_0x7fa380ccab70_0_4;
L_0x7fa380ccad90 .part v0x7fa380d339e0_0, 0, 8;
L_0x7fa380cca7d0 .concat [ 8 8 0 0], L_0x7fa380ccad90, L_0x7fa380ccab70;
L_0x7fa380ccaa80 .functor MUXZ 16, L_0x7fa380cca7d0, v0x7fa380d355a0_0, L_0x7fa380cca240, C4<>;
L_0x7fa380ccae60 .functor MUXZ 16, L_0x7fa380ccaa80, L_0x7fa380cc8800, L_0x7fa380cca630, C4<>;
S_0x7fa380cbd8f0 .scope module, "iALU" "alu" 3 114, 13 1, S_0x7fa380c5a750;
 .timescale 0 0;
P_0x7fa381001208 .param/l "ADD" 10 5, C4<000>;
P_0x7fa381001230 .param/l "ADDi" 10 17, C4<0000>;
P_0x7fa381001258 .param/l "AND" 10 7, C4<010>;
P_0x7fa381001280 .param/l "ANDi" 10 20, C4<0011>;
P_0x7fa3810012a8 .param/l "BRi" 10 29, C4<1100>;
P_0x7fa3810012d0 .param/l "HLTi" 10 32, C4<1111>;
P_0x7fa3810012f8 .param/l "IMM2SRC0" 10 40, C4<11>;
P_0x7fa381001320 .param/l "IMM2SRC1" 10 46, C4<01>;
P_0x7fa381001348 .param/l "IMM_BR2SRC0" 10 38, C4<01>;
P_0x7fa381001370 .param/l "IMM_JMP2SRC0" 10 39, C4<10>;
P_0x7fa381001398 .param/l "JALi" 10 30, C4<1101>;
P_0x7fa3810013c0 .param/l "JRi" 10 31, C4<1110>;
P_0x7fa3810013e8 .param/l "LHB" 10 12, C4<111>;
P_0x7fa381001410 .param/l "LHBi" 10 27, C4<1010>;
P_0x7fa381001438 .param/l "LLBi" 10 28, C4<1011>;
P_0x7fa381001460 .param/l "LWi" 10 25, C4<1000>;
P_0x7fa381001488 .param/l "NOR" 10 8, C4<011>;
P_0x7fa3810014b0 .param/l "NORi" 10 21, C4<0100>;
P_0x7fa3810014d8 .param/l "NPC2SRC1" 10 47, C4<10>;
P_0x7fa381001500 .param/l "PADDSBi" 10 18, C4<0001>;
P_0x7fa381001528 .param/l "RF2SRC0" 10 37, C4<00>;
P_0x7fa381001550 .param/l "RF2SRC1" 10 45, C4<00>;
P_0x7fa381001578 .param/l "SLL" 10 9, C4<100>;
P_0x7fa3810015a0 .param/l "SLLi" 10 22, C4<0101>;
P_0x7fa3810015c8 .param/l "SRA" 10 11, C4<110>;
P_0x7fa3810015f0 .param/l "SRAi" 10 24, C4<0111>;
P_0x7fa381001618 .param/l "SRL" 10 10, C4<101>;
P_0x7fa381001640 .param/l "SRLi" 10 23, C4<0110>;
P_0x7fa381001668 .param/l "SUB" 10 6, C4<001>;
P_0x7fa381001690 .param/l "SUBi" 10 19, C4<0010>;
P_0x7fa3810016b8 .param/l "SWi" 10 26, C4<1001>;
L_0x7fa380ccb370 .functor NOT 16, L_0x7fa380cca300, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fa380ccc8d0 .functor NOT 1, L_0x7fa380cccc20, C4<0>, C4<0>, C4<0>;
L_0x7fa380ccce80 .functor AND 1, L_0x7fa380ccc8d0, L_0x7fa380ccccb0, C4<1>, C4<1>;
L_0x7fa380cccee0 .functor AND 1, L_0x7fa380ccce80, L_0x7fa380ccc3e0, C4<1>, C4<1>;
L_0x7fa380ccd420 .functor NOT 1, L_0x7fa380ccd2b0, C4<0>, C4<0>, C4<0>;
L_0x7fa380ccd150 .functor AND 1, L_0x7fa380ccd220, L_0x7fa380ccd420, C4<1>, C4<1>;
L_0x7fa380ccd550 .functor NOT 1, L_0x7fa380ccd4c0, C4<0>, C4<0>, C4<0>;
L_0x7fa380ccd630 .functor AND 1, L_0x7fa380ccd150, L_0x7fa380ccd550, C4<1>, C4<1>;
L_0x7fa380ccd9e0 .functor NOT 1, L_0x7fa380ccd380, C4<0>, C4<0>, C4<0>;
L_0x7fa380ccdc60 .functor AND 1, L_0x7fa380ccd9e0, L_0x7fa380ccdad0, C4<1>, C4<1>;
L_0x7fa380ccddc0 .functor AND 1, L_0x7fa380ccdc60, L_0x7fa380ccd8f0, C4<1>, C4<1>;
L_0x7fa380ccdff0 .functor NOT 1, L_0x7fa380cce100, C4<0>, C4<0>, C4<0>;
L_0x7fa380cce050 .functor AND 1, L_0x7fa380ccdba0, L_0x7fa380ccdff0, C4<1>, C4<1>;
L_0x7fa380ccde20 .functor NOT 1, L_0x7fa380cce360, C4<0>, C4<0>, C4<0>;
L_0x7fa380cce430 .functor AND 1, L_0x7fa380cce050, L_0x7fa380ccde20, C4<1>, C4<1>;
L_0x7fa380ccefb0 .functor AND 1, L_0x7fa380cced50, L_0x7fa380ccede0, C4<1>, C4<1>;
L_0x7fa380ccf380 .functor NOT 1, L_0x7fa380ccf010, C4<0>, C4<0>, C4<0>;
L_0x7fa380ccf4b0 .functor AND 1, L_0x7fa380ccefb0, L_0x7fa380ccf380, C4<1>, C4<1>;
L_0x7fa380ccf320 .functor NOT 1, L_0x7fa380ccf290, C4<0>, C4<0>, C4<0>;
L_0x7fa380ccf6b0 .functor AND 1, L_0x7fa380ccf320, L_0x7fa380ccf5e0, C4<1>, C4<1>;
L_0x7fa380ccf840 .functor AND 1, L_0x7fa380ccf6b0, L_0x7fa380ccfa10, C4<1>, C4<1>;
L_0x7fa380cd0140 .functor OR 1, L_0x7fa380cceb30, L_0x7fa380ccf550, C4<0>, C4<0>;
L_0x7fa380cd1150 .functor AND 16, L_0x7fa380ccae60, L_0x7fa380cca300, C4<1111111111111111>, C4<1111111111111111>;
L_0x7fa380cd28c0 .functor OR 16, L_0x7fa380ccae60, L_0x7fa380cca300, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fa380cd2920 .functor NOT 16, L_0x7fa380cd28c0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fa380cd31c0 .functor OR 1, L_0x7fa380cd3400, L_0x7fa380cd2f80, C4<0>, C4<0>;
v0x7fa380cbe360_0 .net *"_s0", 3 0, L_0x7fa380ccb0f0; 1 drivers
v0x7fa380cbe3f0_0 .net *"_s104", 0 0, L_0x7fa380ccd380; 1 drivers
v0x7fa380cbe480_0 .net *"_s105", 0 0, L_0x7fa380ccd9e0; 1 drivers
v0x7fa380cbe520_0 .net *"_s108", 0 0, L_0x7fa380ccdad0; 1 drivers
v0x7fa380cbe5b0_0 .net *"_s109", 0 0, L_0x7fa380ccdc60; 1 drivers
v0x7fa380cbe670_0 .net *"_s112", 0 0, L_0x7fa380ccd8f0; 1 drivers
v0x7fa380cbe700_0 .net *"_s113", 0 0, L_0x7fa380ccddc0; 1 drivers
v0x7fa380cbe7c0_0 .net/s *"_s115", 0 0, C4<1>; 1 drivers
v0x7fa380cbe840_0 .net/s *"_s117", 0 0, C4<0>; 1 drivers
v0x7fa380cbe910_0 .net *"_s12", 3 0, L_0x7fa380ccb560; 1 drivers
v0x7fa380cbe990_0 .net *"_s122", 0 0, L_0x7fa380ccdba0; 1 drivers
v0x7fa380cbea70_0 .net *"_s124", 0 0, L_0x7fa380cce100; 1 drivers
v0x7fa380cbeaf0_0 .net *"_s125", 0 0, L_0x7fa380ccdff0; 1 drivers
v0x7fa380cbebe0_0 .net *"_s127", 0 0, L_0x7fa380cce050; 1 drivers
v0x7fa380cbec60_0 .net *"_s130", 0 0, L_0x7fa380cce360; 1 drivers
v0x7fa380cbed60_0 .net *"_s131", 0 0, L_0x7fa380ccde20; 1 drivers
v0x7fa380cbede0_0 .net *"_s133", 0 0, L_0x7fa380cce430; 1 drivers
v0x7fa380cbece0_0 .net/s *"_s135", 0 0, C4<1>; 1 drivers
v0x7fa380cbeef0_0 .net/s *"_s137", 0 0, C4<0>; 1 drivers
v0x7fa380cbf010_0 .net *"_s141", 7 0, C4<01111111>; 1 drivers
v0x7fa380cbf090_0 .net *"_s143", 7 0, C4<10000000>; 1 drivers
v0x7fa380cbee60_0 .net *"_s145", 7 0, L_0x7fa380cce210; 1 drivers
v0x7fa380cbf1c0_0 .net *"_s149", 7 0, C4<01111111>; 1 drivers
v0x7fa380cbef70_0 .net *"_s15", 0 0, C4<0>; 1 drivers
v0x7fa380cbf300_0 .net *"_s151", 7 0, C4<10000000>; 1 drivers
v0x7fa380cbf110_0 .net *"_s153", 7 0, L_0x7fa380cce790; 1 drivers
v0x7fa380cbf450_0 .net *"_s16", 3 0, C4<0001>; 1 drivers
v0x7fa380cbf240_0 .net *"_s162", 0 0, L_0x7fa380cced50; 1 drivers
v0x7fa380cbf5b0_0 .net *"_s164", 0 0, L_0x7fa380ccede0; 1 drivers
v0x7fa380cbf380_0 .net *"_s165", 0 0, L_0x7fa380ccefb0; 1 drivers
v0x7fa380cbf720_0 .net *"_s168", 0 0, L_0x7fa380ccf010; 1 drivers
v0x7fa380cbf4d0_0 .net *"_s169", 0 0, L_0x7fa380ccf380; 1 drivers
v0x7fa380cbf8a0_0 .net *"_s171", 0 0, L_0x7fa380ccf4b0; 1 drivers
v0x7fa380cbf7a0_0 .net/s *"_s173", 0 0, C4<1>; 1 drivers
v0x7fa380cbf820_0 .net/s *"_s175", 0 0, C4<0>; 1 drivers
v0x7fa380cbf920_0 .net *"_s18", 0 0, L_0x7fa380ccb200; 1 drivers
v0x7fa380cbf9a0_0 .net *"_s180", 0 0, L_0x7fa380ccf290; 1 drivers
v0x7fa380cbfa20_0 .net *"_s181", 0 0, L_0x7fa380ccf320; 1 drivers
v0x7fa380cbfaa0_0 .net *"_s184", 0 0, L_0x7fa380ccf420; 1 drivers
v0x7fa380cbfb20_0 .net *"_s186", 0 0, L_0x7fa380ccf5e0; 1 drivers
v0x7fa380cbfba0_0 .net *"_s187", 0 0, L_0x7fa380ccf6b0; 1 drivers
v0x7fa380cbfc20_0 .net *"_s190", 0 0, L_0x7fa380ccfa10; 1 drivers
v0x7fa380cbfca0_0 .net *"_s191", 0 0, L_0x7fa380ccf840; 1 drivers
v0x7fa380cbfd20_0 .net/s *"_s193", 0 0, C4<1>; 1 drivers
v0x7fa380cbfda0_0 .net/s *"_s195", 0 0, C4<0>; 1 drivers
v0x7fa380cbfe20_0 .net *"_s199", 15 0, C4<0111111111111111>; 1 drivers
v0x7fa380cbfea0_0 .net/s *"_s20", 0 0, C4<1>; 1 drivers
v0x7fa380cbff20_0 .net *"_s201", 15 0, C4<1000000000000000>; 1 drivers
v0x7fa380cbffa0_0 .net *"_s203", 15 0, L_0x7fa380ccfc80; 1 drivers
v0x7fa380cc01b0_0 .net *"_s210", 0 0, L_0x7fa380cd01a0; 1 drivers
v0x7fa380cc0230_0 .net *"_s212", 14 0, L_0x7fa380ccff90; 1 drivers
v0x7fa380cc02b0_0 .net *"_s213", 0 0, C4<0>; 1 drivers
v0x7fa380cc0020_0 .net *"_s215", 15 0, L_0x7fa380cd0020; 1 drivers
v0x7fa380cc00a0_0 .net/s *"_s22", 0 0, C4<0>; 1 drivers
v0x7fa380cc0120_0 .net *"_s220", 0 0, L_0x7fa380cd0300; 1 drivers
v0x7fa380cc0500_0 .net *"_s222", 13 0, L_0x7fa380cd03d0; 1 drivers
v0x7fa380cc0580_0 .net *"_s223", 1 0, C4<00>; 1 drivers
v0x7fa380cc0610_0 .net *"_s225", 15 0, L_0x7fa380cd04e0; 1 drivers
v0x7fa380cc0340_0 .net *"_s230", 0 0, L_0x7fa380cd05b0; 1 drivers
v0x7fa380cc03d0_0 .net *"_s232", 11 0, L_0x7fa380cd0640; 1 drivers
v0x7fa380cc0460_0 .net *"_s233", 3 0, C4<0000>; 1 drivers
v0x7fa380cc06a0_0 .net *"_s235", 15 0, L_0x7fa380cd08b0; 1 drivers
v0x7fa380cc0720_0 .net *"_s240", 0 0, L_0x7fa380cd0ad0; 1 drivers
v0x7fa380cc09b0_0 .net *"_s242", 7 0, L_0x7fa380cd0be0; 1 drivers
v0x7fa380cc0a40_0 .net *"_s243", 7 0, C4<00000000>; 1 drivers
v0x7fa380cc0ad0_0 .net *"_s245", 15 0, L_0x7fa380cd0e60; 1 drivers
v0x7fa380cc0b60_0 .net *"_s249", 3 0, L_0x7fa380cd0f30; 1 drivers
v0x7fa380cc07b0_0 .net *"_s252", 0 0, C4<0>; 1 drivers
v0x7fa380cc0840_0 .net *"_s253", 3 0, C4<0110>; 1 drivers
v0x7fa380cc08d0_0 .net *"_s255", 0 0, L_0x7fa380cd1200; 1 drivers
v0x7fa380cc0e10_0 .net *"_s258", 0 0, L_0x7fa380cd0cb0; 1 drivers
v0x7fa380cc0e90_0 .net *"_s259", 0 0, C4<0>; 1 drivers
v0x7fa380cc0f10_0 .net *"_s264", 0 0, L_0x7fa380cd1390; 1 drivers
v0x7fa380cc0be0_0 .net *"_s266", 14 0, L_0x7fa380cd1420; 1 drivers
v0x7fa380cc0c60_0 .net *"_s267", 15 0, L_0x7fa380cd14b0; 1 drivers
v0x7fa380cc0cf0_0 .net *"_s272", 0 0, L_0x7fa380ccdd00; 1 drivers
v0x7fa380cc0d80_0 .net *"_s273", 1 0, L_0x7fa380cd1890; 1 drivers
v0x7fa380cc1200_0 .net *"_s276", 13 0, L_0x7fa380cd19a0; 1 drivers
v0x7fa380cc1290_0 .net *"_s277", 15 0, L_0x7fa380cd1cc0; 1 drivers
v0x7fa380cc1320_0 .net *"_s282", 0 0, L_0x7fa380cd1ee0; 1 drivers
v0x7fa380cc13b0_0 .net *"_s283", 3 0, L_0x7fa380cd1a30; 1 drivers
v0x7fa380cc0fa0_0 .net *"_s286", 11 0, L_0x7fa380cd1bc0; 1 drivers
v0x7fa380cc1030_0 .net *"_s287", 15 0, L_0x7fa380cd1f70; 1 drivers
v0x7fa380cc10c0_0 .net *"_s292", 0 0, L_0x7fa380cd2110; 1 drivers
v0x7fa380cc1150_0 .net *"_s293", 7 0, L_0x7fa380cd22a0; 1 drivers
v0x7fa380cc16e0_0 .net *"_s296", 7 0, L_0x7fa380cd1ac0; 1 drivers
v0x7fa380cc1760_0 .net *"_s297", 15 0, L_0x7fa380cd2580; 1 drivers
v0x7fa380cc17e0_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x7fa380cc1870_0 .net *"_s30", 7 0, L_0x7fa380ccbc20; 1 drivers
v0x7fa380cc1440_0 .net *"_s301", 3 0, L_0x7fa380cd2a10; 1 drivers
v0x7fa380cc14d0_0 .net *"_s304", 0 0, C4<0>; 1 drivers
v0x7fa380cc1560_0 .net *"_s305", 3 0, C4<0010>; 1 drivers
v0x7fa380cc15f0_0 .net *"_s307", 0 0, L_0x7fa380cd1040; 1 drivers
v0x7fa380cc1be0_0 .net *"_s309", 15 0, L_0x7fa380cd1150; 1 drivers
v0x7fa380cc1c60_0 .net *"_s31", 8 0, L_0x7fa380ccbd40; 1 drivers
v0x7fa380cc1ce0_0 .net *"_s311", 3 0, L_0x7fa380cd2760; 1 drivers
v0x7fa380cc1d60_0 .net *"_s314", 0 0, C4<0>; 1 drivers
v0x7fa380cc18f0_0 .net *"_s315", 3 0, C4<0011>; 1 drivers
v0x7fa380cc1970_0 .net *"_s317", 0 0, L_0x7fa380cd27f0; 1 drivers
v0x7fa380cc19f0_0 .net *"_s319", 15 0, L_0x7fa380cd28c0; 1 drivers
v0x7fa380cc1a80_0 .net *"_s321", 15 0, L_0x7fa380cd2920; 1 drivers
v0x7fa380cc1b10_0 .net *"_s323", 3 0, L_0x7fa380cd2c30; 1 drivers
v0x7fa380cc2110_0 .net *"_s326", 0 0, C4<0>; 1 drivers
v0x7fa380cc24d0_0 .net *"_s327", 3 0, C4<0100>; 1 drivers
v0x7fa380cc1de0_0 .net *"_s329", 0 0, L_0x7fa380cd3020; 1 drivers
v0x7fa380cc1e60_0 .net *"_s331", 3 0, L_0x7fa380cd30b0; 1 drivers
v0x7fa380cc1ee0_0 .net *"_s334", 0 0, C4<0>; 1 drivers
v0x7fa380cc1f70_0 .net *"_s335", 3 0, C4<0101>; 1 drivers
v0x7fa380cc2000_0 .net *"_s337", 0 0, L_0x7fa380cd3400; 1 drivers
v0x7fa380cc2090_0 .net *"_s339", 3 0, L_0x7fa380cd2e30; 1 drivers
v0x7fa380cc21a0_0 .net *"_s34", 0 0, C4<0>; 1 drivers
v0x7fa380cc2230_0 .net *"_s342", 0 0, C4<0>; 1 drivers
v0x7fa380cc22c0_0 .net *"_s343", 3 0, C4<0110>; 1 drivers
v0x7fa380cc2350_0 .net *"_s345", 0 0, L_0x7fa380cd2f80; 1 drivers
v0x7fa380cc23e0_0 .net *"_s347", 0 0, L_0x7fa380cd31c0; 1 drivers
v0x7fa380cc28f0_0 .net *"_s349", 3 0, L_0x7fa380cd32a0; 1 drivers
v0x7fa380cc2970_0 .net *"_s352", 0 0, C4<0>; 1 drivers
v0x7fa380cc29f0_0 .net *"_s353", 3 0, C4<0111>; 1 drivers
v0x7fa380cc2a70_0 .net *"_s355", 0 0, L_0x7fa380cd3a00; 1 drivers
v0x7fa380cc2550_0 .net *"_s358", 7 0, L_0x7fa380cd3510; 1 drivers
v0x7fa380cc25d0_0 .net *"_s36", 7 0, L_0x7fa380ccbf30; 1 drivers
v0x7fa380cc2650_0 .net *"_s360", 7 0, L_0x7fa380cd35a0; 1 drivers
v0x7fa380cc26e0_0 .net *"_s361", 15 0, L_0x7fa380cd3630; 1 drivers
v0x7fa380cc2770_0 .net *"_s363", 15 0, L_0x7fa380cd3c10; 1 drivers
v0x7fa380cc2800_0 .net *"_s365", 15 0, L_0x7fa380cd4090; 1 drivers
v0x7fa380cc2ee0_0 .net *"_s367", 15 0, L_0x7fa380cd41e0; 1 drivers
v0x7fa380cc2f60_0 .net *"_s369", 15 0, L_0x7fa380cd42f0; 1 drivers
v0x7fa380cc2af0_0 .net *"_s37", 8 0, L_0x7fa380ccc020; 1 drivers
v0x7fa380cc2b70_0 .net *"_s371", 15 0, L_0x7fa380cd4440; 1 drivers
v0x7fa380cc2bf0_0 .net *"_s4", 3 0, C4<0001>; 1 drivers
v0x7fa380cc2c70_0 .net *"_s40", 0 0, C4<0>; 1 drivers
v0x7fa380cc2cf0_0 .net *"_s41", 8 0, L_0x7fa380ccc0f0; 1 drivers
v0x7fa380cc2d80_0 .net *"_s43", 8 0, L_0x7fa380ccc290; 1 drivers
v0x7fa380cc2e10_0 .net *"_s46", 7 0, C4<00000000>; 1 drivers
v0x7fa380cc2fe0_0 .net *"_s47", 8 0, L_0x7fa380ccc490; 1 drivers
v0x7fa380cc3060_0 .net *"_s49", 0 0, C4<0>; 1 drivers
v0x7fa380cc30e0_0 .net *"_s54", 7 0, L_0x7fa380ccc690; 1 drivers
v0x7fa380cc3160_0 .net *"_s56", 7 0, L_0x7fa380ccc7b0; 1 drivers
v0x7fa380cc31e0_0 .net *"_s57", 7 0, L_0x7fa380ccc840; 1 drivers
v0x7fa380cc3270_0 .net *"_s59", 7 0, L_0x7fa380ccc720; 1 drivers
v0x7fa380cc3300_0 .net *"_s6", 0 0, L_0x7fa380cca4a0; 1 drivers
v0x7fa380cc33e0_0 .net *"_s62", 6 0, C4<0000000>; 1 drivers
v0x7fa380cc3460_0 .net *"_s66", 0 0, L_0x7fa380cccc20; 1 drivers
v0x7fa380cc34e0_0 .net *"_s67", 0 0, L_0x7fa380ccc8d0; 1 drivers
v0x7fa380cc3560_0 .net *"_s70", 0 0, L_0x7fa380ccccb0; 1 drivers
v0x7fa380cc35e0_0 .net *"_s71", 0 0, L_0x7fa380ccce80; 1 drivers
v0x7fa380cc3660_0 .net *"_s74", 0 0, L_0x7fa380ccc3e0; 1 drivers
v0x7fa380cc36f0_0 .net *"_s75", 0 0, L_0x7fa380cccee0; 1 drivers
v0x7fa380cc3780_0 .net/s *"_s77", 0 0, C4<1>; 1 drivers
v0x7fa380cc3810_0 .net/s *"_s79", 0 0, C4<0>; 1 drivers
v0x7fa380cc38a0_0 .net *"_s8", 15 0, L_0x7fa380ccb370; 1 drivers
v0x7fa380cc3930_0 .net *"_s84", 0 0, L_0x7fa380ccd220; 1 drivers
v0x7fa380cc39c0_0 .net *"_s86", 0 0, L_0x7fa380ccd2b0; 1 drivers
v0x7fa380cc3a50_0 .net *"_s87", 0 0, L_0x7fa380ccd420; 1 drivers
v0x7fa380cc3ae0_0 .net *"_s89", 0 0, L_0x7fa380ccd150; 1 drivers
v0x7fa380cc3b70_0 .net *"_s92", 0 0, L_0x7fa380ccd4c0; 1 drivers
v0x7fa380cc3c00_0 .net *"_s93", 0 0, L_0x7fa380ccd550; 1 drivers
v0x7fa380cc3c90_0 .net *"_s95", 0 0, L_0x7fa380ccd630; 1 drivers
v0x7fa380cc3d20_0 .net/s *"_s97", 0 0, C4<1>; 1 drivers
v0x7fa380cc3db0_0 .net/s *"_s99", 0 0, C4<0>; 1 drivers
v0x7fa380cc3e40_0 .net "cin", 0 0, L_0x7fa380ccb6f0; 1 drivers
v0x7fa380cc3ed0_0 .net "cin_real_right_to_left", 0 0, L_0x7fa380ccc5c0; 1 drivers
v0x7fa380cc3f60_0 .net "cin_right_to_left", 0 0, L_0x7fa380ccba80; 1 drivers
v0x7fa380cc3ff0_0 .alias "clk", 0 0, v0x7fa380d3d770_0;
v0x7fa380cc40b0_0 .alias "dst", 15 0, v0x7fa380d3ddd0_0;
v0x7fa380cc4140_0 .var "dst_EX_DM", 15 0;
v0x7fa380cbf630_0 .alias "func", 2 0, v0x7fa380d3d2f0_0;
v0x7fa380cc41e0_0 .net "left_sat_neg", 0 0, L_0x7fa380ccca30; 1 drivers
v0x7fa380cc4260_0 .net "left_sat_pos", 0 0, L_0x7fa380ccd040; 1 drivers
v0x7fa380cc42e0_0 .net "left_sum", 7 0, L_0x7fa380cccb30; 1 drivers
v0x7fa380cc4360_0 .net "left_sum_sat", 7 0, L_0x7fa380cce990; 1 drivers
v0x7fa380cc43e0_0 .alias "neg", 0 0, v0x7fa380d3e370_0;
v0x7fa380cc4460_0 .alias "ov", 0 0, v0x7fa380d3e5e0_0;
v0x7fa380cc4500_0 .alias "padd", 0 0, v0x7fa380d3e660_0;
v0x7fa380cc4580_0 .net "right_sat_neg", 0 0, L_0x7fa380ccd790; 1 drivers
v0x7fa380cc4610_0 .net "right_sat_pos", 0 0, L_0x7fa380ccdec0; 1 drivers
v0x7fa380cc46a0_0 .net "right_sum", 7 0, L_0x7fa380ccbb50; 1 drivers
v0x7fa380cc4730_0 .net "right_sum_sat", 7 0, L_0x7fa380ccecc0; 1 drivers
v0x7fa380cc47c0_0 .net "sat_neg", 0 0, L_0x7fa380ccf550; 1 drivers
v0x7fa380d28070_0 .net "sat_pos", 0 0, L_0x7fa380cceb30; 1 drivers
v0x7fa380d2dcc0_0 .net "shamt", 3 0, L_0x7fa380cd4900; 1 drivers
v0x7fa380d2e120_0 .net "shft_in", 0 0, L_0x7fa380cd0d80; 1 drivers
v0x7fa380d257d0_0 .net "shft_l", 15 0, L_0x7fa380cd0750; 1 drivers
v0x7fa380d2d6a0_0 .net "shft_l1", 15 0, L_0x7fa380cd0230; 1 drivers
v0x7fa380d24c60_0 .net "shft_l2", 15 0, L_0x7fa380ccfe10; 1 drivers
v0x7fa380d24ce0_0 .net "shft_l4", 15 0, L_0x7fa380cd09c0; 1 drivers
v0x7fa380d27070_0 .net "shft_r", 15 0, L_0x7fa380cd2610; 1 drivers
v0x7fa380d270f0_0 .net "shft_r1", 15 0, L_0x7fa380cd15c0; 1 drivers
v0x7fa380d30110_0 .net "shft_r2", 15 0, L_0x7fa380cd1dd0; 1 drivers
v0x7fa380d30190_0 .net "shft_r4", 15 0, L_0x7fa380cd2000; 1 drivers
v0x7fa380d1c1f0_0 .alias "src0", 15 0, v0x7fa380d37f20_0;
v0x7fa380d1c270_0 .net "src0_2s_cmp", 15 0, L_0x7fa380ccb450; 1 drivers
v0x7fa380d13ec0_0 .alias "src1", 15 0, v0x7fa380d3f1b0_0;
v0x7fa380d13f40_0 .alias "stall_EX_DM", 0 0, v0x7fa380d3f4e0_0;
v0x7fa380d10510_0 .net "sum", 15 0, L_0x7fa380ccef20; 1 drivers
v0x7fa380d10590_0 .net "sum_padd", 15 0, L_0x7fa380cceaa0; 1 drivers
v0x7fa380d0e9d0_0 .net "sum_sat", 15 0, L_0x7fa380ccfaa0; 1 drivers
v0x7fa380d0ea50_0 .alias "zr", 0 0, v0x7fa380d3f6e0_0;
L_0x7fa380ccb0f0 .concat [ 3 1 0 0], v0x7fa380d32aa0_0, C4<0>;
L_0x7fa380cca4a0 .cmp/eq 4, L_0x7fa380ccb0f0, C4<0001>;
L_0x7fa380ccb450 .functor MUXZ 16, L_0x7fa380cca300, L_0x7fa380ccb370, L_0x7fa380cca4a0, C4<>;
L_0x7fa380ccb560 .concat [ 3 1 0 0], v0x7fa380d32aa0_0, C4<0>;
L_0x7fa380ccb200 .cmp/eq 4, L_0x7fa380ccb560, C4<0001>;
L_0x7fa380ccb6f0 .functor MUXZ 1, C4<0>, C4<1>, L_0x7fa380ccb200, C4<>;
L_0x7fa380ccba80 .part L_0x7fa380ccc490, 8, 1;
L_0x7fa380ccbb50 .part L_0x7fa380ccc490, 0, 8;
L_0x7fa380ccbc20 .part L_0x7fa380ccb450, 0, 8;
L_0x7fa380ccbd40 .concat [ 8 1 0 0], L_0x7fa380ccbc20, C4<0>;
L_0x7fa380ccbf30 .part L_0x7fa380ccae60, 0, 8;
L_0x7fa380ccc020 .concat [ 8 1 0 0], L_0x7fa380ccbf30, C4<0>;
L_0x7fa380ccc0f0 .arith/sum 9, L_0x7fa380ccbd40, L_0x7fa380ccc020;
L_0x7fa380ccc290 .concat [ 1 8 0 0], L_0x7fa380ccb6f0, C4<00000000>;
L_0x7fa380ccc490 .arith/sum 9, L_0x7fa380ccc0f0, L_0x7fa380ccc290;
L_0x7fa380ccc5c0 .functor MUXZ 1, L_0x7fa380ccba80, C4<0>, v0x7fa380d33ed0_0, C4<>;
L_0x7fa380ccc690 .part L_0x7fa380ccb450, 8, 8;
L_0x7fa380ccc7b0 .part L_0x7fa380ccae60, 8, 8;
L_0x7fa380ccc840 .arith/sum 8, L_0x7fa380ccc690, L_0x7fa380ccc7b0;
L_0x7fa380ccc720 .concat [ 1 7 0 0], L_0x7fa380ccc5c0, C4<0000000>;
L_0x7fa380cccb30 .arith/sum 8, L_0x7fa380ccc840, L_0x7fa380ccc720;
L_0x7fa380cccc20 .part L_0x7fa380cccb30, 7, 1;
L_0x7fa380ccccb0 .part L_0x7fa380ccb450, 15, 1;
L_0x7fa380ccc3e0 .part L_0x7fa380ccae60, 15, 1;
L_0x7fa380ccca30 .functor MUXZ 1, C4<0>, C4<1>, L_0x7fa380cccee0, C4<>;
L_0x7fa380ccd220 .part L_0x7fa380cccb30, 7, 1;
L_0x7fa380ccd2b0 .part L_0x7fa380ccb450, 15, 1;
L_0x7fa380ccd4c0 .part L_0x7fa380ccae60, 15, 1;
L_0x7fa380ccd040 .functor MUXZ 1, C4<0>, C4<1>, L_0x7fa380ccd630, C4<>;
L_0x7fa380ccd380 .part L_0x7fa380ccbb50, 7, 1;
L_0x7fa380ccdad0 .part L_0x7fa380ccb450, 7, 1;
L_0x7fa380ccd8f0 .part L_0x7fa380ccae60, 7, 1;
L_0x7fa380ccd790 .functor MUXZ 1, C4<0>, C4<1>, L_0x7fa380ccddc0, C4<>;
L_0x7fa380ccdba0 .part L_0x7fa380ccbb50, 7, 1;
L_0x7fa380cce100 .part L_0x7fa380ccb450, 7, 1;
L_0x7fa380cce360 .part L_0x7fa380ccae60, 7, 1;
L_0x7fa380ccdec0 .functor MUXZ 1, C4<0>, C4<1>, L_0x7fa380cce430, C4<>;
L_0x7fa380cce210 .functor MUXZ 8, L_0x7fa380cccb30, C4<10000000>, L_0x7fa380ccca30, C4<>;
L_0x7fa380cce990 .functor MUXZ 8, L_0x7fa380cce210, C4<01111111>, L_0x7fa380ccd040, C4<>;
L_0x7fa380cce790 .functor MUXZ 8, L_0x7fa380ccbb50, C4<10000000>, L_0x7fa380ccd790, C4<>;
L_0x7fa380ccecc0 .functor MUXZ 8, L_0x7fa380cce790, C4<01111111>, L_0x7fa380ccdec0, C4<>;
L_0x7fa380cceaa0 .concat [ 8 8 0 0], L_0x7fa380ccecc0, L_0x7fa380cce990;
L_0x7fa380ccef20 .concat [ 8 8 0 0], L_0x7fa380ccbb50, L_0x7fa380cccb30;
L_0x7fa380cced50 .part L_0x7fa380ccae60, 15, 1;
L_0x7fa380ccede0 .part L_0x7fa380ccb450, 15, 1;
L_0x7fa380ccf010 .part L_0x7fa380ccef20, 15, 1;
L_0x7fa380ccf550 .functor MUXZ 1, C4<0>, C4<1>, L_0x7fa380ccf4b0, C4<>;
L_0x7fa380ccf290 .part L_0x7fa380ccae60, 15, 1;
L_0x7fa380ccf420 .part L_0x7fa380ccb450, 15, 1;
L_0x7fa380ccf5e0 .reduce/nor L_0x7fa380ccf420;
L_0x7fa380ccfa10 .part L_0x7fa380ccef20, 15, 1;
L_0x7fa380cceb30 .functor MUXZ 1, C4<0>, C4<1>, L_0x7fa380ccf840, C4<>;
L_0x7fa380ccfc80 .functor MUXZ 16, L_0x7fa380ccef20, C4<1000000000000000>, L_0x7fa380ccf550, C4<>;
L_0x7fa380ccfaa0 .functor MUXZ 16, L_0x7fa380ccfc80, C4<0111111111111111>, L_0x7fa380cceb30, C4<>;
L_0x7fa380cd01a0 .part L_0x7fa380cd4900, 0, 1;
L_0x7fa380ccff90 .part L_0x7fa380ccae60, 0, 15;
L_0x7fa380cd0020 .concat [ 1 15 0 0], C4<0>, L_0x7fa380ccff90;
L_0x7fa380cd0230 .functor MUXZ 16, L_0x7fa380ccae60, L_0x7fa380cd0020, L_0x7fa380cd01a0, C4<>;
L_0x7fa380cd0300 .part L_0x7fa380cd4900, 1, 1;
L_0x7fa380cd03d0 .part L_0x7fa380cd0230, 0, 14;
L_0x7fa380cd04e0 .concat [ 2 14 0 0], C4<00>, L_0x7fa380cd03d0;
L_0x7fa380ccfe10 .functor MUXZ 16, L_0x7fa380cd0230, L_0x7fa380cd04e0, L_0x7fa380cd0300, C4<>;
L_0x7fa380cd05b0 .part L_0x7fa380cd4900, 2, 1;
L_0x7fa380cd0640 .part L_0x7fa380ccfe10, 0, 12;
L_0x7fa380cd08b0 .concat [ 4 12 0 0], C4<0000>, L_0x7fa380cd0640;
L_0x7fa380cd09c0 .functor MUXZ 16, L_0x7fa380ccfe10, L_0x7fa380cd08b0, L_0x7fa380cd05b0, C4<>;
L_0x7fa380cd0ad0 .part L_0x7fa380cd4900, 3, 1;
L_0x7fa380cd0be0 .part L_0x7fa380cd09c0, 0, 8;
L_0x7fa380cd0e60 .concat [ 8 8 0 0], C4<00000000>, L_0x7fa380cd0be0;
L_0x7fa380cd0750 .functor MUXZ 16, L_0x7fa380cd09c0, L_0x7fa380cd0e60, L_0x7fa380cd0ad0, C4<>;
L_0x7fa380cd0f30 .concat [ 3 1 0 0], v0x7fa380d32aa0_0, C4<0>;
L_0x7fa380cd1200 .cmp/eq 4, L_0x7fa380cd0f30, C4<0110>;
L_0x7fa380cd0cb0 .part L_0x7fa380ccae60, 15, 1;
L_0x7fa380cd0d80 .functor MUXZ 1, C4<0>, L_0x7fa380cd0cb0, L_0x7fa380cd1200, C4<>;
L_0x7fa380cd1390 .part L_0x7fa380cd4900, 0, 1;
L_0x7fa380cd1420 .part L_0x7fa380ccae60, 1, 15;
L_0x7fa380cd14b0 .concat [ 15 1 0 0], L_0x7fa380cd1420, L_0x7fa380cd0d80;
L_0x7fa380cd15c0 .functor MUXZ 16, L_0x7fa380ccae60, L_0x7fa380cd14b0, L_0x7fa380cd1390, C4<>;
L_0x7fa380ccdd00 .part L_0x7fa380cd4900, 1, 1;
L_0x7fa380cd1890 .concat [ 1 1 0 0], L_0x7fa380cd0d80, L_0x7fa380cd0d80;
L_0x7fa380cd19a0 .part L_0x7fa380cd15c0, 2, 14;
L_0x7fa380cd1cc0 .concat [ 14 2 0 0], L_0x7fa380cd19a0, L_0x7fa380cd1890;
L_0x7fa380cd1dd0 .functor MUXZ 16, L_0x7fa380cd15c0, L_0x7fa380cd1cc0, L_0x7fa380ccdd00, C4<>;
L_0x7fa380cd1ee0 .part L_0x7fa380cd4900, 2, 1;
L_0x7fa380cd1a30 .concat [ 1 1 1 1], L_0x7fa380cd0d80, L_0x7fa380cd0d80, L_0x7fa380cd0d80, L_0x7fa380cd0d80;
L_0x7fa380cd1bc0 .part L_0x7fa380cd1dd0, 4, 12;
L_0x7fa380cd1f70 .concat [ 12 4 0 0], L_0x7fa380cd1bc0, L_0x7fa380cd1a30;
L_0x7fa380cd2000 .functor MUXZ 16, L_0x7fa380cd1dd0, L_0x7fa380cd1f70, L_0x7fa380cd1ee0, C4<>;
L_0x7fa380cd2110 .part L_0x7fa380cd4900, 3, 1;
LS_0x7fa380cd22a0_0_0 .concat [ 1 1 1 1], L_0x7fa380cd0d80, L_0x7fa380cd0d80, L_0x7fa380cd0d80, L_0x7fa380cd0d80;
LS_0x7fa380cd22a0_0_4 .concat [ 1 1 1 1], L_0x7fa380cd0d80, L_0x7fa380cd0d80, L_0x7fa380cd0d80, L_0x7fa380cd0d80;
L_0x7fa380cd22a0 .concat [ 4 4 0 0], LS_0x7fa380cd22a0_0_0, LS_0x7fa380cd22a0_0_4;
L_0x7fa380cd1ac0 .part L_0x7fa380cd2000, 8, 8;
L_0x7fa380cd2580 .concat [ 8 8 0 0], L_0x7fa380cd1ac0, L_0x7fa380cd22a0;
L_0x7fa380cd2610 .functor MUXZ 16, L_0x7fa380cd2000, L_0x7fa380cd2580, L_0x7fa380cd2110, C4<>;
L_0x7fa380cd2a10 .concat [ 3 1 0 0], v0x7fa380d32aa0_0, C4<0>;
L_0x7fa380cd1040 .cmp/eq 4, L_0x7fa380cd2a10, C4<0010>;
L_0x7fa380cd2760 .concat [ 3 1 0 0], v0x7fa380d32aa0_0, C4<0>;
L_0x7fa380cd27f0 .cmp/eq 4, L_0x7fa380cd2760, C4<0011>;
L_0x7fa380cd2c30 .concat [ 3 1 0 0], v0x7fa380d32aa0_0, C4<0>;
L_0x7fa380cd3020 .cmp/eq 4, L_0x7fa380cd2c30, C4<0100>;
L_0x7fa380cd30b0 .concat [ 3 1 0 0], v0x7fa380d32aa0_0, C4<0>;
L_0x7fa380cd3400 .cmp/eq 4, L_0x7fa380cd30b0, C4<0101>;
L_0x7fa380cd2e30 .concat [ 3 1 0 0], v0x7fa380d32aa0_0, C4<0>;
L_0x7fa380cd2f80 .cmp/eq 4, L_0x7fa380cd2e30, C4<0110>;
L_0x7fa380cd32a0 .concat [ 3 1 0 0], v0x7fa380d32aa0_0, C4<0>;
L_0x7fa380cd3a00 .cmp/eq 4, L_0x7fa380cd32a0, C4<0111>;
L_0x7fa380cd3510 .part L_0x7fa380ccae60, 0, 8;
L_0x7fa380cd35a0 .part L_0x7fa380cca300, 0, 8;
L_0x7fa380cd3630 .concat [ 8 8 0 0], L_0x7fa380cd35a0, L_0x7fa380cd3510;
L_0x7fa380cd3c10 .functor MUXZ 16, L_0x7fa380ccfaa0, L_0x7fa380cd3630, L_0x7fa380cd3a00, C4<>;
L_0x7fa380cd4090 .functor MUXZ 16, L_0x7fa380cd3c10, L_0x7fa380cd2610, L_0x7fa380cd31c0, C4<>;
L_0x7fa380cd41e0 .functor MUXZ 16, L_0x7fa380cd4090, L_0x7fa380cd0750, L_0x7fa380cd3020, C4<>;
L_0x7fa380cd42f0 .functor MUXZ 16, L_0x7fa380cd41e0, L_0x7fa380cd2920, L_0x7fa380cd27f0, C4<>;
L_0x7fa380cd4440 .functor MUXZ 16, L_0x7fa380cd42f0, L_0x7fa380cd1150, L_0x7fa380cd1040, C4<>;
L_0x7fa380cd3d60 .functor MUXZ 16, L_0x7fa380cd4440, L_0x7fa380cceaa0, v0x7fa380d33ed0_0, C4<>;
L_0x7fa380cd3ef0 .reduce/nor L_0x7fa380cd3d60;
L_0x7fa380cd4870 .part L_0x7fa380cd3d60, 15, 1;
S_0x7fa380f01d00 .scope module, "iDSTMUX" "dst_mux" 3 122, 14 1, S_0x7fa380c5a750;
 .timescale 0 0;
v0x7fa380f01e30_0 .alias "clk", 0 0, v0x7fa380d3d770_0;
v0x7fa380f01ee0_0 .alias "dm_rd_data_EX_DM", 15 0, v0x7fa380d3da20_0;
v0x7fa380cbd550_0 .alias "dm_re_EX_DM", 0 0, v0x7fa380d3db50_0;
v0x7fa380cbd5d0_0 .alias "dst_EX_DM", 15 0, v0x7fa380d3dd50_0;
v0x7fa380cbd660_0 .alias "jmp_imm_EX_DM", 0 0, v0x7fa380d3e2f0_0;
v0x7fa380cbd720_0 .alias "pc_EX_DM", 15 0, v0x7fa380d3e8d0_0;
v0x7fa380cbd7b0_0 .var "rf_w_data_DM_WB", 15 0;
v0x7fa380cbd870_0 .alias "stall_DM_WB", 0 0, v0x7fa380d3f460_0;
E_0x7fa380f01de0 .event posedge, v0x7fa380d21290_0;
S_0x7fa380c84470 .scope module, "iBRL" "br_bool" 3 129, 15 1, S_0x7fa380c5a750;
 .timescale 0 0;
v0x7fa380c54230_0 .alias "br_instr_ID_EX", 0 0, v0x7fa380d3d370_0;
v0x7fa380d25600_0 .alias "cc_ID_EX", 2 0, v0x7fa380d3d6b0_0;
v0x7fa380d21290_0 .alias "clk", 0 0, v0x7fa380d3d770_0;
v0x7fa380d27a10_0 .alias "clk_nv_ID_EX", 0 0, v0x7fa380d3d840_0;
v0x7fa380d27d40_0 .alias "clk_z_ID_EX", 0 0, v0x7fa380d3d8c0_0;
v0x7fa380e01020_0 .var "flow_change_ID_EX", 0 0;
v0x7fa380e010b0_0 .alias "jmp_imm_ID_EX", 0 0, v0x7fa380d3e230_0;
v0x7fa380e01180_0 .alias "jmp_reg_ID_EX", 0 0, v0x7fa380d3e480_0;
v0x7fa380e01210_0 .alias "neg", 0 0, v0x7fa380d3e370_0;
v0x7fa380e012e0_0 .var "neg_EX_DM", 0 0;
v0x7fa380e01360_0 .alias "ov", 0 0, v0x7fa380d3e5e0_0;
v0x7fa380e01440_0 .var "ov_EX_DM", 0 0;
v0x7fa380e014c0_0 .alias "rst_n", 0 0, v0x7fa380d3f030_0;
v0x7fa380e015b0_0 .alias "stall_EX_DM", 0 0, v0x7fa380d3f4e0_0;
v0x7fa380e01630_0 .alias "stall_ID_EX", 0 0, v0x7fa380d3f560_0;
v0x7fa380e01730_0 .alias "zr", 0 0, v0x7fa380d3f6e0_0;
v0x7fa380f01be0_0 .var "zr_EX_DM", 0 0;
E_0x7fa380c84550/0 .event edge, v0x7fa380e010b0_0, v0x7fa380e01180_0, v0x7fa380e012e0_0, v0x7fa380e01440_0;
E_0x7fa380c84550/1 .event edge, v0x7fa380f01be0_0, v0x7fa380d25600_0, v0x7fa380c54230_0;
E_0x7fa380c84550 .event/or E_0x7fa380c84550/0, E_0x7fa380c84550/1;
E_0x7fa380c6bf70/0 .event negedge, v0x7fa380e014c0_0;
E_0x7fa380c6bf70/1 .event posedge, v0x7fa380d21290_0;
E_0x7fa380c6bf70 .event/or E_0x7fa380c6bf70/0, E_0x7fa380c6bf70/1;
    .scope S_0x7fa380d39b80;
T_0 ;
    %wait E_0x7fa380d39ca0;
    %load/v 8, v0x7fa380d3b5d0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa380d3b650_0, 0, 8;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fa380d39b80;
T_1 ;
    %wait E_0x7fa380d38a80;
    %load/v 8, v0x7fa380d3b3d0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_1.0, 8;
    %set/v v0x7fa380d3b6d0_0, 0, 6;
T_1.2 ;
    %load/v 8, v0x7fa380d3b6d0_0, 6;
    %mov 14, 0, 2;
   %cmpi/u 8, 32, 8;
    %jmp/0xz T_1.3, 5;
    %mov 8, 2, 73;
    %movi 81, 0, 2;
    %ix/getv 3, v0x7fa380d3b6d0_0;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7fa380d3af80, 8, 75;
t_0 ;
    %mov 83, 2, 73;
    %movi 156, 0, 2;
    %ix/getv 3, v0x7fa380d3b6d0_0;
   %jmp/1 t_1, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7fa380d3b150, 83, 75;
t_1 ;
    %ix/getv 0, v0x7fa380d3b6d0_0;
    %jmp/1 t_2, 4;
    %set/x0 v0x7fa380d39cd0_0, 0, 1;
t_2 ;
    %load/v 158, v0x7fa380d3b6d0_0, 6;
    %mov 164, 0, 26;
    %addi 158, 1, 32;
    %set/v v0x7fa380d3b6d0_0, 158, 6;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0x7fa380d3adb0_0, 1;
    %inv 8, 1;
    %load/v 9, v0x7fa380d3b000_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_1.4, 8;
    %load/v 8, v0x7fa380d3aa20_0, 5; Only need 5 of 14 bits
; Save base=8 wid=5 in lookaside.
    %ix/get 1, 8, 5;
    %jmp/1 T_1.6, 4;
    %load/x1p 8, v0x7fa380d39cd0_0, 1;
    %jmp T_1.7;
T_1.6 ;
    %mov 8, 2, 1;
T_1.7 ;
; Save base=8 wid=1 in lookaside.
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_1.8, 4;
    %load/v 8, v0x7fa380d3b080_0, 64;
    %ix/load 1, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.10, 4;
    %load/x1p 83, v0x7fa380d3aa20_0, 9;
    %jmp T_1.11;
T_1.10 ;
    %mov 83, 2, 9;
T_1.11 ;
    %mov 72, 83, 9; Move signal select into place
    %load/v 81, v0x7fa380d3b550_0, 1;
    %mov 82, 1, 1;
    %load/v 83, v0x7fa380d3aa20_0, 5; Only need 5 of 14 bits
; Save base=83 wid=5 in lookaside.
    %ix/get 3, 83, 5;
   %jmp/1 t_3, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7fa380d3b150, 8, 75;
t_3 ;
    %load/v 8, v0x7fa380d3b4d0_0, 1;
    %jmp/0xz  T_1.12, 8;
    %load/v 8, v0x7fa380d3aa20_0, 5; Only need 5 of 14 bits
; Save base=8 wid=5 in lookaside.
    %ix/get 0, 8, 5;
    %jmp/1 t_4, 4;
    %set/x0 v0x7fa380d39cd0_0, 1, 1;
t_4 ;
T_1.12 ;
    %jmp T_1.9;
T_1.8 ;
    %load/v 8, v0x7fa380d3b080_0, 64;
    %ix/load 1, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.14, 4;
    %load/x1p 83, v0x7fa380d3aa20_0, 9;
    %jmp T_1.15;
T_1.14 ;
    %mov 83, 2, 9;
T_1.15 ;
    %mov 72, 83, 9; Move signal select into place
    %load/v 81, v0x7fa380d3b550_0, 1;
    %mov 82, 1, 1;
    %load/v 83, v0x7fa380d3aa20_0, 5; Only need 5 of 14 bits
; Save base=83 wid=5 in lookaside.
    %ix/get 3, 83, 5;
   %jmp/1 t_5, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7fa380d3af80, 8, 75;
t_5 ;
    %load/v 8, v0x7fa380d3b4d0_0, 1;
    %jmp/0xz  T_1.16, 8;
    %load/v 8, v0x7fa380d3aa20_0, 5; Only need 5 of 14 bits
; Save base=8 wid=5 in lookaside.
    %ix/get 0, 8, 5;
    %jmp/1 t_6, 4;
    %set/x0 v0x7fa380d39cd0_0, 0, 1;
t_6 ;
T_1.16 ;
T_1.9 ;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fa380d39b80;
T_2 ;
    %wait E_0x7fa380d38a50;
    %load/v 8, v0x7fa380d3adb0_0, 1;
    %load/v 9, v0x7fa380d3b2d0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.0, 8;
    %load/v 83, v0x7fa380d3aa20_0, 5; Only need 5 of 14 bits
; Save base=83 wid=5 in lookaside.
    %ix/get 3, 83, 5;
    %load/av 8, v0x7fa380d3af80, 75;
    %set/v v0x7fa380d3b350_0, 8, 75;
    %load/v 83, v0x7fa380d3aa20_0, 5; Only need 5 of 14 bits
; Save base=83 wid=5 in lookaside.
    %ix/get 3, 83, 5;
    %load/av 8, v0x7fa380d3b150, 75;
    %set/v v0x7fa380d3b1d0_0, 8, 75;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fa380d39b80;
T_3 ;
    %wait E_0x7fa380d39510;
    %load/v 8, v0x7fa380d3ae30_0, 1;
    %load/v 9, v0x7fa380d3acf0_0, 1;
    %or 8, 9, 1;
    %set/v v0x7fa380d3af00_0, 8, 1;
    %load/v 8, v0x7fa380d3ae30_0, 1;
    %jmp/0xz  T_3.0, 8;
    %load/v 8, v0x7fa380d3b350_0, 64; Only need 64 of 75 bits
; Save base=8 wid=64 in lookaside.
    %set/v v0x7fa380d3b250_0, 8, 64;
    %ix/load 1, 64, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.2, 4;
    %load/x1p 8, v0x7fa380d3b350_0, 9;
    %jmp T_3.3;
T_3.2 ;
    %mov 8, 2, 9;
T_3.3 ;
; Save base=8 wid=9 in lookaside.
    %set/v v0x7fa380d3b450_0, 8, 9;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0x7fa380d3acf0_0, 1;
    %jmp/0xz  T_3.4, 8;
    %load/v 8, v0x7fa380d3b1d0_0, 64; Only need 64 of 75 bits
; Save base=8 wid=64 in lookaside.
    %set/v v0x7fa380d3b250_0, 8, 64;
    %ix/load 1, 64, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.6, 4;
    %load/x1p 8, v0x7fa380d3b1d0_0, 9;
    %jmp T_3.7;
T_3.6 ;
    %mov 8, 2, 9;
T_3.7 ;
; Save base=8 wid=9 in lookaside.
    %set/v v0x7fa380d3b450_0, 8, 9;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fa380d38020;
T_4 ;
    %wait E_0x7fa380d37ed0;
    %load/v 8, v0x7fa380d39900_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa380d39980_0, 0, 8;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fa380d38020;
T_5 ;
    %wait E_0x7fa380d37d50;
    %load/v 8, v0x7fa380d39490_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_5.0, 8;
    %set/v v0x7fa380d39b00_0, 0, 6;
T_5.2 ;
    %load/v 8, v0x7fa380d39b00_0, 6;
    %mov 14, 0, 2;
   %cmpi/u 8, 32, 8;
    %jmp/0xz T_5.3, 5;
    %mov 8, 2, 73;
    %movi 81, 0, 2;
    %ix/getv 3, v0x7fa380d39b00_0;
   %jmp/1 t_7, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7fa380d392e0, 8, 75;
t_7 ;
    %mov 83, 2, 73;
    %movi 156, 0, 2;
    %ix/getv 3, v0x7fa380d39b00_0;
   %jmp/1 t_8, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7fa380d39580, 83, 75;
t_8 ;
    %ix/getv 0, v0x7fa380d39b00_0;
    %jmp/1 t_9, 4;
    %set/x0 v0x7fa380d382b0_0, 0, 1;
t_9 ;
    %load/v 158, v0x7fa380d39b00_0, 6;
    %mov 164, 0, 26;
    %addi 158, 1, 32;
    %set/v v0x7fa380d39b00_0, 158, 6;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v0x7fa380d391e0_0, 1;
    %inv 8, 1;
    %load/v 9, v0x7fa380d39a00_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.4, 8;
    %load/v 8, v0x7fa380d38e50_0, 5; Only need 5 of 14 bits
; Save base=8 wid=5 in lookaside.
    %ix/get 1, 8, 5;
    %jmp/1 T_5.6, 4;
    %load/x1p 8, v0x7fa380d382b0_0, 1;
    %jmp T_5.7;
T_5.6 ;
    %mov 8, 2, 1;
T_5.7 ;
; Save base=8 wid=1 in lookaside.
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_5.8, 4;
    %load/v 8, v0x7fa380d39a80_0, 64;
    %ix/load 1, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.10, 4;
    %load/x1p 83, v0x7fa380d38e50_0, 9;
    %jmp T_5.11;
T_5.10 ;
    %mov 83, 2, 9;
T_5.11 ;
    %mov 72, 83, 9; Move signal select into place
    %load/v 81, v0x7fa380d39880_0, 1;
    %mov 82, 1, 1;
    %load/v 83, v0x7fa380d38e50_0, 5; Only need 5 of 14 bits
; Save base=83 wid=5 in lookaside.
    %ix/get 3, 83, 5;
   %jmp/1 t_10, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7fa380d39580, 8, 75;
t_10 ;
    %load/v 8, v0x7fa380d39800_0, 1;
    %jmp/0xz  T_5.12, 8;
    %load/v 8, v0x7fa380d38e50_0, 5; Only need 5 of 14 bits
; Save base=8 wid=5 in lookaside.
    %ix/get 0, 8, 5;
    %jmp/1 t_11, 4;
    %set/x0 v0x7fa380d382b0_0, 1, 1;
t_11 ;
T_5.12 ;
    %jmp T_5.9;
T_5.8 ;
    %load/v 8, v0x7fa380d39a80_0, 64;
    %ix/load 1, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.14, 4;
    %load/x1p 83, v0x7fa380d38e50_0, 9;
    %jmp T_5.15;
T_5.14 ;
    %mov 83, 2, 9;
T_5.15 ;
    %mov 72, 83, 9; Move signal select into place
    %load/v 81, v0x7fa380d39880_0, 1;
    %mov 82, 1, 1;
    %load/v 83, v0x7fa380d38e50_0, 5; Only need 5 of 14 bits
; Save base=83 wid=5 in lookaside.
    %ix/get 3, 83, 5;
   %jmp/1 t_12, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7fa380d392e0, 8, 75;
t_12 ;
    %load/v 8, v0x7fa380d39800_0, 1;
    %jmp/0xz  T_5.16, 8;
    %load/v 8, v0x7fa380d38e50_0, 5; Only need 5 of 14 bits
; Save base=8 wid=5 in lookaside.
    %ix/get 0, 8, 5;
    %jmp/1 t_13, 4;
    %set/x0 v0x7fa380d382b0_0, 0, 1;
t_13 ;
T_5.16 ;
T_5.9 ;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fa380d38020;
T_6 ;
    %wait E_0x7fa380d37410;
    %load/v 8, v0x7fa380d391e0_0, 1;
    %load/v 9, v0x7fa380d39700_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.0, 8;
    %load/v 83, v0x7fa380d38e50_0, 5; Only need 5 of 14 bits
; Save base=83 wid=5 in lookaside.
    %ix/get 3, 83, 5;
    %load/av 8, v0x7fa380d392e0, 75;
    %set/v v0x7fa380d39360_0, 8, 75;
    %load/v 83, v0x7fa380d38e50_0, 5; Only need 5 of 14 bits
; Save base=83 wid=5 in lookaside.
    %ix/get 3, 83, 5;
    %load/av 8, v0x7fa380d39580, 75;
    %set/v v0x7fa380d39600_0, 8, 75;
T_6.0 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fa380d38020;
T_7 ;
    %wait E_0x7fa380d353f0;
    %load/v 8, v0x7fa380d39410_0, 1;
    %load/v 9, v0x7fa380d39260_0, 1;
    %or 8, 9, 1;
    %set/v v0x7fa380d39120_0, 8, 1;
    %load/v 8, v0x7fa380d39410_0, 1;
    %jmp/0xz  T_7.0, 8;
    %load/v 8, v0x7fa380d39360_0, 64; Only need 64 of 75 bits
; Save base=8 wid=64 in lookaside.
    %set/v v0x7fa380d39680_0, 8, 64;
    %ix/load 1, 64, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.2, 4;
    %load/x1p 8, v0x7fa380d39360_0, 9;
    %jmp T_7.3;
T_7.2 ;
    %mov 8, 2, 9;
T_7.3 ;
; Save base=8 wid=9 in lookaside.
    %set/v v0x7fa380d39780_0, 8, 9;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v0x7fa380d39260_0, 1;
    %jmp/0xz  T_7.4, 8;
    %load/v 8, v0x7fa380d39600_0, 64; Only need 64 of 75 bits
; Save base=8 wid=64 in lookaside.
    %set/v v0x7fa380d39680_0, 8, 64;
    %ix/load 1, 64, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.6, 4;
    %load/x1p 8, v0x7fa380d39600_0, 9;
    %jmp T_7.7;
T_7.6 ;
    %mov 8, 2, 9;
T_7.7 ;
; Save base=8 wid=9 in lookaside.
    %set/v v0x7fa380d39780_0, 8, 9;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fa380d367c0;
T_8 ;
    %wait E_0x7fa380c6bf70;
    %load/v 8, v0x7fa380d37cd0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7fa380d37fa0_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v0x7fa380d37b80_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7fa380d37fa0_0, 0, 8;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fa380d367c0;
T_9 ;
    %wait E_0x7fa380d36ad0;
    %set/v v0x7fa380d37660_0, 0, 1;
    %load/v 8, v0x7fa380d374e0_0, 2; Only need 2 of 16 bits
; Save base=8 wid=2 in lookaside.
    %set/v v0x7fa380d37560_0, 8, 2;
    %set/v v0x7fa380d37890_0, 0, 1;
    %load/v 8, v0x7fa380d377f0_0, 64;
    %set/v v0x7fa380d37910_0, 8, 64;
    %set/v v0x7fa380d37a30_0, 0, 1;
    %set/v v0x7fa380d37b00_0, 0, 1;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_9.0, 4;
    %load/x1p 8, v0x7fa380d374e0_0, 14;
    %jmp T_9.1;
T_9.0 ;
    %mov 8, 2, 14;
T_9.1 ;
; Save base=8 wid=14 in lookaside.
    %set/v v0x7fa380d376e0_0, 8, 14;
    %load/v 8, v0x7fa380d36f80_0, 64;
    %set/v v0x7fa380d37c50_0, 8, 64;
    %set/v v0x7fa380d36e30_0, 0, 1;
    %set/v v0x7fa380d37370_0, 0, 1;
    %set/v v0x7fa380d370c0_0, 0, 1;
    %load/v 8, v0x7fa380d36f80_0, 64;
    %set/v v0x7fa380d37460_0, 8, 64;
    %load/v 8, v0x7fa380d30fc0_0, 2; Only need 2 of 16 bits
; Save base=8 wid=2 in lookaside.
    %set/v v0x7fa380d37190_0, 8, 2;
    %set/v v0x7fa380d37040_0, 0, 1;
    %set/v v0x7fa380d36b70_0, 0, 1;
    %set/v v0x7fa380d372f0_0, 0, 1;
    %set/v v0x7fa380d37b80_0, 0, 3;
    %load/v 8, v0x7fa380d37fa0_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_9.2, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_9.3, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_9.4, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_9.5, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_9.6, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_9.7, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_9.8, 6;
    %jmp T_9.10;
T_9.2 ;
    %set/v v0x7fa380d36b70_0, 1, 1;
    %set/v v0x7fa380d370c0_0, 1, 1;
    %load/v 8, v0x7fa380d38120_0, 1;
    %jmp/0xz  T_9.11, 8;
    %load/v 8, v0x7fa380d36ef0_0, 1;
    %jmp/0  T_9.13, 8;
    %movi 9, 1, 3;
    %jmp/1  T_9.15, 8;
T_9.13 ; End of true expr.
    %load/v 12, v0x7fa380d36db0_0, 1;
    %jmp/0  T_9.16, 12;
    %movi 13, 2, 3;
    %jmp/1  T_9.18, 12;
T_9.16 ; End of true expr.
    %movi 16, 3, 3;
    %jmp/0  T_9.17, 12;
 ; End of false expr.
    %blend  13, 16, 3; Condition unknown.
    %jmp  T_9.18;
T_9.17 ;
    %mov 13, 16, 3; Return false value
T_9.18 ;
    %jmp/0  T_9.14, 8;
 ; End of false expr.
    %blend  9, 13, 3; Condition unknown.
    %jmp  T_9.15;
T_9.14 ;
    %mov 9, 13, 3; Return false value
T_9.15 ;
    %set/v v0x7fa380d37b80_0, 9, 3;
    %jmp T_9.12;
T_9.11 ;
    %load/v 8, v0x7fa380d37db0_0, 1;
    %jmp/0xz  T_9.19, 8;
    %load/v 8, v0x7fa380d36ef0_0, 1;
    %jmp/0  T_9.21, 8;
    %movi 9, 4, 3;
    %jmp/1  T_9.23, 8;
T_9.21 ; End of true expr.
    %load/v 12, v0x7fa380d36db0_0, 1;
    %jmp/0  T_9.24, 12;
    %movi 13, 2, 3;
    %jmp/1  T_9.26, 12;
T_9.24 ; End of true expr.
    %movi 16, 3, 3;
    %jmp/0  T_9.25, 12;
 ; End of false expr.
    %blend  13, 16, 3; Condition unknown.
    %jmp  T_9.26;
T_9.25 ;
    %mov 13, 16, 3; Return false value
T_9.26 ;
    %jmp/0  T_9.22, 8;
 ; End of false expr.
    %blend  9, 13, 3; Condition unknown.
    %jmp  T_9.23;
T_9.22 ;
    %mov 9, 13, 3; Return false value
T_9.23 ;
    %set/v v0x7fa380d37b80_0, 9, 3;
    %jmp T_9.20;
T_9.19 ;
    %load/v 8, v0x7fa380d375e0_0, 1;
    %jmp/0  T_9.27, 8;
    %movi 9, 5, 3;
    %jmp/1  T_9.29, 8;
T_9.27 ; End of true expr.
    %movi 12, 6, 3;
    %jmp/0  T_9.28, 8;
 ; End of false expr.
    %blend  9, 12, 3; Condition unknown.
    %jmp  T_9.29;
T_9.28 ;
    %mov 9, 12, 3; Return false value
T_9.29 ;
    %set/v v0x7fa380d37b80_0, 9, 3;
T_9.20 ;
T_9.12 ;
    %jmp T_9.10;
T_9.3 ;
    %set/v v0x7fa380d37370_0, 1, 1;
    %set/v v0x7fa380d36e30_0, 1, 1;
    %set/v v0x7fa380d372f0_0, 1, 1;
    %load/v 8, v0x7fa380d30fc0_0, 2; Only need 2 of 16 bits
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 0, 2;
    %jmp/1 T_9.30, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_9.31, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_9.32, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_9.33, 6;
    %jmp T_9.35;
T_9.30 ;
    %load/v 8, v0x7fa380d37e30_0, 16;
    %ix/load 0, 0, 0;
    %set/x0 v0x7fa380d37460_0, 8, 16;
    %jmp T_9.35;
T_9.31 ;
    %load/v 8, v0x7fa380d37e30_0, 16;
    %ix/load 0, 16, 0;
    %set/x0 v0x7fa380d37460_0, 8, 16;
    %jmp T_9.35;
T_9.32 ;
    %load/v 8, v0x7fa380d37e30_0, 16;
    %ix/load 0, 32, 0;
    %set/x0 v0x7fa380d37460_0, 8, 16;
    %jmp T_9.35;
T_9.33 ;
    %load/v 8, v0x7fa380d37e30_0, 16;
    %ix/load 0, 48, 0;
    %set/x0 v0x7fa380d37460_0, 8, 16;
    %jmp T_9.35;
T_9.35 ;
    %set/v v0x7fa380d37040_0, 1, 1;
    %load/v 8, v0x7fa380d375e0_0, 1;
    %jmp/0  T_9.36, 8;
    %movi 9, 5, 3;
    %jmp/1  T_9.38, 8;
T_9.36 ; End of true expr.
    %movi 12, 6, 3;
    %jmp/0  T_9.37, 8;
 ; End of false expr.
    %blend  9, 12, 3; Condition unknown.
    %jmp  T_9.38;
T_9.37 ;
    %mov 9, 12, 3; Return false value
T_9.38 ;
    %set/v v0x7fa380d37b80_0, 9, 3;
    %jmp T_9.10;
T_9.4 ;
    %set/v v0x7fa380d37a30_0, 1, 1;
    %set/v v0x7fa380d370c0_0, 1, 1;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_9.39, 4;
    %load/x1p 23, v0x7fa380d30fc0_0, 6;
    %jmp T_9.40;
T_9.39 ;
    %mov 23, 2, 6;
T_9.40 ;
    %mov 8, 23, 6; Move signal select into place
    %load/v 14, v0x7fa380d37210_0, 9;
    %set/v v0x7fa380d376e0_0, 8, 14;
    %load/v 8, v0x7fa380d37990_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_9.41, 8;
    %movi 8, 2, 3;
    %set/v v0x7fa380d37b80_0, 8, 3;
    %jmp T_9.42;
T_9.41 ;
    %movi 8, 3, 3;
    %set/v v0x7fa380d37b80_0, 8, 3;
T_9.42 ;
    %jmp T_9.10;
T_9.5 ;
    %set/v v0x7fa380d37b00_0, 1, 1;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_9.43, 4;
    %load/x1p 8, v0x7fa380d30fc0_0, 14;
    %jmp T_9.44;
T_9.43 ;
    %mov 8, 2, 14;
T_9.44 ;
; Save base=8 wid=14 in lookaside.
    %set/v v0x7fa380d376e0_0, 8, 14;
    %load/v 8, v0x7fa380d377f0_0, 64;
    %set/v v0x7fa380d37460_0, 8, 64;
    %load/v 8, v0x7fa380d37990_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_9.45, 8;
    %movi 8, 3, 3;
    %set/v v0x7fa380d37b80_0, 8, 3;
    %jmp T_9.46;
T_9.45 ;
    %set/v v0x7fa380d37370_0, 1, 1;
    %load/v 8, v0x7fa380d38120_0, 1;
    %jmp/0  T_9.47, 8;
    %movi 9, 1, 3;
    %jmp/1  T_9.49, 8;
T_9.47 ; End of true expr.
    %movi 12, 4, 3;
    %jmp/0  T_9.48, 8;
 ; End of false expr.
    %blend  9, 12, 3; Condition unknown.
    %jmp  T_9.49;
T_9.48 ;
    %mov 9, 12, 3; Return false value
T_9.49 ;
    %set/v v0x7fa380d37b80_0, 9, 3;
T_9.46 ;
    %jmp T_9.10;
T_9.6 ;
    %set/v v0x7fa380d370c0_0, 1, 1;
    %set/v v0x7fa380d37040_0, 1, 1;
    %load/v 8, v0x7fa380d375e0_0, 1;
    %jmp/0  T_9.50, 8;
    %movi 9, 5, 3;
    %jmp/1  T_9.52, 8;
T_9.50 ; End of true expr.
    %movi 12, 6, 3;
    %jmp/0  T_9.51, 8;
 ; End of false expr.
    %blend  9, 12, 3; Condition unknown.
    %jmp  T_9.52;
T_9.51 ;
    %mov 9, 12, 3; Return false value
T_9.52 ;
    %set/v v0x7fa380d37b80_0, 9, 3;
    %jmp T_9.10;
T_9.7 ;
    %set/v v0x7fa380d37660_0, 1, 1;
    %set/v v0x7fa380d37b80_0, 0, 3;
    %jmp T_9.10;
T_9.8 ;
    %set/v v0x7fa380d37b00_0, 1, 1;
    %load/v 8, v0x7fa380d37990_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_9.53, 8;
    %movi 8, 6, 3;
    %set/v v0x7fa380d37b80_0, 8, 3;
    %jmp T_9.54;
T_9.53 ;
    %set/v v0x7fa380d37890_0, 1, 1;
    %movi 8, 5, 3;
    %set/v v0x7fa380d37b80_0, 8, 3;
T_9.54 ;
    %jmp T_9.10;
T_9.10 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fa380d35b80;
T_10 ;
    %vpi_call 7 34 "$readmemh", "instr.hex", v0x7fa380d360e0;
    %end;
    .thread T_10;
    .scope S_0x7fa380d35b80;
T_11 ;
    %wait E_0x7fa380f01de0;
    %load/v 8, v0x7fa380d36370_0, 1;
    %load/v 9, v0x7fa380d36740_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_11.0, 8;
    %load/v 8, v0x7fa380d35d40_0, 14;
    %ix/load 0, 14, 0;
    %assign/v0 v0x7fa380d35de0_0, 0, 8;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fa380d35b80;
T_12 ;
    %wait E_0x7fa380d35cf0;
    %load/v 8, v0x7fa380d35e70_0, 1;
    %load/v 9, v0x7fa380d36050_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.0, 8;
    %load/v 8, v0x7fa380d36640_0, 16; Only need 16 of 64 bits
; Save base=8 wid=16 in lookaside.
    %mov 24, 0, 2;
    %load/v 26, v0x7fa380d35de0_0, 14;
    %ix/get 3, 24, 16;
    %jmp/1 t_14, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x7fa380d360e0, 0, 8;
t_14 ;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.2, 4;
    %load/x1p 8, v0x7fa380d36640_0, 16;
    %jmp T_12.3;
T_12.2 ;
    %mov 8, 2, 16;
T_12.3 ;
; Save base=8 wid=16 in lookaside.
    %movi 40, 1, 2;
    %mov 24, 40, 2;
    %load/v 26, v0x7fa380d35de0_0, 14;
    %ix/get 3, 24, 16;
    %jmp/1 t_15, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x7fa380d360e0, 0, 8;
t_15 ;
    %ix/load 1, 32, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.4, 4;
    %load/x1p 8, v0x7fa380d36640_0, 16;
    %jmp T_12.5;
T_12.4 ;
    %mov 8, 2, 16;
T_12.5 ;
; Save base=8 wid=16 in lookaside.
    %movi 40, 2, 2;
    %mov 24, 40, 2;
    %load/v 26, v0x7fa380d35de0_0, 14;
    %ix/get 3, 24, 16;
    %jmp/1 t_16, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x7fa380d360e0, 0, 8;
t_16 ;
    %ix/load 1, 48, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.6, 4;
    %load/x1p 8, v0x7fa380d36640_0, 16;
    %jmp T_12.7;
T_12.6 ;
    %mov 8, 2, 16;
T_12.7 ;
; Save base=8 wid=16 in lookaside.
    %mov 24, 1, 2;
    %load/v 26, v0x7fa380d35de0_0, 14;
    %ix/get 3, 24, 16;
    %jmp/1 t_17, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x7fa380d360e0, 0, 8;
t_17 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fa380d35b80;
T_13 ;
    %wait E_0x7fa380d35cc0;
    %load/v 8, v0x7fa380d35e70_0, 1;
    %load/v 9, v0x7fa380d35f90_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_13.0, 8;
    %mov 72, 0, 2;
    %load/v 74, v0x7fa380d35de0_0, 14;
    %ix/get 3, 72, 16;
    %load/av 8, v0x7fa380d360e0, 16;
    %movi 88, 1, 2;
    %mov 72, 88, 2;
    %load/v 74, v0x7fa380d35de0_0, 14;
    %ix/get 3, 72, 16;
    %load/av 24, v0x7fa380d360e0, 16;
    %movi 90, 2, 2;
    %mov 72, 90, 2;
    %load/v 74, v0x7fa380d35de0_0, 14;
    %ix/get 3, 72, 16;
    %load/av 40, v0x7fa380d360e0, 16;
    %mov 72, 1, 2;
    %load/v 74, v0x7fa380d35de0_0, 14;
    %ix/get 3, 72, 16;
    %load/av 56, v0x7fa380d360e0, 16;
    %set/v v0x7fa380d36220_0, 8, 64;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fa380d35b80;
T_14 ;
    %wait E_0x7fa380c6bf70;
    %load/v 8, v0x7fa380d36450_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_14.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fa380d364d0_0, 0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/v 8, v0x7fa380d361a0_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fa380d364d0_0, 0, 8;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fa380d35b80;
T_15 ;
    %wait E_0x7fa380c6bf70;
    %load/v 8, v0x7fa380d36450_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_15.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fa380d365c0_0, 0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/v 8, v0x7fa380d35f10_0, 1;
    %jmp/0xz  T_15.2, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fa380d365c0_0, 0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/v 8, v0x7fa380d365c0_0, 2;
    %mov 10, 0, 30;
    %addi 8, 1, 32;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fa380d365c0_0, 0, 8;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fa380d35b80;
T_16 ;
    %wait E_0x7fa380d356e0;
    %set/v v0x7fa380d35f10_0, 1, 1;
    %set/v v0x7fa380d36050_0, 0, 1;
    %set/v v0x7fa380d35f90_0, 0, 1;
    %set/v v0x7fa380d361a0_0, 0, 2;
    %load/v 8, v0x7fa380d364d0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_16.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_16.1, 6;
    %load/v 8, v0x7fa380d365c0_0, 2;
    %and/r 8, 8, 2;
    %jmp/0xz  T_16.4, 8;
    %set/v v0x7fa380d35f90_0, 1, 1;
    %set/v v0x7fa380d362f0_0, 1, 1;
    %jmp T_16.5;
T_16.4 ;
    %set/v v0x7fa380d35f10_0, 0, 1;
    %set/v v0x7fa380d362f0_0, 0, 1;
    %movi 8, 2, 2;
    %set/v v0x7fa380d361a0_0, 8, 2;
T_16.5 ;
    %jmp T_16.3;
T_16.0 ;
    %load/v 8, v0x7fa380d36740_0, 1;
    %jmp/0xz  T_16.6, 8;
    %set/v v0x7fa380d35f10_0, 0, 1;
    %set/v v0x7fa380d362f0_0, 0, 1;
    %movi 8, 1, 2;
    %set/v v0x7fa380d361a0_0, 8, 2;
    %jmp T_16.7;
T_16.6 ;
    %load/v 8, v0x7fa380d36370_0, 1;
    %jmp/0xz  T_16.8, 8;
    %set/v v0x7fa380d35f10_0, 0, 1;
    %set/v v0x7fa380d362f0_0, 0, 1;
    %movi 8, 2, 2;
    %set/v v0x7fa380d361a0_0, 8, 2;
    %jmp T_16.9;
T_16.8 ;
    %set/v v0x7fa380d362f0_0, 1, 1;
T_16.9 ;
T_16.7 ;
    %jmp T_16.3;
T_16.1 ;
    %load/v 8, v0x7fa380d365c0_0, 2;
    %and/r 8, 8, 2;
    %jmp/0xz  T_16.10, 8;
    %set/v v0x7fa380d36050_0, 1, 1;
    %set/v v0x7fa380d362f0_0, 1, 1;
    %jmp T_16.11;
T_16.10 ;
    %set/v v0x7fa380d35f10_0, 0, 1;
    %set/v v0x7fa380d362f0_0, 0, 1;
    %movi 8, 1, 2;
    %set/v v0x7fa380d361a0_0, 8, 2;
T_16.11 ;
    %jmp T_16.3;
T_16.3 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7fa380d35aa0;
T_17 ;
    %wait E_0x7fa380d14230;
    %load/v 8, v0x7fa380d3c670_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_17.0, 4;
    %load/v 8, v0x7fa380d3c300_0, 16; Only need 16 of 64 bits
; Save base=8 wid=16 in lookaside.
    %set/v v0x7fa380d3c9a0_0, 8, 16;
    %jmp T_17.1;
T_17.0 ;
    %load/v 8, v0x7fa380d3c670_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_17.2, 4;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_17.4, 4;
    %load/x1p 8, v0x7fa380d3c300_0, 16;
    %jmp T_17.5;
T_17.4 ;
    %mov 8, 2, 16;
T_17.5 ;
; Save base=8 wid=16 in lookaside.
    %set/v v0x7fa380d3c9a0_0, 8, 16;
    %jmp T_17.3;
T_17.2 ;
    %load/v 8, v0x7fa380d3c670_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_17.6, 4;
    %ix/load 1, 32, 0;
    %mov 4, 0, 1;
    %jmp/1 T_17.8, 4;
    %load/x1p 8, v0x7fa380d3c300_0, 16;
    %jmp T_17.9;
T_17.8 ;
    %mov 8, 2, 16;
T_17.9 ;
; Save base=8 wid=16 in lookaside.
    %set/v v0x7fa380d3c9a0_0, 8, 16;
    %jmp T_17.7;
T_17.6 ;
    %ix/load 1, 48, 0;
    %mov 4, 0, 1;
    %jmp/1 T_17.10, 4;
    %load/x1p 8, v0x7fa380d3c300_0, 16;
    %jmp T_17.11;
T_17.10 ;
    %mov 8, 2, 16;
T_17.11 ;
; Save base=8 wid=16 in lookaside.
    %set/v v0x7fa380d3c9a0_0, 8, 16;
T_17.7 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7fa380d35aa0;
T_18 ;
    %wait E_0x7fa380f01de0;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7fa380d35aa0;
T_19 ;
    %wait E_0x7fa380d14230;
    %load/v 8, v0x7fa380d3bef0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_19.0, 4;
    %load/v 8, v0x7fa380d3bca0_0, 16; Only need 16 of 64 bits
; Save base=8 wid=16 in lookaside.
    %set/v v0x7fa380d3ccd0_0, 8, 16;
    %jmp T_19.1;
T_19.0 ;
    %load/v 8, v0x7fa380d3bef0_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_19.2, 4;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_19.4, 4;
    %load/x1p 8, v0x7fa380d3bca0_0, 16;
    %jmp T_19.5;
T_19.4 ;
    %mov 8, 2, 16;
T_19.5 ;
; Save base=8 wid=16 in lookaside.
    %set/v v0x7fa380d3ccd0_0, 8, 16;
    %jmp T_19.3;
T_19.2 ;
    %load/v 8, v0x7fa380d3bef0_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_19.6, 4;
    %ix/load 1, 32, 0;
    %mov 4, 0, 1;
    %jmp/1 T_19.8, 4;
    %load/x1p 8, v0x7fa380d3bca0_0, 16;
    %jmp T_19.9;
T_19.8 ;
    %mov 8, 2, 16;
T_19.9 ;
; Save base=8 wid=16 in lookaside.
    %set/v v0x7fa380d3ccd0_0, 8, 16;
    %jmp T_19.7;
T_19.6 ;
    %ix/load 1, 48, 0;
    %mov 4, 0, 1;
    %jmp/1 T_19.10, 4;
    %load/x1p 8, v0x7fa380d3bca0_0, 16;
    %jmp T_19.11;
T_19.10 ;
    %mov 8, 2, 16;
T_19.11 ;
; Save base=8 wid=16 in lookaside.
    %set/v v0x7fa380d3ccd0_0, 8, 16;
T_19.7 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7fa380d349c0;
T_20 ;
    %wait E_0x7fa380c6bf70;
    %load/v 8, v0x7fa380d35710_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_20.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7fa380d35440_0, 0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/v 8, v0x7fa380d35990_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_20.2, 8;
    %load/v 8, v0x7fa380d34fb0_0, 1;
    %jmp/0xz  T_20.4, 8;
    %load/v 8, v0x7fa380d34f30_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7fa380d35440_0, 0, 8;
    %jmp T_20.5;
T_20.4 ;
    %load/v 8, v0x7fa380d35370_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7fa380d35440_0, 0, 8;
T_20.5 ;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7fa380d349c0;
T_21 ;
    %wait E_0x7fa380f01de0;
    %load/v 8, v0x7fa380d35990_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_21.0, 8;
    %load/v 8, v0x7fa380d35370_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7fa380d35620_0, 0, 8;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7fa380d349c0;
T_22 ;
    %wait E_0x7fa380f01de0;
    %load/v 8, v0x7fa380d35910_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_22.0, 8;
    %load/v 8, v0x7fa380d35620_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7fa380d355a0_0, 0, 8;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7fa380d349c0;
T_23 ;
    %wait E_0x7fa380f01de0;
    %load/v 8, v0x7fa380d35790_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_23.0, 8;
    %load/v 8, v0x7fa380d355a0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7fa380d354c0_0, 0, 8;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7fa380d31850;
T_24 ;
    %wait E_0x7fa380c6bf70;
    %load/v 8, v0x7fa380d34820_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_24.0, 8;
    %movi 8, 45056, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7fa380d33a60_0, 0, 8;
    %jmp T_24.1;
T_24.0 ;
    %load/v 8, v0x7fa380d34d30_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_24.2, 8;
    %load/v 8, v0x7fa380d33960_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7fa380d33a60_0, 0, 8;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7fa380d31850;
T_25 ;
    %wait E_0x7fa380f01de0;
    %load/v 8, v0x7fa380d34c70_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_25.0, 8;
    %load/v 8, v0x7fa380d32ba0_0, 1;
    %load/v 9, v0x7fa380d336e0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa380d32c20_0, 0, 8;
    %load/v 8, v0x7fa380d33ae0_0, 1;
    %load/v 9, v0x7fa380d336e0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa380d33d50_0, 0, 8;
    %load/v 8, v0x7fa380d33b60_0, 1;
    %load/v 9, v0x7fa380d336e0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa380d33be0_0, 0, 8;
    %load/v 8, v0x7fa380d34230_0, 1;
    %load/v 9, v0x7fa380d33dd0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0x7fa380d336e0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa380d347a0_0, 0, 8;
    %load/v 8, v0x7fa380d33f50_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7fa380d342b0_0, 0, 8;
    %load/v 8, v0x7fa380d32a20_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7fa380d32aa0_0, 0, 8;
    %load/v 8, v0x7fa380d348c0_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fa380d34940_0, 0, 8;
    %load/v 8, v0x7fa380d345c0_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fa380d34640_0, 0, 8;
    %load/v 8, v0x7fa380d33370_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa380d331c0_0, 0, 8;
    %load/v 8, v0x7fa380d33560_0, 1;
    %load/v 9, v0x7fa380d33dd0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0x7fa380d336e0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa380d332c0_0, 0, 8;
    %load/v 8, v0x7fa380d32ed0_0, 1;
    %load/v 9, v0x7fa380d33dd0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0x7fa380d336e0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa380d33000_0, 0, 8;
    %load/v 8, v0x7fa380d330c0_0, 1;
    %load/v 9, v0x7fa380d33dd0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0x7fa380d336e0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa380d33140_0, 0, 8;
    %load/v 8, v0x7fa380d33a60_0, 12; Only need 12 of 16 bits
; Save base=8 wid=12 in lookaside.
    %ix/load 0, 12, 0;
    %assign/v0 v0x7fa380d339e0_0, 0, 8;
    %load/v 8, v0x7fa380d33e50_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa380d33ed0_0, 0, 8;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7fa380d31850;
T_26 ;
    %wait E_0x7fa380f01de0;
    %load/v 8, v0x7fa380d34bf0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_26.0, 8;
    %load/v 8, v0x7fa380d347a0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa380d34520_0, 0, 8;
    %load/v 8, v0x7fa380d342b0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7fa380d34070_0, 0, 8;
    %load/v 8, v0x7fa380d331c0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa380d333f0_0, 0, 8;
    %load/v 8, v0x7fa380d332c0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa380d33240_0, 0, 8;
    %load/v 8, v0x7fa380d33d50_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa380d33cd0_0, 0, 8;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x7fa380d31850;
T_27 ;
    %wait E_0x7fa380f01de0;
    %load/v 8, v0x7fa380d346e0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_27.0, 8;
    %load/v 8, v0x7fa380d34520_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa380d34480_0, 0, 8;
    %load/v 8, v0x7fa380d34070_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7fa380d33fd0_0, 0, 8;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x7fa380d31850;
T_28 ;
    %wait E_0x7fa380c6bf70;
    %load/v 8, v0x7fa380d34820_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_28.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa380d32d30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa380d32b20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa380d32e50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa380d32ca0_0, 0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/v 8, v0x7fa380d34c70_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_28.2, 8;
    %load/v 8, v0x7fa380d342b0_0, 4;
    %load/v 12, v0x7fa380d34340_0, 4;
    %cmp/u 8, 12, 4;
    %mov 8, 4, 1;
    %jmp/0  T_28.4, 8;
    %load/v 9, v0x7fa380d347a0_0, 1;
    %load/v 10, v0x7fa380d34340_0, 4;
    %or/r 10, 10, 4;
    %and 9, 10, 1;
    %jmp/1  T_28.6, 8;
T_28.4 ; End of true expr.
    %jmp/0  T_28.5, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_28.6;
T_28.5 ;
    %mov 9, 0, 1; Return false value
T_28.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa380d32d30_0, 0, 9;
    %load/v 8, v0x7fa380d34070_0, 4;
    %load/v 12, v0x7fa380d34340_0, 4;
    %cmp/u 8, 12, 4;
    %mov 8, 4, 1;
    %jmp/0  T_28.7, 8;
    %load/v 9, v0x7fa380d34520_0, 1;
    %load/v 10, v0x7fa380d34340_0, 4;
    %or/r 10, 10, 4;
    %and 9, 10, 1;
    %jmp/1  T_28.9, 8;
T_28.7 ; End of true expr.
    %jmp/0  T_28.8, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_28.9;
T_28.8 ;
    %mov 9, 0, 1; Return false value
T_28.9 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa380d32b20_0, 0, 9;
    %load/v 8, v0x7fa380d342b0_0, 4;
    %load/v 12, v0x7fa380d343e0_0, 4;
    %cmp/u 8, 12, 4;
    %mov 8, 4, 1;
    %jmp/0  T_28.10, 8;
    %load/v 9, v0x7fa380d347a0_0, 1;
    %load/v 10, v0x7fa380d343e0_0, 4;
    %or/r 10, 10, 4;
    %and 9, 10, 1;
    %jmp/1  T_28.12, 8;
T_28.10 ; End of true expr.
    %jmp/0  T_28.11, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_28.12;
T_28.11 ;
    %mov 9, 0, 1; Return false value
T_28.12 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa380d32e50_0, 0, 9;
    %load/v 8, v0x7fa380d34070_0, 4;
    %load/v 12, v0x7fa380d343e0_0, 4;
    %cmp/u 8, 12, 4;
    %mov 8, 4, 1;
    %jmp/0  T_28.13, 8;
    %load/v 9, v0x7fa380d34520_0, 1;
    %load/v 10, v0x7fa380d343e0_0, 4;
    %or/r 10, 10, 4;
    %and 9, 10, 1;
    %jmp/1  T_28.15, 8;
T_28.13 ; End of true expr.
    %jmp/0  T_28.14, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_28.15;
T_28.14 ;
    %mov 9, 0, 1; Return false value
T_28.15 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa380d32ca0_0, 0, 9;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x7fa380d31850;
T_29 ;
    %wait E_0x7fa380c6bf70;
    %load/v 8, v0x7fa380d34820_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_29.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa380d33470_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa380d33860_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa380d337e0_0, 0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/v 8, v0x7fa380d34c70_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_29.2, 8;
    %load/v 8, v0x7fa380d33760_0, 1;
    %load/v 9, v0x7fa380d336e0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0x7fa380d33470_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa380d33470_0, 0, 8;
    %load/v 8, v0x7fa380d33470_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa380d33860_0, 0, 8;
    %load/v 8, v0x7fa380d33860_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa380d337e0_0, 0, 8;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x7fa380d31850;
T_30 ;
    %wait E_0x7fa380c6bf70;
    %load/v 8, v0x7fa380d34820_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_30.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa380d335e0_0, 0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/v 8, v0x7fa380d34bf0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_30.2, 8;
    %load/v 8, v0x7fa380d33660_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa380d335e0_0, 0, 8;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x7fa380d31850;
T_31 ;
    %wait E_0x7fa380d32150;
    %set/v v0x7fa380d32ba0_0, 0, 1;
    %set/v v0x7fa380d33ae0_0, 0, 1;
    %set/v v0x7fa380d33b60_0, 0, 1;
    %set/v v0x7fa380d340f0_0, 0, 1;
    %set/v v0x7fa380d34190_0, 0, 1;
    %set/v v0x7fa380d34230_0, 0, 1;
    %load/v 8, v0x7fa380d33a60_0, 4; Only need 4 of 16 bits
; Save base=8 wid=4 in lookaside.
    %set/v v0x7fa380d34340_0, 8, 4;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_31.0, 4;
    %load/x1p 8, v0x7fa380d33a60_0, 4;
    %jmp T_31.1;
T_31.0 ;
    %mov 8, 2, 4;
T_31.1 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x7fa380d343e0_0, 8, 4;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_31.2, 4;
    %load/x1p 8, v0x7fa380d33a60_0, 4;
    %jmp T_31.3;
T_31.2 ;
    %mov 8, 2, 4;
T_31.3 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x7fa380d33f50_0, 8, 4;
    %set/v v0x7fa380d32a20_0, 0, 3;
    %set/v v0x7fa380d348c0_0, 0, 2;
    %set/v v0x7fa380d345c0_0, 0, 2;
    %set/v v0x7fa380d33370_0, 0, 1;
    %set/v v0x7fa380d33560_0, 0, 1;
    %set/v v0x7fa380d32ed0_0, 0, 1;
    %set/v v0x7fa380d330c0_0, 0, 1;
    %set/v v0x7fa380d33760_0, 0, 1;
    %set/v v0x7fa380d33e50_0, 0, 1;
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_31.4, 4;
    %load/x1p 8, v0x7fa380d33a60_0, 4;
    %jmp T_31.5;
T_31.4 ;
    %mov 8, 2, 4;
T_31.5 ;
; Save base=8 wid=4 in lookaside.
    %cmpi/u 8, 0, 4;
    %jmp/1 T_31.6, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_31.7, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_31.8, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_31.9, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_31.10, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_31.11, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_31.12, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_31.13, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_31.14, 6;
    %cmpi/u 8, 9, 4;
    %jmp/1 T_31.15, 6;
    %cmpi/u 8, 10, 4;
    %jmp/1 T_31.16, 6;
    %cmpi/u 8, 11, 4;
    %jmp/1 T_31.17, 6;
    %cmpi/u 8, 12, 4;
    %jmp/1 T_31.18, 6;
    %cmpi/u 8, 13, 4;
    %jmp/1 T_31.19, 6;
    %cmpi/u 8, 14, 4;
    %jmp/1 T_31.20, 6;
    %cmpi/u 8, 15, 4;
    %jmp/1 T_31.21, 6;
    %jmp T_31.22;
T_31.6 ;
    %set/v v0x7fa380d340f0_0, 1, 1;
    %set/v v0x7fa380d34190_0, 1, 1;
    %set/v v0x7fa380d34230_0, 1, 1;
    %set/v v0x7fa380d32ed0_0, 1, 1;
    %set/v v0x7fa380d330c0_0, 1, 1;
    %jmp T_31.22;
T_31.7 ;
    %set/v v0x7fa380d340f0_0, 1, 1;
    %set/v v0x7fa380d34190_0, 1, 1;
    %set/v v0x7fa380d34230_0, 1, 1;
    %set/v v0x7fa380d33e50_0, 1, 1;
    %jmp T_31.22;
T_31.8 ;
    %set/v v0x7fa380d340f0_0, 1, 1;
    %set/v v0x7fa380d34190_0, 1, 1;
    %set/v v0x7fa380d34230_0, 1, 1;
    %movi 8, 1, 3;
    %set/v v0x7fa380d32a20_0, 8, 3;
    %set/v v0x7fa380d32ed0_0, 1, 1;
    %set/v v0x7fa380d330c0_0, 1, 1;
    %jmp T_31.22;
T_31.9 ;
    %set/v v0x7fa380d340f0_0, 1, 1;
    %set/v v0x7fa380d34190_0, 1, 1;
    %set/v v0x7fa380d34230_0, 1, 1;
    %movi 8, 2, 3;
    %set/v v0x7fa380d32a20_0, 8, 3;
    %set/v v0x7fa380d32ed0_0, 1, 1;
    %jmp T_31.22;
T_31.10 ;
    %set/v v0x7fa380d340f0_0, 1, 1;
    %set/v v0x7fa380d34190_0, 1, 1;
    %set/v v0x7fa380d34230_0, 1, 1;
    %movi 8, 3, 3;
    %set/v v0x7fa380d32a20_0, 8, 3;
    %set/v v0x7fa380d32ed0_0, 1, 1;
    %jmp T_31.22;
T_31.11 ;
    %set/v v0x7fa380d34190_0, 1, 1;
    %set/v v0x7fa380d34230_0, 1, 1;
    %movi 8, 4, 3;
    %set/v v0x7fa380d32a20_0, 8, 3;
    %set/v v0x7fa380d32ed0_0, 1, 1;
    %jmp T_31.22;
T_31.12 ;
    %set/v v0x7fa380d34190_0, 1, 1;
    %set/v v0x7fa380d34230_0, 1, 1;
    %movi 8, 5, 3;
    %set/v v0x7fa380d32a20_0, 8, 3;
    %set/v v0x7fa380d32ed0_0, 1, 1;
    %jmp T_31.22;
T_31.13 ;
    %set/v v0x7fa380d34190_0, 1, 1;
    %set/v v0x7fa380d34230_0, 1, 1;
    %movi 8, 6, 3;
    %set/v v0x7fa380d32a20_0, 8, 3;
    %set/v v0x7fa380d32ed0_0, 1, 1;
    %jmp T_31.22;
T_31.14 ;
    %set/v v0x7fa380d348c0_0, 1, 2;
    %set/v v0x7fa380d34190_0, 1, 1;
    %set/v v0x7fa380d34230_0, 1, 1;
    %set/v v0x7fa380d33370_0, 1, 1;
    %jmp T_31.22;
T_31.15 ;
    %set/v v0x7fa380d348c0_0, 1, 2;
    %set/v v0x7fa380d34190_0, 1, 1;
    %set/v v0x7fa380d340f0_0, 1, 1;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_31.23, 4;
    %load/x1p 8, v0x7fa380d33a60_0, 4;
    %jmp T_31.24;
T_31.23 ;
    %mov 8, 2, 4;
T_31.24 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x7fa380d34340_0, 8, 4;
    %set/v v0x7fa380d33560_0, 1, 1;
    %jmp T_31.22;
T_31.16 ;
    %set/v v0x7fa380d340f0_0, 1, 1;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_31.25, 4;
    %load/x1p 8, v0x7fa380d33a60_0, 4;
    %jmp T_31.26;
T_31.25 ;
    %mov 8, 2, 4;
T_31.26 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x7fa380d34340_0, 8, 4;
    %movi 8, 1, 2;
    %set/v v0x7fa380d345c0_0, 8, 2;
    %set/v v0x7fa380d34230_0, 1, 1;
    %set/v v0x7fa380d32a20_0, 1, 3;
    %jmp T_31.22;
T_31.17 ;
    %set/v v0x7fa380d340f0_0, 1, 1;
    %set/v v0x7fa380d34340_0, 0, 4;
    %movi 8, 1, 2;
    %set/v v0x7fa380d345c0_0, 8, 2;
    %set/v v0x7fa380d34230_0, 1, 1;
    %jmp T_31.22;
T_31.18 ;
    %movi 8, 1, 2;
    %set/v v0x7fa380d348c0_0, 8, 2;
    %movi 8, 2, 2;
    %set/v v0x7fa380d345c0_0, 8, 2;
    %set/v v0x7fa380d32ba0_0, 1, 1;
    %jmp T_31.22;
T_31.19 ;
    %movi 8, 2, 2;
    %set/v v0x7fa380d348c0_0, 8, 2;
    %movi 8, 2, 2;
    %set/v v0x7fa380d345c0_0, 8, 2;
    %set/v v0x7fa380d34230_0, 1, 1;
    %set/v v0x7fa380d33f50_0, 1, 4;
    %set/v v0x7fa380d33ae0_0, 1, 1;
    %jmp T_31.22;
T_31.20 ;
    %set/v v0x7fa380d340f0_0, 1, 1;
    %set/v v0x7fa380d34340_0, 0, 4;
    %set/v v0x7fa380d34190_0, 1, 1;
    %set/v v0x7fa380d33b60_0, 1, 1;
    %jmp T_31.22;
T_31.21 ;
    %set/v v0x7fa380d33760_0, 1, 1;
    %jmp T_31.22;
T_31.22 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x7fa380d30c70;
T_32 ;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x7fa380d31450, 0, 16;
    %end;
    .thread T_32;
    .scope S_0x7fa380d30c70;
T_33 ;
    %wait E_0x7fa380d27770;
    %load/v 8, v0x7fa380d30f40_0, 1;
    %load/v 9, v0x7fa380d317d0_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0x7fa380d310c0_0, 4;
    %or/r 9, 9, 4;
    %and 8, 9, 1;
    %jmp/0xz  T_33.0, 8;
    %load/v 8, v0x7fa380d31040_0, 16;
    %ix/getv 3, v0x7fa380d310c0_0;
    %jmp/1 t_18, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x7fa380d31450, 0, 8;
t_18 ;
T_33.0 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x7fa380d30c70;
T_34 ;
    %wait E_0x7fa380d231f0;
    %load/v 8, v0x7fa380d30f40_0, 1;
    %inv 8, 1;
    %load/v 9, v0x7fa380d316d0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_34.0, 8;
    %ix/getv 3, v0x7fa380d31550_0;
    %load/av 8, v0x7fa380d31450, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7fa380d314d0_0, 0, 8;
T_34.0 ;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x7fa380d30c70;
T_35 ;
    %wait E_0x7fa380d23110;
    %load/v 8, v0x7fa380d30f40_0, 1;
    %inv 8, 1;
    %load/v 9, v0x7fa380d31750_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_35.0, 8;
    %ix/getv 3, v0x7fa380d31650_0;
    %load/av 8, v0x7fa380d31450, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7fa380d315d0_0, 0, 8;
T_35.0 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x7fa380d30c70;
T_36 ;
    %wait E_0x7fa380d18cd0;
    %movi 8, 1, 32;
    %set/v v0x7fa380d313d0_0, 8, 32;
T_36.0 ;
    %load/v 8, v0x7fa380d313d0_0, 32;
   %cmpi/s 8, 16, 32;
    %jmp/0xz T_36.1, 5;
    %vpi_call 11 79 "$display", "R%1h = %h", v0x7fa380d313d0_0, &A<v0x7fa380d31450, v0x7fa380d313d0_0 >;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x7fa380d313d0_0, 32;
    %set/v v0x7fa380d313d0_0, 8, 32;
    %jmp T_36.0;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x7fa380d0d230;
T_37 ;
    %wait E_0x7fa380f01de0;
    %load/v 8, v0x7fa380d30bf0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_37.0, 8;
    %load/v 8, v0x7fa380d309f0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7fa380d307e0_0, 0, 8;
    %load/v 8, v0x7fa380d30860_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7fa380d308e0_0, 0, 8;
T_37.0 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x7fa380d0d230;
T_38 ;
    %wait E_0x7fa380f01de0;
    %load/v 8, v0x7fa380d30ec0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_38.0, 8;
    %load/v 8, v0x7fa380d0bb60_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7fa380d30a70_0, 0, 8;
T_38.0 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x7fa380cbd8f0;
T_39 ;
    %wait E_0x7fa380f01de0;
    %load/v 8, v0x7fa380d13f40_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_39.0, 8;
    %load/v 8, v0x7fa380cc40b0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7fa380cc4140_0, 0, 8;
T_39.0 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x7fa380f01d00;
T_40 ;
    %wait E_0x7fa380f01de0;
    %load/v 8, v0x7fa380cbd870_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_40.0, 8;
    %load/v 8, v0x7fa380cbd550_0, 1;
    %jmp/0xz  T_40.2, 8;
    %load/v 8, v0x7fa380f01ee0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7fa380cbd7b0_0, 0, 8;
    %jmp T_40.3;
T_40.2 ;
    %load/v 8, v0x7fa380cbd660_0, 1;
    %jmp/0xz  T_40.4, 8;
    %load/v 8, v0x7fa380cbd720_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7fa380cbd7b0_0, 0, 8;
    %jmp T_40.5;
T_40.4 ;
    %load/v 8, v0x7fa380cbd5d0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7fa380cbd7b0_0, 0, 8;
T_40.5 ;
T_40.3 ;
T_40.0 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x7fa380c84470;
T_41 ;
    %wait E_0x7fa380c6bf70;
    %load/v 8, v0x7fa380e014c0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_41.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa380f01be0_0, 0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/v 8, v0x7fa380d27d40_0, 1;
    %load/v 9, v0x7fa380e015b0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_41.2, 8;
    %load/v 8, v0x7fa380e01730_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa380f01be0_0, 0, 8;
T_41.2 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x7fa380c84470;
T_42 ;
    %wait E_0x7fa380c6bf70;
    %load/v 8, v0x7fa380e014c0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_42.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa380e01440_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa380e012e0_0, 0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/v 8, v0x7fa380d27a10_0, 1;
    %load/v 9, v0x7fa380e015b0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_42.2, 8;
    %load/v 8, v0x7fa380e01360_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa380e01440_0, 0, 8;
    %load/v 8, v0x7fa380e01210_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa380e012e0_0, 0, 8;
T_42.2 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x7fa380c84470;
T_43 ;
    %wait E_0x7fa380c84550;
    %load/v 8, v0x7fa380e010b0_0, 1;
    %load/v 9, v0x7fa380e01180_0, 1;
    %or 8, 9, 1;
    %set/v v0x7fa380e01020_0, 8, 1;
    %load/v 8, v0x7fa380c54230_0, 1;
    %jmp/0xz  T_43.0, 8;
    %load/v 8, v0x7fa380d25600_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_43.2, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_43.3, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_43.4, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_43.5, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_43.6, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_43.7, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_43.8, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_43.9, 6;
    %jmp T_43.10;
T_43.2 ;
    %load/v 8, v0x7fa380f01be0_0, 1;
    %inv 8, 1;
    %set/v v0x7fa380e01020_0, 8, 1;
    %jmp T_43.10;
T_43.3 ;
    %load/v 8, v0x7fa380f01be0_0, 1;
    %set/v v0x7fa380e01020_0, 8, 1;
    %jmp T_43.10;
T_43.4 ;
    %load/v 8, v0x7fa380f01be0_0, 1;
    %inv 8, 1;
    %load/v 9, v0x7fa380e012e0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %set/v v0x7fa380e01020_0, 8, 1;
    %jmp T_43.10;
T_43.5 ;
    %load/v 8, v0x7fa380e012e0_0, 1;
    %set/v v0x7fa380e01020_0, 8, 1;
    %jmp T_43.10;
T_43.6 ;
    %load/v 8, v0x7fa380f01be0_0, 1;
    %load/v 9, v0x7fa380f01be0_0, 1;
    %inv 9, 1;
    %load/v 10, v0x7fa380e012e0_0, 1;
    %inv 10, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %set/v v0x7fa380e01020_0, 8, 1;
    %jmp T_43.10;
T_43.7 ;
    %load/v 8, v0x7fa380e012e0_0, 1;
    %load/v 9, v0x7fa380f01be0_0, 1;
    %or 8, 9, 1;
    %set/v v0x7fa380e01020_0, 8, 1;
    %jmp T_43.10;
T_43.8 ;
    %load/v 8, v0x7fa380e01440_0, 1;
    %set/v v0x7fa380e01020_0, 8, 1;
    %jmp T_43.10;
T_43.9 ;
    %set/v v0x7fa380e01020_0, 1, 1;
    %jmp T_43.10;
T_43.10 ;
T_43.0 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x7fa380c9db20;
T_44 ;
    %movi 8, 1, 2;
    %set/v v0x7fa380d3f820_0, 8, 1;
    %end;
    .thread T_44;
    .scope S_0x7fa380c9db20;
T_45 ;
    %delay 5, 0;
    %load/v 8, v0x7fa380d3f820_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa380d3f820_0, 0, 8;
    %jmp T_45;
    .thread T_45;
    .scope S_0x7fa380c9db20;
T_46 ;
    %set/v v0x7fa380d3f920_0, 0, 1;
    %delay 3, 0;
    %set/v v0x7fa380d3f920_0, 1, 1;
    %wait E_0x7fa380c6c260;
    %delay 1, 0;
T_46.0 ;
    %load/v 8, v0x7fa380d3f8a0_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/0xz T_46.1, 4;
    %wait E_0x7fa380c6c260;
    %delay 1, 0;
    %jmp T_46.0;
T_46.1 ;
    %vpi_call 2 29 "$strobe", "Time:    %7d\012Cycles:   %6d\012PC:         %4h", $time, v0x7fa380d3fb70_0, v0x7fa380d3f7a0_0;
    %delay 10, 0;
    %vpi_call 2 31 "$finish", 1'sb0;
    %end;
    .thread T_46;
    .scope S_0x7fa380c9db20;
T_47 ;
    %set/v v0x7fa380d3fb70_0, 0, 32;
    %end;
    .thread T_47;
    .scope S_0x7fa380c9db20;
T_48 ;
    %wait E_0x7fa380f01de0;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0x7fa380d3fb70_0, 32;
    %set/v v0x7fa380d3fb70_0, 8, 32;
    %movi 8, 1000000, 64;
    %vpi_func 2 39 "$time", 72, 64;
    %cmp/u 8, 72, 64;
    %jmp/0xz  T_48.0, 5;
    %vpi_call 2 41 "$strobe", "ERROR at time %6d: simulation is running for too long; limit of %5d cycles exceeded!", $time, P_0x7fa380c13580;
    %force/v v0x7fa380d3f8a0_0, 0, 1;
    %force/v v0x7fa380d3f8a0_0, 1, 1;
    %delay 10, 0;
    %vpi_call 2 45 "$finish", 3'sb111;
T_48.0 ;
    %jmp T_48;
    .thread T_48;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "RR.tar.gz_extracted/clk_and_rst_n.v";
    "RR.tar.gz_extracted/cpu.v";
    "RR.tar.gz_extracted/two_way_mem_hierarchy.v";
    "RR.tar.gz_extracted/new_2way_cache.v";
    "RR.tar.gz_extracted/two_way_cache_controller.v";
    "RR.tar.gz_extracted/unified_mem.v";
    "RR.tar.gz_extracted/prgm_cntr.v";
    "RR.tar.gz_extracted/id.v";
    "RR.tar.gz_extracted/common_params.inc";
    "RR.tar.gz_extracted/rf_pipelined.v";
    "RR.tar.gz_extracted/src_mux.v";
    "RR.tar.gz_extracted/alu.v";
    "RR.tar.gz_extracted/dst_mux.v";
    "RR.tar.gz_extracted/br_bool.v";
