HelpInfo,C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin\assistant
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||SFSRAM.srr(49);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/49||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||SFSRAM.srr(51);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/51||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||SFSRAM.srr(53);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/53||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||SFSRAM.srr(55);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/55||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||SFSRAM.srr(57);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/57||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||SFSRAM.srr(59);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/59||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||SFSRAM.srr(63);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/63||SFSRAM_sb_MSS_syn.v(436);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM_sb_MSS\SFSRAM_sb_MSS_syn.v'/linenumber/436
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.||SFSRAM.srr(128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/128||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.||SFSRAM.srr(129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/129||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.||SFSRAM.srr(130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/130||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.||SFSRAM.srr(131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/131||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.||SFSRAM.srr(132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/132||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.||SFSRAM.srr(133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/133||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.||SFSRAM.srr(134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/134||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.||SFSRAM.srr(135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/135||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.||SFSRAM.srr(136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/136||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.||SFSRAM.srr(137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/137||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.||SFSRAM.srr(138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/138||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.||SFSRAM.srr(139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/139||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.||SFSRAM.srr(140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/140||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.||SFSRAM.srr(141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/141||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.||SFSRAM.srr(142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/142||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.||SFSRAM.srr(143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/143||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.||SFSRAM.srr(144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/144||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.||SFSRAM.srr(145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/145||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.||SFSRAM.srr(146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/146||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.||SFSRAM.srr(147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/147||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.||SFSRAM.srr(148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/148||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||SFSRAM.srr(149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/149||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||SFSRAM.srr(150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/150||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||SFSRAM.srr(151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/151||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||SFSRAM.srr(152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/152||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||SFSRAM.srr(153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/153||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||SFSRAM.srr(154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/154||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||SFSRAM.srr(155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/155||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.||SFSRAM.srr(156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/156||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||SFSRAM.srr(157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/157||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||SFSRAM.srr(158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/158||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||SFSRAM.srr(168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/168||SFSRAM_sb_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM_sb\FABOSC_0\SFSRAM_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||SFSRAM.srr(169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/169||SFSRAM_sb_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM_sb\FABOSC_0\SFSRAM_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||SFSRAM.srr(170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/170||SFSRAM_sb_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM_sb\FABOSC_0\SFSRAM_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||SFSRAM.srr(171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/171||SFSRAM_sb_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM_sb\FABOSC_0\SFSRAM_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||CL158||@W:Inout MCU_A0 is unused||SFSRAM.srr(189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/189||SFSRAM.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/86
Implementation;Synthesis||CL158||@W:Inout MCU_A1 is unused||SFSRAM.srr(190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/190||SFSRAM.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/87
Implementation;Synthesis||CL158||@W:Inout MCU_A10 is unused||SFSRAM.srr(191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/191||SFSRAM.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/88
Implementation;Synthesis||CL158||@W:Inout MCU_A2 is unused||SFSRAM.srr(192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/192||SFSRAM.v(89);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/89
Implementation;Synthesis||CL158||@W:Inout MCU_A3 is unused||SFSRAM.srr(193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/193||SFSRAM.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/90
Implementation;Synthesis||CL158||@W:Inout MCU_A4 is unused||SFSRAM.srr(194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/194||SFSRAM.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/91
Implementation;Synthesis||CL158||@W:Inout MCU_A5 is unused||SFSRAM.srr(195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/195||SFSRAM.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/92
Implementation;Synthesis||CL158||@W:Inout MCU_A6 is unused||SFSRAM.srr(196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/196||SFSRAM.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/93
Implementation;Synthesis||CL158||@W:Inout MCU_A7 is unused||SFSRAM.srr(197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/197||SFSRAM.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/94
Implementation;Synthesis||CL158||@W:Inout MCU_A8 is unused||SFSRAM.srr(198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/198||SFSRAM.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/95
Implementation;Synthesis||CL158||@W:Inout MCU_A9 is unused||SFSRAM.srr(199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/199||SFSRAM.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/96
Implementation;Synthesis||CL158||@W:Inout MCU_CS is unused||SFSRAM.srr(200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/200||SFSRAM.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/97
Implementation;Synthesis||CL158||@W:Inout MCU_D0 is unused||SFSRAM.srr(201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/201||SFSRAM.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/98
Implementation;Synthesis||CL158||@W:Inout MCU_D1 is unused||SFSRAM.srr(202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/202||SFSRAM.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/99
Implementation;Synthesis||CL158||@W:Inout MCU_D10 is unused||SFSRAM.srr(203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/203||SFSRAM.v(100);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/100
Implementation;Synthesis||CL158||@W:Inout MCU_D11 is unused||SFSRAM.srr(204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/204||SFSRAM.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/101
Implementation;Synthesis||CL158||@W:Inout MCU_D12 is unused||SFSRAM.srr(205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/205||SFSRAM.v(102);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/102
Implementation;Synthesis||CL158||@W:Inout MCU_D13 is unused||SFSRAM.srr(206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/206||SFSRAM.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/103
Implementation;Synthesis||CL158||@W:Inout MCU_D14 is unused||SFSRAM.srr(207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/207||SFSRAM.v(104);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/104
Implementation;Synthesis||CL158||@W:Inout MCU_D15 is unused||SFSRAM.srr(208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/208||SFSRAM.v(105);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/105
Implementation;Synthesis||CL158||@W:Inout MCU_D2 is unused||SFSRAM.srr(209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/209||SFSRAM.v(106);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/106
Implementation;Synthesis||CL158||@W:Inout MCU_D3 is unused||SFSRAM.srr(210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/210||SFSRAM.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/107
Implementation;Synthesis||CL158||@W:Inout MCU_D4 is unused||SFSRAM.srr(211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/211||SFSRAM.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/108
Implementation;Synthesis||CL158||@W:Inout MCU_D5 is unused||SFSRAM.srr(212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/212||SFSRAM.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/109
Implementation;Synthesis||CL158||@W:Inout MCU_D6 is unused||SFSRAM.srr(213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/213||SFSRAM.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/110
Implementation;Synthesis||CL158||@W:Inout MCU_D7 is unused||SFSRAM.srr(214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/214||SFSRAM.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/111
Implementation;Synthesis||CL158||@W:Inout MCU_D8 is unused||SFSRAM.srr(215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/215||SFSRAM.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/112
Implementation;Synthesis||CL158||@W:Inout MCU_D9 is unused||SFSRAM.srr(216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/216||SFSRAM.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/113
Implementation;Synthesis||CL158||@W:Inout MCU_LB is unused||SFSRAM.srr(217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/217||SFSRAM.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/114
Implementation;Synthesis||CL158||@W:Inout MCU_OE is unused||SFSRAM.srr(218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/218||SFSRAM.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/115
Implementation;Synthesis||CL158||@W:Inout MCU_UB is unused||SFSRAM.srr(219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/219||SFSRAM.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/116
Implementation;Synthesis||CL158||@W:Inout MCU_WE is unused||SFSRAM.srr(220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/220||SFSRAM.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/117
Implementation;Synthesis||CL158||@W:Inout SRAM_A0 is unused||SFSRAM.srr(221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/221||SFSRAM.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/118
Implementation;Synthesis||CL158||@W:Inout SRAM_A1 is unused||SFSRAM.srr(222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/222||SFSRAM.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/119
Implementation;Synthesis||CL158||@W:Inout SRAM_A10 is unused||SFSRAM.srr(223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/223||SFSRAM.v(120);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/120
Implementation;Synthesis||CL158||@W:Inout SRAM_A2 is unused||SFSRAM.srr(224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/224||SFSRAM.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/121
Implementation;Synthesis||CL158||@W:Inout SRAM_A3 is unused||SFSRAM.srr(225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/225||SFSRAM.v(122);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/122
Implementation;Synthesis||CL158||@W:Inout SRAM_A4 is unused||SFSRAM.srr(226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/226||SFSRAM.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/123
Implementation;Synthesis||CL158||@W:Inout SRAM_A5 is unused||SFSRAM.srr(227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/227||SFSRAM.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/124
Implementation;Synthesis||CL158||@W:Inout SRAM_A6 is unused||SFSRAM.srr(228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/228||SFSRAM.v(125);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/125
Implementation;Synthesis||CL158||@W:Inout SRAM_A7 is unused||SFSRAM.srr(229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/229||SFSRAM.v(126);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/126
Implementation;Synthesis||CL158||@W:Inout SRAM_A8 is unused||SFSRAM.srr(230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/230||SFSRAM.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/127
Implementation;Synthesis||CL158||@W:Inout SRAM_A9 is unused||SFSRAM.srr(231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/231||SFSRAM.v(128);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/128
Implementation;Synthesis||CL158||@W:Inout SRAM_CS is unused||SFSRAM.srr(232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/232||SFSRAM.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/129
Implementation;Synthesis||CL158||@W:Inout SRAM_D0 is unused||SFSRAM.srr(233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/233||SFSRAM.v(130);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/130
Implementation;Synthesis||CL158||@W:Inout SRAM_D1 is unused||SFSRAM.srr(234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/234||SFSRAM.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/131
Implementation;Synthesis||CL158||@W:Inout SRAM_D10 is unused||SFSRAM.srr(235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/235||SFSRAM.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/132
Implementation;Synthesis||CL158||@W:Inout SRAM_D11 is unused||SFSRAM.srr(236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/236||SFSRAM.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/133
Implementation;Synthesis||CL158||@W:Inout SRAM_D12 is unused||SFSRAM.srr(237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/237||SFSRAM.v(134);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/134
Implementation;Synthesis||CL158||@W:Inout SRAM_D13 is unused||SFSRAM.srr(238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/238||SFSRAM.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/135
Implementation;Synthesis||CL158||@W:Inout SRAM_D14 is unused||SFSRAM.srr(239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/239||SFSRAM.v(136);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/136
Implementation;Synthesis||CL158||@W:Inout SRAM_D15 is unused||SFSRAM.srr(240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/240||SFSRAM.v(137);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/137
Implementation;Synthesis||CL158||@W:Inout SRAM_D2 is unused||SFSRAM.srr(241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/241||SFSRAM.v(138);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/138
Implementation;Synthesis||CL158||@W:Inout SRAM_D3 is unused||SFSRAM.srr(242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/242||SFSRAM.v(139);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/139
Implementation;Synthesis||CL158||@W:Inout SRAM_D4 is unused||SFSRAM.srr(243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/243||SFSRAM.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/140
Implementation;Synthesis||CL158||@W:Inout SRAM_D5 is unused||SFSRAM.srr(244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/244||SFSRAM.v(141);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/141
Implementation;Synthesis||CL158||@W:Inout SRAM_D6 is unused||SFSRAM.srr(245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/245||SFSRAM.v(142);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/142
Implementation;Synthesis||CL158||@W:Inout SRAM_D7 is unused||SFSRAM.srr(246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/246||SFSRAM.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/143
Implementation;Synthesis||CL158||@W:Inout SRAM_D8 is unused||SFSRAM.srr(247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/247||SFSRAM.v(144);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/144
Implementation;Synthesis||CL158||@W:Inout SRAM_D9 is unused||SFSRAM.srr(248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/248||SFSRAM.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/145
Implementation;Synthesis||CL158||@W:Inout SRAM_LB is unused||SFSRAM.srr(249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/249||SFSRAM.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/146
Implementation;Synthesis||CL158||@W:Inout SRAM_OE is unused||SFSRAM.srr(250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/250||SFSRAM.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/147
Implementation;Synthesis||CL158||@W:Inout SRAM_UB is unused||SFSRAM.srr(251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/251||SFSRAM.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/148
Implementation;Synthesis||CL158||@W:Inout SRAM_WE is unused||SFSRAM.srr(252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/252||SFSRAM.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM\SFSRAM.v'/linenumber/149
Implementation;Synthesis||CL159||@N: Input XTL is unused.||SFSRAM.srr(263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/263||SFSRAM_sb_FABOSC_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM_sb\FABOSC_0\SFSRAM_sb_FABOSC_0_OSC.v'/linenumber/14
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||SFSRAM.srr(270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/270||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||SFSRAM.srr(271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/271||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||SFSRAM.srr(272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/272||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||SFSRAM.srr(273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/273||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||SFSRAM.srr(274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/274||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||SFSRAM.srr(281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/281||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||SFSRAM.srr(288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/288||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||SFSRAM.srr(295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/295||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||SFSRAM.srr(302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/302||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL159||@N: Input CLK_LTSSM is unused.||SFSRAM.srr(312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/312||coreresetp.v(29);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/29
Implementation;Synthesis||CL159||@N: Input FPLL_LOCK is unused.||SFSRAM.srr(313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/313||coreresetp.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input SDIF0_SPLL_LOCK is unused.||SFSRAM.srr(314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/314||coreresetp.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input SDIF1_SPLL_LOCK is unused.||SFSRAM.srr(315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/315||coreresetp.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input SDIF2_SPLL_LOCK is unused.||SFSRAM.srr(316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/316||coreresetp.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input SDIF3_SPLL_LOCK is unused.||SFSRAM.srr(317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/317||coreresetp.v(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/76
Implementation;Synthesis||CL159||@N: Input SDIF0_PSEL is unused.||SFSRAM.srr(318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/318||coreresetp.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input SDIF0_PWRITE is unused.||SFSRAM.srr(319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/319||coreresetp.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/91
Implementation;Synthesis||CL159||@N: Input SDIF0_PRDATA is unused.||SFSRAM.srr(320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/320||coreresetp.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input SDIF1_PSEL is unused.||SFSRAM.srr(321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/321||coreresetp.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/93
Implementation;Synthesis||CL159||@N: Input SDIF1_PWRITE is unused.||SFSRAM.srr(322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/322||coreresetp.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input SDIF1_PRDATA is unused.||SFSRAM.srr(323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/323||coreresetp.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input SDIF2_PSEL is unused.||SFSRAM.srr(324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/324||coreresetp.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input SDIF2_PWRITE is unused.||SFSRAM.srr(325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/325||coreresetp.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input SDIF2_PRDATA is unused.||SFSRAM.srr(326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/326||coreresetp.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input SDIF3_PSEL is unused.||SFSRAM.srr(327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/327||coreresetp.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/99
Implementation;Synthesis||CL159||@N: Input SDIF3_PWRITE is unused.||SFSRAM.srr(328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/328||coreresetp.v(100);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/100
Implementation;Synthesis||CL159||@N: Input SDIF3_PRDATA is unused.||SFSRAM.srr(329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/329||coreresetp.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/101
Implementation;Synthesis||CL159||@N: Input SOFT_EXT_RESET_OUT is unused.||SFSRAM.srr(330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/330||coreresetp.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input SOFT_RESET_F2M is unused.||SFSRAM.srr(331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/331||coreresetp.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input SOFT_M3_RESET is unused.||SFSRAM.srr(332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/332||coreresetp.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.||SFSRAM.srr(333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/333||coreresetp.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input SOFT_FDDR_CORE_RESET is unused.||SFSRAM.srr(334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/334||coreresetp.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_PHY_RESET is unused.||SFSRAM.srr(335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/335||coreresetp.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_CORE_RESET is unused.||SFSRAM.srr(336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/336||coreresetp.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_PHY_RESET is unused.||SFSRAM.srr(337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/337||coreresetp.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_CORE_RESET is unused.||SFSRAM.srr(338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/338||coreresetp.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_PHY_RESET is unused.||SFSRAM.srr(339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/339||coreresetp.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_CORE_RESET is unused.||SFSRAM.srr(340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/340||coreresetp.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_PHY_RESET is unused.||SFSRAM.srr(341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/341||coreresetp.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_CORE_RESET is unused.||SFSRAM.srr(342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/342||coreresetp.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_0_CORE_RESET is unused.||SFSRAM.srr(343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/343||coreresetp.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_1_CORE_RESET is unused.||SFSRAM.srr(344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/344||coreresetp.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/124
Implementation;Synthesis||BN132||@W:Removing sequential instance SFSRAM_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance SFSRAM_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||SFSRAM.srr(486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/486||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.SFSRAM_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.SFSRAM_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||SFSRAM.srr(493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/493||sfsram_sb_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM_sb\FABOSC_0\SFSRAM_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.SFSRAM_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.SFSRAM_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||SFSRAM.srr(494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/494||sfsram_sb_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM_sb\FABOSC_0\SFSRAM_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.SFSRAM_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.SFSRAM_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||SFSRAM.srr(495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/495||sfsram_sb_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM_sb\FABOSC_0\SFSRAM_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.SFSRAM_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.SFSRAM_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||SFSRAM.srr(496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/496||sfsram_sb_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM_sb\FABOSC_0\SFSRAM_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO129||@W:Sequential instance SFSRAM_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||SFSRAM.srr(497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/497||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance SFSRAM_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||SFSRAM.srr(498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/498||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance SFSRAM_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||SFSRAM.srr(499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/499||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance SFSRAM_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||SFSRAM.srr(500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/500||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance SFSRAM_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||SFSRAM.srr(501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/501||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance SFSRAM_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||SFSRAM.srr(502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/502||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_READY_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||SFSRAM.srr(509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/509||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||SFSRAM.srr(510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/510||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||SFSRAM.srr(511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/511||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||SFSRAM.srr(512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/512||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||SFSRAM.srr(513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/513||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||SFSRAM.srr(514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/514||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||SFSRAM.srr(515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/515||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||SFSRAM.srr(516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/516||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||SFSRAM.srr(517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/517||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||SFSRAM.srr(518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/518||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||SFSRAM.srr(519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/519||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||SFSRAM.srr(520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/520||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||SFSRAM.srr(521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/521||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||SFSRAM.srr(522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/522||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||SFSRAM.srr(523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/523||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||SFSRAM.srr(524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/524||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SFSRAM.srr(525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/525||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SFSRAM.srr(526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/526||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SFSRAM.srr(527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/527||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SFSRAM.srr(528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/528||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SFSRAM.srr(529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/529||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SFSRAM.srr(530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/530||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SFSRAM.srr(531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/531||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SFSRAM.srr(532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/532||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=10 on top level netlist SFSRAM ||SFSRAM.srr(533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/533||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock SFSRAM_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 36 sequential elements including SFSRAM_sb_0.CORERESETP_0.MSS_HPMS_READY_int. This clock has no specified timing constraint which may adversely impact design performance. ||SFSRAM.srr(563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/563||coreresetp.v(565);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/565
Implementation;Synthesis||MT530||@W:Found inferred clock SFSRAM_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock which controls 15 sequential elements including SFSRAM_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1. This clock has no specified timing constraint which may adversely impact design performance. ||SFSRAM.srr(564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/564||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||SFSRAM.srr(566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/566||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.SFSRAM_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.SFSRAM_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||SFSRAM.srr(638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/638||sfsram_sb_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM_sb\FABOSC_0\SFSRAM_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.SFSRAM_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.SFSRAM_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||SFSRAM.srr(639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/639||sfsram_sb_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM_sb\FABOSC_0\SFSRAM_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.SFSRAM_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.SFSRAM_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||SFSRAM.srr(640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/640||sfsram_sb_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM_sb\FABOSC_0\SFSRAM_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.SFSRAM_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.SFSRAM_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||SFSRAM.srr(641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/641||sfsram_sb_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM_sb\FABOSC_0\SFSRAM_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||BN132||@W:Removing sequential instance SFSRAM_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance SFSRAM_sb_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||SFSRAM.srr(642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/642||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||BN132||@W:Removing sequential instance SFSRAM_sb_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance SFSRAM_sb_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||SFSRAM.srr(643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/643||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance SFSRAM_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance SFSRAM_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||SFSRAM.srr(644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/644||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance SFSRAM_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance SFSRAM_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||SFSRAM.srr(645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/645||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/929
Implementation;Synthesis||BN362||@N: Removing sequential instance SFSRAM_sb_0.CORERESETP_0.INIT_DONE_int (in view: work.SFSRAM(verilog)) because it does not drive other instances.||SFSRAM.srr(661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/661||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SFSRAM_sb_0.CORERESETP_0.sm0_state[6] (in view: work.SFSRAM(verilog)) because it does not drive other instances.||SFSRAM.srr(662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/662||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN114||@W:Removing instance SFSRAM_sb_0.SFSRAM_sb_MSS_0.MSS_ADLIB_INST (in view: work.SFSRAM(verilog)) because it does not drive other instances.||SFSRAM.srr(683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/683||sfsram_sb_mss.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM_sb_MSS\SFSRAM_sb_MSS.v'/linenumber/179
Implementation;Synthesis||BN114||@W:Removing instance SFSRAM_sb_0.SYSRESET_POR (in view: work.SFSRAM(verilog)) because it does not drive other instances.||SFSRAM.srr(684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/684||sfsram_sb.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM_sb\SFSRAM_sb.v'/linenumber/232
Implementation;Synthesis||BN362||@N: Removing sequential instance SFSRAM_sb_0.CORERESETP_0.release_sdif2_core (in view: work.SFSRAM(verilog)) because it does not drive other instances.||SFSRAM.srr(685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/685||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis||BN362||@N: Removing sequential instance SFSRAM_sb_0.CORERESETP_0.release_sdif1_core (in view: work.SFSRAM(verilog)) because it does not drive other instances.||SFSRAM.srr(687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/687||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis||BN362||@N: Removing sequential instance SFSRAM_sb_0.CORERESETP_0.release_sdif0_core (in view: work.SFSRAM(verilog)) because it does not drive other instances.||SFSRAM.srr(689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/689||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis||BN362||@N: Removing sequential instance SFSRAM_sb_0.CORERESETP_0.FIC_2_APB_M_PRESET_N_q1 (in view: work.SFSRAM(verilog)) because it does not drive other instances.||SFSRAM.srr(691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/691||coreresetp.v(526);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/526
Implementation;Synthesis||BN362||@N: Removing sequential instance SFSRAM_sb_0.CORERESETP_0.RESET_N_M2F_q1 (in view: work.SFSRAM(verilog)) because it does not drive other instances.||SFSRAM.srr(692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/692||coreresetp.v(511);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/511
Implementation;Synthesis||BN362||@N: Removing sequential instance SFSRAM_sb_0.CORERESETP_0.POWER_ON_RESET_N_q1 (in view: work.SFSRAM(verilog)) because it does not drive other instances.||SFSRAM.srr(693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/693||coreresetp.v(496);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/496
Implementation;Synthesis||BN362||@N: Removing sequential instance SFSRAM_sb_0.CORERESETP_0.release_sdif3_core_q1 (in view: work.SFSRAM(verilog)) because it does not drive other instances.||SFSRAM.srr(694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/694||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance SFSRAM_sb_0.CORERESETP_0.release_sdif2_core_q1 (in view: work.SFSRAM(verilog)) because it does not drive other instances.||SFSRAM.srr(696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/696||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance SFSRAM_sb_0.CORERESETP_0.release_sdif1_core_q1 (in view: work.SFSRAM(verilog)) because it does not drive other instances.||SFSRAM.srr(698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/698||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance SFSRAM_sb_0.CORERESETP_0.release_sdif0_core_q1 (in view: work.SFSRAM(verilog)) because it does not drive other instances.||SFSRAM.srr(700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/700||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance SFSRAM_sb_0.CORERESETP_0.ddr_settled_q1 (in view: work.SFSRAM(verilog)) because it does not drive other instances.||SFSRAM.srr(702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/702||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance SFSRAM_sb_0.CORERESETP_0.sdif3_spll_lock_q2 (in view: work.SFSRAM(verilog)) because it does not drive other instances.||SFSRAM.srr(704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/704||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||BN362||@N: Removing sequential instance SFSRAM_sb_0.CORERESETP_0.CONFIG1_DONE_q1 (in view: work.SFSRAM(verilog)) because it does not drive other instances.||SFSRAM.srr(705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/705||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/929
Implementation;Synthesis||BN362||@N: Removing sequential instance SFSRAM_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 (in view: work.SFSRAM(verilog)) because it does not drive other instances.||SFSRAM.srr(706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/706||coreresetp.v(856);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/856
Implementation;Synthesis||BN362||@N: Removing sequential instance SFSRAM_sb_0.CORERESETP_0.sm0_areset_n_rcosc (in view: work.SFSRAM(verilog)) because it does not drive other instances.||SFSRAM.srr(707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/707||coreresetp.v(856);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/856
Implementation;Synthesis||BN362||@N: Removing sequential instance SFSRAM_sb_0.CORERESETP_0.sm0_areset_n_q1 (in view: work.SFSRAM(verilog)) because it does not drive other instances.||SFSRAM.srr(708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/708||coreresetp.v(755);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/755
Implementation;Synthesis||BN362||@N: Removing sequential instance SFSRAM_sb_0.CORERESETP_0.sm0_areset_n_clk_base (in view: work.SFSRAM(verilog)) because it does not drive other instances.||SFSRAM.srr(709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/709||coreresetp.v(755);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/755
Implementation;Synthesis||BN362||@N: Removing sequential instance SFSRAM_sb_0.CORERESETP_0.FIC_2_APB_M_PRESET_N_clk_base (in view: work.SFSRAM(verilog)) because it does not drive other instances.||SFSRAM.srr(710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/710||coreresetp.v(526);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/526
Implementation;Synthesis||BN362||@N: Removing sequential instance SFSRAM_sb_0.CORERESETP_0.RESET_N_M2F_clk_base (in view: work.SFSRAM(verilog)) because it does not drive other instances.||SFSRAM.srr(711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/711||coreresetp.v(511);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/511
Implementation;Synthesis||BN362||@N: Removing sequential instance SFSRAM_sb_0.CORERESETP_0.POWER_ON_RESET_N_clk_base (in view: work.SFSRAM(verilog)) because it does not drive other instances.||SFSRAM.srr(712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/712||coreresetp.v(496);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/496
Implementation;Synthesis||BN362||@N: Removing sequential instance SFSRAM_sb_0.CORERESETP_0.release_sdif3_core_clk_base (in view: work.SFSRAM(verilog)) because it does not drive other instances.||SFSRAM.srr(713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/713||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance SFSRAM_sb_0.CORERESETP_0.release_sdif2_core_clk_base (in view: work.SFSRAM(verilog)) because it does not drive other instances.||SFSRAM.srr(714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/714||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance SFSRAM_sb_0.CORERESETP_0.release_sdif1_core_clk_base (in view: work.SFSRAM(verilog)) because it does not drive other instances.||SFSRAM.srr(715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/715||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance SFSRAM_sb_0.CORERESETP_0.release_sdif0_core_clk_base (in view: work.SFSRAM(verilog)) because it does not drive other instances.||SFSRAM.srr(716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/716||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance SFSRAM_sb_0.CORERESETP_0.ddr_settled_clk_base (in view: work.SFSRAM(verilog)) because it does not drive other instances.||SFSRAM.srr(717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/717||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance SFSRAM_sb_0.CORERESETP_0.ddr_settled (in view: work.SFSRAM(verilog)) because it does not drive other instances.||SFSRAM.srr(718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/718||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis||BN362||@N: Removing sequential instance SFSRAM_sb_0.CORERESETP_0.release_sdif3_core (in view: work.SFSRAM(verilog)) because it does not drive other instances.||SFSRAM.srr(720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/720||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis||BN362||@N: Removing sequential instance SFSRAM_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 (in view: work.SFSRAM(verilog)) because it does not drive other instances.||SFSRAM.srr(722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/722||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis||BN362||@N: Removing sequential instance SFSRAM_sb_0.CORERESETP_0.sdif3_areset_n_rcosc (in view: work.SFSRAM(verilog)) because it does not drive other instances.||SFSRAM.srr(723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/723||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis||BN362||@N: Removing sequential instance SFSRAM_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 (in view: work.SFSRAM(verilog)) because it does not drive other instances.||SFSRAM.srr(724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/724||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/898
Implementation;Synthesis||BN362||@N: Removing sequential instance SFSRAM_sb_0.CORERESETP_0.sdif2_areset_n_rcosc (in view: work.SFSRAM(verilog)) because it does not drive other instances.||SFSRAM.srr(725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/725||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/898
Implementation;Synthesis||BN362||@N: Removing sequential instance SFSRAM_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 (in view: work.SFSRAM(verilog)) because it does not drive other instances.||SFSRAM.srr(726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/726||coreresetp.v(884);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/884
Implementation;Synthesis||BN362||@N: Removing sequential instance SFSRAM_sb_0.CORERESETP_0.sdif1_areset_n_rcosc (in view: work.SFSRAM(verilog)) because it does not drive other instances.||SFSRAM.srr(727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/727||coreresetp.v(884);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/884
Implementation;Synthesis||BN362||@N: Removing sequential instance SFSRAM_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1 (in view: work.SFSRAM(verilog)) because it does not drive other instances.||SFSRAM.srr(728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/728||coreresetp.v(870);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/870
Implementation;Synthesis||BN362||@N: Removing sequential instance SFSRAM_sb_0.CORERESETP_0.sdif0_areset_n_rcosc (in view: work.SFSRAM(verilog)) because it does not drive other instances.||SFSRAM.srr(729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/729||coreresetp.v(870);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/870
Implementation;Synthesis||BN362||@N: Removing sequential instance SFSRAM_sb_0.CORERESETP_0.MSS_HPMS_READY_int (in view: work.SFSRAM(verilog)) because it does not drive other instances.||SFSRAM.srr(730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/730||coreresetp.v(565);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/565
Implementation;Synthesis||BN362||@N: Removing sequential instance SFSRAM_sb_0.CORERESETP_0.sm0_state[5] (in view: work.SFSRAM(verilog)) because it does not drive other instances.||SFSRAM.srr(731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/731||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SFSRAM_sb_0.CORERESETP_0.sm0_state[4] (in view: work.SFSRAM(verilog)) because it does not drive other instances.||SFSRAM.srr(732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/732||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SFSRAM_sb_0.CORERESETP_0.sm0_state[3] (in view: work.SFSRAM(verilog)) because it does not drive other instances.||SFSRAM.srr(733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/733||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SFSRAM_sb_0.CORERESETP_0.sm0_state[2] (in view: work.SFSRAM(verilog)) because it does not drive other instances.||SFSRAM.srr(734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/734||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SFSRAM_sb_0.CORERESETP_0.sm0_state[1] (in view: work.SFSRAM(verilog)) because it does not drive other instances.||SFSRAM.srr(735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/735||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SFSRAM_sb_0.CORERESETP_0.sm0_state[0] (in view: work.SFSRAM(verilog)) because it does not drive other instances.||SFSRAM.srr(736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/736||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SFSRAM_sb_0.CORERESETP_0.mss_ready_state (in view: work.SFSRAM(verilog)) because it does not drive other instances.||SFSRAM.srr(737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/737||coreresetp.v(545);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/545
Implementation;Synthesis||BN362||@N: Removing sequential instance SFSRAM_sb_0.CORERESETP_0.mss_ready_select (in view: work.SFSRAM(verilog)) because it does not drive other instances.||SFSRAM.srr(738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/738||coreresetp.v(545);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/545
Implementation;Synthesis||BN114||@W:Removing instance SFSRAM_sb_0.CCC_0.CCC_INST (in view: work.SFSRAM(verilog)) because it does not drive other instances.||SFSRAM.srr(739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/739||sfsram_sb_ccc_0_fccc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\SFSRAM_sb\CCC_0\SFSRAM_sb_CCC_0_FCCC.v'/linenumber/20
Implementation;Synthesis||MT611||@N: Automatically generated clock SFSRAM_sb_CCC_0_FCCC|GL0_net_inferred_clock is not used and is being removed||SFSRAM.srr(760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/760||null;null
Implementation;Synthesis||MT611||@N: Automatically generated clock SFSRAM_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock is not used and is being removed||SFSRAM.srr(761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/761||null;null
Implementation;Synthesis||BW150||@W:Clock SFSRAM_sb_CCC_0_FCCC|GL0_net_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated||SFSRAM.srr(778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/778||null;null
Implementation;Synthesis||BW150||@W:Clock SFSRAM_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated||SFSRAM.srr(779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SFSRAM.srr'/linenumber/779||null;null
