/*
; stm32H743_tim1.
; ===============

; SPDX-License-Identifier: MIT

;------------------------------------------------------------------------
; Author:	Generated using the .svd description	The 2025-01-01
; Modifs:
;
; Project:	uKOS-X
; Goal:		stm32H743_tim1 equates.
;
;   (c) 2025-2026, Edo. Franzi
;   --------------------------
;                                              __ ______  _____
;   Edo. Franzi                         __  __/ //_/ __ \/ ___/
;   5-Route de Cheseaux                / / / / ,< / / / /\__ \
;   CH 1400 Cheseaux-NorÃ©az           / /_/ / /| / /_/ /___/ /
;                                     \__,_/_/ |_\____//____/
;   edo.franzi@ukos.ch
;
;   Description: Lightweight, real-time multitasking operating
;   system for embedded microcontroller and DSP-based systems.
;
;   Permission is hereby granted, free of charge, to any person
;   obtaining a copy of this software and associated documentation
;   files (the "Software"), to deal in the Software without restriction,
;   including without limitation the rights to use, copy, modify,
;   merge, publish, distribute, sublicense, and/or sell copies of the
;   Software, and to permit persons to whom the Software is furnished
;   to do so, subject to the following conditions:
;
;   The above copyright notice and this permission notice shall be
;   included in all copies or substantial portions of the Software.
;
;   THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
;   EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
;   MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
;   NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
;   BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
;   ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
;   CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
;   SOFTWARE.
;
;------------------------------------------------------------------------
*/

#pragma	once

// TIM1 address definitions
// ------------------------

typedef struct {
	volatile	uint32_t	CR1;
	volatile	uint32_t	CR2;
	volatile	uint32_t	SMCR;
	volatile	uint32_t	DIER;
	volatile	uint32_t	SR;
	volatile	uint32_t	EGR;
	volatile	uint32_t	CCMR1;
	volatile	uint32_t	CCMR2;
	volatile	uint32_t	CCER;
	volatile	uint32_t	CNT;
	volatile	uint32_t	PSC;
	volatile	uint32_t	ARR;
	volatile	uint32_t	RCR;
	volatile	uint32_t	CCR1;
	volatile	uint32_t	CCR2;
	volatile	uint32_t	CCR3;
	volatile	uint32_t	CCR4;
	volatile	uint32_t	BDTR;
	volatile	uint32_t	DCR;
	volatile	uint32_t	DMAR;
	volatile	uint32_t	RESERVED0;
	volatile	uint32_t	CCMR3_OUTPUT;
	volatile	uint32_t	CCR5;
	volatile	uint32_t	CCR6;
	volatile	uint32_t	AF1;
	volatile	uint32_t	AF2;
	volatile	uint32_t	TISEL;
} TIM1_TypeDef;

#if (defined(__cplusplus))
#define	TIM1	reinterpret_cast<TIM1_TypeDef *>(0x40010000u)

#else
#define	TIM1	((TIM1_TypeDef *)0x40010000u)
#endif

// CR1 Configuration

#define	TIM1_CR1_UIFREMAP			(0x1u<<11)
#define	TIM1_CR1_CKD				(0x3u<<8)
#define	TIM1_CR1_CKD_0				(0x1u<<8)
#define	TIM1_CR1_ARPE				(0x1u<<7)
#define	TIM1_CR1_CMS				(0x3u<<5)
#define	TIM1_CR1_CMS_0				(0x1u<<5)
#define	TIM1_CR1_DIR				(0x1u<<4)
#define	TIM1_CR1_OPM				(0x1u<<3)
#define	TIM1_CR1_URS				(0x1u<<2)
#define	TIM1_CR1_UDIS				(0x1u<<1)
#define	TIM1_CR1_CEN				(0x1u<<0)

// CR2 Configuration

#define	TIM1_CR2_CCPC				(0x1u<<0)
#define	TIM1_CR2_CCUS				(0x1u<<2)
#define	TIM1_CR2_CCDS				(0x1u<<3)
#define	TIM1_CR2_MMS				(0x7u<<4)
#define	TIM1_CR2_MMS_0				(0x1u<<4)
#define	TIM1_CR2_TI1S				(0x1u<<7)
#define	TIM1_CR2_OIS1				(0x1u<<8)
#define	TIM1_CR2_OIS1N				(0x1u<<9)
#define	TIM1_CR2_OIS2				(0x1u<<10)
#define	TIM1_CR2_OIS2N				(0x1u<<11)
#define	TIM1_CR2_OIS3				(0x1u<<12)
#define	TIM1_CR2_OIS3N				(0x1u<<13)
#define	TIM1_CR2_OIS4				(0x1u<<14)
#define	TIM1_CR2_OIS5				(0x1u<<16)
#define	TIM1_CR2_OIS6				(0x1u<<18)
#define	TIM1_CR2_MMS2				(0xFu<<20)
#define	TIM1_CR2_MMS2_0				(0x1u<<20)

// SMCR Configuration

#define	TIM1_SMCR_TS_4_3			(0x3u<<20)
#define	TIM1_SMCR_TS_4_3_0			(0x1u<<20)
#define	TIM1_SMCR_SMS_3				(0x1u<<16)
#define	TIM1_SMCR_ETP				(0x1u<<15)
#define	TIM1_SMCR_ECE				(0x1u<<14)
#define	TIM1_SMCR_ETPS				(0x3u<<12)
#define	TIM1_SMCR_ETPS_0			(0x1u<<12)
#define	TIM1_SMCR_ETF				(0xFu<<8)
#define	TIM1_SMCR_ETF_0				(0x1u<<8)
#define	TIM1_SMCR_MSM				(0x1u<<7)
#define	TIM1_SMCR_TS				(0x7u<<4)
#define	TIM1_SMCR_TS_0				(0x1u<<4)
#define	TIM1_SMCR_SMS				(0x7u<<0)
#define	TIM1_SMCR_SMS_0				(0x1u<<0)

// DIER Configuration

#define	TIM1_DIER_COMIE				(0x1u<<5)
#define	TIM1_DIER_BIE				(0x1u<<7)
#define	TIM1_DIER_UIE				(0x1u<<0)
#define	TIM1_DIER_CC1IE				(0x1u<<1)
#define	TIM1_DIER_CC2IE				(0x1u<<2)
#define	TIM1_DIER_CC3IE				(0x1u<<3)
#define	TIM1_DIER_CC4IE				(0x1u<<4)
#define	TIM1_DIER_TIE				(0x1u<<6)
#define	TIM1_DIER_UDE				(0x1u<<8)
#define	TIM1_DIER_CC1DE				(0x1u<<9)
#define	TIM1_DIER_CC2DE				(0x1u<<10)
#define	TIM1_DIER_CC3DE				(0x1u<<11)
#define	TIM1_DIER_CC4DE				(0x1u<<12)
#define	TIM1_DIER_COMDE				(0x1u<<13)
#define	TIM1_DIER_TDE				(0x1u<<14)

// SR Configuration

#define	TIM1_SR_UIF					(0x1u<<0)
#define	TIM1_SR_CC1IF				(0x1u<<1)
#define	TIM1_SR_CC2IF				(0x1u<<2)
#define	TIM1_SR_CC3IF				(0x1u<<3)
#define	TIM1_SR_CC4IF				(0x1u<<4)
#define	TIM1_SR_COMIF				(0x1u<<5)
#define	TIM1_SR_TIF					(0x1u<<6)
#define	TIM1_SR_BIF					(0x1u<<7)
#define	TIM1_SR_B2IF				(0x1u<<8)
#define	TIM1_SR_CC1OF				(0x1u<<9)
#define	TIM1_SR_CC2OF				(0x1u<<10)
#define	TIM1_SR_CC3OF				(0x1u<<11)
#define	TIM1_SR_CC4OF				(0x1u<<12)
#define	TIM1_SR_SBIF				(0x1u<<13)
#define	TIM1_SR_CC5IF				(0x1u<<16)
#define	TIM1_SR_CC6IF				(0x1u<<17)

// EGR Configuration

#define	TIM1_EGR_B2G				(0x1u<<8)
#define	TIM1_EGR_BG					(0x1u<<7)
#define	TIM1_EGR_TG					(0x1u<<6)
#define	TIM1_EGR_COMG				(0x1u<<5)
#define	TIM1_EGR_CC4G				(0x1u<<4)
#define	TIM1_EGR_CC3G				(0x1u<<3)
#define	TIM1_EGR_CC2G				(0x1u<<2)
#define	TIM1_EGR_CC1G				(0x1u<<1)
#define	TIM1_EGR_UG					(0x1u<<0)

// CCMR1 Configuration

#define	TIM1_CCMR1_OC2M_3			(0x1u<<24)
#define	TIM1_CCMR1_OC1M_3			(0x1u<<16)
#define	TIM1_CCMR1_OC2CE			(0x1u<<15)
#define	TIM1_CCMR1_OC2M				(0x7u<<12)
#define	TIM1_CCMR1_OC2M_0			(0x1u<<12)
#define	TIM1_CCMR1_OC2PE			(0x1u<<11)
#define	TIM1_CCMR1_OC2FE			(0x1u<<10)
#define	TIM1_CCMR1_CC2S				(0x3u<<8)
#define	TIM1_CCMR1_CC2S_0			(0x1u<<8)
#define	TIM1_CCMR1_OC1CE			(0x1u<<7)
#define	TIM1_CCMR1_OC1M				(0x7u<<4)
#define	TIM1_CCMR1_OC1M_0			(0x1u<<4)
#define	TIM1_CCMR1_OC1PE			(0x1u<<3)
#define	TIM1_CCMR1_OC1FE			(0x1u<<2)
#define	TIM1_CCMR1_CC1S				(0x3u<<0)
#define	TIM1_CCMR1_CC1S_0			(0x1u<<0)

// CCMR2 Configuration

#define	TIM1_CCMR2_OC4M_4			(0x1u<<24)
#define	TIM1_CCMR2_OC3M_3			(0x1u<<16)
#define	TIM1_CCMR2_OC4CE			(0x1u<<15)
#define	TIM1_CCMR2_OC4M				(0x7u<<12)
#define	TIM1_CCMR2_OC4M_0			(0x1u<<12)
#define	TIM1_CCMR2_OC4PE			(0x1u<<11)
#define	TIM1_CCMR2_OC4FE			(0x1u<<10)
#define	TIM1_CCMR2_CC4S				(0x3u<<8)
#define	TIM1_CCMR2_CC4S_0			(0x1u<<8)
#define	TIM1_CCMR2_OC3CE			(0x1u<<7)
#define	TIM1_CCMR2_OC3M				(0x7u<<4)
#define	TIM1_CCMR2_OC3M_0			(0x1u<<4)
#define	TIM1_CCMR2_OC3PE			(0x1u<<3)
#define	TIM1_CCMR2_OC3FE			(0x1u<<2)
#define	TIM1_CCMR2_CC3S				(0x3u<<0)
#define	TIM1_CCMR2_CC3S_0			(0x1u<<0)

// CCER Configuration

#define	TIM1_CCER_CC6P				(0x1u<<21)
#define	TIM1_CCER_CC6E				(0x1u<<20)
#define	TIM1_CCER_CC5P				(0x1u<<17)
#define	TIM1_CCER_CC5E				(0x1u<<16)
#define	TIM1_CCER_CC4NP				(0x1u<<15)
#define	TIM1_CCER_CC4P				(0x1u<<13)
#define	TIM1_CCER_CC4E				(0x1u<<12)
#define	TIM1_CCER_CC3NP				(0x1u<<11)
#define	TIM1_CCER_CC3NE				(0x1u<<10)
#define	TIM1_CCER_CC3P				(0x1u<<9)
#define	TIM1_CCER_CC3E				(0x1u<<8)
#define	TIM1_CCER_CC2NP				(0x1u<<7)
#define	TIM1_CCER_CC2NE				(0x1u<<6)
#define	TIM1_CCER_CC2P				(0x1u<<5)
#define	TIM1_CCER_CC2E				(0x1u<<4)
#define	TIM1_CCER_CC1NP				(0x1u<<3)
#define	TIM1_CCER_CC1NE				(0x1u<<2)
#define	TIM1_CCER_CC1P				(0x1u<<1)
#define	TIM1_CCER_CC1E				(0x1u<<0)

// CNT Configuration

#define	TIM1_CNT_UIFCPY				(0x1u<<31)
#define	TIM1_CNT_CNT				(0xFFFFu<<0)
#define	TIM1_CNT_CNT_0				(0x1u<<0)

// PSC Configuration

#define	TIM1_PSC_PSC				(0xFFFFu<<0)
#define	TIM1_PSC_PSC_0				(0x1u<<0)

// ARR Configuration

#define	TIM1_ARR_ARR				(0xFFFFu<<0)
#define	TIM1_ARR_ARR_0				(0x1u<<0)

// RCR Configuration

#define	TIM1_RCR_REP				(0xFFu<<0)
#define	TIM1_RCR_REP_0				(0x1u<<0)

// CCR1 Configuration

#define	TIM1_CCR1_CCR1				(0xFFFFu<<0)
#define	TIM1_CCR1_CCR1_0			(0x1u<<0)

// CCR2 Configuration

#define	TIM1_CCR2_CCR2				(0xFFFFu<<0)
#define	TIM1_CCR2_CCR2_0			(0x1u<<0)

// CCR3 Configuration

#define	TIM1_CCR3_CCR3				(0xFFFFu<<0)
#define	TIM1_CCR3_CCR3_0			(0x1u<<0)

// CCR4 Configuration

#define	TIM1_CCR4_CCR4				(0xFFFFu<<0)
#define	TIM1_CCR4_CCR4_0			(0x1u<<0)

// BDTR Configuration

#define	TIM1_BDTR_BK2P				(0x1u<<25)
#define	TIM1_BDTR_BK2E				(0x1u<<24)
#define	TIM1_BDTR_BK2F				(0xFu<<20)
#define	TIM1_BDTR_BK2F_0			(0x1u<<20)
#define	TIM1_BDTR_BKF				(0xFu<<16)
#define	TIM1_BDTR_BKF_0				(0x1u<<16)
#define	TIM1_BDTR_MOE				(0x1u<<15)
#define	TIM1_BDTR_AOE				(0x1u<<14)
#define	TIM1_BDTR_BKP				(0x1u<<13)
#define	TIM1_BDTR_BKE				(0x1u<<12)
#define	TIM1_BDTR_OSSR				(0x1u<<11)
#define	TIM1_BDTR_OSSI				(0x1u<<10)
#define	TIM1_BDTR_LOCK				(0x3u<<8)
#define	TIM1_BDTR_LOCK_0			(0x1u<<8)
#define	TIM1_BDTR_DTG				(0xFFu<<0)
#define	TIM1_BDTR_DTG_0				(0x1u<<0)

// DCR Configuration

#define	TIM1_DCR_DBA				(0x1Fu<<0)
#define	TIM1_DCR_DBA_0				(0x1u<<0)
#define	TIM1_DCR_DBL				(0x1Fu<<8)
#define	TIM1_DCR_DBL_0				(0x1u<<8)

// DMAR Configuration

#define	TIM1_DMAR_DMAB				(0xFFFFu<<0)
#define	TIM1_DMAR_DMAB_0			(0x1u<<0)

// CCMR3_OUTPUT Configuration

#define	TIM1_CCMR3_OUTPUT_OC6M3		(0x1u<<24)
#define	TIM1_CCMR3_OUTPUT_OC5M3		(0x1u<<16)
#define	TIM1_CCMR3_OUTPUT_OC6CE		(0x1u<<15)
#define	TIM1_CCMR3_OUTPUT_OC6M		(0x7u<<12)
#define	TIM1_CCMR3_OUTPUT_OC6M_0	(0x1u<<12)
#define	TIM1_CCMR3_OUTPUT_OC6PE		(0x1u<<11)
#define	TIM1_CCMR3_OUTPUT_OC6FE		(0x1u<<10)
#define	TIM1_CCMR3_OUTPUT_OC5CE		(0x1u<<7)
#define	TIM1_CCMR3_OUTPUT_OC5M		(0x7u<<4)
#define	TIM1_CCMR3_OUTPUT_OC5M_0	(0x1u<<4)
#define	TIM1_CCMR3_OUTPUT_OC5PE		(0x1u<<3)
#define	TIM1_CCMR3_OUTPUT_OC5FE		(0x1u<<2)

// CCR5 Configuration

#define	TIM1_CCR5_GC5C3				(0x1u<<31)
#define	TIM1_CCR5_GC5C2				(0x1u<<30)
#define	TIM1_CCR5_GC5C1				(0x1u<<29)
#define	TIM1_CCR5_CCR5				(0xFFFFu<<0)
#define	TIM1_CCR5_CCR5_0			(0x1u<<0)

// CCR6 Configuration

#define	TIM1_CCR6_CCR6				(0xFFFFu<<0)
#define	TIM1_CCR6_CCR6_0			(0x1u<<0)

// AF1 Configuration

#define	TIM1_AF1_ETRSEL				(0xFu<<14)
#define	TIM1_AF1_ETRSEL_0			(0x1u<<14)
#define	TIM1_AF1_BKCMP2P			(0x1u<<11)
#define	TIM1_AF1_BKCMP1P			(0x1u<<10)
#define	TIM1_AF1_BKINP				(0x1u<<9)
#define	TIM1_AF1_BKDF1BK0E			(0x1u<<8)
#define	TIM1_AF1_BKCMP2E			(0x1u<<2)
#define	TIM1_AF1_BKCMP1E			(0x1u<<1)
#define	TIM1_AF1_BKINE				(0x1u<<0)

// AF2 Configuration

#define	TIM1_AF2_BK2CMP2P			(0x1u<<11)
#define	TIM1_AF2_BK2CMP1P			(0x1u<<10)
#define	TIM1_AF2_BK2INP				(0x1u<<9)
#define	TIM1_AF2_BK2DF1BK1E			(0x1u<<8)
#define	TIM1_AF2_BK2CMP2E			(0x1u<<2)
#define	TIM1_AF2_BK2CMP1E			(0x1u<<1)
#define	TIM1_AF2_BK2INE				(0x1u<<0)

// TISEL Configuration

#define	TIM1_TISEL_TI4SEL			(0xFu<<24)
#define	TIM1_TISEL_TI4SEL_0			(0x1u<<24)
#define	TIM1_TISEL_TI3SEL			(0xFu<<16)
#define	TIM1_TISEL_TI3SEL_0			(0x1u<<16)
#define	TIM1_TISEL_TI2SEL			(0xFu<<8)
#define	TIM1_TISEL_TI2SEL_0			(0x1u<<8)
#define	TIM1_TISEL_TI1SEL			(0xFu<<0)
#define	TIM1_TISEL_TI1SEL_0			(0x1u<<0)
