Version 3.2 HI-TECH Software Intermediate Code
"13 PGM.h
[s S239 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S239 . gen_curr_sensIsProg con_curr_sensIsProg volt_sensIsProg ]
"9
[u S238 `uc 1 `S239 1 ]
[n S238 _PGM_MENU val . ]
"20
[s S240 `uc 1 `uc 1 `S238 1 `uc 1 `uc 1 `uc 1 `uc 1 ]
[n S240 _PGM_CFG valChk1 valChk2 menu base_id gen_curr_sens_id con_curr_sens_id volt_sens_id ]
"33
[s S241 `S240 1 `uc - -> -> 32 `i `ui -> # `S240 `ui ]
[n S241 _PGM_PGM_CFG pgm_cfg dummy ]
"57 RTX.h
[s S243 :1 `uc 1 :1 `uc 1 ]
[n S243 . pgmDone dataReceived ]
"53
[u S242 `uc 1 `S243 1 ]
[n S242 _RTX_FLG val . ]
"69 RTX.c
[c E2120 0 1 2 3 4 5 6 7 .. ]
[n E2120 _RTX_UPD_DPY UPD_DPY_POWER UPD_DPY_CURRSENSGEN UPD_DPY_CURRSENSCON UPD_DPY_VOLTSENS UPD_DPY_PGMDONECURRSENSGEN UPD_DPY_PGMDONECURRSENSCON UPD_DPY_PGMDONEVOLTSENS UPD_DPY_PGMRST  ]
"103
[c E2000 48 49 50 51 52 53 54 56 57 58 59 60 61 .. ]
[n E2000 _CC1_STB SRES SFSTXON SXOFF SCAL SRX STX SIDLE SWOR SPWD SFRX SFTX SWORRST SNOP  ]
"49 CC1.h
[v _CC1Strobe `(v ~T0 @X0 0 ef1`E2000 ]
"75 RTX.h
[v _RTXUpdateDisplay `(v ~T0 @X0 0 ef1`E2120 ]
"76 RTX.c
[v _RTXSup `(v ~T0 @X0 0 sf ]
"481 C:\Program Files (x86)\Microchip\xc8\v1.34\include\pic16f1518.h
[s S32 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S32 . RB0 RB1 RB2 RB3 RB4 RB5 RB6 RB7 ]
"480
[u S31 `S32 1 ]
[n S31 . . ]
"492
[v _PORTBbits `VS31 ~T0 @X0 0 e@13 ]
"70 RTX.h
[v _RTXReadPkt `(v ~T0 @X0 0 ef ]
"108 C:\Program Files (x86)\Microchip\xc8\v1.34\include\stdlib.h
[v _itoa `(*uc ~T0 @X0 0 ef3`*uc`i`i ]
"77 RTX.c
[v _RTXVisDec `(uc ~T0 @X0 0 sf4`f`*uc`uc`uc ]
"12 DPY.h
[v _DPYSendStr `(v ~T0 @X0 0 ef4`uc`uc`*uc`uc ]
"117 C:\Program Files (x86)\Microchip\xc8\v1.34\include\stdlib.h
[v _ftoa `(*uc ~T0 @X0 0 ef2`f`*i ]
"50 CC1.h
[v _CC1Read `(v ~T0 @X0 0 ef3`uc`*uc`uc ]
"452 RTX.c
[c E2015 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 .. ]
[n E2015 _CC1_STA SLEEP IDLE XOFF VCOON_MC REGON_MC MANCAL VCOON REGON STARTCAL BWBOOST FS_LOCK IFADCON ENDCAL RX RX_END RX_RST TXRX_SWITCH RXFIFO_OVERFLOW FSTXON TX TX_END RXTX_SWITCH TXFIFO_UNDERFLOW  ]
"51 CC1.h
[v _CC1Write `(v ~T0 @X0 0 ef3`uc`*uc`uc ]
"515 RTX.c
[c E2174 0 1 2 3 .. ]
[n E2174 _DEV_TYPE BASE SENS_CURRGEN SENS_CURRCON SENS_VOLT  ]
"60
[u S244 `f 1 `uc -> 3 `i ]
[n S244 _RTX_DATA val val_byte ]
"527
[c E2160 0 1 2 3 4 5 8 .. ]
[n E2160 _POS_PKT ID_DEST TYPE_DEST ID_SOURCE TYPE_SOURCE OP VAL BAT  ]
[c E2168 0 1 128 129 .. ]
[n E2168 _RTX_OP DAT PGM rDAT rPGM  ]
"53 PGM.h
[v _PGMWriteNvm `(v ~T0 @X0 0 ef ]
"74 RTX.c
[v _RTXSendRPgm `(v ~T0 @X0 0 sf2`uc`E2174 ]
"3 DLY.h
[v _DLYDelay_ms `(v ~T0 @X0 0 ef1`us ]
"75 RTX.c
[v _RTXSendRData `(v ~T0 @X0 0 sf2`uc`E2174 ]
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic16f1518.h: 49: extern volatile unsigned char INDF0 @ 0x000;
"51 C:\Program Files (x86)\Microchip\xc8\v1.34\include\pic16f1518.h
[; ;pic16f1518.h: 51: asm("INDF0 equ 00h");
[; <" INDF0 equ 00h ;# ">
[; ;pic16f1518.h: 54: typedef union {
[; ;pic16f1518.h: 55: struct {
[; ;pic16f1518.h: 56: unsigned INDF0 :8;
[; ;pic16f1518.h: 57: };
[; ;pic16f1518.h: 58: } INDF0bits_t;
[; ;pic16f1518.h: 59: extern volatile INDF0bits_t INDF0bits @ 0x000;
[; ;pic16f1518.h: 68: extern volatile unsigned char INDF1 @ 0x001;
"70
[; ;pic16f1518.h: 70: asm("INDF1 equ 01h");
[; <" INDF1 equ 01h ;# ">
[; ;pic16f1518.h: 73: typedef union {
[; ;pic16f1518.h: 74: struct {
[; ;pic16f1518.h: 75: unsigned INDF1 :8;
[; ;pic16f1518.h: 76: };
[; ;pic16f1518.h: 77: } INDF1bits_t;
[; ;pic16f1518.h: 78: extern volatile INDF1bits_t INDF1bits @ 0x001;
[; ;pic16f1518.h: 87: extern volatile unsigned char PCL @ 0x002;
"89
[; ;pic16f1518.h: 89: asm("PCL equ 02h");
[; <" PCL equ 02h ;# ">
[; ;pic16f1518.h: 92: typedef union {
[; ;pic16f1518.h: 93: struct {
[; ;pic16f1518.h: 94: unsigned PCL :8;
[; ;pic16f1518.h: 95: };
[; ;pic16f1518.h: 96: } PCLbits_t;
[; ;pic16f1518.h: 97: extern volatile PCLbits_t PCLbits @ 0x002;
[; ;pic16f1518.h: 106: extern volatile unsigned char STATUS @ 0x003;
"108
[; ;pic16f1518.h: 108: asm("STATUS equ 03h");
[; <" STATUS equ 03h ;# ">
[; ;pic16f1518.h: 111: typedef union {
[; ;pic16f1518.h: 112: struct {
[; ;pic16f1518.h: 113: unsigned C :1;
[; ;pic16f1518.h: 114: unsigned DC :1;
[; ;pic16f1518.h: 115: unsigned Z :1;
[; ;pic16f1518.h: 116: unsigned nPD :1;
[; ;pic16f1518.h: 117: unsigned nTO :1;
[; ;pic16f1518.h: 118: };
[; ;pic16f1518.h: 119: struct {
[; ;pic16f1518.h: 120: unsigned CARRY :1;
[; ;pic16f1518.h: 121: };
[; ;pic16f1518.h: 122: struct {
[; ;pic16f1518.h: 123: unsigned :2;
[; ;pic16f1518.h: 124: unsigned ZERO :1;
[; ;pic16f1518.h: 125: };
[; ;pic16f1518.h: 126: } STATUSbits_t;
[; ;pic16f1518.h: 127: extern volatile STATUSbits_t STATUSbits @ 0x003;
[; ;pic16f1518.h: 166: extern volatile unsigned short FSR0 @ 0x004;
[; ;pic16f1518.h: 169: extern volatile unsigned char FSR0L @ 0x004;
"171
[; ;pic16f1518.h: 171: asm("FSR0L equ 04h");
[; <" FSR0L equ 04h ;# ">
[; ;pic16f1518.h: 174: typedef union {
[; ;pic16f1518.h: 175: struct {
[; ;pic16f1518.h: 176: unsigned FSR0L :8;
[; ;pic16f1518.h: 177: };
[; ;pic16f1518.h: 178: } FSR0Lbits_t;
[; ;pic16f1518.h: 179: extern volatile FSR0Lbits_t FSR0Lbits @ 0x004;
[; ;pic16f1518.h: 188: extern volatile unsigned char FSR0H @ 0x005;
"190
[; ;pic16f1518.h: 190: asm("FSR0H equ 05h");
[; <" FSR0H equ 05h ;# ">
[; ;pic16f1518.h: 193: typedef union {
[; ;pic16f1518.h: 194: struct {
[; ;pic16f1518.h: 195: unsigned FSR0H :8;
[; ;pic16f1518.h: 196: };
[; ;pic16f1518.h: 197: } FSR0Hbits_t;
[; ;pic16f1518.h: 198: extern volatile FSR0Hbits_t FSR0Hbits @ 0x005;
[; ;pic16f1518.h: 207: extern volatile unsigned short FSR1 @ 0x006;
[; ;pic16f1518.h: 210: extern volatile unsigned char FSR1L @ 0x006;
"212
[; ;pic16f1518.h: 212: asm("FSR1L equ 06h");
[; <" FSR1L equ 06h ;# ">
[; ;pic16f1518.h: 215: typedef union {
[; ;pic16f1518.h: 216: struct {
[; ;pic16f1518.h: 217: unsigned FSR1L :8;
[; ;pic16f1518.h: 218: };
[; ;pic16f1518.h: 219: } FSR1Lbits_t;
[; ;pic16f1518.h: 220: extern volatile FSR1Lbits_t FSR1Lbits @ 0x006;
[; ;pic16f1518.h: 229: extern volatile unsigned char FSR1H @ 0x007;
"231
[; ;pic16f1518.h: 231: asm("FSR1H equ 07h");
[; <" FSR1H equ 07h ;# ">
[; ;pic16f1518.h: 234: typedef union {
[; ;pic16f1518.h: 235: struct {
[; ;pic16f1518.h: 236: unsigned FSR1H :8;
[; ;pic16f1518.h: 237: };
[; ;pic16f1518.h: 238: } FSR1Hbits_t;
[; ;pic16f1518.h: 239: extern volatile FSR1Hbits_t FSR1Hbits @ 0x007;
[; ;pic16f1518.h: 248: extern volatile unsigned char BSR @ 0x008;
"250
[; ;pic16f1518.h: 250: asm("BSR equ 08h");
[; <" BSR equ 08h ;# ">
[; ;pic16f1518.h: 253: typedef union {
[; ;pic16f1518.h: 254: struct {
[; ;pic16f1518.h: 255: unsigned BSR :5;
[; ;pic16f1518.h: 256: };
[; ;pic16f1518.h: 257: struct {
[; ;pic16f1518.h: 258: unsigned BSR0 :1;
[; ;pic16f1518.h: 259: unsigned BSR1 :1;
[; ;pic16f1518.h: 260: unsigned BSR2 :1;
[; ;pic16f1518.h: 261: unsigned BSR3 :1;
[; ;pic16f1518.h: 262: unsigned BSR4 :1;
[; ;pic16f1518.h: 263: };
[; ;pic16f1518.h: 264: } BSRbits_t;
[; ;pic16f1518.h: 265: extern volatile BSRbits_t BSRbits @ 0x008;
[; ;pic16f1518.h: 299: extern volatile unsigned char WREG @ 0x009;
"301
[; ;pic16f1518.h: 301: asm("WREG equ 09h");
[; <" WREG equ 09h ;# ">
[; ;pic16f1518.h: 304: typedef union {
[; ;pic16f1518.h: 305: struct {
[; ;pic16f1518.h: 306: unsigned WREG0 :8;
[; ;pic16f1518.h: 307: };
[; ;pic16f1518.h: 308: } WREGbits_t;
[; ;pic16f1518.h: 309: extern volatile WREGbits_t WREGbits @ 0x009;
[; ;pic16f1518.h: 318: extern volatile unsigned char PCLATH @ 0x00A;
"320
[; ;pic16f1518.h: 320: asm("PCLATH equ 0Ah");
[; <" PCLATH equ 0Ah ;# ">
[; ;pic16f1518.h: 323: typedef union {
[; ;pic16f1518.h: 324: struct {
[; ;pic16f1518.h: 325: unsigned PCLATH :7;
[; ;pic16f1518.h: 326: };
[; ;pic16f1518.h: 327: } PCLATHbits_t;
[; ;pic16f1518.h: 328: extern volatile PCLATHbits_t PCLATHbits @ 0x00A;
[; ;pic16f1518.h: 337: extern volatile unsigned char INTCON @ 0x00B;
"339
[; ;pic16f1518.h: 339: asm("INTCON equ 0Bh");
[; <" INTCON equ 0Bh ;# ">
[; ;pic16f1518.h: 342: typedef union {
[; ;pic16f1518.h: 343: struct {
[; ;pic16f1518.h: 344: unsigned IOCIF :1;
[; ;pic16f1518.h: 345: unsigned INTF :1;
[; ;pic16f1518.h: 346: unsigned TMR0IF :1;
[; ;pic16f1518.h: 347: unsigned IOCIE :1;
[; ;pic16f1518.h: 348: unsigned INTE :1;
[; ;pic16f1518.h: 349: unsigned TMR0IE :1;
[; ;pic16f1518.h: 350: unsigned PEIE :1;
[; ;pic16f1518.h: 351: unsigned GIE :1;
[; ;pic16f1518.h: 352: };
[; ;pic16f1518.h: 353: struct {
[; ;pic16f1518.h: 354: unsigned :2;
[; ;pic16f1518.h: 355: unsigned T0IF :1;
[; ;pic16f1518.h: 356: unsigned :2;
[; ;pic16f1518.h: 357: unsigned T0IE :1;
[; ;pic16f1518.h: 358: };
[; ;pic16f1518.h: 359: } INTCONbits_t;
[; ;pic16f1518.h: 360: extern volatile INTCONbits_t INTCONbits @ 0x00B;
[; ;pic16f1518.h: 414: extern volatile unsigned char PORTA @ 0x00C;
"416
[; ;pic16f1518.h: 416: asm("PORTA equ 0Ch");
[; <" PORTA equ 0Ch ;# ">
[; ;pic16f1518.h: 419: typedef union {
[; ;pic16f1518.h: 420: struct {
[; ;pic16f1518.h: 421: unsigned RA0 :1;
[; ;pic16f1518.h: 422: unsigned RA1 :1;
[; ;pic16f1518.h: 423: unsigned RA2 :1;
[; ;pic16f1518.h: 424: unsigned RA3 :1;
[; ;pic16f1518.h: 425: unsigned RA4 :1;
[; ;pic16f1518.h: 426: unsigned RA5 :1;
[; ;pic16f1518.h: 427: unsigned RA6 :1;
[; ;pic16f1518.h: 428: unsigned RA7 :1;
[; ;pic16f1518.h: 429: };
[; ;pic16f1518.h: 430: } PORTAbits_t;
[; ;pic16f1518.h: 431: extern volatile PORTAbits_t PORTAbits @ 0x00C;
[; ;pic16f1518.h: 475: extern volatile unsigned char PORTB @ 0x00D;
"477
[; ;pic16f1518.h: 477: asm("PORTB equ 0Dh");
[; <" PORTB equ 0Dh ;# ">
[; ;pic16f1518.h: 480: typedef union {
[; ;pic16f1518.h: 481: struct {
[; ;pic16f1518.h: 482: unsigned RB0 :1;
[; ;pic16f1518.h: 483: unsigned RB1 :1;
[; ;pic16f1518.h: 484: unsigned RB2 :1;
[; ;pic16f1518.h: 485: unsigned RB3 :1;
[; ;pic16f1518.h: 486: unsigned RB4 :1;
[; ;pic16f1518.h: 487: unsigned RB5 :1;
[; ;pic16f1518.h: 488: unsigned RB6 :1;
[; ;pic16f1518.h: 489: unsigned RB7 :1;
[; ;pic16f1518.h: 490: };
[; ;pic16f1518.h: 491: } PORTBbits_t;
[; ;pic16f1518.h: 492: extern volatile PORTBbits_t PORTBbits @ 0x00D;
[; ;pic16f1518.h: 536: extern volatile unsigned char PORTC @ 0x00E;
"538
[; ;pic16f1518.h: 538: asm("PORTC equ 0Eh");
[; <" PORTC equ 0Eh ;# ">
[; ;pic16f1518.h: 541: typedef union {
[; ;pic16f1518.h: 542: struct {
[; ;pic16f1518.h: 543: unsigned RC0 :1;
[; ;pic16f1518.h: 544: unsigned RC1 :1;
[; ;pic16f1518.h: 545: unsigned RC2 :1;
[; ;pic16f1518.h: 546: unsigned RC3 :1;
[; ;pic16f1518.h: 547: unsigned RC4 :1;
[; ;pic16f1518.h: 548: unsigned RC5 :1;
[; ;pic16f1518.h: 549: unsigned RC6 :1;
[; ;pic16f1518.h: 550: unsigned RC7 :1;
[; ;pic16f1518.h: 551: };
[; ;pic16f1518.h: 552: } PORTCbits_t;
[; ;pic16f1518.h: 553: extern volatile PORTCbits_t PORTCbits @ 0x00E;
[; ;pic16f1518.h: 597: extern volatile unsigned char PORTE @ 0x010;
"599
[; ;pic16f1518.h: 599: asm("PORTE equ 010h");
[; <" PORTE equ 010h ;# ">
[; ;pic16f1518.h: 602: typedef union {
[; ;pic16f1518.h: 603: struct {
[; ;pic16f1518.h: 604: unsigned :3;
[; ;pic16f1518.h: 605: unsigned RE3 :1;
[; ;pic16f1518.h: 606: };
[; ;pic16f1518.h: 607: } PORTEbits_t;
[; ;pic16f1518.h: 608: extern volatile PORTEbits_t PORTEbits @ 0x010;
[; ;pic16f1518.h: 617: extern volatile unsigned char PIR1 @ 0x011;
"619
[; ;pic16f1518.h: 619: asm("PIR1 equ 011h");
[; <" PIR1 equ 011h ;# ">
[; ;pic16f1518.h: 622: typedef union {
[; ;pic16f1518.h: 623: struct {
[; ;pic16f1518.h: 624: unsigned TMR1IF :1;
[; ;pic16f1518.h: 625: unsigned TMR2IF :1;
[; ;pic16f1518.h: 626: unsigned CCP1IF :1;
[; ;pic16f1518.h: 627: unsigned SSPIF :1;
[; ;pic16f1518.h: 628: unsigned TXIF :1;
[; ;pic16f1518.h: 629: unsigned RCIF :1;
[; ;pic16f1518.h: 630: unsigned ADIF :1;
[; ;pic16f1518.h: 631: unsigned TMR1GIF :1;
[; ;pic16f1518.h: 632: };
[; ;pic16f1518.h: 633: } PIR1bits_t;
[; ;pic16f1518.h: 634: extern volatile PIR1bits_t PIR1bits @ 0x011;
[; ;pic16f1518.h: 678: extern volatile unsigned char PIR2 @ 0x012;
"680
[; ;pic16f1518.h: 680: asm("PIR2 equ 012h");
[; <" PIR2 equ 012h ;# ">
[; ;pic16f1518.h: 683: typedef union {
[; ;pic16f1518.h: 684: struct {
[; ;pic16f1518.h: 685: unsigned CCP2IF :1;
[; ;pic16f1518.h: 686: unsigned :2;
[; ;pic16f1518.h: 687: unsigned BCLIF :1;
[; ;pic16f1518.h: 688: unsigned :3;
[; ;pic16f1518.h: 689: unsigned OSFIF :1;
[; ;pic16f1518.h: 690: };
[; ;pic16f1518.h: 691: } PIR2bits_t;
[; ;pic16f1518.h: 692: extern volatile PIR2bits_t PIR2bits @ 0x012;
[; ;pic16f1518.h: 711: extern volatile unsigned char TMR0 @ 0x015;
"713
[; ;pic16f1518.h: 713: asm("TMR0 equ 015h");
[; <" TMR0 equ 015h ;# ">
[; ;pic16f1518.h: 716: typedef union {
[; ;pic16f1518.h: 717: struct {
[; ;pic16f1518.h: 718: unsigned TMR0 :8;
[; ;pic16f1518.h: 719: };
[; ;pic16f1518.h: 720: } TMR0bits_t;
[; ;pic16f1518.h: 721: extern volatile TMR0bits_t TMR0bits @ 0x015;
[; ;pic16f1518.h: 730: extern volatile unsigned short TMR1 @ 0x016;
"732
[; ;pic16f1518.h: 732: asm("TMR1 equ 016h");
[; <" TMR1 equ 016h ;# ">
[; ;pic16f1518.h: 736: extern volatile unsigned char TMR1L @ 0x016;
"738
[; ;pic16f1518.h: 738: asm("TMR1L equ 016h");
[; <" TMR1L equ 016h ;# ">
[; ;pic16f1518.h: 741: typedef union {
[; ;pic16f1518.h: 742: struct {
[; ;pic16f1518.h: 743: unsigned TMR1L :8;
[; ;pic16f1518.h: 744: };
[; ;pic16f1518.h: 745: } TMR1Lbits_t;
[; ;pic16f1518.h: 746: extern volatile TMR1Lbits_t TMR1Lbits @ 0x016;
[; ;pic16f1518.h: 755: extern volatile unsigned char TMR1H @ 0x017;
"757
[; ;pic16f1518.h: 757: asm("TMR1H equ 017h");
[; <" TMR1H equ 017h ;# ">
[; ;pic16f1518.h: 760: typedef union {
[; ;pic16f1518.h: 761: struct {
[; ;pic16f1518.h: 762: unsigned TMR1H :8;
[; ;pic16f1518.h: 763: };
[; ;pic16f1518.h: 764: } TMR1Hbits_t;
[; ;pic16f1518.h: 765: extern volatile TMR1Hbits_t TMR1Hbits @ 0x017;
[; ;pic16f1518.h: 774: extern volatile unsigned char T1CON @ 0x018;
"776
[; ;pic16f1518.h: 776: asm("T1CON equ 018h");
[; <" T1CON equ 018h ;# ">
[; ;pic16f1518.h: 779: typedef union {
[; ;pic16f1518.h: 780: struct {
[; ;pic16f1518.h: 781: unsigned TMR1ON :1;
[; ;pic16f1518.h: 782: unsigned :1;
[; ;pic16f1518.h: 783: unsigned nT1SYNC :1;
[; ;pic16f1518.h: 784: unsigned T1OSCEN :1;
[; ;pic16f1518.h: 785: unsigned T1CKPS :2;
[; ;pic16f1518.h: 786: unsigned TMR1CS :2;
[; ;pic16f1518.h: 787: };
[; ;pic16f1518.h: 788: struct {
[; ;pic16f1518.h: 789: unsigned :4;
[; ;pic16f1518.h: 790: unsigned T1CKPS0 :1;
[; ;pic16f1518.h: 791: unsigned T1CKPS1 :1;
[; ;pic16f1518.h: 792: unsigned TMR1CS0 :1;
[; ;pic16f1518.h: 793: unsigned TMR1CS1 :1;
[; ;pic16f1518.h: 794: };
[; ;pic16f1518.h: 795: } T1CONbits_t;
[; ;pic16f1518.h: 796: extern volatile T1CONbits_t T1CONbits @ 0x018;
[; ;pic16f1518.h: 845: extern volatile unsigned char T1GCON @ 0x019;
"847
[; ;pic16f1518.h: 847: asm("T1GCON equ 019h");
[; <" T1GCON equ 019h ;# ">
[; ;pic16f1518.h: 850: typedef union {
[; ;pic16f1518.h: 851: struct {
[; ;pic16f1518.h: 852: unsigned T1GSS :2;
[; ;pic16f1518.h: 853: unsigned T1GVAL :1;
[; ;pic16f1518.h: 854: unsigned T1GGO_nDONE :1;
[; ;pic16f1518.h: 855: unsigned T1GSPM :1;
[; ;pic16f1518.h: 856: unsigned T1GTM :1;
[; ;pic16f1518.h: 857: unsigned T1GPOL :1;
[; ;pic16f1518.h: 858: unsigned TMR1GE :1;
[; ;pic16f1518.h: 859: };
[; ;pic16f1518.h: 860: struct {
[; ;pic16f1518.h: 861: unsigned T1GSS0 :1;
[; ;pic16f1518.h: 862: unsigned T1GSS1 :1;
[; ;pic16f1518.h: 863: };
[; ;pic16f1518.h: 864: } T1GCONbits_t;
[; ;pic16f1518.h: 865: extern volatile T1GCONbits_t T1GCONbits @ 0x019;
[; ;pic16f1518.h: 914: extern volatile unsigned char TMR2 @ 0x01A;
"916
[; ;pic16f1518.h: 916: asm("TMR2 equ 01Ah");
[; <" TMR2 equ 01Ah ;# ">
[; ;pic16f1518.h: 919: typedef union {
[; ;pic16f1518.h: 920: struct {
[; ;pic16f1518.h: 921: unsigned TMR2 :8;
[; ;pic16f1518.h: 922: };
[; ;pic16f1518.h: 923: } TMR2bits_t;
[; ;pic16f1518.h: 924: extern volatile TMR2bits_t TMR2bits @ 0x01A;
[; ;pic16f1518.h: 933: extern volatile unsigned char PR2 @ 0x01B;
"935
[; ;pic16f1518.h: 935: asm("PR2 equ 01Bh");
[; <" PR2 equ 01Bh ;# ">
[; ;pic16f1518.h: 938: typedef union {
[; ;pic16f1518.h: 939: struct {
[; ;pic16f1518.h: 940: unsigned PR2 :8;
[; ;pic16f1518.h: 941: };
[; ;pic16f1518.h: 942: } PR2bits_t;
[; ;pic16f1518.h: 943: extern volatile PR2bits_t PR2bits @ 0x01B;
[; ;pic16f1518.h: 952: extern volatile unsigned char T2CON @ 0x01C;
"954
[; ;pic16f1518.h: 954: asm("T2CON equ 01Ch");
[; <" T2CON equ 01Ch ;# ">
[; ;pic16f1518.h: 957: typedef union {
[; ;pic16f1518.h: 958: struct {
[; ;pic16f1518.h: 959: unsigned T2CKPS :2;
[; ;pic16f1518.h: 960: unsigned TMR2ON :1;
[; ;pic16f1518.h: 961: unsigned T2OUTPS :4;
[; ;pic16f1518.h: 962: };
[; ;pic16f1518.h: 963: struct {
[; ;pic16f1518.h: 964: unsigned T2CKPS0 :1;
[; ;pic16f1518.h: 965: unsigned T2CKPS1 :1;
[; ;pic16f1518.h: 966: unsigned :1;
[; ;pic16f1518.h: 967: unsigned T2OUTPS0 :1;
[; ;pic16f1518.h: 968: unsigned T2OUTPS1 :1;
[; ;pic16f1518.h: 969: unsigned T2OUTPS2 :1;
[; ;pic16f1518.h: 970: unsigned T2OUTPS3 :1;
[; ;pic16f1518.h: 971: };
[; ;pic16f1518.h: 972: } T2CONbits_t;
[; ;pic16f1518.h: 973: extern volatile T2CONbits_t T2CONbits @ 0x01C;
[; ;pic16f1518.h: 1022: extern volatile unsigned char TRISA @ 0x08C;
"1024
[; ;pic16f1518.h: 1024: asm("TRISA equ 08Ch");
[; <" TRISA equ 08Ch ;# ">
[; ;pic16f1518.h: 1027: typedef union {
[; ;pic16f1518.h: 1028: struct {
[; ;pic16f1518.h: 1029: unsigned TRISA0 :1;
[; ;pic16f1518.h: 1030: unsigned TRISA1 :1;
[; ;pic16f1518.h: 1031: unsigned TRISA2 :1;
[; ;pic16f1518.h: 1032: unsigned TRISA3 :1;
[; ;pic16f1518.h: 1033: unsigned TRISA4 :1;
[; ;pic16f1518.h: 1034: unsigned TRISA5 :1;
[; ;pic16f1518.h: 1035: unsigned TRISA6 :1;
[; ;pic16f1518.h: 1036: unsigned TRISA7 :1;
[; ;pic16f1518.h: 1037: };
[; ;pic16f1518.h: 1038: } TRISAbits_t;
[; ;pic16f1518.h: 1039: extern volatile TRISAbits_t TRISAbits @ 0x08C;
[; ;pic16f1518.h: 1083: extern volatile unsigned char TRISB @ 0x08D;
"1085
[; ;pic16f1518.h: 1085: asm("TRISB equ 08Dh");
[; <" TRISB equ 08Dh ;# ">
[; ;pic16f1518.h: 1088: typedef union {
[; ;pic16f1518.h: 1089: struct {
[; ;pic16f1518.h: 1090: unsigned TRISB0 :1;
[; ;pic16f1518.h: 1091: unsigned TRISB1 :1;
[; ;pic16f1518.h: 1092: unsigned TRISB2 :1;
[; ;pic16f1518.h: 1093: unsigned TRISB3 :1;
[; ;pic16f1518.h: 1094: unsigned TRISB4 :1;
[; ;pic16f1518.h: 1095: unsigned TRISB5 :1;
[; ;pic16f1518.h: 1096: unsigned TRISB6 :1;
[; ;pic16f1518.h: 1097: unsigned TRISB7 :1;
[; ;pic16f1518.h: 1098: };
[; ;pic16f1518.h: 1099: } TRISBbits_t;
[; ;pic16f1518.h: 1100: extern volatile TRISBbits_t TRISBbits @ 0x08D;
[; ;pic16f1518.h: 1144: extern volatile unsigned char TRISC @ 0x08E;
"1146
[; ;pic16f1518.h: 1146: asm("TRISC equ 08Eh");
[; <" TRISC equ 08Eh ;# ">
[; ;pic16f1518.h: 1149: typedef union {
[; ;pic16f1518.h: 1150: struct {
[; ;pic16f1518.h: 1151: unsigned TRISC0 :1;
[; ;pic16f1518.h: 1152: unsigned TRISC1 :1;
[; ;pic16f1518.h: 1153: unsigned TRISC2 :1;
[; ;pic16f1518.h: 1154: unsigned TRISC3 :1;
[; ;pic16f1518.h: 1155: unsigned TRISC4 :1;
[; ;pic16f1518.h: 1156: unsigned TRISC5 :1;
[; ;pic16f1518.h: 1157: unsigned TRISC6 :1;
[; ;pic16f1518.h: 1158: unsigned TRISC7 :1;
[; ;pic16f1518.h: 1159: };
[; ;pic16f1518.h: 1160: } TRISCbits_t;
[; ;pic16f1518.h: 1161: extern volatile TRISCbits_t TRISCbits @ 0x08E;
[; ;pic16f1518.h: 1205: extern volatile unsigned char TRISE @ 0x090;
"1207
[; ;pic16f1518.h: 1207: asm("TRISE equ 090h");
[; <" TRISE equ 090h ;# ">
[; ;pic16f1518.h: 1211: extern volatile unsigned char PIE1 @ 0x091;
"1213
[; ;pic16f1518.h: 1213: asm("PIE1 equ 091h");
[; <" PIE1 equ 091h ;# ">
[; ;pic16f1518.h: 1216: typedef union {
[; ;pic16f1518.h: 1217: struct {
[; ;pic16f1518.h: 1218: unsigned TMR1IE :1;
[; ;pic16f1518.h: 1219: unsigned TMR2IE :1;
[; ;pic16f1518.h: 1220: unsigned CCP1IE :1;
[; ;pic16f1518.h: 1221: unsigned SSPIE :1;
[; ;pic16f1518.h: 1222: unsigned TXIE :1;
[; ;pic16f1518.h: 1223: unsigned RCIE :1;
[; ;pic16f1518.h: 1224: unsigned ADIE :1;
[; ;pic16f1518.h: 1225: unsigned TMR1GIE :1;
[; ;pic16f1518.h: 1226: };
[; ;pic16f1518.h: 1227: } PIE1bits_t;
[; ;pic16f1518.h: 1228: extern volatile PIE1bits_t PIE1bits @ 0x091;
[; ;pic16f1518.h: 1272: extern volatile unsigned char PIE2 @ 0x092;
"1274
[; ;pic16f1518.h: 1274: asm("PIE2 equ 092h");
[; <" PIE2 equ 092h ;# ">
[; ;pic16f1518.h: 1277: typedef union {
[; ;pic16f1518.h: 1278: struct {
[; ;pic16f1518.h: 1279: unsigned CCP2IE :1;
[; ;pic16f1518.h: 1280: unsigned :2;
[; ;pic16f1518.h: 1281: unsigned BCLIE :1;
[; ;pic16f1518.h: 1282: unsigned :3;
[; ;pic16f1518.h: 1283: unsigned OSFIE :1;
[; ;pic16f1518.h: 1284: };
[; ;pic16f1518.h: 1285: } PIE2bits_t;
[; ;pic16f1518.h: 1286: extern volatile PIE2bits_t PIE2bits @ 0x092;
[; ;pic16f1518.h: 1305: extern volatile unsigned char OPTION_REG @ 0x095;
"1307
[; ;pic16f1518.h: 1307: asm("OPTION_REG equ 095h");
[; <" OPTION_REG equ 095h ;# ">
[; ;pic16f1518.h: 1310: typedef union {
[; ;pic16f1518.h: 1311: struct {
[; ;pic16f1518.h: 1312: unsigned PS :3;
[; ;pic16f1518.h: 1313: unsigned PSA :1;
[; ;pic16f1518.h: 1314: unsigned TMR0SE :1;
[; ;pic16f1518.h: 1315: unsigned TMR0CS :1;
[; ;pic16f1518.h: 1316: unsigned INTEDG :1;
[; ;pic16f1518.h: 1317: unsigned nWPUEN :1;
[; ;pic16f1518.h: 1318: };
[; ;pic16f1518.h: 1319: struct {
[; ;pic16f1518.h: 1320: unsigned PS0 :1;
[; ;pic16f1518.h: 1321: unsigned PS1 :1;
[; ;pic16f1518.h: 1322: unsigned PS2 :1;
[; ;pic16f1518.h: 1323: unsigned :1;
[; ;pic16f1518.h: 1324: unsigned T0SE :1;
[; ;pic16f1518.h: 1325: unsigned T0CS :1;
[; ;pic16f1518.h: 1326: };
[; ;pic16f1518.h: 1327: } OPTION_REGbits_t;
[; ;pic16f1518.h: 1328: extern volatile OPTION_REGbits_t OPTION_REGbits @ 0x095;
[; ;pic16f1518.h: 1387: extern volatile unsigned char PCON @ 0x096;
"1389
[; ;pic16f1518.h: 1389: asm("PCON equ 096h");
[; <" PCON equ 096h ;# ">
[; ;pic16f1518.h: 1392: typedef union {
[; ;pic16f1518.h: 1393: struct {
[; ;pic16f1518.h: 1394: unsigned nBOR :1;
[; ;pic16f1518.h: 1395: unsigned nPOR :1;
[; ;pic16f1518.h: 1396: unsigned nRI :1;
[; ;pic16f1518.h: 1397: unsigned nRMCLR :1;
[; ;pic16f1518.h: 1398: unsigned nRWDT :1;
[; ;pic16f1518.h: 1399: unsigned :1;
[; ;pic16f1518.h: 1400: unsigned STKUNF :1;
[; ;pic16f1518.h: 1401: unsigned STKOVF :1;
[; ;pic16f1518.h: 1402: };
[; ;pic16f1518.h: 1403: } PCONbits_t;
[; ;pic16f1518.h: 1404: extern volatile PCONbits_t PCONbits @ 0x096;
[; ;pic16f1518.h: 1443: extern volatile unsigned char WDTCON @ 0x097;
"1445
[; ;pic16f1518.h: 1445: asm("WDTCON equ 097h");
[; <" WDTCON equ 097h ;# ">
[; ;pic16f1518.h: 1448: typedef union {
[; ;pic16f1518.h: 1449: struct {
[; ;pic16f1518.h: 1450: unsigned SWDTEN :1;
[; ;pic16f1518.h: 1451: unsigned WDTPS :5;
[; ;pic16f1518.h: 1452: };
[; ;pic16f1518.h: 1453: struct {
[; ;pic16f1518.h: 1454: unsigned :1;
[; ;pic16f1518.h: 1455: unsigned WDTPS0 :1;
[; ;pic16f1518.h: 1456: unsigned WDTPS1 :1;
[; ;pic16f1518.h: 1457: unsigned WDTPS2 :1;
[; ;pic16f1518.h: 1458: unsigned WDTPS3 :1;
[; ;pic16f1518.h: 1459: unsigned WDTPS4 :1;
[; ;pic16f1518.h: 1460: };
[; ;pic16f1518.h: 1461: } WDTCONbits_t;
[; ;pic16f1518.h: 1462: extern volatile WDTCONbits_t WDTCONbits @ 0x097;
[; ;pic16f1518.h: 1501: extern volatile unsigned char OSCCON @ 0x099;
"1503
[; ;pic16f1518.h: 1503: asm("OSCCON equ 099h");
[; <" OSCCON equ 099h ;# ">
[; ;pic16f1518.h: 1506: typedef union {
[; ;pic16f1518.h: 1507: struct {
[; ;pic16f1518.h: 1508: unsigned SCS :2;
[; ;pic16f1518.h: 1509: unsigned :1;
[; ;pic16f1518.h: 1510: unsigned IRCF :4;
[; ;pic16f1518.h: 1511: };
[; ;pic16f1518.h: 1512: struct {
[; ;pic16f1518.h: 1513: unsigned SCS0 :1;
[; ;pic16f1518.h: 1514: unsigned SCS1 :1;
[; ;pic16f1518.h: 1515: unsigned :1;
[; ;pic16f1518.h: 1516: unsigned IRCF0 :1;
[; ;pic16f1518.h: 1517: unsigned IRCF1 :1;
[; ;pic16f1518.h: 1518: unsigned IRCF2 :1;
[; ;pic16f1518.h: 1519: unsigned IRCF3 :1;
[; ;pic16f1518.h: 1520: };
[; ;pic16f1518.h: 1521: } OSCCONbits_t;
[; ;pic16f1518.h: 1522: extern volatile OSCCONbits_t OSCCONbits @ 0x099;
[; ;pic16f1518.h: 1566: extern volatile unsigned char OSCSTAT @ 0x09A;
"1568
[; ;pic16f1518.h: 1568: asm("OSCSTAT equ 09Ah");
[; <" OSCSTAT equ 09Ah ;# ">
[; ;pic16f1518.h: 1571: typedef union {
[; ;pic16f1518.h: 1572: struct {
[; ;pic16f1518.h: 1573: unsigned HFIOFS :1;
[; ;pic16f1518.h: 1574: unsigned LFIOFR :1;
[; ;pic16f1518.h: 1575: unsigned :2;
[; ;pic16f1518.h: 1576: unsigned HFIOFR :1;
[; ;pic16f1518.h: 1577: unsigned OSTS :1;
[; ;pic16f1518.h: 1578: unsigned :1;
[; ;pic16f1518.h: 1579: unsigned SOSCR :1;
[; ;pic16f1518.h: 1580: };
[; ;pic16f1518.h: 1581: struct {
[; ;pic16f1518.h: 1582: unsigned :7;
[; ;pic16f1518.h: 1583: unsigned T1OSCR :1;
[; ;pic16f1518.h: 1584: };
[; ;pic16f1518.h: 1585: } OSCSTATbits_t;
[; ;pic16f1518.h: 1586: extern volatile OSCSTATbits_t OSCSTATbits @ 0x09A;
[; ;pic16f1518.h: 1620: extern volatile unsigned short ADRES @ 0x09B;
"1622
[; ;pic16f1518.h: 1622: asm("ADRES equ 09Bh");
[; <" ADRES equ 09Bh ;# ">
[; ;pic16f1518.h: 1626: extern volatile unsigned char ADRESL @ 0x09B;
"1628
[; ;pic16f1518.h: 1628: asm("ADRESL equ 09Bh");
[; <" ADRESL equ 09Bh ;# ">
[; ;pic16f1518.h: 1631: typedef union {
[; ;pic16f1518.h: 1632: struct {
[; ;pic16f1518.h: 1633: unsigned ADRESL :8;
[; ;pic16f1518.h: 1634: };
[; ;pic16f1518.h: 1635: } ADRESLbits_t;
[; ;pic16f1518.h: 1636: extern volatile ADRESLbits_t ADRESLbits @ 0x09B;
[; ;pic16f1518.h: 1645: extern volatile unsigned char ADRESH @ 0x09C;
"1647
[; ;pic16f1518.h: 1647: asm("ADRESH equ 09Ch");
[; <" ADRESH equ 09Ch ;# ">
[; ;pic16f1518.h: 1650: typedef union {
[; ;pic16f1518.h: 1651: struct {
[; ;pic16f1518.h: 1652: unsigned ADRESH :8;
[; ;pic16f1518.h: 1653: };
[; ;pic16f1518.h: 1654: } ADRESHbits_t;
[; ;pic16f1518.h: 1655: extern volatile ADRESHbits_t ADRESHbits @ 0x09C;
[; ;pic16f1518.h: 1664: extern volatile unsigned char ADCON0 @ 0x09D;
"1666
[; ;pic16f1518.h: 1666: asm("ADCON0 equ 09Dh");
[; <" ADCON0 equ 09Dh ;# ">
[; ;pic16f1518.h: 1669: typedef union {
[; ;pic16f1518.h: 1670: struct {
[; ;pic16f1518.h: 1671: unsigned ADON :1;
[; ;pic16f1518.h: 1672: unsigned GO_nDONE :1;
[; ;pic16f1518.h: 1673: unsigned CHS :5;
[; ;pic16f1518.h: 1674: };
[; ;pic16f1518.h: 1675: struct {
[; ;pic16f1518.h: 1676: unsigned :1;
[; ;pic16f1518.h: 1677: unsigned ADGO :1;
[; ;pic16f1518.h: 1678: unsigned CHS0 :1;
[; ;pic16f1518.h: 1679: unsigned CHS1 :1;
[; ;pic16f1518.h: 1680: unsigned CHS2 :1;
[; ;pic16f1518.h: 1681: unsigned CHS3 :1;
[; ;pic16f1518.h: 1682: unsigned CHS4 :1;
[; ;pic16f1518.h: 1683: };
[; ;pic16f1518.h: 1684: struct {
[; ;pic16f1518.h: 1685: unsigned :1;
[; ;pic16f1518.h: 1686: unsigned GO :1;
[; ;pic16f1518.h: 1687: };
[; ;pic16f1518.h: 1688: } ADCON0bits_t;
[; ;pic16f1518.h: 1689: extern volatile ADCON0bits_t ADCON0bits @ 0x09D;
[; ;pic16f1518.h: 1743: extern volatile unsigned char ADCON1 @ 0x09E;
"1745
[; ;pic16f1518.h: 1745: asm("ADCON1 equ 09Eh");
[; <" ADCON1 equ 09Eh ;# ">
[; ;pic16f1518.h: 1748: typedef union {
[; ;pic16f1518.h: 1749: struct {
[; ;pic16f1518.h: 1750: unsigned ADPREF :2;
[; ;pic16f1518.h: 1751: unsigned :2;
[; ;pic16f1518.h: 1752: unsigned ADCS :3;
[; ;pic16f1518.h: 1753: unsigned ADFM :1;
[; ;pic16f1518.h: 1754: };
[; ;pic16f1518.h: 1755: struct {
[; ;pic16f1518.h: 1756: unsigned ADPREF0 :1;
[; ;pic16f1518.h: 1757: unsigned ADPREF1 :1;
[; ;pic16f1518.h: 1758: unsigned :2;
[; ;pic16f1518.h: 1759: unsigned ADCS0 :1;
[; ;pic16f1518.h: 1760: unsigned ADCS1 :1;
[; ;pic16f1518.h: 1761: unsigned ADCS2 :1;
[; ;pic16f1518.h: 1762: };
[; ;pic16f1518.h: 1763: } ADCON1bits_t;
[; ;pic16f1518.h: 1764: extern volatile ADCON1bits_t ADCON1bits @ 0x09E;
[; ;pic16f1518.h: 1808: extern volatile unsigned char LATA @ 0x10C;
"1810
[; ;pic16f1518.h: 1810: asm("LATA equ 010Ch");
[; <" LATA equ 010Ch ;# ">
[; ;pic16f1518.h: 1813: typedef union {
[; ;pic16f1518.h: 1814: struct {
[; ;pic16f1518.h: 1815: unsigned LATA0 :1;
[; ;pic16f1518.h: 1816: unsigned LATA1 :1;
[; ;pic16f1518.h: 1817: unsigned LATA2 :1;
[; ;pic16f1518.h: 1818: unsigned LATA3 :1;
[; ;pic16f1518.h: 1819: unsigned LATA4 :1;
[; ;pic16f1518.h: 1820: unsigned LATA5 :1;
[; ;pic16f1518.h: 1821: unsigned LATA6 :1;
[; ;pic16f1518.h: 1822: unsigned LATA7 :1;
[; ;pic16f1518.h: 1823: };
[; ;pic16f1518.h: 1824: } LATAbits_t;
[; ;pic16f1518.h: 1825: extern volatile LATAbits_t LATAbits @ 0x10C;
[; ;pic16f1518.h: 1869: extern volatile unsigned char LATB @ 0x10D;
"1871
[; ;pic16f1518.h: 1871: asm("LATB equ 010Dh");
[; <" LATB equ 010Dh ;# ">
[; ;pic16f1518.h: 1874: typedef union {
[; ;pic16f1518.h: 1875: struct {
[; ;pic16f1518.h: 1876: unsigned LATB0 :1;
[; ;pic16f1518.h: 1877: unsigned LATB1 :1;
[; ;pic16f1518.h: 1878: unsigned LATB2 :1;
[; ;pic16f1518.h: 1879: unsigned LATB3 :1;
[; ;pic16f1518.h: 1880: unsigned LATB4 :1;
[; ;pic16f1518.h: 1881: unsigned LATB5 :1;
[; ;pic16f1518.h: 1882: unsigned LATB6 :1;
[; ;pic16f1518.h: 1883: unsigned LATB7 :1;
[; ;pic16f1518.h: 1884: };
[; ;pic16f1518.h: 1885: } LATBbits_t;
[; ;pic16f1518.h: 1886: extern volatile LATBbits_t LATBbits @ 0x10D;
[; ;pic16f1518.h: 1930: extern volatile unsigned char LATC @ 0x10E;
"1932
[; ;pic16f1518.h: 1932: asm("LATC equ 010Eh");
[; <" LATC equ 010Eh ;# ">
[; ;pic16f1518.h: 1935: typedef union {
[; ;pic16f1518.h: 1936: struct {
[; ;pic16f1518.h: 1937: unsigned LATC0 :1;
[; ;pic16f1518.h: 1938: unsigned LATC1 :1;
[; ;pic16f1518.h: 1939: unsigned LATC2 :1;
[; ;pic16f1518.h: 1940: unsigned LATC3 :1;
[; ;pic16f1518.h: 1941: unsigned LATC4 :1;
[; ;pic16f1518.h: 1942: unsigned LATC5 :1;
[; ;pic16f1518.h: 1943: unsigned LATC6 :1;
[; ;pic16f1518.h: 1944: unsigned LATC7 :1;
[; ;pic16f1518.h: 1945: };
[; ;pic16f1518.h: 1946: } LATCbits_t;
[; ;pic16f1518.h: 1947: extern volatile LATCbits_t LATCbits @ 0x10E;
[; ;pic16f1518.h: 1991: extern volatile unsigned char BORCON @ 0x116;
"1993
[; ;pic16f1518.h: 1993: asm("BORCON equ 0116h");
[; <" BORCON equ 0116h ;# ">
[; ;pic16f1518.h: 1996: typedef union {
[; ;pic16f1518.h: 1997: struct {
[; ;pic16f1518.h: 1998: unsigned BORRDY :1;
[; ;pic16f1518.h: 1999: unsigned :5;
[; ;pic16f1518.h: 2000: unsigned BORFS :1;
[; ;pic16f1518.h: 2001: unsigned SBOREN :1;
[; ;pic16f1518.h: 2002: };
[; ;pic16f1518.h: 2003: } BORCONbits_t;
[; ;pic16f1518.h: 2004: extern volatile BORCONbits_t BORCONbits @ 0x116;
[; ;pic16f1518.h: 2023: extern volatile unsigned char FVRCON @ 0x117;
"2025
[; ;pic16f1518.h: 2025: asm("FVRCON equ 0117h");
[; <" FVRCON equ 0117h ;# ">
[; ;pic16f1518.h: 2028: typedef union {
[; ;pic16f1518.h: 2029: struct {
[; ;pic16f1518.h: 2030: unsigned ADFVR :2;
[; ;pic16f1518.h: 2031: unsigned :2;
[; ;pic16f1518.h: 2032: unsigned TSRNG :1;
[; ;pic16f1518.h: 2033: unsigned TSEN :1;
[; ;pic16f1518.h: 2034: unsigned FVRRDY :1;
[; ;pic16f1518.h: 2035: unsigned FVREN :1;
[; ;pic16f1518.h: 2036: };
[; ;pic16f1518.h: 2037: struct {
[; ;pic16f1518.h: 2038: unsigned ADFVR0 :1;
[; ;pic16f1518.h: 2039: unsigned ADFVR1 :1;
[; ;pic16f1518.h: 2040: };
[; ;pic16f1518.h: 2041: } FVRCONbits_t;
[; ;pic16f1518.h: 2042: extern volatile FVRCONbits_t FVRCONbits @ 0x117;
[; ;pic16f1518.h: 2081: extern volatile unsigned char APFCON @ 0x11D;
"2083
[; ;pic16f1518.h: 2083: asm("APFCON equ 011Dh");
[; <" APFCON equ 011Dh ;# ">
[; ;pic16f1518.h: 2086: typedef union {
[; ;pic16f1518.h: 2087: struct {
[; ;pic16f1518.h: 2088: unsigned CCP2SEL :1;
[; ;pic16f1518.h: 2089: unsigned SSSEL :1;
[; ;pic16f1518.h: 2090: };
[; ;pic16f1518.h: 2091: } APFCONbits_t;
[; ;pic16f1518.h: 2092: extern volatile APFCONbits_t APFCONbits @ 0x11D;
[; ;pic16f1518.h: 2106: extern volatile unsigned char ANSELA @ 0x18C;
"2108
[; ;pic16f1518.h: 2108: asm("ANSELA equ 018Ch");
[; <" ANSELA equ 018Ch ;# ">
[; ;pic16f1518.h: 2111: typedef union {
[; ;pic16f1518.h: 2112: struct {
[; ;pic16f1518.h: 2113: unsigned ANSA0 :1;
[; ;pic16f1518.h: 2114: unsigned ANSA1 :1;
[; ;pic16f1518.h: 2115: unsigned ANSA2 :1;
[; ;pic16f1518.h: 2116: unsigned ANSA3 :1;
[; ;pic16f1518.h: 2117: unsigned :1;
[; ;pic16f1518.h: 2118: unsigned ANSA5 :1;
[; ;pic16f1518.h: 2119: };
[; ;pic16f1518.h: 2120: struct {
[; ;pic16f1518.h: 2121: unsigned ANSELA :6;
[; ;pic16f1518.h: 2122: };
[; ;pic16f1518.h: 2123: } ANSELAbits_t;
[; ;pic16f1518.h: 2124: extern volatile ANSELAbits_t ANSELAbits @ 0x18C;
[; ;pic16f1518.h: 2158: extern volatile unsigned char ANSELB @ 0x18D;
"2160
[; ;pic16f1518.h: 2160: asm("ANSELB equ 018Dh");
[; <" ANSELB equ 018Dh ;# ">
[; ;pic16f1518.h: 2163: typedef union {
[; ;pic16f1518.h: 2164: struct {
[; ;pic16f1518.h: 2165: unsigned ANSB0 :1;
[; ;pic16f1518.h: 2166: unsigned ANSB1 :1;
[; ;pic16f1518.h: 2167: unsigned ANSB2 :1;
[; ;pic16f1518.h: 2168: unsigned ANSB3 :1;
[; ;pic16f1518.h: 2169: unsigned ANSB4 :1;
[; ;pic16f1518.h: 2170: unsigned ANSB5 :1;
[; ;pic16f1518.h: 2171: };
[; ;pic16f1518.h: 2172: struct {
[; ;pic16f1518.h: 2173: unsigned ANSELB :6;
[; ;pic16f1518.h: 2174: };
[; ;pic16f1518.h: 2175: } ANSELBbits_t;
[; ;pic16f1518.h: 2176: extern volatile ANSELBbits_t ANSELBbits @ 0x18D;
[; ;pic16f1518.h: 2215: extern volatile unsigned char ANSELC @ 0x18E;
"2217
[; ;pic16f1518.h: 2217: asm("ANSELC equ 018Eh");
[; <" ANSELC equ 018Eh ;# ">
[; ;pic16f1518.h: 2220: typedef union {
[; ;pic16f1518.h: 2221: struct {
[; ;pic16f1518.h: 2222: unsigned ANSC0 :1;
[; ;pic16f1518.h: 2223: unsigned ANSC1 :1;
[; ;pic16f1518.h: 2224: unsigned ANSC2 :1;
[; ;pic16f1518.h: 2225: unsigned ANSC3 :1;
[; ;pic16f1518.h: 2226: unsigned ANSC4 :1;
[; ;pic16f1518.h: 2227: unsigned ANSC5 :1;
[; ;pic16f1518.h: 2228: unsigned ANSC6 :1;
[; ;pic16f1518.h: 2229: unsigned ANSC7 :1;
[; ;pic16f1518.h: 2230: };
[; ;pic16f1518.h: 2231: } ANSELCbits_t;
[; ;pic16f1518.h: 2232: extern volatile ANSELCbits_t ANSELCbits @ 0x18E;
[; ;pic16f1518.h: 2276: extern volatile unsigned short PMADR @ 0x191;
"2278
[; ;pic16f1518.h: 2278: asm("PMADR equ 0191h");
[; <" PMADR equ 0191h ;# ">
[; ;pic16f1518.h: 2282: extern volatile unsigned char PMADRL @ 0x191;
"2284
[; ;pic16f1518.h: 2284: asm("PMADRL equ 0191h");
[; <" PMADRL equ 0191h ;# ">
[; ;pic16f1518.h: 2287: typedef union {
[; ;pic16f1518.h: 2288: struct {
[; ;pic16f1518.h: 2289: unsigned PMADRL :8;
[; ;pic16f1518.h: 2290: };
[; ;pic16f1518.h: 2291: } PMADRLbits_t;
[; ;pic16f1518.h: 2292: extern volatile PMADRLbits_t PMADRLbits @ 0x191;
[; ;pic16f1518.h: 2301: extern volatile unsigned char PMADRH @ 0x192;
"2303
[; ;pic16f1518.h: 2303: asm("PMADRH equ 0192h");
[; <" PMADRH equ 0192h ;# ">
[; ;pic16f1518.h: 2306: typedef union {
[; ;pic16f1518.h: 2307: struct {
[; ;pic16f1518.h: 2308: unsigned PMADRH :7;
[; ;pic16f1518.h: 2309: };
[; ;pic16f1518.h: 2310: } PMADRHbits_t;
[; ;pic16f1518.h: 2311: extern volatile PMADRHbits_t PMADRHbits @ 0x192;
[; ;pic16f1518.h: 2320: extern volatile unsigned short PMDAT @ 0x193;
"2322
[; ;pic16f1518.h: 2322: asm("PMDAT equ 0193h");
[; <" PMDAT equ 0193h ;# ">
[; ;pic16f1518.h: 2326: extern volatile unsigned char PMDATL @ 0x193;
"2328
[; ;pic16f1518.h: 2328: asm("PMDATL equ 0193h");
[; <" PMDATL equ 0193h ;# ">
[; ;pic16f1518.h: 2331: typedef union {
[; ;pic16f1518.h: 2332: struct {
[; ;pic16f1518.h: 2333: unsigned PMDATL :8;
[; ;pic16f1518.h: 2334: };
[; ;pic16f1518.h: 2335: } PMDATLbits_t;
[; ;pic16f1518.h: 2336: extern volatile PMDATLbits_t PMDATLbits @ 0x193;
[; ;pic16f1518.h: 2345: extern volatile unsigned char PMDATH @ 0x194;
"2347
[; ;pic16f1518.h: 2347: asm("PMDATH equ 0194h");
[; <" PMDATH equ 0194h ;# ">
[; ;pic16f1518.h: 2350: typedef union {
[; ;pic16f1518.h: 2351: struct {
[; ;pic16f1518.h: 2352: unsigned PMDATH :6;
[; ;pic16f1518.h: 2353: };
[; ;pic16f1518.h: 2354: } PMDATHbits_t;
[; ;pic16f1518.h: 2355: extern volatile PMDATHbits_t PMDATHbits @ 0x194;
[; ;pic16f1518.h: 2364: extern volatile unsigned char PMCON1 @ 0x195;
"2366
[; ;pic16f1518.h: 2366: asm("PMCON1 equ 0195h");
[; <" PMCON1 equ 0195h ;# ">
[; ;pic16f1518.h: 2369: typedef union {
[; ;pic16f1518.h: 2370: struct {
[; ;pic16f1518.h: 2371: unsigned RD :1;
[; ;pic16f1518.h: 2372: unsigned WR :1;
[; ;pic16f1518.h: 2373: unsigned WREN :1;
[; ;pic16f1518.h: 2374: unsigned WRERR :1;
[; ;pic16f1518.h: 2375: unsigned FREE :1;
[; ;pic16f1518.h: 2376: unsigned LWLO :1;
[; ;pic16f1518.h: 2377: unsigned CFGS :1;
[; ;pic16f1518.h: 2378: };
[; ;pic16f1518.h: 2379: } PMCON1bits_t;
[; ;pic16f1518.h: 2380: extern volatile PMCON1bits_t PMCON1bits @ 0x195;
[; ;pic16f1518.h: 2419: extern volatile unsigned char PMCON2 @ 0x196;
"2421
[; ;pic16f1518.h: 2421: asm("PMCON2 equ 0196h");
[; <" PMCON2 equ 0196h ;# ">
[; ;pic16f1518.h: 2424: typedef union {
[; ;pic16f1518.h: 2425: struct {
[; ;pic16f1518.h: 2426: unsigned PMCON2 :8;
[; ;pic16f1518.h: 2427: };
[; ;pic16f1518.h: 2428: } PMCON2bits_t;
[; ;pic16f1518.h: 2429: extern volatile PMCON2bits_t PMCON2bits @ 0x196;
[; ;pic16f1518.h: 2438: extern volatile unsigned char VREGCON @ 0x197;
"2440
[; ;pic16f1518.h: 2440: asm("VREGCON equ 0197h");
[; <" VREGCON equ 0197h ;# ">
[; ;pic16f1518.h: 2443: typedef union {
[; ;pic16f1518.h: 2444: struct {
[; ;pic16f1518.h: 2445: unsigned :1;
[; ;pic16f1518.h: 2446: unsigned VREGPM :1;
[; ;pic16f1518.h: 2447: };
[; ;pic16f1518.h: 2448: } VREGCONbits_t;
[; ;pic16f1518.h: 2449: extern volatile VREGCONbits_t VREGCONbits @ 0x197;
[; ;pic16f1518.h: 2458: extern volatile unsigned char RCREG @ 0x199;
"2460
[; ;pic16f1518.h: 2460: asm("RCREG equ 0199h");
[; <" RCREG equ 0199h ;# ">
[; ;pic16f1518.h: 2463: typedef union {
[; ;pic16f1518.h: 2464: struct {
[; ;pic16f1518.h: 2465: unsigned RCREG :8;
[; ;pic16f1518.h: 2466: };
[; ;pic16f1518.h: 2467: } RCREGbits_t;
[; ;pic16f1518.h: 2468: extern volatile RCREGbits_t RCREGbits @ 0x199;
[; ;pic16f1518.h: 2477: extern volatile unsigned char TXREG @ 0x19A;
"2479
[; ;pic16f1518.h: 2479: asm("TXREG equ 019Ah");
[; <" TXREG equ 019Ah ;# ">
[; ;pic16f1518.h: 2482: typedef union {
[; ;pic16f1518.h: 2483: struct {
[; ;pic16f1518.h: 2484: unsigned TXREG :8;
[; ;pic16f1518.h: 2485: };
[; ;pic16f1518.h: 2486: } TXREGbits_t;
[; ;pic16f1518.h: 2487: extern volatile TXREGbits_t TXREGbits @ 0x19A;
[; ;pic16f1518.h: 2496: extern volatile unsigned short SP1BRG @ 0x19B;
"2498
[; ;pic16f1518.h: 2498: asm("SP1BRG equ 019Bh");
[; <" SP1BRG equ 019Bh ;# ">
[; ;pic16f1518.h: 2502: extern volatile unsigned char SP1BRGL @ 0x19B;
"2504
[; ;pic16f1518.h: 2504: asm("SP1BRGL equ 019Bh");
[; <" SP1BRGL equ 019Bh ;# ">
[; ;pic16f1518.h: 2507: extern volatile unsigned char SPBRG @ 0x19B;
"2509
[; ;pic16f1518.h: 2509: asm("SPBRG equ 019Bh");
[; <" SPBRG equ 019Bh ;# ">
[; ;pic16f1518.h: 2511: extern volatile unsigned char SPBRGL @ 0x19B;
"2513
[; ;pic16f1518.h: 2513: asm("SPBRGL equ 019Bh");
[; <" SPBRGL equ 019Bh ;# ">
[; ;pic16f1518.h: 2516: typedef union {
[; ;pic16f1518.h: 2517: struct {
[; ;pic16f1518.h: 2518: unsigned SPBRGL :8;
[; ;pic16f1518.h: 2519: };
[; ;pic16f1518.h: 2520: } SP1BRGLbits_t;
[; ;pic16f1518.h: 2521: extern volatile SP1BRGLbits_t SP1BRGLbits @ 0x19B;
[; ;pic16f1518.h: 2529: typedef union {
[; ;pic16f1518.h: 2530: struct {
[; ;pic16f1518.h: 2531: unsigned SPBRGL :8;
[; ;pic16f1518.h: 2532: };
[; ;pic16f1518.h: 2533: } SPBRGbits_t;
[; ;pic16f1518.h: 2534: extern volatile SPBRGbits_t SPBRGbits @ 0x19B;
[; ;pic16f1518.h: 2541: typedef union {
[; ;pic16f1518.h: 2542: struct {
[; ;pic16f1518.h: 2543: unsigned SPBRGL :8;
[; ;pic16f1518.h: 2544: };
[; ;pic16f1518.h: 2545: } SPBRGLbits_t;
[; ;pic16f1518.h: 2546: extern volatile SPBRGLbits_t SPBRGLbits @ 0x19B;
[; ;pic16f1518.h: 2555: extern volatile unsigned char SP1BRGH @ 0x19C;
"2557
[; ;pic16f1518.h: 2557: asm("SP1BRGH equ 019Ch");
[; <" SP1BRGH equ 019Ch ;# ">
[; ;pic16f1518.h: 2560: extern volatile unsigned char SPBRGH @ 0x19C;
"2562
[; ;pic16f1518.h: 2562: asm("SPBRGH equ 019Ch");
[; <" SPBRGH equ 019Ch ;# ">
[; ;pic16f1518.h: 2565: typedef union {
[; ;pic16f1518.h: 2566: struct {
[; ;pic16f1518.h: 2567: unsigned SPBRGH :8;
[; ;pic16f1518.h: 2568: };
[; ;pic16f1518.h: 2569: } SP1BRGHbits_t;
[; ;pic16f1518.h: 2570: extern volatile SP1BRGHbits_t SP1BRGHbits @ 0x19C;
[; ;pic16f1518.h: 2578: typedef union {
[; ;pic16f1518.h: 2579: struct {
[; ;pic16f1518.h: 2580: unsigned SPBRGH :8;
[; ;pic16f1518.h: 2581: };
[; ;pic16f1518.h: 2582: } SPBRGHbits_t;
[; ;pic16f1518.h: 2583: extern volatile SPBRGHbits_t SPBRGHbits @ 0x19C;
[; ;pic16f1518.h: 2592: extern volatile unsigned char RCSTA @ 0x19D;
"2594
[; ;pic16f1518.h: 2594: asm("RCSTA equ 019Dh");
[; <" RCSTA equ 019Dh ;# ">
[; ;pic16f1518.h: 2597: typedef union {
[; ;pic16f1518.h: 2598: struct {
[; ;pic16f1518.h: 2599: unsigned RX9D :1;
[; ;pic16f1518.h: 2600: unsigned OERR :1;
[; ;pic16f1518.h: 2601: unsigned FERR :1;
[; ;pic16f1518.h: 2602: unsigned ADDEN :1;
[; ;pic16f1518.h: 2603: unsigned CREN :1;
[; ;pic16f1518.h: 2604: unsigned SREN :1;
[; ;pic16f1518.h: 2605: unsigned RX9 :1;
[; ;pic16f1518.h: 2606: unsigned SPEN :1;
[; ;pic16f1518.h: 2607: };
[; ;pic16f1518.h: 2608: } RCSTAbits_t;
[; ;pic16f1518.h: 2609: extern volatile RCSTAbits_t RCSTAbits @ 0x19D;
[; ;pic16f1518.h: 2653: extern volatile unsigned char TXSTA @ 0x19E;
"2655
[; ;pic16f1518.h: 2655: asm("TXSTA equ 019Eh");
[; <" TXSTA equ 019Eh ;# ">
[; ;pic16f1518.h: 2658: typedef union {
[; ;pic16f1518.h: 2659: struct {
[; ;pic16f1518.h: 2660: unsigned TX9D :1;
[; ;pic16f1518.h: 2661: unsigned TRMT :1;
[; ;pic16f1518.h: 2662: unsigned BRGH :1;
[; ;pic16f1518.h: 2663: unsigned SENDB :1;
[; ;pic16f1518.h: 2664: unsigned SYNC :1;
[; ;pic16f1518.h: 2665: unsigned TXEN :1;
[; ;pic16f1518.h: 2666: unsigned TX9 :1;
[; ;pic16f1518.h: 2667: unsigned CSRC :1;
[; ;pic16f1518.h: 2668: };
[; ;pic16f1518.h: 2669: } TXSTAbits_t;
[; ;pic16f1518.h: 2670: extern volatile TXSTAbits_t TXSTAbits @ 0x19E;
[; ;pic16f1518.h: 2714: extern volatile unsigned char BAUDCON @ 0x19F;
"2716
[; ;pic16f1518.h: 2716: asm("BAUDCON equ 019Fh");
[; <" BAUDCON equ 019Fh ;# ">
[; ;pic16f1518.h: 2719: typedef union {
[; ;pic16f1518.h: 2720: struct {
[; ;pic16f1518.h: 2721: unsigned ABDEN :1;
[; ;pic16f1518.h: 2722: unsigned WUE :1;
[; ;pic16f1518.h: 2723: unsigned :1;
[; ;pic16f1518.h: 2724: unsigned BRG16 :1;
[; ;pic16f1518.h: 2725: unsigned SCKP :1;
[; ;pic16f1518.h: 2726: unsigned :1;
[; ;pic16f1518.h: 2727: unsigned RCIDL :1;
[; ;pic16f1518.h: 2728: unsigned ABDOVF :1;
[; ;pic16f1518.h: 2729: };
[; ;pic16f1518.h: 2730: } BAUDCONbits_t;
[; ;pic16f1518.h: 2731: extern volatile BAUDCONbits_t BAUDCONbits @ 0x19F;
[; ;pic16f1518.h: 2765: extern volatile unsigned char WPUB @ 0x20D;
"2767
[; ;pic16f1518.h: 2767: asm("WPUB equ 020Dh");
[; <" WPUB equ 020Dh ;# ">
[; ;pic16f1518.h: 2770: typedef union {
[; ;pic16f1518.h: 2771: struct {
[; ;pic16f1518.h: 2772: unsigned WPUB0 :1;
[; ;pic16f1518.h: 2773: unsigned WPUB1 :1;
[; ;pic16f1518.h: 2774: unsigned WPUB2 :1;
[; ;pic16f1518.h: 2775: unsigned WPUB3 :1;
[; ;pic16f1518.h: 2776: unsigned WPUB4 :1;
[; ;pic16f1518.h: 2777: unsigned WPUB5 :1;
[; ;pic16f1518.h: 2778: unsigned WPUB6 :1;
[; ;pic16f1518.h: 2779: unsigned WPUB7 :1;
[; ;pic16f1518.h: 2780: };
[; ;pic16f1518.h: 2781: struct {
[; ;pic16f1518.h: 2782: unsigned WPUB :8;
[; ;pic16f1518.h: 2783: };
[; ;pic16f1518.h: 2784: } WPUBbits_t;
[; ;pic16f1518.h: 2785: extern volatile WPUBbits_t WPUBbits @ 0x20D;
[; ;pic16f1518.h: 2834: extern volatile unsigned char WPUE @ 0x210;
"2836
[; ;pic16f1518.h: 2836: asm("WPUE equ 0210h");
[; <" WPUE equ 0210h ;# ">
[; ;pic16f1518.h: 2839: typedef union {
[; ;pic16f1518.h: 2840: struct {
[; ;pic16f1518.h: 2841: unsigned :3;
[; ;pic16f1518.h: 2842: unsigned WPUE3 :1;
[; ;pic16f1518.h: 2843: };
[; ;pic16f1518.h: 2844: } WPUEbits_t;
[; ;pic16f1518.h: 2845: extern volatile WPUEbits_t WPUEbits @ 0x210;
[; ;pic16f1518.h: 2854: extern volatile unsigned char SSPBUF @ 0x211;
"2856
[; ;pic16f1518.h: 2856: asm("SSPBUF equ 0211h");
[; <" SSPBUF equ 0211h ;# ">
[; ;pic16f1518.h: 2859: extern volatile unsigned char SSP1BUF @ 0x211;
"2861
[; ;pic16f1518.h: 2861: asm("SSP1BUF equ 0211h");
[; <" SSP1BUF equ 0211h ;# ">
[; ;pic16f1518.h: 2864: typedef union {
[; ;pic16f1518.h: 2865: struct {
[; ;pic16f1518.h: 2866: unsigned SSPBUF :8;
[; ;pic16f1518.h: 2867: };
[; ;pic16f1518.h: 2868: } SSPBUFbits_t;
[; ;pic16f1518.h: 2869: extern volatile SSPBUFbits_t SSPBUFbits @ 0x211;
[; ;pic16f1518.h: 2877: typedef union {
[; ;pic16f1518.h: 2878: struct {
[; ;pic16f1518.h: 2879: unsigned SSPBUF :8;
[; ;pic16f1518.h: 2880: };
[; ;pic16f1518.h: 2881: } SSP1BUFbits_t;
[; ;pic16f1518.h: 2882: extern volatile SSP1BUFbits_t SSP1BUFbits @ 0x211;
[; ;pic16f1518.h: 2891: extern volatile unsigned char SSPADD @ 0x212;
"2893
[; ;pic16f1518.h: 2893: asm("SSPADD equ 0212h");
[; <" SSPADD equ 0212h ;# ">
[; ;pic16f1518.h: 2896: extern volatile unsigned char SSP1ADD @ 0x212;
"2898
[; ;pic16f1518.h: 2898: asm("SSP1ADD equ 0212h");
[; <" SSP1ADD equ 0212h ;# ">
[; ;pic16f1518.h: 2901: typedef union {
[; ;pic16f1518.h: 2902: struct {
[; ;pic16f1518.h: 2903: unsigned SSPADD :8;
[; ;pic16f1518.h: 2904: };
[; ;pic16f1518.h: 2905: } SSPADDbits_t;
[; ;pic16f1518.h: 2906: extern volatile SSPADDbits_t SSPADDbits @ 0x212;
[; ;pic16f1518.h: 2914: typedef union {
[; ;pic16f1518.h: 2915: struct {
[; ;pic16f1518.h: 2916: unsigned SSPADD :8;
[; ;pic16f1518.h: 2917: };
[; ;pic16f1518.h: 2918: } SSP1ADDbits_t;
[; ;pic16f1518.h: 2919: extern volatile SSP1ADDbits_t SSP1ADDbits @ 0x212;
[; ;pic16f1518.h: 2928: extern volatile unsigned char SSPMSK @ 0x213;
"2930
[; ;pic16f1518.h: 2930: asm("SSPMSK equ 0213h");
[; <" SSPMSK equ 0213h ;# ">
[; ;pic16f1518.h: 2933: extern volatile unsigned char SSP1MSK @ 0x213;
"2935
[; ;pic16f1518.h: 2935: asm("SSP1MSK equ 0213h");
[; <" SSP1MSK equ 0213h ;# ">
[; ;pic16f1518.h: 2938: typedef union {
[; ;pic16f1518.h: 2939: struct {
[; ;pic16f1518.h: 2940: unsigned SSPMSK :8;
[; ;pic16f1518.h: 2941: };
[; ;pic16f1518.h: 2942: } SSPMSKbits_t;
[; ;pic16f1518.h: 2943: extern volatile SSPMSKbits_t SSPMSKbits @ 0x213;
[; ;pic16f1518.h: 2951: typedef union {
[; ;pic16f1518.h: 2952: struct {
[; ;pic16f1518.h: 2953: unsigned SSPMSK :8;
[; ;pic16f1518.h: 2954: };
[; ;pic16f1518.h: 2955: } SSP1MSKbits_t;
[; ;pic16f1518.h: 2956: extern volatile SSP1MSKbits_t SSP1MSKbits @ 0x213;
[; ;pic16f1518.h: 2965: extern volatile unsigned char SSPSTAT @ 0x214;
"2967
[; ;pic16f1518.h: 2967: asm("SSPSTAT equ 0214h");
[; <" SSPSTAT equ 0214h ;# ">
[; ;pic16f1518.h: 2970: extern volatile unsigned char SSP1STAT @ 0x214;
"2972
[; ;pic16f1518.h: 2972: asm("SSP1STAT equ 0214h");
[; <" SSP1STAT equ 0214h ;# ">
[; ;pic16f1518.h: 2975: typedef union {
[; ;pic16f1518.h: 2976: struct {
[; ;pic16f1518.h: 2977: unsigned BF :1;
[; ;pic16f1518.h: 2978: unsigned UA :1;
[; ;pic16f1518.h: 2979: unsigned R_nW :1;
[; ;pic16f1518.h: 2980: unsigned S :1;
[; ;pic16f1518.h: 2981: unsigned P :1;
[; ;pic16f1518.h: 2982: unsigned D_nA :1;
[; ;pic16f1518.h: 2983: unsigned CKE :1;
[; ;pic16f1518.h: 2984: unsigned SMP :1;
[; ;pic16f1518.h: 2985: };
[; ;pic16f1518.h: 2986: } SSPSTATbits_t;
[; ;pic16f1518.h: 2987: extern volatile SSPSTATbits_t SSPSTATbits @ 0x214;
[; ;pic16f1518.h: 3030: typedef union {
[; ;pic16f1518.h: 3031: struct {
[; ;pic16f1518.h: 3032: unsigned BF :1;
[; ;pic16f1518.h: 3033: unsigned UA :1;
[; ;pic16f1518.h: 3034: unsigned R_nW :1;
[; ;pic16f1518.h: 3035: unsigned S :1;
[; ;pic16f1518.h: 3036: unsigned P :1;
[; ;pic16f1518.h: 3037: unsigned D_nA :1;
[; ;pic16f1518.h: 3038: unsigned CKE :1;
[; ;pic16f1518.h: 3039: unsigned SMP :1;
[; ;pic16f1518.h: 3040: };
[; ;pic16f1518.h: 3041: } SSP1STATbits_t;
[; ;pic16f1518.h: 3042: extern volatile SSP1STATbits_t SSP1STATbits @ 0x214;
[; ;pic16f1518.h: 3086: extern volatile unsigned char SSPCON1 @ 0x215;
"3088
[; ;pic16f1518.h: 3088: asm("SSPCON1 equ 0215h");
[; <" SSPCON1 equ 0215h ;# ">
[; ;pic16f1518.h: 3091: extern volatile unsigned char SSPCON @ 0x215;
"3093
[; ;pic16f1518.h: 3093: asm("SSPCON equ 0215h");
[; <" SSPCON equ 0215h ;# ">
[; ;pic16f1518.h: 3095: extern volatile unsigned char SSP1CON1 @ 0x215;
"3097
[; ;pic16f1518.h: 3097: asm("SSP1CON1 equ 0215h");
[; <" SSP1CON1 equ 0215h ;# ">
[; ;pic16f1518.h: 3100: typedef union {
[; ;pic16f1518.h: 3101: struct {
[; ;pic16f1518.h: 3102: unsigned SSPM :4;
[; ;pic16f1518.h: 3103: unsigned CKP :1;
[; ;pic16f1518.h: 3104: unsigned SSPEN :1;
[; ;pic16f1518.h: 3105: unsigned SSPOV :1;
[; ;pic16f1518.h: 3106: unsigned WCOL :1;
[; ;pic16f1518.h: 3107: };
[; ;pic16f1518.h: 3108: struct {
[; ;pic16f1518.h: 3109: unsigned SSPM0 :1;
[; ;pic16f1518.h: 3110: unsigned SSPM1 :1;
[; ;pic16f1518.h: 3111: unsigned SSPM2 :1;
[; ;pic16f1518.h: 3112: unsigned SSPM3 :1;
[; ;pic16f1518.h: 3113: };
[; ;pic16f1518.h: 3114: } SSPCON1bits_t;
[; ;pic16f1518.h: 3115: extern volatile SSPCON1bits_t SSPCON1bits @ 0x215;
[; ;pic16f1518.h: 3163: typedef union {
[; ;pic16f1518.h: 3164: struct {
[; ;pic16f1518.h: 3165: unsigned SSPM :4;
[; ;pic16f1518.h: 3166: unsigned CKP :1;
[; ;pic16f1518.h: 3167: unsigned SSPEN :1;
[; ;pic16f1518.h: 3168: unsigned SSPOV :1;
[; ;pic16f1518.h: 3169: unsigned WCOL :1;
[; ;pic16f1518.h: 3170: };
[; ;pic16f1518.h: 3171: struct {
[; ;pic16f1518.h: 3172: unsigned SSPM0 :1;
[; ;pic16f1518.h: 3173: unsigned SSPM1 :1;
[; ;pic16f1518.h: 3174: unsigned SSPM2 :1;
[; ;pic16f1518.h: 3175: unsigned SSPM3 :1;
[; ;pic16f1518.h: 3176: };
[; ;pic16f1518.h: 3177: } SSPCONbits_t;
[; ;pic16f1518.h: 3178: extern volatile SSPCONbits_t SSPCONbits @ 0x215;
[; ;pic16f1518.h: 3225: typedef union {
[; ;pic16f1518.h: 3226: struct {
[; ;pic16f1518.h: 3227: unsigned SSPM :4;
[; ;pic16f1518.h: 3228: unsigned CKP :1;
[; ;pic16f1518.h: 3229: unsigned SSPEN :1;
[; ;pic16f1518.h: 3230: unsigned SSPOV :1;
[; ;pic16f1518.h: 3231: unsigned WCOL :1;
[; ;pic16f1518.h: 3232: };
[; ;pic16f1518.h: 3233: struct {
[; ;pic16f1518.h: 3234: unsigned SSPM0 :1;
[; ;pic16f1518.h: 3235: unsigned SSPM1 :1;
[; ;pic16f1518.h: 3236: unsigned SSPM2 :1;
[; ;pic16f1518.h: 3237: unsigned SSPM3 :1;
[; ;pic16f1518.h: 3238: };
[; ;pic16f1518.h: 3239: } SSP1CON1bits_t;
[; ;pic16f1518.h: 3240: extern volatile SSP1CON1bits_t SSP1CON1bits @ 0x215;
[; ;pic16f1518.h: 3289: extern volatile unsigned char SSPCON2 @ 0x216;
"3291
[; ;pic16f1518.h: 3291: asm("SSPCON2 equ 0216h");
[; <" SSPCON2 equ 0216h ;# ">
[; ;pic16f1518.h: 3294: extern volatile unsigned char SSP1CON2 @ 0x216;
"3296
[; ;pic16f1518.h: 3296: asm("SSP1CON2 equ 0216h");
[; <" SSP1CON2 equ 0216h ;# ">
[; ;pic16f1518.h: 3299: typedef union {
[; ;pic16f1518.h: 3300: struct {
[; ;pic16f1518.h: 3301: unsigned SEN :1;
[; ;pic16f1518.h: 3302: unsigned RSEN :1;
[; ;pic16f1518.h: 3303: unsigned PEN :1;
[; ;pic16f1518.h: 3304: unsigned RCEN :1;
[; ;pic16f1518.h: 3305: unsigned ACKEN :1;
[; ;pic16f1518.h: 3306: unsigned ACKDT :1;
[; ;pic16f1518.h: 3307: unsigned ACKSTAT :1;
[; ;pic16f1518.h: 3308: unsigned GCEN :1;
[; ;pic16f1518.h: 3309: };
[; ;pic16f1518.h: 3310: } SSPCON2bits_t;
[; ;pic16f1518.h: 3311: extern volatile SSPCON2bits_t SSPCON2bits @ 0x216;
[; ;pic16f1518.h: 3354: typedef union {
[; ;pic16f1518.h: 3355: struct {
[; ;pic16f1518.h: 3356: unsigned SEN :1;
[; ;pic16f1518.h: 3357: unsigned RSEN :1;
[; ;pic16f1518.h: 3358: unsigned PEN :1;
[; ;pic16f1518.h: 3359: unsigned RCEN :1;
[; ;pic16f1518.h: 3360: unsigned ACKEN :1;
[; ;pic16f1518.h: 3361: unsigned ACKDT :1;
[; ;pic16f1518.h: 3362: unsigned ACKSTAT :1;
[; ;pic16f1518.h: 3363: unsigned GCEN :1;
[; ;pic16f1518.h: 3364: };
[; ;pic16f1518.h: 3365: } SSP1CON2bits_t;
[; ;pic16f1518.h: 3366: extern volatile SSP1CON2bits_t SSP1CON2bits @ 0x216;
[; ;pic16f1518.h: 3410: extern volatile unsigned char SSPCON3 @ 0x217;
"3412
[; ;pic16f1518.h: 3412: asm("SSPCON3 equ 0217h");
[; <" SSPCON3 equ 0217h ;# ">
[; ;pic16f1518.h: 3415: extern volatile unsigned char SSP1CON3 @ 0x217;
"3417
[; ;pic16f1518.h: 3417: asm("SSP1CON3 equ 0217h");
[; <" SSP1CON3 equ 0217h ;# ">
[; ;pic16f1518.h: 3420: typedef union {
[; ;pic16f1518.h: 3421: struct {
[; ;pic16f1518.h: 3422: unsigned DHEN :1;
[; ;pic16f1518.h: 3423: unsigned AHEN :1;
[; ;pic16f1518.h: 3424: unsigned SBCDE :1;
[; ;pic16f1518.h: 3425: unsigned SDAHT :1;
[; ;pic16f1518.h: 3426: unsigned BOEN :1;
[; ;pic16f1518.h: 3427: unsigned SCIE :1;
[; ;pic16f1518.h: 3428: unsigned PCIE :1;
[; ;pic16f1518.h: 3429: unsigned ACKTIM :1;
[; ;pic16f1518.h: 3430: };
[; ;pic16f1518.h: 3431: } SSPCON3bits_t;
[; ;pic16f1518.h: 3432: extern volatile SSPCON3bits_t SSPCON3bits @ 0x217;
[; ;pic16f1518.h: 3475: typedef union {
[; ;pic16f1518.h: 3476: struct {
[; ;pic16f1518.h: 3477: unsigned DHEN :1;
[; ;pic16f1518.h: 3478: unsigned AHEN :1;
[; ;pic16f1518.h: 3479: unsigned SBCDE :1;
[; ;pic16f1518.h: 3480: unsigned SDAHT :1;
[; ;pic16f1518.h: 3481: unsigned BOEN :1;
[; ;pic16f1518.h: 3482: unsigned SCIE :1;
[; ;pic16f1518.h: 3483: unsigned PCIE :1;
[; ;pic16f1518.h: 3484: unsigned ACKTIM :1;
[; ;pic16f1518.h: 3485: };
[; ;pic16f1518.h: 3486: } SSP1CON3bits_t;
[; ;pic16f1518.h: 3487: extern volatile SSP1CON3bits_t SSP1CON3bits @ 0x217;
[; ;pic16f1518.h: 3531: extern volatile unsigned short CCPR1 @ 0x291;
"3533
[; ;pic16f1518.h: 3533: asm("CCPR1 equ 0291h");
[; <" CCPR1 equ 0291h ;# ">
[; ;pic16f1518.h: 3537: extern volatile unsigned char CCPR1L @ 0x291;
"3539
[; ;pic16f1518.h: 3539: asm("CCPR1L equ 0291h");
[; <" CCPR1L equ 0291h ;# ">
[; ;pic16f1518.h: 3542: typedef union {
[; ;pic16f1518.h: 3543: struct {
[; ;pic16f1518.h: 3544: unsigned CCPR1L :8;
[; ;pic16f1518.h: 3545: };
[; ;pic16f1518.h: 3546: } CCPR1Lbits_t;
[; ;pic16f1518.h: 3547: extern volatile CCPR1Lbits_t CCPR1Lbits @ 0x291;
[; ;pic16f1518.h: 3556: extern volatile unsigned char CCPR1H @ 0x292;
"3558
[; ;pic16f1518.h: 3558: asm("CCPR1H equ 0292h");
[; <" CCPR1H equ 0292h ;# ">
[; ;pic16f1518.h: 3561: typedef union {
[; ;pic16f1518.h: 3562: struct {
[; ;pic16f1518.h: 3563: unsigned CCPR1H :8;
[; ;pic16f1518.h: 3564: };
[; ;pic16f1518.h: 3565: } CCPR1Hbits_t;
[; ;pic16f1518.h: 3566: extern volatile CCPR1Hbits_t CCPR1Hbits @ 0x292;
[; ;pic16f1518.h: 3575: extern volatile unsigned char CCP1CON @ 0x293;
"3577
[; ;pic16f1518.h: 3577: asm("CCP1CON equ 0293h");
[; <" CCP1CON equ 0293h ;# ">
[; ;pic16f1518.h: 3580: typedef union {
[; ;pic16f1518.h: 3581: struct {
[; ;pic16f1518.h: 3582: unsigned CCP1M :4;
[; ;pic16f1518.h: 3583: unsigned DC1B :2;
[; ;pic16f1518.h: 3584: };
[; ;pic16f1518.h: 3585: struct {
[; ;pic16f1518.h: 3586: unsigned CCP1M0 :1;
[; ;pic16f1518.h: 3587: unsigned CCP1M1 :1;
[; ;pic16f1518.h: 3588: unsigned CCP1M2 :1;
[; ;pic16f1518.h: 3589: unsigned CCP1M3 :1;
[; ;pic16f1518.h: 3590: unsigned DC1B0 :1;
[; ;pic16f1518.h: 3591: unsigned DC1B1 :1;
[; ;pic16f1518.h: 3592: };
[; ;pic16f1518.h: 3593: } CCP1CONbits_t;
[; ;pic16f1518.h: 3594: extern volatile CCP1CONbits_t CCP1CONbits @ 0x293;
[; ;pic16f1518.h: 3638: extern volatile unsigned short CCPR2 @ 0x298;
"3640
[; ;pic16f1518.h: 3640: asm("CCPR2 equ 0298h");
[; <" CCPR2 equ 0298h ;# ">
[; ;pic16f1518.h: 3644: extern volatile unsigned char CCPR2L @ 0x298;
"3646
[; ;pic16f1518.h: 3646: asm("CCPR2L equ 0298h");
[; <" CCPR2L equ 0298h ;# ">
[; ;pic16f1518.h: 3649: typedef union {
[; ;pic16f1518.h: 3650: struct {
[; ;pic16f1518.h: 3651: unsigned CCPR2L :8;
[; ;pic16f1518.h: 3652: };
[; ;pic16f1518.h: 3653: } CCPR2Lbits_t;
[; ;pic16f1518.h: 3654: extern volatile CCPR2Lbits_t CCPR2Lbits @ 0x298;
[; ;pic16f1518.h: 3663: extern volatile unsigned char CCPR2H @ 0x299;
"3665
[; ;pic16f1518.h: 3665: asm("CCPR2H equ 0299h");
[; <" CCPR2H equ 0299h ;# ">
[; ;pic16f1518.h: 3668: typedef union {
[; ;pic16f1518.h: 3669: struct {
[; ;pic16f1518.h: 3670: unsigned CCPR2H :8;
[; ;pic16f1518.h: 3671: };
[; ;pic16f1518.h: 3672: } CCPR2Hbits_t;
[; ;pic16f1518.h: 3673: extern volatile CCPR2Hbits_t CCPR2Hbits @ 0x299;
[; ;pic16f1518.h: 3682: extern volatile unsigned char CCP2CON @ 0x29A;
"3684
[; ;pic16f1518.h: 3684: asm("CCP2CON equ 029Ah");
[; <" CCP2CON equ 029Ah ;# ">
[; ;pic16f1518.h: 3687: typedef union {
[; ;pic16f1518.h: 3688: struct {
[; ;pic16f1518.h: 3689: unsigned CCP2M :4;
[; ;pic16f1518.h: 3690: unsigned DC2B :2;
[; ;pic16f1518.h: 3691: };
[; ;pic16f1518.h: 3692: struct {
[; ;pic16f1518.h: 3693: unsigned CCP2M0 :1;
[; ;pic16f1518.h: 3694: unsigned CCP2M1 :1;
[; ;pic16f1518.h: 3695: unsigned CCP2M2 :1;
[; ;pic16f1518.h: 3696: unsigned CCP2M3 :1;
[; ;pic16f1518.h: 3697: unsigned DC2B0 :1;
[; ;pic16f1518.h: 3698: unsigned DC2B1 :1;
[; ;pic16f1518.h: 3699: };
[; ;pic16f1518.h: 3700: } CCP2CONbits_t;
[; ;pic16f1518.h: 3701: extern volatile CCP2CONbits_t CCP2CONbits @ 0x29A;
[; ;pic16f1518.h: 3745: extern volatile unsigned char IOCBP @ 0x394;
"3747
[; ;pic16f1518.h: 3747: asm("IOCBP equ 0394h");
[; <" IOCBP equ 0394h ;# ">
[; ;pic16f1518.h: 3750: typedef union {
[; ;pic16f1518.h: 3751: struct {
[; ;pic16f1518.h: 3752: unsigned IOCBP0 :1;
[; ;pic16f1518.h: 3753: unsigned IOCBP1 :1;
[; ;pic16f1518.h: 3754: unsigned IOCBP2 :1;
[; ;pic16f1518.h: 3755: unsigned IOCBP3 :1;
[; ;pic16f1518.h: 3756: unsigned IOCBP4 :1;
[; ;pic16f1518.h: 3757: unsigned IOCBP5 :1;
[; ;pic16f1518.h: 3758: unsigned IOCBP6 :1;
[; ;pic16f1518.h: 3759: unsigned IOCBP7 :1;
[; ;pic16f1518.h: 3760: };
[; ;pic16f1518.h: 3761: struct {
[; ;pic16f1518.h: 3762: unsigned IOCBP :8;
[; ;pic16f1518.h: 3763: };
[; ;pic16f1518.h: 3764: } IOCBPbits_t;
[; ;pic16f1518.h: 3765: extern volatile IOCBPbits_t IOCBPbits @ 0x394;
[; ;pic16f1518.h: 3814: extern volatile unsigned char IOCBN @ 0x395;
"3816
[; ;pic16f1518.h: 3816: asm("IOCBN equ 0395h");
[; <" IOCBN equ 0395h ;# ">
[; ;pic16f1518.h: 3819: typedef union {
[; ;pic16f1518.h: 3820: struct {
[; ;pic16f1518.h: 3821: unsigned IOCBN0 :1;
[; ;pic16f1518.h: 3822: unsigned IOCBN1 :1;
[; ;pic16f1518.h: 3823: unsigned IOCBN2 :1;
[; ;pic16f1518.h: 3824: unsigned IOCBN3 :1;
[; ;pic16f1518.h: 3825: unsigned IOCBN4 :1;
[; ;pic16f1518.h: 3826: unsigned IOCBN5 :1;
[; ;pic16f1518.h: 3827: unsigned IOCBN6 :1;
[; ;pic16f1518.h: 3828: unsigned IOCBN7 :1;
[; ;pic16f1518.h: 3829: };
[; ;pic16f1518.h: 3830: struct {
[; ;pic16f1518.h: 3831: unsigned IOCBN :8;
[; ;pic16f1518.h: 3832: };
[; ;pic16f1518.h: 3833: } IOCBNbits_t;
[; ;pic16f1518.h: 3834: extern volatile IOCBNbits_t IOCBNbits @ 0x395;
[; ;pic16f1518.h: 3883: extern volatile unsigned char IOCBF @ 0x396;
"3885
[; ;pic16f1518.h: 3885: asm("IOCBF equ 0396h");
[; <" IOCBF equ 0396h ;# ">
[; ;pic16f1518.h: 3888: typedef union {
[; ;pic16f1518.h: 3889: struct {
[; ;pic16f1518.h: 3890: unsigned IOCBF0 :1;
[; ;pic16f1518.h: 3891: unsigned IOCBF1 :1;
[; ;pic16f1518.h: 3892: unsigned IOCBF2 :1;
[; ;pic16f1518.h: 3893: unsigned IOCBF3 :1;
[; ;pic16f1518.h: 3894: unsigned IOCBF4 :1;
[; ;pic16f1518.h: 3895: unsigned IOCBF5 :1;
[; ;pic16f1518.h: 3896: unsigned IOCBF6 :1;
[; ;pic16f1518.h: 3897: unsigned IOCBF7 :1;
[; ;pic16f1518.h: 3898: };
[; ;pic16f1518.h: 3899: struct {
[; ;pic16f1518.h: 3900: unsigned IOCBF :8;
[; ;pic16f1518.h: 3901: };
[; ;pic16f1518.h: 3902: } IOCBFbits_t;
[; ;pic16f1518.h: 3903: extern volatile IOCBFbits_t IOCBFbits @ 0x396;
[; ;pic16f1518.h: 3952: extern volatile unsigned char STATUS_SHAD @ 0xFE4;
"3954
[; ;pic16f1518.h: 3954: asm("STATUS_SHAD equ 0FE4h");
[; <" STATUS_SHAD equ 0FE4h ;# ">
[; ;pic16f1518.h: 3957: typedef union {
[; ;pic16f1518.h: 3958: struct {
[; ;pic16f1518.h: 3959: unsigned C_SHAD :1;
[; ;pic16f1518.h: 3960: unsigned DC_SHAD :1;
[; ;pic16f1518.h: 3961: unsigned Z_SHAD :1;
[; ;pic16f1518.h: 3962: };
[; ;pic16f1518.h: 3963: } STATUS_SHADbits_t;
[; ;pic16f1518.h: 3964: extern volatile STATUS_SHADbits_t STATUS_SHADbits @ 0xFE4;
[; ;pic16f1518.h: 3983: extern volatile unsigned char WREG_SHAD @ 0xFE5;
"3985
[; ;pic16f1518.h: 3985: asm("WREG_SHAD equ 0FE5h");
[; <" WREG_SHAD equ 0FE5h ;# ">
[; ;pic16f1518.h: 3988: typedef union {
[; ;pic16f1518.h: 3989: struct {
[; ;pic16f1518.h: 3990: unsigned WREG_SHAD :8;
[; ;pic16f1518.h: 3991: };
[; ;pic16f1518.h: 3992: } WREG_SHADbits_t;
[; ;pic16f1518.h: 3993: extern volatile WREG_SHADbits_t WREG_SHADbits @ 0xFE5;
[; ;pic16f1518.h: 4002: extern volatile unsigned char BSR_SHAD @ 0xFE6;
"4004
[; ;pic16f1518.h: 4004: asm("BSR_SHAD equ 0FE6h");
[; <" BSR_SHAD equ 0FE6h ;# ">
[; ;pic16f1518.h: 4007: typedef union {
[; ;pic16f1518.h: 4008: struct {
[; ;pic16f1518.h: 4009: unsigned BSR_SHAD :5;
[; ;pic16f1518.h: 4010: };
[; ;pic16f1518.h: 4011: } BSR_SHADbits_t;
[; ;pic16f1518.h: 4012: extern volatile BSR_SHADbits_t BSR_SHADbits @ 0xFE6;
[; ;pic16f1518.h: 4021: extern volatile unsigned char PCLATH_SHAD @ 0xFE7;
"4023
[; ;pic16f1518.h: 4023: asm("PCLATH_SHAD equ 0FE7h");
[; <" PCLATH_SHAD equ 0FE7h ;# ">
[; ;pic16f1518.h: 4026: typedef union {
[; ;pic16f1518.h: 4027: struct {
[; ;pic16f1518.h: 4028: unsigned PCLATH_SHAD :7;
[; ;pic16f1518.h: 4029: };
[; ;pic16f1518.h: 4030: } PCLATH_SHADbits_t;
[; ;pic16f1518.h: 4031: extern volatile PCLATH_SHADbits_t PCLATH_SHADbits @ 0xFE7;
[; ;pic16f1518.h: 4040: extern volatile unsigned char FSR0L_SHAD @ 0xFE8;
"4042
[; ;pic16f1518.h: 4042: asm("FSR0L_SHAD equ 0FE8h");
[; <" FSR0L_SHAD equ 0FE8h ;# ">
[; ;pic16f1518.h: 4045: typedef union {
[; ;pic16f1518.h: 4046: struct {
[; ;pic16f1518.h: 4047: unsigned FSR0L_SHAD :8;
[; ;pic16f1518.h: 4048: };
[; ;pic16f1518.h: 4049: } FSR0L_SHADbits_t;
[; ;pic16f1518.h: 4050: extern volatile FSR0L_SHADbits_t FSR0L_SHADbits @ 0xFE8;
[; ;pic16f1518.h: 4059: extern volatile unsigned char FSR0H_SHAD @ 0xFE9;
"4061
[; ;pic16f1518.h: 4061: asm("FSR0H_SHAD equ 0FE9h");
[; <" FSR0H_SHAD equ 0FE9h ;# ">
[; ;pic16f1518.h: 4064: typedef union {
[; ;pic16f1518.h: 4065: struct {
[; ;pic16f1518.h: 4066: unsigned FSR0H_SHAD :8;
[; ;pic16f1518.h: 4067: };
[; ;pic16f1518.h: 4068: } FSR0H_SHADbits_t;
[; ;pic16f1518.h: 4069: extern volatile FSR0H_SHADbits_t FSR0H_SHADbits @ 0xFE9;
[; ;pic16f1518.h: 4078: extern volatile unsigned char FSR1L_SHAD @ 0xFEA;
"4080
[; ;pic16f1518.h: 4080: asm("FSR1L_SHAD equ 0FEAh");
[; <" FSR1L_SHAD equ 0FEAh ;# ">
[; ;pic16f1518.h: 4083: typedef union {
[; ;pic16f1518.h: 4084: struct {
[; ;pic16f1518.h: 4085: unsigned FSR1L_SHAD :8;
[; ;pic16f1518.h: 4086: };
[; ;pic16f1518.h: 4087: } FSR1L_SHADbits_t;
[; ;pic16f1518.h: 4088: extern volatile FSR1L_SHADbits_t FSR1L_SHADbits @ 0xFEA;
[; ;pic16f1518.h: 4097: extern volatile unsigned char FSR1H_SHAD @ 0xFEB;
"4099
[; ;pic16f1518.h: 4099: asm("FSR1H_SHAD equ 0FEBh");
[; <" FSR1H_SHAD equ 0FEBh ;# ">
[; ;pic16f1518.h: 4102: typedef union {
[; ;pic16f1518.h: 4103: struct {
[; ;pic16f1518.h: 4104: unsigned FSR1H_SHAD :8;
[; ;pic16f1518.h: 4105: };
[; ;pic16f1518.h: 4106: } FSR1H_SHADbits_t;
[; ;pic16f1518.h: 4107: extern volatile FSR1H_SHADbits_t FSR1H_SHADbits @ 0xFEB;
[; ;pic16f1518.h: 4116: extern volatile unsigned char STKPTR @ 0xFED;
"4118
[; ;pic16f1518.h: 4118: asm("STKPTR equ 0FEDh");
[; <" STKPTR equ 0FEDh ;# ">
[; ;pic16f1518.h: 4121: typedef union {
[; ;pic16f1518.h: 4122: struct {
[; ;pic16f1518.h: 4123: unsigned STKPTR :5;
[; ;pic16f1518.h: 4124: };
[; ;pic16f1518.h: 4125: } STKPTRbits_t;
[; ;pic16f1518.h: 4126: extern volatile STKPTRbits_t STKPTRbits @ 0xFED;
[; ;pic16f1518.h: 4135: extern volatile unsigned char TOSL @ 0xFEE;
"4137
[; ;pic16f1518.h: 4137: asm("TOSL equ 0FEEh");
[; <" TOSL equ 0FEEh ;# ">
[; ;pic16f1518.h: 4140: typedef union {
[; ;pic16f1518.h: 4141: struct {
[; ;pic16f1518.h: 4142: unsigned TOSL :8;
[; ;pic16f1518.h: 4143: };
[; ;pic16f1518.h: 4144: } TOSLbits_t;
[; ;pic16f1518.h: 4145: extern volatile TOSLbits_t TOSLbits @ 0xFEE;
[; ;pic16f1518.h: 4154: extern volatile unsigned char TOSH @ 0xFEF;
"4156
[; ;pic16f1518.h: 4156: asm("TOSH equ 0FEFh");
[; <" TOSH equ 0FEFh ;# ">
[; ;pic16f1518.h: 4159: typedef union {
[; ;pic16f1518.h: 4160: struct {
[; ;pic16f1518.h: 4161: unsigned TOSH :7;
[; ;pic16f1518.h: 4162: };
[; ;pic16f1518.h: 4163: } TOSHbits_t;
[; ;pic16f1518.h: 4164: extern volatile TOSHbits_t TOSHbits @ 0xFEF;
[; ;pic16f1518.h: 4179: extern volatile __bit ABDEN @ (((unsigned) &BAUDCON)*8) + 0;
[; ;pic16f1518.h: 4181: extern volatile __bit ABDOVF @ (((unsigned) &BAUDCON)*8) + 7;
[; ;pic16f1518.h: 4183: extern volatile __bit ACKDT @ (((unsigned) &SSPCON2)*8) + 5;
[; ;pic16f1518.h: 4185: extern volatile __bit ACKEN @ (((unsigned) &SSPCON2)*8) + 4;
[; ;pic16f1518.h: 4187: extern volatile __bit ACKSTAT @ (((unsigned) &SSPCON2)*8) + 6;
[; ;pic16f1518.h: 4189: extern volatile __bit ACKTIM @ (((unsigned) &SSPCON3)*8) + 7;
[; ;pic16f1518.h: 4191: extern volatile __bit ADCS0 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic16f1518.h: 4193: extern volatile __bit ADCS1 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic16f1518.h: 4195: extern volatile __bit ADCS2 @ (((unsigned) &ADCON1)*8) + 6;
[; ;pic16f1518.h: 4197: extern volatile __bit ADDEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic16f1518.h: 4199: extern volatile __bit ADFM @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic16f1518.h: 4201: extern volatile __bit ADFVR0 @ (((unsigned) &FVRCON)*8) + 0;
[; ;pic16f1518.h: 4203: extern volatile __bit ADFVR1 @ (((unsigned) &FVRCON)*8) + 1;
[; ;pic16f1518.h: 4205: extern volatile __bit ADGO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1518.h: 4207: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic16f1518.h: 4209: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic16f1518.h: 4211: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic16f1518.h: 4213: extern volatile __bit ADPREF0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic16f1518.h: 4215: extern volatile __bit ADPREF1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic16f1518.h: 4217: extern volatile __bit AHEN @ (((unsigned) &SSPCON3)*8) + 1;
[; ;pic16f1518.h: 4219: extern volatile __bit ANSA0 @ (((unsigned) &ANSELA)*8) + 0;
[; ;pic16f1518.h: 4221: extern volatile __bit ANSA1 @ (((unsigned) &ANSELA)*8) + 1;
[; ;pic16f1518.h: 4223: extern volatile __bit ANSA2 @ (((unsigned) &ANSELA)*8) + 2;
[; ;pic16f1518.h: 4225: extern volatile __bit ANSA3 @ (((unsigned) &ANSELA)*8) + 3;
[; ;pic16f1518.h: 4227: extern volatile __bit ANSA5 @ (((unsigned) &ANSELA)*8) + 5;
[; ;pic16f1518.h: 4229: extern volatile __bit ANSB0 @ (((unsigned) &ANSELB)*8) + 0;
[; ;pic16f1518.h: 4231: extern volatile __bit ANSB1 @ (((unsigned) &ANSELB)*8) + 1;
[; ;pic16f1518.h: 4233: extern volatile __bit ANSB2 @ (((unsigned) &ANSELB)*8) + 2;
[; ;pic16f1518.h: 4235: extern volatile __bit ANSB3 @ (((unsigned) &ANSELB)*8) + 3;
[; ;pic16f1518.h: 4237: extern volatile __bit ANSB4 @ (((unsigned) &ANSELB)*8) + 4;
[; ;pic16f1518.h: 4239: extern volatile __bit ANSB5 @ (((unsigned) &ANSELB)*8) + 5;
[; ;pic16f1518.h: 4241: extern volatile __bit ANSC0 @ (((unsigned) &ANSELC)*8) + 0;
[; ;pic16f1518.h: 4243: extern volatile __bit ANSC1 @ (((unsigned) &ANSELC)*8) + 1;
[; ;pic16f1518.h: 4245: extern volatile __bit ANSC2 @ (((unsigned) &ANSELC)*8) + 2;
[; ;pic16f1518.h: 4247: extern volatile __bit ANSC3 @ (((unsigned) &ANSELC)*8) + 3;
[; ;pic16f1518.h: 4249: extern volatile __bit ANSC4 @ (((unsigned) &ANSELC)*8) + 4;
[; ;pic16f1518.h: 4251: extern volatile __bit ANSC5 @ (((unsigned) &ANSELC)*8) + 5;
[; ;pic16f1518.h: 4253: extern volatile __bit ANSC6 @ (((unsigned) &ANSELC)*8) + 6;
[; ;pic16f1518.h: 4255: extern volatile __bit ANSC7 @ (((unsigned) &ANSELC)*8) + 7;
[; ;pic16f1518.h: 4257: extern volatile __bit BCLIE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic16f1518.h: 4259: extern volatile __bit BCLIF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic16f1518.h: 4261: extern volatile __bit BF @ (((unsigned) &SSPSTAT)*8) + 0;
[; ;pic16f1518.h: 4263: extern volatile __bit BOEN @ (((unsigned) &SSPCON3)*8) + 4;
[; ;pic16f1518.h: 4265: extern volatile __bit BORFS @ (((unsigned) &BORCON)*8) + 6;
[; ;pic16f1518.h: 4267: extern volatile __bit BORRDY @ (((unsigned) &BORCON)*8) + 0;
[; ;pic16f1518.h: 4269: extern volatile __bit BRG16 @ (((unsigned) &BAUDCON)*8) + 3;
[; ;pic16f1518.h: 4271: extern volatile __bit BRGH @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic16f1518.h: 4273: extern volatile __bit BSR0 @ (((unsigned) &BSR)*8) + 0;
[; ;pic16f1518.h: 4275: extern volatile __bit BSR1 @ (((unsigned) &BSR)*8) + 1;
[; ;pic16f1518.h: 4277: extern volatile __bit BSR2 @ (((unsigned) &BSR)*8) + 2;
[; ;pic16f1518.h: 4279: extern volatile __bit BSR3 @ (((unsigned) &BSR)*8) + 3;
[; ;pic16f1518.h: 4281: extern volatile __bit BSR4 @ (((unsigned) &BSR)*8) + 4;
[; ;pic16f1518.h: 4283: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic16f1518.h: 4285: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic16f1518.h: 4287: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic16f1518.h: 4289: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic16f1518.h: 4291: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic16f1518.h: 4293: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic16f1518.h: 4295: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic16f1518.h: 4297: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic16f1518.h: 4299: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic16f1518.h: 4301: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic16f1518.h: 4303: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic16f1518.h: 4305: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic16f1518.h: 4307: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic16f1518.h: 4309: extern volatile __bit CCP2SEL @ (((unsigned) &APFCON)*8) + 0;
[; ;pic16f1518.h: 4311: extern volatile __bit CFGS @ (((unsigned) &PMCON1)*8) + 6;
[; ;pic16f1518.h: 4313: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic16f1518.h: 4315: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic16f1518.h: 4317: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic16f1518.h: 4319: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic16f1518.h: 4321: extern volatile __bit CHS4 @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic16f1518.h: 4323: extern volatile __bit CKE @ (((unsigned) &SSPSTAT)*8) + 6;
[; ;pic16f1518.h: 4325: extern volatile __bit CKP @ (((unsigned) &SSPCON1)*8) + 4;
[; ;pic16f1518.h: 4327: extern volatile __bit CREN @ (((unsigned) &RCSTA)*8) + 4;
[; ;pic16f1518.h: 4329: extern volatile __bit CSRC @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic16f1518.h: 4331: extern volatile __bit C_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 0;
[; ;pic16f1518.h: 4333: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic16f1518.h: 4335: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic16f1518.h: 4337: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic16f1518.h: 4339: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic16f1518.h: 4341: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic16f1518.h: 4343: extern volatile __bit DC_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 1;
[; ;pic16f1518.h: 4345: extern volatile __bit DHEN @ (((unsigned) &SSPCON3)*8) + 0;
[; ;pic16f1518.h: 4347: extern volatile __bit D_nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic16f1518.h: 4349: extern volatile __bit FERR @ (((unsigned) &RCSTA)*8) + 2;
[; ;pic16f1518.h: 4351: extern volatile __bit FREE @ (((unsigned) &PMCON1)*8) + 4;
[; ;pic16f1518.h: 4353: extern volatile __bit FVREN @ (((unsigned) &FVRCON)*8) + 7;
[; ;pic16f1518.h: 4355: extern volatile __bit FVRRDY @ (((unsigned) &FVRCON)*8) + 6;
[; ;pic16f1518.h: 4357: extern volatile __bit GCEN @ (((unsigned) &SSPCON2)*8) + 7;
[; ;pic16f1518.h: 4359: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic16f1518.h: 4361: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1518.h: 4363: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1518.h: 4365: extern volatile __bit HFIOFR @ (((unsigned) &OSCSTAT)*8) + 4;
[; ;pic16f1518.h: 4367: extern volatile __bit HFIOFS @ (((unsigned) &OSCSTAT)*8) + 0;
[; ;pic16f1518.h: 4369: extern volatile __bit INTE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic16f1518.h: 4371: extern volatile __bit INTEDG @ (((unsigned) &OPTION_REG)*8) + 6;
[; ;pic16f1518.h: 4373: extern volatile __bit INTF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic16f1518.h: 4375: extern volatile __bit IOCBF0 @ (((unsigned) &IOCBF)*8) + 0;
[; ;pic16f1518.h: 4377: extern volatile __bit IOCBF1 @ (((unsigned) &IOCBF)*8) + 1;
[; ;pic16f1518.h: 4379: extern volatile __bit IOCBF2 @ (((unsigned) &IOCBF)*8) + 2;
[; ;pic16f1518.h: 4381: extern volatile __bit IOCBF3 @ (((unsigned) &IOCBF)*8) + 3;
[; ;pic16f1518.h: 4383: extern volatile __bit IOCBF4 @ (((unsigned) &IOCBF)*8) + 4;
[; ;pic16f1518.h: 4385: extern volatile __bit IOCBF5 @ (((unsigned) &IOCBF)*8) + 5;
[; ;pic16f1518.h: 4387: extern volatile __bit IOCBF6 @ (((unsigned) &IOCBF)*8) + 6;
[; ;pic16f1518.h: 4389: extern volatile __bit IOCBF7 @ (((unsigned) &IOCBF)*8) + 7;
[; ;pic16f1518.h: 4391: extern volatile __bit IOCBN0 @ (((unsigned) &IOCBN)*8) + 0;
[; ;pic16f1518.h: 4393: extern volatile __bit IOCBN1 @ (((unsigned) &IOCBN)*8) + 1;
[; ;pic16f1518.h: 4395: extern volatile __bit IOCBN2 @ (((unsigned) &IOCBN)*8) + 2;
[; ;pic16f1518.h: 4397: extern volatile __bit IOCBN3 @ (((unsigned) &IOCBN)*8) + 3;
[; ;pic16f1518.h: 4399: extern volatile __bit IOCBN4 @ (((unsigned) &IOCBN)*8) + 4;
[; ;pic16f1518.h: 4401: extern volatile __bit IOCBN5 @ (((unsigned) &IOCBN)*8) + 5;
[; ;pic16f1518.h: 4403: extern volatile __bit IOCBN6 @ (((unsigned) &IOCBN)*8) + 6;
[; ;pic16f1518.h: 4405: extern volatile __bit IOCBN7 @ (((unsigned) &IOCBN)*8) + 7;
[; ;pic16f1518.h: 4407: extern volatile __bit IOCBP0 @ (((unsigned) &IOCBP)*8) + 0;
[; ;pic16f1518.h: 4409: extern volatile __bit IOCBP1 @ (((unsigned) &IOCBP)*8) + 1;
[; ;pic16f1518.h: 4411: extern volatile __bit IOCBP2 @ (((unsigned) &IOCBP)*8) + 2;
[; ;pic16f1518.h: 4413: extern volatile __bit IOCBP3 @ (((unsigned) &IOCBP)*8) + 3;
[; ;pic16f1518.h: 4415: extern volatile __bit IOCBP4 @ (((unsigned) &IOCBP)*8) + 4;
[; ;pic16f1518.h: 4417: extern volatile __bit IOCBP5 @ (((unsigned) &IOCBP)*8) + 5;
[; ;pic16f1518.h: 4419: extern volatile __bit IOCBP6 @ (((unsigned) &IOCBP)*8) + 6;
[; ;pic16f1518.h: 4421: extern volatile __bit IOCBP7 @ (((unsigned) &IOCBP)*8) + 7;
[; ;pic16f1518.h: 4423: extern volatile __bit IOCIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic16f1518.h: 4425: extern volatile __bit IOCIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic16f1518.h: 4427: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic16f1518.h: 4429: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic16f1518.h: 4431: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic16f1518.h: 4433: extern volatile __bit IRCF3 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic16f1518.h: 4435: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic16f1518.h: 4437: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic16f1518.h: 4439: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic16f1518.h: 4441: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic16f1518.h: 4443: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic16f1518.h: 4445: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic16f1518.h: 4447: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic16f1518.h: 4449: extern volatile __bit LATA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic16f1518.h: 4451: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic16f1518.h: 4453: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic16f1518.h: 4455: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic16f1518.h: 4457: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic16f1518.h: 4459: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic16f1518.h: 4461: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic16f1518.h: 4463: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic16f1518.h: 4465: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic16f1518.h: 4467: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic16f1518.h: 4469: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic16f1518.h: 4471: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic16f1518.h: 4473: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic16f1518.h: 4475: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic16f1518.h: 4477: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic16f1518.h: 4479: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic16f1518.h: 4481: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic16f1518.h: 4483: extern volatile __bit LFIOFR @ (((unsigned) &OSCSTAT)*8) + 1;
[; ;pic16f1518.h: 4485: extern volatile __bit LWLO @ (((unsigned) &PMCON1)*8) + 5;
[; ;pic16f1518.h: 4487: extern volatile __bit OERR @ (((unsigned) &RCSTA)*8) + 1;
[; ;pic16f1518.h: 4489: extern volatile __bit OSFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic16f1518.h: 4491: extern volatile __bit OSFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic16f1518.h: 4493: extern volatile __bit OSTS @ (((unsigned) &OSCSTAT)*8) + 5;
[; ;pic16f1518.h: 4495: extern volatile __bit PCIE @ (((unsigned) &SSPCON3)*8) + 6;
[; ;pic16f1518.h: 4497: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic16f1518.h: 4499: extern volatile __bit PEN @ (((unsigned) &SSPCON2)*8) + 2;
[; ;pic16f1518.h: 4501: extern volatile __bit PS0 @ (((unsigned) &OPTION_REG)*8) + 0;
[; ;pic16f1518.h: 4503: extern volatile __bit PS1 @ (((unsigned) &OPTION_REG)*8) + 1;
[; ;pic16f1518.h: 4505: extern volatile __bit PS2 @ (((unsigned) &OPTION_REG)*8) + 2;
[; ;pic16f1518.h: 4507: extern volatile __bit PSA @ (((unsigned) &OPTION_REG)*8) + 3;
[; ;pic16f1518.h: 4509: extern volatile __bit RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic16f1518.h: 4511: extern volatile __bit RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic16f1518.h: 4513: extern volatile __bit RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic16f1518.h: 4515: extern volatile __bit RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic16f1518.h: 4517: extern volatile __bit RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic16f1518.h: 4519: extern volatile __bit RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic16f1518.h: 4521: extern volatile __bit RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic16f1518.h: 4523: extern volatile __bit RA7 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic16f1518.h: 4525: extern volatile __bit RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic16f1518.h: 4527: extern volatile __bit RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic16f1518.h: 4529: extern volatile __bit RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic16f1518.h: 4531: extern volatile __bit RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic16f1518.h: 4533: extern volatile __bit RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic16f1518.h: 4535: extern volatile __bit RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic16f1518.h: 4537: extern volatile __bit RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic16f1518.h: 4539: extern volatile __bit RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic16f1518.h: 4541: extern volatile __bit RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic16f1518.h: 4543: extern volatile __bit RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic16f1518.h: 4545: extern volatile __bit RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic16f1518.h: 4547: extern volatile __bit RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic16f1518.h: 4549: extern volatile __bit RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic16f1518.h: 4551: extern volatile __bit RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic16f1518.h: 4553: extern volatile __bit RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic16f1518.h: 4555: extern volatile __bit RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic16f1518.h: 4557: extern volatile __bit RCEN @ (((unsigned) &SSPCON2)*8) + 3;
[; ;pic16f1518.h: 4559: extern volatile __bit RCIDL @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic16f1518.h: 4561: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic16f1518.h: 4563: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic16f1518.h: 4565: extern volatile __bit RD @ (((unsigned) &PMCON1)*8) + 0;
[; ;pic16f1518.h: 4567: extern volatile __bit RE3 @ (((unsigned) &PORTE)*8) + 3;
[; ;pic16f1518.h: 4569: extern volatile __bit RSEN @ (((unsigned) &SSPCON2)*8) + 1;
[; ;pic16f1518.h: 4571: extern volatile __bit RX9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic16f1518.h: 4573: extern volatile __bit RX9D @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic16f1518.h: 4575: extern volatile __bit R_nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic16f1518.h: 4577: extern volatile __bit SBCDE @ (((unsigned) &SSPCON3)*8) + 2;
[; ;pic16f1518.h: 4579: extern volatile __bit SBOREN @ (((unsigned) &BORCON)*8) + 7;
[; ;pic16f1518.h: 4581: extern volatile __bit SCIE @ (((unsigned) &SSPCON3)*8) + 5;
[; ;pic16f1518.h: 4583: extern volatile __bit SCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic16f1518.h: 4585: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic16f1518.h: 4587: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic16f1518.h: 4589: extern volatile __bit SDAHT @ (((unsigned) &SSPCON3)*8) + 3;
[; ;pic16f1518.h: 4591: extern volatile __bit SEN @ (((unsigned) &SSPCON2)*8) + 0;
[; ;pic16f1518.h: 4593: extern volatile __bit SENDB @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic16f1518.h: 4595: extern volatile __bit SMP @ (((unsigned) &SSPSTAT)*8) + 7;
[; ;pic16f1518.h: 4597: extern volatile __bit SOSCR @ (((unsigned) &OSCSTAT)*8) + 7;
[; ;pic16f1518.h: 4599: extern volatile __bit SPEN @ (((unsigned) &RCSTA)*8) + 7;
[; ;pic16f1518.h: 4601: extern volatile __bit SREN @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic16f1518.h: 4603: extern volatile __bit SSPEN @ (((unsigned) &SSPCON1)*8) + 5;
[; ;pic16f1518.h: 4605: extern volatile __bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic16f1518.h: 4607: extern volatile __bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic16f1518.h: 4609: extern volatile __bit SSPM0 @ (((unsigned) &SSPCON1)*8) + 0;
[; ;pic16f1518.h: 4611: extern volatile __bit SSPM1 @ (((unsigned) &SSPCON1)*8) + 1;
[; ;pic16f1518.h: 4613: extern volatile __bit SSPM2 @ (((unsigned) &SSPCON1)*8) + 2;
[; ;pic16f1518.h: 4615: extern volatile __bit SSPM3 @ (((unsigned) &SSPCON1)*8) + 3;
[; ;pic16f1518.h: 4617: extern volatile __bit SSPOV @ (((unsigned) &SSPCON1)*8) + 6;
[; ;pic16f1518.h: 4619: extern volatile __bit SSSEL @ (((unsigned) &APFCON)*8) + 1;
[; ;pic16f1518.h: 4621: extern volatile __bit STKOVF @ (((unsigned) &PCON)*8) + 7;
[; ;pic16f1518.h: 4623: extern volatile __bit STKUNF @ (((unsigned) &PCON)*8) + 6;
[; ;pic16f1518.h: 4625: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic16f1518.h: 4627: extern volatile __bit SYNC @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic16f1518.h: 4629: extern volatile __bit T0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic16f1518.h: 4631: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic16f1518.h: 4633: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic16f1518.h: 4635: extern volatile __bit T0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic16f1518.h: 4637: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic16f1518.h: 4639: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic16f1518.h: 4641: extern volatile __bit T1GGO_nDONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic16f1518.h: 4643: extern volatile __bit T1GPOL @ (((unsigned) &T1GCON)*8) + 6;
[; ;pic16f1518.h: 4645: extern volatile __bit T1GSPM @ (((unsigned) &T1GCON)*8) + 4;
[; ;pic16f1518.h: 4647: extern volatile __bit T1GSS0 @ (((unsigned) &T1GCON)*8) + 0;
[; ;pic16f1518.h: 4649: extern volatile __bit T1GSS1 @ (((unsigned) &T1GCON)*8) + 1;
[; ;pic16f1518.h: 4651: extern volatile __bit T1GTM @ (((unsigned) &T1GCON)*8) + 5;
[; ;pic16f1518.h: 4653: extern volatile __bit T1GVAL @ (((unsigned) &T1GCON)*8) + 2;
[; ;pic16f1518.h: 4655: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic16f1518.h: 4657: extern volatile __bit T1OSCR @ (((unsigned) &OSCSTAT)*8) + 7;
[; ;pic16f1518.h: 4659: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic16f1518.h: 4661: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic16f1518.h: 4663: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic16f1518.h: 4665: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic16f1518.h: 4667: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic16f1518.h: 4669: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic16f1518.h: 4671: extern volatile __bit TMR0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic16f1518.h: 4673: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic16f1518.h: 4675: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic16f1518.h: 4677: extern volatile __bit TMR0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic16f1518.h: 4679: extern volatile __bit TMR1CS0 @ (((unsigned) &T1CON)*8) + 6;
[; ;pic16f1518.h: 4681: extern volatile __bit TMR1CS1 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic16f1518.h: 4683: extern volatile __bit TMR1GE @ (((unsigned) &T1GCON)*8) + 7;
[; ;pic16f1518.h: 4685: extern volatile __bit TMR1GIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic16f1518.h: 4687: extern volatile __bit TMR1GIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic16f1518.h: 4689: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic16f1518.h: 4691: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic16f1518.h: 4693: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic16f1518.h: 4695: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic16f1518.h: 4697: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic16f1518.h: 4699: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic16f1518.h: 4701: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic16f1518.h: 4703: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic16f1518.h: 4705: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic16f1518.h: 4707: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic16f1518.h: 4709: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic16f1518.h: 4711: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic16f1518.h: 4713: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic16f1518.h: 4715: extern volatile __bit TRISA7 @ (((unsigned) &TRISA)*8) + 7;
[; ;pic16f1518.h: 4717: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic16f1518.h: 4719: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic16f1518.h: 4721: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic16f1518.h: 4723: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic16f1518.h: 4725: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic16f1518.h: 4727: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic16f1518.h: 4729: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic16f1518.h: 4731: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic16f1518.h: 4733: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic16f1518.h: 4735: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic16f1518.h: 4737: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic16f1518.h: 4739: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic16f1518.h: 4741: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic16f1518.h: 4743: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic16f1518.h: 4745: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic16f1518.h: 4747: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic16f1518.h: 4749: extern volatile __bit TRMT @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic16f1518.h: 4751: extern volatile __bit TSEN @ (((unsigned) &FVRCON)*8) + 5;
[; ;pic16f1518.h: 4753: extern volatile __bit TSRNG @ (((unsigned) &FVRCON)*8) + 4;
[; ;pic16f1518.h: 4755: extern volatile __bit TX9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic16f1518.h: 4757: extern volatile __bit TX9D @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic16f1518.h: 4759: extern volatile __bit TXEN @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic16f1518.h: 4761: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic16f1518.h: 4763: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic16f1518.h: 4765: extern volatile __bit UA @ (((unsigned) &SSPSTAT)*8) + 1;
[; ;pic16f1518.h: 4767: extern volatile __bit VREGPM @ (((unsigned) &VREGCON)*8) + 1;
[; ;pic16f1518.h: 4769: extern volatile __bit WCOL @ (((unsigned) &SSPCON1)*8) + 7;
[; ;pic16f1518.h: 4771: extern volatile __bit WDTPS0 @ (((unsigned) &WDTCON)*8) + 1;
[; ;pic16f1518.h: 4773: extern volatile __bit WDTPS1 @ (((unsigned) &WDTCON)*8) + 2;
[; ;pic16f1518.h: 4775: extern volatile __bit WDTPS2 @ (((unsigned) &WDTCON)*8) + 3;
[; ;pic16f1518.h: 4777: extern volatile __bit WDTPS3 @ (((unsigned) &WDTCON)*8) + 4;
[; ;pic16f1518.h: 4779: extern volatile __bit WDTPS4 @ (((unsigned) &WDTCON)*8) + 5;
[; ;pic16f1518.h: 4781: extern volatile __bit WPUB0 @ (((unsigned) &WPUB)*8) + 0;
[; ;pic16f1518.h: 4783: extern volatile __bit WPUB1 @ (((unsigned) &WPUB)*8) + 1;
[; ;pic16f1518.h: 4785: extern volatile __bit WPUB2 @ (((unsigned) &WPUB)*8) + 2;
[; ;pic16f1518.h: 4787: extern volatile __bit WPUB3 @ (((unsigned) &WPUB)*8) + 3;
[; ;pic16f1518.h: 4789: extern volatile __bit WPUB4 @ (((unsigned) &WPUB)*8) + 4;
[; ;pic16f1518.h: 4791: extern volatile __bit WPUB5 @ (((unsigned) &WPUB)*8) + 5;
[; ;pic16f1518.h: 4793: extern volatile __bit WPUB6 @ (((unsigned) &WPUB)*8) + 6;
[; ;pic16f1518.h: 4795: extern volatile __bit WPUB7 @ (((unsigned) &WPUB)*8) + 7;
[; ;pic16f1518.h: 4797: extern volatile __bit WPUE3 @ (((unsigned) &WPUE)*8) + 3;
[; ;pic16f1518.h: 4799: extern volatile __bit WR @ (((unsigned) &PMCON1)*8) + 1;
[; ;pic16f1518.h: 4801: extern volatile __bit WREN @ (((unsigned) &PMCON1)*8) + 2;
[; ;pic16f1518.h: 4803: extern volatile __bit WRERR @ (((unsigned) &PMCON1)*8) + 3;
[; ;pic16f1518.h: 4805: extern volatile __bit WUE @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic16f1518.h: 4807: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic16f1518.h: 4809: extern volatile __bit Z_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 2;
[; ;pic16f1518.h: 4811: extern volatile __bit nBOR @ (((unsigned) &PCON)*8) + 0;
[; ;pic16f1518.h: 4813: extern volatile __bit nPD @ (((unsigned) &STATUS)*8) + 3;
[; ;pic16f1518.h: 4815: extern volatile __bit nPOR @ (((unsigned) &PCON)*8) + 1;
[; ;pic16f1518.h: 4817: extern volatile __bit nRI @ (((unsigned) &PCON)*8) + 2;
[; ;pic16f1518.h: 4819: extern volatile __bit nRMCLR @ (((unsigned) &PCON)*8) + 3;
[; ;pic16f1518.h: 4821: extern volatile __bit nRWDT @ (((unsigned) &PCON)*8) + 4;
[; ;pic16f1518.h: 4823: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic16f1518.h: 4825: extern volatile __bit nTO @ (((unsigned) &STATUS)*8) + 4;
[; ;pic16f1518.h: 4827: extern volatile __bit nWPUEN @ (((unsigned) &OPTION_REG)*8) + 7;
[; ;pic.h: 28: extern void __nop(void);
[; ;pic.h: 76: extern unsigned int flash_read(unsigned short addr);
[; ;pic.h: 150: extern __nonreentrant void _delay(unsigned long);
[; ;pic.h: 184: extern unsigned char __resetbits;
[; ;pic.h: 185: extern __bit __powerdown;
[; ;pic.h: 186: extern __bit __timeout;
[; ;stdlib.h: 4: typedef int ptrdiff_t;
[; ;stdlib.h: 5: typedef unsigned size_t;
[; ;stdlib.h: 6: typedef unsigned short wchar_t;
[; ;stdlib.h: 16: extern int errno;
[; ;stdlib.h: 27: typedef struct {
[; ;stdlib.h: 28: int rem;
[; ;stdlib.h: 29: int quot;
[; ;stdlib.h: 30: } div_t;
[; ;stdlib.h: 31: typedef struct {
[; ;stdlib.h: 32: unsigned rem;
[; ;stdlib.h: 33: unsigned quot;
[; ;stdlib.h: 34: } udiv_t;
[; ;stdlib.h: 35: typedef struct {
[; ;stdlib.h: 36: long quot;
[; ;stdlib.h: 37: long rem;
[; ;stdlib.h: 38: } ldiv_t;
[; ;stdlib.h: 39: typedef struct {
[; ;stdlib.h: 40: unsigned long quot;
[; ;stdlib.h: 41: unsigned long rem;
[; ;stdlib.h: 42: } uldiv_t;
[; ;stdlib.h: 65: extern double atof(const char *);
[; ;stdlib.h: 66: extern double strtod(const char *, const char **);
[; ;stdlib.h: 67: extern int atoi(const char *);
[; ;stdlib.h: 68: extern unsigned xtoi(const char *);
[; ;stdlib.h: 69: extern long atol(const char *);
[; ;stdlib.h: 70: extern long strtol(const char *, char **, int);
[; ;stdlib.h: 72: extern int rand(void);
[; ;stdlib.h: 73: extern void srand(unsigned int);
[; ;stdlib.h: 74: extern void * calloc(size_t, size_t);
[; ;stdlib.h: 75: extern div_t div(int numer, int denom);
[; ;stdlib.h: 76: extern udiv_t udiv(unsigned numer, unsigned denom);
[; ;stdlib.h: 77: extern ldiv_t ldiv(long numer, long denom);
[; ;stdlib.h: 78: extern uldiv_t uldiv(unsigned long numer,unsigned long denom);
[; ;stdlib.h: 79: extern unsigned long _lrotl(unsigned long value, unsigned int shift);
[; ;stdlib.h: 80: extern unsigned long _lrotr(unsigned long value, unsigned int shift);
[; ;stdlib.h: 81: extern unsigned int _rotl(unsigned int value, unsigned int shift);
[; ;stdlib.h: 82: extern unsigned int _rotr(unsigned int value, unsigned int shift);
[; ;stdlib.h: 87: extern void * malloc(size_t);
[; ;stdlib.h: 88: extern void free(void *);
[; ;stdlib.h: 89: extern void * realloc(void *, size_t);
[; ;stdlib.h: 98: extern int atexit(void (*)(void));
[; ;stdlib.h: 99: extern char * getenv(const char *);
[; ;stdlib.h: 100: extern char ** environ;
[; ;stdlib.h: 101: extern int system(char *);
[; ;stdlib.h: 102: extern void qsort(void *, size_t, size_t, int (*)(const void *, const void *));
[; ;stdlib.h: 103: extern void * bsearch(const void *, void *, size_t, size_t, int(*)(const void *, const void *));
[; ;stdlib.h: 104: extern int abs(int);
[; ;stdlib.h: 105: extern long labs(long);
[; ;stdlib.h: 108: extern char * itoa(char * buf, int val, int base);
[; ;stdlib.h: 109: extern char * utoa(char * buf, unsigned val, int base);
[; ;stdlib.h: 114: extern char * ltoa(char * buf, long val, int base);
[; ;stdlib.h: 115: extern char * ultoa(char * buf, unsigned long val, int base);
[; ;stdlib.h: 117: extern char * ftoa(float f, int * status);
[; ;stdarg.h: 7: typedef void * va_list[1];
[; ;stdarg.h: 10: extern void * __va_start(void);
[; ;stdarg.h: 13: extern void * __va_arg(void *, ...);
[; ;stdio.h: 24: extern int errno;
[; ;stdio.h: 55: struct __prbuf
[; ;stdio.h: 56: {
[; ;stdio.h: 57: char * ptr;
[; ;stdio.h: 58: void (* func)(char);
[; ;stdio.h: 59: };
[; ;conio.h: 17: extern int errno;
[; ;conio.h: 20: extern void init_uart(void);
[; ;conio.h: 22: extern char getch(void);
[; ;conio.h: 23: extern char getche(void);
[; ;conio.h: 24: extern void putch(char);
[; ;conio.h: 25: extern void ungetch(char);
[; ;conio.h: 27: extern __bit kbhit(void);
[; ;conio.h: 31: extern char * cgets(char *);
[; ;conio.h: 32: extern void cputs(const char *);
[; ;stdio.h: 100: extern int cprintf(char *, ...);
[; ;stdio.h: 105: extern int _doprnt(struct __prbuf *, const register char *, register va_list);
[; ;stdio.h: 195: extern char * gets(char *);
[; ;stdio.h: 196: extern int puts(const char *);
[; ;stdio.h: 197: extern int scanf(const char *, ...) __attribute__((unsupported("scanf() is not supported by this compiler")));
[; ;stdio.h: 198: extern int sscanf(const char *, const char *, ...) __attribute__((unsupported("sscanf() is not supported by this compiler")));
[; ;stdio.h: 199: extern int vprintf(const char *, va_list) __attribute__((unsupported("vprintf() is not supported by this compiler")));
[; ;stdio.h: 200: extern int vsprintf(char *, const char *, va_list) __attribute__((unsupported("vsprintf() is not supported by this compiler")));
[; ;stdio.h: 201: extern int vscanf(const char *, va_list ap) __attribute__((unsupported("vscanf() is not supported by this compiler")));
[; ;stdio.h: 202: extern int vsscanf(const char *, const char *, va_list) __attribute__((unsupported("vsscanf() is not supported by this compiler")));
[; ;stdio.h: 206: extern int sprintf(char *, const char *, ...);
[; ;stdio.h: 207: extern int printf(const char *, ...);
[; ;CC1.h: 2: typedef enum _CC1_STB
[; ;CC1.h: 3: {
[; ;CC1.h: 4: SRES=0x30,
[; ;CC1.h: 5: SFSTXON=0x31,
[; ;CC1.h: 6: SXOFF=0x32,
[; ;CC1.h: 7: SCAL=0x33,
[; ;CC1.h: 8: SRX=0x34,
[; ;CC1.h: 9: STX=0x35,
[; ;CC1.h: 10: SIDLE=0x36,
[; ;CC1.h: 11: SWOR=0x38,
[; ;CC1.h: 12: SPWD=0x39,
[; ;CC1.h: 13: SFRX=0x3A,
[; ;CC1.h: 14: SFTX=0x3B,
[; ;CC1.h: 15: SWORRST=0x3C,
[; ;CC1.h: 16: SNOP=0x3D
[; ;CC1.h: 17: }te_CC1_STB;
[; ;CC1.h: 19: typedef enum _CC1_STA
[; ;CC1.h: 20: {
[; ;CC1.h: 21: SLEEP=0x00,
[; ;CC1.h: 22: IDLE=0x01,
[; ;CC1.h: 23: XOFF=0x02,
[; ;CC1.h: 24: VCOON_MC=0x03,
[; ;CC1.h: 25: REGON_MC=0x04,
[; ;CC1.h: 26: MANCAL=0x05,
[; ;CC1.h: 27: VCOON=0x06,
[; ;CC1.h: 28: REGON=0x07,
[; ;CC1.h: 29: STARTCAL=0x08,
[; ;CC1.h: 30: BWBOOST=0x09,
[; ;CC1.h: 31: FS_LOCK=0x0A,
[; ;CC1.h: 32: IFADCON=0x0B,
[; ;CC1.h: 33: ENDCAL=0x0C,
[; ;CC1.h: 34: RX=0x0D,
[; ;CC1.h: 35: RX_END=0x0E,
[; ;CC1.h: 36: RX_RST=0x0F,
[; ;CC1.h: 37: TXRX_SWITCH=0x10,
[; ;CC1.h: 38: RXFIFO_OVERFLOW=0x11,
[; ;CC1.h: 39: FSTXON=0x12,
[; ;CC1.h: 40: TX=0x13,
[; ;CC1.h: 41: TX_END=0x14,
[; ;CC1.h: 42: RXTX_SWITCH=0x15,
[; ;CC1.h: 43: TXFIFO_UNDERFLOW=0x16
[; ;CC1.h: 44: }te_CC1_STA;
[; ;CC1.h: 46: void CC1Init(unsigned char);
[; ;CC1.h: 47: void CC1Int(void);
[; ;CC1.h: 48: void CC1Tick(void);
[; ;CC1.h: 49: void CC1Strobe(te_CC1_STB);
[; ;CC1.h: 50: void CC1Read(unsigned char,unsigned char *,unsigned char);
[; ;CC1.h: 51: void CC1Write(unsigned char,unsigned char *,unsigned char);
[; ;NVM.h: 4: void NVMInit(unsigned char);
[; ;NVM.h: 5: void NVMRead(unsigned short,char*,unsigned char);
[; ;NVM.h: 6: void NVMWrite(unsigned short,char*,unsigned char);
[; ;PGM.h: 9: typedef union _PGM_MENU
[; ;PGM.h: 10: {
[; ;PGM.h: 11: unsigned char val;
[; ;PGM.h: 12: struct
[; ;PGM.h: 13: {
[; ;PGM.h: 14: unsigned int gen_curr_sensIsProg:1;
[; ;PGM.h: 15: unsigned int con_curr_sensIsProg:1;
[; ;PGM.h: 16: unsigned int volt_sensIsProg:1;
[; ;PGM.h: 17: };
[; ;PGM.h: 18: }tu_PGM_MENU;
[; ;PGM.h: 20: typedef struct _PGM_CFG
[; ;PGM.h: 21: {
[; ;PGM.h: 22: unsigned char valChk1;
[; ;PGM.h: 23: unsigned char valChk2;
[; ;PGM.h: 25: tu_PGM_MENU menu;
[; ;PGM.h: 27: unsigned char base_id;
[; ;PGM.h: 28: unsigned char gen_curr_sens_id;
[; ;PGM.h: 29: unsigned char con_curr_sens_id;
[; ;PGM.h: 30: unsigned char volt_sens_id;
[; ;PGM.h: 31: }ts_PGM_CFG;
[; ;PGM.h: 33: typedef struct _PGM_PGM_CFG
[; ;PGM.h: 34: {
[; ;PGM.h: 35: ts_PGM_CFG pgm_cfg;
[; ;PGM.h: 36: unsigned char dummy[0x20-sizeof(ts_PGM_CFG)];
[; ;PGM.h: 37: }ts_PGM_PGM_CFG;
"39 PGM.h
[v _pgm_cfg `S240 ~T0 @X0 1 e ]
[; ;PGM.h: 39: ts_PGM_CFG pgm_cfg;
"40
[v _nvm_pgm_cfg `CS241 ~T0 @X0 1 e@14368 ]
[i _nvm_pgm_cfg
:U ..
:U ..
:U ..
:U ..
"42
-> -> 92 `i `uc
"43
-> -> 197 `i `uc
:U ..
:U ..
"44
-> -> 0 `i `uc
..
..
"45
-> -> 0 `i `uc
"46
-> -> 0 `i `uc
"47
-> -> 0 `i `uc
"48
-> -> 0 `i `uc
..
..
..
..
]
[; ;PGM.h: 40: const ts_PGM_PGM_CFG nvm_pgm_cfg @ 0x3820 =
[; ;PGM.h: 41: {
[; ;PGM.h: 42: 0x5C,
[; ;PGM.h: 43: 0xC5,
[; ;PGM.h: 44: 0x00,
[; ;PGM.h: 45: 0x00,
[; ;PGM.h: 46: 0x00,
[; ;PGM.h: 47: 0x00,
[; ;PGM.h: 48: 0x00,
[; ;PGM.h: 49: };
[; ;PGM.h: 51: void PGMInit(unsigned char);
[; ;PGM.h: 52: void PGMSelLong(void);
[; ;PGM.h: 53: void PGMWriteNvm(void);
[; ;NVM.h: 4: void NVMInit(unsigned char);
[; ;NVM.h: 5: void NVMRead(unsigned short,char*,unsigned char);
[; ;NVM.h: 6: void NVMWrite(unsigned short,char*,unsigned char);
[; ;OUT.h: 68: void OUTInit(unsigned char);
[; ;OUT.h: 69: void OUTSetHTCDataNibble(unsigned char);
[; ;IN.h: 20: void INInit(unsigned char);
[; ;DPY.h: 11: void DPYInit(unsigned char);
[; ;DPY.h: 12: void DPYSendStr(unsigned char,unsigned char,char*,unsigned char);
[; ;DLY.h: 2: void DLYDelay_us(unsigned short);
[; ;DLY.h: 3: void DLYDelay_ms(unsigned short);
[; ;RTX.h: 41: typedef enum _RTX_UPD_DPY
[; ;RTX.h: 42: {
[; ;RTX.h: 43: UPD_DPY_POWER,
[; ;RTX.h: 44: UPD_DPY_CURRSENSGEN,
[; ;RTX.h: 45: UPD_DPY_CURRSENSCON,
[; ;RTX.h: 46: UPD_DPY_VOLTSENS,
[; ;RTX.h: 47: UPD_DPY_PGMDONECURRSENSGEN,
[; ;RTX.h: 48: UPD_DPY_PGMDONECURRSENSCON,
[; ;RTX.h: 49: UPD_DPY_PGMDONEVOLTSENS,
[; ;RTX.h: 50: UPD_DPY_PGMRST
[; ;RTX.h: 51: }te_RTX_UPD_DPY;
[; ;RTX.h: 53: typedef union _RTX_FLG
[; ;RTX.h: 54: {
[; ;RTX.h: 55: unsigned char val;
[; ;RTX.h: 56: struct
[; ;RTX.h: 57: {
[; ;RTX.h: 58: unsigned int pgmDone:1;
[; ;RTX.h: 59: unsigned int dataReceived:1;
[; ;RTX.h: 60: };
[; ;RTX.h: 61: }tu_RTX_FLG;
"63 RTX.h
[v _rtx_flg `S242 ~T0 @X0 1 e ]
[; ;RTX.h: 63: tu_RTX_FLG rtx_flg;
"64
[v _gen_power `f ~T0 @X0 1 e ]
[v _con_power `f ~T0 @X0 1 e ]
[; ;RTX.h: 64: float gen_power,con_power;
"65
[v _gen_curr_sens `f ~T0 @X0 1 e ]
[v _con_curr_sens `f ~T0 @X0 1 e ]
[v _volt_sens `f ~T0 @X0 1 e ]
[; ;RTX.h: 65: float gen_curr_sens,con_curr_sens,volt_sens;
"66
[v _batt_gen_curr_sens `f ~T0 @X0 1 e ]
[v _batt_con_curr_sens `f ~T0 @X0 1 e ]
[v _batt_volt_sens `f ~T0 @X0 1 e ]
[; ;RTX.h: 66: float batt_gen_curr_sens,batt_con_curr_sens,batt_volt_sens;
[; ;RTX.h: 68: void RTXInit(unsigned char);
[; ;RTX.h: 69: void RTXTick(void);
[; ;RTX.h: 70: void RTXReadPkt(void);
[; ;RTX.h: 71: void RTXTask(void);
[; ;RTX.h: 72: void RTXStartSendData(void);
[; ;RTX.h: 75: void RTXUpdateDisplay(te_RTX_UPD_DPY);
[; ;RTX.h: 76: void RTXSelDown(void);
[; ;RTX.c: 32: enum _POS_PKT
[; ;RTX.c: 33: {
[; ;RTX.c: 34: ID_DEST=0,
[; ;RTX.c: 35: TYPE_DEST=1,
[; ;RTX.c: 36: ID_SOURCE=2,
[; ;RTX.c: 37: TYPE_SOURCE=3,
[; ;RTX.c: 38: OP=4,
[; ;RTX.c: 39: VAL=5,
[; ;RTX.c: 40: BAT=8
[; ;RTX.c: 41: };
[; ;RTX.c: 43: typedef enum _RTX_OP
[; ;RTX.c: 44: {
[; ;RTX.c: 45: DAT=0x00,
[; ;RTX.c: 46: PGM=0x01,
[; ;RTX.c: 48: rDAT=0x80,
[; ;RTX.c: 49: rPGM=0x81
[; ;RTX.c: 50: }te_RTX_OP;
[; ;RTX.c: 52: typedef enum _DEV_TYPE
[; ;RTX.c: 53: {
[; ;RTX.c: 54: BASE=0x00,
[; ;RTX.c: 55: SENS_CURRGEN=0x01,
[; ;RTX.c: 56: SENS_CURRCON=0x02,
[; ;RTX.c: 57: SENS_VOLT=0x03
[; ;RTX.c: 58: }te_DEV_TYPE;
[; ;RTX.c: 60: typedef union _RTX_DATA
[; ;RTX.c: 61: {
[; ;RTX.c: 62: float val;
[; ;RTX.c: 63: unsigned char val_byte[3];
[; ;RTX.c: 64: }tu_RTX_DATA;
"66 RTX.c
[v _sta `uc ~T0 @X0 1 s ]
[v _numRxByte `uc ~T0 @X0 1 s ]
[v _numTxByte `uc ~T0 @X0 1 s ]
[; ;RTX.c: 66: static char sta,numRxByte,numTxByte;
"67
[v _pktRx `uc ~T0 @X0 -> 11 `i s ]
[v _pktTx `uc ~T0 @X0 -> 11 `i s ]
[; ;RTX.c: 67: static unsigned char pktRx[0x0B],pktTx[0x0B];
"68
[v _tmrCalibration `us ~T0 @X0 1 s ]
[v _tmrVis `us ~T0 @X0 1 s ]
[; ;RTX.c: 68: static unsigned short tmrCalibration,tmrVis;
"69
[v _visTypeDpy `E2120 ~T0 @X0 1 s ]
[; ;RTX.c: 69: static te_RTX_UPD_DPY visTypeDpy;
[; ;RTX.c: 71: static void RTXSndPkt(unsigned char *,unsigned char);
[; ;RTX.c: 72: static void RTXRcvPkt(unsigned char *,unsigned char);
[; ;RTX.c: 73: static void RTXSetSensSta(unsigned char,unsigned char);
[; ;RTX.c: 74: static void RTXSendRPgm(unsigned char id,te_DEV_TYPE type);
[; ;RTX.c: 75: static void RTXSendRData(unsigned char id,te_DEV_TYPE type);
[; ;RTX.c: 76: static void RTXSup(void);
[; ;RTX.c: 77: static unsigned char RTXVisDec(float,char *,unsigned char,unsigned char);
"79
[v _RTXInit `(v ~T0 @X0 1 ef1`uc ]
"80
{
[; ;RTX.c: 79: void RTXInit(unsigned char state)
[; ;RTX.c: 80: {
[e :U _RTXInit ]
"79
[v _state `uc ~T0 @X0 1 r1 ]
"80
[f ]
[; ;RTX.c: 81: switch(state)
"81
[e $U 247  ]
[; ;RTX.c: 82: {
"82
{
[; ;RTX.c: 83: case 0:
"83
[e :U 248 ]
[; ;RTX.c: 85: break;
"85
[e $U 246  ]
[; ;RTX.c: 86: case 1:
"86
[e :U 249 ]
[; ;RTX.c: 88: rtx_flg.val=0;
"88
[e = . _rtx_flg 0 -> -> 0 `i `uc ]
[; ;RTX.c: 89: tmrCalibration=0;
"89
[e = _tmrCalibration -> -> 0 `i `us ]
[; ;RTX.c: 90: tmrVis=0;
"90
[e = _tmrVis -> -> 0 `i `us ]
[; ;RTX.c: 91: gen_power=0;
"91
[e = _gen_power -> -> 0 `i `f ]
[; ;RTX.c: 92: con_power=0;
"92
[e = _con_power -> -> 0 `i `f ]
[; ;RTX.c: 93: gen_curr_sens=0;
"93
[e = _gen_curr_sens -> -> 0 `i `f ]
[; ;RTX.c: 94: con_curr_sens=0;
"94
[e = _con_curr_sens -> -> 0 `i `f ]
[; ;RTX.c: 95: volt_sens=0;
"95
[e = _volt_sens -> -> 0 `i `f ]
[; ;RTX.c: 96: batt_gen_curr_sens=0;
"96
[e = _batt_gen_curr_sens -> -> 0 `i `f ]
[; ;RTX.c: 97: batt_con_curr_sens=0;
"97
[e = _batt_con_curr_sens -> -> 0 `i `f ]
[; ;RTX.c: 98: batt_volt_sens=0;
"98
[e = _batt_volt_sens -> -> 0 `i `f ]
[; ;RTX.c: 99: visTypeDpy=UPD_DPY_POWER;
"99
[e = _visTypeDpy . `E2120 0 ]
[; ;RTX.c: 100: break;
"100
[e $U 246  ]
[; ;RTX.c: 101: case 2:
"101
[e :U 250 ]
[; ;RTX.c: 103: CC1Strobe(SIDLE);
"103
[e ( _CC1Strobe (1 . `E2000 6 ]
[; ;RTX.c: 104: CC1Strobe(SCAL);
"104
[e ( _CC1Strobe (1 . `E2000 3 ]
[; ;RTX.c: 105: CC1Strobe(SRX);
"105
[e ( _CC1Strobe (1 . `E2000 4 ]
[; ;RTX.c: 107: RTXUpdateDisplay(UPD_DPY_POWER);
"107
[e ( _RTXUpdateDisplay (1 . `E2120 0 ]
[; ;RTX.c: 108: break;
"108
[e $U 246  ]
"109
}
[; ;RTX.c: 109: }
[e $U 246  ]
"81
[e :U 247 ]
[e [\ _state , $ -> -> 0 `i `uc 248
 , $ -> -> 1 `i `uc 249
 , $ -> -> 2 `i `uc 250
 246 ]
"109
[e :U 246 ]
[; ;RTX.c: 110: }
"110
[e :UE 245 ]
}
"112
[v _RTXTick `(v ~T0 @X0 1 ef ]
"113
{
[; ;RTX.c: 112: void RTXTick(void)
[; ;RTX.c: 113: {
[e :U _RTXTick ]
[f ]
[; ;RTX.c: 115: RTXSup();
"115
[e ( _RTXSup ..  ]
[; ;RTX.c: 118: tmrCalibration++;
"118
[e ++ _tmrCalibration -> -> 1 `i `us ]
[; ;RTX.c: 119: if(tmrCalibration>1000)
"119
[e $ ! > -> _tmrCalibration `ui -> -> 1000 `i `ui 252  ]
[; ;RTX.c: 120: {
"120
{
[; ;RTX.c: 121: tmrCalibration=0;
"121
[e = _tmrCalibration -> -> 0 `i `us ]
[; ;RTX.c: 122: CC1Strobe(SIDLE);
"122
[e ( _CC1Strobe (1 . `E2000 6 ]
[; ;RTX.c: 123: CC1Strobe(SCAL);
"123
[e ( _CC1Strobe (1 . `E2000 3 ]
[; ;RTX.c: 124: CC1Strobe(SFRX);
"124
[e ( _CC1Strobe (1 . `E2000 9 ]
"125
}
[e :U 252 ]
[; ;RTX.c: 125: }
[; ;RTX.c: 128: if(tmrVis)
"128
[e $ ! != -> _tmrVis `ui -> -> -> 0 `i `us `ui 253  ]
[; ;RTX.c: 129: {
"129
{
[; ;RTX.c: 130: tmrVis--;
"130
[e -- _tmrVis -> -> 1 `i `us ]
[; ;RTX.c: 131: if(!(tmrVis))
"131
[e $ ! ! != -> _tmrVis `ui -> -> -> 0 `i `us `ui 254  ]
[; ;RTX.c: 132: {
"132
{
[; ;RTX.c: 133: visTypeDpy=UPD_DPY_POWER;
"133
[e = _visTypeDpy . `E2120 0 ]
[; ;RTX.c: 134: RTXUpdateDisplay(UPD_DPY_POWER);
"134
[e ( _RTXUpdateDisplay (1 . `E2120 0 ]
"135
}
[e :U 254 ]
"136
}
[e :U 253 ]
[; ;RTX.c: 135: }
[; ;RTX.c: 136: }
[; ;RTX.c: 137: }
"137
[e :UE 251 ]
}
"139
[v _RTXTask `(v ~T0 @X0 1 ef ]
"140
{
[; ;RTX.c: 139: void RTXTask(void)
[; ;RTX.c: 140: {
[e :U _RTXTask ]
[f ]
[; ;RTX.c: 142: if(!(PORTBbits.RB0))
"142
[e $ ! ! != -> . . _PORTBbits 0 0 `i -> -> -> 0 `i `Vuc `i 256  ]
[; ;RTX.c: 143: RTXReadPkt();
"143
[e ( _RTXReadPkt ..  ]
[e :U 256 ]
[; ;RTX.c: 144: }
"144
[e :UE 255 ]
}
"146
[v _RTXUpdateDisplay `(v ~T0 @X0 1 ef1`E2120 ]
"147
{
[; ;RTX.c: 146: void RTXUpdateDisplay(te_RTX_UPD_DPY val)
[; ;RTX.c: 147: {
[e :U _RTXUpdateDisplay ]
"146
[v _val `E2120 ~T0 @X0 1 r1 ]
"147
[f ]
"148
[v _diffPower `f ~T0 @X0 1 a ]
"149
[v _charIdSens `uc ~T0 @X0 -> 4 `i a ]
[v _strRow1 `uc ~T0 @X0 -> 16 `i a ]
[v _strRow2 `uc ~T0 @X0 -> 16 `i a ]
"150
[v _i `uc ~T0 @X0 1 a ]
[v _iR `uc ~T0 @X0 1 a ]
[; ;RTX.c: 148: float diffPower;
[; ;RTX.c: 149: char charIdSens[4],strRow1[16],strRow2[16];
[; ;RTX.c: 150: unsigned char i,iR;
[; ;RTX.c: 153: for(iR=0;iR<sizeof(strRow1)/sizeof(char);iR++)
"153
{
[e = _iR -> -> 0 `i `uc ]
[e $ < -> _iR `ui / -> # _strRow1 `ui -> # `uc `ui 258  ]
[e $U 259  ]
"154
[e :U 258 ]
[; ;RTX.c: 154: strRow1[iR]=' ';
[e = *U + &U _strRow1 * -> _iR `ux -> -> # *U &U _strRow1 `ui `ux -> -> 32 `ui `uc ]
"153
[e ++ _iR -> -> 1 `i `uc ]
[e $ < -> _iR `ui / -> # _strRow1 `ui -> # `uc `ui 258  ]
[e :U 259 ]
"154
}
[; ;RTX.c: 155: for(iR=0;iR<sizeof(strRow2)/sizeof(char);iR++)
"155
{
[e = _iR -> -> 0 `i `uc ]
[e $ < -> _iR `ui / -> # _strRow2 `ui -> # `uc `ui 261  ]
[e $U 262  ]
"156
[e :U 261 ]
[; ;RTX.c: 156: strRow2[iR]=' ';
[e = *U + &U _strRow2 * -> _iR `ux -> -> # *U &U _strRow2 `ui `ux -> -> 32 `ui `uc ]
"155
[e ++ _iR -> -> 1 `i `uc ]
[e $ < -> _iR `ui / -> # _strRow2 `ui -> # `uc `ui 261  ]
[e :U 262 ]
"156
}
[; ;RTX.c: 158: if(val==UPD_DPY_PGMDONECURRSENSGEN || val==UPD_DPY_PGMDONECURRSENSCON || val==UPD_DPY_PGMDONEVOLTSENS || val==UPD_DPY_PGMRST)
"158
[e $ ! || || || == -> _val `i -> . `E2120 4 `i == -> _val `i -> . `E2120 5 `i == -> _val `i -> . `E2120 6 `i == -> _val `i -> . `E2120 7 `i 264  ]
[; ;RTX.c: 159: {
"159
{
[; ;RTX.c: 160: iR=0;
"160
[e = _iR -> -> 0 `i `uc ]
[; ;RTX.c: 161: strRow1[iR++]='P';
"161
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 80 `ui `uc ]
[; ;RTX.c: 162: strRow1[iR++]='r';
"162
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 114 `ui `uc ]
[; ;RTX.c: 163: strRow1[iR++]='o';
"163
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 111 `ui `uc ]
[; ;RTX.c: 164: strRow1[iR++]='g';
"164
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 103 `ui `uc ]
[; ;RTX.c: 165: strRow1[iR++]='r';
"165
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 114 `ui `uc ]
[; ;RTX.c: 166: strRow1[iR++]='a';
"166
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 97 `ui `uc ]
[; ;RTX.c: 167: strRow1[iR++]='m';
"167
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 109 `ui `uc ]
[; ;RTX.c: 168: strRow1[iR++]='m';
"168
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 109 `ui `uc ]
[; ;RTX.c: 169: strRow1[iR++]='a';
"169
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 97 `ui `uc ]
[; ;RTX.c: 170: strRow1[iR++]='z';
"170
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 122 `ui `uc ]
[; ;RTX.c: 171: strRow1[iR++]='i';
"171
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 105 `ui `uc ]
[; ;RTX.c: 172: strRow1[iR++]='o';
"172
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 111 `ui `uc ]
[; ;RTX.c: 173: strRow1[iR++]='n';
"173
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 110 `ui `uc ]
[; ;RTX.c: 174: strRow1[iR++]='e';
"174
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 101 `ui `uc ]
[; ;RTX.c: 175: strRow1[iR++]=':';
"175
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 58 `ui `uc ]
[; ;RTX.c: 176: if(val==UPD_DPY_PGMRST)
"176
[e $ ! == -> _val `i -> . `E2120 7 `i 265  ]
[; ;RTX.c: 177: {
"177
{
[; ;RTX.c: 178: iR=5;
"178
[e = _iR -> -> 5 `i `uc ]
[; ;RTX.c: 179: strRow2[iR++]='R';
"179
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 82 `ui `uc ]
[; ;RTX.c: 180: strRow2[iR++]='E';
"180
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 69 `ui `uc ]
[; ;RTX.c: 181: strRow2[iR++]='S';
"181
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 83 `ui `uc ]
[; ;RTX.c: 182: strRow2[iR++]='E';
"182
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 69 `ui `uc ]
[; ;RTX.c: 183: strRow2[iR++]='T';
"183
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 84 `ui `uc ]
"184
}
[; ;RTX.c: 184: }
[e $U 266  ]
"185
[e :U 265 ]
[; ;RTX.c: 185: else
[; ;RTX.c: 186: {
"186
{
[; ;RTX.c: 187: iR=5;
"187
[e = _iR -> -> 5 `i `uc ]
[; ;RTX.c: 188: strRow2[iR++]='I';
"188
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 73 `ui `uc ]
[; ;RTX.c: 189: strRow2[iR++]='D';
"189
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 68 `ui `uc ]
[; ;RTX.c: 190: strRow2[iR++]=':';
"190
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 58 `ui `uc ]
[; ;RTX.c: 191: if(val==UPD_DPY_PGMDONECURRSENSGEN)
"191
[e $ ! == -> _val `i -> . `E2120 4 `i 267  ]
[; ;RTX.c: 192: itoa(charIdSens,pgm_cfg.gen_curr_sens_id,10);
"192
[e ( _itoa (3 , , &U _charIdSens -> . _pgm_cfg 4 `i -> 10 `i ]
[e $U 268  ]
"193
[e :U 267 ]
[; ;RTX.c: 193: else if(val==UPD_DPY_PGMDONECURRSENSCON)
[e $ ! == -> _val `i -> . `E2120 5 `i 269  ]
[; ;RTX.c: 194: itoa(charIdSens,pgm_cfg.con_curr_sens_id,10);
"194
[e ( _itoa (3 , , &U _charIdSens -> . _pgm_cfg 5 `i -> 10 `i ]
[e $U 270  ]
"195
[e :U 269 ]
[; ;RTX.c: 195: else if(val==UPD_DPY_PGMDONEVOLTSENS)
[e $ ! == -> _val `i -> . `E2120 6 `i 271  ]
[; ;RTX.c: 196: itoa(charIdSens,pgm_cfg.volt_sens_id,10);
"196
[e ( _itoa (3 , , &U _charIdSens -> . _pgm_cfg 6 `i -> 10 `i ]
[e :U 271 ]
"197
[e :U 270 ]
[e :U 268 ]
[; ;RTX.c: 197: for(i=0;i<4;i++)
{
[e = _i -> -> 0 `i `uc ]
[e $ < -> _i `i -> 4 `i 272  ]
[e $U 273  ]
"198
[e :U 272 ]
[; ;RTX.c: 198: {
{
[; ;RTX.c: 199: if(charIdSens[i]==0x00)
"199
[e $ ! == -> *U + &U _charIdSens * -> _i `ux -> -> # *U &U _charIdSens `ui `ux `i -> 0 `i 275  ]
[; ;RTX.c: 200: break;
"200
[e $U 273  ]
[e :U 275 ]
[; ;RTX.c: 201: strRow2[iR++]=charIdSens[i];
"201
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux *U + &U _charIdSens * -> _i `ux -> -> # *U &U _charIdSens `ui `ux ]
"202
}
"197
[e ++ _i -> -> 1 `i `uc ]
[e $ < -> _i `i -> 4 `i 272  ]
[e :U 273 ]
"202
}
"203
}
[e :U 266 ]
"204
}
[; ;RTX.c: 202: }
[; ;RTX.c: 203: }
[; ;RTX.c: 204: }
[e $U 276  ]
"205
[e :U 264 ]
[; ;RTX.c: 205: else if(val==UPD_DPY_CURRSENSGEN)
[e $ ! == -> _val `i -> . `E2120 1 `i 277  ]
[; ;RTX.c: 206: {
"206
{
[; ;RTX.c: 207: iR=0;
"207
[e = _iR -> -> 0 `i `uc ]
[; ;RTX.c: 208: strRow1[iR++]='P';
"208
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 80 `ui `uc ]
[; ;RTX.c: 209: strRow1[iR++]='o';
"209
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 111 `ui `uc ]
[; ;RTX.c: 210: strRow1[iR++]='t';
"210
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 116 `ui `uc ]
[; ;RTX.c: 211: strRow1[iR++]='.';
"211
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 46 `ui `uc ]
[; ;RTX.c: 212: strRow1[iR++]=' ';
"212
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 32 `ui `uc ]
[; ;RTX.c: 213: strRow1[iR++]='g';
"213
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 103 `ui `uc ]
[; ;RTX.c: 214: strRow1[iR++]='e';
"214
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 101 `ui `uc ]
[; ;RTX.c: 215: strRow1[iR++]='n';
"215
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 110 `ui `uc ]
[; ;RTX.c: 216: strRow1[iR++]='e';
"216
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 101 `ui `uc ]
[; ;RTX.c: 217: strRow1[iR++]='r';
"217
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 114 `ui `uc ]
[; ;RTX.c: 218: strRow1[iR++]='a';
"218
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 97 `ui `uc ]
[; ;RTX.c: 219: strRow1[iR++]='t';
"219
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 116 `ui `uc ]
[; ;RTX.c: 220: strRow1[iR++]='a';
"220
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 97 `ui `uc ]
[; ;RTX.c: 223: iR=0;
"223
[e = _iR -> -> 0 `i `uc ]
[; ;RTX.c: 224: if(pgm_cfg.menu.gen_curr_sensIsProg)
"224
[e $ ! != -> . . . _pgm_cfg 2 1 0 `i -> -> -> 0 `i `uc `i 278  ]
[; ;RTX.c: 225: {
"225
{
[; ;RTX.c: 226: iR=RTXVisDec(gen_power,strRow2,4,iR++)+1;
"226
[e = _iR -> + -> ( _RTXVisDec (4 , , , _gen_power &U _strRow2 -> -> 4 `i `uc ++ _iR -> -> 1 `i `uc `i -> 1 `i `uc ]
[; ;RTX.c: 227: strRow2[iR++]='W';
"227
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 87 `ui `uc ]
[; ;RTX.c: 228: strRow2[iR++]=' ';
"228
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 32 `ui `uc ]
[; ;RTX.c: 229: strRow2[iR++]='-';
"229
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 45 `ui `uc ]
[; ;RTX.c: 230: strRow2[iR++]=' ';
"230
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 32 `ui `uc ]
[; ;RTX.c: 231: strRow2[iR++]=0x00;
"231
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 0 `i `uc ]
[; ;RTX.c: 232: strRow2[iR++]='=';
"232
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 61 `ui `uc ]
[; ;RTX.c: 233: iR=RTXVisDec(batt_gen_curr_sens,strRow2,3,iR++)+1;
"233
[e = _iR -> + -> ( _RTXVisDec (4 , , , _batt_gen_curr_sens &U _strRow2 -> -> 3 `i `uc ++ _iR -> -> 1 `i `uc `i -> 1 `i `uc ]
[; ;RTX.c: 234: strRow2[iR++]='V';
"234
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 86 `ui `uc ]
"235
}
[; ;RTX.c: 235: }
[e $U 279  ]
"236
[e :U 278 ]
[; ;RTX.c: 236: else
[; ;RTX.c: 237: {
"237
{
[; ;RTX.c: 238: strRow2[iR++]='?';
"238
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 63 `ui `uc ]
[; ;RTX.c: 239: strRow2[iR++]='?';
"239
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 63 `ui `uc ]
[; ;RTX.c: 240: strRow2[iR++]='?';
"240
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 63 `ui `uc ]
[; ;RTX.c: 241: strRow2[iR++]='?';
"241
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 63 `ui `uc ]
[; ;RTX.c: 242: strRow2[iR++]='W';
"242
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 87 `ui `uc ]
[; ;RTX.c: 243: strRow2[iR++]=' ';
"243
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 32 `ui `uc ]
[; ;RTX.c: 244: strRow2[iR++]='-';
"244
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 45 `ui `uc ]
[; ;RTX.c: 245: strRow2[iR++]=' ';
"245
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 32 `ui `uc ]
[; ;RTX.c: 246: strRow2[iR++]=0x00;
"246
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 0 `i `uc ]
[; ;RTX.c: 247: strRow2[iR++]='=';
"247
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 61 `ui `uc ]
[; ;RTX.c: 248: strRow2[iR++]='?';
"248
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 63 `ui `uc ]
[; ;RTX.c: 249: strRow2[iR++]='?';
"249
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 63 `ui `uc ]
[; ;RTX.c: 250: strRow2[iR++]='?';
"250
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 63 `ui `uc ]
[; ;RTX.c: 251: strRow2[iR++]='V';
"251
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 86 `ui `uc ]
"252
}
[e :U 279 ]
"253
}
[; ;RTX.c: 252: }
[; ;RTX.c: 253: }
[e $U 280  ]
"254
[e :U 277 ]
[; ;RTX.c: 254: else if(val==UPD_DPY_CURRSENSCON)
[e $ ! == -> _val `i -> . `E2120 2 `i 281  ]
[; ;RTX.c: 255: {
"255
{
[; ;RTX.c: 256: iR=0;
"256
[e = _iR -> -> 0 `i `uc ]
[; ;RTX.c: 257: strRow1[iR++]='P';
"257
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 80 `ui `uc ]
[; ;RTX.c: 258: strRow1[iR++]='o';
"258
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 111 `ui `uc ]
[; ;RTX.c: 259: strRow1[iR++]='t';
"259
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 116 `ui `uc ]
[; ;RTX.c: 260: strRow1[iR++]='.';
"260
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 46 `ui `uc ]
[; ;RTX.c: 261: strRow1[iR++]=' ';
"261
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 32 `ui `uc ]
[; ;RTX.c: 262: strRow1[iR++]='c';
"262
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 99 `ui `uc ]
[; ;RTX.c: 263: strRow1[iR++]='o';
"263
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 111 `ui `uc ]
[; ;RTX.c: 264: strRow1[iR++]='n';
"264
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 110 `ui `uc ]
[; ;RTX.c: 265: strRow1[iR++]='s';
"265
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 115 `ui `uc ]
[; ;RTX.c: 266: strRow1[iR++]='u';
"266
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 117 `ui `uc ]
[; ;RTX.c: 267: strRow1[iR++]='m';
"267
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 109 `ui `uc ]
[; ;RTX.c: 268: strRow1[iR++]='a';
"268
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 97 `ui `uc ]
[; ;RTX.c: 269: strRow1[iR++]='t';
"269
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 116 `ui `uc ]
[; ;RTX.c: 270: strRow1[iR++]='a';
"270
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 97 `ui `uc ]
[; ;RTX.c: 273: iR=0;
"273
[e = _iR -> -> 0 `i `uc ]
[; ;RTX.c: 274: if(pgm_cfg.menu.gen_curr_sensIsProg)
"274
[e $ ! != -> . . . _pgm_cfg 2 1 0 `i -> -> -> 0 `i `uc `i 282  ]
[; ;RTX.c: 275: {
"275
{
[; ;RTX.c: 276: iR=RTXVisDec(con_power,strRow2,4,iR++)+1;
"276
[e = _iR -> + -> ( _RTXVisDec (4 , , , _con_power &U _strRow2 -> -> 4 `i `uc ++ _iR -> -> 1 `i `uc `i -> 1 `i `uc ]
[; ;RTX.c: 277: strRow2[iR++]='W';
"277
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 87 `ui `uc ]
[; ;RTX.c: 278: strRow2[iR++]=' ';
"278
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 32 `ui `uc ]
[; ;RTX.c: 279: strRow2[iR++]='-';
"279
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 45 `ui `uc ]
[; ;RTX.c: 280: strRow2[iR++]=' ';
"280
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 32 `ui `uc ]
[; ;RTX.c: 281: strRow2[iR++]=0x00;
"281
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 0 `i `uc ]
[; ;RTX.c: 282: strRow2[iR++]='=';
"282
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 61 `ui `uc ]
[; ;RTX.c: 283: iR=RTXVisDec(batt_con_curr_sens,strRow2,3,iR++)+1;
"283
[e = _iR -> + -> ( _RTXVisDec (4 , , , _batt_con_curr_sens &U _strRow2 -> -> 3 `i `uc ++ _iR -> -> 1 `i `uc `i -> 1 `i `uc ]
[; ;RTX.c: 284: strRow2[iR++]='V';
"284
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 86 `ui `uc ]
"285
}
[; ;RTX.c: 285: }
[e $U 283  ]
"286
[e :U 282 ]
[; ;RTX.c: 286: else
[; ;RTX.c: 287: {
"287
{
[; ;RTX.c: 288: strRow2[iR++]='?';
"288
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 63 `ui `uc ]
[; ;RTX.c: 289: strRow2[iR++]='?';
"289
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 63 `ui `uc ]
[; ;RTX.c: 290: strRow2[iR++]='?';
"290
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 63 `ui `uc ]
[; ;RTX.c: 291: strRow2[iR++]='?';
"291
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 63 `ui `uc ]
[; ;RTX.c: 292: strRow2[iR++]='W';
"292
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 87 `ui `uc ]
[; ;RTX.c: 293: strRow2[iR++]=' ';
"293
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 32 `ui `uc ]
[; ;RTX.c: 294: strRow2[iR++]='-';
"294
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 45 `ui `uc ]
[; ;RTX.c: 295: strRow2[iR++]=' ';
"295
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 32 `ui `uc ]
[; ;RTX.c: 296: strRow2[iR++]=0x00;
"296
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 0 `i `uc ]
[; ;RTX.c: 297: strRow2[iR++]='=';
"297
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 61 `ui `uc ]
[; ;RTX.c: 298: strRow2[iR++]='?';
"298
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 63 `ui `uc ]
[; ;RTX.c: 299: strRow2[iR++]='?';
"299
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 63 `ui `uc ]
[; ;RTX.c: 300: strRow2[iR++]='?';
"300
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 63 `ui `uc ]
[; ;RTX.c: 301: strRow2[iR++]='V';
"301
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 86 `ui `uc ]
"302
}
[e :U 283 ]
"303
}
[; ;RTX.c: 302: }
[; ;RTX.c: 303: }
[e $U 284  ]
"304
[e :U 281 ]
[; ;RTX.c: 304: else if(val==UPD_DPY_VOLTSENS)
[e $ ! == -> _val `i -> . `E2120 3 `i 285  ]
[; ;RTX.c: 305: {
"305
{
[; ;RTX.c: 306: iR=0;
"306
[e = _iR -> -> 0 `i `uc ]
[; ;RTX.c: 307: strRow1[iR++]='T';
"307
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 84 `ui `uc ]
[; ;RTX.c: 308: strRow1[iR++]='e';
"308
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 101 `ui `uc ]
[; ;RTX.c: 309: strRow1[iR++]='n';
"309
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 110 `ui `uc ]
[; ;RTX.c: 310: strRow1[iR++]='s';
"310
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 115 `ui `uc ]
[; ;RTX.c: 311: strRow1[iR++]='.';
"311
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 46 `ui `uc ]
[; ;RTX.c: 312: strRow1[iR++]=' ';
"312
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 32 `ui `uc ]
[; ;RTX.c: 313: strRow1[iR++]='m';
"313
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 109 `ui `uc ]
[; ;RTX.c: 314: strRow1[iR++]='i';
"314
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 105 `ui `uc ]
[; ;RTX.c: 315: strRow1[iR++]='s';
"315
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 115 `ui `uc ]
[; ;RTX.c: 316: strRow1[iR++]='u';
"316
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 117 `ui `uc ]
[; ;RTX.c: 317: strRow1[iR++]='r';
"317
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 114 `ui `uc ]
[; ;RTX.c: 318: strRow1[iR++]='a';
"318
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 97 `ui `uc ]
[; ;RTX.c: 319: strRow1[iR++]='t';
"319
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 116 `ui `uc ]
[; ;RTX.c: 320: strRow1[iR++]='a';
"320
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 97 `ui `uc ]
[; ;RTX.c: 323: iR=0;
"323
[e = _iR -> -> 0 `i `uc ]
[; ;RTX.c: 324: if(pgm_cfg.menu.gen_curr_sensIsProg)
"324
[e $ ! != -> . . . _pgm_cfg 2 1 0 `i -> -> -> 0 `i `uc `i 286  ]
[; ;RTX.c: 325: {
"325
{
[; ;RTX.c: 326: iR=RTXVisDec(volt_sens,strRow2,4,iR++)+1;
"326
[e = _iR -> + -> ( _RTXVisDec (4 , , , _volt_sens &U _strRow2 -> -> 4 `i `uc ++ _iR -> -> 1 `i `uc `i -> 1 `i `uc ]
[; ;RTX.c: 327: strRow2[iR++]='V';
"327
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 86 `ui `uc ]
[; ;RTX.c: 328: strRow2[iR++]=' ';
"328
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 32 `ui `uc ]
[; ;RTX.c: 329: strRow2[iR++]='-';
"329
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 45 `ui `uc ]
[; ;RTX.c: 330: strRow2[iR++]=' ';
"330
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 32 `ui `uc ]
[; ;RTX.c: 331: strRow2[iR++]=0x00;
"331
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 0 `i `uc ]
[; ;RTX.c: 332: strRow2[iR++]='=';
"332
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 61 `ui `uc ]
[; ;RTX.c: 333: iR=RTXVisDec(batt_volt_sens,strRow2,3,iR++)+1;
"333
[e = _iR -> + -> ( _RTXVisDec (4 , , , _batt_volt_sens &U _strRow2 -> -> 3 `i `uc ++ _iR -> -> 1 `i `uc `i -> 1 `i `uc ]
[; ;RTX.c: 334: strRow2[iR++]='V';
"334
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 86 `ui `uc ]
"335
}
[; ;RTX.c: 335: }
[e $U 287  ]
"336
[e :U 286 ]
[; ;RTX.c: 336: else
[; ;RTX.c: 337: {
"337
{
[; ;RTX.c: 338: strRow2[iR++]='?';
"338
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 63 `ui `uc ]
[; ;RTX.c: 339: strRow2[iR++]='?';
"339
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 63 `ui `uc ]
[; ;RTX.c: 340: strRow2[iR++]='?';
"340
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 63 `ui `uc ]
[; ;RTX.c: 341: strRow2[iR++]='?';
"341
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 63 `ui `uc ]
[; ;RTX.c: 342: strRow2[iR++]='V';
"342
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 86 `ui `uc ]
[; ;RTX.c: 343: strRow2[iR++]=' ';
"343
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 32 `ui `uc ]
[; ;RTX.c: 344: strRow2[iR++]='-';
"344
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 45 `ui `uc ]
[; ;RTX.c: 345: strRow2[iR++]=' ';
"345
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 32 `ui `uc ]
[; ;RTX.c: 346: strRow2[iR++]=0x00;
"346
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 0 `i `uc ]
[; ;RTX.c: 347: strRow2[iR++]='=';
"347
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 61 `ui `uc ]
[; ;RTX.c: 348: strRow2[iR++]='?';
"348
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 63 `ui `uc ]
[; ;RTX.c: 349: strRow2[iR++]='?';
"349
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 63 `ui `uc ]
[; ;RTX.c: 350: strRow2[iR++]='?';
"350
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 63 `ui `uc ]
[; ;RTX.c: 351: strRow2[iR++]='V';
"351
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 86 `ui `uc ]
"352
}
[e :U 287 ]
"353
}
[; ;RTX.c: 352: }
[; ;RTX.c: 353: }
[e $U 288  ]
"354
[e :U 285 ]
[; ;RTX.c: 354: else if(val==UPD_DPY_POWER)
[e $ ! == -> _val `i -> . `E2120 0 `i 289  ]
[; ;RTX.c: 355: {
"355
{
[; ;RTX.c: 357: diffPower=gen_power-con_power;
"357
[e = _diffPower - _gen_power _con_power ]
[; ;RTX.c: 359: iR=0;
"359
[e = _iR -> -> 0 `i `uc ]
[; ;RTX.c: 360: strRow1[iR++]='S';
"360
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 83 `ui `uc ]
[; ;RTX.c: 361: strRow1[iR++]='t';
"361
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 116 `ui `uc ]
[; ;RTX.c: 362: strRow1[iR++]='a';
"362
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 97 `ui `uc ]
[; ;RTX.c: 363: strRow1[iR++]='i';
"363
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 105 `ui `uc ]
[; ;RTX.c: 364: strRow1[iR++]=' ';
"364
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 32 `ui `uc ]
[; ;RTX.c: 365: if(diffPower>0)
"365
[e $ ! > _diffPower -> -> 0 `i `f 290  ]
[; ;RTX.c: 366: {
"366
{
[; ;RTX.c: 367: strRow1[iR++]='g';
"367
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 103 `ui `uc ]
[; ;RTX.c: 368: strRow1[iR++]='e';
"368
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 101 `ui `uc ]
[; ;RTX.c: 369: strRow1[iR++]='n';
"369
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 110 `ui `uc ]
[; ;RTX.c: 370: strRow1[iR++]='e';
"370
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 101 `ui `uc ]
[; ;RTX.c: 371: strRow1[iR++]='r';
"371
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 114 `ui `uc ]
[; ;RTX.c: 372: strRow1[iR++]='a';
"372
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 97 `ui `uc ]
[; ;RTX.c: 373: strRow1[iR++]='n';
"373
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 110 `ui `uc ]
[; ;RTX.c: 374: strRow1[iR++]='d';
"374
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 100 `ui `uc ]
[; ;RTX.c: 375: strRow1[iR++]='o';
"375
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 111 `ui `uc ]
"376
}
[; ;RTX.c: 376: }
[e $U 291  ]
"377
[e :U 290 ]
[; ;RTX.c: 377: else
[; ;RTX.c: 378: {
"378
{
[; ;RTX.c: 379: strRow1[iR++]='c';
"379
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 99 `ui `uc ]
[; ;RTX.c: 380: strRow1[iR++]='o';
"380
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 111 `ui `uc ]
[; ;RTX.c: 381: strRow1[iR++]='n';
"381
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 110 `ui `uc ]
[; ;RTX.c: 382: strRow1[iR++]='s';
"382
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 115 `ui `uc ]
[; ;RTX.c: 383: strRow1[iR++]='u';
"383
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 117 `ui `uc ]
[; ;RTX.c: 384: strRow1[iR++]='m';
"384
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 109 `ui `uc ]
[; ;RTX.c: 385: strRow1[iR++]='a';
"385
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 97 `ui `uc ]
[; ;RTX.c: 386: strRow1[iR++]='n';
"386
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 110 `ui `uc ]
[; ;RTX.c: 387: strRow1[iR++]='d';
"387
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 100 `ui `uc ]
[; ;RTX.c: 388: strRow1[iR++]='o';
"388
[e = *U + &U _strRow1 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow1 `ui `ux -> -> 111 `ui `uc ]
[; ;RTX.c: 389: diffPower=-diffPower;
"389
[e = _diffPower -U _diffPower ]
"390
}
[e :U 291 ]
[; ;RTX.c: 390: }
[; ;RTX.c: 392: iR=0;
"392
[e = _iR -> -> 0 `i `uc ]
[; ;RTX.c: 393: iR=RTXVisDec(diffPower,strRow2,4,iR)+1;
"393
[e = _iR -> + -> ( _RTXVisDec (4 , , , _diffPower &U _strRow2 -> -> 4 `i `uc _iR `i -> 1 `i `uc ]
[; ;RTX.c: 395: strRow2[iR++]='W';
"395
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 87 `ui `uc ]
[; ;RTX.c: 396: strRow2[iR++]=' ';
"396
[e = *U + &U _strRow2 * -> ++ _iR -> -> 1 `i `uc `ux -> -> # *U &U _strRow2 `ui `ux -> -> 32 `ui `uc ]
[; ;RTX.c: 398: if((pgm_cfg.menu.con_curr_sensIsProg && batt_con_curr_sens<2.5) || (pgm_cfg.menu.gen_curr_sensIsProg && batt_gen_curr_sens<2.5) || (pgm_cfg.menu.volt_sensIsProg && batt_volt_sens<2.5))
"398
[e $ ! || || && != -> . . . _pgm_cfg 2 1 1 `i -> -> -> 0 `i `uc `i < -> _batt_con_curr_sens `d .2.5 && != -> . . . _pgm_cfg 2 1 0 `i -> -> -> 0 `i `uc `i < -> _batt_gen_curr_sens `d .2.5 && != -> . . . _pgm_cfg 2 1 2 `i -> -> -> 0 `i `uc `i < -> _batt_volt_sens `d .2.5 292  ]
[; ;RTX.c: 399: strRow2[sizeof(strRow2)/sizeof(char)-1]=0x00;
"399
[e = *U + &U _strRow2 * -> - / -> # _strRow2 `ui -> # `uc `ui -> -> 1 `i `ui `ux -> -> # *U &U _strRow2 `ui `ux -> -> 0 `i `uc ]
[e :U 292 ]
"400
}
[e :U 289 ]
"401
[e :U 288 ]
[e :U 284 ]
[e :U 280 ]
[e :U 276 ]
[; ;RTX.c: 400: }
[; ;RTX.c: 401: DPYSendStr(0,0,strRow1,sizeof(strRow1)/sizeof(char));
[e ( _DPYSendStr (4 , , , -> -> 0 `i `uc -> -> 0 `i `uc &U _strRow1 -> / -> # _strRow1 `ui -> # `uc `ui `uc ]
[; ;RTX.c: 402: DPYSendStr(1,0,strRow2,sizeof(strRow2)/sizeof(char));
"402
[e ( _DPYSendStr (4 , , , -> -> 1 `i `uc -> -> 0 `i `uc &U _strRow2 -> / -> # _strRow2 `ui -> # `uc `ui `uc ]
[; ;RTX.c: 403: }
"403
[e :UE 257 ]
}
"405
[v _RTXVisDec `(uc ~T0 @X0 1 sf4`f`*uc`uc`uc ]
"406
{
[; ;RTX.c: 405: static unsigned char RTXVisDec(float val,char *buff,unsigned char maxDigit,unsigned char offset)
[; ;RTX.c: 406: {
[e :U _RTXVisDec ]
"405
[v _val `f ~T0 @X0 1 r1 ]
[v _buff `*uc ~T0 @X0 1 r2 ]
[v _maxDigit `uc ~T0 @X0 1 r3 ]
[v _offset `uc ~T0 @X0 1 r4 ]
"406
[f ]
"407
[v _p `*uc ~T0 @X0 1 a ]
"408
[v _strTmp `uc ~T0 @X0 -> 16 `i a ]
[v _isDec `uc ~T0 @X0 1 a ]
[v _posDec `uc ~T0 @X0 1 a ]
[v _i `uc ~T0 @X0 1 a ]
[v _j `uc ~T0 @X0 1 a ]
"409
[v _status `i ~T0 @X0 1 a ]
[; ;RTX.c: 407: char *p;
[; ;RTX.c: 408: unsigned char strTmp[16],isDec,posDec,i,j;
[; ;RTX.c: 409: int status;
[; ;RTX.c: 411: p=ftoa(val,(&(status)));
"411
[e = _p ( _ftoa (2 , _val &U _status ]
[; ;RTX.c: 413: isDec=0;
"413
[e = _isDec -> -> 0 `i `uc ]
[; ;RTX.c: 414: for(i=0;i<sizeof(strTmp)/sizeof(char);i++)
"414
{
[e = _i -> -> 0 `i `uc ]
[e $ < -> _i `ui / -> # _strTmp `ui -> # `uc `ui 294  ]
[e $U 295  ]
"415
[e :U 294 ]
[; ;RTX.c: 415: {
{
[; ;RTX.c: 417: if((*(p+i))=='.')
"417
[e $ ! == -> *U + _p * -> _i `ux -> -> # *U _p `ui `ux `ui -> 46 `ui 297  ]
[; ;RTX.c: 418: {
"418
{
[; ;RTX.c: 419: isDec=1;
"419
[e = _isDec -> -> 1 `i `uc ]
[; ;RTX.c: 420: posDec=i;
"420
[e = _posDec _i ]
"421
}
[e :U 297 ]
[; ;RTX.c: 421: }
[; ;RTX.c: 423: if(isDec)
"423
[e $ ! != -> _isDec `i -> -> -> 0 `i `uc `i 298  ]
[; ;RTX.c: 424: {
"424
{
[; ;RTX.c: 425: if((i-posDec)>2)
"425
[e $ ! > - -> _i `i -> _posDec `i -> 2 `i 299  ]
[; ;RTX.c: 426: break;
"426
[e $U 295  ]
[e :U 299 ]
"427
}
[e :U 298 ]
[; ;RTX.c: 427: }
[; ;RTX.c: 429: if((*(p+i))==0x00)
"429
[e $ ! == -> *U + _p * -> _i `ux -> -> # *U _p `ui `ux `i -> 0 `i 300  ]
[; ;RTX.c: 430: break;
"430
[e $U 295  ]
[e :U 300 ]
[; ;RTX.c: 432: strTmp[i]=(*(p+i));
"432
[e = *U + &U _strTmp * -> _i `ux -> -> # *U &U _strTmp `ui `ux *U + _p * -> _i `ux -> -> # *U _p `ui `ux ]
"433
}
"414
[e ++ _i -> -> 1 `i `uc ]
[e $ < -> _i `ui / -> # _strTmp `ui -> # `uc `ui 294  ]
[e :U 295 ]
"433
}
[; ;RTX.c: 433: }
[; ;RTX.c: 436: if(i>=maxDigit)
"436
[e $ ! >= -> _i `i -> _maxDigit `i 301  ]
[; ;RTX.c: 437: i=maxDigit-1;
"437
[e = _i -> - -> _maxDigit `i -> 1 `i `uc ]
[e :U 301 ]
[; ;RTX.c: 440: for(j=0;j<i;j++)
"440
{
[e = _j -> -> 0 `i `uc ]
[e $U 305  ]
"441
[e :U 302 ]
[; ;RTX.c: 441: (*(buff+j+offset))=strTmp[j];
[e = *U + + _buff * -> _j `ux -> -> # *U _buff `ui `ux * -> _offset `ux -> -> # *U + _buff * -> _j `ux -> -> # *U _buff `ui `ux `ui `ux *U + &U _strTmp * -> _j `ux -> -> # *U &U _strTmp `ui `ux ]
"440
[e ++ _j -> -> 1 `i `uc ]
[e :U 305 ]
[e $ < -> _j `i -> _i `i 302  ]
[e :U 303 ]
"441
}
[; ;RTX.c: 443: return (j+offset);
"443
[e ) -> + -> _j `i -> _offset `i `uc ]
[e $UE 293  ]
[; ;RTX.c: 444: }
"444
[e :UE 293 ]
}
"446
[v _RTXSup `(v ~T0 @X0 1 sf ]
"447
{
[; ;RTX.c: 446: static void RTXSup(void)
[; ;RTX.c: 447: {
[e :U _RTXSup ]
[f ]
[; ;RTX.c: 449: CC1Read(0x35,(&(sta)),1);
"449
[e ( _CC1Read (3 , , -> -> 53 `i `uc &U _sta -> -> 1 `i `uc ]
[; ;RTX.c: 452: switch(sta)
"452
[e $U 308  ]
[; ;RTX.c: 453: {
"453
{
[; ;RTX.c: 454: case IDLE:
"454
[e :U 309 ]
[; ;RTX.c: 455: CC1Strobe(SRX);
"455
[e ( _CC1Strobe (1 . `E2000 4 ]
[; ;RTX.c: 456: break;
"456
[e $U 307  ]
[; ;RTX.c: 457: case RXFIFO_OVERFLOW:
"457
[e :U 310 ]
[; ;RTX.c: 458: CC1Strobe(SFRX);
"458
[e ( _CC1Strobe (1 . `E2000 9 ]
[; ;RTX.c: 459: CC1Strobe(SRX);
"459
[e ( _CC1Strobe (1 . `E2000 4 ]
[; ;RTX.c: 460: break;
"460
[e $U 307  ]
[; ;RTX.c: 461: case TXFIFO_UNDERFLOW:
"461
[e :U 311 ]
[; ;RTX.c: 462: CC1Strobe(SFTX);
"462
[e ( _CC1Strobe (1 . `E2000 10 ]
[; ;RTX.c: 463: CC1Strobe(SRX);
"463
[e ( _CC1Strobe (1 . `E2000 4 ]
[; ;RTX.c: 464: break;
"464
[e $U 307  ]
"465
}
[; ;RTX.c: 465: }
[e $U 307  ]
"452
[e :U 308 ]
[e [\ _sta , $ -> . `E2015 1 `uc 309
 , $ -> . `E2015 17 `uc 310
 , $ -> . `E2015 22 `uc 311
 307 ]
"465
[e :U 307 ]
[; ;RTX.c: 466: }
"466
[e :UE 306 ]
}
"468
[v _RTXSelDown `(v ~T0 @X0 1 ef ]
"469
{
[; ;RTX.c: 468: void RTXSelDown(void)
[; ;RTX.c: 469: {
[e :U _RTXSelDown ]
[f ]
[; ;RTX.c: 471: if(visTypeDpy==UPD_DPY_VOLTSENS)
"471
[e $ ! == -> _visTypeDpy `i -> . `E2120 3 `i 313  ]
[; ;RTX.c: 472: visTypeDpy=UPD_DPY_POWER;
"472
[e = _visTypeDpy . `E2120 0 ]
[e $U 314  ]
"473
[e :U 313 ]
[; ;RTX.c: 473: else
[; ;RTX.c: 474: visTypeDpy++;
"474
[e ++ _visTypeDpy -> -> 1 `i `E2120 ]
[e :U 314 ]
[; ;RTX.c: 476: if(visTypeDpy!=UPD_DPY_POWER)
"476
[e $ ! != -> _visTypeDpy `i -> . `E2120 0 `i 315  ]
[; ;RTX.c: 477: tmrVis=500;
"477
[e = _tmrVis -> -> 500 `i `us ]
[e $U 316  ]
"478
[e :U 315 ]
[; ;RTX.c: 478: else
[; ;RTX.c: 479: tmrVis=0;
"479
[e = _tmrVis -> -> 0 `i `us ]
[e :U 316 ]
[; ;RTX.c: 481: RTXUpdateDisplay(visTypeDpy);
"481
[e ( _RTXUpdateDisplay (1 _visTypeDpy ]
[; ;RTX.c: 482: }
"482
[e :UE 312 ]
}
"484
[v _RTXSndPkt `(v ~T0 @X0 1 sf2`*uc`uc ]
"485
{
[; ;RTX.c: 484: static void RTXSndPkt(unsigned char *src,unsigned char len)
[; ;RTX.c: 485: {
[e :U _RTXSndPkt ]
"484
[v _src `*uc ~T0 @X0 1 r1 ]
[v _len `uc ~T0 @X0 1 r2 ]
"485
[f ]
[; ;RTX.c: 487: do
"487
[e :U 320 ]
[; ;RTX.c: 488: {
"488
{
[; ;RTX.c: 489: asm("clrwdt");
"489
[; <" clrwdt ;# ">
[; ;RTX.c: 490: CC1Read(0x35,(&(sta)),1);
"490
[e ( _CC1Read (3 , , -> -> 53 `i `uc &U _sta -> -> 1 `i `uc ]
"491
}
[; ;RTX.c: 491: }
[; ;RTX.c: 492: while(!(((sta&0b00011111)==0x0D) || ((sta&0b00011111)==0x01)));
"492
[e $ ! || == & -> _sta `i -> 31 `i -> 13 `i == & -> _sta `i -> 31 `i -> 1 `i 320  ]
[e :U 319 ]
[; ;RTX.c: 494: CC1Strobe(SIDLE);
"494
[e ( _CC1Strobe (1 . `E2000 6 ]
[; ;RTX.c: 495: CC1Read(0x3B,(&(numRxByte)),1);
"495
[e ( _CC1Read (3 , , -> -> 59 `i `uc &U _numRxByte -> -> 1 `i `uc ]
[; ;RTX.c: 496: CC1Read(0x3A,(&(numTxByte)),1);
"496
[e ( _CC1Read (3 , , -> -> 58 `i `uc &U _numTxByte -> -> 1 `i `uc ]
[; ;RTX.c: 498: CC1Strobe(SFTX);
"498
[e ( _CC1Strobe (1 . `E2000 10 ]
[; ;RTX.c: 499: CC1Read(0x3A,(&(numTxByte)),1);
"499
[e ( _CC1Read (3 , , -> -> 58 `i `uc &U _numTxByte -> -> 1 `i `uc ]
[; ;RTX.c: 501: CC1Write(0x3F,src,len);
"501
[e ( _CC1Write (3 , , -> -> 63 `i `uc _src _len ]
[; ;RTX.c: 503: CC1Strobe(STX);
"503
[e ( _CC1Strobe (1 . `E2000 5 ]
[; ;RTX.c: 504: }
"504
[e :UE 317 ]
}
"506
[v _RTXRcvPkt `(v ~T0 @X0 1 sf2`*uc`uc ]
"507
{
[; ;RTX.c: 506: static void RTXRcvPkt(unsigned char *dst,unsigned char len)
[; ;RTX.c: 507: {
[e :U _RTXRcvPkt ]
"506
[v _dst `*uc ~T0 @X0 1 r1 ]
[v _len `uc ~T0 @X0 1 r2 ]
"507
[f ]
[; ;RTX.c: 509: CC1Read(0x3F,dst,len);
"509
[e ( _CC1Read (3 , , -> -> 63 `i `uc _dst _len ]
[; ;RTX.c: 510: }
"510
[e :UE 321 ]
}
"512
[v _RTXReadPkt `(v ~T0 @X0 1 ef ]
"513
{
[; ;RTX.c: 512: void RTXReadPkt(void)
[; ;RTX.c: 513: {
[e :U _RTXReadPkt ]
[f ]
"514
[v _dev_id `uc ~T0 @X0 1 a ]
"515
[v _dev_type `E2174 ~T0 @X0 1 a ]
"516
[v _valVoltCurr `S244 ~T0 @X0 1 a ]
[v _valBatt `S244 ~T0 @X0 1 a ]
"517
[v _volt4Calc `f ~T0 @X0 1 a ]
[; ;RTX.c: 514: unsigned char dev_id;
[; ;RTX.c: 515: te_DEV_TYPE dev_type;
[; ;RTX.c: 516: tu_RTX_DATA valVoltCurr,valBatt;
[; ;RTX.c: 517: float volt4Calc;
[; ;RTX.c: 520: CC1Read(0x3B,(&(numRxByte)),1);
"520
[e ( _CC1Read (3 , , -> -> 59 `i `uc &U _numRxByte -> -> 1 `i `uc ]
[; ;RTX.c: 521: while(numRxByte>=0x0B)
"521
[e $U 323  ]
[e :U 324 ]
[; ;RTX.c: 522: {
"522
{
[; ;RTX.c: 523: asm("clrwdt");
"523
[; <" clrwdt ;# ">
[; ;RTX.c: 525: RTXRcvPkt(pktRx,0x0B);
"525
[e ( _RTXRcvPkt (2 , &U _pktRx -> -> 11 `i `uc ]
[; ;RTX.c: 527: if(pktRx[OP]==PGM)
"527
[e $ ! == -> *U + &U _pktRx * -> . `E2160 4 `ux -> -> # *U &U _pktRx `ui `ux `i -> . `E2168 1 `i 326  ]
[; ;RTX.c: 528: {
"528
{
[; ;RTX.c: 530: if(pktRx[TYPE_DEST]==BASE && pktRx[ID_DEST]==0x00)
"530
[e $ ! && == -> *U + &U _pktRx * -> . `E2160 1 `ux -> -> # *U &U _pktRx `ui `ux `i -> . `E2174 0 `i == -> *U + &U _pktRx * -> . `E2160 0 `ux -> -> # *U &U _pktRx `ui `ux `i -> 0 `i 327  ]
[; ;RTX.c: 531: {
"531
{
[; ;RTX.c: 533: if(pktRx[TYPE_SOURCE]==SENS_VOLT && (!(pgm_cfg.menu.volt_sensIsProg)))
"533
[e $ ! && == -> *U + &U _pktRx * -> . `E2160 3 `ux -> -> # *U &U _pktRx `ui `ux `i -> . `E2174 3 `i ! != -> . . . _pgm_cfg 2 1 2 `i -> -> -> 0 `i `uc `i 328  ]
[; ;RTX.c: 534: {
"534
{
[; ;RTX.c: 536: pgm_cfg.volt_sens_id=pktRx[ID_SOURCE];
"536
[e = . _pgm_cfg 6 *U + &U _pktRx * -> . `E2160 2 `ux -> -> # *U &U _pktRx `ui `ux ]
[; ;RTX.c: 537: pgm_cfg.menu.volt_sensIsProg=1;
"537
[e = . . . _pgm_cfg 2 1 2 -> -> 1 `i `uc ]
[; ;RTX.c: 539: dev_id=pktRx[ID_SOURCE];
"539
[e = _dev_id *U + &U _pktRx * -> . `E2160 2 `ux -> -> # *U &U _pktRx `ui `ux ]
[; ;RTX.c: 540: dev_type=pktRx[TYPE_SOURCE];
"540
[e = _dev_type -> *U + &U _pktRx * -> . `E2160 3 `ux -> -> # *U &U _pktRx `ui `ux `E2174 ]
[; ;RTX.c: 542: rtx_flg.pgmDone=1;
"542
[e = . . _rtx_flg 1 0 -> -> 1 `i `uc ]
"543
}
[; ;RTX.c: 543: }
[e $U 329  ]
"544
[e :U 328 ]
[; ;RTX.c: 544: else if(pktRx[TYPE_SOURCE]==SENS_CURRGEN && (!(pgm_cfg.menu.gen_curr_sensIsProg)))
[e $ ! && == -> *U + &U _pktRx * -> . `E2160 3 `ux -> -> # *U &U _pktRx `ui `ux `i -> . `E2174 1 `i ! != -> . . . _pgm_cfg 2 1 0 `i -> -> -> 0 `i `uc `i 330  ]
[; ;RTX.c: 545: {
"545
{
[; ;RTX.c: 547: pgm_cfg.gen_curr_sens_id=pktRx[ID_SOURCE];
"547
[e = . _pgm_cfg 4 *U + &U _pktRx * -> . `E2160 2 `ux -> -> # *U &U _pktRx `ui `ux ]
[; ;RTX.c: 548: pgm_cfg.menu.gen_curr_sensIsProg=1;
"548
[e = . . . _pgm_cfg 2 1 0 -> -> 1 `i `uc ]
[; ;RTX.c: 550: dev_id=pktRx[ID_SOURCE];
"550
[e = _dev_id *U + &U _pktRx * -> . `E2160 2 `ux -> -> # *U &U _pktRx `ui `ux ]
[; ;RTX.c: 551: dev_type=pktRx[TYPE_SOURCE];
"551
[e = _dev_type -> *U + &U _pktRx * -> . `E2160 3 `ux -> -> # *U &U _pktRx `ui `ux `E2174 ]
[; ;RTX.c: 553: rtx_flg.pgmDone=1;
"553
[e = . . _rtx_flg 1 0 -> -> 1 `i `uc ]
"554
}
[; ;RTX.c: 554: }
[e $U 331  ]
"555
[e :U 330 ]
[; ;RTX.c: 555: else if(pktRx[TYPE_SOURCE]==SENS_CURRCON && (!(pgm_cfg.menu.con_curr_sensIsProg)))
[e $ ! && == -> *U + &U _pktRx * -> . `E2160 3 `ux -> -> # *U &U _pktRx `ui `ux `i -> . `E2174 2 `i ! != -> . . . _pgm_cfg 2 1 1 `i -> -> -> 0 `i `uc `i 332  ]
[; ;RTX.c: 556: {
"556
{
[; ;RTX.c: 558: pgm_cfg.con_curr_sens_id=pktRx[ID_SOURCE];
"558
[e = . _pgm_cfg 5 *U + &U _pktRx * -> . `E2160 2 `ux -> -> # *U &U _pktRx `ui `ux ]
[; ;RTX.c: 559: pgm_cfg.menu.con_curr_sensIsProg=1;
"559
[e = . . . _pgm_cfg 2 1 1 -> -> 1 `i `uc ]
[; ;RTX.c: 561: dev_id=pktRx[ID_SOURCE];
"561
[e = _dev_id *U + &U _pktRx * -> . `E2160 2 `ux -> -> # *U &U _pktRx `ui `ux ]
[; ;RTX.c: 562: dev_type=pktRx[TYPE_SOURCE];
"562
[e = _dev_type -> *U + &U _pktRx * -> . `E2160 3 `ux -> -> # *U &U _pktRx `ui `ux `E2174 ]
[; ;RTX.c: 564: rtx_flg.pgmDone=1;
"564
[e = . . _rtx_flg 1 0 -> -> 1 `i `uc ]
"565
}
[e :U 332 ]
"567
[e :U 331 ]
[e :U 329 ]
[; ;RTX.c: 565: }
[; ;RTX.c: 567: if(rtx_flg.pgmDone)
[e $ ! != -> . . _rtx_flg 1 0 `i -> -> -> 0 `i `uc `i 333  ]
[; ;RTX.c: 568: {
"568
{
[; ;RTX.c: 570: rtx_flg.pgmDone=0;
"570
[e = . . _rtx_flg 1 0 -> -> 0 `i `uc ]
[; ;RTX.c: 572: PGMWriteNvm();
"572
[e ( _PGMWriteNvm ..  ]
[; ;RTX.c: 574: RTXSendRPgm(dev_id,dev_type);
"574
[e ( _RTXSendRPgm (2 , _dev_id _dev_type ]
[; ;RTX.c: 576: if(pktRx[TYPE_SOURCE]==SENS_VOLT)
"576
[e $ ! == -> *U + &U _pktRx * -> . `E2160 3 `ux -> -> # *U &U _pktRx `ui `ux `i -> . `E2174 3 `i 334  ]
[; ;RTX.c: 577: RTXUpdateDisplay(UPD_DPY_PGMDONEVOLTSENS);
"577
[e ( _RTXUpdateDisplay (1 . `E2120 6 ]
[e $U 335  ]
"578
[e :U 334 ]
[; ;RTX.c: 578: else if(pktRx[TYPE_SOURCE]==SENS_CURRGEN)
[e $ ! == -> *U + &U _pktRx * -> . `E2160 3 `ux -> -> # *U &U _pktRx `ui `ux `i -> . `E2174 1 `i 336  ]
[; ;RTX.c: 579: RTXUpdateDisplay(UPD_DPY_PGMDONECURRSENSGEN);
"579
[e ( _RTXUpdateDisplay (1 . `E2120 4 ]
[e $U 337  ]
"580
[e :U 336 ]
[; ;RTX.c: 580: else if(pktRx[TYPE_SOURCE]==SENS_CURRCON)
[e $ ! == -> *U + &U _pktRx * -> . `E2160 3 `ux -> -> # *U &U _pktRx `ui `ux `i -> . `E2174 2 `i 338  ]
[; ;RTX.c: 581: RTXUpdateDisplay(UPD_DPY_PGMDONECURRSENSCON);
"581
[e ( _RTXUpdateDisplay (1 . `E2120 5 ]
[e :U 338 ]
"583
[e :U 337 ]
[e :U 335 ]
[; ;RTX.c: 583: DLYDelay_ms(2000);
[e ( _DLYDelay_ms (1 -> -> 2000 `i `us ]
[; ;RTX.c: 585: RTXUpdateDisplay(UPD_DPY_POWER);
"585
[e ( _RTXUpdateDisplay (1 . `E2120 0 ]
"586
}
[e :U 333 ]
"587
}
[e :U 327 ]
"588
}
[; ;RTX.c: 586: }
[; ;RTX.c: 587: }
[; ;RTX.c: 588: }
[e $U 339  ]
"590
[e :U 326 ]
[; ;RTX.c: 590: else if(pktRx[OP]==DAT)
[e $ ! == -> *U + &U _pktRx * -> . `E2160 4 `ux -> -> # *U &U _pktRx `ui `ux `i -> . `E2168 0 `i 340  ]
[; ;RTX.c: 591: {
"591
{
[; ;RTX.c: 592: if(pktRx[TYPE_DEST]==BASE && pktRx[ID_DEST]==pgm_cfg.base_id)
"592
[e $ ! && == -> *U + &U _pktRx * -> . `E2160 1 `ux -> -> # *U &U _pktRx `ui `ux `i -> . `E2174 0 `i == -> *U + &U _pktRx * -> . `E2160 0 `ux -> -> # *U &U _pktRx `ui `ux `i -> . _pgm_cfg 3 `i 341  ]
[; ;RTX.c: 593: {
"593
{
[; ;RTX.c: 595: valVoltCurr.val_byte[0]=pktRx[VAL];
"595
[e = *U + &U . _valVoltCurr 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _valVoltCurr 1 `ui `ux *U + &U _pktRx * -> . `E2160 5 `ux -> -> # *U &U _pktRx `ui `ux ]
[; ;RTX.c: 596: valVoltCurr.val_byte[1]=pktRx[VAL+1];
"596
[e = *U + &U . _valVoltCurr 1 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _valVoltCurr 1 `ui `ux *U + &U _pktRx * -> -> + -> . `E2160 5 `i -> 1 `i `ui `ux -> -> # *U &U _pktRx `ui `ux ]
[; ;RTX.c: 597: valVoltCurr.val_byte[2]=pktRx[VAL+2];
"597
[e = *U + &U . _valVoltCurr 1 * -> -> -> 2 `i `ui `ux -> -> # *U &U . _valVoltCurr 1 `ui `ux *U + &U _pktRx * -> -> + -> . `E2160 5 `i -> 2 `i `ui `ux -> -> # *U &U _pktRx `ui `ux ]
[; ;RTX.c: 599: valBatt.val_byte[0]=pktRx[BAT];
"599
[e = *U + &U . _valBatt 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _valBatt 1 `ui `ux *U + &U _pktRx * -> . `E2160 6 `ux -> -> # *U &U _pktRx `ui `ux ]
[; ;RTX.c: 600: valBatt.val_byte[1]=pktRx[BAT+1];
"600
[e = *U + &U . _valBatt 1 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _valBatt 1 `ui `ux *U + &U _pktRx * -> -> + -> . `E2160 6 `i -> 1 `i `ui `ux -> -> # *U &U _pktRx `ui `ux ]
[; ;RTX.c: 601: valBatt.val_byte[2]=pktRx[BAT+2];
"601
[e = *U + &U . _valBatt 1 * -> -> -> 2 `i `ui `ux -> -> # *U &U . _valBatt 1 `ui `ux *U + &U _pktRx * -> -> + -> . `E2160 6 `i -> 2 `i `ui `ux -> -> # *U &U _pktRx `ui `ux ]
[; ;RTX.c: 603: if(pktRx[TYPE_SOURCE]==SENS_CURRGEN && pgm_cfg.menu.gen_curr_sensIsProg && (pktRx[ID_SOURCE]==pgm_cfg.gen_curr_sens_id))
"603
[e $ ! && && == -> *U + &U _pktRx * -> . `E2160 3 `ux -> -> # *U &U _pktRx `ui `ux `i -> . `E2174 1 `i != -> . . . _pgm_cfg 2 1 0 `i -> -> -> 0 `i `uc `i == -> *U + &U _pktRx * -> . `E2160 2 `ux -> -> # *U &U _pktRx `ui `ux `i -> . _pgm_cfg 4 `i 342  ]
[; ;RTX.c: 604: {
"604
{
[; ;RTX.c: 605: gen_curr_sens=valVoltCurr.val;
"605
[e = _gen_curr_sens . _valVoltCurr 0 ]
[; ;RTX.c: 606: batt_gen_curr_sens=valBatt.val;
"606
[e = _batt_gen_curr_sens . _valBatt 0 ]
[; ;RTX.c: 608: dev_id=pktRx[ID_SOURCE];
"608
[e = _dev_id *U + &U _pktRx * -> . `E2160 2 `ux -> -> # *U &U _pktRx `ui `ux ]
[; ;RTX.c: 609: dev_type=pktRx[TYPE_SOURCE];
"609
[e = _dev_type -> *U + &U _pktRx * -> . `E2160 3 `ux -> -> # *U &U _pktRx `ui `ux `E2174 ]
[; ;RTX.c: 611: rtx_flg.dataReceived=1;
"611
[e = . . _rtx_flg 1 1 -> -> 1 `i `uc ]
"612
}
[; ;RTX.c: 612: }
[e $U 343  ]
"613
[e :U 342 ]
[; ;RTX.c: 613: else if((pktRx[TYPE_SOURCE]==SENS_CURRCON) && pgm_cfg.menu.gen_curr_sensIsProg && (pktRx[ID_SOURCE]==pgm_cfg.con_curr_sens_id))
[e $ ! && && == -> *U + &U _pktRx * -> . `E2160 3 `ux -> -> # *U &U _pktRx `ui `ux `i -> . `E2174 2 `i != -> . . . _pgm_cfg 2 1 0 `i -> -> -> 0 `i `uc `i == -> *U + &U _pktRx * -> . `E2160 2 `ux -> -> # *U &U _pktRx `ui `ux `i -> . _pgm_cfg 5 `i 344  ]
[; ;RTX.c: 614: {
"614
{
[; ;RTX.c: 615: con_curr_sens=valVoltCurr.val;
"615
[e = _con_curr_sens . _valVoltCurr 0 ]
[; ;RTX.c: 616: batt_con_curr_sens=valBatt.val;
"616
[e = _batt_con_curr_sens . _valBatt 0 ]
[; ;RTX.c: 618: dev_id=pktRx[ID_SOURCE];
"618
[e = _dev_id *U + &U _pktRx * -> . `E2160 2 `ux -> -> # *U &U _pktRx `ui `ux ]
[; ;RTX.c: 619: dev_type=pktRx[TYPE_SOURCE];
"619
[e = _dev_type -> *U + &U _pktRx * -> . `E2160 3 `ux -> -> # *U &U _pktRx `ui `ux `E2174 ]
[; ;RTX.c: 621: rtx_flg.dataReceived=1;
"621
[e = . . _rtx_flg 1 1 -> -> 1 `i `uc ]
"622
}
[; ;RTX.c: 622: }
[e $U 345  ]
"623
[e :U 344 ]
[; ;RTX.c: 623: else if((pktRx[TYPE_SOURCE]==SENS_VOLT) && pgm_cfg.menu.volt_sensIsProg && (pktRx[ID_SOURCE]==pgm_cfg.volt_sens_id))
[e $ ! && && == -> *U + &U _pktRx * -> . `E2160 3 `ux -> -> # *U &U _pktRx `ui `ux `i -> . `E2174 3 `i != -> . . . _pgm_cfg 2 1 2 `i -> -> -> 0 `i `uc `i == -> *U + &U _pktRx * -> . `E2160 2 `ux -> -> # *U &U _pktRx `ui `ux `i -> . _pgm_cfg 6 `i 346  ]
[; ;RTX.c: 624: {
"624
{
[; ;RTX.c: 625: volt_sens=valVoltCurr.val;
"625
[e = _volt_sens . _valVoltCurr 0 ]
[; ;RTX.c: 626: batt_volt_sens=valBatt.val;
"626
[e = _batt_volt_sens . _valBatt 0 ]
[; ;RTX.c: 628: dev_id=pktRx[ID_SOURCE];
"628
[e = _dev_id *U + &U _pktRx * -> . `E2160 2 `ux -> -> # *U &U _pktRx `ui `ux ]
[; ;RTX.c: 629: dev_type=pktRx[TYPE_SOURCE];
"629
[e = _dev_type -> *U + &U _pktRx * -> . `E2160 3 `ux -> -> # *U &U _pktRx `ui `ux `E2174 ]
[; ;RTX.c: 631: rtx_flg.dataReceived=1;
"631
[e = . . _rtx_flg 1 1 -> -> 1 `i `uc ]
"632
}
[e :U 346 ]
"635
[e :U 345 ]
[e :U 343 ]
[; ;RTX.c: 632: }
[; ;RTX.c: 635: if(rtx_flg.dataReceived)
[e $ ! != -> . . _rtx_flg 1 1 `i -> -> -> 0 `i `uc `i 347  ]
[; ;RTX.c: 636: {
"636
{
[; ;RTX.c: 638: rtx_flg.dataReceived=0;
"638
[e = . . _rtx_flg 1 1 -> -> 0 `i `uc ]
[; ;RTX.c: 640: volt4Calc=230;
"640
[e = _volt4Calc -> -> 230 `i `f ]
[; ;RTX.c: 641: if(pgm_cfg.menu.volt_sensIsProg)
"641
[e $ ! != -> . . . _pgm_cfg 2 1 2 `i -> -> -> 0 `i `uc `i 348  ]
[; ;RTX.c: 642: volt4Calc=volt_sens;
"642
[e = _volt4Calc _volt_sens ]
[e :U 348 ]
[; ;RTX.c: 644: if(pgm_cfg.menu.gen_curr_sensIsProg)
"644
[e $ ! != -> . . . _pgm_cfg 2 1 0 `i -> -> -> 0 `i `uc `i 349  ]
[; ;RTX.c: 645: gen_power=volt4Calc*gen_curr_sens;
"645
[e = _gen_power * _volt4Calc _gen_curr_sens ]
[e :U 349 ]
[; ;RTX.c: 646: if(pgm_cfg.menu.con_curr_sensIsProg)
"646
[e $ ! != -> . . . _pgm_cfg 2 1 1 `i -> -> -> 0 `i `uc `i 350  ]
[; ;RTX.c: 647: con_power=volt4Calc*con_curr_sens;
"647
[e = _con_power * _volt4Calc _con_curr_sens ]
[e :U 350 ]
[; ;RTX.c: 649: RTXSendRData(dev_id,dev_type);
"649
[e ( _RTXSendRData (2 , _dev_id _dev_type ]
[; ;RTX.c: 651: if(!(tmrVis))
"651
[e $ ! ! != -> _tmrVis `ui -> -> -> 0 `i `us `ui 351  ]
[; ;RTX.c: 652: RTXUpdateDisplay(UPD_DPY_POWER);
"652
[e ( _RTXUpdateDisplay (1 . `E2120 0 ]
[e :U 351 ]
"653
}
[e :U 347 ]
"654
}
[e :U 341 ]
"655
}
[e :U 340 ]
"657
[e :U 339 ]
[; ;RTX.c: 653: }
[; ;RTX.c: 654: }
[; ;RTX.c: 655: }
[; ;RTX.c: 657: CC1Read(0x3B,(&(numRxByte)),1);
[e ( _CC1Read (3 , , -> -> 59 `i `uc &U _numRxByte -> -> 1 `i `uc ]
[; ;RTX.c: 659: RTXSup();
"659
[e ( _RTXSup ..  ]
"660
}
[e :U 323 ]
"521
[e $ >= -> _numRxByte `i -> 11 `i 324  ]
[e :U 325 ]
[; ;RTX.c: 660: }
[; ;RTX.c: 661: }
"661
[e :UE 322 ]
}
"663
[v _RTXSendRData `(v ~T0 @X0 1 sf2`uc`E2174 ]
"664
{
[; ;RTX.c: 663: static void RTXSendRData(unsigned char id,te_DEV_TYPE type)
[; ;RTX.c: 664: {
[e :U _RTXSendRData ]
"663
[v _id `uc ~T0 @X0 1 r1 ]
[v _type `E2174 ~T0 @X0 1 r2 ]
"664
[f ]
[; ;RTX.c: 666: pktTx[ID_DEST]=id;
"666
[e = *U + &U _pktTx * -> . `E2160 0 `ux -> -> # *U &U _pktTx `ui `ux _id ]
[; ;RTX.c: 667: pktTx[TYPE_DEST]=type;
"667
[e = *U + &U _pktTx * -> . `E2160 1 `ux -> -> # *U &U _pktTx `ui `ux -> _type `uc ]
[; ;RTX.c: 668: pktTx[ID_SOURCE]=pgm_cfg.base_id;
"668
[e = *U + &U _pktTx * -> . `E2160 2 `ux -> -> # *U &U _pktTx `ui `ux . _pgm_cfg 3 ]
[; ;RTX.c: 669: pktTx[TYPE_SOURCE]=BASE;
"669
[e = *U + &U _pktTx * -> . `E2160 3 `ux -> -> # *U &U _pktTx `ui `ux -> . `E2174 0 `uc ]
[; ;RTX.c: 670: pktTx[OP]=rDAT;
"670
[e = *U + &U _pktTx * -> . `E2160 4 `ux -> -> # *U &U _pktTx `ui `ux -> . `E2168 2 `uc ]
[; ;RTX.c: 671: pktTx[VAL]=0x00;
"671
[e = *U + &U _pktTx * -> . `E2160 5 `ux -> -> # *U &U _pktTx `ui `ux -> -> 0 `i `uc ]
[; ;RTX.c: 672: pktTx[VAL+1]=0x00;
"672
[e = *U + &U _pktTx * -> -> + -> . `E2160 5 `i -> 1 `i `ui `ux -> -> # *U &U _pktTx `ui `ux -> -> 0 `i `uc ]
[; ;RTX.c: 673: pktTx[VAL+2]=0x00;
"673
[e = *U + &U _pktTx * -> -> + -> . `E2160 5 `i -> 2 `i `ui `ux -> -> # *U &U _pktTx `ui `ux -> -> 0 `i `uc ]
[; ;RTX.c: 674: pktTx[BAT]=0x00;
"674
[e = *U + &U _pktTx * -> . `E2160 6 `ux -> -> # *U &U _pktTx `ui `ux -> -> 0 `i `uc ]
[; ;RTX.c: 675: pktTx[BAT+1]=0x00;
"675
[e = *U + &U _pktTx * -> -> + -> . `E2160 6 `i -> 1 `i `ui `ux -> -> # *U &U _pktTx `ui `ux -> -> 0 `i `uc ]
[; ;RTX.c: 676: pktTx[BAT+2]=0x00;
"676
[e = *U + &U _pktTx * -> -> + -> . `E2160 6 `i -> 2 `i `ui `ux -> -> # *U &U _pktTx `ui `ux -> -> 0 `i `uc ]
[; ;RTX.c: 679: RTXSndPkt(pktTx,0x0B);
"679
[e ( _RTXSndPkt (2 , &U _pktTx -> -> 11 `i `uc ]
[; ;RTX.c: 680: }
"680
[e :UE 352 ]
}
"682
[v _RTXSendRPgm `(v ~T0 @X0 1 sf2`uc`E2174 ]
"683
{
[; ;RTX.c: 682: static void RTXSendRPgm(unsigned char id,te_DEV_TYPE type)
[; ;RTX.c: 683: {
[e :U _RTXSendRPgm ]
"682
[v _id `uc ~T0 @X0 1 r1 ]
[v _type `E2174 ~T0 @X0 1 r2 ]
"683
[f ]
[; ;RTX.c: 685: pktTx[ID_DEST]=id;
"685
[e = *U + &U _pktTx * -> . `E2160 0 `ux -> -> # *U &U _pktTx `ui `ux _id ]
[; ;RTX.c: 686: pktTx[TYPE_DEST]=type;
"686
[e = *U + &U _pktTx * -> . `E2160 1 `ux -> -> # *U &U _pktTx `ui `ux -> _type `uc ]
[; ;RTX.c: 687: pktTx[ID_SOURCE]=pgm_cfg.base_id;
"687
[e = *U + &U _pktTx * -> . `E2160 2 `ux -> -> # *U &U _pktTx `ui `ux . _pgm_cfg 3 ]
[; ;RTX.c: 688: pktTx[TYPE_SOURCE]=BASE;
"688
[e = *U + &U _pktTx * -> . `E2160 3 `ux -> -> # *U &U _pktTx `ui `ux -> . `E2174 0 `uc ]
[; ;RTX.c: 689: pktTx[OP]=rPGM;
"689
[e = *U + &U _pktTx * -> . `E2160 4 `ux -> -> # *U &U _pktTx `ui `ux -> . `E2168 3 `uc ]
[; ;RTX.c: 690: pktTx[VAL]=0x00;
"690
[e = *U + &U _pktTx * -> . `E2160 5 `ux -> -> # *U &U _pktTx `ui `ux -> -> 0 `i `uc ]
[; ;RTX.c: 691: pktTx[VAL+1]=0x00;
"691
[e = *U + &U _pktTx * -> -> + -> . `E2160 5 `i -> 1 `i `ui `ux -> -> # *U &U _pktTx `ui `ux -> -> 0 `i `uc ]
[; ;RTX.c: 692: pktTx[VAL+2]=0x00;
"692
[e = *U + &U _pktTx * -> -> + -> . `E2160 5 `i -> 2 `i `ui `ux -> -> # *U &U _pktTx `ui `ux -> -> 0 `i `uc ]
[; ;RTX.c: 693: pktTx[BAT]=0x00;
"693
[e = *U + &U _pktTx * -> . `E2160 6 `ux -> -> # *U &U _pktTx `ui `ux -> -> 0 `i `uc ]
[; ;RTX.c: 694: pktTx[BAT+1]=0x00;
"694
[e = *U + &U _pktTx * -> -> + -> . `E2160 6 `i -> 1 `i `ui `ux -> -> # *U &U _pktTx `ui `ux -> -> 0 `i `uc ]
[; ;RTX.c: 695: pktTx[BAT+2]=0x00;
"695
[e = *U + &U _pktTx * -> -> + -> . `E2160 6 `i -> 2 `i `ui `ux -> -> # *U &U _pktTx `ui `ux -> -> 0 `i `uc ]
[; ;RTX.c: 698: RTXSndPkt(pktTx,0x0B);
"698
[e ( _RTXSndPkt (2 , &U _pktTx -> -> 11 `i `uc ]
[; ;RTX.c: 699: }
"699
[e :UE 353 ]
}
