v 20140308 2
C 60400 51900 1 0 1 transformer-2t-2.sym
{
T 60700 53900 5 16 1 1 0 3 1
refdes=T1
T 60400 51700 5 10 0 0 0 6 1
device=TRANSFORMER
T 60400 51900 5 10 0 0 0 0 1
numslots=4
T 60400 51900 5 10 0 0 0 0 1
slotdef=1:P1,P2
T 60400 51900 5 10 0 0 0 0 1
slotdef=2:P3,P4
T 60400 51900 5 10 0 0 0 0 1
slotdef=3:S1,S2
T 60400 51900 5 10 0 0 0 0 1
slotdef=4:S3,S4
T 60400 51900 5 10 0 0 0 0 1
slot=1
T 60400 51900 5 10 0 0 0 0 1
devmap=Block/FL30/18
}
C 60400 49900 1 0 1 transformer-2t-2.sym
{
T 60400 51600 5 16 0 0 0 6 1
refdes=T1
T 60400 49700 5 10 0 0 0 6 1
device=TRANSFORMER
T 60400 49900 5 10 0 0 0 0 1
numslots=4
T 60400 49900 5 10 0 0 0 0 1
slotdef=1:P1,P2
T 60400 49900 5 10 0 0 0 0 1
slotdef=2:P3,P4
T 60400 49900 5 10 0 0 0 0 1
slotdef=3:S1,S2
T 60400 49900 5 10 0 0 0 0 1
slotdef=4:S3,S4
T 60400 49900 5 10 0 0 0 0 1
slot=2
T 60400 49900 5 10 0 0 0 0 1
devmap=Block/FL30/18
}
C 61000 53500 1 180 1 transformer-2t-1.sym
{
T 61000 51800 5 16 0 0 180 6 1
refdes=T1
T 61000 53700 5 10 0 0 180 6 1
device=TRANSFORMER
T 61000 53500 5 10 0 0 180 6 1
numslots=4
T 61000 53500 5 10 0 0 180 6 1
slotdef=1:P1,P2
T 61000 53500 5 10 0 0 180 6 1
slotdef=2:P3,P4
T 61000 53500 5 10 0 0 180 6 1
slotdef=3:S1,S2
T 61000 53500 5 10 0 0 180 6 1
slotdef=4:S3,S4
T 61000 53500 5 10 0 0 180 6 1
slot=4
T 61000 53500 5 10 0 0 0 0 1
devmap=Block/FL30/18
}
C 61000 51500 1 180 1 transformer-2t-1.sym
{
T 61000 49800 5 16 0 0 180 6 1
refdes=T1
T 61000 51700 5 10 0 0 180 6 1
device=TRANSFORMER
T 61000 51500 5 10 0 0 180 6 1
numslots=4
T 61000 51500 5 10 0 0 180 6 1
slotdef=1:P1,P2
T 61000 51500 5 10 0 0 180 6 1
slotdef=2:P3,P4
T 61000 51500 5 10 0 0 180 6 1
slotdef=3:S1,S2
T 61000 51500 5 10 0 0 180 6 1
slotdef=4:S3,S4
T 61000 51500 5 10 0 0 180 6 1
slot=3
T 61000 51500 5 10 0 0 0 0 1
devmap=Block/FL30/18
}
L 60600 53800 60600 49600 3 10 2 0 -1 -1
L 60800 53800 60800 49600 3 10 2 0 -1 -1
N 61900 51900 62200 51900 4
N 62200 51500 61900 51500 4
N 62500 54000 68750 54000 4
C 67500 50200 1 0 0 diode-bridge-1.sym
{
T 67700 50000 5 10 0 0 0 0 1
device=DIODE_BRIDGE
T 69900 52300 5 16 1 1 0 0 1
refdes=BR100
T 69900 51900 5 16 1 1 0 0 1
value=GBU8J
T 67500 50200 5 10 0 0 0 0 1
devmap=Fairchild/GBU8J
}
N 68750 54000 68750 52750 4
N 62500 49500 68750 49500 4
N 68750 49500 68750 50250 4
C 71600 48100 1 0 0 capacitor-3.sym
{
T 72195 49100 5 16 1 1 0 0 1
refdes=C100
T 72200 48500 5 16 1 1 0 2 1
value=2200u
T 71600 48000 5 10 0 0 0 0 1
device=CAPACITOR
T 71600 48100 5 10 0 0 0 0 1
devmap=Panasonic/EEUFC1H222
}
N 72000 49500 72000 51500 4
N 72000 48100 72000 46000 4
N 67000 46000 67000 51500 4
N 67000 51500 67500 51500 4
N 67000 46000 81000 46000 4
N 81000 51500 81000 52200 4
N 81000 51500 70000 51500 4
N 81000 46000 81000 45300 4
C 80700 44700 1 0 0 gnd-1.sym
N 59500 51900 59200 51900 4
N 59200 51500 59500 51500 4
N 53500 48000 58000 48000 4
N 53500 55500 58000 55500 4
C 49500 55200 1 0 0 fuse-2.sym
{
T 50195 56100 5 16 1 1 0 3 1
refdes=F1
T 50200 55800 5 16 1 1 0 3 1
value=500mA
T 49500 55100 5 10 0 0 0 0 1
device=FUSE
T 49500 55200 5 10 0 0 0 0 1
graphical=1
}
C 55900 43600 1 0 0 chassis-1.sym
N 53500 45000 56500 45000 4
N 56500 45000 56500 44400 4
C 80600 52200 1 0 0 vout-1.sym
C 73100 48100 1 0 0 capacitor-3.sym
{
T 73100 48000 5 10 0 0 0 0 1
device=CAPACITOR
T 73695 49100 5 16 1 1 0 0 1
refdes=C101
T 73700 48500 5 16 1 1 0 2 1
value=2200u
T 73100 48100 5 10 0 0 0 0 1
devmap=Panasonic/EEUFC1H222
}
N 73500 49500 73500 51500 4
N 73500 48100 73500 46000 4
C 74600 48100 1 0 0 capacitor-3.sym
{
T 74600 48000 5 10 0 0 0 0 1
device=CAPACITOR
T 75195 49100 5 16 1 1 0 0 1
refdes=C102
T 75200 48500 5 16 1 1 0 2 1
value=2200u
T 74600 48100 5 10 0 0 0 0 1
devmap=Panasonic/EEUFC1H222
}
N 75000 49500 75000 51500 4
N 75000 48100 75000 46000 4
C 76100 48100 1 0 0 capacitor-3.sym
{
T 76100 48000 5 10 0 0 0 0 1
device=CAPACITOR
T 76695 49100 5 16 1 1 0 0 1
refdes=C103
T 76700 48500 5 16 1 1 0 2 1
value=2200u
T 76100 48100 5 10 0 0 0 0 1
devmap=Panasonic/EEUFC1H222
}
N 76500 49500 76500 51500 4
N 76500 48100 76500 46000 4
C 56900 52900 1 180 0 resistor-2.sym
{
T 55595 52800 5 16 1 1 0 6 1
refdes=R100
T 56800 52800 5 16 1 1 0 0 1
value=DNP
T 56900 53100 5 10 0 0 180 0 1
device=RESISTOR
T 56900 52900 5 10 0 0 270 0 1
devmap=generic/R/1206
}
C 57800 52400 1 270 0 resistor-2.sym
{
T 58295 51800 5 16 1 1 0 0 1
refdes=R102
T 58300 51600 5 16 1 1 0 2 1
value=0R
T 57600 52400 5 10 0 0 270 0 1
device=RESISTOR
T 57800 52400 5 10 0 0 0 0 1
devmap=generic/R/1206
}
N 58000 55500 58000 53500 4
N 58000 53500 59500 53500 4
N 58000 48000 58000 49900 4
N 58000 49900 59500 49900 4
N 58000 52400 58000 52700 4
N 56900 52700 59200 52700 4
N 59200 52700 59200 51900 4
N 58000 50800 58000 51000 4
N 56900 50800 59200 50800 4
N 59200 50800 59200 51500 4
C 79300 49500 1 270 0 resistor-2.sym
{
T 79795 48900 5 16 1 1 0 0 1
refdes=R106
T 79800 48700 5 16 1 1 0 2 1
value=DNP
T 79100 49500 5 10 0 0 270 0 1
device=RESISTOR
T 79300 49500 5 10 0 0 0 0 1
devmap=generic/R/1206
}
N 79500 49500 79500 51500 4
N 79500 48100 79500 46000 4
C 52300 55300 1 0 0 output-3.sym
{
T 52500 55100 5 10 0 0 0 0 1
device=OUTPUT
}
N 50900 55500 52300 55500 4
C 46500 55400 1 0 0 spst-1.sym
{
T 46295 56600 5 16 1 1 0 0 1
refdes=S1
T 46500 55050 5 10 0 0 0 0 1
device=SWITCH
T 46500 55400 5 10 0 0 0 0 1
graphical=1
}
C 46500 53900 1 0 0 spst-1.sym
{
T 47195 54400 5 16 0 0 0 3 1
refdes=S1
T 46500 53550 5 10 0 0 0 0 1
device=SWITCH
T 46500 53900 5 10 0 0 0 0 1
graphical=1
}
N 47900 55500 49500 55500 4
C 52300 47800 1 0 0 output-3.sym
{
T 52500 47600 5 10 0 0 0 0 1
device=OUTPUT
}
C 52300 44800 1 0 0 output-3.sym
{
T 52500 44600 5 10 0 0 0 0 1
device=OUTPUT
}
N 47900 54000 50500 54000 4
N 50500 54000 50500 48000 4
N 50500 48000 52300 48000 4
N 52300 45000 49000 45000 4
N 49000 45000 49000 52500 4
N 49000 52500 45000 52500 4
N 46500 54000 45000 54000 4
N 46500 55500 45000 55500 4
B 46300 53500 1900 3000 3 10 1 2 100 100 0 -1 -1 -1 -1 -1
C 64000 52500 1 0 0 resistor-2.sym
{
T 64000 52300 5 10 0 0 0 0 1
device=RESISTOR
T 64095 52800 5 16 1 1 0 6 1
refdes=R103
T 65300 52800 5 16 1 1 0 0 1
value=0R
T 64000 52500 5 10 0 0 0 0 1
devmap=generic/R/1206
}
C 62800 52400 1 270 0 resistor-2.sym
{
T 63295 51800 5 16 1 1 0 0 1
refdes=R104
T 63300 51600 5 16 1 1 0 2 1
value=DNP
T 62600 52400 5 10 0 0 270 0 1
device=RESISTOR
T 62800 52400 5 10 0 0 0 0 1
devmap=generic/R/1206
}
C 64000 50600 1 0 0 resistor-2.sym
{
T 64000 50400 5 10 0 0 0 0 1
device=RESISTOR
T 64095 50900 5 16 1 1 0 6 1
refdes=R105
T 65300 50900 5 16 1 1 0 0 1
value=0R
T 64000 50600 5 10 0 0 0 0 1
devmap=generic/R/1206
}
C 56900 51000 1 180 0 resistor-2.sym
{
T 55595 50900 5 16 1 1 0 6 1
refdes=R101
T 56800 50900 5 16 1 1 0 0 1
value=DNP
T 56900 51200 5 10 0 0 180 0 1
device=RESISTOR
T 56900 51000 5 10 0 0 270 0 1
devmap=generic/R/1206
}
N 55500 50800 55000 50800 4
N 55000 50800 55000 55500 4
N 55500 52700 54500 52700 4
N 54500 52700 54500 48000 4
N 62500 54000 62500 53500 4
N 62500 53500 61900 53500 4
N 61900 49900 62500 49900 4
N 62500 49900 62500 49500 4
N 62200 51900 62200 52700 4
N 62200 52700 64000 52700 4
N 63000 52700 63000 52400 4
N 62200 51500 62200 50800 4
N 62200 50800 64000 50800 4
N 63000 50800 63000 51000 4
N 65400 50800 66500 50800 4
N 66500 50800 66500 54000 4
N 65400 52700 66000 52700 4
N 66000 52700 66000 49500 4
C 52900 55300 1 0 0 input-3.sym
{
T 52300 55100 5 10 0 0 0 0 1
device=INPUT
T 52900 55800 5 16 1 1 0 0 1
refdes=J100
T 53500 55400 5 16 1 1 0 2 1
description=L
T 53400 55500 5 10 0 0 0 0 1
footprint=MOUNTING_HOLE_V_M3.fp
}
C 52900 47800 1 0 0 input-3.sym
{
T 52300 47600 5 10 0 0 0 0 1
device=INPUT
T 52900 48300 5 16 1 1 0 0 1
refdes=J101
T 53500 47900 5 16 1 1 0 2 1
description=N
T 53400 48000 5 10 0 0 0 0 1
footprint=MOUNTING_HOLE_V_M3.fp
}
C 52900 44800 1 0 0 input-3.sym
{
T 52300 44600 5 10 0 0 0 0 1
device=INPUT
T 52900 45300 5 16 1 1 0 0 1
refdes=J102
T 53500 44900 5 16 1 1 0 2 1
description=PE
T 53400 45000 5 10 0 0 0 0 1
footprint=MOUNTING_HOLE_V_M3.fp
}
C 44400 55300 1 0 0 input-3.sym
{
T 43800 55100 5 10 0 0 0 0 1
device=INPUT
T 45000 55400 5 16 1 1 0 2 1
description=L
T 44900 55500 5 10 0 0 0 0 1
graphical=1
}
C 44400 53800 1 0 0 input-3.sym
{
T 43800 53600 5 10 0 0 0 0 1
device=INPUT
T 45000 53900 5 16 1 1 0 2 1
description=N
T 44900 54000 5 10 0 0 0 0 1
graphical=1
}
C 44400 52300 1 0 0 input-3.sym
{
T 43800 52100 5 10 0 0 0 0 1
device=INPUT
T 45000 52400 5 16 1 1 0 2 1
description=PE
T 44900 52500 5 10 0 0 0 0 1
graphical=1
}
C 67700 41200 1 0 0 output-4.sym
{
T 68300 41100 5 10 0 0 0 0 1
device=OUTPUT
T 68200 41900 5 16 1 1 0 3 1
refdes=J103
T 68100 41600 5 16 1 1 0 6 1
description=V+
T 68100 41400 5 16 1 1 0 8 1
slot=1
T 67700 41200 5 10 0 0 0 0 1
devmap=slots/16
T 67700 41200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
}
C 67700 40700 1 0 0 output-4.sym
{
T 68300 40600 5 10 0 0 0 0 1
device=OUTPUT
T 68700 41300 5 16 0 0 0 6 1
refdes=J103
T 68100 41100 5 16 0 0 0 6 1
description=V+
T 68100 40900 5 16 1 1 0 8 1
slot=3
T 67700 40700 5 10 0 0 0 0 1
devmap=slots/16
T 67700 40700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
}
C 67700 40200 1 0 0 output-4.sym
{
T 68300 40100 5 10 0 0 0 0 1
device=OUTPUT
T 68700 40800 5 16 0 0 0 6 1
refdes=J103
T 68100 40600 5 16 0 0 0 6 1
description=V+
T 68100 40400 5 16 1 1 0 8 1
slot=5
T 67700 40200 5 10 0 0 0 0 1
devmap=slots/16
T 67700 40200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
}
C 67700 39700 1 0 0 output-4.sym
{
T 68300 39600 5 10 0 0 0 0 1
device=OUTPUT
T 68700 40300 5 16 0 0 0 6 1
refdes=J103
T 68100 40100 5 16 0 0 0 6 1
description=V+
T 68100 39900 5 16 1 1 0 8 1
slot=7
T 67700 39700 5 10 0 0 0 0 1
devmap=slots/16
T 67700 39700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
}
C 67700 39200 1 0 0 output-4.sym
{
T 68300 39100 5 10 0 0 0 0 1
device=OUTPUT
T 68700 39800 5 16 0 0 0 6 1
refdes=J103
T 68100 39600 5 16 0 0 0 6 1
description=V+
T 68100 39400 5 16 1 1 0 8 1
slot=9
T 67700 39200 5 10 0 0 0 0 1
devmap=slots/16
T 67700 39200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
}
C 67700 38700 1 0 0 output-4.sym
{
T 68300 38600 5 10 0 0 0 0 1
device=OUTPUT
T 68700 39300 5 16 0 0 0 6 1
refdes=J103
T 68100 39100 5 16 0 0 0 6 1
description=V+
T 68100 38900 5 16 1 1 0 8 1
slot=11
T 67700 38700 5 10 0 0 0 0 1
devmap=slots/16
T 67700 38700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
}
C 67700 38200 1 0 0 output-4.sym
{
T 68300 38100 5 10 0 0 0 0 1
device=OUTPUT
T 68700 38800 5 16 0 0 0 6 1
refdes=J103
T 68100 38600 5 16 0 0 0 6 1
description=V+
T 68100 38400 5 16 1 1 0 8 1
slot=13
T 67700 38200 5 10 0 0 0 0 1
devmap=slots/16
T 67700 38200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
}
C 67700 37700 1 0 0 output-4.sym
{
T 68300 37600 5 10 0 0 0 0 1
device=OUTPUT
T 68700 38300 5 16 0 0 0 6 1
refdes=J103
T 68100 38100 5 16 0 0 0 6 1
description=V+
T 68100 37900 5 16 1 1 0 8 1
slot=15
T 67700 37700 5 10 0 0 0 0 1
devmap=slots/16
T 67700 37700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
}
C 67700 36200 1 0 0 output-4.sym
{
T 68300 36100 5 10 0 0 0 0 1
device=OUTPUT
T 67700 36200 5 10 0 0 0 0 1
devmap=slots/16
T 67700 36200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 68200 36900 5 16 1 1 0 3 1
refdes=J103
T 68100 36600 5 16 1 1 0 6 1
description=V-
T 68100 36400 5 16 1 1 0 8 1
slot=2
}
C 67700 35700 1 0 0 output-4.sym
{
T 68300 35600 5 10 0 0 0 0 1
device=OUTPUT
T 68700 36300 5 16 0 0 0 6 1
refdes=J103
T 68100 36100 5 16 0 0 0 6 1
description=V-
T 67700 35700 5 10 0 0 0 0 1
devmap=slots/16
T 67700 35700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 68100 35900 5 16 1 1 0 8 1
slot=4
}
C 67700 35200 1 0 0 output-4.sym
{
T 68300 35100 5 10 0 0 0 0 1
device=OUTPUT
T 68700 35800 5 16 0 0 0 6 1
refdes=J103
T 68100 35600 5 16 0 0 0 6 1
description=V-
T 67700 35200 5 10 0 0 0 0 1
devmap=slots/16
T 67700 35200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 68100 35400 5 16 1 1 0 8 1
slot=6
}
C 67700 34700 1 0 0 output-4.sym
{
T 68300 34600 5 10 0 0 0 0 1
device=OUTPUT
T 68700 35300 5 16 0 0 0 6 1
refdes=J103
T 68100 35100 5 16 0 0 0 6 1
description=V-
T 67700 34700 5 10 0 0 0 0 1
devmap=slots/16
T 67700 34700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 68100 34900 5 16 1 1 0 8 1
slot=8
}
C 67700 34200 1 0 0 output-4.sym
{
T 68300 34100 5 10 0 0 0 0 1
device=OUTPUT
T 68700 34800 5 16 0 0 0 6 1
refdes=J103
T 68100 34600 5 16 0 0 0 6 1
description=V-
T 67700 34200 5 10 0 0 0 0 1
devmap=slots/16
T 67700 34200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 68100 34400 5 16 1 1 0 8 1
slot=10
}
C 67700 33700 1 0 0 output-4.sym
{
T 68300 33600 5 10 0 0 0 0 1
device=OUTPUT
T 68700 34300 5 16 0 0 0 6 1
refdes=J103
T 68100 34100 5 16 0 0 0 6 1
description=V-
T 67700 33700 5 10 0 0 0 0 1
devmap=slots/16
T 67700 33700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 68100 33900 5 16 1 1 0 8 1
slot=12
}
C 67700 33200 1 0 0 output-4.sym
{
T 68300 33100 5 10 0 0 0 0 1
device=OUTPUT
T 68700 33800 5 16 0 0 0 6 1
refdes=J103
T 68100 33600 5 16 0 0 0 6 1
description=V-
T 67700 33200 5 10 0 0 0 0 1
devmap=slots/16
T 67700 33200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 68100 33400 5 16 1 1 0 8 1
slot=14
}
C 67700 32700 1 0 0 output-4.sym
{
T 68300 32600 5 10 0 0 0 0 1
device=OUTPUT
T 68700 33300 5 16 0 0 0 6 1
refdes=J103
T 68100 33100 5 16 0 0 0 6 1
description=V-
T 67700 32700 5 10 0 0 0 0 1
devmap=slots/16
T 67700 32700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 68100 32900 5 16 1 1 0 8 1
slot=16
}
C 67100 42200 1 0 0 vout-1.sym
N 67500 38000 67500 42200 4
N 67500 41500 68100 41500 4
N 67500 38000 68100 38000 4
N 67500 41000 68100 41000 4
N 67500 40500 68100 40500 4
N 67500 40000 68100 40000 4
N 67500 39500 68100 39500 4
N 67500 39000 68100 39000 4
N 67500 38500 68100 38500 4
N 67500 32300 67500 36500 4
N 67500 36500 68100 36500 4
N 67500 33000 68100 33000 4
N 67500 36000 68100 36000 4
N 67500 35500 68100 35500 4
N 67500 35000 68100 35000 4
N 67500 34500 68100 34500 4
N 67500 34000 68100 34000 4
N 67500 33500 68100 33500 4
C 67200 31700 1 0 0 gnd-1.sym
C 71700 41200 1 0 0 output-4.sym
{
T 72300 41100 5 10 0 0 0 0 1
device=OUTPUT
T 71700 41200 5 10 0 0 0 0 1
devmap=slots/16
T 71700 41200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 72200 41900 5 16 1 1 0 3 1
refdes=J104
T 72100 41600 5 16 1 1 0 6 1
description=V+
T 72100 41400 5 16 1 1 0 8 1
slot=1
}
C 71700 40700 1 0 0 output-4.sym
{
T 72300 40600 5 10 0 0 0 0 1
device=OUTPUT
T 72700 41300 5 16 0 0 0 6 1
refdes=J104
T 72100 41100 5 16 0 0 0 6 1
description=V+
T 71700 40700 5 10 0 0 0 0 1
devmap=slots/16
T 71700 40700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 72100 40900 5 16 1 1 0 8 1
slot=3
}
C 71700 40200 1 0 0 output-4.sym
{
T 72300 40100 5 10 0 0 0 0 1
device=OUTPUT
T 72700 40800 5 16 0 0 0 6 1
refdes=J104
T 72100 40600 5 16 0 0 0 6 1
description=V+
T 71700 40200 5 10 0 0 0 0 1
devmap=slots/16
T 71700 40200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 72100 40400 5 16 1 1 0 8 1
slot=5
}
C 71700 39700 1 0 0 output-4.sym
{
T 72300 39600 5 10 0 0 0 0 1
device=OUTPUT
T 72700 40300 5 16 0 0 0 6 1
refdes=J104
T 72100 40100 5 16 0 0 0 6 1
description=V+
T 71700 39700 5 10 0 0 0 0 1
devmap=slots/16
T 71700 39700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 72100 39900 5 16 1 1 0 8 1
slot=7
}
C 71700 39200 1 0 0 output-4.sym
{
T 72300 39100 5 10 0 0 0 0 1
device=OUTPUT
T 72700 39800 5 16 0 0 0 6 1
refdes=J104
T 72100 39600 5 16 0 0 0 6 1
description=V+
T 71700 39200 5 10 0 0 0 0 1
devmap=slots/16
T 71700 39200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 72100 39400 5 16 1 1 0 8 1
slot=9
}
C 71700 38700 1 0 0 output-4.sym
{
T 72300 38600 5 10 0 0 0 0 1
device=OUTPUT
T 72700 39300 5 16 0 0 0 6 1
refdes=J104
T 72100 39100 5 16 0 0 0 6 1
description=V+
T 71700 38700 5 10 0 0 0 0 1
devmap=slots/16
T 71700 38700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 72100 38900 5 16 1 1 0 8 1
slot=11
}
C 71700 38200 1 0 0 output-4.sym
{
T 72300 38100 5 10 0 0 0 0 1
device=OUTPUT
T 72700 38800 5 16 0 0 0 6 1
refdes=J104
T 72100 38600 5 16 0 0 0 6 1
description=V+
T 71700 38200 5 10 0 0 0 0 1
devmap=slots/16
T 71700 38200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 72100 38400 5 16 1 1 0 8 1
slot=13
}
C 71700 37700 1 0 0 output-4.sym
{
T 72300 37600 5 10 0 0 0 0 1
device=OUTPUT
T 72700 38300 5 16 0 0 0 6 1
refdes=J104
T 72100 38100 5 16 0 0 0 6 1
description=V+
T 71700 37700 5 10 0 0 0 0 1
devmap=slots/16
T 71700 37700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 72100 37900 5 16 1 1 0 8 1
slot=15
}
C 71700 36200 1 0 0 output-4.sym
{
T 72300 36100 5 10 0 0 0 0 1
device=OUTPUT
T 71700 36200 5 10 0 0 0 0 1
devmap=slots/16
T 71700 36200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 72200 36900 5 16 1 1 0 3 1
refdes=J104
T 72100 36600 5 16 1 1 0 6 1
description=V-
T 72100 36400 5 16 1 1 0 8 1
slot=2
}
C 71700 35700 1 0 0 output-4.sym
{
T 72300 35600 5 10 0 0 0 0 1
device=OUTPUT
T 72700 36300 5 16 0 0 0 6 1
refdes=J104
T 72100 36100 5 16 0 0 0 6 1
description=V-
T 71700 35700 5 10 0 0 0 0 1
devmap=slots/16
T 71700 35700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 72100 35900 5 16 1 1 0 8 1
slot=4
}
C 71700 35200 1 0 0 output-4.sym
{
T 72300 35100 5 10 0 0 0 0 1
device=OUTPUT
T 72700 35800 5 16 0 0 0 6 1
refdes=J104
T 72100 35600 5 16 0 0 0 6 1
description=V-
T 71700 35200 5 10 0 0 0 0 1
devmap=slots/16
T 71700 35200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 72100 35400 5 16 1 1 0 8 1
slot=6
}
C 71700 34700 1 0 0 output-4.sym
{
T 72300 34600 5 10 0 0 0 0 1
device=OUTPUT
T 72700 35300 5 16 0 0 0 6 1
refdes=J104
T 72100 35100 5 16 0 0 0 6 1
description=V-
T 71700 34700 5 10 0 0 0 0 1
devmap=slots/16
T 71700 34700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 72100 34900 5 16 1 1 0 8 1
slot=8
}
C 71700 34200 1 0 0 output-4.sym
{
T 72300 34100 5 10 0 0 0 0 1
device=OUTPUT
T 72700 34800 5 16 0 0 0 6 1
refdes=J104
T 72100 34600 5 16 0 0 0 6 1
description=V-
T 71700 34200 5 10 0 0 0 0 1
devmap=slots/16
T 71700 34200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 72100 34400 5 16 1 1 0 8 1
slot=10
}
C 71700 33700 1 0 0 output-4.sym
{
T 72300 33600 5 10 0 0 0 0 1
device=OUTPUT
T 72700 34300 5 16 0 0 0 6 1
refdes=J104
T 72100 34100 5 16 0 0 0 6 1
description=V-
T 71700 33700 5 10 0 0 0 0 1
devmap=slots/16
T 71700 33700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 72100 33900 5 16 1 1 0 8 1
slot=12
}
C 71700 33200 1 0 0 output-4.sym
{
T 72300 33100 5 10 0 0 0 0 1
device=OUTPUT
T 72700 33800 5 16 0 0 0 6 1
refdes=J104
T 72100 33600 5 16 0 0 0 6 1
description=V-
T 71700 33200 5 10 0 0 0 0 1
devmap=slots/16
T 71700 33200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 72100 33400 5 16 1 1 0 8 1
slot=14
}
C 71700 32700 1 0 0 output-4.sym
{
T 72300 32600 5 10 0 0 0 0 1
device=OUTPUT
T 72700 33300 5 16 0 0 0 6 1
refdes=J104
T 72100 33100 5 16 0 0 0 6 1
description=V-
T 71700 32700 5 10 0 0 0 0 1
devmap=slots/16
T 71700 32700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 72100 32900 5 16 1 1 0 8 1
slot=16
}
C 71100 42200 1 0 0 vout-1.sym
N 71500 38000 71500 42200 4
N 71500 41500 72100 41500 4
N 71500 38000 72100 38000 4
N 71500 41000 72100 41000 4
N 71500 40500 72100 40500 4
N 71500 40000 72100 40000 4
N 71500 39500 72100 39500 4
N 71500 39000 72100 39000 4
N 71500 38500 72100 38500 4
N 71500 32300 71500 36500 4
N 71500 36500 72100 36500 4
N 71500 33000 72100 33000 4
N 71500 36000 72100 36000 4
N 71500 35500 72100 35500 4
N 71500 35000 72100 35000 4
N 71500 34500 72100 34500 4
N 71500 34000 72100 34000 4
N 71500 33500 72100 33500 4
C 71200 31700 1 0 0 gnd-1.sym
C 75700 41200 1 0 0 output-4.sym
{
T 76300 41100 5 10 0 0 0 0 1
device=OUTPUT
T 75700 41200 5 10 0 0 0 0 1
devmap=slots/16
T 75700 41200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 76200 41900 5 16 1 1 0 3 1
refdes=J105
T 76100 41600 5 16 1 1 0 6 1
description=V+
T 76100 41400 5 16 1 1 0 8 1
slot=1
}
C 75700 40700 1 0 0 output-4.sym
{
T 76300 40600 5 10 0 0 0 0 1
device=OUTPUT
T 76700 41300 5 16 0 0 0 6 1
refdes=J105
T 76100 41100 5 16 0 0 0 6 1
description=V+
T 75700 40700 5 10 0 0 0 0 1
devmap=slots/16
T 75700 40700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 76100 40900 5 16 1 1 0 8 1
slot=3
}
C 75700 40200 1 0 0 output-4.sym
{
T 76300 40100 5 10 0 0 0 0 1
device=OUTPUT
T 76700 40800 5 16 0 0 0 6 1
refdes=J105
T 76100 40600 5 16 0 0 0 6 1
description=V+
T 75700 40200 5 10 0 0 0 0 1
devmap=slots/16
T 75700 40200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 76100 40400 5 16 1 1 0 8 1
slot=5
}
C 75700 39700 1 0 0 output-4.sym
{
T 76300 39600 5 10 0 0 0 0 1
device=OUTPUT
T 76700 40300 5 16 0 0 0 6 1
refdes=J105
T 76100 40100 5 16 0 0 0 6 1
description=V+
T 75700 39700 5 10 0 0 0 0 1
devmap=slots/16
T 75700 39700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 76100 39900 5 16 1 1 0 8 1
slot=7
}
C 75700 39200 1 0 0 output-4.sym
{
T 76300 39100 5 10 0 0 0 0 1
device=OUTPUT
T 76700 39800 5 16 0 0 0 6 1
refdes=J105
T 76100 39600 5 16 0 0 0 6 1
description=V+
T 75700 39200 5 10 0 0 0 0 1
devmap=slots/16
T 75700 39200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 76100 39400 5 16 1 1 0 8 1
slot=9
}
C 75700 38700 1 0 0 output-4.sym
{
T 76300 38600 5 10 0 0 0 0 1
device=OUTPUT
T 76700 39300 5 16 0 0 0 6 1
refdes=J105
T 76100 39100 5 16 0 0 0 6 1
description=V+
T 75700 38700 5 10 0 0 0 0 1
devmap=slots/16
T 75700 38700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 76100 38900 5 16 1 1 0 8 1
slot=11
}
C 75700 38200 1 0 0 output-4.sym
{
T 76300 38100 5 10 0 0 0 0 1
device=OUTPUT
T 76700 38800 5 16 0 0 0 6 1
refdes=J105
T 76100 38600 5 16 0 0 0 6 1
description=V+
T 75700 38200 5 10 0 0 0 0 1
devmap=slots/16
T 75700 38200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 76100 38400 5 16 1 1 0 8 1
slot=13
}
C 75700 37700 1 0 0 output-4.sym
{
T 76300 37600 5 10 0 0 0 0 1
device=OUTPUT
T 76700 38300 5 16 0 0 0 6 1
refdes=J105
T 76100 38100 5 16 0 0 0 6 1
description=V+
T 75700 37700 5 10 0 0 0 0 1
devmap=slots/16
T 75700 37700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 76100 37900 5 16 1 1 0 8 1
slot=15
}
C 75700 36200 1 0 0 output-4.sym
{
T 76300 36100 5 10 0 0 0 0 1
device=OUTPUT
T 75700 36200 5 10 0 0 0 0 1
devmap=slots/16
T 75700 36200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 76200 36900 5 16 1 1 0 3 1
refdes=J105
T 76100 36600 5 16 1 1 0 6 1
description=V-
T 76100 36400 5 16 1 1 0 8 1
slot=2
}
C 75700 35700 1 0 0 output-4.sym
{
T 76300 35600 5 10 0 0 0 0 1
device=OUTPUT
T 76700 36300 5 16 0 0 0 6 1
refdes=J105
T 76100 36100 5 16 0 0 0 6 1
description=V-
T 75700 35700 5 10 0 0 0 0 1
devmap=slots/16
T 75700 35700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 76100 35900 5 16 1 1 0 8 1
slot=4
}
C 75700 35200 1 0 0 output-4.sym
{
T 76300 35100 5 10 0 0 0 0 1
device=OUTPUT
T 76700 35800 5 16 0 0 0 6 1
refdes=J105
T 76100 35600 5 16 0 0 0 6 1
description=V-
T 75700 35200 5 10 0 0 0 0 1
devmap=slots/16
T 75700 35200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 76100 35400 5 16 1 1 0 8 1
slot=6
}
C 75700 34700 1 0 0 output-4.sym
{
T 76300 34600 5 10 0 0 0 0 1
device=OUTPUT
T 76700 35300 5 16 0 0 0 6 1
refdes=J105
T 76100 35100 5 16 0 0 0 6 1
description=V-
T 75700 34700 5 10 0 0 0 0 1
devmap=slots/16
T 75700 34700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 76100 34900 5 16 1 1 0 8 1
slot=8
}
C 75700 34200 1 0 0 output-4.sym
{
T 76300 34100 5 10 0 0 0 0 1
device=OUTPUT
T 76700 34800 5 16 0 0 0 6 1
refdes=J105
T 76100 34600 5 16 0 0 0 6 1
description=V-
T 75700 34200 5 10 0 0 0 0 1
devmap=slots/16
T 75700 34200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 76100 34400 5 16 1 1 0 8 1
slot=10
}
C 75700 33700 1 0 0 output-4.sym
{
T 76300 33600 5 10 0 0 0 0 1
device=OUTPUT
T 76700 34300 5 16 0 0 0 6 1
refdes=J105
T 76100 34100 5 16 0 0 0 6 1
description=V-
T 75700 33700 5 10 0 0 0 0 1
devmap=slots/16
T 75700 33700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 76100 33900 5 16 1 1 0 8 1
slot=12
}
C 75700 33200 1 0 0 output-4.sym
{
T 76300 33100 5 10 0 0 0 0 1
device=OUTPUT
T 76700 33800 5 16 0 0 0 6 1
refdes=J105
T 76100 33600 5 16 0 0 0 6 1
description=V-
T 75700 33200 5 10 0 0 0 0 1
devmap=slots/16
T 75700 33200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 76100 33400 5 16 1 1 0 8 1
slot=14
}
C 75700 32700 1 0 0 output-4.sym
{
T 76300 32600 5 10 0 0 0 0 1
device=OUTPUT
T 76700 33300 5 16 0 0 0 6 1
refdes=J105
T 76100 33100 5 16 0 0 0 6 1
description=V-
T 75700 32700 5 10 0 0 0 0 1
devmap=slots/16
T 75700 32700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 76100 32900 5 16 1 1 0 8 1
slot=16
}
C 75100 42200 1 0 0 vout-1.sym
N 75500 38000 75500 42200 4
N 75500 41500 76100 41500 4
N 75500 38000 76100 38000 4
N 75500 41000 76100 41000 4
N 75500 40500 76100 40500 4
N 75500 40000 76100 40000 4
N 75500 39500 76100 39500 4
N 75500 39000 76100 39000 4
N 75500 38500 76100 38500 4
N 75500 32300 75500 36500 4
N 75500 36500 76100 36500 4
N 75500 33000 76100 33000 4
N 75500 36000 76100 36000 4
N 75500 35500 76100 35500 4
N 75500 35000 76100 35000 4
N 75500 34500 76100 34500 4
N 75500 34000 76100 34000 4
N 75500 33500 76100 33500 4
C 75200 31700 1 0 0 gnd-1.sym
C 79700 41200 1 0 0 output-4.sym
{
T 80300 41100 5 10 0 0 0 0 1
device=OUTPUT
T 79700 41200 5 10 0 0 0 0 1
devmap=slots/16
T 79700 41200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 80200 41900 5 16 1 1 0 3 1
refdes=J106
T 80100 41600 5 16 1 1 0 6 1
description=V+
T 80100 41400 5 16 1 1 0 8 1
slot=1
}
C 79700 40700 1 0 0 output-4.sym
{
T 80300 40600 5 10 0 0 0 0 1
device=OUTPUT
T 80700 41300 5 16 0 0 0 6 1
refdes=J106
T 80100 41100 5 16 0 0 0 6 1
description=V+
T 79700 40700 5 10 0 0 0 0 1
devmap=slots/16
T 79700 40700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 80100 40900 5 16 1 1 0 8 1
slot=3
}
C 79700 40200 1 0 0 output-4.sym
{
T 80300 40100 5 10 0 0 0 0 1
device=OUTPUT
T 80700 40800 5 16 0 0 0 6 1
refdes=J106
T 80100 40600 5 16 0 0 0 6 1
description=V+
T 79700 40200 5 10 0 0 0 0 1
devmap=slots/16
T 79700 40200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 80100 40400 5 16 1 1 0 8 1
slot=5
}
C 79700 39700 1 0 0 output-4.sym
{
T 80300 39600 5 10 0 0 0 0 1
device=OUTPUT
T 80700 40300 5 16 0 0 0 6 1
refdes=J106
T 80100 40100 5 16 0 0 0 6 1
description=V+
T 79700 39700 5 10 0 0 0 0 1
devmap=slots/16
T 79700 39700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 80100 39900 5 16 1 1 0 8 1
slot=7
}
C 79700 39200 1 0 0 output-4.sym
{
T 80300 39100 5 10 0 0 0 0 1
device=OUTPUT
T 80700 39800 5 16 0 0 0 6 1
refdes=J106
T 80100 39600 5 16 0 0 0 6 1
description=V+
T 79700 39200 5 10 0 0 0 0 1
devmap=slots/16
T 79700 39200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 80100 39400 5 16 1 1 0 8 1
slot=9
}
C 79700 38700 1 0 0 output-4.sym
{
T 80300 38600 5 10 0 0 0 0 1
device=OUTPUT
T 80700 39300 5 16 0 0 0 6 1
refdes=J106
T 80100 39100 5 16 0 0 0 6 1
description=V+
T 79700 38700 5 10 0 0 0 0 1
devmap=slots/16
T 79700 38700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 80100 38900 5 16 1 1 0 8 1
slot=11
}
C 79700 38200 1 0 0 output-4.sym
{
T 80300 38100 5 10 0 0 0 0 1
device=OUTPUT
T 80700 38800 5 16 0 0 0 6 1
refdes=J106
T 80100 38600 5 16 0 0 0 6 1
description=V+
T 79700 38200 5 10 0 0 0 0 1
devmap=slots/16
T 79700 38200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 80100 38400 5 16 1 1 0 8 1
slot=13
}
C 79700 37700 1 0 0 output-4.sym
{
T 80300 37600 5 10 0 0 0 0 1
device=OUTPUT
T 80700 38300 5 16 0 0 0 6 1
refdes=J106
T 80100 38100 5 16 0 0 0 6 1
description=V+
T 79700 37700 5 10 0 0 0 0 1
devmap=slots/16
T 79700 37700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 80100 37900 5 16 1 1 0 8 1
slot=15
}
C 79700 36200 1 0 0 output-4.sym
{
T 80300 36100 5 10 0 0 0 0 1
device=OUTPUT
T 79700 36200 5 10 0 0 0 0 1
devmap=slots/16
T 79700 36200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 80200 36900 5 16 1 1 0 3 1
refdes=J106
T 80100 36600 5 16 1 1 0 6 1
description=V-
T 80100 36400 5 16 1 1 0 8 1
slot=2
}
C 79700 35700 1 0 0 output-4.sym
{
T 80300 35600 5 10 0 0 0 0 1
device=OUTPUT
T 80700 36300 5 16 0 0 0 6 1
refdes=J106
T 80100 36100 5 16 0 0 0 6 1
description=V-
T 79700 35700 5 10 0 0 0 0 1
devmap=slots/16
T 79700 35700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 80100 35900 5 16 1 1 0 8 1
slot=4
}
C 79700 35200 1 0 0 output-4.sym
{
T 80300 35100 5 10 0 0 0 0 1
device=OUTPUT
T 80700 35800 5 16 0 0 0 6 1
refdes=J106
T 80100 35600 5 16 0 0 0 6 1
description=V-
T 79700 35200 5 10 0 0 0 0 1
devmap=slots/16
T 79700 35200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 80100 35400 5 16 1 1 0 8 1
slot=6
}
C 79700 34700 1 0 0 output-4.sym
{
T 80300 34600 5 10 0 0 0 0 1
device=OUTPUT
T 80700 35300 5 16 0 0 0 6 1
refdes=J106
T 80100 35100 5 16 0 0 0 6 1
description=V-
T 79700 34700 5 10 0 0 0 0 1
devmap=slots/16
T 79700 34700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 80100 34900 5 16 1 1 0 8 1
slot=8
}
C 79700 34200 1 0 0 output-4.sym
{
T 80300 34100 5 10 0 0 0 0 1
device=OUTPUT
T 80700 34800 5 16 0 0 0 6 1
refdes=J106
T 80100 34600 5 16 0 0 0 6 1
description=V-
T 79700 34200 5 10 0 0 0 0 1
devmap=slots/16
T 79700 34200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 80100 34400 5 16 1 1 0 8 1
slot=10
}
C 79700 33700 1 0 0 output-4.sym
{
T 80300 33600 5 10 0 0 0 0 1
device=OUTPUT
T 80700 34300 5 16 0 0 0 6 1
refdes=J106
T 80100 34100 5 16 0 0 0 6 1
description=V-
T 79700 33700 5 10 0 0 0 0 1
devmap=slots/16
T 79700 33700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 80100 33900 5 16 1 1 0 8 1
slot=12
}
C 79700 33200 1 0 0 output-4.sym
{
T 80300 33100 5 10 0 0 0 0 1
device=OUTPUT
T 80700 33800 5 16 0 0 0 6 1
refdes=J106
T 80100 33600 5 16 0 0 0 6 1
description=V-
T 79700 33200 5 10 0 0 0 0 1
devmap=slots/16
T 79700 33200 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 80100 33400 5 16 1 1 0 8 1
slot=14
}
C 79700 32700 1 0 0 output-4.sym
{
T 80300 32600 5 10 0 0 0 0 1
device=OUTPUT
T 80700 33300 5 16 0 0 0 6 1
refdes=J106
T 80100 33100 5 16 0 0 0 6 1
description=V-
T 79700 32700 5 10 0 0 0 0 1
devmap=slots/16
T 79700 32700 5 10 0 0 0 0 1
devmap=generic/PinHeader-8x2
T 80100 32900 5 16 1 1 0 8 1
slot=16
}
C 79100 42200 1 0 0 vout-1.sym
N 79500 38000 79500 42200 4
N 79500 41500 80100 41500 4
N 79500 38000 80100 38000 4
N 79500 41000 80100 41000 4
N 79500 40500 80100 40500 4
N 79500 40000 80100 40000 4
N 79500 39500 80100 39500 4
N 79500 39000 80100 39000 4
N 79500 38500 80100 38500 4
N 79500 32300 79500 36500 4
N 79500 36500 80100 36500 4
N 79500 33000 80100 33000 4
N 79500 36000 80100 36000 4
N 79500 35500 80100 35500 4
N 79500 35000 80100 35000 4
N 79500 34500 80100 34500 4
N 79500 34000 80100 34000 4
N 79500 33500 80100 33500 4
C 79200 31700 1 0 0 gnd-1.sym
