<?xml version="1.0"?>
<?xml-stylesheet type="text/xsl" href="/resources/spdi-openaccess-jats.xsl"?>
<!DOCTYPE response [
	
<!ENTITY % article SYSTEM "http://jats.nlm.nih.gov/archiving/1.2/JATS-archivearticle1.dtd">
<!ENTITY % book-part-wrapper SYSTEM "http://jats.nlm.nih.gov/extensions/bits/2.0/BITS-book2.dtd">
	]><response><apiMessage>This XML was provided by Springer Nature</apiMessage><query>doi:10.1007/s42452-020-2772-6</query><apiKey>87ba7cb21f89ce78154df796840621f4</apiKey><result><total>1</total><start>1</start><pageLength>2</pageLength><recordsDisplayed>1</recordsDisplayed></result><records><article dtd-version="1.2" article-type="research-article" xml:lang="en" xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"><front><journal-meta><journal-id journal-id-type="publisher-id">42452</journal-id><journal-title-group><journal-title>SN Applied Sciences</journal-title><abbrev-journal-title abbrev-type="publisher">SN Appl. Sci.</abbrev-journal-title></journal-title-group><issn pub-type="ppub">2523-3963</issn><issn pub-type="epub">2523-3971</issn><publisher><publisher-name>Springer International Publishing</publisher-name><publisher-loc>Cham</publisher-loc></publisher></journal-meta><article-meta><article-id pub-id-type="publisher-id">s42452-020-2772-6</article-id><article-id pub-id-type="manuscript">2772</article-id><article-id pub-id-type="doi">10.1007/s42452-020-2772-6</article-id><article-categories><subj-group subj-group-type="heading"><subject>Research Article</subject></subj-group><subj-group subj-group-type="article-collection" specific-use=""><subject>3. Engineering (general)</subject></subj-group></article-categories><title-group><article-title xml:lang="en">Simulation and analysis of three-phase parallel inverter using multicarrier PWM control schemes</article-title></title-group><contrib-group><contrib contrib-type="author" corresp="yes" id="Au1"><name><surname>Dasari</surname><given-names>Manikanta Swamy</given-names></name><address><email>dmks_eeep@vignan.ac.in</email></address><xref ref-type="aff" rid="Aff1">1</xref><xref ref-type="corresp" rid="IDs4245202027726_cor1">a</xref></contrib><contrib contrib-type="author" id="Au2"><name><surname>Mani</surname><given-names>Venkatesan</given-names></name><address><email>venkatesangct@gmail.com</email></address><xref ref-type="aff" rid="Aff1">1</xref></contrib><aff id="Aff1"><label>1</label><institution-wrap><institution-id institution-id-type="GRID">grid.449932.1</institution-id><institution content-type="org-division">Department of Electrical and Electronics Engineering</institution><institution content-type="org-name">Vignan’s Foundation for Science, Technology, and Research</institution></institution-wrap><addr-line content-type="city">Vadlamudi, Guntur</addr-line><country country="IN">India</country></aff></contrib-group><author-notes><corresp id="IDs4245202027726_cor1"><label>a</label><email>dmks_eeep@vignan.ac.in</email></corresp></author-notes><pub-date date-type="pub" publication-format="electronic"><day>24</day><month>4</month><year>2020</year></pub-date><pub-date date-type="pub" publication-format="print"><month>5</month><year>2020</year></pub-date><volume>2</volume><issue seq="175">5</issue><elocation-id>958</elocation-id><history><date date-type="registration"><day>15</day><month>4</month><year>2020</year></date><date date-type="received"><day>4</day><month>1</month><year>2020</year></date><date date-type="accepted"><day>15</day><month>4</month><year>2020</year></date><date date-type="online"><day>24</day><month>4</month><year>2020</year></date></history><permissions><copyright-statement content-type="compact">© Springer Nature Switzerland AG 2020</copyright-statement><copyright-year>2020</copyright-year><copyright-holder>Springer Nature Switzerland AG</copyright-holder></permissions><abstract xml:lang="en" id="Abs1"><title>Abstract</title><p id="Par1">Simulation and analysis of three-phase parallel inverter using multicarrier pulse width modulation such as phase disposition (PD), phase opposition disposition (POD) and alternate phase alternate disposition (APOD) are presented in this article. In this proposed work, reduced active switching count, transformers, single DC input, a high degree of modularity and redundancy are key merits and also suitable for renewable energy systems. The proposed three-phase five-level multilevel inverter with single DC source using a three-phase transformer is controlled by multicarrier pulse width modulation schemes. To generate switching pulses for five-level inverter, four carrier signals can be compared with a reference signal. The performance of the inverter is examined by using PD, POD, and APOD by modulation index (MI) starting from 0.4 to 1. Furthermore, the over-modulation region is also analyzed in this paper. The effectiveness of the system is analyzed in terms of total harmonic distortion by varying the MI of the inverter. The simulation results are verified through MATLAB/Simulink.</p></abstract><kwd-group xml:lang="en"><title>Keywords</title><kwd>Three-phase MLI</kwd><kwd>Reduced switch count</kwd><kwd>MC-PWM</kwd><kwd>THD</kwd></kwd-group><custom-meta-group><custom-meta><meta-name>publisher-imprint-name</meta-name><meta-value>Springer Nature</meta-value></custom-meta><custom-meta><meta-name>volume-issue-count</meta-name><meta-value>12</meta-value></custom-meta><custom-meta><meta-name>issue-article-count</meta-name><meta-value>213</meta-value></custom-meta><custom-meta><meta-name>issue-toc-levels</meta-name><meta-value>0</meta-value></custom-meta><custom-meta><meta-name>issue-pricelist-year</meta-name><meta-value>2020</meta-value></custom-meta><custom-meta><meta-name>issue-copyright-holder</meta-name><meta-value>Springer Nature Switzerland AG</meta-value></custom-meta><custom-meta><meta-name>issue-copyright-year</meta-name><meta-value>2020</meta-value></custom-meta><custom-meta><meta-name>article-contains-esm</meta-name><meta-value>No</meta-value></custom-meta><custom-meta><meta-name>article-numbering-style</meta-name><meta-value>ContentOnly</meta-value></custom-meta><custom-meta><meta-name>article-registration-date-year</meta-name><meta-value>2020</meta-value></custom-meta><custom-meta><meta-name>article-registration-date-month</meta-name><meta-value>4</meta-value></custom-meta><custom-meta><meta-name>article-registration-date-day</meta-name><meta-value>15</meta-value></custom-meta><custom-meta><meta-name>article-toc-levels</meta-name><meta-value>0</meta-value></custom-meta><custom-meta><meta-name>toc-levels</meta-name><meta-value>0</meta-value></custom-meta><custom-meta><meta-name>volume-type</meta-name><meta-value>Regular</meta-value></custom-meta><custom-meta><meta-name>journal-product</meta-name><meta-value>NonStandardArchiveJournal</meta-value></custom-meta><custom-meta><meta-name>numbering-style</meta-name><meta-value>ContentOnly</meta-value></custom-meta><custom-meta><meta-name>article-grants-type</meta-name><meta-value>Regular</meta-value></custom-meta><custom-meta><meta-name>metadata-grant</meta-name><meta-value>OpenAccess</meta-value></custom-meta><custom-meta><meta-name>abstract-grant</meta-name><meta-value>OpenAccess</meta-value></custom-meta><custom-meta><meta-name>bodypdf-grant</meta-name><meta-value>OpenAccess</meta-value></custom-meta><custom-meta><meta-name>bodyhtml-grant</meta-name><meta-value>OpenAccess</meta-value></custom-meta><custom-meta><meta-name>bibliography-grant</meta-name><meta-value>OpenAccess</meta-value></custom-meta><custom-meta><meta-name>esm-grant</meta-name><meta-value>OpenAccess</meta-value></custom-meta><custom-meta><meta-name>online-first</meta-name><meta-value>false</meta-value></custom-meta><custom-meta><meta-name>pdf-file-reference</meta-name><meta-value>BodyRef/PDF/42452_2020_Article_2772.pdf</meta-value></custom-meta><custom-meta><meta-name>pdf-type</meta-name><meta-value>Typeset</meta-value></custom-meta><custom-meta><meta-name>target-type</meta-name><meta-value>OnlinePDF</meta-value></custom-meta><custom-meta><meta-name>issue-online-date-year</meta-name><meta-value>2020</meta-value></custom-meta><custom-meta><meta-name>issue-online-date-month</meta-name><meta-value>6</meta-value></custom-meta><custom-meta><meta-name>issue-online-date-day</meta-name><meta-value>30</meta-value></custom-meta><custom-meta><meta-name>issue-print-date-year</meta-name><meta-value>2020</meta-value></custom-meta><custom-meta><meta-name>issue-print-date-month</meta-name><meta-value>6</meta-value></custom-meta><custom-meta><meta-name>issue-print-date-day</meta-name><meta-value>30</meta-value></custom-meta><custom-meta><meta-name>issue-type</meta-name><meta-value>Regular</meta-value></custom-meta><custom-meta><meta-name>article-type</meta-name><meta-value>OriginalPaper</meta-value></custom-meta><custom-meta><meta-name>journal-subject-primary</meta-name><meta-value>Engineering</meta-value></custom-meta><custom-meta><meta-name>journal-subject-secondary</meta-name><meta-value>Engineering, general</meta-value></custom-meta><custom-meta><meta-name>journal-subject-secondary</meta-name><meta-value>Materials Science, general</meta-value></custom-meta><custom-meta><meta-name>journal-subject-secondary</meta-name><meta-value>Earth Sciences, general</meta-value></custom-meta><custom-meta><meta-name>journal-subject-secondary</meta-name><meta-value>Applied and Technical Physics</meta-value></custom-meta><custom-meta><meta-name>journal-subject-secondary</meta-name><meta-value>Chemistry/Food Science, general</meta-value></custom-meta><custom-meta><meta-name>journal-subject-secondary</meta-name><meta-value>Environment, general</meta-value></custom-meta><custom-meta><meta-name>journal-subject-collection</meta-name><meta-value>Engineering</meta-value></custom-meta><custom-meta><meta-name>open-access</meta-name><meta-value>false</meta-value></custom-meta></custom-meta-group></article-meta></front><body><sec id="Sec1"><title>Introduction</title><p id="Par2">In recent years, the various multilevel inverter topologies have been utilized for the power conversion purpose. But, development of the multilevel inverter topologies is growing for high power and high voltage applications especially renewable energy applications. Out of the various renewable energy sources, solar PV energy is highly preferable for electrical power generation [<xref ref-type="bibr" rid="CR1">1</xref>]. The different types of MLIs topologies have been used for the conversion of renewable energy power into the AC power [<xref ref-type="bibr" rid="CR2">2</xref>, <xref ref-type="bibr" rid="CR3">3</xref>]. MLIs topologies are offered the highest conversion efficiency, lower THD, lower electromagnetic interference and lower passive filtering requirements. Furthermore, it is possible to modify new topologies with a reduced number of components [<xref ref-type="bibr" rid="CR4">4</xref>]. There are three kinds of MLI topologies (1) diode clamped (2) flying capacitor and (3) cascaded H-bridge inverter [<xref ref-type="bibr" rid="CR5">5</xref>]. The many authors have been investigated cascaded H-bridge inverters for grid-connected applications. Three-phase two-level inverter is the most commonly used structure for renewable energy systems applications [<xref ref-type="bibr" rid="CR6">6</xref>]. But it has some own drawbacks, limitation of voltage level, passive filtering requirement, and THD. To eliminate the drawbacks of the three-phase two-level inverter, three-phase inverter topology can be formed by using the six, single-phase two-level inverter that has been proposed [<xref ref-type="bibr" rid="CR7">7</xref>]. The interesting fact in this topology is that there is no necessity for a transformer in the inverter module, but to feed power to the grid it requires a transformer owing to the common-mode current. It uses only one DC source and several single-phase transformers are connected in series at the output side. Furthermore, a three-phase inverter is presented along with a low frequency transformer [<xref ref-type="bibr" rid="CR8">8</xref>, <xref ref-type="bibr" rid="CR9">9</xref>]. It is the all-encompassing variant of the inverters created by [<xref ref-type="bibr" rid="CR8">8</xref>, <xref ref-type="bibr" rid="CR9">9</xref>]. This proposed topology is an extended version of the paper [<xref ref-type="bibr" rid="CR10">10</xref>]. A three-phase inverter is presented by space vector PWM in [<xref ref-type="bibr" rid="CR11">11</xref>]. A three-phase four-wire system is developed for grid application in [<xref ref-type="bibr" rid="CR12">12</xref>]. Recently, the three-phase inverter has been introduced for PV applications [<xref ref-type="bibr" rid="CR13">13</xref>, <xref ref-type="bibr" rid="CR14">14</xref>]. To solve the aforementioned problems, a new three-phase inverter has been developed in this paper, in which three-phase voltages were obtained from a single DC-link and it is possible only, secondary terminals of the transformer are star connection. Furthermore, higher-order harmonics are decreased with the help of the transformer which is highly adaptable for utility applications and isolation between input and output are remarkable benefits. Many authors have been investigated by various carrier-based PWM techniques [<xref ref-type="bibr" rid="CR15">15</xref>, <xref ref-type="bibr" rid="CR16">16</xref>]. In this article, the three-phase parallel inverter can be controlled by MC-PWM (APOD, POD, and PD). The inverter performance can be evaluated in terms of THD.</p></sec><sec id="Sec2"><title>Proposed systems</title><p id="Par3">The block diagram of the proposed system is shown in Fig. <xref rid="Fig1" ref-type="fig">1</xref>. The proposed inverter circuit includes three single-phase five-level inverters. An individual single-phase inverter produces a five-level output voltage from a common DC-link voltage. A single-phase inverter is formed by connecting auxiliary inverter along with an H-bridge inverter. An auxiliary inverter is constructed by single IGBT along with four power diodes. In this three-phase inverter, H-bridge inverter consists of four IGBTs and out of these, <italic>S</italic><sub>a3</sub> and <italic>S</italic><sub>a4</sub> are operated at a rate of the fundamental frequency. The switches <italic>S</italic><sub>a1</sub>, <italic>S</italic><sub>a2</sub>, and <italic>S</italic><sub>a5</sub> in the auxiliary circuit are operated at the rate of the carrier frequency.<fig id="Fig1"><label>Fig. 1</label><caption xml:lang="en"><p>Block diagram of the proposed system</p></caption><graphic specific-use="web" mime-subtype="PNG" xlink:href="MediaObjects/42452_2020_2772_Fig1_HTML.png" id="MO1"/></fig></p><p id="Par4">It is observed from Fig. <xref rid="Fig2" ref-type="fig">2</xref>, phase-A is comprised of normal H-bridge inverter (<italic>S</italic><sub>a1</sub>–<italic>S</italic><sub>a4</sub>) along with auxiliary an inverter (<italic>S</italic><sub>a5</sub>). Similarly, phase-B is comprised of <italic>S</italic><sub>b1</sub>–<italic>S</italic><sub>b4</sub> and <italic>S</italic><sub>b5</sub> and phase-C is comprised of <italic>S</italic><sub>c1</sub>–<italic>S</italic><sub>c4</sub> and <italic>S</italic><sub>c5</sub>. Each single-phase inverter is generated 325 V from the DC link when gating pulses are applied from the control circuit. The voltage of the DC link is supposed to be greater than the inverter output voltage (&gt; √2 × <italic>V</italic><sub>o</sub>). Failing to meet this condition, an inverter is unable to guarantee the power flow to the load. Three single-phase five-level inverters are given to the 12 terminal of the three-phase transformer, and the neutral points are shorted. The key merits are that it obtains a higher output voltage with a reduced number of active devices, transformer, DC input source, and simplified control circuits. They are operated in five states and corresponding voltage states are as follows: When the output voltage is equal to zero, <italic>S</italic><sub>a5</sub> is completely OFF and others are in either ON or OFF the switching table and other four modes of operation are shown in Fig. <xref rid="Fig3" ref-type="fig">3</xref>.<fig id="Fig2"><label>Fig. 2</label><caption xml:lang="en"><p>Proposed power circuit</p></caption><graphic specific-use="web" mime-subtype="PNG" xlink:href="MediaObjects/42452_2020_2772_Fig2_HTML.png" id="MO2"/></fig><fig id="Fig3"><label>Fig. 3</label><caption xml:lang="en"><p>Modes of operation and voltage levels</p></caption><graphic specific-use="web" mime-subtype="PNG" xlink:href="MediaObjects/42452_2020_2772_Fig3_HTML.png" id="MO3"/></fig></p><p id="Par5">Switches <italic>S</italic><sub>a</sub>1, <italic>S</italic><sub>a</sub>2, and <italic>S</italic><sub>a</sub>5 operate at 20 kHz of switching frequency, and one leg of the H-bridge inverter (<italic>S</italic><sub>a3</sub> and <italic>S</italic><sub>a4</sub>) operates in the 50 Hz frequency. The proposed inverter generates a five-level output voltage from the common DC-link voltage. The fault detection and replacement of faulty devices are very easy in this inverter. Actually a generic phase-leg can be decomposed into <italic>S</italic><sub>a3</sub> switch cell and <italic>S</italic><sub>a4</sub> switch cell depending on the load current directions. There is no question that dead-time is not required for either a <italic>S</italic><sub>a3</sub> switch cell or an <italic>S</italic><sub>a4</sub> switch cell because both switch cells are configured with a controllable switch in series with an uncontrollable diode [<xref ref-type="bibr" rid="CR21">21</xref>].</p></sec><sec id="Sec3"><title>Multicarrier-based PWM techniques</title><p id="Par6">The PWM control technique is the most effective control scheme for controlling the three-phase inverter. In this proposed method, carrier-based PWM schemes are used such as PD, POD, and APOD have been applied. These are also called constant frequency techniques; generation switching pulses for an <italic>N</italic> level inverter, an <italic>N</italic> − 1 carrier is required. An amplitude modulation index (MI) and frequency modulation for a multilevel inverter are as follows<disp-formula id="Equ1"><label>1</label><alternatives><mml:math display="block" id="Equ1_Math"><mml:mrow><mml:msub><mml:mi>M</mml:mi><mml:mtext>inv</mml:mtext></mml:msub><mml:mo>=</mml:mo><mml:mfrac><mml:msub><mml:mi>A</mml:mi><mml:mtext>m</mml:mtext></mml:msub><mml:mrow><mml:mfenced close=")" open="(" separators=""><mml:mrow><mml:mi>m</mml:mi><mml:mo>-</mml:mo><mml:mn>1</mml:mn></mml:mrow></mml:mfenced><mml:msub><mml:mi>A</mml:mi><mml:mtext>c</mml:mtext></mml:msub></mml:mrow></mml:mfrac></mml:mrow></mml:math><tex-math id="Equ1_TeX">\documentclass[12pt]{minimal}
				\usepackage{amsmath}
				\usepackage{wasysym}
				\usepackage{amsfonts}
				\usepackage{amssymb}
				\usepackage{amsbsy}
				\usepackage{mathrsfs}
				\usepackage{upgreek}
				\setlength{\oddsidemargin}{-69pt}
				\begin{document}$$M_{\text{inv}} = \frac{{A_{\text{m}} }}{{\left( {m - 1} \right)A_{\text{c}} }}$$\end{document}</tex-math><graphic specific-use="web" mime-subtype="GIF" xlink:href="42452_2020_2772_Article_Equ1.gif"/></alternatives></disp-formula><disp-formula id="Equ2"><label>2</label><alternatives><mml:math display="block" id="Equ2_Math"><mml:mrow><mml:msub><mml:mi>F</mml:mi><mml:mtext>inv</mml:mtext></mml:msub><mml:mo>=</mml:mo><mml:mfrac><mml:msub><mml:mi>f</mml:mi><mml:mtext>c</mml:mtext></mml:msub><mml:msub><mml:mi>f</mml:mi><mml:mtext>m</mml:mtext></mml:msub></mml:mfrac></mml:mrow></mml:math><tex-math id="Equ2_TeX">\documentclass[12pt]{minimal}
				\usepackage{amsmath}
				\usepackage{wasysym}
				\usepackage{amsfonts}
				\usepackage{amssymb}
				\usepackage{amsbsy}
				\usepackage{mathrsfs}
				\usepackage{upgreek}
				\setlength{\oddsidemargin}{-69pt}
				\begin{document}$$F_{\text{inv}} = \frac{{f_{\text{c}} }}{{f_{\text{m}} }}$$\end{document}</tex-math><graphic specific-use="web" mime-subtype="GIF" xlink:href="42452_2020_2772_Article_Equ2.gif"/></alternatives></disp-formula>where <italic>A</italic><sub>m</sub> and <italic>A</italic><sub>c</sub> are the peak amplitude of modulation and carrier signal, respectively.</p><p id="Par7">The frequency of the carrier and modulating signals are termed as <italic>f</italic><sub>c</sub> and <italic>f</italic><sub>m</sub>, respectively. The realization of switching logic to the inverter is implemented by using logic gates. The generalized switching logic diagram is shown in Fig. <xref rid="Fig4" ref-type="fig">4</xref>. The reference and carrier arrangement for PD, POD, and APOD are shown in Figs. <xref rid="Fig5" ref-type="fig">5</xref>, <xref rid="Fig6" ref-type="fig">6</xref> and <xref rid="Fig7" ref-type="fig">7</xref> [<xref ref-type="bibr" rid="CR20">20</xref>].<fig id="Fig4"><label>Fig. 4</label><caption xml:lang="en"><p>Switching pattern realization using logic gates</p></caption><graphic specific-use="web" mime-subtype="PNG" xlink:href="MediaObjects/42452_2020_2772_Fig4_HTML.png" id="MO6"/></fig><fig id="Fig5"><label>Fig. 5</label><caption xml:lang="en"><p>Reference and carrier arrangement for PD</p></caption><graphic specific-use="web" mime-subtype="PNG" xlink:href="MediaObjects/42452_2020_2772_Fig5_HTML.png" id="MO7"/></fig><fig id="Fig6"><label>Fig. 6</label><caption xml:lang="en"><p>Reference and carrier arrangement for POD</p></caption><graphic specific-use="web" mime-subtype="PNG" xlink:href="MediaObjects/42452_2020_2772_Fig6_HTML.png" id="MO8"/></fig><fig id="Fig7"><label>Fig. 7</label><caption xml:lang="en"><p>Reference and carrier arrangement for APOD</p></caption><graphic specific-use="web" mime-subtype="PNG" xlink:href="MediaObjects/42452_2020_2772_Fig7_HTML.png" id="MO9"/></fig></p><p id="Par8">In the APOD technique, each carrier is phase-shifted by 180° from its adjacent carrier. In the POD technique, two carriers waves are arranged above the zero reference and other two carrier waves are arranged below the zero reference. Above the zero reference, carrier waves are in phase with each other and below the zero reference, carrier waves maintain 180° phase shift (opposite) with the above the zero reference carrier waves. In the PD techniques, all carrier waves are in phase with each other. The switching pulses to the inverter switches are shown in Fig. <xref rid="Fig8" ref-type="fig">8</xref>.<fig id="Fig8"><label>Fig. 8</label><caption xml:lang="en"><p>Switching pulses</p></caption><graphic specific-use="web" mime-subtype="PNG" xlink:href="MediaObjects/42452_2020_2772_Fig8_HTML.png" id="MO10"/></fig></p></sec><sec id="Sec4"><title>Simulation results and discussion</title><p id="Par9">The simulation of proposed PWM controlled three-phase inverter is carried out by using MATLAB/Simulink, and obtained simulation results are discussed. The inductor and capacitor values for the filter are 1 mH and 2 μF. The simulation parameters used in the proposed system are shown in Table <xref rid="Tab1" ref-type="table">1</xref>.<table-wrap id="Tab1"><label>Table 1</label><caption xml:lang="en"><p>Simulation parameter values</p></caption><table frame="hsides" rules="groups"><thead><tr><th align="left"><p>Parameters</p></th><th align="left"><p>Specifications</p></th></tr></thead><tbody><tr><td align="left"><p>Inverter input voltage</p></td><td align="left"><p>340 V</p></td></tr><tr><td align="left"><p>Inverter output voltage per phase (RMS)</p></td><td align="left"><p>231 V</p></td></tr><tr><td align="left"><p>Output current (RMS)</p></td><td align="left"><p>1.44 A</p></td></tr><tr><td align="left"><p>Output power</p></td><td align="left"><p>997.92 W</p></td></tr><tr><td align="left"><p>Fundamental frequency</p></td><td align="left"><p>50 Hz</p></td></tr><tr><td align="left"><p>Switching frequency</p></td><td align="left"><p>20 kHz</p></td></tr><tr><td align="left"><p>Inductance</p></td><td align="left"><p>1e−3H</p></td></tr><tr><td align="left"><p>Capacitance</p></td><td align="left"><p>2e−6F</p></td></tr><tr><td align="left"><p>Resistive load</p></td><td align="left"><p>1000 Ω</p></td></tr><tr><td align="left"><p>Transformer primary and secondary voltages</p></td><td align="left"><p>400 V</p></td></tr><tr><td align="left"><p>Transformer rating</p></td><td align="left"><p>3 KVA</p></td></tr></tbody></table></table-wrap></p><sec id="Sec5"><title>Phase disposition (PD)</title><p id="Par10">In this phase disposition technique, the four carrier signals are compared to the reference signal. These four carrier signals are having equal amplitudes and in phase each other.</p><p id="Par11">To generate appropriate pulses to the inverter, four carrier signals are compared with a sinusoidal carrier signal (50 Hz) and it is shown in Fig. <xref rid="Fig5" ref-type="fig">5</xref>, and the switching pattern is also given in Fig. <xref rid="Fig8" ref-type="fig">8</xref>; the <italic>y</italic>-axis is an amplitude in volts, and the <italic>x</italic>-axis is time in seconds. Simulation results of five-level output voltages are depicted in Fig. <xref rid="Fig9" ref-type="fig">9</xref>. The three-phase output voltage, current and THD profile are depicted in Figs. <xref rid="Fig10" ref-type="fig">10</xref> and <xref rid="Fig11" ref-type="fig">11</xref>, respectively. The THD generated by the inverter is about 2.43% at MI equal to 1 using PD-PWM techniques.<fig id="Fig9"><label>Fig. 9</label><caption xml:lang="en"><p>Five-level waveforms of PD</p></caption><graphic specific-use="web" mime-subtype="PNG" xlink:href="MediaObjects/42452_2020_2772_Fig9_HTML.png" id="MO11"/></fig><fig id="Fig10"><label>Fig. 10</label><caption xml:lang="en"><p>Three-phase voltage and current waveforms</p></caption><graphic specific-use="web" mime-subtype="PNG" xlink:href="MediaObjects/42452_2020_2772_Fig10_HTML.png" id="MO12"/></fig><fig id="Fig11"><label>Fig. 11</label><caption xml:lang="en"><p>THD at MI = 1</p></caption><graphic specific-use="web" mime-subtype="PNG" xlink:href="MediaObjects/42452_2020_2772_Fig11_HTML.png" id="MO13"/></fig></p></sec><sec id="Sec6"><title>Phase opposition disposition (POD)</title><p id="Par12">In the POD technique, two carriers waves are arranged above the zero reference and other two carrier waves are arranged below the zero reference. Above the zero reference, carrier waves are in phase with each other and below the zero reference, carrier waves maintain 180° phase shift (opposite) with the above the zero reference carrier waves. All carrier signals are maintained equal amplitude and frequency, but the difference in phase shift is shown in Fig. <xref rid="Fig6" ref-type="fig">6</xref>; the <italic>y</italic>-axis is an amplitude in volts, and the <italic>x</italic>-axis is time in seconds.</p><p id="Par13">Simulation results of five-level output voltages are depicted in Fig. <xref rid="Fig12" ref-type="fig">12</xref>. The three-phase output voltage, current and THD profile are depicted in Figs. <xref rid="Fig13" ref-type="fig">13</xref> and <xref rid="Fig14" ref-type="fig">14</xref>, respectively. The THD generated by the inverter is about 2.44% at MI equal to 1 using POD-PWM techniques.<fig id="Fig12"><label>Fig. 12</label><caption xml:lang="en"><p>Waveforms of POD (five levels)</p></caption><graphic specific-use="web" mime-subtype="PNG" xlink:href="MediaObjects/42452_2020_2772_Fig12_HTML.png" id="MO14"/></fig><fig id="Fig13"><label>Fig. 13</label><caption xml:lang="en"><p>Three-phase voltage and current waveforms of POD</p></caption><graphic specific-use="web" mime-subtype="PNG" xlink:href="MediaObjects/42452_2020_2772_Fig13_HTML.png" id="MO15"/></fig><fig id="Fig14"><label>Fig. 14</label><caption xml:lang="en"><p>THD at MI = 1</p></caption><graphic specific-use="web" mime-subtype="PNG" xlink:href="MediaObjects/42452_2020_2772_Fig14_HTML.png" id="MO16"/></fig></p></sec><sec id="Sec7"><title>Alternate phase opposition disposition (APOD)</title><p id="Par14">In this APOD technique, all the carrier signals are phase-shifted by 180° from the adjacent carriers. In APOD PWM, zero references are placed in the middle of the carriers.</p><p id="Par15">Above the zero references, carriers are positive carriers and below the zero references are negative carriers. In this, all carriers are maintaining 180° shifted with each other and it is shown in Fig. <xref rid="Fig7" ref-type="fig">7</xref>; the <italic>y</italic>-axis is an amplitude in volts, and the <italic>x</italic>-axis is time in seconds.</p><p id="Par16">Simulation results of five-level output voltages are depicted in Fig. <xref rid="Fig15" ref-type="fig">15</xref>. The three-phase output voltage, current and THD profile are depicted in Figs. <xref rid="Fig16" ref-type="fig">16</xref> and <xref rid="Fig17" ref-type="fig">17</xref>, respectively. The THD generated by the inverter is about 2.56% at MI = 1 using APOD-PWM techniques. Figures <xref rid="Fig18" ref-type="fig">18</xref>, <xref rid="Fig19" ref-type="fig">19</xref> and <xref rid="Fig20" ref-type="fig">20</xref> show the inverter output voltage with an MI of 0.5, 0.9 and 1.2, respectively.<fig id="Fig15"><label>Fig. 15</label><caption xml:lang="en"><p>Five-level waveforms of APOD</p></caption><graphic specific-use="web" mime-subtype="PNG" xlink:href="MediaObjects/42452_2020_2772_Fig15_HTML.png" id="MO17"/></fig><fig id="Fig16"><label>Fig. 16</label><caption xml:lang="en"><p>Three-phase voltage and current waveforms of APOD</p></caption><graphic specific-use="web" mime-subtype="PNG" xlink:href="MediaObjects/42452_2020_2772_Fig16_HTML.png" id="MO18"/></fig><fig id="Fig17"><label>Fig. 17</label><caption xml:lang="en"><p>THD at MI-1</p></caption><graphic specific-use="web" mime-subtype="PNG" xlink:href="MediaObjects/42452_2020_2772_Fig17_HTML.png" id="MO19"/></fig><fig id="Fig18"><label>Fig. 18</label><caption xml:lang="en"><p>Inverter output voltage at MI-0.5</p></caption><graphic specific-use="web" mime-subtype="PNG" xlink:href="MediaObjects/42452_2020_2772_Fig18_HTML.png" id="MO20"/></fig><fig id="Fig19"><label>Fig. 19</label><caption xml:lang="en"><p>Inverter output voltage at MI-0.9</p></caption><graphic specific-use="web" mime-subtype="PNG" xlink:href="MediaObjects/42452_2020_2772_Fig19_HTML.png" id="MO21"/></fig><fig id="Fig20"><label>Fig. 20</label><caption xml:lang="en"><p>Inverter output voltage at MI-1.2</p></caption><graphic specific-use="web" mime-subtype="PNG" xlink:href="MediaObjects/42452_2020_2772_Fig20_HTML.png" id="MO22"/></fig></p><p id="Par17">The different components are used in the three-phase inverter, and it is tabulated in Table <xref rid="Tab2" ref-type="table">2</xref>. In [<xref ref-type="bibr" rid="CR18">18</xref>], the five-level inverter has been proposed by the authors. In this topology, six input DC sources and 24 switches are used. Similarly, components are utilized in [<xref ref-type="bibr" rid="CR5">5</xref>, <xref ref-type="bibr" rid="CR19">19</xref>]. The proposed inverter uses only 15 switches, single DC input, and three-phase transformer.<table-wrap id="Tab2"><label>Table 2</label><caption xml:lang="en"><p>Device and components comparison</p></caption><table frame="hsides" rules="groups"><thead><tr><th align="left" rowspan="2"><p>Device and components</p></th><th align="left" colspan="3"><p>References</p></th><th align="left" rowspan="2"><p>Proposed</p></th></tr><tr><th align="left"><p>[<xref ref-type="bibr" rid="CR18">18</xref>]</p></th><th align="left"><p>[<xref ref-type="bibr" rid="CR5">5</xref>]</p></th><th align="left"><p>[<xref ref-type="bibr" rid="CR19">19</xref>]</p></th></tr></thead><tbody><tr><td align="left"><p>DC bus capacitors</p></td><td align="left"><p>06</p></td><td align="left"><p>01</p></td><td align="left"><p>03</p></td><td char="." align="char"><p>03</p></td></tr><tr><td align="left"><p>Diodes</p></td><td align="left"><p>–</p></td><td align="left"><p>–</p></td><td align="left"><p>–</p></td><td char="." align="char"><p>12</p></td></tr><tr><td align="left"><p>Input DC source</p></td><td align="left"><p>06</p></td><td align="left"><p>01</p></td><td align="left"><p>03</p></td><td char="." align="char"><p>01</p></td></tr><tr><td align="left"><p>Transformers</p></td><td align="left"><p>–</p></td><td align="left"><p>06</p></td><td align="left"><p>01</p></td><td char="." align="char"><p>01</p></td></tr><tr><td align="left"><p>Active switches</p></td><td align="left"><p>24</p></td><td align="left"><p>24</p></td><td align="left"><p>18</p></td><td char="." align="char"><p>15</p></td></tr><tr><td align="left"><p>No. of levels</p></td><td align="left"><p>05</p></td><td align="left"><p>07</p></td><td align="left"><p>05</p></td><td char="." align="char"><p>05</p></td></tr></tbody></table></table-wrap></p></sec></sec><sec id="Sec8"><title>Interpretation of simulation results</title><p id="Par18">In this section, interpretation of simulation results of PD-PWM, POD-PWM and APOD-PWM techniques is presented in Tables <xref rid="Tab3" ref-type="table">3</xref>, <xref rid="Tab4" ref-type="table">4</xref> and <xref rid="Tab5" ref-type="table">5</xref>, respectively. The carrier-based PWM (PD, POD, and APOD) techniques have been applied to examine the performance of the inverter with different modulation index. In this, a star-connected resistive (1000Ω) load is considered, so phase voltage, line voltage, and current values are taken in Tables <xref rid="Tab3" ref-type="table">3</xref>, <xref rid="Tab4" ref-type="table">4</xref> and <xref rid="Tab5" ref-type="table">5</xref> with different MC-PWM techniques. From Table <xref rid="Tab3" ref-type="table">3</xref>, the percentage of voltage and current THD is obtained from the various modulation indexes starting from 40 to 100%. Percentages of THDs are obtained from inverter without a filter. 15.74% is obtained from the inverter for the modulation index 1 (one), whereas 38.59% of THD is obtained at 0.4. From Table <xref rid="Tab4" ref-type="table">4</xref>, the percentage of voltage and current THD is obtained from the various modulation indexes starting from 40 to 100%. Percentages of THDs are obtained from inverter without a filter. 19.87% is obtained from the inverter for the modulation index 1 (one), whereas 61.81% of THD is obtained at 0.4. From Table <xref rid="Tab5" ref-type="table">5</xref>, the percentage of voltage and current THD is obtained from the various modulation indexes starting from 40 to 100%. Percentages of THDs are obtained from inverter without a filter. 23.42% is obtained from the inverter for the modulation index 1 (one), whereas 61.81% of THD is obtained at 0.4. From the simulation results, harmonic content developed by the inverter is a minimum of 15.74% compared to the other PWM techniques. Hence, it is concluded PD-PWM techniques significantly improve the performances of the inverter compared to the others and current THD is also within the recommended standard of IEEE. Compared to the existing topologies, the proposed three-phase five-level inverter has been developed with 15 active switches and only one three-phase transformer along with the single DC (SDC) source. The proposed inverter generates a five-level output voltage. Therefore, lower THD profile and lesser passive filtering requirement and higher reliability can be attained since each phase is acting independently. Hence, fault identification and rectification are very easy.<table-wrap id="Tab3"><label>Table 3</label><caption xml:lang="en"><p>Simulation results summary of PD</p></caption><table frame="hsides" rules="groups"><thead><tr><th align="left" rowspan="2"><p>MI</p></th><th align="left" colspan="2"><p><italic>V</italic><sub>Ph</sub></p></th><th align="left" colspan="2"><p><italic>V</italic><sub>L</sub></p></th><th align="left" colspan="2"><p><italic>I</italic><sub>L</sub> (% THD)</p></th></tr><tr><th align="left"><p>Voltage</p></th><th align="left"><p>% THD</p></th><th align="left"><p>Voltage</p></th><th align="left"><p>% THD</p></th><th align="left"><p>Current</p></th><th align="left"><p>% THD</p></th></tr></thead><tbody><tr><td align="left"><p>1</p></td><td char="." align="char"><p>215.3</p></td><td char="." align="char"><p>15.74</p></td><td char="." align="char"><p>372.9</p></td><td char="." align="char"><p>15.72</p></td><td char="." align="char"><p>1.876</p></td><td char="." align="char"><p>2.43</p></td></tr><tr><td align="left"><p>0.9</p></td><td char="." align="char"><p>194.9</p></td><td char="." align="char"><p>16</p></td><td char="." align="char"><p>337.5</p></td><td char="." align="char"><p>16</p></td><td char="." align="char"><p>1.697</p></td><td char="." align="char"><p>2.46</p></td></tr><tr><td align="left"><p>0.8</p></td><td char="." align="char"><p>175</p></td><td char="." align="char"><p>20.2</p></td><td char="." align="char"><p>303.1</p></td><td char="." align="char"><p>20</p></td><td char="." align="char"><p>1.514</p></td><td char="." align="char"><p>2.65</p></td></tr><tr><td align="left"><p>0.5</p></td><td char="." align="char"><p>114.3</p></td><td char="." align="char"><p>32.62</p></td><td char="." align="char"><p>198</p></td><td char="." align="char"><p>32.61</p></td><td char="." align="char"><p>0.959</p></td><td char="." align="char"><p>3.86</p></td></tr><tr><td align="left"><p>0.4</p></td><td char="." align="char"><p>94.96</p></td><td char="." align="char"><p>38.59</p></td><td char="." align="char"><p>164.5</p></td><td char="." align="char"><p>38.56</p></td><td char="." align="char"><p>0.781</p></td><td char="." align="char"><p>3.14</p></td></tr></tbody></table></table-wrap><table-wrap id="Tab4"><label>Table 4</label><caption xml:lang="en"><p>Simulation results summary—POD</p></caption><table frame="hsides" rules="groups"><thead><tr><th align="left" rowspan="2"><p>MI</p></th><th align="left" colspan="2"><p><italic>V</italic><sub>Ph</sub></p></th><th align="left" colspan="2"><p><italic>V</italic><sub>L</sub></p></th><th align="left" colspan="2"><p><italic>I</italic><sub>L</sub> (% THD)</p></th></tr><tr><th align="left"><p>Voltage</p></th><th align="left"><p>% THD</p></th><th align="left"><p>Voltage</p></th><th align="left"><p>% THD</p></th><th align="left"><p>Current</p></th><th align="left"><p>% THD</p></th></tr></thead><tbody><tr><td align="left"><p>1</p></td><td char="." align="char"><p>216.8</p></td><td char="." align="char"><p>19.87</p></td><td char="." align="char"><p>375.5</p></td><td char="." align="char"><p>19.87</p></td><td char="." align="char"><p>1.875</p></td><td char="." align="char"><p>2.44</p></td></tr><tr><td align="left"><p>0.9</p></td><td char="." align="char"><p>199.6</p></td><td char="." align="char"><p>27.46</p></td><td char="." align="char"><p>345.8</p></td><td char="." align="char"><p>27.53</p></td><td char="." align="char"><p>1.697</p></td><td char="." align="char"><p>2.57</p></td></tr><tr><td align="left"><p>0.8</p></td><td char="." align="char"><p>180.7</p></td><td char="." align="char"><p>32.71</p></td><td char="." align="char"><p>312.9</p></td><td char="." align="char"><p>32.80</p></td><td char="." align="char"><p>1.514</p></td><td char="." align="char"><p>2.79</p></td></tr><tr><td align="left"><p>0.5</p></td><td char="." align="char"><p>115.9</p></td><td char="." align="char"><p>36.84</p></td><td char="." align="char"><p>200.7</p></td><td char="." align="char"><p>36.89</p></td><td char="." align="char"><p>0.959</p></td><td char="." align="char"><p>3.88</p></td></tr><tr><td align="left"><p>0.4</p></td><td char="." align="char"><p>104.1</p></td><td char="." align="char"><p>61.81</p></td><td char="." align="char"><p>180.4</p></td><td char="." align="char"><p>61.82</p></td><td char="." align="char"><p>0.781</p></td><td char="." align="char"><p>3.56</p></td></tr></tbody></table></table-wrap><table-wrap id="Tab5"><label>Table 5</label><caption xml:lang="en"><p>Simulation results summary—APOD</p></caption><table frame="hsides" rules="groups"><thead><tr><th align="left" rowspan="2"><p>MI</p></th><th align="left" colspan="2"><p><italic>V</italic><sub>Ph</sub></p></th><th align="left" colspan="2"><p><italic>V</italic><sub>L</sub></p></th><th align="left" colspan="2"><p><italic>I</italic><sub>L</sub> (% THD)</p></th></tr><tr><th align="left"><p>Voltage</p></th><th align="left"><p>% THD</p></th><th align="left"><p>Voltage</p></th><th align="left"><p>% THD</p></th><th align="left"><p>Current</p></th><th align="left"><p>% THD</p></th></tr></thead><tbody><tr><td align="left"><p>1</p></td><td char="." align="char"><p>218.5</p></td><td char="." align="char"><p>23.42</p></td><td char="." align="char"><p>378.4</p></td><td char="." align="char"><p>23.44</p></td><td char="." align="char"><p>1.876</p></td><td char="." align="char"><p>2.48</p></td></tr><tr><td align="left"><p>0.9</p></td><td char="." align="char"><p>199</p></td><td char="." align="char"><p>26.27</p></td><td char="." align="char"><p>344.7</p></td><td char="." align="char"><p>26.35</p></td><td char="." align="char"><p>1.697</p></td><td char="." align="char"><p>2.56</p></td></tr><tr><td align="left"><p>0.8</p></td><td char="." align="char"><p>177.9</p></td><td char="." align="char"><p>27.27</p></td><td char="." align="char"><p>308.2</p></td><td char="." align="char"><p>27.30</p></td><td char="." align="char"><p>1.514</p></td><td char="." align="char"><p>2.71</p></td></tr><tr><td align="left"><p>0.5</p></td><td char="." align="char"><p>115.9</p></td><td char="." align="char"><p>36.84</p></td><td char="." align="char"><p>200.7</p></td><td char="." align="char"><p>36.89</p></td><td char="." align="char"><p>0.959</p></td><td char="." align="char"><p>3.88</p></td></tr><tr><td align="left"><p>0.4</p></td><td char="." align="char"><p>104.1</p></td><td char="." align="char"><p>61.81</p></td><td char="." align="char"><p>180.4</p></td><td char="." align="char"><p>61.82</p></td><td char="." align="char"><p>0.781</p></td><td char="." align="char"><p>3.56</p></td></tr></tbody></table></table-wrap></p><p id="Par19">Figure <xref rid="Fig21" ref-type="fig">21</xref> shows the percentage of voltage and current THD with different modulation index (from Tables <xref rid="Tab3" ref-type="table">3</xref>, <xref rid="Tab4" ref-type="table">4</xref>, <xref rid="Tab5" ref-type="table">5</xref>).<fig id="Fig21"><label>Fig. 21</label><caption xml:lang="en"><p>Inverter THD, <bold>a</bold> voltage, <bold>b</bold> current</p></caption><graphic specific-use="web" mime-subtype="PNG" xlink:href="MediaObjects/42452_2020_2772_Fig21_HTML.png" id="MO23"/></fig></p><p id="Par20">Table <xref rid="Tab6" ref-type="table">6</xref> represents the comparison of THD with the proposed system and the existing system. The proposed system produced 2.43% of THD so as compared to other systems the proposed system produces less THD. Similarly. Figure <xref rid="Fig22" ref-type="fig">22</xref> represents the bar chart of THD proposed system and existing system.<table-wrap id="Tab6"><label>Table 6</label><caption xml:lang="en"><p>THD comparison</p></caption><table frame="hsides" rules="groups"><thead><tr><th align="left"><p>References</p></th><th align="left"><p>% THD</p></th><th align="left"><p>PWM technique</p></th></tr></thead><tbody><tr><td align="left"><p>[<xref ref-type="bibr" rid="CR1">1</xref>]</p></td><td char="." align="char"><p>5.46</p></td><td align="left"><p>MC-PWM</p></td></tr><tr><td align="left"><p>[<xref ref-type="bibr" rid="CR2">2</xref>]</p></td><td char="." align="char"><p>5.69</p></td><td align="left"><p>MC-PWM</p></td></tr><tr><td align="left"><p>[<xref ref-type="bibr" rid="CR8">8</xref>]</p></td><td char="." align="char"><p>3.39</p></td><td align="left"><p>PS-PWM</p></td></tr><tr><td align="left"><p>[<xref ref-type="bibr" rid="CR17">17</xref>]</p></td><td char="." align="char"><p>7.25</p></td><td align="left"><p>PWM</p></td></tr><tr><td align="left"><p>[<xref ref-type="bibr" rid="CR18">18</xref>]</p></td><td char="." align="char"><p>4.16</p></td><td align="left"><p>SPWM</p></td></tr><tr><td align="left"><p>Proposed</p></td><td char="." align="char"><p>2.43</p></td><td align="left"><p>MC-PWM</p></td></tr></tbody></table></table-wrap><fig id="Fig22"><label>Fig. 22</label><caption xml:lang="en"><p>Bar charts of % THD with the proposed system and existing system</p></caption><graphic specific-use="web" mime-subtype="PNG" xlink:href="MediaObjects/42452_2020_2772_Fig22_HTML.png" id="MO24"/></fig></p><sec id="Sec9"><title>Future work</title><p id="Par21">The future work of this research work is to implement experimental setup for grid-connected applications by using field programmable gate array (FPGA) to verify the simulation results and inverter performance.</p></sec></sec><sec id="Sec10" sec-type="conclusions"><title>Conclusion</title><p id="Par22">The MC-PWM control based modified three-phase inverter with minimized switch count using SDC input has been presented in this paper. MC-PWM technique has been used to obtain switching pulses for the inverter switches for the proposed inverter. The switching pulses, (<italic>N</italic> − 1) carrier signals were compared with a single reference signal. Finally, THD comparison has been carried out for simulation results of the proposed system with a different modulation index from 40 to 100%. Finally, the device and the utilization of the components of an inverter were also investigated with existing research findings. The results of the proposed inverter have been analyzed using MATLAB/Simulink.</p></sec></body><back><sec sec-type="ethics-statement"><title>Compliance with ethical standards</title><sec id="FPar1" sec-type="COI-statement"><title>Conflict of interest</title><p id="Par23">The authors declare that there is no conflict of interest.</p></sec></sec><ref-list id="Bib1"><title>References</title><ref-list><ref id="CR1"><label>1.</label><mixed-citation publication-type="book"><person-group person-group-type="author"><name><surname>Holmes</surname><given-names>DG</given-names></name><name><surname>Lipo</surname><given-names>TA</given-names></name></person-group><source>Pulse width modulation for power converters: principles and practice</source><year>2003</year><publisher-loc>Berlin</publisher-loc><publisher-name>Wiley</publisher-name><pub-id pub-id-type="doi">10.1109/9780470546284</pub-id></mixed-citation></ref><ref id="CR2"><label>2.</label><mixed-citation publication-type="journal"><person-group person-group-type="author"><name><surname>Gupta</surname><given-names>KK</given-names></name><name><surname>Jain</surname><given-names>S</given-names></name></person-group><article-title xml:lang="en">A novel multilevel inverter based on switched DC sources</article-title><source>IEEE Trans Ind Electron</source><year>2014</year><volume>61</volume><issue>7</issue><fpage>3269</fpage><lpage>3278</lpage><pub-id pub-id-type="doi">10.1109/TIE.2013.2282606</pub-id></mixed-citation></ref><ref id="CR3"><label>3.</label><mixed-citation publication-type="journal"><person-group person-group-type="author"><name><surname>Kavali</surname><given-names>J</given-names></name><name><surname>Mittal</surname><given-names>A</given-names></name></person-group><article-title xml:lang="en">Analysis of various control schemes for minimal total harmonic distortion in cascaded H-bridge multilevel inverter</article-title><source>Jo Electr Syst Inf Technol</source><year>2016</year><volume>3</volume><fpage>428</fpage><lpage>441</lpage><pub-id pub-id-type="doi">10.1016/j.jesit.2016.01.007</pub-id></mixed-citation></ref><ref id="CR4"><label>4.</label><mixed-citation publication-type="journal"><person-group person-group-type="author"><name><surname>Subramaniam</surname><given-names>S</given-names></name><etal/></person-group><article-title xml:lang="en">Design and implementation of three phase micro inverter based PV module</article-title><source>J Green Eng</source><year>2019</year><volume>9</volume><issue>1</issue><fpage>35</fpage><lpage>59</lpage></mixed-citation></ref><ref id="CR5"><label>5.</label><mixed-citation publication-type="journal"><person-group person-group-type="author"><name><surname>Prabaharan</surname><given-names>N</given-names></name><name><surname>Palanisamy</surname><given-names>K</given-names></name></person-group><article-title xml:lang="en">A comprehensive review on reduced switch multilevel inverter topologies, modulation techniques and applications</article-title><source>Renew Sustain Energy Rev</source><year>2017</year><volume>76</volume><fpage>1248</fpage><lpage>1282</lpage><pub-id pub-id-type="doi">10.1016/j.rser.2017.03.121</pub-id></mixed-citation></ref><ref id="CR6"><label>6.</label><mixed-citation publication-type="journal"><person-group person-group-type="author"><name><surname>Odeh</surname><given-names>CI</given-names></name></person-group><article-title xml:lang="en">Enhanced three-phase multilevel inverter configuration</article-title><source>IET Power Electron</source><year>2013</year><volume>6</volume><issue>6</issue><fpage>1122</fpage><lpage>1131</lpage><pub-id pub-id-type="doi">10.1049/iet-pel.2012.0605</pub-id></mixed-citation></ref><ref id="CR7"><label>7.</label><mixed-citation publication-type="journal"><person-group person-group-type="author"><name><surname>Ala</surname><given-names>G</given-names></name><name><surname>Caruso</surname><given-names>M</given-names></name><name><surname>Miceli</surname><given-names>R</given-names></name><name><surname>Pellitteri</surname><given-names>F</given-names></name><name><surname>Schettino</surname><given-names>G</given-names></name><name><surname>Trapanese</surname><given-names>M</given-names></name><name><surname>Viola</surname><given-names>F</given-names></name></person-group><article-title xml:lang="en">Experimental investigation on the performances of a multilevel inverter using a field programmable gate array-based control system</article-title><source>Energies</source><year>2019</year><volume>12</volume><issue>6</issue><fpage>1016</fpage><pub-id pub-id-type="doi">10.3390/en12061016</pub-id></mixed-citation></ref><ref id="CR8"><label>8.</label><mixed-citation publication-type="journal"><person-group person-group-type="author"><name><surname>Panda</surname><given-names>AK</given-names></name><name><surname>Suresh</surname><given-names>Y</given-names></name></person-group><article-title xml:lang="en">Performance of cascaded multilevel inverter by employing single and three-phase transformers</article-title><source>IET Power Electron</source><year>2012</year><volume>5</volume><issue>9</issue><fpage>1694</fpage><lpage>1705</lpage><pub-id pub-id-type="doi">10.1049/iet-pel.2011.0270</pub-id></mixed-citation></ref><ref id="CR9"><label>9.</label><mixed-citation publication-type="journal"><person-group person-group-type="author"><name><surname>Song</surname><given-names>SG</given-names></name><name><surname>Kang</surname><given-names>FS</given-names></name><name><surname>Park</surname><given-names>SJ</given-names></name></person-group><article-title xml:lang="en">Cascaded multilevel inverter employing three-phase transformers and single DC input</article-title><source>IEEE Trans Ind Electron</source><year>2019</year><volume>56</volume><issue>6</issue><fpage>2005</fpage><lpage>2014</lpage><pub-id pub-id-type="doi">10.1109/TIE.2009.2013846</pub-id></mixed-citation></ref><ref id="CR10"><label>10.</label><mixed-citation publication-type="journal"><person-group person-group-type="author"><name><surname>Rahim</surname><given-names>NA</given-names></name><name><surname>Selvaraj</surname><given-names>J</given-names></name></person-group><article-title xml:lang="en">Multistring five-level inverter with novel PWM control scheme for PV application</article-title><source>IEEE Trans Ind Electron</source><year>2009</year><volume>57</volume><issue>6</issue><fpage>2111</fpage><lpage>2123</lpage><pub-id pub-id-type="doi">10.1109/TIE.2009.2034683</pub-id></mixed-citation></ref><ref id="CR11"><label>11.</label><mixed-citation publication-type="journal"><person-group person-group-type="author"><name><surname>Mani</surname><given-names>V</given-names></name><name><surname>Ramachandran</surname><given-names>R</given-names></name><name><surname>Nanjundappan</surname><given-names>D</given-names></name></person-group><article-title xml:lang="en">Implementation of a modified SVPWM-based three-phase inverter with reduced switches using a single DC source for a grid-connected PV system</article-title><source>Turk J Electr Eng Comput Scie</source><year>2016</year><volume>24</volume><fpage>3023</fpage><lpage>3035</lpage><pub-id pub-id-type="doi">10.3906/elk-1404-423</pub-id></mixed-citation></ref><ref id="CR12"><label>12.</label><mixed-citation publication-type="journal"><person-group person-group-type="author"><name><surname>Hintz</surname><given-names>A</given-names></name><name><surname>Prasanna</surname><given-names>UR</given-names></name><name><surname>Rajashekara</surname><given-names>K</given-names></name></person-group><article-title xml:lang="en">Comparative study of the three-phase grid-connected inverter sharing unbalanced three-phase and/or single-phase systems</article-title><source>IEEE Trans Ind Appl</source><year>2016</year><volume>52</volume><issue>6</issue><fpage>5156</fpage><lpage>5164</lpage><pub-id pub-id-type="doi">10.1109/TIA.2016.2593680</pub-id></mixed-citation></ref><ref id="CR13"><label>13.</label><mixed-citation publication-type="journal"><person-group person-group-type="author"><name><surname>Rajalakshmi</surname><given-names>S</given-names></name><name><surname>Rangarajan</surname><given-names>P</given-names></name></person-group><article-title xml:lang="en">Investigation of modified multilevel inverter topology for PV system</article-title><source>Microprocess Microsyst</source><year>2019</year><volume>71</volume><fpage>1</fpage><lpage>14</lpage><pub-id pub-id-type="doi">10.1016/j.micpro.2019.102870</pub-id></mixed-citation></ref><ref id="CR14"><label>14.</label><mixed-citation publication-type="journal"><person-group person-group-type="author"><name><surname>Venkataramanaiah</surname><given-names>J</given-names></name><name><surname>Suresh</surname><given-names>Y</given-names></name><name><surname>Panda</surname><given-names>AK</given-names></name></person-group><article-title xml:lang="en">A review on symmetric, asymmetric, hybrid and single DC sources based multilevel inverter topologies</article-title><source>Renew Sustain Energy Rev</source><year>2017</year><volume>76</volume><fpage>788</fpage><lpage>812</lpage><pub-id pub-id-type="doi">10.1016/j.rser.2017.03.066</pub-id></mixed-citation></ref><ref id="CR15"><label>15.</label><mixed-citation publication-type="journal"><person-group person-group-type="author"><name><surname>McGrath</surname><given-names>BP</given-names></name><name><surname>Holmes</surname><given-names>DG</given-names></name></person-group><article-title xml:lang="en">Multicarrier PWM strategies for multilevel inverters</article-title><source>IEEE Trans Ind Electron</source><year>2002</year><volume>49</volume><issue>4</issue><fpage>858</fpage><lpage>867</lpage><pub-id pub-id-type="doi">10.1109/TIE.2002.801073</pub-id></mixed-citation></ref><ref id="CR16"><label>16.</label><mixed-citation publication-type="journal"><person-group person-group-type="author"><name><surname>Kumar Kalilasam</surname><given-names>R</given-names></name><name><surname>Mani</surname><given-names>V</given-names></name></person-group><article-title xml:lang="en">FPGA based quasi <italic>z</italic>-source cascaded multilevel inverter using multicarrier PWM techniques</article-title><source>J Vibroeng</source><year>2018</year><volume>20</volume><issue>3</issue><fpage>1544</fpage><lpage>1553</lpage><pub-id pub-id-type="doi">10.21595/jve.2017.18180</pub-id></mixed-citation></ref><ref id="CR17"><label>17.</label><mixed-citation publication-type="journal"><person-group person-group-type="author"><name><surname>Barzegarkhoo</surname><given-names>R</given-names></name><name><surname>Zamiri</surname><given-names>E</given-names></name><name><surname>Vosoughi</surname><given-names>N</given-names></name><name><surname>Kojabadi</surname><given-names>HM</given-names></name><name><surname>Chang</surname><given-names>L</given-names></name></person-group><article-title xml:lang="en">Cascaded multilevel inverter using series connection of novel capacitor-based units with minimum switch count</article-title><source>IET Power Electron</source><year>2016</year><volume>9</volume><issue>10</issue><fpage>2060</fpage><lpage>2075</lpage><pub-id pub-id-type="doi">10.1049/iet-pel.2015.0956</pub-id></mixed-citation></ref><ref id="CR18"><label>18.</label><mixed-citation publication-type="journal"><person-group person-group-type="author"><name><surname>Singh</surname><given-names>J</given-names></name><name><surname>Dahiya</surname><given-names>R</given-names></name><name><surname>Saini</surname><given-names>LM</given-names></name></person-group><article-title xml:lang="en">Recent research on transformer based single DC source multilevel inverter: a review</article-title><source>Renew Sustain Energy Rev</source><year>2018</year><volume>82</volume><fpage>3207</fpage><lpage>3224</lpage><pub-id pub-id-type="doi">10.1016/j.rser.2017.10.023</pub-id></mixed-citation></ref><ref id="CR19"><label>19.</label><mixed-citation publication-type="journal"><person-group person-group-type="author"><name><surname>Suresh</surname><given-names>Y</given-names></name><name><surname>Panda</surname><given-names>AK</given-names></name></person-group><article-title xml:lang="en">Investigation on hybrid cascaded multilevel inverter with reduced DC sources</article-title><source>Renew Sustain Energy Rev</source><year>2013</year><volume>26</volume><fpage>49</fpage><lpage>59</lpage><pub-id pub-id-type="doi">10.1016/j.rser.2013.04.027</pub-id></mixed-citation></ref><ref id="CR20"><label>20.</label><mixed-citation publication-type="journal"><person-group person-group-type="author"><name><surname>Narasimhulu</surname><given-names>V</given-names></name><name><surname>Kumar</surname><given-names>DVA</given-names></name><name><surname>Babu</surname><given-names>CS</given-names></name></person-group><article-title xml:lang="en">Recital analysis of multilevel cascade H-bridge based active power filter under load variation</article-title><source>SN Appl Sci</source><year>2019</year><volume>1</volume><issue>12</issue><fpage>1621</fpage><pub-id pub-id-type="doi">10.1007/s42452-019-1669-8</pub-id></mixed-citation></ref><ref id="CR21"><label>21.</label><mixed-citation publication-type="journal"><person-group person-group-type="author"><name><surname>Chen</surname><given-names>L</given-names></name><name><surname>Peng</surname><given-names>FZ</given-names></name></person-group><article-title xml:lang="en">Dead-time elimination for voltage source inverters</article-title><source>IEEE Trans Power Electron</source><year>2008</year><volume>23</volume><issue>2</issue><fpage>574</fpage><lpage>580</lpage><pub-id pub-id-type="doi">10.1109/TPEL.2007.915766</pub-id></mixed-citation></ref></ref-list></ref-list><notes notes-type="Misc"><title>Publisher's Note</title><p>Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.</p></notes></back></article></records><facets><facet name="subject"><facet-value count="1">Applied and Technical Physics</facet-value><facet-value count="1">Chemistry/Food Science, general</facet-value><facet-value count="1">Earth Sciences, general</facet-value><facet-value count="1">Engineering</facet-value><facet-value count="1">Engineering, general</facet-value><facet-value count="1">Environment, general</facet-value><facet-value count="1">Materials Science, general</facet-value></facet><facet name="keyword"><facet-value count="1">MC-PWM</facet-value><facet-value count="1">Reduced switch count</facet-value><facet-value count="1">THD</facet-value><facet-value count="1">Three-phase MLI</facet-value></facet><facet name="pub"><facet-value count="1">SN Applied Sciences</facet-value></facet><facet name="year"><facet-value count="1">2020</facet-value></facet><facet name="country"><facet-value count="1">India</facet-value></facet><facet name="type"><facet-value count="1">Journal</facet-value></facet></facets></response>
