# 16_bit_Adder.v
## Overview

This project implements a 16-bit binary adder using Verilog at the behavioral level of abstraction. The module accepts two 16-bit inputs (`a` and `b`) along with a carry-in (`Cin`), and produces a 16-bit sum (`Sum`) and a carry-out (`Co`) as outputs.
