var class_aphid_hdl_1_1_verilog_attributes =
[
    [ "VerilogAttributes", "class_aphid_hdl_1_1_verilog_attributes.html#a4e2fbb3d945d9c2e9fd3403c5286666f", null ],
    [ "IsInput", "class_aphid_hdl_1_1_verilog_attributes.html#a8920f0f6de32c45d1a4b4d20d0535fff", null ],
    [ "IsOutput", "class_aphid_hdl_1_1_verilog_attributes.html#a3dc7a76da20eef565ae566977a74a825", null ],
    [ "IsReg", "class_aphid_hdl_1_1_verilog_attributes.html#a2cf0d108ce33a77eefac344eeacc8121", null ],
    [ "IsSizeParam", "class_aphid_hdl_1_1_verilog_attributes.html#a4c52b3b015216f9c50b090ff67dc239c", null ],
    [ "IsWire", "class_aphid_hdl_1_1_verilog_attributes.html#aebd69b395b42560b681f543811b45d1c", null ],
    [ "Size", "class_aphid_hdl_1_1_verilog_attributes.html#a710e16febbf3068570d53846744789ec", null ],
    [ "SizeParam", "class_aphid_hdl_1_1_verilog_attributes.html#ac031a65992e0b4f7d810fad985fd14bf", null ]
];