// 时钟分频模块
module clock_divider(
    input clk,
    input rst,
    output reg clk_out
);
    reg [24:0] counter;
    always @(posedge clk or posedge rst) begin
        if (rst) begin
            counter <= 0;
            clk_out <= 0;
        end else if (counter == 50000000) begin // 假设输入时钟为50MHz
            counter <= 0;
            clk_out <= ~clk_out;
        end else begin
            counter <= counter + 1;
        end
    end
endmodule