
≠
v++_link_runOnfpga_sw_emu$948bf751-a69c-4d97-8e28-32c3da02e2b62¶ù/home/team03-b05064/Vitis-Tutorials/Hardware_Accelerators/Design_Tutorials/02-bloom/build/my_opt/kernel_8/sw_emu/temp_dir/.tlog/v++_link_runOnfpga_sw_emu.xtl 2ûï/home/team03-b05064/Vitis-Tutorials/Hardware_Accelerators/Design_Tutorials/02-bloom/build/my_opt/kernel_8/sw_emu/runOnfpga_sw_emu.xclbin.link_summary 2üò/home/team03-b05064/Vitis-Tutorials/Hardware_Accelerators/Design_Tutorials/02-bloom/build/my_opt/kernel_8/sw_emu/runOnfpga_sw_emu.xclbin.link_summary.pb ò/home/team03-b05064/Vitis-Tutorials/Hardware_Accelerators/Design_Tutorials/02-bloom/build/my_opt/kernel_8/sw_emu/runOnfpga_sw_emu.xclbin.link_summary.pb"Fri Dec 25 12:42:55 2020(«Â”¡È.bÌ
$c586dbea-a7bc-4205-88a7-a684e735eb46v++ç/home/team03-b05064/Vitis-Tutorials/Hardware_Accelerators/Design_Tutorials/02-bloom/build/my_opt/kernel_8/sw_emu/temp_dir/link/link.steps.log"€/opt/Xilinx/Vitis/2019.2/bin/unwrapped/lnx64.o/v++  --xp "vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --xp vivado_param:project.writeIntermediateCheckpoints=1 --xp "param:compiler.reportFailfast=pre_opt_design {__KERNEL_NAMES__} post_opt_design {__OCL_TOP__}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}" -l -g -t sw_emu -R 1 --platform xilinx_u50_gen3x16_xdma_201920_3 --profile_kernel data:all:all:all --profile_kernel stall:all:all:all --temp_dir ././../build/my_opt/kernel_8/sw_emu/temp_dir --report_dir ././../build/my_opt/kernel_8/sw_emu/report_dir --log_dir ././../build/my_opt/kernel_8/sw_emu/log_dir -I./../reference_files ././../build/my_opt/kernel_8/sw_emu/runOnfpga_sw_emu.xo -o ././../build/my_opt/kernel_8/sw_emu/runOnfpga_sw_emu.xclbin *-l*-g*-t*sw_emu*-R*1*
--platform* xilinx_u50_gen3x16_xdma_201920_3*--profile_kernel*data:all:all:all*--profile_kernel*stall:all:all:all*
--temp_dir*,././../build/my_opt/kernel_8/sw_emu/temp_dir*--report_dir*.././../build/my_opt/kernel_8/sw_emu/report_dir*	--log_dir*+././../build/my_opt/kernel_8/sw_emu/log_dir*-I./../reference_files*7././../build/my_opt/kernel_8/sw_emu/runOnfpga_sw_emu.xo*-o*;././../build/my_opt/kernel_8/sw_emu/runOnfpga_sw_emu.xclbin"Fri Dec 25 12:42:55 2020(»Â”¡È.r(
$c586dbea-a7bc-4205-88a7-a684e735eb46"Fri Dec 25 12:42:59 2020(‚á‘¡È.Zé
%xilinx_u50_gen3x16_xdma_201920_3.xpfmhw.xsa6/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3"OpenCL*Linux08B†
ùrunOnfpga_sw_emuà/home/team03-b05064/Vitis-Tutorials/Hardware_Accelerators/Design_Tutorials/02-bloom/build/my_opt/kernel_8/sw_emu/runOnfpga_sw_emu.xclbinJÓ
î	runOnfpgaÑ/home/team03-b05064/Vitis-Tutorials/Hardware_Accelerators/Design_Tutorials/02-bloom/build/my_opt/kernel_8/sw_emu/runOnfpga_sw_emu.xo«/home/team03-b05064/Vitis-Tutorials/Hardware_Accelerators/Design_Tutorials/02-bloom/build/my_opt/kernel_8/sw_emu/temp_dir/link/int/xo/runOnfpga/runOnfpga/cpu_sources/compute_score_fpga_kernel_opt.cpprunOnfpga_1"Fri Dec 25 12:42:59 2020(Êá‘¡È.b˘
$3296c2cb-6ffd-4b9f-9ac0-c278ba826588	regiongen°/home/team03-b05064/Vitis-Tutorials/Hardware_Accelerators/Design_Tutorials/02-bloom/build/my_opt/kernel_8/sw_emu/temp_dir/link/int/runOnfpga_sw_emu_regiongen.log"È/opt/Xilinx/Vitis/2019.2/bin/../runtime/bin/regiongen_new -v -m /home/team03-b05064/Vitis-Tutorials/Hardware_Accelerators/Design_Tutorials/02-bloom/build/my_opt/kernel_8/sw_emu/temp_dir/link/int/runOnfpga_sw_emu.xml -t alg -o xcl_top*-v*-m*ó/home/team03-b05064/Vitis-Tutorials/Hardware_Accelerators/Design_Tutorials/02-bloom/build/my_opt/kernel_8/sw_emu/temp_dir/link/int/runOnfpga_sw_emu.xml*-t*alg*-o*xcl_top"Fri Dec 25 12:42:59 2020(Áá‘¡È.r(
$3296c2cb-6ffd-4b9f-9ac0-c278ba826588"Fri Dec 25 12:43:01 2020(›ê‘¡È.r(
$3296c2cb-6ffd-4b9f-9ac0-c278ba826588"Fri Dec 25 12:43:01 2020(ﬁê‘¡È.bﬁ
$b1f65900-302a-4a68-bc1d-7051312814a4gcc•/home/team03-b05064/Vitis-Tutorials/Hardware_Accelerators/Design_Tutorials/02-bloom/build/my_opt/kernel_8/sw_emu/temp_dir/link/int/runOnfpga/runOnfpga_kernel_gcc.log"Œ/opt/Xilinx/Vivado/2019.2/tps/lnx64/gcc-6.2.0/bin/gcc -I . -I /opt/Xilinx/Vivado/2019.2/bin/../include -I /opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/auto_cc/include -I /opt/Xilinx/Vivado/2019.2/bin/../common/technology/autopilot/opencl -I /opt/Xilinx/Vitis/2019.2/bin/../common/technology/autopilot/opencl -I /usr/include/x86_64-linux-gnu -std=c++11 -g -D PARALLELISATION=8 -I /home/team03-b05064/Vitis-Tutorials/Hardware_Accelerators/Design_Tutorials/02-bloom/reference_files -g -fPIC -g -c -DHLS_STREAM_THREAD_SAFE -MD -MT obj/compute_score_fpga_kernel_opt.o -MP -MF obj/compute_score_fpga_kernel_opt.Cd /home/team03-b05064/Vitis-Tutorials/Hardware_Accelerators/Design_Tutorials/02-bloom/build/my_opt/kernel_8/sw_emu/temp_dir/link/int/xo/runOnfpga/runOnfpga/cpu_sources/compute_score_fpga_kernel_opt.cpp -o obj/compute_score_fpga_kernel_opt.o*-I*.*-I*(/opt/Xilinx/Vivado/2019.2/bin/../include*-I*</opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/auto_cc/include*-I*C/opt/Xilinx/Vivado/2019.2/bin/../common/technology/autopilot/opencl*-I*B/opt/Xilinx/Vitis/2019.2/bin/../common/technology/autopilot/opencl*-I*/usr/include/x86_64-linux-gnu*
-std=c++11*-g*-D*PARALLELISATION=8*-I*c/home/team03-b05064/Vitis-Tutorials/Hardware_Accelerators/Design_Tutorials/02-bloom/reference_files*-g*-fPIC*-g*-c*-DHLS_STREAM_THREAD_SAFE*-MD*-MT*#obj/compute_score_fpga_kernel_opt.o*-MP*-MF*$obj/compute_score_fpga_kernel_opt.Cd*«/home/team03-b05064/Vitis-Tutorials/Hardware_Accelerators/Design_Tutorials/02-bloom/build/my_opt/kernel_8/sw_emu/temp_dir/link/int/xo/runOnfpga/runOnfpga/cpu_sources/compute_score_fpga_kernel_opt.cpp*-o*#obj/compute_score_fpga_kernel_opt.o"Fri Dec 25 12:43:01 2020(ﬂê‘¡È.r(
$b1f65900-302a-4a68-bc1d-7051312814a4"Fri Dec 25 12:43:02 2020(πõ‘¡È.r(
$b1f65900-302a-4a68-bc1d-7051312814a4"Fri Dec 25 12:43:02 2020(∫õ‘¡È.b∂
$7f31f9ff-4ae7-4205-9317-6fe7663524a6arù/home/team03-b05064/Vitis-Tutorials/Hardware_Accelerators/Design_Tutorials/02-bloom/build/my_opt/kernel_8/sw_emu/temp_dir/link/int/runOnfpga/runOnfpga_ar.log"é/opt/Xilinx/Vivado/2019.2/tps/lnx64/binutils-2.26/bin/ar -cr /home/team03-b05064/Vitis-Tutorials/Hardware_Accelerators/Design_Tutorials/02-bloom/build/my_opt/kernel_8/sw_emu/temp_dir/link/int/runOnfpga/runOnfpga.csim_cu.a /home/team03-b05064/Vitis-Tutorials/Hardware_Accelerators/Design_Tutorials/02-bloom/build/my_opt/kernel_8/sw_emu/temp_dir/link/int/runOnfpga/obj/compute_score_fpga_kernel_opt.o*-cr*†/home/team03-b05064/Vitis-Tutorials/Hardware_Accelerators/Design_Tutorials/02-bloom/build/my_opt/kernel_8/sw_emu/temp_dir/link/int/runOnfpga/runOnfpga.csim_cu.a*∞/home/team03-b05064/Vitis-Tutorials/Hardware_Accelerators/Design_Tutorials/02-bloom/build/my_opt/kernel_8/sw_emu/temp_dir/link/int/runOnfpga/obj/compute_score_fpga_kernel_opt.o"Fri Dec 25 12:43:02 2020(∫õ‘¡È.r(
$7f31f9ff-4ae7-4205-9317-6fe7663524a6"Fri Dec 25 12:43:02 2020(¿õ‘¡È.r(
$7f31f9ff-4ae7-4205-9317-6fe7663524a6"Fri Dec 25 12:43:02 2020(¿õ‘¡È.b≠	
$c101b4ff-13ed-40a6-9c85-7fe28b3db8c0g++£/home/team03-b05064/Vitis-Tutorials/Hardware_Accelerators/Design_Tutorials/02-bloom/build/my_opt/kernel_8/sw_emu/temp_dir/link/int/runOnfpga_sw_emu_xcl_top_gpp.log"‰/usr/bin/env PATH=/usr/bin:/bin g++ -I . -I /opt/Xilinx/Vivado/2019.2/bin/../include -I /opt/Xilinx/Vivado/2019.2/bin/../common/technology/autopilot/opencl -I /opt/Xilinx/Vitis/2019.2/bin/../common/technology/autopilot/opencl -I /opt/Xilinx/Vitis/2019.2/bin/../data/emulation/include -I /opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/auto_cc/include -fPIC -g -DHLS_STREAM_THREAD_SAFE -std=c++11 -fpermissive -c -MD -MT obj/xcl_top.o -MP -MF obj/xcl_top.CXXd xcl_top.cpp -o obj/xcl_top.o*PATH=/usr/bin:/bin*g++*-I*.*-I*(/opt/Xilinx/Vivado/2019.2/bin/../include*-I*C/opt/Xilinx/Vivado/2019.2/bin/../common/technology/autopilot/opencl*-I*B/opt/Xilinx/Vitis/2019.2/bin/../common/technology/autopilot/opencl*-I*6/opt/Xilinx/Vitis/2019.2/bin/../data/emulation/include*-I*</opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/auto_cc/include*-fPIC*-g*-DHLS_STREAM_THREAD_SAFE*
-std=c++11*-fpermissive*-c*-MD*-MT*obj/xcl_top.o*-MP*-MF*obj/xcl_top.CXXd*xcl_top.cpp*-o*obj/xcl_top.o"Fri Dec 25 12:43:02 2020(¡õ‘¡È.r(
$c101b4ff-13ed-40a6-9c85-7fe28b3db8c0"Fri Dec 25 12:43:03 2020(Ö£‘¡È.r(
$c101b4ff-13ed-40a6-9c85-7fe28b3db8c0"Fri Dec 25 12:43:03 2020(Ö£‘¡È.bü
$132a7788-59e5-4985-a52b-2f6fda91c344g++ü/home/team03-b05064/Vitis-Tutorials/Hardware_Accelerators/Design_Tutorials/02-bloom/build/my_opt/kernel_8/sw_emu/temp_dir/link/int/runOnfpga_sw_emu_top_gpp.log"›/usr/bin/env PATH=/usr/bin:/bin g++ -fPIC -DHLS_STREAM_THREAD_SAFE -std=c++11 -Wall -shared -Wl,--whole-archive,-soname,runOnfpga_sw_emu.so -o runOnfpga_sw_emu.so runOnfpga/runOnfpga.csim_cu.a obj/xcl_top.o -Wl,--no-whole-archive -Wl,--as-needed -L /opt/Xilinx/Vivado/2019.2/bin/../lib/lnx64.o -lhlsmathsim -L /opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/fpo_v7_0 -lgmp -lmpfr -lIp_floating_point_v7_0_bitacc_cmodel -Wl,-rpath,/opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/fpo_v7_0 -L /opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/fft_v9_1 -lIp_xfft_v9_1_bitacc_cmodel -L /opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/fir_v7_0 -lgmp -lIp_fir_compiler_v7_2_bitacc_cmodel -L /opt/Xilinx/Vivado/2019.2/bin/../lnx64/lib/csim -lhlsmc++-GCC46*PATH=/usr/bin:/bin*g++*-fPIC*-DHLS_STREAM_THREAD_SAFE*
-std=c++11*-Wall*-shared*/-Wl,--whole-archive,-soname,runOnfpga_sw_emu.so*-o*runOnfpga_sw_emu.so*runOnfpga/runOnfpga.csim_cu.a*obj/xcl_top.o*-Wl,--no-whole-archive*-Wl,--as-needed*-L*,/opt/Xilinx/Vivado/2019.2/bin/../lib/lnx64.o*-lhlsmathsim*-L*5/opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/fpo_v7_0*-lgmp*-lmpfr*&-lIp_floating_point_v7_0_bitacc_cmodel*@-Wl,-rpath,/opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/fpo_v7_0*-L*5/opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/fft_v9_1*-lIp_xfft_v9_1_bitacc_cmodel*-L*5/opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/fir_v7_0*-lgmp*$-lIp_fir_compiler_v7_2_bitacc_cmodel*-L*//opt/Xilinx/Vivado/2019.2/bin/../lnx64/lib/csim*-lhlsmc++-GCC46"Fri Dec 25 12:43:03 2020(Ü£‘¡È.r(
$132a7788-59e5-4985-a52b-2f6fda91c344"Fri Dec 25 12:43:03 2020(¡£‘¡È.r(
$132a7788-59e5-4985-a52b-2f6fda91c344"Fri Dec 25 12:43:03 2020(¬£‘¡È.j¢
õ/home/team03-b05064/Vitis-Tutorials/Hardware_Accelerators/Design_Tutorials/02-bloom/build/my_opt/kernel_8/sw_emu/temp_dir/link/int/runOnfpga_sw_emu_xml.rtd %"Fri Dec 25 12:43:03 2020(ƒ£‘¡È.bŒ
$4b0ea5af-97d7-4387-93be-a405d062c0ca
xclbinutil¢/home/team03-b05064/Vitis-Tutorials/Hardware_Accelerators/Design_Tutorials/02-bloom/build/my_opt/kernel_8/sw_emu/temp_dir/link/int/runOnfpga_sw_emu_xclbinutil.log"ˇ/opt/xilinx/xrt/bin/xclbinutil --add-section BITSTREAM:RAW:/home/team03-b05064/Vitis-Tutorials/Hardware_Accelerators/Design_Tutorials/02-bloom/build/my_opt/kernel_8/sw_emu/temp_dir/link/int/runOnfpga_sw_emu.so --force --key-value SYS:mode:sw_emu --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/team03-b05064/Vitis-Tutorials/Hardware_Accelerators/Design_Tutorials/02-bloom/build/my_opt/kernel_8/sw_emu/temp_dir/link/int/runOnfpga_sw_emu_xml.rtd --add-section BUILD_METADATA:JSON:/home/team03-b05064/Vitis-Tutorials/Hardware_Accelerators/Design_Tutorials/02-bloom/build/my_opt/kernel_8/sw_emu/temp_dir/link/int/runOnfpga_sw_emu_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/team03-b05064/Vitis-Tutorials/Hardware_Accelerators/Design_Tutorials/02-bloom/build/my_opt/kernel_8/sw_emu/temp_dir/link/int/runOnfpga_sw_emu.xml --add-section DEBUG_DATA:RAW:/dev/null --output /home/team03-b05064/Vitis-Tutorials/Hardware_Accelerators/Design_Tutorials/02-bloom/build/my_opt/kernel_8/sw_emu/temp_dir/link/int/runOnfpga_sw_emu.xclbin*--add-section*§BITSTREAM:RAW:/home/team03-b05064/Vitis-Tutorials/Hardware_Accelerators/Design_Tutorials/02-bloom/build/my_opt/kernel_8/sw_emu/temp_dir/link/int/runOnfpga_sw_emu.so*--force*--key-value*SYS:mode:sw_emu*--add-section*¥CLOCK_FREQ_TOPOLOGY:JSON:/home/team03-b05064/Vitis-Tutorials/Hardware_Accelerators/Design_Tutorials/02-bloom/build/my_opt/kernel_8/sw_emu/temp_dir/link/int/runOnfpga_sw_emu_xml.rtd*--add-section*±BUILD_METADATA:JSON:/home/team03-b05064/Vitis-Tutorials/Hardware_Accelerators/Design_Tutorials/02-bloom/build/my_opt/kernel_8/sw_emu/temp_dir/link/int/runOnfpga_sw_emu_build.rtd*--add-section*≠EMBEDDED_METADATA:RAW:/home/team03-b05064/Vitis-Tutorials/Hardware_Accelerators/Design_Tutorials/02-bloom/build/my_opt/kernel_8/sw_emu/temp_dir/link/int/runOnfpga_sw_emu.xml*--add-section*DEBUG_DATA:RAW:/dev/null*--output*ö/home/team03-b05064/Vitis-Tutorials/Hardware_Accelerators/Design_Tutorials/02-bloom/build/my_opt/kernel_8/sw_emu/temp_dir/link/int/runOnfpga_sw_emu.xclbin"Fri Dec 25 12:43:03 2020(ƒ£‘¡È.r(
$4b0ea5af-97d7-4387-93be-a405d062c0ca"Fri Dec 25 12:43:03 2020(ì§‘¡È.r(
$4b0ea5af-97d7-4387-93be-a405d062c0ca"Fri Dec 25 12:43:03 2020(î§‘¡È.bﬁ
$14ea8ce8-497b-4578-a9da-2b918f268050
xclbinutilü/home/team03-b05064/Vitis-Tutorials/Hardware_Accelerators/Design_Tutorials/02-bloom/build/my_opt/kernel_8/sw_emu/temp_dir/link/int/runOnfpga_sw_emu.xclbin.info"–/opt/xilinx/xrt/bin/xclbinutil --quiet --info --input /home/team03-b05064/Vitis-Tutorials/Hardware_Accelerators/Design_Tutorials/02-bloom/build/my_opt/kernel_8/sw_emu/temp_dir/link/int/runOnfpga_sw_emu.xclbin*--quiet*--info*--input*ö/home/team03-b05064/Vitis-Tutorials/Hardware_Accelerators/Design_Tutorials/02-bloom/build/my_opt/kernel_8/sw_emu/temp_dir/link/int/runOnfpga_sw_emu.xclbin"Fri Dec 25 12:43:03 2020(î§‘¡È.r(
$14ea8ce8-497b-4578-a9da-2b918f268050"Fri Dec 25 12:43:03 2020(Ê§‘¡È.r(
$14ea8ce8-497b-4578-a9da-2b918f268050"Fri Dec 25 12:43:03 2020(◊•‘¡È.jØ
®/home/team03-b05064/Vitis-Tutorials/Hardware_Accelerators/Design_Tutorials/02-bloom/build/my_opt/kernel_8/sw_emu/report_dir/link/v++_link_runOnfpga_sw_emu_guidance.html "Fri Dec 25 12:43:03 2020(ÿ•‘¡È.j¶
ü/home/team03-b05064/Vitis-Tutorials/Hardware_Accelerators/Design_Tutorials/02-bloom/build/my_opt/kernel_8/sw_emu/temp_dir/v++_link_runOnfpga_sw_emu_guidance.pb "Fri Dec 25 12:43:03 2020(Ÿ•‘¡È.jí
ã/home/team03-b05064/Vitis-Tutorials/Hardware_Accelerators/Design_Tutorials/02-bloom/build/my_opt/kernel_8/sw_emu/log_dir/optraceViewer.html ""Fri Dec 25 12:43:03 2020(Ÿ•‘¡È.r(
$c586dbea-a7bc-4205-88a7-a684e735eb46