
SIN_PWM_NUCLEOG474RE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c210  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008c0  0800c3f0  0800c3f0  0000d3f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ccb0  0800ccb0  0000e09c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ccb0  0800ccb0  0000dcb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ccb8  0800ccb8  0000e09c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ccb8  0800ccb8  0000dcb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ccbc  0800ccbc  0000dcbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000009c  20000000  0800ccc0  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001e94  2000009c  0800cd5c  0000e09c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001f30  0800cd5c  0000ef30  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e09c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00026041  00000000  00000000  0000e0cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004aac  00000000  00000000  0003410d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001e78  00000000  00000000  00038bc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001779  00000000  00000000  0003aa38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00007493  00000000  00000000  0003c1b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002414e  00000000  00000000  00043644  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001210df  00000000  00000000  00067792  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00188871  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000084f0  00000000  00000000  001888b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  00190da4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000009c 	.word	0x2000009c
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800c3d8 	.word	0x0800c3d8

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200000a0 	.word	0x200000a0
 800021c:	0800c3d8 	.word	0x0800c3d8

08000220 <__aeabi_drsub>:
 8000220:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000224:	e002      	b.n	800022c <__adddf3>
 8000226:	bf00      	nop

08000228 <__aeabi_dsub>:
 8000228:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800022c <__adddf3>:
 800022c:	b530      	push	{r4, r5, lr}
 800022e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000232:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000236:	ea94 0f05 	teq	r4, r5
 800023a:	bf08      	it	eq
 800023c:	ea90 0f02 	teqeq	r0, r2
 8000240:	bf1f      	itttt	ne
 8000242:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000246:	ea55 0c02 	orrsne.w	ip, r5, r2
 800024a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800024e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000252:	f000 80e2 	beq.w	800041a <__adddf3+0x1ee>
 8000256:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800025a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800025e:	bfb8      	it	lt
 8000260:	426d      	neglt	r5, r5
 8000262:	dd0c      	ble.n	800027e <__adddf3+0x52>
 8000264:	442c      	add	r4, r5
 8000266:	ea80 0202 	eor.w	r2, r0, r2
 800026a:	ea81 0303 	eor.w	r3, r1, r3
 800026e:	ea82 0000 	eor.w	r0, r2, r0
 8000272:	ea83 0101 	eor.w	r1, r3, r1
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	2d36      	cmp	r5, #54	@ 0x36
 8000280:	bf88      	it	hi
 8000282:	bd30      	pophi	{r4, r5, pc}
 8000284:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000288:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800028c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000290:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000294:	d002      	beq.n	800029c <__adddf3+0x70>
 8000296:	4240      	negs	r0, r0
 8000298:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800029c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002a4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a8:	d002      	beq.n	80002b0 <__adddf3+0x84>
 80002aa:	4252      	negs	r2, r2
 80002ac:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002b0:	ea94 0f05 	teq	r4, r5
 80002b4:	f000 80a7 	beq.w	8000406 <__adddf3+0x1da>
 80002b8:	f1a4 0401 	sub.w	r4, r4, #1
 80002bc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002c0:	db0d      	blt.n	80002de <__adddf3+0xb2>
 80002c2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002c6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ca:	1880      	adds	r0, r0, r2
 80002cc:	f141 0100 	adc.w	r1, r1, #0
 80002d0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002d4:	1880      	adds	r0, r0, r2
 80002d6:	fa43 f305 	asr.w	r3, r3, r5
 80002da:	4159      	adcs	r1, r3
 80002dc:	e00e      	b.n	80002fc <__adddf3+0xd0>
 80002de:	f1a5 0520 	sub.w	r5, r5, #32
 80002e2:	f10e 0e20 	add.w	lr, lr, #32
 80002e6:	2a01      	cmp	r2, #1
 80002e8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002ec:	bf28      	it	cs
 80002ee:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002f2:	fa43 f305 	asr.w	r3, r3, r5
 80002f6:	18c0      	adds	r0, r0, r3
 80002f8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002fc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000300:	d507      	bpl.n	8000312 <__adddf3+0xe6>
 8000302:	f04f 0e00 	mov.w	lr, #0
 8000306:	f1dc 0c00 	rsbs	ip, ip, #0
 800030a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800030e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000312:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000316:	d31b      	bcc.n	8000350 <__adddf3+0x124>
 8000318:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800031c:	d30c      	bcc.n	8000338 <__adddf3+0x10c>
 800031e:	0849      	lsrs	r1, r1, #1
 8000320:	ea5f 0030 	movs.w	r0, r0, rrx
 8000324:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000328:	f104 0401 	add.w	r4, r4, #1
 800032c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000330:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000334:	f080 809a 	bcs.w	800046c <__adddf3+0x240>
 8000338:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800033c:	bf08      	it	eq
 800033e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000342:	f150 0000 	adcs.w	r0, r0, #0
 8000346:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800034a:	ea41 0105 	orr.w	r1, r1, r5
 800034e:	bd30      	pop	{r4, r5, pc}
 8000350:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000354:	4140      	adcs	r0, r0
 8000356:	eb41 0101 	adc.w	r1, r1, r1
 800035a:	3c01      	subs	r4, #1
 800035c:	bf28      	it	cs
 800035e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000362:	d2e9      	bcs.n	8000338 <__adddf3+0x10c>
 8000364:	f091 0f00 	teq	r1, #0
 8000368:	bf04      	itt	eq
 800036a:	4601      	moveq	r1, r0
 800036c:	2000      	moveq	r0, #0
 800036e:	fab1 f381 	clz	r3, r1
 8000372:	bf08      	it	eq
 8000374:	3320      	addeq	r3, #32
 8000376:	f1a3 030b 	sub.w	r3, r3, #11
 800037a:	f1b3 0220 	subs.w	r2, r3, #32
 800037e:	da0c      	bge.n	800039a <__adddf3+0x16e>
 8000380:	320c      	adds	r2, #12
 8000382:	dd08      	ble.n	8000396 <__adddf3+0x16a>
 8000384:	f102 0c14 	add.w	ip, r2, #20
 8000388:	f1c2 020c 	rsb	r2, r2, #12
 800038c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000390:	fa21 f102 	lsr.w	r1, r1, r2
 8000394:	e00c      	b.n	80003b0 <__adddf3+0x184>
 8000396:	f102 0214 	add.w	r2, r2, #20
 800039a:	bfd8      	it	le
 800039c:	f1c2 0c20 	rsble	ip, r2, #32
 80003a0:	fa01 f102 	lsl.w	r1, r1, r2
 80003a4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a8:	bfdc      	itt	le
 80003aa:	ea41 010c 	orrle.w	r1, r1, ip
 80003ae:	4090      	lslle	r0, r2
 80003b0:	1ae4      	subs	r4, r4, r3
 80003b2:	bfa2      	ittt	ge
 80003b4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b8:	4329      	orrge	r1, r5
 80003ba:	bd30      	popge	{r4, r5, pc}
 80003bc:	ea6f 0404 	mvn.w	r4, r4
 80003c0:	3c1f      	subs	r4, #31
 80003c2:	da1c      	bge.n	80003fe <__adddf3+0x1d2>
 80003c4:	340c      	adds	r4, #12
 80003c6:	dc0e      	bgt.n	80003e6 <__adddf3+0x1ba>
 80003c8:	f104 0414 	add.w	r4, r4, #20
 80003cc:	f1c4 0220 	rsb	r2, r4, #32
 80003d0:	fa20 f004 	lsr.w	r0, r0, r4
 80003d4:	fa01 f302 	lsl.w	r3, r1, r2
 80003d8:	ea40 0003 	orr.w	r0, r0, r3
 80003dc:	fa21 f304 	lsr.w	r3, r1, r4
 80003e0:	ea45 0103 	orr.w	r1, r5, r3
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	f1c4 040c 	rsb	r4, r4, #12
 80003ea:	f1c4 0220 	rsb	r2, r4, #32
 80003ee:	fa20 f002 	lsr.w	r0, r0, r2
 80003f2:	fa01 f304 	lsl.w	r3, r1, r4
 80003f6:	ea40 0003 	orr.w	r0, r0, r3
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	fa21 f004 	lsr.w	r0, r1, r4
 8000402:	4629      	mov	r1, r5
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	f094 0f00 	teq	r4, #0
 800040a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800040e:	bf06      	itte	eq
 8000410:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000414:	3401      	addeq	r4, #1
 8000416:	3d01      	subne	r5, #1
 8000418:	e74e      	b.n	80002b8 <__adddf3+0x8c>
 800041a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800041e:	bf18      	it	ne
 8000420:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000424:	d029      	beq.n	800047a <__adddf3+0x24e>
 8000426:	ea94 0f05 	teq	r4, r5
 800042a:	bf08      	it	eq
 800042c:	ea90 0f02 	teqeq	r0, r2
 8000430:	d005      	beq.n	800043e <__adddf3+0x212>
 8000432:	ea54 0c00 	orrs.w	ip, r4, r0
 8000436:	bf04      	itt	eq
 8000438:	4619      	moveq	r1, r3
 800043a:	4610      	moveq	r0, r2
 800043c:	bd30      	pop	{r4, r5, pc}
 800043e:	ea91 0f03 	teq	r1, r3
 8000442:	bf1e      	ittt	ne
 8000444:	2100      	movne	r1, #0
 8000446:	2000      	movne	r0, #0
 8000448:	bd30      	popne	{r4, r5, pc}
 800044a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800044e:	d105      	bne.n	800045c <__adddf3+0x230>
 8000450:	0040      	lsls	r0, r0, #1
 8000452:	4149      	adcs	r1, r1
 8000454:	bf28      	it	cs
 8000456:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800045a:	bd30      	pop	{r4, r5, pc}
 800045c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000460:	bf3c      	itt	cc
 8000462:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000466:	bd30      	popcc	{r4, r5, pc}
 8000468:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800046c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000470:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000474:	f04f 0000 	mov.w	r0, #0
 8000478:	bd30      	pop	{r4, r5, pc}
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf1a      	itte	ne
 8000480:	4619      	movne	r1, r3
 8000482:	4610      	movne	r0, r2
 8000484:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000488:	bf1c      	itt	ne
 800048a:	460b      	movne	r3, r1
 800048c:	4602      	movne	r2, r0
 800048e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000492:	bf06      	itte	eq
 8000494:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000498:	ea91 0f03 	teqeq	r1, r3
 800049c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004a0:	bd30      	pop	{r4, r5, pc}
 80004a2:	bf00      	nop

080004a4 <__aeabi_ui2d>:
 80004a4:	f090 0f00 	teq	r0, #0
 80004a8:	bf04      	itt	eq
 80004aa:	2100      	moveq	r1, #0
 80004ac:	4770      	bxeq	lr
 80004ae:	b530      	push	{r4, r5, lr}
 80004b0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004b4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b8:	f04f 0500 	mov.w	r5, #0
 80004bc:	f04f 0100 	mov.w	r1, #0
 80004c0:	e750      	b.n	8000364 <__adddf3+0x138>
 80004c2:	bf00      	nop

080004c4 <__aeabi_i2d>:
 80004c4:	f090 0f00 	teq	r0, #0
 80004c8:	bf04      	itt	eq
 80004ca:	2100      	moveq	r1, #0
 80004cc:	4770      	bxeq	lr
 80004ce:	b530      	push	{r4, r5, lr}
 80004d0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004d4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004dc:	bf48      	it	mi
 80004de:	4240      	negmi	r0, r0
 80004e0:	f04f 0100 	mov.w	r1, #0
 80004e4:	e73e      	b.n	8000364 <__adddf3+0x138>
 80004e6:	bf00      	nop

080004e8 <__aeabi_f2d>:
 80004e8:	0042      	lsls	r2, r0, #1
 80004ea:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ee:	ea4f 0131 	mov.w	r1, r1, rrx
 80004f2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004f6:	bf1f      	itttt	ne
 80004f8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004fc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000500:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000504:	4770      	bxne	lr
 8000506:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800050a:	bf08      	it	eq
 800050c:	4770      	bxeq	lr
 800050e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000512:	bf04      	itt	eq
 8000514:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000518:	4770      	bxeq	lr
 800051a:	b530      	push	{r4, r5, lr}
 800051c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000520:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000524:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000528:	e71c      	b.n	8000364 <__adddf3+0x138>
 800052a:	bf00      	nop

0800052c <__aeabi_ul2d>:
 800052c:	ea50 0201 	orrs.w	r2, r0, r1
 8000530:	bf08      	it	eq
 8000532:	4770      	bxeq	lr
 8000534:	b530      	push	{r4, r5, lr}
 8000536:	f04f 0500 	mov.w	r5, #0
 800053a:	e00a      	b.n	8000552 <__aeabi_l2d+0x16>

0800053c <__aeabi_l2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800054a:	d502      	bpl.n	8000552 <__aeabi_l2d+0x16>
 800054c:	4240      	negs	r0, r0
 800054e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000552:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000556:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800055a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800055e:	f43f aed8 	beq.w	8000312 <__adddf3+0xe6>
 8000562:	f04f 0203 	mov.w	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000572:	bf18      	it	ne
 8000574:	3203      	addne	r2, #3
 8000576:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800057a:	f1c2 0320 	rsb	r3, r2, #32
 800057e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000582:	fa20 f002 	lsr.w	r0, r0, r2
 8000586:	fa01 fe03 	lsl.w	lr, r1, r3
 800058a:	ea40 000e 	orr.w	r0, r0, lr
 800058e:	fa21 f102 	lsr.w	r1, r1, r2
 8000592:	4414      	add	r4, r2
 8000594:	e6bd      	b.n	8000312 <__adddf3+0xe6>
 8000596:	bf00      	nop

08000598 <__aeabi_dmul>:
 8000598:	b570      	push	{r4, r5, r6, lr}
 800059a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800059e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005a2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005a6:	bf1d      	ittte	ne
 80005a8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005ac:	ea94 0f0c 	teqne	r4, ip
 80005b0:	ea95 0f0c 	teqne	r5, ip
 80005b4:	f000 f8de 	bleq	8000774 <__aeabi_dmul+0x1dc>
 80005b8:	442c      	add	r4, r5
 80005ba:	ea81 0603 	eor.w	r6, r1, r3
 80005be:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005c2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005c6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ca:	bf18      	it	ne
 80005cc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005d0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005d4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d8:	d038      	beq.n	800064c <__aeabi_dmul+0xb4>
 80005da:	fba0 ce02 	umull	ip, lr, r0, r2
 80005de:	f04f 0500 	mov.w	r5, #0
 80005e2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005e6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005ea:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ee:	f04f 0600 	mov.w	r6, #0
 80005f2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005f6:	f09c 0f00 	teq	ip, #0
 80005fa:	bf18      	it	ne
 80005fc:	f04e 0e01 	orrne.w	lr, lr, #1
 8000600:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000604:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000608:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800060c:	d204      	bcs.n	8000618 <__aeabi_dmul+0x80>
 800060e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000612:	416d      	adcs	r5, r5
 8000614:	eb46 0606 	adc.w	r6, r6, r6
 8000618:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800061c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000620:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000624:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000628:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800062c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000630:	bf88      	it	hi
 8000632:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000636:	d81e      	bhi.n	8000676 <__aeabi_dmul+0xde>
 8000638:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800063c:	bf08      	it	eq
 800063e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000642:	f150 0000 	adcs.w	r0, r0, #0
 8000646:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800064a:	bd70      	pop	{r4, r5, r6, pc}
 800064c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000650:	ea46 0101 	orr.w	r1, r6, r1
 8000654:	ea40 0002 	orr.w	r0, r0, r2
 8000658:	ea81 0103 	eor.w	r1, r1, r3
 800065c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000660:	bfc2      	ittt	gt
 8000662:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000666:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800066a:	bd70      	popgt	{r4, r5, r6, pc}
 800066c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000670:	f04f 0e00 	mov.w	lr, #0
 8000674:	3c01      	subs	r4, #1
 8000676:	f300 80ab 	bgt.w	80007d0 <__aeabi_dmul+0x238>
 800067a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800067e:	bfde      	ittt	le
 8000680:	2000      	movle	r0, #0
 8000682:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000686:	bd70      	pople	{r4, r5, r6, pc}
 8000688:	f1c4 0400 	rsb	r4, r4, #0
 800068c:	3c20      	subs	r4, #32
 800068e:	da35      	bge.n	80006fc <__aeabi_dmul+0x164>
 8000690:	340c      	adds	r4, #12
 8000692:	dc1b      	bgt.n	80006cc <__aeabi_dmul+0x134>
 8000694:	f104 0414 	add.w	r4, r4, #20
 8000698:	f1c4 0520 	rsb	r5, r4, #32
 800069c:	fa00 f305 	lsl.w	r3, r0, r5
 80006a0:	fa20 f004 	lsr.w	r0, r0, r4
 80006a4:	fa01 f205 	lsl.w	r2, r1, r5
 80006a8:	ea40 0002 	orr.w	r0, r0, r2
 80006ac:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006b0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006b4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b8:	fa21 f604 	lsr.w	r6, r1, r4
 80006bc:	eb42 0106 	adc.w	r1, r2, r6
 80006c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c4:	bf08      	it	eq
 80006c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f1c4 040c 	rsb	r4, r4, #12
 80006d0:	f1c4 0520 	rsb	r5, r4, #32
 80006d4:	fa00 f304 	lsl.w	r3, r0, r4
 80006d8:	fa20 f005 	lsr.w	r0, r0, r5
 80006dc:	fa01 f204 	lsl.w	r2, r1, r4
 80006e0:	ea40 0002 	orr.w	r0, r0, r2
 80006e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006ec:	f141 0100 	adc.w	r1, r1, #0
 80006f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f4:	bf08      	it	eq
 80006f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f1c4 0520 	rsb	r5, r4, #32
 8000700:	fa00 f205 	lsl.w	r2, r0, r5
 8000704:	ea4e 0e02 	orr.w	lr, lr, r2
 8000708:	fa20 f304 	lsr.w	r3, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea43 0302 	orr.w	r3, r3, r2
 8000714:	fa21 f004 	lsr.w	r0, r1, r4
 8000718:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800071c:	fa21 f204 	lsr.w	r2, r1, r4
 8000720:	ea20 0002 	bic.w	r0, r0, r2
 8000724:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f094 0f00 	teq	r4, #0
 8000738:	d10f      	bne.n	800075a <__aeabi_dmul+0x1c2>
 800073a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800073e:	0040      	lsls	r0, r0, #1
 8000740:	eb41 0101 	adc.w	r1, r1, r1
 8000744:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000748:	bf08      	it	eq
 800074a:	3c01      	subeq	r4, #1
 800074c:	d0f7      	beq.n	800073e <__aeabi_dmul+0x1a6>
 800074e:	ea41 0106 	orr.w	r1, r1, r6
 8000752:	f095 0f00 	teq	r5, #0
 8000756:	bf18      	it	ne
 8000758:	4770      	bxne	lr
 800075a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800075e:	0052      	lsls	r2, r2, #1
 8000760:	eb43 0303 	adc.w	r3, r3, r3
 8000764:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000768:	bf08      	it	eq
 800076a:	3d01      	subeq	r5, #1
 800076c:	d0f7      	beq.n	800075e <__aeabi_dmul+0x1c6>
 800076e:	ea43 0306 	orr.w	r3, r3, r6
 8000772:	4770      	bx	lr
 8000774:	ea94 0f0c 	teq	r4, ip
 8000778:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800077c:	bf18      	it	ne
 800077e:	ea95 0f0c 	teqne	r5, ip
 8000782:	d00c      	beq.n	800079e <__aeabi_dmul+0x206>
 8000784:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000788:	bf18      	it	ne
 800078a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800078e:	d1d1      	bne.n	8000734 <__aeabi_dmul+0x19c>
 8000790:	ea81 0103 	eor.w	r1, r1, r3
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	f04f 0000 	mov.w	r0, #0
 800079c:	bd70      	pop	{r4, r5, r6, pc}
 800079e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a2:	bf06      	itte	eq
 80007a4:	4610      	moveq	r0, r2
 80007a6:	4619      	moveq	r1, r3
 80007a8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ac:	d019      	beq.n	80007e2 <__aeabi_dmul+0x24a>
 80007ae:	ea94 0f0c 	teq	r4, ip
 80007b2:	d102      	bne.n	80007ba <__aeabi_dmul+0x222>
 80007b4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b8:	d113      	bne.n	80007e2 <__aeabi_dmul+0x24a>
 80007ba:	ea95 0f0c 	teq	r5, ip
 80007be:	d105      	bne.n	80007cc <__aeabi_dmul+0x234>
 80007c0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007c4:	bf1c      	itt	ne
 80007c6:	4610      	movne	r0, r2
 80007c8:	4619      	movne	r1, r3
 80007ca:	d10a      	bne.n	80007e2 <__aeabi_dmul+0x24a>
 80007cc:	ea81 0103 	eor.w	r1, r1, r3
 80007d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007d4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007dc:	f04f 0000 	mov.w	r0, #0
 80007e0:	bd70      	pop	{r4, r5, r6, pc}
 80007e2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007e6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007ea:	bd70      	pop	{r4, r5, r6, pc}

080007ec <__aeabi_ddiv>:
 80007ec:	b570      	push	{r4, r5, r6, lr}
 80007ee:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007f2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007fa:	bf1d      	ittte	ne
 80007fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000800:	ea94 0f0c 	teqne	r4, ip
 8000804:	ea95 0f0c 	teqne	r5, ip
 8000808:	f000 f8a7 	bleq	800095a <__aeabi_ddiv+0x16e>
 800080c:	eba4 0405 	sub.w	r4, r4, r5
 8000810:	ea81 0e03 	eor.w	lr, r1, r3
 8000814:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000818:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800081c:	f000 8088 	beq.w	8000930 <__aeabi_ddiv+0x144>
 8000820:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000824:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000828:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800082c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000830:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000834:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000838:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800083c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000840:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000844:	429d      	cmp	r5, r3
 8000846:	bf08      	it	eq
 8000848:	4296      	cmpeq	r6, r2
 800084a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800084e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000852:	d202      	bcs.n	800085a <__aeabi_ddiv+0x6e>
 8000854:	085b      	lsrs	r3, r3, #1
 8000856:	ea4f 0232 	mov.w	r2, r2, rrx
 800085a:	1ab6      	subs	r6, r6, r2
 800085c:	eb65 0503 	sbc.w	r5, r5, r3
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800086a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008cc:	d018      	beq.n	8000900 <__aeabi_ddiv+0x114>
 80008ce:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008d2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008d6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008da:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008de:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008e2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008e6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ea:	d1c0      	bne.n	800086e <__aeabi_ddiv+0x82>
 80008ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008f0:	d10b      	bne.n	800090a <__aeabi_ddiv+0x11e>
 80008f2:	ea41 0100 	orr.w	r1, r1, r0
 80008f6:	f04f 0000 	mov.w	r0, #0
 80008fa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008fe:	e7b6      	b.n	800086e <__aeabi_ddiv+0x82>
 8000900:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000904:	bf04      	itt	eq
 8000906:	4301      	orreq	r1, r0
 8000908:	2000      	moveq	r0, #0
 800090a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800090e:	bf88      	it	hi
 8000910:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000914:	f63f aeaf 	bhi.w	8000676 <__aeabi_dmul+0xde>
 8000918:	ebb5 0c03 	subs.w	ip, r5, r3
 800091c:	bf04      	itt	eq
 800091e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000922:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000926:	f150 0000 	adcs.w	r0, r0, #0
 800092a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800092e:	bd70      	pop	{r4, r5, r6, pc}
 8000930:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000934:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000938:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800093c:	bfc2      	ittt	gt
 800093e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000942:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000946:	bd70      	popgt	{r4, r5, r6, pc}
 8000948:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800094c:	f04f 0e00 	mov.w	lr, #0
 8000950:	3c01      	subs	r4, #1
 8000952:	e690      	b.n	8000676 <__aeabi_dmul+0xde>
 8000954:	ea45 0e06 	orr.w	lr, r5, r6
 8000958:	e68d      	b.n	8000676 <__aeabi_dmul+0xde>
 800095a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800095e:	ea94 0f0c 	teq	r4, ip
 8000962:	bf08      	it	eq
 8000964:	ea95 0f0c 	teqeq	r5, ip
 8000968:	f43f af3b 	beq.w	80007e2 <__aeabi_dmul+0x24a>
 800096c:	ea94 0f0c 	teq	r4, ip
 8000970:	d10a      	bne.n	8000988 <__aeabi_ddiv+0x19c>
 8000972:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000976:	f47f af34 	bne.w	80007e2 <__aeabi_dmul+0x24a>
 800097a:	ea95 0f0c 	teq	r5, ip
 800097e:	f47f af25 	bne.w	80007cc <__aeabi_dmul+0x234>
 8000982:	4610      	mov	r0, r2
 8000984:	4619      	mov	r1, r3
 8000986:	e72c      	b.n	80007e2 <__aeabi_dmul+0x24a>
 8000988:	ea95 0f0c 	teq	r5, ip
 800098c:	d106      	bne.n	800099c <__aeabi_ddiv+0x1b0>
 800098e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000992:	f43f aefd 	beq.w	8000790 <__aeabi_dmul+0x1f8>
 8000996:	4610      	mov	r0, r2
 8000998:	4619      	mov	r1, r3
 800099a:	e722      	b.n	80007e2 <__aeabi_dmul+0x24a>
 800099c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009a0:	bf18      	it	ne
 80009a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009a6:	f47f aec5 	bne.w	8000734 <__aeabi_dmul+0x19c>
 80009aa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009ae:	f47f af0d 	bne.w	80007cc <__aeabi_dmul+0x234>
 80009b2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009b6:	f47f aeeb 	bne.w	8000790 <__aeabi_dmul+0x1f8>
 80009ba:	e712      	b.n	80007e2 <__aeabi_dmul+0x24a>

080009bc <__aeabi_d2f>:
 80009bc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009c0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80009c4:	bf24      	itt	cs
 80009c6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80009ca:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80009ce:	d90d      	bls.n	80009ec <__aeabi_d2f+0x30>
 80009d0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80009d4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009d8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009dc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80009e0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009e4:	bf08      	it	eq
 80009e6:	f020 0001 	biceq.w	r0, r0, #1
 80009ea:	4770      	bx	lr
 80009ec:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80009f0:	d121      	bne.n	8000a36 <__aeabi_d2f+0x7a>
 80009f2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80009f6:	bfbc      	itt	lt
 80009f8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80009fc:	4770      	bxlt	lr
 80009fe:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a02:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a06:	f1c2 0218 	rsb	r2, r2, #24
 8000a0a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a0e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a12:	fa20 f002 	lsr.w	r0, r0, r2
 8000a16:	bf18      	it	ne
 8000a18:	f040 0001 	orrne.w	r0, r0, #1
 8000a1c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a20:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a24:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a28:	ea40 000c 	orr.w	r0, r0, ip
 8000a2c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a30:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a34:	e7cc      	b.n	80009d0 <__aeabi_d2f+0x14>
 8000a36:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a3a:	d107      	bne.n	8000a4c <__aeabi_d2f+0x90>
 8000a3c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a40:	bf1e      	ittt	ne
 8000a42:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a46:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a4a:	4770      	bxne	lr
 8000a4c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a50:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a54:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a58:	4770      	bx	lr
 8000a5a:	bf00      	nop

08000a5c <__aeabi_uldivmod>:
 8000a5c:	b953      	cbnz	r3, 8000a74 <__aeabi_uldivmod+0x18>
 8000a5e:	b94a      	cbnz	r2, 8000a74 <__aeabi_uldivmod+0x18>
 8000a60:	2900      	cmp	r1, #0
 8000a62:	bf08      	it	eq
 8000a64:	2800      	cmpeq	r0, #0
 8000a66:	bf1c      	itt	ne
 8000a68:	f04f 31ff 	movne.w	r1, #4294967295
 8000a6c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a70:	f000 b988 	b.w	8000d84 <__aeabi_idiv0>
 8000a74:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a7c:	f000 f806 	bl	8000a8c <__udivmoddi4>
 8000a80:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a88:	b004      	add	sp, #16
 8000a8a:	4770      	bx	lr

08000a8c <__udivmoddi4>:
 8000a8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a90:	9d08      	ldr	r5, [sp, #32]
 8000a92:	468e      	mov	lr, r1
 8000a94:	4604      	mov	r4, r0
 8000a96:	4688      	mov	r8, r1
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d14a      	bne.n	8000b32 <__udivmoddi4+0xa6>
 8000a9c:	428a      	cmp	r2, r1
 8000a9e:	4617      	mov	r7, r2
 8000aa0:	d962      	bls.n	8000b68 <__udivmoddi4+0xdc>
 8000aa2:	fab2 f682 	clz	r6, r2
 8000aa6:	b14e      	cbz	r6, 8000abc <__udivmoddi4+0x30>
 8000aa8:	f1c6 0320 	rsb	r3, r6, #32
 8000aac:	fa01 f806 	lsl.w	r8, r1, r6
 8000ab0:	fa20 f303 	lsr.w	r3, r0, r3
 8000ab4:	40b7      	lsls	r7, r6
 8000ab6:	ea43 0808 	orr.w	r8, r3, r8
 8000aba:	40b4      	lsls	r4, r6
 8000abc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ac0:	fa1f fc87 	uxth.w	ip, r7
 8000ac4:	fbb8 f1fe 	udiv	r1, r8, lr
 8000ac8:	0c23      	lsrs	r3, r4, #16
 8000aca:	fb0e 8811 	mls	r8, lr, r1, r8
 8000ace:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ad2:	fb01 f20c 	mul.w	r2, r1, ip
 8000ad6:	429a      	cmp	r2, r3
 8000ad8:	d909      	bls.n	8000aee <__udivmoddi4+0x62>
 8000ada:	18fb      	adds	r3, r7, r3
 8000adc:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ae0:	f080 80ea 	bcs.w	8000cb8 <__udivmoddi4+0x22c>
 8000ae4:	429a      	cmp	r2, r3
 8000ae6:	f240 80e7 	bls.w	8000cb8 <__udivmoddi4+0x22c>
 8000aea:	3902      	subs	r1, #2
 8000aec:	443b      	add	r3, r7
 8000aee:	1a9a      	subs	r2, r3, r2
 8000af0:	b2a3      	uxth	r3, r4
 8000af2:	fbb2 f0fe 	udiv	r0, r2, lr
 8000af6:	fb0e 2210 	mls	r2, lr, r0, r2
 8000afa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000afe:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b02:	459c      	cmp	ip, r3
 8000b04:	d909      	bls.n	8000b1a <__udivmoddi4+0x8e>
 8000b06:	18fb      	adds	r3, r7, r3
 8000b08:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b0c:	f080 80d6 	bcs.w	8000cbc <__udivmoddi4+0x230>
 8000b10:	459c      	cmp	ip, r3
 8000b12:	f240 80d3 	bls.w	8000cbc <__udivmoddi4+0x230>
 8000b16:	443b      	add	r3, r7
 8000b18:	3802      	subs	r0, #2
 8000b1a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b1e:	eba3 030c 	sub.w	r3, r3, ip
 8000b22:	2100      	movs	r1, #0
 8000b24:	b11d      	cbz	r5, 8000b2e <__udivmoddi4+0xa2>
 8000b26:	40f3      	lsrs	r3, r6
 8000b28:	2200      	movs	r2, #0
 8000b2a:	e9c5 3200 	strd	r3, r2, [r5]
 8000b2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b32:	428b      	cmp	r3, r1
 8000b34:	d905      	bls.n	8000b42 <__udivmoddi4+0xb6>
 8000b36:	b10d      	cbz	r5, 8000b3c <__udivmoddi4+0xb0>
 8000b38:	e9c5 0100 	strd	r0, r1, [r5]
 8000b3c:	2100      	movs	r1, #0
 8000b3e:	4608      	mov	r0, r1
 8000b40:	e7f5      	b.n	8000b2e <__udivmoddi4+0xa2>
 8000b42:	fab3 f183 	clz	r1, r3
 8000b46:	2900      	cmp	r1, #0
 8000b48:	d146      	bne.n	8000bd8 <__udivmoddi4+0x14c>
 8000b4a:	4573      	cmp	r3, lr
 8000b4c:	d302      	bcc.n	8000b54 <__udivmoddi4+0xc8>
 8000b4e:	4282      	cmp	r2, r0
 8000b50:	f200 8105 	bhi.w	8000d5e <__udivmoddi4+0x2d2>
 8000b54:	1a84      	subs	r4, r0, r2
 8000b56:	eb6e 0203 	sbc.w	r2, lr, r3
 8000b5a:	2001      	movs	r0, #1
 8000b5c:	4690      	mov	r8, r2
 8000b5e:	2d00      	cmp	r5, #0
 8000b60:	d0e5      	beq.n	8000b2e <__udivmoddi4+0xa2>
 8000b62:	e9c5 4800 	strd	r4, r8, [r5]
 8000b66:	e7e2      	b.n	8000b2e <__udivmoddi4+0xa2>
 8000b68:	2a00      	cmp	r2, #0
 8000b6a:	f000 8090 	beq.w	8000c8e <__udivmoddi4+0x202>
 8000b6e:	fab2 f682 	clz	r6, r2
 8000b72:	2e00      	cmp	r6, #0
 8000b74:	f040 80a4 	bne.w	8000cc0 <__udivmoddi4+0x234>
 8000b78:	1a8a      	subs	r2, r1, r2
 8000b7a:	0c03      	lsrs	r3, r0, #16
 8000b7c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b80:	b280      	uxth	r0, r0
 8000b82:	b2bc      	uxth	r4, r7
 8000b84:	2101      	movs	r1, #1
 8000b86:	fbb2 fcfe 	udiv	ip, r2, lr
 8000b8a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000b8e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b92:	fb04 f20c 	mul.w	r2, r4, ip
 8000b96:	429a      	cmp	r2, r3
 8000b98:	d907      	bls.n	8000baa <__udivmoddi4+0x11e>
 8000b9a:	18fb      	adds	r3, r7, r3
 8000b9c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000ba0:	d202      	bcs.n	8000ba8 <__udivmoddi4+0x11c>
 8000ba2:	429a      	cmp	r2, r3
 8000ba4:	f200 80e0 	bhi.w	8000d68 <__udivmoddi4+0x2dc>
 8000ba8:	46c4      	mov	ip, r8
 8000baa:	1a9b      	subs	r3, r3, r2
 8000bac:	fbb3 f2fe 	udiv	r2, r3, lr
 8000bb0:	fb0e 3312 	mls	r3, lr, r2, r3
 8000bb4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000bb8:	fb02 f404 	mul.w	r4, r2, r4
 8000bbc:	429c      	cmp	r4, r3
 8000bbe:	d907      	bls.n	8000bd0 <__udivmoddi4+0x144>
 8000bc0:	18fb      	adds	r3, r7, r3
 8000bc2:	f102 30ff 	add.w	r0, r2, #4294967295
 8000bc6:	d202      	bcs.n	8000bce <__udivmoddi4+0x142>
 8000bc8:	429c      	cmp	r4, r3
 8000bca:	f200 80ca 	bhi.w	8000d62 <__udivmoddi4+0x2d6>
 8000bce:	4602      	mov	r2, r0
 8000bd0:	1b1b      	subs	r3, r3, r4
 8000bd2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000bd6:	e7a5      	b.n	8000b24 <__udivmoddi4+0x98>
 8000bd8:	f1c1 0620 	rsb	r6, r1, #32
 8000bdc:	408b      	lsls	r3, r1
 8000bde:	fa22 f706 	lsr.w	r7, r2, r6
 8000be2:	431f      	orrs	r7, r3
 8000be4:	fa0e f401 	lsl.w	r4, lr, r1
 8000be8:	fa20 f306 	lsr.w	r3, r0, r6
 8000bec:	fa2e fe06 	lsr.w	lr, lr, r6
 8000bf0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000bf4:	4323      	orrs	r3, r4
 8000bf6:	fa00 f801 	lsl.w	r8, r0, r1
 8000bfa:	fa1f fc87 	uxth.w	ip, r7
 8000bfe:	fbbe f0f9 	udiv	r0, lr, r9
 8000c02:	0c1c      	lsrs	r4, r3, #16
 8000c04:	fb09 ee10 	mls	lr, r9, r0, lr
 8000c08:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000c0c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000c10:	45a6      	cmp	lr, r4
 8000c12:	fa02 f201 	lsl.w	r2, r2, r1
 8000c16:	d909      	bls.n	8000c2c <__udivmoddi4+0x1a0>
 8000c18:	193c      	adds	r4, r7, r4
 8000c1a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000c1e:	f080 809c 	bcs.w	8000d5a <__udivmoddi4+0x2ce>
 8000c22:	45a6      	cmp	lr, r4
 8000c24:	f240 8099 	bls.w	8000d5a <__udivmoddi4+0x2ce>
 8000c28:	3802      	subs	r0, #2
 8000c2a:	443c      	add	r4, r7
 8000c2c:	eba4 040e 	sub.w	r4, r4, lr
 8000c30:	fa1f fe83 	uxth.w	lr, r3
 8000c34:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c38:	fb09 4413 	mls	r4, r9, r3, r4
 8000c3c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000c40:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c44:	45a4      	cmp	ip, r4
 8000c46:	d908      	bls.n	8000c5a <__udivmoddi4+0x1ce>
 8000c48:	193c      	adds	r4, r7, r4
 8000c4a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000c4e:	f080 8082 	bcs.w	8000d56 <__udivmoddi4+0x2ca>
 8000c52:	45a4      	cmp	ip, r4
 8000c54:	d97f      	bls.n	8000d56 <__udivmoddi4+0x2ca>
 8000c56:	3b02      	subs	r3, #2
 8000c58:	443c      	add	r4, r7
 8000c5a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000c5e:	eba4 040c 	sub.w	r4, r4, ip
 8000c62:	fba0 ec02 	umull	lr, ip, r0, r2
 8000c66:	4564      	cmp	r4, ip
 8000c68:	4673      	mov	r3, lr
 8000c6a:	46e1      	mov	r9, ip
 8000c6c:	d362      	bcc.n	8000d34 <__udivmoddi4+0x2a8>
 8000c6e:	d05f      	beq.n	8000d30 <__udivmoddi4+0x2a4>
 8000c70:	b15d      	cbz	r5, 8000c8a <__udivmoddi4+0x1fe>
 8000c72:	ebb8 0203 	subs.w	r2, r8, r3
 8000c76:	eb64 0409 	sbc.w	r4, r4, r9
 8000c7a:	fa04 f606 	lsl.w	r6, r4, r6
 8000c7e:	fa22 f301 	lsr.w	r3, r2, r1
 8000c82:	431e      	orrs	r6, r3
 8000c84:	40cc      	lsrs	r4, r1
 8000c86:	e9c5 6400 	strd	r6, r4, [r5]
 8000c8a:	2100      	movs	r1, #0
 8000c8c:	e74f      	b.n	8000b2e <__udivmoddi4+0xa2>
 8000c8e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000c92:	0c01      	lsrs	r1, r0, #16
 8000c94:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000c98:	b280      	uxth	r0, r0
 8000c9a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000c9e:	463b      	mov	r3, r7
 8000ca0:	4638      	mov	r0, r7
 8000ca2:	463c      	mov	r4, r7
 8000ca4:	46b8      	mov	r8, r7
 8000ca6:	46be      	mov	lr, r7
 8000ca8:	2620      	movs	r6, #32
 8000caa:	fbb1 f1f7 	udiv	r1, r1, r7
 8000cae:	eba2 0208 	sub.w	r2, r2, r8
 8000cb2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000cb6:	e766      	b.n	8000b86 <__udivmoddi4+0xfa>
 8000cb8:	4601      	mov	r1, r0
 8000cba:	e718      	b.n	8000aee <__udivmoddi4+0x62>
 8000cbc:	4610      	mov	r0, r2
 8000cbe:	e72c      	b.n	8000b1a <__udivmoddi4+0x8e>
 8000cc0:	f1c6 0220 	rsb	r2, r6, #32
 8000cc4:	fa2e f302 	lsr.w	r3, lr, r2
 8000cc8:	40b7      	lsls	r7, r6
 8000cca:	40b1      	lsls	r1, r6
 8000ccc:	fa20 f202 	lsr.w	r2, r0, r2
 8000cd0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cd4:	430a      	orrs	r2, r1
 8000cd6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000cda:	b2bc      	uxth	r4, r7
 8000cdc:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ce0:	0c11      	lsrs	r1, r2, #16
 8000ce2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ce6:	fb08 f904 	mul.w	r9, r8, r4
 8000cea:	40b0      	lsls	r0, r6
 8000cec:	4589      	cmp	r9, r1
 8000cee:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000cf2:	b280      	uxth	r0, r0
 8000cf4:	d93e      	bls.n	8000d74 <__udivmoddi4+0x2e8>
 8000cf6:	1879      	adds	r1, r7, r1
 8000cf8:	f108 3cff 	add.w	ip, r8, #4294967295
 8000cfc:	d201      	bcs.n	8000d02 <__udivmoddi4+0x276>
 8000cfe:	4589      	cmp	r9, r1
 8000d00:	d81f      	bhi.n	8000d42 <__udivmoddi4+0x2b6>
 8000d02:	eba1 0109 	sub.w	r1, r1, r9
 8000d06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d0a:	fb09 f804 	mul.w	r8, r9, r4
 8000d0e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d12:	b292      	uxth	r2, r2
 8000d14:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d18:	4542      	cmp	r2, r8
 8000d1a:	d229      	bcs.n	8000d70 <__udivmoddi4+0x2e4>
 8000d1c:	18ba      	adds	r2, r7, r2
 8000d1e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000d22:	d2c4      	bcs.n	8000cae <__udivmoddi4+0x222>
 8000d24:	4542      	cmp	r2, r8
 8000d26:	d2c2      	bcs.n	8000cae <__udivmoddi4+0x222>
 8000d28:	f1a9 0102 	sub.w	r1, r9, #2
 8000d2c:	443a      	add	r2, r7
 8000d2e:	e7be      	b.n	8000cae <__udivmoddi4+0x222>
 8000d30:	45f0      	cmp	r8, lr
 8000d32:	d29d      	bcs.n	8000c70 <__udivmoddi4+0x1e4>
 8000d34:	ebbe 0302 	subs.w	r3, lr, r2
 8000d38:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000d3c:	3801      	subs	r0, #1
 8000d3e:	46e1      	mov	r9, ip
 8000d40:	e796      	b.n	8000c70 <__udivmoddi4+0x1e4>
 8000d42:	eba7 0909 	sub.w	r9, r7, r9
 8000d46:	4449      	add	r1, r9
 8000d48:	f1a8 0c02 	sub.w	ip, r8, #2
 8000d4c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d50:	fb09 f804 	mul.w	r8, r9, r4
 8000d54:	e7db      	b.n	8000d0e <__udivmoddi4+0x282>
 8000d56:	4673      	mov	r3, lr
 8000d58:	e77f      	b.n	8000c5a <__udivmoddi4+0x1ce>
 8000d5a:	4650      	mov	r0, sl
 8000d5c:	e766      	b.n	8000c2c <__udivmoddi4+0x1a0>
 8000d5e:	4608      	mov	r0, r1
 8000d60:	e6fd      	b.n	8000b5e <__udivmoddi4+0xd2>
 8000d62:	443b      	add	r3, r7
 8000d64:	3a02      	subs	r2, #2
 8000d66:	e733      	b.n	8000bd0 <__udivmoddi4+0x144>
 8000d68:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d6c:	443b      	add	r3, r7
 8000d6e:	e71c      	b.n	8000baa <__udivmoddi4+0x11e>
 8000d70:	4649      	mov	r1, r9
 8000d72:	e79c      	b.n	8000cae <__udivmoddi4+0x222>
 8000d74:	eba1 0109 	sub.w	r1, r1, r9
 8000d78:	46c4      	mov	ip, r8
 8000d7a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d7e:	fb09 f804 	mul.w	r8, r9, r4
 8000d82:	e7c4      	b.n	8000d0e <__udivmoddi4+0x282>

08000d84 <__aeabi_idiv0>:
 8000d84:	4770      	bx	lr
 8000d86:	bf00      	nop

08000d88 <ACIM_Init>:
#include "ACIM.h"

static ACIM_Params_t prm;

void ACIM_Init(ACIM_Params_t *p)
{
 8000d88:	b490      	push	{r4, r7}
 8000d8a:	b082      	sub	sp, #8
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
    prm = *p;
 8000d90:	4a05      	ldr	r2, [pc, #20]	@ (8000da8 <ACIM_Init+0x20>)
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	4614      	mov	r4, r2
 8000d96:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000d98:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8000d9c:	bf00      	nop
 8000d9e:	3708      	adds	r7, #8
 8000da0:	46bd      	mov	sp, r7
 8000da2:	bc90      	pop	{r4, r7}
 8000da4:	4770      	bx	lr
 8000da6:	bf00      	nop
 8000da8:	200000b8 	.word	0x200000b8

08000dac <ACIM_Compute>:

void ACIM_Compute(float omega_ref,
                  float torque_ref,
                  float *id_ref,
                  float *iq_ref)
{
 8000dac:	b480      	push	{r7}
 8000dae:	b087      	sub	sp, #28
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	ed87 0a03 	vstr	s0, [r7, #12]
 8000db6:	edc7 0a02 	vstr	s1, [r7, #8]
 8000dba:	6078      	str	r0, [r7, #4]
 8000dbc:	6039      	str	r1, [r7, #0]
    //
    // 1) FLUX-PRODUCING CURRENT
    //    id_ref = psi_ref / Lm
    //
    *id_ref = prm.psi_r_ref / prm.Lm;
 8000dbe:	4b22      	ldr	r3, [pc, #136]	@ (8000e48 <ACIM_Compute+0x9c>)
 8000dc0:	edd3 6a03 	vldr	s13, [r3, #12]
 8000dc4:	4b20      	ldr	r3, [pc, #128]	@ (8000e48 <ACIM_Compute+0x9c>)
 8000dc6:	ed93 7a01 	vldr	s14, [r3, #4]
 8000dca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	edc3 7a00 	vstr	s15, [r3]
    // 2) TORQUE-PRODUCING CURRENT
    //
    //      Te = (3/2) * P * (Lm^2/Lr) * id * iq
    //  =>  iq_ref = Tref / (Kt * id_ref)
    //
    float Kt = 1.5f * prm.P * (prm.Lm * prm.Lm / prm.Lr);
 8000dd4:	4b1c      	ldr	r3, [pc, #112]	@ (8000e48 <ACIM_Compute+0x9c>)
 8000dd6:	edd3 7a00 	vldr	s15, [r3]
 8000dda:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8000dde:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000de2:	4b19      	ldr	r3, [pc, #100]	@ (8000e48 <ACIM_Compute+0x9c>)
 8000de4:	edd3 6a01 	vldr	s13, [r3, #4]
 8000de8:	4b17      	ldr	r3, [pc, #92]	@ (8000e48 <ACIM_Compute+0x9c>)
 8000dea:	edd3 7a01 	vldr	s15, [r3, #4]
 8000dee:	ee26 6aa7 	vmul.f32	s12, s13, s15
 8000df2:	4b15      	ldr	r3, [pc, #84]	@ (8000e48 <ACIM_Compute+0x9c>)
 8000df4:	edd3 6a02 	vldr	s13, [r3, #8]
 8000df8:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8000dfc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e00:	edc7 7a05 	vstr	s15, [r7, #20]

    if (*id_ref != 0.0f)
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	edd3 7a00 	vldr	s15, [r3]
 8000e0a:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000e0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e12:	d00e      	beq.n	8000e32 <ACIM_Compute+0x86>
        *iq_ref = torque_ref / (Kt * (*id_ref));
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	ed93 7a00 	vldr	s14, [r3]
 8000e1a:	edd7 7a05 	vldr	s15, [r7, #20]
 8000e1e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000e22:	edd7 6a02 	vldr	s13, [r7, #8]
 8000e26:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e2a:	683b      	ldr	r3, [r7, #0]
 8000e2c:	edc3 7a00 	vstr	s15, [r3]

    //
    // OPTIONAL (future): Flux Weakening
    // Use omega_ref to reduce psi_r_ref above base speed
    //
}
 8000e30:	e003      	b.n	8000e3a <ACIM_Compute+0x8e>
        *iq_ref = 0.0f;
 8000e32:	683b      	ldr	r3, [r7, #0]
 8000e34:	f04f 0200 	mov.w	r2, #0
 8000e38:	601a      	str	r2, [r3, #0]
}
 8000e3a:	bf00      	nop
 8000e3c:	371c      	adds	r7, #28
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e44:	4770      	bx	lr
 8000e46:	bf00      	nop
 8000e48:	200000b8 	.word	0x200000b8

08000e4c <norm_angle_rad>:
#include "arm_math.h"
#include "math.h"
#include "FOC_MATH.h"

// normalizes angle to [0, 2PI) by +/- 2PI
void norm_angle_rad(volatile float *theta) {
 8000e4c:	b480      	push	{r7}
 8000e4e:	b083      	sub	sp, #12
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
    while (*theta < 0) *theta += TWO_PI;
 8000e54:	e009      	b.n	8000e6a <norm_angle_rad+0x1e>
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	edd3 7a00 	vldr	s15, [r3]
 8000e5c:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8000eb4 <norm_angle_rad+0x68>
 8000e60:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	edc3 7a00 	vstr	s15, [r3]
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	edd3 7a00 	vldr	s15, [r3]
 8000e70:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000e74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e78:	d4ed      	bmi.n	8000e56 <norm_angle_rad+0xa>
    while (*theta >= TWO_PI) *theta -= TWO_PI;
 8000e7a:	e009      	b.n	8000e90 <norm_angle_rad+0x44>
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	edd3 7a00 	vldr	s15, [r3]
 8000e82:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8000eb4 <norm_angle_rad+0x68>
 8000e86:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	edc3 7a00 	vstr	s15, [r3]
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	edd3 7a00 	vldr	s15, [r3]
 8000e96:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8000eb4 <norm_angle_rad+0x68>
 8000e9a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000e9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ea2:	daeb      	bge.n	8000e7c <norm_angle_rad+0x30>
}
 8000ea4:	bf00      	nop
 8000ea6:	bf00      	nop
 8000ea8:	370c      	adds	r7, #12
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb0:	4770      	bx	lr
 8000eb2:	bf00      	nop
 8000eb4:	40c90fdb 	.word	0x40c90fdb

08000eb8 <fast_sin>:

// fast sine and cosine using CMSIS-DSP library
float fast_sin(float theta) {
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b082      	sub	sp, #8
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	ed87 0a01 	vstr	s0, [r7, #4]
    return arm_sin_f32(theta);
 8000ec2:	ed97 0a01 	vldr	s0, [r7, #4]
 8000ec6:	f001 ff1d 	bl	8002d04 <arm_sin_f32>
 8000eca:	eef0 7a40 	vmov.f32	s15, s0
}
 8000ece:	eeb0 0a67 	vmov.f32	s0, s15
 8000ed2:	3708      	adds	r7, #8
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}

08000ed8 <fast_cos>:

float fast_cos(float theta) {
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b082      	sub	sp, #8
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	ed87 0a01 	vstr	s0, [r7, #4]
    return arm_cos_f32(theta);
 8000ee2:	ed97 0a01 	vldr	s0, [r7, #4]
 8000ee6:	f001 fe87 	bl	8002bf8 <arm_cos_f32>
 8000eea:	eef0 7a40 	vmov.f32	s15, s0
}
 8000eee:	eeb0 0a67 	vmov.f32	s0, s15
 8000ef2:	3708      	adds	r7, #8
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bd80      	pop	{r7, pc}

08000ef8 <clarke_park_transform>:
    *sin_theta = fast_sin(theta);
    *cos_theta = fast_cos(theta);
}

// fast combined clarke + park transform
void clarke_park_transform(float ia, float ib, float sin_theta, float cos_theta, float *id, float *iq) {
 8000ef8:	b480      	push	{r7}
 8000efa:	b089      	sub	sp, #36	@ 0x24
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	ed87 0a05 	vstr	s0, [r7, #20]
 8000f02:	edc7 0a04 	vstr	s1, [r7, #16]
 8000f06:	ed87 1a03 	vstr	s2, [r7, #12]
 8000f0a:	edc7 1a02 	vstr	s3, [r7, #8]
 8000f0e:	6078      	str	r0, [r7, #4]
 8000f10:	6039      	str	r1, [r7, #0]
    float i_alpha = ia;
 8000f12:	697b      	ldr	r3, [r7, #20]
 8000f14:	61fb      	str	r3, [r7, #28]
    float i_beta = ONE_BY_SQRT3 *ia + TWO_BY_SQRT3 * ib;
 8000f16:	edd7 7a05 	vldr	s15, [r7, #20]
 8000f1a:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8000f8c <clarke_park_transform+0x94>
 8000f1e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000f22:	edd7 7a04 	vldr	s15, [r7, #16]
 8000f26:	eddf 6a1a 	vldr	s13, [pc, #104]	@ 8000f90 <clarke_park_transform+0x98>
 8000f2a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000f2e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f32:	edc7 7a06 	vstr	s15, [r7, #24]

    *id = i_alpha * cos_theta + i_beta * sin_theta;
 8000f36:	ed97 7a07 	vldr	s14, [r7, #28]
 8000f3a:	edd7 7a02 	vldr	s15, [r7, #8]
 8000f3e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000f42:	edd7 6a06 	vldr	s13, [r7, #24]
 8000f46:	edd7 7a03 	vldr	s15, [r7, #12]
 8000f4a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000f4e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	edc3 7a00 	vstr	s15, [r3]
    *iq = i_alpha* -sin_theta + i_beta * cos_theta;
 8000f58:	edd7 7a03 	vldr	s15, [r7, #12]
 8000f5c:	eeb1 7a67 	vneg.f32	s14, s15
 8000f60:	edd7 7a07 	vldr	s15, [r7, #28]
 8000f64:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000f68:	edd7 6a06 	vldr	s13, [r7, #24]
 8000f6c:	edd7 7a02 	vldr	s15, [r7, #8]
 8000f70:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000f74:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f78:	683b      	ldr	r3, [r7, #0]
 8000f7a:	edc3 7a00 	vstr	s15, [r3]
}
 8000f7e:	bf00      	nop
 8000f80:	3724      	adds	r7, #36	@ 0x24
 8000f82:	46bd      	mov	sp, r7
 8000f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop
 8000f8c:	3f13cd3a 	.word	0x3f13cd3a
 8000f90:	3f93cd3a 	.word	0x3f93cd3a

08000f94 <inverse_park_transform>:

// inverse park transform (dq to )
void inverse_park_transform(volatile float vd, volatile float vq, volatile float sin_theta, volatile float cos_theta, volatile float *valpha, volatile float *vbeta) {
 8000f94:	b480      	push	{r7}
 8000f96:	b087      	sub	sp, #28
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	ed87 0a05 	vstr	s0, [r7, #20]
 8000f9e:	edc7 0a04 	vstr	s1, [r7, #16]
 8000fa2:	ed87 1a03 	vstr	s2, [r7, #12]
 8000fa6:	edc7 1a02 	vstr	s3, [r7, #8]
 8000faa:	6078      	str	r0, [r7, #4]
 8000fac:	6039      	str	r1, [r7, #0]
    *valpha = vd * cos_theta - vq * sin_theta;
 8000fae:	ed97 7a05 	vldr	s14, [r7, #20]
 8000fb2:	edd7 7a02 	vldr	s15, [r7, #8]
 8000fb6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000fba:	edd7 6a04 	vldr	s13, [r7, #16]
 8000fbe:	edd7 7a03 	vldr	s15, [r7, #12]
 8000fc2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000fc6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	edc3 7a00 	vstr	s15, [r3]
    *vbeta = vd * sin_theta + vq * cos_theta;
 8000fd0:	ed97 7a05 	vldr	s14, [r7, #20]
 8000fd4:	edd7 7a03 	vldr	s15, [r7, #12]
 8000fd8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000fdc:	edd7 6a04 	vldr	s13, [r7, #16]
 8000fe0:	edd7 7a02 	vldr	s15, [r7, #8]
 8000fe4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000fe8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	edc3 7a00 	vstr	s15, [r3]
}
 8000ff2:	bf00      	nop
 8000ff4:	371c      	adds	r7, #28
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffc:	4770      	bx	lr
	...

08001000 <svpwm>:
}

// space vector pwm
void svpwm(volatile float valpha, volatile float vbeta, float vbus, uint32_t pwm_period,
            volatile uint32_t *pwm_u, volatile uint32_t *pwm_v, volatile uint32_t *pwm_w)
{
 8001000:	b480      	push	{r7}
 8001002:	b093      	sub	sp, #76	@ 0x4c
 8001004:	af00      	add	r7, sp, #0
 8001006:	ed87 0a07 	vstr	s0, [r7, #28]
 800100a:	edc7 0a06 	vstr	s1, [r7, #24]
 800100e:	ed87 1a05 	vstr	s2, [r7, #20]
 8001012:	6138      	str	r0, [r7, #16]
 8001014:	60f9      	str	r1, [r7, #12]
 8001016:	60ba      	str	r2, [r7, #8]
 8001018:	607b      	str	r3, [r7, #4]
    // 1. normalize voltages to DC bus
    if (vbus == 0.0f) {
 800101a:	edd7 7a05 	vldr	s15, [r7, #20]
 800101e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001022:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001026:	d113      	bne.n	8001050 <svpwm+0x50>
        if (pwm_u) *pwm_u = 0;
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	2b00      	cmp	r3, #0
 800102c:	d002      	beq.n	8001034 <svpwm+0x34>
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	2200      	movs	r2, #0
 8001032:	601a      	str	r2, [r3, #0]
        if (pwm_v) *pwm_v = 0;
 8001034:	68bb      	ldr	r3, [r7, #8]
 8001036:	2b00      	cmp	r3, #0
 8001038:	d002      	beq.n	8001040 <svpwm+0x40>
 800103a:	68bb      	ldr	r3, [r7, #8]
 800103c:	2200      	movs	r2, #0
 800103e:	601a      	str	r2, [r3, #0]
        if (pwm_w) *pwm_w = 0;
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	2b00      	cmp	r3, #0
 8001044:	f000 827c 	beq.w	8001540 <svpwm+0x540>
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	2200      	movs	r2, #0
 800104c:	601a      	str	r2, [r3, #0]
        return;
 800104e:	e277      	b.n	8001540 <svpwm+0x540>
    }

    float alpha = valpha / vbus;
 8001050:	edd7 6a07 	vldr	s13, [r7, #28]
 8001054:	ed97 7a05 	vldr	s14, [r7, #20]
 8001058:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800105c:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    float beta  = vbeta  / vbus;
 8001060:	edd7 6a06 	vldr	s13, [r7, #24]
 8001064:	ed97 7a05 	vldr	s14, [r7, #20]
 8001068:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800106c:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

    // 2. determine sector
    uint8_t sector;
    if (beta >= 0.0f) {
 8001070:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001074:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001078:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800107c:	db2c      	blt.n	80010d8 <svpwm+0xd8>
        if (alpha >= 0.0f)
 800107e:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001082:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001086:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800108a:	db12      	blt.n	80010b2 <svpwm+0xb2>
            sector = (ONE_BY_SQRT3 * beta > alpha) ? 2 : 1;
 800108c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001090:	ed9f 7ae8 	vldr	s14, [pc, #928]	@ 8001434 <svpwm+0x434>
 8001094:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001098:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800109c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010a4:	d501      	bpl.n	80010aa <svpwm+0xaa>
 80010a6:	2302      	movs	r3, #2
 80010a8:	e000      	b.n	80010ac <svpwm+0xac>
 80010aa:	2301      	movs	r3, #1
 80010ac:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80010b0:	e03e      	b.n	8001130 <svpwm+0x130>
        else
            sector = (-ONE_BY_SQRT3 * beta > alpha) ? 3 : 2;
 80010b2:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80010b6:	ed9f 7ae0 	vldr	s14, [pc, #896]	@ 8001438 <svpwm+0x438>
 80010ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010be:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80010c2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010ca:	d501      	bpl.n	80010d0 <svpwm+0xd0>
 80010cc:	2303      	movs	r3, #3
 80010ce:	e000      	b.n	80010d2 <svpwm+0xd2>
 80010d0:	2302      	movs	r3, #2
 80010d2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80010d6:	e02b      	b.n	8001130 <svpwm+0x130>
    } else {
        if (alpha >= 0.0f)
 80010d8:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80010dc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80010e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010e4:	db12      	blt.n	800110c <svpwm+0x10c>
            sector = (-ONE_BY_SQRT3 * beta > alpha) ? 5 : 6;
 80010e6:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80010ea:	ed9f 7ad3 	vldr	s14, [pc, #844]	@ 8001438 <svpwm+0x438>
 80010ee:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010f2:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80010f6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010fe:	d501      	bpl.n	8001104 <svpwm+0x104>
 8001100:	2305      	movs	r3, #5
 8001102:	e000      	b.n	8001106 <svpwm+0x106>
 8001104:	2306      	movs	r3, #6
 8001106:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800110a:	e011      	b.n	8001130 <svpwm+0x130>
        else
            sector = (ONE_BY_SQRT3 * beta > alpha) ? 4 : 5;
 800110c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001110:	ed9f 7ac8 	vldr	s14, [pc, #800]	@ 8001434 <svpwm+0x434>
 8001114:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001118:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800111c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001120:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001124:	d501      	bpl.n	800112a <svpwm+0x12a>
 8001126:	2304      	movs	r3, #4
 8001128:	e000      	b.n	800112c <svpwm+0x12c>
 800112a:	2305      	movs	r3, #5
 800112c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }

    // 3. calcualte t1 and t2
    float pwm_period_f = (float)pwm_period;
 8001130:	693b      	ldr	r3, [r7, #16]
 8001132:	ee07 3a90 	vmov	s15, r3
 8001136:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800113a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    float T1 = 0.0f, T2 = 0.0f;
 800113e:	f04f 0300 	mov.w	r3, #0
 8001142:	643b      	str	r3, [r7, #64]	@ 0x40
 8001144:	f04f 0300 	mov.w	r3, #0
 8001148:	63fb      	str	r3, [r7, #60]	@ 0x3c

    switch (sector) {
 800114a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800114e:	3b01      	subs	r3, #1
 8001150:	2b05      	cmp	r3, #5
 8001152:	f200 80c9 	bhi.w	80012e8 <svpwm+0x2e8>
 8001156:	a201      	add	r2, pc, #4	@ (adr r2, 800115c <svpwm+0x15c>)
 8001158:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800115c:	08001175 	.word	0x08001175
 8001160:	080011af 	.word	0x080011af
 8001164:	080011f1 	.word	0x080011f1
 8001168:	0800122f 	.word	0x0800122f
 800116c:	08001269 	.word	0x08001269
 8001170:	080012af 	.word	0x080012af
        case 1:
            T1 = (alpha - ONE_BY_SQRT3 * beta) * pwm_period_f;
 8001174:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001178:	ed9f 7aae 	vldr	s14, [pc, #696]	@ 8001434 <svpwm+0x434>
 800117c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001180:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8001184:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001188:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800118c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001190:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
            T2 = (TWO_BY_SQRT3 * beta) * pwm_period_f;
 8001194:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001198:	ed9f 7aa8 	vldr	s14, [pc, #672]	@ 800143c <svpwm+0x43c>
 800119c:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011a0:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80011a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011a8:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
            break;
 80011ac:	e0a2      	b.n	80012f4 <svpwm+0x2f4>
        case 2:
            T1 = (alpha + ONE_BY_SQRT3 * beta) * pwm_period_f;
 80011ae:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80011b2:	ed9f 7aa0 	vldr	s14, [pc, #640]	@ 8001434 <svpwm+0x434>
 80011b6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80011ba:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80011be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011c2:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80011c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011ca:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
            T2 = (-alpha + ONE_BY_SQRT3 * beta) * pwm_period_f;
 80011ce:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80011d2:	ed9f 7a98 	vldr	s14, [pc, #608]	@ 8001434 <svpwm+0x434>
 80011d6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80011da:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80011de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011e2:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80011e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011ea:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
            break;
 80011ee:	e081      	b.n	80012f4 <svpwm+0x2f4>
        case 3:
            T1 = (TWO_BY_SQRT3 * beta) * pwm_period_f;
 80011f0:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80011f4:	ed9f 7a91 	vldr	s14, [pc, #580]	@ 800143c <svpwm+0x43c>
 80011f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011fc:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001200:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001204:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
            T2 = (-alpha - ONE_BY_SQRT3 * beta) * pwm_period_f;
 8001208:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800120c:	eeb1 7a67 	vneg.f32	s14, s15
 8001210:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001214:	eddf 6a87 	vldr	s13, [pc, #540]	@ 8001434 <svpwm+0x434>
 8001218:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800121c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001220:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001224:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001228:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
            break;
 800122c:	e062      	b.n	80012f4 <svpwm+0x2f4>
        case 4:
            T1 = (-alpha + ONE_BY_SQRT3 * beta) * pwm_period_f;
 800122e:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001232:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8001434 <svpwm+0x434>
 8001236:	ee27 7a87 	vmul.f32	s14, s15, s14
 800123a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800123e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001242:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001246:	ee67 7a27 	vmul.f32	s15, s14, s15
 800124a:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
            T2 = (-TWO_BY_SQRT3 * beta) * pwm_period_f;
 800124e:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001252:	ed9f 7a7b 	vldr	s14, [pc, #492]	@ 8001440 <svpwm+0x440>
 8001256:	ee67 7a87 	vmul.f32	s15, s15, s14
 800125a:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800125e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001262:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
            break;
 8001266:	e045      	b.n	80012f4 <svpwm+0x2f4>
        case 5:
            T1 = (-alpha - ONE_BY_SQRT3 * beta) * pwm_period_f;
 8001268:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800126c:	eeb1 7a67 	vneg.f32	s14, s15
 8001270:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001274:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8001434 <svpwm+0x434>
 8001278:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800127c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001280:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001284:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001288:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
            T2 = (alpha - ONE_BY_SQRT3 * beta) * pwm_period_f;
 800128c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001290:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8001434 <svpwm+0x434>
 8001294:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001298:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800129c:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012a0:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80012a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012a8:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
            break;
 80012ac:	e022      	b.n	80012f4 <svpwm+0x2f4>
        case 6:
            T1 = (-TWO_BY_SQRT3 * beta) * pwm_period_f;
 80012ae:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80012b2:	ed9f 7a63 	vldr	s14, [pc, #396]	@ 8001440 <svpwm+0x440>
 80012b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012ba:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80012be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012c2:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
            T2 = (alpha + ONE_BY_SQRT3 * beta) * pwm_period_f;
 80012c6:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80012ca:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 8001434 <svpwm+0x434>
 80012ce:	ee27 7a87 	vmul.f32	s14, s15, s14
 80012d2:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80012d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012da:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80012de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012e2:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
            break;
 80012e6:	e005      	b.n	80012f4 <svpwm+0x2f4>
        default:
            T1 = T2 = 0.0f;
 80012e8:	f04f 0300 	mov.w	r3, #0
 80012ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80012ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80012f0:	643b      	str	r3, [r7, #64]	@ 0x40
            break;
 80012f2:	bf00      	nop
    }

    // 4. phase timings
    float T0 = pwm_period_f - (T1 + T2);
 80012f4:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 80012f8:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80012fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001300:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001304:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001308:	edc7 7a08 	vstr	s15, [r7, #32]
    float TA, TB, TC;

    switch (sector) {
 800130c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8001310:	3b01      	subs	r3, #1
 8001312:	2b05      	cmp	r3, #5
 8001314:	f200 80af 	bhi.w	8001476 <svpwm+0x476>
 8001318:	a201      	add	r2, pc, #4	@ (adr r2, 8001320 <svpwm+0x320>)
 800131a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800131e:	bf00      	nop
 8001320:	08001339 	.word	0x08001339
 8001324:	0800136b 	.word	0x0800136b
 8001328:	0800139d 	.word	0x0800139d
 800132c:	080013cf 	.word	0x080013cf
 8001330:	08001401 	.word	0x08001401
 8001334:	08001445 	.word	0x08001445
        case 1: TA = 0.5f * T0; TB = TA + T1; TC = TB + T2; break;
 8001338:	edd7 7a08 	vldr	s15, [r7, #32]
 800133c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001340:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001344:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
 8001348:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 800134c:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8001350:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001354:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
 8001358:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 800135c:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001360:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001364:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
 8001368:	e092      	b.n	8001490 <svpwm+0x490>
        case 2: TB = 0.5f * T0; TA = TB + T2; TC = TA + T1; break;
 800136a:	edd7 7a08 	vldr	s15, [r7, #32]
 800136e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001372:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001376:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
 800137a:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 800137e:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001382:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001386:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
 800138a:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 800138e:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8001392:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001396:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
 800139a:	e079      	b.n	8001490 <svpwm+0x490>
        case 3: TB = 0.5f * T0; TC = TB + T1; TA = TC + T2; break;
 800139c:	edd7 7a08 	vldr	s15, [r7, #32]
 80013a0:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80013a4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013a8:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
 80013ac:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 80013b0:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80013b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013b8:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
 80013bc:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80013c0:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80013c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013c8:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
 80013cc:	e060      	b.n	8001490 <svpwm+0x490>
        case 4: TC = 0.5f * T0; TB = TC + T2; TA = TB + T1; break;
 80013ce:	edd7 7a08 	vldr	s15, [r7, #32]
 80013d2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80013d6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013da:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
 80013de:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80013e2:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80013e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013ea:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
 80013ee:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 80013f2:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80013f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013fa:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
 80013fe:	e047      	b.n	8001490 <svpwm+0x490>
        case 5: TC = 0.5f * T0; TA = TC + T1; TB = TA + T2; break;
 8001400:	edd7 7a08 	vldr	s15, [r7, #32]
 8001404:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001408:	ee67 7a87 	vmul.f32	s15, s15, s14
 800140c:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
 8001410:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8001414:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8001418:	ee77 7a27 	vadd.f32	s15, s14, s15
 800141c:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
 8001420:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8001424:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001428:	ee77 7a27 	vadd.f32	s15, s14, s15
 800142c:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
 8001430:	e02e      	b.n	8001490 <svpwm+0x490>
 8001432:	bf00      	nop
 8001434:	3f13cd3a 	.word	0x3f13cd3a
 8001438:	bf13cd3a 	.word	0xbf13cd3a
 800143c:	3f93cd3a 	.word	0x3f93cd3a
 8001440:	bf93cd3a 	.word	0xbf93cd3a
        case 6: TA = 0.5f * T0; TC = TA + T2; TB = TC + T1; break;
 8001444:	edd7 7a08 	vldr	s15, [r7, #32]
 8001448:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800144c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001450:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
 8001454:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8001458:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800145c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001460:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
 8001464:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8001468:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 800146c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001470:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
 8001474:	e00c      	b.n	8001490 <svpwm+0x490>
        default: TA = TB = TC = pwm_period_f * 0.5f; break;
 8001476:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800147a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800147e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001482:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
 8001486:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001488:	637b      	str	r3, [r7, #52]	@ 0x34
 800148a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800148c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800148e:	bf00      	nop
    }

    // 5. clamp and assign
    if (TA < 0) {TA = 0;}; if (TA > pwm_period_f) {TA = pwm_period_f;};
 8001490:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8001494:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001498:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800149c:	d502      	bpl.n	80014a4 <svpwm+0x4a4>
 800149e:	f04f 0300 	mov.w	r3, #0
 80014a2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80014a4:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 80014a8:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80014ac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014b4:	dd01      	ble.n	80014ba <svpwm+0x4ba>
 80014b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014b8:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (TB < 0) {TB = 0;}; if (TB > pwm_period_f) {TB = pwm_period_f;};
 80014ba:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80014be:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80014c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014c6:	d502      	bpl.n	80014ce <svpwm+0x4ce>
 80014c8:	f04f 0300 	mov.w	r3, #0
 80014cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80014ce:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 80014d2:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80014d6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014de:	dd01      	ble.n	80014e4 <svpwm+0x4e4>
 80014e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014e2:	637b      	str	r3, [r7, #52]	@ 0x34
    if (TC < 0) {TC = 0;}; if (TC > pwm_period_f) {TC = pwm_period_f;};
 80014e4:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80014e8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80014ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014f0:	d502      	bpl.n	80014f8 <svpwm+0x4f8>
 80014f2:	f04f 0300 	mov.w	r3, #0
 80014f6:	633b      	str	r3, [r7, #48]	@ 0x30
 80014f8:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80014fc:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001500:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001504:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001508:	dd01      	ble.n	800150e <svpwm+0x50e>
 800150a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800150c:	633b      	str	r3, [r7, #48]	@ 0x30

    *pwm_u = (uint32_t)(TA);
 800150e:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8001512:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001516:	ee17 2a90 	vmov	r2, s15
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	601a      	str	r2, [r3, #0]
    *pwm_v = (uint32_t)(TB);
 800151e:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001522:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001526:	ee17 2a90 	vmov	r2, s15
 800152a:	68bb      	ldr	r3, [r7, #8]
 800152c:	601a      	str	r2, [r3, #0]
    *pwm_w = (uint32_t)(TC);
 800152e:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001532:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001536:	ee17 2a90 	vmov	r2, s15
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	601a      	str	r2, [r3, #0]
 800153e:	e000      	b.n	8001542 <svpwm+0x542>
        return;
 8001540:	bf00      	nop
}
 8001542:	374c      	adds	r7, #76	@ 0x4c
 8001544:	46bd      	mov	sp, r7
 8001546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154a:	4770      	bx	lr

0800154c <pi_controller_init>:
arm_pid_instance_f32 PI_Id;
arm_pid_instance_f32 PI_Iq;
arm_pid_instance_f32 PI_Speed;
// initialize PI controllers for Id and Iq
void pi_controller_init(float Kp_Id, float Ki_Id,float Kp_Iq, float Ki_Iq, float Kp_Speed, float Ki_Speed)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b086      	sub	sp, #24
 8001550:	af00      	add	r7, sp, #0
 8001552:	ed87 0a05 	vstr	s0, [r7, #20]
 8001556:	edc7 0a04 	vstr	s1, [r7, #16]
 800155a:	ed87 1a03 	vstr	s2, [r7, #12]
 800155e:	edc7 1a02 	vstr	s3, [r7, #8]
 8001562:	ed87 2a01 	vstr	s4, [r7, #4]
 8001566:	edc7 2a00 	vstr	s5, [r7]
    // Id Controller
    PI_Id.Kp = Kp_Id;
 800156a:	4a17      	ldr	r2, [pc, #92]	@ (80015c8 <pi_controller_init+0x7c>)
 800156c:	697b      	ldr	r3, [r7, #20]
 800156e:	6193      	str	r3, [r2, #24]
    PI_Id.Ki = Ki_Id;
 8001570:	4a15      	ldr	r2, [pc, #84]	@ (80015c8 <pi_controller_init+0x7c>)
 8001572:	693b      	ldr	r3, [r7, #16]
 8001574:	61d3      	str	r3, [r2, #28]
    PI_Id.Kd = 0.0f;
 8001576:	4b14      	ldr	r3, [pc, #80]	@ (80015c8 <pi_controller_init+0x7c>)
 8001578:	f04f 0200 	mov.w	r2, #0
 800157c:	621a      	str	r2, [r3, #32]
    arm_pid_init_f32(&PI_Id, 1);
 800157e:	2101      	movs	r1, #1
 8001580:	4811      	ldr	r0, [pc, #68]	@ (80015c8 <pi_controller_init+0x7c>)
 8001582:	f001 fb03 	bl	8002b8c <arm_pid_init_f32>

    // Iq Controller
    PI_Iq.Kp = Kp_Iq;
 8001586:	4a11      	ldr	r2, [pc, #68]	@ (80015cc <pi_controller_init+0x80>)
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	6193      	str	r3, [r2, #24]
    PI_Iq.Ki = Ki_Iq;
 800158c:	4a0f      	ldr	r2, [pc, #60]	@ (80015cc <pi_controller_init+0x80>)
 800158e:	68bb      	ldr	r3, [r7, #8]
 8001590:	61d3      	str	r3, [r2, #28]
    PI_Iq.Kd = 0.0f;
 8001592:	4b0e      	ldr	r3, [pc, #56]	@ (80015cc <pi_controller_init+0x80>)
 8001594:	f04f 0200 	mov.w	r2, #0
 8001598:	621a      	str	r2, [r3, #32]
    arm_pid_init_f32(&PI_Iq, 1);
 800159a:	2101      	movs	r1, #1
 800159c:	480b      	ldr	r0, [pc, #44]	@ (80015cc <pi_controller_init+0x80>)
 800159e:	f001 faf5 	bl	8002b8c <arm_pid_init_f32>

    // Speed Controller
	PI_Speed.Kp = Kp_Speed;
 80015a2:	4a0b      	ldr	r2, [pc, #44]	@ (80015d0 <pi_controller_init+0x84>)
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	6193      	str	r3, [r2, #24]
	PI_Speed.Ki = Ki_Speed;
 80015a8:	4a09      	ldr	r2, [pc, #36]	@ (80015d0 <pi_controller_init+0x84>)
 80015aa:	683b      	ldr	r3, [r7, #0]
 80015ac:	61d3      	str	r3, [r2, #28]
	PI_Speed.Kd = 0.0f;
 80015ae:	4b08      	ldr	r3, [pc, #32]	@ (80015d0 <pi_controller_init+0x84>)
 80015b0:	f04f 0200 	mov.w	r2, #0
 80015b4:	621a      	str	r2, [r3, #32]
	arm_pid_init_f32(&PI_Speed, 1);
 80015b6:	2101      	movs	r1, #1
 80015b8:	4805      	ldr	r0, [pc, #20]	@ (80015d0 <pi_controller_init+0x84>)
 80015ba:	f001 fae7 	bl	8002b8c <arm_pid_init_f32>

}
 80015be:	bf00      	nop
 80015c0:	3718      	adds	r7, #24
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	200000c8 	.word	0x200000c8
 80015cc:	200000ec 	.word	0x200000ec
 80015d0:	20000110 	.word	0x20000110

080015d4 <pi_controller_Id>:
// PI controller for Id
float pi_controller_Id(float Id_ref, float Id_meas) {
 80015d4:	b480      	push	{r7}
 80015d6:	b087      	sub	sp, #28
 80015d8:	af00      	add	r7, sp, #0
 80015da:	ed87 0a01 	vstr	s0, [r7, #4]
 80015de:	edc7 0a00 	vstr	s1, [r7]
    float error = Id_ref - Id_meas;
 80015e2:	ed97 7a01 	vldr	s14, [r7, #4]
 80015e6:	edd7 7a00 	vldr	s15, [r7]
 80015ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015ee:	edc7 7a05 	vstr	s15, [r7, #20]
 80015f2:	4b1d      	ldr	r3, [pc, #116]	@ (8001668 <pi_controller_Id+0x94>)
 80015f4:	613b      	str	r3, [r7, #16]
 80015f6:	697b      	ldr	r3, [r7, #20]
 80015f8:	60fb      	str	r3, [r7, #12]
  float32_t in)
  {
    float32_t out;

    /* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]  */
    out = (S->A0 * in) +
 80015fa:	693b      	ldr	r3, [r7, #16]
 80015fc:	ed93 7a00 	vldr	s14, [r3]
 8001600:	edd7 7a03 	vldr	s15, [r7, #12]
 8001604:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8001608:	693b      	ldr	r3, [r7, #16]
 800160a:	edd3 6a01 	vldr	s13, [r3, #4]
 800160e:	693b      	ldr	r3, [r7, #16]
 8001610:	edd3 7a03 	vldr	s15, [r3, #12]
 8001614:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 8001618:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 800161c:	693b      	ldr	r3, [r7, #16]
 800161e:	edd3 6a02 	vldr	s13, [r3, #8]
 8001622:	693b      	ldr	r3, [r7, #16]
 8001624:	edd3 7a04 	vldr	s15, [r3, #16]
 8001628:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800162c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001630:	693b      	ldr	r3, [r7, #16]
 8001632:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 8001636:	ee77 7a27 	vadd.f32	s15, s14, s15
 800163a:	edc7 7a02 	vstr	s15, [r7, #8]

    /* Update state */
    S->state[1] = S->state[0];
 800163e:	693b      	ldr	r3, [r7, #16]
 8001640:	68da      	ldr	r2, [r3, #12]
 8001642:	693b      	ldr	r3, [r7, #16]
 8001644:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 8001646:	693b      	ldr	r3, [r7, #16]
 8001648:	68fa      	ldr	r2, [r7, #12]
 800164a:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 800164c:	693b      	ldr	r3, [r7, #16]
 800164e:	68ba      	ldr	r2, [r7, #8]
 8001650:	615a      	str	r2, [r3, #20]

    /* return to application */
    return (out);
 8001652:	68bb      	ldr	r3, [r7, #8]
    return arm_pid_f32(&PI_Id, error);
 8001654:	ee07 3a90 	vmov	s15, r3
}
 8001658:	eeb0 0a67 	vmov.f32	s0, s15
 800165c:	371c      	adds	r7, #28
 800165e:	46bd      	mov	sp, r7
 8001660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001664:	4770      	bx	lr
 8001666:	bf00      	nop
 8001668:	200000c8 	.word	0x200000c8

0800166c <pi_controller_Iq>:
// PI controller for Iq
float pi_controller_Iq(float Iq_ref, float Iq_meas) {
 800166c:	b480      	push	{r7}
 800166e:	b087      	sub	sp, #28
 8001670:	af00      	add	r7, sp, #0
 8001672:	ed87 0a01 	vstr	s0, [r7, #4]
 8001676:	edc7 0a00 	vstr	s1, [r7]
    float error = Iq_ref - Iq_meas;
 800167a:	ed97 7a01 	vldr	s14, [r7, #4]
 800167e:	edd7 7a00 	vldr	s15, [r7]
 8001682:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001686:	edc7 7a05 	vstr	s15, [r7, #20]
 800168a:	4b1d      	ldr	r3, [pc, #116]	@ (8001700 <pi_controller_Iq+0x94>)
 800168c:	613b      	str	r3, [r7, #16]
 800168e:	697b      	ldr	r3, [r7, #20]
 8001690:	60fb      	str	r3, [r7, #12]
    out = (S->A0 * in) +
 8001692:	693b      	ldr	r3, [r7, #16]
 8001694:	ed93 7a00 	vldr	s14, [r3]
 8001698:	edd7 7a03 	vldr	s15, [r7, #12]
 800169c:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 80016a0:	693b      	ldr	r3, [r7, #16]
 80016a2:	edd3 6a01 	vldr	s13, [r3, #4]
 80016a6:	693b      	ldr	r3, [r7, #16]
 80016a8:	edd3 7a03 	vldr	s15, [r3, #12]
 80016ac:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 80016b0:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 80016b4:	693b      	ldr	r3, [r7, #16]
 80016b6:	edd3 6a02 	vldr	s13, [r3, #8]
 80016ba:	693b      	ldr	r3, [r7, #16]
 80016bc:	edd3 7a04 	vldr	s15, [r3, #16]
 80016c0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80016c4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80016c8:	693b      	ldr	r3, [r7, #16]
 80016ca:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 80016ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016d2:	edc7 7a02 	vstr	s15, [r7, #8]
    S->state[1] = S->state[0];
 80016d6:	693b      	ldr	r3, [r7, #16]
 80016d8:	68da      	ldr	r2, [r3, #12]
 80016da:	693b      	ldr	r3, [r7, #16]
 80016dc:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 80016de:	693b      	ldr	r3, [r7, #16]
 80016e0:	68fa      	ldr	r2, [r7, #12]
 80016e2:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 80016e4:	693b      	ldr	r3, [r7, #16]
 80016e6:	68ba      	ldr	r2, [r7, #8]
 80016e8:	615a      	str	r2, [r3, #20]
    return (out);
 80016ea:	68bb      	ldr	r3, [r7, #8]
    return arm_pid_f32(&PI_Iq, error);
 80016ec:	ee07 3a90 	vmov	s15, r3
}
 80016f0:	eeb0 0a67 	vmov.f32	s0, s15
 80016f4:	371c      	adds	r7, #28
 80016f6:	46bd      	mov	sp, r7
 80016f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fc:	4770      	bx	lr
 80016fe:	bf00      	nop
 8001700:	200000ec 	.word	0x200000ec

08001704 <pi_controller_speed>:
// PI controller for Speed
float pi_controller_speed(float speed_ref, float speed_meas) {
 8001704:	b480      	push	{r7}
 8001706:	b087      	sub	sp, #28
 8001708:	af00      	add	r7, sp, #0
 800170a:	ed87 0a01 	vstr	s0, [r7, #4]
 800170e:	edc7 0a00 	vstr	s1, [r7]
    float error = speed_ref - speed_meas;
 8001712:	ed97 7a01 	vldr	s14, [r7, #4]
 8001716:	edd7 7a00 	vldr	s15, [r7]
 800171a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800171e:	edc7 7a05 	vstr	s15, [r7, #20]
 8001722:	4b1d      	ldr	r3, [pc, #116]	@ (8001798 <pi_controller_speed+0x94>)
 8001724:	613b      	str	r3, [r7, #16]
 8001726:	697b      	ldr	r3, [r7, #20]
 8001728:	60fb      	str	r3, [r7, #12]
    out = (S->A0 * in) +
 800172a:	693b      	ldr	r3, [r7, #16]
 800172c:	ed93 7a00 	vldr	s14, [r3]
 8001730:	edd7 7a03 	vldr	s15, [r7, #12]
 8001734:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8001738:	693b      	ldr	r3, [r7, #16]
 800173a:	edd3 6a01 	vldr	s13, [r3, #4]
 800173e:	693b      	ldr	r3, [r7, #16]
 8001740:	edd3 7a03 	vldr	s15, [r3, #12]
 8001744:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 8001748:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 800174c:	693b      	ldr	r3, [r7, #16]
 800174e:	edd3 6a02 	vldr	s13, [r3, #8]
 8001752:	693b      	ldr	r3, [r7, #16]
 8001754:	edd3 7a04 	vldr	s15, [r3, #16]
 8001758:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800175c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001760:	693b      	ldr	r3, [r7, #16]
 8001762:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 8001766:	ee77 7a27 	vadd.f32	s15, s14, s15
 800176a:	edc7 7a02 	vstr	s15, [r7, #8]
    S->state[1] = S->state[0];
 800176e:	693b      	ldr	r3, [r7, #16]
 8001770:	68da      	ldr	r2, [r3, #12]
 8001772:	693b      	ldr	r3, [r7, #16]
 8001774:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 8001776:	693b      	ldr	r3, [r7, #16]
 8001778:	68fa      	ldr	r2, [r7, #12]
 800177a:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 800177c:	693b      	ldr	r3, [r7, #16]
 800177e:	68ba      	ldr	r2, [r7, #8]
 8001780:	615a      	str	r2, [r3, #20]
    return (out);
 8001782:	68bb      	ldr	r3, [r7, #8]
    return arm_pid_f32(&PI_Speed, error);
 8001784:	ee07 3a90 	vmov	s15, r3
}
 8001788:	eeb0 0a67 	vmov.f32	s0, s15
 800178c:	371c      	adds	r7, #28
 800178e:	46bd      	mov	sp, r7
 8001790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001794:	4770      	bx	lr
 8001796:	bf00      	nop
 8001798:	20000110 	.word	0x20000110

0800179c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017a0:	f001 fb32 	bl	8002e08 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017a4:	f000 f8b8 	bl	8001918 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017a8:	f000 fae2 	bl	8001d70 <MX_GPIO_Init>
  MX_DMA_Init();
 80017ac:	f000 fab6 	bl	8001d1c <MX_DMA_Init>
  MX_TIM1_Init();
 80017b0:	f000 f99a 	bl	8001ae8 <MX_TIM1_Init>
  MX_ADC1_Init();
 80017b4:	f000 f8fc 	bl	80019b0 <MX_ADC1_Init>
  MX_TIM3_Init();
 80017b8:	f000 fa5a 	bl	8001c70 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  pi_controller_init(Kp_Id, Ki_Id,Kp_Iq,Ki_Iq, Kp_Speed, Ki_Speed);
 80017bc:	4b42      	ldr	r3, [pc, #264]	@ (80018c8 <main+0x12c>)
 80017be:	edd3 7a00 	vldr	s15, [r3]
 80017c2:	4b42      	ldr	r3, [pc, #264]	@ (80018cc <main+0x130>)
 80017c4:	ed93 7a00 	vldr	s14, [r3]
 80017c8:	4b41      	ldr	r3, [pc, #260]	@ (80018d0 <main+0x134>)
 80017ca:	edd3 6a00 	vldr	s13, [r3]
 80017ce:	4b41      	ldr	r3, [pc, #260]	@ (80018d4 <main+0x138>)
 80017d0:	ed93 6a00 	vldr	s12, [r3]
 80017d4:	4b40      	ldr	r3, [pc, #256]	@ (80018d8 <main+0x13c>)
 80017d6:	edd3 5a00 	vldr	s11, [r3]
 80017da:	4b40      	ldr	r3, [pc, #256]	@ (80018dc <main+0x140>)
 80017dc:	ed93 5a00 	vldr	s10, [r3]
 80017e0:	eef0 2a45 	vmov.f32	s5, s10
 80017e4:	eeb0 2a65 	vmov.f32	s4, s11
 80017e8:	eef0 1a46 	vmov.f32	s3, s12
 80017ec:	eeb0 1a66 	vmov.f32	s2, s13
 80017f0:	eef0 0a47 	vmov.f32	s1, s14
 80017f4:	eeb0 0a67 	vmov.f32	s0, s15
 80017f8:	f7ff fea8 	bl	800154c <pi_controller_init>
  ACIM_Init(&params);
 80017fc:	4838      	ldr	r0, [pc, #224]	@ (80018e0 <main+0x144>)
 80017fe:	f7ff fac3 	bl	8000d88 <ACIM_Init>

  HAL_TIM_Base_Start_IT(&htim1);
 8001802:	4838      	ldr	r0, [pc, #224]	@ (80018e4 <main+0x148>)
 8001804:	f004 ff6a 	bl	80066dc <HAL_TIM_Base_Start_IT>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adcValues, 3);
 8001808:	2203      	movs	r2, #3
 800180a:	4937      	ldr	r1, [pc, #220]	@ (80018e8 <main+0x14c>)
 800180c:	4837      	ldr	r0, [pc, #220]	@ (80018ec <main+0x150>)
 800180e:	f001 ff2d 	bl	800366c <HAL_ADC_Start_DMA>

  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001812:	2100      	movs	r1, #0
 8001814:	4833      	ldr	r0, [pc, #204]	@ (80018e4 <main+0x148>)
 8001816:	f005 f891 	bl	800693c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800181a:	2104      	movs	r1, #4
 800181c:	4831      	ldr	r0, [pc, #196]	@ (80018e4 <main+0x148>)
 800181e:	f005 f88d 	bl	800693c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001822:	2108      	movs	r1, #8
 8001824:	482f      	ldr	r0, [pc, #188]	@ (80018e4 <main+0x148>)
 8001826:	f005 f889 	bl	800693c <HAL_TIM_PWM_Start>

  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 800182a:	2100      	movs	r1, #0
 800182c:	482d      	ldr	r0, [pc, #180]	@ (80018e4 <main+0x148>)
 800182e:	f006 f9d5 	bl	8007bdc <HAL_TIMEx_PWMN_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8001832:	2104      	movs	r1, #4
 8001834:	482b      	ldr	r0, [pc, #172]	@ (80018e4 <main+0x148>)
 8001836:	f006 f9d1 	bl	8007bdc <HAL_TIMEx_PWMN_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 800183a:	2108      	movs	r1, #8
 800183c:	4829      	ldr	r0, [pc, #164]	@ (80018e4 <main+0x148>)
 800183e:	f006 f9cd 	bl	8007bdc <HAL_TIMEx_PWMN_Start>

  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8001842:	213c      	movs	r1, #60	@ 0x3c
 8001844:	482a      	ldr	r0, [pc, #168]	@ (80018f0 <main+0x154>)
 8001846:	f005 fa31 	bl	8006cac <HAL_TIM_Encoder_Start>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800184a:	f007 f9d9 	bl	8008c00 <osKernelInitialize>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of FOCsem */
  FOCsemHandle = osSemaphoreNew(1, 1, &FOCsem_attributes);
 800184e:	4a29      	ldr	r2, [pc, #164]	@ (80018f4 <main+0x158>)
 8001850:	2101      	movs	r1, #1
 8001852:	2001      	movs	r0, #1
 8001854:	f007 facb 	bl	8008dee <osSemaphoreNew>
 8001858:	4603      	mov	r3, r0
 800185a:	4a27      	ldr	r2, [pc, #156]	@ (80018f8 <main+0x15c>)
 800185c:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of ReadPotent */
  ReadPotentHandle = osThreadNew(StartPotent, NULL, &ReadPotent_attributes);
 800185e:	4a27      	ldr	r2, [pc, #156]	@ (80018fc <main+0x160>)
 8001860:	2100      	movs	r1, #0
 8001862:	4827      	ldr	r0, [pc, #156]	@ (8001900 <main+0x164>)
 8001864:	f007 fa16 	bl	8008c94 <osThreadNew>
 8001868:	4603      	mov	r3, r0
 800186a:	4a26      	ldr	r2, [pc, #152]	@ (8001904 <main+0x168>)
 800186c:	6013      	str	r3, [r2, #0]

  /* creation of FOC */
  FOCHandle = osThreadNew(StartFOC, NULL, &FOC_attributes);
 800186e:	4a26      	ldr	r2, [pc, #152]	@ (8001908 <main+0x16c>)
 8001870:	2100      	movs	r1, #0
 8001872:	4826      	ldr	r0, [pc, #152]	@ (800190c <main+0x170>)
 8001874:	f007 fa0e 	bl	8008c94 <osThreadNew>
 8001878:	4603      	mov	r3, r0
 800187a:	4a25      	ldr	r2, [pc, #148]	@ (8001910 <main+0x174>)
 800187c:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Initialize led */
  BSP_LED_Init(LED_GREEN);
 800187e:	2000      	movs	r0, #0
 8001880:	f001 f80c 	bl	800289c <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8001884:	2101      	movs	r1, #1
 8001886:	2000      	movs	r0, #0
 8001888:	f001 f83e 	bl	8002908 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 800188c:	4b21      	ldr	r3, [pc, #132]	@ (8001914 <main+0x178>)
 800188e:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001892:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8001894:	4b1f      	ldr	r3, [pc, #124]	@ (8001914 <main+0x178>)
 8001896:	2200      	movs	r2, #0
 8001898:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 800189a:	4b1e      	ldr	r3, [pc, #120]	@ (8001914 <main+0x178>)
 800189c:	2200      	movs	r2, #0
 800189e:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 80018a0:	4b1c      	ldr	r3, [pc, #112]	@ (8001914 <main+0x178>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 80018a6:	4b1b      	ldr	r3, [pc, #108]	@ (8001914 <main+0x178>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 80018ac:	4919      	ldr	r1, [pc, #100]	@ (8001914 <main+0x178>)
 80018ae:	2000      	movs	r0, #0
 80018b0:	f001 f8b6 	bl	8002a20 <BSP_COM_Init>
 80018b4:	4603      	mov	r3, r0
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d001      	beq.n	80018be <main+0x122>
  {
    Error_Handler();
 80018ba:	f000 fd2b 	bl	8002314 <Error_Handler>
  }

  /* Start scheduler */
  osKernelStart();
 80018be:	f007 f9c3 	bl	8008c48 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80018c2:	bf00      	nop
 80018c4:	e7fd      	b.n	80018c2 <main+0x126>
 80018c6:	bf00      	nop
 80018c8:	20000000 	.word	0x20000000
 80018cc:	20000004 	.word	0x20000004
 80018d0:	20000008 	.word	0x20000008
 80018d4:	2000000c 	.word	0x2000000c
 80018d8:	20000010 	.word	0x20000010
 80018dc:	20000014 	.word	0x20000014
 80018e0:	20000018 	.word	0x20000018
 80018e4:	20000210 	.word	0x20000210
 80018e8:	200002b4 	.word	0x200002b4
 80018ec:	20000144 	.word	0x20000144
 80018f0:	2000025c 	.word	0x2000025c
 80018f4:	0800c468 	.word	0x0800c468
 80018f8:	200002b0 	.word	0x200002b0
 80018fc:	0800c420 	.word	0x0800c420
 8001900:	08001de9 	.word	0x08001de9
 8001904:	200002a8 	.word	0x200002a8
 8001908:	0800c444 	.word	0x0800c444
 800190c:	08001e09 	.word	0x08001e09
 8001910:	200002ac 	.word	0x200002ac
 8001914:	20000134 	.word	0x20000134

08001918 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b094      	sub	sp, #80	@ 0x50
 800191c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800191e:	f107 0318 	add.w	r3, r7, #24
 8001922:	2238      	movs	r2, #56	@ 0x38
 8001924:	2100      	movs	r1, #0
 8001926:	4618      	mov	r0, r3
 8001928:	f00a fc66 	bl	800c1f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800192c:	1d3b      	adds	r3, r7, #4
 800192e:	2200      	movs	r2, #0
 8001930:	601a      	str	r2, [r3, #0]
 8001932:	605a      	str	r2, [r3, #4]
 8001934:	609a      	str	r2, [r3, #8]
 8001936:	60da      	str	r2, [r3, #12]
 8001938:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800193a:	2000      	movs	r0, #0
 800193c:	f003 fe0a 	bl	8005554 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001940:	2302      	movs	r3, #2
 8001942:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001944:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001948:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800194a:	2340      	movs	r3, #64	@ 0x40
 800194c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800194e:	2302      	movs	r3, #2
 8001950:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001952:	2302      	movs	r3, #2
 8001954:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8001956:	2304      	movs	r3, #4
 8001958:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800195a:	2355      	movs	r3, #85	@ 0x55
 800195c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800195e:	2302      	movs	r3, #2
 8001960:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001962:	2302      	movs	r3, #2
 8001964:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001966:	2302      	movs	r3, #2
 8001968:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800196a:	f107 0318 	add.w	r3, r7, #24
 800196e:	4618      	mov	r0, r3
 8001970:	f003 fea4 	bl	80056bc <HAL_RCC_OscConfig>
 8001974:	4603      	mov	r3, r0
 8001976:	2b00      	cmp	r3, #0
 8001978:	d001      	beq.n	800197e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800197a:	f000 fccb 	bl	8002314 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800197e:	230f      	movs	r3, #15
 8001980:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001982:	2303      	movs	r3, #3
 8001984:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001986:	2300      	movs	r3, #0
 8001988:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800198a:	2300      	movs	r3, #0
 800198c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800198e:	2300      	movs	r3, #0
 8001990:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001992:	1d3b      	adds	r3, r7, #4
 8001994:	2104      	movs	r1, #4
 8001996:	4618      	mov	r0, r3
 8001998:	f004 f9a2 	bl	8005ce0 <HAL_RCC_ClockConfig>
 800199c:	4603      	mov	r3, r0
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d001      	beq.n	80019a6 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80019a2:	f000 fcb7 	bl	8002314 <Error_Handler>
  }
}
 80019a6:	bf00      	nop
 80019a8:	3750      	adds	r7, #80	@ 0x50
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
	...

080019b0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b08c      	sub	sp, #48	@ 0x30
 80019b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80019b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019ba:	2200      	movs	r2, #0
 80019bc:	601a      	str	r2, [r3, #0]
 80019be:	605a      	str	r2, [r3, #4]
 80019c0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80019c2:	1d3b      	adds	r3, r7, #4
 80019c4:	2220      	movs	r2, #32
 80019c6:	2100      	movs	r1, #0
 80019c8:	4618      	mov	r0, r3
 80019ca:	f00a fc15 	bl	800c1f8 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80019ce:	4b42      	ldr	r3, [pc, #264]	@ (8001ad8 <MX_ADC1_Init+0x128>)
 80019d0:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80019d4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80019d6:	4b40      	ldr	r3, [pc, #256]	@ (8001ad8 <MX_ADC1_Init+0x128>)
 80019d8:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80019dc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80019de:	4b3e      	ldr	r3, [pc, #248]	@ (8001ad8 <MX_ADC1_Init+0x128>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80019e4:	4b3c      	ldr	r3, [pc, #240]	@ (8001ad8 <MX_ADC1_Init+0x128>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80019ea:	4b3b      	ldr	r3, [pc, #236]	@ (8001ad8 <MX_ADC1_Init+0x128>)
 80019ec:	2200      	movs	r2, #0
 80019ee:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80019f0:	4b39      	ldr	r3, [pc, #228]	@ (8001ad8 <MX_ADC1_Init+0x128>)
 80019f2:	2201      	movs	r2, #1
 80019f4:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80019f6:	4b38      	ldr	r3, [pc, #224]	@ (8001ad8 <MX_ADC1_Init+0x128>)
 80019f8:	2208      	movs	r2, #8
 80019fa:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80019fc:	4b36      	ldr	r3, [pc, #216]	@ (8001ad8 <MX_ADC1_Init+0x128>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001a02:	4b35      	ldr	r3, [pc, #212]	@ (8001ad8 <MX_ADC1_Init+0x128>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 3;
 8001a08:	4b33      	ldr	r3, [pc, #204]	@ (8001ad8 <MX_ADC1_Init+0x128>)
 8001a0a:	2203      	movs	r2, #3
 8001a0c:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001a0e:	4b32      	ldr	r3, [pc, #200]	@ (8001ad8 <MX_ADC1_Init+0x128>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T1_TRGO;
 8001a16:	4b30      	ldr	r3, [pc, #192]	@ (8001ad8 <MX_ADC1_Init+0x128>)
 8001a18:	f44f 62a4 	mov.w	r2, #1312	@ 0x520
 8001a1c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001a1e:	4b2e      	ldr	r3, [pc, #184]	@ (8001ad8 <MX_ADC1_Init+0x128>)
 8001a20:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001a24:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001a26:	4b2c      	ldr	r3, [pc, #176]	@ (8001ad8 <MX_ADC1_Init+0x128>)
 8001a28:	2201      	movs	r2, #1
 8001a2a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001a2e:	4b2a      	ldr	r3, [pc, #168]	@ (8001ad8 <MX_ADC1_Init+0x128>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001a34:	4b28      	ldr	r3, [pc, #160]	@ (8001ad8 <MX_ADC1_Init+0x128>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001a3c:	4826      	ldr	r0, [pc, #152]	@ (8001ad8 <MX_ADC1_Init+0x128>)
 8001a3e:	f001 fc59 	bl	80032f4 <HAL_ADC_Init>
 8001a42:	4603      	mov	r3, r0
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d001      	beq.n	8001a4c <MX_ADC1_Init+0x9c>
  {
    Error_Handler();
 8001a48:	f000 fc64 	bl	8002314 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001a50:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a54:	4619      	mov	r1, r3
 8001a56:	4820      	ldr	r0, [pc, #128]	@ (8001ad8 <MX_ADC1_Init+0x128>)
 8001a58:	f002 ff26 	bl	80048a8 <HAL_ADCEx_MultiModeConfigChannel>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d001      	beq.n	8001a66 <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 8001a62:	f000 fc57 	bl	8002314 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001a66:	4b1d      	ldr	r3, [pc, #116]	@ (8001adc <MX_ADC1_Init+0x12c>)
 8001a68:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001a6a:	2306      	movs	r3, #6
 8001a6c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 8001a6e:	2304      	movs	r3, #4
 8001a70:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001a72:	237f      	movs	r3, #127	@ 0x7f
 8001a74:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001a76:	2304      	movs	r3, #4
 8001a78:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a7e:	1d3b      	adds	r3, r7, #4
 8001a80:	4619      	mov	r1, r3
 8001a82:	4815      	ldr	r0, [pc, #84]	@ (8001ad8 <MX_ADC1_Init+0x128>)
 8001a84:	f002 f94e 	bl	8003d24 <HAL_ADC_ConfigChannel>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d001      	beq.n	8001a92 <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8001a8e:	f000 fc41 	bl	8002314 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001a92:	4b13      	ldr	r3, [pc, #76]	@ (8001ae0 <MX_ADC1_Init+0x130>)
 8001a94:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001a96:	230c      	movs	r3, #12
 8001a98:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a9a:	1d3b      	adds	r3, r7, #4
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	480e      	ldr	r0, [pc, #56]	@ (8001ad8 <MX_ADC1_Init+0x128>)
 8001aa0:	f002 f940 	bl	8003d24 <HAL_ADC_ConfigChannel>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d001      	beq.n	8001aae <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8001aaa:	f000 fc33 	bl	8002314 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8001aae:	4b0d      	ldr	r3, [pc, #52]	@ (8001ae4 <MX_ADC1_Init+0x134>)
 8001ab0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001ab2:	2312      	movs	r3, #18
 8001ab4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 8001ab6:	2306      	movs	r3, #6
 8001ab8:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001aba:	1d3b      	adds	r3, r7, #4
 8001abc:	4619      	mov	r1, r3
 8001abe:	4806      	ldr	r0, [pc, #24]	@ (8001ad8 <MX_ADC1_Init+0x128>)
 8001ac0:	f002 f930 	bl	8003d24 <HAL_ADC_ConfigChannel>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d001      	beq.n	8001ace <MX_ADC1_Init+0x11e>
  {
    Error_Handler();
 8001aca:	f000 fc23 	bl	8002314 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001ace:	bf00      	nop
 8001ad0:	3730      	adds	r7, #48	@ 0x30
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	20000144 	.word	0x20000144
 8001adc:	04300002 	.word	0x04300002
 8001ae0:	08600004 	.word	0x08600004
 8001ae4:	3ac04000 	.word	0x3ac04000

08001ae8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b098      	sub	sp, #96	@ 0x60
 8001aec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001aee:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001af2:	2200      	movs	r2, #0
 8001af4:	601a      	str	r2, [r3, #0]
 8001af6:	605a      	str	r2, [r3, #4]
 8001af8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001afa:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001afe:	2200      	movs	r2, #0
 8001b00:	601a      	str	r2, [r3, #0]
 8001b02:	605a      	str	r2, [r3, #4]
 8001b04:	609a      	str	r2, [r3, #8]
 8001b06:	60da      	str	r2, [r3, #12]
 8001b08:	611a      	str	r2, [r3, #16]
 8001b0a:	615a      	str	r2, [r3, #20]
 8001b0c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001b0e:	1d3b      	adds	r3, r7, #4
 8001b10:	2234      	movs	r2, #52	@ 0x34
 8001b12:	2100      	movs	r1, #0
 8001b14:	4618      	mov	r0, r3
 8001b16:	f00a fb6f 	bl	800c1f8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001b1a:	4b53      	ldr	r3, [pc, #332]	@ (8001c68 <MX_TIM1_Init+0x180>)
 8001b1c:	4a53      	ldr	r2, [pc, #332]	@ (8001c6c <MX_TIM1_Init+0x184>)
 8001b1e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001b20:	4b51      	ldr	r3, [pc, #324]	@ (8001c68 <MX_TIM1_Init+0x180>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8001b26:	4b50      	ldr	r3, [pc, #320]	@ (8001c68 <MX_TIM1_Init+0x180>)
 8001b28:	2220      	movs	r2, #32
 8001b2a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4250;
 8001b2c:	4b4e      	ldr	r3, [pc, #312]	@ (8001c68 <MX_TIM1_Init+0x180>)
 8001b2e:	f241 029a 	movw	r2, #4250	@ 0x109a
 8001b32:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b34:	4b4c      	ldr	r3, [pc, #304]	@ (8001c68 <MX_TIM1_Init+0x180>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001b3a:	4b4b      	ldr	r3, [pc, #300]	@ (8001c68 <MX_TIM1_Init+0x180>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001b40:	4b49      	ldr	r3, [pc, #292]	@ (8001c68 <MX_TIM1_Init+0x180>)
 8001b42:	2280      	movs	r2, #128	@ 0x80
 8001b44:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001b46:	4848      	ldr	r0, [pc, #288]	@ (8001c68 <MX_TIM1_Init+0x180>)
 8001b48:	f004 fea1 	bl	800688e <HAL_TIM_PWM_Init>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d001      	beq.n	8001b56 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8001b52:	f000 fbdf 	bl	8002314 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8001b56:	4844      	ldr	r0, [pc, #272]	@ (8001c68 <MX_TIM1_Init+0x180>)
 8001b58:	f004 fe38 	bl	80067cc <HAL_TIM_OC_Init>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d001      	beq.n	8001b66 <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 8001b62:	f000 fbd7 	bl	8002314 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001b66:	2320      	movs	r3, #32
 8001b68:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_OC4REF;
 8001b6a:	f44f 03e0 	mov.w	r3, #7340032	@ 0x700000
 8001b6e:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b70:	2300      	movs	r3, #0
 8001b72:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001b74:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001b78:	4619      	mov	r1, r3
 8001b7a:	483b      	ldr	r0, [pc, #236]	@ (8001c68 <MX_TIM1_Init+0x180>)
 8001b7c:	f006 f8f0 	bl	8007d60 <HAL_TIMEx_MasterConfigSynchronization>
 8001b80:	4603      	mov	r3, r0
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d001      	beq.n	8001b8a <MX_TIM1_Init+0xa2>
  {
    Error_Handler();
 8001b86:	f000 fbc5 	bl	8002314 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b8a:	2360      	movs	r3, #96	@ 0x60
 8001b8c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b92:	2300      	movs	r3, #0
 8001b94:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001b96:	2300      	movs	r3, #0
 8001b98:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ba6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001baa:	2200      	movs	r2, #0
 8001bac:	4619      	mov	r1, r3
 8001bae:	482e      	ldr	r0, [pc, #184]	@ (8001c68 <MX_TIM1_Init+0x180>)
 8001bb0:	f005 fad4 	bl	800715c <HAL_TIM_PWM_ConfigChannel>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d001      	beq.n	8001bbe <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8001bba:	f000 fbab 	bl	8002314 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001bbe:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001bc2:	2204      	movs	r2, #4
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	4828      	ldr	r0, [pc, #160]	@ (8001c68 <MX_TIM1_Init+0x180>)
 8001bc8:	f005 fac8 	bl	800715c <HAL_TIM_PWM_ConfigChannel>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d001      	beq.n	8001bd6 <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 8001bd2:	f000 fb9f 	bl	8002314 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001bd6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001bda:	2208      	movs	r2, #8
 8001bdc:	4619      	mov	r1, r3
 8001bde:	4822      	ldr	r0, [pc, #136]	@ (8001c68 <MX_TIM1_Init+0x180>)
 8001be0:	f005 fabc 	bl	800715c <HAL_TIM_PWM_ConfigChannel>
 8001be4:	4603      	mov	r3, r0
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d001      	beq.n	8001bee <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 8001bea:	f000 fb93 	bl	8002314 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001bf2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001bf6:	220c      	movs	r2, #12
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	481b      	ldr	r0, [pc, #108]	@ (8001c68 <MX_TIM1_Init+0x180>)
 8001bfc:	f005 fa34 	bl	8007068 <HAL_TIM_OC_ConfigChannel>
 8001c00:	4603      	mov	r3, r0
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d001      	beq.n	8001c0a <MX_TIM1_Init+0x122>
  {
    Error_Handler();
 8001c06:	f000 fb85 	bl	8002314 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001c12:	2300      	movs	r3, #0
 8001c14:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 54;
 8001c16:	2336      	movs	r3, #54	@ 0x36
 8001c18:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001c1e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001c22:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001c24:	2300      	movs	r3, #0
 8001c26:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001c30:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001c34:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001c36:	2300      	movs	r3, #0
 8001c38:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_ENABLE;
 8001c3e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001c42:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001c44:	1d3b      	adds	r3, r7, #4
 8001c46:	4619      	mov	r1, r3
 8001c48:	4807      	ldr	r0, [pc, #28]	@ (8001c68 <MX_TIM1_Init+0x180>)
 8001c4a:	f006 f91f 	bl	8007e8c <HAL_TIMEx_ConfigBreakDeadTime>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d001      	beq.n	8001c58 <MX_TIM1_Init+0x170>
  {
    Error_Handler();
 8001c54:	f000 fb5e 	bl	8002314 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001c58:	4803      	ldr	r0, [pc, #12]	@ (8001c68 <MX_TIM1_Init+0x180>)
 8001c5a:	f000 fc99 	bl	8002590 <HAL_TIM_MspPostInit>

}
 8001c5e:	bf00      	nop
 8001c60:	3760      	adds	r7, #96	@ 0x60
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bd80      	pop	{r7, pc}
 8001c66:	bf00      	nop
 8001c68:	20000210 	.word	0x20000210
 8001c6c:	40012c00 	.word	0x40012c00

08001c70 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b08c      	sub	sp, #48	@ 0x30
 8001c74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001c76:	f107 030c 	add.w	r3, r7, #12
 8001c7a:	2224      	movs	r2, #36	@ 0x24
 8001c7c:	2100      	movs	r1, #0
 8001c7e:	4618      	mov	r0, r3
 8001c80:	f00a faba 	bl	800c1f8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c84:	463b      	mov	r3, r7
 8001c86:	2200      	movs	r2, #0
 8001c88:	601a      	str	r2, [r3, #0]
 8001c8a:	605a      	str	r2, [r3, #4]
 8001c8c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001c8e:	4b21      	ldr	r3, [pc, #132]	@ (8001d14 <MX_TIM3_Init+0xa4>)
 8001c90:	4a21      	ldr	r2, [pc, #132]	@ (8001d18 <MX_TIM3_Init+0xa8>)
 8001c92:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001c94:	4b1f      	ldr	r3, [pc, #124]	@ (8001d14 <MX_TIM3_Init+0xa4>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c9a:	4b1e      	ldr	r3, [pc, #120]	@ (8001d14 <MX_TIM3_Init+0xa4>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001ca0:	4b1c      	ldr	r3, [pc, #112]	@ (8001d14 <MX_TIM3_Init+0xa4>)
 8001ca2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001ca6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ca8:	4b1a      	ldr	r3, [pc, #104]	@ (8001d14 <MX_TIM3_Init+0xa4>)
 8001caa:	2200      	movs	r2, #0
 8001cac:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cae:	4b19      	ldr	r3, [pc, #100]	@ (8001d14 <MX_TIM3_Init+0xa4>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001cb4:	2301      	movs	r3, #1
 8001cb6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001cbc:	2301      	movs	r3, #1
 8001cbe:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001ccc:	2301      	movs	r3, #1
 8001cce:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001cd8:	f107 030c 	add.w	r3, r7, #12
 8001cdc:	4619      	mov	r1, r3
 8001cde:	480d      	ldr	r0, [pc, #52]	@ (8001d14 <MX_TIM3_Init+0xa4>)
 8001ce0:	f004 ff3e 	bl	8006b60 <HAL_TIM_Encoder_Init>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d001      	beq.n	8001cee <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8001cea:	f000 fb13 	bl	8002314 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001cf6:	463b      	mov	r3, r7
 8001cf8:	4619      	mov	r1, r3
 8001cfa:	4806      	ldr	r0, [pc, #24]	@ (8001d14 <MX_TIM3_Init+0xa4>)
 8001cfc:	f006 f830 	bl	8007d60 <HAL_TIMEx_MasterConfigSynchronization>
 8001d00:	4603      	mov	r3, r0
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d001      	beq.n	8001d0a <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8001d06:	f000 fb05 	bl	8002314 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001d0a:	bf00      	nop
 8001d0c:	3730      	adds	r7, #48	@ 0x30
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	2000025c 	.word	0x2000025c
 8001d18:	40000400 	.word	0x40000400

08001d1c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b082      	sub	sp, #8
 8001d20:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001d22:	4b12      	ldr	r3, [pc, #72]	@ (8001d6c <MX_DMA_Init+0x50>)
 8001d24:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d26:	4a11      	ldr	r2, [pc, #68]	@ (8001d6c <MX_DMA_Init+0x50>)
 8001d28:	f043 0304 	orr.w	r3, r3, #4
 8001d2c:	6493      	str	r3, [r2, #72]	@ 0x48
 8001d2e:	4b0f      	ldr	r3, [pc, #60]	@ (8001d6c <MX_DMA_Init+0x50>)
 8001d30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d32:	f003 0304 	and.w	r3, r3, #4
 8001d36:	607b      	str	r3, [r7, #4]
 8001d38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8001d6c <MX_DMA_Init+0x50>)
 8001d3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d3e:	4a0b      	ldr	r2, [pc, #44]	@ (8001d6c <MX_DMA_Init+0x50>)
 8001d40:	f043 0301 	orr.w	r3, r3, #1
 8001d44:	6493      	str	r3, [r2, #72]	@ 0x48
 8001d46:	4b09      	ldr	r3, [pc, #36]	@ (8001d6c <MX_DMA_Init+0x50>)
 8001d48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d4a:	f003 0301 	and.w	r3, r3, #1
 8001d4e:	603b      	str	r3, [r7, #0]
 8001d50:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8001d52:	2200      	movs	r2, #0
 8001d54:	2105      	movs	r1, #5
 8001d56:	200b      	movs	r0, #11
 8001d58:	f002 ff66 	bl	8004c28 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001d5c:	200b      	movs	r0, #11
 8001d5e:	f002 ff7d 	bl	8004c5c <HAL_NVIC_EnableIRQ>

}
 8001d62:	bf00      	nop
 8001d64:	3708      	adds	r7, #8
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	40021000 	.word	0x40021000

08001d70 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d70:	b480      	push	{r7}
 8001d72:	b085      	sub	sp, #20
 8001d74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001d76:	4b1b      	ldr	r3, [pc, #108]	@ (8001de4 <MX_GPIO_Init+0x74>)
 8001d78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d7a:	4a1a      	ldr	r2, [pc, #104]	@ (8001de4 <MX_GPIO_Init+0x74>)
 8001d7c:	f043 0320 	orr.w	r3, r3, #32
 8001d80:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d82:	4b18      	ldr	r3, [pc, #96]	@ (8001de4 <MX_GPIO_Init+0x74>)
 8001d84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d86:	f003 0320 	and.w	r3, r3, #32
 8001d8a:	60fb      	str	r3, [r7, #12]
 8001d8c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d8e:	4b15      	ldr	r3, [pc, #84]	@ (8001de4 <MX_GPIO_Init+0x74>)
 8001d90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d92:	4a14      	ldr	r2, [pc, #80]	@ (8001de4 <MX_GPIO_Init+0x74>)
 8001d94:	f043 0304 	orr.w	r3, r3, #4
 8001d98:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d9a:	4b12      	ldr	r3, [pc, #72]	@ (8001de4 <MX_GPIO_Init+0x74>)
 8001d9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d9e:	f003 0304 	and.w	r3, r3, #4
 8001da2:	60bb      	str	r3, [r7, #8]
 8001da4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001da6:	4b0f      	ldr	r3, [pc, #60]	@ (8001de4 <MX_GPIO_Init+0x74>)
 8001da8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001daa:	4a0e      	ldr	r2, [pc, #56]	@ (8001de4 <MX_GPIO_Init+0x74>)
 8001dac:	f043 0301 	orr.w	r3, r3, #1
 8001db0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001db2:	4b0c      	ldr	r3, [pc, #48]	@ (8001de4 <MX_GPIO_Init+0x74>)
 8001db4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001db6:	f003 0301 	and.w	r3, r3, #1
 8001dba:	607b      	str	r3, [r7, #4]
 8001dbc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dbe:	4b09      	ldr	r3, [pc, #36]	@ (8001de4 <MX_GPIO_Init+0x74>)
 8001dc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dc2:	4a08      	ldr	r2, [pc, #32]	@ (8001de4 <MX_GPIO_Init+0x74>)
 8001dc4:	f043 0302 	orr.w	r3, r3, #2
 8001dc8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001dca:	4b06      	ldr	r3, [pc, #24]	@ (8001de4 <MX_GPIO_Init+0x74>)
 8001dcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dce:	f003 0302 	and.w	r3, r3, #2
 8001dd2:	603b      	str	r3, [r7, #0]
 8001dd4:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001dd6:	bf00      	nop
 8001dd8:	3714      	adds	r7, #20
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de0:	4770      	bx	lr
 8001de2:	bf00      	nop
 8001de4:	40021000 	.word	0x40021000

08001de8 <StartPotent>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartPotent */
void StartPotent(void *argument)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b082      	sub	sp, #8
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    // sample potentiometer every 5 ms
	test_task = test_task + 1;
 8001df0:	4b04      	ldr	r3, [pc, #16]	@ (8001e04 <StartPotent+0x1c>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	3301      	adds	r3, #1
 8001df6:	4a03      	ldr	r2, [pc, #12]	@ (8001e04 <StartPotent+0x1c>)
 8001df8:	6013      	str	r3, [r2, #0]
    osDelay(5);
 8001dfa:	2005      	movs	r0, #5
 8001dfc:	f006 ffdc 	bl	8008db8 <osDelay>
	test_task = test_task + 1;
 8001e00:	bf00      	nop
 8001e02:	e7f5      	b.n	8001df0 <StartPotent+0x8>
 8001e04:	20000318 	.word	0x20000318

08001e08 <StartFOC>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartFOC */
void StartFOC(void *argument)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b08e      	sub	sp, #56	@ 0x38
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartFOC */
	float w_ref = 0.0f;
 8001e10:	f04f 0300 	mov.w	r3, #0
 8001e14:	633b      	str	r3, [r7, #48]	@ 0x30
	float torque_ref = 0.0f;
 8001e16:	f04f 0300 	mov.w	r3, #0
 8001e1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	int32_t Previous_Theta = 0;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	62bb      	str	r3, [r7, #40]	@ 0x28
  /* Infinite loop */
  for(;;)
  {
	if (osSemaphoreAcquire( FOCsemHandle, osWaitForever) == osOK ){
 8001e20:	4b99      	ldr	r3, [pc, #612]	@ (8002088 <StartFOC+0x280>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f04f 31ff 	mov.w	r1, #4294967295
 8001e28:	4618      	mov	r0, r3
 8001e2a:	f007 f869 	bl	8008f00 <osSemaphoreAcquire>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d1f5      	bne.n	8001e20 <StartFOC+0x18>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e34:	b672      	cpsid	i
}
 8001e36:	bf00      	nop
		__disable_irq();
		adc_local_copy[0] = adcValues[0];
 8001e38:	4b94      	ldr	r3, [pc, #592]	@ (800208c <StartFOC+0x284>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	4a94      	ldr	r2, [pc, #592]	@ (8002090 <StartFOC+0x288>)
 8001e3e:	6013      	str	r3, [r2, #0]
		adc_local_copy[1] = adcValues[1];
 8001e40:	4b92      	ldr	r3, [pc, #584]	@ (800208c <StartFOC+0x284>)
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	4a92      	ldr	r2, [pc, #584]	@ (8002090 <StartFOC+0x288>)
 8001e46:	6053      	str	r3, [r2, #4]
		adc_local_copy[2] = adcValues[2];
 8001e48:	4b90      	ldr	r3, [pc, #576]	@ (800208c <StartFOC+0x284>)
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	4a90      	ldr	r2, [pc, #576]	@ (8002090 <StartFOC+0x288>)
 8001e4e:	6093      	str	r3, [r2, #8]
  __ASM volatile ("cpsie i" : : : "memory");
 8001e50:	b662      	cpsie	i
}
 8001e52:	bf00      	nop
		__enable_irq();

		potentiometerValue = adc_local_copy[2];
 8001e54:	4b8e      	ldr	r3, [pc, #568]	@ (8002090 <StartFOC+0x288>)
 8001e56:	689b      	ldr	r3, [r3, #8]
 8001e58:	4a8e      	ldr	r2, [pc, #568]	@ (8002094 <StartFOC+0x28c>)
 8001e5a:	6013      	str	r3, [r2, #0]
		desiredRPM = (potentiometerValue * DESIRED_RPM_MAX)/ADC_MAX;
 8001e5c:	4b8d      	ldr	r3, [pc, #564]	@ (8002094 <StartFOC+0x28c>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	ee07 3a90 	vmov	s15, r3
 8001e64:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e68:	ed9f 7a8b 	vldr	s14, [pc, #556]	@ 8002098 <StartFOC+0x290>
 8001e6c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001e70:	eddf 6a8a 	vldr	s13, [pc, #552]	@ 800209c <StartFOC+0x294>
 8001e74:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e78:	4b89      	ldr	r3, [pc, #548]	@ (80020a0 <StartFOC+0x298>)
 8001e7a:	edc3 7a00 	vstr	s15, [r3]
		float Id_ref, Iq_ref;
		float vd, vq;
		float sin_theta, cos_theta;

		/* Read encoder count */
		curr_count = __HAL_TIM_GET_COUNTER(&htim3);
 8001e7e:	4b89      	ldr	r3, [pc, #548]	@ (80020a4 <StartFOC+0x29c>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e84:	461a      	mov	r2, r3
 8001e86:	4b88      	ldr	r3, [pc, #544]	@ (80020a8 <StartFOC+0x2a0>)
 8001e88:	601a      	str	r2, [r3, #0]

		/* Calculate delta taking rollover into account */
		delta = curr_count - last_count;
 8001e8a:	4b87      	ldr	r3, [pc, #540]	@ (80020a8 <StartFOC+0x2a0>)
 8001e8c:	681a      	ldr	r2, [r3, #0]
 8001e8e:	4b87      	ldr	r3, [pc, #540]	@ (80020ac <StartFOC+0x2a4>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	1ad3      	subs	r3, r2, r3
 8001e94:	4a86      	ldr	r2, [pc, #536]	@ (80020b0 <StartFOC+0x2a8>)
 8001e96:	6013      	str	r3, [r2, #0]
		if (delta != 0){
 8001e98:	4b85      	ldr	r3, [pc, #532]	@ (80020b0 <StartFOC+0x2a8>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d002      	beq.n	8001ea6 <StartFOC+0x9e>
			encoder_ready= 1;
 8001ea0:	4b84      	ldr	r3, [pc, #528]	@ (80020b4 <StartFOC+0x2ac>)
 8001ea2:	2201      	movs	r2, #1
 8001ea4:	601a      	str	r2, [r3, #0]
		}

		/* Handle rollover of 16-bit timer */
		if(delta > 32767)      delta -= 65536;
 8001ea6:	4b82      	ldr	r3, [pc, #520]	@ (80020b0 <StartFOC+0x2a8>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001eae:	db06      	blt.n	8001ebe <StartFOC+0xb6>
 8001eb0:	4b7f      	ldr	r3, [pc, #508]	@ (80020b0 <StartFOC+0x2a8>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f5a3 3380 	sub.w	r3, r3, #65536	@ 0x10000
 8001eb8:	4a7d      	ldr	r2, [pc, #500]	@ (80020b0 <StartFOC+0x2a8>)
 8001eba:	6013      	str	r3, [r2, #0]
 8001ebc:	e00a      	b.n	8001ed4 <StartFOC+0xcc>
		else if(delta < -32768) delta += 65536;
 8001ebe:	4b7c      	ldr	r3, [pc, #496]	@ (80020b0 <StartFOC+0x2a8>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8001ec6:	da05      	bge.n	8001ed4 <StartFOC+0xcc>
 8001ec8:	4b79      	ldr	r3, [pc, #484]	@ (80020b0 <StartFOC+0x2a8>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8001ed0:	4a77      	ldr	r2, [pc, #476]	@ (80020b0 <StartFOC+0x2a8>)
 8001ed2:	6013      	str	r3, [r2, #0]

		/* Save new count for next calculation */
		last_count = curr_count;
 8001ed4:	4b74      	ldr	r3, [pc, #464]	@ (80020a8 <StartFOC+0x2a0>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	4a74      	ldr	r2, [pc, #464]	@ (80020ac <StartFOC+0x2a4>)
 8001eda:	6013      	str	r3, [r2, #0]

		/* Mechanical Speed (RPM) Delta is the pulses in the most recent rotation divided by the pulses per rotation and time.
		* set to 1 second so that I can see it change*/
		mech_rps = (float)delta  / (COUNTS_PER_REV * .010f);
 8001edc:	4b74      	ldr	r3, [pc, #464]	@ (80020b0 <StartFOC+0x2a8>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	ee07 3a90 	vmov	s15, r3
 8001ee4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ee8:	eddf 6a73 	vldr	s13, [pc, #460]	@ 80020b8 <StartFOC+0x2b0>
 8001eec:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ef0:	4b72      	ldr	r3, [pc, #456]	@ (80020bc <StartFOC+0x2b4>)
 8001ef2:	edc3 7a00 	vstr	s15, [r3]

		/* Mechanical angle (0  2) */
		int32_t pos = curr_count % COUNTS_PER_REV;
 8001ef6:	4b6c      	ldr	r3, [pc, #432]	@ (80020a8 <StartFOC+0x2a0>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	4a71      	ldr	r2, [pc, #452]	@ (80020c0 <StartFOC+0x2b8>)
 8001efc:	fb82 1203 	smull	r1, r2, r2, r3
 8001f00:	1211      	asrs	r1, r2, #8
 8001f02:	17da      	asrs	r2, r3, #31
 8001f04:	1a8a      	subs	r2, r1, r2
 8001f06:	f44f 617a 	mov.w	r1, #4000	@ 0xfa0
 8001f0a:	fb01 f202 	mul.w	r2, r1, r2
 8001f0e:	1a9b      	subs	r3, r3, r2
 8001f10:	637b      	str	r3, [r7, #52]	@ 0x34
		if(pos < 0) pos += COUNTS_PER_REV;
 8001f12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	da03      	bge.n	8001f20 <StartFOC+0x118>
 8001f18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f1a:	f503 637a 	add.w	r3, r3, #4000	@ 0xfa0
 8001f1e:	637b      	str	r3, [r7, #52]	@ 0x34

		mech_angle_Radian = ( (float)pos * 2.0f * M_PI) / COUNTS_PER_REV;
 8001f20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f22:	ee07 3a90 	vmov	s15, r3
 8001f26:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f2a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001f2e:	ee17 0a90 	vmov	r0, s15
 8001f32:	f7fe fad9 	bl	80004e8 <__aeabi_f2d>
 8001f36:	a350      	add	r3, pc, #320	@ (adr r3, 8002078 <StartFOC+0x270>)
 8001f38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f3c:	f7fe fb2c 	bl	8000598 <__aeabi_dmul>
 8001f40:	4602      	mov	r2, r0
 8001f42:	460b      	mov	r3, r1
 8001f44:	4610      	mov	r0, r2
 8001f46:	4619      	mov	r1, r3
 8001f48:	f04f 0200 	mov.w	r2, #0
 8001f4c:	4b5d      	ldr	r3, [pc, #372]	@ (80020c4 <StartFOC+0x2bc>)
 8001f4e:	f7fe fc4d 	bl	80007ec <__aeabi_ddiv>
 8001f52:	4602      	mov	r2, r0
 8001f54:	460b      	mov	r3, r1
 8001f56:	4610      	mov	r0, r2
 8001f58:	4619      	mov	r1, r3
 8001f5a:	f7fe fd2f 	bl	80009bc <__aeabi_d2f>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	4a59      	ldr	r2, [pc, #356]	@ (80020c8 <StartFOC+0x2c0>)
 8001f62:	6013      	str	r3, [r2, #0]

		/* Electrical angle */
		Previous_Theta = RotorAngle;
 8001f64:	4b59      	ldr	r3, [pc, #356]	@ (80020cc <StartFOC+0x2c4>)
 8001f66:	edd3 7a00 	vldr	s15, [r3]
 8001f6a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f6e:	ee17 3a90 	vmov	r3, s15
 8001f72:	62bb      	str	r3, [r7, #40]	@ 0x28
		RotorAngle = (mech_angle_Radian * MOTOR_POLE_PAIRS);
 8001f74:	4b54      	ldr	r3, [pc, #336]	@ (80020c8 <StartFOC+0x2c0>)
 8001f76:	edd3 7a00 	vldr	s15, [r3]
 8001f7a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001f7e:	4b53      	ldr	r3, [pc, #332]	@ (80020cc <StartFOC+0x2c4>)
 8001f80:	edc3 7a00 	vstr	s15, [r3]
		if(Previous_Theta < RotorAngle){
 8001f84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f86:	ee07 3a90 	vmov	s15, r3
 8001f8a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f8e:	4b4f      	ldr	r3, [pc, #316]	@ (80020cc <StartFOC+0x2c4>)
 8001f90:	edd3 7a00 	vldr	s15, [r3]
 8001f94:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f9c:	d503      	bpl.n	8001fa6 <StartFOC+0x19e>
		  Rotor_direction = 1;
 8001f9e:	4b4c      	ldr	r3, [pc, #304]	@ (80020d0 <StartFOC+0x2c8>)
 8001fa0:	2201      	movs	r2, #1
 8001fa2:	601a      	str	r2, [r3, #0]
 8001fa4:	e002      	b.n	8001fac <StartFOC+0x1a4>
		}
		else{
		  Rotor_direction = 0;
 8001fa6:	4b4a      	ldr	r3, [pc, #296]	@ (80020d0 <StartFOC+0x2c8>)
 8001fa8:	2200      	movs	r2, #0
 8001faa:	601a      	str	r2, [r3, #0]
		}


		switch (MOTOR_STATE){
 8001fac:	4b49      	ldr	r3, [pc, #292]	@ (80020d4 <StartFOC+0x2cc>)
 8001fae:	781b      	ldrb	r3, [r3, #0]
 8001fb0:	b2db      	uxtb	r3, r3
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d003      	beq.n	8001fbe <StartFOC+0x1b6>
 8001fb6:	2b01      	cmp	r3, #1
 8001fb8:	f000 80a0 	beq.w	80020fc <StartFOC+0x2f4>
 8001fbc:	e168      	b.n	8002290 <StartFOC+0x488>
			case INIT:
			// initial
				valpha = 0.7f *  vbus * arm_cos_f32(theta);
 8001fbe:	4b46      	ldr	r3, [pc, #280]	@ (80020d8 <StartFOC+0x2d0>)
 8001fc0:	edd3 7a00 	vldr	s15, [r3]
 8001fc4:	eeb0 0a67 	vmov.f32	s0, s15
 8001fc8:	f000 fe16 	bl	8002bf8 <arm_cos_f32>
 8001fcc:	eef0 7a40 	vmov.f32	s15, s0
 8001fd0:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 80020dc <StartFOC+0x2d4>
 8001fd4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001fd8:	4b41      	ldr	r3, [pc, #260]	@ (80020e0 <StartFOC+0x2d8>)
 8001fda:	edc3 7a00 	vstr	s15, [r3]
				vbeta = 0.7f * vbus * arm_sin_f32(theta);
 8001fde:	4b3e      	ldr	r3, [pc, #248]	@ (80020d8 <StartFOC+0x2d0>)
 8001fe0:	edd3 7a00 	vldr	s15, [r3]
 8001fe4:	eeb0 0a67 	vmov.f32	s0, s15
 8001fe8:	f000 fe8c 	bl	8002d04 <arm_sin_f32>
 8001fec:	eef0 7a40 	vmov.f32	s15, s0
 8001ff0:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 80020dc <StartFOC+0x2d4>
 8001ff4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ff8:	4b3a      	ldr	r3, [pc, #232]	@ (80020e4 <StartFOC+0x2dc>)
 8001ffa:	edc3 7a00 	vstr	s15, [r3]
				svpwm(valpha,vbeta, vbus, PWM_PERIOD, &pwm_u, &pwm_v, &pwm_w);
 8001ffe:	4b38      	ldr	r3, [pc, #224]	@ (80020e0 <StartFOC+0x2d8>)
 8002000:	edd3 7a00 	vldr	s15, [r3]
 8002004:	4b37      	ldr	r3, [pc, #220]	@ (80020e4 <StartFOC+0x2dc>)
 8002006:	ed93 7a00 	vldr	s14, [r3]
 800200a:	4b37      	ldr	r3, [pc, #220]	@ (80020e8 <StartFOC+0x2e0>)
 800200c:	4a37      	ldr	r2, [pc, #220]	@ (80020ec <StartFOC+0x2e4>)
 800200e:	4938      	ldr	r1, [pc, #224]	@ (80020f0 <StartFOC+0x2e8>)
 8002010:	f241 009a 	movw	r0, #4250	@ 0x109a
 8002014:	ed9f 1a37 	vldr	s2, [pc, #220]	@ 80020f4 <StartFOC+0x2ec>
 8002018:	eef0 0a47 	vmov.f32	s1, s14
 800201c:	eeb0 0a67 	vmov.f32	s0, s15
 8002020:	f7fe ffee 	bl	8001000 <svpwm>

				TIM1->CCR1 = pwm_u;
 8002024:	4a34      	ldr	r2, [pc, #208]	@ (80020f8 <StartFOC+0x2f0>)
 8002026:	4b32      	ldr	r3, [pc, #200]	@ (80020f0 <StartFOC+0x2e8>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	6353      	str	r3, [r2, #52]	@ 0x34
				TIM1->CCR2 = pwm_v;
 800202c:	4a32      	ldr	r2, [pc, #200]	@ (80020f8 <StartFOC+0x2f0>)
 800202e:	4b2f      	ldr	r3, [pc, #188]	@ (80020ec <StartFOC+0x2e4>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	6393      	str	r3, [r2, #56]	@ 0x38
				TIM1->CCR3 = pwm_w;
 8002034:	4a30      	ldr	r2, [pc, #192]	@ (80020f8 <StartFOC+0x2f0>)
 8002036:	4b2c      	ldr	r3, [pc, #176]	@ (80020e8 <StartFOC+0x2e0>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	63d3      	str	r3, [r2, #60]	@ 0x3c
				TIM1->CCR4 = TIM1->ARR;
 800203c:	4b2e      	ldr	r3, [pc, #184]	@ (80020f8 <StartFOC+0x2f0>)
 800203e:	4a2e      	ldr	r2, [pc, #184]	@ (80020f8 <StartFOC+0x2f0>)
 8002040:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002042:	6413      	str	r3, [r2, #64]	@ 0x40

				theta += 2.0f * M_PI * TEST_FREQ * 0.00005f;
 8002044:	4b24      	ldr	r3, [pc, #144]	@ (80020d8 <StartFOC+0x2d0>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4618      	mov	r0, r3
 800204a:	f7fe fa4d 	bl	80004e8 <__aeabi_f2d>
 800204e:	a30c      	add	r3, pc, #48	@ (adr r3, 8002080 <StartFOC+0x278>)
 8002050:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002054:	f7fe f8ea 	bl	800022c <__adddf3>
 8002058:	4602      	mov	r2, r0
 800205a:	460b      	mov	r3, r1
 800205c:	4610      	mov	r0, r2
 800205e:	4619      	mov	r1, r3
 8002060:	f7fe fcac 	bl	80009bc <__aeabi_d2f>
 8002064:	4603      	mov	r3, r0
 8002066:	4a1c      	ldr	r2, [pc, #112]	@ (80020d8 <StartFOC+0x2d0>)
 8002068:	6013      	str	r3, [r2, #0]
				norm_angle_rad(&theta);
 800206a:	481b      	ldr	r0, [pc, #108]	@ (80020d8 <StartFOC+0x2d0>)
 800206c:	f7fe feee 	bl	8000e4c <norm_angle_rad>

//				if (encoder_ready) {
//					MOTOR_STATE = MOTOR_FOC;
//				}

				break;
 8002070:	e10e      	b.n	8002290 <StartFOC+0x488>
 8002072:	bf00      	nop
 8002074:	f3af 8000 	nop.w
 8002078:	54442d18 	.word	0x54442d18
 800207c:	400921fb 	.word	0x400921fb
 8002080:	40ba527d 	.word	0x40ba527d
 8002084:	3f834d4c 	.word	0x3f834d4c
 8002088:	200002b0 	.word	0x200002b0
 800208c:	200002b4 	.word	0x200002b4
 8002090:	200002c0 	.word	0x200002c0
 8002094:	200002cc 	.word	0x200002cc
 8002098:	44d7a000 	.word	0x44d7a000
 800209c:	457ff000 	.word	0x457ff000
 80020a0:	200002f0 	.word	0x200002f0
 80020a4:	2000025c 	.word	0x2000025c
 80020a8:	20000314 	.word	0x20000314
 80020ac:	200002fc 	.word	0x200002fc
 80020b0:	2000030c 	.word	0x2000030c
 80020b4:	200002f8 	.word	0x200002f8
 80020b8:	42200000 	.word	0x42200000
 80020bc:	20000300 	.word	0x20000300
 80020c0:	10624dd3 	.word	0x10624dd3
 80020c4:	40af4000 	.word	0x40af4000
 80020c8:	20000308 	.word	0x20000308
 80020cc:	20000304 	.word	0x20000304
 80020d0:	20000310 	.word	0x20000310
 80020d4:	200002ec 	.word	0x200002ec
 80020d8:	200002f4 	.word	0x200002f4
 80020dc:	430c0000 	.word	0x430c0000
 80020e0:	200002d8 	.word	0x200002d8
 80020e4:	200002dc 	.word	0x200002dc
 80020e8:	200002e8 	.word	0x200002e8
 80020ec:	200002e4 	.word	0x200002e4
 80020f0:	200002e0 	.word	0x200002e0
 80020f4:	43480000 	.word	0x43480000
 80020f8:	40012c00 	.word	0x40012c00
			case MOTOR_FOC:
			// control once encoder feedback
				norm_angle_rad(&RotorAngle);
 80020fc:	4865      	ldr	r0, [pc, #404]	@ (8002294 <StartFOC+0x48c>)
 80020fe:	f7fe fea5 	bl	8000e4c <norm_angle_rad>

				cos_theta = fast_cos(RotorAngle);
 8002102:	4b64      	ldr	r3, [pc, #400]	@ (8002294 <StartFOC+0x48c>)
 8002104:	edd3 7a00 	vldr	s15, [r3]
 8002108:	eeb0 0a67 	vmov.f32	s0, s15
 800210c:	f7fe fee4 	bl	8000ed8 <fast_cos>
 8002110:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
				sin_theta = fast_sin(RotorAngle);
 8002114:	4b5f      	ldr	r3, [pc, #380]	@ (8002294 <StartFOC+0x48c>)
 8002116:	edd3 7a00 	vldr	s15, [r3]
 800211a:	eeb0 0a67 	vmov.f32	s0, s15
 800211e:	f7fe fecb 	bl	8000eb8 <fast_sin>
 8002122:	ed87 0a08 	vstr	s0, [r7, #32]

				ia = (((float)adc_local_copy[0] * VREF / ADC_MAX) - 1.65f) / SENSOR_SENSITIVITY;
 8002126:	4b5c      	ldr	r3, [pc, #368]	@ (8002298 <StartFOC+0x490>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	ee07 3a90 	vmov	s15, r3
 800212e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002132:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 800229c <StartFOC+0x494>
 8002136:	ee27 7a87 	vmul.f32	s14, s15, s14
 800213a:	eddf 6a59 	vldr	s13, [pc, #356]	@ 80022a0 <StartFOC+0x498>
 800213e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002142:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 80022a4 <StartFOC+0x49c>
 8002146:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800214a:	eddf 6a57 	vldr	s13, [pc, #348]	@ 80022a8 <StartFOC+0x4a0>
 800214e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002152:	4b56      	ldr	r3, [pc, #344]	@ (80022ac <StartFOC+0x4a4>)
 8002154:	edc3 7a00 	vstr	s15, [r3]
				ib = (((float)adc_local_copy[1] *VREF / ADC_MAX) - 1.65f) / SENSOR_SENSITIVITY;
 8002158:	4b4f      	ldr	r3, [pc, #316]	@ (8002298 <StartFOC+0x490>)
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	ee07 3a90 	vmov	s15, r3
 8002160:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002164:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800229c <StartFOC+0x494>
 8002168:	ee27 7a87 	vmul.f32	s14, s15, s14
 800216c:	eddf 6a4c 	vldr	s13, [pc, #304]	@ 80022a0 <StartFOC+0x498>
 8002170:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002174:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 80022a4 <StartFOC+0x49c>
 8002178:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800217c:	eddf 6a4a 	vldr	s13, [pc, #296]	@ 80022a8 <StartFOC+0x4a0>
 8002180:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002184:	4b4a      	ldr	r3, [pc, #296]	@ (80022b0 <StartFOC+0x4a8>)
 8002186:	edc3 7a00 	vstr	s15, [r3]
				clarke_park_transform(ia, ib, sin_theta, cos_theta, &Id_measured, &Iq_measured);
 800218a:	4b48      	ldr	r3, [pc, #288]	@ (80022ac <StartFOC+0x4a4>)
 800218c:	edd3 7a00 	vldr	s15, [r3]
 8002190:	4b47      	ldr	r3, [pc, #284]	@ (80022b0 <StartFOC+0x4a8>)
 8002192:	ed93 7a00 	vldr	s14, [r3]
 8002196:	f107 0210 	add.w	r2, r7, #16
 800219a:	f107 0314 	add.w	r3, r7, #20
 800219e:	4611      	mov	r1, r2
 80021a0:	4618      	mov	r0, r3
 80021a2:	edd7 1a09 	vldr	s3, [r7, #36]	@ 0x24
 80021a6:	ed97 1a08 	vldr	s2, [r7, #32]
 80021aa:	eef0 0a47 	vmov.f32	s1, s14
 80021ae:	eeb0 0a67 	vmov.f32	s0, s15
 80021b2:	f7fe fea1 	bl	8000ef8 <clarke_park_transform>

				w_ref = (mech_rps * MOTOR_POLE_PAIRS) / 2;
 80021b6:	4b3f      	ldr	r3, [pc, #252]	@ (80022b4 <StartFOC+0x4ac>)
 80021b8:	edd3 7a00 	vldr	s15, [r3]
 80021bc:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80021c0:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80021c4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80021c8:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
				torque_ref = pi_controller_speed(desiredRPM, mech_rps);
 80021cc:	4b3a      	ldr	r3, [pc, #232]	@ (80022b8 <StartFOC+0x4b0>)
 80021ce:	edd3 7a00 	vldr	s15, [r3]
 80021d2:	4b38      	ldr	r3, [pc, #224]	@ (80022b4 <StartFOC+0x4ac>)
 80021d4:	ed93 7a00 	vldr	s14, [r3]
 80021d8:	eef0 0a47 	vmov.f32	s1, s14
 80021dc:	eeb0 0a67 	vmov.f32	s0, s15
 80021e0:	f7ff fa90 	bl	8001704 <pi_controller_speed>
 80021e4:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
				ACIM_Compute(w_ref, torque_ref, &Id_ref, &Iq_ref);
 80021e8:	f107 0208 	add.w	r2, r7, #8
 80021ec:	f107 030c 	add.w	r3, r7, #12
 80021f0:	4611      	mov	r1, r2
 80021f2:	4618      	mov	r0, r3
 80021f4:	edd7 0a0b 	vldr	s1, [r7, #44]	@ 0x2c
 80021f8:	ed97 0a0c 	vldr	s0, [r7, #48]	@ 0x30
 80021fc:	f7fe fdd6 	bl	8000dac <ACIM_Compute>

				vd = pi_controller_Id(Id_ref, Id_measured);
 8002200:	edd7 7a03 	vldr	s15, [r7, #12]
 8002204:	ed97 7a05 	vldr	s14, [r7, #20]
 8002208:	eef0 0a47 	vmov.f32	s1, s14
 800220c:	eeb0 0a67 	vmov.f32	s0, s15
 8002210:	f7ff f9e0 	bl	80015d4 <pi_controller_Id>
 8002214:	ed87 0a07 	vstr	s0, [r7, #28]
				vq = pi_controller_Iq(Iq_ref, Iq_measured);
 8002218:	edd7 7a02 	vldr	s15, [r7, #8]
 800221c:	ed97 7a04 	vldr	s14, [r7, #16]
 8002220:	eef0 0a47 	vmov.f32	s1, s14
 8002224:	eeb0 0a67 	vmov.f32	s0, s15
 8002228:	f7ff fa20 	bl	800166c <pi_controller_Iq>
 800222c:	ed87 0a06 	vstr	s0, [r7, #24]
				inverse_park_transform(vd, vq, sin_theta, cos_theta, &valpha, &vbeta);
 8002230:	4922      	ldr	r1, [pc, #136]	@ (80022bc <StartFOC+0x4b4>)
 8002232:	4823      	ldr	r0, [pc, #140]	@ (80022c0 <StartFOC+0x4b8>)
 8002234:	edd7 1a09 	vldr	s3, [r7, #36]	@ 0x24
 8002238:	ed97 1a08 	vldr	s2, [r7, #32]
 800223c:	edd7 0a06 	vldr	s1, [r7, #24]
 8002240:	ed97 0a07 	vldr	s0, [r7, #28]
 8002244:	f7fe fea6 	bl	8000f94 <inverse_park_transform>
				svpwm(valpha,vbeta, vbus, PWM_PERIOD, &pwm_u, &pwm_v, &pwm_w);
 8002248:	4b1d      	ldr	r3, [pc, #116]	@ (80022c0 <StartFOC+0x4b8>)
 800224a:	edd3 7a00 	vldr	s15, [r3]
 800224e:	4b1b      	ldr	r3, [pc, #108]	@ (80022bc <StartFOC+0x4b4>)
 8002250:	ed93 7a00 	vldr	s14, [r3]
 8002254:	4b1b      	ldr	r3, [pc, #108]	@ (80022c4 <StartFOC+0x4bc>)
 8002256:	4a1c      	ldr	r2, [pc, #112]	@ (80022c8 <StartFOC+0x4c0>)
 8002258:	491c      	ldr	r1, [pc, #112]	@ (80022cc <StartFOC+0x4c4>)
 800225a:	f241 009a 	movw	r0, #4250	@ 0x109a
 800225e:	ed9f 1a1c 	vldr	s2, [pc, #112]	@ 80022d0 <StartFOC+0x4c8>
 8002262:	eef0 0a47 	vmov.f32	s1, s14
 8002266:	eeb0 0a67 	vmov.f32	s0, s15
 800226a:	f7fe fec9 	bl	8001000 <svpwm>

				TIM1->CCR1 = pwm_u;
 800226e:	4a19      	ldr	r2, [pc, #100]	@ (80022d4 <StartFOC+0x4cc>)
 8002270:	4b16      	ldr	r3, [pc, #88]	@ (80022cc <StartFOC+0x4c4>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	6353      	str	r3, [r2, #52]	@ 0x34
				TIM1->CCR2 = pwm_v;
 8002276:	4a17      	ldr	r2, [pc, #92]	@ (80022d4 <StartFOC+0x4cc>)
 8002278:	4b13      	ldr	r3, [pc, #76]	@ (80022c8 <StartFOC+0x4c0>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	6393      	str	r3, [r2, #56]	@ 0x38
				TIM1->CCR3 = pwm_w;
 800227e:	4a15      	ldr	r2, [pc, #84]	@ (80022d4 <StartFOC+0x4cc>)
 8002280:	4b10      	ldr	r3, [pc, #64]	@ (80022c4 <StartFOC+0x4bc>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	63d3      	str	r3, [r2, #60]	@ 0x3c
				TIM1->CCR4 = TIM1->ARR;
 8002286:	4b13      	ldr	r3, [pc, #76]	@ (80022d4 <StartFOC+0x4cc>)
 8002288:	4a12      	ldr	r2, [pc, #72]	@ (80022d4 <StartFOC+0x4cc>)
 800228a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800228c:	6413      	str	r3, [r2, #64]	@ 0x40

			break;
 800228e:	bf00      	nop
	if (osSemaphoreAcquire( FOCsemHandle, osWaitForever) == osOK ){
 8002290:	e5c6      	b.n	8001e20 <StartFOC+0x18>
 8002292:	bf00      	nop
 8002294:	20000304 	.word	0x20000304
 8002298:	200002c0 	.word	0x200002c0
 800229c:	40533333 	.word	0x40533333
 80022a0:	457ff000 	.word	0x457ff000
 80022a4:	3fd33333 	.word	0x3fd33333
 80022a8:	3dcccccd 	.word	0x3dcccccd
 80022ac:	200002d0 	.word	0x200002d0
 80022b0:	200002d4 	.word	0x200002d4
 80022b4:	20000300 	.word	0x20000300
 80022b8:	200002f0 	.word	0x200002f0
 80022bc:	200002dc 	.word	0x200002dc
 80022c0:	200002d8 	.word	0x200002d8
 80022c4:	200002e8 	.word	0x200002e8
 80022c8:	200002e4 	.word	0x200002e4
 80022cc:	200002e0 	.word	0x200002e0
 80022d0:	43480000 	.word	0x43480000
 80022d4:	40012c00 	.word	0x40012c00

080022d8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b082      	sub	sp, #8
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
	if (htim->Instance == TIM1){
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4a09      	ldr	r2, [pc, #36]	@ (800230c <HAL_TIM_PeriodElapsedCallback+0x34>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d104      	bne.n	80022f4 <HAL_TIM_PeriodElapsedCallback+0x1c>
		osSemaphoreRelease(FOCsemHandle);
 80022ea:	4b09      	ldr	r3, [pc, #36]	@ (8002310 <HAL_TIM_PeriodElapsedCallback+0x38>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	4618      	mov	r0, r3
 80022f0:	f006 fe58 	bl	8008fa4 <osSemaphoreRelease>
	}
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80022fc:	d101      	bne.n	8002302 <HAL_TIM_PeriodElapsedCallback+0x2a>
  {
    HAL_IncTick();
 80022fe:	f000 fd9b 	bl	8002e38 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  /* USER CODE END Callback 1 */
}
 8002302:	bf00      	nop
 8002304:	3708      	adds	r7, #8
 8002306:	46bd      	mov	sp, r7
 8002308:	bd80      	pop	{r7, pc}
 800230a:	bf00      	nop
 800230c:	40012c00 	.word	0x40012c00
 8002310:	200002b0 	.word	0x200002b0

08002314 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002314:	b480      	push	{r7}
 8002316:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002318:	b672      	cpsid	i
}
 800231a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800231c:	bf00      	nop
 800231e:	e7fd      	b.n	800231c <Error_Handler+0x8>

08002320 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b082      	sub	sp, #8
 8002324:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002326:	4b12      	ldr	r3, [pc, #72]	@ (8002370 <HAL_MspInit+0x50>)
 8002328:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800232a:	4a11      	ldr	r2, [pc, #68]	@ (8002370 <HAL_MspInit+0x50>)
 800232c:	f043 0301 	orr.w	r3, r3, #1
 8002330:	6613      	str	r3, [r2, #96]	@ 0x60
 8002332:	4b0f      	ldr	r3, [pc, #60]	@ (8002370 <HAL_MspInit+0x50>)
 8002334:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002336:	f003 0301 	and.w	r3, r3, #1
 800233a:	607b      	str	r3, [r7, #4]
 800233c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800233e:	4b0c      	ldr	r3, [pc, #48]	@ (8002370 <HAL_MspInit+0x50>)
 8002340:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002342:	4a0b      	ldr	r2, [pc, #44]	@ (8002370 <HAL_MspInit+0x50>)
 8002344:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002348:	6593      	str	r3, [r2, #88]	@ 0x58
 800234a:	4b09      	ldr	r3, [pc, #36]	@ (8002370 <HAL_MspInit+0x50>)
 800234c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800234e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002352:	603b      	str	r3, [r7, #0]
 8002354:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002356:	2200      	movs	r2, #0
 8002358:	210f      	movs	r1, #15
 800235a:	f06f 0001 	mvn.w	r0, #1
 800235e:	f002 fc63 	bl	8004c28 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8002362:	f003 f99b 	bl	800569c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002366:	bf00      	nop
 8002368:	3708      	adds	r7, #8
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}
 800236e:	bf00      	nop
 8002370:	40021000 	.word	0x40021000

08002374 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b0a0      	sub	sp, #128	@ 0x80
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800237c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002380:	2200      	movs	r2, #0
 8002382:	601a      	str	r2, [r3, #0]
 8002384:	605a      	str	r2, [r3, #4]
 8002386:	609a      	str	r2, [r3, #8]
 8002388:	60da      	str	r2, [r3, #12]
 800238a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800238c:	f107 0318 	add.w	r3, r7, #24
 8002390:	2254      	movs	r2, #84	@ 0x54
 8002392:	2100      	movs	r1, #0
 8002394:	4618      	mov	r0, r3
 8002396:	f009 ff2f 	bl	800c1f8 <memset>
  if(hadc->Instance==ADC1)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80023a2:	f040 8081 	bne.w	80024a8 <HAL_ADC_MspInit+0x134>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80023a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80023aa:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80023ac:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80023b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80023b2:	f107 0318 	add.w	r3, r7, #24
 80023b6:	4618      	mov	r0, r3
 80023b8:	f003 fee0 	bl	800617c <HAL_RCCEx_PeriphCLKConfig>
 80023bc:	4603      	mov	r3, r0
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d001      	beq.n	80023c6 <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 80023c2:	f7ff ffa7 	bl	8002314 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80023c6:	4b3a      	ldr	r3, [pc, #232]	@ (80024b0 <HAL_ADC_MspInit+0x13c>)
 80023c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023ca:	4a39      	ldr	r2, [pc, #228]	@ (80024b0 <HAL_ADC_MspInit+0x13c>)
 80023cc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80023d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80023d2:	4b37      	ldr	r3, [pc, #220]	@ (80024b0 <HAL_ADC_MspInit+0x13c>)
 80023d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023d6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80023da:	617b      	str	r3, [r7, #20]
 80023dc:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023de:	4b34      	ldr	r3, [pc, #208]	@ (80024b0 <HAL_ADC_MspInit+0x13c>)
 80023e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023e2:	4a33      	ldr	r2, [pc, #204]	@ (80024b0 <HAL_ADC_MspInit+0x13c>)
 80023e4:	f043 0301 	orr.w	r3, r3, #1
 80023e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80023ea:	4b31      	ldr	r3, [pc, #196]	@ (80024b0 <HAL_ADC_MspInit+0x13c>)
 80023ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023ee:	f003 0301 	and.w	r3, r3, #1
 80023f2:	613b      	str	r3, [r7, #16]
 80023f4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023f6:	4b2e      	ldr	r3, [pc, #184]	@ (80024b0 <HAL_ADC_MspInit+0x13c>)
 80023f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023fa:	4a2d      	ldr	r2, [pc, #180]	@ (80024b0 <HAL_ADC_MspInit+0x13c>)
 80023fc:	f043 0302 	orr.w	r3, r3, #2
 8002400:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002402:	4b2b      	ldr	r3, [pc, #172]	@ (80024b0 <HAL_ADC_MspInit+0x13c>)
 8002404:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002406:	f003 0302 	and.w	r3, r3, #2
 800240a:	60fb      	str	r3, [r7, #12]
 800240c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PB11     ------> ADC1_IN14
    */
    GPIO_InitStruct.Pin = IA_Pin|IB_Pin;
 800240e:	2303      	movs	r3, #3
 8002410:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002412:	2303      	movs	r3, #3
 8002414:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002416:	2300      	movs	r3, #0
 8002418:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800241a:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800241e:	4619      	mov	r1, r3
 8002420:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002424:	f002 fefc 	bl	8005220 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = POTENTIOMETER_Pin;
 8002428:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800242c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800242e:	2303      	movs	r3, #3
 8002430:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002432:	2300      	movs	r3, #0
 8002434:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(POTENTIOMETER_GPIO_Port, &GPIO_InitStruct);
 8002436:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800243a:	4619      	mov	r1, r3
 800243c:	481d      	ldr	r0, [pc, #116]	@ (80024b4 <HAL_ADC_MspInit+0x140>)
 800243e:	f002 feef 	bl	8005220 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8002442:	4b1d      	ldr	r3, [pc, #116]	@ (80024b8 <HAL_ADC_MspInit+0x144>)
 8002444:	4a1d      	ldr	r2, [pc, #116]	@ (80024bc <HAL_ADC_MspInit+0x148>)
 8002446:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8002448:	4b1b      	ldr	r3, [pc, #108]	@ (80024b8 <HAL_ADC_MspInit+0x144>)
 800244a:	2205      	movs	r2, #5
 800244c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800244e:	4b1a      	ldr	r3, [pc, #104]	@ (80024b8 <HAL_ADC_MspInit+0x144>)
 8002450:	2200      	movs	r2, #0
 8002452:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002454:	4b18      	ldr	r3, [pc, #96]	@ (80024b8 <HAL_ADC_MspInit+0x144>)
 8002456:	2200      	movs	r2, #0
 8002458:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800245a:	4b17      	ldr	r3, [pc, #92]	@ (80024b8 <HAL_ADC_MspInit+0x144>)
 800245c:	2280      	movs	r2, #128	@ 0x80
 800245e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002460:	4b15      	ldr	r3, [pc, #84]	@ (80024b8 <HAL_ADC_MspInit+0x144>)
 8002462:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002466:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002468:	4b13      	ldr	r3, [pc, #76]	@ (80024b8 <HAL_ADC_MspInit+0x144>)
 800246a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800246e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002470:	4b11      	ldr	r3, [pc, #68]	@ (80024b8 <HAL_ADC_MspInit+0x144>)
 8002472:	2220      	movs	r2, #32
 8002474:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002476:	4b10      	ldr	r3, [pc, #64]	@ (80024b8 <HAL_ADC_MspInit+0x144>)
 8002478:	2200      	movs	r2, #0
 800247a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800247c:	480e      	ldr	r0, [pc, #56]	@ (80024b8 <HAL_ADC_MspInit+0x144>)
 800247e:	f002 fbfb 	bl	8004c78 <HAL_DMA_Init>
 8002482:	4603      	mov	r3, r0
 8002484:	2b00      	cmp	r3, #0
 8002486:	d001      	beq.n	800248c <HAL_ADC_MspInit+0x118>
    {
      Error_Handler();
 8002488:	f7ff ff44 	bl	8002314 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	4a0a      	ldr	r2, [pc, #40]	@ (80024b8 <HAL_ADC_MspInit+0x144>)
 8002490:	655a      	str	r2, [r3, #84]	@ 0x54
 8002492:	4a09      	ldr	r2, [pc, #36]	@ (80024b8 <HAL_ADC_MspInit+0x144>)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 8002498:	2200      	movs	r2, #0
 800249a:	2105      	movs	r1, #5
 800249c:	2012      	movs	r0, #18
 800249e:	f002 fbc3 	bl	8004c28 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80024a2:	2012      	movs	r0, #18
 80024a4:	f002 fbda 	bl	8004c5c <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80024a8:	bf00      	nop
 80024aa:	3780      	adds	r7, #128	@ 0x80
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bd80      	pop	{r7, pc}
 80024b0:	40021000 	.word	0x40021000
 80024b4:	48000400 	.word	0x48000400
 80024b8:	200001b0 	.word	0x200001b0
 80024bc:	40020008 	.word	0x40020008

080024c0 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b084      	sub	sp, #16
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4a0d      	ldr	r2, [pc, #52]	@ (8002504 <HAL_TIM_PWM_MspInit+0x44>)
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d113      	bne.n	80024fa <HAL_TIM_PWM_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80024d2:	4b0d      	ldr	r3, [pc, #52]	@ (8002508 <HAL_TIM_PWM_MspInit+0x48>)
 80024d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024d6:	4a0c      	ldr	r2, [pc, #48]	@ (8002508 <HAL_TIM_PWM_MspInit+0x48>)
 80024d8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80024dc:	6613      	str	r3, [r2, #96]	@ 0x60
 80024de:	4b0a      	ldr	r3, [pc, #40]	@ (8002508 <HAL_TIM_PWM_MspInit+0x48>)
 80024e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024e2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80024e6:	60fb      	str	r3, [r7, #12]
 80024e8:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 5, 0);
 80024ea:	2200      	movs	r2, #0
 80024ec:	2105      	movs	r1, #5
 80024ee:	2019      	movs	r0, #25
 80024f0:	f002 fb9a 	bl	8004c28 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80024f4:	2019      	movs	r0, #25
 80024f6:	f002 fbb1 	bl	8004c5c <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 80024fa:	bf00      	nop
 80024fc:	3710      	adds	r7, #16
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd80      	pop	{r7, pc}
 8002502:	bf00      	nop
 8002504:	40012c00 	.word	0x40012c00
 8002508:	40021000 	.word	0x40021000

0800250c <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b08a      	sub	sp, #40	@ 0x28
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002514:	f107 0314 	add.w	r3, r7, #20
 8002518:	2200      	movs	r2, #0
 800251a:	601a      	str	r2, [r3, #0]
 800251c:	605a      	str	r2, [r3, #4]
 800251e:	609a      	str	r2, [r3, #8]
 8002520:	60da      	str	r2, [r3, #12]
 8002522:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	4a17      	ldr	r2, [pc, #92]	@ (8002588 <HAL_TIM_Encoder_MspInit+0x7c>)
 800252a:	4293      	cmp	r3, r2
 800252c:	d128      	bne.n	8002580 <HAL_TIM_Encoder_MspInit+0x74>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800252e:	4b17      	ldr	r3, [pc, #92]	@ (800258c <HAL_TIM_Encoder_MspInit+0x80>)
 8002530:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002532:	4a16      	ldr	r2, [pc, #88]	@ (800258c <HAL_TIM_Encoder_MspInit+0x80>)
 8002534:	f043 0302 	orr.w	r3, r3, #2
 8002538:	6593      	str	r3, [r2, #88]	@ 0x58
 800253a:	4b14      	ldr	r3, [pc, #80]	@ (800258c <HAL_TIM_Encoder_MspInit+0x80>)
 800253c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800253e:	f003 0302 	and.w	r3, r3, #2
 8002542:	613b      	str	r3, [r7, #16]
 8002544:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002546:	4b11      	ldr	r3, [pc, #68]	@ (800258c <HAL_TIM_Encoder_MspInit+0x80>)
 8002548:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800254a:	4a10      	ldr	r2, [pc, #64]	@ (800258c <HAL_TIM_Encoder_MspInit+0x80>)
 800254c:	f043 0301 	orr.w	r3, r3, #1
 8002550:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002552:	4b0e      	ldr	r3, [pc, #56]	@ (800258c <HAL_TIM_Encoder_MspInit+0x80>)
 8002554:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002556:	f003 0301 	and.w	r3, r3, #1
 800255a:	60fb      	str	r3, [r7, #12]
 800255c:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = ENC_2_Pin|ENC_1_Pin;
 800255e:	2350      	movs	r3, #80	@ 0x50
 8002560:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002562:	2302      	movs	r3, #2
 8002564:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002566:	2300      	movs	r3, #0
 8002568:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800256a:	2300      	movs	r3, #0
 800256c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800256e:	2302      	movs	r3, #2
 8002570:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002572:	f107 0314 	add.w	r3, r7, #20
 8002576:	4619      	mov	r1, r3
 8002578:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800257c:	f002 fe50 	bl	8005220 <HAL_GPIO_Init>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8002580:	bf00      	nop
 8002582:	3728      	adds	r7, #40	@ 0x28
 8002584:	46bd      	mov	sp, r7
 8002586:	bd80      	pop	{r7, pc}
 8002588:	40000400 	.word	0x40000400
 800258c:	40021000 	.word	0x40021000

08002590 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b08c      	sub	sp, #48	@ 0x30
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002598:	f107 031c 	add.w	r3, r7, #28
 800259c:	2200      	movs	r2, #0
 800259e:	601a      	str	r2, [r3, #0]
 80025a0:	605a      	str	r2, [r3, #4]
 80025a2:	609a      	str	r2, [r3, #8]
 80025a4:	60da      	str	r2, [r3, #12]
 80025a6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4a3c      	ldr	r2, [pc, #240]	@ (80026a0 <HAL_TIM_MspPostInit+0x110>)
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d171      	bne.n	8002696 <HAL_TIM_MspPostInit+0x106>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80025b2:	4b3c      	ldr	r3, [pc, #240]	@ (80026a4 <HAL_TIM_MspPostInit+0x114>)
 80025b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025b6:	4a3b      	ldr	r2, [pc, #236]	@ (80026a4 <HAL_TIM_MspPostInit+0x114>)
 80025b8:	f043 0320 	orr.w	r3, r3, #32
 80025bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80025be:	4b39      	ldr	r3, [pc, #228]	@ (80026a4 <HAL_TIM_MspPostInit+0x114>)
 80025c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025c2:	f003 0320 	and.w	r3, r3, #32
 80025c6:	61bb      	str	r3, [r7, #24]
 80025c8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80025ca:	4b36      	ldr	r3, [pc, #216]	@ (80026a4 <HAL_TIM_MspPostInit+0x114>)
 80025cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025ce:	4a35      	ldr	r2, [pc, #212]	@ (80026a4 <HAL_TIM_MspPostInit+0x114>)
 80025d0:	f043 0304 	orr.w	r3, r3, #4
 80025d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80025d6:	4b33      	ldr	r3, [pc, #204]	@ (80026a4 <HAL_TIM_MspPostInit+0x114>)
 80025d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025da:	f003 0304 	and.w	r3, r3, #4
 80025de:	617b      	str	r3, [r7, #20]
 80025e0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025e2:	4b30      	ldr	r3, [pc, #192]	@ (80026a4 <HAL_TIM_MspPostInit+0x114>)
 80025e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025e6:	4a2f      	ldr	r2, [pc, #188]	@ (80026a4 <HAL_TIM_MspPostInit+0x114>)
 80025e8:	f043 0301 	orr.w	r3, r3, #1
 80025ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80025ee:	4b2d      	ldr	r3, [pc, #180]	@ (80026a4 <HAL_TIM_MspPostInit+0x114>)
 80025f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025f2:	f003 0301 	and.w	r3, r3, #1
 80025f6:	613b      	str	r3, [r7, #16]
 80025f8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025fa:	4b2a      	ldr	r3, [pc, #168]	@ (80026a4 <HAL_TIM_MspPostInit+0x114>)
 80025fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025fe:	4a29      	ldr	r2, [pc, #164]	@ (80026a4 <HAL_TIM_MspPostInit+0x114>)
 8002600:	f043 0302 	orr.w	r3, r3, #2
 8002604:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002606:	4b27      	ldr	r3, [pc, #156]	@ (80026a4 <HAL_TIM_MspPostInit+0x114>)
 8002608:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800260a:	f003 0302 	and.w	r3, r3, #2
 800260e:	60fb      	str	r3, [r7, #12]
 8002610:	68fb      	ldr	r3, [r7, #12]
    PC2     ------> TIM1_CH3
    PC3     ------> TIM1_CH4
    PA7     ------> TIM1_CH1N
    PB14     ------> TIM1_CH2N
    */
    GPIO_InitStruct.Pin = W_LO_Pin;
 8002612:	2301      	movs	r3, #1
 8002614:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002616:	2302      	movs	r3, #2
 8002618:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800261a:	2300      	movs	r3, #0
 800261c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800261e:	2300      	movs	r3, #0
 8002620:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8002622:	2306      	movs	r3, #6
 8002624:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(W_LO_GPIO_Port, &GPIO_InitStruct);
 8002626:	f107 031c 	add.w	r3, r7, #28
 800262a:	4619      	mov	r1, r3
 800262c:	481e      	ldr	r0, [pc, #120]	@ (80026a8 <HAL_TIM_MspPostInit+0x118>)
 800262e:	f002 fdf7 	bl	8005220 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_HI_Pin|V_HI_Pin|W_HI_Pin|GPIO_PIN_3;
 8002632:	230f      	movs	r3, #15
 8002634:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002636:	2302      	movs	r3, #2
 8002638:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800263a:	2300      	movs	r3, #0
 800263c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800263e:	2300      	movs	r3, #0
 8002640:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8002642:	2302      	movs	r3, #2
 8002644:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002646:	f107 031c 	add.w	r3, r7, #28
 800264a:	4619      	mov	r1, r3
 800264c:	4817      	ldr	r0, [pc, #92]	@ (80026ac <HAL_TIM_MspPostInit+0x11c>)
 800264e:	f002 fde7 	bl	8005220 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_LO_Pin;
 8002652:	2380      	movs	r3, #128	@ 0x80
 8002654:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002656:	2302      	movs	r3, #2
 8002658:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800265a:	2300      	movs	r3, #0
 800265c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800265e:	2300      	movs	r3, #0
 8002660:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8002662:	2306      	movs	r3, #6
 8002664:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(U_LO_GPIO_Port, &GPIO_InitStruct);
 8002666:	f107 031c 	add.w	r3, r7, #28
 800266a:	4619      	mov	r1, r3
 800266c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002670:	f002 fdd6 	bl	8005220 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = V_LO_Pin;
 8002674:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002678:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800267a:	2302      	movs	r3, #2
 800267c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800267e:	2300      	movs	r3, #0
 8002680:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002682:	2300      	movs	r3, #0
 8002684:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8002686:	2306      	movs	r3, #6
 8002688:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(V_LO_GPIO_Port, &GPIO_InitStruct);
 800268a:	f107 031c 	add.w	r3, r7, #28
 800268e:	4619      	mov	r1, r3
 8002690:	4807      	ldr	r0, [pc, #28]	@ (80026b0 <HAL_TIM_MspPostInit+0x120>)
 8002692:	f002 fdc5 	bl	8005220 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002696:	bf00      	nop
 8002698:	3730      	adds	r7, #48	@ 0x30
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}
 800269e:	bf00      	nop
 80026a0:	40012c00 	.word	0x40012c00
 80026a4:	40021000 	.word	0x40021000
 80026a8:	48001400 	.word	0x48001400
 80026ac:	48000800 	.word	0x48000800
 80026b0:	48000400 	.word	0x48000400

080026b4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b08c      	sub	sp, #48	@ 0x30
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80026bc:	2300      	movs	r3, #0
 80026be:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 80026c0:	2300      	movs	r3, #0
 80026c2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 80026c4:	4b2d      	ldr	r3, [pc, #180]	@ (800277c <HAL_InitTick+0xc8>)
 80026c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026c8:	4a2c      	ldr	r2, [pc, #176]	@ (800277c <HAL_InitTick+0xc8>)
 80026ca:	f043 0301 	orr.w	r3, r3, #1
 80026ce:	6593      	str	r3, [r2, #88]	@ 0x58
 80026d0:	4b2a      	ldr	r3, [pc, #168]	@ (800277c <HAL_InitTick+0xc8>)
 80026d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026d4:	f003 0301 	and.w	r3, r3, #1
 80026d8:	60bb      	str	r3, [r7, #8]
 80026da:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80026dc:	f107 020c 	add.w	r2, r7, #12
 80026e0:	f107 0310 	add.w	r3, r7, #16
 80026e4:	4611      	mov	r1, r2
 80026e6:	4618      	mov	r0, r3
 80026e8:	f003 fcd0 	bl	800608c <HAL_RCC_GetClockConfig>

  /* Compute TIM2 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80026ec:	f003 fca2 	bl	8006034 <HAL_RCC_GetPCLK1Freq>
 80026f0:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80026f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026f4:	4a22      	ldr	r2, [pc, #136]	@ (8002780 <HAL_InitTick+0xcc>)
 80026f6:	fba2 2303 	umull	r2, r3, r2, r3
 80026fa:	0c9b      	lsrs	r3, r3, #18
 80026fc:	3b01      	subs	r3, #1
 80026fe:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8002700:	4b20      	ldr	r3, [pc, #128]	@ (8002784 <HAL_InitTick+0xd0>)
 8002702:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002706:	601a      	str	r2, [r3, #0]
   * Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8002708:	4b1e      	ldr	r3, [pc, #120]	@ (8002784 <HAL_InitTick+0xd0>)
 800270a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800270e:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8002710:	4a1c      	ldr	r2, [pc, #112]	@ (8002784 <HAL_InitTick+0xd0>)
 8002712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002714:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8002716:	4b1b      	ldr	r3, [pc, #108]	@ (8002784 <HAL_InitTick+0xd0>)
 8002718:	2200      	movs	r2, #0
 800271a:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800271c:	4b19      	ldr	r3, [pc, #100]	@ (8002784 <HAL_InitTick+0xd0>)
 800271e:	2200      	movs	r2, #0
 8002720:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim2);
 8002722:	4818      	ldr	r0, [pc, #96]	@ (8002784 <HAL_InitTick+0xd0>)
 8002724:	f003 ff78 	bl	8006618 <HAL_TIM_Base_Init>
 8002728:	4603      	mov	r3, r0
 800272a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800272e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002732:	2b00      	cmp	r3, #0
 8002734:	d11b      	bne.n	800276e <HAL_InitTick+0xba>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 8002736:	4813      	ldr	r0, [pc, #76]	@ (8002784 <HAL_InitTick+0xd0>)
 8002738:	f003 ffd0 	bl	80066dc <HAL_TIM_Base_Start_IT>
 800273c:	4603      	mov	r3, r0
 800273e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8002742:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002746:	2b00      	cmp	r3, #0
 8002748:	d111      	bne.n	800276e <HAL_InitTick+0xba>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800274a:	201c      	movs	r0, #28
 800274c:	f002 fa86 	bl	8004c5c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2b0f      	cmp	r3, #15
 8002754:	d808      	bhi.n	8002768 <HAL_InitTick+0xb4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 8002756:	2200      	movs	r2, #0
 8002758:	6879      	ldr	r1, [r7, #4]
 800275a:	201c      	movs	r0, #28
 800275c:	f002 fa64 	bl	8004c28 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002760:	4a09      	ldr	r2, [pc, #36]	@ (8002788 <HAL_InitTick+0xd4>)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6013      	str	r3, [r2, #0]
 8002766:	e002      	b.n	800276e <HAL_InitTick+0xba>
      }
      else
      {
        status = HAL_ERROR;
 8002768:	2301      	movs	r3, #1
 800276a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800276e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8002772:	4618      	mov	r0, r3
 8002774:	3730      	adds	r7, #48	@ 0x30
 8002776:	46bd      	mov	sp, r7
 8002778:	bd80      	pop	{r7, pc}
 800277a:	bf00      	nop
 800277c:	40021000 	.word	0x40021000
 8002780:	431bde83 	.word	0x431bde83
 8002784:	2000031c 	.word	0x2000031c
 8002788:	20000040 	.word	0x20000040

0800278c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800278c:	b480      	push	{r7}
 800278e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002790:	bf00      	nop
 8002792:	e7fd      	b.n	8002790 <NMI_Handler+0x4>

08002794 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002794:	b480      	push	{r7}
 8002796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002798:	bf00      	nop
 800279a:	e7fd      	b.n	8002798 <HardFault_Handler+0x4>

0800279c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800279c:	b480      	push	{r7}
 800279e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80027a0:	bf00      	nop
 80027a2:	e7fd      	b.n	80027a0 <MemManage_Handler+0x4>

080027a4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80027a4:	b480      	push	{r7}
 80027a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80027a8:	bf00      	nop
 80027aa:	e7fd      	b.n	80027a8 <BusFault_Handler+0x4>

080027ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80027ac:	b480      	push	{r7}
 80027ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80027b0:	bf00      	nop
 80027b2:	e7fd      	b.n	80027b0 <UsageFault_Handler+0x4>

080027b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80027b4:	b480      	push	{r7}
 80027b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80027b8:	bf00      	nop
 80027ba:	46bd      	mov	sp, r7
 80027bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c0:	4770      	bx	lr
	...

080027c4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80027c8:	4802      	ldr	r0, [pc, #8]	@ (80027d4 <DMA1_Channel1_IRQHandler+0x10>)
 80027ca:	f002 fb78 	bl	8004ebe <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80027ce:	bf00      	nop
 80027d0:	bd80      	pop	{r7, pc}
 80027d2:	bf00      	nop
 80027d4:	200001b0 	.word	0x200001b0

080027d8 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80027dc:	4802      	ldr	r0, [pc, #8]	@ (80027e8 <ADC1_2_IRQHandler+0x10>)
 80027de:	f001 f819 	bl	8003814 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80027e2:	bf00      	nop
 80027e4:	bd80      	pop	{r7, pc}
 80027e6:	bf00      	nop
 80027e8:	20000144 	.word	0x20000144

080027ec <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80027f0:	4802      	ldr	r0, [pc, #8]	@ (80027fc <TIM1_UP_TIM16_IRQHandler+0x10>)
 80027f2:	f004 fae9 	bl	8006dc8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80027f6:	bf00      	nop
 80027f8:	bd80      	pop	{r7, pc}
 80027fa:	bf00      	nop
 80027fc:	20000210 	.word	0x20000210

08002800 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002804:	4802      	ldr	r0, [pc, #8]	@ (8002810 <TIM2_IRQHandler+0x10>)
 8002806:	f004 fadf 	bl	8006dc8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800280a:	bf00      	nop
 800280c:	bd80      	pop	{r7, pc}
 800280e:	bf00      	nop
 8002810:	2000031c 	.word	0x2000031c

08002814 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8002818:	2000      	movs	r0, #0
 800281a:	f000 f8e3 	bl	80029e4 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800281e:	bf00      	nop
 8002820:	bd80      	pop	{r7, pc}
	...

08002824 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002824:	b480      	push	{r7}
 8002826:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002828:	4b06      	ldr	r3, [pc, #24]	@ (8002844 <SystemInit+0x20>)
 800282a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800282e:	4a05      	ldr	r2, [pc, #20]	@ (8002844 <SystemInit+0x20>)
 8002830:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002834:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002838:	bf00      	nop
 800283a:	46bd      	mov	sp, r7
 800283c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002840:	4770      	bx	lr
 8002842:	bf00      	nop
 8002844:	e000ed00 	.word	0xe000ed00

08002848 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002848:	480d      	ldr	r0, [pc, #52]	@ (8002880 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800284a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 800284c:	f7ff ffea 	bl	8002824 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002850:	480c      	ldr	r0, [pc, #48]	@ (8002884 <LoopForever+0x6>)
  ldr r1, =_edata
 8002852:	490d      	ldr	r1, [pc, #52]	@ (8002888 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002854:	4a0d      	ldr	r2, [pc, #52]	@ (800288c <LoopForever+0xe>)
  movs r3, #0
 8002856:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002858:	e002      	b.n	8002860 <LoopCopyDataInit>

0800285a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800285a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800285c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800285e:	3304      	adds	r3, #4

08002860 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002860:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002862:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002864:	d3f9      	bcc.n	800285a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002866:	4a0a      	ldr	r2, [pc, #40]	@ (8002890 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002868:	4c0a      	ldr	r4, [pc, #40]	@ (8002894 <LoopForever+0x16>)
  movs r3, #0
 800286a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800286c:	e001      	b.n	8002872 <LoopFillZerobss>

0800286e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800286e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002870:	3204      	adds	r2, #4

08002872 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002872:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002874:	d3fb      	bcc.n	800286e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002876:	f009 fd25 	bl	800c2c4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800287a:	f7fe ff8f 	bl	800179c <main>

0800287e <LoopForever>:

LoopForever:
    b LoopForever
 800287e:	e7fe      	b.n	800287e <LoopForever>
  ldr   r0, =_estack
 8002880:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002884:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002888:	2000009c 	.word	0x2000009c
  ldr r2, =_sidata
 800288c:	0800ccc0 	.word	0x0800ccc0
  ldr r2, =_sbss
 8002890:	2000009c 	.word	0x2000009c
  ldr r4, =_ebss
 8002894:	20001f30 	.word	0x20001f30

08002898 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002898:	e7fe      	b.n	8002898 <ADC3_IRQHandler>
	...

0800289c <BSP_LED_Init>:
  *         This parameter can be one of following parameters:
  *           @arg  LED2
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b088      	sub	sp, #32
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	4603      	mov	r3, r0
 80028a4:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure;

  /* Enable the GPIO LED Clock */
  LED2_GPIO_CLK_ENABLE();
 80028a6:	4b16      	ldr	r3, [pc, #88]	@ (8002900 <BSP_LED_Init+0x64>)
 80028a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028aa:	4a15      	ldr	r2, [pc, #84]	@ (8002900 <BSP_LED_Init+0x64>)
 80028ac:	f043 0301 	orr.w	r3, r3, #1
 80028b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80028b2:	4b13      	ldr	r3, [pc, #76]	@ (8002900 <BSP_LED_Init+0x64>)
 80028b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028b6:	f003 0301 	and.w	r3, r3, #1
 80028ba:	60bb      	str	r3, [r7, #8]
 80028bc:	68bb      	ldr	r3, [r7, #8]

  /* Configure the GPIO_LED pin */
  gpio_init_structure.Pin   = LED_PIN[Led];
 80028be:	2320      	movs	r3, #32
 80028c0:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 80028c2:	2301      	movs	r3, #1
 80028c4:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 80028c6:	2300      	movs	r3, #0
 80028c8:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028ca:	2303      	movs	r3, #3
 80028cc:	61bb      	str	r3, [r7, #24]

  HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 80028ce:	79fb      	ldrb	r3, [r7, #7]
 80028d0:	4a0c      	ldr	r2, [pc, #48]	@ (8002904 <BSP_LED_Init+0x68>)
 80028d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028d6:	f107 020c 	add.w	r2, r7, #12
 80028da:	4611      	mov	r1, r2
 80028dc:	4618      	mov	r0, r3
 80028de:	f002 fc9f 	bl	8005220 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 80028e2:	79fb      	ldrb	r3, [r7, #7]
 80028e4:	4a07      	ldr	r2, [pc, #28]	@ (8002904 <BSP_LED_Init+0x68>)
 80028e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028ea:	2120      	movs	r1, #32
 80028ec:	2200      	movs	r2, #0
 80028ee:	4618      	mov	r0, r3
 80028f0:	f002 fe18 	bl	8005524 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 80028f4:	2300      	movs	r3, #0
}
 80028f6:	4618      	mov	r0, r3
 80028f8:	3720      	adds	r7, #32
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bd80      	pop	{r7, pc}
 80028fe:	bf00      	nop
 8002900:	40021000 	.word	0x40021000
 8002904:	2000002c 	.word	0x2000002c

08002908 <BSP_PB_Init>:
  *           @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                  with interrupt generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b088      	sub	sp, #32
 800290c:	af00      	add	r7, sp, #0
 800290e:	4603      	mov	r3, r0
 8002910:	460a      	mov	r2, r1
 8002912:	71fb      	strb	r3, [r7, #7]
 8002914:	4613      	mov	r3, r2
 8002916:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {USER_BUTTON_EXTI_LINE};

  /* Enable the BUTTON Clock */
  USER_BUTTON_GPIO_CLK_ENABLE();
 8002918:	4b2c      	ldr	r3, [pc, #176]	@ (80029cc <BSP_PB_Init+0xc4>)
 800291a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800291c:	4a2b      	ldr	r2, [pc, #172]	@ (80029cc <BSP_PB_Init+0xc4>)
 800291e:	f043 0304 	orr.w	r3, r3, #4
 8002922:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002924:	4b29      	ldr	r3, [pc, #164]	@ (80029cc <BSP_PB_Init+0xc4>)
 8002926:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002928:	f003 0304 	and.w	r3, r3, #4
 800292c:	60bb      	str	r3, [r7, #8]
 800292e:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN[Button];
 8002930:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002934:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8002936:	2302      	movs	r3, #2
 8002938:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 800293a:	2302      	movs	r3, #2
 800293c:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 800293e:	79bb      	ldrb	r3, [r7, #6]
 8002940:	2b00      	cmp	r3, #0
 8002942:	d10c      	bne.n	800295e <BSP_PB_Init+0x56>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8002944:	2300      	movs	r3, #0
 8002946:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8002948:	79fb      	ldrb	r3, [r7, #7]
 800294a:	4a21      	ldr	r2, [pc, #132]	@ (80029d0 <BSP_PB_Init+0xc8>)
 800294c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002950:	f107 020c 	add.w	r2, r7, #12
 8002954:	4611      	mov	r1, r2
 8002956:	4618      	mov	r0, r3
 8002958:	f002 fc62 	bl	8005220 <HAL_GPIO_Init>
 800295c:	e031      	b.n	80029c2 <BSP_PB_Init+0xba>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 800295e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002962:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8002964:	79fb      	ldrb	r3, [r7, #7]
 8002966:	4a1a      	ldr	r2, [pc, #104]	@ (80029d0 <BSP_PB_Init+0xc8>)
 8002968:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800296c:	f107 020c 	add.w	r2, r7, #12
 8002970:	4611      	mov	r1, r2
 8002972:	4618      	mov	r0, r3
 8002974:	f002 fc54 	bl	8005220 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8002978:	79fb      	ldrb	r3, [r7, #7]
 800297a:	00db      	lsls	r3, r3, #3
 800297c:	4a15      	ldr	r2, [pc, #84]	@ (80029d4 <BSP_PB_Init+0xcc>)
 800297e:	441a      	add	r2, r3
 8002980:	79fb      	ldrb	r3, [r7, #7]
 8002982:	4915      	ldr	r1, [pc, #84]	@ (80029d8 <BSP_PB_Init+0xd0>)
 8002984:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002988:	4619      	mov	r1, r3
 800298a:	4610      	mov	r0, r2
 800298c:	f002 fc03 	bl	8005196 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8002990:	79fb      	ldrb	r3, [r7, #7]
 8002992:	00db      	lsls	r3, r3, #3
 8002994:	4a0f      	ldr	r2, [pc, #60]	@ (80029d4 <BSP_PB_Init+0xcc>)
 8002996:	1898      	adds	r0, r3, r2
 8002998:	79fb      	ldrb	r3, [r7, #7]
 800299a:	4a10      	ldr	r2, [pc, #64]	@ (80029dc <BSP_PB_Init+0xd4>)
 800299c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029a0:	461a      	mov	r2, r3
 80029a2:	2100      	movs	r1, #0
 80029a4:	f002 fbda 	bl	800515c <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 80029a8:	2028      	movs	r0, #40	@ 0x28
 80029aa:	79fb      	ldrb	r3, [r7, #7]
 80029ac:	4a0c      	ldr	r2, [pc, #48]	@ (80029e0 <BSP_PB_Init+0xd8>)
 80029ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029b2:	2200      	movs	r2, #0
 80029b4:	4619      	mov	r1, r3
 80029b6:	f002 f937 	bl	8004c28 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 80029ba:	2328      	movs	r3, #40	@ 0x28
 80029bc:	4618      	mov	r0, r3
 80029be:	f002 f94d 	bl	8004c5c <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 80029c2:	2300      	movs	r3, #0
}
 80029c4:	4618      	mov	r0, r3
 80029c6:	3720      	adds	r7, #32
 80029c8:	46bd      	mov	sp, r7
 80029ca:	bd80      	pop	{r7, pc}
 80029cc:	40021000 	.word	0x40021000
 80029d0:	20000030 	.word	0x20000030
 80029d4:	20000368 	.word	0x20000368
 80029d8:	0800c490 	.word	0x0800c490
 80029dc:	20000038 	.word	0x20000038
 80029e0:	2000003c 	.word	0x2000003c

080029e4 <BSP_PB_IRQHandler>:
  * @brief  This function handles Push-Button interrupt requests.
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b082      	sub	sp, #8
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	4603      	mov	r3, r0
 80029ec:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 80029ee:	79fb      	ldrb	r3, [r7, #7]
 80029f0:	00db      	lsls	r3, r3, #3
 80029f2:	4a04      	ldr	r2, [pc, #16]	@ (8002a04 <BSP_PB_IRQHandler+0x20>)
 80029f4:	4413      	add	r3, r2
 80029f6:	4618      	mov	r0, r3
 80029f8:	f002 fbe2 	bl	80051c0 <HAL_EXTI_IRQHandler>
}
 80029fc:	bf00      	nop
 80029fe:	3708      	adds	r7, #8
 8002a00:	46bd      	mov	sp, r7
 8002a02:	bd80      	pop	{r7, pc}
 8002a04:	20000368 	.word	0x20000368

08002a08 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None.
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b083      	sub	sp, #12
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	4603      	mov	r3, r0
 8002a10:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8002a12:	bf00      	nop
 8002a14:	370c      	adds	r7, #12
 8002a16:	46bd      	mov	sp, r7
 8002a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1c:	4770      	bx	lr
	...

08002a20 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b084      	sub	sp, #16
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	4603      	mov	r3, r0
 8002a28:	6039      	str	r1, [r7, #0]
 8002a2a:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 8002a30:	79fb      	ldrb	r3, [r7, #7]
 8002a32:	2b01      	cmp	r3, #1
 8002a34:	d903      	bls.n	8002a3e <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8002a36:	f06f 0301 	mvn.w	r3, #1
 8002a3a:	60fb      	str	r3, [r7, #12]
 8002a3c:	e018      	b.n	8002a70 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8002a3e:	79fb      	ldrb	r3, [r7, #7]
 8002a40:	2294      	movs	r2, #148	@ 0x94
 8002a42:	fb02 f303 	mul.w	r3, r2, r3
 8002a46:	4a0d      	ldr	r2, [pc, #52]	@ (8002a7c <BSP_COM_Init+0x5c>)
 8002a48:	4413      	add	r3, r2
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	f000 f852 	bl	8002af4 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_LPUART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8002a50:	79fb      	ldrb	r3, [r7, #7]
 8002a52:	2294      	movs	r2, #148	@ 0x94
 8002a54:	fb02 f303 	mul.w	r3, r2, r3
 8002a58:	4a08      	ldr	r2, [pc, #32]	@ (8002a7c <BSP_COM_Init+0x5c>)
 8002a5a:	4413      	add	r3, r2
 8002a5c:	6839      	ldr	r1, [r7, #0]
 8002a5e:	4618      	mov	r0, r3
 8002a60:	f000 f80e 	bl	8002a80 <MX_LPUART1_Init>
 8002a64:	4603      	mov	r3, r0
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d002      	beq.n	8002a70 <BSP_COM_Init+0x50>
    {
      return BSP_ERROR_PERIPH_FAILURE;
 8002a6a:	f06f 0303 	mvn.w	r3, #3
 8002a6e:	e000      	b.n	8002a72 <BSP_COM_Init+0x52>
    }
  }

  return ret;
 8002a70:	68fb      	ldr	r3, [r7, #12]
}
 8002a72:	4618      	mov	r0, r3
 8002a74:	3710      	adds	r7, #16
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	20000370 	.word	0x20000370

08002a80 <MX_LPUART1_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_LPUART1_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b082      	sub	sp, #8
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
 8002a88:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 8002a8a:	4b15      	ldr	r3, [pc, #84]	@ (8002ae0 <MX_LPUART1_Init+0x60>)
 8002a8c:	681a      	ldr	r2, [r3, #0]
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	681a      	ldr	r2, [r3, #0]
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	220c      	movs	r2, #12
 8002a9e:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8002aa0:	683b      	ldr	r3, [r7, #0]
 8002aa2:	895b      	ldrh	r3, [r3, #10]
 8002aa4:	461a      	mov	r2, r3
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = COM_Init->WordLength;
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	685a      	ldr	r2, [r3, #4]
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	891b      	ldrh	r3, [r3, #8]
 8002ab6:	461a      	mov	r2, r3
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	899b      	ldrh	r3, [r3, #12]
 8002ac0:	461a      	mov	r2, r3
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002acc:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 8002ace:	6878      	ldr	r0, [r7, #4]
 8002ad0:	f005 fadb 	bl	800808a <HAL_UART_Init>
 8002ad4:	4603      	mov	r3, r0
}
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	3708      	adds	r7, #8
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}
 8002ade:	bf00      	nop
 8002ae0:	20000034 	.word	0x20000034

08002ae4 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8002ae8:	2000      	movs	r0, #0
 8002aea:	f7ff ff8d 	bl	8002a08 <BSP_PB_Callback>
}
 8002aee:	bf00      	nop
 8002af0:	bd80      	pop	{r7, pc}
	...

08002af4 <COM1_MspInit>:
  * @brief  Initializes COM1 MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b08a      	sub	sp, #40	@ 0x28
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8002afc:	4b22      	ldr	r3, [pc, #136]	@ (8002b88 <COM1_MspInit+0x94>)
 8002afe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b00:	4a21      	ldr	r2, [pc, #132]	@ (8002b88 <COM1_MspInit+0x94>)
 8002b02:	f043 0301 	orr.w	r3, r3, #1
 8002b06:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b08:	4b1f      	ldr	r3, [pc, #124]	@ (8002b88 <COM1_MspInit+0x94>)
 8002b0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b0c:	f003 0301 	and.w	r3, r3, #1
 8002b10:	613b      	str	r3, [r7, #16]
 8002b12:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 8002b14:	4b1c      	ldr	r3, [pc, #112]	@ (8002b88 <COM1_MspInit+0x94>)
 8002b16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b18:	4a1b      	ldr	r2, [pc, #108]	@ (8002b88 <COM1_MspInit+0x94>)
 8002b1a:	f043 0301 	orr.w	r3, r3, #1
 8002b1e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b20:	4b19      	ldr	r3, [pc, #100]	@ (8002b88 <COM1_MspInit+0x94>)
 8002b22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b24:	f003 0301 	and.w	r3, r3, #1
 8002b28:	60fb      	str	r3, [r7, #12]
 8002b2a:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8002b2c:	4b16      	ldr	r3, [pc, #88]	@ (8002b88 <COM1_MspInit+0x94>)
 8002b2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b30:	4a15      	ldr	r2, [pc, #84]	@ (8002b88 <COM1_MspInit+0x94>)
 8002b32:	f043 0301 	orr.w	r3, r3, #1
 8002b36:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8002b38:	4b13      	ldr	r3, [pc, #76]	@ (8002b88 <COM1_MspInit+0x94>)
 8002b3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b3c:	f003 0301 	and.w	r3, r3, #1
 8002b40:	60bb      	str	r3, [r7, #8]
 8002b42:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin       = COM1_TX_PIN;
 8002b44:	2304      	movs	r3, #4
 8002b46:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8002b48:	2302      	movs	r3, #2
 8002b4a:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 8002b4c:	2302      	movs	r3, #2
 8002b4e:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8002b50:	2301      	movs	r3, #1
 8002b52:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8002b54:	230c      	movs	r3, #12
 8002b56:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8002b58:	f107 0314 	add.w	r3, r7, #20
 8002b5c:	4619      	mov	r1, r3
 8002b5e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b62:	f002 fb5d 	bl	8005220 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8002b66:	2308      	movs	r3, #8
 8002b68:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8002b6a:	2302      	movs	r3, #2
 8002b6c:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8002b6e:	230c      	movs	r3, #12
 8002b70:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8002b72:	f107 0314 	add.w	r3, r7, #20
 8002b76:	4619      	mov	r1, r3
 8002b78:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b7c:	f002 fb50 	bl	8005220 <HAL_GPIO_Init>
}
 8002b80:	bf00      	nop
 8002b82:	3728      	adds	r7, #40	@ 0x28
 8002b84:	46bd      	mov	sp, r7
 8002b86:	bd80      	pop	{r7, pc}
 8002b88:	40021000 	.word	0x40021000

08002b8c <arm_pid_init_f32>:
 */

ARM_DSP_ATTRIBUTE void arm_pid_init_f32(
  arm_pid_instance_f32 * S,
  int32_t resetStateFlag)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b082      	sub	sp, #8
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
 8002b94:	6039      	str	r1, [r7, #0]
  /* Derived coefficient A0 */
  S->A0 = S->Kp + S->Ki + S->Kd;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	ed93 7a06 	vldr	s14, [r3, #24]
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	edd3 7a07 	vldr	s15, [r3, #28]
 8002ba2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	edd3 7a08 	vldr	s15, [r3, #32]
 8002bac:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	edc3 7a00 	vstr	s15, [r3]

  /* Derived coefficient A1 */
  S->A1 = (-S->Kp) - ((float32_t) 2.0f * S->Kd);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	edd3 7a06 	vldr	s15, [r3, #24]
 8002bbc:	eeb1 7a67 	vneg.f32	s14, s15
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	edd3 7a08 	vldr	s15, [r3, #32]
 8002bc6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002bca:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	edc3 7a01 	vstr	s15, [r3, #4]

  /* Derived coefficient A2 */
  S->A2 = S->Kd;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6a1a      	ldr	r2, [r3, #32]
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	609a      	str	r2, [r3, #8]

  /* Check whether state needs reset or not */
  if (resetStateFlag)
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d006      	beq.n	8002bf0 <arm_pid_init_f32+0x64>
  {
    /* Reset state to zero, The size will be always 3 samples */
    memset(S->state, 0, 3U * sizeof(float32_t));
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	330c      	adds	r3, #12
 8002be6:	220c      	movs	r2, #12
 8002be8:	2100      	movs	r1, #0
 8002bea:	4618      	mov	r0, r3
 8002bec:	f009 fb04 	bl	800c1f8 <memset>
  }

}
 8002bf0:	bf00      	nop
 8002bf2:	3708      	adds	r7, #8
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	bd80      	pop	{r7, pc}

08002bf8 <arm_cos_f32>:
  @param[in]     x  input value in radians
  @return        cos(x)
 */
ARM_DSP_ATTRIBUTE float32_t arm_cos_f32(
  float32_t x)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b08b      	sub	sp, #44	@ 0x2c
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	ed87 0a01 	vstr	s0, [r7, #4]
  int32_t n;
  float32_t findex;

  /* input x is in radians */
  /* Scale input to [0 1] range from [0 2*PI] , divide input by 2*pi, add 0.25 (pi/2) to read sine table */
  in = x * 0.159154943092f + 0.25f;
 8002c02:	edd7 7a01 	vldr	s15, [r7, #4]
 8002c06:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 8002cf8 <arm_cos_f32+0x100>
 8002c0a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c0e:	eeb5 7a00 	vmov.f32	s14, #80	@ 0x3e800000  0.250
 8002c12:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002c16:	edc7 7a06 	vstr	s15, [r7, #24]

  /* Calculation of floor value of input */
  n = (int32_t) in;
 8002c1a:	edd7 7a06 	vldr	s15, [r7, #24]
 8002c1e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002c22:	ee17 3a90 	vmov	r3, s15
 8002c26:	623b      	str	r3, [r7, #32]

  /* Make negative values towards -infinity */
  if (in < 0.0f)
 8002c28:	edd7 7a06 	vldr	s15, [r7, #24]
 8002c2c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002c30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c34:	d502      	bpl.n	8002c3c <arm_cos_f32+0x44>
  {
    n--;
 8002c36:	6a3b      	ldr	r3, [r7, #32]
 8002c38:	3b01      	subs	r3, #1
 8002c3a:	623b      	str	r3, [r7, #32]
  }

  /* Map input value to [0 1] */
  in = in - (float32_t) n;
 8002c3c:	6a3b      	ldr	r3, [r7, #32]
 8002c3e:	ee07 3a90 	vmov	s15, r3
 8002c42:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002c46:	ed97 7a06 	vldr	s14, [r7, #24]
 8002c4a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c4e:	edc7 7a06 	vstr	s15, [r7, #24]

  /* Calculation of index of the table */
  findex = (float32_t)FAST_MATH_TABLE_SIZE * in;
 8002c52:	edd7 7a06 	vldr	s15, [r7, #24]
 8002c56:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8002cfc <arm_cos_f32+0x104>
 8002c5a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c5e:	edc7 7a07 	vstr	s15, [r7, #28]
  index = (uint16_t)findex;
 8002c62:	edd7 7a07 	vldr	s15, [r7, #28]
 8002c66:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002c6a:	ee17 3a90 	vmov	r3, s15
 8002c6e:	84fb      	strh	r3, [r7, #38]	@ 0x26

  /* when "in" is exactly 1, we need to rotate the index down to 0 */
  if (index >= FAST_MATH_TABLE_SIZE) {
 8002c70:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002c72:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002c76:	d309      	bcc.n	8002c8c <arm_cos_f32+0x94>
    index = 0;
 8002c78:	2300      	movs	r3, #0
 8002c7a:	84fb      	strh	r3, [r7, #38]	@ 0x26
    findex -= (float32_t)FAST_MATH_TABLE_SIZE;
 8002c7c:	edd7 7a07 	vldr	s15, [r7, #28]
 8002c80:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8002cfc <arm_cos_f32+0x104>
 8002c84:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002c88:	edc7 7a07 	vstr	s15, [r7, #28]
  }

  /* fractional value calculation */
  fract = findex - (float32_t) index;
 8002c8c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002c8e:	ee07 3a90 	vmov	s15, r3
 8002c92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c96:	ed97 7a07 	vldr	s14, [r7, #28]
 8002c9a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c9e:	edc7 7a05 	vstr	s15, [r7, #20]

  /* Read two nearest values of input value from the cos table */
  a = sinTable_f32[index];
 8002ca2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002ca4:	4a16      	ldr	r2, [pc, #88]	@ (8002d00 <arm_cos_f32+0x108>)
 8002ca6:	009b      	lsls	r3, r3, #2
 8002ca8:	4413      	add	r3, r2
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	613b      	str	r3, [r7, #16]
  b = sinTable_f32[index+1];
 8002cae:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002cb0:	3301      	adds	r3, #1
 8002cb2:	4a13      	ldr	r2, [pc, #76]	@ (8002d00 <arm_cos_f32+0x108>)
 8002cb4:	009b      	lsls	r3, r3, #2
 8002cb6:	4413      	add	r3, r2
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	60fb      	str	r3, [r7, #12]

  /* Linear interpolation process */
  cosVal = (1.0f - fract) * a + fract * b;
 8002cbc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002cc0:	edd7 7a05 	vldr	s15, [r7, #20]
 8002cc4:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002cc8:	edd7 7a04 	vldr	s15, [r7, #16]
 8002ccc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002cd0:	edd7 6a05 	vldr	s13, [r7, #20]
 8002cd4:	edd7 7a03 	vldr	s15, [r7, #12]
 8002cd8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002cdc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ce0:	edc7 7a02 	vstr	s15, [r7, #8]

  /* Return output value */
  return (cosVal);
 8002ce4:	68bb      	ldr	r3, [r7, #8]
 8002ce6:	ee07 3a90 	vmov	s15, r3
}
 8002cea:	eeb0 0a67 	vmov.f32	s0, s15
 8002cee:	372c      	adds	r7, #44	@ 0x2c
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf6:	4770      	bx	lr
 8002cf8:	3e22f983 	.word	0x3e22f983
 8002cfc:	44000000 	.word	0x44000000
 8002d00:	0800c494 	.word	0x0800c494

08002d04 <arm_sin_f32>:
  @return        sin(x)
 */

ARM_DSP_ATTRIBUTE float32_t arm_sin_f32(
  float32_t x)
{
 8002d04:	b480      	push	{r7}
 8002d06:	b08b      	sub	sp, #44	@ 0x2c
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	ed87 0a01 	vstr	s0, [r7, #4]
  int32_t n;
  float32_t findex;

  /* input x is in radians */
  /* Scale input to [0 1] range from [0 2*PI] , divide input by 2*pi */
  in = x * 0.159154943092f;
 8002d0e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002d12:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8002dfc <arm_sin_f32+0xf8>
 8002d16:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d1a:	edc7 7a06 	vstr	s15, [r7, #24]

  /* Calculation of floor value of input */
  n = (int32_t) in;
 8002d1e:	edd7 7a06 	vldr	s15, [r7, #24]
 8002d22:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002d26:	ee17 3a90 	vmov	r3, s15
 8002d2a:	623b      	str	r3, [r7, #32]

  /* Make negative values towards -infinity */
  if (in < 0.0f)
 8002d2c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002d30:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002d34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d38:	d502      	bpl.n	8002d40 <arm_sin_f32+0x3c>
  {
    n--;
 8002d3a:	6a3b      	ldr	r3, [r7, #32]
 8002d3c:	3b01      	subs	r3, #1
 8002d3e:	623b      	str	r3, [r7, #32]
  }

  /* Map input value to [0 1] */
  in = in - (float32_t) n;
 8002d40:	6a3b      	ldr	r3, [r7, #32]
 8002d42:	ee07 3a90 	vmov	s15, r3
 8002d46:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002d4a:	ed97 7a06 	vldr	s14, [r7, #24]
 8002d4e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d52:	edc7 7a06 	vstr	s15, [r7, #24]

  /* Calculation of index of the table */
  findex = (float32_t)FAST_MATH_TABLE_SIZE * in;
 8002d56:	edd7 7a06 	vldr	s15, [r7, #24]
 8002d5a:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8002e00 <arm_sin_f32+0xfc>
 8002d5e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d62:	edc7 7a07 	vstr	s15, [r7, #28]
  index = (uint16_t)findex;
 8002d66:	edd7 7a07 	vldr	s15, [r7, #28]
 8002d6a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002d6e:	ee17 3a90 	vmov	r3, s15
 8002d72:	84fb      	strh	r3, [r7, #38]	@ 0x26

  /* when "in" is exactly 1, we need to rotate the index down to 0 */
  if (index >= FAST_MATH_TABLE_SIZE) {
 8002d74:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002d76:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002d7a:	d309      	bcc.n	8002d90 <arm_sin_f32+0x8c>
    index = 0;
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	84fb      	strh	r3, [r7, #38]	@ 0x26
    findex -= (float32_t)FAST_MATH_TABLE_SIZE;
 8002d80:	edd7 7a07 	vldr	s15, [r7, #28]
 8002d84:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8002e00 <arm_sin_f32+0xfc>
 8002d88:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002d8c:	edc7 7a07 	vstr	s15, [r7, #28]
  }

  /* fractional value calculation */
  fract = findex - (float32_t) index;
 8002d90:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002d92:	ee07 3a90 	vmov	s15, r3
 8002d96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d9a:	ed97 7a07 	vldr	s14, [r7, #28]
 8002d9e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002da2:	edc7 7a05 	vstr	s15, [r7, #20]

  /* Read two nearest values of input value from the sin table */
  a = sinTable_f32[index];
 8002da6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002da8:	4a16      	ldr	r2, [pc, #88]	@ (8002e04 <arm_sin_f32+0x100>)
 8002daa:	009b      	lsls	r3, r3, #2
 8002dac:	4413      	add	r3, r2
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	613b      	str	r3, [r7, #16]
  b = sinTable_f32[index+1];
 8002db2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002db4:	3301      	adds	r3, #1
 8002db6:	4a13      	ldr	r2, [pc, #76]	@ (8002e04 <arm_sin_f32+0x100>)
 8002db8:	009b      	lsls	r3, r3, #2
 8002dba:	4413      	add	r3, r2
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	60fb      	str	r3, [r7, #12]

  /* Linear interpolation process */
  sinVal = (1.0f - fract) * a + fract * b;
 8002dc0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002dc4:	edd7 7a05 	vldr	s15, [r7, #20]
 8002dc8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002dcc:	edd7 7a04 	vldr	s15, [r7, #16]
 8002dd0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002dd4:	edd7 6a05 	vldr	s13, [r7, #20]
 8002dd8:	edd7 7a03 	vldr	s15, [r7, #12]
 8002ddc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002de0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002de4:	edc7 7a02 	vstr	s15, [r7, #8]

  /* Return output value */
  return (sinVal);
 8002de8:	68bb      	ldr	r3, [r7, #8]
 8002dea:	ee07 3a90 	vmov	s15, r3
}
 8002dee:	eeb0 0a67 	vmov.f32	s0, s15
 8002df2:	372c      	adds	r7, #44	@ 0x2c
 8002df4:	46bd      	mov	sp, r7
 8002df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfa:	4770      	bx	lr
 8002dfc:	3e22f983 	.word	0x3e22f983
 8002e00:	44000000 	.word	0x44000000
 8002e04:	0800c494 	.word	0x0800c494

08002e08 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b082      	sub	sp, #8
 8002e0c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002e0e:	2300      	movs	r3, #0
 8002e10:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e12:	2003      	movs	r0, #3
 8002e14:	f001 fefd 	bl	8004c12 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002e18:	200f      	movs	r0, #15
 8002e1a:	f7ff fc4b 	bl	80026b4 <HAL_InitTick>
 8002e1e:	4603      	mov	r3, r0
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d002      	beq.n	8002e2a <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002e24:	2301      	movs	r3, #1
 8002e26:	71fb      	strb	r3, [r7, #7]
 8002e28:	e001      	b.n	8002e2e <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002e2a:	f7ff fa79 	bl	8002320 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002e2e:	79fb      	ldrb	r3, [r7, #7]

}
 8002e30:	4618      	mov	r0, r3
 8002e32:	3708      	adds	r7, #8
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bd80      	pop	{r7, pc}

08002e38 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e3c:	4b05      	ldr	r3, [pc, #20]	@ (8002e54 <HAL_IncTick+0x1c>)
 8002e3e:	681a      	ldr	r2, [r3, #0]
 8002e40:	4b05      	ldr	r3, [pc, #20]	@ (8002e58 <HAL_IncTick+0x20>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4413      	add	r3, r2
 8002e46:	4a03      	ldr	r2, [pc, #12]	@ (8002e54 <HAL_IncTick+0x1c>)
 8002e48:	6013      	str	r3, [r2, #0]
}
 8002e4a:	bf00      	nop
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e52:	4770      	bx	lr
 8002e54:	20000404 	.word	0x20000404
 8002e58:	20000044 	.word	0x20000044

08002e5c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	af00      	add	r7, sp, #0
  return uwTick;
 8002e60:	4b03      	ldr	r3, [pc, #12]	@ (8002e70 <HAL_GetTick+0x14>)
 8002e62:	681b      	ldr	r3, [r3, #0]
}
 8002e64:	4618      	mov	r0, r3
 8002e66:	46bd      	mov	sp, r7
 8002e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6c:	4770      	bx	lr
 8002e6e:	bf00      	nop
 8002e70:	20000404 	.word	0x20000404

08002e74 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002e74:	b480      	push	{r7}
 8002e76:	b083      	sub	sp, #12
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
 8002e7c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	689b      	ldr	r3, [r3, #8]
 8002e82:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	431a      	orrs	r2, r3
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	609a      	str	r2, [r3, #8]
}
 8002e8e:	bf00      	nop
 8002e90:	370c      	adds	r7, #12
 8002e92:	46bd      	mov	sp, r7
 8002e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e98:	4770      	bx	lr

08002e9a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002e9a:	b480      	push	{r7}
 8002e9c:	b083      	sub	sp, #12
 8002e9e:	af00      	add	r7, sp, #0
 8002ea0:	6078      	str	r0, [r7, #4]
 8002ea2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	689b      	ldr	r3, [r3, #8]
 8002ea8:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	431a      	orrs	r2, r3
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	609a      	str	r2, [r3, #8]
}
 8002eb4:	bf00      	nop
 8002eb6:	370c      	adds	r7, #12
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebe:	4770      	bx	lr

08002ec0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	b083      	sub	sp, #12
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	689b      	ldr	r3, [r3, #8]
 8002ecc:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	370c      	adds	r7, #12
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eda:	4770      	bx	lr

08002edc <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002edc:	b480      	push	{r7}
 8002ede:	b087      	sub	sp, #28
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	60f8      	str	r0, [r7, #12]
 8002ee4:	60b9      	str	r1, [r7, #8]
 8002ee6:	607a      	str	r2, [r7, #4]
 8002ee8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	3360      	adds	r3, #96	@ 0x60
 8002eee:	461a      	mov	r2, r3
 8002ef0:	68bb      	ldr	r3, [r7, #8]
 8002ef2:	009b      	lsls	r3, r3, #2
 8002ef4:	4413      	add	r3, r2
 8002ef6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002ef8:	697b      	ldr	r3, [r7, #20]
 8002efa:	681a      	ldr	r2, [r3, #0]
 8002efc:	4b08      	ldr	r3, [pc, #32]	@ (8002f20 <LL_ADC_SetOffset+0x44>)
 8002efe:	4013      	ands	r3, r2
 8002f00:	687a      	ldr	r2, [r7, #4]
 8002f02:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002f06:	683a      	ldr	r2, [r7, #0]
 8002f08:	430a      	orrs	r2, r1
 8002f0a:	4313      	orrs	r3, r2
 8002f0c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002f10:	697b      	ldr	r3, [r7, #20]
 8002f12:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002f14:	bf00      	nop
 8002f16:	371c      	adds	r7, #28
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1e:	4770      	bx	lr
 8002f20:	03fff000 	.word	0x03fff000

08002f24 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002f24:	b480      	push	{r7}
 8002f26:	b085      	sub	sp, #20
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
 8002f2c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	3360      	adds	r3, #96	@ 0x60
 8002f32:	461a      	mov	r2, r3
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	009b      	lsls	r3, r3, #2
 8002f38:	4413      	add	r3, r2
 8002f3a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002f44:	4618      	mov	r0, r3
 8002f46:	3714      	adds	r7, #20
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4e:	4770      	bx	lr

08002f50 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002f50:	b480      	push	{r7}
 8002f52:	b087      	sub	sp, #28
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	60f8      	str	r0, [r7, #12]
 8002f58:	60b9      	str	r1, [r7, #8]
 8002f5a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	3360      	adds	r3, #96	@ 0x60
 8002f60:	461a      	mov	r2, r3
 8002f62:	68bb      	ldr	r3, [r7, #8]
 8002f64:	009b      	lsls	r3, r3, #2
 8002f66:	4413      	add	r3, r2
 8002f68:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002f6a:	697b      	ldr	r3, [r7, #20]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	431a      	orrs	r2, r3
 8002f76:	697b      	ldr	r3, [r7, #20]
 8002f78:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002f7a:	bf00      	nop
 8002f7c:	371c      	adds	r7, #28
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f84:	4770      	bx	lr

08002f86 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002f86:	b480      	push	{r7}
 8002f88:	b087      	sub	sp, #28
 8002f8a:	af00      	add	r7, sp, #0
 8002f8c:	60f8      	str	r0, [r7, #12]
 8002f8e:	60b9      	str	r1, [r7, #8]
 8002f90:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	3360      	adds	r3, #96	@ 0x60
 8002f96:	461a      	mov	r2, r3
 8002f98:	68bb      	ldr	r3, [r7, #8]
 8002f9a:	009b      	lsls	r3, r3, #2
 8002f9c:	4413      	add	r3, r2
 8002f9e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002fa0:	697b      	ldr	r3, [r7, #20]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	431a      	orrs	r2, r3
 8002fac:	697b      	ldr	r3, [r7, #20]
 8002fae:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002fb0:	bf00      	nop
 8002fb2:	371c      	adds	r7, #28
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fba:	4770      	bx	lr

08002fbc <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	b087      	sub	sp, #28
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	60f8      	str	r0, [r7, #12]
 8002fc4:	60b9      	str	r1, [r7, #8]
 8002fc6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	3360      	adds	r3, #96	@ 0x60
 8002fcc:	461a      	mov	r2, r3
 8002fce:	68bb      	ldr	r3, [r7, #8]
 8002fd0:	009b      	lsls	r3, r3, #2
 8002fd2:	4413      	add	r3, r2
 8002fd4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002fd6:	697b      	ldr	r3, [r7, #20]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	431a      	orrs	r2, r3
 8002fe2:	697b      	ldr	r3, [r7, #20]
 8002fe4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8002fe6:	bf00      	nop
 8002fe8:	371c      	adds	r7, #28
 8002fea:	46bd      	mov	sp, r7
 8002fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff0:	4770      	bx	lr

08002ff2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002ff2:	b480      	push	{r7}
 8002ff4:	b083      	sub	sp, #12
 8002ff6:	af00      	add	r7, sp, #0
 8002ff8:	6078      	str	r0, [r7, #4]
 8002ffa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	695b      	ldr	r3, [r3, #20]
 8003000:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	431a      	orrs	r2, r3
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	615a      	str	r2, [r3, #20]
}
 800300c:	bf00      	nop
 800300e:	370c      	adds	r7, #12
 8003010:	46bd      	mov	sp, r7
 8003012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003016:	4770      	bx	lr

08003018 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8003018:	b480      	push	{r7}
 800301a:	b083      	sub	sp, #12
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	68db      	ldr	r3, [r3, #12]
 8003024:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003028:	2b00      	cmp	r3, #0
 800302a:	d101      	bne.n	8003030 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800302c:	2301      	movs	r3, #1
 800302e:	e000      	b.n	8003032 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003030:	2300      	movs	r3, #0
}
 8003032:	4618      	mov	r0, r3
 8003034:	370c      	adds	r7, #12
 8003036:	46bd      	mov	sp, r7
 8003038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303c:	4770      	bx	lr

0800303e <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800303e:	b480      	push	{r7}
 8003040:	b087      	sub	sp, #28
 8003042:	af00      	add	r7, sp, #0
 8003044:	60f8      	str	r0, [r7, #12]
 8003046:	60b9      	str	r1, [r7, #8]
 8003048:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	3330      	adds	r3, #48	@ 0x30
 800304e:	461a      	mov	r2, r3
 8003050:	68bb      	ldr	r3, [r7, #8]
 8003052:	0a1b      	lsrs	r3, r3, #8
 8003054:	009b      	lsls	r3, r3, #2
 8003056:	f003 030c 	and.w	r3, r3, #12
 800305a:	4413      	add	r3, r2
 800305c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800305e:	697b      	ldr	r3, [r7, #20]
 8003060:	681a      	ldr	r2, [r3, #0]
 8003062:	68bb      	ldr	r3, [r7, #8]
 8003064:	f003 031f 	and.w	r3, r3, #31
 8003068:	211f      	movs	r1, #31
 800306a:	fa01 f303 	lsl.w	r3, r1, r3
 800306e:	43db      	mvns	r3, r3
 8003070:	401a      	ands	r2, r3
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	0e9b      	lsrs	r3, r3, #26
 8003076:	f003 011f 	and.w	r1, r3, #31
 800307a:	68bb      	ldr	r3, [r7, #8]
 800307c:	f003 031f 	and.w	r3, r3, #31
 8003080:	fa01 f303 	lsl.w	r3, r1, r3
 8003084:	431a      	orrs	r2, r3
 8003086:	697b      	ldr	r3, [r7, #20]
 8003088:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800308a:	bf00      	nop
 800308c:	371c      	adds	r7, #28
 800308e:	46bd      	mov	sp, r7
 8003090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003094:	4770      	bx	lr

08003096 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8003096:	b480      	push	{r7}
 8003098:	b083      	sub	sp, #12
 800309a:	af00      	add	r7, sp, #0
 800309c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030a2:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d101      	bne.n	80030ae <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80030aa:	2301      	movs	r3, #1
 80030ac:	e000      	b.n	80030b0 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80030ae:	2300      	movs	r3, #0
}
 80030b0:	4618      	mov	r0, r3
 80030b2:	370c      	adds	r7, #12
 80030b4:	46bd      	mov	sp, r7
 80030b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ba:	4770      	bx	lr

080030bc <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80030bc:	b480      	push	{r7}
 80030be:	b087      	sub	sp, #28
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	60f8      	str	r0, [r7, #12]
 80030c4:	60b9      	str	r1, [r7, #8]
 80030c6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	3314      	adds	r3, #20
 80030cc:	461a      	mov	r2, r3
 80030ce:	68bb      	ldr	r3, [r7, #8]
 80030d0:	0e5b      	lsrs	r3, r3, #25
 80030d2:	009b      	lsls	r3, r3, #2
 80030d4:	f003 0304 	and.w	r3, r3, #4
 80030d8:	4413      	add	r3, r2
 80030da:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80030dc:	697b      	ldr	r3, [r7, #20]
 80030de:	681a      	ldr	r2, [r3, #0]
 80030e0:	68bb      	ldr	r3, [r7, #8]
 80030e2:	0d1b      	lsrs	r3, r3, #20
 80030e4:	f003 031f 	and.w	r3, r3, #31
 80030e8:	2107      	movs	r1, #7
 80030ea:	fa01 f303 	lsl.w	r3, r1, r3
 80030ee:	43db      	mvns	r3, r3
 80030f0:	401a      	ands	r2, r3
 80030f2:	68bb      	ldr	r3, [r7, #8]
 80030f4:	0d1b      	lsrs	r3, r3, #20
 80030f6:	f003 031f 	and.w	r3, r3, #31
 80030fa:	6879      	ldr	r1, [r7, #4]
 80030fc:	fa01 f303 	lsl.w	r3, r1, r3
 8003100:	431a      	orrs	r2, r3
 8003102:	697b      	ldr	r3, [r7, #20]
 8003104:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003106:	bf00      	nop
 8003108:	371c      	adds	r7, #28
 800310a:	46bd      	mov	sp, r7
 800310c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003110:	4770      	bx	lr
	...

08003114 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003114:	b480      	push	{r7}
 8003116:	b085      	sub	sp, #20
 8003118:	af00      	add	r7, sp, #0
 800311a:	60f8      	str	r0, [r7, #12]
 800311c:	60b9      	str	r1, [r7, #8]
 800311e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8003126:	68bb      	ldr	r3, [r7, #8]
 8003128:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800312c:	43db      	mvns	r3, r3
 800312e:	401a      	ands	r2, r3
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	f003 0318 	and.w	r3, r3, #24
 8003136:	4908      	ldr	r1, [pc, #32]	@ (8003158 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003138:	40d9      	lsrs	r1, r3
 800313a:	68bb      	ldr	r3, [r7, #8]
 800313c:	400b      	ands	r3, r1
 800313e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003142:	431a      	orrs	r2, r3
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800314a:	bf00      	nop
 800314c:	3714      	adds	r7, #20
 800314e:	46bd      	mov	sp, r7
 8003150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003154:	4770      	bx	lr
 8003156:	bf00      	nop
 8003158:	0007ffff 	.word	0x0007ffff

0800315c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800315c:	b480      	push	{r7}
 800315e:	b083      	sub	sp, #12
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	689b      	ldr	r3, [r3, #8]
 8003168:	f003 031f 	and.w	r3, r3, #31
}
 800316c:	4618      	mov	r0, r3
 800316e:	370c      	adds	r7, #12
 8003170:	46bd      	mov	sp, r7
 8003172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003176:	4770      	bx	lr

08003178 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003178:	b480      	push	{r7}
 800317a:	b083      	sub	sp, #12
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	689b      	ldr	r3, [r3, #8]
 8003184:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8003188:	4618      	mov	r0, r3
 800318a:	370c      	adds	r7, #12
 800318c:	46bd      	mov	sp, r7
 800318e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003192:	4770      	bx	lr

08003194 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003194:	b480      	push	{r7}
 8003196:	b083      	sub	sp, #12
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	689b      	ldr	r3, [r3, #8]
 80031a0:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80031a4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80031a8:	687a      	ldr	r2, [r7, #4]
 80031aa:	6093      	str	r3, [r2, #8]
}
 80031ac:	bf00      	nop
 80031ae:	370c      	adds	r7, #12
 80031b0:	46bd      	mov	sp, r7
 80031b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b6:	4770      	bx	lr

080031b8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80031b8:	b480      	push	{r7}
 80031ba:	b083      	sub	sp, #12
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	689b      	ldr	r3, [r3, #8]
 80031c4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80031c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80031cc:	d101      	bne.n	80031d2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80031ce:	2301      	movs	r3, #1
 80031d0:	e000      	b.n	80031d4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80031d2:	2300      	movs	r3, #0
}
 80031d4:	4618      	mov	r0, r3
 80031d6:	370c      	adds	r7, #12
 80031d8:	46bd      	mov	sp, r7
 80031da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031de:	4770      	bx	lr

080031e0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80031e0:	b480      	push	{r7}
 80031e2:	b083      	sub	sp, #12
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	689b      	ldr	r3, [r3, #8]
 80031ec:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80031f0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80031f4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80031fc:	bf00      	nop
 80031fe:	370c      	adds	r7, #12
 8003200:	46bd      	mov	sp, r7
 8003202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003206:	4770      	bx	lr

08003208 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8003208:	b480      	push	{r7}
 800320a:	b083      	sub	sp, #12
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	689b      	ldr	r3, [r3, #8]
 8003214:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003218:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800321c:	d101      	bne.n	8003222 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800321e:	2301      	movs	r3, #1
 8003220:	e000      	b.n	8003224 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003222:	2300      	movs	r3, #0
}
 8003224:	4618      	mov	r0, r3
 8003226:	370c      	adds	r7, #12
 8003228:	46bd      	mov	sp, r7
 800322a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322e:	4770      	bx	lr

08003230 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003230:	b480      	push	{r7}
 8003232:	b083      	sub	sp, #12
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	689b      	ldr	r3, [r3, #8]
 800323c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003240:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003244:	f043 0201 	orr.w	r2, r3, #1
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800324c:	bf00      	nop
 800324e:	370c      	adds	r7, #12
 8003250:	46bd      	mov	sp, r7
 8003252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003256:	4770      	bx	lr

08003258 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8003258:	b480      	push	{r7}
 800325a:	b083      	sub	sp, #12
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	689b      	ldr	r3, [r3, #8]
 8003264:	f003 0301 	and.w	r3, r3, #1
 8003268:	2b01      	cmp	r3, #1
 800326a:	d101      	bne.n	8003270 <LL_ADC_IsEnabled+0x18>
 800326c:	2301      	movs	r3, #1
 800326e:	e000      	b.n	8003272 <LL_ADC_IsEnabled+0x1a>
 8003270:	2300      	movs	r3, #0
}
 8003272:	4618      	mov	r0, r3
 8003274:	370c      	adds	r7, #12
 8003276:	46bd      	mov	sp, r7
 8003278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327c:	4770      	bx	lr

0800327e <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800327e:	b480      	push	{r7}
 8003280:	b083      	sub	sp, #12
 8003282:	af00      	add	r7, sp, #0
 8003284:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	689b      	ldr	r3, [r3, #8]
 800328a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800328e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003292:	f043 0204 	orr.w	r2, r3, #4
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800329a:	bf00      	nop
 800329c:	370c      	adds	r7, #12
 800329e:	46bd      	mov	sp, r7
 80032a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a4:	4770      	bx	lr

080032a6 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80032a6:	b480      	push	{r7}
 80032a8:	b083      	sub	sp, #12
 80032aa:	af00      	add	r7, sp, #0
 80032ac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	689b      	ldr	r3, [r3, #8]
 80032b2:	f003 0304 	and.w	r3, r3, #4
 80032b6:	2b04      	cmp	r3, #4
 80032b8:	d101      	bne.n	80032be <LL_ADC_REG_IsConversionOngoing+0x18>
 80032ba:	2301      	movs	r3, #1
 80032bc:	e000      	b.n	80032c0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80032be:	2300      	movs	r3, #0
}
 80032c0:	4618      	mov	r0, r3
 80032c2:	370c      	adds	r7, #12
 80032c4:	46bd      	mov	sp, r7
 80032c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ca:	4770      	bx	lr

080032cc <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80032cc:	b480      	push	{r7}
 80032ce:	b083      	sub	sp, #12
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	689b      	ldr	r3, [r3, #8]
 80032d8:	f003 0308 	and.w	r3, r3, #8
 80032dc:	2b08      	cmp	r3, #8
 80032de:	d101      	bne.n	80032e4 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80032e0:	2301      	movs	r3, #1
 80032e2:	e000      	b.n	80032e6 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80032e4:	2300      	movs	r3, #0
}
 80032e6:	4618      	mov	r0, r3
 80032e8:	370c      	adds	r7, #12
 80032ea:	46bd      	mov	sp, r7
 80032ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f0:	4770      	bx	lr
	...

080032f4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80032f4:	b590      	push	{r4, r7, lr}
 80032f6:	b089      	sub	sp, #36	@ 0x24
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032fc:	2300      	movs	r3, #0
 80032fe:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8003300:	2300      	movs	r3, #0
 8003302:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2b00      	cmp	r3, #0
 8003308:	d101      	bne.n	800330e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800330a:	2301      	movs	r3, #1
 800330c:	e1a9      	b.n	8003662 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	695b      	ldr	r3, [r3, #20]
 8003312:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003318:	2b00      	cmp	r3, #0
 800331a:	d109      	bne.n	8003330 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800331c:	6878      	ldr	r0, [r7, #4]
 800331e:	f7ff f829 	bl	8002374 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2200      	movs	r2, #0
 8003326:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2200      	movs	r2, #0
 800332c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4618      	mov	r0, r3
 8003336:	f7ff ff3f 	bl	80031b8 <LL_ADC_IsDeepPowerDownEnabled>
 800333a:	4603      	mov	r3, r0
 800333c:	2b00      	cmp	r3, #0
 800333e:	d004      	beq.n	800334a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	4618      	mov	r0, r3
 8003346:	f7ff ff25 	bl	8003194 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	4618      	mov	r0, r3
 8003350:	f7ff ff5a 	bl	8003208 <LL_ADC_IsInternalRegulatorEnabled>
 8003354:	4603      	mov	r3, r0
 8003356:	2b00      	cmp	r3, #0
 8003358:	d115      	bne.n	8003386 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	4618      	mov	r0, r3
 8003360:	f7ff ff3e 	bl	80031e0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003364:	4b9c      	ldr	r3, [pc, #624]	@ (80035d8 <HAL_ADC_Init+0x2e4>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	099b      	lsrs	r3, r3, #6
 800336a:	4a9c      	ldr	r2, [pc, #624]	@ (80035dc <HAL_ADC_Init+0x2e8>)
 800336c:	fba2 2303 	umull	r2, r3, r2, r3
 8003370:	099b      	lsrs	r3, r3, #6
 8003372:	3301      	adds	r3, #1
 8003374:	005b      	lsls	r3, r3, #1
 8003376:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003378:	e002      	b.n	8003380 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	3b01      	subs	r3, #1
 800337e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d1f9      	bne.n	800337a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	4618      	mov	r0, r3
 800338c:	f7ff ff3c 	bl	8003208 <LL_ADC_IsInternalRegulatorEnabled>
 8003390:	4603      	mov	r3, r0
 8003392:	2b00      	cmp	r3, #0
 8003394:	d10d      	bne.n	80033b2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800339a:	f043 0210 	orr.w	r2, r3, #16
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033a6:	f043 0201 	orr.w	r2, r3, #1
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80033ae:	2301      	movs	r3, #1
 80033b0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	4618      	mov	r0, r3
 80033b8:	f7ff ff75 	bl	80032a6 <LL_ADC_REG_IsConversionOngoing>
 80033bc:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033c2:	f003 0310 	and.w	r3, r3, #16
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	f040 8142 	bne.w	8003650 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80033cc:	697b      	ldr	r3, [r7, #20]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	f040 813e 	bne.w	8003650 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033d8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80033dc:	f043 0202 	orr.w	r2, r3, #2
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4618      	mov	r0, r3
 80033ea:	f7ff ff35 	bl	8003258 <LL_ADC_IsEnabled>
 80033ee:	4603      	mov	r3, r0
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d141      	bne.n	8003478 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80033fc:	d004      	beq.n	8003408 <HAL_ADC_Init+0x114>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	4a77      	ldr	r2, [pc, #476]	@ (80035e0 <HAL_ADC_Init+0x2ec>)
 8003404:	4293      	cmp	r3, r2
 8003406:	d10f      	bne.n	8003428 <HAL_ADC_Init+0x134>
 8003408:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800340c:	f7ff ff24 	bl	8003258 <LL_ADC_IsEnabled>
 8003410:	4604      	mov	r4, r0
 8003412:	4873      	ldr	r0, [pc, #460]	@ (80035e0 <HAL_ADC_Init+0x2ec>)
 8003414:	f7ff ff20 	bl	8003258 <LL_ADC_IsEnabled>
 8003418:	4603      	mov	r3, r0
 800341a:	4323      	orrs	r3, r4
 800341c:	2b00      	cmp	r3, #0
 800341e:	bf0c      	ite	eq
 8003420:	2301      	moveq	r3, #1
 8003422:	2300      	movne	r3, #0
 8003424:	b2db      	uxtb	r3, r3
 8003426:	e012      	b.n	800344e <HAL_ADC_Init+0x15a>
 8003428:	486e      	ldr	r0, [pc, #440]	@ (80035e4 <HAL_ADC_Init+0x2f0>)
 800342a:	f7ff ff15 	bl	8003258 <LL_ADC_IsEnabled>
 800342e:	4604      	mov	r4, r0
 8003430:	486d      	ldr	r0, [pc, #436]	@ (80035e8 <HAL_ADC_Init+0x2f4>)
 8003432:	f7ff ff11 	bl	8003258 <LL_ADC_IsEnabled>
 8003436:	4603      	mov	r3, r0
 8003438:	431c      	orrs	r4, r3
 800343a:	486c      	ldr	r0, [pc, #432]	@ (80035ec <HAL_ADC_Init+0x2f8>)
 800343c:	f7ff ff0c 	bl	8003258 <LL_ADC_IsEnabled>
 8003440:	4603      	mov	r3, r0
 8003442:	4323      	orrs	r3, r4
 8003444:	2b00      	cmp	r3, #0
 8003446:	bf0c      	ite	eq
 8003448:	2301      	moveq	r3, #1
 800344a:	2300      	movne	r3, #0
 800344c:	b2db      	uxtb	r3, r3
 800344e:	2b00      	cmp	r3, #0
 8003450:	d012      	beq.n	8003478 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800345a:	d004      	beq.n	8003466 <HAL_ADC_Init+0x172>
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4a5f      	ldr	r2, [pc, #380]	@ (80035e0 <HAL_ADC_Init+0x2ec>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d101      	bne.n	800346a <HAL_ADC_Init+0x176>
 8003466:	4a62      	ldr	r2, [pc, #392]	@ (80035f0 <HAL_ADC_Init+0x2fc>)
 8003468:	e000      	b.n	800346c <HAL_ADC_Init+0x178>
 800346a:	4a62      	ldr	r2, [pc, #392]	@ (80035f4 <HAL_ADC_Init+0x300>)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	685b      	ldr	r3, [r3, #4]
 8003470:	4619      	mov	r1, r3
 8003472:	4610      	mov	r0, r2
 8003474:	f7ff fcfe 	bl	8002e74 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	7f5b      	ldrb	r3, [r3, #29]
 800347c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003482:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8003488:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800348e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003496:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003498:	4313      	orrs	r3, r2
 800349a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80034a2:	2b01      	cmp	r3, #1
 80034a4:	d106      	bne.n	80034b4 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034aa:	3b01      	subs	r3, #1
 80034ac:	045b      	lsls	r3, r3, #17
 80034ae:	69ba      	ldr	r2, [r7, #24]
 80034b0:	4313      	orrs	r3, r2
 80034b2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d009      	beq.n	80034d0 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034c0:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034c8:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80034ca:	69ba      	ldr	r2, [r7, #24]
 80034cc:	4313      	orrs	r3, r2
 80034ce:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	68da      	ldr	r2, [r3, #12]
 80034d6:	4b48      	ldr	r3, [pc, #288]	@ (80035f8 <HAL_ADC_Init+0x304>)
 80034d8:	4013      	ands	r3, r2
 80034da:	687a      	ldr	r2, [r7, #4]
 80034dc:	6812      	ldr	r2, [r2, #0]
 80034de:	69b9      	ldr	r1, [r7, #24]
 80034e0:	430b      	orrs	r3, r1
 80034e2:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	691b      	ldr	r3, [r3, #16]
 80034ea:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	430a      	orrs	r2, r1
 80034f8:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	4618      	mov	r0, r3
 8003500:	f7ff fee4 	bl	80032cc <LL_ADC_INJ_IsConversionOngoing>
 8003504:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003506:	697b      	ldr	r3, [r7, #20]
 8003508:	2b00      	cmp	r3, #0
 800350a:	d17f      	bne.n	800360c <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800350c:	693b      	ldr	r3, [r7, #16]
 800350e:	2b00      	cmp	r3, #0
 8003510:	d17c      	bne.n	800360c <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003516:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800351e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003520:	4313      	orrs	r3, r2
 8003522:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	68db      	ldr	r3, [r3, #12]
 800352a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800352e:	f023 0302 	bic.w	r3, r3, #2
 8003532:	687a      	ldr	r2, [r7, #4]
 8003534:	6812      	ldr	r2, [r2, #0]
 8003536:	69b9      	ldr	r1, [r7, #24]
 8003538:	430b      	orrs	r3, r1
 800353a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	691b      	ldr	r3, [r3, #16]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d017      	beq.n	8003574 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	691a      	ldr	r2, [r3, #16]
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8003552:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800355c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003560:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003564:	687a      	ldr	r2, [r7, #4]
 8003566:	6911      	ldr	r1, [r2, #16]
 8003568:	687a      	ldr	r2, [r7, #4]
 800356a:	6812      	ldr	r2, [r2, #0]
 800356c:	430b      	orrs	r3, r1
 800356e:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8003572:	e013      	b.n	800359c <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	691a      	ldr	r2, [r3, #16]
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8003582:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800358c:	687a      	ldr	r2, [r7, #4]
 800358e:	6812      	ldr	r2, [r2, #0]
 8003590:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003594:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003598:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80035a2:	2b01      	cmp	r3, #1
 80035a4:	d12a      	bne.n	80035fc <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	691b      	ldr	r3, [r3, #16]
 80035ac:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80035b0:	f023 0304 	bic.w	r3, r3, #4
 80035b4:	687a      	ldr	r2, [r7, #4]
 80035b6:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80035b8:	687a      	ldr	r2, [r7, #4]
 80035ba:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80035bc:	4311      	orrs	r1, r2
 80035be:	687a      	ldr	r2, [r7, #4]
 80035c0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80035c2:	4311      	orrs	r1, r2
 80035c4:	687a      	ldr	r2, [r7, #4]
 80035c6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80035c8:	430a      	orrs	r2, r1
 80035ca:	431a      	orrs	r2, r3
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f042 0201 	orr.w	r2, r2, #1
 80035d4:	611a      	str	r2, [r3, #16]
 80035d6:	e019      	b.n	800360c <HAL_ADC_Init+0x318>
 80035d8:	20000028 	.word	0x20000028
 80035dc:	053e2d63 	.word	0x053e2d63
 80035e0:	50000100 	.word	0x50000100
 80035e4:	50000400 	.word	0x50000400
 80035e8:	50000500 	.word	0x50000500
 80035ec:	50000600 	.word	0x50000600
 80035f0:	50000300 	.word	0x50000300
 80035f4:	50000700 	.word	0x50000700
 80035f8:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	691a      	ldr	r2, [r3, #16]
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f022 0201 	bic.w	r2, r2, #1
 800360a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	695b      	ldr	r3, [r3, #20]
 8003610:	2b01      	cmp	r3, #1
 8003612:	d10c      	bne.n	800362e <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800361a:	f023 010f 	bic.w	r1, r3, #15
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6a1b      	ldr	r3, [r3, #32]
 8003622:	1e5a      	subs	r2, r3, #1
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	430a      	orrs	r2, r1
 800362a:	631a      	str	r2, [r3, #48]	@ 0x30
 800362c:	e007      	b.n	800363e <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f022 020f 	bic.w	r2, r2, #15
 800363c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003642:	f023 0303 	bic.w	r3, r3, #3
 8003646:	f043 0201 	orr.w	r2, r3, #1
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800364e:	e007      	b.n	8003660 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003654:	f043 0210 	orr.w	r2, r3, #16
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800365c:	2301      	movs	r3, #1
 800365e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003660:	7ffb      	ldrb	r3, [r7, #31]
}
 8003662:	4618      	mov	r0, r3
 8003664:	3724      	adds	r7, #36	@ 0x24
 8003666:	46bd      	mov	sp, r7
 8003668:	bd90      	pop	{r4, r7, pc}
 800366a:	bf00      	nop

0800366c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b086      	sub	sp, #24
 8003670:	af00      	add	r7, sp, #0
 8003672:	60f8      	str	r0, [r7, #12]
 8003674:	60b9      	str	r1, [r7, #8]
 8003676:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003680:	d004      	beq.n	800368c <HAL_ADC_Start_DMA+0x20>
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	4a5a      	ldr	r2, [pc, #360]	@ (80037f0 <HAL_ADC_Start_DMA+0x184>)
 8003688:	4293      	cmp	r3, r2
 800368a:	d101      	bne.n	8003690 <HAL_ADC_Start_DMA+0x24>
 800368c:	4b59      	ldr	r3, [pc, #356]	@ (80037f4 <HAL_ADC_Start_DMA+0x188>)
 800368e:	e000      	b.n	8003692 <HAL_ADC_Start_DMA+0x26>
 8003690:	4b59      	ldr	r3, [pc, #356]	@ (80037f8 <HAL_ADC_Start_DMA+0x18c>)
 8003692:	4618      	mov	r0, r3
 8003694:	f7ff fd62 	bl	800315c <LL_ADC_GetMultimode>
 8003698:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	4618      	mov	r0, r3
 80036a0:	f7ff fe01 	bl	80032a6 <LL_ADC_REG_IsConversionOngoing>
 80036a4:	4603      	mov	r3, r0
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	f040 809b 	bne.w	80037e2 <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80036b2:	2b01      	cmp	r3, #1
 80036b4:	d101      	bne.n	80036ba <HAL_ADC_Start_DMA+0x4e>
 80036b6:	2302      	movs	r3, #2
 80036b8:	e096      	b.n	80037e8 <HAL_ADC_Start_DMA+0x17c>
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	2201      	movs	r2, #1
 80036be:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4a4d      	ldr	r2, [pc, #308]	@ (80037fc <HAL_ADC_Start_DMA+0x190>)
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d008      	beq.n	80036de <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80036cc:	693b      	ldr	r3, [r7, #16]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d005      	beq.n	80036de <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80036d2:	693b      	ldr	r3, [r7, #16]
 80036d4:	2b05      	cmp	r3, #5
 80036d6:	d002      	beq.n	80036de <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80036d8:	693b      	ldr	r3, [r7, #16]
 80036da:	2b09      	cmp	r3, #9
 80036dc:	d17a      	bne.n	80037d4 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80036de:	68f8      	ldr	r0, [r7, #12]
 80036e0:	f000 ff60 	bl	80045a4 <ADC_Enable>
 80036e4:	4603      	mov	r3, r0
 80036e6:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80036e8:	7dfb      	ldrb	r3, [r7, #23]
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d16d      	bne.n	80037ca <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036f2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80036f6:	f023 0301 	bic.w	r3, r3, #1
 80036fa:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	4a3a      	ldr	r2, [pc, #232]	@ (80037f0 <HAL_ADC_Start_DMA+0x184>)
 8003708:	4293      	cmp	r3, r2
 800370a:	d009      	beq.n	8003720 <HAL_ADC_Start_DMA+0xb4>
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4a3b      	ldr	r2, [pc, #236]	@ (8003800 <HAL_ADC_Start_DMA+0x194>)
 8003712:	4293      	cmp	r3, r2
 8003714:	d002      	beq.n	800371c <HAL_ADC_Start_DMA+0xb0>
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	e003      	b.n	8003724 <HAL_ADC_Start_DMA+0xb8>
 800371c:	4b39      	ldr	r3, [pc, #228]	@ (8003804 <HAL_ADC_Start_DMA+0x198>)
 800371e:	e001      	b.n	8003724 <HAL_ADC_Start_DMA+0xb8>
 8003720:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003724:	68fa      	ldr	r2, [r7, #12]
 8003726:	6812      	ldr	r2, [r2, #0]
 8003728:	4293      	cmp	r3, r2
 800372a:	d002      	beq.n	8003732 <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800372c:	693b      	ldr	r3, [r7, #16]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d105      	bne.n	800373e <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003736:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003742:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003746:	2b00      	cmp	r3, #0
 8003748:	d006      	beq.n	8003758 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800374e:	f023 0206 	bic.w	r2, r3, #6
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	661a      	str	r2, [r3, #96]	@ 0x60
 8003756:	e002      	b.n	800375e <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	2200      	movs	r2, #0
 800375c:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003762:	4a29      	ldr	r2, [pc, #164]	@ (8003808 <HAL_ADC_Start_DMA+0x19c>)
 8003764:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800376a:	4a28      	ldr	r2, [pc, #160]	@ (800380c <HAL_ADC_Start_DMA+0x1a0>)
 800376c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003772:	4a27      	ldr	r2, [pc, #156]	@ (8003810 <HAL_ADC_Start_DMA+0x1a4>)
 8003774:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	221c      	movs	r2, #28
 800377c:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	2200      	movs	r2, #0
 8003782:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	685a      	ldr	r2, [r3, #4]
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f042 0210 	orr.w	r2, r2, #16
 8003794:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	68da      	ldr	r2, [r3, #12]
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f042 0201 	orr.w	r2, r2, #1
 80037a4:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	3340      	adds	r3, #64	@ 0x40
 80037b0:	4619      	mov	r1, r3
 80037b2:	68ba      	ldr	r2, [r7, #8]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	f001 fb07 	bl	8004dc8 <HAL_DMA_Start_IT>
 80037ba:	4603      	mov	r3, r0
 80037bc:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	4618      	mov	r0, r3
 80037c4:	f7ff fd5b 	bl	800327e <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80037c8:	e00d      	b.n	80037e6 <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	2200      	movs	r2, #0
 80037ce:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 80037d2:	e008      	b.n	80037e6 <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 80037d4:	2301      	movs	r3, #1
 80037d6:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	2200      	movs	r2, #0
 80037dc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 80037e0:	e001      	b.n	80037e6 <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80037e2:	2302      	movs	r3, #2
 80037e4:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80037e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80037e8:	4618      	mov	r0, r3
 80037ea:	3718      	adds	r7, #24
 80037ec:	46bd      	mov	sp, r7
 80037ee:	bd80      	pop	{r7, pc}
 80037f0:	50000100 	.word	0x50000100
 80037f4:	50000300 	.word	0x50000300
 80037f8:	50000700 	.word	0x50000700
 80037fc:	50000600 	.word	0x50000600
 8003800:	50000500 	.word	0x50000500
 8003804:	50000400 	.word	0x50000400
 8003808:	080046d1 	.word	0x080046d1
 800380c:	080047a9 	.word	0x080047a9
 8003810:	080047c5 	.word	0x080047c5

08003814 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b08a      	sub	sp, #40	@ 0x28
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 800381c:	2300      	movs	r3, #0
 800381e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	685b      	ldr	r3, [r3, #4]
 800382e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003838:	d004      	beq.n	8003844 <HAL_ADC_IRQHandler+0x30>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4a8e      	ldr	r2, [pc, #568]	@ (8003a78 <HAL_ADC_IRQHandler+0x264>)
 8003840:	4293      	cmp	r3, r2
 8003842:	d101      	bne.n	8003848 <HAL_ADC_IRQHandler+0x34>
 8003844:	4b8d      	ldr	r3, [pc, #564]	@ (8003a7c <HAL_ADC_IRQHandler+0x268>)
 8003846:	e000      	b.n	800384a <HAL_ADC_IRQHandler+0x36>
 8003848:	4b8d      	ldr	r3, [pc, #564]	@ (8003a80 <HAL_ADC_IRQHandler+0x26c>)
 800384a:	4618      	mov	r0, r3
 800384c:	f7ff fc86 	bl	800315c <LL_ADC_GetMultimode>
 8003850:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8003852:	69fb      	ldr	r3, [r7, #28]
 8003854:	f003 0302 	and.w	r3, r3, #2
 8003858:	2b00      	cmp	r3, #0
 800385a:	d017      	beq.n	800388c <HAL_ADC_IRQHandler+0x78>
 800385c:	69bb      	ldr	r3, [r7, #24]
 800385e:	f003 0302 	and.w	r3, r3, #2
 8003862:	2b00      	cmp	r3, #0
 8003864:	d012      	beq.n	800388c <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800386a:	f003 0310 	and.w	r3, r3, #16
 800386e:	2b00      	cmp	r3, #0
 8003870:	d105      	bne.n	800387e <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003876:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800387e:	6878      	ldr	r0, [r7, #4]
 8003880:	f001 f808 	bl	8004894 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	2202      	movs	r2, #2
 800388a:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800388c:	69fb      	ldr	r3, [r7, #28]
 800388e:	f003 0304 	and.w	r3, r3, #4
 8003892:	2b00      	cmp	r3, #0
 8003894:	d004      	beq.n	80038a0 <HAL_ADC_IRQHandler+0x8c>
 8003896:	69bb      	ldr	r3, [r7, #24]
 8003898:	f003 0304 	and.w	r3, r3, #4
 800389c:	2b00      	cmp	r3, #0
 800389e:	d10b      	bne.n	80038b8 <HAL_ADC_IRQHandler+0xa4>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80038a0:	69fb      	ldr	r3, [r7, #28]
 80038a2:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	f000 8094 	beq.w	80039d4 <HAL_ADC_IRQHandler+0x1c0>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80038ac:	69bb      	ldr	r3, [r7, #24]
 80038ae:	f003 0308 	and.w	r3, r3, #8
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	f000 808e 	beq.w	80039d4 <HAL_ADC_IRQHandler+0x1c0>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038bc:	f003 0310 	and.w	r3, r3, #16
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d105      	bne.n	80038d0 <HAL_ADC_IRQHandler+0xbc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038c8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	4618      	mov	r0, r3
 80038d6:	f7ff fb9f 	bl	8003018 <LL_ADC_REG_IsTriggerSourceSWStart>
 80038da:	4603      	mov	r3, r0
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d072      	beq.n	80039c6 <HAL_ADC_IRQHandler+0x1b2>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	4a64      	ldr	r2, [pc, #400]	@ (8003a78 <HAL_ADC_IRQHandler+0x264>)
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d009      	beq.n	80038fe <HAL_ADC_IRQHandler+0xea>
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	4a65      	ldr	r2, [pc, #404]	@ (8003a84 <HAL_ADC_IRQHandler+0x270>)
 80038f0:	4293      	cmp	r3, r2
 80038f2:	d002      	beq.n	80038fa <HAL_ADC_IRQHandler+0xe6>
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	e003      	b.n	8003902 <HAL_ADC_IRQHandler+0xee>
 80038fa:	4b63      	ldr	r3, [pc, #396]	@ (8003a88 <HAL_ADC_IRQHandler+0x274>)
 80038fc:	e001      	b.n	8003902 <HAL_ADC_IRQHandler+0xee>
 80038fe:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003902:	687a      	ldr	r2, [r7, #4]
 8003904:	6812      	ldr	r2, [r2, #0]
 8003906:	4293      	cmp	r3, r2
 8003908:	d008      	beq.n	800391c <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800390a:	697b      	ldr	r3, [r7, #20]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d005      	beq.n	800391c <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003910:	697b      	ldr	r3, [r7, #20]
 8003912:	2b05      	cmp	r3, #5
 8003914:	d002      	beq.n	800391c <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003916:	697b      	ldr	r3, [r7, #20]
 8003918:	2b09      	cmp	r3, #9
 800391a:	d104      	bne.n	8003926 <HAL_ADC_IRQHandler+0x112>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	68db      	ldr	r3, [r3, #12]
 8003922:	623b      	str	r3, [r7, #32]
 8003924:	e014      	b.n	8003950 <HAL_ADC_IRQHandler+0x13c>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	4a53      	ldr	r2, [pc, #332]	@ (8003a78 <HAL_ADC_IRQHandler+0x264>)
 800392c:	4293      	cmp	r3, r2
 800392e:	d009      	beq.n	8003944 <HAL_ADC_IRQHandler+0x130>
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4a53      	ldr	r2, [pc, #332]	@ (8003a84 <HAL_ADC_IRQHandler+0x270>)
 8003936:	4293      	cmp	r3, r2
 8003938:	d002      	beq.n	8003940 <HAL_ADC_IRQHandler+0x12c>
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	e003      	b.n	8003948 <HAL_ADC_IRQHandler+0x134>
 8003940:	4b51      	ldr	r3, [pc, #324]	@ (8003a88 <HAL_ADC_IRQHandler+0x274>)
 8003942:	e001      	b.n	8003948 <HAL_ADC_IRQHandler+0x134>
 8003944:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003948:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800394a:	693b      	ldr	r3, [r7, #16]
 800394c:	68db      	ldr	r3, [r3, #12]
 800394e:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8003950:	6a3b      	ldr	r3, [r7, #32]
 8003952:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003956:	2b00      	cmp	r3, #0
 8003958:	d135      	bne.n	80039c6 <HAL_ADC_IRQHandler+0x1b2>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f003 0308 	and.w	r3, r3, #8
 8003964:	2b08      	cmp	r3, #8
 8003966:	d12e      	bne.n	80039c6 <HAL_ADC_IRQHandler+0x1b2>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	4618      	mov	r0, r3
 800396e:	f7ff fc9a 	bl	80032a6 <LL_ADC_REG_IsConversionOngoing>
 8003972:	4603      	mov	r3, r0
 8003974:	2b00      	cmp	r3, #0
 8003976:	d11a      	bne.n	80039ae <HAL_ADC_IRQHandler+0x19a>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	685a      	ldr	r2, [r3, #4]
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f022 020c 	bic.w	r2, r2, #12
 8003986:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800398c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003998:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800399c:	2b00      	cmp	r3, #0
 800399e:	d112      	bne.n	80039c6 <HAL_ADC_IRQHandler+0x1b2>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039a4:	f043 0201 	orr.w	r2, r3, #1
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	65da      	str	r2, [r3, #92]	@ 0x5c
 80039ac:	e00b      	b.n	80039c6 <HAL_ADC_IRQHandler+0x1b2>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039b2:	f043 0210 	orr.w	r2, r3, #16
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039be:	f043 0201 	orr.w	r2, r3, #1
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80039c6:	6878      	ldr	r0, [r7, #4]
 80039c8:	f000 f984 	bl	8003cd4 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	220c      	movs	r2, #12
 80039d2:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80039d4:	69fb      	ldr	r3, [r7, #28]
 80039d6:	f003 0320 	and.w	r3, r3, #32
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d004      	beq.n	80039e8 <HAL_ADC_IRQHandler+0x1d4>
 80039de:	69bb      	ldr	r3, [r7, #24]
 80039e0:	f003 0320 	and.w	r3, r3, #32
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d10b      	bne.n	8003a00 <HAL_ADC_IRQHandler+0x1ec>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80039e8:	69fb      	ldr	r3, [r7, #28]
 80039ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	f000 80b3 	beq.w	8003b5a <HAL_ADC_IRQHandler+0x346>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80039f4:	69bb      	ldr	r3, [r7, #24]
 80039f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	f000 80ad 	beq.w	8003b5a <HAL_ADC_IRQHandler+0x346>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a04:	f003 0310 	and.w	r3, r3, #16
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d105      	bne.n	8003a18 <HAL_ADC_IRQHandler+0x204>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a10:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	f7ff fb3a 	bl	8003096 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8003a22:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	4618      	mov	r0, r3
 8003a2a:	f7ff faf5 	bl	8003018 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003a2e:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4a10      	ldr	r2, [pc, #64]	@ (8003a78 <HAL_ADC_IRQHandler+0x264>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d009      	beq.n	8003a4e <HAL_ADC_IRQHandler+0x23a>
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4a11      	ldr	r2, [pc, #68]	@ (8003a84 <HAL_ADC_IRQHandler+0x270>)
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d002      	beq.n	8003a4a <HAL_ADC_IRQHandler+0x236>
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	e003      	b.n	8003a52 <HAL_ADC_IRQHandler+0x23e>
 8003a4a:	4b0f      	ldr	r3, [pc, #60]	@ (8003a88 <HAL_ADC_IRQHandler+0x274>)
 8003a4c:	e001      	b.n	8003a52 <HAL_ADC_IRQHandler+0x23e>
 8003a4e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003a52:	687a      	ldr	r2, [r7, #4]
 8003a54:	6812      	ldr	r2, [r2, #0]
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d008      	beq.n	8003a6c <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003a5a:	697b      	ldr	r3, [r7, #20]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d005      	beq.n	8003a6c <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8003a60:	697b      	ldr	r3, [r7, #20]
 8003a62:	2b06      	cmp	r3, #6
 8003a64:	d002      	beq.n	8003a6c <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8003a66:	697b      	ldr	r3, [r7, #20]
 8003a68:	2b07      	cmp	r3, #7
 8003a6a:	d10f      	bne.n	8003a8c <HAL_ADC_IRQHandler+0x278>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	68db      	ldr	r3, [r3, #12]
 8003a72:	623b      	str	r3, [r7, #32]
 8003a74:	e01f      	b.n	8003ab6 <HAL_ADC_IRQHandler+0x2a2>
 8003a76:	bf00      	nop
 8003a78:	50000100 	.word	0x50000100
 8003a7c:	50000300 	.word	0x50000300
 8003a80:	50000700 	.word	0x50000700
 8003a84:	50000500 	.word	0x50000500
 8003a88:	50000400 	.word	0x50000400
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4a8b      	ldr	r2, [pc, #556]	@ (8003cc0 <HAL_ADC_IRQHandler+0x4ac>)
 8003a92:	4293      	cmp	r3, r2
 8003a94:	d009      	beq.n	8003aaa <HAL_ADC_IRQHandler+0x296>
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a8a      	ldr	r2, [pc, #552]	@ (8003cc4 <HAL_ADC_IRQHandler+0x4b0>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d002      	beq.n	8003aa6 <HAL_ADC_IRQHandler+0x292>
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	e003      	b.n	8003aae <HAL_ADC_IRQHandler+0x29a>
 8003aa6:	4b88      	ldr	r3, [pc, #544]	@ (8003cc8 <HAL_ADC_IRQHandler+0x4b4>)
 8003aa8:	e001      	b.n	8003aae <HAL_ADC_IRQHandler+0x29a>
 8003aaa:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003aae:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003ab0:	693b      	ldr	r3, [r7, #16]
 8003ab2:	68db      	ldr	r3, [r3, #12]
 8003ab4:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d047      	beq.n	8003b4c <HAL_ADC_IRQHandler+0x338>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8003abc:	6a3b      	ldr	r3, [r7, #32]
 8003abe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d007      	beq.n	8003ad6 <HAL_ADC_IRQHandler+0x2c2>
 8003ac6:	68bb      	ldr	r3, [r7, #8]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d03f      	beq.n	8003b4c <HAL_ADC_IRQHandler+0x338>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8003acc:	6a3b      	ldr	r3, [r7, #32]
 8003ace:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d13a      	bne.n	8003b4c <HAL_ADC_IRQHandler+0x338>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ae0:	2b40      	cmp	r3, #64	@ 0x40
 8003ae2:	d133      	bne.n	8003b4c <HAL_ADC_IRQHandler+0x338>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8003ae4:	6a3b      	ldr	r3, [r7, #32]
 8003ae6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d12e      	bne.n	8003b4c <HAL_ADC_IRQHandler+0x338>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	4618      	mov	r0, r3
 8003af4:	f7ff fbea 	bl	80032cc <LL_ADC_INJ_IsConversionOngoing>
 8003af8:	4603      	mov	r3, r0
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d11a      	bne.n	8003b34 <HAL_ADC_IRQHandler+0x320>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	685a      	ldr	r2, [r3, #4]
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003b0c:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b12:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d112      	bne.n	8003b4c <HAL_ADC_IRQHandler+0x338>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b2a:	f043 0201 	orr.w	r2, r3, #1
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003b32:	e00b      	b.n	8003b4c <HAL_ADC_IRQHandler+0x338>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b38:	f043 0210 	orr.w	r2, r3, #16
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b44:	f043 0201 	orr.w	r2, r3, #1
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003b4c:	6878      	ldr	r0, [r7, #4]
 8003b4e:	f000 fe79 	bl	8004844 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	2260      	movs	r2, #96	@ 0x60
 8003b58:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8003b5a:	69fb      	ldr	r3, [r7, #28]
 8003b5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d011      	beq.n	8003b88 <HAL_ADC_IRQHandler+0x374>
 8003b64:	69bb      	ldr	r3, [r7, #24]
 8003b66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d00c      	beq.n	8003b88 <HAL_ADC_IRQHandler+0x374>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b72:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003b7a:	6878      	ldr	r0, [r7, #4]
 8003b7c:	f000 f8be 	bl	8003cfc <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	2280      	movs	r2, #128	@ 0x80
 8003b86:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8003b88:	69fb      	ldr	r3, [r7, #28]
 8003b8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d012      	beq.n	8003bb8 <HAL_ADC_IRQHandler+0x3a4>
 8003b92:	69bb      	ldr	r3, [r7, #24]
 8003b94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d00d      	beq.n	8003bb8 <HAL_ADC_IRQHandler+0x3a4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ba0:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8003ba8:	6878      	ldr	r0, [r7, #4]
 8003baa:	f000 fe5f 	bl	800486c <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003bb6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8003bb8:	69fb      	ldr	r3, [r7, #28]
 8003bba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d012      	beq.n	8003be8 <HAL_ADC_IRQHandler+0x3d4>
 8003bc2:	69bb      	ldr	r3, [r7, #24]
 8003bc4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d00d      	beq.n	8003be8 <HAL_ADC_IRQHandler+0x3d4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bd0:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8003bd8:	6878      	ldr	r0, [r7, #4]
 8003bda:	f000 fe51 	bl	8004880 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003be6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8003be8:	69fb      	ldr	r3, [r7, #28]
 8003bea:	f003 0310 	and.w	r3, r3, #16
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d043      	beq.n	8003c7a <HAL_ADC_IRQHandler+0x466>
 8003bf2:	69bb      	ldr	r3, [r7, #24]
 8003bf4:	f003 0310 	and.w	r3, r3, #16
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d03e      	beq.n	8003c7a <HAL_ADC_IRQHandler+0x466>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d102      	bne.n	8003c0a <HAL_ADC_IRQHandler+0x3f6>
    {
      overrun_error = 1UL;
 8003c04:	2301      	movs	r3, #1
 8003c06:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c08:	e021      	b.n	8003c4e <HAL_ADC_IRQHandler+0x43a>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8003c0a:	697b      	ldr	r3, [r7, #20]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d015      	beq.n	8003c3c <HAL_ADC_IRQHandler+0x428>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003c18:	d004      	beq.n	8003c24 <HAL_ADC_IRQHandler+0x410>
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	4a28      	ldr	r2, [pc, #160]	@ (8003cc0 <HAL_ADC_IRQHandler+0x4ac>)
 8003c20:	4293      	cmp	r3, r2
 8003c22:	d101      	bne.n	8003c28 <HAL_ADC_IRQHandler+0x414>
 8003c24:	4b29      	ldr	r3, [pc, #164]	@ (8003ccc <HAL_ADC_IRQHandler+0x4b8>)
 8003c26:	e000      	b.n	8003c2a <HAL_ADC_IRQHandler+0x416>
 8003c28:	4b29      	ldr	r3, [pc, #164]	@ (8003cd0 <HAL_ADC_IRQHandler+0x4bc>)
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	f7ff faa4 	bl	8003178 <LL_ADC_GetMultiDMATransfer>
 8003c30:	4603      	mov	r3, r0
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d00b      	beq.n	8003c4e <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8003c36:	2301      	movs	r3, #1
 8003c38:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c3a:	e008      	b.n	8003c4e <HAL_ADC_IRQHandler+0x43a>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	68db      	ldr	r3, [r3, #12]
 8003c42:	f003 0301 	and.w	r3, r3, #1
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d001      	beq.n	8003c4e <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8003c4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c50:	2b01      	cmp	r3, #1
 8003c52:	d10e      	bne.n	8003c72 <HAL_ADC_IRQHandler+0x45e>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c58:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c64:	f043 0202 	orr.w	r2, r3, #2
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003c6c:	6878      	ldr	r0, [r7, #4]
 8003c6e:	f000 f84f 	bl	8003d10 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	2210      	movs	r2, #16
 8003c78:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8003c7a:	69fb      	ldr	r3, [r7, #28]
 8003c7c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d018      	beq.n	8003cb6 <HAL_ADC_IRQHandler+0x4a2>
 8003c84:	69bb      	ldr	r3, [r7, #24]
 8003c86:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d013      	beq.n	8003cb6 <HAL_ADC_IRQHandler+0x4a2>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c92:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c9e:	f043 0208 	orr.w	r2, r3, #8
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003cae:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003cb0:	6878      	ldr	r0, [r7, #4]
 8003cb2:	f000 fdd1 	bl	8004858 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8003cb6:	bf00      	nop
 8003cb8:	3728      	adds	r7, #40	@ 0x28
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	bd80      	pop	{r7, pc}
 8003cbe:	bf00      	nop
 8003cc0:	50000100 	.word	0x50000100
 8003cc4:	50000500 	.word	0x50000500
 8003cc8:	50000400 	.word	0x50000400
 8003ccc:	50000300 	.word	0x50000300
 8003cd0:	50000700 	.word	0x50000700

08003cd4 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003cd4:	b480      	push	{r7}
 8003cd6:	b083      	sub	sp, #12
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003cdc:	bf00      	nop
 8003cde:	370c      	adds	r7, #12
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce6:	4770      	bx	lr

08003ce8 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	b083      	sub	sp, #12
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003cf0:	bf00      	nop
 8003cf2:	370c      	adds	r7, #12
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfa:	4770      	bx	lr

08003cfc <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	b083      	sub	sp, #12
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003d04:	bf00      	nop
 8003d06:	370c      	adds	r7, #12
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0e:	4770      	bx	lr

08003d10 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003d10:	b480      	push	{r7}
 8003d12:	b083      	sub	sp, #12
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003d18:	bf00      	nop
 8003d1a:	370c      	adds	r7, #12
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d22:	4770      	bx	lr

08003d24 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b0b6      	sub	sp, #216	@ 0xd8
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
 8003d2c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003d2e:	2300      	movs	r3, #0
 8003d30:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003d34:	2300      	movs	r3, #0
 8003d36:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003d3e:	2b01      	cmp	r3, #1
 8003d40:	d102      	bne.n	8003d48 <HAL_ADC_ConfigChannel+0x24>
 8003d42:	2302      	movs	r3, #2
 8003d44:	f000 bc13 	b.w	800456e <HAL_ADC_ConfigChannel+0x84a>
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2201      	movs	r2, #1
 8003d4c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	4618      	mov	r0, r3
 8003d56:	f7ff faa6 	bl	80032a6 <LL_ADC_REG_IsConversionOngoing>
 8003d5a:	4603      	mov	r3, r0
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	f040 83f3 	bne.w	8004548 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6818      	ldr	r0, [r3, #0]
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	6859      	ldr	r1, [r3, #4]
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	461a      	mov	r2, r3
 8003d70:	f7ff f965 	bl	800303e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4618      	mov	r0, r3
 8003d7a:	f7ff fa94 	bl	80032a6 <LL_ADC_REG_IsConversionOngoing>
 8003d7e:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	4618      	mov	r0, r3
 8003d88:	f7ff faa0 	bl	80032cc <LL_ADC_INJ_IsConversionOngoing>
 8003d8c:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003d90:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	f040 81d9 	bne.w	800414c <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003d9a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	f040 81d4 	bne.w	800414c <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	689b      	ldr	r3, [r3, #8]
 8003da8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003dac:	d10f      	bne.n	8003dce <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6818      	ldr	r0, [r3, #0]
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	2200      	movs	r2, #0
 8003db8:	4619      	mov	r1, r3
 8003dba:	f7ff f97f 	bl	80030bc <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	f7ff f913 	bl	8002ff2 <LL_ADC_SetSamplingTimeCommonConfig>
 8003dcc:	e00e      	b.n	8003dec <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6818      	ldr	r0, [r3, #0]
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	6819      	ldr	r1, [r3, #0]
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	689b      	ldr	r3, [r3, #8]
 8003dda:	461a      	mov	r2, r3
 8003ddc:	f7ff f96e 	bl	80030bc <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	2100      	movs	r1, #0
 8003de6:	4618      	mov	r0, r3
 8003de8:	f7ff f903 	bl	8002ff2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	695a      	ldr	r2, [r3, #20]
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	68db      	ldr	r3, [r3, #12]
 8003df6:	08db      	lsrs	r3, r3, #3
 8003df8:	f003 0303 	and.w	r3, r3, #3
 8003dfc:	005b      	lsls	r3, r3, #1
 8003dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8003e02:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003e06:	683b      	ldr	r3, [r7, #0]
 8003e08:	691b      	ldr	r3, [r3, #16]
 8003e0a:	2b04      	cmp	r3, #4
 8003e0c:	d022      	beq.n	8003e54 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6818      	ldr	r0, [r3, #0]
 8003e12:	683b      	ldr	r3, [r7, #0]
 8003e14:	6919      	ldr	r1, [r3, #16]
 8003e16:	683b      	ldr	r3, [r7, #0]
 8003e18:	681a      	ldr	r2, [r3, #0]
 8003e1a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003e1e:	f7ff f85d 	bl	8002edc <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	6818      	ldr	r0, [r3, #0]
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	6919      	ldr	r1, [r3, #16]
 8003e2a:	683b      	ldr	r3, [r7, #0]
 8003e2c:	699b      	ldr	r3, [r3, #24]
 8003e2e:	461a      	mov	r2, r3
 8003e30:	f7ff f8a9 	bl	8002f86 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6818      	ldr	r0, [r3, #0]
 8003e38:	683b      	ldr	r3, [r7, #0]
 8003e3a:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003e40:	2b01      	cmp	r3, #1
 8003e42:	d102      	bne.n	8003e4a <HAL_ADC_ConfigChannel+0x126>
 8003e44:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003e48:	e000      	b.n	8003e4c <HAL_ADC_ConfigChannel+0x128>
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	461a      	mov	r2, r3
 8003e4e:	f7ff f8b5 	bl	8002fbc <LL_ADC_SetOffsetSaturation>
 8003e52:	e17b      	b.n	800414c <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	2100      	movs	r1, #0
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	f7ff f862 	bl	8002f24 <LL_ADC_GetOffsetChannel>
 8003e60:	4603      	mov	r3, r0
 8003e62:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d10a      	bne.n	8003e80 <HAL_ADC_ConfigChannel+0x15c>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	2100      	movs	r1, #0
 8003e70:	4618      	mov	r0, r3
 8003e72:	f7ff f857 	bl	8002f24 <LL_ADC_GetOffsetChannel>
 8003e76:	4603      	mov	r3, r0
 8003e78:	0e9b      	lsrs	r3, r3, #26
 8003e7a:	f003 021f 	and.w	r2, r3, #31
 8003e7e:	e01e      	b.n	8003ebe <HAL_ADC_ConfigChannel+0x19a>
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	2100      	movs	r1, #0
 8003e86:	4618      	mov	r0, r3
 8003e88:	f7ff f84c 	bl	8002f24 <LL_ADC_GetOffsetChannel>
 8003e8c:	4603      	mov	r3, r0
 8003e8e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e92:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003e96:	fa93 f3a3 	rbit	r3, r3
 8003e9a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003e9e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003ea2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003ea6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d101      	bne.n	8003eb2 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8003eae:	2320      	movs	r3, #32
 8003eb0:	e004      	b.n	8003ebc <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8003eb2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003eb6:	fab3 f383 	clz	r3, r3
 8003eba:	b2db      	uxtb	r3, r3
 8003ebc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d105      	bne.n	8003ed6 <HAL_ADC_ConfigChannel+0x1b2>
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	0e9b      	lsrs	r3, r3, #26
 8003ed0:	f003 031f 	and.w	r3, r3, #31
 8003ed4:	e018      	b.n	8003f08 <HAL_ADC_ConfigChannel+0x1e4>
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ede:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003ee2:	fa93 f3a3 	rbit	r3, r3
 8003ee6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8003eea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003eee:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8003ef2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d101      	bne.n	8003efe <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8003efa:	2320      	movs	r3, #32
 8003efc:	e004      	b.n	8003f08 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8003efe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003f02:	fab3 f383 	clz	r3, r3
 8003f06:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003f08:	429a      	cmp	r2, r3
 8003f0a:	d106      	bne.n	8003f1a <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	2200      	movs	r2, #0
 8003f12:	2100      	movs	r1, #0
 8003f14:	4618      	mov	r0, r3
 8003f16:	f7ff f81b 	bl	8002f50 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	2101      	movs	r1, #1
 8003f20:	4618      	mov	r0, r3
 8003f22:	f7fe ffff 	bl	8002f24 <LL_ADC_GetOffsetChannel>
 8003f26:	4603      	mov	r3, r0
 8003f28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d10a      	bne.n	8003f46 <HAL_ADC_ConfigChannel+0x222>
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	2101      	movs	r1, #1
 8003f36:	4618      	mov	r0, r3
 8003f38:	f7fe fff4 	bl	8002f24 <LL_ADC_GetOffsetChannel>
 8003f3c:	4603      	mov	r3, r0
 8003f3e:	0e9b      	lsrs	r3, r3, #26
 8003f40:	f003 021f 	and.w	r2, r3, #31
 8003f44:	e01e      	b.n	8003f84 <HAL_ADC_ConfigChannel+0x260>
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	2101      	movs	r1, #1
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	f7fe ffe9 	bl	8002f24 <LL_ADC_GetOffsetChannel>
 8003f52:	4603      	mov	r3, r0
 8003f54:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f58:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003f5c:	fa93 f3a3 	rbit	r3, r3
 8003f60:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8003f64:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003f68:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8003f6c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d101      	bne.n	8003f78 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8003f74:	2320      	movs	r3, #32
 8003f76:	e004      	b.n	8003f82 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8003f78:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003f7c:	fab3 f383 	clz	r3, r3
 8003f80:	b2db      	uxtb	r3, r3
 8003f82:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d105      	bne.n	8003f9c <HAL_ADC_ConfigChannel+0x278>
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	0e9b      	lsrs	r3, r3, #26
 8003f96:	f003 031f 	and.w	r3, r3, #31
 8003f9a:	e018      	b.n	8003fce <HAL_ADC_ConfigChannel+0x2aa>
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fa4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003fa8:	fa93 f3a3 	rbit	r3, r3
 8003fac:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8003fb0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003fb4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8003fb8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d101      	bne.n	8003fc4 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8003fc0:	2320      	movs	r3, #32
 8003fc2:	e004      	b.n	8003fce <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8003fc4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003fc8:	fab3 f383 	clz	r3, r3
 8003fcc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003fce:	429a      	cmp	r2, r3
 8003fd0:	d106      	bne.n	8003fe0 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	2101      	movs	r1, #1
 8003fda:	4618      	mov	r0, r3
 8003fdc:	f7fe ffb8 	bl	8002f50 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	2102      	movs	r1, #2
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	f7fe ff9c 	bl	8002f24 <LL_ADC_GetOffsetChannel>
 8003fec:	4603      	mov	r3, r0
 8003fee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d10a      	bne.n	800400c <HAL_ADC_ConfigChannel+0x2e8>
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	2102      	movs	r1, #2
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	f7fe ff91 	bl	8002f24 <LL_ADC_GetOffsetChannel>
 8004002:	4603      	mov	r3, r0
 8004004:	0e9b      	lsrs	r3, r3, #26
 8004006:	f003 021f 	and.w	r2, r3, #31
 800400a:	e01e      	b.n	800404a <HAL_ADC_ConfigChannel+0x326>
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	2102      	movs	r1, #2
 8004012:	4618      	mov	r0, r3
 8004014:	f7fe ff86 	bl	8002f24 <LL_ADC_GetOffsetChannel>
 8004018:	4603      	mov	r3, r0
 800401a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800401e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004022:	fa93 f3a3 	rbit	r3, r3
 8004026:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800402a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800402e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8004032:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004036:	2b00      	cmp	r3, #0
 8004038:	d101      	bne.n	800403e <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800403a:	2320      	movs	r3, #32
 800403c:	e004      	b.n	8004048 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 800403e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004042:	fab3 f383 	clz	r3, r3
 8004046:	b2db      	uxtb	r3, r3
 8004048:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004052:	2b00      	cmp	r3, #0
 8004054:	d105      	bne.n	8004062 <HAL_ADC_ConfigChannel+0x33e>
 8004056:	683b      	ldr	r3, [r7, #0]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	0e9b      	lsrs	r3, r3, #26
 800405c:	f003 031f 	and.w	r3, r3, #31
 8004060:	e016      	b.n	8004090 <HAL_ADC_ConfigChannel+0x36c>
 8004062:	683b      	ldr	r3, [r7, #0]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800406a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800406e:	fa93 f3a3 	rbit	r3, r3
 8004072:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8004074:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004076:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 800407a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800407e:	2b00      	cmp	r3, #0
 8004080:	d101      	bne.n	8004086 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8004082:	2320      	movs	r3, #32
 8004084:	e004      	b.n	8004090 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8004086:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800408a:	fab3 f383 	clz	r3, r3
 800408e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004090:	429a      	cmp	r2, r3
 8004092:	d106      	bne.n	80040a2 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	2200      	movs	r2, #0
 800409a:	2102      	movs	r1, #2
 800409c:	4618      	mov	r0, r3
 800409e:	f7fe ff57 	bl	8002f50 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	2103      	movs	r1, #3
 80040a8:	4618      	mov	r0, r3
 80040aa:	f7fe ff3b 	bl	8002f24 <LL_ADC_GetOffsetChannel>
 80040ae:	4603      	mov	r3, r0
 80040b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d10a      	bne.n	80040ce <HAL_ADC_ConfigChannel+0x3aa>
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	2103      	movs	r1, #3
 80040be:	4618      	mov	r0, r3
 80040c0:	f7fe ff30 	bl	8002f24 <LL_ADC_GetOffsetChannel>
 80040c4:	4603      	mov	r3, r0
 80040c6:	0e9b      	lsrs	r3, r3, #26
 80040c8:	f003 021f 	and.w	r2, r3, #31
 80040cc:	e017      	b.n	80040fe <HAL_ADC_ConfigChannel+0x3da>
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	2103      	movs	r1, #3
 80040d4:	4618      	mov	r0, r3
 80040d6:	f7fe ff25 	bl	8002f24 <LL_ADC_GetOffsetChannel>
 80040da:	4603      	mov	r3, r0
 80040dc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040de:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80040e0:	fa93 f3a3 	rbit	r3, r3
 80040e4:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80040e6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80040e8:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80040ea:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d101      	bne.n	80040f4 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 80040f0:	2320      	movs	r3, #32
 80040f2:	e003      	b.n	80040fc <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 80040f4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80040f6:	fab3 f383 	clz	r3, r3
 80040fa:	b2db      	uxtb	r3, r3
 80040fc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004106:	2b00      	cmp	r3, #0
 8004108:	d105      	bne.n	8004116 <HAL_ADC_ConfigChannel+0x3f2>
 800410a:	683b      	ldr	r3, [r7, #0]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	0e9b      	lsrs	r3, r3, #26
 8004110:	f003 031f 	and.w	r3, r3, #31
 8004114:	e011      	b.n	800413a <HAL_ADC_ConfigChannel+0x416>
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800411c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800411e:	fa93 f3a3 	rbit	r3, r3
 8004122:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8004124:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004126:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8004128:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800412a:	2b00      	cmp	r3, #0
 800412c:	d101      	bne.n	8004132 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 800412e:	2320      	movs	r3, #32
 8004130:	e003      	b.n	800413a <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8004132:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004134:	fab3 f383 	clz	r3, r3
 8004138:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800413a:	429a      	cmp	r2, r3
 800413c:	d106      	bne.n	800414c <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	2200      	movs	r2, #0
 8004144:	2103      	movs	r1, #3
 8004146:	4618      	mov	r0, r3
 8004148:	f7fe ff02 	bl	8002f50 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4618      	mov	r0, r3
 8004152:	f7ff f881 	bl	8003258 <LL_ADC_IsEnabled>
 8004156:	4603      	mov	r3, r0
 8004158:	2b00      	cmp	r3, #0
 800415a:	f040 813d 	bne.w	80043d8 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6818      	ldr	r0, [r3, #0]
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	6819      	ldr	r1, [r3, #0]
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	68db      	ldr	r3, [r3, #12]
 800416a:	461a      	mov	r2, r3
 800416c:	f7fe ffd2 	bl	8003114 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	68db      	ldr	r3, [r3, #12]
 8004174:	4aa2      	ldr	r2, [pc, #648]	@ (8004400 <HAL_ADC_ConfigChannel+0x6dc>)
 8004176:	4293      	cmp	r3, r2
 8004178:	f040 812e 	bne.w	80043d8 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004188:	2b00      	cmp	r3, #0
 800418a:	d10b      	bne.n	80041a4 <HAL_ADC_ConfigChannel+0x480>
 800418c:	683b      	ldr	r3, [r7, #0]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	0e9b      	lsrs	r3, r3, #26
 8004192:	3301      	adds	r3, #1
 8004194:	f003 031f 	and.w	r3, r3, #31
 8004198:	2b09      	cmp	r3, #9
 800419a:	bf94      	ite	ls
 800419c:	2301      	movls	r3, #1
 800419e:	2300      	movhi	r3, #0
 80041a0:	b2db      	uxtb	r3, r3
 80041a2:	e019      	b.n	80041d8 <HAL_ADC_ConfigChannel+0x4b4>
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80041ac:	fa93 f3a3 	rbit	r3, r3
 80041b0:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80041b2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80041b4:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80041b6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d101      	bne.n	80041c0 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 80041bc:	2320      	movs	r3, #32
 80041be:	e003      	b.n	80041c8 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 80041c0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80041c2:	fab3 f383 	clz	r3, r3
 80041c6:	b2db      	uxtb	r3, r3
 80041c8:	3301      	adds	r3, #1
 80041ca:	f003 031f 	and.w	r3, r3, #31
 80041ce:	2b09      	cmp	r3, #9
 80041d0:	bf94      	ite	ls
 80041d2:	2301      	movls	r3, #1
 80041d4:	2300      	movhi	r3, #0
 80041d6:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d079      	beq.n	80042d0 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d107      	bne.n	80041f8 <HAL_ADC_ConfigChannel+0x4d4>
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	0e9b      	lsrs	r3, r3, #26
 80041ee:	3301      	adds	r3, #1
 80041f0:	069b      	lsls	r3, r3, #26
 80041f2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80041f6:	e015      	b.n	8004224 <HAL_ADC_ConfigChannel+0x500>
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004200:	fa93 f3a3 	rbit	r3, r3
 8004204:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8004206:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004208:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800420a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800420c:	2b00      	cmp	r3, #0
 800420e:	d101      	bne.n	8004214 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8004210:	2320      	movs	r3, #32
 8004212:	e003      	b.n	800421c <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8004214:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004216:	fab3 f383 	clz	r3, r3
 800421a:	b2db      	uxtb	r3, r3
 800421c:	3301      	adds	r3, #1
 800421e:	069b      	lsls	r3, r3, #26
 8004220:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800422c:	2b00      	cmp	r3, #0
 800422e:	d109      	bne.n	8004244 <HAL_ADC_ConfigChannel+0x520>
 8004230:	683b      	ldr	r3, [r7, #0]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	0e9b      	lsrs	r3, r3, #26
 8004236:	3301      	adds	r3, #1
 8004238:	f003 031f 	and.w	r3, r3, #31
 800423c:	2101      	movs	r1, #1
 800423e:	fa01 f303 	lsl.w	r3, r1, r3
 8004242:	e017      	b.n	8004274 <HAL_ADC_ConfigChannel+0x550>
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800424a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800424c:	fa93 f3a3 	rbit	r3, r3
 8004250:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8004252:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004254:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8004256:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004258:	2b00      	cmp	r3, #0
 800425a:	d101      	bne.n	8004260 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 800425c:	2320      	movs	r3, #32
 800425e:	e003      	b.n	8004268 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8004260:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004262:	fab3 f383 	clz	r3, r3
 8004266:	b2db      	uxtb	r3, r3
 8004268:	3301      	adds	r3, #1
 800426a:	f003 031f 	and.w	r3, r3, #31
 800426e:	2101      	movs	r1, #1
 8004270:	fa01 f303 	lsl.w	r3, r1, r3
 8004274:	ea42 0103 	orr.w	r1, r2, r3
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004280:	2b00      	cmp	r3, #0
 8004282:	d10a      	bne.n	800429a <HAL_ADC_ConfigChannel+0x576>
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	0e9b      	lsrs	r3, r3, #26
 800428a:	3301      	adds	r3, #1
 800428c:	f003 021f 	and.w	r2, r3, #31
 8004290:	4613      	mov	r3, r2
 8004292:	005b      	lsls	r3, r3, #1
 8004294:	4413      	add	r3, r2
 8004296:	051b      	lsls	r3, r3, #20
 8004298:	e018      	b.n	80042cc <HAL_ADC_ConfigChannel+0x5a8>
 800429a:	683b      	ldr	r3, [r7, #0]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042a2:	fa93 f3a3 	rbit	r3, r3
 80042a6:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80042a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80042ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d101      	bne.n	80042b6 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 80042b2:	2320      	movs	r3, #32
 80042b4:	e003      	b.n	80042be <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 80042b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80042b8:	fab3 f383 	clz	r3, r3
 80042bc:	b2db      	uxtb	r3, r3
 80042be:	3301      	adds	r3, #1
 80042c0:	f003 021f 	and.w	r2, r3, #31
 80042c4:	4613      	mov	r3, r2
 80042c6:	005b      	lsls	r3, r3, #1
 80042c8:	4413      	add	r3, r2
 80042ca:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80042cc:	430b      	orrs	r3, r1
 80042ce:	e07e      	b.n	80043ce <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d107      	bne.n	80042ec <HAL_ADC_ConfigChannel+0x5c8>
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	0e9b      	lsrs	r3, r3, #26
 80042e2:	3301      	adds	r3, #1
 80042e4:	069b      	lsls	r3, r3, #26
 80042e6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80042ea:	e015      	b.n	8004318 <HAL_ADC_ConfigChannel+0x5f4>
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042f4:	fa93 f3a3 	rbit	r3, r3
 80042f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80042fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042fc:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80042fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004300:	2b00      	cmp	r3, #0
 8004302:	d101      	bne.n	8004308 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8004304:	2320      	movs	r3, #32
 8004306:	e003      	b.n	8004310 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8004308:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800430a:	fab3 f383 	clz	r3, r3
 800430e:	b2db      	uxtb	r3, r3
 8004310:	3301      	adds	r3, #1
 8004312:	069b      	lsls	r3, r3, #26
 8004314:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004320:	2b00      	cmp	r3, #0
 8004322:	d109      	bne.n	8004338 <HAL_ADC_ConfigChannel+0x614>
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	0e9b      	lsrs	r3, r3, #26
 800432a:	3301      	adds	r3, #1
 800432c:	f003 031f 	and.w	r3, r3, #31
 8004330:	2101      	movs	r1, #1
 8004332:	fa01 f303 	lsl.w	r3, r1, r3
 8004336:	e017      	b.n	8004368 <HAL_ADC_ConfigChannel+0x644>
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800433e:	6a3b      	ldr	r3, [r7, #32]
 8004340:	fa93 f3a3 	rbit	r3, r3
 8004344:	61fb      	str	r3, [r7, #28]
  return result;
 8004346:	69fb      	ldr	r3, [r7, #28]
 8004348:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800434a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800434c:	2b00      	cmp	r3, #0
 800434e:	d101      	bne.n	8004354 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8004350:	2320      	movs	r3, #32
 8004352:	e003      	b.n	800435c <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8004354:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004356:	fab3 f383 	clz	r3, r3
 800435a:	b2db      	uxtb	r3, r3
 800435c:	3301      	adds	r3, #1
 800435e:	f003 031f 	and.w	r3, r3, #31
 8004362:	2101      	movs	r1, #1
 8004364:	fa01 f303 	lsl.w	r3, r1, r3
 8004368:	ea42 0103 	orr.w	r1, r2, r3
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004374:	2b00      	cmp	r3, #0
 8004376:	d10d      	bne.n	8004394 <HAL_ADC_ConfigChannel+0x670>
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	0e9b      	lsrs	r3, r3, #26
 800437e:	3301      	adds	r3, #1
 8004380:	f003 021f 	and.w	r2, r3, #31
 8004384:	4613      	mov	r3, r2
 8004386:	005b      	lsls	r3, r3, #1
 8004388:	4413      	add	r3, r2
 800438a:	3b1e      	subs	r3, #30
 800438c:	051b      	lsls	r3, r3, #20
 800438e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004392:	e01b      	b.n	80043cc <HAL_ADC_ConfigChannel+0x6a8>
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800439a:	697b      	ldr	r3, [r7, #20]
 800439c:	fa93 f3a3 	rbit	r3, r3
 80043a0:	613b      	str	r3, [r7, #16]
  return result;
 80043a2:	693b      	ldr	r3, [r7, #16]
 80043a4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80043a6:	69bb      	ldr	r3, [r7, #24]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d101      	bne.n	80043b0 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 80043ac:	2320      	movs	r3, #32
 80043ae:	e003      	b.n	80043b8 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 80043b0:	69bb      	ldr	r3, [r7, #24]
 80043b2:	fab3 f383 	clz	r3, r3
 80043b6:	b2db      	uxtb	r3, r3
 80043b8:	3301      	adds	r3, #1
 80043ba:	f003 021f 	and.w	r2, r3, #31
 80043be:	4613      	mov	r3, r2
 80043c0:	005b      	lsls	r3, r3, #1
 80043c2:	4413      	add	r3, r2
 80043c4:	3b1e      	subs	r3, #30
 80043c6:	051b      	lsls	r3, r3, #20
 80043c8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80043cc:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80043ce:	683a      	ldr	r2, [r7, #0]
 80043d0:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80043d2:	4619      	mov	r1, r3
 80043d4:	f7fe fe72 	bl	80030bc <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80043d8:	683b      	ldr	r3, [r7, #0]
 80043da:	681a      	ldr	r2, [r3, #0]
 80043dc:	4b09      	ldr	r3, [pc, #36]	@ (8004404 <HAL_ADC_ConfigChannel+0x6e0>)
 80043de:	4013      	ands	r3, r2
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	f000 80be 	beq.w	8004562 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80043ee:	d004      	beq.n	80043fa <HAL_ADC_ConfigChannel+0x6d6>
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	4a04      	ldr	r2, [pc, #16]	@ (8004408 <HAL_ADC_ConfigChannel+0x6e4>)
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d10a      	bne.n	8004410 <HAL_ADC_ConfigChannel+0x6ec>
 80043fa:	4b04      	ldr	r3, [pc, #16]	@ (800440c <HAL_ADC_ConfigChannel+0x6e8>)
 80043fc:	e009      	b.n	8004412 <HAL_ADC_ConfigChannel+0x6ee>
 80043fe:	bf00      	nop
 8004400:	407f0000 	.word	0x407f0000
 8004404:	80080000 	.word	0x80080000
 8004408:	50000100 	.word	0x50000100
 800440c:	50000300 	.word	0x50000300
 8004410:	4b59      	ldr	r3, [pc, #356]	@ (8004578 <HAL_ADC_ConfigChannel+0x854>)
 8004412:	4618      	mov	r0, r3
 8004414:	f7fe fd54 	bl	8002ec0 <LL_ADC_GetCommonPathInternalCh>
 8004418:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800441c:	683b      	ldr	r3, [r7, #0]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	4a56      	ldr	r2, [pc, #344]	@ (800457c <HAL_ADC_ConfigChannel+0x858>)
 8004422:	4293      	cmp	r3, r2
 8004424:	d004      	beq.n	8004430 <HAL_ADC_ConfigChannel+0x70c>
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	4a55      	ldr	r2, [pc, #340]	@ (8004580 <HAL_ADC_ConfigChannel+0x85c>)
 800442c:	4293      	cmp	r3, r2
 800442e:	d13a      	bne.n	80044a6 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004430:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004434:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004438:	2b00      	cmp	r3, #0
 800443a:	d134      	bne.n	80044a6 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004444:	d005      	beq.n	8004452 <HAL_ADC_ConfigChannel+0x72e>
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	4a4e      	ldr	r2, [pc, #312]	@ (8004584 <HAL_ADC_ConfigChannel+0x860>)
 800444c:	4293      	cmp	r3, r2
 800444e:	f040 8085 	bne.w	800455c <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800445a:	d004      	beq.n	8004466 <HAL_ADC_ConfigChannel+0x742>
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a49      	ldr	r2, [pc, #292]	@ (8004588 <HAL_ADC_ConfigChannel+0x864>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d101      	bne.n	800446a <HAL_ADC_ConfigChannel+0x746>
 8004466:	4a49      	ldr	r2, [pc, #292]	@ (800458c <HAL_ADC_ConfigChannel+0x868>)
 8004468:	e000      	b.n	800446c <HAL_ADC_ConfigChannel+0x748>
 800446a:	4a43      	ldr	r2, [pc, #268]	@ (8004578 <HAL_ADC_ConfigChannel+0x854>)
 800446c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004470:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004474:	4619      	mov	r1, r3
 8004476:	4610      	mov	r0, r2
 8004478:	f7fe fd0f 	bl	8002e9a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800447c:	4b44      	ldr	r3, [pc, #272]	@ (8004590 <HAL_ADC_ConfigChannel+0x86c>)
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	099b      	lsrs	r3, r3, #6
 8004482:	4a44      	ldr	r2, [pc, #272]	@ (8004594 <HAL_ADC_ConfigChannel+0x870>)
 8004484:	fba2 2303 	umull	r2, r3, r2, r3
 8004488:	099b      	lsrs	r3, r3, #6
 800448a:	1c5a      	adds	r2, r3, #1
 800448c:	4613      	mov	r3, r2
 800448e:	005b      	lsls	r3, r3, #1
 8004490:	4413      	add	r3, r2
 8004492:	009b      	lsls	r3, r3, #2
 8004494:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004496:	e002      	b.n	800449e <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	3b01      	subs	r3, #1
 800449c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d1f9      	bne.n	8004498 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80044a4:	e05a      	b.n	800455c <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80044a6:	683b      	ldr	r3, [r7, #0]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	4a3b      	ldr	r2, [pc, #236]	@ (8004598 <HAL_ADC_ConfigChannel+0x874>)
 80044ac:	4293      	cmp	r3, r2
 80044ae:	d125      	bne.n	80044fc <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80044b0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80044b4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d11f      	bne.n	80044fc <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	4a31      	ldr	r2, [pc, #196]	@ (8004588 <HAL_ADC_ConfigChannel+0x864>)
 80044c2:	4293      	cmp	r3, r2
 80044c4:	d104      	bne.n	80044d0 <HAL_ADC_ConfigChannel+0x7ac>
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	4a34      	ldr	r2, [pc, #208]	@ (800459c <HAL_ADC_ConfigChannel+0x878>)
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d047      	beq.n	8004560 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80044d8:	d004      	beq.n	80044e4 <HAL_ADC_ConfigChannel+0x7c0>
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	4a2a      	ldr	r2, [pc, #168]	@ (8004588 <HAL_ADC_ConfigChannel+0x864>)
 80044e0:	4293      	cmp	r3, r2
 80044e2:	d101      	bne.n	80044e8 <HAL_ADC_ConfigChannel+0x7c4>
 80044e4:	4a29      	ldr	r2, [pc, #164]	@ (800458c <HAL_ADC_ConfigChannel+0x868>)
 80044e6:	e000      	b.n	80044ea <HAL_ADC_ConfigChannel+0x7c6>
 80044e8:	4a23      	ldr	r2, [pc, #140]	@ (8004578 <HAL_ADC_ConfigChannel+0x854>)
 80044ea:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80044ee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80044f2:	4619      	mov	r1, r3
 80044f4:	4610      	mov	r0, r2
 80044f6:	f7fe fcd0 	bl	8002e9a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80044fa:	e031      	b.n	8004560 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	4a27      	ldr	r2, [pc, #156]	@ (80045a0 <HAL_ADC_ConfigChannel+0x87c>)
 8004502:	4293      	cmp	r3, r2
 8004504:	d12d      	bne.n	8004562 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004506:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800450a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800450e:	2b00      	cmp	r3, #0
 8004510:	d127      	bne.n	8004562 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	4a1c      	ldr	r2, [pc, #112]	@ (8004588 <HAL_ADC_ConfigChannel+0x864>)
 8004518:	4293      	cmp	r3, r2
 800451a:	d022      	beq.n	8004562 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004524:	d004      	beq.n	8004530 <HAL_ADC_ConfigChannel+0x80c>
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	4a17      	ldr	r2, [pc, #92]	@ (8004588 <HAL_ADC_ConfigChannel+0x864>)
 800452c:	4293      	cmp	r3, r2
 800452e:	d101      	bne.n	8004534 <HAL_ADC_ConfigChannel+0x810>
 8004530:	4a16      	ldr	r2, [pc, #88]	@ (800458c <HAL_ADC_ConfigChannel+0x868>)
 8004532:	e000      	b.n	8004536 <HAL_ADC_ConfigChannel+0x812>
 8004534:	4a10      	ldr	r2, [pc, #64]	@ (8004578 <HAL_ADC_ConfigChannel+0x854>)
 8004536:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800453a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800453e:	4619      	mov	r1, r3
 8004540:	4610      	mov	r0, r2
 8004542:	f7fe fcaa 	bl	8002e9a <LL_ADC_SetCommonPathInternalCh>
 8004546:	e00c      	b.n	8004562 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800454c:	f043 0220 	orr.w	r2, r3, #32
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004554:	2301      	movs	r3, #1
 8004556:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800455a:	e002      	b.n	8004562 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800455c:	bf00      	nop
 800455e:	e000      	b.n	8004562 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004560:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2200      	movs	r2, #0
 8004566:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800456a:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800456e:	4618      	mov	r0, r3
 8004570:	37d8      	adds	r7, #216	@ 0xd8
 8004572:	46bd      	mov	sp, r7
 8004574:	bd80      	pop	{r7, pc}
 8004576:	bf00      	nop
 8004578:	50000700 	.word	0x50000700
 800457c:	c3210000 	.word	0xc3210000
 8004580:	90c00010 	.word	0x90c00010
 8004584:	50000600 	.word	0x50000600
 8004588:	50000100 	.word	0x50000100
 800458c:	50000300 	.word	0x50000300
 8004590:	20000028 	.word	0x20000028
 8004594:	053e2d63 	.word	0x053e2d63
 8004598:	c7520000 	.word	0xc7520000
 800459c:	50000500 	.word	0x50000500
 80045a0:	cb840000 	.word	0xcb840000

080045a4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b084      	sub	sp, #16
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80045ac:	2300      	movs	r3, #0
 80045ae:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	4618      	mov	r0, r3
 80045b6:	f7fe fe4f 	bl	8003258 <LL_ADC_IsEnabled>
 80045ba:	4603      	mov	r3, r0
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d176      	bne.n	80046ae <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	689a      	ldr	r2, [r3, #8]
 80045c6:	4b3c      	ldr	r3, [pc, #240]	@ (80046b8 <ADC_Enable+0x114>)
 80045c8:	4013      	ands	r3, r2
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d00d      	beq.n	80045ea <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045d2:	f043 0210 	orr.w	r2, r3, #16
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045de:	f043 0201 	orr.w	r2, r3, #1
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80045e6:	2301      	movs	r3, #1
 80045e8:	e062      	b.n	80046b0 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	4618      	mov	r0, r3
 80045f0:	f7fe fe1e 	bl	8003230 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80045fc:	d004      	beq.n	8004608 <ADC_Enable+0x64>
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	4a2e      	ldr	r2, [pc, #184]	@ (80046bc <ADC_Enable+0x118>)
 8004604:	4293      	cmp	r3, r2
 8004606:	d101      	bne.n	800460c <ADC_Enable+0x68>
 8004608:	4b2d      	ldr	r3, [pc, #180]	@ (80046c0 <ADC_Enable+0x11c>)
 800460a:	e000      	b.n	800460e <ADC_Enable+0x6a>
 800460c:	4b2d      	ldr	r3, [pc, #180]	@ (80046c4 <ADC_Enable+0x120>)
 800460e:	4618      	mov	r0, r3
 8004610:	f7fe fc56 	bl	8002ec0 <LL_ADC_GetCommonPathInternalCh>
 8004614:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8004616:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800461a:	2b00      	cmp	r3, #0
 800461c:	d013      	beq.n	8004646 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800461e:	4b2a      	ldr	r3, [pc, #168]	@ (80046c8 <ADC_Enable+0x124>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	099b      	lsrs	r3, r3, #6
 8004624:	4a29      	ldr	r2, [pc, #164]	@ (80046cc <ADC_Enable+0x128>)
 8004626:	fba2 2303 	umull	r2, r3, r2, r3
 800462a:	099b      	lsrs	r3, r3, #6
 800462c:	1c5a      	adds	r2, r3, #1
 800462e:	4613      	mov	r3, r2
 8004630:	005b      	lsls	r3, r3, #1
 8004632:	4413      	add	r3, r2
 8004634:	009b      	lsls	r3, r3, #2
 8004636:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004638:	e002      	b.n	8004640 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 800463a:	68bb      	ldr	r3, [r7, #8]
 800463c:	3b01      	subs	r3, #1
 800463e:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004640:	68bb      	ldr	r3, [r7, #8]
 8004642:	2b00      	cmp	r3, #0
 8004644:	d1f9      	bne.n	800463a <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004646:	f7fe fc09 	bl	8002e5c <HAL_GetTick>
 800464a:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800464c:	e028      	b.n	80046a0 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	4618      	mov	r0, r3
 8004654:	f7fe fe00 	bl	8003258 <LL_ADC_IsEnabled>
 8004658:	4603      	mov	r3, r0
 800465a:	2b00      	cmp	r3, #0
 800465c:	d104      	bne.n	8004668 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	4618      	mov	r0, r3
 8004664:	f7fe fde4 	bl	8003230 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004668:	f7fe fbf8 	bl	8002e5c <HAL_GetTick>
 800466c:	4602      	mov	r2, r0
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	1ad3      	subs	r3, r2, r3
 8004672:	2b02      	cmp	r3, #2
 8004674:	d914      	bls.n	80046a0 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f003 0301 	and.w	r3, r3, #1
 8004680:	2b01      	cmp	r3, #1
 8004682:	d00d      	beq.n	80046a0 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004688:	f043 0210 	orr.w	r2, r3, #16
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004694:	f043 0201 	orr.w	r2, r3, #1
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800469c:	2301      	movs	r3, #1
 800469e:	e007      	b.n	80046b0 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f003 0301 	and.w	r3, r3, #1
 80046aa:	2b01      	cmp	r3, #1
 80046ac:	d1cf      	bne.n	800464e <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80046ae:	2300      	movs	r3, #0
}
 80046b0:	4618      	mov	r0, r3
 80046b2:	3710      	adds	r7, #16
 80046b4:	46bd      	mov	sp, r7
 80046b6:	bd80      	pop	{r7, pc}
 80046b8:	8000003f 	.word	0x8000003f
 80046bc:	50000100 	.word	0x50000100
 80046c0:	50000300 	.word	0x50000300
 80046c4:	50000700 	.word	0x50000700
 80046c8:	20000028 	.word	0x20000028
 80046cc:	053e2d63 	.word	0x053e2d63

080046d0 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b084      	sub	sp, #16
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046dc:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046e2:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d14b      	bne.n	8004782 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046ee:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f003 0308 	and.w	r3, r3, #8
 8004700:	2b00      	cmp	r3, #0
 8004702:	d021      	beq.n	8004748 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	4618      	mov	r0, r3
 800470a:	f7fe fc85 	bl	8003018 <LL_ADC_REG_IsTriggerSourceSWStart>
 800470e:	4603      	mov	r3, r0
 8004710:	2b00      	cmp	r3, #0
 8004712:	d032      	beq.n	800477a <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	68db      	ldr	r3, [r3, #12]
 800471a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800471e:	2b00      	cmp	r3, #0
 8004720:	d12b      	bne.n	800477a <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004726:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004732:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004736:	2b00      	cmp	r3, #0
 8004738:	d11f      	bne.n	800477a <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800473e:	f043 0201 	orr.w	r2, r3, #1
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004746:	e018      	b.n	800477a <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	68db      	ldr	r3, [r3, #12]
 800474e:	f003 0302 	and.w	r3, r3, #2
 8004752:	2b00      	cmp	r3, #0
 8004754:	d111      	bne.n	800477a <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800475a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004766:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800476a:	2b00      	cmp	r3, #0
 800476c:	d105      	bne.n	800477a <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004772:	f043 0201 	orr.w	r2, r3, #1
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800477a:	68f8      	ldr	r0, [r7, #12]
 800477c:	f7ff faaa 	bl	8003cd4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004780:	e00e      	b.n	80047a0 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004786:	f003 0310 	and.w	r3, r3, #16
 800478a:	2b00      	cmp	r3, #0
 800478c:	d003      	beq.n	8004796 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800478e:	68f8      	ldr	r0, [r7, #12]
 8004790:	f7ff fabe 	bl	8003d10 <HAL_ADC_ErrorCallback>
}
 8004794:	e004      	b.n	80047a0 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800479a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800479c:	6878      	ldr	r0, [r7, #4]
 800479e:	4798      	blx	r3
}
 80047a0:	bf00      	nop
 80047a2:	3710      	adds	r7, #16
 80047a4:	46bd      	mov	sp, r7
 80047a6:	bd80      	pop	{r7, pc}

080047a8 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	b084      	sub	sp, #16
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047b4:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80047b6:	68f8      	ldr	r0, [r7, #12]
 80047b8:	f7ff fa96 	bl	8003ce8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80047bc:	bf00      	nop
 80047be:	3710      	adds	r7, #16
 80047c0:	46bd      	mov	sp, r7
 80047c2:	bd80      	pop	{r7, pc}

080047c4 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b084      	sub	sp, #16
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047d0:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047d6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80047e2:	f043 0204 	orr.w	r2, r3, #4
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80047ea:	68f8      	ldr	r0, [r7, #12]
 80047ec:	f7ff fa90 	bl	8003d10 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80047f0:	bf00      	nop
 80047f2:	3710      	adds	r7, #16
 80047f4:	46bd      	mov	sp, r7
 80047f6:	bd80      	pop	{r7, pc}

080047f8 <LL_ADC_IsEnabled>:
{
 80047f8:	b480      	push	{r7}
 80047fa:	b083      	sub	sp, #12
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	689b      	ldr	r3, [r3, #8]
 8004804:	f003 0301 	and.w	r3, r3, #1
 8004808:	2b01      	cmp	r3, #1
 800480a:	d101      	bne.n	8004810 <LL_ADC_IsEnabled+0x18>
 800480c:	2301      	movs	r3, #1
 800480e:	e000      	b.n	8004812 <LL_ADC_IsEnabled+0x1a>
 8004810:	2300      	movs	r3, #0
}
 8004812:	4618      	mov	r0, r3
 8004814:	370c      	adds	r7, #12
 8004816:	46bd      	mov	sp, r7
 8004818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481c:	4770      	bx	lr

0800481e <LL_ADC_REG_IsConversionOngoing>:
{
 800481e:	b480      	push	{r7}
 8004820:	b083      	sub	sp, #12
 8004822:	af00      	add	r7, sp, #0
 8004824:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	689b      	ldr	r3, [r3, #8]
 800482a:	f003 0304 	and.w	r3, r3, #4
 800482e:	2b04      	cmp	r3, #4
 8004830:	d101      	bne.n	8004836 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004832:	2301      	movs	r3, #1
 8004834:	e000      	b.n	8004838 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004836:	2300      	movs	r3, #0
}
 8004838:	4618      	mov	r0, r3
 800483a:	370c      	adds	r7, #12
 800483c:	46bd      	mov	sp, r7
 800483e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004842:	4770      	bx	lr

08004844 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004844:	b480      	push	{r7}
 8004846:	b083      	sub	sp, #12
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 800484c:	bf00      	nop
 800484e:	370c      	adds	r7, #12
 8004850:	46bd      	mov	sp, r7
 8004852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004856:	4770      	bx	lr

08004858 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8004858:	b480      	push	{r7}
 800485a:	b083      	sub	sp, #12
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8004860:	bf00      	nop
 8004862:	370c      	adds	r7, #12
 8004864:	46bd      	mov	sp, r7
 8004866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486a:	4770      	bx	lr

0800486c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 800486c:	b480      	push	{r7}
 800486e:	b083      	sub	sp, #12
 8004870:	af00      	add	r7, sp, #0
 8004872:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8004874:	bf00      	nop
 8004876:	370c      	adds	r7, #12
 8004878:	46bd      	mov	sp, r7
 800487a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487e:	4770      	bx	lr

08004880 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8004880:	b480      	push	{r7}
 8004882:	b083      	sub	sp, #12
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8004888:	bf00      	nop
 800488a:	370c      	adds	r7, #12
 800488c:	46bd      	mov	sp, r7
 800488e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004892:	4770      	bx	lr

08004894 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8004894:	b480      	push	{r7}
 8004896:	b083      	sub	sp, #12
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 800489c:	bf00      	nop
 800489e:	370c      	adds	r7, #12
 80048a0:	46bd      	mov	sp, r7
 80048a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a6:	4770      	bx	lr

080048a8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80048a8:	b590      	push	{r4, r7, lr}
 80048aa:	b0a1      	sub	sp, #132	@ 0x84
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
 80048b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80048b2:	2300      	movs	r3, #0
 80048b4:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80048be:	2b01      	cmp	r3, #1
 80048c0:	d101      	bne.n	80048c6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80048c2:	2302      	movs	r3, #2
 80048c4:	e0e7      	b.n	8004a96 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	2201      	movs	r2, #1
 80048ca:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80048ce:	2300      	movs	r3, #0
 80048d0:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80048d2:	2300      	movs	r3, #0
 80048d4:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80048de:	d102      	bne.n	80048e6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80048e0:	4b6f      	ldr	r3, [pc, #444]	@ (8004aa0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80048e2:	60bb      	str	r3, [r7, #8]
 80048e4:	e009      	b.n	80048fa <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	4a6e      	ldr	r2, [pc, #440]	@ (8004aa4 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80048ec:	4293      	cmp	r3, r2
 80048ee:	d102      	bne.n	80048f6 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 80048f0:	4b6d      	ldr	r3, [pc, #436]	@ (8004aa8 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80048f2:	60bb      	str	r3, [r7, #8]
 80048f4:	e001      	b.n	80048fa <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80048f6:	2300      	movs	r3, #0
 80048f8:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80048fa:	68bb      	ldr	r3, [r7, #8]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d10b      	bne.n	8004918 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004904:	f043 0220 	orr.w	r2, r3, #32
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2200      	movs	r2, #0
 8004910:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8004914:	2301      	movs	r3, #1
 8004916:	e0be      	b.n	8004a96 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8004918:	68bb      	ldr	r3, [r7, #8]
 800491a:	4618      	mov	r0, r3
 800491c:	f7ff ff7f 	bl	800481e <LL_ADC_REG_IsConversionOngoing>
 8004920:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	4618      	mov	r0, r3
 8004928:	f7ff ff79 	bl	800481e <LL_ADC_REG_IsConversionOngoing>
 800492c:	4603      	mov	r3, r0
 800492e:	2b00      	cmp	r3, #0
 8004930:	f040 80a0 	bne.w	8004a74 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8004934:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004936:	2b00      	cmp	r3, #0
 8004938:	f040 809c 	bne.w	8004a74 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004944:	d004      	beq.n	8004950 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	4a55      	ldr	r2, [pc, #340]	@ (8004aa0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800494c:	4293      	cmp	r3, r2
 800494e:	d101      	bne.n	8004954 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8004950:	4b56      	ldr	r3, [pc, #344]	@ (8004aac <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8004952:	e000      	b.n	8004956 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8004954:	4b56      	ldr	r3, [pc, #344]	@ (8004ab0 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8004956:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004958:	683b      	ldr	r3, [r7, #0]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	2b00      	cmp	r3, #0
 800495e:	d04b      	beq.n	80049f8 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004960:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004962:	689b      	ldr	r3, [r3, #8]
 8004964:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	6859      	ldr	r1, [r3, #4]
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004972:	035b      	lsls	r3, r3, #13
 8004974:	430b      	orrs	r3, r1
 8004976:	431a      	orrs	r2, r3
 8004978:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800497a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004984:	d004      	beq.n	8004990 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	4a45      	ldr	r2, [pc, #276]	@ (8004aa0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800498c:	4293      	cmp	r3, r2
 800498e:	d10f      	bne.n	80049b0 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8004990:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004994:	f7ff ff30 	bl	80047f8 <LL_ADC_IsEnabled>
 8004998:	4604      	mov	r4, r0
 800499a:	4841      	ldr	r0, [pc, #260]	@ (8004aa0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800499c:	f7ff ff2c 	bl	80047f8 <LL_ADC_IsEnabled>
 80049a0:	4603      	mov	r3, r0
 80049a2:	4323      	orrs	r3, r4
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	bf0c      	ite	eq
 80049a8:	2301      	moveq	r3, #1
 80049aa:	2300      	movne	r3, #0
 80049ac:	b2db      	uxtb	r3, r3
 80049ae:	e012      	b.n	80049d6 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 80049b0:	483c      	ldr	r0, [pc, #240]	@ (8004aa4 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80049b2:	f7ff ff21 	bl	80047f8 <LL_ADC_IsEnabled>
 80049b6:	4604      	mov	r4, r0
 80049b8:	483b      	ldr	r0, [pc, #236]	@ (8004aa8 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80049ba:	f7ff ff1d 	bl	80047f8 <LL_ADC_IsEnabled>
 80049be:	4603      	mov	r3, r0
 80049c0:	431c      	orrs	r4, r3
 80049c2:	483c      	ldr	r0, [pc, #240]	@ (8004ab4 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80049c4:	f7ff ff18 	bl	80047f8 <LL_ADC_IsEnabled>
 80049c8:	4603      	mov	r3, r0
 80049ca:	4323      	orrs	r3, r4
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	bf0c      	ite	eq
 80049d0:	2301      	moveq	r3, #1
 80049d2:	2300      	movne	r3, #0
 80049d4:	b2db      	uxtb	r3, r3
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d056      	beq.n	8004a88 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80049da:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80049dc:	689b      	ldr	r3, [r3, #8]
 80049de:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80049e2:	f023 030f 	bic.w	r3, r3, #15
 80049e6:	683a      	ldr	r2, [r7, #0]
 80049e8:	6811      	ldr	r1, [r2, #0]
 80049ea:	683a      	ldr	r2, [r7, #0]
 80049ec:	6892      	ldr	r2, [r2, #8]
 80049ee:	430a      	orrs	r2, r1
 80049f0:	431a      	orrs	r2, r3
 80049f2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80049f4:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80049f6:	e047      	b.n	8004a88 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80049f8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80049fa:	689b      	ldr	r3, [r3, #8]
 80049fc:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004a00:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004a02:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004a0c:	d004      	beq.n	8004a18 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	4a23      	ldr	r2, [pc, #140]	@ (8004aa0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d10f      	bne.n	8004a38 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8004a18:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004a1c:	f7ff feec 	bl	80047f8 <LL_ADC_IsEnabled>
 8004a20:	4604      	mov	r4, r0
 8004a22:	481f      	ldr	r0, [pc, #124]	@ (8004aa0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004a24:	f7ff fee8 	bl	80047f8 <LL_ADC_IsEnabled>
 8004a28:	4603      	mov	r3, r0
 8004a2a:	4323      	orrs	r3, r4
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	bf0c      	ite	eq
 8004a30:	2301      	moveq	r3, #1
 8004a32:	2300      	movne	r3, #0
 8004a34:	b2db      	uxtb	r3, r3
 8004a36:	e012      	b.n	8004a5e <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8004a38:	481a      	ldr	r0, [pc, #104]	@ (8004aa4 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8004a3a:	f7ff fedd 	bl	80047f8 <LL_ADC_IsEnabled>
 8004a3e:	4604      	mov	r4, r0
 8004a40:	4819      	ldr	r0, [pc, #100]	@ (8004aa8 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004a42:	f7ff fed9 	bl	80047f8 <LL_ADC_IsEnabled>
 8004a46:	4603      	mov	r3, r0
 8004a48:	431c      	orrs	r4, r3
 8004a4a:	481a      	ldr	r0, [pc, #104]	@ (8004ab4 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8004a4c:	f7ff fed4 	bl	80047f8 <LL_ADC_IsEnabled>
 8004a50:	4603      	mov	r3, r0
 8004a52:	4323      	orrs	r3, r4
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	bf0c      	ite	eq
 8004a58:	2301      	moveq	r3, #1
 8004a5a:	2300      	movne	r3, #0
 8004a5c:	b2db      	uxtb	r3, r3
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d012      	beq.n	8004a88 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004a62:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004a64:	689b      	ldr	r3, [r3, #8]
 8004a66:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004a6a:	f023 030f 	bic.w	r3, r3, #15
 8004a6e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8004a70:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004a72:	e009      	b.n	8004a88 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a78:	f043 0220 	orr.w	r2, r3, #32
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004a80:	2301      	movs	r3, #1
 8004a82:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8004a86:	e000      	b.n	8004a8a <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004a88:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004a92:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8004a96:	4618      	mov	r0, r3
 8004a98:	3784      	adds	r7, #132	@ 0x84
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	bd90      	pop	{r4, r7, pc}
 8004a9e:	bf00      	nop
 8004aa0:	50000100 	.word	0x50000100
 8004aa4:	50000400 	.word	0x50000400
 8004aa8:	50000500 	.word	0x50000500
 8004aac:	50000300 	.word	0x50000300
 8004ab0:	50000700 	.word	0x50000700
 8004ab4:	50000600 	.word	0x50000600

08004ab8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004ab8:	b480      	push	{r7}
 8004aba:	b085      	sub	sp, #20
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	f003 0307 	and.w	r3, r3, #7
 8004ac6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004ac8:	4b0c      	ldr	r3, [pc, #48]	@ (8004afc <__NVIC_SetPriorityGrouping+0x44>)
 8004aca:	68db      	ldr	r3, [r3, #12]
 8004acc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004ace:	68ba      	ldr	r2, [r7, #8]
 8004ad0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004ad4:	4013      	ands	r3, r2
 8004ad6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004adc:	68bb      	ldr	r3, [r7, #8]
 8004ade:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004ae0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004ae4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004ae8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004aea:	4a04      	ldr	r2, [pc, #16]	@ (8004afc <__NVIC_SetPriorityGrouping+0x44>)
 8004aec:	68bb      	ldr	r3, [r7, #8]
 8004aee:	60d3      	str	r3, [r2, #12]
}
 8004af0:	bf00      	nop
 8004af2:	3714      	adds	r7, #20
 8004af4:	46bd      	mov	sp, r7
 8004af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afa:	4770      	bx	lr
 8004afc:	e000ed00 	.word	0xe000ed00

08004b00 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004b00:	b480      	push	{r7}
 8004b02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004b04:	4b04      	ldr	r3, [pc, #16]	@ (8004b18 <__NVIC_GetPriorityGrouping+0x18>)
 8004b06:	68db      	ldr	r3, [r3, #12]
 8004b08:	0a1b      	lsrs	r3, r3, #8
 8004b0a:	f003 0307 	and.w	r3, r3, #7
}
 8004b0e:	4618      	mov	r0, r3
 8004b10:	46bd      	mov	sp, r7
 8004b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b16:	4770      	bx	lr
 8004b18:	e000ed00 	.word	0xe000ed00

08004b1c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004b1c:	b480      	push	{r7}
 8004b1e:	b083      	sub	sp, #12
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	4603      	mov	r3, r0
 8004b24:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004b26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	db0b      	blt.n	8004b46 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004b2e:	79fb      	ldrb	r3, [r7, #7]
 8004b30:	f003 021f 	and.w	r2, r3, #31
 8004b34:	4907      	ldr	r1, [pc, #28]	@ (8004b54 <__NVIC_EnableIRQ+0x38>)
 8004b36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b3a:	095b      	lsrs	r3, r3, #5
 8004b3c:	2001      	movs	r0, #1
 8004b3e:	fa00 f202 	lsl.w	r2, r0, r2
 8004b42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004b46:	bf00      	nop
 8004b48:	370c      	adds	r7, #12
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b50:	4770      	bx	lr
 8004b52:	bf00      	nop
 8004b54:	e000e100 	.word	0xe000e100

08004b58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	b083      	sub	sp, #12
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	4603      	mov	r3, r0
 8004b60:	6039      	str	r1, [r7, #0]
 8004b62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004b64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	db0a      	blt.n	8004b82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	b2da      	uxtb	r2, r3
 8004b70:	490c      	ldr	r1, [pc, #48]	@ (8004ba4 <__NVIC_SetPriority+0x4c>)
 8004b72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b76:	0112      	lsls	r2, r2, #4
 8004b78:	b2d2      	uxtb	r2, r2
 8004b7a:	440b      	add	r3, r1
 8004b7c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004b80:	e00a      	b.n	8004b98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	b2da      	uxtb	r2, r3
 8004b86:	4908      	ldr	r1, [pc, #32]	@ (8004ba8 <__NVIC_SetPriority+0x50>)
 8004b88:	79fb      	ldrb	r3, [r7, #7]
 8004b8a:	f003 030f 	and.w	r3, r3, #15
 8004b8e:	3b04      	subs	r3, #4
 8004b90:	0112      	lsls	r2, r2, #4
 8004b92:	b2d2      	uxtb	r2, r2
 8004b94:	440b      	add	r3, r1
 8004b96:	761a      	strb	r2, [r3, #24]
}
 8004b98:	bf00      	nop
 8004b9a:	370c      	adds	r7, #12
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba2:	4770      	bx	lr
 8004ba4:	e000e100 	.word	0xe000e100
 8004ba8:	e000ed00 	.word	0xe000ed00

08004bac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004bac:	b480      	push	{r7}
 8004bae:	b089      	sub	sp, #36	@ 0x24
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	60f8      	str	r0, [r7, #12]
 8004bb4:	60b9      	str	r1, [r7, #8]
 8004bb6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	f003 0307 	and.w	r3, r3, #7
 8004bbe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004bc0:	69fb      	ldr	r3, [r7, #28]
 8004bc2:	f1c3 0307 	rsb	r3, r3, #7
 8004bc6:	2b04      	cmp	r3, #4
 8004bc8:	bf28      	it	cs
 8004bca:	2304      	movcs	r3, #4
 8004bcc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004bce:	69fb      	ldr	r3, [r7, #28]
 8004bd0:	3304      	adds	r3, #4
 8004bd2:	2b06      	cmp	r3, #6
 8004bd4:	d902      	bls.n	8004bdc <NVIC_EncodePriority+0x30>
 8004bd6:	69fb      	ldr	r3, [r7, #28]
 8004bd8:	3b03      	subs	r3, #3
 8004bda:	e000      	b.n	8004bde <NVIC_EncodePriority+0x32>
 8004bdc:	2300      	movs	r3, #0
 8004bde:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004be0:	f04f 32ff 	mov.w	r2, #4294967295
 8004be4:	69bb      	ldr	r3, [r7, #24]
 8004be6:	fa02 f303 	lsl.w	r3, r2, r3
 8004bea:	43da      	mvns	r2, r3
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	401a      	ands	r2, r3
 8004bf0:	697b      	ldr	r3, [r7, #20]
 8004bf2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004bf4:	f04f 31ff 	mov.w	r1, #4294967295
 8004bf8:	697b      	ldr	r3, [r7, #20]
 8004bfa:	fa01 f303 	lsl.w	r3, r1, r3
 8004bfe:	43d9      	mvns	r1, r3
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004c04:	4313      	orrs	r3, r2
         );
}
 8004c06:	4618      	mov	r0, r3
 8004c08:	3724      	adds	r7, #36	@ 0x24
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c10:	4770      	bx	lr

08004c12 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004c12:	b580      	push	{r7, lr}
 8004c14:	b082      	sub	sp, #8
 8004c16:	af00      	add	r7, sp, #0
 8004c18:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004c1a:	6878      	ldr	r0, [r7, #4]
 8004c1c:	f7ff ff4c 	bl	8004ab8 <__NVIC_SetPriorityGrouping>
}
 8004c20:	bf00      	nop
 8004c22:	3708      	adds	r7, #8
 8004c24:	46bd      	mov	sp, r7
 8004c26:	bd80      	pop	{r7, pc}

08004c28 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b086      	sub	sp, #24
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	4603      	mov	r3, r0
 8004c30:	60b9      	str	r1, [r7, #8]
 8004c32:	607a      	str	r2, [r7, #4]
 8004c34:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004c36:	f7ff ff63 	bl	8004b00 <__NVIC_GetPriorityGrouping>
 8004c3a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004c3c:	687a      	ldr	r2, [r7, #4]
 8004c3e:	68b9      	ldr	r1, [r7, #8]
 8004c40:	6978      	ldr	r0, [r7, #20]
 8004c42:	f7ff ffb3 	bl	8004bac <NVIC_EncodePriority>
 8004c46:	4602      	mov	r2, r0
 8004c48:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c4c:	4611      	mov	r1, r2
 8004c4e:	4618      	mov	r0, r3
 8004c50:	f7ff ff82 	bl	8004b58 <__NVIC_SetPriority>
}
 8004c54:	bf00      	nop
 8004c56:	3718      	adds	r7, #24
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	bd80      	pop	{r7, pc}

08004c5c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	b082      	sub	sp, #8
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	4603      	mov	r3, r0
 8004c64:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004c66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	f7ff ff56 	bl	8004b1c <__NVIC_EnableIRQ>
}
 8004c70:	bf00      	nop
 8004c72:	3708      	adds	r7, #8
 8004c74:	46bd      	mov	sp, r7
 8004c76:	bd80      	pop	{r7, pc}

08004c78 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004c78:	b580      	push	{r7, lr}
 8004c7a:	b084      	sub	sp, #16
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d101      	bne.n	8004c8a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004c86:	2301      	movs	r3, #1
 8004c88:	e08d      	b.n	8004da6 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	461a      	mov	r2, r3
 8004c90:	4b47      	ldr	r3, [pc, #284]	@ (8004db0 <HAL_DMA_Init+0x138>)
 8004c92:	429a      	cmp	r2, r3
 8004c94:	d80f      	bhi.n	8004cb6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	461a      	mov	r2, r3
 8004c9c:	4b45      	ldr	r3, [pc, #276]	@ (8004db4 <HAL_DMA_Init+0x13c>)
 8004c9e:	4413      	add	r3, r2
 8004ca0:	4a45      	ldr	r2, [pc, #276]	@ (8004db8 <HAL_DMA_Init+0x140>)
 8004ca2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ca6:	091b      	lsrs	r3, r3, #4
 8004ca8:	009a      	lsls	r2, r3, #2
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	4a42      	ldr	r2, [pc, #264]	@ (8004dbc <HAL_DMA_Init+0x144>)
 8004cb2:	641a      	str	r2, [r3, #64]	@ 0x40
 8004cb4:	e00e      	b.n	8004cd4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	461a      	mov	r2, r3
 8004cbc:	4b40      	ldr	r3, [pc, #256]	@ (8004dc0 <HAL_DMA_Init+0x148>)
 8004cbe:	4413      	add	r3, r2
 8004cc0:	4a3d      	ldr	r2, [pc, #244]	@ (8004db8 <HAL_DMA_Init+0x140>)
 8004cc2:	fba2 2303 	umull	r2, r3, r2, r3
 8004cc6:	091b      	lsrs	r3, r3, #4
 8004cc8:	009a      	lsls	r2, r3, #2
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	4a3c      	ldr	r2, [pc, #240]	@ (8004dc4 <HAL_DMA_Init+0x14c>)
 8004cd2:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2202      	movs	r2, #2
 8004cd8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8004cea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004cee:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004cf8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	691b      	ldr	r3, [r3, #16]
 8004cfe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004d04:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	699b      	ldr	r3, [r3, #24]
 8004d0a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004d10:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6a1b      	ldr	r3, [r3, #32]
 8004d16:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004d18:	68fa      	ldr	r2, [r7, #12]
 8004d1a:	4313      	orrs	r3, r2
 8004d1c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	68fa      	ldr	r2, [r7, #12]
 8004d24:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004d26:	6878      	ldr	r0, [r7, #4]
 8004d28:	f000 f9b6 	bl	8005098 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	689b      	ldr	r3, [r3, #8]
 8004d30:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004d34:	d102      	bne.n	8004d3c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	2200      	movs	r2, #0
 8004d3a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	685a      	ldr	r2, [r3, #4]
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d44:	b2d2      	uxtb	r2, r2
 8004d46:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d4c:	687a      	ldr	r2, [r7, #4]
 8004d4e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004d50:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	685b      	ldr	r3, [r3, #4]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d010      	beq.n	8004d7c <HAL_DMA_Init+0x104>
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	685b      	ldr	r3, [r3, #4]
 8004d5e:	2b04      	cmp	r3, #4
 8004d60:	d80c      	bhi.n	8004d7c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004d62:	6878      	ldr	r0, [r7, #4]
 8004d64:	f000 f9d6 	bl	8005114 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d74:	687a      	ldr	r2, [r7, #4]
 8004d76:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004d78:	605a      	str	r2, [r3, #4]
 8004d7a:	e008      	b.n	8004d8e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2200      	movs	r2, #0
 8004d80:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	2200      	movs	r2, #0
 8004d86:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2200      	movs	r2, #0
 8004d92:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2201      	movs	r2, #1
 8004d98:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2200      	movs	r2, #0
 8004da0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004da4:	2300      	movs	r3, #0
}
 8004da6:	4618      	mov	r0, r3
 8004da8:	3710      	adds	r7, #16
 8004daa:	46bd      	mov	sp, r7
 8004dac:	bd80      	pop	{r7, pc}
 8004dae:	bf00      	nop
 8004db0:	40020407 	.word	0x40020407
 8004db4:	bffdfff8 	.word	0xbffdfff8
 8004db8:	cccccccd 	.word	0xcccccccd
 8004dbc:	40020000 	.word	0x40020000
 8004dc0:	bffdfbf8 	.word	0xbffdfbf8
 8004dc4:	40020400 	.word	0x40020400

08004dc8 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b086      	sub	sp, #24
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	60f8      	str	r0, [r7, #12]
 8004dd0:	60b9      	str	r1, [r7, #8]
 8004dd2:	607a      	str	r2, [r7, #4]
 8004dd4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004dd6:	2300      	movs	r3, #0
 8004dd8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004de0:	2b01      	cmp	r3, #1
 8004de2:	d101      	bne.n	8004de8 <HAL_DMA_Start_IT+0x20>
 8004de4:	2302      	movs	r3, #2
 8004de6:	e066      	b.n	8004eb6 <HAL_DMA_Start_IT+0xee>
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	2201      	movs	r2, #1
 8004dec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004df6:	b2db      	uxtb	r3, r3
 8004df8:	2b01      	cmp	r3, #1
 8004dfa:	d155      	bne.n	8004ea8 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	2202      	movs	r2, #2
 8004e00:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	2200      	movs	r2, #0
 8004e08:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	681a      	ldr	r2, [r3, #0]
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f022 0201 	bic.w	r2, r2, #1
 8004e18:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004e1a:	683b      	ldr	r3, [r7, #0]
 8004e1c:	687a      	ldr	r2, [r7, #4]
 8004e1e:	68b9      	ldr	r1, [r7, #8]
 8004e20:	68f8      	ldr	r0, [r7, #12]
 8004e22:	f000 f8fb 	bl	800501c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d008      	beq.n	8004e40 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	681a      	ldr	r2, [r3, #0]
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f042 020e 	orr.w	r2, r2, #14
 8004e3c:	601a      	str	r2, [r3, #0]
 8004e3e:	e00f      	b.n	8004e60 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	681a      	ldr	r2, [r3, #0]
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f022 0204 	bic.w	r2, r2, #4
 8004e4e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	681a      	ldr	r2, [r3, #0]
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f042 020a 	orr.w	r2, r2, #10
 8004e5e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d007      	beq.n	8004e7e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e72:	681a      	ldr	r2, [r3, #0]
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e78:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004e7c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d007      	beq.n	8004e96 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e8a:	681a      	ldr	r2, [r3, #0]
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e90:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004e94:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	681a      	ldr	r2, [r3, #0]
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f042 0201 	orr.w	r2, r2, #1
 8004ea4:	601a      	str	r2, [r3, #0]
 8004ea6:	e005      	b.n	8004eb4 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	2200      	movs	r2, #0
 8004eac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004eb0:	2302      	movs	r3, #2
 8004eb2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004eb4:	7dfb      	ldrb	r3, [r7, #23]
}
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	3718      	adds	r7, #24
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	bd80      	pop	{r7, pc}

08004ebe <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004ebe:	b580      	push	{r7, lr}
 8004ec0:	b084      	sub	sp, #16
 8004ec2:	af00      	add	r7, sp, #0
 8004ec4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004eda:	f003 031f 	and.w	r3, r3, #31
 8004ede:	2204      	movs	r2, #4
 8004ee0:	409a      	lsls	r2, r3
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	4013      	ands	r3, r2
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d026      	beq.n	8004f38 <HAL_DMA_IRQHandler+0x7a>
 8004eea:	68bb      	ldr	r3, [r7, #8]
 8004eec:	f003 0304 	and.w	r3, r3, #4
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d021      	beq.n	8004f38 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f003 0320 	and.w	r3, r3, #32
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d107      	bne.n	8004f12 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	681a      	ldr	r2, [r3, #0]
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f022 0204 	bic.w	r2, r2, #4
 8004f10:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f16:	f003 021f 	and.w	r2, r3, #31
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f1e:	2104      	movs	r1, #4
 8004f20:	fa01 f202 	lsl.w	r2, r1, r2
 8004f24:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d071      	beq.n	8005012 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f32:	6878      	ldr	r0, [r7, #4]
 8004f34:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004f36:	e06c      	b.n	8005012 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f3c:	f003 031f 	and.w	r3, r3, #31
 8004f40:	2202      	movs	r2, #2
 8004f42:	409a      	lsls	r2, r3
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	4013      	ands	r3, r2
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d02e      	beq.n	8004faa <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8004f4c:	68bb      	ldr	r3, [r7, #8]
 8004f4e:	f003 0302 	and.w	r3, r3, #2
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d029      	beq.n	8004faa <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f003 0320 	and.w	r3, r3, #32
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d10b      	bne.n	8004f7c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	681a      	ldr	r2, [r3, #0]
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f022 020a 	bic.w	r2, r2, #10
 8004f72:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2201      	movs	r2, #1
 8004f78:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f80:	f003 021f 	and.w	r2, r3, #31
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f88:	2102      	movs	r1, #2
 8004f8a:	fa01 f202 	lsl.w	r2, r1, r2
 8004f8e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2200      	movs	r2, #0
 8004f94:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d038      	beq.n	8005012 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fa4:	6878      	ldr	r0, [r7, #4]
 8004fa6:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004fa8:	e033      	b.n	8005012 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fae:	f003 031f 	and.w	r3, r3, #31
 8004fb2:	2208      	movs	r2, #8
 8004fb4:	409a      	lsls	r2, r3
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	4013      	ands	r3, r2
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d02a      	beq.n	8005014 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8004fbe:	68bb      	ldr	r3, [r7, #8]
 8004fc0:	f003 0308 	and.w	r3, r3, #8
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d025      	beq.n	8005014 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	681a      	ldr	r2, [r3, #0]
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f022 020e 	bic.w	r2, r2, #14
 8004fd6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fdc:	f003 021f 	and.w	r2, r3, #31
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fe4:	2101      	movs	r1, #1
 8004fe6:	fa01 f202 	lsl.w	r2, r1, r2
 8004fea:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2201      	movs	r2, #1
 8004ff0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2201      	movs	r2, #1
 8004ff6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	2200      	movs	r2, #0
 8004ffe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005006:	2b00      	cmp	r3, #0
 8005008:	d004      	beq.n	8005014 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800500e:	6878      	ldr	r0, [r7, #4]
 8005010:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005012:	bf00      	nop
 8005014:	bf00      	nop
}
 8005016:	3710      	adds	r7, #16
 8005018:	46bd      	mov	sp, r7
 800501a:	bd80      	pop	{r7, pc}

0800501c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800501c:	b480      	push	{r7}
 800501e:	b085      	sub	sp, #20
 8005020:	af00      	add	r7, sp, #0
 8005022:	60f8      	str	r0, [r7, #12]
 8005024:	60b9      	str	r1, [r7, #8]
 8005026:	607a      	str	r2, [r7, #4]
 8005028:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800502e:	68fa      	ldr	r2, [r7, #12]
 8005030:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005032:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005038:	2b00      	cmp	r3, #0
 800503a:	d004      	beq.n	8005046 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005040:	68fa      	ldr	r2, [r7, #12]
 8005042:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005044:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800504a:	f003 021f 	and.w	r2, r3, #31
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005052:	2101      	movs	r1, #1
 8005054:	fa01 f202 	lsl.w	r2, r1, r2
 8005058:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	683a      	ldr	r2, [r7, #0]
 8005060:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	689b      	ldr	r3, [r3, #8]
 8005066:	2b10      	cmp	r3, #16
 8005068:	d108      	bne.n	800507c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	687a      	ldr	r2, [r7, #4]
 8005070:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	68ba      	ldr	r2, [r7, #8]
 8005078:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800507a:	e007      	b.n	800508c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	68ba      	ldr	r2, [r7, #8]
 8005082:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	687a      	ldr	r2, [r7, #4]
 800508a:	60da      	str	r2, [r3, #12]
}
 800508c:	bf00      	nop
 800508e:	3714      	adds	r7, #20
 8005090:	46bd      	mov	sp, r7
 8005092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005096:	4770      	bx	lr

08005098 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005098:	b480      	push	{r7}
 800509a:	b087      	sub	sp, #28
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	461a      	mov	r2, r3
 80050a6:	4b16      	ldr	r3, [pc, #88]	@ (8005100 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80050a8:	429a      	cmp	r2, r3
 80050aa:	d802      	bhi.n	80050b2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80050ac:	4b15      	ldr	r3, [pc, #84]	@ (8005104 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80050ae:	617b      	str	r3, [r7, #20]
 80050b0:	e001      	b.n	80050b6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 80050b2:	4b15      	ldr	r3, [pc, #84]	@ (8005108 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80050b4:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80050b6:	697b      	ldr	r3, [r7, #20]
 80050b8:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	b2db      	uxtb	r3, r3
 80050c0:	3b08      	subs	r3, #8
 80050c2:	4a12      	ldr	r2, [pc, #72]	@ (800510c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80050c4:	fba2 2303 	umull	r2, r3, r2, r3
 80050c8:	091b      	lsrs	r3, r3, #4
 80050ca:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050d0:	089b      	lsrs	r3, r3, #2
 80050d2:	009a      	lsls	r2, r3, #2
 80050d4:	693b      	ldr	r3, [r7, #16]
 80050d6:	4413      	add	r3, r2
 80050d8:	461a      	mov	r2, r3
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	4a0b      	ldr	r2, [pc, #44]	@ (8005110 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80050e2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	f003 031f 	and.w	r3, r3, #31
 80050ea:	2201      	movs	r2, #1
 80050ec:	409a      	lsls	r2, r3
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80050f2:	bf00      	nop
 80050f4:	371c      	adds	r7, #28
 80050f6:	46bd      	mov	sp, r7
 80050f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fc:	4770      	bx	lr
 80050fe:	bf00      	nop
 8005100:	40020407 	.word	0x40020407
 8005104:	40020800 	.word	0x40020800
 8005108:	40020820 	.word	0x40020820
 800510c:	cccccccd 	.word	0xcccccccd
 8005110:	40020880 	.word	0x40020880

08005114 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005114:	b480      	push	{r7}
 8005116:	b085      	sub	sp, #20
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	685b      	ldr	r3, [r3, #4]
 8005120:	b2db      	uxtb	r3, r3
 8005122:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005124:	68fa      	ldr	r2, [r7, #12]
 8005126:	4b0b      	ldr	r3, [pc, #44]	@ (8005154 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8005128:	4413      	add	r3, r2
 800512a:	009b      	lsls	r3, r3, #2
 800512c:	461a      	mov	r2, r3
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	4a08      	ldr	r2, [pc, #32]	@ (8005158 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8005136:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	3b01      	subs	r3, #1
 800513c:	f003 031f 	and.w	r3, r3, #31
 8005140:	2201      	movs	r2, #1
 8005142:	409a      	lsls	r2, r3
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8005148:	bf00      	nop
 800514a:	3714      	adds	r7, #20
 800514c:	46bd      	mov	sp, r7
 800514e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005152:	4770      	bx	lr
 8005154:	1000823f 	.word	0x1000823f
 8005158:	40020940 	.word	0x40020940

0800515c <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 800515c:	b480      	push	{r7}
 800515e:	b087      	sub	sp, #28
 8005160:	af00      	add	r7, sp, #0
 8005162:	60f8      	str	r0, [r7, #12]
 8005164:	460b      	mov	r3, r1
 8005166:	607a      	str	r2, [r7, #4]
 8005168:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800516a:	2300      	movs	r3, #0
 800516c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_EXTI_CB(CallbackID));

  switch (CallbackID)
 800516e:	7afb      	ldrb	r3, [r7, #11]
 8005170:	2b00      	cmp	r3, #0
 8005172:	d103      	bne.n	800517c <HAL_EXTI_RegisterCallback+0x20>
  {
    /* set common callback */
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	687a      	ldr	r2, [r7, #4]
 8005178:	605a      	str	r2, [r3, #4]
      break;
 800517a:	e005      	b.n	8005188 <HAL_EXTI_RegisterCallback+0x2c>

    default:
      hexti->PendingCallback = NULL;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	2200      	movs	r2, #0
 8005180:	605a      	str	r2, [r3, #4]
      status = HAL_ERROR;
 8005182:	2301      	movs	r3, #1
 8005184:	75fb      	strb	r3, [r7, #23]
      break;
 8005186:	bf00      	nop
  }

  return status;
 8005188:	7dfb      	ldrb	r3, [r7, #23]
}
 800518a:	4618      	mov	r0, r3
 800518c:	371c      	adds	r7, #28
 800518e:	46bd      	mov	sp, r7
 8005190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005194:	4770      	bx	lr

08005196 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8005196:	b480      	push	{r7}
 8005198:	b083      	sub	sp, #12
 800519a:	af00      	add	r7, sp, #0
 800519c:	6078      	str	r0, [r7, #4]
 800519e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d101      	bne.n	80051aa <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 80051a6:	2301      	movs	r3, #1
 80051a8:	e003      	b.n	80051b2 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	683a      	ldr	r2, [r7, #0]
 80051ae:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80051b0:	2300      	movs	r3, #0
  }
}
 80051b2:	4618      	mov	r0, r3
 80051b4:	370c      	adds	r7, #12
 80051b6:	46bd      	mov	sp, r7
 80051b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051bc:	4770      	bx	lr
	...

080051c0 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b086      	sub	sp, #24
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	0c1b      	lsrs	r3, r3, #16
 80051ce:	f003 0301 	and.w	r3, r3, #1
 80051d2:	617b      	str	r3, [r7, #20]
  /* compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f003 031f 	and.w	r3, r3, #31
 80051dc:	2201      	movs	r2, #1
 80051de:	fa02 f303 	lsl.w	r3, r2, r3
 80051e2:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 80051e4:	697b      	ldr	r3, [r7, #20]
 80051e6:	015a      	lsls	r2, r3, #5
 80051e8:	4b0c      	ldr	r3, [pc, #48]	@ (800521c <HAL_EXTI_IRQHandler+0x5c>)
 80051ea:	4413      	add	r3, r2
 80051ec:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	693a      	ldr	r2, [r7, #16]
 80051f4:	4013      	ands	r3, r2
 80051f6:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 80051f8:	68bb      	ldr	r3, [r7, #8]
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d009      	beq.n	8005212 <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	693a      	ldr	r2, [r7, #16]
 8005202:	601a      	str	r2, [r3, #0]

    /* Call pending callback */
    if (hexti->PendingCallback != NULL)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	685b      	ldr	r3, [r3, #4]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d002      	beq.n	8005212 <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	685b      	ldr	r3, [r3, #4]
 8005210:	4798      	blx	r3
    }
  }
}
 8005212:	bf00      	nop
 8005214:	3718      	adds	r7, #24
 8005216:	46bd      	mov	sp, r7
 8005218:	bd80      	pop	{r7, pc}
 800521a:	bf00      	nop
 800521c:	40010414 	.word	0x40010414

08005220 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005220:	b480      	push	{r7}
 8005222:	b087      	sub	sp, #28
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
 8005228:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800522a:	2300      	movs	r3, #0
 800522c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800522e:	e15a      	b.n	80054e6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005230:	683b      	ldr	r3, [r7, #0]
 8005232:	681a      	ldr	r2, [r3, #0]
 8005234:	2101      	movs	r1, #1
 8005236:	697b      	ldr	r3, [r7, #20]
 8005238:	fa01 f303 	lsl.w	r3, r1, r3
 800523c:	4013      	ands	r3, r2
 800523e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	2b00      	cmp	r3, #0
 8005244:	f000 814c 	beq.w	80054e0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	685b      	ldr	r3, [r3, #4]
 800524c:	f003 0303 	and.w	r3, r3, #3
 8005250:	2b01      	cmp	r3, #1
 8005252:	d005      	beq.n	8005260 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005254:	683b      	ldr	r3, [r7, #0]
 8005256:	685b      	ldr	r3, [r3, #4]
 8005258:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800525c:	2b02      	cmp	r3, #2
 800525e:	d130      	bne.n	80052c2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	689b      	ldr	r3, [r3, #8]
 8005264:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005266:	697b      	ldr	r3, [r7, #20]
 8005268:	005b      	lsls	r3, r3, #1
 800526a:	2203      	movs	r2, #3
 800526c:	fa02 f303 	lsl.w	r3, r2, r3
 8005270:	43db      	mvns	r3, r3
 8005272:	693a      	ldr	r2, [r7, #16]
 8005274:	4013      	ands	r3, r2
 8005276:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	68da      	ldr	r2, [r3, #12]
 800527c:	697b      	ldr	r3, [r7, #20]
 800527e:	005b      	lsls	r3, r3, #1
 8005280:	fa02 f303 	lsl.w	r3, r2, r3
 8005284:	693a      	ldr	r2, [r7, #16]
 8005286:	4313      	orrs	r3, r2
 8005288:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	693a      	ldr	r2, [r7, #16]
 800528e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	685b      	ldr	r3, [r3, #4]
 8005294:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005296:	2201      	movs	r2, #1
 8005298:	697b      	ldr	r3, [r7, #20]
 800529a:	fa02 f303 	lsl.w	r3, r2, r3
 800529e:	43db      	mvns	r3, r3
 80052a0:	693a      	ldr	r2, [r7, #16]
 80052a2:	4013      	ands	r3, r2
 80052a4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	685b      	ldr	r3, [r3, #4]
 80052aa:	091b      	lsrs	r3, r3, #4
 80052ac:	f003 0201 	and.w	r2, r3, #1
 80052b0:	697b      	ldr	r3, [r7, #20]
 80052b2:	fa02 f303 	lsl.w	r3, r2, r3
 80052b6:	693a      	ldr	r2, [r7, #16]
 80052b8:	4313      	orrs	r3, r2
 80052ba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	693a      	ldr	r2, [r7, #16]
 80052c0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80052c2:	683b      	ldr	r3, [r7, #0]
 80052c4:	685b      	ldr	r3, [r3, #4]
 80052c6:	f003 0303 	and.w	r3, r3, #3
 80052ca:	2b03      	cmp	r3, #3
 80052cc:	d017      	beq.n	80052fe <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	68db      	ldr	r3, [r3, #12]
 80052d2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80052d4:	697b      	ldr	r3, [r7, #20]
 80052d6:	005b      	lsls	r3, r3, #1
 80052d8:	2203      	movs	r2, #3
 80052da:	fa02 f303 	lsl.w	r3, r2, r3
 80052de:	43db      	mvns	r3, r3
 80052e0:	693a      	ldr	r2, [r7, #16]
 80052e2:	4013      	ands	r3, r2
 80052e4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	689a      	ldr	r2, [r3, #8]
 80052ea:	697b      	ldr	r3, [r7, #20]
 80052ec:	005b      	lsls	r3, r3, #1
 80052ee:	fa02 f303 	lsl.w	r3, r2, r3
 80052f2:	693a      	ldr	r2, [r7, #16]
 80052f4:	4313      	orrs	r3, r2
 80052f6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	693a      	ldr	r2, [r7, #16]
 80052fc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	685b      	ldr	r3, [r3, #4]
 8005302:	f003 0303 	and.w	r3, r3, #3
 8005306:	2b02      	cmp	r3, #2
 8005308:	d123      	bne.n	8005352 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800530a:	697b      	ldr	r3, [r7, #20]
 800530c:	08da      	lsrs	r2, r3, #3
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	3208      	adds	r2, #8
 8005312:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005316:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005318:	697b      	ldr	r3, [r7, #20]
 800531a:	f003 0307 	and.w	r3, r3, #7
 800531e:	009b      	lsls	r3, r3, #2
 8005320:	220f      	movs	r2, #15
 8005322:	fa02 f303 	lsl.w	r3, r2, r3
 8005326:	43db      	mvns	r3, r3
 8005328:	693a      	ldr	r2, [r7, #16]
 800532a:	4013      	ands	r3, r2
 800532c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	691a      	ldr	r2, [r3, #16]
 8005332:	697b      	ldr	r3, [r7, #20]
 8005334:	f003 0307 	and.w	r3, r3, #7
 8005338:	009b      	lsls	r3, r3, #2
 800533a:	fa02 f303 	lsl.w	r3, r2, r3
 800533e:	693a      	ldr	r2, [r7, #16]
 8005340:	4313      	orrs	r3, r2
 8005342:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8005344:	697b      	ldr	r3, [r7, #20]
 8005346:	08da      	lsrs	r2, r3, #3
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	3208      	adds	r2, #8
 800534c:	6939      	ldr	r1, [r7, #16]
 800534e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005358:	697b      	ldr	r3, [r7, #20]
 800535a:	005b      	lsls	r3, r3, #1
 800535c:	2203      	movs	r2, #3
 800535e:	fa02 f303 	lsl.w	r3, r2, r3
 8005362:	43db      	mvns	r3, r3
 8005364:	693a      	ldr	r2, [r7, #16]
 8005366:	4013      	ands	r3, r2
 8005368:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800536a:	683b      	ldr	r3, [r7, #0]
 800536c:	685b      	ldr	r3, [r3, #4]
 800536e:	f003 0203 	and.w	r2, r3, #3
 8005372:	697b      	ldr	r3, [r7, #20]
 8005374:	005b      	lsls	r3, r3, #1
 8005376:	fa02 f303 	lsl.w	r3, r2, r3
 800537a:	693a      	ldr	r2, [r7, #16]
 800537c:	4313      	orrs	r3, r2
 800537e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	693a      	ldr	r2, [r7, #16]
 8005384:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005386:	683b      	ldr	r3, [r7, #0]
 8005388:	685b      	ldr	r3, [r3, #4]
 800538a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800538e:	2b00      	cmp	r3, #0
 8005390:	f000 80a6 	beq.w	80054e0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005394:	4b5b      	ldr	r3, [pc, #364]	@ (8005504 <HAL_GPIO_Init+0x2e4>)
 8005396:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005398:	4a5a      	ldr	r2, [pc, #360]	@ (8005504 <HAL_GPIO_Init+0x2e4>)
 800539a:	f043 0301 	orr.w	r3, r3, #1
 800539e:	6613      	str	r3, [r2, #96]	@ 0x60
 80053a0:	4b58      	ldr	r3, [pc, #352]	@ (8005504 <HAL_GPIO_Init+0x2e4>)
 80053a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80053a4:	f003 0301 	and.w	r3, r3, #1
 80053a8:	60bb      	str	r3, [r7, #8]
 80053aa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80053ac:	4a56      	ldr	r2, [pc, #344]	@ (8005508 <HAL_GPIO_Init+0x2e8>)
 80053ae:	697b      	ldr	r3, [r7, #20]
 80053b0:	089b      	lsrs	r3, r3, #2
 80053b2:	3302      	adds	r3, #2
 80053b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80053b8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80053ba:	697b      	ldr	r3, [r7, #20]
 80053bc:	f003 0303 	and.w	r3, r3, #3
 80053c0:	009b      	lsls	r3, r3, #2
 80053c2:	220f      	movs	r2, #15
 80053c4:	fa02 f303 	lsl.w	r3, r2, r3
 80053c8:	43db      	mvns	r3, r3
 80053ca:	693a      	ldr	r2, [r7, #16]
 80053cc:	4013      	ands	r3, r2
 80053ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80053d6:	d01f      	beq.n	8005418 <HAL_GPIO_Init+0x1f8>
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	4a4c      	ldr	r2, [pc, #304]	@ (800550c <HAL_GPIO_Init+0x2ec>)
 80053dc:	4293      	cmp	r3, r2
 80053de:	d019      	beq.n	8005414 <HAL_GPIO_Init+0x1f4>
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	4a4b      	ldr	r2, [pc, #300]	@ (8005510 <HAL_GPIO_Init+0x2f0>)
 80053e4:	4293      	cmp	r3, r2
 80053e6:	d013      	beq.n	8005410 <HAL_GPIO_Init+0x1f0>
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	4a4a      	ldr	r2, [pc, #296]	@ (8005514 <HAL_GPIO_Init+0x2f4>)
 80053ec:	4293      	cmp	r3, r2
 80053ee:	d00d      	beq.n	800540c <HAL_GPIO_Init+0x1ec>
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	4a49      	ldr	r2, [pc, #292]	@ (8005518 <HAL_GPIO_Init+0x2f8>)
 80053f4:	4293      	cmp	r3, r2
 80053f6:	d007      	beq.n	8005408 <HAL_GPIO_Init+0x1e8>
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	4a48      	ldr	r2, [pc, #288]	@ (800551c <HAL_GPIO_Init+0x2fc>)
 80053fc:	4293      	cmp	r3, r2
 80053fe:	d101      	bne.n	8005404 <HAL_GPIO_Init+0x1e4>
 8005400:	2305      	movs	r3, #5
 8005402:	e00a      	b.n	800541a <HAL_GPIO_Init+0x1fa>
 8005404:	2306      	movs	r3, #6
 8005406:	e008      	b.n	800541a <HAL_GPIO_Init+0x1fa>
 8005408:	2304      	movs	r3, #4
 800540a:	e006      	b.n	800541a <HAL_GPIO_Init+0x1fa>
 800540c:	2303      	movs	r3, #3
 800540e:	e004      	b.n	800541a <HAL_GPIO_Init+0x1fa>
 8005410:	2302      	movs	r3, #2
 8005412:	e002      	b.n	800541a <HAL_GPIO_Init+0x1fa>
 8005414:	2301      	movs	r3, #1
 8005416:	e000      	b.n	800541a <HAL_GPIO_Init+0x1fa>
 8005418:	2300      	movs	r3, #0
 800541a:	697a      	ldr	r2, [r7, #20]
 800541c:	f002 0203 	and.w	r2, r2, #3
 8005420:	0092      	lsls	r2, r2, #2
 8005422:	4093      	lsls	r3, r2
 8005424:	693a      	ldr	r2, [r7, #16]
 8005426:	4313      	orrs	r3, r2
 8005428:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800542a:	4937      	ldr	r1, [pc, #220]	@ (8005508 <HAL_GPIO_Init+0x2e8>)
 800542c:	697b      	ldr	r3, [r7, #20]
 800542e:	089b      	lsrs	r3, r3, #2
 8005430:	3302      	adds	r3, #2
 8005432:	693a      	ldr	r2, [r7, #16]
 8005434:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005438:	4b39      	ldr	r3, [pc, #228]	@ (8005520 <HAL_GPIO_Init+0x300>)
 800543a:	689b      	ldr	r3, [r3, #8]
 800543c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	43db      	mvns	r3, r3
 8005442:	693a      	ldr	r2, [r7, #16]
 8005444:	4013      	ands	r3, r2
 8005446:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005448:	683b      	ldr	r3, [r7, #0]
 800544a:	685b      	ldr	r3, [r3, #4]
 800544c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005450:	2b00      	cmp	r3, #0
 8005452:	d003      	beq.n	800545c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8005454:	693a      	ldr	r2, [r7, #16]
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	4313      	orrs	r3, r2
 800545a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800545c:	4a30      	ldr	r2, [pc, #192]	@ (8005520 <HAL_GPIO_Init+0x300>)
 800545e:	693b      	ldr	r3, [r7, #16]
 8005460:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005462:	4b2f      	ldr	r3, [pc, #188]	@ (8005520 <HAL_GPIO_Init+0x300>)
 8005464:	68db      	ldr	r3, [r3, #12]
 8005466:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	43db      	mvns	r3, r3
 800546c:	693a      	ldr	r2, [r7, #16]
 800546e:	4013      	ands	r3, r2
 8005470:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005472:	683b      	ldr	r3, [r7, #0]
 8005474:	685b      	ldr	r3, [r3, #4]
 8005476:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800547a:	2b00      	cmp	r3, #0
 800547c:	d003      	beq.n	8005486 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800547e:	693a      	ldr	r2, [r7, #16]
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	4313      	orrs	r3, r2
 8005484:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005486:	4a26      	ldr	r2, [pc, #152]	@ (8005520 <HAL_GPIO_Init+0x300>)
 8005488:	693b      	ldr	r3, [r7, #16]
 800548a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800548c:	4b24      	ldr	r3, [pc, #144]	@ (8005520 <HAL_GPIO_Init+0x300>)
 800548e:	685b      	ldr	r3, [r3, #4]
 8005490:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	43db      	mvns	r3, r3
 8005496:	693a      	ldr	r2, [r7, #16]
 8005498:	4013      	ands	r3, r2
 800549a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800549c:	683b      	ldr	r3, [r7, #0]
 800549e:	685b      	ldr	r3, [r3, #4]
 80054a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d003      	beq.n	80054b0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80054a8:	693a      	ldr	r2, [r7, #16]
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	4313      	orrs	r3, r2
 80054ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80054b0:	4a1b      	ldr	r2, [pc, #108]	@ (8005520 <HAL_GPIO_Init+0x300>)
 80054b2:	693b      	ldr	r3, [r7, #16]
 80054b4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80054b6:	4b1a      	ldr	r3, [pc, #104]	@ (8005520 <HAL_GPIO_Init+0x300>)
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	43db      	mvns	r3, r3
 80054c0:	693a      	ldr	r2, [r7, #16]
 80054c2:	4013      	ands	r3, r2
 80054c4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80054c6:	683b      	ldr	r3, [r7, #0]
 80054c8:	685b      	ldr	r3, [r3, #4]
 80054ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d003      	beq.n	80054da <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80054d2:	693a      	ldr	r2, [r7, #16]
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	4313      	orrs	r3, r2
 80054d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80054da:	4a11      	ldr	r2, [pc, #68]	@ (8005520 <HAL_GPIO_Init+0x300>)
 80054dc:	693b      	ldr	r3, [r7, #16]
 80054de:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80054e0:	697b      	ldr	r3, [r7, #20]
 80054e2:	3301      	adds	r3, #1
 80054e4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	681a      	ldr	r2, [r3, #0]
 80054ea:	697b      	ldr	r3, [r7, #20]
 80054ec:	fa22 f303 	lsr.w	r3, r2, r3
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	f47f ae9d 	bne.w	8005230 <HAL_GPIO_Init+0x10>
  }
}
 80054f6:	bf00      	nop
 80054f8:	bf00      	nop
 80054fa:	371c      	adds	r7, #28
 80054fc:	46bd      	mov	sp, r7
 80054fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005502:	4770      	bx	lr
 8005504:	40021000 	.word	0x40021000
 8005508:	40010000 	.word	0x40010000
 800550c:	48000400 	.word	0x48000400
 8005510:	48000800 	.word	0x48000800
 8005514:	48000c00 	.word	0x48000c00
 8005518:	48001000 	.word	0x48001000
 800551c:	48001400 	.word	0x48001400
 8005520:	40010400 	.word	0x40010400

08005524 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005524:	b480      	push	{r7}
 8005526:	b083      	sub	sp, #12
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
 800552c:	460b      	mov	r3, r1
 800552e:	807b      	strh	r3, [r7, #2]
 8005530:	4613      	mov	r3, r2
 8005532:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005534:	787b      	ldrb	r3, [r7, #1]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d003      	beq.n	8005542 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800553a:	887a      	ldrh	r2, [r7, #2]
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005540:	e002      	b.n	8005548 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005542:	887a      	ldrh	r2, [r7, #2]
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005548:	bf00      	nop
 800554a:	370c      	adds	r7, #12
 800554c:	46bd      	mov	sp, r7
 800554e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005552:	4770      	bx	lr

08005554 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005554:	b480      	push	{r7}
 8005556:	b085      	sub	sp, #20
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2b00      	cmp	r3, #0
 8005560:	d141      	bne.n	80055e6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005562:	4b4b      	ldr	r3, [pc, #300]	@ (8005690 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800556a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800556e:	d131      	bne.n	80055d4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005570:	4b47      	ldr	r3, [pc, #284]	@ (8005690 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005572:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005576:	4a46      	ldr	r2, [pc, #280]	@ (8005690 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005578:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800557c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005580:	4b43      	ldr	r3, [pc, #268]	@ (8005690 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005588:	4a41      	ldr	r2, [pc, #260]	@ (8005690 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800558a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800558e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005590:	4b40      	ldr	r3, [pc, #256]	@ (8005694 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	2232      	movs	r2, #50	@ 0x32
 8005596:	fb02 f303 	mul.w	r3, r2, r3
 800559a:	4a3f      	ldr	r2, [pc, #252]	@ (8005698 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800559c:	fba2 2303 	umull	r2, r3, r2, r3
 80055a0:	0c9b      	lsrs	r3, r3, #18
 80055a2:	3301      	adds	r3, #1
 80055a4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80055a6:	e002      	b.n	80055ae <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	3b01      	subs	r3, #1
 80055ac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80055ae:	4b38      	ldr	r3, [pc, #224]	@ (8005690 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055b0:	695b      	ldr	r3, [r3, #20]
 80055b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80055ba:	d102      	bne.n	80055c2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d1f2      	bne.n	80055a8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80055c2:	4b33      	ldr	r3, [pc, #204]	@ (8005690 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055c4:	695b      	ldr	r3, [r3, #20]
 80055c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80055ce:	d158      	bne.n	8005682 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80055d0:	2303      	movs	r3, #3
 80055d2:	e057      	b.n	8005684 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80055d4:	4b2e      	ldr	r3, [pc, #184]	@ (8005690 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80055da:	4a2d      	ldr	r2, [pc, #180]	@ (8005690 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80055e0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80055e4:	e04d      	b.n	8005682 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80055ec:	d141      	bne.n	8005672 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80055ee:	4b28      	ldr	r3, [pc, #160]	@ (8005690 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80055f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80055fa:	d131      	bne.n	8005660 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80055fc:	4b24      	ldr	r3, [pc, #144]	@ (8005690 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005602:	4a23      	ldr	r2, [pc, #140]	@ (8005690 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005604:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005608:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800560c:	4b20      	ldr	r3, [pc, #128]	@ (8005690 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005614:	4a1e      	ldr	r2, [pc, #120]	@ (8005690 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005616:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800561a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800561c:	4b1d      	ldr	r3, [pc, #116]	@ (8005694 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	2232      	movs	r2, #50	@ 0x32
 8005622:	fb02 f303 	mul.w	r3, r2, r3
 8005626:	4a1c      	ldr	r2, [pc, #112]	@ (8005698 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005628:	fba2 2303 	umull	r2, r3, r2, r3
 800562c:	0c9b      	lsrs	r3, r3, #18
 800562e:	3301      	adds	r3, #1
 8005630:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005632:	e002      	b.n	800563a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	3b01      	subs	r3, #1
 8005638:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800563a:	4b15      	ldr	r3, [pc, #84]	@ (8005690 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800563c:	695b      	ldr	r3, [r3, #20]
 800563e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005642:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005646:	d102      	bne.n	800564e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d1f2      	bne.n	8005634 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800564e:	4b10      	ldr	r3, [pc, #64]	@ (8005690 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005650:	695b      	ldr	r3, [r3, #20]
 8005652:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005656:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800565a:	d112      	bne.n	8005682 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800565c:	2303      	movs	r3, #3
 800565e:	e011      	b.n	8005684 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005660:	4b0b      	ldr	r3, [pc, #44]	@ (8005690 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005662:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005666:	4a0a      	ldr	r2, [pc, #40]	@ (8005690 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005668:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800566c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005670:	e007      	b.n	8005682 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005672:	4b07      	ldr	r3, [pc, #28]	@ (8005690 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800567a:	4a05      	ldr	r2, [pc, #20]	@ (8005690 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800567c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005680:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8005682:	2300      	movs	r3, #0
}
 8005684:	4618      	mov	r0, r3
 8005686:	3714      	adds	r7, #20
 8005688:	46bd      	mov	sp, r7
 800568a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568e:	4770      	bx	lr
 8005690:	40007000 	.word	0x40007000
 8005694:	20000028 	.word	0x20000028
 8005698:	431bde83 	.word	0x431bde83

0800569c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800569c:	b480      	push	{r7}
 800569e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80056a0:	4b05      	ldr	r3, [pc, #20]	@ (80056b8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80056a2:	689b      	ldr	r3, [r3, #8]
 80056a4:	4a04      	ldr	r2, [pc, #16]	@ (80056b8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80056a6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80056aa:	6093      	str	r3, [r2, #8]
}
 80056ac:	bf00      	nop
 80056ae:	46bd      	mov	sp, r7
 80056b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b4:	4770      	bx	lr
 80056b6:	bf00      	nop
 80056b8:	40007000 	.word	0x40007000

080056bc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	b088      	sub	sp, #32
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d101      	bne.n	80056ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80056ca:	2301      	movs	r3, #1
 80056cc:	e2fe      	b.n	8005ccc <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f003 0301 	and.w	r3, r3, #1
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d075      	beq.n	80057c6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80056da:	4b97      	ldr	r3, [pc, #604]	@ (8005938 <HAL_RCC_OscConfig+0x27c>)
 80056dc:	689b      	ldr	r3, [r3, #8]
 80056de:	f003 030c 	and.w	r3, r3, #12
 80056e2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80056e4:	4b94      	ldr	r3, [pc, #592]	@ (8005938 <HAL_RCC_OscConfig+0x27c>)
 80056e6:	68db      	ldr	r3, [r3, #12]
 80056e8:	f003 0303 	and.w	r3, r3, #3
 80056ec:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80056ee:	69bb      	ldr	r3, [r7, #24]
 80056f0:	2b0c      	cmp	r3, #12
 80056f2:	d102      	bne.n	80056fa <HAL_RCC_OscConfig+0x3e>
 80056f4:	697b      	ldr	r3, [r7, #20]
 80056f6:	2b03      	cmp	r3, #3
 80056f8:	d002      	beq.n	8005700 <HAL_RCC_OscConfig+0x44>
 80056fa:	69bb      	ldr	r3, [r7, #24]
 80056fc:	2b08      	cmp	r3, #8
 80056fe:	d10b      	bne.n	8005718 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005700:	4b8d      	ldr	r3, [pc, #564]	@ (8005938 <HAL_RCC_OscConfig+0x27c>)
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005708:	2b00      	cmp	r3, #0
 800570a:	d05b      	beq.n	80057c4 <HAL_RCC_OscConfig+0x108>
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	685b      	ldr	r3, [r3, #4]
 8005710:	2b00      	cmp	r3, #0
 8005712:	d157      	bne.n	80057c4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005714:	2301      	movs	r3, #1
 8005716:	e2d9      	b.n	8005ccc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	685b      	ldr	r3, [r3, #4]
 800571c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005720:	d106      	bne.n	8005730 <HAL_RCC_OscConfig+0x74>
 8005722:	4b85      	ldr	r3, [pc, #532]	@ (8005938 <HAL_RCC_OscConfig+0x27c>)
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	4a84      	ldr	r2, [pc, #528]	@ (8005938 <HAL_RCC_OscConfig+0x27c>)
 8005728:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800572c:	6013      	str	r3, [r2, #0]
 800572e:	e01d      	b.n	800576c <HAL_RCC_OscConfig+0xb0>
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	685b      	ldr	r3, [r3, #4]
 8005734:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005738:	d10c      	bne.n	8005754 <HAL_RCC_OscConfig+0x98>
 800573a:	4b7f      	ldr	r3, [pc, #508]	@ (8005938 <HAL_RCC_OscConfig+0x27c>)
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	4a7e      	ldr	r2, [pc, #504]	@ (8005938 <HAL_RCC_OscConfig+0x27c>)
 8005740:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005744:	6013      	str	r3, [r2, #0]
 8005746:	4b7c      	ldr	r3, [pc, #496]	@ (8005938 <HAL_RCC_OscConfig+0x27c>)
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	4a7b      	ldr	r2, [pc, #492]	@ (8005938 <HAL_RCC_OscConfig+0x27c>)
 800574c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005750:	6013      	str	r3, [r2, #0]
 8005752:	e00b      	b.n	800576c <HAL_RCC_OscConfig+0xb0>
 8005754:	4b78      	ldr	r3, [pc, #480]	@ (8005938 <HAL_RCC_OscConfig+0x27c>)
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	4a77      	ldr	r2, [pc, #476]	@ (8005938 <HAL_RCC_OscConfig+0x27c>)
 800575a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800575e:	6013      	str	r3, [r2, #0]
 8005760:	4b75      	ldr	r3, [pc, #468]	@ (8005938 <HAL_RCC_OscConfig+0x27c>)
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	4a74      	ldr	r2, [pc, #464]	@ (8005938 <HAL_RCC_OscConfig+0x27c>)
 8005766:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800576a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	685b      	ldr	r3, [r3, #4]
 8005770:	2b00      	cmp	r3, #0
 8005772:	d013      	beq.n	800579c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005774:	f7fd fb72 	bl	8002e5c <HAL_GetTick>
 8005778:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800577a:	e008      	b.n	800578e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800577c:	f7fd fb6e 	bl	8002e5c <HAL_GetTick>
 8005780:	4602      	mov	r2, r0
 8005782:	693b      	ldr	r3, [r7, #16]
 8005784:	1ad3      	subs	r3, r2, r3
 8005786:	2b64      	cmp	r3, #100	@ 0x64
 8005788:	d901      	bls.n	800578e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800578a:	2303      	movs	r3, #3
 800578c:	e29e      	b.n	8005ccc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800578e:	4b6a      	ldr	r3, [pc, #424]	@ (8005938 <HAL_RCC_OscConfig+0x27c>)
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005796:	2b00      	cmp	r3, #0
 8005798:	d0f0      	beq.n	800577c <HAL_RCC_OscConfig+0xc0>
 800579a:	e014      	b.n	80057c6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800579c:	f7fd fb5e 	bl	8002e5c <HAL_GetTick>
 80057a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80057a2:	e008      	b.n	80057b6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80057a4:	f7fd fb5a 	bl	8002e5c <HAL_GetTick>
 80057a8:	4602      	mov	r2, r0
 80057aa:	693b      	ldr	r3, [r7, #16]
 80057ac:	1ad3      	subs	r3, r2, r3
 80057ae:	2b64      	cmp	r3, #100	@ 0x64
 80057b0:	d901      	bls.n	80057b6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80057b2:	2303      	movs	r3, #3
 80057b4:	e28a      	b.n	8005ccc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80057b6:	4b60      	ldr	r3, [pc, #384]	@ (8005938 <HAL_RCC_OscConfig+0x27c>)
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d1f0      	bne.n	80057a4 <HAL_RCC_OscConfig+0xe8>
 80057c2:	e000      	b.n	80057c6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f003 0302 	and.w	r3, r3, #2
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d075      	beq.n	80058be <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80057d2:	4b59      	ldr	r3, [pc, #356]	@ (8005938 <HAL_RCC_OscConfig+0x27c>)
 80057d4:	689b      	ldr	r3, [r3, #8]
 80057d6:	f003 030c 	and.w	r3, r3, #12
 80057da:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80057dc:	4b56      	ldr	r3, [pc, #344]	@ (8005938 <HAL_RCC_OscConfig+0x27c>)
 80057de:	68db      	ldr	r3, [r3, #12]
 80057e0:	f003 0303 	and.w	r3, r3, #3
 80057e4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80057e6:	69bb      	ldr	r3, [r7, #24]
 80057e8:	2b0c      	cmp	r3, #12
 80057ea:	d102      	bne.n	80057f2 <HAL_RCC_OscConfig+0x136>
 80057ec:	697b      	ldr	r3, [r7, #20]
 80057ee:	2b02      	cmp	r3, #2
 80057f0:	d002      	beq.n	80057f8 <HAL_RCC_OscConfig+0x13c>
 80057f2:	69bb      	ldr	r3, [r7, #24]
 80057f4:	2b04      	cmp	r3, #4
 80057f6:	d11f      	bne.n	8005838 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80057f8:	4b4f      	ldr	r3, [pc, #316]	@ (8005938 <HAL_RCC_OscConfig+0x27c>)
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005800:	2b00      	cmp	r3, #0
 8005802:	d005      	beq.n	8005810 <HAL_RCC_OscConfig+0x154>
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	68db      	ldr	r3, [r3, #12]
 8005808:	2b00      	cmp	r3, #0
 800580a:	d101      	bne.n	8005810 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800580c:	2301      	movs	r3, #1
 800580e:	e25d      	b.n	8005ccc <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005810:	4b49      	ldr	r3, [pc, #292]	@ (8005938 <HAL_RCC_OscConfig+0x27c>)
 8005812:	685b      	ldr	r3, [r3, #4]
 8005814:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	691b      	ldr	r3, [r3, #16]
 800581c:	061b      	lsls	r3, r3, #24
 800581e:	4946      	ldr	r1, [pc, #280]	@ (8005938 <HAL_RCC_OscConfig+0x27c>)
 8005820:	4313      	orrs	r3, r2
 8005822:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005824:	4b45      	ldr	r3, [pc, #276]	@ (800593c <HAL_RCC_OscConfig+0x280>)
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	4618      	mov	r0, r3
 800582a:	f7fc ff43 	bl	80026b4 <HAL_InitTick>
 800582e:	4603      	mov	r3, r0
 8005830:	2b00      	cmp	r3, #0
 8005832:	d043      	beq.n	80058bc <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8005834:	2301      	movs	r3, #1
 8005836:	e249      	b.n	8005ccc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	68db      	ldr	r3, [r3, #12]
 800583c:	2b00      	cmp	r3, #0
 800583e:	d023      	beq.n	8005888 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005840:	4b3d      	ldr	r3, [pc, #244]	@ (8005938 <HAL_RCC_OscConfig+0x27c>)
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	4a3c      	ldr	r2, [pc, #240]	@ (8005938 <HAL_RCC_OscConfig+0x27c>)
 8005846:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800584a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800584c:	f7fd fb06 	bl	8002e5c <HAL_GetTick>
 8005850:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005852:	e008      	b.n	8005866 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005854:	f7fd fb02 	bl	8002e5c <HAL_GetTick>
 8005858:	4602      	mov	r2, r0
 800585a:	693b      	ldr	r3, [r7, #16]
 800585c:	1ad3      	subs	r3, r2, r3
 800585e:	2b02      	cmp	r3, #2
 8005860:	d901      	bls.n	8005866 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8005862:	2303      	movs	r3, #3
 8005864:	e232      	b.n	8005ccc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005866:	4b34      	ldr	r3, [pc, #208]	@ (8005938 <HAL_RCC_OscConfig+0x27c>)
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800586e:	2b00      	cmp	r3, #0
 8005870:	d0f0      	beq.n	8005854 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005872:	4b31      	ldr	r3, [pc, #196]	@ (8005938 <HAL_RCC_OscConfig+0x27c>)
 8005874:	685b      	ldr	r3, [r3, #4]
 8005876:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	691b      	ldr	r3, [r3, #16]
 800587e:	061b      	lsls	r3, r3, #24
 8005880:	492d      	ldr	r1, [pc, #180]	@ (8005938 <HAL_RCC_OscConfig+0x27c>)
 8005882:	4313      	orrs	r3, r2
 8005884:	604b      	str	r3, [r1, #4]
 8005886:	e01a      	b.n	80058be <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005888:	4b2b      	ldr	r3, [pc, #172]	@ (8005938 <HAL_RCC_OscConfig+0x27c>)
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	4a2a      	ldr	r2, [pc, #168]	@ (8005938 <HAL_RCC_OscConfig+0x27c>)
 800588e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005892:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005894:	f7fd fae2 	bl	8002e5c <HAL_GetTick>
 8005898:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800589a:	e008      	b.n	80058ae <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800589c:	f7fd fade 	bl	8002e5c <HAL_GetTick>
 80058a0:	4602      	mov	r2, r0
 80058a2:	693b      	ldr	r3, [r7, #16]
 80058a4:	1ad3      	subs	r3, r2, r3
 80058a6:	2b02      	cmp	r3, #2
 80058a8:	d901      	bls.n	80058ae <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80058aa:	2303      	movs	r3, #3
 80058ac:	e20e      	b.n	8005ccc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80058ae:	4b22      	ldr	r3, [pc, #136]	@ (8005938 <HAL_RCC_OscConfig+0x27c>)
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d1f0      	bne.n	800589c <HAL_RCC_OscConfig+0x1e0>
 80058ba:	e000      	b.n	80058be <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80058bc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f003 0308 	and.w	r3, r3, #8
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d041      	beq.n	800594e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	695b      	ldr	r3, [r3, #20]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d01c      	beq.n	800590c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80058d2:	4b19      	ldr	r3, [pc, #100]	@ (8005938 <HAL_RCC_OscConfig+0x27c>)
 80058d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80058d8:	4a17      	ldr	r2, [pc, #92]	@ (8005938 <HAL_RCC_OscConfig+0x27c>)
 80058da:	f043 0301 	orr.w	r3, r3, #1
 80058de:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058e2:	f7fd fabb 	bl	8002e5c <HAL_GetTick>
 80058e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80058e8:	e008      	b.n	80058fc <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80058ea:	f7fd fab7 	bl	8002e5c <HAL_GetTick>
 80058ee:	4602      	mov	r2, r0
 80058f0:	693b      	ldr	r3, [r7, #16]
 80058f2:	1ad3      	subs	r3, r2, r3
 80058f4:	2b02      	cmp	r3, #2
 80058f6:	d901      	bls.n	80058fc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80058f8:	2303      	movs	r3, #3
 80058fa:	e1e7      	b.n	8005ccc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80058fc:	4b0e      	ldr	r3, [pc, #56]	@ (8005938 <HAL_RCC_OscConfig+0x27c>)
 80058fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005902:	f003 0302 	and.w	r3, r3, #2
 8005906:	2b00      	cmp	r3, #0
 8005908:	d0ef      	beq.n	80058ea <HAL_RCC_OscConfig+0x22e>
 800590a:	e020      	b.n	800594e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800590c:	4b0a      	ldr	r3, [pc, #40]	@ (8005938 <HAL_RCC_OscConfig+0x27c>)
 800590e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005912:	4a09      	ldr	r2, [pc, #36]	@ (8005938 <HAL_RCC_OscConfig+0x27c>)
 8005914:	f023 0301 	bic.w	r3, r3, #1
 8005918:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800591c:	f7fd fa9e 	bl	8002e5c <HAL_GetTick>
 8005920:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005922:	e00d      	b.n	8005940 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005924:	f7fd fa9a 	bl	8002e5c <HAL_GetTick>
 8005928:	4602      	mov	r2, r0
 800592a:	693b      	ldr	r3, [r7, #16]
 800592c:	1ad3      	subs	r3, r2, r3
 800592e:	2b02      	cmp	r3, #2
 8005930:	d906      	bls.n	8005940 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005932:	2303      	movs	r3, #3
 8005934:	e1ca      	b.n	8005ccc <HAL_RCC_OscConfig+0x610>
 8005936:	bf00      	nop
 8005938:	40021000 	.word	0x40021000
 800593c:	20000040 	.word	0x20000040
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005940:	4b8c      	ldr	r3, [pc, #560]	@ (8005b74 <HAL_RCC_OscConfig+0x4b8>)
 8005942:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005946:	f003 0302 	and.w	r3, r3, #2
 800594a:	2b00      	cmp	r3, #0
 800594c:	d1ea      	bne.n	8005924 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f003 0304 	and.w	r3, r3, #4
 8005956:	2b00      	cmp	r3, #0
 8005958:	f000 80a6 	beq.w	8005aa8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800595c:	2300      	movs	r3, #0
 800595e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005960:	4b84      	ldr	r3, [pc, #528]	@ (8005b74 <HAL_RCC_OscConfig+0x4b8>)
 8005962:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005964:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005968:	2b00      	cmp	r3, #0
 800596a:	d101      	bne.n	8005970 <HAL_RCC_OscConfig+0x2b4>
 800596c:	2301      	movs	r3, #1
 800596e:	e000      	b.n	8005972 <HAL_RCC_OscConfig+0x2b6>
 8005970:	2300      	movs	r3, #0
 8005972:	2b00      	cmp	r3, #0
 8005974:	d00d      	beq.n	8005992 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005976:	4b7f      	ldr	r3, [pc, #508]	@ (8005b74 <HAL_RCC_OscConfig+0x4b8>)
 8005978:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800597a:	4a7e      	ldr	r2, [pc, #504]	@ (8005b74 <HAL_RCC_OscConfig+0x4b8>)
 800597c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005980:	6593      	str	r3, [r2, #88]	@ 0x58
 8005982:	4b7c      	ldr	r3, [pc, #496]	@ (8005b74 <HAL_RCC_OscConfig+0x4b8>)
 8005984:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005986:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800598a:	60fb      	str	r3, [r7, #12]
 800598c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800598e:	2301      	movs	r3, #1
 8005990:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005992:	4b79      	ldr	r3, [pc, #484]	@ (8005b78 <HAL_RCC_OscConfig+0x4bc>)
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800599a:	2b00      	cmp	r3, #0
 800599c:	d118      	bne.n	80059d0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800599e:	4b76      	ldr	r3, [pc, #472]	@ (8005b78 <HAL_RCC_OscConfig+0x4bc>)
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	4a75      	ldr	r2, [pc, #468]	@ (8005b78 <HAL_RCC_OscConfig+0x4bc>)
 80059a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80059a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80059aa:	f7fd fa57 	bl	8002e5c <HAL_GetTick>
 80059ae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80059b0:	e008      	b.n	80059c4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80059b2:	f7fd fa53 	bl	8002e5c <HAL_GetTick>
 80059b6:	4602      	mov	r2, r0
 80059b8:	693b      	ldr	r3, [r7, #16]
 80059ba:	1ad3      	subs	r3, r2, r3
 80059bc:	2b02      	cmp	r3, #2
 80059be:	d901      	bls.n	80059c4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80059c0:	2303      	movs	r3, #3
 80059c2:	e183      	b.n	8005ccc <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80059c4:	4b6c      	ldr	r3, [pc, #432]	@ (8005b78 <HAL_RCC_OscConfig+0x4bc>)
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d0f0      	beq.n	80059b2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	689b      	ldr	r3, [r3, #8]
 80059d4:	2b01      	cmp	r3, #1
 80059d6:	d108      	bne.n	80059ea <HAL_RCC_OscConfig+0x32e>
 80059d8:	4b66      	ldr	r3, [pc, #408]	@ (8005b74 <HAL_RCC_OscConfig+0x4b8>)
 80059da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059de:	4a65      	ldr	r2, [pc, #404]	@ (8005b74 <HAL_RCC_OscConfig+0x4b8>)
 80059e0:	f043 0301 	orr.w	r3, r3, #1
 80059e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80059e8:	e024      	b.n	8005a34 <HAL_RCC_OscConfig+0x378>
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	689b      	ldr	r3, [r3, #8]
 80059ee:	2b05      	cmp	r3, #5
 80059f0:	d110      	bne.n	8005a14 <HAL_RCC_OscConfig+0x358>
 80059f2:	4b60      	ldr	r3, [pc, #384]	@ (8005b74 <HAL_RCC_OscConfig+0x4b8>)
 80059f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059f8:	4a5e      	ldr	r2, [pc, #376]	@ (8005b74 <HAL_RCC_OscConfig+0x4b8>)
 80059fa:	f043 0304 	orr.w	r3, r3, #4
 80059fe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005a02:	4b5c      	ldr	r3, [pc, #368]	@ (8005b74 <HAL_RCC_OscConfig+0x4b8>)
 8005a04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a08:	4a5a      	ldr	r2, [pc, #360]	@ (8005b74 <HAL_RCC_OscConfig+0x4b8>)
 8005a0a:	f043 0301 	orr.w	r3, r3, #1
 8005a0e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005a12:	e00f      	b.n	8005a34 <HAL_RCC_OscConfig+0x378>
 8005a14:	4b57      	ldr	r3, [pc, #348]	@ (8005b74 <HAL_RCC_OscConfig+0x4b8>)
 8005a16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a1a:	4a56      	ldr	r2, [pc, #344]	@ (8005b74 <HAL_RCC_OscConfig+0x4b8>)
 8005a1c:	f023 0301 	bic.w	r3, r3, #1
 8005a20:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005a24:	4b53      	ldr	r3, [pc, #332]	@ (8005b74 <HAL_RCC_OscConfig+0x4b8>)
 8005a26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a2a:	4a52      	ldr	r2, [pc, #328]	@ (8005b74 <HAL_RCC_OscConfig+0x4b8>)
 8005a2c:	f023 0304 	bic.w	r3, r3, #4
 8005a30:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	689b      	ldr	r3, [r3, #8]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d016      	beq.n	8005a6a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a3c:	f7fd fa0e 	bl	8002e5c <HAL_GetTick>
 8005a40:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a42:	e00a      	b.n	8005a5a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a44:	f7fd fa0a 	bl	8002e5c <HAL_GetTick>
 8005a48:	4602      	mov	r2, r0
 8005a4a:	693b      	ldr	r3, [r7, #16]
 8005a4c:	1ad3      	subs	r3, r2, r3
 8005a4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a52:	4293      	cmp	r3, r2
 8005a54:	d901      	bls.n	8005a5a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8005a56:	2303      	movs	r3, #3
 8005a58:	e138      	b.n	8005ccc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a5a:	4b46      	ldr	r3, [pc, #280]	@ (8005b74 <HAL_RCC_OscConfig+0x4b8>)
 8005a5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a60:	f003 0302 	and.w	r3, r3, #2
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d0ed      	beq.n	8005a44 <HAL_RCC_OscConfig+0x388>
 8005a68:	e015      	b.n	8005a96 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a6a:	f7fd f9f7 	bl	8002e5c <HAL_GetTick>
 8005a6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005a70:	e00a      	b.n	8005a88 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a72:	f7fd f9f3 	bl	8002e5c <HAL_GetTick>
 8005a76:	4602      	mov	r2, r0
 8005a78:	693b      	ldr	r3, [r7, #16]
 8005a7a:	1ad3      	subs	r3, r2, r3
 8005a7c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a80:	4293      	cmp	r3, r2
 8005a82:	d901      	bls.n	8005a88 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8005a84:	2303      	movs	r3, #3
 8005a86:	e121      	b.n	8005ccc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005a88:	4b3a      	ldr	r3, [pc, #232]	@ (8005b74 <HAL_RCC_OscConfig+0x4b8>)
 8005a8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a8e:	f003 0302 	and.w	r3, r3, #2
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d1ed      	bne.n	8005a72 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005a96:	7ffb      	ldrb	r3, [r7, #31]
 8005a98:	2b01      	cmp	r3, #1
 8005a9a:	d105      	bne.n	8005aa8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a9c:	4b35      	ldr	r3, [pc, #212]	@ (8005b74 <HAL_RCC_OscConfig+0x4b8>)
 8005a9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005aa0:	4a34      	ldr	r2, [pc, #208]	@ (8005b74 <HAL_RCC_OscConfig+0x4b8>)
 8005aa2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005aa6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	f003 0320 	and.w	r3, r3, #32
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d03c      	beq.n	8005b2e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	699b      	ldr	r3, [r3, #24]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d01c      	beq.n	8005af6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005abc:	4b2d      	ldr	r3, [pc, #180]	@ (8005b74 <HAL_RCC_OscConfig+0x4b8>)
 8005abe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005ac2:	4a2c      	ldr	r2, [pc, #176]	@ (8005b74 <HAL_RCC_OscConfig+0x4b8>)
 8005ac4:	f043 0301 	orr.w	r3, r3, #1
 8005ac8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005acc:	f7fd f9c6 	bl	8002e5c <HAL_GetTick>
 8005ad0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005ad2:	e008      	b.n	8005ae6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005ad4:	f7fd f9c2 	bl	8002e5c <HAL_GetTick>
 8005ad8:	4602      	mov	r2, r0
 8005ada:	693b      	ldr	r3, [r7, #16]
 8005adc:	1ad3      	subs	r3, r2, r3
 8005ade:	2b02      	cmp	r3, #2
 8005ae0:	d901      	bls.n	8005ae6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8005ae2:	2303      	movs	r3, #3
 8005ae4:	e0f2      	b.n	8005ccc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005ae6:	4b23      	ldr	r3, [pc, #140]	@ (8005b74 <HAL_RCC_OscConfig+0x4b8>)
 8005ae8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005aec:	f003 0302 	and.w	r3, r3, #2
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d0ef      	beq.n	8005ad4 <HAL_RCC_OscConfig+0x418>
 8005af4:	e01b      	b.n	8005b2e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005af6:	4b1f      	ldr	r3, [pc, #124]	@ (8005b74 <HAL_RCC_OscConfig+0x4b8>)
 8005af8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005afc:	4a1d      	ldr	r2, [pc, #116]	@ (8005b74 <HAL_RCC_OscConfig+0x4b8>)
 8005afe:	f023 0301 	bic.w	r3, r3, #1
 8005b02:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b06:	f7fd f9a9 	bl	8002e5c <HAL_GetTick>
 8005b0a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005b0c:	e008      	b.n	8005b20 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005b0e:	f7fd f9a5 	bl	8002e5c <HAL_GetTick>
 8005b12:	4602      	mov	r2, r0
 8005b14:	693b      	ldr	r3, [r7, #16]
 8005b16:	1ad3      	subs	r3, r2, r3
 8005b18:	2b02      	cmp	r3, #2
 8005b1a:	d901      	bls.n	8005b20 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8005b1c:	2303      	movs	r3, #3
 8005b1e:	e0d5      	b.n	8005ccc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005b20:	4b14      	ldr	r3, [pc, #80]	@ (8005b74 <HAL_RCC_OscConfig+0x4b8>)
 8005b22:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005b26:	f003 0302 	and.w	r3, r3, #2
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d1ef      	bne.n	8005b0e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	69db      	ldr	r3, [r3, #28]
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	f000 80c9 	beq.w	8005cca <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005b38:	4b0e      	ldr	r3, [pc, #56]	@ (8005b74 <HAL_RCC_OscConfig+0x4b8>)
 8005b3a:	689b      	ldr	r3, [r3, #8]
 8005b3c:	f003 030c 	and.w	r3, r3, #12
 8005b40:	2b0c      	cmp	r3, #12
 8005b42:	f000 8083 	beq.w	8005c4c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	69db      	ldr	r3, [r3, #28]
 8005b4a:	2b02      	cmp	r3, #2
 8005b4c:	d15e      	bne.n	8005c0c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b4e:	4b09      	ldr	r3, [pc, #36]	@ (8005b74 <HAL_RCC_OscConfig+0x4b8>)
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	4a08      	ldr	r2, [pc, #32]	@ (8005b74 <HAL_RCC_OscConfig+0x4b8>)
 8005b54:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005b58:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b5a:	f7fd f97f 	bl	8002e5c <HAL_GetTick>
 8005b5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005b60:	e00c      	b.n	8005b7c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b62:	f7fd f97b 	bl	8002e5c <HAL_GetTick>
 8005b66:	4602      	mov	r2, r0
 8005b68:	693b      	ldr	r3, [r7, #16]
 8005b6a:	1ad3      	subs	r3, r2, r3
 8005b6c:	2b02      	cmp	r3, #2
 8005b6e:	d905      	bls.n	8005b7c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8005b70:	2303      	movs	r3, #3
 8005b72:	e0ab      	b.n	8005ccc <HAL_RCC_OscConfig+0x610>
 8005b74:	40021000 	.word	0x40021000
 8005b78:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005b7c:	4b55      	ldr	r3, [pc, #340]	@ (8005cd4 <HAL_RCC_OscConfig+0x618>)
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d1ec      	bne.n	8005b62 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005b88:	4b52      	ldr	r3, [pc, #328]	@ (8005cd4 <HAL_RCC_OscConfig+0x618>)
 8005b8a:	68da      	ldr	r2, [r3, #12]
 8005b8c:	4b52      	ldr	r3, [pc, #328]	@ (8005cd8 <HAL_RCC_OscConfig+0x61c>)
 8005b8e:	4013      	ands	r3, r2
 8005b90:	687a      	ldr	r2, [r7, #4]
 8005b92:	6a11      	ldr	r1, [r2, #32]
 8005b94:	687a      	ldr	r2, [r7, #4]
 8005b96:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005b98:	3a01      	subs	r2, #1
 8005b9a:	0112      	lsls	r2, r2, #4
 8005b9c:	4311      	orrs	r1, r2
 8005b9e:	687a      	ldr	r2, [r7, #4]
 8005ba0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8005ba2:	0212      	lsls	r2, r2, #8
 8005ba4:	4311      	orrs	r1, r2
 8005ba6:	687a      	ldr	r2, [r7, #4]
 8005ba8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005baa:	0852      	lsrs	r2, r2, #1
 8005bac:	3a01      	subs	r2, #1
 8005bae:	0552      	lsls	r2, r2, #21
 8005bb0:	4311      	orrs	r1, r2
 8005bb2:	687a      	ldr	r2, [r7, #4]
 8005bb4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005bb6:	0852      	lsrs	r2, r2, #1
 8005bb8:	3a01      	subs	r2, #1
 8005bba:	0652      	lsls	r2, r2, #25
 8005bbc:	4311      	orrs	r1, r2
 8005bbe:	687a      	ldr	r2, [r7, #4]
 8005bc0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005bc2:	06d2      	lsls	r2, r2, #27
 8005bc4:	430a      	orrs	r2, r1
 8005bc6:	4943      	ldr	r1, [pc, #268]	@ (8005cd4 <HAL_RCC_OscConfig+0x618>)
 8005bc8:	4313      	orrs	r3, r2
 8005bca:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005bcc:	4b41      	ldr	r3, [pc, #260]	@ (8005cd4 <HAL_RCC_OscConfig+0x618>)
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	4a40      	ldr	r2, [pc, #256]	@ (8005cd4 <HAL_RCC_OscConfig+0x618>)
 8005bd2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005bd6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005bd8:	4b3e      	ldr	r3, [pc, #248]	@ (8005cd4 <HAL_RCC_OscConfig+0x618>)
 8005bda:	68db      	ldr	r3, [r3, #12]
 8005bdc:	4a3d      	ldr	r2, [pc, #244]	@ (8005cd4 <HAL_RCC_OscConfig+0x618>)
 8005bde:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005be2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005be4:	f7fd f93a 	bl	8002e5c <HAL_GetTick>
 8005be8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005bea:	e008      	b.n	8005bfe <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005bec:	f7fd f936 	bl	8002e5c <HAL_GetTick>
 8005bf0:	4602      	mov	r2, r0
 8005bf2:	693b      	ldr	r3, [r7, #16]
 8005bf4:	1ad3      	subs	r3, r2, r3
 8005bf6:	2b02      	cmp	r3, #2
 8005bf8:	d901      	bls.n	8005bfe <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8005bfa:	2303      	movs	r3, #3
 8005bfc:	e066      	b.n	8005ccc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005bfe:	4b35      	ldr	r3, [pc, #212]	@ (8005cd4 <HAL_RCC_OscConfig+0x618>)
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d0f0      	beq.n	8005bec <HAL_RCC_OscConfig+0x530>
 8005c0a:	e05e      	b.n	8005cca <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c0c:	4b31      	ldr	r3, [pc, #196]	@ (8005cd4 <HAL_RCC_OscConfig+0x618>)
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	4a30      	ldr	r2, [pc, #192]	@ (8005cd4 <HAL_RCC_OscConfig+0x618>)
 8005c12:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005c16:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c18:	f7fd f920 	bl	8002e5c <HAL_GetTick>
 8005c1c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005c1e:	e008      	b.n	8005c32 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c20:	f7fd f91c 	bl	8002e5c <HAL_GetTick>
 8005c24:	4602      	mov	r2, r0
 8005c26:	693b      	ldr	r3, [r7, #16]
 8005c28:	1ad3      	subs	r3, r2, r3
 8005c2a:	2b02      	cmp	r3, #2
 8005c2c:	d901      	bls.n	8005c32 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8005c2e:	2303      	movs	r3, #3
 8005c30:	e04c      	b.n	8005ccc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005c32:	4b28      	ldr	r3, [pc, #160]	@ (8005cd4 <HAL_RCC_OscConfig+0x618>)
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d1f0      	bne.n	8005c20 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8005c3e:	4b25      	ldr	r3, [pc, #148]	@ (8005cd4 <HAL_RCC_OscConfig+0x618>)
 8005c40:	68da      	ldr	r2, [r3, #12]
 8005c42:	4924      	ldr	r1, [pc, #144]	@ (8005cd4 <HAL_RCC_OscConfig+0x618>)
 8005c44:	4b25      	ldr	r3, [pc, #148]	@ (8005cdc <HAL_RCC_OscConfig+0x620>)
 8005c46:	4013      	ands	r3, r2
 8005c48:	60cb      	str	r3, [r1, #12]
 8005c4a:	e03e      	b.n	8005cca <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	69db      	ldr	r3, [r3, #28]
 8005c50:	2b01      	cmp	r3, #1
 8005c52:	d101      	bne.n	8005c58 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8005c54:	2301      	movs	r3, #1
 8005c56:	e039      	b.n	8005ccc <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8005c58:	4b1e      	ldr	r3, [pc, #120]	@ (8005cd4 <HAL_RCC_OscConfig+0x618>)
 8005c5a:	68db      	ldr	r3, [r3, #12]
 8005c5c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c5e:	697b      	ldr	r3, [r7, #20]
 8005c60:	f003 0203 	and.w	r2, r3, #3
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	6a1b      	ldr	r3, [r3, #32]
 8005c68:	429a      	cmp	r2, r3
 8005c6a:	d12c      	bne.n	8005cc6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005c6c:	697b      	ldr	r3, [r7, #20]
 8005c6e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c76:	3b01      	subs	r3, #1
 8005c78:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c7a:	429a      	cmp	r2, r3
 8005c7c:	d123      	bne.n	8005cc6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005c7e:	697b      	ldr	r3, [r7, #20]
 8005c80:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c88:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005c8a:	429a      	cmp	r2, r3
 8005c8c:	d11b      	bne.n	8005cc6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005c8e:	697b      	ldr	r3, [r7, #20]
 8005c90:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c98:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005c9a:	429a      	cmp	r2, r3
 8005c9c:	d113      	bne.n	8005cc6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005c9e:	697b      	ldr	r3, [r7, #20]
 8005ca0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ca8:	085b      	lsrs	r3, r3, #1
 8005caa:	3b01      	subs	r3, #1
 8005cac:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005cae:	429a      	cmp	r2, r3
 8005cb0:	d109      	bne.n	8005cc6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005cb2:	697b      	ldr	r3, [r7, #20]
 8005cb4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005cbc:	085b      	lsrs	r3, r3, #1
 8005cbe:	3b01      	subs	r3, #1
 8005cc0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005cc2:	429a      	cmp	r2, r3
 8005cc4:	d001      	beq.n	8005cca <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8005cc6:	2301      	movs	r3, #1
 8005cc8:	e000      	b.n	8005ccc <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8005cca:	2300      	movs	r3, #0
}
 8005ccc:	4618      	mov	r0, r3
 8005cce:	3720      	adds	r7, #32
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	bd80      	pop	{r7, pc}
 8005cd4:	40021000 	.word	0x40021000
 8005cd8:	019f800c 	.word	0x019f800c
 8005cdc:	feeefffc 	.word	0xfeeefffc

08005ce0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005ce0:	b580      	push	{r7, lr}
 8005ce2:	b086      	sub	sp, #24
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	6078      	str	r0, [r7, #4]
 8005ce8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005cea:	2300      	movs	r3, #0
 8005cec:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d101      	bne.n	8005cf8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005cf4:	2301      	movs	r3, #1
 8005cf6:	e11e      	b.n	8005f36 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005cf8:	4b91      	ldr	r3, [pc, #580]	@ (8005f40 <HAL_RCC_ClockConfig+0x260>)
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	f003 030f 	and.w	r3, r3, #15
 8005d00:	683a      	ldr	r2, [r7, #0]
 8005d02:	429a      	cmp	r2, r3
 8005d04:	d910      	bls.n	8005d28 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d06:	4b8e      	ldr	r3, [pc, #568]	@ (8005f40 <HAL_RCC_ClockConfig+0x260>)
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f023 020f 	bic.w	r2, r3, #15
 8005d0e:	498c      	ldr	r1, [pc, #560]	@ (8005f40 <HAL_RCC_ClockConfig+0x260>)
 8005d10:	683b      	ldr	r3, [r7, #0]
 8005d12:	4313      	orrs	r3, r2
 8005d14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d16:	4b8a      	ldr	r3, [pc, #552]	@ (8005f40 <HAL_RCC_ClockConfig+0x260>)
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f003 030f 	and.w	r3, r3, #15
 8005d1e:	683a      	ldr	r2, [r7, #0]
 8005d20:	429a      	cmp	r2, r3
 8005d22:	d001      	beq.n	8005d28 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005d24:	2301      	movs	r3, #1
 8005d26:	e106      	b.n	8005f36 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f003 0301 	and.w	r3, r3, #1
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d073      	beq.n	8005e1c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	685b      	ldr	r3, [r3, #4]
 8005d38:	2b03      	cmp	r3, #3
 8005d3a:	d129      	bne.n	8005d90 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005d3c:	4b81      	ldr	r3, [pc, #516]	@ (8005f44 <HAL_RCC_ClockConfig+0x264>)
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d101      	bne.n	8005d4c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8005d48:	2301      	movs	r3, #1
 8005d4a:	e0f4      	b.n	8005f36 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8005d4c:	f000 f9d0 	bl	80060f0 <RCC_GetSysClockFreqFromPLLSource>
 8005d50:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8005d52:	693b      	ldr	r3, [r7, #16]
 8005d54:	4a7c      	ldr	r2, [pc, #496]	@ (8005f48 <HAL_RCC_ClockConfig+0x268>)
 8005d56:	4293      	cmp	r3, r2
 8005d58:	d93f      	bls.n	8005dda <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005d5a:	4b7a      	ldr	r3, [pc, #488]	@ (8005f44 <HAL_RCC_ClockConfig+0x264>)
 8005d5c:	689b      	ldr	r3, [r3, #8]
 8005d5e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d009      	beq.n	8005d7a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d033      	beq.n	8005dda <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d12f      	bne.n	8005dda <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005d7a:	4b72      	ldr	r3, [pc, #456]	@ (8005f44 <HAL_RCC_ClockConfig+0x264>)
 8005d7c:	689b      	ldr	r3, [r3, #8]
 8005d7e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005d82:	4a70      	ldr	r2, [pc, #448]	@ (8005f44 <HAL_RCC_ClockConfig+0x264>)
 8005d84:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005d88:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005d8a:	2380      	movs	r3, #128	@ 0x80
 8005d8c:	617b      	str	r3, [r7, #20]
 8005d8e:	e024      	b.n	8005dda <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	685b      	ldr	r3, [r3, #4]
 8005d94:	2b02      	cmp	r3, #2
 8005d96:	d107      	bne.n	8005da8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005d98:	4b6a      	ldr	r3, [pc, #424]	@ (8005f44 <HAL_RCC_ClockConfig+0x264>)
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d109      	bne.n	8005db8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005da4:	2301      	movs	r3, #1
 8005da6:	e0c6      	b.n	8005f36 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005da8:	4b66      	ldr	r3, [pc, #408]	@ (8005f44 <HAL_RCC_ClockConfig+0x264>)
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d101      	bne.n	8005db8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005db4:	2301      	movs	r3, #1
 8005db6:	e0be      	b.n	8005f36 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8005db8:	f000 f8ce 	bl	8005f58 <HAL_RCC_GetSysClockFreq>
 8005dbc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8005dbe:	693b      	ldr	r3, [r7, #16]
 8005dc0:	4a61      	ldr	r2, [pc, #388]	@ (8005f48 <HAL_RCC_ClockConfig+0x268>)
 8005dc2:	4293      	cmp	r3, r2
 8005dc4:	d909      	bls.n	8005dda <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005dc6:	4b5f      	ldr	r3, [pc, #380]	@ (8005f44 <HAL_RCC_ClockConfig+0x264>)
 8005dc8:	689b      	ldr	r3, [r3, #8]
 8005dca:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005dce:	4a5d      	ldr	r2, [pc, #372]	@ (8005f44 <HAL_RCC_ClockConfig+0x264>)
 8005dd0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005dd4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8005dd6:	2380      	movs	r3, #128	@ 0x80
 8005dd8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005dda:	4b5a      	ldr	r3, [pc, #360]	@ (8005f44 <HAL_RCC_ClockConfig+0x264>)
 8005ddc:	689b      	ldr	r3, [r3, #8]
 8005dde:	f023 0203 	bic.w	r2, r3, #3
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	685b      	ldr	r3, [r3, #4]
 8005de6:	4957      	ldr	r1, [pc, #348]	@ (8005f44 <HAL_RCC_ClockConfig+0x264>)
 8005de8:	4313      	orrs	r3, r2
 8005dea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005dec:	f7fd f836 	bl	8002e5c <HAL_GetTick>
 8005df0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005df2:	e00a      	b.n	8005e0a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005df4:	f7fd f832 	bl	8002e5c <HAL_GetTick>
 8005df8:	4602      	mov	r2, r0
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	1ad3      	subs	r3, r2, r3
 8005dfe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d901      	bls.n	8005e0a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8005e06:	2303      	movs	r3, #3
 8005e08:	e095      	b.n	8005f36 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e0a:	4b4e      	ldr	r3, [pc, #312]	@ (8005f44 <HAL_RCC_ClockConfig+0x264>)
 8005e0c:	689b      	ldr	r3, [r3, #8]
 8005e0e:	f003 020c 	and.w	r2, r3, #12
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	685b      	ldr	r3, [r3, #4]
 8005e16:	009b      	lsls	r3, r3, #2
 8005e18:	429a      	cmp	r2, r3
 8005e1a:	d1eb      	bne.n	8005df4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f003 0302 	and.w	r3, r3, #2
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d023      	beq.n	8005e70 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f003 0304 	and.w	r3, r3, #4
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d005      	beq.n	8005e40 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005e34:	4b43      	ldr	r3, [pc, #268]	@ (8005f44 <HAL_RCC_ClockConfig+0x264>)
 8005e36:	689b      	ldr	r3, [r3, #8]
 8005e38:	4a42      	ldr	r2, [pc, #264]	@ (8005f44 <HAL_RCC_ClockConfig+0x264>)
 8005e3a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005e3e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f003 0308 	and.w	r3, r3, #8
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d007      	beq.n	8005e5c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005e4c:	4b3d      	ldr	r3, [pc, #244]	@ (8005f44 <HAL_RCC_ClockConfig+0x264>)
 8005e4e:	689b      	ldr	r3, [r3, #8]
 8005e50:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005e54:	4a3b      	ldr	r2, [pc, #236]	@ (8005f44 <HAL_RCC_ClockConfig+0x264>)
 8005e56:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005e5a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005e5c:	4b39      	ldr	r3, [pc, #228]	@ (8005f44 <HAL_RCC_ClockConfig+0x264>)
 8005e5e:	689b      	ldr	r3, [r3, #8]
 8005e60:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	689b      	ldr	r3, [r3, #8]
 8005e68:	4936      	ldr	r1, [pc, #216]	@ (8005f44 <HAL_RCC_ClockConfig+0x264>)
 8005e6a:	4313      	orrs	r3, r2
 8005e6c:	608b      	str	r3, [r1, #8]
 8005e6e:	e008      	b.n	8005e82 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8005e70:	697b      	ldr	r3, [r7, #20]
 8005e72:	2b80      	cmp	r3, #128	@ 0x80
 8005e74:	d105      	bne.n	8005e82 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005e76:	4b33      	ldr	r3, [pc, #204]	@ (8005f44 <HAL_RCC_ClockConfig+0x264>)
 8005e78:	689b      	ldr	r3, [r3, #8]
 8005e7a:	4a32      	ldr	r2, [pc, #200]	@ (8005f44 <HAL_RCC_ClockConfig+0x264>)
 8005e7c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005e80:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005e82:	4b2f      	ldr	r3, [pc, #188]	@ (8005f40 <HAL_RCC_ClockConfig+0x260>)
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f003 030f 	and.w	r3, r3, #15
 8005e8a:	683a      	ldr	r2, [r7, #0]
 8005e8c:	429a      	cmp	r2, r3
 8005e8e:	d21d      	bcs.n	8005ecc <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e90:	4b2b      	ldr	r3, [pc, #172]	@ (8005f40 <HAL_RCC_ClockConfig+0x260>)
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	f023 020f 	bic.w	r2, r3, #15
 8005e98:	4929      	ldr	r1, [pc, #164]	@ (8005f40 <HAL_RCC_ClockConfig+0x260>)
 8005e9a:	683b      	ldr	r3, [r7, #0]
 8005e9c:	4313      	orrs	r3, r2
 8005e9e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005ea0:	f7fc ffdc 	bl	8002e5c <HAL_GetTick>
 8005ea4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ea6:	e00a      	b.n	8005ebe <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ea8:	f7fc ffd8 	bl	8002e5c <HAL_GetTick>
 8005eac:	4602      	mov	r2, r0
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	1ad3      	subs	r3, r2, r3
 8005eb2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005eb6:	4293      	cmp	r3, r2
 8005eb8:	d901      	bls.n	8005ebe <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8005eba:	2303      	movs	r3, #3
 8005ebc:	e03b      	b.n	8005f36 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ebe:	4b20      	ldr	r3, [pc, #128]	@ (8005f40 <HAL_RCC_ClockConfig+0x260>)
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f003 030f 	and.w	r3, r3, #15
 8005ec6:	683a      	ldr	r2, [r7, #0]
 8005ec8:	429a      	cmp	r2, r3
 8005eca:	d1ed      	bne.n	8005ea8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f003 0304 	and.w	r3, r3, #4
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d008      	beq.n	8005eea <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005ed8:	4b1a      	ldr	r3, [pc, #104]	@ (8005f44 <HAL_RCC_ClockConfig+0x264>)
 8005eda:	689b      	ldr	r3, [r3, #8]
 8005edc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	68db      	ldr	r3, [r3, #12]
 8005ee4:	4917      	ldr	r1, [pc, #92]	@ (8005f44 <HAL_RCC_ClockConfig+0x264>)
 8005ee6:	4313      	orrs	r3, r2
 8005ee8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f003 0308 	and.w	r3, r3, #8
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d009      	beq.n	8005f0a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005ef6:	4b13      	ldr	r3, [pc, #76]	@ (8005f44 <HAL_RCC_ClockConfig+0x264>)
 8005ef8:	689b      	ldr	r3, [r3, #8]
 8005efa:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	691b      	ldr	r3, [r3, #16]
 8005f02:	00db      	lsls	r3, r3, #3
 8005f04:	490f      	ldr	r1, [pc, #60]	@ (8005f44 <HAL_RCC_ClockConfig+0x264>)
 8005f06:	4313      	orrs	r3, r2
 8005f08:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005f0a:	f000 f825 	bl	8005f58 <HAL_RCC_GetSysClockFreq>
 8005f0e:	4602      	mov	r2, r0
 8005f10:	4b0c      	ldr	r3, [pc, #48]	@ (8005f44 <HAL_RCC_ClockConfig+0x264>)
 8005f12:	689b      	ldr	r3, [r3, #8]
 8005f14:	091b      	lsrs	r3, r3, #4
 8005f16:	f003 030f 	and.w	r3, r3, #15
 8005f1a:	490c      	ldr	r1, [pc, #48]	@ (8005f4c <HAL_RCC_ClockConfig+0x26c>)
 8005f1c:	5ccb      	ldrb	r3, [r1, r3]
 8005f1e:	f003 031f 	and.w	r3, r3, #31
 8005f22:	fa22 f303 	lsr.w	r3, r2, r3
 8005f26:	4a0a      	ldr	r2, [pc, #40]	@ (8005f50 <HAL_RCC_ClockConfig+0x270>)
 8005f28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005f2a:	4b0a      	ldr	r3, [pc, #40]	@ (8005f54 <HAL_RCC_ClockConfig+0x274>)
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	4618      	mov	r0, r3
 8005f30:	f7fc fbc0 	bl	80026b4 <HAL_InitTick>
 8005f34:	4603      	mov	r3, r0
}
 8005f36:	4618      	mov	r0, r3
 8005f38:	3718      	adds	r7, #24
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	bd80      	pop	{r7, pc}
 8005f3e:	bf00      	nop
 8005f40:	40022000 	.word	0x40022000
 8005f44:	40021000 	.word	0x40021000
 8005f48:	04c4b400 	.word	0x04c4b400
 8005f4c:	0800c478 	.word	0x0800c478
 8005f50:	20000028 	.word	0x20000028
 8005f54:	20000040 	.word	0x20000040

08005f58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005f58:	b480      	push	{r7}
 8005f5a:	b087      	sub	sp, #28
 8005f5c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005f5e:	4b2c      	ldr	r3, [pc, #176]	@ (8006010 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005f60:	689b      	ldr	r3, [r3, #8]
 8005f62:	f003 030c 	and.w	r3, r3, #12
 8005f66:	2b04      	cmp	r3, #4
 8005f68:	d102      	bne.n	8005f70 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005f6a:	4b2a      	ldr	r3, [pc, #168]	@ (8006014 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005f6c:	613b      	str	r3, [r7, #16]
 8005f6e:	e047      	b.n	8006000 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005f70:	4b27      	ldr	r3, [pc, #156]	@ (8006010 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005f72:	689b      	ldr	r3, [r3, #8]
 8005f74:	f003 030c 	and.w	r3, r3, #12
 8005f78:	2b08      	cmp	r3, #8
 8005f7a:	d102      	bne.n	8005f82 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005f7c:	4b26      	ldr	r3, [pc, #152]	@ (8006018 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005f7e:	613b      	str	r3, [r7, #16]
 8005f80:	e03e      	b.n	8006000 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8005f82:	4b23      	ldr	r3, [pc, #140]	@ (8006010 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005f84:	689b      	ldr	r3, [r3, #8]
 8005f86:	f003 030c 	and.w	r3, r3, #12
 8005f8a:	2b0c      	cmp	r3, #12
 8005f8c:	d136      	bne.n	8005ffc <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005f8e:	4b20      	ldr	r3, [pc, #128]	@ (8006010 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005f90:	68db      	ldr	r3, [r3, #12]
 8005f92:	f003 0303 	and.w	r3, r3, #3
 8005f96:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005f98:	4b1d      	ldr	r3, [pc, #116]	@ (8006010 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005f9a:	68db      	ldr	r3, [r3, #12]
 8005f9c:	091b      	lsrs	r3, r3, #4
 8005f9e:	f003 030f 	and.w	r3, r3, #15
 8005fa2:	3301      	adds	r3, #1
 8005fa4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	2b03      	cmp	r3, #3
 8005faa:	d10c      	bne.n	8005fc6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005fac:	4a1a      	ldr	r2, [pc, #104]	@ (8006018 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005fae:	68bb      	ldr	r3, [r7, #8]
 8005fb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fb4:	4a16      	ldr	r2, [pc, #88]	@ (8006010 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005fb6:	68d2      	ldr	r2, [r2, #12]
 8005fb8:	0a12      	lsrs	r2, r2, #8
 8005fba:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005fbe:	fb02 f303 	mul.w	r3, r2, r3
 8005fc2:	617b      	str	r3, [r7, #20]
      break;
 8005fc4:	e00c      	b.n	8005fe0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005fc6:	4a13      	ldr	r2, [pc, #76]	@ (8006014 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005fc8:	68bb      	ldr	r3, [r7, #8]
 8005fca:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fce:	4a10      	ldr	r2, [pc, #64]	@ (8006010 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005fd0:	68d2      	ldr	r2, [r2, #12]
 8005fd2:	0a12      	lsrs	r2, r2, #8
 8005fd4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005fd8:	fb02 f303 	mul.w	r3, r2, r3
 8005fdc:	617b      	str	r3, [r7, #20]
      break;
 8005fde:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005fe0:	4b0b      	ldr	r3, [pc, #44]	@ (8006010 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005fe2:	68db      	ldr	r3, [r3, #12]
 8005fe4:	0e5b      	lsrs	r3, r3, #25
 8005fe6:	f003 0303 	and.w	r3, r3, #3
 8005fea:	3301      	adds	r3, #1
 8005fec:	005b      	lsls	r3, r3, #1
 8005fee:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8005ff0:	697a      	ldr	r2, [r7, #20]
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ff8:	613b      	str	r3, [r7, #16]
 8005ffa:	e001      	b.n	8006000 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8005ffc:	2300      	movs	r3, #0
 8005ffe:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8006000:	693b      	ldr	r3, [r7, #16]
}
 8006002:	4618      	mov	r0, r3
 8006004:	371c      	adds	r7, #28
 8006006:	46bd      	mov	sp, r7
 8006008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600c:	4770      	bx	lr
 800600e:	bf00      	nop
 8006010:	40021000 	.word	0x40021000
 8006014:	00f42400 	.word	0x00f42400
 8006018:	016e3600 	.word	0x016e3600

0800601c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800601c:	b480      	push	{r7}
 800601e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006020:	4b03      	ldr	r3, [pc, #12]	@ (8006030 <HAL_RCC_GetHCLKFreq+0x14>)
 8006022:	681b      	ldr	r3, [r3, #0]
}
 8006024:	4618      	mov	r0, r3
 8006026:	46bd      	mov	sp, r7
 8006028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602c:	4770      	bx	lr
 800602e:	bf00      	nop
 8006030:	20000028 	.word	0x20000028

08006034 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006034:	b580      	push	{r7, lr}
 8006036:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006038:	f7ff fff0 	bl	800601c <HAL_RCC_GetHCLKFreq>
 800603c:	4602      	mov	r2, r0
 800603e:	4b06      	ldr	r3, [pc, #24]	@ (8006058 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006040:	689b      	ldr	r3, [r3, #8]
 8006042:	0a1b      	lsrs	r3, r3, #8
 8006044:	f003 0307 	and.w	r3, r3, #7
 8006048:	4904      	ldr	r1, [pc, #16]	@ (800605c <HAL_RCC_GetPCLK1Freq+0x28>)
 800604a:	5ccb      	ldrb	r3, [r1, r3]
 800604c:	f003 031f 	and.w	r3, r3, #31
 8006050:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006054:	4618      	mov	r0, r3
 8006056:	bd80      	pop	{r7, pc}
 8006058:	40021000 	.word	0x40021000
 800605c:	0800c488 	.word	0x0800c488

08006060 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006060:	b580      	push	{r7, lr}
 8006062:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006064:	f7ff ffda 	bl	800601c <HAL_RCC_GetHCLKFreq>
 8006068:	4602      	mov	r2, r0
 800606a:	4b06      	ldr	r3, [pc, #24]	@ (8006084 <HAL_RCC_GetPCLK2Freq+0x24>)
 800606c:	689b      	ldr	r3, [r3, #8]
 800606e:	0adb      	lsrs	r3, r3, #11
 8006070:	f003 0307 	and.w	r3, r3, #7
 8006074:	4904      	ldr	r1, [pc, #16]	@ (8006088 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006076:	5ccb      	ldrb	r3, [r1, r3]
 8006078:	f003 031f 	and.w	r3, r3, #31
 800607c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006080:	4618      	mov	r0, r3
 8006082:	bd80      	pop	{r7, pc}
 8006084:	40021000 	.word	0x40021000
 8006088:	0800c488 	.word	0x0800c488

0800608c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800608c:	b480      	push	{r7}
 800608e:	b083      	sub	sp, #12
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
 8006094:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	220f      	movs	r2, #15
 800609a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800609c:	4b12      	ldr	r3, [pc, #72]	@ (80060e8 <HAL_RCC_GetClockConfig+0x5c>)
 800609e:	689b      	ldr	r3, [r3, #8]
 80060a0:	f003 0203 	and.w	r2, r3, #3
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80060a8:	4b0f      	ldr	r3, [pc, #60]	@ (80060e8 <HAL_RCC_GetClockConfig+0x5c>)
 80060aa:	689b      	ldr	r3, [r3, #8]
 80060ac:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80060b4:	4b0c      	ldr	r3, [pc, #48]	@ (80060e8 <HAL_RCC_GetClockConfig+0x5c>)
 80060b6:	689b      	ldr	r3, [r3, #8]
 80060b8:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80060c0:	4b09      	ldr	r3, [pc, #36]	@ (80060e8 <HAL_RCC_GetClockConfig+0x5c>)
 80060c2:	689b      	ldr	r3, [r3, #8]
 80060c4:	08db      	lsrs	r3, r3, #3
 80060c6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80060ce:	4b07      	ldr	r3, [pc, #28]	@ (80060ec <HAL_RCC_GetClockConfig+0x60>)
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	f003 020f 	and.w	r2, r3, #15
 80060d6:	683b      	ldr	r3, [r7, #0]
 80060d8:	601a      	str	r2, [r3, #0]
}
 80060da:	bf00      	nop
 80060dc:	370c      	adds	r7, #12
 80060de:	46bd      	mov	sp, r7
 80060e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e4:	4770      	bx	lr
 80060e6:	bf00      	nop
 80060e8:	40021000 	.word	0x40021000
 80060ec:	40022000 	.word	0x40022000

080060f0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80060f0:	b480      	push	{r7}
 80060f2:	b087      	sub	sp, #28
 80060f4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80060f6:	4b1e      	ldr	r3, [pc, #120]	@ (8006170 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80060f8:	68db      	ldr	r3, [r3, #12]
 80060fa:	f003 0303 	and.w	r3, r3, #3
 80060fe:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006100:	4b1b      	ldr	r3, [pc, #108]	@ (8006170 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006102:	68db      	ldr	r3, [r3, #12]
 8006104:	091b      	lsrs	r3, r3, #4
 8006106:	f003 030f 	and.w	r3, r3, #15
 800610a:	3301      	adds	r3, #1
 800610c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800610e:	693b      	ldr	r3, [r7, #16]
 8006110:	2b03      	cmp	r3, #3
 8006112:	d10c      	bne.n	800612e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006114:	4a17      	ldr	r2, [pc, #92]	@ (8006174 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	fbb2 f3f3 	udiv	r3, r2, r3
 800611c:	4a14      	ldr	r2, [pc, #80]	@ (8006170 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800611e:	68d2      	ldr	r2, [r2, #12]
 8006120:	0a12      	lsrs	r2, r2, #8
 8006122:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006126:	fb02 f303 	mul.w	r3, r2, r3
 800612a:	617b      	str	r3, [r7, #20]
    break;
 800612c:	e00c      	b.n	8006148 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800612e:	4a12      	ldr	r2, [pc, #72]	@ (8006178 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	fbb2 f3f3 	udiv	r3, r2, r3
 8006136:	4a0e      	ldr	r2, [pc, #56]	@ (8006170 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006138:	68d2      	ldr	r2, [r2, #12]
 800613a:	0a12      	lsrs	r2, r2, #8
 800613c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006140:	fb02 f303 	mul.w	r3, r2, r3
 8006144:	617b      	str	r3, [r7, #20]
    break;
 8006146:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006148:	4b09      	ldr	r3, [pc, #36]	@ (8006170 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800614a:	68db      	ldr	r3, [r3, #12]
 800614c:	0e5b      	lsrs	r3, r3, #25
 800614e:	f003 0303 	and.w	r3, r3, #3
 8006152:	3301      	adds	r3, #1
 8006154:	005b      	lsls	r3, r3, #1
 8006156:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8006158:	697a      	ldr	r2, [r7, #20]
 800615a:	68bb      	ldr	r3, [r7, #8]
 800615c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006160:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8006162:	687b      	ldr	r3, [r7, #4]
}
 8006164:	4618      	mov	r0, r3
 8006166:	371c      	adds	r7, #28
 8006168:	46bd      	mov	sp, r7
 800616a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616e:	4770      	bx	lr
 8006170:	40021000 	.word	0x40021000
 8006174:	016e3600 	.word	0x016e3600
 8006178:	00f42400 	.word	0x00f42400

0800617c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800617c:	b580      	push	{r7, lr}
 800617e:	b086      	sub	sp, #24
 8006180:	af00      	add	r7, sp, #0
 8006182:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006184:	2300      	movs	r3, #0
 8006186:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006188:	2300      	movs	r3, #0
 800618a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006194:	2b00      	cmp	r3, #0
 8006196:	f000 8098 	beq.w	80062ca <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800619a:	2300      	movs	r3, #0
 800619c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800619e:	4b43      	ldr	r3, [pc, #268]	@ (80062ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80061a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d10d      	bne.n	80061c6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80061aa:	4b40      	ldr	r3, [pc, #256]	@ (80062ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80061ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061ae:	4a3f      	ldr	r2, [pc, #252]	@ (80062ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80061b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80061b4:	6593      	str	r3, [r2, #88]	@ 0x58
 80061b6:	4b3d      	ldr	r3, [pc, #244]	@ (80062ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80061b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80061be:	60bb      	str	r3, [r7, #8]
 80061c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80061c2:	2301      	movs	r3, #1
 80061c4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80061c6:	4b3a      	ldr	r3, [pc, #232]	@ (80062b0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	4a39      	ldr	r2, [pc, #228]	@ (80062b0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80061cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80061d0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80061d2:	f7fc fe43 	bl	8002e5c <HAL_GetTick>
 80061d6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80061d8:	e009      	b.n	80061ee <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80061da:	f7fc fe3f 	bl	8002e5c <HAL_GetTick>
 80061de:	4602      	mov	r2, r0
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	1ad3      	subs	r3, r2, r3
 80061e4:	2b02      	cmp	r3, #2
 80061e6:	d902      	bls.n	80061ee <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80061e8:	2303      	movs	r3, #3
 80061ea:	74fb      	strb	r3, [r7, #19]
        break;
 80061ec:	e005      	b.n	80061fa <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80061ee:	4b30      	ldr	r3, [pc, #192]	@ (80062b0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d0ef      	beq.n	80061da <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80061fa:	7cfb      	ldrb	r3, [r7, #19]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d159      	bne.n	80062b4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006200:	4b2a      	ldr	r3, [pc, #168]	@ (80062ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006202:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006206:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800620a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800620c:	697b      	ldr	r3, [r7, #20]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d01e      	beq.n	8006250 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006216:	697a      	ldr	r2, [r7, #20]
 8006218:	429a      	cmp	r2, r3
 800621a:	d019      	beq.n	8006250 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800621c:	4b23      	ldr	r3, [pc, #140]	@ (80062ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800621e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006222:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006226:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006228:	4b20      	ldr	r3, [pc, #128]	@ (80062ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800622a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800622e:	4a1f      	ldr	r2, [pc, #124]	@ (80062ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006230:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006234:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006238:	4b1c      	ldr	r3, [pc, #112]	@ (80062ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800623a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800623e:	4a1b      	ldr	r2, [pc, #108]	@ (80062ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006240:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006244:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006248:	4a18      	ldr	r2, [pc, #96]	@ (80062ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800624a:	697b      	ldr	r3, [r7, #20]
 800624c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006250:	697b      	ldr	r3, [r7, #20]
 8006252:	f003 0301 	and.w	r3, r3, #1
 8006256:	2b00      	cmp	r3, #0
 8006258:	d016      	beq.n	8006288 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800625a:	f7fc fdff 	bl	8002e5c <HAL_GetTick>
 800625e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006260:	e00b      	b.n	800627a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006262:	f7fc fdfb 	bl	8002e5c <HAL_GetTick>
 8006266:	4602      	mov	r2, r0
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	1ad3      	subs	r3, r2, r3
 800626c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006270:	4293      	cmp	r3, r2
 8006272:	d902      	bls.n	800627a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8006274:	2303      	movs	r3, #3
 8006276:	74fb      	strb	r3, [r7, #19]
            break;
 8006278:	e006      	b.n	8006288 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800627a:	4b0c      	ldr	r3, [pc, #48]	@ (80062ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800627c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006280:	f003 0302 	and.w	r3, r3, #2
 8006284:	2b00      	cmp	r3, #0
 8006286:	d0ec      	beq.n	8006262 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8006288:	7cfb      	ldrb	r3, [r7, #19]
 800628a:	2b00      	cmp	r3, #0
 800628c:	d10b      	bne.n	80062a6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800628e:	4b07      	ldr	r3, [pc, #28]	@ (80062ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006290:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006294:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800629c:	4903      	ldr	r1, [pc, #12]	@ (80062ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800629e:	4313      	orrs	r3, r2
 80062a0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80062a4:	e008      	b.n	80062b8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80062a6:	7cfb      	ldrb	r3, [r7, #19]
 80062a8:	74bb      	strb	r3, [r7, #18]
 80062aa:	e005      	b.n	80062b8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80062ac:	40021000 	.word	0x40021000
 80062b0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80062b4:	7cfb      	ldrb	r3, [r7, #19]
 80062b6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80062b8:	7c7b      	ldrb	r3, [r7, #17]
 80062ba:	2b01      	cmp	r3, #1
 80062bc:	d105      	bne.n	80062ca <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80062be:	4ba7      	ldr	r3, [pc, #668]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80062c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062c2:	4aa6      	ldr	r2, [pc, #664]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80062c4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80062c8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f003 0301 	and.w	r3, r3, #1
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d00a      	beq.n	80062ec <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80062d6:	4ba1      	ldr	r3, [pc, #644]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80062d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062dc:	f023 0203 	bic.w	r2, r3, #3
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	685b      	ldr	r3, [r3, #4]
 80062e4:	499d      	ldr	r1, [pc, #628]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80062e6:	4313      	orrs	r3, r2
 80062e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f003 0302 	and.w	r3, r3, #2
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d00a      	beq.n	800630e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80062f8:	4b98      	ldr	r3, [pc, #608]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80062fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062fe:	f023 020c 	bic.w	r2, r3, #12
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	689b      	ldr	r3, [r3, #8]
 8006306:	4995      	ldr	r1, [pc, #596]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006308:	4313      	orrs	r3, r2
 800630a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f003 0304 	and.w	r3, r3, #4
 8006316:	2b00      	cmp	r3, #0
 8006318:	d00a      	beq.n	8006330 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800631a:	4b90      	ldr	r3, [pc, #576]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800631c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006320:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	68db      	ldr	r3, [r3, #12]
 8006328:	498c      	ldr	r1, [pc, #560]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800632a:	4313      	orrs	r3, r2
 800632c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	f003 0308 	and.w	r3, r3, #8
 8006338:	2b00      	cmp	r3, #0
 800633a:	d00a      	beq.n	8006352 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800633c:	4b87      	ldr	r3, [pc, #540]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800633e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006342:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	691b      	ldr	r3, [r3, #16]
 800634a:	4984      	ldr	r1, [pc, #528]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800634c:	4313      	orrs	r3, r2
 800634e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f003 0310 	and.w	r3, r3, #16
 800635a:	2b00      	cmp	r3, #0
 800635c:	d00a      	beq.n	8006374 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800635e:	4b7f      	ldr	r3, [pc, #508]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006360:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006364:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	695b      	ldr	r3, [r3, #20]
 800636c:	497b      	ldr	r1, [pc, #492]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800636e:	4313      	orrs	r3, r2
 8006370:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f003 0320 	and.w	r3, r3, #32
 800637c:	2b00      	cmp	r3, #0
 800637e:	d00a      	beq.n	8006396 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006380:	4b76      	ldr	r3, [pc, #472]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006382:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006386:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	699b      	ldr	r3, [r3, #24]
 800638e:	4973      	ldr	r1, [pc, #460]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006390:	4313      	orrs	r3, r2
 8006392:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d00a      	beq.n	80063b8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80063a2:	4b6e      	ldr	r3, [pc, #440]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80063a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063a8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	69db      	ldr	r3, [r3, #28]
 80063b0:	496a      	ldr	r1, [pc, #424]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80063b2:	4313      	orrs	r3, r2
 80063b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d00a      	beq.n	80063da <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80063c4:	4b65      	ldr	r3, [pc, #404]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80063c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063ca:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	6a1b      	ldr	r3, [r3, #32]
 80063d2:	4962      	ldr	r1, [pc, #392]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80063d4:	4313      	orrs	r3, r2
 80063d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d00a      	beq.n	80063fc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80063e6:	4b5d      	ldr	r3, [pc, #372]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80063e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063ec:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063f4:	4959      	ldr	r1, [pc, #356]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80063f6:	4313      	orrs	r3, r2
 80063f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006404:	2b00      	cmp	r3, #0
 8006406:	d00a      	beq.n	800641e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006408:	4b54      	ldr	r3, [pc, #336]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800640a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800640e:	f023 0203 	bic.w	r2, r3, #3
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006416:	4951      	ldr	r1, [pc, #324]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006418:	4313      	orrs	r3, r2
 800641a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006426:	2b00      	cmp	r3, #0
 8006428:	d00a      	beq.n	8006440 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800642a:	4b4c      	ldr	r3, [pc, #304]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800642c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006430:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006438:	4948      	ldr	r1, [pc, #288]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800643a:	4313      	orrs	r3, r2
 800643c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006448:	2b00      	cmp	r3, #0
 800644a:	d015      	beq.n	8006478 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800644c:	4b43      	ldr	r3, [pc, #268]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800644e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006452:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800645a:	4940      	ldr	r1, [pc, #256]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800645c:	4313      	orrs	r3, r2
 800645e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006466:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800646a:	d105      	bne.n	8006478 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800646c:	4b3b      	ldr	r3, [pc, #236]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800646e:	68db      	ldr	r3, [r3, #12]
 8006470:	4a3a      	ldr	r2, [pc, #232]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006472:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006476:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006480:	2b00      	cmp	r3, #0
 8006482:	d015      	beq.n	80064b0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006484:	4b35      	ldr	r3, [pc, #212]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006486:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800648a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006492:	4932      	ldr	r1, [pc, #200]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006494:	4313      	orrs	r3, r2
 8006496:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800649e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80064a2:	d105      	bne.n	80064b0 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80064a4:	4b2d      	ldr	r3, [pc, #180]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80064a6:	68db      	ldr	r3, [r3, #12]
 80064a8:	4a2c      	ldr	r2, [pc, #176]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80064aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80064ae:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d015      	beq.n	80064e8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80064bc:	4b27      	ldr	r3, [pc, #156]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80064be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064c2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064ca:	4924      	ldr	r1, [pc, #144]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80064cc:	4313      	orrs	r3, r2
 80064ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064d6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80064da:	d105      	bne.n	80064e8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80064dc:	4b1f      	ldr	r3, [pc, #124]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80064de:	68db      	ldr	r3, [r3, #12]
 80064e0:	4a1e      	ldr	r2, [pc, #120]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80064e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80064e6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d015      	beq.n	8006520 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80064f4:	4b19      	ldr	r3, [pc, #100]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80064f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064fa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006502:	4916      	ldr	r1, [pc, #88]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006504:	4313      	orrs	r3, r2
 8006506:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800650e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006512:	d105      	bne.n	8006520 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006514:	4b11      	ldr	r3, [pc, #68]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006516:	68db      	ldr	r3, [r3, #12]
 8006518:	4a10      	ldr	r2, [pc, #64]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800651a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800651e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006528:	2b00      	cmp	r3, #0
 800652a:	d019      	beq.n	8006560 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800652c:	4b0b      	ldr	r3, [pc, #44]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800652e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006532:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800653a:	4908      	ldr	r1, [pc, #32]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800653c:	4313      	orrs	r3, r2
 800653e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006546:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800654a:	d109      	bne.n	8006560 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800654c:	4b03      	ldr	r3, [pc, #12]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800654e:	68db      	ldr	r3, [r3, #12]
 8006550:	4a02      	ldr	r2, [pc, #8]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006552:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006556:	60d3      	str	r3, [r2, #12]
 8006558:	e002      	b.n	8006560 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800655a:	bf00      	nop
 800655c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006568:	2b00      	cmp	r3, #0
 800656a:	d015      	beq.n	8006598 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800656c:	4b29      	ldr	r3, [pc, #164]	@ (8006614 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800656e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006572:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800657a:	4926      	ldr	r1, [pc, #152]	@ (8006614 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800657c:	4313      	orrs	r3, r2
 800657e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006586:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800658a:	d105      	bne.n	8006598 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800658c:	4b21      	ldr	r3, [pc, #132]	@ (8006614 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800658e:	68db      	ldr	r3, [r3, #12]
 8006590:	4a20      	ldr	r2, [pc, #128]	@ (8006614 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006592:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006596:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d015      	beq.n	80065d0 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80065a4:	4b1b      	ldr	r3, [pc, #108]	@ (8006614 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80065a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065aa:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80065b2:	4918      	ldr	r1, [pc, #96]	@ (8006614 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80065b4:	4313      	orrs	r3, r2
 80065b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80065be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065c2:	d105      	bne.n	80065d0 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80065c4:	4b13      	ldr	r3, [pc, #76]	@ (8006614 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80065c6:	68db      	ldr	r3, [r3, #12]
 80065c8:	4a12      	ldr	r2, [pc, #72]	@ (8006614 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80065ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80065ce:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d015      	beq.n	8006608 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80065dc:	4b0d      	ldr	r3, [pc, #52]	@ (8006614 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80065de:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80065e2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80065ea:	490a      	ldr	r1, [pc, #40]	@ (8006614 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80065ec:	4313      	orrs	r3, r2
 80065ee:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80065f6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80065fa:	d105      	bne.n	8006608 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80065fc:	4b05      	ldr	r3, [pc, #20]	@ (8006614 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80065fe:	68db      	ldr	r3, [r3, #12]
 8006600:	4a04      	ldr	r2, [pc, #16]	@ (8006614 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006602:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006606:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8006608:	7cbb      	ldrb	r3, [r7, #18]
}
 800660a:	4618      	mov	r0, r3
 800660c:	3718      	adds	r7, #24
 800660e:	46bd      	mov	sp, r7
 8006610:	bd80      	pop	{r7, pc}
 8006612:	bf00      	nop
 8006614:	40021000 	.word	0x40021000

08006618 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006618:	b580      	push	{r7, lr}
 800661a:	b082      	sub	sp, #8
 800661c:	af00      	add	r7, sp, #0
 800661e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2b00      	cmp	r3, #0
 8006624:	d101      	bne.n	800662a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006626:	2301      	movs	r3, #1
 8006628:	e049      	b.n	80066be <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006630:	b2db      	uxtb	r3, r3
 8006632:	2b00      	cmp	r3, #0
 8006634:	d106      	bne.n	8006644 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	2200      	movs	r2, #0
 800663a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800663e:	6878      	ldr	r0, [r7, #4]
 8006640:	f000 f841 	bl	80066c6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	2202      	movs	r2, #2
 8006648:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681a      	ldr	r2, [r3, #0]
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	3304      	adds	r3, #4
 8006654:	4619      	mov	r1, r3
 8006656:	4610      	mov	r0, r2
 8006658:	f000 febc 	bl	80073d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2201      	movs	r2, #1
 8006660:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	2201      	movs	r2, #1
 8006668:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	2201      	movs	r2, #1
 8006670:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	2201      	movs	r2, #1
 8006678:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2201      	movs	r2, #1
 8006680:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2201      	movs	r2, #1
 8006688:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	2201      	movs	r2, #1
 8006690:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	2201      	movs	r2, #1
 8006698:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	2201      	movs	r2, #1
 80066a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2201      	movs	r2, #1
 80066a8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2201      	movs	r2, #1
 80066b0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2201      	movs	r2, #1
 80066b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80066bc:	2300      	movs	r3, #0
}
 80066be:	4618      	mov	r0, r3
 80066c0:	3708      	adds	r7, #8
 80066c2:	46bd      	mov	sp, r7
 80066c4:	bd80      	pop	{r7, pc}

080066c6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80066c6:	b480      	push	{r7}
 80066c8:	b083      	sub	sp, #12
 80066ca:	af00      	add	r7, sp, #0
 80066cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80066ce:	bf00      	nop
 80066d0:	370c      	adds	r7, #12
 80066d2:	46bd      	mov	sp, r7
 80066d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d8:	4770      	bx	lr
	...

080066dc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80066dc:	b480      	push	{r7}
 80066de:	b085      	sub	sp, #20
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80066ea:	b2db      	uxtb	r3, r3
 80066ec:	2b01      	cmp	r3, #1
 80066ee:	d001      	beq.n	80066f4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80066f0:	2301      	movs	r3, #1
 80066f2:	e054      	b.n	800679e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2202      	movs	r2, #2
 80066f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	68da      	ldr	r2, [r3, #12]
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	f042 0201 	orr.w	r2, r2, #1
 800670a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	4a26      	ldr	r2, [pc, #152]	@ (80067ac <HAL_TIM_Base_Start_IT+0xd0>)
 8006712:	4293      	cmp	r3, r2
 8006714:	d022      	beq.n	800675c <HAL_TIM_Base_Start_IT+0x80>
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800671e:	d01d      	beq.n	800675c <HAL_TIM_Base_Start_IT+0x80>
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	4a22      	ldr	r2, [pc, #136]	@ (80067b0 <HAL_TIM_Base_Start_IT+0xd4>)
 8006726:	4293      	cmp	r3, r2
 8006728:	d018      	beq.n	800675c <HAL_TIM_Base_Start_IT+0x80>
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	4a21      	ldr	r2, [pc, #132]	@ (80067b4 <HAL_TIM_Base_Start_IT+0xd8>)
 8006730:	4293      	cmp	r3, r2
 8006732:	d013      	beq.n	800675c <HAL_TIM_Base_Start_IT+0x80>
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	4a1f      	ldr	r2, [pc, #124]	@ (80067b8 <HAL_TIM_Base_Start_IT+0xdc>)
 800673a:	4293      	cmp	r3, r2
 800673c:	d00e      	beq.n	800675c <HAL_TIM_Base_Start_IT+0x80>
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	4a1e      	ldr	r2, [pc, #120]	@ (80067bc <HAL_TIM_Base_Start_IT+0xe0>)
 8006744:	4293      	cmp	r3, r2
 8006746:	d009      	beq.n	800675c <HAL_TIM_Base_Start_IT+0x80>
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	4a1c      	ldr	r2, [pc, #112]	@ (80067c0 <HAL_TIM_Base_Start_IT+0xe4>)
 800674e:	4293      	cmp	r3, r2
 8006750:	d004      	beq.n	800675c <HAL_TIM_Base_Start_IT+0x80>
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	4a1b      	ldr	r2, [pc, #108]	@ (80067c4 <HAL_TIM_Base_Start_IT+0xe8>)
 8006758:	4293      	cmp	r3, r2
 800675a:	d115      	bne.n	8006788 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	689a      	ldr	r2, [r3, #8]
 8006762:	4b19      	ldr	r3, [pc, #100]	@ (80067c8 <HAL_TIM_Base_Start_IT+0xec>)
 8006764:	4013      	ands	r3, r2
 8006766:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	2b06      	cmp	r3, #6
 800676c:	d015      	beq.n	800679a <HAL_TIM_Base_Start_IT+0xbe>
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006774:	d011      	beq.n	800679a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	681a      	ldr	r2, [r3, #0]
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	f042 0201 	orr.w	r2, r2, #1
 8006784:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006786:	e008      	b.n	800679a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	681a      	ldr	r2, [r3, #0]
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	f042 0201 	orr.w	r2, r2, #1
 8006796:	601a      	str	r2, [r3, #0]
 8006798:	e000      	b.n	800679c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800679a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800679c:	2300      	movs	r3, #0
}
 800679e:	4618      	mov	r0, r3
 80067a0:	3714      	adds	r7, #20
 80067a2:	46bd      	mov	sp, r7
 80067a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a8:	4770      	bx	lr
 80067aa:	bf00      	nop
 80067ac:	40012c00 	.word	0x40012c00
 80067b0:	40000400 	.word	0x40000400
 80067b4:	40000800 	.word	0x40000800
 80067b8:	40000c00 	.word	0x40000c00
 80067bc:	40013400 	.word	0x40013400
 80067c0:	40014000 	.word	0x40014000
 80067c4:	40015000 	.word	0x40015000
 80067c8:	00010007 	.word	0x00010007

080067cc <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80067cc:	b580      	push	{r7, lr}
 80067ce:	b082      	sub	sp, #8
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d101      	bne.n	80067de <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80067da:	2301      	movs	r3, #1
 80067dc:	e049      	b.n	8006872 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80067e4:	b2db      	uxtb	r3, r3
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d106      	bne.n	80067f8 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	2200      	movs	r2, #0
 80067ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80067f2:	6878      	ldr	r0, [r7, #4]
 80067f4:	f000 f841 	bl	800687a <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	2202      	movs	r2, #2
 80067fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681a      	ldr	r2, [r3, #0]
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	3304      	adds	r3, #4
 8006808:	4619      	mov	r1, r3
 800680a:	4610      	mov	r0, r2
 800680c:	f000 fde2 	bl	80073d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	2201      	movs	r2, #1
 8006814:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2201      	movs	r2, #1
 800681c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2201      	movs	r2, #1
 8006824:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2201      	movs	r2, #1
 800682c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	2201      	movs	r2, #1
 8006834:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	2201      	movs	r2, #1
 800683c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2201      	movs	r2, #1
 8006844:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	2201      	movs	r2, #1
 800684c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2201      	movs	r2, #1
 8006854:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	2201      	movs	r2, #1
 800685c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2201      	movs	r2, #1
 8006864:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2201      	movs	r2, #1
 800686c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006870:	2300      	movs	r3, #0
}
 8006872:	4618      	mov	r0, r3
 8006874:	3708      	adds	r7, #8
 8006876:	46bd      	mov	sp, r7
 8006878:	bd80      	pop	{r7, pc}

0800687a <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800687a:	b480      	push	{r7}
 800687c:	b083      	sub	sp, #12
 800687e:	af00      	add	r7, sp, #0
 8006880:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8006882:	bf00      	nop
 8006884:	370c      	adds	r7, #12
 8006886:	46bd      	mov	sp, r7
 8006888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688c:	4770      	bx	lr

0800688e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800688e:	b580      	push	{r7, lr}
 8006890:	b082      	sub	sp, #8
 8006892:	af00      	add	r7, sp, #0
 8006894:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	2b00      	cmp	r3, #0
 800689a:	d101      	bne.n	80068a0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800689c:	2301      	movs	r3, #1
 800689e:	e049      	b.n	8006934 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80068a6:	b2db      	uxtb	r3, r3
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d106      	bne.n	80068ba <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	2200      	movs	r2, #0
 80068b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80068b4:	6878      	ldr	r0, [r7, #4]
 80068b6:	f7fb fe03 	bl	80024c0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	2202      	movs	r2, #2
 80068be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681a      	ldr	r2, [r3, #0]
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	3304      	adds	r3, #4
 80068ca:	4619      	mov	r1, r3
 80068cc:	4610      	mov	r0, r2
 80068ce:	f000 fd81 	bl	80073d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	2201      	movs	r2, #1
 80068d6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	2201      	movs	r2, #1
 80068de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	2201      	movs	r2, #1
 80068e6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	2201      	movs	r2, #1
 80068ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	2201      	movs	r2, #1
 80068f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2201      	movs	r2, #1
 80068fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	2201      	movs	r2, #1
 8006906:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	2201      	movs	r2, #1
 800690e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	2201      	movs	r2, #1
 8006916:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	2201      	movs	r2, #1
 800691e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	2201      	movs	r2, #1
 8006926:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	2201      	movs	r2, #1
 800692e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006932:	2300      	movs	r3, #0
}
 8006934:	4618      	mov	r0, r3
 8006936:	3708      	adds	r7, #8
 8006938:	46bd      	mov	sp, r7
 800693a:	bd80      	pop	{r7, pc}

0800693c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800693c:	b580      	push	{r7, lr}
 800693e:	b084      	sub	sp, #16
 8006940:	af00      	add	r7, sp, #0
 8006942:	6078      	str	r0, [r7, #4]
 8006944:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006946:	683b      	ldr	r3, [r7, #0]
 8006948:	2b00      	cmp	r3, #0
 800694a:	d109      	bne.n	8006960 <HAL_TIM_PWM_Start+0x24>
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006952:	b2db      	uxtb	r3, r3
 8006954:	2b01      	cmp	r3, #1
 8006956:	bf14      	ite	ne
 8006958:	2301      	movne	r3, #1
 800695a:	2300      	moveq	r3, #0
 800695c:	b2db      	uxtb	r3, r3
 800695e:	e03c      	b.n	80069da <HAL_TIM_PWM_Start+0x9e>
 8006960:	683b      	ldr	r3, [r7, #0]
 8006962:	2b04      	cmp	r3, #4
 8006964:	d109      	bne.n	800697a <HAL_TIM_PWM_Start+0x3e>
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800696c:	b2db      	uxtb	r3, r3
 800696e:	2b01      	cmp	r3, #1
 8006970:	bf14      	ite	ne
 8006972:	2301      	movne	r3, #1
 8006974:	2300      	moveq	r3, #0
 8006976:	b2db      	uxtb	r3, r3
 8006978:	e02f      	b.n	80069da <HAL_TIM_PWM_Start+0x9e>
 800697a:	683b      	ldr	r3, [r7, #0]
 800697c:	2b08      	cmp	r3, #8
 800697e:	d109      	bne.n	8006994 <HAL_TIM_PWM_Start+0x58>
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006986:	b2db      	uxtb	r3, r3
 8006988:	2b01      	cmp	r3, #1
 800698a:	bf14      	ite	ne
 800698c:	2301      	movne	r3, #1
 800698e:	2300      	moveq	r3, #0
 8006990:	b2db      	uxtb	r3, r3
 8006992:	e022      	b.n	80069da <HAL_TIM_PWM_Start+0x9e>
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	2b0c      	cmp	r3, #12
 8006998:	d109      	bne.n	80069ae <HAL_TIM_PWM_Start+0x72>
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80069a0:	b2db      	uxtb	r3, r3
 80069a2:	2b01      	cmp	r3, #1
 80069a4:	bf14      	ite	ne
 80069a6:	2301      	movne	r3, #1
 80069a8:	2300      	moveq	r3, #0
 80069aa:	b2db      	uxtb	r3, r3
 80069ac:	e015      	b.n	80069da <HAL_TIM_PWM_Start+0x9e>
 80069ae:	683b      	ldr	r3, [r7, #0]
 80069b0:	2b10      	cmp	r3, #16
 80069b2:	d109      	bne.n	80069c8 <HAL_TIM_PWM_Start+0x8c>
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80069ba:	b2db      	uxtb	r3, r3
 80069bc:	2b01      	cmp	r3, #1
 80069be:	bf14      	ite	ne
 80069c0:	2301      	movne	r3, #1
 80069c2:	2300      	moveq	r3, #0
 80069c4:	b2db      	uxtb	r3, r3
 80069c6:	e008      	b.n	80069da <HAL_TIM_PWM_Start+0x9e>
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80069ce:	b2db      	uxtb	r3, r3
 80069d0:	2b01      	cmp	r3, #1
 80069d2:	bf14      	ite	ne
 80069d4:	2301      	movne	r3, #1
 80069d6:	2300      	moveq	r3, #0
 80069d8:	b2db      	uxtb	r3, r3
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d001      	beq.n	80069e2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80069de:	2301      	movs	r3, #1
 80069e0:	e0a6      	b.n	8006b30 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80069e2:	683b      	ldr	r3, [r7, #0]
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d104      	bne.n	80069f2 <HAL_TIM_PWM_Start+0xb6>
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	2202      	movs	r2, #2
 80069ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80069f0:	e023      	b.n	8006a3a <HAL_TIM_PWM_Start+0xfe>
 80069f2:	683b      	ldr	r3, [r7, #0]
 80069f4:	2b04      	cmp	r3, #4
 80069f6:	d104      	bne.n	8006a02 <HAL_TIM_PWM_Start+0xc6>
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	2202      	movs	r2, #2
 80069fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006a00:	e01b      	b.n	8006a3a <HAL_TIM_PWM_Start+0xfe>
 8006a02:	683b      	ldr	r3, [r7, #0]
 8006a04:	2b08      	cmp	r3, #8
 8006a06:	d104      	bne.n	8006a12 <HAL_TIM_PWM_Start+0xd6>
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2202      	movs	r2, #2
 8006a0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006a10:	e013      	b.n	8006a3a <HAL_TIM_PWM_Start+0xfe>
 8006a12:	683b      	ldr	r3, [r7, #0]
 8006a14:	2b0c      	cmp	r3, #12
 8006a16:	d104      	bne.n	8006a22 <HAL_TIM_PWM_Start+0xe6>
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	2202      	movs	r2, #2
 8006a1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006a20:	e00b      	b.n	8006a3a <HAL_TIM_PWM_Start+0xfe>
 8006a22:	683b      	ldr	r3, [r7, #0]
 8006a24:	2b10      	cmp	r3, #16
 8006a26:	d104      	bne.n	8006a32 <HAL_TIM_PWM_Start+0xf6>
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2202      	movs	r2, #2
 8006a2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006a30:	e003      	b.n	8006a3a <HAL_TIM_PWM_Start+0xfe>
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	2202      	movs	r2, #2
 8006a36:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	2201      	movs	r2, #1
 8006a40:	6839      	ldr	r1, [r7, #0]
 8006a42:	4618      	mov	r0, r3
 8006a44:	f001 f8a4 	bl	8007b90 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	4a3a      	ldr	r2, [pc, #232]	@ (8006b38 <HAL_TIM_PWM_Start+0x1fc>)
 8006a4e:	4293      	cmp	r3, r2
 8006a50:	d018      	beq.n	8006a84 <HAL_TIM_PWM_Start+0x148>
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	4a39      	ldr	r2, [pc, #228]	@ (8006b3c <HAL_TIM_PWM_Start+0x200>)
 8006a58:	4293      	cmp	r3, r2
 8006a5a:	d013      	beq.n	8006a84 <HAL_TIM_PWM_Start+0x148>
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	4a37      	ldr	r2, [pc, #220]	@ (8006b40 <HAL_TIM_PWM_Start+0x204>)
 8006a62:	4293      	cmp	r3, r2
 8006a64:	d00e      	beq.n	8006a84 <HAL_TIM_PWM_Start+0x148>
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	4a36      	ldr	r2, [pc, #216]	@ (8006b44 <HAL_TIM_PWM_Start+0x208>)
 8006a6c:	4293      	cmp	r3, r2
 8006a6e:	d009      	beq.n	8006a84 <HAL_TIM_PWM_Start+0x148>
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	4a34      	ldr	r2, [pc, #208]	@ (8006b48 <HAL_TIM_PWM_Start+0x20c>)
 8006a76:	4293      	cmp	r3, r2
 8006a78:	d004      	beq.n	8006a84 <HAL_TIM_PWM_Start+0x148>
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	4a33      	ldr	r2, [pc, #204]	@ (8006b4c <HAL_TIM_PWM_Start+0x210>)
 8006a80:	4293      	cmp	r3, r2
 8006a82:	d101      	bne.n	8006a88 <HAL_TIM_PWM_Start+0x14c>
 8006a84:	2301      	movs	r3, #1
 8006a86:	e000      	b.n	8006a8a <HAL_TIM_PWM_Start+0x14e>
 8006a88:	2300      	movs	r3, #0
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d007      	beq.n	8006a9e <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006a9c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	4a25      	ldr	r2, [pc, #148]	@ (8006b38 <HAL_TIM_PWM_Start+0x1fc>)
 8006aa4:	4293      	cmp	r3, r2
 8006aa6:	d022      	beq.n	8006aee <HAL_TIM_PWM_Start+0x1b2>
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ab0:	d01d      	beq.n	8006aee <HAL_TIM_PWM_Start+0x1b2>
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	4a26      	ldr	r2, [pc, #152]	@ (8006b50 <HAL_TIM_PWM_Start+0x214>)
 8006ab8:	4293      	cmp	r3, r2
 8006aba:	d018      	beq.n	8006aee <HAL_TIM_PWM_Start+0x1b2>
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	4a24      	ldr	r2, [pc, #144]	@ (8006b54 <HAL_TIM_PWM_Start+0x218>)
 8006ac2:	4293      	cmp	r3, r2
 8006ac4:	d013      	beq.n	8006aee <HAL_TIM_PWM_Start+0x1b2>
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	4a23      	ldr	r2, [pc, #140]	@ (8006b58 <HAL_TIM_PWM_Start+0x21c>)
 8006acc:	4293      	cmp	r3, r2
 8006ace:	d00e      	beq.n	8006aee <HAL_TIM_PWM_Start+0x1b2>
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	4a19      	ldr	r2, [pc, #100]	@ (8006b3c <HAL_TIM_PWM_Start+0x200>)
 8006ad6:	4293      	cmp	r3, r2
 8006ad8:	d009      	beq.n	8006aee <HAL_TIM_PWM_Start+0x1b2>
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	4a18      	ldr	r2, [pc, #96]	@ (8006b40 <HAL_TIM_PWM_Start+0x204>)
 8006ae0:	4293      	cmp	r3, r2
 8006ae2:	d004      	beq.n	8006aee <HAL_TIM_PWM_Start+0x1b2>
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	4a18      	ldr	r2, [pc, #96]	@ (8006b4c <HAL_TIM_PWM_Start+0x210>)
 8006aea:	4293      	cmp	r3, r2
 8006aec:	d115      	bne.n	8006b1a <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	689a      	ldr	r2, [r3, #8]
 8006af4:	4b19      	ldr	r3, [pc, #100]	@ (8006b5c <HAL_TIM_PWM_Start+0x220>)
 8006af6:	4013      	ands	r3, r2
 8006af8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	2b06      	cmp	r3, #6
 8006afe:	d015      	beq.n	8006b2c <HAL_TIM_PWM_Start+0x1f0>
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006b06:	d011      	beq.n	8006b2c <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	681a      	ldr	r2, [r3, #0]
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f042 0201 	orr.w	r2, r2, #1
 8006b16:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b18:	e008      	b.n	8006b2c <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	681a      	ldr	r2, [r3, #0]
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	f042 0201 	orr.w	r2, r2, #1
 8006b28:	601a      	str	r2, [r3, #0]
 8006b2a:	e000      	b.n	8006b2e <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b2c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006b2e:	2300      	movs	r3, #0
}
 8006b30:	4618      	mov	r0, r3
 8006b32:	3710      	adds	r7, #16
 8006b34:	46bd      	mov	sp, r7
 8006b36:	bd80      	pop	{r7, pc}
 8006b38:	40012c00 	.word	0x40012c00
 8006b3c:	40013400 	.word	0x40013400
 8006b40:	40014000 	.word	0x40014000
 8006b44:	40014400 	.word	0x40014400
 8006b48:	40014800 	.word	0x40014800
 8006b4c:	40015000 	.word	0x40015000
 8006b50:	40000400 	.word	0x40000400
 8006b54:	40000800 	.word	0x40000800
 8006b58:	40000c00 	.word	0x40000c00
 8006b5c:	00010007 	.word	0x00010007

08006b60 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8006b60:	b580      	push	{r7, lr}
 8006b62:	b086      	sub	sp, #24
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	6078      	str	r0, [r7, #4]
 8006b68:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d101      	bne.n	8006b74 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006b70:	2301      	movs	r3, #1
 8006b72:	e097      	b.n	8006ca4 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006b7a:	b2db      	uxtb	r3, r3
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d106      	bne.n	8006b8e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	2200      	movs	r2, #0
 8006b84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006b88:	6878      	ldr	r0, [r7, #4]
 8006b8a:	f7fb fcbf 	bl	800250c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	2202      	movs	r2, #2
 8006b92:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	689b      	ldr	r3, [r3, #8]
 8006b9c:	687a      	ldr	r2, [r7, #4]
 8006b9e:	6812      	ldr	r2, [r2, #0]
 8006ba0:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8006ba4:	f023 0307 	bic.w	r3, r3, #7
 8006ba8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681a      	ldr	r2, [r3, #0]
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	3304      	adds	r3, #4
 8006bb2:	4619      	mov	r1, r3
 8006bb4:	4610      	mov	r0, r2
 8006bb6:	f000 fc0d 	bl	80073d4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	689b      	ldr	r3, [r3, #8]
 8006bc0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	699b      	ldr	r3, [r3, #24]
 8006bc8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	6a1b      	ldr	r3, [r3, #32]
 8006bd0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8006bd2:	683b      	ldr	r3, [r7, #0]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	697a      	ldr	r2, [r7, #20]
 8006bd8:	4313      	orrs	r3, r2
 8006bda:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006bdc:	693b      	ldr	r3, [r7, #16]
 8006bde:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006be2:	f023 0303 	bic.w	r3, r3, #3
 8006be6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006be8:	683b      	ldr	r3, [r7, #0]
 8006bea:	689a      	ldr	r2, [r3, #8]
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	699b      	ldr	r3, [r3, #24]
 8006bf0:	021b      	lsls	r3, r3, #8
 8006bf2:	4313      	orrs	r3, r2
 8006bf4:	693a      	ldr	r2, [r7, #16]
 8006bf6:	4313      	orrs	r3, r2
 8006bf8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006bfa:	693b      	ldr	r3, [r7, #16]
 8006bfc:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8006c00:	f023 030c 	bic.w	r3, r3, #12
 8006c04:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006c06:	693b      	ldr	r3, [r7, #16]
 8006c08:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006c0c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006c10:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006c12:	683b      	ldr	r3, [r7, #0]
 8006c14:	68da      	ldr	r2, [r3, #12]
 8006c16:	683b      	ldr	r3, [r7, #0]
 8006c18:	69db      	ldr	r3, [r3, #28]
 8006c1a:	021b      	lsls	r3, r3, #8
 8006c1c:	4313      	orrs	r3, r2
 8006c1e:	693a      	ldr	r2, [r7, #16]
 8006c20:	4313      	orrs	r3, r2
 8006c22:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006c24:	683b      	ldr	r3, [r7, #0]
 8006c26:	691b      	ldr	r3, [r3, #16]
 8006c28:	011a      	lsls	r2, r3, #4
 8006c2a:	683b      	ldr	r3, [r7, #0]
 8006c2c:	6a1b      	ldr	r3, [r3, #32]
 8006c2e:	031b      	lsls	r3, r3, #12
 8006c30:	4313      	orrs	r3, r2
 8006c32:	693a      	ldr	r2, [r7, #16]
 8006c34:	4313      	orrs	r3, r2
 8006c36:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8006c3e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8006c46:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006c48:	683b      	ldr	r3, [r7, #0]
 8006c4a:	685a      	ldr	r2, [r3, #4]
 8006c4c:	683b      	ldr	r3, [r7, #0]
 8006c4e:	695b      	ldr	r3, [r3, #20]
 8006c50:	011b      	lsls	r3, r3, #4
 8006c52:	4313      	orrs	r3, r2
 8006c54:	68fa      	ldr	r2, [r7, #12]
 8006c56:	4313      	orrs	r3, r2
 8006c58:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	697a      	ldr	r2, [r7, #20]
 8006c60:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	693a      	ldr	r2, [r7, #16]
 8006c68:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	68fa      	ldr	r2, [r7, #12]
 8006c70:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	2201      	movs	r2, #1
 8006c76:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	2201      	movs	r2, #1
 8006c7e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	2201      	movs	r2, #1
 8006c86:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	2201      	movs	r2, #1
 8006c8e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	2201      	movs	r2, #1
 8006c96:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	2201      	movs	r2, #1
 8006c9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006ca2:	2300      	movs	r3, #0
}
 8006ca4:	4618      	mov	r0, r3
 8006ca6:	3718      	adds	r7, #24
 8006ca8:	46bd      	mov	sp, r7
 8006caa:	bd80      	pop	{r7, pc}

08006cac <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006cac:	b580      	push	{r7, lr}
 8006cae:	b084      	sub	sp, #16
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	6078      	str	r0, [r7, #4]
 8006cb4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006cbc:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006cc4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006ccc:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006cd4:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8006cd6:	683b      	ldr	r3, [r7, #0]
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d110      	bne.n	8006cfe <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006cdc:	7bfb      	ldrb	r3, [r7, #15]
 8006cde:	2b01      	cmp	r3, #1
 8006ce0:	d102      	bne.n	8006ce8 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8006ce2:	7b7b      	ldrb	r3, [r7, #13]
 8006ce4:	2b01      	cmp	r3, #1
 8006ce6:	d001      	beq.n	8006cec <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8006ce8:	2301      	movs	r3, #1
 8006cea:	e069      	b.n	8006dc0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	2202      	movs	r2, #2
 8006cf0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	2202      	movs	r2, #2
 8006cf8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006cfc:	e031      	b.n	8006d62 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8006cfe:	683b      	ldr	r3, [r7, #0]
 8006d00:	2b04      	cmp	r3, #4
 8006d02:	d110      	bne.n	8006d26 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006d04:	7bbb      	ldrb	r3, [r7, #14]
 8006d06:	2b01      	cmp	r3, #1
 8006d08:	d102      	bne.n	8006d10 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006d0a:	7b3b      	ldrb	r3, [r7, #12]
 8006d0c:	2b01      	cmp	r3, #1
 8006d0e:	d001      	beq.n	8006d14 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8006d10:	2301      	movs	r3, #1
 8006d12:	e055      	b.n	8006dc0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	2202      	movs	r2, #2
 8006d18:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	2202      	movs	r2, #2
 8006d20:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006d24:	e01d      	b.n	8006d62 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006d26:	7bfb      	ldrb	r3, [r7, #15]
 8006d28:	2b01      	cmp	r3, #1
 8006d2a:	d108      	bne.n	8006d3e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006d2c:	7bbb      	ldrb	r3, [r7, #14]
 8006d2e:	2b01      	cmp	r3, #1
 8006d30:	d105      	bne.n	8006d3e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006d32:	7b7b      	ldrb	r3, [r7, #13]
 8006d34:	2b01      	cmp	r3, #1
 8006d36:	d102      	bne.n	8006d3e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006d38:	7b3b      	ldrb	r3, [r7, #12]
 8006d3a:	2b01      	cmp	r3, #1
 8006d3c:	d001      	beq.n	8006d42 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8006d3e:	2301      	movs	r3, #1
 8006d40:	e03e      	b.n	8006dc0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	2202      	movs	r2, #2
 8006d46:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	2202      	movs	r2, #2
 8006d4e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	2202      	movs	r2, #2
 8006d56:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	2202      	movs	r2, #2
 8006d5e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8006d62:	683b      	ldr	r3, [r7, #0]
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d003      	beq.n	8006d70 <HAL_TIM_Encoder_Start+0xc4>
 8006d68:	683b      	ldr	r3, [r7, #0]
 8006d6a:	2b04      	cmp	r3, #4
 8006d6c:	d008      	beq.n	8006d80 <HAL_TIM_Encoder_Start+0xd4>
 8006d6e:	e00f      	b.n	8006d90 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	2201      	movs	r2, #1
 8006d76:	2100      	movs	r1, #0
 8006d78:	4618      	mov	r0, r3
 8006d7a:	f000 ff09 	bl	8007b90 <TIM_CCxChannelCmd>
      break;
 8006d7e:	e016      	b.n	8006dae <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	2201      	movs	r2, #1
 8006d86:	2104      	movs	r1, #4
 8006d88:	4618      	mov	r0, r3
 8006d8a:	f000 ff01 	bl	8007b90 <TIM_CCxChannelCmd>
      break;
 8006d8e:	e00e      	b.n	8006dae <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	2201      	movs	r2, #1
 8006d96:	2100      	movs	r1, #0
 8006d98:	4618      	mov	r0, r3
 8006d9a:	f000 fef9 	bl	8007b90 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	2201      	movs	r2, #1
 8006da4:	2104      	movs	r1, #4
 8006da6:	4618      	mov	r0, r3
 8006da8:	f000 fef2 	bl	8007b90 <TIM_CCxChannelCmd>
      break;
 8006dac:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	681a      	ldr	r2, [r3, #0]
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	f042 0201 	orr.w	r2, r2, #1
 8006dbc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006dbe:	2300      	movs	r3, #0
}
 8006dc0:	4618      	mov	r0, r3
 8006dc2:	3710      	adds	r7, #16
 8006dc4:	46bd      	mov	sp, r7
 8006dc6:	bd80      	pop	{r7, pc}

08006dc8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006dc8:	b580      	push	{r7, lr}
 8006dca:	b084      	sub	sp, #16
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	68db      	ldr	r3, [r3, #12]
 8006dd6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	691b      	ldr	r3, [r3, #16]
 8006dde:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006de0:	68bb      	ldr	r3, [r7, #8]
 8006de2:	f003 0302 	and.w	r3, r3, #2
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d020      	beq.n	8006e2c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	f003 0302 	and.w	r3, r3, #2
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d01b      	beq.n	8006e2c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	f06f 0202 	mvn.w	r2, #2
 8006dfc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	2201      	movs	r2, #1
 8006e02:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	699b      	ldr	r3, [r3, #24]
 8006e0a:	f003 0303 	and.w	r3, r3, #3
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d003      	beq.n	8006e1a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006e12:	6878      	ldr	r0, [r7, #4]
 8006e14:	f000 fac0 	bl	8007398 <HAL_TIM_IC_CaptureCallback>
 8006e18:	e005      	b.n	8006e26 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e1a:	6878      	ldr	r0, [r7, #4]
 8006e1c:	f000 fab2 	bl	8007384 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e20:	6878      	ldr	r0, [r7, #4]
 8006e22:	f000 fac3 	bl	80073ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	2200      	movs	r2, #0
 8006e2a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006e2c:	68bb      	ldr	r3, [r7, #8]
 8006e2e:	f003 0304 	and.w	r3, r3, #4
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d020      	beq.n	8006e78 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	f003 0304 	and.w	r3, r3, #4
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d01b      	beq.n	8006e78 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	f06f 0204 	mvn.w	r2, #4
 8006e48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	2202      	movs	r2, #2
 8006e4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	699b      	ldr	r3, [r3, #24]
 8006e56:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d003      	beq.n	8006e66 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006e5e:	6878      	ldr	r0, [r7, #4]
 8006e60:	f000 fa9a 	bl	8007398 <HAL_TIM_IC_CaptureCallback>
 8006e64:	e005      	b.n	8006e72 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e66:	6878      	ldr	r0, [r7, #4]
 8006e68:	f000 fa8c 	bl	8007384 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e6c:	6878      	ldr	r0, [r7, #4]
 8006e6e:	f000 fa9d 	bl	80073ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	2200      	movs	r2, #0
 8006e76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006e78:	68bb      	ldr	r3, [r7, #8]
 8006e7a:	f003 0308 	and.w	r3, r3, #8
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d020      	beq.n	8006ec4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	f003 0308 	and.w	r3, r3, #8
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d01b      	beq.n	8006ec4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	f06f 0208 	mvn.w	r2, #8
 8006e94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	2204      	movs	r2, #4
 8006e9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	69db      	ldr	r3, [r3, #28]
 8006ea2:	f003 0303 	and.w	r3, r3, #3
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d003      	beq.n	8006eb2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006eaa:	6878      	ldr	r0, [r7, #4]
 8006eac:	f000 fa74 	bl	8007398 <HAL_TIM_IC_CaptureCallback>
 8006eb0:	e005      	b.n	8006ebe <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006eb2:	6878      	ldr	r0, [r7, #4]
 8006eb4:	f000 fa66 	bl	8007384 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006eb8:	6878      	ldr	r0, [r7, #4]
 8006eba:	f000 fa77 	bl	80073ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	2200      	movs	r2, #0
 8006ec2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006ec4:	68bb      	ldr	r3, [r7, #8]
 8006ec6:	f003 0310 	and.w	r3, r3, #16
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d020      	beq.n	8006f10 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	f003 0310 	and.w	r3, r3, #16
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d01b      	beq.n	8006f10 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	f06f 0210 	mvn.w	r2, #16
 8006ee0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	2208      	movs	r2, #8
 8006ee6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	69db      	ldr	r3, [r3, #28]
 8006eee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d003      	beq.n	8006efe <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ef6:	6878      	ldr	r0, [r7, #4]
 8006ef8:	f000 fa4e 	bl	8007398 <HAL_TIM_IC_CaptureCallback>
 8006efc:	e005      	b.n	8006f0a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006efe:	6878      	ldr	r0, [r7, #4]
 8006f00:	f000 fa40 	bl	8007384 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f04:	6878      	ldr	r0, [r7, #4]
 8006f06:	f000 fa51 	bl	80073ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	2200      	movs	r2, #0
 8006f0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006f10:	68bb      	ldr	r3, [r7, #8]
 8006f12:	f003 0301 	and.w	r3, r3, #1
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d00c      	beq.n	8006f34 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	f003 0301 	and.w	r3, r3, #1
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d007      	beq.n	8006f34 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	f06f 0201 	mvn.w	r2, #1
 8006f2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006f2e:	6878      	ldr	r0, [r7, #4]
 8006f30:	f7fb f9d2 	bl	80022d8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006f34:	68bb      	ldr	r3, [r7, #8]
 8006f36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d104      	bne.n	8006f48 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006f3e:	68bb      	ldr	r3, [r7, #8]
 8006f40:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d00c      	beq.n	8006f62 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d007      	beq.n	8006f62 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006f5a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006f5c:	6878      	ldr	r0, [r7, #4]
 8006f5e:	f001 f833 	bl	8007fc8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006f62:	68bb      	ldr	r3, [r7, #8]
 8006f64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d00c      	beq.n	8006f86 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d007      	beq.n	8006f86 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006f7e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006f80:	6878      	ldr	r0, [r7, #4]
 8006f82:	f001 f82b 	bl	8007fdc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006f86:	68bb      	ldr	r3, [r7, #8]
 8006f88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d00c      	beq.n	8006faa <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d007      	beq.n	8006faa <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006fa2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006fa4:	6878      	ldr	r0, [r7, #4]
 8006fa6:	f000 fa0b 	bl	80073c0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006faa:	68bb      	ldr	r3, [r7, #8]
 8006fac:	f003 0320 	and.w	r3, r3, #32
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d00c      	beq.n	8006fce <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	f003 0320 	and.w	r3, r3, #32
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d007      	beq.n	8006fce <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	f06f 0220 	mvn.w	r2, #32
 8006fc6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006fc8:	6878      	ldr	r0, [r7, #4]
 8006fca:	f000 fff3 	bl	8007fb4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8006fce:	68bb      	ldr	r3, [r7, #8]
 8006fd0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d00c      	beq.n	8006ff2 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d007      	beq.n	8006ff2 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8006fea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8006fec:	6878      	ldr	r0, [r7, #4]
 8006fee:	f000 ffff 	bl	8007ff0 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8006ff2:	68bb      	ldr	r3, [r7, #8]
 8006ff4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d00c      	beq.n	8007016 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007002:	2b00      	cmp	r3, #0
 8007004:	d007      	beq.n	8007016 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800700e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8007010:	6878      	ldr	r0, [r7, #4]
 8007012:	f000 fff7 	bl	8008004 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8007016:	68bb      	ldr	r3, [r7, #8]
 8007018:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800701c:	2b00      	cmp	r3, #0
 800701e:	d00c      	beq.n	800703a <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007026:	2b00      	cmp	r3, #0
 8007028:	d007      	beq.n	800703a <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8007032:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8007034:	6878      	ldr	r0, [r7, #4]
 8007036:	f000 ffef 	bl	8008018 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800703a:	68bb      	ldr	r3, [r7, #8]
 800703c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007040:	2b00      	cmp	r3, #0
 8007042:	d00c      	beq.n	800705e <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800704a:	2b00      	cmp	r3, #0
 800704c:	d007      	beq.n	800705e <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8007056:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8007058:	6878      	ldr	r0, [r7, #4]
 800705a:	f000 ffe7 	bl	800802c <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800705e:	bf00      	nop
 8007060:	3710      	adds	r7, #16
 8007062:	46bd      	mov	sp, r7
 8007064:	bd80      	pop	{r7, pc}
	...

08007068 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8007068:	b580      	push	{r7, lr}
 800706a:	b086      	sub	sp, #24
 800706c:	af00      	add	r7, sp, #0
 800706e:	60f8      	str	r0, [r7, #12]
 8007070:	60b9      	str	r1, [r7, #8]
 8007072:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007074:	2300      	movs	r3, #0
 8007076:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_CHANNEL_MODE(sConfig->OCMode, Channel));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800707e:	2b01      	cmp	r3, #1
 8007080:	d101      	bne.n	8007086 <HAL_TIM_OC_ConfigChannel+0x1e>
 8007082:	2302      	movs	r3, #2
 8007084:	e066      	b.n	8007154 <HAL_TIM_OC_ConfigChannel+0xec>
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	2201      	movs	r2, #1
 800708a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	2b14      	cmp	r3, #20
 8007092:	d857      	bhi.n	8007144 <HAL_TIM_OC_ConfigChannel+0xdc>
 8007094:	a201      	add	r2, pc, #4	@ (adr r2, 800709c <HAL_TIM_OC_ConfigChannel+0x34>)
 8007096:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800709a:	bf00      	nop
 800709c:	080070f1 	.word	0x080070f1
 80070a0:	08007145 	.word	0x08007145
 80070a4:	08007145 	.word	0x08007145
 80070a8:	08007145 	.word	0x08007145
 80070ac:	080070ff 	.word	0x080070ff
 80070b0:	08007145 	.word	0x08007145
 80070b4:	08007145 	.word	0x08007145
 80070b8:	08007145 	.word	0x08007145
 80070bc:	0800710d 	.word	0x0800710d
 80070c0:	08007145 	.word	0x08007145
 80070c4:	08007145 	.word	0x08007145
 80070c8:	08007145 	.word	0x08007145
 80070cc:	0800711b 	.word	0x0800711b
 80070d0:	08007145 	.word	0x08007145
 80070d4:	08007145 	.word	0x08007145
 80070d8:	08007145 	.word	0x08007145
 80070dc:	08007129 	.word	0x08007129
 80070e0:	08007145 	.word	0x08007145
 80070e4:	08007145 	.word	0x08007145
 80070e8:	08007145 	.word	0x08007145
 80070ec:	08007137 	.word	0x08007137
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	68b9      	ldr	r1, [r7, #8]
 80070f6:	4618      	mov	r0, r3
 80070f8:	f000 fa20 	bl	800753c <TIM_OC1_SetConfig>
      break;
 80070fc:	e025      	b.n	800714a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	68b9      	ldr	r1, [r7, #8]
 8007104:	4618      	mov	r0, r3
 8007106:	f000 fab3 	bl	8007670 <TIM_OC2_SetConfig>
      break;
 800710a:	e01e      	b.n	800714a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	68b9      	ldr	r1, [r7, #8]
 8007112:	4618      	mov	r0, r3
 8007114:	f000 fb40 	bl	8007798 <TIM_OC3_SetConfig>
      break;
 8007118:	e017      	b.n	800714a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	68b9      	ldr	r1, [r7, #8]
 8007120:	4618      	mov	r0, r3
 8007122:	f000 fbcb 	bl	80078bc <TIM_OC4_SetConfig>
      break;
 8007126:	e010      	b.n	800714a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	68b9      	ldr	r1, [r7, #8]
 800712e:	4618      	mov	r0, r3
 8007130:	f000 fc58 	bl	80079e4 <TIM_OC5_SetConfig>
      break;
 8007134:	e009      	b.n	800714a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	68b9      	ldr	r1, [r7, #8]
 800713c:	4618      	mov	r0, r3
 800713e:	f000 fcbb 	bl	8007ab8 <TIM_OC6_SetConfig>
      break;
 8007142:	e002      	b.n	800714a <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 8007144:	2301      	movs	r3, #1
 8007146:	75fb      	strb	r3, [r7, #23]
      break;
 8007148:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	2200      	movs	r2, #0
 800714e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007152:	7dfb      	ldrb	r3, [r7, #23]
}
 8007154:	4618      	mov	r0, r3
 8007156:	3718      	adds	r7, #24
 8007158:	46bd      	mov	sp, r7
 800715a:	bd80      	pop	{r7, pc}

0800715c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800715c:	b580      	push	{r7, lr}
 800715e:	b086      	sub	sp, #24
 8007160:	af00      	add	r7, sp, #0
 8007162:	60f8      	str	r0, [r7, #12]
 8007164:	60b9      	str	r1, [r7, #8]
 8007166:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007168:	2300      	movs	r3, #0
 800716a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007172:	2b01      	cmp	r3, #1
 8007174:	d101      	bne.n	800717a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007176:	2302      	movs	r3, #2
 8007178:	e0ff      	b.n	800737a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	2201      	movs	r2, #1
 800717e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	2b14      	cmp	r3, #20
 8007186:	f200 80f0 	bhi.w	800736a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800718a:	a201      	add	r2, pc, #4	@ (adr r2, 8007190 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800718c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007190:	080071e5 	.word	0x080071e5
 8007194:	0800736b 	.word	0x0800736b
 8007198:	0800736b 	.word	0x0800736b
 800719c:	0800736b 	.word	0x0800736b
 80071a0:	08007225 	.word	0x08007225
 80071a4:	0800736b 	.word	0x0800736b
 80071a8:	0800736b 	.word	0x0800736b
 80071ac:	0800736b 	.word	0x0800736b
 80071b0:	08007267 	.word	0x08007267
 80071b4:	0800736b 	.word	0x0800736b
 80071b8:	0800736b 	.word	0x0800736b
 80071bc:	0800736b 	.word	0x0800736b
 80071c0:	080072a7 	.word	0x080072a7
 80071c4:	0800736b 	.word	0x0800736b
 80071c8:	0800736b 	.word	0x0800736b
 80071cc:	0800736b 	.word	0x0800736b
 80071d0:	080072e9 	.word	0x080072e9
 80071d4:	0800736b 	.word	0x0800736b
 80071d8:	0800736b 	.word	0x0800736b
 80071dc:	0800736b 	.word	0x0800736b
 80071e0:	08007329 	.word	0x08007329
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	68b9      	ldr	r1, [r7, #8]
 80071ea:	4618      	mov	r0, r3
 80071ec:	f000 f9a6 	bl	800753c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	699a      	ldr	r2, [r3, #24]
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	f042 0208 	orr.w	r2, r2, #8
 80071fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	699a      	ldr	r2, [r3, #24]
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	f022 0204 	bic.w	r2, r2, #4
 800720e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	6999      	ldr	r1, [r3, #24]
 8007216:	68bb      	ldr	r3, [r7, #8]
 8007218:	691a      	ldr	r2, [r3, #16]
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	430a      	orrs	r2, r1
 8007220:	619a      	str	r2, [r3, #24]
      break;
 8007222:	e0a5      	b.n	8007370 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	68b9      	ldr	r1, [r7, #8]
 800722a:	4618      	mov	r0, r3
 800722c:	f000 fa20 	bl	8007670 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	699a      	ldr	r2, [r3, #24]
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800723e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	699a      	ldr	r2, [r3, #24]
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800724e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	6999      	ldr	r1, [r3, #24]
 8007256:	68bb      	ldr	r3, [r7, #8]
 8007258:	691b      	ldr	r3, [r3, #16]
 800725a:	021a      	lsls	r2, r3, #8
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	430a      	orrs	r2, r1
 8007262:	619a      	str	r2, [r3, #24]
      break;
 8007264:	e084      	b.n	8007370 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	68b9      	ldr	r1, [r7, #8]
 800726c:	4618      	mov	r0, r3
 800726e:	f000 fa93 	bl	8007798 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	69da      	ldr	r2, [r3, #28]
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	f042 0208 	orr.w	r2, r2, #8
 8007280:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	69da      	ldr	r2, [r3, #28]
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	f022 0204 	bic.w	r2, r2, #4
 8007290:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	69d9      	ldr	r1, [r3, #28]
 8007298:	68bb      	ldr	r3, [r7, #8]
 800729a:	691a      	ldr	r2, [r3, #16]
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	430a      	orrs	r2, r1
 80072a2:	61da      	str	r2, [r3, #28]
      break;
 80072a4:	e064      	b.n	8007370 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	68b9      	ldr	r1, [r7, #8]
 80072ac:	4618      	mov	r0, r3
 80072ae:	f000 fb05 	bl	80078bc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	69da      	ldr	r2, [r3, #28]
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80072c0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	69da      	ldr	r2, [r3, #28]
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80072d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	69d9      	ldr	r1, [r3, #28]
 80072d8:	68bb      	ldr	r3, [r7, #8]
 80072da:	691b      	ldr	r3, [r3, #16]
 80072dc:	021a      	lsls	r2, r3, #8
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	430a      	orrs	r2, r1
 80072e4:	61da      	str	r2, [r3, #28]
      break;
 80072e6:	e043      	b.n	8007370 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	68b9      	ldr	r1, [r7, #8]
 80072ee:	4618      	mov	r0, r3
 80072f0:	f000 fb78 	bl	80079e4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	f042 0208 	orr.w	r2, r2, #8
 8007302:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	f022 0204 	bic.w	r2, r2, #4
 8007312:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800731a:	68bb      	ldr	r3, [r7, #8]
 800731c:	691a      	ldr	r2, [r3, #16]
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	430a      	orrs	r2, r1
 8007324:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8007326:	e023      	b.n	8007370 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	68b9      	ldr	r1, [r7, #8]
 800732e:	4618      	mov	r0, r3
 8007330:	f000 fbc2 	bl	8007ab8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007342:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007352:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800735a:	68bb      	ldr	r3, [r7, #8]
 800735c:	691b      	ldr	r3, [r3, #16]
 800735e:	021a      	lsls	r2, r3, #8
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	430a      	orrs	r2, r1
 8007366:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8007368:	e002      	b.n	8007370 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800736a:	2301      	movs	r3, #1
 800736c:	75fb      	strb	r3, [r7, #23]
      break;
 800736e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	2200      	movs	r2, #0
 8007374:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007378:	7dfb      	ldrb	r3, [r7, #23]
}
 800737a:	4618      	mov	r0, r3
 800737c:	3718      	adds	r7, #24
 800737e:	46bd      	mov	sp, r7
 8007380:	bd80      	pop	{r7, pc}
 8007382:	bf00      	nop

08007384 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007384:	b480      	push	{r7}
 8007386:	b083      	sub	sp, #12
 8007388:	af00      	add	r7, sp, #0
 800738a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800738c:	bf00      	nop
 800738e:	370c      	adds	r7, #12
 8007390:	46bd      	mov	sp, r7
 8007392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007396:	4770      	bx	lr

08007398 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007398:	b480      	push	{r7}
 800739a:	b083      	sub	sp, #12
 800739c:	af00      	add	r7, sp, #0
 800739e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80073a0:	bf00      	nop
 80073a2:	370c      	adds	r7, #12
 80073a4:	46bd      	mov	sp, r7
 80073a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073aa:	4770      	bx	lr

080073ac <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80073ac:	b480      	push	{r7}
 80073ae:	b083      	sub	sp, #12
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80073b4:	bf00      	nop
 80073b6:	370c      	adds	r7, #12
 80073b8:	46bd      	mov	sp, r7
 80073ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073be:	4770      	bx	lr

080073c0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80073c0:	b480      	push	{r7}
 80073c2:	b083      	sub	sp, #12
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80073c8:	bf00      	nop
 80073ca:	370c      	adds	r7, #12
 80073cc:	46bd      	mov	sp, r7
 80073ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d2:	4770      	bx	lr

080073d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80073d4:	b480      	push	{r7}
 80073d6:	b085      	sub	sp, #20
 80073d8:	af00      	add	r7, sp, #0
 80073da:	6078      	str	r0, [r7, #4]
 80073dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	4a4c      	ldr	r2, [pc, #304]	@ (8007518 <TIM_Base_SetConfig+0x144>)
 80073e8:	4293      	cmp	r3, r2
 80073ea:	d017      	beq.n	800741c <TIM_Base_SetConfig+0x48>
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80073f2:	d013      	beq.n	800741c <TIM_Base_SetConfig+0x48>
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	4a49      	ldr	r2, [pc, #292]	@ (800751c <TIM_Base_SetConfig+0x148>)
 80073f8:	4293      	cmp	r3, r2
 80073fa:	d00f      	beq.n	800741c <TIM_Base_SetConfig+0x48>
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	4a48      	ldr	r2, [pc, #288]	@ (8007520 <TIM_Base_SetConfig+0x14c>)
 8007400:	4293      	cmp	r3, r2
 8007402:	d00b      	beq.n	800741c <TIM_Base_SetConfig+0x48>
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	4a47      	ldr	r2, [pc, #284]	@ (8007524 <TIM_Base_SetConfig+0x150>)
 8007408:	4293      	cmp	r3, r2
 800740a:	d007      	beq.n	800741c <TIM_Base_SetConfig+0x48>
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	4a46      	ldr	r2, [pc, #280]	@ (8007528 <TIM_Base_SetConfig+0x154>)
 8007410:	4293      	cmp	r3, r2
 8007412:	d003      	beq.n	800741c <TIM_Base_SetConfig+0x48>
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	4a45      	ldr	r2, [pc, #276]	@ (800752c <TIM_Base_SetConfig+0x158>)
 8007418:	4293      	cmp	r3, r2
 800741a:	d108      	bne.n	800742e <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007422:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007424:	683b      	ldr	r3, [r7, #0]
 8007426:	685b      	ldr	r3, [r3, #4]
 8007428:	68fa      	ldr	r2, [r7, #12]
 800742a:	4313      	orrs	r3, r2
 800742c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	4a39      	ldr	r2, [pc, #228]	@ (8007518 <TIM_Base_SetConfig+0x144>)
 8007432:	4293      	cmp	r3, r2
 8007434:	d023      	beq.n	800747e <TIM_Base_SetConfig+0xaa>
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800743c:	d01f      	beq.n	800747e <TIM_Base_SetConfig+0xaa>
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	4a36      	ldr	r2, [pc, #216]	@ (800751c <TIM_Base_SetConfig+0x148>)
 8007442:	4293      	cmp	r3, r2
 8007444:	d01b      	beq.n	800747e <TIM_Base_SetConfig+0xaa>
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	4a35      	ldr	r2, [pc, #212]	@ (8007520 <TIM_Base_SetConfig+0x14c>)
 800744a:	4293      	cmp	r3, r2
 800744c:	d017      	beq.n	800747e <TIM_Base_SetConfig+0xaa>
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	4a34      	ldr	r2, [pc, #208]	@ (8007524 <TIM_Base_SetConfig+0x150>)
 8007452:	4293      	cmp	r3, r2
 8007454:	d013      	beq.n	800747e <TIM_Base_SetConfig+0xaa>
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	4a33      	ldr	r2, [pc, #204]	@ (8007528 <TIM_Base_SetConfig+0x154>)
 800745a:	4293      	cmp	r3, r2
 800745c:	d00f      	beq.n	800747e <TIM_Base_SetConfig+0xaa>
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	4a33      	ldr	r2, [pc, #204]	@ (8007530 <TIM_Base_SetConfig+0x15c>)
 8007462:	4293      	cmp	r3, r2
 8007464:	d00b      	beq.n	800747e <TIM_Base_SetConfig+0xaa>
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	4a32      	ldr	r2, [pc, #200]	@ (8007534 <TIM_Base_SetConfig+0x160>)
 800746a:	4293      	cmp	r3, r2
 800746c:	d007      	beq.n	800747e <TIM_Base_SetConfig+0xaa>
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	4a31      	ldr	r2, [pc, #196]	@ (8007538 <TIM_Base_SetConfig+0x164>)
 8007472:	4293      	cmp	r3, r2
 8007474:	d003      	beq.n	800747e <TIM_Base_SetConfig+0xaa>
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	4a2c      	ldr	r2, [pc, #176]	@ (800752c <TIM_Base_SetConfig+0x158>)
 800747a:	4293      	cmp	r3, r2
 800747c:	d108      	bne.n	8007490 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007484:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007486:	683b      	ldr	r3, [r7, #0]
 8007488:	68db      	ldr	r3, [r3, #12]
 800748a:	68fa      	ldr	r2, [r7, #12]
 800748c:	4313      	orrs	r3, r2
 800748e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007496:	683b      	ldr	r3, [r7, #0]
 8007498:	695b      	ldr	r3, [r3, #20]
 800749a:	4313      	orrs	r3, r2
 800749c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	68fa      	ldr	r2, [r7, #12]
 80074a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80074a4:	683b      	ldr	r3, [r7, #0]
 80074a6:	689a      	ldr	r2, [r3, #8]
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80074ac:	683b      	ldr	r3, [r7, #0]
 80074ae:	681a      	ldr	r2, [r3, #0]
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	4a18      	ldr	r2, [pc, #96]	@ (8007518 <TIM_Base_SetConfig+0x144>)
 80074b8:	4293      	cmp	r3, r2
 80074ba:	d013      	beq.n	80074e4 <TIM_Base_SetConfig+0x110>
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	4a1a      	ldr	r2, [pc, #104]	@ (8007528 <TIM_Base_SetConfig+0x154>)
 80074c0:	4293      	cmp	r3, r2
 80074c2:	d00f      	beq.n	80074e4 <TIM_Base_SetConfig+0x110>
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	4a1a      	ldr	r2, [pc, #104]	@ (8007530 <TIM_Base_SetConfig+0x15c>)
 80074c8:	4293      	cmp	r3, r2
 80074ca:	d00b      	beq.n	80074e4 <TIM_Base_SetConfig+0x110>
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	4a19      	ldr	r2, [pc, #100]	@ (8007534 <TIM_Base_SetConfig+0x160>)
 80074d0:	4293      	cmp	r3, r2
 80074d2:	d007      	beq.n	80074e4 <TIM_Base_SetConfig+0x110>
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	4a18      	ldr	r2, [pc, #96]	@ (8007538 <TIM_Base_SetConfig+0x164>)
 80074d8:	4293      	cmp	r3, r2
 80074da:	d003      	beq.n	80074e4 <TIM_Base_SetConfig+0x110>
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	4a13      	ldr	r2, [pc, #76]	@ (800752c <TIM_Base_SetConfig+0x158>)
 80074e0:	4293      	cmp	r3, r2
 80074e2:	d103      	bne.n	80074ec <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80074e4:	683b      	ldr	r3, [r7, #0]
 80074e6:	691a      	ldr	r2, [r3, #16]
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	2201      	movs	r2, #1
 80074f0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	691b      	ldr	r3, [r3, #16]
 80074f6:	f003 0301 	and.w	r3, r3, #1
 80074fa:	2b01      	cmp	r3, #1
 80074fc:	d105      	bne.n	800750a <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	691b      	ldr	r3, [r3, #16]
 8007502:	f023 0201 	bic.w	r2, r3, #1
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	611a      	str	r2, [r3, #16]
  }
}
 800750a:	bf00      	nop
 800750c:	3714      	adds	r7, #20
 800750e:	46bd      	mov	sp, r7
 8007510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007514:	4770      	bx	lr
 8007516:	bf00      	nop
 8007518:	40012c00 	.word	0x40012c00
 800751c:	40000400 	.word	0x40000400
 8007520:	40000800 	.word	0x40000800
 8007524:	40000c00 	.word	0x40000c00
 8007528:	40013400 	.word	0x40013400
 800752c:	40015000 	.word	0x40015000
 8007530:	40014000 	.word	0x40014000
 8007534:	40014400 	.word	0x40014400
 8007538:	40014800 	.word	0x40014800

0800753c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800753c:	b480      	push	{r7}
 800753e:	b087      	sub	sp, #28
 8007540:	af00      	add	r7, sp, #0
 8007542:	6078      	str	r0, [r7, #4]
 8007544:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	6a1b      	ldr	r3, [r3, #32]
 800754a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	6a1b      	ldr	r3, [r3, #32]
 8007550:	f023 0201 	bic.w	r2, r3, #1
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	685b      	ldr	r3, [r3, #4]
 800755c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	699b      	ldr	r3, [r3, #24]
 8007562:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800756a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800756e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	f023 0303 	bic.w	r3, r3, #3
 8007576:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007578:	683b      	ldr	r3, [r7, #0]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	68fa      	ldr	r2, [r7, #12]
 800757e:	4313      	orrs	r3, r2
 8007580:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007582:	697b      	ldr	r3, [r7, #20]
 8007584:	f023 0302 	bic.w	r3, r3, #2
 8007588:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800758a:	683b      	ldr	r3, [r7, #0]
 800758c:	689b      	ldr	r3, [r3, #8]
 800758e:	697a      	ldr	r2, [r7, #20]
 8007590:	4313      	orrs	r3, r2
 8007592:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	4a30      	ldr	r2, [pc, #192]	@ (8007658 <TIM_OC1_SetConfig+0x11c>)
 8007598:	4293      	cmp	r3, r2
 800759a:	d013      	beq.n	80075c4 <TIM_OC1_SetConfig+0x88>
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	4a2f      	ldr	r2, [pc, #188]	@ (800765c <TIM_OC1_SetConfig+0x120>)
 80075a0:	4293      	cmp	r3, r2
 80075a2:	d00f      	beq.n	80075c4 <TIM_OC1_SetConfig+0x88>
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	4a2e      	ldr	r2, [pc, #184]	@ (8007660 <TIM_OC1_SetConfig+0x124>)
 80075a8:	4293      	cmp	r3, r2
 80075aa:	d00b      	beq.n	80075c4 <TIM_OC1_SetConfig+0x88>
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	4a2d      	ldr	r2, [pc, #180]	@ (8007664 <TIM_OC1_SetConfig+0x128>)
 80075b0:	4293      	cmp	r3, r2
 80075b2:	d007      	beq.n	80075c4 <TIM_OC1_SetConfig+0x88>
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	4a2c      	ldr	r2, [pc, #176]	@ (8007668 <TIM_OC1_SetConfig+0x12c>)
 80075b8:	4293      	cmp	r3, r2
 80075ba:	d003      	beq.n	80075c4 <TIM_OC1_SetConfig+0x88>
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	4a2b      	ldr	r2, [pc, #172]	@ (800766c <TIM_OC1_SetConfig+0x130>)
 80075c0:	4293      	cmp	r3, r2
 80075c2:	d10c      	bne.n	80075de <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80075c4:	697b      	ldr	r3, [r7, #20]
 80075c6:	f023 0308 	bic.w	r3, r3, #8
 80075ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80075cc:	683b      	ldr	r3, [r7, #0]
 80075ce:	68db      	ldr	r3, [r3, #12]
 80075d0:	697a      	ldr	r2, [r7, #20]
 80075d2:	4313      	orrs	r3, r2
 80075d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80075d6:	697b      	ldr	r3, [r7, #20]
 80075d8:	f023 0304 	bic.w	r3, r3, #4
 80075dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	4a1d      	ldr	r2, [pc, #116]	@ (8007658 <TIM_OC1_SetConfig+0x11c>)
 80075e2:	4293      	cmp	r3, r2
 80075e4:	d013      	beq.n	800760e <TIM_OC1_SetConfig+0xd2>
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	4a1c      	ldr	r2, [pc, #112]	@ (800765c <TIM_OC1_SetConfig+0x120>)
 80075ea:	4293      	cmp	r3, r2
 80075ec:	d00f      	beq.n	800760e <TIM_OC1_SetConfig+0xd2>
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	4a1b      	ldr	r2, [pc, #108]	@ (8007660 <TIM_OC1_SetConfig+0x124>)
 80075f2:	4293      	cmp	r3, r2
 80075f4:	d00b      	beq.n	800760e <TIM_OC1_SetConfig+0xd2>
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	4a1a      	ldr	r2, [pc, #104]	@ (8007664 <TIM_OC1_SetConfig+0x128>)
 80075fa:	4293      	cmp	r3, r2
 80075fc:	d007      	beq.n	800760e <TIM_OC1_SetConfig+0xd2>
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	4a19      	ldr	r2, [pc, #100]	@ (8007668 <TIM_OC1_SetConfig+0x12c>)
 8007602:	4293      	cmp	r3, r2
 8007604:	d003      	beq.n	800760e <TIM_OC1_SetConfig+0xd2>
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	4a18      	ldr	r2, [pc, #96]	@ (800766c <TIM_OC1_SetConfig+0x130>)
 800760a:	4293      	cmp	r3, r2
 800760c:	d111      	bne.n	8007632 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800760e:	693b      	ldr	r3, [r7, #16]
 8007610:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007614:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007616:	693b      	ldr	r3, [r7, #16]
 8007618:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800761c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800761e:	683b      	ldr	r3, [r7, #0]
 8007620:	695b      	ldr	r3, [r3, #20]
 8007622:	693a      	ldr	r2, [r7, #16]
 8007624:	4313      	orrs	r3, r2
 8007626:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007628:	683b      	ldr	r3, [r7, #0]
 800762a:	699b      	ldr	r3, [r3, #24]
 800762c:	693a      	ldr	r2, [r7, #16]
 800762e:	4313      	orrs	r3, r2
 8007630:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	693a      	ldr	r2, [r7, #16]
 8007636:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	68fa      	ldr	r2, [r7, #12]
 800763c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800763e:	683b      	ldr	r3, [r7, #0]
 8007640:	685a      	ldr	r2, [r3, #4]
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	697a      	ldr	r2, [r7, #20]
 800764a:	621a      	str	r2, [r3, #32]
}
 800764c:	bf00      	nop
 800764e:	371c      	adds	r7, #28
 8007650:	46bd      	mov	sp, r7
 8007652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007656:	4770      	bx	lr
 8007658:	40012c00 	.word	0x40012c00
 800765c:	40013400 	.word	0x40013400
 8007660:	40014000 	.word	0x40014000
 8007664:	40014400 	.word	0x40014400
 8007668:	40014800 	.word	0x40014800
 800766c:	40015000 	.word	0x40015000

08007670 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007670:	b480      	push	{r7}
 8007672:	b087      	sub	sp, #28
 8007674:	af00      	add	r7, sp, #0
 8007676:	6078      	str	r0, [r7, #4]
 8007678:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	6a1b      	ldr	r3, [r3, #32]
 800767e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	6a1b      	ldr	r3, [r3, #32]
 8007684:	f023 0210 	bic.w	r2, r3, #16
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	685b      	ldr	r3, [r3, #4]
 8007690:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	699b      	ldr	r3, [r3, #24]
 8007696:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800769e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80076a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80076aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80076ac:	683b      	ldr	r3, [r7, #0]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	021b      	lsls	r3, r3, #8
 80076b2:	68fa      	ldr	r2, [r7, #12]
 80076b4:	4313      	orrs	r3, r2
 80076b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80076b8:	697b      	ldr	r3, [r7, #20]
 80076ba:	f023 0320 	bic.w	r3, r3, #32
 80076be:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80076c0:	683b      	ldr	r3, [r7, #0]
 80076c2:	689b      	ldr	r3, [r3, #8]
 80076c4:	011b      	lsls	r3, r3, #4
 80076c6:	697a      	ldr	r2, [r7, #20]
 80076c8:	4313      	orrs	r3, r2
 80076ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	4a2c      	ldr	r2, [pc, #176]	@ (8007780 <TIM_OC2_SetConfig+0x110>)
 80076d0:	4293      	cmp	r3, r2
 80076d2:	d007      	beq.n	80076e4 <TIM_OC2_SetConfig+0x74>
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	4a2b      	ldr	r2, [pc, #172]	@ (8007784 <TIM_OC2_SetConfig+0x114>)
 80076d8:	4293      	cmp	r3, r2
 80076da:	d003      	beq.n	80076e4 <TIM_OC2_SetConfig+0x74>
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	4a2a      	ldr	r2, [pc, #168]	@ (8007788 <TIM_OC2_SetConfig+0x118>)
 80076e0:	4293      	cmp	r3, r2
 80076e2:	d10d      	bne.n	8007700 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80076e4:	697b      	ldr	r3, [r7, #20]
 80076e6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80076ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80076ec:	683b      	ldr	r3, [r7, #0]
 80076ee:	68db      	ldr	r3, [r3, #12]
 80076f0:	011b      	lsls	r3, r3, #4
 80076f2:	697a      	ldr	r2, [r7, #20]
 80076f4:	4313      	orrs	r3, r2
 80076f6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80076f8:	697b      	ldr	r3, [r7, #20]
 80076fa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80076fe:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	4a1f      	ldr	r2, [pc, #124]	@ (8007780 <TIM_OC2_SetConfig+0x110>)
 8007704:	4293      	cmp	r3, r2
 8007706:	d013      	beq.n	8007730 <TIM_OC2_SetConfig+0xc0>
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	4a1e      	ldr	r2, [pc, #120]	@ (8007784 <TIM_OC2_SetConfig+0x114>)
 800770c:	4293      	cmp	r3, r2
 800770e:	d00f      	beq.n	8007730 <TIM_OC2_SetConfig+0xc0>
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	4a1e      	ldr	r2, [pc, #120]	@ (800778c <TIM_OC2_SetConfig+0x11c>)
 8007714:	4293      	cmp	r3, r2
 8007716:	d00b      	beq.n	8007730 <TIM_OC2_SetConfig+0xc0>
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	4a1d      	ldr	r2, [pc, #116]	@ (8007790 <TIM_OC2_SetConfig+0x120>)
 800771c:	4293      	cmp	r3, r2
 800771e:	d007      	beq.n	8007730 <TIM_OC2_SetConfig+0xc0>
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	4a1c      	ldr	r2, [pc, #112]	@ (8007794 <TIM_OC2_SetConfig+0x124>)
 8007724:	4293      	cmp	r3, r2
 8007726:	d003      	beq.n	8007730 <TIM_OC2_SetConfig+0xc0>
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	4a17      	ldr	r2, [pc, #92]	@ (8007788 <TIM_OC2_SetConfig+0x118>)
 800772c:	4293      	cmp	r3, r2
 800772e:	d113      	bne.n	8007758 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007730:	693b      	ldr	r3, [r7, #16]
 8007732:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007736:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007738:	693b      	ldr	r3, [r7, #16]
 800773a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800773e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007740:	683b      	ldr	r3, [r7, #0]
 8007742:	695b      	ldr	r3, [r3, #20]
 8007744:	009b      	lsls	r3, r3, #2
 8007746:	693a      	ldr	r2, [r7, #16]
 8007748:	4313      	orrs	r3, r2
 800774a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800774c:	683b      	ldr	r3, [r7, #0]
 800774e:	699b      	ldr	r3, [r3, #24]
 8007750:	009b      	lsls	r3, r3, #2
 8007752:	693a      	ldr	r2, [r7, #16]
 8007754:	4313      	orrs	r3, r2
 8007756:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	693a      	ldr	r2, [r7, #16]
 800775c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	68fa      	ldr	r2, [r7, #12]
 8007762:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007764:	683b      	ldr	r3, [r7, #0]
 8007766:	685a      	ldr	r2, [r3, #4]
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	697a      	ldr	r2, [r7, #20]
 8007770:	621a      	str	r2, [r3, #32]
}
 8007772:	bf00      	nop
 8007774:	371c      	adds	r7, #28
 8007776:	46bd      	mov	sp, r7
 8007778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777c:	4770      	bx	lr
 800777e:	bf00      	nop
 8007780:	40012c00 	.word	0x40012c00
 8007784:	40013400 	.word	0x40013400
 8007788:	40015000 	.word	0x40015000
 800778c:	40014000 	.word	0x40014000
 8007790:	40014400 	.word	0x40014400
 8007794:	40014800 	.word	0x40014800

08007798 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007798:	b480      	push	{r7}
 800779a:	b087      	sub	sp, #28
 800779c:	af00      	add	r7, sp, #0
 800779e:	6078      	str	r0, [r7, #4]
 80077a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	6a1b      	ldr	r3, [r3, #32]
 80077a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	6a1b      	ldr	r3, [r3, #32]
 80077ac:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	685b      	ldr	r3, [r3, #4]
 80077b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	69db      	ldr	r3, [r3, #28]
 80077be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80077c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80077ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	f023 0303 	bic.w	r3, r3, #3
 80077d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80077d4:	683b      	ldr	r3, [r7, #0]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	68fa      	ldr	r2, [r7, #12]
 80077da:	4313      	orrs	r3, r2
 80077dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80077de:	697b      	ldr	r3, [r7, #20]
 80077e0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80077e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80077e6:	683b      	ldr	r3, [r7, #0]
 80077e8:	689b      	ldr	r3, [r3, #8]
 80077ea:	021b      	lsls	r3, r3, #8
 80077ec:	697a      	ldr	r2, [r7, #20]
 80077ee:	4313      	orrs	r3, r2
 80077f0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	4a2b      	ldr	r2, [pc, #172]	@ (80078a4 <TIM_OC3_SetConfig+0x10c>)
 80077f6:	4293      	cmp	r3, r2
 80077f8:	d007      	beq.n	800780a <TIM_OC3_SetConfig+0x72>
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	4a2a      	ldr	r2, [pc, #168]	@ (80078a8 <TIM_OC3_SetConfig+0x110>)
 80077fe:	4293      	cmp	r3, r2
 8007800:	d003      	beq.n	800780a <TIM_OC3_SetConfig+0x72>
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	4a29      	ldr	r2, [pc, #164]	@ (80078ac <TIM_OC3_SetConfig+0x114>)
 8007806:	4293      	cmp	r3, r2
 8007808:	d10d      	bne.n	8007826 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800780a:	697b      	ldr	r3, [r7, #20]
 800780c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007810:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007812:	683b      	ldr	r3, [r7, #0]
 8007814:	68db      	ldr	r3, [r3, #12]
 8007816:	021b      	lsls	r3, r3, #8
 8007818:	697a      	ldr	r2, [r7, #20]
 800781a:	4313      	orrs	r3, r2
 800781c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800781e:	697b      	ldr	r3, [r7, #20]
 8007820:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007824:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	4a1e      	ldr	r2, [pc, #120]	@ (80078a4 <TIM_OC3_SetConfig+0x10c>)
 800782a:	4293      	cmp	r3, r2
 800782c:	d013      	beq.n	8007856 <TIM_OC3_SetConfig+0xbe>
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	4a1d      	ldr	r2, [pc, #116]	@ (80078a8 <TIM_OC3_SetConfig+0x110>)
 8007832:	4293      	cmp	r3, r2
 8007834:	d00f      	beq.n	8007856 <TIM_OC3_SetConfig+0xbe>
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	4a1d      	ldr	r2, [pc, #116]	@ (80078b0 <TIM_OC3_SetConfig+0x118>)
 800783a:	4293      	cmp	r3, r2
 800783c:	d00b      	beq.n	8007856 <TIM_OC3_SetConfig+0xbe>
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	4a1c      	ldr	r2, [pc, #112]	@ (80078b4 <TIM_OC3_SetConfig+0x11c>)
 8007842:	4293      	cmp	r3, r2
 8007844:	d007      	beq.n	8007856 <TIM_OC3_SetConfig+0xbe>
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	4a1b      	ldr	r2, [pc, #108]	@ (80078b8 <TIM_OC3_SetConfig+0x120>)
 800784a:	4293      	cmp	r3, r2
 800784c:	d003      	beq.n	8007856 <TIM_OC3_SetConfig+0xbe>
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	4a16      	ldr	r2, [pc, #88]	@ (80078ac <TIM_OC3_SetConfig+0x114>)
 8007852:	4293      	cmp	r3, r2
 8007854:	d113      	bne.n	800787e <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007856:	693b      	ldr	r3, [r7, #16]
 8007858:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800785c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800785e:	693b      	ldr	r3, [r7, #16]
 8007860:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007864:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007866:	683b      	ldr	r3, [r7, #0]
 8007868:	695b      	ldr	r3, [r3, #20]
 800786a:	011b      	lsls	r3, r3, #4
 800786c:	693a      	ldr	r2, [r7, #16]
 800786e:	4313      	orrs	r3, r2
 8007870:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007872:	683b      	ldr	r3, [r7, #0]
 8007874:	699b      	ldr	r3, [r3, #24]
 8007876:	011b      	lsls	r3, r3, #4
 8007878:	693a      	ldr	r2, [r7, #16]
 800787a:	4313      	orrs	r3, r2
 800787c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	693a      	ldr	r2, [r7, #16]
 8007882:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	68fa      	ldr	r2, [r7, #12]
 8007888:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800788a:	683b      	ldr	r3, [r7, #0]
 800788c:	685a      	ldr	r2, [r3, #4]
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	697a      	ldr	r2, [r7, #20]
 8007896:	621a      	str	r2, [r3, #32]
}
 8007898:	bf00      	nop
 800789a:	371c      	adds	r7, #28
 800789c:	46bd      	mov	sp, r7
 800789e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a2:	4770      	bx	lr
 80078a4:	40012c00 	.word	0x40012c00
 80078a8:	40013400 	.word	0x40013400
 80078ac:	40015000 	.word	0x40015000
 80078b0:	40014000 	.word	0x40014000
 80078b4:	40014400 	.word	0x40014400
 80078b8:	40014800 	.word	0x40014800

080078bc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80078bc:	b480      	push	{r7}
 80078be:	b087      	sub	sp, #28
 80078c0:	af00      	add	r7, sp, #0
 80078c2:	6078      	str	r0, [r7, #4]
 80078c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	6a1b      	ldr	r3, [r3, #32]
 80078ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	6a1b      	ldr	r3, [r3, #32]
 80078d0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	685b      	ldr	r3, [r3, #4]
 80078dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	69db      	ldr	r3, [r3, #28]
 80078e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80078ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80078ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80078f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80078f8:	683b      	ldr	r3, [r7, #0]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	021b      	lsls	r3, r3, #8
 80078fe:	68fa      	ldr	r2, [r7, #12]
 8007900:	4313      	orrs	r3, r2
 8007902:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007904:	697b      	ldr	r3, [r7, #20]
 8007906:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800790a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800790c:	683b      	ldr	r3, [r7, #0]
 800790e:	689b      	ldr	r3, [r3, #8]
 8007910:	031b      	lsls	r3, r3, #12
 8007912:	697a      	ldr	r2, [r7, #20]
 8007914:	4313      	orrs	r3, r2
 8007916:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	4a2c      	ldr	r2, [pc, #176]	@ (80079cc <TIM_OC4_SetConfig+0x110>)
 800791c:	4293      	cmp	r3, r2
 800791e:	d007      	beq.n	8007930 <TIM_OC4_SetConfig+0x74>
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	4a2b      	ldr	r2, [pc, #172]	@ (80079d0 <TIM_OC4_SetConfig+0x114>)
 8007924:	4293      	cmp	r3, r2
 8007926:	d003      	beq.n	8007930 <TIM_OC4_SetConfig+0x74>
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	4a2a      	ldr	r2, [pc, #168]	@ (80079d4 <TIM_OC4_SetConfig+0x118>)
 800792c:	4293      	cmp	r3, r2
 800792e:	d10d      	bne.n	800794c <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8007930:	697b      	ldr	r3, [r7, #20]
 8007932:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007936:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8007938:	683b      	ldr	r3, [r7, #0]
 800793a:	68db      	ldr	r3, [r3, #12]
 800793c:	031b      	lsls	r3, r3, #12
 800793e:	697a      	ldr	r2, [r7, #20]
 8007940:	4313      	orrs	r3, r2
 8007942:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8007944:	697b      	ldr	r3, [r7, #20]
 8007946:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800794a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	4a1f      	ldr	r2, [pc, #124]	@ (80079cc <TIM_OC4_SetConfig+0x110>)
 8007950:	4293      	cmp	r3, r2
 8007952:	d013      	beq.n	800797c <TIM_OC4_SetConfig+0xc0>
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	4a1e      	ldr	r2, [pc, #120]	@ (80079d0 <TIM_OC4_SetConfig+0x114>)
 8007958:	4293      	cmp	r3, r2
 800795a:	d00f      	beq.n	800797c <TIM_OC4_SetConfig+0xc0>
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	4a1e      	ldr	r2, [pc, #120]	@ (80079d8 <TIM_OC4_SetConfig+0x11c>)
 8007960:	4293      	cmp	r3, r2
 8007962:	d00b      	beq.n	800797c <TIM_OC4_SetConfig+0xc0>
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	4a1d      	ldr	r2, [pc, #116]	@ (80079dc <TIM_OC4_SetConfig+0x120>)
 8007968:	4293      	cmp	r3, r2
 800796a:	d007      	beq.n	800797c <TIM_OC4_SetConfig+0xc0>
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	4a1c      	ldr	r2, [pc, #112]	@ (80079e0 <TIM_OC4_SetConfig+0x124>)
 8007970:	4293      	cmp	r3, r2
 8007972:	d003      	beq.n	800797c <TIM_OC4_SetConfig+0xc0>
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	4a17      	ldr	r2, [pc, #92]	@ (80079d4 <TIM_OC4_SetConfig+0x118>)
 8007978:	4293      	cmp	r3, r2
 800797a:	d113      	bne.n	80079a4 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800797c:	693b      	ldr	r3, [r7, #16]
 800797e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007982:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8007984:	693b      	ldr	r3, [r7, #16]
 8007986:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800798a:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800798c:	683b      	ldr	r3, [r7, #0]
 800798e:	695b      	ldr	r3, [r3, #20]
 8007990:	019b      	lsls	r3, r3, #6
 8007992:	693a      	ldr	r2, [r7, #16]
 8007994:	4313      	orrs	r3, r2
 8007996:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8007998:	683b      	ldr	r3, [r7, #0]
 800799a:	699b      	ldr	r3, [r3, #24]
 800799c:	019b      	lsls	r3, r3, #6
 800799e:	693a      	ldr	r2, [r7, #16]
 80079a0:	4313      	orrs	r3, r2
 80079a2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	693a      	ldr	r2, [r7, #16]
 80079a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	68fa      	ldr	r2, [r7, #12]
 80079ae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80079b0:	683b      	ldr	r3, [r7, #0]
 80079b2:	685a      	ldr	r2, [r3, #4]
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	697a      	ldr	r2, [r7, #20]
 80079bc:	621a      	str	r2, [r3, #32]
}
 80079be:	bf00      	nop
 80079c0:	371c      	adds	r7, #28
 80079c2:	46bd      	mov	sp, r7
 80079c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c8:	4770      	bx	lr
 80079ca:	bf00      	nop
 80079cc:	40012c00 	.word	0x40012c00
 80079d0:	40013400 	.word	0x40013400
 80079d4:	40015000 	.word	0x40015000
 80079d8:	40014000 	.word	0x40014000
 80079dc:	40014400 	.word	0x40014400
 80079e0:	40014800 	.word	0x40014800

080079e4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80079e4:	b480      	push	{r7}
 80079e6:	b087      	sub	sp, #28
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	6078      	str	r0, [r7, #4]
 80079ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	6a1b      	ldr	r3, [r3, #32]
 80079f2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	6a1b      	ldr	r3, [r3, #32]
 80079f8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	685b      	ldr	r3, [r3, #4]
 8007a04:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007a0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007a12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007a16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007a18:	683b      	ldr	r3, [r7, #0]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	68fa      	ldr	r2, [r7, #12]
 8007a1e:	4313      	orrs	r3, r2
 8007a20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007a22:	693b      	ldr	r3, [r7, #16]
 8007a24:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8007a28:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007a2a:	683b      	ldr	r3, [r7, #0]
 8007a2c:	689b      	ldr	r3, [r3, #8]
 8007a2e:	041b      	lsls	r3, r3, #16
 8007a30:	693a      	ldr	r2, [r7, #16]
 8007a32:	4313      	orrs	r3, r2
 8007a34:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	4a19      	ldr	r2, [pc, #100]	@ (8007aa0 <TIM_OC5_SetConfig+0xbc>)
 8007a3a:	4293      	cmp	r3, r2
 8007a3c:	d013      	beq.n	8007a66 <TIM_OC5_SetConfig+0x82>
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	4a18      	ldr	r2, [pc, #96]	@ (8007aa4 <TIM_OC5_SetConfig+0xc0>)
 8007a42:	4293      	cmp	r3, r2
 8007a44:	d00f      	beq.n	8007a66 <TIM_OC5_SetConfig+0x82>
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	4a17      	ldr	r2, [pc, #92]	@ (8007aa8 <TIM_OC5_SetConfig+0xc4>)
 8007a4a:	4293      	cmp	r3, r2
 8007a4c:	d00b      	beq.n	8007a66 <TIM_OC5_SetConfig+0x82>
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	4a16      	ldr	r2, [pc, #88]	@ (8007aac <TIM_OC5_SetConfig+0xc8>)
 8007a52:	4293      	cmp	r3, r2
 8007a54:	d007      	beq.n	8007a66 <TIM_OC5_SetConfig+0x82>
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	4a15      	ldr	r2, [pc, #84]	@ (8007ab0 <TIM_OC5_SetConfig+0xcc>)
 8007a5a:	4293      	cmp	r3, r2
 8007a5c:	d003      	beq.n	8007a66 <TIM_OC5_SetConfig+0x82>
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	4a14      	ldr	r2, [pc, #80]	@ (8007ab4 <TIM_OC5_SetConfig+0xd0>)
 8007a62:	4293      	cmp	r3, r2
 8007a64:	d109      	bne.n	8007a7a <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007a66:	697b      	ldr	r3, [r7, #20]
 8007a68:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007a6c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007a6e:	683b      	ldr	r3, [r7, #0]
 8007a70:	695b      	ldr	r3, [r3, #20]
 8007a72:	021b      	lsls	r3, r3, #8
 8007a74:	697a      	ldr	r2, [r7, #20]
 8007a76:	4313      	orrs	r3, r2
 8007a78:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	697a      	ldr	r2, [r7, #20]
 8007a7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	68fa      	ldr	r2, [r7, #12]
 8007a84:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007a86:	683b      	ldr	r3, [r7, #0]
 8007a88:	685a      	ldr	r2, [r3, #4]
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	693a      	ldr	r2, [r7, #16]
 8007a92:	621a      	str	r2, [r3, #32]
}
 8007a94:	bf00      	nop
 8007a96:	371c      	adds	r7, #28
 8007a98:	46bd      	mov	sp, r7
 8007a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a9e:	4770      	bx	lr
 8007aa0:	40012c00 	.word	0x40012c00
 8007aa4:	40013400 	.word	0x40013400
 8007aa8:	40014000 	.word	0x40014000
 8007aac:	40014400 	.word	0x40014400
 8007ab0:	40014800 	.word	0x40014800
 8007ab4:	40015000 	.word	0x40015000

08007ab8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007ab8:	b480      	push	{r7}
 8007aba:	b087      	sub	sp, #28
 8007abc:	af00      	add	r7, sp, #0
 8007abe:	6078      	str	r0, [r7, #4]
 8007ac0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	6a1b      	ldr	r3, [r3, #32]
 8007ac6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	6a1b      	ldr	r3, [r3, #32]
 8007acc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	685b      	ldr	r3, [r3, #4]
 8007ad8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007ade:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007ae6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007aea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007aec:	683b      	ldr	r3, [r7, #0]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	021b      	lsls	r3, r3, #8
 8007af2:	68fa      	ldr	r2, [r7, #12]
 8007af4:	4313      	orrs	r3, r2
 8007af6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007af8:	693b      	ldr	r3, [r7, #16]
 8007afa:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007afe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007b00:	683b      	ldr	r3, [r7, #0]
 8007b02:	689b      	ldr	r3, [r3, #8]
 8007b04:	051b      	lsls	r3, r3, #20
 8007b06:	693a      	ldr	r2, [r7, #16]
 8007b08:	4313      	orrs	r3, r2
 8007b0a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	4a1a      	ldr	r2, [pc, #104]	@ (8007b78 <TIM_OC6_SetConfig+0xc0>)
 8007b10:	4293      	cmp	r3, r2
 8007b12:	d013      	beq.n	8007b3c <TIM_OC6_SetConfig+0x84>
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	4a19      	ldr	r2, [pc, #100]	@ (8007b7c <TIM_OC6_SetConfig+0xc4>)
 8007b18:	4293      	cmp	r3, r2
 8007b1a:	d00f      	beq.n	8007b3c <TIM_OC6_SetConfig+0x84>
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	4a18      	ldr	r2, [pc, #96]	@ (8007b80 <TIM_OC6_SetConfig+0xc8>)
 8007b20:	4293      	cmp	r3, r2
 8007b22:	d00b      	beq.n	8007b3c <TIM_OC6_SetConfig+0x84>
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	4a17      	ldr	r2, [pc, #92]	@ (8007b84 <TIM_OC6_SetConfig+0xcc>)
 8007b28:	4293      	cmp	r3, r2
 8007b2a:	d007      	beq.n	8007b3c <TIM_OC6_SetConfig+0x84>
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	4a16      	ldr	r2, [pc, #88]	@ (8007b88 <TIM_OC6_SetConfig+0xd0>)
 8007b30:	4293      	cmp	r3, r2
 8007b32:	d003      	beq.n	8007b3c <TIM_OC6_SetConfig+0x84>
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	4a15      	ldr	r2, [pc, #84]	@ (8007b8c <TIM_OC6_SetConfig+0xd4>)
 8007b38:	4293      	cmp	r3, r2
 8007b3a:	d109      	bne.n	8007b50 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007b3c:	697b      	ldr	r3, [r7, #20]
 8007b3e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007b42:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007b44:	683b      	ldr	r3, [r7, #0]
 8007b46:	695b      	ldr	r3, [r3, #20]
 8007b48:	029b      	lsls	r3, r3, #10
 8007b4a:	697a      	ldr	r2, [r7, #20]
 8007b4c:	4313      	orrs	r3, r2
 8007b4e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	697a      	ldr	r2, [r7, #20]
 8007b54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	68fa      	ldr	r2, [r7, #12]
 8007b5a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007b5c:	683b      	ldr	r3, [r7, #0]
 8007b5e:	685a      	ldr	r2, [r3, #4]
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	693a      	ldr	r2, [r7, #16]
 8007b68:	621a      	str	r2, [r3, #32]
}
 8007b6a:	bf00      	nop
 8007b6c:	371c      	adds	r7, #28
 8007b6e:	46bd      	mov	sp, r7
 8007b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b74:	4770      	bx	lr
 8007b76:	bf00      	nop
 8007b78:	40012c00 	.word	0x40012c00
 8007b7c:	40013400 	.word	0x40013400
 8007b80:	40014000 	.word	0x40014000
 8007b84:	40014400 	.word	0x40014400
 8007b88:	40014800 	.word	0x40014800
 8007b8c:	40015000 	.word	0x40015000

08007b90 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007b90:	b480      	push	{r7}
 8007b92:	b087      	sub	sp, #28
 8007b94:	af00      	add	r7, sp, #0
 8007b96:	60f8      	str	r0, [r7, #12]
 8007b98:	60b9      	str	r1, [r7, #8]
 8007b9a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007b9c:	68bb      	ldr	r3, [r7, #8]
 8007b9e:	f003 031f 	and.w	r3, r3, #31
 8007ba2:	2201      	movs	r2, #1
 8007ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8007ba8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	6a1a      	ldr	r2, [r3, #32]
 8007bae:	697b      	ldr	r3, [r7, #20]
 8007bb0:	43db      	mvns	r3, r3
 8007bb2:	401a      	ands	r2, r3
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	6a1a      	ldr	r2, [r3, #32]
 8007bbc:	68bb      	ldr	r3, [r7, #8]
 8007bbe:	f003 031f 	and.w	r3, r3, #31
 8007bc2:	6879      	ldr	r1, [r7, #4]
 8007bc4:	fa01 f303 	lsl.w	r3, r1, r3
 8007bc8:	431a      	orrs	r2, r3
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	621a      	str	r2, [r3, #32]
}
 8007bce:	bf00      	nop
 8007bd0:	371c      	adds	r7, #28
 8007bd2:	46bd      	mov	sp, r7
 8007bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd8:	4770      	bx	lr
	...

08007bdc <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007bdc:	b580      	push	{r7, lr}
 8007bde:	b084      	sub	sp, #16
 8007be0:	af00      	add	r7, sp, #0
 8007be2:	6078      	str	r0, [r7, #4]
 8007be4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007be6:	683b      	ldr	r3, [r7, #0]
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d109      	bne.n	8007c00 <HAL_TIMEx_PWMN_Start+0x24>
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007bf2:	b2db      	uxtb	r3, r3
 8007bf4:	2b01      	cmp	r3, #1
 8007bf6:	bf14      	ite	ne
 8007bf8:	2301      	movne	r3, #1
 8007bfa:	2300      	moveq	r3, #0
 8007bfc:	b2db      	uxtb	r3, r3
 8007bfe:	e022      	b.n	8007c46 <HAL_TIMEx_PWMN_Start+0x6a>
 8007c00:	683b      	ldr	r3, [r7, #0]
 8007c02:	2b04      	cmp	r3, #4
 8007c04:	d109      	bne.n	8007c1a <HAL_TIMEx_PWMN_Start+0x3e>
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007c0c:	b2db      	uxtb	r3, r3
 8007c0e:	2b01      	cmp	r3, #1
 8007c10:	bf14      	ite	ne
 8007c12:	2301      	movne	r3, #1
 8007c14:	2300      	moveq	r3, #0
 8007c16:	b2db      	uxtb	r3, r3
 8007c18:	e015      	b.n	8007c46 <HAL_TIMEx_PWMN_Start+0x6a>
 8007c1a:	683b      	ldr	r3, [r7, #0]
 8007c1c:	2b08      	cmp	r3, #8
 8007c1e:	d109      	bne.n	8007c34 <HAL_TIMEx_PWMN_Start+0x58>
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8007c26:	b2db      	uxtb	r3, r3
 8007c28:	2b01      	cmp	r3, #1
 8007c2a:	bf14      	ite	ne
 8007c2c:	2301      	movne	r3, #1
 8007c2e:	2300      	moveq	r3, #0
 8007c30:	b2db      	uxtb	r3, r3
 8007c32:	e008      	b.n	8007c46 <HAL_TIMEx_PWMN_Start+0x6a>
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8007c3a:	b2db      	uxtb	r3, r3
 8007c3c:	2b01      	cmp	r3, #1
 8007c3e:	bf14      	ite	ne
 8007c40:	2301      	movne	r3, #1
 8007c42:	2300      	moveq	r3, #0
 8007c44:	b2db      	uxtb	r3, r3
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d001      	beq.n	8007c4e <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8007c4a:	2301      	movs	r3, #1
 8007c4c:	e073      	b.n	8007d36 <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007c4e:	683b      	ldr	r3, [r7, #0]
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d104      	bne.n	8007c5e <HAL_TIMEx_PWMN_Start+0x82>
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	2202      	movs	r2, #2
 8007c58:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007c5c:	e013      	b.n	8007c86 <HAL_TIMEx_PWMN_Start+0xaa>
 8007c5e:	683b      	ldr	r3, [r7, #0]
 8007c60:	2b04      	cmp	r3, #4
 8007c62:	d104      	bne.n	8007c6e <HAL_TIMEx_PWMN_Start+0x92>
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	2202      	movs	r2, #2
 8007c68:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007c6c:	e00b      	b.n	8007c86 <HAL_TIMEx_PWMN_Start+0xaa>
 8007c6e:	683b      	ldr	r3, [r7, #0]
 8007c70:	2b08      	cmp	r3, #8
 8007c72:	d104      	bne.n	8007c7e <HAL_TIMEx_PWMN_Start+0xa2>
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	2202      	movs	r2, #2
 8007c78:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007c7c:	e003      	b.n	8007c86 <HAL_TIMEx_PWMN_Start+0xaa>
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	2202      	movs	r2, #2
 8007c82:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	2204      	movs	r2, #4
 8007c8c:	6839      	ldr	r1, [r7, #0]
 8007c8e:	4618      	mov	r0, r3
 8007c90:	f000 f9d6 	bl	8008040 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007ca2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	4a25      	ldr	r2, [pc, #148]	@ (8007d40 <HAL_TIMEx_PWMN_Start+0x164>)
 8007caa:	4293      	cmp	r3, r2
 8007cac:	d022      	beq.n	8007cf4 <HAL_TIMEx_PWMN_Start+0x118>
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007cb6:	d01d      	beq.n	8007cf4 <HAL_TIMEx_PWMN_Start+0x118>
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	4a21      	ldr	r2, [pc, #132]	@ (8007d44 <HAL_TIMEx_PWMN_Start+0x168>)
 8007cbe:	4293      	cmp	r3, r2
 8007cc0:	d018      	beq.n	8007cf4 <HAL_TIMEx_PWMN_Start+0x118>
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	4a20      	ldr	r2, [pc, #128]	@ (8007d48 <HAL_TIMEx_PWMN_Start+0x16c>)
 8007cc8:	4293      	cmp	r3, r2
 8007cca:	d013      	beq.n	8007cf4 <HAL_TIMEx_PWMN_Start+0x118>
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	4a1e      	ldr	r2, [pc, #120]	@ (8007d4c <HAL_TIMEx_PWMN_Start+0x170>)
 8007cd2:	4293      	cmp	r3, r2
 8007cd4:	d00e      	beq.n	8007cf4 <HAL_TIMEx_PWMN_Start+0x118>
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	4a1d      	ldr	r2, [pc, #116]	@ (8007d50 <HAL_TIMEx_PWMN_Start+0x174>)
 8007cdc:	4293      	cmp	r3, r2
 8007cde:	d009      	beq.n	8007cf4 <HAL_TIMEx_PWMN_Start+0x118>
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	4a1b      	ldr	r2, [pc, #108]	@ (8007d54 <HAL_TIMEx_PWMN_Start+0x178>)
 8007ce6:	4293      	cmp	r3, r2
 8007ce8:	d004      	beq.n	8007cf4 <HAL_TIMEx_PWMN_Start+0x118>
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	4a1a      	ldr	r2, [pc, #104]	@ (8007d58 <HAL_TIMEx_PWMN_Start+0x17c>)
 8007cf0:	4293      	cmp	r3, r2
 8007cf2:	d115      	bne.n	8007d20 <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	689a      	ldr	r2, [r3, #8]
 8007cfa:	4b18      	ldr	r3, [pc, #96]	@ (8007d5c <HAL_TIMEx_PWMN_Start+0x180>)
 8007cfc:	4013      	ands	r3, r2
 8007cfe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	2b06      	cmp	r3, #6
 8007d04:	d015      	beq.n	8007d32 <HAL_TIMEx_PWMN_Start+0x156>
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007d0c:	d011      	beq.n	8007d32 <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	681a      	ldr	r2, [r3, #0]
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	f042 0201 	orr.w	r2, r2, #1
 8007d1c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d1e:	e008      	b.n	8007d32 <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	681a      	ldr	r2, [r3, #0]
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	f042 0201 	orr.w	r2, r2, #1
 8007d2e:	601a      	str	r2, [r3, #0]
 8007d30:	e000      	b.n	8007d34 <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d32:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007d34:	2300      	movs	r3, #0
}
 8007d36:	4618      	mov	r0, r3
 8007d38:	3710      	adds	r7, #16
 8007d3a:	46bd      	mov	sp, r7
 8007d3c:	bd80      	pop	{r7, pc}
 8007d3e:	bf00      	nop
 8007d40:	40012c00 	.word	0x40012c00
 8007d44:	40000400 	.word	0x40000400
 8007d48:	40000800 	.word	0x40000800
 8007d4c:	40000c00 	.word	0x40000c00
 8007d50:	40013400 	.word	0x40013400
 8007d54:	40014000 	.word	0x40014000
 8007d58:	40015000 	.word	0x40015000
 8007d5c:	00010007 	.word	0x00010007

08007d60 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007d60:	b480      	push	{r7}
 8007d62:	b085      	sub	sp, #20
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	6078      	str	r0, [r7, #4]
 8007d68:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007d70:	2b01      	cmp	r3, #1
 8007d72:	d101      	bne.n	8007d78 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007d74:	2302      	movs	r3, #2
 8007d76:	e074      	b.n	8007e62 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	2201      	movs	r2, #1
 8007d7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	2202      	movs	r2, #2
 8007d84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	685b      	ldr	r3, [r3, #4]
 8007d8e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	689b      	ldr	r3, [r3, #8]
 8007d96:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	4a34      	ldr	r2, [pc, #208]	@ (8007e70 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007d9e:	4293      	cmp	r3, r2
 8007da0:	d009      	beq.n	8007db6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	4a33      	ldr	r2, [pc, #204]	@ (8007e74 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007da8:	4293      	cmp	r3, r2
 8007daa:	d004      	beq.n	8007db6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	4a31      	ldr	r2, [pc, #196]	@ (8007e78 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007db2:	4293      	cmp	r3, r2
 8007db4:	d108      	bne.n	8007dc8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007dbc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007dbe:	683b      	ldr	r3, [r7, #0]
 8007dc0:	685b      	ldr	r3, [r3, #4]
 8007dc2:	68fa      	ldr	r2, [r7, #12]
 8007dc4:	4313      	orrs	r3, r2
 8007dc6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8007dce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007dd2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007dd4:	683b      	ldr	r3, [r7, #0]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	68fa      	ldr	r2, [r7, #12]
 8007dda:	4313      	orrs	r3, r2
 8007ddc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	68fa      	ldr	r2, [r7, #12]
 8007de4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	4a21      	ldr	r2, [pc, #132]	@ (8007e70 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007dec:	4293      	cmp	r3, r2
 8007dee:	d022      	beq.n	8007e36 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007df8:	d01d      	beq.n	8007e36 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	4a1f      	ldr	r2, [pc, #124]	@ (8007e7c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8007e00:	4293      	cmp	r3, r2
 8007e02:	d018      	beq.n	8007e36 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	4a1d      	ldr	r2, [pc, #116]	@ (8007e80 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8007e0a:	4293      	cmp	r3, r2
 8007e0c:	d013      	beq.n	8007e36 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	4a1c      	ldr	r2, [pc, #112]	@ (8007e84 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8007e14:	4293      	cmp	r3, r2
 8007e16:	d00e      	beq.n	8007e36 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	4a15      	ldr	r2, [pc, #84]	@ (8007e74 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007e1e:	4293      	cmp	r3, r2
 8007e20:	d009      	beq.n	8007e36 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	4a18      	ldr	r2, [pc, #96]	@ (8007e88 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8007e28:	4293      	cmp	r3, r2
 8007e2a:	d004      	beq.n	8007e36 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	4a11      	ldr	r2, [pc, #68]	@ (8007e78 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007e32:	4293      	cmp	r3, r2
 8007e34:	d10c      	bne.n	8007e50 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007e36:	68bb      	ldr	r3, [r7, #8]
 8007e38:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007e3c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007e3e:	683b      	ldr	r3, [r7, #0]
 8007e40:	689b      	ldr	r3, [r3, #8]
 8007e42:	68ba      	ldr	r2, [r7, #8]
 8007e44:	4313      	orrs	r3, r2
 8007e46:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	68ba      	ldr	r2, [r7, #8]
 8007e4e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	2201      	movs	r2, #1
 8007e54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	2200      	movs	r2, #0
 8007e5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007e60:	2300      	movs	r3, #0
}
 8007e62:	4618      	mov	r0, r3
 8007e64:	3714      	adds	r7, #20
 8007e66:	46bd      	mov	sp, r7
 8007e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e6c:	4770      	bx	lr
 8007e6e:	bf00      	nop
 8007e70:	40012c00 	.word	0x40012c00
 8007e74:	40013400 	.word	0x40013400
 8007e78:	40015000 	.word	0x40015000
 8007e7c:	40000400 	.word	0x40000400
 8007e80:	40000800 	.word	0x40000800
 8007e84:	40000c00 	.word	0x40000c00
 8007e88:	40014000 	.word	0x40014000

08007e8c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007e8c:	b480      	push	{r7}
 8007e8e:	b085      	sub	sp, #20
 8007e90:	af00      	add	r7, sp, #0
 8007e92:	6078      	str	r0, [r7, #4]
 8007e94:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007e96:	2300      	movs	r3, #0
 8007e98:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007ea0:	2b01      	cmp	r3, #1
 8007ea2:	d101      	bne.n	8007ea8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007ea4:	2302      	movs	r3, #2
 8007ea6:	e078      	b.n	8007f9a <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	2201      	movs	r2, #1
 8007eac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8007eb6:	683b      	ldr	r3, [r7, #0]
 8007eb8:	68db      	ldr	r3, [r3, #12]
 8007eba:	4313      	orrs	r3, r2
 8007ebc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007ec4:	683b      	ldr	r3, [r7, #0]
 8007ec6:	689b      	ldr	r3, [r3, #8]
 8007ec8:	4313      	orrs	r3, r2
 8007eca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8007ed2:	683b      	ldr	r3, [r7, #0]
 8007ed4:	685b      	ldr	r3, [r3, #4]
 8007ed6:	4313      	orrs	r3, r2
 8007ed8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007ee0:	683b      	ldr	r3, [r7, #0]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	4313      	orrs	r3, r2
 8007ee6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007eee:	683b      	ldr	r3, [r7, #0]
 8007ef0:	691b      	ldr	r3, [r3, #16]
 8007ef2:	4313      	orrs	r3, r2
 8007ef4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007efc:	683b      	ldr	r3, [r7, #0]
 8007efe:	695b      	ldr	r3, [r3, #20]
 8007f00:	4313      	orrs	r3, r2
 8007f02:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8007f0a:	683b      	ldr	r3, [r7, #0]
 8007f0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f0e:	4313      	orrs	r3, r2
 8007f10:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8007f18:	683b      	ldr	r3, [r7, #0]
 8007f1a:	699b      	ldr	r3, [r3, #24]
 8007f1c:	041b      	lsls	r3, r3, #16
 8007f1e:	4313      	orrs	r3, r2
 8007f20:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8007f28:	683b      	ldr	r3, [r7, #0]
 8007f2a:	69db      	ldr	r3, [r3, #28]
 8007f2c:	4313      	orrs	r3, r2
 8007f2e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	4a1c      	ldr	r2, [pc, #112]	@ (8007fa8 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8007f36:	4293      	cmp	r3, r2
 8007f38:	d009      	beq.n	8007f4e <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	4a1b      	ldr	r2, [pc, #108]	@ (8007fac <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8007f40:	4293      	cmp	r3, r2
 8007f42:	d004      	beq.n	8007f4e <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	4a19      	ldr	r2, [pc, #100]	@ (8007fb0 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8007f4a:	4293      	cmp	r3, r2
 8007f4c:	d11c      	bne.n	8007f88 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8007f54:	683b      	ldr	r3, [r7, #0]
 8007f56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f58:	051b      	lsls	r3, r3, #20
 8007f5a:	4313      	orrs	r3, r2
 8007f5c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8007f64:	683b      	ldr	r3, [r7, #0]
 8007f66:	6a1b      	ldr	r3, [r3, #32]
 8007f68:	4313      	orrs	r3, r2
 8007f6a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8007f72:	683b      	ldr	r3, [r7, #0]
 8007f74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f76:	4313      	orrs	r3, r2
 8007f78:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8007f80:	683b      	ldr	r3, [r7, #0]
 8007f82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f84:	4313      	orrs	r3, r2
 8007f86:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	68fa      	ldr	r2, [r7, #12]
 8007f8e:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	2200      	movs	r2, #0
 8007f94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007f98:	2300      	movs	r3, #0
}
 8007f9a:	4618      	mov	r0, r3
 8007f9c:	3714      	adds	r7, #20
 8007f9e:	46bd      	mov	sp, r7
 8007fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa4:	4770      	bx	lr
 8007fa6:	bf00      	nop
 8007fa8:	40012c00 	.word	0x40012c00
 8007fac:	40013400 	.word	0x40013400
 8007fb0:	40015000 	.word	0x40015000

08007fb4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007fb4:	b480      	push	{r7}
 8007fb6:	b083      	sub	sp, #12
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007fbc:	bf00      	nop
 8007fbe:	370c      	adds	r7, #12
 8007fc0:	46bd      	mov	sp, r7
 8007fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc6:	4770      	bx	lr

08007fc8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007fc8:	b480      	push	{r7}
 8007fca:	b083      	sub	sp, #12
 8007fcc:	af00      	add	r7, sp, #0
 8007fce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007fd0:	bf00      	nop
 8007fd2:	370c      	adds	r7, #12
 8007fd4:	46bd      	mov	sp, r7
 8007fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fda:	4770      	bx	lr

08007fdc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007fdc:	b480      	push	{r7}
 8007fde:	b083      	sub	sp, #12
 8007fe0:	af00      	add	r7, sp, #0
 8007fe2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007fe4:	bf00      	nop
 8007fe6:	370c      	adds	r7, #12
 8007fe8:	46bd      	mov	sp, r7
 8007fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fee:	4770      	bx	lr

08007ff0 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8007ff0:	b480      	push	{r7}
 8007ff2:	b083      	sub	sp, #12
 8007ff4:	af00      	add	r7, sp, #0
 8007ff6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8007ff8:	bf00      	nop
 8007ffa:	370c      	adds	r7, #12
 8007ffc:	46bd      	mov	sp, r7
 8007ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008002:	4770      	bx	lr

08008004 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8008004:	b480      	push	{r7}
 8008006:	b083      	sub	sp, #12
 8008008:	af00      	add	r7, sp, #0
 800800a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800800c:	bf00      	nop
 800800e:	370c      	adds	r7, #12
 8008010:	46bd      	mov	sp, r7
 8008012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008016:	4770      	bx	lr

08008018 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8008018:	b480      	push	{r7}
 800801a:	b083      	sub	sp, #12
 800801c:	af00      	add	r7, sp, #0
 800801e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8008020:	bf00      	nop
 8008022:	370c      	adds	r7, #12
 8008024:	46bd      	mov	sp, r7
 8008026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802a:	4770      	bx	lr

0800802c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800802c:	b480      	push	{r7}
 800802e:	b083      	sub	sp, #12
 8008030:	af00      	add	r7, sp, #0
 8008032:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8008034:	bf00      	nop
 8008036:	370c      	adds	r7, #12
 8008038:	46bd      	mov	sp, r7
 800803a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800803e:	4770      	bx	lr

08008040 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8008040:	b480      	push	{r7}
 8008042:	b087      	sub	sp, #28
 8008044:	af00      	add	r7, sp, #0
 8008046:	60f8      	str	r0, [r7, #12]
 8008048:	60b9      	str	r1, [r7, #8]
 800804a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 800804c:	68bb      	ldr	r3, [r7, #8]
 800804e:	f003 030f 	and.w	r3, r3, #15
 8008052:	2204      	movs	r2, #4
 8008054:	fa02 f303 	lsl.w	r3, r2, r3
 8008058:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	6a1a      	ldr	r2, [r3, #32]
 800805e:	697b      	ldr	r3, [r7, #20]
 8008060:	43db      	mvns	r3, r3
 8008062:	401a      	ands	r2, r3
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	6a1a      	ldr	r2, [r3, #32]
 800806c:	68bb      	ldr	r3, [r7, #8]
 800806e:	f003 030f 	and.w	r3, r3, #15
 8008072:	6879      	ldr	r1, [r7, #4]
 8008074:	fa01 f303 	lsl.w	r3, r1, r3
 8008078:	431a      	orrs	r2, r3
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	621a      	str	r2, [r3, #32]
}
 800807e:	bf00      	nop
 8008080:	371c      	adds	r7, #28
 8008082:	46bd      	mov	sp, r7
 8008084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008088:	4770      	bx	lr

0800808a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800808a:	b580      	push	{r7, lr}
 800808c:	b082      	sub	sp, #8
 800808e:	af00      	add	r7, sp, #0
 8008090:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	2b00      	cmp	r3, #0
 8008096:	d101      	bne.n	800809c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008098:	2301      	movs	r3, #1
 800809a:	e042      	b.n	8008122 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d106      	bne.n	80080b4 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	2200      	movs	r2, #0
 80080aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80080ae:	6878      	ldr	r0, [r7, #4]
 80080b0:	f000 f83b 	bl	800812a <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	2224      	movs	r2, #36	@ 0x24
 80080b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	681a      	ldr	r2, [r3, #0]
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	f022 0201 	bic.w	r2, r2, #1
 80080ca:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d002      	beq.n	80080da <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80080d4:	6878      	ldr	r0, [r7, #4]
 80080d6:	f000 fb2f 	bl	8008738 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80080da:	6878      	ldr	r0, [r7, #4]
 80080dc:	f000 f830 	bl	8008140 <UART_SetConfig>
 80080e0:	4603      	mov	r3, r0
 80080e2:	2b01      	cmp	r3, #1
 80080e4:	d101      	bne.n	80080ea <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80080e6:	2301      	movs	r3, #1
 80080e8:	e01b      	b.n	8008122 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	685a      	ldr	r2, [r3, #4]
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80080f8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	689a      	ldr	r2, [r3, #8]
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008108:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	681a      	ldr	r2, [r3, #0]
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	f042 0201 	orr.w	r2, r2, #1
 8008118:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800811a:	6878      	ldr	r0, [r7, #4]
 800811c:	f000 fbae 	bl	800887c <UART_CheckIdleState>
 8008120:	4603      	mov	r3, r0
}
 8008122:	4618      	mov	r0, r3
 8008124:	3708      	adds	r7, #8
 8008126:	46bd      	mov	sp, r7
 8008128:	bd80      	pop	{r7, pc}

0800812a <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 800812a:	b480      	push	{r7}
 800812c:	b083      	sub	sp, #12
 800812e:	af00      	add	r7, sp, #0
 8008130:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8008132:	bf00      	nop
 8008134:	370c      	adds	r7, #12
 8008136:	46bd      	mov	sp, r7
 8008138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800813c:	4770      	bx	lr
	...

08008140 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008140:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008144:	b08c      	sub	sp, #48	@ 0x30
 8008146:	af00      	add	r7, sp, #0
 8008148:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800814a:	2300      	movs	r3, #0
 800814c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008150:	697b      	ldr	r3, [r7, #20]
 8008152:	689a      	ldr	r2, [r3, #8]
 8008154:	697b      	ldr	r3, [r7, #20]
 8008156:	691b      	ldr	r3, [r3, #16]
 8008158:	431a      	orrs	r2, r3
 800815a:	697b      	ldr	r3, [r7, #20]
 800815c:	695b      	ldr	r3, [r3, #20]
 800815e:	431a      	orrs	r2, r3
 8008160:	697b      	ldr	r3, [r7, #20]
 8008162:	69db      	ldr	r3, [r3, #28]
 8008164:	4313      	orrs	r3, r2
 8008166:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008168:	697b      	ldr	r3, [r7, #20]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	681a      	ldr	r2, [r3, #0]
 800816e:	4baa      	ldr	r3, [pc, #680]	@ (8008418 <UART_SetConfig+0x2d8>)
 8008170:	4013      	ands	r3, r2
 8008172:	697a      	ldr	r2, [r7, #20]
 8008174:	6812      	ldr	r2, [r2, #0]
 8008176:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008178:	430b      	orrs	r3, r1
 800817a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800817c:	697b      	ldr	r3, [r7, #20]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	685b      	ldr	r3, [r3, #4]
 8008182:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008186:	697b      	ldr	r3, [r7, #20]
 8008188:	68da      	ldr	r2, [r3, #12]
 800818a:	697b      	ldr	r3, [r7, #20]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	430a      	orrs	r2, r1
 8008190:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008192:	697b      	ldr	r3, [r7, #20]
 8008194:	699b      	ldr	r3, [r3, #24]
 8008196:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008198:	697b      	ldr	r3, [r7, #20]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	4a9f      	ldr	r2, [pc, #636]	@ (800841c <UART_SetConfig+0x2dc>)
 800819e:	4293      	cmp	r3, r2
 80081a0:	d004      	beq.n	80081ac <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80081a2:	697b      	ldr	r3, [r7, #20]
 80081a4:	6a1b      	ldr	r3, [r3, #32]
 80081a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80081a8:	4313      	orrs	r3, r2
 80081aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80081ac:	697b      	ldr	r3, [r7, #20]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	689b      	ldr	r3, [r3, #8]
 80081b2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80081b6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80081ba:	697a      	ldr	r2, [r7, #20]
 80081bc:	6812      	ldr	r2, [r2, #0]
 80081be:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80081c0:	430b      	orrs	r3, r1
 80081c2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80081c4:	697b      	ldr	r3, [r7, #20]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081ca:	f023 010f 	bic.w	r1, r3, #15
 80081ce:	697b      	ldr	r3, [r7, #20]
 80081d0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80081d2:	697b      	ldr	r3, [r7, #20]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	430a      	orrs	r2, r1
 80081d8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80081da:	697b      	ldr	r3, [r7, #20]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	4a90      	ldr	r2, [pc, #576]	@ (8008420 <UART_SetConfig+0x2e0>)
 80081e0:	4293      	cmp	r3, r2
 80081e2:	d125      	bne.n	8008230 <UART_SetConfig+0xf0>
 80081e4:	4b8f      	ldr	r3, [pc, #572]	@ (8008424 <UART_SetConfig+0x2e4>)
 80081e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80081ea:	f003 0303 	and.w	r3, r3, #3
 80081ee:	2b03      	cmp	r3, #3
 80081f0:	d81a      	bhi.n	8008228 <UART_SetConfig+0xe8>
 80081f2:	a201      	add	r2, pc, #4	@ (adr r2, 80081f8 <UART_SetConfig+0xb8>)
 80081f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081f8:	08008209 	.word	0x08008209
 80081fc:	08008219 	.word	0x08008219
 8008200:	08008211 	.word	0x08008211
 8008204:	08008221 	.word	0x08008221
 8008208:	2301      	movs	r3, #1
 800820a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800820e:	e116      	b.n	800843e <UART_SetConfig+0x2fe>
 8008210:	2302      	movs	r3, #2
 8008212:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008216:	e112      	b.n	800843e <UART_SetConfig+0x2fe>
 8008218:	2304      	movs	r3, #4
 800821a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800821e:	e10e      	b.n	800843e <UART_SetConfig+0x2fe>
 8008220:	2308      	movs	r3, #8
 8008222:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008226:	e10a      	b.n	800843e <UART_SetConfig+0x2fe>
 8008228:	2310      	movs	r3, #16
 800822a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800822e:	e106      	b.n	800843e <UART_SetConfig+0x2fe>
 8008230:	697b      	ldr	r3, [r7, #20]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	4a7c      	ldr	r2, [pc, #496]	@ (8008428 <UART_SetConfig+0x2e8>)
 8008236:	4293      	cmp	r3, r2
 8008238:	d138      	bne.n	80082ac <UART_SetConfig+0x16c>
 800823a:	4b7a      	ldr	r3, [pc, #488]	@ (8008424 <UART_SetConfig+0x2e4>)
 800823c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008240:	f003 030c 	and.w	r3, r3, #12
 8008244:	2b0c      	cmp	r3, #12
 8008246:	d82d      	bhi.n	80082a4 <UART_SetConfig+0x164>
 8008248:	a201      	add	r2, pc, #4	@ (adr r2, 8008250 <UART_SetConfig+0x110>)
 800824a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800824e:	bf00      	nop
 8008250:	08008285 	.word	0x08008285
 8008254:	080082a5 	.word	0x080082a5
 8008258:	080082a5 	.word	0x080082a5
 800825c:	080082a5 	.word	0x080082a5
 8008260:	08008295 	.word	0x08008295
 8008264:	080082a5 	.word	0x080082a5
 8008268:	080082a5 	.word	0x080082a5
 800826c:	080082a5 	.word	0x080082a5
 8008270:	0800828d 	.word	0x0800828d
 8008274:	080082a5 	.word	0x080082a5
 8008278:	080082a5 	.word	0x080082a5
 800827c:	080082a5 	.word	0x080082a5
 8008280:	0800829d 	.word	0x0800829d
 8008284:	2300      	movs	r3, #0
 8008286:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800828a:	e0d8      	b.n	800843e <UART_SetConfig+0x2fe>
 800828c:	2302      	movs	r3, #2
 800828e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008292:	e0d4      	b.n	800843e <UART_SetConfig+0x2fe>
 8008294:	2304      	movs	r3, #4
 8008296:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800829a:	e0d0      	b.n	800843e <UART_SetConfig+0x2fe>
 800829c:	2308      	movs	r3, #8
 800829e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082a2:	e0cc      	b.n	800843e <UART_SetConfig+0x2fe>
 80082a4:	2310      	movs	r3, #16
 80082a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082aa:	e0c8      	b.n	800843e <UART_SetConfig+0x2fe>
 80082ac:	697b      	ldr	r3, [r7, #20]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	4a5e      	ldr	r2, [pc, #376]	@ (800842c <UART_SetConfig+0x2ec>)
 80082b2:	4293      	cmp	r3, r2
 80082b4:	d125      	bne.n	8008302 <UART_SetConfig+0x1c2>
 80082b6:	4b5b      	ldr	r3, [pc, #364]	@ (8008424 <UART_SetConfig+0x2e4>)
 80082b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082bc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80082c0:	2b30      	cmp	r3, #48	@ 0x30
 80082c2:	d016      	beq.n	80082f2 <UART_SetConfig+0x1b2>
 80082c4:	2b30      	cmp	r3, #48	@ 0x30
 80082c6:	d818      	bhi.n	80082fa <UART_SetConfig+0x1ba>
 80082c8:	2b20      	cmp	r3, #32
 80082ca:	d00a      	beq.n	80082e2 <UART_SetConfig+0x1a2>
 80082cc:	2b20      	cmp	r3, #32
 80082ce:	d814      	bhi.n	80082fa <UART_SetConfig+0x1ba>
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d002      	beq.n	80082da <UART_SetConfig+0x19a>
 80082d4:	2b10      	cmp	r3, #16
 80082d6:	d008      	beq.n	80082ea <UART_SetConfig+0x1aa>
 80082d8:	e00f      	b.n	80082fa <UART_SetConfig+0x1ba>
 80082da:	2300      	movs	r3, #0
 80082dc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082e0:	e0ad      	b.n	800843e <UART_SetConfig+0x2fe>
 80082e2:	2302      	movs	r3, #2
 80082e4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082e8:	e0a9      	b.n	800843e <UART_SetConfig+0x2fe>
 80082ea:	2304      	movs	r3, #4
 80082ec:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082f0:	e0a5      	b.n	800843e <UART_SetConfig+0x2fe>
 80082f2:	2308      	movs	r3, #8
 80082f4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082f8:	e0a1      	b.n	800843e <UART_SetConfig+0x2fe>
 80082fa:	2310      	movs	r3, #16
 80082fc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008300:	e09d      	b.n	800843e <UART_SetConfig+0x2fe>
 8008302:	697b      	ldr	r3, [r7, #20]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	4a4a      	ldr	r2, [pc, #296]	@ (8008430 <UART_SetConfig+0x2f0>)
 8008308:	4293      	cmp	r3, r2
 800830a:	d125      	bne.n	8008358 <UART_SetConfig+0x218>
 800830c:	4b45      	ldr	r3, [pc, #276]	@ (8008424 <UART_SetConfig+0x2e4>)
 800830e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008312:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8008316:	2bc0      	cmp	r3, #192	@ 0xc0
 8008318:	d016      	beq.n	8008348 <UART_SetConfig+0x208>
 800831a:	2bc0      	cmp	r3, #192	@ 0xc0
 800831c:	d818      	bhi.n	8008350 <UART_SetConfig+0x210>
 800831e:	2b80      	cmp	r3, #128	@ 0x80
 8008320:	d00a      	beq.n	8008338 <UART_SetConfig+0x1f8>
 8008322:	2b80      	cmp	r3, #128	@ 0x80
 8008324:	d814      	bhi.n	8008350 <UART_SetConfig+0x210>
 8008326:	2b00      	cmp	r3, #0
 8008328:	d002      	beq.n	8008330 <UART_SetConfig+0x1f0>
 800832a:	2b40      	cmp	r3, #64	@ 0x40
 800832c:	d008      	beq.n	8008340 <UART_SetConfig+0x200>
 800832e:	e00f      	b.n	8008350 <UART_SetConfig+0x210>
 8008330:	2300      	movs	r3, #0
 8008332:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008336:	e082      	b.n	800843e <UART_SetConfig+0x2fe>
 8008338:	2302      	movs	r3, #2
 800833a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800833e:	e07e      	b.n	800843e <UART_SetConfig+0x2fe>
 8008340:	2304      	movs	r3, #4
 8008342:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008346:	e07a      	b.n	800843e <UART_SetConfig+0x2fe>
 8008348:	2308      	movs	r3, #8
 800834a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800834e:	e076      	b.n	800843e <UART_SetConfig+0x2fe>
 8008350:	2310      	movs	r3, #16
 8008352:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008356:	e072      	b.n	800843e <UART_SetConfig+0x2fe>
 8008358:	697b      	ldr	r3, [r7, #20]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	4a35      	ldr	r2, [pc, #212]	@ (8008434 <UART_SetConfig+0x2f4>)
 800835e:	4293      	cmp	r3, r2
 8008360:	d12a      	bne.n	80083b8 <UART_SetConfig+0x278>
 8008362:	4b30      	ldr	r3, [pc, #192]	@ (8008424 <UART_SetConfig+0x2e4>)
 8008364:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008368:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800836c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008370:	d01a      	beq.n	80083a8 <UART_SetConfig+0x268>
 8008372:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008376:	d81b      	bhi.n	80083b0 <UART_SetConfig+0x270>
 8008378:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800837c:	d00c      	beq.n	8008398 <UART_SetConfig+0x258>
 800837e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008382:	d815      	bhi.n	80083b0 <UART_SetConfig+0x270>
 8008384:	2b00      	cmp	r3, #0
 8008386:	d003      	beq.n	8008390 <UART_SetConfig+0x250>
 8008388:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800838c:	d008      	beq.n	80083a0 <UART_SetConfig+0x260>
 800838e:	e00f      	b.n	80083b0 <UART_SetConfig+0x270>
 8008390:	2300      	movs	r3, #0
 8008392:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008396:	e052      	b.n	800843e <UART_SetConfig+0x2fe>
 8008398:	2302      	movs	r3, #2
 800839a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800839e:	e04e      	b.n	800843e <UART_SetConfig+0x2fe>
 80083a0:	2304      	movs	r3, #4
 80083a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083a6:	e04a      	b.n	800843e <UART_SetConfig+0x2fe>
 80083a8:	2308      	movs	r3, #8
 80083aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083ae:	e046      	b.n	800843e <UART_SetConfig+0x2fe>
 80083b0:	2310      	movs	r3, #16
 80083b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083b6:	e042      	b.n	800843e <UART_SetConfig+0x2fe>
 80083b8:	697b      	ldr	r3, [r7, #20]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	4a17      	ldr	r2, [pc, #92]	@ (800841c <UART_SetConfig+0x2dc>)
 80083be:	4293      	cmp	r3, r2
 80083c0:	d13a      	bne.n	8008438 <UART_SetConfig+0x2f8>
 80083c2:	4b18      	ldr	r3, [pc, #96]	@ (8008424 <UART_SetConfig+0x2e4>)
 80083c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083c8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80083cc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80083d0:	d01a      	beq.n	8008408 <UART_SetConfig+0x2c8>
 80083d2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80083d6:	d81b      	bhi.n	8008410 <UART_SetConfig+0x2d0>
 80083d8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80083dc:	d00c      	beq.n	80083f8 <UART_SetConfig+0x2b8>
 80083de:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80083e2:	d815      	bhi.n	8008410 <UART_SetConfig+0x2d0>
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d003      	beq.n	80083f0 <UART_SetConfig+0x2b0>
 80083e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80083ec:	d008      	beq.n	8008400 <UART_SetConfig+0x2c0>
 80083ee:	e00f      	b.n	8008410 <UART_SetConfig+0x2d0>
 80083f0:	2300      	movs	r3, #0
 80083f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083f6:	e022      	b.n	800843e <UART_SetConfig+0x2fe>
 80083f8:	2302      	movs	r3, #2
 80083fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083fe:	e01e      	b.n	800843e <UART_SetConfig+0x2fe>
 8008400:	2304      	movs	r3, #4
 8008402:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008406:	e01a      	b.n	800843e <UART_SetConfig+0x2fe>
 8008408:	2308      	movs	r3, #8
 800840a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800840e:	e016      	b.n	800843e <UART_SetConfig+0x2fe>
 8008410:	2310      	movs	r3, #16
 8008412:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008416:	e012      	b.n	800843e <UART_SetConfig+0x2fe>
 8008418:	cfff69f3 	.word	0xcfff69f3
 800841c:	40008000 	.word	0x40008000
 8008420:	40013800 	.word	0x40013800
 8008424:	40021000 	.word	0x40021000
 8008428:	40004400 	.word	0x40004400
 800842c:	40004800 	.word	0x40004800
 8008430:	40004c00 	.word	0x40004c00
 8008434:	40005000 	.word	0x40005000
 8008438:	2310      	movs	r3, #16
 800843a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800843e:	697b      	ldr	r3, [r7, #20]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	4aae      	ldr	r2, [pc, #696]	@ (80086fc <UART_SetConfig+0x5bc>)
 8008444:	4293      	cmp	r3, r2
 8008446:	f040 8097 	bne.w	8008578 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800844a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800844e:	2b08      	cmp	r3, #8
 8008450:	d823      	bhi.n	800849a <UART_SetConfig+0x35a>
 8008452:	a201      	add	r2, pc, #4	@ (adr r2, 8008458 <UART_SetConfig+0x318>)
 8008454:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008458:	0800847d 	.word	0x0800847d
 800845c:	0800849b 	.word	0x0800849b
 8008460:	08008485 	.word	0x08008485
 8008464:	0800849b 	.word	0x0800849b
 8008468:	0800848b 	.word	0x0800848b
 800846c:	0800849b 	.word	0x0800849b
 8008470:	0800849b 	.word	0x0800849b
 8008474:	0800849b 	.word	0x0800849b
 8008478:	08008493 	.word	0x08008493
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800847c:	f7fd fdda 	bl	8006034 <HAL_RCC_GetPCLK1Freq>
 8008480:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008482:	e010      	b.n	80084a6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008484:	4b9e      	ldr	r3, [pc, #632]	@ (8008700 <UART_SetConfig+0x5c0>)
 8008486:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008488:	e00d      	b.n	80084a6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800848a:	f7fd fd65 	bl	8005f58 <HAL_RCC_GetSysClockFreq>
 800848e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008490:	e009      	b.n	80084a6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008492:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008496:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008498:	e005      	b.n	80084a6 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800849a:	2300      	movs	r3, #0
 800849c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800849e:	2301      	movs	r3, #1
 80084a0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80084a4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80084a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	f000 8130 	beq.w	800870e <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80084ae:	697b      	ldr	r3, [r7, #20]
 80084b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084b2:	4a94      	ldr	r2, [pc, #592]	@ (8008704 <UART_SetConfig+0x5c4>)
 80084b4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80084b8:	461a      	mov	r2, r3
 80084ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084bc:	fbb3 f3f2 	udiv	r3, r3, r2
 80084c0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80084c2:	697b      	ldr	r3, [r7, #20]
 80084c4:	685a      	ldr	r2, [r3, #4]
 80084c6:	4613      	mov	r3, r2
 80084c8:	005b      	lsls	r3, r3, #1
 80084ca:	4413      	add	r3, r2
 80084cc:	69ba      	ldr	r2, [r7, #24]
 80084ce:	429a      	cmp	r2, r3
 80084d0:	d305      	bcc.n	80084de <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80084d2:	697b      	ldr	r3, [r7, #20]
 80084d4:	685b      	ldr	r3, [r3, #4]
 80084d6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80084d8:	69ba      	ldr	r2, [r7, #24]
 80084da:	429a      	cmp	r2, r3
 80084dc:	d903      	bls.n	80084e6 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80084de:	2301      	movs	r3, #1
 80084e0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80084e4:	e113      	b.n	800870e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80084e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084e8:	2200      	movs	r2, #0
 80084ea:	60bb      	str	r3, [r7, #8]
 80084ec:	60fa      	str	r2, [r7, #12]
 80084ee:	697b      	ldr	r3, [r7, #20]
 80084f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084f2:	4a84      	ldr	r2, [pc, #528]	@ (8008704 <UART_SetConfig+0x5c4>)
 80084f4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80084f8:	b29b      	uxth	r3, r3
 80084fa:	2200      	movs	r2, #0
 80084fc:	603b      	str	r3, [r7, #0]
 80084fe:	607a      	str	r2, [r7, #4]
 8008500:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008504:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008508:	f7f8 faa8 	bl	8000a5c <__aeabi_uldivmod>
 800850c:	4602      	mov	r2, r0
 800850e:	460b      	mov	r3, r1
 8008510:	4610      	mov	r0, r2
 8008512:	4619      	mov	r1, r3
 8008514:	f04f 0200 	mov.w	r2, #0
 8008518:	f04f 0300 	mov.w	r3, #0
 800851c:	020b      	lsls	r3, r1, #8
 800851e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008522:	0202      	lsls	r2, r0, #8
 8008524:	6979      	ldr	r1, [r7, #20]
 8008526:	6849      	ldr	r1, [r1, #4]
 8008528:	0849      	lsrs	r1, r1, #1
 800852a:	2000      	movs	r0, #0
 800852c:	460c      	mov	r4, r1
 800852e:	4605      	mov	r5, r0
 8008530:	eb12 0804 	adds.w	r8, r2, r4
 8008534:	eb43 0905 	adc.w	r9, r3, r5
 8008538:	697b      	ldr	r3, [r7, #20]
 800853a:	685b      	ldr	r3, [r3, #4]
 800853c:	2200      	movs	r2, #0
 800853e:	469a      	mov	sl, r3
 8008540:	4693      	mov	fp, r2
 8008542:	4652      	mov	r2, sl
 8008544:	465b      	mov	r3, fp
 8008546:	4640      	mov	r0, r8
 8008548:	4649      	mov	r1, r9
 800854a:	f7f8 fa87 	bl	8000a5c <__aeabi_uldivmod>
 800854e:	4602      	mov	r2, r0
 8008550:	460b      	mov	r3, r1
 8008552:	4613      	mov	r3, r2
 8008554:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008556:	6a3b      	ldr	r3, [r7, #32]
 8008558:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800855c:	d308      	bcc.n	8008570 <UART_SetConfig+0x430>
 800855e:	6a3b      	ldr	r3, [r7, #32]
 8008560:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008564:	d204      	bcs.n	8008570 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8008566:	697b      	ldr	r3, [r7, #20]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	6a3a      	ldr	r2, [r7, #32]
 800856c:	60da      	str	r2, [r3, #12]
 800856e:	e0ce      	b.n	800870e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8008570:	2301      	movs	r3, #1
 8008572:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008576:	e0ca      	b.n	800870e <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008578:	697b      	ldr	r3, [r7, #20]
 800857a:	69db      	ldr	r3, [r3, #28]
 800857c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008580:	d166      	bne.n	8008650 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8008582:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008586:	2b08      	cmp	r3, #8
 8008588:	d827      	bhi.n	80085da <UART_SetConfig+0x49a>
 800858a:	a201      	add	r2, pc, #4	@ (adr r2, 8008590 <UART_SetConfig+0x450>)
 800858c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008590:	080085b5 	.word	0x080085b5
 8008594:	080085bd 	.word	0x080085bd
 8008598:	080085c5 	.word	0x080085c5
 800859c:	080085db 	.word	0x080085db
 80085a0:	080085cb 	.word	0x080085cb
 80085a4:	080085db 	.word	0x080085db
 80085a8:	080085db 	.word	0x080085db
 80085ac:	080085db 	.word	0x080085db
 80085b0:	080085d3 	.word	0x080085d3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80085b4:	f7fd fd3e 	bl	8006034 <HAL_RCC_GetPCLK1Freq>
 80085b8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80085ba:	e014      	b.n	80085e6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80085bc:	f7fd fd50 	bl	8006060 <HAL_RCC_GetPCLK2Freq>
 80085c0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80085c2:	e010      	b.n	80085e6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80085c4:	4b4e      	ldr	r3, [pc, #312]	@ (8008700 <UART_SetConfig+0x5c0>)
 80085c6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80085c8:	e00d      	b.n	80085e6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80085ca:	f7fd fcc5 	bl	8005f58 <HAL_RCC_GetSysClockFreq>
 80085ce:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80085d0:	e009      	b.n	80085e6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80085d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80085d6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80085d8:	e005      	b.n	80085e6 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80085da:	2300      	movs	r3, #0
 80085dc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80085de:	2301      	movs	r3, #1
 80085e0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80085e4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80085e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	f000 8090 	beq.w	800870e <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80085ee:	697b      	ldr	r3, [r7, #20]
 80085f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085f2:	4a44      	ldr	r2, [pc, #272]	@ (8008704 <UART_SetConfig+0x5c4>)
 80085f4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80085f8:	461a      	mov	r2, r3
 80085fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085fc:	fbb3 f3f2 	udiv	r3, r3, r2
 8008600:	005a      	lsls	r2, r3, #1
 8008602:	697b      	ldr	r3, [r7, #20]
 8008604:	685b      	ldr	r3, [r3, #4]
 8008606:	085b      	lsrs	r3, r3, #1
 8008608:	441a      	add	r2, r3
 800860a:	697b      	ldr	r3, [r7, #20]
 800860c:	685b      	ldr	r3, [r3, #4]
 800860e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008612:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008614:	6a3b      	ldr	r3, [r7, #32]
 8008616:	2b0f      	cmp	r3, #15
 8008618:	d916      	bls.n	8008648 <UART_SetConfig+0x508>
 800861a:	6a3b      	ldr	r3, [r7, #32]
 800861c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008620:	d212      	bcs.n	8008648 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008622:	6a3b      	ldr	r3, [r7, #32]
 8008624:	b29b      	uxth	r3, r3
 8008626:	f023 030f 	bic.w	r3, r3, #15
 800862a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800862c:	6a3b      	ldr	r3, [r7, #32]
 800862e:	085b      	lsrs	r3, r3, #1
 8008630:	b29b      	uxth	r3, r3
 8008632:	f003 0307 	and.w	r3, r3, #7
 8008636:	b29a      	uxth	r2, r3
 8008638:	8bfb      	ldrh	r3, [r7, #30]
 800863a:	4313      	orrs	r3, r2
 800863c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800863e:	697b      	ldr	r3, [r7, #20]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	8bfa      	ldrh	r2, [r7, #30]
 8008644:	60da      	str	r2, [r3, #12]
 8008646:	e062      	b.n	800870e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8008648:	2301      	movs	r3, #1
 800864a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800864e:	e05e      	b.n	800870e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008650:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008654:	2b08      	cmp	r3, #8
 8008656:	d828      	bhi.n	80086aa <UART_SetConfig+0x56a>
 8008658:	a201      	add	r2, pc, #4	@ (adr r2, 8008660 <UART_SetConfig+0x520>)
 800865a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800865e:	bf00      	nop
 8008660:	08008685 	.word	0x08008685
 8008664:	0800868d 	.word	0x0800868d
 8008668:	08008695 	.word	0x08008695
 800866c:	080086ab 	.word	0x080086ab
 8008670:	0800869b 	.word	0x0800869b
 8008674:	080086ab 	.word	0x080086ab
 8008678:	080086ab 	.word	0x080086ab
 800867c:	080086ab 	.word	0x080086ab
 8008680:	080086a3 	.word	0x080086a3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008684:	f7fd fcd6 	bl	8006034 <HAL_RCC_GetPCLK1Freq>
 8008688:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800868a:	e014      	b.n	80086b6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800868c:	f7fd fce8 	bl	8006060 <HAL_RCC_GetPCLK2Freq>
 8008690:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008692:	e010      	b.n	80086b6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008694:	4b1a      	ldr	r3, [pc, #104]	@ (8008700 <UART_SetConfig+0x5c0>)
 8008696:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008698:	e00d      	b.n	80086b6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800869a:	f7fd fc5d 	bl	8005f58 <HAL_RCC_GetSysClockFreq>
 800869e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80086a0:	e009      	b.n	80086b6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80086a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80086a6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80086a8:	e005      	b.n	80086b6 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80086aa:	2300      	movs	r3, #0
 80086ac:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80086ae:	2301      	movs	r3, #1
 80086b0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80086b4:	bf00      	nop
    }

    if (pclk != 0U)
 80086b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d028      	beq.n	800870e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80086bc:	697b      	ldr	r3, [r7, #20]
 80086be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086c0:	4a10      	ldr	r2, [pc, #64]	@ (8008704 <UART_SetConfig+0x5c4>)
 80086c2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80086c6:	461a      	mov	r2, r3
 80086c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086ca:	fbb3 f2f2 	udiv	r2, r3, r2
 80086ce:	697b      	ldr	r3, [r7, #20]
 80086d0:	685b      	ldr	r3, [r3, #4]
 80086d2:	085b      	lsrs	r3, r3, #1
 80086d4:	441a      	add	r2, r3
 80086d6:	697b      	ldr	r3, [r7, #20]
 80086d8:	685b      	ldr	r3, [r3, #4]
 80086da:	fbb2 f3f3 	udiv	r3, r2, r3
 80086de:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80086e0:	6a3b      	ldr	r3, [r7, #32]
 80086e2:	2b0f      	cmp	r3, #15
 80086e4:	d910      	bls.n	8008708 <UART_SetConfig+0x5c8>
 80086e6:	6a3b      	ldr	r3, [r7, #32]
 80086e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80086ec:	d20c      	bcs.n	8008708 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80086ee:	6a3b      	ldr	r3, [r7, #32]
 80086f0:	b29a      	uxth	r2, r3
 80086f2:	697b      	ldr	r3, [r7, #20]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	60da      	str	r2, [r3, #12]
 80086f8:	e009      	b.n	800870e <UART_SetConfig+0x5ce>
 80086fa:	bf00      	nop
 80086fc:	40008000 	.word	0x40008000
 8008700:	00f42400 	.word	0x00f42400
 8008704:	0800cc98 	.word	0x0800cc98
      }
      else
      {
        ret = HAL_ERROR;
 8008708:	2301      	movs	r3, #1
 800870a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800870e:	697b      	ldr	r3, [r7, #20]
 8008710:	2201      	movs	r2, #1
 8008712:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008716:	697b      	ldr	r3, [r7, #20]
 8008718:	2201      	movs	r2, #1
 800871a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800871e:	697b      	ldr	r3, [r7, #20]
 8008720:	2200      	movs	r2, #0
 8008722:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008724:	697b      	ldr	r3, [r7, #20]
 8008726:	2200      	movs	r2, #0
 8008728:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800872a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800872e:	4618      	mov	r0, r3
 8008730:	3730      	adds	r7, #48	@ 0x30
 8008732:	46bd      	mov	sp, r7
 8008734:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08008738 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008738:	b480      	push	{r7}
 800873a:	b083      	sub	sp, #12
 800873c:	af00      	add	r7, sp, #0
 800873e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008744:	f003 0308 	and.w	r3, r3, #8
 8008748:	2b00      	cmp	r3, #0
 800874a:	d00a      	beq.n	8008762 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	685b      	ldr	r3, [r3, #4]
 8008752:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	430a      	orrs	r2, r1
 8008760:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008766:	f003 0301 	and.w	r3, r3, #1
 800876a:	2b00      	cmp	r3, #0
 800876c:	d00a      	beq.n	8008784 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	685b      	ldr	r3, [r3, #4]
 8008774:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	430a      	orrs	r2, r1
 8008782:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008788:	f003 0302 	and.w	r3, r3, #2
 800878c:	2b00      	cmp	r3, #0
 800878e:	d00a      	beq.n	80087a6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	685b      	ldr	r3, [r3, #4]
 8008796:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	430a      	orrs	r2, r1
 80087a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087aa:	f003 0304 	and.w	r3, r3, #4
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d00a      	beq.n	80087c8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	685b      	ldr	r3, [r3, #4]
 80087b8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	430a      	orrs	r2, r1
 80087c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087cc:	f003 0310 	and.w	r3, r3, #16
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d00a      	beq.n	80087ea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	689b      	ldr	r3, [r3, #8]
 80087da:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	430a      	orrs	r2, r1
 80087e8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087ee:	f003 0320 	and.w	r3, r3, #32
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d00a      	beq.n	800880c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	689b      	ldr	r3, [r3, #8]
 80087fc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	430a      	orrs	r2, r1
 800880a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008810:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008814:	2b00      	cmp	r3, #0
 8008816:	d01a      	beq.n	800884e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	685b      	ldr	r3, [r3, #4]
 800881e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	430a      	orrs	r2, r1
 800882c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008832:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008836:	d10a      	bne.n	800884e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	685b      	ldr	r3, [r3, #4]
 800883e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	430a      	orrs	r2, r1
 800884c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008852:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008856:	2b00      	cmp	r3, #0
 8008858:	d00a      	beq.n	8008870 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	685b      	ldr	r3, [r3, #4]
 8008860:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	430a      	orrs	r2, r1
 800886e:	605a      	str	r2, [r3, #4]
  }
}
 8008870:	bf00      	nop
 8008872:	370c      	adds	r7, #12
 8008874:	46bd      	mov	sp, r7
 8008876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800887a:	4770      	bx	lr

0800887c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800887c:	b580      	push	{r7, lr}
 800887e:	b098      	sub	sp, #96	@ 0x60
 8008880:	af02      	add	r7, sp, #8
 8008882:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	2200      	movs	r2, #0
 8008888:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800888c:	f7fa fae6 	bl	8002e5c <HAL_GetTick>
 8008890:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	f003 0308 	and.w	r3, r3, #8
 800889c:	2b08      	cmp	r3, #8
 800889e:	d12f      	bne.n	8008900 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80088a0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80088a4:	9300      	str	r3, [sp, #0]
 80088a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80088a8:	2200      	movs	r2, #0
 80088aa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80088ae:	6878      	ldr	r0, [r7, #4]
 80088b0:	f000 f88e 	bl	80089d0 <UART_WaitOnFlagUntilTimeout>
 80088b4:	4603      	mov	r3, r0
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d022      	beq.n	8008900 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088c2:	e853 3f00 	ldrex	r3, [r3]
 80088c6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80088c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80088ca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80088ce:	653b      	str	r3, [r7, #80]	@ 0x50
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	461a      	mov	r2, r3
 80088d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80088d8:	647b      	str	r3, [r7, #68]	@ 0x44
 80088da:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088dc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80088de:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80088e0:	e841 2300 	strex	r3, r2, [r1]
 80088e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80088e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d1e6      	bne.n	80088ba <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	2220      	movs	r2, #32
 80088f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	2200      	movs	r2, #0
 80088f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80088fc:	2303      	movs	r3, #3
 80088fe:	e063      	b.n	80089c8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	f003 0304 	and.w	r3, r3, #4
 800890a:	2b04      	cmp	r3, #4
 800890c:	d149      	bne.n	80089a2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800890e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008912:	9300      	str	r3, [sp, #0]
 8008914:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008916:	2200      	movs	r2, #0
 8008918:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800891c:	6878      	ldr	r0, [r7, #4]
 800891e:	f000 f857 	bl	80089d0 <UART_WaitOnFlagUntilTimeout>
 8008922:	4603      	mov	r3, r0
 8008924:	2b00      	cmp	r3, #0
 8008926:	d03c      	beq.n	80089a2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800892e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008930:	e853 3f00 	ldrex	r3, [r3]
 8008934:	623b      	str	r3, [r7, #32]
   return(result);
 8008936:	6a3b      	ldr	r3, [r7, #32]
 8008938:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800893c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	461a      	mov	r2, r3
 8008944:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008946:	633b      	str	r3, [r7, #48]	@ 0x30
 8008948:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800894a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800894c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800894e:	e841 2300 	strex	r3, r2, [r1]
 8008952:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008954:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008956:	2b00      	cmp	r3, #0
 8008958:	d1e6      	bne.n	8008928 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	3308      	adds	r3, #8
 8008960:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008962:	693b      	ldr	r3, [r7, #16]
 8008964:	e853 3f00 	ldrex	r3, [r3]
 8008968:	60fb      	str	r3, [r7, #12]
   return(result);
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	f023 0301 	bic.w	r3, r3, #1
 8008970:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	3308      	adds	r3, #8
 8008978:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800897a:	61fa      	str	r2, [r7, #28]
 800897c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800897e:	69b9      	ldr	r1, [r7, #24]
 8008980:	69fa      	ldr	r2, [r7, #28]
 8008982:	e841 2300 	strex	r3, r2, [r1]
 8008986:	617b      	str	r3, [r7, #20]
   return(result);
 8008988:	697b      	ldr	r3, [r7, #20]
 800898a:	2b00      	cmp	r3, #0
 800898c:	d1e5      	bne.n	800895a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	2220      	movs	r2, #32
 8008992:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	2200      	movs	r2, #0
 800899a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800899e:	2303      	movs	r3, #3
 80089a0:	e012      	b.n	80089c8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	2220      	movs	r2, #32
 80089a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	2220      	movs	r2, #32
 80089ae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	2200      	movs	r2, #0
 80089b6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	2200      	movs	r2, #0
 80089bc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	2200      	movs	r2, #0
 80089c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80089c6:	2300      	movs	r3, #0
}
 80089c8:	4618      	mov	r0, r3
 80089ca:	3758      	adds	r7, #88	@ 0x58
 80089cc:	46bd      	mov	sp, r7
 80089ce:	bd80      	pop	{r7, pc}

080089d0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80089d0:	b580      	push	{r7, lr}
 80089d2:	b084      	sub	sp, #16
 80089d4:	af00      	add	r7, sp, #0
 80089d6:	60f8      	str	r0, [r7, #12]
 80089d8:	60b9      	str	r1, [r7, #8]
 80089da:	603b      	str	r3, [r7, #0]
 80089dc:	4613      	mov	r3, r2
 80089de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80089e0:	e04f      	b.n	8008a82 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80089e2:	69bb      	ldr	r3, [r7, #24]
 80089e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089e8:	d04b      	beq.n	8008a82 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80089ea:	f7fa fa37 	bl	8002e5c <HAL_GetTick>
 80089ee:	4602      	mov	r2, r0
 80089f0:	683b      	ldr	r3, [r7, #0]
 80089f2:	1ad3      	subs	r3, r2, r3
 80089f4:	69ba      	ldr	r2, [r7, #24]
 80089f6:	429a      	cmp	r2, r3
 80089f8:	d302      	bcc.n	8008a00 <UART_WaitOnFlagUntilTimeout+0x30>
 80089fa:	69bb      	ldr	r3, [r7, #24]
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d101      	bne.n	8008a04 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008a00:	2303      	movs	r3, #3
 8008a02:	e04e      	b.n	8008aa2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	f003 0304 	and.w	r3, r3, #4
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d037      	beq.n	8008a82 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008a12:	68bb      	ldr	r3, [r7, #8]
 8008a14:	2b80      	cmp	r3, #128	@ 0x80
 8008a16:	d034      	beq.n	8008a82 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008a18:	68bb      	ldr	r3, [r7, #8]
 8008a1a:	2b40      	cmp	r3, #64	@ 0x40
 8008a1c:	d031      	beq.n	8008a82 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	69db      	ldr	r3, [r3, #28]
 8008a24:	f003 0308 	and.w	r3, r3, #8
 8008a28:	2b08      	cmp	r3, #8
 8008a2a:	d110      	bne.n	8008a4e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	2208      	movs	r2, #8
 8008a32:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008a34:	68f8      	ldr	r0, [r7, #12]
 8008a36:	f000 f838 	bl	8008aaa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	2208      	movs	r2, #8
 8008a3e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	2200      	movs	r2, #0
 8008a46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008a4a:	2301      	movs	r3, #1
 8008a4c:	e029      	b.n	8008aa2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	69db      	ldr	r3, [r3, #28]
 8008a54:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008a58:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008a5c:	d111      	bne.n	8008a82 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008a66:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008a68:	68f8      	ldr	r0, [r7, #12]
 8008a6a:	f000 f81e 	bl	8008aaa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	2220      	movs	r2, #32
 8008a72:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	2200      	movs	r2, #0
 8008a7a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008a7e:	2303      	movs	r3, #3
 8008a80:	e00f      	b.n	8008aa2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	69da      	ldr	r2, [r3, #28]
 8008a88:	68bb      	ldr	r3, [r7, #8]
 8008a8a:	4013      	ands	r3, r2
 8008a8c:	68ba      	ldr	r2, [r7, #8]
 8008a8e:	429a      	cmp	r2, r3
 8008a90:	bf0c      	ite	eq
 8008a92:	2301      	moveq	r3, #1
 8008a94:	2300      	movne	r3, #0
 8008a96:	b2db      	uxtb	r3, r3
 8008a98:	461a      	mov	r2, r3
 8008a9a:	79fb      	ldrb	r3, [r7, #7]
 8008a9c:	429a      	cmp	r2, r3
 8008a9e:	d0a0      	beq.n	80089e2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008aa0:	2300      	movs	r3, #0
}
 8008aa2:	4618      	mov	r0, r3
 8008aa4:	3710      	adds	r7, #16
 8008aa6:	46bd      	mov	sp, r7
 8008aa8:	bd80      	pop	{r7, pc}

08008aaa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008aaa:	b480      	push	{r7}
 8008aac:	b095      	sub	sp, #84	@ 0x54
 8008aae:	af00      	add	r7, sp, #0
 8008ab0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ab8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008aba:	e853 3f00 	ldrex	r3, [r3]
 8008abe:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008ac0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ac2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008ac6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	461a      	mov	r2, r3
 8008ace:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008ad0:	643b      	str	r3, [r7, #64]	@ 0x40
 8008ad2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ad4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008ad6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008ad8:	e841 2300 	strex	r3, r2, [r1]
 8008adc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008ade:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d1e6      	bne.n	8008ab2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	3308      	adds	r3, #8
 8008aea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008aec:	6a3b      	ldr	r3, [r7, #32]
 8008aee:	e853 3f00 	ldrex	r3, [r3]
 8008af2:	61fb      	str	r3, [r7, #28]
   return(result);
 8008af4:	69fb      	ldr	r3, [r7, #28]
 8008af6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008afa:	f023 0301 	bic.w	r3, r3, #1
 8008afe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	3308      	adds	r3, #8
 8008b06:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008b08:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008b0a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b0c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008b0e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008b10:	e841 2300 	strex	r3, r2, [r1]
 8008b14:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008b16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d1e3      	bne.n	8008ae4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008b20:	2b01      	cmp	r3, #1
 8008b22:	d118      	bne.n	8008b56 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	e853 3f00 	ldrex	r3, [r3]
 8008b30:	60bb      	str	r3, [r7, #8]
   return(result);
 8008b32:	68bb      	ldr	r3, [r7, #8]
 8008b34:	f023 0310 	bic.w	r3, r3, #16
 8008b38:	647b      	str	r3, [r7, #68]	@ 0x44
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	461a      	mov	r2, r3
 8008b40:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008b42:	61bb      	str	r3, [r7, #24]
 8008b44:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b46:	6979      	ldr	r1, [r7, #20]
 8008b48:	69ba      	ldr	r2, [r7, #24]
 8008b4a:	e841 2300 	strex	r3, r2, [r1]
 8008b4e:	613b      	str	r3, [r7, #16]
   return(result);
 8008b50:	693b      	ldr	r3, [r7, #16]
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d1e6      	bne.n	8008b24 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	2220      	movs	r2, #32
 8008b5a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	2200      	movs	r2, #0
 8008b62:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	2200      	movs	r2, #0
 8008b68:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008b6a:	bf00      	nop
 8008b6c:	3754      	adds	r7, #84	@ 0x54
 8008b6e:	46bd      	mov	sp, r7
 8008b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b74:	4770      	bx	lr
	...

08008b78 <__NVIC_SetPriority>:
{
 8008b78:	b480      	push	{r7}
 8008b7a:	b083      	sub	sp, #12
 8008b7c:	af00      	add	r7, sp, #0
 8008b7e:	4603      	mov	r3, r0
 8008b80:	6039      	str	r1, [r7, #0]
 8008b82:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008b84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	db0a      	blt.n	8008ba2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008b8c:	683b      	ldr	r3, [r7, #0]
 8008b8e:	b2da      	uxtb	r2, r3
 8008b90:	490c      	ldr	r1, [pc, #48]	@ (8008bc4 <__NVIC_SetPriority+0x4c>)
 8008b92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008b96:	0112      	lsls	r2, r2, #4
 8008b98:	b2d2      	uxtb	r2, r2
 8008b9a:	440b      	add	r3, r1
 8008b9c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8008ba0:	e00a      	b.n	8008bb8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008ba2:	683b      	ldr	r3, [r7, #0]
 8008ba4:	b2da      	uxtb	r2, r3
 8008ba6:	4908      	ldr	r1, [pc, #32]	@ (8008bc8 <__NVIC_SetPriority+0x50>)
 8008ba8:	79fb      	ldrb	r3, [r7, #7]
 8008baa:	f003 030f 	and.w	r3, r3, #15
 8008bae:	3b04      	subs	r3, #4
 8008bb0:	0112      	lsls	r2, r2, #4
 8008bb2:	b2d2      	uxtb	r2, r2
 8008bb4:	440b      	add	r3, r1
 8008bb6:	761a      	strb	r2, [r3, #24]
}
 8008bb8:	bf00      	nop
 8008bba:	370c      	adds	r7, #12
 8008bbc:	46bd      	mov	sp, r7
 8008bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc2:	4770      	bx	lr
 8008bc4:	e000e100 	.word	0xe000e100
 8008bc8:	e000ed00 	.word	0xe000ed00

08008bcc <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8008bcc:	b580      	push	{r7, lr}
 8008bce:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8008bd0:	4b05      	ldr	r3, [pc, #20]	@ (8008be8 <SysTick_Handler+0x1c>)
 8008bd2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8008bd4:	f002 f996 	bl	800af04 <xTaskGetSchedulerState>
 8008bd8:	4603      	mov	r3, r0
 8008bda:	2b01      	cmp	r3, #1
 8008bdc:	d001      	beq.n	8008be2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8008bde:	f003 f88b 	bl	800bcf8 <xPortSysTickHandler>
  }
}
 8008be2:	bf00      	nop
 8008be4:	bd80      	pop	{r7, pc}
 8008be6:	bf00      	nop
 8008be8:	e000e010 	.word	0xe000e010

08008bec <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8008bec:	b580      	push	{r7, lr}
 8008bee:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8008bf0:	2100      	movs	r1, #0
 8008bf2:	f06f 0004 	mvn.w	r0, #4
 8008bf6:	f7ff ffbf 	bl	8008b78 <__NVIC_SetPriority>
#endif
}
 8008bfa:	bf00      	nop
 8008bfc:	bd80      	pop	{r7, pc}
	...

08008c00 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8008c00:	b480      	push	{r7}
 8008c02:	b083      	sub	sp, #12
 8008c04:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008c06:	f3ef 8305 	mrs	r3, IPSR
 8008c0a:	603b      	str	r3, [r7, #0]
  return(result);
 8008c0c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d003      	beq.n	8008c1a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8008c12:	f06f 0305 	mvn.w	r3, #5
 8008c16:	607b      	str	r3, [r7, #4]
 8008c18:	e00c      	b.n	8008c34 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8008c1a:	4b0a      	ldr	r3, [pc, #40]	@ (8008c44 <osKernelInitialize+0x44>)
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d105      	bne.n	8008c2e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8008c22:	4b08      	ldr	r3, [pc, #32]	@ (8008c44 <osKernelInitialize+0x44>)
 8008c24:	2201      	movs	r2, #1
 8008c26:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008c28:	2300      	movs	r3, #0
 8008c2a:	607b      	str	r3, [r7, #4]
 8008c2c:	e002      	b.n	8008c34 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8008c2e:	f04f 33ff 	mov.w	r3, #4294967295
 8008c32:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008c34:	687b      	ldr	r3, [r7, #4]
}
 8008c36:	4618      	mov	r0, r3
 8008c38:	370c      	adds	r7, #12
 8008c3a:	46bd      	mov	sp, r7
 8008c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c40:	4770      	bx	lr
 8008c42:	bf00      	nop
 8008c44:	20000408 	.word	0x20000408

08008c48 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008c48:	b580      	push	{r7, lr}
 8008c4a:	b082      	sub	sp, #8
 8008c4c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008c4e:	f3ef 8305 	mrs	r3, IPSR
 8008c52:	603b      	str	r3, [r7, #0]
  return(result);
 8008c54:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d003      	beq.n	8008c62 <osKernelStart+0x1a>
    stat = osErrorISR;
 8008c5a:	f06f 0305 	mvn.w	r3, #5
 8008c5e:	607b      	str	r3, [r7, #4]
 8008c60:	e010      	b.n	8008c84 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8008c62:	4b0b      	ldr	r3, [pc, #44]	@ (8008c90 <osKernelStart+0x48>)
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	2b01      	cmp	r3, #1
 8008c68:	d109      	bne.n	8008c7e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8008c6a:	f7ff ffbf 	bl	8008bec <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8008c6e:	4b08      	ldr	r3, [pc, #32]	@ (8008c90 <osKernelStart+0x48>)
 8008c70:	2202      	movs	r2, #2
 8008c72:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008c74:	f001 fce2 	bl	800a63c <vTaskStartScheduler>
      stat = osOK;
 8008c78:	2300      	movs	r3, #0
 8008c7a:	607b      	str	r3, [r7, #4]
 8008c7c:	e002      	b.n	8008c84 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8008c7e:	f04f 33ff 	mov.w	r3, #4294967295
 8008c82:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008c84:	687b      	ldr	r3, [r7, #4]
}
 8008c86:	4618      	mov	r0, r3
 8008c88:	3708      	adds	r7, #8
 8008c8a:	46bd      	mov	sp, r7
 8008c8c:	bd80      	pop	{r7, pc}
 8008c8e:	bf00      	nop
 8008c90:	20000408 	.word	0x20000408

08008c94 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008c94:	b580      	push	{r7, lr}
 8008c96:	b08e      	sub	sp, #56	@ 0x38
 8008c98:	af04      	add	r7, sp, #16
 8008c9a:	60f8      	str	r0, [r7, #12]
 8008c9c:	60b9      	str	r1, [r7, #8]
 8008c9e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8008ca0:	2300      	movs	r3, #0
 8008ca2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008ca4:	f3ef 8305 	mrs	r3, IPSR
 8008ca8:	617b      	str	r3, [r7, #20]
  return(result);
 8008caa:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d17e      	bne.n	8008dae <osThreadNew+0x11a>
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d07b      	beq.n	8008dae <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8008cb6:	2380      	movs	r3, #128	@ 0x80
 8008cb8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8008cba:	2318      	movs	r3, #24
 8008cbc:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8008cbe:	2300      	movs	r3, #0
 8008cc0:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8008cc2:	f04f 33ff 	mov.w	r3, #4294967295
 8008cc6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d045      	beq.n	8008d5a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d002      	beq.n	8008cdc <osThreadNew+0x48>
        name = attr->name;
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	699b      	ldr	r3, [r3, #24]
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d002      	beq.n	8008cea <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	699b      	ldr	r3, [r3, #24]
 8008ce8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008cea:	69fb      	ldr	r3, [r7, #28]
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d008      	beq.n	8008d02 <osThreadNew+0x6e>
 8008cf0:	69fb      	ldr	r3, [r7, #28]
 8008cf2:	2b38      	cmp	r3, #56	@ 0x38
 8008cf4:	d805      	bhi.n	8008d02 <osThreadNew+0x6e>
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	685b      	ldr	r3, [r3, #4]
 8008cfa:	f003 0301 	and.w	r3, r3, #1
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d001      	beq.n	8008d06 <osThreadNew+0x72>
        return (NULL);
 8008d02:	2300      	movs	r3, #0
 8008d04:	e054      	b.n	8008db0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	695b      	ldr	r3, [r3, #20]
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d003      	beq.n	8008d16 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	695b      	ldr	r3, [r3, #20]
 8008d12:	089b      	lsrs	r3, r3, #2
 8008d14:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	689b      	ldr	r3, [r3, #8]
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d00e      	beq.n	8008d3c <osThreadNew+0xa8>
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	68db      	ldr	r3, [r3, #12]
 8008d22:	2ba7      	cmp	r3, #167	@ 0xa7
 8008d24:	d90a      	bls.n	8008d3c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d006      	beq.n	8008d3c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	695b      	ldr	r3, [r3, #20]
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d002      	beq.n	8008d3c <osThreadNew+0xa8>
        mem = 1;
 8008d36:	2301      	movs	r3, #1
 8008d38:	61bb      	str	r3, [r7, #24]
 8008d3a:	e010      	b.n	8008d5e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	689b      	ldr	r3, [r3, #8]
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d10c      	bne.n	8008d5e <osThreadNew+0xca>
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	68db      	ldr	r3, [r3, #12]
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d108      	bne.n	8008d5e <osThreadNew+0xca>
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	691b      	ldr	r3, [r3, #16]
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d104      	bne.n	8008d5e <osThreadNew+0xca>
          mem = 0;
 8008d54:	2300      	movs	r3, #0
 8008d56:	61bb      	str	r3, [r7, #24]
 8008d58:	e001      	b.n	8008d5e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8008d5a:	2300      	movs	r3, #0
 8008d5c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8008d5e:	69bb      	ldr	r3, [r7, #24]
 8008d60:	2b01      	cmp	r3, #1
 8008d62:	d110      	bne.n	8008d86 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8008d68:	687a      	ldr	r2, [r7, #4]
 8008d6a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008d6c:	9202      	str	r2, [sp, #8]
 8008d6e:	9301      	str	r3, [sp, #4]
 8008d70:	69fb      	ldr	r3, [r7, #28]
 8008d72:	9300      	str	r3, [sp, #0]
 8008d74:	68bb      	ldr	r3, [r7, #8]
 8008d76:	6a3a      	ldr	r2, [r7, #32]
 8008d78:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008d7a:	68f8      	ldr	r0, [r7, #12]
 8008d7c:	f001 fa6a 	bl	800a254 <xTaskCreateStatic>
 8008d80:	4603      	mov	r3, r0
 8008d82:	613b      	str	r3, [r7, #16]
 8008d84:	e013      	b.n	8008dae <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8008d86:	69bb      	ldr	r3, [r7, #24]
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d110      	bne.n	8008dae <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8008d8c:	6a3b      	ldr	r3, [r7, #32]
 8008d8e:	b29a      	uxth	r2, r3
 8008d90:	f107 0310 	add.w	r3, r7, #16
 8008d94:	9301      	str	r3, [sp, #4]
 8008d96:	69fb      	ldr	r3, [r7, #28]
 8008d98:	9300      	str	r3, [sp, #0]
 8008d9a:	68bb      	ldr	r3, [r7, #8]
 8008d9c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008d9e:	68f8      	ldr	r0, [r7, #12]
 8008da0:	f001 fab8 	bl	800a314 <xTaskCreate>
 8008da4:	4603      	mov	r3, r0
 8008da6:	2b01      	cmp	r3, #1
 8008da8:	d001      	beq.n	8008dae <osThreadNew+0x11a>
            hTask = NULL;
 8008daa:	2300      	movs	r3, #0
 8008dac:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8008dae:	693b      	ldr	r3, [r7, #16]
}
 8008db0:	4618      	mov	r0, r3
 8008db2:	3728      	adds	r7, #40	@ 0x28
 8008db4:	46bd      	mov	sp, r7
 8008db6:	bd80      	pop	{r7, pc}

08008db8 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8008db8:	b580      	push	{r7, lr}
 8008dba:	b084      	sub	sp, #16
 8008dbc:	af00      	add	r7, sp, #0
 8008dbe:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008dc0:	f3ef 8305 	mrs	r3, IPSR
 8008dc4:	60bb      	str	r3, [r7, #8]
  return(result);
 8008dc6:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d003      	beq.n	8008dd4 <osDelay+0x1c>
    stat = osErrorISR;
 8008dcc:	f06f 0305 	mvn.w	r3, #5
 8008dd0:	60fb      	str	r3, [r7, #12]
 8008dd2:	e007      	b.n	8008de4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8008dd4:	2300      	movs	r3, #0
 8008dd6:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d002      	beq.n	8008de4 <osDelay+0x2c>
      vTaskDelay(ticks);
 8008dde:	6878      	ldr	r0, [r7, #4]
 8008de0:	f001 fbf6 	bl	800a5d0 <vTaskDelay>
    }
  }

  return (stat);
 8008de4:	68fb      	ldr	r3, [r7, #12]
}
 8008de6:	4618      	mov	r0, r3
 8008de8:	3710      	adds	r7, #16
 8008dea:	46bd      	mov	sp, r7
 8008dec:	bd80      	pop	{r7, pc}

08008dee <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8008dee:	b580      	push	{r7, lr}
 8008df0:	b08a      	sub	sp, #40	@ 0x28
 8008df2:	af02      	add	r7, sp, #8
 8008df4:	60f8      	str	r0, [r7, #12]
 8008df6:	60b9      	str	r1, [r7, #8]
 8008df8:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8008dfa:	2300      	movs	r3, #0
 8008dfc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008dfe:	f3ef 8305 	mrs	r3, IPSR
 8008e02:	613b      	str	r3, [r7, #16]
  return(result);
 8008e04:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d175      	bne.n	8008ef6 <osSemaphoreNew+0x108>
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d072      	beq.n	8008ef6 <osSemaphoreNew+0x108>
 8008e10:	68ba      	ldr	r2, [r7, #8]
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	429a      	cmp	r2, r3
 8008e16:	d86e      	bhi.n	8008ef6 <osSemaphoreNew+0x108>
    mem = -1;
 8008e18:	f04f 33ff 	mov.w	r3, #4294967295
 8008e1c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d015      	beq.n	8008e50 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	689b      	ldr	r3, [r3, #8]
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d006      	beq.n	8008e3a <osSemaphoreNew+0x4c>
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	68db      	ldr	r3, [r3, #12]
 8008e30:	2b4f      	cmp	r3, #79	@ 0x4f
 8008e32:	d902      	bls.n	8008e3a <osSemaphoreNew+0x4c>
        mem = 1;
 8008e34:	2301      	movs	r3, #1
 8008e36:	61bb      	str	r3, [r7, #24]
 8008e38:	e00c      	b.n	8008e54 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	689b      	ldr	r3, [r3, #8]
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d108      	bne.n	8008e54 <osSemaphoreNew+0x66>
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	68db      	ldr	r3, [r3, #12]
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d104      	bne.n	8008e54 <osSemaphoreNew+0x66>
          mem = 0;
 8008e4a:	2300      	movs	r3, #0
 8008e4c:	61bb      	str	r3, [r7, #24]
 8008e4e:	e001      	b.n	8008e54 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8008e50:	2300      	movs	r3, #0
 8008e52:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8008e54:	69bb      	ldr	r3, [r7, #24]
 8008e56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e5a:	d04c      	beq.n	8008ef6 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	2b01      	cmp	r3, #1
 8008e60:	d128      	bne.n	8008eb4 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8008e62:	69bb      	ldr	r3, [r7, #24]
 8008e64:	2b01      	cmp	r3, #1
 8008e66:	d10a      	bne.n	8008e7e <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	689b      	ldr	r3, [r3, #8]
 8008e6c:	2203      	movs	r2, #3
 8008e6e:	9200      	str	r2, [sp, #0]
 8008e70:	2200      	movs	r2, #0
 8008e72:	2100      	movs	r1, #0
 8008e74:	2001      	movs	r0, #1
 8008e76:	f000 fa2b 	bl	80092d0 <xQueueGenericCreateStatic>
 8008e7a:	61f8      	str	r0, [r7, #28]
 8008e7c:	e005      	b.n	8008e8a <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8008e7e:	2203      	movs	r2, #3
 8008e80:	2100      	movs	r1, #0
 8008e82:	2001      	movs	r0, #1
 8008e84:	f000 faa1 	bl	80093ca <xQueueGenericCreate>
 8008e88:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8008e8a:	69fb      	ldr	r3, [r7, #28]
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d022      	beq.n	8008ed6 <osSemaphoreNew+0xe8>
 8008e90:	68bb      	ldr	r3, [r7, #8]
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d01f      	beq.n	8008ed6 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8008e96:	2300      	movs	r3, #0
 8008e98:	2200      	movs	r2, #0
 8008e9a:	2100      	movs	r1, #0
 8008e9c:	69f8      	ldr	r0, [r7, #28]
 8008e9e:	f000 fb61 	bl	8009564 <xQueueGenericSend>
 8008ea2:	4603      	mov	r3, r0
 8008ea4:	2b01      	cmp	r3, #1
 8008ea6:	d016      	beq.n	8008ed6 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8008ea8:	69f8      	ldr	r0, [r7, #28]
 8008eaa:	f000 ffff 	bl	8009eac <vQueueDelete>
            hSemaphore = NULL;
 8008eae:	2300      	movs	r3, #0
 8008eb0:	61fb      	str	r3, [r7, #28]
 8008eb2:	e010      	b.n	8008ed6 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8008eb4:	69bb      	ldr	r3, [r7, #24]
 8008eb6:	2b01      	cmp	r3, #1
 8008eb8:	d108      	bne.n	8008ecc <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	689b      	ldr	r3, [r3, #8]
 8008ebe:	461a      	mov	r2, r3
 8008ec0:	68b9      	ldr	r1, [r7, #8]
 8008ec2:	68f8      	ldr	r0, [r7, #12]
 8008ec4:	f000 fadf 	bl	8009486 <xQueueCreateCountingSemaphoreStatic>
 8008ec8:	61f8      	str	r0, [r7, #28]
 8008eca:	e004      	b.n	8008ed6 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8008ecc:	68b9      	ldr	r1, [r7, #8]
 8008ece:	68f8      	ldr	r0, [r7, #12]
 8008ed0:	f000 fb12 	bl	80094f8 <xQueueCreateCountingSemaphore>
 8008ed4:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8008ed6:	69fb      	ldr	r3, [r7, #28]
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d00c      	beq.n	8008ef6 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d003      	beq.n	8008eea <osSemaphoreNew+0xfc>
          name = attr->name;
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	617b      	str	r3, [r7, #20]
 8008ee8:	e001      	b.n	8008eee <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8008eea:	2300      	movs	r3, #0
 8008eec:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8008eee:	6979      	ldr	r1, [r7, #20]
 8008ef0:	69f8      	ldr	r0, [r7, #28]
 8008ef2:	f001 f927 	bl	800a144 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8008ef6:	69fb      	ldr	r3, [r7, #28]
}
 8008ef8:	4618      	mov	r0, r3
 8008efa:	3720      	adds	r7, #32
 8008efc:	46bd      	mov	sp, r7
 8008efe:	bd80      	pop	{r7, pc}

08008f00 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8008f00:	b580      	push	{r7, lr}
 8008f02:	b086      	sub	sp, #24
 8008f04:	af00      	add	r7, sp, #0
 8008f06:	6078      	str	r0, [r7, #4]
 8008f08:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8008f0e:	2300      	movs	r3, #0
 8008f10:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8008f12:	693b      	ldr	r3, [r7, #16]
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d103      	bne.n	8008f20 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8008f18:	f06f 0303 	mvn.w	r3, #3
 8008f1c:	617b      	str	r3, [r7, #20]
 8008f1e:	e039      	b.n	8008f94 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008f20:	f3ef 8305 	mrs	r3, IPSR
 8008f24:	60fb      	str	r3, [r7, #12]
  return(result);
 8008f26:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d022      	beq.n	8008f72 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8008f2c:	683b      	ldr	r3, [r7, #0]
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d003      	beq.n	8008f3a <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8008f32:	f06f 0303 	mvn.w	r3, #3
 8008f36:	617b      	str	r3, [r7, #20]
 8008f38:	e02c      	b.n	8008f94 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8008f3a:	2300      	movs	r3, #0
 8008f3c:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8008f3e:	f107 0308 	add.w	r3, r7, #8
 8008f42:	461a      	mov	r2, r3
 8008f44:	2100      	movs	r1, #0
 8008f46:	6938      	ldr	r0, [r7, #16]
 8008f48:	f000 ff2e 	bl	8009da8 <xQueueReceiveFromISR>
 8008f4c:	4603      	mov	r3, r0
 8008f4e:	2b01      	cmp	r3, #1
 8008f50:	d003      	beq.n	8008f5a <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8008f52:	f06f 0302 	mvn.w	r3, #2
 8008f56:	617b      	str	r3, [r7, #20]
 8008f58:	e01c      	b.n	8008f94 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8008f5a:	68bb      	ldr	r3, [r7, #8]
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d019      	beq.n	8008f94 <osSemaphoreAcquire+0x94>
 8008f60:	4b0f      	ldr	r3, [pc, #60]	@ (8008fa0 <osSemaphoreAcquire+0xa0>)
 8008f62:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008f66:	601a      	str	r2, [r3, #0]
 8008f68:	f3bf 8f4f 	dsb	sy
 8008f6c:	f3bf 8f6f 	isb	sy
 8008f70:	e010      	b.n	8008f94 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8008f72:	6839      	ldr	r1, [r7, #0]
 8008f74:	6938      	ldr	r0, [r7, #16]
 8008f76:	f000 fe07 	bl	8009b88 <xQueueSemaphoreTake>
 8008f7a:	4603      	mov	r3, r0
 8008f7c:	2b01      	cmp	r3, #1
 8008f7e:	d009      	beq.n	8008f94 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8008f80:	683b      	ldr	r3, [r7, #0]
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d003      	beq.n	8008f8e <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8008f86:	f06f 0301 	mvn.w	r3, #1
 8008f8a:	617b      	str	r3, [r7, #20]
 8008f8c:	e002      	b.n	8008f94 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8008f8e:	f06f 0302 	mvn.w	r3, #2
 8008f92:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8008f94:	697b      	ldr	r3, [r7, #20]
}
 8008f96:	4618      	mov	r0, r3
 8008f98:	3718      	adds	r7, #24
 8008f9a:	46bd      	mov	sp, r7
 8008f9c:	bd80      	pop	{r7, pc}
 8008f9e:	bf00      	nop
 8008fa0:	e000ed04 	.word	0xe000ed04

08008fa4 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8008fa4:	b580      	push	{r7, lr}
 8008fa6:	b086      	sub	sp, #24
 8008fa8:	af00      	add	r7, sp, #0
 8008faa:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8008fb0:	2300      	movs	r3, #0
 8008fb2:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8008fb4:	693b      	ldr	r3, [r7, #16]
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d103      	bne.n	8008fc2 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8008fba:	f06f 0303 	mvn.w	r3, #3
 8008fbe:	617b      	str	r3, [r7, #20]
 8008fc0:	e02c      	b.n	800901c <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008fc2:	f3ef 8305 	mrs	r3, IPSR
 8008fc6:	60fb      	str	r3, [r7, #12]
  return(result);
 8008fc8:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d01a      	beq.n	8009004 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8008fce:	2300      	movs	r3, #0
 8008fd0:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8008fd2:	f107 0308 	add.w	r3, r7, #8
 8008fd6:	4619      	mov	r1, r3
 8008fd8:	6938      	ldr	r0, [r7, #16]
 8008fda:	f000 fc63 	bl	80098a4 <xQueueGiveFromISR>
 8008fde:	4603      	mov	r3, r0
 8008fe0:	2b01      	cmp	r3, #1
 8008fe2:	d003      	beq.n	8008fec <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8008fe4:	f06f 0302 	mvn.w	r3, #2
 8008fe8:	617b      	str	r3, [r7, #20]
 8008fea:	e017      	b.n	800901c <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8008fec:	68bb      	ldr	r3, [r7, #8]
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d014      	beq.n	800901c <osSemaphoreRelease+0x78>
 8008ff2:	4b0d      	ldr	r3, [pc, #52]	@ (8009028 <osSemaphoreRelease+0x84>)
 8008ff4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008ff8:	601a      	str	r2, [r3, #0]
 8008ffa:	f3bf 8f4f 	dsb	sy
 8008ffe:	f3bf 8f6f 	isb	sy
 8009002:	e00b      	b.n	800901c <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8009004:	2300      	movs	r3, #0
 8009006:	2200      	movs	r2, #0
 8009008:	2100      	movs	r1, #0
 800900a:	6938      	ldr	r0, [r7, #16]
 800900c:	f000 faaa 	bl	8009564 <xQueueGenericSend>
 8009010:	4603      	mov	r3, r0
 8009012:	2b01      	cmp	r3, #1
 8009014:	d002      	beq.n	800901c <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8009016:	f06f 0302 	mvn.w	r3, #2
 800901a:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800901c:	697b      	ldr	r3, [r7, #20]
}
 800901e:	4618      	mov	r0, r3
 8009020:	3718      	adds	r7, #24
 8009022:	46bd      	mov	sp, r7
 8009024:	bd80      	pop	{r7, pc}
 8009026:	bf00      	nop
 8009028:	e000ed04 	.word	0xe000ed04

0800902c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800902c:	b480      	push	{r7}
 800902e:	b085      	sub	sp, #20
 8009030:	af00      	add	r7, sp, #0
 8009032:	60f8      	str	r0, [r7, #12]
 8009034:	60b9      	str	r1, [r7, #8]
 8009036:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	4a07      	ldr	r2, [pc, #28]	@ (8009058 <vApplicationGetIdleTaskMemory+0x2c>)
 800903c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800903e:	68bb      	ldr	r3, [r7, #8]
 8009040:	4a06      	ldr	r2, [pc, #24]	@ (800905c <vApplicationGetIdleTaskMemory+0x30>)
 8009042:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	2280      	movs	r2, #128	@ 0x80
 8009048:	601a      	str	r2, [r3, #0]
}
 800904a:	bf00      	nop
 800904c:	3714      	adds	r7, #20
 800904e:	46bd      	mov	sp, r7
 8009050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009054:	4770      	bx	lr
 8009056:	bf00      	nop
 8009058:	2000040c 	.word	0x2000040c
 800905c:	200004b4 	.word	0x200004b4

08009060 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8009060:	b480      	push	{r7}
 8009062:	b085      	sub	sp, #20
 8009064:	af00      	add	r7, sp, #0
 8009066:	60f8      	str	r0, [r7, #12]
 8009068:	60b9      	str	r1, [r7, #8]
 800906a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	4a07      	ldr	r2, [pc, #28]	@ (800908c <vApplicationGetTimerTaskMemory+0x2c>)
 8009070:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8009072:	68bb      	ldr	r3, [r7, #8]
 8009074:	4a06      	ldr	r2, [pc, #24]	@ (8009090 <vApplicationGetTimerTaskMemory+0x30>)
 8009076:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800907e:	601a      	str	r2, [r3, #0]
}
 8009080:	bf00      	nop
 8009082:	3714      	adds	r7, #20
 8009084:	46bd      	mov	sp, r7
 8009086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800908a:	4770      	bx	lr
 800908c:	200006b4 	.word	0x200006b4
 8009090:	2000075c 	.word	0x2000075c

08009094 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009094:	b480      	push	{r7}
 8009096:	b083      	sub	sp, #12
 8009098:	af00      	add	r7, sp, #0
 800909a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	f103 0208 	add.w	r2, r3, #8
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	f04f 32ff 	mov.w	r2, #4294967295
 80090ac:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	f103 0208 	add.w	r2, r3, #8
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	f103 0208 	add.w	r2, r3, #8
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	2200      	movs	r2, #0
 80090c6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80090c8:	bf00      	nop
 80090ca:	370c      	adds	r7, #12
 80090cc:	46bd      	mov	sp, r7
 80090ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090d2:	4770      	bx	lr

080090d4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80090d4:	b480      	push	{r7}
 80090d6:	b083      	sub	sp, #12
 80090d8:	af00      	add	r7, sp, #0
 80090da:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	2200      	movs	r2, #0
 80090e0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80090e2:	bf00      	nop
 80090e4:	370c      	adds	r7, #12
 80090e6:	46bd      	mov	sp, r7
 80090e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ec:	4770      	bx	lr

080090ee <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80090ee:	b480      	push	{r7}
 80090f0:	b085      	sub	sp, #20
 80090f2:	af00      	add	r7, sp, #0
 80090f4:	6078      	str	r0, [r7, #4]
 80090f6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	685b      	ldr	r3, [r3, #4]
 80090fc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80090fe:	683b      	ldr	r3, [r7, #0]
 8009100:	68fa      	ldr	r2, [r7, #12]
 8009102:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	689a      	ldr	r2, [r3, #8]
 8009108:	683b      	ldr	r3, [r7, #0]
 800910a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	689b      	ldr	r3, [r3, #8]
 8009110:	683a      	ldr	r2, [r7, #0]
 8009112:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	683a      	ldr	r2, [r7, #0]
 8009118:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800911a:	683b      	ldr	r3, [r7, #0]
 800911c:	687a      	ldr	r2, [r7, #4]
 800911e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	1c5a      	adds	r2, r3, #1
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	601a      	str	r2, [r3, #0]
}
 800912a:	bf00      	nop
 800912c:	3714      	adds	r7, #20
 800912e:	46bd      	mov	sp, r7
 8009130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009134:	4770      	bx	lr

08009136 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009136:	b480      	push	{r7}
 8009138:	b085      	sub	sp, #20
 800913a:	af00      	add	r7, sp, #0
 800913c:	6078      	str	r0, [r7, #4]
 800913e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009140:	683b      	ldr	r3, [r7, #0]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009146:	68bb      	ldr	r3, [r7, #8]
 8009148:	f1b3 3fff 	cmp.w	r3, #4294967295
 800914c:	d103      	bne.n	8009156 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	691b      	ldr	r3, [r3, #16]
 8009152:	60fb      	str	r3, [r7, #12]
 8009154:	e00c      	b.n	8009170 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	3308      	adds	r3, #8
 800915a:	60fb      	str	r3, [r7, #12]
 800915c:	e002      	b.n	8009164 <vListInsert+0x2e>
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	685b      	ldr	r3, [r3, #4]
 8009162:	60fb      	str	r3, [r7, #12]
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	685b      	ldr	r3, [r3, #4]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	68ba      	ldr	r2, [r7, #8]
 800916c:	429a      	cmp	r2, r3
 800916e:	d2f6      	bcs.n	800915e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	685a      	ldr	r2, [r3, #4]
 8009174:	683b      	ldr	r3, [r7, #0]
 8009176:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009178:	683b      	ldr	r3, [r7, #0]
 800917a:	685b      	ldr	r3, [r3, #4]
 800917c:	683a      	ldr	r2, [r7, #0]
 800917e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009180:	683b      	ldr	r3, [r7, #0]
 8009182:	68fa      	ldr	r2, [r7, #12]
 8009184:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	683a      	ldr	r2, [r7, #0]
 800918a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800918c:	683b      	ldr	r3, [r7, #0]
 800918e:	687a      	ldr	r2, [r7, #4]
 8009190:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	1c5a      	adds	r2, r3, #1
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	601a      	str	r2, [r3, #0]
}
 800919c:	bf00      	nop
 800919e:	3714      	adds	r7, #20
 80091a0:	46bd      	mov	sp, r7
 80091a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091a6:	4770      	bx	lr

080091a8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80091a8:	b480      	push	{r7}
 80091aa:	b085      	sub	sp, #20
 80091ac:	af00      	add	r7, sp, #0
 80091ae:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	691b      	ldr	r3, [r3, #16]
 80091b4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	685b      	ldr	r3, [r3, #4]
 80091ba:	687a      	ldr	r2, [r7, #4]
 80091bc:	6892      	ldr	r2, [r2, #8]
 80091be:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	689b      	ldr	r3, [r3, #8]
 80091c4:	687a      	ldr	r2, [r7, #4]
 80091c6:	6852      	ldr	r2, [r2, #4]
 80091c8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	685b      	ldr	r3, [r3, #4]
 80091ce:	687a      	ldr	r2, [r7, #4]
 80091d0:	429a      	cmp	r2, r3
 80091d2:	d103      	bne.n	80091dc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	689a      	ldr	r2, [r3, #8]
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	2200      	movs	r2, #0
 80091e0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	1e5a      	subs	r2, r3, #1
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	681b      	ldr	r3, [r3, #0]
}
 80091f0:	4618      	mov	r0, r3
 80091f2:	3714      	adds	r7, #20
 80091f4:	46bd      	mov	sp, r7
 80091f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091fa:	4770      	bx	lr

080091fc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80091fc:	b580      	push	{r7, lr}
 80091fe:	b084      	sub	sp, #16
 8009200:	af00      	add	r7, sp, #0
 8009202:	6078      	str	r0, [r7, #4]
 8009204:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	2b00      	cmp	r3, #0
 800920e:	d10b      	bne.n	8009228 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009210:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009214:	f383 8811 	msr	BASEPRI, r3
 8009218:	f3bf 8f6f 	isb	sy
 800921c:	f3bf 8f4f 	dsb	sy
 8009220:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009222:	bf00      	nop
 8009224:	bf00      	nop
 8009226:	e7fd      	b.n	8009224 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8009228:	f002 fcd6 	bl	800bbd8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	681a      	ldr	r2, [r3, #0]
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009234:	68f9      	ldr	r1, [r7, #12]
 8009236:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8009238:	fb01 f303 	mul.w	r3, r1, r3
 800923c:	441a      	add	r2, r3
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	2200      	movs	r2, #0
 8009246:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	681a      	ldr	r2, [r3, #0]
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	681a      	ldr	r2, [r3, #0]
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009258:	3b01      	subs	r3, #1
 800925a:	68f9      	ldr	r1, [r7, #12]
 800925c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800925e:	fb01 f303 	mul.w	r3, r1, r3
 8009262:	441a      	add	r2, r3
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	22ff      	movs	r2, #255	@ 0xff
 800926c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	22ff      	movs	r2, #255	@ 0xff
 8009274:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8009278:	683b      	ldr	r3, [r7, #0]
 800927a:	2b00      	cmp	r3, #0
 800927c:	d114      	bne.n	80092a8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	691b      	ldr	r3, [r3, #16]
 8009282:	2b00      	cmp	r3, #0
 8009284:	d01a      	beq.n	80092bc <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	3310      	adds	r3, #16
 800928a:	4618      	mov	r0, r3
 800928c:	f001 fc74 	bl	800ab78 <xTaskRemoveFromEventList>
 8009290:	4603      	mov	r3, r0
 8009292:	2b00      	cmp	r3, #0
 8009294:	d012      	beq.n	80092bc <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009296:	4b0d      	ldr	r3, [pc, #52]	@ (80092cc <xQueueGenericReset+0xd0>)
 8009298:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800929c:	601a      	str	r2, [r3, #0]
 800929e:	f3bf 8f4f 	dsb	sy
 80092a2:	f3bf 8f6f 	isb	sy
 80092a6:	e009      	b.n	80092bc <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	3310      	adds	r3, #16
 80092ac:	4618      	mov	r0, r3
 80092ae:	f7ff fef1 	bl	8009094 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	3324      	adds	r3, #36	@ 0x24
 80092b6:	4618      	mov	r0, r3
 80092b8:	f7ff feec 	bl	8009094 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80092bc:	f002 fcbe 	bl	800bc3c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80092c0:	2301      	movs	r3, #1
}
 80092c2:	4618      	mov	r0, r3
 80092c4:	3710      	adds	r7, #16
 80092c6:	46bd      	mov	sp, r7
 80092c8:	bd80      	pop	{r7, pc}
 80092ca:	bf00      	nop
 80092cc:	e000ed04 	.word	0xe000ed04

080092d0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80092d0:	b580      	push	{r7, lr}
 80092d2:	b08e      	sub	sp, #56	@ 0x38
 80092d4:	af02      	add	r7, sp, #8
 80092d6:	60f8      	str	r0, [r7, #12]
 80092d8:	60b9      	str	r1, [r7, #8]
 80092da:	607a      	str	r2, [r7, #4]
 80092dc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d10b      	bne.n	80092fc <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80092e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092e8:	f383 8811 	msr	BASEPRI, r3
 80092ec:	f3bf 8f6f 	isb	sy
 80092f0:	f3bf 8f4f 	dsb	sy
 80092f4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80092f6:	bf00      	nop
 80092f8:	bf00      	nop
 80092fa:	e7fd      	b.n	80092f8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80092fc:	683b      	ldr	r3, [r7, #0]
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d10b      	bne.n	800931a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8009302:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009306:	f383 8811 	msr	BASEPRI, r3
 800930a:	f3bf 8f6f 	isb	sy
 800930e:	f3bf 8f4f 	dsb	sy
 8009312:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009314:	bf00      	nop
 8009316:	bf00      	nop
 8009318:	e7fd      	b.n	8009316 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	2b00      	cmp	r3, #0
 800931e:	d002      	beq.n	8009326 <xQueueGenericCreateStatic+0x56>
 8009320:	68bb      	ldr	r3, [r7, #8]
 8009322:	2b00      	cmp	r3, #0
 8009324:	d001      	beq.n	800932a <xQueueGenericCreateStatic+0x5a>
 8009326:	2301      	movs	r3, #1
 8009328:	e000      	b.n	800932c <xQueueGenericCreateStatic+0x5c>
 800932a:	2300      	movs	r3, #0
 800932c:	2b00      	cmp	r3, #0
 800932e:	d10b      	bne.n	8009348 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8009330:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009334:	f383 8811 	msr	BASEPRI, r3
 8009338:	f3bf 8f6f 	isb	sy
 800933c:	f3bf 8f4f 	dsb	sy
 8009340:	623b      	str	r3, [r7, #32]
}
 8009342:	bf00      	nop
 8009344:	bf00      	nop
 8009346:	e7fd      	b.n	8009344 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	2b00      	cmp	r3, #0
 800934c:	d102      	bne.n	8009354 <xQueueGenericCreateStatic+0x84>
 800934e:	68bb      	ldr	r3, [r7, #8]
 8009350:	2b00      	cmp	r3, #0
 8009352:	d101      	bne.n	8009358 <xQueueGenericCreateStatic+0x88>
 8009354:	2301      	movs	r3, #1
 8009356:	e000      	b.n	800935a <xQueueGenericCreateStatic+0x8a>
 8009358:	2300      	movs	r3, #0
 800935a:	2b00      	cmp	r3, #0
 800935c:	d10b      	bne.n	8009376 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800935e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009362:	f383 8811 	msr	BASEPRI, r3
 8009366:	f3bf 8f6f 	isb	sy
 800936a:	f3bf 8f4f 	dsb	sy
 800936e:	61fb      	str	r3, [r7, #28]
}
 8009370:	bf00      	nop
 8009372:	bf00      	nop
 8009374:	e7fd      	b.n	8009372 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009376:	2350      	movs	r3, #80	@ 0x50
 8009378:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800937a:	697b      	ldr	r3, [r7, #20]
 800937c:	2b50      	cmp	r3, #80	@ 0x50
 800937e:	d00b      	beq.n	8009398 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8009380:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009384:	f383 8811 	msr	BASEPRI, r3
 8009388:	f3bf 8f6f 	isb	sy
 800938c:	f3bf 8f4f 	dsb	sy
 8009390:	61bb      	str	r3, [r7, #24]
}
 8009392:	bf00      	nop
 8009394:	bf00      	nop
 8009396:	e7fd      	b.n	8009394 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009398:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800939a:	683b      	ldr	r3, [r7, #0]
 800939c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800939e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d00d      	beq.n	80093c0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80093a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093a6:	2201      	movs	r2, #1
 80093a8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80093ac:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80093b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093b2:	9300      	str	r3, [sp, #0]
 80093b4:	4613      	mov	r3, r2
 80093b6:	687a      	ldr	r2, [r7, #4]
 80093b8:	68b9      	ldr	r1, [r7, #8]
 80093ba:	68f8      	ldr	r0, [r7, #12]
 80093bc:	f000 f840 	bl	8009440 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80093c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80093c2:	4618      	mov	r0, r3
 80093c4:	3730      	adds	r7, #48	@ 0x30
 80093c6:	46bd      	mov	sp, r7
 80093c8:	bd80      	pop	{r7, pc}

080093ca <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80093ca:	b580      	push	{r7, lr}
 80093cc:	b08a      	sub	sp, #40	@ 0x28
 80093ce:	af02      	add	r7, sp, #8
 80093d0:	60f8      	str	r0, [r7, #12]
 80093d2:	60b9      	str	r1, [r7, #8]
 80093d4:	4613      	mov	r3, r2
 80093d6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d10b      	bne.n	80093f6 <xQueueGenericCreate+0x2c>
	__asm volatile
 80093de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093e2:	f383 8811 	msr	BASEPRI, r3
 80093e6:	f3bf 8f6f 	isb	sy
 80093ea:	f3bf 8f4f 	dsb	sy
 80093ee:	613b      	str	r3, [r7, #16]
}
 80093f0:	bf00      	nop
 80093f2:	bf00      	nop
 80093f4:	e7fd      	b.n	80093f2 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	68ba      	ldr	r2, [r7, #8]
 80093fa:	fb02 f303 	mul.w	r3, r2, r3
 80093fe:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8009400:	69fb      	ldr	r3, [r7, #28]
 8009402:	3350      	adds	r3, #80	@ 0x50
 8009404:	4618      	mov	r0, r3
 8009406:	f002 fd09 	bl	800be1c <pvPortMalloc>
 800940a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800940c:	69bb      	ldr	r3, [r7, #24]
 800940e:	2b00      	cmp	r3, #0
 8009410:	d011      	beq.n	8009436 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8009412:	69bb      	ldr	r3, [r7, #24]
 8009414:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009416:	697b      	ldr	r3, [r7, #20]
 8009418:	3350      	adds	r3, #80	@ 0x50
 800941a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800941c:	69bb      	ldr	r3, [r7, #24]
 800941e:	2200      	movs	r2, #0
 8009420:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009424:	79fa      	ldrb	r2, [r7, #7]
 8009426:	69bb      	ldr	r3, [r7, #24]
 8009428:	9300      	str	r3, [sp, #0]
 800942a:	4613      	mov	r3, r2
 800942c:	697a      	ldr	r2, [r7, #20]
 800942e:	68b9      	ldr	r1, [r7, #8]
 8009430:	68f8      	ldr	r0, [r7, #12]
 8009432:	f000 f805 	bl	8009440 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009436:	69bb      	ldr	r3, [r7, #24]
	}
 8009438:	4618      	mov	r0, r3
 800943a:	3720      	adds	r7, #32
 800943c:	46bd      	mov	sp, r7
 800943e:	bd80      	pop	{r7, pc}

08009440 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009440:	b580      	push	{r7, lr}
 8009442:	b084      	sub	sp, #16
 8009444:	af00      	add	r7, sp, #0
 8009446:	60f8      	str	r0, [r7, #12]
 8009448:	60b9      	str	r1, [r7, #8]
 800944a:	607a      	str	r2, [r7, #4]
 800944c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800944e:	68bb      	ldr	r3, [r7, #8]
 8009450:	2b00      	cmp	r3, #0
 8009452:	d103      	bne.n	800945c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009454:	69bb      	ldr	r3, [r7, #24]
 8009456:	69ba      	ldr	r2, [r7, #24]
 8009458:	601a      	str	r2, [r3, #0]
 800945a:	e002      	b.n	8009462 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800945c:	69bb      	ldr	r3, [r7, #24]
 800945e:	687a      	ldr	r2, [r7, #4]
 8009460:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009462:	69bb      	ldr	r3, [r7, #24]
 8009464:	68fa      	ldr	r2, [r7, #12]
 8009466:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009468:	69bb      	ldr	r3, [r7, #24]
 800946a:	68ba      	ldr	r2, [r7, #8]
 800946c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800946e:	2101      	movs	r1, #1
 8009470:	69b8      	ldr	r0, [r7, #24]
 8009472:	f7ff fec3 	bl	80091fc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009476:	69bb      	ldr	r3, [r7, #24]
 8009478:	78fa      	ldrb	r2, [r7, #3]
 800947a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800947e:	bf00      	nop
 8009480:	3710      	adds	r7, #16
 8009482:	46bd      	mov	sp, r7
 8009484:	bd80      	pop	{r7, pc}

08009486 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8009486:	b580      	push	{r7, lr}
 8009488:	b08a      	sub	sp, #40	@ 0x28
 800948a:	af02      	add	r7, sp, #8
 800948c:	60f8      	str	r0, [r7, #12]
 800948e:	60b9      	str	r1, [r7, #8]
 8009490:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	2b00      	cmp	r3, #0
 8009496:	d10b      	bne.n	80094b0 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8009498:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800949c:	f383 8811 	msr	BASEPRI, r3
 80094a0:	f3bf 8f6f 	isb	sy
 80094a4:	f3bf 8f4f 	dsb	sy
 80094a8:	61bb      	str	r3, [r7, #24]
}
 80094aa:	bf00      	nop
 80094ac:	bf00      	nop
 80094ae:	e7fd      	b.n	80094ac <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 80094b0:	68ba      	ldr	r2, [r7, #8]
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	429a      	cmp	r2, r3
 80094b6:	d90b      	bls.n	80094d0 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 80094b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094bc:	f383 8811 	msr	BASEPRI, r3
 80094c0:	f3bf 8f6f 	isb	sy
 80094c4:	f3bf 8f4f 	dsb	sy
 80094c8:	617b      	str	r3, [r7, #20]
}
 80094ca:	bf00      	nop
 80094cc:	bf00      	nop
 80094ce:	e7fd      	b.n	80094cc <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80094d0:	2302      	movs	r3, #2
 80094d2:	9300      	str	r3, [sp, #0]
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	2200      	movs	r2, #0
 80094d8:	2100      	movs	r1, #0
 80094da:	68f8      	ldr	r0, [r7, #12]
 80094dc:	f7ff fef8 	bl	80092d0 <xQueueGenericCreateStatic>
 80094e0:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 80094e2:	69fb      	ldr	r3, [r7, #28]
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d002      	beq.n	80094ee <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80094e8:	69fb      	ldr	r3, [r7, #28]
 80094ea:	68ba      	ldr	r2, [r7, #8]
 80094ec:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80094ee:	69fb      	ldr	r3, [r7, #28]
	}
 80094f0:	4618      	mov	r0, r3
 80094f2:	3720      	adds	r7, #32
 80094f4:	46bd      	mov	sp, r7
 80094f6:	bd80      	pop	{r7, pc}

080094f8 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80094f8:	b580      	push	{r7, lr}
 80094fa:	b086      	sub	sp, #24
 80094fc:	af00      	add	r7, sp, #0
 80094fe:	6078      	str	r0, [r7, #4]
 8009500:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	2b00      	cmp	r3, #0
 8009506:	d10b      	bne.n	8009520 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 8009508:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800950c:	f383 8811 	msr	BASEPRI, r3
 8009510:	f3bf 8f6f 	isb	sy
 8009514:	f3bf 8f4f 	dsb	sy
 8009518:	613b      	str	r3, [r7, #16]
}
 800951a:	bf00      	nop
 800951c:	bf00      	nop
 800951e:	e7fd      	b.n	800951c <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8009520:	683a      	ldr	r2, [r7, #0]
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	429a      	cmp	r2, r3
 8009526:	d90b      	bls.n	8009540 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8009528:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800952c:	f383 8811 	msr	BASEPRI, r3
 8009530:	f3bf 8f6f 	isb	sy
 8009534:	f3bf 8f4f 	dsb	sy
 8009538:	60fb      	str	r3, [r7, #12]
}
 800953a:	bf00      	nop
 800953c:	bf00      	nop
 800953e:	e7fd      	b.n	800953c <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8009540:	2202      	movs	r2, #2
 8009542:	2100      	movs	r1, #0
 8009544:	6878      	ldr	r0, [r7, #4]
 8009546:	f7ff ff40 	bl	80093ca <xQueueGenericCreate>
 800954a:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800954c:	697b      	ldr	r3, [r7, #20]
 800954e:	2b00      	cmp	r3, #0
 8009550:	d002      	beq.n	8009558 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8009552:	697b      	ldr	r3, [r7, #20]
 8009554:	683a      	ldr	r2, [r7, #0]
 8009556:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8009558:	697b      	ldr	r3, [r7, #20]
	}
 800955a:	4618      	mov	r0, r3
 800955c:	3718      	adds	r7, #24
 800955e:	46bd      	mov	sp, r7
 8009560:	bd80      	pop	{r7, pc}
	...

08009564 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009564:	b580      	push	{r7, lr}
 8009566:	b08e      	sub	sp, #56	@ 0x38
 8009568:	af00      	add	r7, sp, #0
 800956a:	60f8      	str	r0, [r7, #12]
 800956c:	60b9      	str	r1, [r7, #8]
 800956e:	607a      	str	r2, [r7, #4]
 8009570:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009572:	2300      	movs	r3, #0
 8009574:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800957a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800957c:	2b00      	cmp	r3, #0
 800957e:	d10b      	bne.n	8009598 <xQueueGenericSend+0x34>
	__asm volatile
 8009580:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009584:	f383 8811 	msr	BASEPRI, r3
 8009588:	f3bf 8f6f 	isb	sy
 800958c:	f3bf 8f4f 	dsb	sy
 8009590:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009592:	bf00      	nop
 8009594:	bf00      	nop
 8009596:	e7fd      	b.n	8009594 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009598:	68bb      	ldr	r3, [r7, #8]
 800959a:	2b00      	cmp	r3, #0
 800959c:	d103      	bne.n	80095a6 <xQueueGenericSend+0x42>
 800959e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d101      	bne.n	80095aa <xQueueGenericSend+0x46>
 80095a6:	2301      	movs	r3, #1
 80095a8:	e000      	b.n	80095ac <xQueueGenericSend+0x48>
 80095aa:	2300      	movs	r3, #0
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d10b      	bne.n	80095c8 <xQueueGenericSend+0x64>
	__asm volatile
 80095b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095b4:	f383 8811 	msr	BASEPRI, r3
 80095b8:	f3bf 8f6f 	isb	sy
 80095bc:	f3bf 8f4f 	dsb	sy
 80095c0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80095c2:	bf00      	nop
 80095c4:	bf00      	nop
 80095c6:	e7fd      	b.n	80095c4 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80095c8:	683b      	ldr	r3, [r7, #0]
 80095ca:	2b02      	cmp	r3, #2
 80095cc:	d103      	bne.n	80095d6 <xQueueGenericSend+0x72>
 80095ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80095d2:	2b01      	cmp	r3, #1
 80095d4:	d101      	bne.n	80095da <xQueueGenericSend+0x76>
 80095d6:	2301      	movs	r3, #1
 80095d8:	e000      	b.n	80095dc <xQueueGenericSend+0x78>
 80095da:	2300      	movs	r3, #0
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d10b      	bne.n	80095f8 <xQueueGenericSend+0x94>
	__asm volatile
 80095e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095e4:	f383 8811 	msr	BASEPRI, r3
 80095e8:	f3bf 8f6f 	isb	sy
 80095ec:	f3bf 8f4f 	dsb	sy
 80095f0:	623b      	str	r3, [r7, #32]
}
 80095f2:	bf00      	nop
 80095f4:	bf00      	nop
 80095f6:	e7fd      	b.n	80095f4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80095f8:	f001 fc84 	bl	800af04 <xTaskGetSchedulerState>
 80095fc:	4603      	mov	r3, r0
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d102      	bne.n	8009608 <xQueueGenericSend+0xa4>
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	2b00      	cmp	r3, #0
 8009606:	d101      	bne.n	800960c <xQueueGenericSend+0xa8>
 8009608:	2301      	movs	r3, #1
 800960a:	e000      	b.n	800960e <xQueueGenericSend+0xaa>
 800960c:	2300      	movs	r3, #0
 800960e:	2b00      	cmp	r3, #0
 8009610:	d10b      	bne.n	800962a <xQueueGenericSend+0xc6>
	__asm volatile
 8009612:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009616:	f383 8811 	msr	BASEPRI, r3
 800961a:	f3bf 8f6f 	isb	sy
 800961e:	f3bf 8f4f 	dsb	sy
 8009622:	61fb      	str	r3, [r7, #28]
}
 8009624:	bf00      	nop
 8009626:	bf00      	nop
 8009628:	e7fd      	b.n	8009626 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800962a:	f002 fad5 	bl	800bbd8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800962e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009630:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009632:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009634:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009636:	429a      	cmp	r2, r3
 8009638:	d302      	bcc.n	8009640 <xQueueGenericSend+0xdc>
 800963a:	683b      	ldr	r3, [r7, #0]
 800963c:	2b02      	cmp	r3, #2
 800963e:	d129      	bne.n	8009694 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009640:	683a      	ldr	r2, [r7, #0]
 8009642:	68b9      	ldr	r1, [r7, #8]
 8009644:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009646:	f000 fc6d 	bl	8009f24 <prvCopyDataToQueue>
 800964a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800964c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800964e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009650:	2b00      	cmp	r3, #0
 8009652:	d010      	beq.n	8009676 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009654:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009656:	3324      	adds	r3, #36	@ 0x24
 8009658:	4618      	mov	r0, r3
 800965a:	f001 fa8d 	bl	800ab78 <xTaskRemoveFromEventList>
 800965e:	4603      	mov	r3, r0
 8009660:	2b00      	cmp	r3, #0
 8009662:	d013      	beq.n	800968c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009664:	4b3f      	ldr	r3, [pc, #252]	@ (8009764 <xQueueGenericSend+0x200>)
 8009666:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800966a:	601a      	str	r2, [r3, #0]
 800966c:	f3bf 8f4f 	dsb	sy
 8009670:	f3bf 8f6f 	isb	sy
 8009674:	e00a      	b.n	800968c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009676:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009678:	2b00      	cmp	r3, #0
 800967a:	d007      	beq.n	800968c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800967c:	4b39      	ldr	r3, [pc, #228]	@ (8009764 <xQueueGenericSend+0x200>)
 800967e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009682:	601a      	str	r2, [r3, #0]
 8009684:	f3bf 8f4f 	dsb	sy
 8009688:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800968c:	f002 fad6 	bl	800bc3c <vPortExitCritical>
				return pdPASS;
 8009690:	2301      	movs	r3, #1
 8009692:	e063      	b.n	800975c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	2b00      	cmp	r3, #0
 8009698:	d103      	bne.n	80096a2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800969a:	f002 facf 	bl	800bc3c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800969e:	2300      	movs	r3, #0
 80096a0:	e05c      	b.n	800975c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80096a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d106      	bne.n	80096b6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80096a8:	f107 0314 	add.w	r3, r7, #20
 80096ac:	4618      	mov	r0, r3
 80096ae:	f001 fac7 	bl	800ac40 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80096b2:	2301      	movs	r3, #1
 80096b4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80096b6:	f002 fac1 	bl	800bc3c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80096ba:	f001 f82f 	bl	800a71c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80096be:	f002 fa8b 	bl	800bbd8 <vPortEnterCritical>
 80096c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096c4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80096c8:	b25b      	sxtb	r3, r3
 80096ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80096ce:	d103      	bne.n	80096d8 <xQueueGenericSend+0x174>
 80096d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096d2:	2200      	movs	r2, #0
 80096d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80096d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096da:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80096de:	b25b      	sxtb	r3, r3
 80096e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80096e4:	d103      	bne.n	80096ee <xQueueGenericSend+0x18a>
 80096e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096e8:	2200      	movs	r2, #0
 80096ea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80096ee:	f002 faa5 	bl	800bc3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80096f2:	1d3a      	adds	r2, r7, #4
 80096f4:	f107 0314 	add.w	r3, r7, #20
 80096f8:	4611      	mov	r1, r2
 80096fa:	4618      	mov	r0, r3
 80096fc:	f001 fab6 	bl	800ac6c <xTaskCheckForTimeOut>
 8009700:	4603      	mov	r3, r0
 8009702:	2b00      	cmp	r3, #0
 8009704:	d124      	bne.n	8009750 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009706:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009708:	f000 fd04 	bl	800a114 <prvIsQueueFull>
 800970c:	4603      	mov	r3, r0
 800970e:	2b00      	cmp	r3, #0
 8009710:	d018      	beq.n	8009744 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009712:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009714:	3310      	adds	r3, #16
 8009716:	687a      	ldr	r2, [r7, #4]
 8009718:	4611      	mov	r1, r2
 800971a:	4618      	mov	r0, r3
 800971c:	f001 f9da 	bl	800aad4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009720:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009722:	f000 fc8f 	bl	800a044 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009726:	f001 f807 	bl	800a738 <xTaskResumeAll>
 800972a:	4603      	mov	r3, r0
 800972c:	2b00      	cmp	r3, #0
 800972e:	f47f af7c 	bne.w	800962a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8009732:	4b0c      	ldr	r3, [pc, #48]	@ (8009764 <xQueueGenericSend+0x200>)
 8009734:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009738:	601a      	str	r2, [r3, #0]
 800973a:	f3bf 8f4f 	dsb	sy
 800973e:	f3bf 8f6f 	isb	sy
 8009742:	e772      	b.n	800962a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009744:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009746:	f000 fc7d 	bl	800a044 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800974a:	f000 fff5 	bl	800a738 <xTaskResumeAll>
 800974e:	e76c      	b.n	800962a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009750:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009752:	f000 fc77 	bl	800a044 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009756:	f000 ffef 	bl	800a738 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800975a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800975c:	4618      	mov	r0, r3
 800975e:	3738      	adds	r7, #56	@ 0x38
 8009760:	46bd      	mov	sp, r7
 8009762:	bd80      	pop	{r7, pc}
 8009764:	e000ed04 	.word	0xe000ed04

08009768 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009768:	b580      	push	{r7, lr}
 800976a:	b090      	sub	sp, #64	@ 0x40
 800976c:	af00      	add	r7, sp, #0
 800976e:	60f8      	str	r0, [r7, #12]
 8009770:	60b9      	str	r1, [r7, #8]
 8009772:	607a      	str	r2, [r7, #4]
 8009774:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800977a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800977c:	2b00      	cmp	r3, #0
 800977e:	d10b      	bne.n	8009798 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8009780:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009784:	f383 8811 	msr	BASEPRI, r3
 8009788:	f3bf 8f6f 	isb	sy
 800978c:	f3bf 8f4f 	dsb	sy
 8009790:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009792:	bf00      	nop
 8009794:	bf00      	nop
 8009796:	e7fd      	b.n	8009794 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009798:	68bb      	ldr	r3, [r7, #8]
 800979a:	2b00      	cmp	r3, #0
 800979c:	d103      	bne.n	80097a6 <xQueueGenericSendFromISR+0x3e>
 800979e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d101      	bne.n	80097aa <xQueueGenericSendFromISR+0x42>
 80097a6:	2301      	movs	r3, #1
 80097a8:	e000      	b.n	80097ac <xQueueGenericSendFromISR+0x44>
 80097aa:	2300      	movs	r3, #0
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d10b      	bne.n	80097c8 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80097b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097b4:	f383 8811 	msr	BASEPRI, r3
 80097b8:	f3bf 8f6f 	isb	sy
 80097bc:	f3bf 8f4f 	dsb	sy
 80097c0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80097c2:	bf00      	nop
 80097c4:	bf00      	nop
 80097c6:	e7fd      	b.n	80097c4 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80097c8:	683b      	ldr	r3, [r7, #0]
 80097ca:	2b02      	cmp	r3, #2
 80097cc:	d103      	bne.n	80097d6 <xQueueGenericSendFromISR+0x6e>
 80097ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80097d2:	2b01      	cmp	r3, #1
 80097d4:	d101      	bne.n	80097da <xQueueGenericSendFromISR+0x72>
 80097d6:	2301      	movs	r3, #1
 80097d8:	e000      	b.n	80097dc <xQueueGenericSendFromISR+0x74>
 80097da:	2300      	movs	r3, #0
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d10b      	bne.n	80097f8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80097e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097e4:	f383 8811 	msr	BASEPRI, r3
 80097e8:	f3bf 8f6f 	isb	sy
 80097ec:	f3bf 8f4f 	dsb	sy
 80097f0:	623b      	str	r3, [r7, #32]
}
 80097f2:	bf00      	nop
 80097f4:	bf00      	nop
 80097f6:	e7fd      	b.n	80097f4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80097f8:	f002 face 	bl	800bd98 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80097fc:	f3ef 8211 	mrs	r2, BASEPRI
 8009800:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009804:	f383 8811 	msr	BASEPRI, r3
 8009808:	f3bf 8f6f 	isb	sy
 800980c:	f3bf 8f4f 	dsb	sy
 8009810:	61fa      	str	r2, [r7, #28]
 8009812:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009814:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009816:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009818:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800981a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800981c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800981e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009820:	429a      	cmp	r2, r3
 8009822:	d302      	bcc.n	800982a <xQueueGenericSendFromISR+0xc2>
 8009824:	683b      	ldr	r3, [r7, #0]
 8009826:	2b02      	cmp	r3, #2
 8009828:	d12f      	bne.n	800988a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800982a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800982c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009830:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009834:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009836:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009838:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800983a:	683a      	ldr	r2, [r7, #0]
 800983c:	68b9      	ldr	r1, [r7, #8]
 800983e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009840:	f000 fb70 	bl	8009f24 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009844:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8009848:	f1b3 3fff 	cmp.w	r3, #4294967295
 800984c:	d112      	bne.n	8009874 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800984e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009850:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009852:	2b00      	cmp	r3, #0
 8009854:	d016      	beq.n	8009884 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009856:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009858:	3324      	adds	r3, #36	@ 0x24
 800985a:	4618      	mov	r0, r3
 800985c:	f001 f98c 	bl	800ab78 <xTaskRemoveFromEventList>
 8009860:	4603      	mov	r3, r0
 8009862:	2b00      	cmp	r3, #0
 8009864:	d00e      	beq.n	8009884 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	2b00      	cmp	r3, #0
 800986a:	d00b      	beq.n	8009884 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	2201      	movs	r2, #1
 8009870:	601a      	str	r2, [r3, #0]
 8009872:	e007      	b.n	8009884 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009874:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8009878:	3301      	adds	r3, #1
 800987a:	b2db      	uxtb	r3, r3
 800987c:	b25a      	sxtb	r2, r3
 800987e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009880:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8009884:	2301      	movs	r3, #1
 8009886:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8009888:	e001      	b.n	800988e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800988a:	2300      	movs	r3, #0
 800988c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800988e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009890:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009892:	697b      	ldr	r3, [r7, #20]
 8009894:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009898:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800989a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800989c:	4618      	mov	r0, r3
 800989e:	3740      	adds	r7, #64	@ 0x40
 80098a0:	46bd      	mov	sp, r7
 80098a2:	bd80      	pop	{r7, pc}

080098a4 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80098a4:	b580      	push	{r7, lr}
 80098a6:	b08e      	sub	sp, #56	@ 0x38
 80098a8:	af00      	add	r7, sp, #0
 80098aa:	6078      	str	r0, [r7, #4]
 80098ac:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80098b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d10b      	bne.n	80098d0 <xQueueGiveFromISR+0x2c>
	__asm volatile
 80098b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098bc:	f383 8811 	msr	BASEPRI, r3
 80098c0:	f3bf 8f6f 	isb	sy
 80098c4:	f3bf 8f4f 	dsb	sy
 80098c8:	623b      	str	r3, [r7, #32]
}
 80098ca:	bf00      	nop
 80098cc:	bf00      	nop
 80098ce:	e7fd      	b.n	80098cc <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80098d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d00b      	beq.n	80098f0 <xQueueGiveFromISR+0x4c>
	__asm volatile
 80098d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098dc:	f383 8811 	msr	BASEPRI, r3
 80098e0:	f3bf 8f6f 	isb	sy
 80098e4:	f3bf 8f4f 	dsb	sy
 80098e8:	61fb      	str	r3, [r7, #28]
}
 80098ea:	bf00      	nop
 80098ec:	bf00      	nop
 80098ee:	e7fd      	b.n	80098ec <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80098f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d103      	bne.n	8009900 <xQueueGiveFromISR+0x5c>
 80098f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098fa:	689b      	ldr	r3, [r3, #8]
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d101      	bne.n	8009904 <xQueueGiveFromISR+0x60>
 8009900:	2301      	movs	r3, #1
 8009902:	e000      	b.n	8009906 <xQueueGiveFromISR+0x62>
 8009904:	2300      	movs	r3, #0
 8009906:	2b00      	cmp	r3, #0
 8009908:	d10b      	bne.n	8009922 <xQueueGiveFromISR+0x7e>
	__asm volatile
 800990a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800990e:	f383 8811 	msr	BASEPRI, r3
 8009912:	f3bf 8f6f 	isb	sy
 8009916:	f3bf 8f4f 	dsb	sy
 800991a:	61bb      	str	r3, [r7, #24]
}
 800991c:	bf00      	nop
 800991e:	bf00      	nop
 8009920:	e7fd      	b.n	800991e <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009922:	f002 fa39 	bl	800bd98 <vPortValidateInterruptPriority>
	__asm volatile
 8009926:	f3ef 8211 	mrs	r2, BASEPRI
 800992a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800992e:	f383 8811 	msr	BASEPRI, r3
 8009932:	f3bf 8f6f 	isb	sy
 8009936:	f3bf 8f4f 	dsb	sy
 800993a:	617a      	str	r2, [r7, #20]
 800993c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800993e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009940:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009942:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009944:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009946:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8009948:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800994a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800994c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800994e:	429a      	cmp	r2, r3
 8009950:	d22b      	bcs.n	80099aa <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009952:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009954:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009958:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800995c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800995e:	1c5a      	adds	r2, r3, #1
 8009960:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009962:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009964:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009968:	f1b3 3fff 	cmp.w	r3, #4294967295
 800996c:	d112      	bne.n	8009994 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800996e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009970:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009972:	2b00      	cmp	r3, #0
 8009974:	d016      	beq.n	80099a4 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009976:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009978:	3324      	adds	r3, #36	@ 0x24
 800997a:	4618      	mov	r0, r3
 800997c:	f001 f8fc 	bl	800ab78 <xTaskRemoveFromEventList>
 8009980:	4603      	mov	r3, r0
 8009982:	2b00      	cmp	r3, #0
 8009984:	d00e      	beq.n	80099a4 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009986:	683b      	ldr	r3, [r7, #0]
 8009988:	2b00      	cmp	r3, #0
 800998a:	d00b      	beq.n	80099a4 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800998c:	683b      	ldr	r3, [r7, #0]
 800998e:	2201      	movs	r2, #1
 8009990:	601a      	str	r2, [r3, #0]
 8009992:	e007      	b.n	80099a4 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009994:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009998:	3301      	adds	r3, #1
 800999a:	b2db      	uxtb	r3, r3
 800999c:	b25a      	sxtb	r2, r3
 800999e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80099a4:	2301      	movs	r3, #1
 80099a6:	637b      	str	r3, [r7, #52]	@ 0x34
 80099a8:	e001      	b.n	80099ae <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80099aa:	2300      	movs	r3, #0
 80099ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80099ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099b0:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	f383 8811 	msr	BASEPRI, r3
}
 80099b8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80099ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80099bc:	4618      	mov	r0, r3
 80099be:	3738      	adds	r7, #56	@ 0x38
 80099c0:	46bd      	mov	sp, r7
 80099c2:	bd80      	pop	{r7, pc}

080099c4 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80099c4:	b580      	push	{r7, lr}
 80099c6:	b08c      	sub	sp, #48	@ 0x30
 80099c8:	af00      	add	r7, sp, #0
 80099ca:	60f8      	str	r0, [r7, #12]
 80099cc:	60b9      	str	r1, [r7, #8]
 80099ce:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80099d0:	2300      	movs	r3, #0
 80099d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80099d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d10b      	bne.n	80099f6 <xQueueReceive+0x32>
	__asm volatile
 80099de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099e2:	f383 8811 	msr	BASEPRI, r3
 80099e6:	f3bf 8f6f 	isb	sy
 80099ea:	f3bf 8f4f 	dsb	sy
 80099ee:	623b      	str	r3, [r7, #32]
}
 80099f0:	bf00      	nop
 80099f2:	bf00      	nop
 80099f4:	e7fd      	b.n	80099f2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80099f6:	68bb      	ldr	r3, [r7, #8]
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d103      	bne.n	8009a04 <xQueueReceive+0x40>
 80099fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d101      	bne.n	8009a08 <xQueueReceive+0x44>
 8009a04:	2301      	movs	r3, #1
 8009a06:	e000      	b.n	8009a0a <xQueueReceive+0x46>
 8009a08:	2300      	movs	r3, #0
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d10b      	bne.n	8009a26 <xQueueReceive+0x62>
	__asm volatile
 8009a0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a12:	f383 8811 	msr	BASEPRI, r3
 8009a16:	f3bf 8f6f 	isb	sy
 8009a1a:	f3bf 8f4f 	dsb	sy
 8009a1e:	61fb      	str	r3, [r7, #28]
}
 8009a20:	bf00      	nop
 8009a22:	bf00      	nop
 8009a24:	e7fd      	b.n	8009a22 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009a26:	f001 fa6d 	bl	800af04 <xTaskGetSchedulerState>
 8009a2a:	4603      	mov	r3, r0
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d102      	bne.n	8009a36 <xQueueReceive+0x72>
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	d101      	bne.n	8009a3a <xQueueReceive+0x76>
 8009a36:	2301      	movs	r3, #1
 8009a38:	e000      	b.n	8009a3c <xQueueReceive+0x78>
 8009a3a:	2300      	movs	r3, #0
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d10b      	bne.n	8009a58 <xQueueReceive+0x94>
	__asm volatile
 8009a40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a44:	f383 8811 	msr	BASEPRI, r3
 8009a48:	f3bf 8f6f 	isb	sy
 8009a4c:	f3bf 8f4f 	dsb	sy
 8009a50:	61bb      	str	r3, [r7, #24]
}
 8009a52:	bf00      	nop
 8009a54:	bf00      	nop
 8009a56:	e7fd      	b.n	8009a54 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009a58:	f002 f8be 	bl	800bbd8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009a5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a60:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009a62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d01f      	beq.n	8009aa8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009a68:	68b9      	ldr	r1, [r7, #8]
 8009a6a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009a6c:	f000 fac4 	bl	8009ff8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009a70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a72:	1e5a      	subs	r2, r3, #1
 8009a74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a76:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009a78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a7a:	691b      	ldr	r3, [r3, #16]
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d00f      	beq.n	8009aa0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009a80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a82:	3310      	adds	r3, #16
 8009a84:	4618      	mov	r0, r3
 8009a86:	f001 f877 	bl	800ab78 <xTaskRemoveFromEventList>
 8009a8a:	4603      	mov	r3, r0
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d007      	beq.n	8009aa0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009a90:	4b3c      	ldr	r3, [pc, #240]	@ (8009b84 <xQueueReceive+0x1c0>)
 8009a92:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009a96:	601a      	str	r2, [r3, #0]
 8009a98:	f3bf 8f4f 	dsb	sy
 8009a9c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009aa0:	f002 f8cc 	bl	800bc3c <vPortExitCritical>
				return pdPASS;
 8009aa4:	2301      	movs	r3, #1
 8009aa6:	e069      	b.n	8009b7c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d103      	bne.n	8009ab6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009aae:	f002 f8c5 	bl	800bc3c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009ab2:	2300      	movs	r3, #0
 8009ab4:	e062      	b.n	8009b7c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009ab6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	d106      	bne.n	8009aca <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009abc:	f107 0310 	add.w	r3, r7, #16
 8009ac0:	4618      	mov	r0, r3
 8009ac2:	f001 f8bd 	bl	800ac40 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009ac6:	2301      	movs	r3, #1
 8009ac8:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009aca:	f002 f8b7 	bl	800bc3c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009ace:	f000 fe25 	bl	800a71c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009ad2:	f002 f881 	bl	800bbd8 <vPortEnterCritical>
 8009ad6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ad8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009adc:	b25b      	sxtb	r3, r3
 8009ade:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ae2:	d103      	bne.n	8009aec <xQueueReceive+0x128>
 8009ae4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ae6:	2200      	movs	r2, #0
 8009ae8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009aec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009aee:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009af2:	b25b      	sxtb	r3, r3
 8009af4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009af8:	d103      	bne.n	8009b02 <xQueueReceive+0x13e>
 8009afa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009afc:	2200      	movs	r2, #0
 8009afe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009b02:	f002 f89b 	bl	800bc3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009b06:	1d3a      	adds	r2, r7, #4
 8009b08:	f107 0310 	add.w	r3, r7, #16
 8009b0c:	4611      	mov	r1, r2
 8009b0e:	4618      	mov	r0, r3
 8009b10:	f001 f8ac 	bl	800ac6c <xTaskCheckForTimeOut>
 8009b14:	4603      	mov	r3, r0
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d123      	bne.n	8009b62 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009b1a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009b1c:	f000 fae4 	bl	800a0e8 <prvIsQueueEmpty>
 8009b20:	4603      	mov	r3, r0
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d017      	beq.n	8009b56 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009b26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b28:	3324      	adds	r3, #36	@ 0x24
 8009b2a:	687a      	ldr	r2, [r7, #4]
 8009b2c:	4611      	mov	r1, r2
 8009b2e:	4618      	mov	r0, r3
 8009b30:	f000 ffd0 	bl	800aad4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009b34:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009b36:	f000 fa85 	bl	800a044 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009b3a:	f000 fdfd 	bl	800a738 <xTaskResumeAll>
 8009b3e:	4603      	mov	r3, r0
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d189      	bne.n	8009a58 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8009b44:	4b0f      	ldr	r3, [pc, #60]	@ (8009b84 <xQueueReceive+0x1c0>)
 8009b46:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009b4a:	601a      	str	r2, [r3, #0]
 8009b4c:	f3bf 8f4f 	dsb	sy
 8009b50:	f3bf 8f6f 	isb	sy
 8009b54:	e780      	b.n	8009a58 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009b56:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009b58:	f000 fa74 	bl	800a044 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009b5c:	f000 fdec 	bl	800a738 <xTaskResumeAll>
 8009b60:	e77a      	b.n	8009a58 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009b62:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009b64:	f000 fa6e 	bl	800a044 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009b68:	f000 fde6 	bl	800a738 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009b6c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009b6e:	f000 fabb 	bl	800a0e8 <prvIsQueueEmpty>
 8009b72:	4603      	mov	r3, r0
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	f43f af6f 	beq.w	8009a58 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009b7a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009b7c:	4618      	mov	r0, r3
 8009b7e:	3730      	adds	r7, #48	@ 0x30
 8009b80:	46bd      	mov	sp, r7
 8009b82:	bd80      	pop	{r7, pc}
 8009b84:	e000ed04 	.word	0xe000ed04

08009b88 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8009b88:	b580      	push	{r7, lr}
 8009b8a:	b08e      	sub	sp, #56	@ 0x38
 8009b8c:	af00      	add	r7, sp, #0
 8009b8e:	6078      	str	r0, [r7, #4]
 8009b90:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8009b92:	2300      	movs	r3, #0
 8009b94:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8009b9a:	2300      	movs	r3, #0
 8009b9c:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009b9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d10b      	bne.n	8009bbc <xQueueSemaphoreTake+0x34>
	__asm volatile
 8009ba4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ba8:	f383 8811 	msr	BASEPRI, r3
 8009bac:	f3bf 8f6f 	isb	sy
 8009bb0:	f3bf 8f4f 	dsb	sy
 8009bb4:	623b      	str	r3, [r7, #32]
}
 8009bb6:	bf00      	nop
 8009bb8:	bf00      	nop
 8009bba:	e7fd      	b.n	8009bb8 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8009bbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	d00b      	beq.n	8009bdc <xQueueSemaphoreTake+0x54>
	__asm volatile
 8009bc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bc8:	f383 8811 	msr	BASEPRI, r3
 8009bcc:	f3bf 8f6f 	isb	sy
 8009bd0:	f3bf 8f4f 	dsb	sy
 8009bd4:	61fb      	str	r3, [r7, #28]
}
 8009bd6:	bf00      	nop
 8009bd8:	bf00      	nop
 8009bda:	e7fd      	b.n	8009bd8 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009bdc:	f001 f992 	bl	800af04 <xTaskGetSchedulerState>
 8009be0:	4603      	mov	r3, r0
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d102      	bne.n	8009bec <xQueueSemaphoreTake+0x64>
 8009be6:	683b      	ldr	r3, [r7, #0]
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	d101      	bne.n	8009bf0 <xQueueSemaphoreTake+0x68>
 8009bec:	2301      	movs	r3, #1
 8009bee:	e000      	b.n	8009bf2 <xQueueSemaphoreTake+0x6a>
 8009bf0:	2300      	movs	r3, #0
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d10b      	bne.n	8009c0e <xQueueSemaphoreTake+0x86>
	__asm volatile
 8009bf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bfa:	f383 8811 	msr	BASEPRI, r3
 8009bfe:	f3bf 8f6f 	isb	sy
 8009c02:	f3bf 8f4f 	dsb	sy
 8009c06:	61bb      	str	r3, [r7, #24]
}
 8009c08:	bf00      	nop
 8009c0a:	bf00      	nop
 8009c0c:	e7fd      	b.n	8009c0a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009c0e:	f001 ffe3 	bl	800bbd8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8009c12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c16:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8009c18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d024      	beq.n	8009c68 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8009c1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c20:	1e5a      	subs	r2, r3, #1
 8009c22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c24:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009c26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d104      	bne.n	8009c38 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8009c2e:	f001 fae3 	bl	800b1f8 <pvTaskIncrementMutexHeldCount>
 8009c32:	4602      	mov	r2, r0
 8009c34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c36:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009c38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c3a:	691b      	ldr	r3, [r3, #16]
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d00f      	beq.n	8009c60 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009c40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c42:	3310      	adds	r3, #16
 8009c44:	4618      	mov	r0, r3
 8009c46:	f000 ff97 	bl	800ab78 <xTaskRemoveFromEventList>
 8009c4a:	4603      	mov	r3, r0
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d007      	beq.n	8009c60 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009c50:	4b54      	ldr	r3, [pc, #336]	@ (8009da4 <xQueueSemaphoreTake+0x21c>)
 8009c52:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009c56:	601a      	str	r2, [r3, #0]
 8009c58:	f3bf 8f4f 	dsb	sy
 8009c5c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009c60:	f001 ffec 	bl	800bc3c <vPortExitCritical>
				return pdPASS;
 8009c64:	2301      	movs	r3, #1
 8009c66:	e098      	b.n	8009d9a <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009c68:	683b      	ldr	r3, [r7, #0]
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d112      	bne.n	8009c94 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8009c6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d00b      	beq.n	8009c8c <xQueueSemaphoreTake+0x104>
	__asm volatile
 8009c74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c78:	f383 8811 	msr	BASEPRI, r3
 8009c7c:	f3bf 8f6f 	isb	sy
 8009c80:	f3bf 8f4f 	dsb	sy
 8009c84:	617b      	str	r3, [r7, #20]
}
 8009c86:	bf00      	nop
 8009c88:	bf00      	nop
 8009c8a:	e7fd      	b.n	8009c88 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8009c8c:	f001 ffd6 	bl	800bc3c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009c90:	2300      	movs	r3, #0
 8009c92:	e082      	b.n	8009d9a <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009c94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d106      	bne.n	8009ca8 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009c9a:	f107 030c 	add.w	r3, r7, #12
 8009c9e:	4618      	mov	r0, r3
 8009ca0:	f000 ffce 	bl	800ac40 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009ca4:	2301      	movs	r3, #1
 8009ca6:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009ca8:	f001 ffc8 	bl	800bc3c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009cac:	f000 fd36 	bl	800a71c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009cb0:	f001 ff92 	bl	800bbd8 <vPortEnterCritical>
 8009cb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009cb6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009cba:	b25b      	sxtb	r3, r3
 8009cbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009cc0:	d103      	bne.n	8009cca <xQueueSemaphoreTake+0x142>
 8009cc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009cc4:	2200      	movs	r2, #0
 8009cc6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009cca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ccc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009cd0:	b25b      	sxtb	r3, r3
 8009cd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009cd6:	d103      	bne.n	8009ce0 <xQueueSemaphoreTake+0x158>
 8009cd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009cda:	2200      	movs	r2, #0
 8009cdc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009ce0:	f001 ffac 	bl	800bc3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009ce4:	463a      	mov	r2, r7
 8009ce6:	f107 030c 	add.w	r3, r7, #12
 8009cea:	4611      	mov	r1, r2
 8009cec:	4618      	mov	r0, r3
 8009cee:	f000 ffbd 	bl	800ac6c <xTaskCheckForTimeOut>
 8009cf2:	4603      	mov	r3, r0
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d132      	bne.n	8009d5e <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009cf8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009cfa:	f000 f9f5 	bl	800a0e8 <prvIsQueueEmpty>
 8009cfe:	4603      	mov	r3, r0
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d026      	beq.n	8009d52 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009d04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d109      	bne.n	8009d20 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8009d0c:	f001 ff64 	bl	800bbd8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009d10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d12:	689b      	ldr	r3, [r3, #8]
 8009d14:	4618      	mov	r0, r3
 8009d16:	f001 f913 	bl	800af40 <xTaskPriorityInherit>
 8009d1a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8009d1c:	f001 ff8e 	bl	800bc3c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009d20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d22:	3324      	adds	r3, #36	@ 0x24
 8009d24:	683a      	ldr	r2, [r7, #0]
 8009d26:	4611      	mov	r1, r2
 8009d28:	4618      	mov	r0, r3
 8009d2a:	f000 fed3 	bl	800aad4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009d2e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009d30:	f000 f988 	bl	800a044 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009d34:	f000 fd00 	bl	800a738 <xTaskResumeAll>
 8009d38:	4603      	mov	r3, r0
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	f47f af67 	bne.w	8009c0e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8009d40:	4b18      	ldr	r3, [pc, #96]	@ (8009da4 <xQueueSemaphoreTake+0x21c>)
 8009d42:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009d46:	601a      	str	r2, [r3, #0]
 8009d48:	f3bf 8f4f 	dsb	sy
 8009d4c:	f3bf 8f6f 	isb	sy
 8009d50:	e75d      	b.n	8009c0e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8009d52:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009d54:	f000 f976 	bl	800a044 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009d58:	f000 fcee 	bl	800a738 <xTaskResumeAll>
 8009d5c:	e757      	b.n	8009c0e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8009d5e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009d60:	f000 f970 	bl	800a044 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009d64:	f000 fce8 	bl	800a738 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009d68:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009d6a:	f000 f9bd 	bl	800a0e8 <prvIsQueueEmpty>
 8009d6e:	4603      	mov	r3, r0
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	f43f af4c 	beq.w	8009c0e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8009d76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d00d      	beq.n	8009d98 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8009d7c:	f001 ff2c 	bl	800bbd8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8009d80:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009d82:	f000 f8b7 	bl	8009ef4 <prvGetDisinheritPriorityAfterTimeout>
 8009d86:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8009d88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d8a:	689b      	ldr	r3, [r3, #8]
 8009d8c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009d8e:	4618      	mov	r0, r3
 8009d90:	f001 f9ae 	bl	800b0f0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8009d94:	f001 ff52 	bl	800bc3c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009d98:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009d9a:	4618      	mov	r0, r3
 8009d9c:	3738      	adds	r7, #56	@ 0x38
 8009d9e:	46bd      	mov	sp, r7
 8009da0:	bd80      	pop	{r7, pc}
 8009da2:	bf00      	nop
 8009da4:	e000ed04 	.word	0xe000ed04

08009da8 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009da8:	b580      	push	{r7, lr}
 8009daa:	b08e      	sub	sp, #56	@ 0x38
 8009dac:	af00      	add	r7, sp, #0
 8009dae:	60f8      	str	r0, [r7, #12]
 8009db0:	60b9      	str	r1, [r7, #8]
 8009db2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009db4:	68fb      	ldr	r3, [r7, #12]
 8009db6:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8009db8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d10b      	bne.n	8009dd6 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8009dbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dc2:	f383 8811 	msr	BASEPRI, r3
 8009dc6:	f3bf 8f6f 	isb	sy
 8009dca:	f3bf 8f4f 	dsb	sy
 8009dce:	623b      	str	r3, [r7, #32]
}
 8009dd0:	bf00      	nop
 8009dd2:	bf00      	nop
 8009dd4:	e7fd      	b.n	8009dd2 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009dd6:	68bb      	ldr	r3, [r7, #8]
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d103      	bne.n	8009de4 <xQueueReceiveFromISR+0x3c>
 8009ddc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009dde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d101      	bne.n	8009de8 <xQueueReceiveFromISR+0x40>
 8009de4:	2301      	movs	r3, #1
 8009de6:	e000      	b.n	8009dea <xQueueReceiveFromISR+0x42>
 8009de8:	2300      	movs	r3, #0
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d10b      	bne.n	8009e06 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8009dee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009df2:	f383 8811 	msr	BASEPRI, r3
 8009df6:	f3bf 8f6f 	isb	sy
 8009dfa:	f3bf 8f4f 	dsb	sy
 8009dfe:	61fb      	str	r3, [r7, #28]
}
 8009e00:	bf00      	nop
 8009e02:	bf00      	nop
 8009e04:	e7fd      	b.n	8009e02 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009e06:	f001 ffc7 	bl	800bd98 <vPortValidateInterruptPriority>
	__asm volatile
 8009e0a:	f3ef 8211 	mrs	r2, BASEPRI
 8009e0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e12:	f383 8811 	msr	BASEPRI, r3
 8009e16:	f3bf 8f6f 	isb	sy
 8009e1a:	f3bf 8f4f 	dsb	sy
 8009e1e:	61ba      	str	r2, [r7, #24]
 8009e20:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8009e22:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009e24:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009e26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e2a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009e2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d02f      	beq.n	8009e92 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8009e32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e34:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009e38:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009e3c:	68b9      	ldr	r1, [r7, #8]
 8009e3e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009e40:	f000 f8da 	bl	8009ff8 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009e44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e46:	1e5a      	subs	r2, r3, #1
 8009e48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e4a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8009e4c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009e50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e54:	d112      	bne.n	8009e7c <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009e56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e58:	691b      	ldr	r3, [r3, #16]
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d016      	beq.n	8009e8c <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009e5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e60:	3310      	adds	r3, #16
 8009e62:	4618      	mov	r0, r3
 8009e64:	f000 fe88 	bl	800ab78 <xTaskRemoveFromEventList>
 8009e68:	4603      	mov	r3, r0
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d00e      	beq.n	8009e8c <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d00b      	beq.n	8009e8c <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	2201      	movs	r2, #1
 8009e78:	601a      	str	r2, [r3, #0]
 8009e7a:	e007      	b.n	8009e8c <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8009e7c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009e80:	3301      	adds	r3, #1
 8009e82:	b2db      	uxtb	r3, r3
 8009e84:	b25a      	sxtb	r2, r3
 8009e86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e88:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8009e8c:	2301      	movs	r3, #1
 8009e8e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009e90:	e001      	b.n	8009e96 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8009e92:	2300      	movs	r3, #0
 8009e94:	637b      	str	r3, [r7, #52]	@ 0x34
 8009e96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e98:	613b      	str	r3, [r7, #16]
	__asm volatile
 8009e9a:	693b      	ldr	r3, [r7, #16]
 8009e9c:	f383 8811 	msr	BASEPRI, r3
}
 8009ea0:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009ea2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8009ea4:	4618      	mov	r0, r3
 8009ea6:	3738      	adds	r7, #56	@ 0x38
 8009ea8:	46bd      	mov	sp, r7
 8009eaa:	bd80      	pop	{r7, pc}

08009eac <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8009eac:	b580      	push	{r7, lr}
 8009eae:	b084      	sub	sp, #16
 8009eb0:	af00      	add	r7, sp, #0
 8009eb2:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d10b      	bne.n	8009ed6 <vQueueDelete+0x2a>
	__asm volatile
 8009ebe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ec2:	f383 8811 	msr	BASEPRI, r3
 8009ec6:	f3bf 8f6f 	isb	sy
 8009eca:	f3bf 8f4f 	dsb	sy
 8009ece:	60bb      	str	r3, [r7, #8]
}
 8009ed0:	bf00      	nop
 8009ed2:	bf00      	nop
 8009ed4:	e7fd      	b.n	8009ed2 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8009ed6:	68f8      	ldr	r0, [r7, #12]
 8009ed8:	f000 f95e 	bl	800a198 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d102      	bne.n	8009eec <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8009ee6:	68f8      	ldr	r0, [r7, #12]
 8009ee8:	f002 f866 	bl	800bfb8 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8009eec:	bf00      	nop
 8009eee:	3710      	adds	r7, #16
 8009ef0:	46bd      	mov	sp, r7
 8009ef2:	bd80      	pop	{r7, pc}

08009ef4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8009ef4:	b480      	push	{r7}
 8009ef6:	b085      	sub	sp, #20
 8009ef8:	af00      	add	r7, sp, #0
 8009efa:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d006      	beq.n	8009f12 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8009f0e:	60fb      	str	r3, [r7, #12]
 8009f10:	e001      	b.n	8009f16 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8009f12:	2300      	movs	r3, #0
 8009f14:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8009f16:	68fb      	ldr	r3, [r7, #12]
	}
 8009f18:	4618      	mov	r0, r3
 8009f1a:	3714      	adds	r7, #20
 8009f1c:	46bd      	mov	sp, r7
 8009f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f22:	4770      	bx	lr

08009f24 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009f24:	b580      	push	{r7, lr}
 8009f26:	b086      	sub	sp, #24
 8009f28:	af00      	add	r7, sp, #0
 8009f2a:	60f8      	str	r0, [r7, #12]
 8009f2c:	60b9      	str	r1, [r7, #8]
 8009f2e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009f30:	2300      	movs	r3, #0
 8009f32:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f38:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d10d      	bne.n	8009f5e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d14d      	bne.n	8009fe6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	689b      	ldr	r3, [r3, #8]
 8009f4e:	4618      	mov	r0, r3
 8009f50:	f001 f85e 	bl	800b010 <xTaskPriorityDisinherit>
 8009f54:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	2200      	movs	r2, #0
 8009f5a:	609a      	str	r2, [r3, #8]
 8009f5c:	e043      	b.n	8009fe6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d119      	bne.n	8009f98 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	6858      	ldr	r0, [r3, #4]
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f6c:	461a      	mov	r2, r3
 8009f6e:	68b9      	ldr	r1, [r7, #8]
 8009f70:	f002 f9ce 	bl	800c310 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	685a      	ldr	r2, [r3, #4]
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f7c:	441a      	add	r2, r3
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	685a      	ldr	r2, [r3, #4]
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	689b      	ldr	r3, [r3, #8]
 8009f8a:	429a      	cmp	r2, r3
 8009f8c:	d32b      	bcc.n	8009fe6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	681a      	ldr	r2, [r3, #0]
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	605a      	str	r2, [r3, #4]
 8009f96:	e026      	b.n	8009fe6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	68d8      	ldr	r0, [r3, #12]
 8009f9c:	68fb      	ldr	r3, [r7, #12]
 8009f9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009fa0:	461a      	mov	r2, r3
 8009fa2:	68b9      	ldr	r1, [r7, #8]
 8009fa4:	f002 f9b4 	bl	800c310 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	68da      	ldr	r2, [r3, #12]
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009fb0:	425b      	negs	r3, r3
 8009fb2:	441a      	add	r2, r3
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	68da      	ldr	r2, [r3, #12]
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	429a      	cmp	r2, r3
 8009fc2:	d207      	bcs.n	8009fd4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	689a      	ldr	r2, [r3, #8]
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009fcc:	425b      	negs	r3, r3
 8009fce:	441a      	add	r2, r3
 8009fd0:	68fb      	ldr	r3, [r7, #12]
 8009fd2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	2b02      	cmp	r3, #2
 8009fd8:	d105      	bne.n	8009fe6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009fda:	693b      	ldr	r3, [r7, #16]
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	d002      	beq.n	8009fe6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009fe0:	693b      	ldr	r3, [r7, #16]
 8009fe2:	3b01      	subs	r3, #1
 8009fe4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009fe6:	693b      	ldr	r3, [r7, #16]
 8009fe8:	1c5a      	adds	r2, r3, #1
 8009fea:	68fb      	ldr	r3, [r7, #12]
 8009fec:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8009fee:	697b      	ldr	r3, [r7, #20]
}
 8009ff0:	4618      	mov	r0, r3
 8009ff2:	3718      	adds	r7, #24
 8009ff4:	46bd      	mov	sp, r7
 8009ff6:	bd80      	pop	{r7, pc}

08009ff8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009ff8:	b580      	push	{r7, lr}
 8009ffa:	b082      	sub	sp, #8
 8009ffc:	af00      	add	r7, sp, #0
 8009ffe:	6078      	str	r0, [r7, #4]
 800a000:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a006:	2b00      	cmp	r3, #0
 800a008:	d018      	beq.n	800a03c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	68da      	ldr	r2, [r3, #12]
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a012:	441a      	add	r2, r3
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	68da      	ldr	r2, [r3, #12]
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	689b      	ldr	r3, [r3, #8]
 800a020:	429a      	cmp	r2, r3
 800a022:	d303      	bcc.n	800a02c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	681a      	ldr	r2, [r3, #0]
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	68d9      	ldr	r1, [r3, #12]
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a034:	461a      	mov	r2, r3
 800a036:	6838      	ldr	r0, [r7, #0]
 800a038:	f002 f96a 	bl	800c310 <memcpy>
	}
}
 800a03c:	bf00      	nop
 800a03e:	3708      	adds	r7, #8
 800a040:	46bd      	mov	sp, r7
 800a042:	bd80      	pop	{r7, pc}

0800a044 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a044:	b580      	push	{r7, lr}
 800a046:	b084      	sub	sp, #16
 800a048:	af00      	add	r7, sp, #0
 800a04a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a04c:	f001 fdc4 	bl	800bbd8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a056:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a058:	e011      	b.n	800a07e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d012      	beq.n	800a088 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	3324      	adds	r3, #36	@ 0x24
 800a066:	4618      	mov	r0, r3
 800a068:	f000 fd86 	bl	800ab78 <xTaskRemoveFromEventList>
 800a06c:	4603      	mov	r3, r0
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d001      	beq.n	800a076 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a072:	f000 fe5f 	bl	800ad34 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a076:	7bfb      	ldrb	r3, [r7, #15]
 800a078:	3b01      	subs	r3, #1
 800a07a:	b2db      	uxtb	r3, r3
 800a07c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a07e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a082:	2b00      	cmp	r3, #0
 800a084:	dce9      	bgt.n	800a05a <prvUnlockQueue+0x16>
 800a086:	e000      	b.n	800a08a <prvUnlockQueue+0x46>
					break;
 800a088:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	22ff      	movs	r2, #255	@ 0xff
 800a08e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800a092:	f001 fdd3 	bl	800bc3c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a096:	f001 fd9f 	bl	800bbd8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a0a0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a0a2:	e011      	b.n	800a0c8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	691b      	ldr	r3, [r3, #16]
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	d012      	beq.n	800a0d2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	3310      	adds	r3, #16
 800a0b0:	4618      	mov	r0, r3
 800a0b2:	f000 fd61 	bl	800ab78 <xTaskRemoveFromEventList>
 800a0b6:	4603      	mov	r3, r0
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d001      	beq.n	800a0c0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a0bc:	f000 fe3a 	bl	800ad34 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a0c0:	7bbb      	ldrb	r3, [r7, #14]
 800a0c2:	3b01      	subs	r3, #1
 800a0c4:	b2db      	uxtb	r3, r3
 800a0c6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a0c8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	dce9      	bgt.n	800a0a4 <prvUnlockQueue+0x60>
 800a0d0:	e000      	b.n	800a0d4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a0d2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	22ff      	movs	r2, #255	@ 0xff
 800a0d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800a0dc:	f001 fdae 	bl	800bc3c <vPortExitCritical>
}
 800a0e0:	bf00      	nop
 800a0e2:	3710      	adds	r7, #16
 800a0e4:	46bd      	mov	sp, r7
 800a0e6:	bd80      	pop	{r7, pc}

0800a0e8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a0e8:	b580      	push	{r7, lr}
 800a0ea:	b084      	sub	sp, #16
 800a0ec:	af00      	add	r7, sp, #0
 800a0ee:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a0f0:	f001 fd72 	bl	800bbd8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d102      	bne.n	800a102 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a0fc:	2301      	movs	r3, #1
 800a0fe:	60fb      	str	r3, [r7, #12]
 800a100:	e001      	b.n	800a106 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a102:	2300      	movs	r3, #0
 800a104:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a106:	f001 fd99 	bl	800bc3c <vPortExitCritical>

	return xReturn;
 800a10a:	68fb      	ldr	r3, [r7, #12]
}
 800a10c:	4618      	mov	r0, r3
 800a10e:	3710      	adds	r7, #16
 800a110:	46bd      	mov	sp, r7
 800a112:	bd80      	pop	{r7, pc}

0800a114 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a114:	b580      	push	{r7, lr}
 800a116:	b084      	sub	sp, #16
 800a118:	af00      	add	r7, sp, #0
 800a11a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a11c:	f001 fd5c 	bl	800bbd8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a128:	429a      	cmp	r2, r3
 800a12a:	d102      	bne.n	800a132 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a12c:	2301      	movs	r3, #1
 800a12e:	60fb      	str	r3, [r7, #12]
 800a130:	e001      	b.n	800a136 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a132:	2300      	movs	r3, #0
 800a134:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a136:	f001 fd81 	bl	800bc3c <vPortExitCritical>

	return xReturn;
 800a13a:	68fb      	ldr	r3, [r7, #12]
}
 800a13c:	4618      	mov	r0, r3
 800a13e:	3710      	adds	r7, #16
 800a140:	46bd      	mov	sp, r7
 800a142:	bd80      	pop	{r7, pc}

0800a144 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a144:	b480      	push	{r7}
 800a146:	b085      	sub	sp, #20
 800a148:	af00      	add	r7, sp, #0
 800a14a:	6078      	str	r0, [r7, #4]
 800a14c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a14e:	2300      	movs	r3, #0
 800a150:	60fb      	str	r3, [r7, #12]
 800a152:	e014      	b.n	800a17e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a154:	4a0f      	ldr	r2, [pc, #60]	@ (800a194 <vQueueAddToRegistry+0x50>)
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d10b      	bne.n	800a178 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a160:	490c      	ldr	r1, [pc, #48]	@ (800a194 <vQueueAddToRegistry+0x50>)
 800a162:	68fb      	ldr	r3, [r7, #12]
 800a164:	683a      	ldr	r2, [r7, #0]
 800a166:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a16a:	4a0a      	ldr	r2, [pc, #40]	@ (800a194 <vQueueAddToRegistry+0x50>)
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	00db      	lsls	r3, r3, #3
 800a170:	4413      	add	r3, r2
 800a172:	687a      	ldr	r2, [r7, #4]
 800a174:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a176:	e006      	b.n	800a186 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a178:	68fb      	ldr	r3, [r7, #12]
 800a17a:	3301      	adds	r3, #1
 800a17c:	60fb      	str	r3, [r7, #12]
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	2b07      	cmp	r3, #7
 800a182:	d9e7      	bls.n	800a154 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a184:	bf00      	nop
 800a186:	bf00      	nop
 800a188:	3714      	adds	r7, #20
 800a18a:	46bd      	mov	sp, r7
 800a18c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a190:	4770      	bx	lr
 800a192:	bf00      	nop
 800a194:	20000b5c 	.word	0x20000b5c

0800a198 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800a198:	b480      	push	{r7}
 800a19a:	b085      	sub	sp, #20
 800a19c:	af00      	add	r7, sp, #0
 800a19e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a1a0:	2300      	movs	r3, #0
 800a1a2:	60fb      	str	r3, [r7, #12]
 800a1a4:	e016      	b.n	800a1d4 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800a1a6:	4a10      	ldr	r2, [pc, #64]	@ (800a1e8 <vQueueUnregisterQueue+0x50>)
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	00db      	lsls	r3, r3, #3
 800a1ac:	4413      	add	r3, r2
 800a1ae:	685b      	ldr	r3, [r3, #4]
 800a1b0:	687a      	ldr	r2, [r7, #4]
 800a1b2:	429a      	cmp	r2, r3
 800a1b4:	d10b      	bne.n	800a1ce <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800a1b6:	4a0c      	ldr	r2, [pc, #48]	@ (800a1e8 <vQueueUnregisterQueue+0x50>)
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	2100      	movs	r1, #0
 800a1bc:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800a1c0:	4a09      	ldr	r2, [pc, #36]	@ (800a1e8 <vQueueUnregisterQueue+0x50>)
 800a1c2:	68fb      	ldr	r3, [r7, #12]
 800a1c4:	00db      	lsls	r3, r3, #3
 800a1c6:	4413      	add	r3, r2
 800a1c8:	2200      	movs	r2, #0
 800a1ca:	605a      	str	r2, [r3, #4]
				break;
 800a1cc:	e006      	b.n	800a1dc <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	3301      	adds	r3, #1
 800a1d2:	60fb      	str	r3, [r7, #12]
 800a1d4:	68fb      	ldr	r3, [r7, #12]
 800a1d6:	2b07      	cmp	r3, #7
 800a1d8:	d9e5      	bls.n	800a1a6 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800a1da:	bf00      	nop
 800a1dc:	bf00      	nop
 800a1de:	3714      	adds	r7, #20
 800a1e0:	46bd      	mov	sp, r7
 800a1e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1e6:	4770      	bx	lr
 800a1e8:	20000b5c 	.word	0x20000b5c

0800a1ec <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a1ec:	b580      	push	{r7, lr}
 800a1ee:	b086      	sub	sp, #24
 800a1f0:	af00      	add	r7, sp, #0
 800a1f2:	60f8      	str	r0, [r7, #12]
 800a1f4:	60b9      	str	r1, [r7, #8]
 800a1f6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a1fc:	f001 fcec 	bl	800bbd8 <vPortEnterCritical>
 800a200:	697b      	ldr	r3, [r7, #20]
 800a202:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a206:	b25b      	sxtb	r3, r3
 800a208:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a20c:	d103      	bne.n	800a216 <vQueueWaitForMessageRestricted+0x2a>
 800a20e:	697b      	ldr	r3, [r7, #20]
 800a210:	2200      	movs	r2, #0
 800a212:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a216:	697b      	ldr	r3, [r7, #20]
 800a218:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a21c:	b25b      	sxtb	r3, r3
 800a21e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a222:	d103      	bne.n	800a22c <vQueueWaitForMessageRestricted+0x40>
 800a224:	697b      	ldr	r3, [r7, #20]
 800a226:	2200      	movs	r2, #0
 800a228:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a22c:	f001 fd06 	bl	800bc3c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a230:	697b      	ldr	r3, [r7, #20]
 800a232:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a234:	2b00      	cmp	r3, #0
 800a236:	d106      	bne.n	800a246 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a238:	697b      	ldr	r3, [r7, #20]
 800a23a:	3324      	adds	r3, #36	@ 0x24
 800a23c:	687a      	ldr	r2, [r7, #4]
 800a23e:	68b9      	ldr	r1, [r7, #8]
 800a240:	4618      	mov	r0, r3
 800a242:	f000 fc6d 	bl	800ab20 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a246:	6978      	ldr	r0, [r7, #20]
 800a248:	f7ff fefc 	bl	800a044 <prvUnlockQueue>
	}
 800a24c:	bf00      	nop
 800a24e:	3718      	adds	r7, #24
 800a250:	46bd      	mov	sp, r7
 800a252:	bd80      	pop	{r7, pc}

0800a254 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a254:	b580      	push	{r7, lr}
 800a256:	b08e      	sub	sp, #56	@ 0x38
 800a258:	af04      	add	r7, sp, #16
 800a25a:	60f8      	str	r0, [r7, #12]
 800a25c:	60b9      	str	r1, [r7, #8]
 800a25e:	607a      	str	r2, [r7, #4]
 800a260:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a262:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a264:	2b00      	cmp	r3, #0
 800a266:	d10b      	bne.n	800a280 <xTaskCreateStatic+0x2c>
	__asm volatile
 800a268:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a26c:	f383 8811 	msr	BASEPRI, r3
 800a270:	f3bf 8f6f 	isb	sy
 800a274:	f3bf 8f4f 	dsb	sy
 800a278:	623b      	str	r3, [r7, #32]
}
 800a27a:	bf00      	nop
 800a27c:	bf00      	nop
 800a27e:	e7fd      	b.n	800a27c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a280:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a282:	2b00      	cmp	r3, #0
 800a284:	d10b      	bne.n	800a29e <xTaskCreateStatic+0x4a>
	__asm volatile
 800a286:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a28a:	f383 8811 	msr	BASEPRI, r3
 800a28e:	f3bf 8f6f 	isb	sy
 800a292:	f3bf 8f4f 	dsb	sy
 800a296:	61fb      	str	r3, [r7, #28]
}
 800a298:	bf00      	nop
 800a29a:	bf00      	nop
 800a29c:	e7fd      	b.n	800a29a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a29e:	23a8      	movs	r3, #168	@ 0xa8
 800a2a0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a2a2:	693b      	ldr	r3, [r7, #16]
 800a2a4:	2ba8      	cmp	r3, #168	@ 0xa8
 800a2a6:	d00b      	beq.n	800a2c0 <xTaskCreateStatic+0x6c>
	__asm volatile
 800a2a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2ac:	f383 8811 	msr	BASEPRI, r3
 800a2b0:	f3bf 8f6f 	isb	sy
 800a2b4:	f3bf 8f4f 	dsb	sy
 800a2b8:	61bb      	str	r3, [r7, #24]
}
 800a2ba:	bf00      	nop
 800a2bc:	bf00      	nop
 800a2be:	e7fd      	b.n	800a2bc <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a2c0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a2c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d01e      	beq.n	800a306 <xTaskCreateStatic+0xb2>
 800a2c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d01b      	beq.n	800a306 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a2ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2d0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a2d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2d4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a2d6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a2d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2da:	2202      	movs	r2, #2
 800a2dc:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a2e0:	2300      	movs	r3, #0
 800a2e2:	9303      	str	r3, [sp, #12]
 800a2e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2e6:	9302      	str	r3, [sp, #8]
 800a2e8:	f107 0314 	add.w	r3, r7, #20
 800a2ec:	9301      	str	r3, [sp, #4]
 800a2ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2f0:	9300      	str	r3, [sp, #0]
 800a2f2:	683b      	ldr	r3, [r7, #0]
 800a2f4:	687a      	ldr	r2, [r7, #4]
 800a2f6:	68b9      	ldr	r1, [r7, #8]
 800a2f8:	68f8      	ldr	r0, [r7, #12]
 800a2fa:	f000 f851 	bl	800a3a0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a2fe:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a300:	f000 f8f6 	bl	800a4f0 <prvAddNewTaskToReadyList>
 800a304:	e001      	b.n	800a30a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800a306:	2300      	movs	r3, #0
 800a308:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a30a:	697b      	ldr	r3, [r7, #20]
	}
 800a30c:	4618      	mov	r0, r3
 800a30e:	3728      	adds	r7, #40	@ 0x28
 800a310:	46bd      	mov	sp, r7
 800a312:	bd80      	pop	{r7, pc}

0800a314 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a314:	b580      	push	{r7, lr}
 800a316:	b08c      	sub	sp, #48	@ 0x30
 800a318:	af04      	add	r7, sp, #16
 800a31a:	60f8      	str	r0, [r7, #12]
 800a31c:	60b9      	str	r1, [r7, #8]
 800a31e:	603b      	str	r3, [r7, #0]
 800a320:	4613      	mov	r3, r2
 800a322:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a324:	88fb      	ldrh	r3, [r7, #6]
 800a326:	009b      	lsls	r3, r3, #2
 800a328:	4618      	mov	r0, r3
 800a32a:	f001 fd77 	bl	800be1c <pvPortMalloc>
 800a32e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a330:	697b      	ldr	r3, [r7, #20]
 800a332:	2b00      	cmp	r3, #0
 800a334:	d00e      	beq.n	800a354 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a336:	20a8      	movs	r0, #168	@ 0xa8
 800a338:	f001 fd70 	bl	800be1c <pvPortMalloc>
 800a33c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a33e:	69fb      	ldr	r3, [r7, #28]
 800a340:	2b00      	cmp	r3, #0
 800a342:	d003      	beq.n	800a34c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a344:	69fb      	ldr	r3, [r7, #28]
 800a346:	697a      	ldr	r2, [r7, #20]
 800a348:	631a      	str	r2, [r3, #48]	@ 0x30
 800a34a:	e005      	b.n	800a358 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a34c:	6978      	ldr	r0, [r7, #20]
 800a34e:	f001 fe33 	bl	800bfb8 <vPortFree>
 800a352:	e001      	b.n	800a358 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a354:	2300      	movs	r3, #0
 800a356:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a358:	69fb      	ldr	r3, [r7, #28]
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d017      	beq.n	800a38e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a35e:	69fb      	ldr	r3, [r7, #28]
 800a360:	2200      	movs	r2, #0
 800a362:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a366:	88fa      	ldrh	r2, [r7, #6]
 800a368:	2300      	movs	r3, #0
 800a36a:	9303      	str	r3, [sp, #12]
 800a36c:	69fb      	ldr	r3, [r7, #28]
 800a36e:	9302      	str	r3, [sp, #8]
 800a370:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a372:	9301      	str	r3, [sp, #4]
 800a374:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a376:	9300      	str	r3, [sp, #0]
 800a378:	683b      	ldr	r3, [r7, #0]
 800a37a:	68b9      	ldr	r1, [r7, #8]
 800a37c:	68f8      	ldr	r0, [r7, #12]
 800a37e:	f000 f80f 	bl	800a3a0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a382:	69f8      	ldr	r0, [r7, #28]
 800a384:	f000 f8b4 	bl	800a4f0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a388:	2301      	movs	r3, #1
 800a38a:	61bb      	str	r3, [r7, #24]
 800a38c:	e002      	b.n	800a394 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a38e:	f04f 33ff 	mov.w	r3, #4294967295
 800a392:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a394:	69bb      	ldr	r3, [r7, #24]
	}
 800a396:	4618      	mov	r0, r3
 800a398:	3720      	adds	r7, #32
 800a39a:	46bd      	mov	sp, r7
 800a39c:	bd80      	pop	{r7, pc}
	...

0800a3a0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a3a0:	b580      	push	{r7, lr}
 800a3a2:	b088      	sub	sp, #32
 800a3a4:	af00      	add	r7, sp, #0
 800a3a6:	60f8      	str	r0, [r7, #12]
 800a3a8:	60b9      	str	r1, [r7, #8]
 800a3aa:	607a      	str	r2, [r7, #4]
 800a3ac:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a3ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3b0:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	009b      	lsls	r3, r3, #2
 800a3b6:	461a      	mov	r2, r3
 800a3b8:	21a5      	movs	r1, #165	@ 0xa5
 800a3ba:	f001 ff1d 	bl	800c1f8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a3be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3c0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a3c8:	3b01      	subs	r3, #1
 800a3ca:	009b      	lsls	r3, r3, #2
 800a3cc:	4413      	add	r3, r2
 800a3ce:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a3d0:	69bb      	ldr	r3, [r7, #24]
 800a3d2:	f023 0307 	bic.w	r3, r3, #7
 800a3d6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a3d8:	69bb      	ldr	r3, [r7, #24]
 800a3da:	f003 0307 	and.w	r3, r3, #7
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d00b      	beq.n	800a3fa <prvInitialiseNewTask+0x5a>
	__asm volatile
 800a3e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3e6:	f383 8811 	msr	BASEPRI, r3
 800a3ea:	f3bf 8f6f 	isb	sy
 800a3ee:	f3bf 8f4f 	dsb	sy
 800a3f2:	617b      	str	r3, [r7, #20]
}
 800a3f4:	bf00      	nop
 800a3f6:	bf00      	nop
 800a3f8:	e7fd      	b.n	800a3f6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a3fa:	68bb      	ldr	r3, [r7, #8]
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d01f      	beq.n	800a440 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a400:	2300      	movs	r3, #0
 800a402:	61fb      	str	r3, [r7, #28]
 800a404:	e012      	b.n	800a42c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a406:	68ba      	ldr	r2, [r7, #8]
 800a408:	69fb      	ldr	r3, [r7, #28]
 800a40a:	4413      	add	r3, r2
 800a40c:	7819      	ldrb	r1, [r3, #0]
 800a40e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a410:	69fb      	ldr	r3, [r7, #28]
 800a412:	4413      	add	r3, r2
 800a414:	3334      	adds	r3, #52	@ 0x34
 800a416:	460a      	mov	r2, r1
 800a418:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a41a:	68ba      	ldr	r2, [r7, #8]
 800a41c:	69fb      	ldr	r3, [r7, #28]
 800a41e:	4413      	add	r3, r2
 800a420:	781b      	ldrb	r3, [r3, #0]
 800a422:	2b00      	cmp	r3, #0
 800a424:	d006      	beq.n	800a434 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a426:	69fb      	ldr	r3, [r7, #28]
 800a428:	3301      	adds	r3, #1
 800a42a:	61fb      	str	r3, [r7, #28]
 800a42c:	69fb      	ldr	r3, [r7, #28]
 800a42e:	2b0f      	cmp	r3, #15
 800a430:	d9e9      	bls.n	800a406 <prvInitialiseNewTask+0x66>
 800a432:	e000      	b.n	800a436 <prvInitialiseNewTask+0x96>
			{
				break;
 800a434:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a436:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a438:	2200      	movs	r2, #0
 800a43a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a43e:	e003      	b.n	800a448 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a440:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a442:	2200      	movs	r2, #0
 800a444:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a448:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a44a:	2b37      	cmp	r3, #55	@ 0x37
 800a44c:	d901      	bls.n	800a452 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a44e:	2337      	movs	r3, #55	@ 0x37
 800a450:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a452:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a454:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a456:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a458:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a45a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a45c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800a45e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a460:	2200      	movs	r2, #0
 800a462:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a464:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a466:	3304      	adds	r3, #4
 800a468:	4618      	mov	r0, r3
 800a46a:	f7fe fe33 	bl	80090d4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a46e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a470:	3318      	adds	r3, #24
 800a472:	4618      	mov	r0, r3
 800a474:	f7fe fe2e 	bl	80090d4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a478:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a47a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a47c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a47e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a480:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a484:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a486:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a488:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a48a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a48c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a48e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a490:	2200      	movs	r2, #0
 800a492:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a496:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a498:	2200      	movs	r2, #0
 800a49a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800a49e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4a0:	3354      	adds	r3, #84	@ 0x54
 800a4a2:	224c      	movs	r2, #76	@ 0x4c
 800a4a4:	2100      	movs	r1, #0
 800a4a6:	4618      	mov	r0, r3
 800a4a8:	f001 fea6 	bl	800c1f8 <memset>
 800a4ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4ae:	4a0d      	ldr	r2, [pc, #52]	@ (800a4e4 <prvInitialiseNewTask+0x144>)
 800a4b0:	659a      	str	r2, [r3, #88]	@ 0x58
 800a4b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4b4:	4a0c      	ldr	r2, [pc, #48]	@ (800a4e8 <prvInitialiseNewTask+0x148>)
 800a4b6:	65da      	str	r2, [r3, #92]	@ 0x5c
 800a4b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4ba:	4a0c      	ldr	r2, [pc, #48]	@ (800a4ec <prvInitialiseNewTask+0x14c>)
 800a4bc:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a4be:	683a      	ldr	r2, [r7, #0]
 800a4c0:	68f9      	ldr	r1, [r7, #12]
 800a4c2:	69b8      	ldr	r0, [r7, #24]
 800a4c4:	f001 fa5a 	bl	800b97c <pxPortInitialiseStack>
 800a4c8:	4602      	mov	r2, r0
 800a4ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4cc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a4ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d002      	beq.n	800a4da <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a4d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a4d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a4d8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a4da:	bf00      	nop
 800a4dc:	3720      	adds	r7, #32
 800a4de:	46bd      	mov	sp, r7
 800a4e0:	bd80      	pop	{r7, pc}
 800a4e2:	bf00      	nop
 800a4e4:	20001df0 	.word	0x20001df0
 800a4e8:	20001e58 	.word	0x20001e58
 800a4ec:	20001ec0 	.word	0x20001ec0

0800a4f0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a4f0:	b580      	push	{r7, lr}
 800a4f2:	b082      	sub	sp, #8
 800a4f4:	af00      	add	r7, sp, #0
 800a4f6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a4f8:	f001 fb6e 	bl	800bbd8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a4fc:	4b2d      	ldr	r3, [pc, #180]	@ (800a5b4 <prvAddNewTaskToReadyList+0xc4>)
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	3301      	adds	r3, #1
 800a502:	4a2c      	ldr	r2, [pc, #176]	@ (800a5b4 <prvAddNewTaskToReadyList+0xc4>)
 800a504:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a506:	4b2c      	ldr	r3, [pc, #176]	@ (800a5b8 <prvAddNewTaskToReadyList+0xc8>)
 800a508:	681b      	ldr	r3, [r3, #0]
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d109      	bne.n	800a522 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a50e:	4a2a      	ldr	r2, [pc, #168]	@ (800a5b8 <prvAddNewTaskToReadyList+0xc8>)
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a514:	4b27      	ldr	r3, [pc, #156]	@ (800a5b4 <prvAddNewTaskToReadyList+0xc4>)
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	2b01      	cmp	r3, #1
 800a51a:	d110      	bne.n	800a53e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a51c:	f000 fc2e 	bl	800ad7c <prvInitialiseTaskLists>
 800a520:	e00d      	b.n	800a53e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a522:	4b26      	ldr	r3, [pc, #152]	@ (800a5bc <prvAddNewTaskToReadyList+0xcc>)
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	2b00      	cmp	r3, #0
 800a528:	d109      	bne.n	800a53e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a52a:	4b23      	ldr	r3, [pc, #140]	@ (800a5b8 <prvAddNewTaskToReadyList+0xc8>)
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a534:	429a      	cmp	r2, r3
 800a536:	d802      	bhi.n	800a53e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a538:	4a1f      	ldr	r2, [pc, #124]	@ (800a5b8 <prvAddNewTaskToReadyList+0xc8>)
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a53e:	4b20      	ldr	r3, [pc, #128]	@ (800a5c0 <prvAddNewTaskToReadyList+0xd0>)
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	3301      	adds	r3, #1
 800a544:	4a1e      	ldr	r2, [pc, #120]	@ (800a5c0 <prvAddNewTaskToReadyList+0xd0>)
 800a546:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a548:	4b1d      	ldr	r3, [pc, #116]	@ (800a5c0 <prvAddNewTaskToReadyList+0xd0>)
 800a54a:	681a      	ldr	r2, [r3, #0]
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a554:	4b1b      	ldr	r3, [pc, #108]	@ (800a5c4 <prvAddNewTaskToReadyList+0xd4>)
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	429a      	cmp	r2, r3
 800a55a:	d903      	bls.n	800a564 <prvAddNewTaskToReadyList+0x74>
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a560:	4a18      	ldr	r2, [pc, #96]	@ (800a5c4 <prvAddNewTaskToReadyList+0xd4>)
 800a562:	6013      	str	r3, [r2, #0]
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a568:	4613      	mov	r3, r2
 800a56a:	009b      	lsls	r3, r3, #2
 800a56c:	4413      	add	r3, r2
 800a56e:	009b      	lsls	r3, r3, #2
 800a570:	4a15      	ldr	r2, [pc, #84]	@ (800a5c8 <prvAddNewTaskToReadyList+0xd8>)
 800a572:	441a      	add	r2, r3
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	3304      	adds	r3, #4
 800a578:	4619      	mov	r1, r3
 800a57a:	4610      	mov	r0, r2
 800a57c:	f7fe fdb7 	bl	80090ee <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a580:	f001 fb5c 	bl	800bc3c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a584:	4b0d      	ldr	r3, [pc, #52]	@ (800a5bc <prvAddNewTaskToReadyList+0xcc>)
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d00e      	beq.n	800a5aa <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a58c:	4b0a      	ldr	r3, [pc, #40]	@ (800a5b8 <prvAddNewTaskToReadyList+0xc8>)
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a596:	429a      	cmp	r2, r3
 800a598:	d207      	bcs.n	800a5aa <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a59a:	4b0c      	ldr	r3, [pc, #48]	@ (800a5cc <prvAddNewTaskToReadyList+0xdc>)
 800a59c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a5a0:	601a      	str	r2, [r3, #0]
 800a5a2:	f3bf 8f4f 	dsb	sy
 800a5a6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a5aa:	bf00      	nop
 800a5ac:	3708      	adds	r7, #8
 800a5ae:	46bd      	mov	sp, r7
 800a5b0:	bd80      	pop	{r7, pc}
 800a5b2:	bf00      	nop
 800a5b4:	20001070 	.word	0x20001070
 800a5b8:	20000b9c 	.word	0x20000b9c
 800a5bc:	2000107c 	.word	0x2000107c
 800a5c0:	2000108c 	.word	0x2000108c
 800a5c4:	20001078 	.word	0x20001078
 800a5c8:	20000ba0 	.word	0x20000ba0
 800a5cc:	e000ed04 	.word	0xe000ed04

0800a5d0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a5d0:	b580      	push	{r7, lr}
 800a5d2:	b084      	sub	sp, #16
 800a5d4:	af00      	add	r7, sp, #0
 800a5d6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a5d8:	2300      	movs	r3, #0
 800a5da:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	d018      	beq.n	800a614 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a5e2:	4b14      	ldr	r3, [pc, #80]	@ (800a634 <vTaskDelay+0x64>)
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d00b      	beq.n	800a602 <vTaskDelay+0x32>
	__asm volatile
 800a5ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5ee:	f383 8811 	msr	BASEPRI, r3
 800a5f2:	f3bf 8f6f 	isb	sy
 800a5f6:	f3bf 8f4f 	dsb	sy
 800a5fa:	60bb      	str	r3, [r7, #8]
}
 800a5fc:	bf00      	nop
 800a5fe:	bf00      	nop
 800a600:	e7fd      	b.n	800a5fe <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800a602:	f000 f88b 	bl	800a71c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a606:	2100      	movs	r1, #0
 800a608:	6878      	ldr	r0, [r7, #4]
 800a60a:	f000 fe09 	bl	800b220 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a60e:	f000 f893 	bl	800a738 <xTaskResumeAll>
 800a612:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	2b00      	cmp	r3, #0
 800a618:	d107      	bne.n	800a62a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800a61a:	4b07      	ldr	r3, [pc, #28]	@ (800a638 <vTaskDelay+0x68>)
 800a61c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a620:	601a      	str	r2, [r3, #0]
 800a622:	f3bf 8f4f 	dsb	sy
 800a626:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a62a:	bf00      	nop
 800a62c:	3710      	adds	r7, #16
 800a62e:	46bd      	mov	sp, r7
 800a630:	bd80      	pop	{r7, pc}
 800a632:	bf00      	nop
 800a634:	20001098 	.word	0x20001098
 800a638:	e000ed04 	.word	0xe000ed04

0800a63c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a63c:	b580      	push	{r7, lr}
 800a63e:	b08a      	sub	sp, #40	@ 0x28
 800a640:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a642:	2300      	movs	r3, #0
 800a644:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a646:	2300      	movs	r3, #0
 800a648:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a64a:	463a      	mov	r2, r7
 800a64c:	1d39      	adds	r1, r7, #4
 800a64e:	f107 0308 	add.w	r3, r7, #8
 800a652:	4618      	mov	r0, r3
 800a654:	f7fe fcea 	bl	800902c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a658:	6839      	ldr	r1, [r7, #0]
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	68ba      	ldr	r2, [r7, #8]
 800a65e:	9202      	str	r2, [sp, #8]
 800a660:	9301      	str	r3, [sp, #4]
 800a662:	2300      	movs	r3, #0
 800a664:	9300      	str	r3, [sp, #0]
 800a666:	2300      	movs	r3, #0
 800a668:	460a      	mov	r2, r1
 800a66a:	4924      	ldr	r1, [pc, #144]	@ (800a6fc <vTaskStartScheduler+0xc0>)
 800a66c:	4824      	ldr	r0, [pc, #144]	@ (800a700 <vTaskStartScheduler+0xc4>)
 800a66e:	f7ff fdf1 	bl	800a254 <xTaskCreateStatic>
 800a672:	4603      	mov	r3, r0
 800a674:	4a23      	ldr	r2, [pc, #140]	@ (800a704 <vTaskStartScheduler+0xc8>)
 800a676:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a678:	4b22      	ldr	r3, [pc, #136]	@ (800a704 <vTaskStartScheduler+0xc8>)
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d002      	beq.n	800a686 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a680:	2301      	movs	r3, #1
 800a682:	617b      	str	r3, [r7, #20]
 800a684:	e001      	b.n	800a68a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a686:	2300      	movs	r3, #0
 800a688:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800a68a:	697b      	ldr	r3, [r7, #20]
 800a68c:	2b01      	cmp	r3, #1
 800a68e:	d102      	bne.n	800a696 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800a690:	f000 fe1a 	bl	800b2c8 <xTimerCreateTimerTask>
 800a694:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a696:	697b      	ldr	r3, [r7, #20]
 800a698:	2b01      	cmp	r3, #1
 800a69a:	d11b      	bne.n	800a6d4 <vTaskStartScheduler+0x98>
	__asm volatile
 800a69c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6a0:	f383 8811 	msr	BASEPRI, r3
 800a6a4:	f3bf 8f6f 	isb	sy
 800a6a8:	f3bf 8f4f 	dsb	sy
 800a6ac:	613b      	str	r3, [r7, #16]
}
 800a6ae:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a6b0:	4b15      	ldr	r3, [pc, #84]	@ (800a708 <vTaskStartScheduler+0xcc>)
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	3354      	adds	r3, #84	@ 0x54
 800a6b6:	4a15      	ldr	r2, [pc, #84]	@ (800a70c <vTaskStartScheduler+0xd0>)
 800a6b8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a6ba:	4b15      	ldr	r3, [pc, #84]	@ (800a710 <vTaskStartScheduler+0xd4>)
 800a6bc:	f04f 32ff 	mov.w	r2, #4294967295
 800a6c0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a6c2:	4b14      	ldr	r3, [pc, #80]	@ (800a714 <vTaskStartScheduler+0xd8>)
 800a6c4:	2201      	movs	r2, #1
 800a6c6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a6c8:	4b13      	ldr	r3, [pc, #76]	@ (800a718 <vTaskStartScheduler+0xdc>)
 800a6ca:	2200      	movs	r2, #0
 800a6cc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a6ce:	f001 f9df 	bl	800ba90 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a6d2:	e00f      	b.n	800a6f4 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a6d4:	697b      	ldr	r3, [r7, #20]
 800a6d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6da:	d10b      	bne.n	800a6f4 <vTaskStartScheduler+0xb8>
	__asm volatile
 800a6dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6e0:	f383 8811 	msr	BASEPRI, r3
 800a6e4:	f3bf 8f6f 	isb	sy
 800a6e8:	f3bf 8f4f 	dsb	sy
 800a6ec:	60fb      	str	r3, [r7, #12]
}
 800a6ee:	bf00      	nop
 800a6f0:	bf00      	nop
 800a6f2:	e7fd      	b.n	800a6f0 <vTaskStartScheduler+0xb4>
}
 800a6f4:	bf00      	nop
 800a6f6:	3718      	adds	r7, #24
 800a6f8:	46bd      	mov	sp, r7
 800a6fa:	bd80      	pop	{r7, pc}
 800a6fc:	0800c408 	.word	0x0800c408
 800a700:	0800ad4d 	.word	0x0800ad4d
 800a704:	20001094 	.word	0x20001094
 800a708:	20000b9c 	.word	0x20000b9c
 800a70c:	2000004c 	.word	0x2000004c
 800a710:	20001090 	.word	0x20001090
 800a714:	2000107c 	.word	0x2000107c
 800a718:	20001074 	.word	0x20001074

0800a71c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a71c:	b480      	push	{r7}
 800a71e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800a720:	4b04      	ldr	r3, [pc, #16]	@ (800a734 <vTaskSuspendAll+0x18>)
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	3301      	adds	r3, #1
 800a726:	4a03      	ldr	r2, [pc, #12]	@ (800a734 <vTaskSuspendAll+0x18>)
 800a728:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800a72a:	bf00      	nop
 800a72c:	46bd      	mov	sp, r7
 800a72e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a732:	4770      	bx	lr
 800a734:	20001098 	.word	0x20001098

0800a738 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a738:	b580      	push	{r7, lr}
 800a73a:	b084      	sub	sp, #16
 800a73c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a73e:	2300      	movs	r3, #0
 800a740:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a742:	2300      	movs	r3, #0
 800a744:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a746:	4b42      	ldr	r3, [pc, #264]	@ (800a850 <xTaskResumeAll+0x118>)
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d10b      	bne.n	800a766 <xTaskResumeAll+0x2e>
	__asm volatile
 800a74e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a752:	f383 8811 	msr	BASEPRI, r3
 800a756:	f3bf 8f6f 	isb	sy
 800a75a:	f3bf 8f4f 	dsb	sy
 800a75e:	603b      	str	r3, [r7, #0]
}
 800a760:	bf00      	nop
 800a762:	bf00      	nop
 800a764:	e7fd      	b.n	800a762 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a766:	f001 fa37 	bl	800bbd8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a76a:	4b39      	ldr	r3, [pc, #228]	@ (800a850 <xTaskResumeAll+0x118>)
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	3b01      	subs	r3, #1
 800a770:	4a37      	ldr	r2, [pc, #220]	@ (800a850 <xTaskResumeAll+0x118>)
 800a772:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a774:	4b36      	ldr	r3, [pc, #216]	@ (800a850 <xTaskResumeAll+0x118>)
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d162      	bne.n	800a842 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a77c:	4b35      	ldr	r3, [pc, #212]	@ (800a854 <xTaskResumeAll+0x11c>)
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	2b00      	cmp	r3, #0
 800a782:	d05e      	beq.n	800a842 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a784:	e02f      	b.n	800a7e6 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a786:	4b34      	ldr	r3, [pc, #208]	@ (800a858 <xTaskResumeAll+0x120>)
 800a788:	68db      	ldr	r3, [r3, #12]
 800a78a:	68db      	ldr	r3, [r3, #12]
 800a78c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	3318      	adds	r3, #24
 800a792:	4618      	mov	r0, r3
 800a794:	f7fe fd08 	bl	80091a8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a798:	68fb      	ldr	r3, [r7, #12]
 800a79a:	3304      	adds	r3, #4
 800a79c:	4618      	mov	r0, r3
 800a79e:	f7fe fd03 	bl	80091a8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a7a6:	4b2d      	ldr	r3, [pc, #180]	@ (800a85c <xTaskResumeAll+0x124>)
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	429a      	cmp	r2, r3
 800a7ac:	d903      	bls.n	800a7b6 <xTaskResumeAll+0x7e>
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7b2:	4a2a      	ldr	r2, [pc, #168]	@ (800a85c <xTaskResumeAll+0x124>)
 800a7b4:	6013      	str	r3, [r2, #0]
 800a7b6:	68fb      	ldr	r3, [r7, #12]
 800a7b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a7ba:	4613      	mov	r3, r2
 800a7bc:	009b      	lsls	r3, r3, #2
 800a7be:	4413      	add	r3, r2
 800a7c0:	009b      	lsls	r3, r3, #2
 800a7c2:	4a27      	ldr	r2, [pc, #156]	@ (800a860 <xTaskResumeAll+0x128>)
 800a7c4:	441a      	add	r2, r3
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	3304      	adds	r3, #4
 800a7ca:	4619      	mov	r1, r3
 800a7cc:	4610      	mov	r0, r2
 800a7ce:	f7fe fc8e 	bl	80090ee <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a7d6:	4b23      	ldr	r3, [pc, #140]	@ (800a864 <xTaskResumeAll+0x12c>)
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7dc:	429a      	cmp	r2, r3
 800a7de:	d302      	bcc.n	800a7e6 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800a7e0:	4b21      	ldr	r3, [pc, #132]	@ (800a868 <xTaskResumeAll+0x130>)
 800a7e2:	2201      	movs	r2, #1
 800a7e4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a7e6:	4b1c      	ldr	r3, [pc, #112]	@ (800a858 <xTaskResumeAll+0x120>)
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d1cb      	bne.n	800a786 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	d001      	beq.n	800a7f8 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a7f4:	f000 fb66 	bl	800aec4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a7f8:	4b1c      	ldr	r3, [pc, #112]	@ (800a86c <xTaskResumeAll+0x134>)
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	2b00      	cmp	r3, #0
 800a802:	d010      	beq.n	800a826 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a804:	f000 f846 	bl	800a894 <xTaskIncrementTick>
 800a808:	4603      	mov	r3, r0
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	d002      	beq.n	800a814 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800a80e:	4b16      	ldr	r3, [pc, #88]	@ (800a868 <xTaskResumeAll+0x130>)
 800a810:	2201      	movs	r2, #1
 800a812:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	3b01      	subs	r3, #1
 800a818:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	d1f1      	bne.n	800a804 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800a820:	4b12      	ldr	r3, [pc, #72]	@ (800a86c <xTaskResumeAll+0x134>)
 800a822:	2200      	movs	r2, #0
 800a824:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a826:	4b10      	ldr	r3, [pc, #64]	@ (800a868 <xTaskResumeAll+0x130>)
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	2b00      	cmp	r3, #0
 800a82c:	d009      	beq.n	800a842 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a82e:	2301      	movs	r3, #1
 800a830:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a832:	4b0f      	ldr	r3, [pc, #60]	@ (800a870 <xTaskResumeAll+0x138>)
 800a834:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a838:	601a      	str	r2, [r3, #0]
 800a83a:	f3bf 8f4f 	dsb	sy
 800a83e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a842:	f001 f9fb 	bl	800bc3c <vPortExitCritical>

	return xAlreadyYielded;
 800a846:	68bb      	ldr	r3, [r7, #8]
}
 800a848:	4618      	mov	r0, r3
 800a84a:	3710      	adds	r7, #16
 800a84c:	46bd      	mov	sp, r7
 800a84e:	bd80      	pop	{r7, pc}
 800a850:	20001098 	.word	0x20001098
 800a854:	20001070 	.word	0x20001070
 800a858:	20001030 	.word	0x20001030
 800a85c:	20001078 	.word	0x20001078
 800a860:	20000ba0 	.word	0x20000ba0
 800a864:	20000b9c 	.word	0x20000b9c
 800a868:	20001084 	.word	0x20001084
 800a86c:	20001080 	.word	0x20001080
 800a870:	e000ed04 	.word	0xe000ed04

0800a874 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a874:	b480      	push	{r7}
 800a876:	b083      	sub	sp, #12
 800a878:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800a87a:	4b05      	ldr	r3, [pc, #20]	@ (800a890 <xTaskGetTickCount+0x1c>)
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800a880:	687b      	ldr	r3, [r7, #4]
}
 800a882:	4618      	mov	r0, r3
 800a884:	370c      	adds	r7, #12
 800a886:	46bd      	mov	sp, r7
 800a888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a88c:	4770      	bx	lr
 800a88e:	bf00      	nop
 800a890:	20001074 	.word	0x20001074

0800a894 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a894:	b580      	push	{r7, lr}
 800a896:	b086      	sub	sp, #24
 800a898:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a89a:	2300      	movs	r3, #0
 800a89c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a89e:	4b4f      	ldr	r3, [pc, #316]	@ (800a9dc <xTaskIncrementTick+0x148>)
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	f040 8090 	bne.w	800a9c8 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a8a8:	4b4d      	ldr	r3, [pc, #308]	@ (800a9e0 <xTaskIncrementTick+0x14c>)
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	3301      	adds	r3, #1
 800a8ae:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a8b0:	4a4b      	ldr	r2, [pc, #300]	@ (800a9e0 <xTaskIncrementTick+0x14c>)
 800a8b2:	693b      	ldr	r3, [r7, #16]
 800a8b4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a8b6:	693b      	ldr	r3, [r7, #16]
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d121      	bne.n	800a900 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800a8bc:	4b49      	ldr	r3, [pc, #292]	@ (800a9e4 <xTaskIncrementTick+0x150>)
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d00b      	beq.n	800a8de <xTaskIncrementTick+0x4a>
	__asm volatile
 800a8c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8ca:	f383 8811 	msr	BASEPRI, r3
 800a8ce:	f3bf 8f6f 	isb	sy
 800a8d2:	f3bf 8f4f 	dsb	sy
 800a8d6:	603b      	str	r3, [r7, #0]
}
 800a8d8:	bf00      	nop
 800a8da:	bf00      	nop
 800a8dc:	e7fd      	b.n	800a8da <xTaskIncrementTick+0x46>
 800a8de:	4b41      	ldr	r3, [pc, #260]	@ (800a9e4 <xTaskIncrementTick+0x150>)
 800a8e0:	681b      	ldr	r3, [r3, #0]
 800a8e2:	60fb      	str	r3, [r7, #12]
 800a8e4:	4b40      	ldr	r3, [pc, #256]	@ (800a9e8 <xTaskIncrementTick+0x154>)
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	4a3e      	ldr	r2, [pc, #248]	@ (800a9e4 <xTaskIncrementTick+0x150>)
 800a8ea:	6013      	str	r3, [r2, #0]
 800a8ec:	4a3e      	ldr	r2, [pc, #248]	@ (800a9e8 <xTaskIncrementTick+0x154>)
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	6013      	str	r3, [r2, #0]
 800a8f2:	4b3e      	ldr	r3, [pc, #248]	@ (800a9ec <xTaskIncrementTick+0x158>)
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	3301      	adds	r3, #1
 800a8f8:	4a3c      	ldr	r2, [pc, #240]	@ (800a9ec <xTaskIncrementTick+0x158>)
 800a8fa:	6013      	str	r3, [r2, #0]
 800a8fc:	f000 fae2 	bl	800aec4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a900:	4b3b      	ldr	r3, [pc, #236]	@ (800a9f0 <xTaskIncrementTick+0x15c>)
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	693a      	ldr	r2, [r7, #16]
 800a906:	429a      	cmp	r2, r3
 800a908:	d349      	bcc.n	800a99e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a90a:	4b36      	ldr	r3, [pc, #216]	@ (800a9e4 <xTaskIncrementTick+0x150>)
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	2b00      	cmp	r3, #0
 800a912:	d104      	bne.n	800a91e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a914:	4b36      	ldr	r3, [pc, #216]	@ (800a9f0 <xTaskIncrementTick+0x15c>)
 800a916:	f04f 32ff 	mov.w	r2, #4294967295
 800a91a:	601a      	str	r2, [r3, #0]
					break;
 800a91c:	e03f      	b.n	800a99e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a91e:	4b31      	ldr	r3, [pc, #196]	@ (800a9e4 <xTaskIncrementTick+0x150>)
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	68db      	ldr	r3, [r3, #12]
 800a924:	68db      	ldr	r3, [r3, #12]
 800a926:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a928:	68bb      	ldr	r3, [r7, #8]
 800a92a:	685b      	ldr	r3, [r3, #4]
 800a92c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a92e:	693a      	ldr	r2, [r7, #16]
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	429a      	cmp	r2, r3
 800a934:	d203      	bcs.n	800a93e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a936:	4a2e      	ldr	r2, [pc, #184]	@ (800a9f0 <xTaskIncrementTick+0x15c>)
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a93c:	e02f      	b.n	800a99e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a93e:	68bb      	ldr	r3, [r7, #8]
 800a940:	3304      	adds	r3, #4
 800a942:	4618      	mov	r0, r3
 800a944:	f7fe fc30 	bl	80091a8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a948:	68bb      	ldr	r3, [r7, #8]
 800a94a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	d004      	beq.n	800a95a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a950:	68bb      	ldr	r3, [r7, #8]
 800a952:	3318      	adds	r3, #24
 800a954:	4618      	mov	r0, r3
 800a956:	f7fe fc27 	bl	80091a8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a95a:	68bb      	ldr	r3, [r7, #8]
 800a95c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a95e:	4b25      	ldr	r3, [pc, #148]	@ (800a9f4 <xTaskIncrementTick+0x160>)
 800a960:	681b      	ldr	r3, [r3, #0]
 800a962:	429a      	cmp	r2, r3
 800a964:	d903      	bls.n	800a96e <xTaskIncrementTick+0xda>
 800a966:	68bb      	ldr	r3, [r7, #8]
 800a968:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a96a:	4a22      	ldr	r2, [pc, #136]	@ (800a9f4 <xTaskIncrementTick+0x160>)
 800a96c:	6013      	str	r3, [r2, #0]
 800a96e:	68bb      	ldr	r3, [r7, #8]
 800a970:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a972:	4613      	mov	r3, r2
 800a974:	009b      	lsls	r3, r3, #2
 800a976:	4413      	add	r3, r2
 800a978:	009b      	lsls	r3, r3, #2
 800a97a:	4a1f      	ldr	r2, [pc, #124]	@ (800a9f8 <xTaskIncrementTick+0x164>)
 800a97c:	441a      	add	r2, r3
 800a97e:	68bb      	ldr	r3, [r7, #8]
 800a980:	3304      	adds	r3, #4
 800a982:	4619      	mov	r1, r3
 800a984:	4610      	mov	r0, r2
 800a986:	f7fe fbb2 	bl	80090ee <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a98a:	68bb      	ldr	r3, [r7, #8]
 800a98c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a98e:	4b1b      	ldr	r3, [pc, #108]	@ (800a9fc <xTaskIncrementTick+0x168>)
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a994:	429a      	cmp	r2, r3
 800a996:	d3b8      	bcc.n	800a90a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800a998:	2301      	movs	r3, #1
 800a99a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a99c:	e7b5      	b.n	800a90a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a99e:	4b17      	ldr	r3, [pc, #92]	@ (800a9fc <xTaskIncrementTick+0x168>)
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a9a4:	4914      	ldr	r1, [pc, #80]	@ (800a9f8 <xTaskIncrementTick+0x164>)
 800a9a6:	4613      	mov	r3, r2
 800a9a8:	009b      	lsls	r3, r3, #2
 800a9aa:	4413      	add	r3, r2
 800a9ac:	009b      	lsls	r3, r3, #2
 800a9ae:	440b      	add	r3, r1
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	2b01      	cmp	r3, #1
 800a9b4:	d901      	bls.n	800a9ba <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800a9b6:	2301      	movs	r3, #1
 800a9b8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800a9ba:	4b11      	ldr	r3, [pc, #68]	@ (800aa00 <xTaskIncrementTick+0x16c>)
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d007      	beq.n	800a9d2 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800a9c2:	2301      	movs	r3, #1
 800a9c4:	617b      	str	r3, [r7, #20]
 800a9c6:	e004      	b.n	800a9d2 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800a9c8:	4b0e      	ldr	r3, [pc, #56]	@ (800aa04 <xTaskIncrementTick+0x170>)
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	3301      	adds	r3, #1
 800a9ce:	4a0d      	ldr	r2, [pc, #52]	@ (800aa04 <xTaskIncrementTick+0x170>)
 800a9d0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800a9d2:	697b      	ldr	r3, [r7, #20]
}
 800a9d4:	4618      	mov	r0, r3
 800a9d6:	3718      	adds	r7, #24
 800a9d8:	46bd      	mov	sp, r7
 800a9da:	bd80      	pop	{r7, pc}
 800a9dc:	20001098 	.word	0x20001098
 800a9e0:	20001074 	.word	0x20001074
 800a9e4:	20001028 	.word	0x20001028
 800a9e8:	2000102c 	.word	0x2000102c
 800a9ec:	20001088 	.word	0x20001088
 800a9f0:	20001090 	.word	0x20001090
 800a9f4:	20001078 	.word	0x20001078
 800a9f8:	20000ba0 	.word	0x20000ba0
 800a9fc:	20000b9c 	.word	0x20000b9c
 800aa00:	20001084 	.word	0x20001084
 800aa04:	20001080 	.word	0x20001080

0800aa08 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800aa08:	b480      	push	{r7}
 800aa0a:	b085      	sub	sp, #20
 800aa0c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800aa0e:	4b2b      	ldr	r3, [pc, #172]	@ (800aabc <vTaskSwitchContext+0xb4>)
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	d003      	beq.n	800aa1e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800aa16:	4b2a      	ldr	r3, [pc, #168]	@ (800aac0 <vTaskSwitchContext+0xb8>)
 800aa18:	2201      	movs	r2, #1
 800aa1a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800aa1c:	e047      	b.n	800aaae <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800aa1e:	4b28      	ldr	r3, [pc, #160]	@ (800aac0 <vTaskSwitchContext+0xb8>)
 800aa20:	2200      	movs	r2, #0
 800aa22:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aa24:	4b27      	ldr	r3, [pc, #156]	@ (800aac4 <vTaskSwitchContext+0xbc>)
 800aa26:	681b      	ldr	r3, [r3, #0]
 800aa28:	60fb      	str	r3, [r7, #12]
 800aa2a:	e011      	b.n	800aa50 <vTaskSwitchContext+0x48>
 800aa2c:	68fb      	ldr	r3, [r7, #12]
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	d10b      	bne.n	800aa4a <vTaskSwitchContext+0x42>
	__asm volatile
 800aa32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa36:	f383 8811 	msr	BASEPRI, r3
 800aa3a:	f3bf 8f6f 	isb	sy
 800aa3e:	f3bf 8f4f 	dsb	sy
 800aa42:	607b      	str	r3, [r7, #4]
}
 800aa44:	bf00      	nop
 800aa46:	bf00      	nop
 800aa48:	e7fd      	b.n	800aa46 <vTaskSwitchContext+0x3e>
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	3b01      	subs	r3, #1
 800aa4e:	60fb      	str	r3, [r7, #12]
 800aa50:	491d      	ldr	r1, [pc, #116]	@ (800aac8 <vTaskSwitchContext+0xc0>)
 800aa52:	68fa      	ldr	r2, [r7, #12]
 800aa54:	4613      	mov	r3, r2
 800aa56:	009b      	lsls	r3, r3, #2
 800aa58:	4413      	add	r3, r2
 800aa5a:	009b      	lsls	r3, r3, #2
 800aa5c:	440b      	add	r3, r1
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	d0e3      	beq.n	800aa2c <vTaskSwitchContext+0x24>
 800aa64:	68fa      	ldr	r2, [r7, #12]
 800aa66:	4613      	mov	r3, r2
 800aa68:	009b      	lsls	r3, r3, #2
 800aa6a:	4413      	add	r3, r2
 800aa6c:	009b      	lsls	r3, r3, #2
 800aa6e:	4a16      	ldr	r2, [pc, #88]	@ (800aac8 <vTaskSwitchContext+0xc0>)
 800aa70:	4413      	add	r3, r2
 800aa72:	60bb      	str	r3, [r7, #8]
 800aa74:	68bb      	ldr	r3, [r7, #8]
 800aa76:	685b      	ldr	r3, [r3, #4]
 800aa78:	685a      	ldr	r2, [r3, #4]
 800aa7a:	68bb      	ldr	r3, [r7, #8]
 800aa7c:	605a      	str	r2, [r3, #4]
 800aa7e:	68bb      	ldr	r3, [r7, #8]
 800aa80:	685a      	ldr	r2, [r3, #4]
 800aa82:	68bb      	ldr	r3, [r7, #8]
 800aa84:	3308      	adds	r3, #8
 800aa86:	429a      	cmp	r2, r3
 800aa88:	d104      	bne.n	800aa94 <vTaskSwitchContext+0x8c>
 800aa8a:	68bb      	ldr	r3, [r7, #8]
 800aa8c:	685b      	ldr	r3, [r3, #4]
 800aa8e:	685a      	ldr	r2, [r3, #4]
 800aa90:	68bb      	ldr	r3, [r7, #8]
 800aa92:	605a      	str	r2, [r3, #4]
 800aa94:	68bb      	ldr	r3, [r7, #8]
 800aa96:	685b      	ldr	r3, [r3, #4]
 800aa98:	68db      	ldr	r3, [r3, #12]
 800aa9a:	4a0c      	ldr	r2, [pc, #48]	@ (800aacc <vTaskSwitchContext+0xc4>)
 800aa9c:	6013      	str	r3, [r2, #0]
 800aa9e:	4a09      	ldr	r2, [pc, #36]	@ (800aac4 <vTaskSwitchContext+0xbc>)
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800aaa4:	4b09      	ldr	r3, [pc, #36]	@ (800aacc <vTaskSwitchContext+0xc4>)
 800aaa6:	681b      	ldr	r3, [r3, #0]
 800aaa8:	3354      	adds	r3, #84	@ 0x54
 800aaaa:	4a09      	ldr	r2, [pc, #36]	@ (800aad0 <vTaskSwitchContext+0xc8>)
 800aaac:	6013      	str	r3, [r2, #0]
}
 800aaae:	bf00      	nop
 800aab0:	3714      	adds	r7, #20
 800aab2:	46bd      	mov	sp, r7
 800aab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aab8:	4770      	bx	lr
 800aaba:	bf00      	nop
 800aabc:	20001098 	.word	0x20001098
 800aac0:	20001084 	.word	0x20001084
 800aac4:	20001078 	.word	0x20001078
 800aac8:	20000ba0 	.word	0x20000ba0
 800aacc:	20000b9c 	.word	0x20000b9c
 800aad0:	2000004c 	.word	0x2000004c

0800aad4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800aad4:	b580      	push	{r7, lr}
 800aad6:	b084      	sub	sp, #16
 800aad8:	af00      	add	r7, sp, #0
 800aada:	6078      	str	r0, [r7, #4]
 800aadc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d10b      	bne.n	800aafc <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800aae4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aae8:	f383 8811 	msr	BASEPRI, r3
 800aaec:	f3bf 8f6f 	isb	sy
 800aaf0:	f3bf 8f4f 	dsb	sy
 800aaf4:	60fb      	str	r3, [r7, #12]
}
 800aaf6:	bf00      	nop
 800aaf8:	bf00      	nop
 800aafa:	e7fd      	b.n	800aaf8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800aafc:	4b07      	ldr	r3, [pc, #28]	@ (800ab1c <vTaskPlaceOnEventList+0x48>)
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	3318      	adds	r3, #24
 800ab02:	4619      	mov	r1, r3
 800ab04:	6878      	ldr	r0, [r7, #4]
 800ab06:	f7fe fb16 	bl	8009136 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ab0a:	2101      	movs	r1, #1
 800ab0c:	6838      	ldr	r0, [r7, #0]
 800ab0e:	f000 fb87 	bl	800b220 <prvAddCurrentTaskToDelayedList>
}
 800ab12:	bf00      	nop
 800ab14:	3710      	adds	r7, #16
 800ab16:	46bd      	mov	sp, r7
 800ab18:	bd80      	pop	{r7, pc}
 800ab1a:	bf00      	nop
 800ab1c:	20000b9c 	.word	0x20000b9c

0800ab20 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800ab20:	b580      	push	{r7, lr}
 800ab22:	b086      	sub	sp, #24
 800ab24:	af00      	add	r7, sp, #0
 800ab26:	60f8      	str	r0, [r7, #12]
 800ab28:	60b9      	str	r1, [r7, #8]
 800ab2a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800ab2c:	68fb      	ldr	r3, [r7, #12]
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	d10b      	bne.n	800ab4a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800ab32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab36:	f383 8811 	msr	BASEPRI, r3
 800ab3a:	f3bf 8f6f 	isb	sy
 800ab3e:	f3bf 8f4f 	dsb	sy
 800ab42:	617b      	str	r3, [r7, #20]
}
 800ab44:	bf00      	nop
 800ab46:	bf00      	nop
 800ab48:	e7fd      	b.n	800ab46 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ab4a:	4b0a      	ldr	r3, [pc, #40]	@ (800ab74 <vTaskPlaceOnEventListRestricted+0x54>)
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	3318      	adds	r3, #24
 800ab50:	4619      	mov	r1, r3
 800ab52:	68f8      	ldr	r0, [r7, #12]
 800ab54:	f7fe facb 	bl	80090ee <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d002      	beq.n	800ab64 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800ab5e:	f04f 33ff 	mov.w	r3, #4294967295
 800ab62:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800ab64:	6879      	ldr	r1, [r7, #4]
 800ab66:	68b8      	ldr	r0, [r7, #8]
 800ab68:	f000 fb5a 	bl	800b220 <prvAddCurrentTaskToDelayedList>
	}
 800ab6c:	bf00      	nop
 800ab6e:	3718      	adds	r7, #24
 800ab70:	46bd      	mov	sp, r7
 800ab72:	bd80      	pop	{r7, pc}
 800ab74:	20000b9c 	.word	0x20000b9c

0800ab78 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800ab78:	b580      	push	{r7, lr}
 800ab7a:	b086      	sub	sp, #24
 800ab7c:	af00      	add	r7, sp, #0
 800ab7e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	68db      	ldr	r3, [r3, #12]
 800ab84:	68db      	ldr	r3, [r3, #12]
 800ab86:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800ab88:	693b      	ldr	r3, [r7, #16]
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	d10b      	bne.n	800aba6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800ab8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab92:	f383 8811 	msr	BASEPRI, r3
 800ab96:	f3bf 8f6f 	isb	sy
 800ab9a:	f3bf 8f4f 	dsb	sy
 800ab9e:	60fb      	str	r3, [r7, #12]
}
 800aba0:	bf00      	nop
 800aba2:	bf00      	nop
 800aba4:	e7fd      	b.n	800aba2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800aba6:	693b      	ldr	r3, [r7, #16]
 800aba8:	3318      	adds	r3, #24
 800abaa:	4618      	mov	r0, r3
 800abac:	f7fe fafc 	bl	80091a8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800abb0:	4b1d      	ldr	r3, [pc, #116]	@ (800ac28 <xTaskRemoveFromEventList+0xb0>)
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	d11d      	bne.n	800abf4 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800abb8:	693b      	ldr	r3, [r7, #16]
 800abba:	3304      	adds	r3, #4
 800abbc:	4618      	mov	r0, r3
 800abbe:	f7fe faf3 	bl	80091a8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800abc2:	693b      	ldr	r3, [r7, #16]
 800abc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800abc6:	4b19      	ldr	r3, [pc, #100]	@ (800ac2c <xTaskRemoveFromEventList+0xb4>)
 800abc8:	681b      	ldr	r3, [r3, #0]
 800abca:	429a      	cmp	r2, r3
 800abcc:	d903      	bls.n	800abd6 <xTaskRemoveFromEventList+0x5e>
 800abce:	693b      	ldr	r3, [r7, #16]
 800abd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800abd2:	4a16      	ldr	r2, [pc, #88]	@ (800ac2c <xTaskRemoveFromEventList+0xb4>)
 800abd4:	6013      	str	r3, [r2, #0]
 800abd6:	693b      	ldr	r3, [r7, #16]
 800abd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800abda:	4613      	mov	r3, r2
 800abdc:	009b      	lsls	r3, r3, #2
 800abde:	4413      	add	r3, r2
 800abe0:	009b      	lsls	r3, r3, #2
 800abe2:	4a13      	ldr	r2, [pc, #76]	@ (800ac30 <xTaskRemoveFromEventList+0xb8>)
 800abe4:	441a      	add	r2, r3
 800abe6:	693b      	ldr	r3, [r7, #16]
 800abe8:	3304      	adds	r3, #4
 800abea:	4619      	mov	r1, r3
 800abec:	4610      	mov	r0, r2
 800abee:	f7fe fa7e 	bl	80090ee <vListInsertEnd>
 800abf2:	e005      	b.n	800ac00 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800abf4:	693b      	ldr	r3, [r7, #16]
 800abf6:	3318      	adds	r3, #24
 800abf8:	4619      	mov	r1, r3
 800abfa:	480e      	ldr	r0, [pc, #56]	@ (800ac34 <xTaskRemoveFromEventList+0xbc>)
 800abfc:	f7fe fa77 	bl	80090ee <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ac00:	693b      	ldr	r3, [r7, #16]
 800ac02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ac04:	4b0c      	ldr	r3, [pc, #48]	@ (800ac38 <xTaskRemoveFromEventList+0xc0>)
 800ac06:	681b      	ldr	r3, [r3, #0]
 800ac08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac0a:	429a      	cmp	r2, r3
 800ac0c:	d905      	bls.n	800ac1a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800ac0e:	2301      	movs	r3, #1
 800ac10:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800ac12:	4b0a      	ldr	r3, [pc, #40]	@ (800ac3c <xTaskRemoveFromEventList+0xc4>)
 800ac14:	2201      	movs	r2, #1
 800ac16:	601a      	str	r2, [r3, #0]
 800ac18:	e001      	b.n	800ac1e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800ac1a:	2300      	movs	r3, #0
 800ac1c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800ac1e:	697b      	ldr	r3, [r7, #20]
}
 800ac20:	4618      	mov	r0, r3
 800ac22:	3718      	adds	r7, #24
 800ac24:	46bd      	mov	sp, r7
 800ac26:	bd80      	pop	{r7, pc}
 800ac28:	20001098 	.word	0x20001098
 800ac2c:	20001078 	.word	0x20001078
 800ac30:	20000ba0 	.word	0x20000ba0
 800ac34:	20001030 	.word	0x20001030
 800ac38:	20000b9c 	.word	0x20000b9c
 800ac3c:	20001084 	.word	0x20001084

0800ac40 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800ac40:	b480      	push	{r7}
 800ac42:	b083      	sub	sp, #12
 800ac44:	af00      	add	r7, sp, #0
 800ac46:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ac48:	4b06      	ldr	r3, [pc, #24]	@ (800ac64 <vTaskInternalSetTimeOutState+0x24>)
 800ac4a:	681a      	ldr	r2, [r3, #0]
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800ac50:	4b05      	ldr	r3, [pc, #20]	@ (800ac68 <vTaskInternalSetTimeOutState+0x28>)
 800ac52:	681a      	ldr	r2, [r3, #0]
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	605a      	str	r2, [r3, #4]
}
 800ac58:	bf00      	nop
 800ac5a:	370c      	adds	r7, #12
 800ac5c:	46bd      	mov	sp, r7
 800ac5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac62:	4770      	bx	lr
 800ac64:	20001088 	.word	0x20001088
 800ac68:	20001074 	.word	0x20001074

0800ac6c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800ac6c:	b580      	push	{r7, lr}
 800ac6e:	b088      	sub	sp, #32
 800ac70:	af00      	add	r7, sp, #0
 800ac72:	6078      	str	r0, [r7, #4]
 800ac74:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	d10b      	bne.n	800ac94 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800ac7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac80:	f383 8811 	msr	BASEPRI, r3
 800ac84:	f3bf 8f6f 	isb	sy
 800ac88:	f3bf 8f4f 	dsb	sy
 800ac8c:	613b      	str	r3, [r7, #16]
}
 800ac8e:	bf00      	nop
 800ac90:	bf00      	nop
 800ac92:	e7fd      	b.n	800ac90 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800ac94:	683b      	ldr	r3, [r7, #0]
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d10b      	bne.n	800acb2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800ac9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac9e:	f383 8811 	msr	BASEPRI, r3
 800aca2:	f3bf 8f6f 	isb	sy
 800aca6:	f3bf 8f4f 	dsb	sy
 800acaa:	60fb      	str	r3, [r7, #12]
}
 800acac:	bf00      	nop
 800acae:	bf00      	nop
 800acb0:	e7fd      	b.n	800acae <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800acb2:	f000 ff91 	bl	800bbd8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800acb6:	4b1d      	ldr	r3, [pc, #116]	@ (800ad2c <xTaskCheckForTimeOut+0xc0>)
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	685b      	ldr	r3, [r3, #4]
 800acc0:	69ba      	ldr	r2, [r7, #24]
 800acc2:	1ad3      	subs	r3, r2, r3
 800acc4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800acc6:	683b      	ldr	r3, [r7, #0]
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800acce:	d102      	bne.n	800acd6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800acd0:	2300      	movs	r3, #0
 800acd2:	61fb      	str	r3, [r7, #28]
 800acd4:	e023      	b.n	800ad1e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	681a      	ldr	r2, [r3, #0]
 800acda:	4b15      	ldr	r3, [pc, #84]	@ (800ad30 <xTaskCheckForTimeOut+0xc4>)
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	429a      	cmp	r2, r3
 800ace0:	d007      	beq.n	800acf2 <xTaskCheckForTimeOut+0x86>
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	685b      	ldr	r3, [r3, #4]
 800ace6:	69ba      	ldr	r2, [r7, #24]
 800ace8:	429a      	cmp	r2, r3
 800acea:	d302      	bcc.n	800acf2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800acec:	2301      	movs	r3, #1
 800acee:	61fb      	str	r3, [r7, #28]
 800acf0:	e015      	b.n	800ad1e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800acf2:	683b      	ldr	r3, [r7, #0]
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	697a      	ldr	r2, [r7, #20]
 800acf8:	429a      	cmp	r2, r3
 800acfa:	d20b      	bcs.n	800ad14 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800acfc:	683b      	ldr	r3, [r7, #0]
 800acfe:	681a      	ldr	r2, [r3, #0]
 800ad00:	697b      	ldr	r3, [r7, #20]
 800ad02:	1ad2      	subs	r2, r2, r3
 800ad04:	683b      	ldr	r3, [r7, #0]
 800ad06:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800ad08:	6878      	ldr	r0, [r7, #4]
 800ad0a:	f7ff ff99 	bl	800ac40 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800ad0e:	2300      	movs	r3, #0
 800ad10:	61fb      	str	r3, [r7, #28]
 800ad12:	e004      	b.n	800ad1e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800ad14:	683b      	ldr	r3, [r7, #0]
 800ad16:	2200      	movs	r2, #0
 800ad18:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800ad1a:	2301      	movs	r3, #1
 800ad1c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800ad1e:	f000 ff8d 	bl	800bc3c <vPortExitCritical>

	return xReturn;
 800ad22:	69fb      	ldr	r3, [r7, #28]
}
 800ad24:	4618      	mov	r0, r3
 800ad26:	3720      	adds	r7, #32
 800ad28:	46bd      	mov	sp, r7
 800ad2a:	bd80      	pop	{r7, pc}
 800ad2c:	20001074 	.word	0x20001074
 800ad30:	20001088 	.word	0x20001088

0800ad34 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800ad34:	b480      	push	{r7}
 800ad36:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800ad38:	4b03      	ldr	r3, [pc, #12]	@ (800ad48 <vTaskMissedYield+0x14>)
 800ad3a:	2201      	movs	r2, #1
 800ad3c:	601a      	str	r2, [r3, #0]
}
 800ad3e:	bf00      	nop
 800ad40:	46bd      	mov	sp, r7
 800ad42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad46:	4770      	bx	lr
 800ad48:	20001084 	.word	0x20001084

0800ad4c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800ad4c:	b580      	push	{r7, lr}
 800ad4e:	b082      	sub	sp, #8
 800ad50:	af00      	add	r7, sp, #0
 800ad52:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800ad54:	f000 f852 	bl	800adfc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800ad58:	4b06      	ldr	r3, [pc, #24]	@ (800ad74 <prvIdleTask+0x28>)
 800ad5a:	681b      	ldr	r3, [r3, #0]
 800ad5c:	2b01      	cmp	r3, #1
 800ad5e:	d9f9      	bls.n	800ad54 <prvIdleTask+0x8>
			{
				taskYIELD();
 800ad60:	4b05      	ldr	r3, [pc, #20]	@ (800ad78 <prvIdleTask+0x2c>)
 800ad62:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ad66:	601a      	str	r2, [r3, #0]
 800ad68:	f3bf 8f4f 	dsb	sy
 800ad6c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800ad70:	e7f0      	b.n	800ad54 <prvIdleTask+0x8>
 800ad72:	bf00      	nop
 800ad74:	20000ba0 	.word	0x20000ba0
 800ad78:	e000ed04 	.word	0xe000ed04

0800ad7c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800ad7c:	b580      	push	{r7, lr}
 800ad7e:	b082      	sub	sp, #8
 800ad80:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ad82:	2300      	movs	r3, #0
 800ad84:	607b      	str	r3, [r7, #4]
 800ad86:	e00c      	b.n	800ada2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800ad88:	687a      	ldr	r2, [r7, #4]
 800ad8a:	4613      	mov	r3, r2
 800ad8c:	009b      	lsls	r3, r3, #2
 800ad8e:	4413      	add	r3, r2
 800ad90:	009b      	lsls	r3, r3, #2
 800ad92:	4a12      	ldr	r2, [pc, #72]	@ (800addc <prvInitialiseTaskLists+0x60>)
 800ad94:	4413      	add	r3, r2
 800ad96:	4618      	mov	r0, r3
 800ad98:	f7fe f97c 	bl	8009094 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	3301      	adds	r3, #1
 800ada0:	607b      	str	r3, [r7, #4]
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	2b37      	cmp	r3, #55	@ 0x37
 800ada6:	d9ef      	bls.n	800ad88 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800ada8:	480d      	ldr	r0, [pc, #52]	@ (800ade0 <prvInitialiseTaskLists+0x64>)
 800adaa:	f7fe f973 	bl	8009094 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800adae:	480d      	ldr	r0, [pc, #52]	@ (800ade4 <prvInitialiseTaskLists+0x68>)
 800adb0:	f7fe f970 	bl	8009094 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800adb4:	480c      	ldr	r0, [pc, #48]	@ (800ade8 <prvInitialiseTaskLists+0x6c>)
 800adb6:	f7fe f96d 	bl	8009094 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800adba:	480c      	ldr	r0, [pc, #48]	@ (800adec <prvInitialiseTaskLists+0x70>)
 800adbc:	f7fe f96a 	bl	8009094 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800adc0:	480b      	ldr	r0, [pc, #44]	@ (800adf0 <prvInitialiseTaskLists+0x74>)
 800adc2:	f7fe f967 	bl	8009094 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800adc6:	4b0b      	ldr	r3, [pc, #44]	@ (800adf4 <prvInitialiseTaskLists+0x78>)
 800adc8:	4a05      	ldr	r2, [pc, #20]	@ (800ade0 <prvInitialiseTaskLists+0x64>)
 800adca:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800adcc:	4b0a      	ldr	r3, [pc, #40]	@ (800adf8 <prvInitialiseTaskLists+0x7c>)
 800adce:	4a05      	ldr	r2, [pc, #20]	@ (800ade4 <prvInitialiseTaskLists+0x68>)
 800add0:	601a      	str	r2, [r3, #0]
}
 800add2:	bf00      	nop
 800add4:	3708      	adds	r7, #8
 800add6:	46bd      	mov	sp, r7
 800add8:	bd80      	pop	{r7, pc}
 800adda:	bf00      	nop
 800addc:	20000ba0 	.word	0x20000ba0
 800ade0:	20001000 	.word	0x20001000
 800ade4:	20001014 	.word	0x20001014
 800ade8:	20001030 	.word	0x20001030
 800adec:	20001044 	.word	0x20001044
 800adf0:	2000105c 	.word	0x2000105c
 800adf4:	20001028 	.word	0x20001028
 800adf8:	2000102c 	.word	0x2000102c

0800adfc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800adfc:	b580      	push	{r7, lr}
 800adfe:	b082      	sub	sp, #8
 800ae00:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ae02:	e019      	b.n	800ae38 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800ae04:	f000 fee8 	bl	800bbd8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ae08:	4b10      	ldr	r3, [pc, #64]	@ (800ae4c <prvCheckTasksWaitingTermination+0x50>)
 800ae0a:	68db      	ldr	r3, [r3, #12]
 800ae0c:	68db      	ldr	r3, [r3, #12]
 800ae0e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	3304      	adds	r3, #4
 800ae14:	4618      	mov	r0, r3
 800ae16:	f7fe f9c7 	bl	80091a8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800ae1a:	4b0d      	ldr	r3, [pc, #52]	@ (800ae50 <prvCheckTasksWaitingTermination+0x54>)
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	3b01      	subs	r3, #1
 800ae20:	4a0b      	ldr	r2, [pc, #44]	@ (800ae50 <prvCheckTasksWaitingTermination+0x54>)
 800ae22:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800ae24:	4b0b      	ldr	r3, [pc, #44]	@ (800ae54 <prvCheckTasksWaitingTermination+0x58>)
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	3b01      	subs	r3, #1
 800ae2a:	4a0a      	ldr	r2, [pc, #40]	@ (800ae54 <prvCheckTasksWaitingTermination+0x58>)
 800ae2c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800ae2e:	f000 ff05 	bl	800bc3c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800ae32:	6878      	ldr	r0, [r7, #4]
 800ae34:	f000 f810 	bl	800ae58 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ae38:	4b06      	ldr	r3, [pc, #24]	@ (800ae54 <prvCheckTasksWaitingTermination+0x58>)
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	d1e1      	bne.n	800ae04 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800ae40:	bf00      	nop
 800ae42:	bf00      	nop
 800ae44:	3708      	adds	r7, #8
 800ae46:	46bd      	mov	sp, r7
 800ae48:	bd80      	pop	{r7, pc}
 800ae4a:	bf00      	nop
 800ae4c:	20001044 	.word	0x20001044
 800ae50:	20001070 	.word	0x20001070
 800ae54:	20001058 	.word	0x20001058

0800ae58 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800ae58:	b580      	push	{r7, lr}
 800ae5a:	b084      	sub	sp, #16
 800ae5c:	af00      	add	r7, sp, #0
 800ae5e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	3354      	adds	r3, #84	@ 0x54
 800ae64:	4618      	mov	r0, r3
 800ae66:	f001 f9cf 	bl	800c208 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	d108      	bne.n	800ae86 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae78:	4618      	mov	r0, r3
 800ae7a:	f001 f89d 	bl	800bfb8 <vPortFree>
				vPortFree( pxTCB );
 800ae7e:	6878      	ldr	r0, [r7, #4]
 800ae80:	f001 f89a 	bl	800bfb8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800ae84:	e019      	b.n	800aeba <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800ae8c:	2b01      	cmp	r3, #1
 800ae8e:	d103      	bne.n	800ae98 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800ae90:	6878      	ldr	r0, [r7, #4]
 800ae92:	f001 f891 	bl	800bfb8 <vPortFree>
	}
 800ae96:	e010      	b.n	800aeba <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800ae9e:	2b02      	cmp	r3, #2
 800aea0:	d00b      	beq.n	800aeba <prvDeleteTCB+0x62>
	__asm volatile
 800aea2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aea6:	f383 8811 	msr	BASEPRI, r3
 800aeaa:	f3bf 8f6f 	isb	sy
 800aeae:	f3bf 8f4f 	dsb	sy
 800aeb2:	60fb      	str	r3, [r7, #12]
}
 800aeb4:	bf00      	nop
 800aeb6:	bf00      	nop
 800aeb8:	e7fd      	b.n	800aeb6 <prvDeleteTCB+0x5e>
	}
 800aeba:	bf00      	nop
 800aebc:	3710      	adds	r7, #16
 800aebe:	46bd      	mov	sp, r7
 800aec0:	bd80      	pop	{r7, pc}
	...

0800aec4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800aec4:	b480      	push	{r7}
 800aec6:	b083      	sub	sp, #12
 800aec8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800aeca:	4b0c      	ldr	r3, [pc, #48]	@ (800aefc <prvResetNextTaskUnblockTime+0x38>)
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	d104      	bne.n	800aede <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800aed4:	4b0a      	ldr	r3, [pc, #40]	@ (800af00 <prvResetNextTaskUnblockTime+0x3c>)
 800aed6:	f04f 32ff 	mov.w	r2, #4294967295
 800aeda:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800aedc:	e008      	b.n	800aef0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aede:	4b07      	ldr	r3, [pc, #28]	@ (800aefc <prvResetNextTaskUnblockTime+0x38>)
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	68db      	ldr	r3, [r3, #12]
 800aee4:	68db      	ldr	r3, [r3, #12]
 800aee6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	685b      	ldr	r3, [r3, #4]
 800aeec:	4a04      	ldr	r2, [pc, #16]	@ (800af00 <prvResetNextTaskUnblockTime+0x3c>)
 800aeee:	6013      	str	r3, [r2, #0]
}
 800aef0:	bf00      	nop
 800aef2:	370c      	adds	r7, #12
 800aef4:	46bd      	mov	sp, r7
 800aef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aefa:	4770      	bx	lr
 800aefc:	20001028 	.word	0x20001028
 800af00:	20001090 	.word	0x20001090

0800af04 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800af04:	b480      	push	{r7}
 800af06:	b083      	sub	sp, #12
 800af08:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800af0a:	4b0b      	ldr	r3, [pc, #44]	@ (800af38 <xTaskGetSchedulerState+0x34>)
 800af0c:	681b      	ldr	r3, [r3, #0]
 800af0e:	2b00      	cmp	r3, #0
 800af10:	d102      	bne.n	800af18 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800af12:	2301      	movs	r3, #1
 800af14:	607b      	str	r3, [r7, #4]
 800af16:	e008      	b.n	800af2a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800af18:	4b08      	ldr	r3, [pc, #32]	@ (800af3c <xTaskGetSchedulerState+0x38>)
 800af1a:	681b      	ldr	r3, [r3, #0]
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	d102      	bne.n	800af26 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800af20:	2302      	movs	r3, #2
 800af22:	607b      	str	r3, [r7, #4]
 800af24:	e001      	b.n	800af2a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800af26:	2300      	movs	r3, #0
 800af28:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800af2a:	687b      	ldr	r3, [r7, #4]
	}
 800af2c:	4618      	mov	r0, r3
 800af2e:	370c      	adds	r7, #12
 800af30:	46bd      	mov	sp, r7
 800af32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af36:	4770      	bx	lr
 800af38:	2000107c 	.word	0x2000107c
 800af3c:	20001098 	.word	0x20001098

0800af40 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800af40:	b580      	push	{r7, lr}
 800af42:	b084      	sub	sp, #16
 800af44:	af00      	add	r7, sp, #0
 800af46:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800af4c:	2300      	movs	r3, #0
 800af4e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	2b00      	cmp	r3, #0
 800af54:	d051      	beq.n	800affa <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800af56:	68bb      	ldr	r3, [r7, #8]
 800af58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af5a:	4b2a      	ldr	r3, [pc, #168]	@ (800b004 <xTaskPriorityInherit+0xc4>)
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af60:	429a      	cmp	r2, r3
 800af62:	d241      	bcs.n	800afe8 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800af64:	68bb      	ldr	r3, [r7, #8]
 800af66:	699b      	ldr	r3, [r3, #24]
 800af68:	2b00      	cmp	r3, #0
 800af6a:	db06      	blt.n	800af7a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800af6c:	4b25      	ldr	r3, [pc, #148]	@ (800b004 <xTaskPriorityInherit+0xc4>)
 800af6e:	681b      	ldr	r3, [r3, #0]
 800af70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af72:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800af76:	68bb      	ldr	r3, [r7, #8]
 800af78:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800af7a:	68bb      	ldr	r3, [r7, #8]
 800af7c:	6959      	ldr	r1, [r3, #20]
 800af7e:	68bb      	ldr	r3, [r7, #8]
 800af80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af82:	4613      	mov	r3, r2
 800af84:	009b      	lsls	r3, r3, #2
 800af86:	4413      	add	r3, r2
 800af88:	009b      	lsls	r3, r3, #2
 800af8a:	4a1f      	ldr	r2, [pc, #124]	@ (800b008 <xTaskPriorityInherit+0xc8>)
 800af8c:	4413      	add	r3, r2
 800af8e:	4299      	cmp	r1, r3
 800af90:	d122      	bne.n	800afd8 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800af92:	68bb      	ldr	r3, [r7, #8]
 800af94:	3304      	adds	r3, #4
 800af96:	4618      	mov	r0, r3
 800af98:	f7fe f906 	bl	80091a8 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800af9c:	4b19      	ldr	r3, [pc, #100]	@ (800b004 <xTaskPriorityInherit+0xc4>)
 800af9e:	681b      	ldr	r3, [r3, #0]
 800afa0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800afa2:	68bb      	ldr	r3, [r7, #8]
 800afa4:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800afa6:	68bb      	ldr	r3, [r7, #8]
 800afa8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800afaa:	4b18      	ldr	r3, [pc, #96]	@ (800b00c <xTaskPriorityInherit+0xcc>)
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	429a      	cmp	r2, r3
 800afb0:	d903      	bls.n	800afba <xTaskPriorityInherit+0x7a>
 800afb2:	68bb      	ldr	r3, [r7, #8]
 800afb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800afb6:	4a15      	ldr	r2, [pc, #84]	@ (800b00c <xTaskPriorityInherit+0xcc>)
 800afb8:	6013      	str	r3, [r2, #0]
 800afba:	68bb      	ldr	r3, [r7, #8]
 800afbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800afbe:	4613      	mov	r3, r2
 800afc0:	009b      	lsls	r3, r3, #2
 800afc2:	4413      	add	r3, r2
 800afc4:	009b      	lsls	r3, r3, #2
 800afc6:	4a10      	ldr	r2, [pc, #64]	@ (800b008 <xTaskPriorityInherit+0xc8>)
 800afc8:	441a      	add	r2, r3
 800afca:	68bb      	ldr	r3, [r7, #8]
 800afcc:	3304      	adds	r3, #4
 800afce:	4619      	mov	r1, r3
 800afd0:	4610      	mov	r0, r2
 800afd2:	f7fe f88c 	bl	80090ee <vListInsertEnd>
 800afd6:	e004      	b.n	800afe2 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800afd8:	4b0a      	ldr	r3, [pc, #40]	@ (800b004 <xTaskPriorityInherit+0xc4>)
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800afde:	68bb      	ldr	r3, [r7, #8]
 800afe0:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800afe2:	2301      	movs	r3, #1
 800afe4:	60fb      	str	r3, [r7, #12]
 800afe6:	e008      	b.n	800affa <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800afe8:	68bb      	ldr	r3, [r7, #8]
 800afea:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800afec:	4b05      	ldr	r3, [pc, #20]	@ (800b004 <xTaskPriorityInherit+0xc4>)
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aff2:	429a      	cmp	r2, r3
 800aff4:	d201      	bcs.n	800affa <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800aff6:	2301      	movs	r3, #1
 800aff8:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800affa:	68fb      	ldr	r3, [r7, #12]
	}
 800affc:	4618      	mov	r0, r3
 800affe:	3710      	adds	r7, #16
 800b000:	46bd      	mov	sp, r7
 800b002:	bd80      	pop	{r7, pc}
 800b004:	20000b9c 	.word	0x20000b9c
 800b008:	20000ba0 	.word	0x20000ba0
 800b00c:	20001078 	.word	0x20001078

0800b010 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b010:	b580      	push	{r7, lr}
 800b012:	b086      	sub	sp, #24
 800b014:	af00      	add	r7, sp, #0
 800b016:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b01c:	2300      	movs	r3, #0
 800b01e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	2b00      	cmp	r3, #0
 800b024:	d058      	beq.n	800b0d8 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b026:	4b2f      	ldr	r3, [pc, #188]	@ (800b0e4 <xTaskPriorityDisinherit+0xd4>)
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	693a      	ldr	r2, [r7, #16]
 800b02c:	429a      	cmp	r2, r3
 800b02e:	d00b      	beq.n	800b048 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800b030:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b034:	f383 8811 	msr	BASEPRI, r3
 800b038:	f3bf 8f6f 	isb	sy
 800b03c:	f3bf 8f4f 	dsb	sy
 800b040:	60fb      	str	r3, [r7, #12]
}
 800b042:	bf00      	nop
 800b044:	bf00      	nop
 800b046:	e7fd      	b.n	800b044 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b048:	693b      	ldr	r3, [r7, #16]
 800b04a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b04c:	2b00      	cmp	r3, #0
 800b04e:	d10b      	bne.n	800b068 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800b050:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b054:	f383 8811 	msr	BASEPRI, r3
 800b058:	f3bf 8f6f 	isb	sy
 800b05c:	f3bf 8f4f 	dsb	sy
 800b060:	60bb      	str	r3, [r7, #8]
}
 800b062:	bf00      	nop
 800b064:	bf00      	nop
 800b066:	e7fd      	b.n	800b064 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800b068:	693b      	ldr	r3, [r7, #16]
 800b06a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b06c:	1e5a      	subs	r2, r3, #1
 800b06e:	693b      	ldr	r3, [r7, #16]
 800b070:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b072:	693b      	ldr	r3, [r7, #16]
 800b074:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b076:	693b      	ldr	r3, [r7, #16]
 800b078:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b07a:	429a      	cmp	r2, r3
 800b07c:	d02c      	beq.n	800b0d8 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b07e:	693b      	ldr	r3, [r7, #16]
 800b080:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b082:	2b00      	cmp	r3, #0
 800b084:	d128      	bne.n	800b0d8 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b086:	693b      	ldr	r3, [r7, #16]
 800b088:	3304      	adds	r3, #4
 800b08a:	4618      	mov	r0, r3
 800b08c:	f7fe f88c 	bl	80091a8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b090:	693b      	ldr	r3, [r7, #16]
 800b092:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b094:	693b      	ldr	r3, [r7, #16]
 800b096:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b098:	693b      	ldr	r3, [r7, #16]
 800b09a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b09c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b0a0:	693b      	ldr	r3, [r7, #16]
 800b0a2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b0a4:	693b      	ldr	r3, [r7, #16]
 800b0a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b0a8:	4b0f      	ldr	r3, [pc, #60]	@ (800b0e8 <xTaskPriorityDisinherit+0xd8>)
 800b0aa:	681b      	ldr	r3, [r3, #0]
 800b0ac:	429a      	cmp	r2, r3
 800b0ae:	d903      	bls.n	800b0b8 <xTaskPriorityDisinherit+0xa8>
 800b0b0:	693b      	ldr	r3, [r7, #16]
 800b0b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b0b4:	4a0c      	ldr	r2, [pc, #48]	@ (800b0e8 <xTaskPriorityDisinherit+0xd8>)
 800b0b6:	6013      	str	r3, [r2, #0]
 800b0b8:	693b      	ldr	r3, [r7, #16]
 800b0ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b0bc:	4613      	mov	r3, r2
 800b0be:	009b      	lsls	r3, r3, #2
 800b0c0:	4413      	add	r3, r2
 800b0c2:	009b      	lsls	r3, r3, #2
 800b0c4:	4a09      	ldr	r2, [pc, #36]	@ (800b0ec <xTaskPriorityDisinherit+0xdc>)
 800b0c6:	441a      	add	r2, r3
 800b0c8:	693b      	ldr	r3, [r7, #16]
 800b0ca:	3304      	adds	r3, #4
 800b0cc:	4619      	mov	r1, r3
 800b0ce:	4610      	mov	r0, r2
 800b0d0:	f7fe f80d 	bl	80090ee <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b0d4:	2301      	movs	r3, #1
 800b0d6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b0d8:	697b      	ldr	r3, [r7, #20]
	}
 800b0da:	4618      	mov	r0, r3
 800b0dc:	3718      	adds	r7, #24
 800b0de:	46bd      	mov	sp, r7
 800b0e0:	bd80      	pop	{r7, pc}
 800b0e2:	bf00      	nop
 800b0e4:	20000b9c 	.word	0x20000b9c
 800b0e8:	20001078 	.word	0x20001078
 800b0ec:	20000ba0 	.word	0x20000ba0

0800b0f0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800b0f0:	b580      	push	{r7, lr}
 800b0f2:	b088      	sub	sp, #32
 800b0f4:	af00      	add	r7, sp, #0
 800b0f6:	6078      	str	r0, [r7, #4]
 800b0f8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800b0fe:	2301      	movs	r3, #1
 800b100:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	2b00      	cmp	r3, #0
 800b106:	d06c      	beq.n	800b1e2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800b108:	69bb      	ldr	r3, [r7, #24]
 800b10a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d10b      	bne.n	800b128 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800b110:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b114:	f383 8811 	msr	BASEPRI, r3
 800b118:	f3bf 8f6f 	isb	sy
 800b11c:	f3bf 8f4f 	dsb	sy
 800b120:	60fb      	str	r3, [r7, #12]
}
 800b122:	bf00      	nop
 800b124:	bf00      	nop
 800b126:	e7fd      	b.n	800b124 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800b128:	69bb      	ldr	r3, [r7, #24]
 800b12a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b12c:	683a      	ldr	r2, [r7, #0]
 800b12e:	429a      	cmp	r2, r3
 800b130:	d902      	bls.n	800b138 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800b132:	683b      	ldr	r3, [r7, #0]
 800b134:	61fb      	str	r3, [r7, #28]
 800b136:	e002      	b.n	800b13e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800b138:	69bb      	ldr	r3, [r7, #24]
 800b13a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b13c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800b13e:	69bb      	ldr	r3, [r7, #24]
 800b140:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b142:	69fa      	ldr	r2, [r7, #28]
 800b144:	429a      	cmp	r2, r3
 800b146:	d04c      	beq.n	800b1e2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800b148:	69bb      	ldr	r3, [r7, #24]
 800b14a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b14c:	697a      	ldr	r2, [r7, #20]
 800b14e:	429a      	cmp	r2, r3
 800b150:	d147      	bne.n	800b1e2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800b152:	4b26      	ldr	r3, [pc, #152]	@ (800b1ec <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	69ba      	ldr	r2, [r7, #24]
 800b158:	429a      	cmp	r2, r3
 800b15a:	d10b      	bne.n	800b174 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800b15c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b160:	f383 8811 	msr	BASEPRI, r3
 800b164:	f3bf 8f6f 	isb	sy
 800b168:	f3bf 8f4f 	dsb	sy
 800b16c:	60bb      	str	r3, [r7, #8]
}
 800b16e:	bf00      	nop
 800b170:	bf00      	nop
 800b172:	e7fd      	b.n	800b170 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800b174:	69bb      	ldr	r3, [r7, #24]
 800b176:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b178:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800b17a:	69bb      	ldr	r3, [r7, #24]
 800b17c:	69fa      	ldr	r2, [r7, #28]
 800b17e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b180:	69bb      	ldr	r3, [r7, #24]
 800b182:	699b      	ldr	r3, [r3, #24]
 800b184:	2b00      	cmp	r3, #0
 800b186:	db04      	blt.n	800b192 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b188:	69fb      	ldr	r3, [r7, #28]
 800b18a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b18e:	69bb      	ldr	r3, [r7, #24]
 800b190:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800b192:	69bb      	ldr	r3, [r7, #24]
 800b194:	6959      	ldr	r1, [r3, #20]
 800b196:	693a      	ldr	r2, [r7, #16]
 800b198:	4613      	mov	r3, r2
 800b19a:	009b      	lsls	r3, r3, #2
 800b19c:	4413      	add	r3, r2
 800b19e:	009b      	lsls	r3, r3, #2
 800b1a0:	4a13      	ldr	r2, [pc, #76]	@ (800b1f0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800b1a2:	4413      	add	r3, r2
 800b1a4:	4299      	cmp	r1, r3
 800b1a6:	d11c      	bne.n	800b1e2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b1a8:	69bb      	ldr	r3, [r7, #24]
 800b1aa:	3304      	adds	r3, #4
 800b1ac:	4618      	mov	r0, r3
 800b1ae:	f7fd fffb 	bl	80091a8 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800b1b2:	69bb      	ldr	r3, [r7, #24]
 800b1b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b1b6:	4b0f      	ldr	r3, [pc, #60]	@ (800b1f4 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800b1b8:	681b      	ldr	r3, [r3, #0]
 800b1ba:	429a      	cmp	r2, r3
 800b1bc:	d903      	bls.n	800b1c6 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800b1be:	69bb      	ldr	r3, [r7, #24]
 800b1c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b1c2:	4a0c      	ldr	r2, [pc, #48]	@ (800b1f4 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800b1c4:	6013      	str	r3, [r2, #0]
 800b1c6:	69bb      	ldr	r3, [r7, #24]
 800b1c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b1ca:	4613      	mov	r3, r2
 800b1cc:	009b      	lsls	r3, r3, #2
 800b1ce:	4413      	add	r3, r2
 800b1d0:	009b      	lsls	r3, r3, #2
 800b1d2:	4a07      	ldr	r2, [pc, #28]	@ (800b1f0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800b1d4:	441a      	add	r2, r3
 800b1d6:	69bb      	ldr	r3, [r7, #24]
 800b1d8:	3304      	adds	r3, #4
 800b1da:	4619      	mov	r1, r3
 800b1dc:	4610      	mov	r0, r2
 800b1de:	f7fd ff86 	bl	80090ee <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b1e2:	bf00      	nop
 800b1e4:	3720      	adds	r7, #32
 800b1e6:	46bd      	mov	sp, r7
 800b1e8:	bd80      	pop	{r7, pc}
 800b1ea:	bf00      	nop
 800b1ec:	20000b9c 	.word	0x20000b9c
 800b1f0:	20000ba0 	.word	0x20000ba0
 800b1f4:	20001078 	.word	0x20001078

0800b1f8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800b1f8:	b480      	push	{r7}
 800b1fa:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800b1fc:	4b07      	ldr	r3, [pc, #28]	@ (800b21c <pvTaskIncrementMutexHeldCount+0x24>)
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	2b00      	cmp	r3, #0
 800b202:	d004      	beq.n	800b20e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800b204:	4b05      	ldr	r3, [pc, #20]	@ (800b21c <pvTaskIncrementMutexHeldCount+0x24>)
 800b206:	681b      	ldr	r3, [r3, #0]
 800b208:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b20a:	3201      	adds	r2, #1
 800b20c:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800b20e:	4b03      	ldr	r3, [pc, #12]	@ (800b21c <pvTaskIncrementMutexHeldCount+0x24>)
 800b210:	681b      	ldr	r3, [r3, #0]
	}
 800b212:	4618      	mov	r0, r3
 800b214:	46bd      	mov	sp, r7
 800b216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b21a:	4770      	bx	lr
 800b21c:	20000b9c 	.word	0x20000b9c

0800b220 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b220:	b580      	push	{r7, lr}
 800b222:	b084      	sub	sp, #16
 800b224:	af00      	add	r7, sp, #0
 800b226:	6078      	str	r0, [r7, #4]
 800b228:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b22a:	4b21      	ldr	r3, [pc, #132]	@ (800b2b0 <prvAddCurrentTaskToDelayedList+0x90>)
 800b22c:	681b      	ldr	r3, [r3, #0]
 800b22e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b230:	4b20      	ldr	r3, [pc, #128]	@ (800b2b4 <prvAddCurrentTaskToDelayedList+0x94>)
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	3304      	adds	r3, #4
 800b236:	4618      	mov	r0, r3
 800b238:	f7fd ffb6 	bl	80091a8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b242:	d10a      	bne.n	800b25a <prvAddCurrentTaskToDelayedList+0x3a>
 800b244:	683b      	ldr	r3, [r7, #0]
 800b246:	2b00      	cmp	r3, #0
 800b248:	d007      	beq.n	800b25a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b24a:	4b1a      	ldr	r3, [pc, #104]	@ (800b2b4 <prvAddCurrentTaskToDelayedList+0x94>)
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	3304      	adds	r3, #4
 800b250:	4619      	mov	r1, r3
 800b252:	4819      	ldr	r0, [pc, #100]	@ (800b2b8 <prvAddCurrentTaskToDelayedList+0x98>)
 800b254:	f7fd ff4b 	bl	80090ee <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b258:	e026      	b.n	800b2a8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b25a:	68fa      	ldr	r2, [r7, #12]
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	4413      	add	r3, r2
 800b260:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b262:	4b14      	ldr	r3, [pc, #80]	@ (800b2b4 <prvAddCurrentTaskToDelayedList+0x94>)
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	68ba      	ldr	r2, [r7, #8]
 800b268:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b26a:	68ba      	ldr	r2, [r7, #8]
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	429a      	cmp	r2, r3
 800b270:	d209      	bcs.n	800b286 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b272:	4b12      	ldr	r3, [pc, #72]	@ (800b2bc <prvAddCurrentTaskToDelayedList+0x9c>)
 800b274:	681a      	ldr	r2, [r3, #0]
 800b276:	4b0f      	ldr	r3, [pc, #60]	@ (800b2b4 <prvAddCurrentTaskToDelayedList+0x94>)
 800b278:	681b      	ldr	r3, [r3, #0]
 800b27a:	3304      	adds	r3, #4
 800b27c:	4619      	mov	r1, r3
 800b27e:	4610      	mov	r0, r2
 800b280:	f7fd ff59 	bl	8009136 <vListInsert>
}
 800b284:	e010      	b.n	800b2a8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b286:	4b0e      	ldr	r3, [pc, #56]	@ (800b2c0 <prvAddCurrentTaskToDelayedList+0xa0>)
 800b288:	681a      	ldr	r2, [r3, #0]
 800b28a:	4b0a      	ldr	r3, [pc, #40]	@ (800b2b4 <prvAddCurrentTaskToDelayedList+0x94>)
 800b28c:	681b      	ldr	r3, [r3, #0]
 800b28e:	3304      	adds	r3, #4
 800b290:	4619      	mov	r1, r3
 800b292:	4610      	mov	r0, r2
 800b294:	f7fd ff4f 	bl	8009136 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b298:	4b0a      	ldr	r3, [pc, #40]	@ (800b2c4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b29a:	681b      	ldr	r3, [r3, #0]
 800b29c:	68ba      	ldr	r2, [r7, #8]
 800b29e:	429a      	cmp	r2, r3
 800b2a0:	d202      	bcs.n	800b2a8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800b2a2:	4a08      	ldr	r2, [pc, #32]	@ (800b2c4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b2a4:	68bb      	ldr	r3, [r7, #8]
 800b2a6:	6013      	str	r3, [r2, #0]
}
 800b2a8:	bf00      	nop
 800b2aa:	3710      	adds	r7, #16
 800b2ac:	46bd      	mov	sp, r7
 800b2ae:	bd80      	pop	{r7, pc}
 800b2b0:	20001074 	.word	0x20001074
 800b2b4:	20000b9c 	.word	0x20000b9c
 800b2b8:	2000105c 	.word	0x2000105c
 800b2bc:	2000102c 	.word	0x2000102c
 800b2c0:	20001028 	.word	0x20001028
 800b2c4:	20001090 	.word	0x20001090

0800b2c8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800b2c8:	b580      	push	{r7, lr}
 800b2ca:	b08a      	sub	sp, #40	@ 0x28
 800b2cc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800b2ce:	2300      	movs	r3, #0
 800b2d0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800b2d2:	f000 fb13 	bl	800b8fc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800b2d6:	4b1d      	ldr	r3, [pc, #116]	@ (800b34c <xTimerCreateTimerTask+0x84>)
 800b2d8:	681b      	ldr	r3, [r3, #0]
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	d021      	beq.n	800b322 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800b2de:	2300      	movs	r3, #0
 800b2e0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800b2e2:	2300      	movs	r3, #0
 800b2e4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800b2e6:	1d3a      	adds	r2, r7, #4
 800b2e8:	f107 0108 	add.w	r1, r7, #8
 800b2ec:	f107 030c 	add.w	r3, r7, #12
 800b2f0:	4618      	mov	r0, r3
 800b2f2:	f7fd feb5 	bl	8009060 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800b2f6:	6879      	ldr	r1, [r7, #4]
 800b2f8:	68bb      	ldr	r3, [r7, #8]
 800b2fa:	68fa      	ldr	r2, [r7, #12]
 800b2fc:	9202      	str	r2, [sp, #8]
 800b2fe:	9301      	str	r3, [sp, #4]
 800b300:	2302      	movs	r3, #2
 800b302:	9300      	str	r3, [sp, #0]
 800b304:	2300      	movs	r3, #0
 800b306:	460a      	mov	r2, r1
 800b308:	4911      	ldr	r1, [pc, #68]	@ (800b350 <xTimerCreateTimerTask+0x88>)
 800b30a:	4812      	ldr	r0, [pc, #72]	@ (800b354 <xTimerCreateTimerTask+0x8c>)
 800b30c:	f7fe ffa2 	bl	800a254 <xTaskCreateStatic>
 800b310:	4603      	mov	r3, r0
 800b312:	4a11      	ldr	r2, [pc, #68]	@ (800b358 <xTimerCreateTimerTask+0x90>)
 800b314:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800b316:	4b10      	ldr	r3, [pc, #64]	@ (800b358 <xTimerCreateTimerTask+0x90>)
 800b318:	681b      	ldr	r3, [r3, #0]
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	d001      	beq.n	800b322 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800b31e:	2301      	movs	r3, #1
 800b320:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800b322:	697b      	ldr	r3, [r7, #20]
 800b324:	2b00      	cmp	r3, #0
 800b326:	d10b      	bne.n	800b340 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800b328:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b32c:	f383 8811 	msr	BASEPRI, r3
 800b330:	f3bf 8f6f 	isb	sy
 800b334:	f3bf 8f4f 	dsb	sy
 800b338:	613b      	str	r3, [r7, #16]
}
 800b33a:	bf00      	nop
 800b33c:	bf00      	nop
 800b33e:	e7fd      	b.n	800b33c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800b340:	697b      	ldr	r3, [r7, #20]
}
 800b342:	4618      	mov	r0, r3
 800b344:	3718      	adds	r7, #24
 800b346:	46bd      	mov	sp, r7
 800b348:	bd80      	pop	{r7, pc}
 800b34a:	bf00      	nop
 800b34c:	200010cc 	.word	0x200010cc
 800b350:	0800c410 	.word	0x0800c410
 800b354:	0800b495 	.word	0x0800b495
 800b358:	200010d0 	.word	0x200010d0

0800b35c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800b35c:	b580      	push	{r7, lr}
 800b35e:	b08a      	sub	sp, #40	@ 0x28
 800b360:	af00      	add	r7, sp, #0
 800b362:	60f8      	str	r0, [r7, #12]
 800b364:	60b9      	str	r1, [r7, #8]
 800b366:	607a      	str	r2, [r7, #4]
 800b368:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800b36a:	2300      	movs	r3, #0
 800b36c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800b36e:	68fb      	ldr	r3, [r7, #12]
 800b370:	2b00      	cmp	r3, #0
 800b372:	d10b      	bne.n	800b38c <xTimerGenericCommand+0x30>
	__asm volatile
 800b374:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b378:	f383 8811 	msr	BASEPRI, r3
 800b37c:	f3bf 8f6f 	isb	sy
 800b380:	f3bf 8f4f 	dsb	sy
 800b384:	623b      	str	r3, [r7, #32]
}
 800b386:	bf00      	nop
 800b388:	bf00      	nop
 800b38a:	e7fd      	b.n	800b388 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800b38c:	4b19      	ldr	r3, [pc, #100]	@ (800b3f4 <xTimerGenericCommand+0x98>)
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	2b00      	cmp	r3, #0
 800b392:	d02a      	beq.n	800b3ea <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800b394:	68bb      	ldr	r3, [r7, #8]
 800b396:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800b39c:	68fb      	ldr	r3, [r7, #12]
 800b39e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800b3a0:	68bb      	ldr	r3, [r7, #8]
 800b3a2:	2b05      	cmp	r3, #5
 800b3a4:	dc18      	bgt.n	800b3d8 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800b3a6:	f7ff fdad 	bl	800af04 <xTaskGetSchedulerState>
 800b3aa:	4603      	mov	r3, r0
 800b3ac:	2b02      	cmp	r3, #2
 800b3ae:	d109      	bne.n	800b3c4 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800b3b0:	4b10      	ldr	r3, [pc, #64]	@ (800b3f4 <xTimerGenericCommand+0x98>)
 800b3b2:	6818      	ldr	r0, [r3, #0]
 800b3b4:	f107 0110 	add.w	r1, r7, #16
 800b3b8:	2300      	movs	r3, #0
 800b3ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b3bc:	f7fe f8d2 	bl	8009564 <xQueueGenericSend>
 800b3c0:	6278      	str	r0, [r7, #36]	@ 0x24
 800b3c2:	e012      	b.n	800b3ea <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800b3c4:	4b0b      	ldr	r3, [pc, #44]	@ (800b3f4 <xTimerGenericCommand+0x98>)
 800b3c6:	6818      	ldr	r0, [r3, #0]
 800b3c8:	f107 0110 	add.w	r1, r7, #16
 800b3cc:	2300      	movs	r3, #0
 800b3ce:	2200      	movs	r2, #0
 800b3d0:	f7fe f8c8 	bl	8009564 <xQueueGenericSend>
 800b3d4:	6278      	str	r0, [r7, #36]	@ 0x24
 800b3d6:	e008      	b.n	800b3ea <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800b3d8:	4b06      	ldr	r3, [pc, #24]	@ (800b3f4 <xTimerGenericCommand+0x98>)
 800b3da:	6818      	ldr	r0, [r3, #0]
 800b3dc:	f107 0110 	add.w	r1, r7, #16
 800b3e0:	2300      	movs	r3, #0
 800b3e2:	683a      	ldr	r2, [r7, #0]
 800b3e4:	f7fe f9c0 	bl	8009768 <xQueueGenericSendFromISR>
 800b3e8:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800b3ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b3ec:	4618      	mov	r0, r3
 800b3ee:	3728      	adds	r7, #40	@ 0x28
 800b3f0:	46bd      	mov	sp, r7
 800b3f2:	bd80      	pop	{r7, pc}
 800b3f4:	200010cc 	.word	0x200010cc

0800b3f8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800b3f8:	b580      	push	{r7, lr}
 800b3fa:	b088      	sub	sp, #32
 800b3fc:	af02      	add	r7, sp, #8
 800b3fe:	6078      	str	r0, [r7, #4]
 800b400:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b402:	4b23      	ldr	r3, [pc, #140]	@ (800b490 <prvProcessExpiredTimer+0x98>)
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	68db      	ldr	r3, [r3, #12]
 800b408:	68db      	ldr	r3, [r3, #12]
 800b40a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b40c:	697b      	ldr	r3, [r7, #20]
 800b40e:	3304      	adds	r3, #4
 800b410:	4618      	mov	r0, r3
 800b412:	f7fd fec9 	bl	80091a8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b416:	697b      	ldr	r3, [r7, #20]
 800b418:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b41c:	f003 0304 	and.w	r3, r3, #4
 800b420:	2b00      	cmp	r3, #0
 800b422:	d023      	beq.n	800b46c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800b424:	697b      	ldr	r3, [r7, #20]
 800b426:	699a      	ldr	r2, [r3, #24]
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	18d1      	adds	r1, r2, r3
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	683a      	ldr	r2, [r7, #0]
 800b430:	6978      	ldr	r0, [r7, #20]
 800b432:	f000 f8d5 	bl	800b5e0 <prvInsertTimerInActiveList>
 800b436:	4603      	mov	r3, r0
 800b438:	2b00      	cmp	r3, #0
 800b43a:	d020      	beq.n	800b47e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b43c:	2300      	movs	r3, #0
 800b43e:	9300      	str	r3, [sp, #0]
 800b440:	2300      	movs	r3, #0
 800b442:	687a      	ldr	r2, [r7, #4]
 800b444:	2100      	movs	r1, #0
 800b446:	6978      	ldr	r0, [r7, #20]
 800b448:	f7ff ff88 	bl	800b35c <xTimerGenericCommand>
 800b44c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800b44e:	693b      	ldr	r3, [r7, #16]
 800b450:	2b00      	cmp	r3, #0
 800b452:	d114      	bne.n	800b47e <prvProcessExpiredTimer+0x86>
	__asm volatile
 800b454:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b458:	f383 8811 	msr	BASEPRI, r3
 800b45c:	f3bf 8f6f 	isb	sy
 800b460:	f3bf 8f4f 	dsb	sy
 800b464:	60fb      	str	r3, [r7, #12]
}
 800b466:	bf00      	nop
 800b468:	bf00      	nop
 800b46a:	e7fd      	b.n	800b468 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b46c:	697b      	ldr	r3, [r7, #20]
 800b46e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b472:	f023 0301 	bic.w	r3, r3, #1
 800b476:	b2da      	uxtb	r2, r3
 800b478:	697b      	ldr	r3, [r7, #20]
 800b47a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b47e:	697b      	ldr	r3, [r7, #20]
 800b480:	6a1b      	ldr	r3, [r3, #32]
 800b482:	6978      	ldr	r0, [r7, #20]
 800b484:	4798      	blx	r3
}
 800b486:	bf00      	nop
 800b488:	3718      	adds	r7, #24
 800b48a:	46bd      	mov	sp, r7
 800b48c:	bd80      	pop	{r7, pc}
 800b48e:	bf00      	nop
 800b490:	200010c4 	.word	0x200010c4

0800b494 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800b494:	b580      	push	{r7, lr}
 800b496:	b084      	sub	sp, #16
 800b498:	af00      	add	r7, sp, #0
 800b49a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b49c:	f107 0308 	add.w	r3, r7, #8
 800b4a0:	4618      	mov	r0, r3
 800b4a2:	f000 f859 	bl	800b558 <prvGetNextExpireTime>
 800b4a6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800b4a8:	68bb      	ldr	r3, [r7, #8]
 800b4aa:	4619      	mov	r1, r3
 800b4ac:	68f8      	ldr	r0, [r7, #12]
 800b4ae:	f000 f805 	bl	800b4bc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800b4b2:	f000 f8d7 	bl	800b664 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b4b6:	bf00      	nop
 800b4b8:	e7f0      	b.n	800b49c <prvTimerTask+0x8>
	...

0800b4bc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800b4bc:	b580      	push	{r7, lr}
 800b4be:	b084      	sub	sp, #16
 800b4c0:	af00      	add	r7, sp, #0
 800b4c2:	6078      	str	r0, [r7, #4]
 800b4c4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800b4c6:	f7ff f929 	bl	800a71c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b4ca:	f107 0308 	add.w	r3, r7, #8
 800b4ce:	4618      	mov	r0, r3
 800b4d0:	f000 f866 	bl	800b5a0 <prvSampleTimeNow>
 800b4d4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800b4d6:	68bb      	ldr	r3, [r7, #8]
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	d130      	bne.n	800b53e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800b4dc:	683b      	ldr	r3, [r7, #0]
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	d10a      	bne.n	800b4f8 <prvProcessTimerOrBlockTask+0x3c>
 800b4e2:	687a      	ldr	r2, [r7, #4]
 800b4e4:	68fb      	ldr	r3, [r7, #12]
 800b4e6:	429a      	cmp	r2, r3
 800b4e8:	d806      	bhi.n	800b4f8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800b4ea:	f7ff f925 	bl	800a738 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800b4ee:	68f9      	ldr	r1, [r7, #12]
 800b4f0:	6878      	ldr	r0, [r7, #4]
 800b4f2:	f7ff ff81 	bl	800b3f8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800b4f6:	e024      	b.n	800b542 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800b4f8:	683b      	ldr	r3, [r7, #0]
 800b4fa:	2b00      	cmp	r3, #0
 800b4fc:	d008      	beq.n	800b510 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800b4fe:	4b13      	ldr	r3, [pc, #76]	@ (800b54c <prvProcessTimerOrBlockTask+0x90>)
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	681b      	ldr	r3, [r3, #0]
 800b504:	2b00      	cmp	r3, #0
 800b506:	d101      	bne.n	800b50c <prvProcessTimerOrBlockTask+0x50>
 800b508:	2301      	movs	r3, #1
 800b50a:	e000      	b.n	800b50e <prvProcessTimerOrBlockTask+0x52>
 800b50c:	2300      	movs	r3, #0
 800b50e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800b510:	4b0f      	ldr	r3, [pc, #60]	@ (800b550 <prvProcessTimerOrBlockTask+0x94>)
 800b512:	6818      	ldr	r0, [r3, #0]
 800b514:	687a      	ldr	r2, [r7, #4]
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	1ad3      	subs	r3, r2, r3
 800b51a:	683a      	ldr	r2, [r7, #0]
 800b51c:	4619      	mov	r1, r3
 800b51e:	f7fe fe65 	bl	800a1ec <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800b522:	f7ff f909 	bl	800a738 <xTaskResumeAll>
 800b526:	4603      	mov	r3, r0
 800b528:	2b00      	cmp	r3, #0
 800b52a:	d10a      	bne.n	800b542 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800b52c:	4b09      	ldr	r3, [pc, #36]	@ (800b554 <prvProcessTimerOrBlockTask+0x98>)
 800b52e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b532:	601a      	str	r2, [r3, #0]
 800b534:	f3bf 8f4f 	dsb	sy
 800b538:	f3bf 8f6f 	isb	sy
}
 800b53c:	e001      	b.n	800b542 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800b53e:	f7ff f8fb 	bl	800a738 <xTaskResumeAll>
}
 800b542:	bf00      	nop
 800b544:	3710      	adds	r7, #16
 800b546:	46bd      	mov	sp, r7
 800b548:	bd80      	pop	{r7, pc}
 800b54a:	bf00      	nop
 800b54c:	200010c8 	.word	0x200010c8
 800b550:	200010cc 	.word	0x200010cc
 800b554:	e000ed04 	.word	0xe000ed04

0800b558 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800b558:	b480      	push	{r7}
 800b55a:	b085      	sub	sp, #20
 800b55c:	af00      	add	r7, sp, #0
 800b55e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800b560:	4b0e      	ldr	r3, [pc, #56]	@ (800b59c <prvGetNextExpireTime+0x44>)
 800b562:	681b      	ldr	r3, [r3, #0]
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	2b00      	cmp	r3, #0
 800b568:	d101      	bne.n	800b56e <prvGetNextExpireTime+0x16>
 800b56a:	2201      	movs	r2, #1
 800b56c:	e000      	b.n	800b570 <prvGetNextExpireTime+0x18>
 800b56e:	2200      	movs	r2, #0
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	681b      	ldr	r3, [r3, #0]
 800b578:	2b00      	cmp	r3, #0
 800b57a:	d105      	bne.n	800b588 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b57c:	4b07      	ldr	r3, [pc, #28]	@ (800b59c <prvGetNextExpireTime+0x44>)
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	68db      	ldr	r3, [r3, #12]
 800b582:	681b      	ldr	r3, [r3, #0]
 800b584:	60fb      	str	r3, [r7, #12]
 800b586:	e001      	b.n	800b58c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800b588:	2300      	movs	r3, #0
 800b58a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800b58c:	68fb      	ldr	r3, [r7, #12]
}
 800b58e:	4618      	mov	r0, r3
 800b590:	3714      	adds	r7, #20
 800b592:	46bd      	mov	sp, r7
 800b594:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b598:	4770      	bx	lr
 800b59a:	bf00      	nop
 800b59c:	200010c4 	.word	0x200010c4

0800b5a0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800b5a0:	b580      	push	{r7, lr}
 800b5a2:	b084      	sub	sp, #16
 800b5a4:	af00      	add	r7, sp, #0
 800b5a6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800b5a8:	f7ff f964 	bl	800a874 <xTaskGetTickCount>
 800b5ac:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800b5ae:	4b0b      	ldr	r3, [pc, #44]	@ (800b5dc <prvSampleTimeNow+0x3c>)
 800b5b0:	681b      	ldr	r3, [r3, #0]
 800b5b2:	68fa      	ldr	r2, [r7, #12]
 800b5b4:	429a      	cmp	r2, r3
 800b5b6:	d205      	bcs.n	800b5c4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800b5b8:	f000 f93a 	bl	800b830 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	2201      	movs	r2, #1
 800b5c0:	601a      	str	r2, [r3, #0]
 800b5c2:	e002      	b.n	800b5ca <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	2200      	movs	r2, #0
 800b5c8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800b5ca:	4a04      	ldr	r2, [pc, #16]	@ (800b5dc <prvSampleTimeNow+0x3c>)
 800b5cc:	68fb      	ldr	r3, [r7, #12]
 800b5ce:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800b5d0:	68fb      	ldr	r3, [r7, #12]
}
 800b5d2:	4618      	mov	r0, r3
 800b5d4:	3710      	adds	r7, #16
 800b5d6:	46bd      	mov	sp, r7
 800b5d8:	bd80      	pop	{r7, pc}
 800b5da:	bf00      	nop
 800b5dc:	200010d4 	.word	0x200010d4

0800b5e0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800b5e0:	b580      	push	{r7, lr}
 800b5e2:	b086      	sub	sp, #24
 800b5e4:	af00      	add	r7, sp, #0
 800b5e6:	60f8      	str	r0, [r7, #12]
 800b5e8:	60b9      	str	r1, [r7, #8]
 800b5ea:	607a      	str	r2, [r7, #4]
 800b5ec:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800b5ee:	2300      	movs	r3, #0
 800b5f0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800b5f2:	68fb      	ldr	r3, [r7, #12]
 800b5f4:	68ba      	ldr	r2, [r7, #8]
 800b5f6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b5f8:	68fb      	ldr	r3, [r7, #12]
 800b5fa:	68fa      	ldr	r2, [r7, #12]
 800b5fc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800b5fe:	68ba      	ldr	r2, [r7, #8]
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	429a      	cmp	r2, r3
 800b604:	d812      	bhi.n	800b62c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b606:	687a      	ldr	r2, [r7, #4]
 800b608:	683b      	ldr	r3, [r7, #0]
 800b60a:	1ad2      	subs	r2, r2, r3
 800b60c:	68fb      	ldr	r3, [r7, #12]
 800b60e:	699b      	ldr	r3, [r3, #24]
 800b610:	429a      	cmp	r2, r3
 800b612:	d302      	bcc.n	800b61a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800b614:	2301      	movs	r3, #1
 800b616:	617b      	str	r3, [r7, #20]
 800b618:	e01b      	b.n	800b652 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800b61a:	4b10      	ldr	r3, [pc, #64]	@ (800b65c <prvInsertTimerInActiveList+0x7c>)
 800b61c:	681a      	ldr	r2, [r3, #0]
 800b61e:	68fb      	ldr	r3, [r7, #12]
 800b620:	3304      	adds	r3, #4
 800b622:	4619      	mov	r1, r3
 800b624:	4610      	mov	r0, r2
 800b626:	f7fd fd86 	bl	8009136 <vListInsert>
 800b62a:	e012      	b.n	800b652 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800b62c:	687a      	ldr	r2, [r7, #4]
 800b62e:	683b      	ldr	r3, [r7, #0]
 800b630:	429a      	cmp	r2, r3
 800b632:	d206      	bcs.n	800b642 <prvInsertTimerInActiveList+0x62>
 800b634:	68ba      	ldr	r2, [r7, #8]
 800b636:	683b      	ldr	r3, [r7, #0]
 800b638:	429a      	cmp	r2, r3
 800b63a:	d302      	bcc.n	800b642 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800b63c:	2301      	movs	r3, #1
 800b63e:	617b      	str	r3, [r7, #20]
 800b640:	e007      	b.n	800b652 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b642:	4b07      	ldr	r3, [pc, #28]	@ (800b660 <prvInsertTimerInActiveList+0x80>)
 800b644:	681a      	ldr	r2, [r3, #0]
 800b646:	68fb      	ldr	r3, [r7, #12]
 800b648:	3304      	adds	r3, #4
 800b64a:	4619      	mov	r1, r3
 800b64c:	4610      	mov	r0, r2
 800b64e:	f7fd fd72 	bl	8009136 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800b652:	697b      	ldr	r3, [r7, #20]
}
 800b654:	4618      	mov	r0, r3
 800b656:	3718      	adds	r7, #24
 800b658:	46bd      	mov	sp, r7
 800b65a:	bd80      	pop	{r7, pc}
 800b65c:	200010c8 	.word	0x200010c8
 800b660:	200010c4 	.word	0x200010c4

0800b664 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800b664:	b580      	push	{r7, lr}
 800b666:	b08e      	sub	sp, #56	@ 0x38
 800b668:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b66a:	e0ce      	b.n	800b80a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	2b00      	cmp	r3, #0
 800b670:	da19      	bge.n	800b6a6 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800b672:	1d3b      	adds	r3, r7, #4
 800b674:	3304      	adds	r3, #4
 800b676:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800b678:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	d10b      	bne.n	800b696 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800b67e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b682:	f383 8811 	msr	BASEPRI, r3
 800b686:	f3bf 8f6f 	isb	sy
 800b68a:	f3bf 8f4f 	dsb	sy
 800b68e:	61fb      	str	r3, [r7, #28]
}
 800b690:	bf00      	nop
 800b692:	bf00      	nop
 800b694:	e7fd      	b.n	800b692 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800b696:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b698:	681b      	ldr	r3, [r3, #0]
 800b69a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b69c:	6850      	ldr	r0, [r2, #4]
 800b69e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b6a0:	6892      	ldr	r2, [r2, #8]
 800b6a2:	4611      	mov	r1, r2
 800b6a4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	f2c0 80ae 	blt.w	800b80a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800b6ae:	68fb      	ldr	r3, [r7, #12]
 800b6b0:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800b6b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6b4:	695b      	ldr	r3, [r3, #20]
 800b6b6:	2b00      	cmp	r3, #0
 800b6b8:	d004      	beq.n	800b6c4 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b6ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6bc:	3304      	adds	r3, #4
 800b6be:	4618      	mov	r0, r3
 800b6c0:	f7fd fd72 	bl	80091a8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b6c4:	463b      	mov	r3, r7
 800b6c6:	4618      	mov	r0, r3
 800b6c8:	f7ff ff6a 	bl	800b5a0 <prvSampleTimeNow>
 800b6cc:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	2b09      	cmp	r3, #9
 800b6d2:	f200 8097 	bhi.w	800b804 <prvProcessReceivedCommands+0x1a0>
 800b6d6:	a201      	add	r2, pc, #4	@ (adr r2, 800b6dc <prvProcessReceivedCommands+0x78>)
 800b6d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b6dc:	0800b705 	.word	0x0800b705
 800b6e0:	0800b705 	.word	0x0800b705
 800b6e4:	0800b705 	.word	0x0800b705
 800b6e8:	0800b77b 	.word	0x0800b77b
 800b6ec:	0800b78f 	.word	0x0800b78f
 800b6f0:	0800b7db 	.word	0x0800b7db
 800b6f4:	0800b705 	.word	0x0800b705
 800b6f8:	0800b705 	.word	0x0800b705
 800b6fc:	0800b77b 	.word	0x0800b77b
 800b700:	0800b78f 	.word	0x0800b78f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b704:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b706:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b70a:	f043 0301 	orr.w	r3, r3, #1
 800b70e:	b2da      	uxtb	r2, r3
 800b710:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b712:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800b716:	68ba      	ldr	r2, [r7, #8]
 800b718:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b71a:	699b      	ldr	r3, [r3, #24]
 800b71c:	18d1      	adds	r1, r2, r3
 800b71e:	68bb      	ldr	r3, [r7, #8]
 800b720:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b722:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b724:	f7ff ff5c 	bl	800b5e0 <prvInsertTimerInActiveList>
 800b728:	4603      	mov	r3, r0
 800b72a:	2b00      	cmp	r3, #0
 800b72c:	d06c      	beq.n	800b808 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b72e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b730:	6a1b      	ldr	r3, [r3, #32]
 800b732:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b734:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b736:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b738:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b73c:	f003 0304 	and.w	r3, r3, #4
 800b740:	2b00      	cmp	r3, #0
 800b742:	d061      	beq.n	800b808 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800b744:	68ba      	ldr	r2, [r7, #8]
 800b746:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b748:	699b      	ldr	r3, [r3, #24]
 800b74a:	441a      	add	r2, r3
 800b74c:	2300      	movs	r3, #0
 800b74e:	9300      	str	r3, [sp, #0]
 800b750:	2300      	movs	r3, #0
 800b752:	2100      	movs	r1, #0
 800b754:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b756:	f7ff fe01 	bl	800b35c <xTimerGenericCommand>
 800b75a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800b75c:	6a3b      	ldr	r3, [r7, #32]
 800b75e:	2b00      	cmp	r3, #0
 800b760:	d152      	bne.n	800b808 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800b762:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b766:	f383 8811 	msr	BASEPRI, r3
 800b76a:	f3bf 8f6f 	isb	sy
 800b76e:	f3bf 8f4f 	dsb	sy
 800b772:	61bb      	str	r3, [r7, #24]
}
 800b774:	bf00      	nop
 800b776:	bf00      	nop
 800b778:	e7fd      	b.n	800b776 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b77a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b77c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b780:	f023 0301 	bic.w	r3, r3, #1
 800b784:	b2da      	uxtb	r2, r3
 800b786:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b788:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800b78c:	e03d      	b.n	800b80a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b78e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b790:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b794:	f043 0301 	orr.w	r3, r3, #1
 800b798:	b2da      	uxtb	r2, r3
 800b79a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b79c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800b7a0:	68ba      	ldr	r2, [r7, #8]
 800b7a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b7a4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800b7a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b7a8:	699b      	ldr	r3, [r3, #24]
 800b7aa:	2b00      	cmp	r3, #0
 800b7ac:	d10b      	bne.n	800b7c6 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800b7ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b7b2:	f383 8811 	msr	BASEPRI, r3
 800b7b6:	f3bf 8f6f 	isb	sy
 800b7ba:	f3bf 8f4f 	dsb	sy
 800b7be:	617b      	str	r3, [r7, #20]
}
 800b7c0:	bf00      	nop
 800b7c2:	bf00      	nop
 800b7c4:	e7fd      	b.n	800b7c2 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800b7c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b7c8:	699a      	ldr	r2, [r3, #24]
 800b7ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7cc:	18d1      	adds	r1, r2, r3
 800b7ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b7d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b7d4:	f7ff ff04 	bl	800b5e0 <prvInsertTimerInActiveList>
					break;
 800b7d8:	e017      	b.n	800b80a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800b7da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b7dc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b7e0:	f003 0302 	and.w	r3, r3, #2
 800b7e4:	2b00      	cmp	r3, #0
 800b7e6:	d103      	bne.n	800b7f0 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800b7e8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b7ea:	f000 fbe5 	bl	800bfb8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800b7ee:	e00c      	b.n	800b80a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b7f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b7f2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b7f6:	f023 0301 	bic.w	r3, r3, #1
 800b7fa:	b2da      	uxtb	r2, r3
 800b7fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b7fe:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800b802:	e002      	b.n	800b80a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800b804:	bf00      	nop
 800b806:	e000      	b.n	800b80a <prvProcessReceivedCommands+0x1a6>
					break;
 800b808:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b80a:	4b08      	ldr	r3, [pc, #32]	@ (800b82c <prvProcessReceivedCommands+0x1c8>)
 800b80c:	681b      	ldr	r3, [r3, #0]
 800b80e:	1d39      	adds	r1, r7, #4
 800b810:	2200      	movs	r2, #0
 800b812:	4618      	mov	r0, r3
 800b814:	f7fe f8d6 	bl	80099c4 <xQueueReceive>
 800b818:	4603      	mov	r3, r0
 800b81a:	2b00      	cmp	r3, #0
 800b81c:	f47f af26 	bne.w	800b66c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800b820:	bf00      	nop
 800b822:	bf00      	nop
 800b824:	3730      	adds	r7, #48	@ 0x30
 800b826:	46bd      	mov	sp, r7
 800b828:	bd80      	pop	{r7, pc}
 800b82a:	bf00      	nop
 800b82c:	200010cc 	.word	0x200010cc

0800b830 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800b830:	b580      	push	{r7, lr}
 800b832:	b088      	sub	sp, #32
 800b834:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b836:	e049      	b.n	800b8cc <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b838:	4b2e      	ldr	r3, [pc, #184]	@ (800b8f4 <prvSwitchTimerLists+0xc4>)
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	68db      	ldr	r3, [r3, #12]
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b842:	4b2c      	ldr	r3, [pc, #176]	@ (800b8f4 <prvSwitchTimerLists+0xc4>)
 800b844:	681b      	ldr	r3, [r3, #0]
 800b846:	68db      	ldr	r3, [r3, #12]
 800b848:	68db      	ldr	r3, [r3, #12]
 800b84a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b84c:	68fb      	ldr	r3, [r7, #12]
 800b84e:	3304      	adds	r3, #4
 800b850:	4618      	mov	r0, r3
 800b852:	f7fd fca9 	bl	80091a8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b856:	68fb      	ldr	r3, [r7, #12]
 800b858:	6a1b      	ldr	r3, [r3, #32]
 800b85a:	68f8      	ldr	r0, [r7, #12]
 800b85c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b85e:	68fb      	ldr	r3, [r7, #12]
 800b860:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b864:	f003 0304 	and.w	r3, r3, #4
 800b868:	2b00      	cmp	r3, #0
 800b86a:	d02f      	beq.n	800b8cc <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800b86c:	68fb      	ldr	r3, [r7, #12]
 800b86e:	699b      	ldr	r3, [r3, #24]
 800b870:	693a      	ldr	r2, [r7, #16]
 800b872:	4413      	add	r3, r2
 800b874:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800b876:	68ba      	ldr	r2, [r7, #8]
 800b878:	693b      	ldr	r3, [r7, #16]
 800b87a:	429a      	cmp	r2, r3
 800b87c:	d90e      	bls.n	800b89c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800b87e:	68fb      	ldr	r3, [r7, #12]
 800b880:	68ba      	ldr	r2, [r7, #8]
 800b882:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b884:	68fb      	ldr	r3, [r7, #12]
 800b886:	68fa      	ldr	r2, [r7, #12]
 800b888:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b88a:	4b1a      	ldr	r3, [pc, #104]	@ (800b8f4 <prvSwitchTimerLists+0xc4>)
 800b88c:	681a      	ldr	r2, [r3, #0]
 800b88e:	68fb      	ldr	r3, [r7, #12]
 800b890:	3304      	adds	r3, #4
 800b892:	4619      	mov	r1, r3
 800b894:	4610      	mov	r0, r2
 800b896:	f7fd fc4e 	bl	8009136 <vListInsert>
 800b89a:	e017      	b.n	800b8cc <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b89c:	2300      	movs	r3, #0
 800b89e:	9300      	str	r3, [sp, #0]
 800b8a0:	2300      	movs	r3, #0
 800b8a2:	693a      	ldr	r2, [r7, #16]
 800b8a4:	2100      	movs	r1, #0
 800b8a6:	68f8      	ldr	r0, [r7, #12]
 800b8a8:	f7ff fd58 	bl	800b35c <xTimerGenericCommand>
 800b8ac:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	2b00      	cmp	r3, #0
 800b8b2:	d10b      	bne.n	800b8cc <prvSwitchTimerLists+0x9c>
	__asm volatile
 800b8b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8b8:	f383 8811 	msr	BASEPRI, r3
 800b8bc:	f3bf 8f6f 	isb	sy
 800b8c0:	f3bf 8f4f 	dsb	sy
 800b8c4:	603b      	str	r3, [r7, #0]
}
 800b8c6:	bf00      	nop
 800b8c8:	bf00      	nop
 800b8ca:	e7fd      	b.n	800b8c8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b8cc:	4b09      	ldr	r3, [pc, #36]	@ (800b8f4 <prvSwitchTimerLists+0xc4>)
 800b8ce:	681b      	ldr	r3, [r3, #0]
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	d1b0      	bne.n	800b838 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800b8d6:	4b07      	ldr	r3, [pc, #28]	@ (800b8f4 <prvSwitchTimerLists+0xc4>)
 800b8d8:	681b      	ldr	r3, [r3, #0]
 800b8da:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800b8dc:	4b06      	ldr	r3, [pc, #24]	@ (800b8f8 <prvSwitchTimerLists+0xc8>)
 800b8de:	681b      	ldr	r3, [r3, #0]
 800b8e0:	4a04      	ldr	r2, [pc, #16]	@ (800b8f4 <prvSwitchTimerLists+0xc4>)
 800b8e2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800b8e4:	4a04      	ldr	r2, [pc, #16]	@ (800b8f8 <prvSwitchTimerLists+0xc8>)
 800b8e6:	697b      	ldr	r3, [r7, #20]
 800b8e8:	6013      	str	r3, [r2, #0]
}
 800b8ea:	bf00      	nop
 800b8ec:	3718      	adds	r7, #24
 800b8ee:	46bd      	mov	sp, r7
 800b8f0:	bd80      	pop	{r7, pc}
 800b8f2:	bf00      	nop
 800b8f4:	200010c4 	.word	0x200010c4
 800b8f8:	200010c8 	.word	0x200010c8

0800b8fc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800b8fc:	b580      	push	{r7, lr}
 800b8fe:	b082      	sub	sp, #8
 800b900:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800b902:	f000 f969 	bl	800bbd8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800b906:	4b15      	ldr	r3, [pc, #84]	@ (800b95c <prvCheckForValidListAndQueue+0x60>)
 800b908:	681b      	ldr	r3, [r3, #0]
 800b90a:	2b00      	cmp	r3, #0
 800b90c:	d120      	bne.n	800b950 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800b90e:	4814      	ldr	r0, [pc, #80]	@ (800b960 <prvCheckForValidListAndQueue+0x64>)
 800b910:	f7fd fbc0 	bl	8009094 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800b914:	4813      	ldr	r0, [pc, #76]	@ (800b964 <prvCheckForValidListAndQueue+0x68>)
 800b916:	f7fd fbbd 	bl	8009094 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800b91a:	4b13      	ldr	r3, [pc, #76]	@ (800b968 <prvCheckForValidListAndQueue+0x6c>)
 800b91c:	4a10      	ldr	r2, [pc, #64]	@ (800b960 <prvCheckForValidListAndQueue+0x64>)
 800b91e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800b920:	4b12      	ldr	r3, [pc, #72]	@ (800b96c <prvCheckForValidListAndQueue+0x70>)
 800b922:	4a10      	ldr	r2, [pc, #64]	@ (800b964 <prvCheckForValidListAndQueue+0x68>)
 800b924:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800b926:	2300      	movs	r3, #0
 800b928:	9300      	str	r3, [sp, #0]
 800b92a:	4b11      	ldr	r3, [pc, #68]	@ (800b970 <prvCheckForValidListAndQueue+0x74>)
 800b92c:	4a11      	ldr	r2, [pc, #68]	@ (800b974 <prvCheckForValidListAndQueue+0x78>)
 800b92e:	2110      	movs	r1, #16
 800b930:	200a      	movs	r0, #10
 800b932:	f7fd fccd 	bl	80092d0 <xQueueGenericCreateStatic>
 800b936:	4603      	mov	r3, r0
 800b938:	4a08      	ldr	r2, [pc, #32]	@ (800b95c <prvCheckForValidListAndQueue+0x60>)
 800b93a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800b93c:	4b07      	ldr	r3, [pc, #28]	@ (800b95c <prvCheckForValidListAndQueue+0x60>)
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	2b00      	cmp	r3, #0
 800b942:	d005      	beq.n	800b950 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800b944:	4b05      	ldr	r3, [pc, #20]	@ (800b95c <prvCheckForValidListAndQueue+0x60>)
 800b946:	681b      	ldr	r3, [r3, #0]
 800b948:	490b      	ldr	r1, [pc, #44]	@ (800b978 <prvCheckForValidListAndQueue+0x7c>)
 800b94a:	4618      	mov	r0, r3
 800b94c:	f7fe fbfa 	bl	800a144 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b950:	f000 f974 	bl	800bc3c <vPortExitCritical>
}
 800b954:	bf00      	nop
 800b956:	46bd      	mov	sp, r7
 800b958:	bd80      	pop	{r7, pc}
 800b95a:	bf00      	nop
 800b95c:	200010cc 	.word	0x200010cc
 800b960:	2000109c 	.word	0x2000109c
 800b964:	200010b0 	.word	0x200010b0
 800b968:	200010c4 	.word	0x200010c4
 800b96c:	200010c8 	.word	0x200010c8
 800b970:	20001178 	.word	0x20001178
 800b974:	200010d8 	.word	0x200010d8
 800b978:	0800c418 	.word	0x0800c418

0800b97c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b97c:	b480      	push	{r7}
 800b97e:	b085      	sub	sp, #20
 800b980:	af00      	add	r7, sp, #0
 800b982:	60f8      	str	r0, [r7, #12]
 800b984:	60b9      	str	r1, [r7, #8]
 800b986:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800b988:	68fb      	ldr	r3, [r7, #12]
 800b98a:	3b04      	subs	r3, #4
 800b98c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b98e:	68fb      	ldr	r3, [r7, #12]
 800b990:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800b994:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b996:	68fb      	ldr	r3, [r7, #12]
 800b998:	3b04      	subs	r3, #4
 800b99a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b99c:	68bb      	ldr	r3, [r7, #8]
 800b99e:	f023 0201 	bic.w	r2, r3, #1
 800b9a2:	68fb      	ldr	r3, [r7, #12]
 800b9a4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b9a6:	68fb      	ldr	r3, [r7, #12]
 800b9a8:	3b04      	subs	r3, #4
 800b9aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b9ac:	4a0c      	ldr	r2, [pc, #48]	@ (800b9e0 <pxPortInitialiseStack+0x64>)
 800b9ae:	68fb      	ldr	r3, [r7, #12]
 800b9b0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b9b2:	68fb      	ldr	r3, [r7, #12]
 800b9b4:	3b14      	subs	r3, #20
 800b9b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b9b8:	687a      	ldr	r2, [r7, #4]
 800b9ba:	68fb      	ldr	r3, [r7, #12]
 800b9bc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800b9be:	68fb      	ldr	r3, [r7, #12]
 800b9c0:	3b04      	subs	r3, #4
 800b9c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800b9c4:	68fb      	ldr	r3, [r7, #12]
 800b9c6:	f06f 0202 	mvn.w	r2, #2
 800b9ca:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b9cc:	68fb      	ldr	r3, [r7, #12]
 800b9ce:	3b20      	subs	r3, #32
 800b9d0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b9d2:	68fb      	ldr	r3, [r7, #12]
}
 800b9d4:	4618      	mov	r0, r3
 800b9d6:	3714      	adds	r7, #20
 800b9d8:	46bd      	mov	sp, r7
 800b9da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9de:	4770      	bx	lr
 800b9e0:	0800b9e5 	.word	0x0800b9e5

0800b9e4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b9e4:	b480      	push	{r7}
 800b9e6:	b085      	sub	sp, #20
 800b9e8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800b9ea:	2300      	movs	r3, #0
 800b9ec:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b9ee:	4b13      	ldr	r3, [pc, #76]	@ (800ba3c <prvTaskExitError+0x58>)
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b9f6:	d00b      	beq.n	800ba10 <prvTaskExitError+0x2c>
	__asm volatile
 800b9f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9fc:	f383 8811 	msr	BASEPRI, r3
 800ba00:	f3bf 8f6f 	isb	sy
 800ba04:	f3bf 8f4f 	dsb	sy
 800ba08:	60fb      	str	r3, [r7, #12]
}
 800ba0a:	bf00      	nop
 800ba0c:	bf00      	nop
 800ba0e:	e7fd      	b.n	800ba0c <prvTaskExitError+0x28>
	__asm volatile
 800ba10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba14:	f383 8811 	msr	BASEPRI, r3
 800ba18:	f3bf 8f6f 	isb	sy
 800ba1c:	f3bf 8f4f 	dsb	sy
 800ba20:	60bb      	str	r3, [r7, #8]
}
 800ba22:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800ba24:	bf00      	nop
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	d0fc      	beq.n	800ba26 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800ba2c:	bf00      	nop
 800ba2e:	bf00      	nop
 800ba30:	3714      	adds	r7, #20
 800ba32:	46bd      	mov	sp, r7
 800ba34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba38:	4770      	bx	lr
 800ba3a:	bf00      	nop
 800ba3c:	20000048 	.word	0x20000048

0800ba40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800ba40:	4b07      	ldr	r3, [pc, #28]	@ (800ba60 <pxCurrentTCBConst2>)
 800ba42:	6819      	ldr	r1, [r3, #0]
 800ba44:	6808      	ldr	r0, [r1, #0]
 800ba46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba4a:	f380 8809 	msr	PSP, r0
 800ba4e:	f3bf 8f6f 	isb	sy
 800ba52:	f04f 0000 	mov.w	r0, #0
 800ba56:	f380 8811 	msr	BASEPRI, r0
 800ba5a:	4770      	bx	lr
 800ba5c:	f3af 8000 	nop.w

0800ba60 <pxCurrentTCBConst2>:
 800ba60:	20000b9c 	.word	0x20000b9c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800ba64:	bf00      	nop
 800ba66:	bf00      	nop

0800ba68 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800ba68:	4808      	ldr	r0, [pc, #32]	@ (800ba8c <prvPortStartFirstTask+0x24>)
 800ba6a:	6800      	ldr	r0, [r0, #0]
 800ba6c:	6800      	ldr	r0, [r0, #0]
 800ba6e:	f380 8808 	msr	MSP, r0
 800ba72:	f04f 0000 	mov.w	r0, #0
 800ba76:	f380 8814 	msr	CONTROL, r0
 800ba7a:	b662      	cpsie	i
 800ba7c:	b661      	cpsie	f
 800ba7e:	f3bf 8f4f 	dsb	sy
 800ba82:	f3bf 8f6f 	isb	sy
 800ba86:	df00      	svc	0
 800ba88:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ba8a:	bf00      	nop
 800ba8c:	e000ed08 	.word	0xe000ed08

0800ba90 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ba90:	b580      	push	{r7, lr}
 800ba92:	b086      	sub	sp, #24
 800ba94:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800ba96:	4b47      	ldr	r3, [pc, #284]	@ (800bbb4 <xPortStartScheduler+0x124>)
 800ba98:	681b      	ldr	r3, [r3, #0]
 800ba9a:	4a47      	ldr	r2, [pc, #284]	@ (800bbb8 <xPortStartScheduler+0x128>)
 800ba9c:	4293      	cmp	r3, r2
 800ba9e:	d10b      	bne.n	800bab8 <xPortStartScheduler+0x28>
	__asm volatile
 800baa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800baa4:	f383 8811 	msr	BASEPRI, r3
 800baa8:	f3bf 8f6f 	isb	sy
 800baac:	f3bf 8f4f 	dsb	sy
 800bab0:	60fb      	str	r3, [r7, #12]
}
 800bab2:	bf00      	nop
 800bab4:	bf00      	nop
 800bab6:	e7fd      	b.n	800bab4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800bab8:	4b3e      	ldr	r3, [pc, #248]	@ (800bbb4 <xPortStartScheduler+0x124>)
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	4a3f      	ldr	r2, [pc, #252]	@ (800bbbc <xPortStartScheduler+0x12c>)
 800babe:	4293      	cmp	r3, r2
 800bac0:	d10b      	bne.n	800bada <xPortStartScheduler+0x4a>
	__asm volatile
 800bac2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bac6:	f383 8811 	msr	BASEPRI, r3
 800baca:	f3bf 8f6f 	isb	sy
 800bace:	f3bf 8f4f 	dsb	sy
 800bad2:	613b      	str	r3, [r7, #16]
}
 800bad4:	bf00      	nop
 800bad6:	bf00      	nop
 800bad8:	e7fd      	b.n	800bad6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800bada:	4b39      	ldr	r3, [pc, #228]	@ (800bbc0 <xPortStartScheduler+0x130>)
 800badc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800bade:	697b      	ldr	r3, [r7, #20]
 800bae0:	781b      	ldrb	r3, [r3, #0]
 800bae2:	b2db      	uxtb	r3, r3
 800bae4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800bae6:	697b      	ldr	r3, [r7, #20]
 800bae8:	22ff      	movs	r2, #255	@ 0xff
 800baea:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800baec:	697b      	ldr	r3, [r7, #20]
 800baee:	781b      	ldrb	r3, [r3, #0]
 800baf0:	b2db      	uxtb	r3, r3
 800baf2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800baf4:	78fb      	ldrb	r3, [r7, #3]
 800baf6:	b2db      	uxtb	r3, r3
 800baf8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800bafc:	b2da      	uxtb	r2, r3
 800bafe:	4b31      	ldr	r3, [pc, #196]	@ (800bbc4 <xPortStartScheduler+0x134>)
 800bb00:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800bb02:	4b31      	ldr	r3, [pc, #196]	@ (800bbc8 <xPortStartScheduler+0x138>)
 800bb04:	2207      	movs	r2, #7
 800bb06:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bb08:	e009      	b.n	800bb1e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800bb0a:	4b2f      	ldr	r3, [pc, #188]	@ (800bbc8 <xPortStartScheduler+0x138>)
 800bb0c:	681b      	ldr	r3, [r3, #0]
 800bb0e:	3b01      	subs	r3, #1
 800bb10:	4a2d      	ldr	r2, [pc, #180]	@ (800bbc8 <xPortStartScheduler+0x138>)
 800bb12:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800bb14:	78fb      	ldrb	r3, [r7, #3]
 800bb16:	b2db      	uxtb	r3, r3
 800bb18:	005b      	lsls	r3, r3, #1
 800bb1a:	b2db      	uxtb	r3, r3
 800bb1c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bb1e:	78fb      	ldrb	r3, [r7, #3]
 800bb20:	b2db      	uxtb	r3, r3
 800bb22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bb26:	2b80      	cmp	r3, #128	@ 0x80
 800bb28:	d0ef      	beq.n	800bb0a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800bb2a:	4b27      	ldr	r3, [pc, #156]	@ (800bbc8 <xPortStartScheduler+0x138>)
 800bb2c:	681b      	ldr	r3, [r3, #0]
 800bb2e:	f1c3 0307 	rsb	r3, r3, #7
 800bb32:	2b04      	cmp	r3, #4
 800bb34:	d00b      	beq.n	800bb4e <xPortStartScheduler+0xbe>
	__asm volatile
 800bb36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb3a:	f383 8811 	msr	BASEPRI, r3
 800bb3e:	f3bf 8f6f 	isb	sy
 800bb42:	f3bf 8f4f 	dsb	sy
 800bb46:	60bb      	str	r3, [r7, #8]
}
 800bb48:	bf00      	nop
 800bb4a:	bf00      	nop
 800bb4c:	e7fd      	b.n	800bb4a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800bb4e:	4b1e      	ldr	r3, [pc, #120]	@ (800bbc8 <xPortStartScheduler+0x138>)
 800bb50:	681b      	ldr	r3, [r3, #0]
 800bb52:	021b      	lsls	r3, r3, #8
 800bb54:	4a1c      	ldr	r2, [pc, #112]	@ (800bbc8 <xPortStartScheduler+0x138>)
 800bb56:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800bb58:	4b1b      	ldr	r3, [pc, #108]	@ (800bbc8 <xPortStartScheduler+0x138>)
 800bb5a:	681b      	ldr	r3, [r3, #0]
 800bb5c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800bb60:	4a19      	ldr	r2, [pc, #100]	@ (800bbc8 <xPortStartScheduler+0x138>)
 800bb62:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	b2da      	uxtb	r2, r3
 800bb68:	697b      	ldr	r3, [r7, #20]
 800bb6a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800bb6c:	4b17      	ldr	r3, [pc, #92]	@ (800bbcc <xPortStartScheduler+0x13c>)
 800bb6e:	681b      	ldr	r3, [r3, #0]
 800bb70:	4a16      	ldr	r2, [pc, #88]	@ (800bbcc <xPortStartScheduler+0x13c>)
 800bb72:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800bb76:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800bb78:	4b14      	ldr	r3, [pc, #80]	@ (800bbcc <xPortStartScheduler+0x13c>)
 800bb7a:	681b      	ldr	r3, [r3, #0]
 800bb7c:	4a13      	ldr	r2, [pc, #76]	@ (800bbcc <xPortStartScheduler+0x13c>)
 800bb7e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800bb82:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800bb84:	f000 f8da 	bl	800bd3c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800bb88:	4b11      	ldr	r3, [pc, #68]	@ (800bbd0 <xPortStartScheduler+0x140>)
 800bb8a:	2200      	movs	r2, #0
 800bb8c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800bb8e:	f000 f8f9 	bl	800bd84 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800bb92:	4b10      	ldr	r3, [pc, #64]	@ (800bbd4 <xPortStartScheduler+0x144>)
 800bb94:	681b      	ldr	r3, [r3, #0]
 800bb96:	4a0f      	ldr	r2, [pc, #60]	@ (800bbd4 <xPortStartScheduler+0x144>)
 800bb98:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800bb9c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800bb9e:	f7ff ff63 	bl	800ba68 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800bba2:	f7fe ff31 	bl	800aa08 <vTaskSwitchContext>
	prvTaskExitError();
 800bba6:	f7ff ff1d 	bl	800b9e4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800bbaa:	2300      	movs	r3, #0
}
 800bbac:	4618      	mov	r0, r3
 800bbae:	3718      	adds	r7, #24
 800bbb0:	46bd      	mov	sp, r7
 800bbb2:	bd80      	pop	{r7, pc}
 800bbb4:	e000ed00 	.word	0xe000ed00
 800bbb8:	410fc271 	.word	0x410fc271
 800bbbc:	410fc270 	.word	0x410fc270
 800bbc0:	e000e400 	.word	0xe000e400
 800bbc4:	200011c8 	.word	0x200011c8
 800bbc8:	200011cc 	.word	0x200011cc
 800bbcc:	e000ed20 	.word	0xe000ed20
 800bbd0:	20000048 	.word	0x20000048
 800bbd4:	e000ef34 	.word	0xe000ef34

0800bbd8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800bbd8:	b480      	push	{r7}
 800bbda:	b083      	sub	sp, #12
 800bbdc:	af00      	add	r7, sp, #0
	__asm volatile
 800bbde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bbe2:	f383 8811 	msr	BASEPRI, r3
 800bbe6:	f3bf 8f6f 	isb	sy
 800bbea:	f3bf 8f4f 	dsb	sy
 800bbee:	607b      	str	r3, [r7, #4]
}
 800bbf0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800bbf2:	4b10      	ldr	r3, [pc, #64]	@ (800bc34 <vPortEnterCritical+0x5c>)
 800bbf4:	681b      	ldr	r3, [r3, #0]
 800bbf6:	3301      	adds	r3, #1
 800bbf8:	4a0e      	ldr	r2, [pc, #56]	@ (800bc34 <vPortEnterCritical+0x5c>)
 800bbfa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800bbfc:	4b0d      	ldr	r3, [pc, #52]	@ (800bc34 <vPortEnterCritical+0x5c>)
 800bbfe:	681b      	ldr	r3, [r3, #0]
 800bc00:	2b01      	cmp	r3, #1
 800bc02:	d110      	bne.n	800bc26 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800bc04:	4b0c      	ldr	r3, [pc, #48]	@ (800bc38 <vPortEnterCritical+0x60>)
 800bc06:	681b      	ldr	r3, [r3, #0]
 800bc08:	b2db      	uxtb	r3, r3
 800bc0a:	2b00      	cmp	r3, #0
 800bc0c:	d00b      	beq.n	800bc26 <vPortEnterCritical+0x4e>
	__asm volatile
 800bc0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc12:	f383 8811 	msr	BASEPRI, r3
 800bc16:	f3bf 8f6f 	isb	sy
 800bc1a:	f3bf 8f4f 	dsb	sy
 800bc1e:	603b      	str	r3, [r7, #0]
}
 800bc20:	bf00      	nop
 800bc22:	bf00      	nop
 800bc24:	e7fd      	b.n	800bc22 <vPortEnterCritical+0x4a>
	}
}
 800bc26:	bf00      	nop
 800bc28:	370c      	adds	r7, #12
 800bc2a:	46bd      	mov	sp, r7
 800bc2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc30:	4770      	bx	lr
 800bc32:	bf00      	nop
 800bc34:	20000048 	.word	0x20000048
 800bc38:	e000ed04 	.word	0xe000ed04

0800bc3c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800bc3c:	b480      	push	{r7}
 800bc3e:	b083      	sub	sp, #12
 800bc40:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800bc42:	4b12      	ldr	r3, [pc, #72]	@ (800bc8c <vPortExitCritical+0x50>)
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	2b00      	cmp	r3, #0
 800bc48:	d10b      	bne.n	800bc62 <vPortExitCritical+0x26>
	__asm volatile
 800bc4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc4e:	f383 8811 	msr	BASEPRI, r3
 800bc52:	f3bf 8f6f 	isb	sy
 800bc56:	f3bf 8f4f 	dsb	sy
 800bc5a:	607b      	str	r3, [r7, #4]
}
 800bc5c:	bf00      	nop
 800bc5e:	bf00      	nop
 800bc60:	e7fd      	b.n	800bc5e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800bc62:	4b0a      	ldr	r3, [pc, #40]	@ (800bc8c <vPortExitCritical+0x50>)
 800bc64:	681b      	ldr	r3, [r3, #0]
 800bc66:	3b01      	subs	r3, #1
 800bc68:	4a08      	ldr	r2, [pc, #32]	@ (800bc8c <vPortExitCritical+0x50>)
 800bc6a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800bc6c:	4b07      	ldr	r3, [pc, #28]	@ (800bc8c <vPortExitCritical+0x50>)
 800bc6e:	681b      	ldr	r3, [r3, #0]
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	d105      	bne.n	800bc80 <vPortExitCritical+0x44>
 800bc74:	2300      	movs	r3, #0
 800bc76:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bc78:	683b      	ldr	r3, [r7, #0]
 800bc7a:	f383 8811 	msr	BASEPRI, r3
}
 800bc7e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800bc80:	bf00      	nop
 800bc82:	370c      	adds	r7, #12
 800bc84:	46bd      	mov	sp, r7
 800bc86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc8a:	4770      	bx	lr
 800bc8c:	20000048 	.word	0x20000048

0800bc90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800bc90:	f3ef 8009 	mrs	r0, PSP
 800bc94:	f3bf 8f6f 	isb	sy
 800bc98:	4b15      	ldr	r3, [pc, #84]	@ (800bcf0 <pxCurrentTCBConst>)
 800bc9a:	681a      	ldr	r2, [r3, #0]
 800bc9c:	f01e 0f10 	tst.w	lr, #16
 800bca0:	bf08      	it	eq
 800bca2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800bca6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcaa:	6010      	str	r0, [r2, #0]
 800bcac:	e92d 0009 	stmdb	sp!, {r0, r3}
 800bcb0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800bcb4:	f380 8811 	msr	BASEPRI, r0
 800bcb8:	f3bf 8f4f 	dsb	sy
 800bcbc:	f3bf 8f6f 	isb	sy
 800bcc0:	f7fe fea2 	bl	800aa08 <vTaskSwitchContext>
 800bcc4:	f04f 0000 	mov.w	r0, #0
 800bcc8:	f380 8811 	msr	BASEPRI, r0
 800bccc:	bc09      	pop	{r0, r3}
 800bcce:	6819      	ldr	r1, [r3, #0]
 800bcd0:	6808      	ldr	r0, [r1, #0]
 800bcd2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcd6:	f01e 0f10 	tst.w	lr, #16
 800bcda:	bf08      	it	eq
 800bcdc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800bce0:	f380 8809 	msr	PSP, r0
 800bce4:	f3bf 8f6f 	isb	sy
 800bce8:	4770      	bx	lr
 800bcea:	bf00      	nop
 800bcec:	f3af 8000 	nop.w

0800bcf0 <pxCurrentTCBConst>:
 800bcf0:	20000b9c 	.word	0x20000b9c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800bcf4:	bf00      	nop
 800bcf6:	bf00      	nop

0800bcf8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800bcf8:	b580      	push	{r7, lr}
 800bcfa:	b082      	sub	sp, #8
 800bcfc:	af00      	add	r7, sp, #0
	__asm volatile
 800bcfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd02:	f383 8811 	msr	BASEPRI, r3
 800bd06:	f3bf 8f6f 	isb	sy
 800bd0a:	f3bf 8f4f 	dsb	sy
 800bd0e:	607b      	str	r3, [r7, #4]
}
 800bd10:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800bd12:	f7fe fdbf 	bl	800a894 <xTaskIncrementTick>
 800bd16:	4603      	mov	r3, r0
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	d003      	beq.n	800bd24 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800bd1c:	4b06      	ldr	r3, [pc, #24]	@ (800bd38 <xPortSysTickHandler+0x40>)
 800bd1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bd22:	601a      	str	r2, [r3, #0]
 800bd24:	2300      	movs	r3, #0
 800bd26:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bd28:	683b      	ldr	r3, [r7, #0]
 800bd2a:	f383 8811 	msr	BASEPRI, r3
}
 800bd2e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800bd30:	bf00      	nop
 800bd32:	3708      	adds	r7, #8
 800bd34:	46bd      	mov	sp, r7
 800bd36:	bd80      	pop	{r7, pc}
 800bd38:	e000ed04 	.word	0xe000ed04

0800bd3c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800bd3c:	b480      	push	{r7}
 800bd3e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800bd40:	4b0b      	ldr	r3, [pc, #44]	@ (800bd70 <vPortSetupTimerInterrupt+0x34>)
 800bd42:	2200      	movs	r2, #0
 800bd44:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800bd46:	4b0b      	ldr	r3, [pc, #44]	@ (800bd74 <vPortSetupTimerInterrupt+0x38>)
 800bd48:	2200      	movs	r2, #0
 800bd4a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800bd4c:	4b0a      	ldr	r3, [pc, #40]	@ (800bd78 <vPortSetupTimerInterrupt+0x3c>)
 800bd4e:	681b      	ldr	r3, [r3, #0]
 800bd50:	4a0a      	ldr	r2, [pc, #40]	@ (800bd7c <vPortSetupTimerInterrupt+0x40>)
 800bd52:	fba2 2303 	umull	r2, r3, r2, r3
 800bd56:	099b      	lsrs	r3, r3, #6
 800bd58:	4a09      	ldr	r2, [pc, #36]	@ (800bd80 <vPortSetupTimerInterrupt+0x44>)
 800bd5a:	3b01      	subs	r3, #1
 800bd5c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800bd5e:	4b04      	ldr	r3, [pc, #16]	@ (800bd70 <vPortSetupTimerInterrupt+0x34>)
 800bd60:	2207      	movs	r2, #7
 800bd62:	601a      	str	r2, [r3, #0]
}
 800bd64:	bf00      	nop
 800bd66:	46bd      	mov	sp, r7
 800bd68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd6c:	4770      	bx	lr
 800bd6e:	bf00      	nop
 800bd70:	e000e010 	.word	0xe000e010
 800bd74:	e000e018 	.word	0xe000e018
 800bd78:	20000028 	.word	0x20000028
 800bd7c:	10624dd3 	.word	0x10624dd3
 800bd80:	e000e014 	.word	0xe000e014

0800bd84 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800bd84:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800bd94 <vPortEnableVFP+0x10>
 800bd88:	6801      	ldr	r1, [r0, #0]
 800bd8a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800bd8e:	6001      	str	r1, [r0, #0]
 800bd90:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800bd92:	bf00      	nop
 800bd94:	e000ed88 	.word	0xe000ed88

0800bd98 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800bd98:	b480      	push	{r7}
 800bd9a:	b085      	sub	sp, #20
 800bd9c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800bd9e:	f3ef 8305 	mrs	r3, IPSR
 800bda2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800bda4:	68fb      	ldr	r3, [r7, #12]
 800bda6:	2b0f      	cmp	r3, #15
 800bda8:	d915      	bls.n	800bdd6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800bdaa:	4a18      	ldr	r2, [pc, #96]	@ (800be0c <vPortValidateInterruptPriority+0x74>)
 800bdac:	68fb      	ldr	r3, [r7, #12]
 800bdae:	4413      	add	r3, r2
 800bdb0:	781b      	ldrb	r3, [r3, #0]
 800bdb2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800bdb4:	4b16      	ldr	r3, [pc, #88]	@ (800be10 <vPortValidateInterruptPriority+0x78>)
 800bdb6:	781b      	ldrb	r3, [r3, #0]
 800bdb8:	7afa      	ldrb	r2, [r7, #11]
 800bdba:	429a      	cmp	r2, r3
 800bdbc:	d20b      	bcs.n	800bdd6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800bdbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bdc2:	f383 8811 	msr	BASEPRI, r3
 800bdc6:	f3bf 8f6f 	isb	sy
 800bdca:	f3bf 8f4f 	dsb	sy
 800bdce:	607b      	str	r3, [r7, #4]
}
 800bdd0:	bf00      	nop
 800bdd2:	bf00      	nop
 800bdd4:	e7fd      	b.n	800bdd2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800bdd6:	4b0f      	ldr	r3, [pc, #60]	@ (800be14 <vPortValidateInterruptPriority+0x7c>)
 800bdd8:	681b      	ldr	r3, [r3, #0]
 800bdda:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800bdde:	4b0e      	ldr	r3, [pc, #56]	@ (800be18 <vPortValidateInterruptPriority+0x80>)
 800bde0:	681b      	ldr	r3, [r3, #0]
 800bde2:	429a      	cmp	r2, r3
 800bde4:	d90b      	bls.n	800bdfe <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800bde6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bdea:	f383 8811 	msr	BASEPRI, r3
 800bdee:	f3bf 8f6f 	isb	sy
 800bdf2:	f3bf 8f4f 	dsb	sy
 800bdf6:	603b      	str	r3, [r7, #0]
}
 800bdf8:	bf00      	nop
 800bdfa:	bf00      	nop
 800bdfc:	e7fd      	b.n	800bdfa <vPortValidateInterruptPriority+0x62>
	}
 800bdfe:	bf00      	nop
 800be00:	3714      	adds	r7, #20
 800be02:	46bd      	mov	sp, r7
 800be04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be08:	4770      	bx	lr
 800be0a:	bf00      	nop
 800be0c:	e000e3f0 	.word	0xe000e3f0
 800be10:	200011c8 	.word	0x200011c8
 800be14:	e000ed0c 	.word	0xe000ed0c
 800be18:	200011cc 	.word	0x200011cc

0800be1c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800be1c:	b580      	push	{r7, lr}
 800be1e:	b08a      	sub	sp, #40	@ 0x28
 800be20:	af00      	add	r7, sp, #0
 800be22:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800be24:	2300      	movs	r3, #0
 800be26:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800be28:	f7fe fc78 	bl	800a71c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800be2c:	4b5c      	ldr	r3, [pc, #368]	@ (800bfa0 <pvPortMalloc+0x184>)
 800be2e:	681b      	ldr	r3, [r3, #0]
 800be30:	2b00      	cmp	r3, #0
 800be32:	d101      	bne.n	800be38 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800be34:	f000 f924 	bl	800c080 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800be38:	4b5a      	ldr	r3, [pc, #360]	@ (800bfa4 <pvPortMalloc+0x188>)
 800be3a:	681a      	ldr	r2, [r3, #0]
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	4013      	ands	r3, r2
 800be40:	2b00      	cmp	r3, #0
 800be42:	f040 8095 	bne.w	800bf70 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	2b00      	cmp	r3, #0
 800be4a:	d01e      	beq.n	800be8a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800be4c:	2208      	movs	r2, #8
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	4413      	add	r3, r2
 800be52:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	f003 0307 	and.w	r3, r3, #7
 800be5a:	2b00      	cmp	r3, #0
 800be5c:	d015      	beq.n	800be8a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	f023 0307 	bic.w	r3, r3, #7
 800be64:	3308      	adds	r3, #8
 800be66:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	f003 0307 	and.w	r3, r3, #7
 800be6e:	2b00      	cmp	r3, #0
 800be70:	d00b      	beq.n	800be8a <pvPortMalloc+0x6e>
	__asm volatile
 800be72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be76:	f383 8811 	msr	BASEPRI, r3
 800be7a:	f3bf 8f6f 	isb	sy
 800be7e:	f3bf 8f4f 	dsb	sy
 800be82:	617b      	str	r3, [r7, #20]
}
 800be84:	bf00      	nop
 800be86:	bf00      	nop
 800be88:	e7fd      	b.n	800be86 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	2b00      	cmp	r3, #0
 800be8e:	d06f      	beq.n	800bf70 <pvPortMalloc+0x154>
 800be90:	4b45      	ldr	r3, [pc, #276]	@ (800bfa8 <pvPortMalloc+0x18c>)
 800be92:	681b      	ldr	r3, [r3, #0]
 800be94:	687a      	ldr	r2, [r7, #4]
 800be96:	429a      	cmp	r2, r3
 800be98:	d86a      	bhi.n	800bf70 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800be9a:	4b44      	ldr	r3, [pc, #272]	@ (800bfac <pvPortMalloc+0x190>)
 800be9c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800be9e:	4b43      	ldr	r3, [pc, #268]	@ (800bfac <pvPortMalloc+0x190>)
 800bea0:	681b      	ldr	r3, [r3, #0]
 800bea2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800bea4:	e004      	b.n	800beb0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800bea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bea8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800beaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800beac:	681b      	ldr	r3, [r3, #0]
 800beae:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800beb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800beb2:	685b      	ldr	r3, [r3, #4]
 800beb4:	687a      	ldr	r2, [r7, #4]
 800beb6:	429a      	cmp	r2, r3
 800beb8:	d903      	bls.n	800bec2 <pvPortMalloc+0xa6>
 800beba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bebc:	681b      	ldr	r3, [r3, #0]
 800bebe:	2b00      	cmp	r3, #0
 800bec0:	d1f1      	bne.n	800bea6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800bec2:	4b37      	ldr	r3, [pc, #220]	@ (800bfa0 <pvPortMalloc+0x184>)
 800bec4:	681b      	ldr	r3, [r3, #0]
 800bec6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bec8:	429a      	cmp	r2, r3
 800beca:	d051      	beq.n	800bf70 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800becc:	6a3b      	ldr	r3, [r7, #32]
 800bece:	681b      	ldr	r3, [r3, #0]
 800bed0:	2208      	movs	r2, #8
 800bed2:	4413      	add	r3, r2
 800bed4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800bed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bed8:	681a      	ldr	r2, [r3, #0]
 800beda:	6a3b      	ldr	r3, [r7, #32]
 800bedc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800bede:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bee0:	685a      	ldr	r2, [r3, #4]
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	1ad2      	subs	r2, r2, r3
 800bee6:	2308      	movs	r3, #8
 800bee8:	005b      	lsls	r3, r3, #1
 800beea:	429a      	cmp	r2, r3
 800beec:	d920      	bls.n	800bf30 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800beee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	4413      	add	r3, r2
 800bef4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800bef6:	69bb      	ldr	r3, [r7, #24]
 800bef8:	f003 0307 	and.w	r3, r3, #7
 800befc:	2b00      	cmp	r3, #0
 800befe:	d00b      	beq.n	800bf18 <pvPortMalloc+0xfc>
	__asm volatile
 800bf00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf04:	f383 8811 	msr	BASEPRI, r3
 800bf08:	f3bf 8f6f 	isb	sy
 800bf0c:	f3bf 8f4f 	dsb	sy
 800bf10:	613b      	str	r3, [r7, #16]
}
 800bf12:	bf00      	nop
 800bf14:	bf00      	nop
 800bf16:	e7fd      	b.n	800bf14 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800bf18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf1a:	685a      	ldr	r2, [r3, #4]
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	1ad2      	subs	r2, r2, r3
 800bf20:	69bb      	ldr	r3, [r7, #24]
 800bf22:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800bf24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf26:	687a      	ldr	r2, [r7, #4]
 800bf28:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800bf2a:	69b8      	ldr	r0, [r7, #24]
 800bf2c:	f000 f90a 	bl	800c144 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800bf30:	4b1d      	ldr	r3, [pc, #116]	@ (800bfa8 <pvPortMalloc+0x18c>)
 800bf32:	681a      	ldr	r2, [r3, #0]
 800bf34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf36:	685b      	ldr	r3, [r3, #4]
 800bf38:	1ad3      	subs	r3, r2, r3
 800bf3a:	4a1b      	ldr	r2, [pc, #108]	@ (800bfa8 <pvPortMalloc+0x18c>)
 800bf3c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800bf3e:	4b1a      	ldr	r3, [pc, #104]	@ (800bfa8 <pvPortMalloc+0x18c>)
 800bf40:	681a      	ldr	r2, [r3, #0]
 800bf42:	4b1b      	ldr	r3, [pc, #108]	@ (800bfb0 <pvPortMalloc+0x194>)
 800bf44:	681b      	ldr	r3, [r3, #0]
 800bf46:	429a      	cmp	r2, r3
 800bf48:	d203      	bcs.n	800bf52 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800bf4a:	4b17      	ldr	r3, [pc, #92]	@ (800bfa8 <pvPortMalloc+0x18c>)
 800bf4c:	681b      	ldr	r3, [r3, #0]
 800bf4e:	4a18      	ldr	r2, [pc, #96]	@ (800bfb0 <pvPortMalloc+0x194>)
 800bf50:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800bf52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf54:	685a      	ldr	r2, [r3, #4]
 800bf56:	4b13      	ldr	r3, [pc, #76]	@ (800bfa4 <pvPortMalloc+0x188>)
 800bf58:	681b      	ldr	r3, [r3, #0]
 800bf5a:	431a      	orrs	r2, r3
 800bf5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf5e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800bf60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf62:	2200      	movs	r2, #0
 800bf64:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800bf66:	4b13      	ldr	r3, [pc, #76]	@ (800bfb4 <pvPortMalloc+0x198>)
 800bf68:	681b      	ldr	r3, [r3, #0]
 800bf6a:	3301      	adds	r3, #1
 800bf6c:	4a11      	ldr	r2, [pc, #68]	@ (800bfb4 <pvPortMalloc+0x198>)
 800bf6e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800bf70:	f7fe fbe2 	bl	800a738 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800bf74:	69fb      	ldr	r3, [r7, #28]
 800bf76:	f003 0307 	and.w	r3, r3, #7
 800bf7a:	2b00      	cmp	r3, #0
 800bf7c:	d00b      	beq.n	800bf96 <pvPortMalloc+0x17a>
	__asm volatile
 800bf7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf82:	f383 8811 	msr	BASEPRI, r3
 800bf86:	f3bf 8f6f 	isb	sy
 800bf8a:	f3bf 8f4f 	dsb	sy
 800bf8e:	60fb      	str	r3, [r7, #12]
}
 800bf90:	bf00      	nop
 800bf92:	bf00      	nop
 800bf94:	e7fd      	b.n	800bf92 <pvPortMalloc+0x176>
	return pvReturn;
 800bf96:	69fb      	ldr	r3, [r7, #28]
}
 800bf98:	4618      	mov	r0, r3
 800bf9a:	3728      	adds	r7, #40	@ 0x28
 800bf9c:	46bd      	mov	sp, r7
 800bf9e:	bd80      	pop	{r7, pc}
 800bfa0:	20001dd8 	.word	0x20001dd8
 800bfa4:	20001dec 	.word	0x20001dec
 800bfa8:	20001ddc 	.word	0x20001ddc
 800bfac:	20001dd0 	.word	0x20001dd0
 800bfb0:	20001de0 	.word	0x20001de0
 800bfb4:	20001de4 	.word	0x20001de4

0800bfb8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800bfb8:	b580      	push	{r7, lr}
 800bfba:	b086      	sub	sp, #24
 800bfbc:	af00      	add	r7, sp, #0
 800bfbe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	2b00      	cmp	r3, #0
 800bfc8:	d04f      	beq.n	800c06a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800bfca:	2308      	movs	r3, #8
 800bfcc:	425b      	negs	r3, r3
 800bfce:	697a      	ldr	r2, [r7, #20]
 800bfd0:	4413      	add	r3, r2
 800bfd2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800bfd4:	697b      	ldr	r3, [r7, #20]
 800bfd6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800bfd8:	693b      	ldr	r3, [r7, #16]
 800bfda:	685a      	ldr	r2, [r3, #4]
 800bfdc:	4b25      	ldr	r3, [pc, #148]	@ (800c074 <vPortFree+0xbc>)
 800bfde:	681b      	ldr	r3, [r3, #0]
 800bfe0:	4013      	ands	r3, r2
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d10b      	bne.n	800bffe <vPortFree+0x46>
	__asm volatile
 800bfe6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bfea:	f383 8811 	msr	BASEPRI, r3
 800bfee:	f3bf 8f6f 	isb	sy
 800bff2:	f3bf 8f4f 	dsb	sy
 800bff6:	60fb      	str	r3, [r7, #12]
}
 800bff8:	bf00      	nop
 800bffa:	bf00      	nop
 800bffc:	e7fd      	b.n	800bffa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800bffe:	693b      	ldr	r3, [r7, #16]
 800c000:	681b      	ldr	r3, [r3, #0]
 800c002:	2b00      	cmp	r3, #0
 800c004:	d00b      	beq.n	800c01e <vPortFree+0x66>
	__asm volatile
 800c006:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c00a:	f383 8811 	msr	BASEPRI, r3
 800c00e:	f3bf 8f6f 	isb	sy
 800c012:	f3bf 8f4f 	dsb	sy
 800c016:	60bb      	str	r3, [r7, #8]
}
 800c018:	bf00      	nop
 800c01a:	bf00      	nop
 800c01c:	e7fd      	b.n	800c01a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c01e:	693b      	ldr	r3, [r7, #16]
 800c020:	685a      	ldr	r2, [r3, #4]
 800c022:	4b14      	ldr	r3, [pc, #80]	@ (800c074 <vPortFree+0xbc>)
 800c024:	681b      	ldr	r3, [r3, #0]
 800c026:	4013      	ands	r3, r2
 800c028:	2b00      	cmp	r3, #0
 800c02a:	d01e      	beq.n	800c06a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c02c:	693b      	ldr	r3, [r7, #16]
 800c02e:	681b      	ldr	r3, [r3, #0]
 800c030:	2b00      	cmp	r3, #0
 800c032:	d11a      	bne.n	800c06a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c034:	693b      	ldr	r3, [r7, #16]
 800c036:	685a      	ldr	r2, [r3, #4]
 800c038:	4b0e      	ldr	r3, [pc, #56]	@ (800c074 <vPortFree+0xbc>)
 800c03a:	681b      	ldr	r3, [r3, #0]
 800c03c:	43db      	mvns	r3, r3
 800c03e:	401a      	ands	r2, r3
 800c040:	693b      	ldr	r3, [r7, #16]
 800c042:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c044:	f7fe fb6a 	bl	800a71c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c048:	693b      	ldr	r3, [r7, #16]
 800c04a:	685a      	ldr	r2, [r3, #4]
 800c04c:	4b0a      	ldr	r3, [pc, #40]	@ (800c078 <vPortFree+0xc0>)
 800c04e:	681b      	ldr	r3, [r3, #0]
 800c050:	4413      	add	r3, r2
 800c052:	4a09      	ldr	r2, [pc, #36]	@ (800c078 <vPortFree+0xc0>)
 800c054:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c056:	6938      	ldr	r0, [r7, #16]
 800c058:	f000 f874 	bl	800c144 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800c05c:	4b07      	ldr	r3, [pc, #28]	@ (800c07c <vPortFree+0xc4>)
 800c05e:	681b      	ldr	r3, [r3, #0]
 800c060:	3301      	adds	r3, #1
 800c062:	4a06      	ldr	r2, [pc, #24]	@ (800c07c <vPortFree+0xc4>)
 800c064:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800c066:	f7fe fb67 	bl	800a738 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c06a:	bf00      	nop
 800c06c:	3718      	adds	r7, #24
 800c06e:	46bd      	mov	sp, r7
 800c070:	bd80      	pop	{r7, pc}
 800c072:	bf00      	nop
 800c074:	20001dec 	.word	0x20001dec
 800c078:	20001ddc 	.word	0x20001ddc
 800c07c:	20001de8 	.word	0x20001de8

0800c080 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c080:	b480      	push	{r7}
 800c082:	b085      	sub	sp, #20
 800c084:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c086:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800c08a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c08c:	4b27      	ldr	r3, [pc, #156]	@ (800c12c <prvHeapInit+0xac>)
 800c08e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c090:	68fb      	ldr	r3, [r7, #12]
 800c092:	f003 0307 	and.w	r3, r3, #7
 800c096:	2b00      	cmp	r3, #0
 800c098:	d00c      	beq.n	800c0b4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c09a:	68fb      	ldr	r3, [r7, #12]
 800c09c:	3307      	adds	r3, #7
 800c09e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c0a0:	68fb      	ldr	r3, [r7, #12]
 800c0a2:	f023 0307 	bic.w	r3, r3, #7
 800c0a6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c0a8:	68ba      	ldr	r2, [r7, #8]
 800c0aa:	68fb      	ldr	r3, [r7, #12]
 800c0ac:	1ad3      	subs	r3, r2, r3
 800c0ae:	4a1f      	ldr	r2, [pc, #124]	@ (800c12c <prvHeapInit+0xac>)
 800c0b0:	4413      	add	r3, r2
 800c0b2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c0b4:	68fb      	ldr	r3, [r7, #12]
 800c0b6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c0b8:	4a1d      	ldr	r2, [pc, #116]	@ (800c130 <prvHeapInit+0xb0>)
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c0be:	4b1c      	ldr	r3, [pc, #112]	@ (800c130 <prvHeapInit+0xb0>)
 800c0c0:	2200      	movs	r2, #0
 800c0c2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	68ba      	ldr	r2, [r7, #8]
 800c0c8:	4413      	add	r3, r2
 800c0ca:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c0cc:	2208      	movs	r2, #8
 800c0ce:	68fb      	ldr	r3, [r7, #12]
 800c0d0:	1a9b      	subs	r3, r3, r2
 800c0d2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c0d4:	68fb      	ldr	r3, [r7, #12]
 800c0d6:	f023 0307 	bic.w	r3, r3, #7
 800c0da:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	4a15      	ldr	r2, [pc, #84]	@ (800c134 <prvHeapInit+0xb4>)
 800c0e0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c0e2:	4b14      	ldr	r3, [pc, #80]	@ (800c134 <prvHeapInit+0xb4>)
 800c0e4:	681b      	ldr	r3, [r3, #0]
 800c0e6:	2200      	movs	r2, #0
 800c0e8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c0ea:	4b12      	ldr	r3, [pc, #72]	@ (800c134 <prvHeapInit+0xb4>)
 800c0ec:	681b      	ldr	r3, [r3, #0]
 800c0ee:	2200      	movs	r2, #0
 800c0f0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c0f6:	683b      	ldr	r3, [r7, #0]
 800c0f8:	68fa      	ldr	r2, [r7, #12]
 800c0fa:	1ad2      	subs	r2, r2, r3
 800c0fc:	683b      	ldr	r3, [r7, #0]
 800c0fe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c100:	4b0c      	ldr	r3, [pc, #48]	@ (800c134 <prvHeapInit+0xb4>)
 800c102:	681a      	ldr	r2, [r3, #0]
 800c104:	683b      	ldr	r3, [r7, #0]
 800c106:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c108:	683b      	ldr	r3, [r7, #0]
 800c10a:	685b      	ldr	r3, [r3, #4]
 800c10c:	4a0a      	ldr	r2, [pc, #40]	@ (800c138 <prvHeapInit+0xb8>)
 800c10e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c110:	683b      	ldr	r3, [r7, #0]
 800c112:	685b      	ldr	r3, [r3, #4]
 800c114:	4a09      	ldr	r2, [pc, #36]	@ (800c13c <prvHeapInit+0xbc>)
 800c116:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c118:	4b09      	ldr	r3, [pc, #36]	@ (800c140 <prvHeapInit+0xc0>)
 800c11a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800c11e:	601a      	str	r2, [r3, #0]
}
 800c120:	bf00      	nop
 800c122:	3714      	adds	r7, #20
 800c124:	46bd      	mov	sp, r7
 800c126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c12a:	4770      	bx	lr
 800c12c:	200011d0 	.word	0x200011d0
 800c130:	20001dd0 	.word	0x20001dd0
 800c134:	20001dd8 	.word	0x20001dd8
 800c138:	20001de0 	.word	0x20001de0
 800c13c:	20001ddc 	.word	0x20001ddc
 800c140:	20001dec 	.word	0x20001dec

0800c144 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c144:	b480      	push	{r7}
 800c146:	b085      	sub	sp, #20
 800c148:	af00      	add	r7, sp, #0
 800c14a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c14c:	4b28      	ldr	r3, [pc, #160]	@ (800c1f0 <prvInsertBlockIntoFreeList+0xac>)
 800c14e:	60fb      	str	r3, [r7, #12]
 800c150:	e002      	b.n	800c158 <prvInsertBlockIntoFreeList+0x14>
 800c152:	68fb      	ldr	r3, [r7, #12]
 800c154:	681b      	ldr	r3, [r3, #0]
 800c156:	60fb      	str	r3, [r7, #12]
 800c158:	68fb      	ldr	r3, [r7, #12]
 800c15a:	681b      	ldr	r3, [r3, #0]
 800c15c:	687a      	ldr	r2, [r7, #4]
 800c15e:	429a      	cmp	r2, r3
 800c160:	d8f7      	bhi.n	800c152 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c162:	68fb      	ldr	r3, [r7, #12]
 800c164:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c166:	68fb      	ldr	r3, [r7, #12]
 800c168:	685b      	ldr	r3, [r3, #4]
 800c16a:	68ba      	ldr	r2, [r7, #8]
 800c16c:	4413      	add	r3, r2
 800c16e:	687a      	ldr	r2, [r7, #4]
 800c170:	429a      	cmp	r2, r3
 800c172:	d108      	bne.n	800c186 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c174:	68fb      	ldr	r3, [r7, #12]
 800c176:	685a      	ldr	r2, [r3, #4]
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	685b      	ldr	r3, [r3, #4]
 800c17c:	441a      	add	r2, r3
 800c17e:	68fb      	ldr	r3, [r7, #12]
 800c180:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c182:	68fb      	ldr	r3, [r7, #12]
 800c184:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c18a:	687b      	ldr	r3, [r7, #4]
 800c18c:	685b      	ldr	r3, [r3, #4]
 800c18e:	68ba      	ldr	r2, [r7, #8]
 800c190:	441a      	add	r2, r3
 800c192:	68fb      	ldr	r3, [r7, #12]
 800c194:	681b      	ldr	r3, [r3, #0]
 800c196:	429a      	cmp	r2, r3
 800c198:	d118      	bne.n	800c1cc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c19a:	68fb      	ldr	r3, [r7, #12]
 800c19c:	681a      	ldr	r2, [r3, #0]
 800c19e:	4b15      	ldr	r3, [pc, #84]	@ (800c1f4 <prvInsertBlockIntoFreeList+0xb0>)
 800c1a0:	681b      	ldr	r3, [r3, #0]
 800c1a2:	429a      	cmp	r2, r3
 800c1a4:	d00d      	beq.n	800c1c2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	685a      	ldr	r2, [r3, #4]
 800c1aa:	68fb      	ldr	r3, [r7, #12]
 800c1ac:	681b      	ldr	r3, [r3, #0]
 800c1ae:	685b      	ldr	r3, [r3, #4]
 800c1b0:	441a      	add	r2, r3
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c1b6:	68fb      	ldr	r3, [r7, #12]
 800c1b8:	681b      	ldr	r3, [r3, #0]
 800c1ba:	681a      	ldr	r2, [r3, #0]
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	601a      	str	r2, [r3, #0]
 800c1c0:	e008      	b.n	800c1d4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c1c2:	4b0c      	ldr	r3, [pc, #48]	@ (800c1f4 <prvInsertBlockIntoFreeList+0xb0>)
 800c1c4:	681a      	ldr	r2, [r3, #0]
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	601a      	str	r2, [r3, #0]
 800c1ca:	e003      	b.n	800c1d4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c1cc:	68fb      	ldr	r3, [r7, #12]
 800c1ce:	681a      	ldr	r2, [r3, #0]
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c1d4:	68fa      	ldr	r2, [r7, #12]
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	429a      	cmp	r2, r3
 800c1da:	d002      	beq.n	800c1e2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c1dc:	68fb      	ldr	r3, [r7, #12]
 800c1de:	687a      	ldr	r2, [r7, #4]
 800c1e0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c1e2:	bf00      	nop
 800c1e4:	3714      	adds	r7, #20
 800c1e6:	46bd      	mov	sp, r7
 800c1e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1ec:	4770      	bx	lr
 800c1ee:	bf00      	nop
 800c1f0:	20001dd0 	.word	0x20001dd0
 800c1f4:	20001dd8 	.word	0x20001dd8

0800c1f8 <memset>:
 800c1f8:	4402      	add	r2, r0
 800c1fa:	4603      	mov	r3, r0
 800c1fc:	4293      	cmp	r3, r2
 800c1fe:	d100      	bne.n	800c202 <memset+0xa>
 800c200:	4770      	bx	lr
 800c202:	f803 1b01 	strb.w	r1, [r3], #1
 800c206:	e7f9      	b.n	800c1fc <memset+0x4>

0800c208 <_reclaim_reent>:
 800c208:	4b2d      	ldr	r3, [pc, #180]	@ (800c2c0 <_reclaim_reent+0xb8>)
 800c20a:	681b      	ldr	r3, [r3, #0]
 800c20c:	4283      	cmp	r3, r0
 800c20e:	b570      	push	{r4, r5, r6, lr}
 800c210:	4604      	mov	r4, r0
 800c212:	d053      	beq.n	800c2bc <_reclaim_reent+0xb4>
 800c214:	69c3      	ldr	r3, [r0, #28]
 800c216:	b31b      	cbz	r3, 800c260 <_reclaim_reent+0x58>
 800c218:	68db      	ldr	r3, [r3, #12]
 800c21a:	b163      	cbz	r3, 800c236 <_reclaim_reent+0x2e>
 800c21c:	2500      	movs	r5, #0
 800c21e:	69e3      	ldr	r3, [r4, #28]
 800c220:	68db      	ldr	r3, [r3, #12]
 800c222:	5959      	ldr	r1, [r3, r5]
 800c224:	b9b1      	cbnz	r1, 800c254 <_reclaim_reent+0x4c>
 800c226:	3504      	adds	r5, #4
 800c228:	2d80      	cmp	r5, #128	@ 0x80
 800c22a:	d1f8      	bne.n	800c21e <_reclaim_reent+0x16>
 800c22c:	69e3      	ldr	r3, [r4, #28]
 800c22e:	4620      	mov	r0, r4
 800c230:	68d9      	ldr	r1, [r3, #12]
 800c232:	f000 f87b 	bl	800c32c <_free_r>
 800c236:	69e3      	ldr	r3, [r4, #28]
 800c238:	6819      	ldr	r1, [r3, #0]
 800c23a:	b111      	cbz	r1, 800c242 <_reclaim_reent+0x3a>
 800c23c:	4620      	mov	r0, r4
 800c23e:	f000 f875 	bl	800c32c <_free_r>
 800c242:	69e3      	ldr	r3, [r4, #28]
 800c244:	689d      	ldr	r5, [r3, #8]
 800c246:	b15d      	cbz	r5, 800c260 <_reclaim_reent+0x58>
 800c248:	4629      	mov	r1, r5
 800c24a:	4620      	mov	r0, r4
 800c24c:	682d      	ldr	r5, [r5, #0]
 800c24e:	f000 f86d 	bl	800c32c <_free_r>
 800c252:	e7f8      	b.n	800c246 <_reclaim_reent+0x3e>
 800c254:	680e      	ldr	r6, [r1, #0]
 800c256:	4620      	mov	r0, r4
 800c258:	f000 f868 	bl	800c32c <_free_r>
 800c25c:	4631      	mov	r1, r6
 800c25e:	e7e1      	b.n	800c224 <_reclaim_reent+0x1c>
 800c260:	6961      	ldr	r1, [r4, #20]
 800c262:	b111      	cbz	r1, 800c26a <_reclaim_reent+0x62>
 800c264:	4620      	mov	r0, r4
 800c266:	f000 f861 	bl	800c32c <_free_r>
 800c26a:	69e1      	ldr	r1, [r4, #28]
 800c26c:	b111      	cbz	r1, 800c274 <_reclaim_reent+0x6c>
 800c26e:	4620      	mov	r0, r4
 800c270:	f000 f85c 	bl	800c32c <_free_r>
 800c274:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800c276:	b111      	cbz	r1, 800c27e <_reclaim_reent+0x76>
 800c278:	4620      	mov	r0, r4
 800c27a:	f000 f857 	bl	800c32c <_free_r>
 800c27e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c280:	b111      	cbz	r1, 800c288 <_reclaim_reent+0x80>
 800c282:	4620      	mov	r0, r4
 800c284:	f000 f852 	bl	800c32c <_free_r>
 800c288:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800c28a:	b111      	cbz	r1, 800c292 <_reclaim_reent+0x8a>
 800c28c:	4620      	mov	r0, r4
 800c28e:	f000 f84d 	bl	800c32c <_free_r>
 800c292:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800c294:	b111      	cbz	r1, 800c29c <_reclaim_reent+0x94>
 800c296:	4620      	mov	r0, r4
 800c298:	f000 f848 	bl	800c32c <_free_r>
 800c29c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800c29e:	b111      	cbz	r1, 800c2a6 <_reclaim_reent+0x9e>
 800c2a0:	4620      	mov	r0, r4
 800c2a2:	f000 f843 	bl	800c32c <_free_r>
 800c2a6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800c2a8:	b111      	cbz	r1, 800c2b0 <_reclaim_reent+0xa8>
 800c2aa:	4620      	mov	r0, r4
 800c2ac:	f000 f83e 	bl	800c32c <_free_r>
 800c2b0:	6a23      	ldr	r3, [r4, #32]
 800c2b2:	b11b      	cbz	r3, 800c2bc <_reclaim_reent+0xb4>
 800c2b4:	4620      	mov	r0, r4
 800c2b6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800c2ba:	4718      	bx	r3
 800c2bc:	bd70      	pop	{r4, r5, r6, pc}
 800c2be:	bf00      	nop
 800c2c0:	2000004c 	.word	0x2000004c

0800c2c4 <__libc_init_array>:
 800c2c4:	b570      	push	{r4, r5, r6, lr}
 800c2c6:	4d0d      	ldr	r5, [pc, #52]	@ (800c2fc <__libc_init_array+0x38>)
 800c2c8:	4c0d      	ldr	r4, [pc, #52]	@ (800c300 <__libc_init_array+0x3c>)
 800c2ca:	1b64      	subs	r4, r4, r5
 800c2cc:	10a4      	asrs	r4, r4, #2
 800c2ce:	2600      	movs	r6, #0
 800c2d0:	42a6      	cmp	r6, r4
 800c2d2:	d109      	bne.n	800c2e8 <__libc_init_array+0x24>
 800c2d4:	4d0b      	ldr	r5, [pc, #44]	@ (800c304 <__libc_init_array+0x40>)
 800c2d6:	4c0c      	ldr	r4, [pc, #48]	@ (800c308 <__libc_init_array+0x44>)
 800c2d8:	f000 f87e 	bl	800c3d8 <_init>
 800c2dc:	1b64      	subs	r4, r4, r5
 800c2de:	10a4      	asrs	r4, r4, #2
 800c2e0:	2600      	movs	r6, #0
 800c2e2:	42a6      	cmp	r6, r4
 800c2e4:	d105      	bne.n	800c2f2 <__libc_init_array+0x2e>
 800c2e6:	bd70      	pop	{r4, r5, r6, pc}
 800c2e8:	f855 3b04 	ldr.w	r3, [r5], #4
 800c2ec:	4798      	blx	r3
 800c2ee:	3601      	adds	r6, #1
 800c2f0:	e7ee      	b.n	800c2d0 <__libc_init_array+0xc>
 800c2f2:	f855 3b04 	ldr.w	r3, [r5], #4
 800c2f6:	4798      	blx	r3
 800c2f8:	3601      	adds	r6, #1
 800c2fa:	e7f2      	b.n	800c2e2 <__libc_init_array+0x1e>
 800c2fc:	0800ccb8 	.word	0x0800ccb8
 800c300:	0800ccb8 	.word	0x0800ccb8
 800c304:	0800ccb8 	.word	0x0800ccb8
 800c308:	0800ccbc 	.word	0x0800ccbc

0800c30c <__retarget_lock_acquire_recursive>:
 800c30c:	4770      	bx	lr

0800c30e <__retarget_lock_release_recursive>:
 800c30e:	4770      	bx	lr

0800c310 <memcpy>:
 800c310:	440a      	add	r2, r1
 800c312:	4291      	cmp	r1, r2
 800c314:	f100 33ff 	add.w	r3, r0, #4294967295
 800c318:	d100      	bne.n	800c31c <memcpy+0xc>
 800c31a:	4770      	bx	lr
 800c31c:	b510      	push	{r4, lr}
 800c31e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c322:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c326:	4291      	cmp	r1, r2
 800c328:	d1f9      	bne.n	800c31e <memcpy+0xe>
 800c32a:	bd10      	pop	{r4, pc}

0800c32c <_free_r>:
 800c32c:	b538      	push	{r3, r4, r5, lr}
 800c32e:	4605      	mov	r5, r0
 800c330:	2900      	cmp	r1, #0
 800c332:	d041      	beq.n	800c3b8 <_free_r+0x8c>
 800c334:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c338:	1f0c      	subs	r4, r1, #4
 800c33a:	2b00      	cmp	r3, #0
 800c33c:	bfb8      	it	lt
 800c33e:	18e4      	addlt	r4, r4, r3
 800c340:	f000 f83e 	bl	800c3c0 <__malloc_lock>
 800c344:	4a1d      	ldr	r2, [pc, #116]	@ (800c3bc <_free_r+0x90>)
 800c346:	6813      	ldr	r3, [r2, #0]
 800c348:	b933      	cbnz	r3, 800c358 <_free_r+0x2c>
 800c34a:	6063      	str	r3, [r4, #4]
 800c34c:	6014      	str	r4, [r2, #0]
 800c34e:	4628      	mov	r0, r5
 800c350:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c354:	f000 b83a 	b.w	800c3cc <__malloc_unlock>
 800c358:	42a3      	cmp	r3, r4
 800c35a:	d908      	bls.n	800c36e <_free_r+0x42>
 800c35c:	6820      	ldr	r0, [r4, #0]
 800c35e:	1821      	adds	r1, r4, r0
 800c360:	428b      	cmp	r3, r1
 800c362:	bf01      	itttt	eq
 800c364:	6819      	ldreq	r1, [r3, #0]
 800c366:	685b      	ldreq	r3, [r3, #4]
 800c368:	1809      	addeq	r1, r1, r0
 800c36a:	6021      	streq	r1, [r4, #0]
 800c36c:	e7ed      	b.n	800c34a <_free_r+0x1e>
 800c36e:	461a      	mov	r2, r3
 800c370:	685b      	ldr	r3, [r3, #4]
 800c372:	b10b      	cbz	r3, 800c378 <_free_r+0x4c>
 800c374:	42a3      	cmp	r3, r4
 800c376:	d9fa      	bls.n	800c36e <_free_r+0x42>
 800c378:	6811      	ldr	r1, [r2, #0]
 800c37a:	1850      	adds	r0, r2, r1
 800c37c:	42a0      	cmp	r0, r4
 800c37e:	d10b      	bne.n	800c398 <_free_r+0x6c>
 800c380:	6820      	ldr	r0, [r4, #0]
 800c382:	4401      	add	r1, r0
 800c384:	1850      	adds	r0, r2, r1
 800c386:	4283      	cmp	r3, r0
 800c388:	6011      	str	r1, [r2, #0]
 800c38a:	d1e0      	bne.n	800c34e <_free_r+0x22>
 800c38c:	6818      	ldr	r0, [r3, #0]
 800c38e:	685b      	ldr	r3, [r3, #4]
 800c390:	6053      	str	r3, [r2, #4]
 800c392:	4408      	add	r0, r1
 800c394:	6010      	str	r0, [r2, #0]
 800c396:	e7da      	b.n	800c34e <_free_r+0x22>
 800c398:	d902      	bls.n	800c3a0 <_free_r+0x74>
 800c39a:	230c      	movs	r3, #12
 800c39c:	602b      	str	r3, [r5, #0]
 800c39e:	e7d6      	b.n	800c34e <_free_r+0x22>
 800c3a0:	6820      	ldr	r0, [r4, #0]
 800c3a2:	1821      	adds	r1, r4, r0
 800c3a4:	428b      	cmp	r3, r1
 800c3a6:	bf04      	itt	eq
 800c3a8:	6819      	ldreq	r1, [r3, #0]
 800c3aa:	685b      	ldreq	r3, [r3, #4]
 800c3ac:	6063      	str	r3, [r4, #4]
 800c3ae:	bf04      	itt	eq
 800c3b0:	1809      	addeq	r1, r1, r0
 800c3b2:	6021      	streq	r1, [r4, #0]
 800c3b4:	6054      	str	r4, [r2, #4]
 800c3b6:	e7ca      	b.n	800c34e <_free_r+0x22>
 800c3b8:	bd38      	pop	{r3, r4, r5, pc}
 800c3ba:	bf00      	nop
 800c3bc:	20001f2c 	.word	0x20001f2c

0800c3c0 <__malloc_lock>:
 800c3c0:	4801      	ldr	r0, [pc, #4]	@ (800c3c8 <__malloc_lock+0x8>)
 800c3c2:	f7ff bfa3 	b.w	800c30c <__retarget_lock_acquire_recursive>
 800c3c6:	bf00      	nop
 800c3c8:	20001f28 	.word	0x20001f28

0800c3cc <__malloc_unlock>:
 800c3cc:	4801      	ldr	r0, [pc, #4]	@ (800c3d4 <__malloc_unlock+0x8>)
 800c3ce:	f7ff bf9e 	b.w	800c30e <__retarget_lock_release_recursive>
 800c3d2:	bf00      	nop
 800c3d4:	20001f28 	.word	0x20001f28

0800c3d8 <_init>:
 800c3d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3da:	bf00      	nop
 800c3dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c3de:	bc08      	pop	{r3}
 800c3e0:	469e      	mov	lr, r3
 800c3e2:	4770      	bx	lr

0800c3e4 <_fini>:
 800c3e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3e6:	bf00      	nop
 800c3e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c3ea:	bc08      	pop	{r3}
 800c3ec:	469e      	mov	lr, r3
 800c3ee:	4770      	bx	lr
