m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/Windows10/Desktop/github-projects/computer-engineering/DigitalCircuits/lab-circuitos-digitais/FPGA/exemplo-5
vpratica8
Z0 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z1 !s110 1742409658
!i10b 1
!s100 8I4Ecn[aO9kT2P?Kao6lo0
I:kbi<7]I70Zhn>aoS:lLc0
Z2 VDg1SIo80bB@j0V0VzS_@n1
!s105 pratica8_sv_unit
S1
Z3 dC:/Users/Windows10/Desktop/github-projects/computer-engineering/DigitalCircuits/lab-circuitos-digitais/FPGA/pratica-8
w1742408929
8C:/Users/Windows10/Desktop/github-projects/computer-engineering/DigitalCircuits/lab-circuitos-digitais/FPGA/pratica-8/pratica8.sv
FC:/Users/Windows10/Desktop/github-projects/computer-engineering/DigitalCircuits/lab-circuitos-digitais/FPGA/pratica-8/pratica8.sv
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1742409658.000000
!s107 C:/Users/Windows10/Desktop/github-projects/computer-engineering/DigitalCircuits/lab-circuitos-digitais/FPGA/pratica-8/pratica8.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Windows10/Desktop/github-projects/computer-engineering/DigitalCircuits/lab-circuitos-digitais/FPGA/pratica-8/pratica8.sv|
!i113 1
Z6 o-work work -sv
Z7 tCvgOpt 0
vtb_pratica8
R0
R1
!i10b 1
!s100 1e5KYbjiHTZRCSHTTm4<53
Il]@]@S6TEd3iABdP__zJJ3
R2
!s105 tb_pratica8_sv_unit
S1
R3
w1742408136
8C:/Users/Windows10/Desktop/github-projects/computer-engineering/DigitalCircuits/lab-circuitos-digitais/FPGA/pratica-8/tb_pratica8.sv
FC:/Users/Windows10/Desktop/github-projects/computer-engineering/DigitalCircuits/lab-circuitos-digitais/FPGA/pratica-8/tb_pratica8.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/Windows10/Desktop/github-projects/computer-engineering/DigitalCircuits/lab-circuitos-digitais/FPGA/pratica-8/tb_pratica8.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Windows10/Desktop/github-projects/computer-engineering/DigitalCircuits/lab-circuitos-digitais/FPGA/pratica-8/tb_pratica8.sv|
!i113 1
R6
R7
