INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:04:19 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : mvt_float
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.132ns  (required time - arrival time)
  Source:                 lsq2/handshake_lsq_lsq2_core/ldq_alloc_1_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.920ns period=5.840ns})
  Destination:            addf1/operator/expDiff_c1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.920ns period=5.840ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.840ns  (clk rise@5.840ns - clk rise@0.000ns)
  Data Path Delay:        5.696ns  (logic 2.127ns (37.345%)  route 3.569ns (62.655%))
  Logic Levels:           18  (CARRY4=9 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.323 - 5.840 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3703, unset)         0.508     0.508    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X37Y48         FDCE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_alloc_1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq2/handshake_lsq_lsq2_core/ldq_alloc_1_q_reg/Q
                         net (fo=19, routed)          0.433     1.157    lsq2/handshake_lsq_lsq2_core/ldq_alloc_1_q
    SLICE_X36Y47         LUT4 (Prop_lut4_I0_O)        0.043     1.200 r  lsq2/handshake_lsq_lsq2_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.200    lsq2/handshake_lsq_lsq2_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.457 r  lsq2/handshake_lsq_lsq2_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.457    lsq2/handshake_lsq_lsq2_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.506 r  lsq2/handshake_lsq_lsq2_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.506    lsq2/handshake_lsq_lsq2_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.555 r  lsq2/handshake_lsq_lsq2_core/ldq_alloc_3_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.001     1.556    lsq2/handshake_lsq_lsq2_core/ldq_alloc_3_q_reg_i_4_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     1.701 r  lsq2/handshake_lsq_lsq2_core/ldq_alloc_7_q_reg_i_4/O[3]
                         net (fo=4, routed)           0.262     1.963    lsq2/handshake_lsq_lsq2_core/ldq_alloc_7_q_reg_i_4_n_4
    SLICE_X37Y48         LUT3 (Prop_lut3_I0_O)        0.120     2.083 f  lsq2/handshake_lsq_lsq2_core/dataReg[31]_i_8/O
                         net (fo=34, routed)          0.523     2.605    lsq2/handshake_lsq_lsq2_core/dataReg[31]_i_8_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I0_O)        0.043     2.648 f  lsq2/handshake_lsq_lsq2_core/dataReg[25]_i_2/O
                         net (fo=2, routed)           0.325     2.974    lsq2/handshake_lsq_lsq2_core/dataReg[25]_i_2_n_0
    SLICE_X37Y51         LUT5 (Prop_lut5_I1_O)        0.043     3.017 f  lsq2/handshake_lsq_lsq2_core/data_tehb/expX_c1[2]_i_3__0/O
                         net (fo=1, routed)           0.327     3.343    lsq2/handshake_lsq_lsq2_core/load3_dataOut[25]
    SLICE_X38Y50         LUT6 (Prop_lut6_I3_O)        0.043     3.386 f  lsq2/handshake_lsq_lsq2_core/expX_c1[2]_i_2__0/O
                         net (fo=7, routed)           0.264     3.651    lsq2/handshake_lsq_lsq2_core/dataReg_reg[25]
    SLICE_X41Y48         LUT4 (Prop_lut4_I3_O)        0.043     3.694 f  lsq2/handshake_lsq_lsq2_core/newY_c1[22]_i_7/O
                         net (fo=3, routed)           0.179     3.873    lsq2/handshake_lsq_lsq2_core/newY_c1[22]_i_7_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I0_O)        0.043     3.916 r  lsq2/handshake_lsq_lsq2_core/newY_c1[22]_i_3__0/O
                         net (fo=68, routed)          0.540     4.456    lsq2/handshake_lsq_lsq2_core/dataReg_reg[29]_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I3_O)        0.043     4.499 r  lsq2/handshake_lsq_lsq2_core/ltOp_carry__1_i_4__0/O
                         net (fo=1, routed)           0.352     4.851    addf1/operator/ltOp_carry__2_0[0]
    SLICE_X40Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     5.127 r  addf1/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.127    addf1/operator/ltOp_carry__1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.177 r  addf1/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.177    addf1/operator/ltOp_carry__2_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     5.299 r  addf1/operator/ltOp_carry__3/CO[0]
                         net (fo=67, routed)          0.195     5.494    lsq2/handshake_lsq_lsq2_core/CO[0]
    SLICE_X41Y51         LUT2 (Prop_lut2_I0_O)        0.127     5.621 r  lsq2/handshake_lsq_lsq2_core/i__carry_i_4__0/O
                         net (fo=1, routed)           0.168     5.789    addf1/operator/expDiff_c1_reg[3]_0[0]
    SLICE_X39Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     6.051 r  addf1/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.051    addf1/operator/_inferred__1/i__carry_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     6.204 r  addf1/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.000     6.204    addf1/operator/expDiff_c0[5]
    SLICE_X39Y52         FDRE                                         r  addf1/operator/expDiff_c1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.840     5.840 r  
                                                      0.000     5.840 r  clk (IN)
                         net (fo=3703, unset)         0.483     6.323    addf1/operator/clk
    SLICE_X39Y52         FDRE                                         r  addf1/operator/expDiff_c1_reg[5]/C
                         clock pessimism              0.000     6.323    
                         clock uncertainty           -0.035     6.287    
    SLICE_X39Y52         FDRE (Setup_fdre_C_D)        0.048     6.335    addf1/operator/expDiff_c1_reg[5]
  -------------------------------------------------------------------
                         required time                          6.335    
                         arrival time                          -6.204    
  -------------------------------------------------------------------
                         slack                                  0.132    




