Analysis & Synthesis report for neorv32-teste-2
Thu Feb 19 19:14:19 2026
Quartus Prime Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_bus_switch:\core_complex_gen:0:neorv32_core_bus_switch_inst|state
 10. State Machine - |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|exec.state
 11. State Machine - |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_frontend:neorv32_cpu_frontend_inst|fetch.state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:regfile_rtl_0|altsyncram_icu1:auto_generated
 19. Source assignments for neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:0:ram_inst|altsyncram:spram_rtl_0|altsyncram_20e1:auto_generated
 20. Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:0:ram_inst|altsyncram:spram_rtl_0|altsyncram_mvd1:auto_generated
 21. Source assignments for neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:1:ram_inst|altsyncram:spram_rtl_0|altsyncram_20e1:auto_generated
 22. Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:1:ram_inst|altsyncram:spram_rtl_0|altsyncram_mvd1:auto_generated
 23. Source assignments for neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:2:ram_inst|altsyncram:spram_rtl_0|altsyncram_20e1:auto_generated
 24. Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:2:ram_inst|altsyncram:spram_rtl_0|altsyncram_mvd1:auto_generated
 25. Source assignments for neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:3:ram_inst|altsyncram:spram_rtl_0|altsyncram_20e1:auto_generated
 26. Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:3:ram_inst|altsyncram:spram_rtl_0|altsyncram_mvd1:auto_generated
 27. Source assignments for neorv32_top:neorv32_top_inst|neorv32_bootrom:\io_system:neorv32_bootrom_enabled:neorv32_boot_rom_inst|neorv32_bootrom_rom:bootrom_rom_inst|altsyncram:Mux26_rtl_0|altsyncram_7e11:auto_generated
 28. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst
 29. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst
 30. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_frontend:neorv32_cpu_frontend_inst
 31. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_frontend:neorv32_cpu_frontend_inst|neorv32_cpu_frontend_ipb:\prefetch_buffer:0:ipb_inst
 32. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_frontend:neorv32_cpu_frontend_inst|neorv32_cpu_frontend_ipb:\prefetch_buffer:1:ipb_inst
 33. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst
 34. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst
 35. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst
 36. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_alu_shifter:neorv32_cpu_alu_shifter_inst
 37. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst
 38. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_bus_switch:\core_complex_gen:0:neorv32_core_bus_switch_inst
 39. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_bus_gateway:neorv32_bus_gateway_inst
 40. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst
 41. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst
 42. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:0:ram_inst
 43. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:1:ram_inst
 44. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:2:ram_inst
 45. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:3:ram_inst
 46. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst
 47. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst
 48. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:0:ram_inst
 49. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:1:ram_inst
 50. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:2:ram_inst
 51. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:3:ram_inst
 52. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_xbus:\memory_system:neorv32_xbus_enabled:neorv32_xbus_inst
 53. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_xbus:\memory_system:neorv32_xbus_enabled:neorv32_xbus_inst|neorv32_bus_reg:reg_stage_inst
 54. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_bus_io_switch:\io_system:neorv32_bus_io_switch_inst
 55. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_bus_io_switch:\io_system:neorv32_bus_io_switch_inst|neorv32_bus_reg:neorv32_bus_reg_inst
 56. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_bootrom:\io_system:neorv32_bootrom_enabled:neorv32_boot_rom_inst|neorv32_bootrom_rom:bootrom_rom_inst
 57. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_enabled:neorv32_gpio_inst
 58. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_enabled:neorv32_uart0_inst
 59. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_enabled:neorv32_uart0_inst|neorv32_prim_fifo:tx_engine_fifo_inst
 60. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_enabled:neorv32_uart0_inst|neorv32_prim_fifo:rx_engine_fifo_inst
 61. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst
 62. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:regfile_rtl_0
 63. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:0:ram_inst|altsyncram:spram_rtl_0
 64. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:0:ram_inst|altsyncram:spram_rtl_0
 65. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:1:ram_inst|altsyncram:spram_rtl_0
 66. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:1:ram_inst|altsyncram:spram_rtl_0
 67. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:2:ram_inst|altsyncram:spram_rtl_0
 68. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:2:ram_inst|altsyncram:spram_rtl_0
 69. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:3:ram_inst|altsyncram:spram_rtl_0
 70. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:3:ram_inst|altsyncram:spram_rtl_0
 71. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_bootrom:\io_system:neorv32_bootrom_enabled:neorv32_boot_rom_inst|neorv32_bootrom_rom:bootrom_rom_inst|altsyncram:Mux26_rtl_0
 72. altsyncram Parameter Settings by Entity Instance
 73. Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_bus_io_switch:\io_system:neorv32_bus_io_switch_inst"
 74. Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_xbus:\memory_system:neorv32_xbus_enabled:neorv32_xbus_inst|neorv32_bus_reg:reg_stage_inst"
 75. Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst"
 76. Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"
 77. Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_frontend:neorv32_cpu_frontend_inst|neorv32_cpu_frontend_ipb:\prefetch_buffer:1:ipb_inst"
 78. Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_frontend:neorv32_cpu_frontend_inst"
 79. Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst"
 80. Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_sys_clock:\soc_generators:neorv32_sys_clock_inst"
 81. Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_sys_reset:\soc_generators:neorv32_sys_reset_inst"
 82. Port Connectivity Checks: "neorv32_top:neorv32_top_inst"
 83. Post-Synthesis Netlist Statistics for Top Partition
 84. Elapsed Time Per Partition
 85. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Feb 19 19:14:19 2026           ;
; Quartus Prime Version              ; 25.1std.0 Build 1129 10/21/2025 SC Lite Edition ;
; Revision Name                      ; neorv32-teste-2                                 ;
; Top-level Entity Name              ; top_neorv32                                     ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 1,875                                           ;
;     Total combinational functions  ; 1,572                                           ;
;     Dedicated logic registers      ; 1,038                                           ;
; Total registers                    ; 1038                                            ;
; Total pins                         ; 10                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 230,400                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; top_neorv32        ; neorv32-teste-2    ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                    ;
+----------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                   ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                              ; Library ;
+----------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------+
; neorv32-main/rtl/core/neorv32_xbus.vhd             ; yes             ; User VHDL File               ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_xbus.vhd             ;         ;
; neorv32-main/rtl/core/neorv32_wdt.vhd              ; yes             ; User VHDL File               ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_wdt.vhd              ;         ;
; neorv32-main/rtl/core/neorv32_uart.vhd             ; yes             ; User VHDL File               ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_uart.vhd             ;         ;
; neorv32-main/rtl/core/neorv32_twi.vhd              ; yes             ; User VHDL File               ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_twi.vhd              ;         ;
; neorv32-main/rtl/core/neorv32_twd.vhd              ; yes             ; User VHDL File               ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_twd.vhd              ;         ;
; neorv32-main/rtl/core/neorv32_trng.vhd             ; yes             ; User VHDL File               ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_trng.vhd             ;         ;
; neorv32-main/rtl/core/neorv32_tracer.vhd           ; yes             ; User VHDL File               ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_tracer.vhd           ;         ;
; neorv32-main/rtl/core/neorv32_top.vhd              ; yes             ; User VHDL File               ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd              ;         ;
; neorv32-main/rtl/core/neorv32_sysinfo.vhd          ; yes             ; User VHDL File               ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_sysinfo.vhd          ;         ;
; neorv32-main/rtl/core/neorv32_sys.vhd              ; yes             ; User VHDL File               ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_sys.vhd              ;         ;
; neorv32-main/rtl/core/neorv32_spi.vhd              ; yes             ; User VHDL File               ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_spi.vhd              ;         ;
; neorv32-main/rtl/core/neorv32_slink.vhd            ; yes             ; User VHDL File               ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_slink.vhd            ;         ;
; neorv32-main/rtl/core/neorv32_sdi.vhd              ; yes             ; User VHDL File               ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_sdi.vhd              ;         ;
; neorv32-main/rtl/core/neorv32_pwm.vhd              ; yes             ; User VHDL File               ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_pwm.vhd              ;         ;
; neorv32-main/rtl/core/neorv32_prim.vhd             ; yes             ; User VHDL File               ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_prim.vhd             ;         ;
; neorv32-main/rtl/core/neorv32_package.vhd          ; yes             ; User VHDL File               ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_package.vhd          ;         ;
; neorv32-main/rtl/core/neorv32_onewire.vhd          ; yes             ; User VHDL File               ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_onewire.vhd          ;         ;
; neorv32-main/rtl/core/neorv32_neoled.vhd           ; yes             ; User VHDL File               ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_neoled.vhd           ;         ;
; neorv32-main/rtl/core/neorv32_imem_ram.vhd         ; yes             ; User VHDL File               ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_imem_ram.vhd         ;         ;
; neorv32-main/rtl/core/neorv32_imem.vhd             ; yes             ; User VHDL File               ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_imem.vhd             ;         ;
; neorv32-main/rtl/core/neorv32_gptmr.vhd            ; yes             ; User VHDL File               ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_gptmr.vhd            ;         ;
; neorv32-main/rtl/core/neorv32_gpio.vhd             ; yes             ; User VHDL File               ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_gpio.vhd             ;         ;
; neorv32-main/rtl/core/neorv32_dmem_ram.vhd         ; yes             ; User VHDL File               ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_dmem_ram.vhd         ;         ;
; neorv32-main/rtl/core/neorv32_dmem.vhd             ; yes             ; User VHDL File               ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_dmem.vhd             ;         ;
; neorv32-main/rtl/core/neorv32_dma.vhd              ; yes             ; User VHDL File               ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_dma.vhd              ;         ;
; neorv32-main/rtl/core/neorv32_debug_dtm.vhd        ; yes             ; User VHDL File               ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_debug_dtm.vhd        ;         ;
; neorv32-main/rtl/core/neorv32_debug_dm.vhd         ; yes             ; User VHDL File               ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_debug_dm.vhd         ;         ;
; neorv32-main/rtl/core/neorv32_debug_auth.vhd       ; yes             ; User VHDL File               ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_debug_auth.vhd       ;         ;
; neorv32-main/rtl/core/neorv32_cpu_trace.vhd        ; yes             ; User VHDL File               ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_trace.vhd        ;         ;
; neorv32-main/rtl/core/neorv32_cpu_regfile.vhd      ; yes             ; User VHDL File               ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_regfile.vhd      ;         ;
; neorv32-main/rtl/core/neorv32_cpu_pmp.vhd          ; yes             ; User VHDL File               ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_pmp.vhd          ;         ;
; neorv32-main/rtl/core/neorv32_cpu_lsu.vhd          ; yes             ; User VHDL File               ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_lsu.vhd          ;         ;
; neorv32-main/rtl/core/neorv32_cpu_hwtrig.vhd       ; yes             ; User VHDL File               ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_hwtrig.vhd       ;         ;
; neorv32-main/rtl/core/neorv32_cpu_frontend.vhd     ; yes             ; User VHDL File               ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_frontend.vhd     ;         ;
; neorv32-main/rtl/core/neorv32_cpu_decompressor.vhd ; yes             ; User VHDL File               ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_decompressor.vhd ;         ;
; neorv32-main/rtl/core/neorv32_cpu_counters.vhd     ; yes             ; User VHDL File               ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_counters.vhd     ;         ;
; neorv32-main/rtl/core/neorv32_cpu_control.vhd      ; yes             ; User VHDL File               ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_control.vhd      ;         ;
; neorv32-main/rtl/core/neorv32_cpu_alu_shifter.vhd  ; yes             ; User VHDL File               ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_shifter.vhd  ;         ;
; neorv32-main/rtl/core/neorv32_cpu_alu_muldiv.vhd   ; yes             ; User VHDL File               ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_muldiv.vhd   ;         ;
; neorv32-main/rtl/core/neorv32_cpu_alu_fpu.vhd      ; yes             ; User VHDL File               ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_fpu.vhd      ;         ;
; neorv32-main/rtl/core/neorv32_cpu_alu_crypto.vhd   ; yes             ; User VHDL File               ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_crypto.vhd   ;         ;
; neorv32-main/rtl/core/neorv32_cpu_alu_cond.vhd     ; yes             ; User VHDL File               ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_cond.vhd     ;         ;
; neorv32-main/rtl/core/neorv32_cpu_alu_cfu.vhd      ; yes             ; User VHDL File               ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_cfu.vhd      ;         ;
; neorv32-main/rtl/core/neorv32_cpu_alu_bitmanip.vhd ; yes             ; User VHDL File               ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_bitmanip.vhd ;         ;
; neorv32-main/rtl/core/neorv32_cpu_alu.vhd          ; yes             ; User VHDL File               ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu.vhd          ;         ;
; neorv32-main/rtl/core/neorv32_cpu.vhd              ; yes             ; User VHDL File               ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu.vhd              ;         ;
; neorv32-main/rtl/core/neorv32_clint.vhd            ; yes             ; User VHDL File               ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_clint.vhd            ;         ;
; neorv32-main/rtl/core/neorv32_cfs.vhd              ; yes             ; User VHDL File               ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cfs.vhd              ;         ;
; neorv32-main/rtl/core/neorv32_cache.vhd            ; yes             ; User VHDL File               ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cache.vhd            ;         ;
; neorv32-main/rtl/core/neorv32_bus.vhd              ; yes             ; User VHDL File               ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bus.vhd              ;         ;
; neorv32-main/rtl/core/neorv32_bootrom_rom.vhd      ; yes             ; User VHDL File               ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bootrom_rom.vhd      ;         ;
; neorv32-main/rtl/core/neorv32_bootrom_image.vhd    ; yes             ; User VHDL File               ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bootrom_image.vhd    ;         ;
; neorv32-main/rtl/core/neorv32_bootrom.vhd          ; yes             ; User VHDL File               ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bootrom.vhd          ;         ;
; top_neorv32.v                                      ; yes             ; User Verilog HDL File        ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/top_neorv32.v                                      ;         ;
; altsyncram.tdf                                     ; yes             ; Megafunction                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/altsyncram.tdf                                                     ;         ;
; stratix_ram_block.inc                              ; yes             ; Megafunction                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                              ;         ;
; lpm_mux.inc                                        ; yes             ; Megafunction                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/lpm_mux.inc                                                        ;         ;
; lpm_decode.inc                                     ; yes             ; Megafunction                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/lpm_decode.inc                                                     ;         ;
; aglobal251.inc                                     ; yes             ; Megafunction                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/aglobal251.inc                                                     ;         ;
; a_rdenreg.inc                                      ; yes             ; Megafunction                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                                      ;         ;
; altrom.inc                                         ; yes             ; Megafunction                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/altrom.inc                                                         ;         ;
; altram.inc                                         ; yes             ; Megafunction                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/altram.inc                                                         ;         ;
; altdpram.inc                                       ; yes             ; Megafunction                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/altdpram.inc                                                       ;         ;
; db/altsyncram_icu1.tdf                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/db/altsyncram_icu1.tdf                             ;         ;
; db/altsyncram_20e1.tdf                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/db/altsyncram_20e1.tdf                             ;         ;
; db/altsyncram_mvd1.tdf                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/db/altsyncram_mvd1.tdf                             ;         ;
; db/altsyncram_7e11.tdf                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/db/altsyncram_7e11.tdf                             ;         ;
+----------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,875     ;
;                                             ;           ;
; Total combinational functions               ; 1572      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 843       ;
;     -- 3 input functions                    ; 487       ;
;     -- <=2 input functions                  ; 242       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1426      ;
;     -- arithmetic mode                      ; 146       ;
;                                             ;           ;
; Total registers                             ; 1038      ;
;     -- Dedicated logic registers            ; 1038      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 10        ;
; Total memory bits                           ; 230400    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1166      ;
; Total fan-out                               ; 11230     ;
; Average fan-out                             ; 4.07      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; Compilation Hierarchy Node                                                       ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                ; Entity Name              ; Library Name ;
+----------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; |top_neorv32                                                                     ; 1572 (2)            ; 1038 (2)                  ; 230400      ; 0            ; 0       ; 0         ; 10   ; 0            ; |top_neorv32                                                                                                                                                                                                                                       ; top_neorv32              ; work         ;
;    |neorv32_top:neorv32_top_inst|                                                ; 1570 (0)            ; 1036 (0)                  ; 230400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst                                                                                                                                                                                                          ; neorv32_top              ; work         ;
;       |neorv32_bootrom:\io_system:neorv32_bootrom_enabled:neorv32_boot_rom_inst| ; 1 (1)               ; 1 (1)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_bootrom:\io_system:neorv32_bootrom_enabled:neorv32_boot_rom_inst                                                                                                                                 ; neorv32_bootrom          ; work         ;
;          |neorv32_bootrom_rom:bootrom_rom_inst|                                  ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_bootrom:\io_system:neorv32_bootrom_enabled:neorv32_boot_rom_inst|neorv32_bootrom_rom:bootrom_rom_inst                                                                                            ; neorv32_bootrom_rom      ; work         ;
;             |altsyncram:Mux26_rtl_0|                                             ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_bootrom:\io_system:neorv32_bootrom_enabled:neorv32_boot_rom_inst|neorv32_bootrom_rom:bootrom_rom_inst|altsyncram:Mux26_rtl_0                                                                     ; altsyncram               ; work         ;
;                |altsyncram_7e11:auto_generated|                                  ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_bootrom:\io_system:neorv32_bootrom_enabled:neorv32_boot_rom_inst|neorv32_bootrom_rom:bootrom_rom_inst|altsyncram:Mux26_rtl_0|altsyncram_7e11:auto_generated                                      ; altsyncram_7e11          ; work         ;
;       |neorv32_bus_gateway:neorv32_bus_gateway_inst|                             ; 104 (104)           ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_bus_gateway:neorv32_bus_gateway_inst                                                                                                                                                             ; neorv32_bus_gateway      ; work         ;
;       |neorv32_bus_io_switch:\io_system:neorv32_bus_io_switch_inst|              ; 43 (43)             ; 83 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_bus_io_switch:\io_system:neorv32_bus_io_switch_inst                                                                                                                                              ; neorv32_bus_io_switch    ; work         ;
;          |neorv32_bus_reg:neorv32_bus_reg_inst|                                  ; 0 (0)               ; 83 (83)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_bus_io_switch:\io_system:neorv32_bus_io_switch_inst|neorv32_bus_reg:neorv32_bus_reg_inst                                                                                                         ; neorv32_bus_reg          ; work         ;
;       |neorv32_bus_switch:\core_complex_gen:0:neorv32_core_bus_switch_inst|      ; 40 (40)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_bus_switch:\core_complex_gen:0:neorv32_core_bus_switch_inst                                                                                                                                      ; neorv32_bus_switch       ; work         ;
;       |neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|                         ; 1147 (96)           ; 681 (0)                   ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst                                                                                                                                                         ; neorv32_cpu              ; work         ;
;          |neorv32_cpu_alu:neorv32_cpu_alu_inst|                                  ; 252 (202)           ; 39 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst                                                                                                                    ; neorv32_cpu_alu          ; work         ;
;             |neorv32_cpu_alu_shifter:neorv32_cpu_alu_shifter_inst|               ; 50 (50)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_alu_shifter:neorv32_cpu_alu_shifter_inst                                                               ; neorv32_cpu_alu_shifter  ; work         ;
;          |neorv32_cpu_control:neorv32_cpu_control_inst|                          ; 627 (627)           ; 436 (436)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst                                                                                                            ; neorv32_cpu_control      ; work         ;
;          |neorv32_cpu_frontend:neorv32_cpu_frontend_inst|                        ; 82 (41)             ; 104 (34)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_frontend:neorv32_cpu_frontend_inst                                                                                                          ; neorv32_cpu_frontend     ; work         ;
;             |neorv32_cpu_frontend_ipb:\prefetch_buffer:0:ipb_inst|               ; 25 (25)             ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_frontend:neorv32_cpu_frontend_inst|neorv32_cpu_frontend_ipb:\prefetch_buffer:0:ipb_inst                                                     ; neorv32_cpu_frontend_ipb ; work         ;
;             |neorv32_cpu_frontend_ipb:\prefetch_buffer:1:ipb_inst|               ; 16 (16)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_frontend:neorv32_cpu_frontend_inst|neorv32_cpu_frontend_ipb:\prefetch_buffer:1:ipb_inst                                                     ; neorv32_cpu_frontend_ipb ; work         ;
;          |neorv32_cpu_lsu:neorv32_cpu_lsu_inst|                                  ; 83 (83)             ; 102 (102)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst                                                                                                                    ; neorv32_cpu_lsu          ; work         ;
;          |neorv32_cpu_regfile:neorv32_cpu_regfile_inst|                          ; 7 (7)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst                                                                                                            ; neorv32_cpu_regfile      ; work         ;
;             |altsyncram:regfile_rtl_0|                                           ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:regfile_rtl_0                                                                                   ; altsyncram               ; work         ;
;                |altsyncram_icu1:auto_generated|                                  ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:regfile_rtl_0|altsyncram_icu1:auto_generated                                                    ; altsyncram_icu1          ; work         ;
;       |neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|       ; 10 (6)              ; 2 (2)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst                                                                                                                                       ; neorv32_dmem             ; work         ;
;          |neorv32_dmem_ram:dmem_ram_inst|                                        ; 4 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst                                                                                                        ; neorv32_dmem_ram         ; work         ;
;             |neorv32_prim_spram:\ram_gen:0:ram_inst|                             ; 1 (1)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:0:ram_inst                                                                 ; neorv32_prim_spram       ; work         ;
;                |altsyncram:spram_rtl_0|                                          ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:0:ram_inst|altsyncram:spram_rtl_0                                          ; altsyncram               ; work         ;
;                   |altsyncram_mvd1:auto_generated|                               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:0:ram_inst|altsyncram:spram_rtl_0|altsyncram_mvd1:auto_generated           ; altsyncram_mvd1          ; work         ;
;             |neorv32_prim_spram:\ram_gen:1:ram_inst|                             ; 1 (1)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:1:ram_inst                                                                 ; neorv32_prim_spram       ; work         ;
;                |altsyncram:spram_rtl_0|                                          ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:1:ram_inst|altsyncram:spram_rtl_0                                          ; altsyncram               ; work         ;
;                   |altsyncram_mvd1:auto_generated|                               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:1:ram_inst|altsyncram:spram_rtl_0|altsyncram_mvd1:auto_generated           ; altsyncram_mvd1          ; work         ;
;             |neorv32_prim_spram:\ram_gen:2:ram_inst|                             ; 1 (1)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:2:ram_inst                                                                 ; neorv32_prim_spram       ; work         ;
;                |altsyncram:spram_rtl_0|                                          ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:2:ram_inst|altsyncram:spram_rtl_0                                          ; altsyncram               ; work         ;
;                   |altsyncram_mvd1:auto_generated|                               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:2:ram_inst|altsyncram:spram_rtl_0|altsyncram_mvd1:auto_generated           ; altsyncram_mvd1          ; work         ;
;             |neorv32_prim_spram:\ram_gen:3:ram_inst|                             ; 1 (1)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:3:ram_inst                                                                 ; neorv32_prim_spram       ; work         ;
;                |altsyncram:spram_rtl_0|                                          ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:3:ram_inst|altsyncram:spram_rtl_0                                          ; altsyncram               ; work         ;
;                   |altsyncram_mvd1:auto_generated|                               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:3:ram_inst|altsyncram:spram_rtl_0|altsyncram_mvd1:auto_generated           ; altsyncram_mvd1          ; work         ;
;       |neorv32_gpio:\io_system:neorv32_gpio_enabled:neorv32_gpio_inst|           ; 34 (34)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_enabled:neorv32_gpio_inst                                                                                                                                           ; neorv32_gpio             ; work         ;
;       |neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|       ; 12 (7)              ; 2 (2)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst                                                                                                                                       ; neorv32_imem             ; work         ;
;          |neorv32_imem_ram:\imem_ram:imem_ram_inst|                              ; 5 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst                                                                                              ; neorv32_imem_ram         ; work         ;
;             |neorv32_prim_spram:\ram_gen:0:ram_inst|                             ; 2 (2)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:0:ram_inst                                                       ; neorv32_prim_spram       ; work         ;
;                |altsyncram:spram_rtl_0|                                          ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:0:ram_inst|altsyncram:spram_rtl_0                                ; altsyncram               ; work         ;
;                   |altsyncram_20e1:auto_generated|                               ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:0:ram_inst|altsyncram:spram_rtl_0|altsyncram_20e1:auto_generated ; altsyncram_20e1          ; work         ;
;             |neorv32_prim_spram:\ram_gen:1:ram_inst|                             ; 1 (1)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:1:ram_inst                                                       ; neorv32_prim_spram       ; work         ;
;                |altsyncram:spram_rtl_0|                                          ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:1:ram_inst|altsyncram:spram_rtl_0                                ; altsyncram               ; work         ;
;                   |altsyncram_20e1:auto_generated|                               ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:1:ram_inst|altsyncram:spram_rtl_0|altsyncram_20e1:auto_generated ; altsyncram_20e1          ; work         ;
;             |neorv32_prim_spram:\ram_gen:2:ram_inst|                             ; 1 (1)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:2:ram_inst                                                       ; neorv32_prim_spram       ; work         ;
;                |altsyncram:spram_rtl_0|                                          ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:2:ram_inst|altsyncram:spram_rtl_0                                ; altsyncram               ; work         ;
;                   |altsyncram_20e1:auto_generated|                               ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:2:ram_inst|altsyncram:spram_rtl_0|altsyncram_20e1:auto_generated ; altsyncram_20e1          ; work         ;
;             |neorv32_prim_spram:\ram_gen:3:ram_inst|                             ; 1 (1)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:3:ram_inst                                                       ; neorv32_prim_spram       ; work         ;
;                |altsyncram:spram_rtl_0|                                          ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:3:ram_inst|altsyncram:spram_rtl_0                                ; altsyncram               ; work         ;
;                   |altsyncram_20e1:auto_generated|                               ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:3:ram_inst|altsyncram:spram_rtl_0|altsyncram_20e1:auto_generated ; altsyncram_20e1          ; work         ;
;       |neorv32_sys_clock:\soc_generators:neorv32_sys_clock_inst|                 ; 12 (12)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_sys_clock:\soc_generators:neorv32_sys_clock_inst                                                                                                                                                 ; neorv32_sys_clock        ; work         ;
;       |neorv32_sys_reset:\soc_generators:neorv32_sys_reset_inst|                 ; 1 (1)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_sys_reset:\soc_generators:neorv32_sys_reset_inst                                                                                                                                                 ; neorv32_sys_reset        ; work         ;
;       |neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|                          ; 46 (46)             ; 66 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst                                                                                                                                                          ; neorv32_sysinfo          ; work         ;
;       |neorv32_uart:\io_system:neorv32_uart0_enabled:neorv32_uart0_inst|         ; 119 (109)           ; 121 (101)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_enabled:neorv32_uart0_inst                                                                                                                                         ; neorv32_uart             ; work         ;
;          |neorv32_prim_fifo:rx_engine_fifo_inst|                                 ; 6 (6)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_enabled:neorv32_uart0_inst|neorv32_prim_fifo:rx_engine_fifo_inst                                                                                                   ; neorv32_prim_fifo        ; work         ;
;          |neorv32_prim_fifo:tx_engine_fifo_inst|                                 ; 4 (4)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_enabled:neorv32_uart0_inst|neorv32_prim_fifo:tx_engine_fifo_inst                                                                                                   ; neorv32_prim_fifo        ; work         ;
;       |neorv32_xbus:\memory_system:neorv32_xbus_enabled:neorv32_xbus_inst|       ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_xbus:\memory_system:neorv32_xbus_enabled:neorv32_xbus_inst                                                                                                                                       ; neorv32_xbus             ; work         ;
+----------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------+
; Name                                                                                                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------+
; neorv32_top:neorv32_top_inst|neorv32_bootrom:\io_system:neorv32_bootrom_enabled:neorv32_boot_rom_inst|neorv32_bootrom_rom:bootrom_rom_inst|altsyncram:Mux26_rtl_0|altsyncram_7e11:auto_generated|ALTSYNCRAM                                      ; AUTO ; ROM              ; 1024         ; 32           ; --           ; --           ; 32768 ; neorv32-teste-2.top_neorv320.rtl.mif ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:regfile_rtl_0|altsyncram_icu1:auto_generated|ALTSYNCRAM                                                    ; AUTO ; True Dual Port   ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                                 ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:0:ram_inst|altsyncram:spram_rtl_0|altsyncram_mvd1:auto_generated|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None                                 ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:1:ram_inst|altsyncram:spram_rtl_0|altsyncram_mvd1:auto_generated|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None                                 ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:2:ram_inst|altsyncram:spram_rtl_0|altsyncram_mvd1:auto_generated|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None                                 ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:3:ram_inst|altsyncram:spram_rtl_0|altsyncram_mvd1:auto_generated|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None                                 ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:0:ram_inst|altsyncram:spram_rtl_0|altsyncram_20e1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; None                                 ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:1:ram_inst|altsyncram:spram_rtl_0|altsyncram_20e1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; None                                 ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:2:ram_inst|altsyncram:spram_rtl_0|altsyncram_20e1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; None                                 ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:3:ram_inst|altsyncram:spram_rtl_0|altsyncram_20e1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; None                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_bus_switch:\core_complex_gen:0:neorv32_core_bus_switch_inst|state ;
+----------------+----------------+----------------+----------------------------------------------------------------------------------+
; Name           ; state.S_BUSY_B ; state.S_BUSY_A ; state.S_IDLE                                                                     ;
+----------------+----------------+----------------+----------------------------------------------------------------------------------+
; state.S_IDLE   ; 0              ; 0              ; 0                                                                                ;
; state.S_BUSY_A ; 0              ; 1              ; 1                                                                                ;
; state.S_BUSY_B ; 1              ; 0              ; 1                                                                                ;
+----------------+----------------+----------------+----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|exec.state                                                                                                                      ;
+-------------------------+--------------------+---------------------+----------------------+----------------------+---------------------+-----------------------+----------------------+------------------------+-------------------------+-----------------------+----------------------+
; Name                    ; exec.state.S_SLEEP ; exec.state.S_SYSTEM ; exec.state.S_MEM_RSP ; exec.state.S_MEM_REQ ; exec.state.S_BRANCH ; exec.state.S_ALU_WAIT ; exec.state.S_EXECUTE ; exec.state.S_TRAP_EXIT ; exec.state.S_TRAP_ENTER ; exec.state.S_DISPATCH ; exec.state.S_RESTART ;
+-------------------------+--------------------+---------------------+----------------------+----------------------+---------------------+-----------------------+----------------------+------------------------+-------------------------+-----------------------+----------------------+
; exec.state.S_RESTART    ; 0                  ; 0                   ; 0                    ; 0                    ; 0                   ; 0                     ; 0                    ; 0                      ; 0                       ; 0                     ; 0                    ;
; exec.state.S_DISPATCH   ; 0                  ; 0                   ; 0                    ; 0                    ; 0                   ; 0                     ; 0                    ; 0                      ; 0                       ; 1                     ; 1                    ;
; exec.state.S_TRAP_ENTER ; 0                  ; 0                   ; 0                    ; 0                    ; 0                   ; 0                     ; 0                    ; 0                      ; 1                       ; 0                     ; 1                    ;
; exec.state.S_TRAP_EXIT  ; 0                  ; 0                   ; 0                    ; 0                    ; 0                   ; 0                     ; 0                    ; 1                      ; 0                       ; 0                     ; 1                    ;
; exec.state.S_EXECUTE    ; 0                  ; 0                   ; 0                    ; 0                    ; 0                   ; 0                     ; 1                    ; 0                      ; 0                       ; 0                     ; 1                    ;
; exec.state.S_ALU_WAIT   ; 0                  ; 0                   ; 0                    ; 0                    ; 0                   ; 1                     ; 0                    ; 0                      ; 0                       ; 0                     ; 1                    ;
; exec.state.S_BRANCH     ; 0                  ; 0                   ; 0                    ; 0                    ; 1                   ; 0                     ; 0                    ; 0                      ; 0                       ; 0                     ; 1                    ;
; exec.state.S_MEM_REQ    ; 0                  ; 0                   ; 0                    ; 1                    ; 0                   ; 0                     ; 0                    ; 0                      ; 0                       ; 0                     ; 1                    ;
; exec.state.S_MEM_RSP    ; 0                  ; 0                   ; 1                    ; 0                    ; 0                   ; 0                     ; 0                    ; 0                      ; 0                       ; 0                     ; 1                    ;
; exec.state.S_SYSTEM     ; 0                  ; 1                   ; 0                    ; 0                    ; 0                   ; 0                     ; 0                    ; 0                      ; 0                       ; 0                     ; 1                    ;
; exec.state.S_SLEEP      ; 1                  ; 0                   ; 0                    ; 0                    ; 0                   ; 0                     ; 0                    ; 0                      ; 0                       ; 0                     ; 1                    ;
+-------------------------+--------------------+---------------------+----------------------+----------------------+---------------------+-----------------------+----------------------+------------------------+-------------------------+-----------------------+----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_frontend:neorv32_cpu_frontend_inst|fetch.state ;
+-----------------------+-----------------------+-----------------------+-----------------------------------------------------------------------------------------------+
; Name                  ; fetch.state.S_PENDING ; fetch.state.S_REQUEST ; fetch.state.S_RESTART                                                                         ;
+-----------------------+-----------------------+-----------------------+-----------------------------------------------------------------------------------------------+
; fetch.state.S_RESTART ; 0                     ; 0                     ; 0                                                                                             ;
; fetch.state.S_REQUEST ; 0                     ; 1                     ; 1                                                                                             ;
; fetch.state.S_PENDING ; 1                     ; 0                     ; 1                                                                                             ;
+-----------------------+-----------------------+-----------------------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                              ; Reason for Removal                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_enabled:neorv32_uart0_inst|bus_rsp_o.err                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_enabled:neorv32_uart0_inst|bus_rsp_o.data[24..29]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_enabled:neorv32_uart0_inst|tx_engine.sync[0]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_enabled:neorv32_gpio_inst|bus_rsp_o.err                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_enabled:neorv32_gpio_inst|bus_rsp_o.data[4..31]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_enabled:neorv32_gpio_inst|port_in[2,3]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_enabled:neorv32_gpio_inst|port_in2[2,3]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_bus_switch:\core_complex_gen:0:neorv32_core_bus_switch_inst|lock[0,1]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap.irq_pnd[0..4,6..10,12..18]                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.prv_level                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mstatus_mprv                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mstatus_tw                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mepc[1]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.dcsr_ebreakm                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.dcsr_ebreaku                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.dcsr_step                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_enabled:neorv32_uart0_inst|tx_engine.sync[1]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_xbus:\memory_system:neorv32_xbus_enabled:neorv32_xbus_inst|locked                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_enabled:neorv32_uart0_inst|ctrl.sim_mode                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mtvec[1]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_enabled:neorv32_uart0_inst|rx_engine.state[1]                                                                           ; Merged with neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_enabled:neorv32_uart0_inst|tx_engine.state[1]                                                                           ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap.exc_buf[9,10]                                              ; Merged with neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap.exc_buf[11]                                                ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap.irq_buf[0..4,6..10,12..18]                                 ; Merged with neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap.irq_buf[19]                                                ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_frontend:neorv32_cpu_frontend_inst|neorv32_cpu_frontend_ipb:\prefetch_buffer:1:ipb_inst|r_pnt[0] ; Merged with neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_frontend:neorv32_cpu_frontend_inst|neorv32_cpu_frontend_ipb:\prefetch_buffer:0:ipb_inst|r_pnt[0] ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_frontend:neorv32_cpu_frontend_inst|neorv32_cpu_frontend_ipb:\prefetch_buffer:1:ipb_inst|w_pnt[0] ; Merged with neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_frontend:neorv32_cpu_frontend_inst|neorv32_cpu_frontend_ipb:\prefetch_buffer:0:ipb_inst|w_pnt[0] ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_frontend:neorv32_cpu_frontend_inst|neorv32_cpu_frontend_ipb:\prefetch_buffer:1:ipb_inst|w_pnt[1] ; Merged with neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_frontend:neorv32_cpu_frontend_inst|neorv32_cpu_frontend_ipb:\prefetch_buffer:0:ipb_inst|w_pnt[1] ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_frontend:neorv32_cpu_frontend_inst|neorv32_cpu_frontend_ipb:\prefetch_buffer:1:ipb_inst|r_pnt[1] ; Merged with neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_frontend:neorv32_cpu_frontend_inst|neorv32_cpu_frontend_ipb:\prefetch_buffer:0:ipb_inst|r_pnt[1] ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_enabled:neorv32_uart0_inst|bus_rsp_o.data[17]                                                                           ; Merged with neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_enabled:neorv32_uart0_inst|bus_rsp_o.data[16]                                                                           ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_enabled:neorv32_uart0_inst|bus_rsp_o.data[19]                                                                           ; Merged with neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_enabled:neorv32_uart0_inst|bus_rsp_o.data[18]                                                                           ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap.exc_buf[11]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap.irq_buf[19]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_bus_gateway:neorv32_bus_gateway_inst|keeper.lock                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                 ;
; Total Number of Removed Registers = 100                                                                                                                                                    ;                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                   ; Reason for Removal        ; Registers Removed due to This Register                                                                          ;
+-----------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------+
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_enabled:neorv32_uart0_inst|tx_engine.sync[0] ; Stuck at GND              ; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_enabled:neorv32_uart0_inst|tx_engine.sync[1] ;
;                                                                                                                 ; due to stuck port data_in ;                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1038  ;
; Number of registers using Synchronous Clear  ; 129   ;
; Number of registers using Synchronous Load   ; 159   ;
; Number of registers using Asynchronous Clear ; 972   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 687   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                        ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_enabled:neorv32_uart0_inst|uart_txd_o                                 ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_frontend:neorv32_cpu_frontend_inst|fetch.reset ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|exec.pc2[31]  ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|exec.pc[31]   ; 3       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|exec.pc[30]   ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|exec.pc[29]   ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|exec.pc[28]   ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|exec.pc[27]   ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|exec.pc[26]   ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|exec.pc[25]   ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|exec.pc[24]   ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|exec.pc[23]   ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|exec.pc[22]   ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|exec.pc[21]   ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|exec.pc2[30]  ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|exec.pc2[28]  ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|exec.pc2[21]  ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|exec.pc2[24]  ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|exec.pc2[26]  ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|exec.pc2[25]  ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|exec.pc2[22]  ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|exec.pc2[23]  ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|exec.pc2[29]  ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|exec.pc2[27]  ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|sysinfo[0][14]                                              ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|sysinfo[0][17]                                              ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|sysinfo[0][25]                                              ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|sysinfo[0][19]                                              ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|sysinfo[0][21]                                              ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|sysinfo[0][13]                                              ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|sysinfo[0][20]                                              ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|sysinfo[0][12]                                              ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|sysinfo[0][7]                                               ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|sysinfo[0][23]                                              ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|sysinfo[0][15]                                              ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|sysinfo[0][22]                                              ; 1       ;
; Total number of inverted registers = 36                                                                                                  ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                                                                               ; Megafunction                                                                                                                                                                                ; Type ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|rs1_o[0..31]                                                     ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|regfile_rtl_0                                                    ; RAM  ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|rs2_o[0..31]                                                     ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|regfile_rtl_0                                                    ; RAM  ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:0:ram_inst|rdata[0..7] ; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:0:ram_inst|spram_rtl_0 ; RAM  ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:0:ram_inst|rdata[0..7]           ; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:0:ram_inst|spram_rtl_0           ; RAM  ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:1:ram_inst|rdata[0..7] ; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:1:ram_inst|spram_rtl_0 ; RAM  ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:1:ram_inst|rdata[0..7]           ; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:1:ram_inst|spram_rtl_0           ; RAM  ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:2:ram_inst|rdata[0..7] ; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:2:ram_inst|spram_rtl_0 ; RAM  ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:2:ram_inst|rdata[0..7]           ; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:2:ram_inst|spram_rtl_0           ; RAM  ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:3:ram_inst|rdata[0..7] ; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:3:ram_inst|spram_rtl_0 ; RAM  ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:3:ram_inst|rdata[0..7]           ; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:3:ram_inst|spram_rtl_0           ; RAM  ;
; neorv32_top:neorv32_top_inst|neorv32_bootrom:\io_system:neorv32_bootrom_enabled:neorv32_boot_rom_inst|neorv32_bootrom_rom:bootrom_rom_inst|data_o[0..31]                                    ; neorv32_top:neorv32_top_inst|neorv32_bootrom:\io_system:neorv32_bootrom_enabled:neorv32_boot_rom_inst|neorv32_bootrom_rom:bootrom_rom_inst|Mux26_rtl_0                                      ; ROM  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst|rdata_o[22]                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst|req.ben[3]                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst|req.data[26]                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_frontend:neorv32_cpu_frontend_inst|neorv32_cpu_frontend_ipb:\prefetch_buffer:0:ipb_inst|r_pnt[0] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_frontend:neorv32_cpu_frontend_inst|neorv32_cpu_frontend_ipb:\prefetch_buffer:0:ipb_inst|w_pnt[1] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_alu_shifter:neorv32_cpu_alu_shifter_inst|serial.cnt[2]      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_enabled:neorv32_uart0_inst|rx_engine.sreg[2]                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|ctrl.alu_cp_alu                                                 ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|bus_rsp_o.data[18]                                                                                            ;
; 5:1                ; 12 bits   ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_bus_gateway:neorv32_bus_gateway_inst|keeper.cnt[10]                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst|rdata_o[8]                                                              ;
; 5:1                ; 14 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|bus_rsp_o.data[24]                                                                                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_enabled:neorv32_uart0_inst|tx_engine.bitcnt[2]                                                                          ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_enabled:neorv32_uart0_inst|tx_engine.sreg[7]                                                                            ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mepc[4]                                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_enabled:neorv32_uart0_inst|rx_engine.bitcnt[1]                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_enabled:neorv32_gpio_inst|irq_clrn[1]                                                                                    ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_alu_shifter:neorv32_cpu_alu_shifter_inst|serial.sreg[24]    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_enabled:neorv32_uart0_inst|bus_rsp_o.data[31]                                                                           ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_enabled:neorv32_uart0_inst|bus_rsp_o.data[3]                                                                            ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_frontend:neorv32_cpu_frontend_inst|fetch.addr[5]                                                 ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_enabled:neorv32_uart0_inst|tx_engine.baudcnt[0]                                                                         ;
; 6:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_enabled:neorv32_uart0_inst|rx_engine.baudcnt[0]                                                                         ;
; 32:1               ; 2 bits    ; 42 LEs        ; 2 LEs                ; 40 LEs                 ; Yes        ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|ctrl.lsu_rd                                                     ;
; 6:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|ctrl.alu_imm[30]                                                ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_bus_gateway:neorv32_bus_gateway_inst|keeper.state[1]                                                                                                  ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_enabled:neorv32_gpio_inst|bus_rsp_o.data[2]                                                                              ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_enabled:neorv32_gpio_inst|bus_rsp_o.data[0]                                                                              ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst|rdata_o[6]                                                              ;
; 6:1                ; 14 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|exec.pc2[19]                                                    ;
; 12:1               ; 6 bits    ; 48 LEs        ; 6 LEs                ; 42 LEs                 ; Yes        ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|ctrl.alu_imm[9]                                                 ;
; 7:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|exec.pc2[3]                                                     ;
; 13:1               ; 3 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|ctrl.alu_imm[1]                                                 ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|ctrl.alu_imm[16]                                                ;
; 8:1                ; 7 bits    ; 35 LEs        ; 35 LEs               ; 0 LEs                  ; Yes        ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr_rdata[10]                                                   ;
; 10:1               ; 9 bits    ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; Yes        ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr_rdata[29]                                                   ;
; 11:1               ; 2 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr_rdata[30]                                                   ;
; 6:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|exec.pc2[27]                                                    ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|Mux60                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_frontend:neorv32_cpu_frontend_inst|fetch                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|regfile.raddr_a[3]                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap.ecall                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_bus_switch:\core_complex_gen:0:neorv32_core_bus_switch_inst|Selector3                                                                                 ;
; 9:1                ; 31 bits   ; 186 LEs       ; 155 LEs              ; 31 LEs                 ; No         ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|Mux11                                                                   ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap.cause[0]                                                   ;
; 11:1               ; 3 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap.cause[1]                                                   ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|Selector7                                                       ;
; 11:1               ; 3 bits    ; 21 LEs        ; 6 LEs                ; 15 LEs                 ; No         ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|Selector12                                                      ;
; 13:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |top_neorv32|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|Selector13                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:regfile_rtl_0|altsyncram_icu1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:0:ram_inst|altsyncram:spram_rtl_0|altsyncram_20e1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:0:ram_inst|altsyncram:spram_rtl_0|altsyncram_mvd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:1:ram_inst|altsyncram:spram_rtl_0|altsyncram_20e1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:1:ram_inst|altsyncram:spram_rtl_0|altsyncram_mvd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:2:ram_inst|altsyncram:spram_rtl_0|altsyncram_20e1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:2:ram_inst|altsyncram:spram_rtl_0|altsyncram_mvd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:3:ram_inst|altsyncram:spram_rtl_0|altsyncram_20e1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:3:ram_inst|altsyncram:spram_rtl_0|altsyncram_mvd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_bootrom:\io_system:neorv32_bootrom_enabled:neorv32_boot_rom_inst|neorv32_bootrom_rom:bootrom_rom_inst|altsyncram:Mux26_rtl_0|altsyncram_7e11:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst ;
+---------------------+----------------------------------+------------------+
; Parameter Name      ; Value                            ; Type             ;
+---------------------+----------------------------------+------------------+
; clock_frequency     ; 50000000                         ; Signed Integer   ;
; TRACE_PORT_EN       ; false                            ; Enumerated       ;
; DUAL_CORE_EN        ; false                            ; Enumerated       ;
; boot_mode_select    ; 0                                ; Signed Integer   ;
; BOOT_ADDR_CUSTOM    ; 00000000000000000000000000000000 ; Unsigned Binary  ;
; OCD_EN              ; false                            ; Enumerated       ;
; OCD_NUM_HW_TRIGGERS ; 0                                ; Signed Integer   ;
; OCD_AUTHENTICATION  ; false                            ; Enumerated       ;
; OCD_JEDEC_ID        ; 00000000000                      ; Unsigned Binary  ;
; RISCV_ISA_C         ; false                            ; Enumerated       ;
; RISCV_ISA_E         ; false                            ; Enumerated       ;
; RISCV_ISA_M         ; false                            ; Enumerated       ;
; RISCV_ISA_U         ; false                            ; Enumerated       ;
; RISCV_ISA_Zaamo     ; false                            ; Enumerated       ;
; RISCV_ISA_Zalrsc    ; false                            ; Enumerated       ;
; RISCV_ISA_Zba       ; false                            ; Enumerated       ;
; RISCV_ISA_Zbb       ; false                            ; Enumerated       ;
; RISCV_ISA_Zbkb      ; false                            ; Enumerated       ;
; RISCV_ISA_Zbkc      ; false                            ; Enumerated       ;
; RISCV_ISA_Zbkx      ; false                            ; Enumerated       ;
; RISCV_ISA_Zbs       ; false                            ; Enumerated       ;
; RISCV_ISA_Zcb       ; false                            ; Enumerated       ;
; RISCV_ISA_Zfinx     ; false                            ; Enumerated       ;
; RISCV_ISA_Zibi      ; false                            ; Enumerated       ;
; RISCV_ISA_Zicntr    ; false                            ; Enumerated       ;
; RISCV_ISA_Zicond    ; false                            ; Enumerated       ;
; RISCV_ISA_Zihpm     ; false                            ; Enumerated       ;
; RISCV_ISA_Zimop     ; false                            ; Enumerated       ;
; RISCV_ISA_Zknd      ; false                            ; Enumerated       ;
; RISCV_ISA_Zkne      ; false                            ; Enumerated       ;
; RISCV_ISA_Zknh      ; false                            ; Enumerated       ;
; RISCV_ISA_Zksed     ; false                            ; Enumerated       ;
; RISCV_ISA_Zksh      ; false                            ; Enumerated       ;
; RISCV_ISA_Zmmul     ; false                            ; Enumerated       ;
; RISCV_ISA_Smcntrpmf ; false                            ; Enumerated       ;
; RISCV_ISA_Xcfu      ; false                            ; Enumerated       ;
; CPU_CONSTT_BR_EN    ; false                            ; Enumerated       ;
; CPU_FAST_MUL_EN     ; false                            ; Enumerated       ;
; CPU_FAST_SHIFT_EN   ; false                            ; Enumerated       ;
; CPU_RF_ARCH_SEL     ; 0                                ; Signed Integer   ;
; PMP_NUM_REGIONS     ; 0                                ; Signed Integer   ;
; PMP_MIN_GRANULARITY ; 4                                ; Signed Integer   ;
; PMP_TOR_MODE_EN     ; false                            ; Enumerated       ;
; PMP_NAP_MODE_EN     ; false                            ; Enumerated       ;
; HPM_NUM_CNTS        ; 0                                ; Signed Integer   ;
; HPM_CNT_WIDTH       ; 40                               ; Signed Integer   ;
; imem_en             ; true                             ; String           ;
; IMEM_BASE           ; 00000000000000000000000000000000 ; Unsigned Binary  ;
; imem_size           ; 16384                            ; Signed Integer   ;
; IMEM_OUTREG_EN      ; false                            ; Enumerated       ;
; dmem_en             ; true                             ; String           ;
; DMEM_BASE           ; 10000000000000000000000000000000 ; Unsigned Binary  ;
; dmem_size           ; 8192                             ; Signed Integer   ;
; DMEM_OUTREG_EN      ; false                            ; Enumerated       ;
; ICACHE_EN           ; false                            ; Enumerated       ;
; ICACHE_NUM_BLOCKS   ; 4                                ; Signed Integer   ;
; DCACHE_EN           ; false                            ; Enumerated       ;
; DCACHE_NUM_BLOCKS   ; 4                                ; Signed Integer   ;
; CACHE_BLOCK_SIZE    ; 64                               ; Signed Integer   ;
; CACHE_BURSTS_EN     ; true                             ; Enumerated       ;
; xbus_en             ; true                             ; String           ;
; XBUS_TIMEOUT        ; 2048                             ; Signed Integer   ;
; XBUS_REGSTAGE_EN    ; false                            ; Enumerated       ;
; io_gpio_num         ; 4                                ; Signed Integer   ;
; IO_CLINT_EN         ; false                            ; Enumerated       ;
; io_uart0_en         ; true                             ; String           ;
; IO_UART0_RX_FIFO    ; 1                                ; Signed Integer   ;
; IO_UART0_TX_FIFO    ; 1                                ; Signed Integer   ;
; IO_UART1_EN         ; false                            ; Enumerated       ;
; IO_UART1_RX_FIFO    ; 1                                ; Signed Integer   ;
; IO_UART1_TX_FIFO    ; 1                                ; Signed Integer   ;
; IO_SPI_EN           ; false                            ; Enumerated       ;
; IO_SPI_FIFO         ; 1                                ; Signed Integer   ;
; IO_SDI_EN           ; false                            ; Enumerated       ;
; IO_SDI_FIFO         ; 1                                ; Signed Integer   ;
; IO_TWI_EN           ; false                            ; Enumerated       ;
; IO_TWI_FIFO         ; 1                                ; Signed Integer   ;
; IO_TWD_EN           ; false                            ; Enumerated       ;
; IO_TWD_RX_FIFO      ; 1                                ; Signed Integer   ;
; IO_TWD_TX_FIFO      ; 1                                ; Signed Integer   ;
; IO_PWM_NUM          ; 0                                ; Signed Integer   ;
; IO_WDT_EN           ; false                            ; Enumerated       ;
; IO_TRNG_EN          ; false                            ; Enumerated       ;
; IO_TRNG_FIFO        ; 1                                ; Signed Integer   ;
; IO_CFS_EN           ; false                            ; Enumerated       ;
; IO_NEOLED_EN        ; false                            ; Enumerated       ;
; IO_NEOLED_TX_FIFO   ; 1                                ; Signed Integer   ;
; IO_GPTMR_NUM        ; 0                                ; Signed Integer   ;
; IO_ONEWIRE_EN       ; false                            ; Enumerated       ;
; IO_ONEWIRE_FIFO     ; 1                                ; Signed Integer   ;
; IO_DMA_EN           ; false                            ; Enumerated       ;
; IO_DMA_DSC_FIFO     ; 4                                ; Signed Integer   ;
; IO_SLINK_EN         ; false                            ; Enumerated       ;
; IO_SLINK_RX_FIFO    ; 1                                ; Signed Integer   ;
; IO_SLINK_TX_FIFO    ; 1                                ; Signed Integer   ;
; IO_TRACER_EN        ; false                            ; Enumerated       ;
; IO_TRACER_BUFFER    ; 1                                ; Signed Integer   ;
; IO_TRACER_SIMLOG_EN ; false                            ; Enumerated       ;
+---------------------+----------------------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst ;
+---------------------+----------------------------------+-------------------------------------------------------------------+
; Parameter Name      ; Value                            ; Type                                                              ;
+---------------------+----------------------------------+-------------------------------------------------------------------+
; hart_id             ; 0                                ; Signed Integer                                                    ;
; vendor_id           ; 00000000000000000000000000000000 ; Unsigned Binary                                                   ;
; boot_addr           ; 11111111111000000000000000000000 ; Unsigned Binary                                                   ;
; debug_park_addr     ; 11111111111111111111111100000100 ; Unsigned Binary                                                   ;
; debug_exc_addr      ; 11111111111111111111111100000000 ; Unsigned Binary                                                   ;
; riscv_isa_c         ; false                            ; Enumerated                                                        ;
; riscv_isa_e         ; false                            ; Enumerated                                                        ;
; riscv_isa_m         ; false                            ; Enumerated                                                        ;
; riscv_isa_u         ; false                            ; Enumerated                                                        ;
; riscv_isa_zaamo     ; false                            ; Enumerated                                                        ;
; riscv_isa_zalrsc    ; false                            ; Enumerated                                                        ;
; riscv_isa_zba       ; false                            ; Enumerated                                                        ;
; riscv_isa_zbb       ; false                            ; Enumerated                                                        ;
; riscv_isa_zbkb      ; false                            ; Enumerated                                                        ;
; riscv_isa_zbkc      ; false                            ; Enumerated                                                        ;
; riscv_isa_zbkx      ; false                            ; Enumerated                                                        ;
; riscv_isa_zbs       ; false                            ; Enumerated                                                        ;
; riscv_isa_zcb       ; false                            ; Enumerated                                                        ;
; riscv_isa_zfinx     ; false                            ; Enumerated                                                        ;
; riscv_isa_zibi      ; false                            ; Enumerated                                                        ;
; riscv_isa_zicntr    ; false                            ; Enumerated                                                        ;
; riscv_isa_zicond    ; false                            ; Enumerated                                                        ;
; riscv_isa_zihpm     ; false                            ; Enumerated                                                        ;
; riscv_isa_zimop     ; false                            ; Enumerated                                                        ;
; riscv_isa_zknd      ; false                            ; Enumerated                                                        ;
; riscv_isa_zkne      ; false                            ; Enumerated                                                        ;
; riscv_isa_zknh      ; false                            ; Enumerated                                                        ;
; riscv_isa_zksed     ; false                            ; Enumerated                                                        ;
; riscv_isa_zksh      ; false                            ; Enumerated                                                        ;
; riscv_isa_zmmul     ; false                            ; Enumerated                                                        ;
; riscv_isa_sdext     ; false                            ; Enumerated                                                        ;
; riscv_isa_sdtrig    ; false                            ; Enumerated                                                        ;
; riscv_isa_smcntrpmf ; false                            ; Enumerated                                                        ;
; riscv_isa_smpmp     ; false                            ; Enumerated                                                        ;
; riscv_isa_xcfu      ; false                            ; Enumerated                                                        ;
; cpu_trace_en        ; false                            ; Enumerated                                                        ;
; cpu_constt_br_en    ; false                            ; Enumerated                                                        ;
; cpu_fast_mul_en     ; false                            ; Enumerated                                                        ;
; cpu_fast_shift_en   ; false                            ; Enumerated                                                        ;
; cpu_rf_arch_sel     ; 0                                ; Signed Integer                                                    ;
; pmp_num_regions     ; 0                                ; Signed Integer                                                    ;
; pmp_min_granularity ; 4                                ; Signed Integer                                                    ;
; pmp_tor_mode_en     ; false                            ; Enumerated                                                        ;
; pmp_nap_mode_en     ; false                            ; Enumerated                                                        ;
; hpm_num_cnts        ; 0                                ; Signed Integer                                                    ;
; hpm_cnt_width       ; 40                               ; Signed Integer                                                    ;
; num_hw_triggers     ; 0                                ; Signed Integer                                                    ;
+---------------------+----------------------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_frontend:neorv32_cpu_frontend_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; hart_id        ; 0     ; Signed Integer                                                                                                                                   ;
; riscv_c        ; false ; Enumerated                                                                                                                                       ;
; riscv_zcb      ; false ; Enumerated                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_frontend:neorv32_cpu_frontend_inst|neorv32_cpu_frontend_ipb:\prefetch_buffer:0:ipb_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; awidth         ; 1     ; Signed Integer                                                                                                                                                                                        ;
; dwidth         ; 17    ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_frontend:neorv32_cpu_frontend_inst|neorv32_cpu_frontend_ipb:\prefetch_buffer:1:ipb_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; awidth         ; 1     ; Signed Integer                                                                                                                                                                                        ;
; dwidth         ; 17    ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst ;
+---------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value                            ; Type                                                                                                           ;
+---------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------+
; hart_id             ; 0                                ; Signed Integer                                                                                                 ;
; vendor_id           ; 00000000000000000000000000000000 ; Unsigned Binary                                                                                                ;
; boot_addr           ; 11111111111000000000000000000000 ; Unsigned Binary                                                                                                ;
; debug_park_addr     ; 11111111111111111111111100000100 ; Unsigned Binary                                                                                                ;
; debug_exc_addr      ; 11111111111111111111111100000000 ; Unsigned Binary                                                                                                ;
; riscv_isa_a         ; false                            ; Enumerated                                                                                                     ;
; riscv_isa_b         ; false                            ; Enumerated                                                                                                     ;
; riscv_isa_c         ; false                            ; Enumerated                                                                                                     ;
; riscv_isa_e         ; false                            ; Enumerated                                                                                                     ;
; riscv_isa_m         ; false                            ; Enumerated                                                                                                     ;
; riscv_isa_u         ; false                            ; Enumerated                                                                                                     ;
; riscv_isa_zaamo     ; false                            ; Enumerated                                                                                                     ;
; riscv_isa_zalrsc    ; false                            ; Enumerated                                                                                                     ;
; riscv_isa_zcb       ; false                            ; Enumerated                                                                                                     ;
; riscv_isa_zba       ; false                            ; Enumerated                                                                                                     ;
; riscv_isa_zbb       ; false                            ; Enumerated                                                                                                     ;
; riscv_isa_zbkb      ; false                            ; Enumerated                                                                                                     ;
; riscv_isa_zbkc      ; false                            ; Enumerated                                                                                                     ;
; riscv_isa_zbkx      ; false                            ; Enumerated                                                                                                     ;
; riscv_isa_zbs       ; false                            ; Enumerated                                                                                                     ;
; riscv_isa_zfinx     ; false                            ; Enumerated                                                                                                     ;
; riscv_isa_zibi      ; false                            ; Enumerated                                                                                                     ;
; riscv_isa_zicntr    ; false                            ; Enumerated                                                                                                     ;
; riscv_isa_zicond    ; false                            ; Enumerated                                                                                                     ;
; riscv_isa_zihpm     ; false                            ; Enumerated                                                                                                     ;
; riscv_isa_zimop     ; false                            ; Enumerated                                                                                                     ;
; riscv_isa_zkn       ; false                            ; Enumerated                                                                                                     ;
; riscv_isa_zknd      ; false                            ; Enumerated                                                                                                     ;
; riscv_isa_zkne      ; false                            ; Enumerated                                                                                                     ;
; riscv_isa_zknh      ; false                            ; Enumerated                                                                                                     ;
; riscv_isa_zks       ; false                            ; Enumerated                                                                                                     ;
; riscv_isa_zksed     ; false                            ; Enumerated                                                                                                     ;
; riscv_isa_zksh      ; false                            ; Enumerated                                                                                                     ;
; riscv_isa_zkt       ; false                            ; Enumerated                                                                                                     ;
; riscv_isa_zmmul     ; false                            ; Enumerated                                                                                                     ;
; riscv_isa_sdext     ; false                            ; Enumerated                                                                                                     ;
; riscv_isa_sdtrig    ; false                            ; Enumerated                                                                                                     ;
; riscv_isa_smcntrpmf ; false                            ; Enumerated                                                                                                     ;
; riscv_isa_smpmp     ; false                            ; Enumerated                                                                                                     ;
; riscv_isa_xcfu      ; false                            ; Enumerated                                                                                                     ;
; cpu_constt_br_en    ; false                            ; Enumerated                                                                                                     ;
+---------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; dwidth         ; 32    ; Signed Integer                                                                                                                                 ;
; awidth         ; 5     ; Signed Integer                                                                                                                                 ;
; arch_sel       ; 0     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                 ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; riscv_isa_m      ; false ; Enumerated                                                                                                                           ;
; riscv_isa_zba    ; false ; Enumerated                                                                                                                           ;
; riscv_isa_zbb    ; false ; Enumerated                                                                                                                           ;
; riscv_isa_zbkb   ; false ; Enumerated                                                                                                                           ;
; riscv_isa_zbkc   ; false ; Enumerated                                                                                                                           ;
; riscv_isa_zbkx   ; false ; Enumerated                                                                                                                           ;
; riscv_isa_zbs    ; false ; Enumerated                                                                                                                           ;
; riscv_isa_zfinx  ; false ; Enumerated                                                                                                                           ;
; riscv_isa_zibi   ; false ; Enumerated                                                                                                                           ;
; riscv_isa_zicond ; false ; Enumerated                                                                                                                           ;
; riscv_isa_zknd   ; false ; Enumerated                                                                                                                           ;
; riscv_isa_zkne   ; false ; Enumerated                                                                                                                           ;
; riscv_isa_zknh   ; false ; Enumerated                                                                                                                           ;
; riscv_isa_zksed  ; false ; Enumerated                                                                                                                           ;
; riscv_isa_zksh   ; false ; Enumerated                                                                                                                           ;
; riscv_isa_zmmul  ; false ; Enumerated                                                                                                                           ;
; riscv_isa_xcfu   ; false ; Enumerated                                                                                                                           ;
; fast_mul_en      ; false ; Enumerated                                                                                                                           ;
; fast_shift_en    ; false ; Enumerated                                                                                                                           ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_alu_shifter:neorv32_cpu_alu_shifter_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fast_shift_en  ; false ; Enumerated                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; hart_id        ; 0     ; Signed Integer                                                                                                                         ;
; amo_en         ; false ; Enumerated                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_bus_switch:\core_complex_gen:0:neorv32_core_bus_switch_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; round_robin_en ; false ; Enumerated                                                                                                           ;
; a_read_only    ; false ; Enumerated                                                                                                           ;
; b_read_only    ; true  ; Enumerated                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_bus_gateway:neorv32_bus_gateway_inst ;
+----------------+----------------------------------+--------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                               ;
+----------------+----------------------------------+--------------------------------------------------------------------+
; tmo_int        ; 16                               ; Signed Integer                                                     ;
; tmo_ext        ; 2048                             ; Signed Integer                                                     ;
; a_en           ; true                             ; Enumerated                                                         ;
; a_base         ; 00000000000000000000000000000000 ; Unsigned Binary                                                    ;
; a_size         ; 16384                            ; Signed Integer                                                     ;
; b_en           ; true                             ; Enumerated                                                         ;
; b_base         ; 10000000000000000000000000000000 ; Unsigned Binary                                                    ;
; b_size         ; 8192                             ; Signed Integer                                                     ;
; c_en           ; true                             ; Enumerated                                                         ;
; c_base         ; 11111111111000000000000000000000 ; Unsigned Binary                                                    ;
; c_size         ; 2097152                          ; Signed Integer                                                     ;
; x_en           ; true                             ; Enumerated                                                         ;
+----------------+----------------------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; mem_size       ; 16384 ; Signed Integer                                                                                                      ;
; mem_init       ; false ; Enumerated                                                                                                          ;
; outreg         ; false ; Enumerated                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; awidth         ; 14    ; Signed Integer                                                                                                                                               ;
; outreg         ; 0     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:0:ram_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; awidth         ; 12    ; Signed Integer                                                                                                                                                                                      ;
; dwidth         ; 8     ; Signed Integer                                                                                                                                                                                      ;
; outreg         ; 0     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:1:ram_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; awidth         ; 12    ; Signed Integer                                                                                                                                                                                      ;
; dwidth         ; 8     ; Signed Integer                                                                                                                                                                                      ;
; outreg         ; 0     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:2:ram_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; awidth         ; 12    ; Signed Integer                                                                                                                                                                                      ;
; dwidth         ; 8     ; Signed Integer                                                                                                                                                                                      ;
; outreg         ; 0     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:3:ram_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; awidth         ; 12    ; Signed Integer                                                                                                                                                                                      ;
; dwidth         ; 8     ; Signed Integer                                                                                                                                                                                      ;
; outreg         ; 0     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; mem_size       ; 8192  ; Signed Integer                                                                                                      ;
; outreg         ; false ; Enumerated                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; awidth         ; 13    ; Signed Integer                                                                                                                                     ;
; outreg         ; 0     ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:0:ram_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; awidth         ; 11    ; Signed Integer                                                                                                                                                                            ;
; dwidth         ; 8     ; Signed Integer                                                                                                                                                                            ;
; outreg         ; 0     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:1:ram_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; awidth         ; 11    ; Signed Integer                                                                                                                                                                            ;
; dwidth         ; 8     ; Signed Integer                                                                                                                                                                            ;
; outreg         ; 0     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:2:ram_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; awidth         ; 11    ; Signed Integer                                                                                                                                                                            ;
; dwidth         ; 8     ; Signed Integer                                                                                                                                                                            ;
; outreg         ; 0     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:3:ram_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; awidth         ; 11    ; Signed Integer                                                                                                                                                                            ;
; dwidth         ; 8     ; Signed Integer                                                                                                                                                                            ;
; outreg         ; 0     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_xbus:\memory_system:neorv32_xbus_enabled:neorv32_xbus_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; regstage_en    ; false ; Enumerated                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_xbus:\memory_system:neorv32_xbus_enabled:neorv32_xbus_inst|neorv32_bus_reg:reg_stage_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; req_reg_en     ; false ; Enumerated                                                                                                                                         ;
; rsp_reg_en     ; false ; Enumerated                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_bus_io_switch:\io_system:neorv32_bus_io_switch_inst ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                              ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------+
; dev_size       ; 65536                            ; Signed Integer                                                                    ;
; dev_00_en      ; true                             ; Enumerated                                                                        ;
; dev_00_base    ; 11111111111000000000000000000000 ; Unsigned Binary                                                                   ;
; dev_01_en      ; false                            ; Enumerated                                                                        ;
; dev_01_base    ; 00000000000000000000000000000000 ; Unsigned Binary                                                                   ;
; dev_02_en      ; false                            ; Enumerated                                                                        ;
; dev_02_base    ; 00000000000000000000000000000000 ; Unsigned Binary                                                                   ;
; dev_03_en      ; false                            ; Enumerated                                                                        ;
; dev_03_base    ; 00000000000000000000000000000000 ; Unsigned Binary                                                                   ;
; dev_04_en      ; false                            ; Enumerated                                                                        ;
; dev_04_base    ; 00000000000000000000000000000000 ; Unsigned Binary                                                                   ;
; dev_05_en      ; false                            ; Enumerated                                                                        ;
; dev_05_base    ; 00000000000000000000000000000000 ; Unsigned Binary                                                                   ;
; dev_06_en      ; false                            ; Enumerated                                                                        ;
; dev_06_base    ; 00000000000000000000000000000000 ; Unsigned Binary                                                                   ;
; dev_07_en      ; false                            ; Enumerated                                                                        ;
; dev_07_base    ; 00000000000000000000000000000000 ; Unsigned Binary                                                                   ;
; dev_08_en      ; false                            ; Enumerated                                                                        ;
; dev_08_base    ; 00000000000000000000000000000000 ; Unsigned Binary                                                                   ;
; dev_09_en      ; false                            ; Enumerated                                                                        ;
; dev_09_base    ; 00000000000000000000000000000000 ; Unsigned Binary                                                                   ;
; dev_10_en      ; false                            ; Enumerated                                                                        ;
; dev_10_base    ; 11111111111010100000000000000000 ; Unsigned Binary                                                                   ;
; dev_11_en      ; false                            ; Enumerated                                                                        ;
; dev_11_base    ; 11111111111010110000000000000000 ; Unsigned Binary                                                                   ;
; dev_12_en      ; false                            ; Enumerated                                                                        ;
; dev_12_base    ; 11111111111011000000000000000000 ; Unsigned Binary                                                                   ;
; dev_13_en      ; false                            ; Enumerated                                                                        ;
; dev_13_base    ; 11111111111011010000000000000000 ; Unsigned Binary                                                                   ;
; dev_14_en      ; false                            ; Enumerated                                                                        ;
; dev_14_base    ; 00000000000000000000000000000000 ; Unsigned Binary                                                                   ;
; dev_15_en      ; false                            ; Enumerated                                                                        ;
; dev_15_base    ; 00000000000000000000000000000000 ; Unsigned Binary                                                                   ;
; dev_16_en      ; false                            ; Enumerated                                                                        ;
; dev_16_base    ; 11111111111100000000000000000000 ; Unsigned Binary                                                                   ;
; dev_17_en      ; false                            ; Enumerated                                                                        ;
; dev_17_base    ; 11111111111100010000000000000000 ; Unsigned Binary                                                                   ;
; dev_18_en      ; false                            ; Enumerated                                                                        ;
; dev_18_base    ; 11111111111100100000000000000000 ; Unsigned Binary                                                                   ;
; dev_19_en      ; false                            ; Enumerated                                                                        ;
; dev_19_base    ; 11111111111100110000000000000000 ; Unsigned Binary                                                                   ;
; dev_20_en      ; false                            ; Enumerated                                                                        ;
; dev_20_base    ; 11111111111101000000000000000000 ; Unsigned Binary                                                                   ;
; dev_21_en      ; true                             ; Enumerated                                                                        ;
; dev_21_base    ; 11111111111101010000000000000000 ; Unsigned Binary                                                                   ;
; dev_22_en      ; false                            ; Enumerated                                                                        ;
; dev_22_base    ; 11111111111101100000000000000000 ; Unsigned Binary                                                                   ;
; dev_23_en      ; false                            ; Enumerated                                                                        ;
; dev_23_base    ; 11111111111101110000000000000000 ; Unsigned Binary                                                                   ;
; dev_24_en      ; false                            ; Enumerated                                                                        ;
; dev_24_base    ; 11111111111110000000000000000000 ; Unsigned Binary                                                                   ;
; dev_25_en      ; false                            ; Enumerated                                                                        ;
; dev_25_base    ; 11111111111110010000000000000000 ; Unsigned Binary                                                                   ;
; dev_26_en      ; false                            ; Enumerated                                                                        ;
; dev_26_base    ; 11111111111110100000000000000000 ; Unsigned Binary                                                                   ;
; dev_27_en      ; false                            ; Enumerated                                                                        ;
; dev_27_base    ; 11111111111110110000000000000000 ; Unsigned Binary                                                                   ;
; dev_28_en      ; true                             ; Enumerated                                                                        ;
; dev_28_base    ; 11111111111111000000000000000000 ; Unsigned Binary                                                                   ;
; dev_29_en      ; false                            ; Enumerated                                                                        ;
; dev_29_base    ; 11111111111111010000000000000000 ; Unsigned Binary                                                                   ;
; dev_30_en      ; true                             ; Enumerated                                                                        ;
; dev_30_base    ; 11111111111111100000000000000000 ; Unsigned Binary                                                                   ;
; dev_31_en      ; false                            ; Enumerated                                                                        ;
; dev_31_base    ; 11111111111111110000000000000000 ; Unsigned Binary                                                                   ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_bus_io_switch:\io_system:neorv32_bus_io_switch_inst|neorv32_bus_reg:neorv32_bus_reg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; req_reg_en     ; true  ; Enumerated                                                                                                                                        ;
; rsp_reg_en     ; true  ; Enumerated                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_bootrom:\io_system:neorv32_bootrom_enabled:neorv32_boot_rom_inst|neorv32_bootrom_rom:bootrom_rom_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; awidth         ; 16    ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_enabled:neorv32_gpio_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; gpio_num       ; 4     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_enabled:neorv32_uart0_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; uart_rx_fifo   ; 1     ; Signed Integer                                                                                                    ;
; uart_tx_fifo   ; 1     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_enabled:neorv32_uart0_inst|neorv32_prim_fifo:tx_engine_fifo_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; awidth         ; 0     ; Signed Integer                                                                                                                                          ;
; dwidth         ; 8     ; Signed Integer                                                                                                                                          ;
; outgate        ; false ; Enumerated                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_enabled:neorv32_uart0_inst|neorv32_prim_fifo:rx_engine_fifo_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; awidth         ; 0     ; Signed Integer                                                                                                                                          ;
; dwidth         ; 8     ; Signed Integer                                                                                                                                          ;
; outgate        ; false ; Enumerated                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst ;
+-------------------+----------+--------------------------------------------------------------------------------------------+
; Parameter Name    ; Value    ; Type                                                                                       ;
+-------------------+----------+--------------------------------------------------------------------------------------------+
; bus_tmo_int       ; 16       ; Signed Integer                                                                             ;
; bus_tmo_ext       ; 2048     ; Signed Integer                                                                             ;
; num_harts         ; 1        ; Signed Integer                                                                             ;
; clock_frequency   ; 50000000 ; Signed Integer                                                                             ;
; boot_mode_select  ; 0        ; Signed Integer                                                                             ;
; int_bootloader_en ; true     ; Enumerated                                                                                 ;
; imem_en           ; true     ; Enumerated                                                                                 ;
; imem_rom          ; false    ; Enumerated                                                                                 ;
; imem_size         ; 16384    ; Signed Integer                                                                             ;
; dmem_en           ; true     ; Enumerated                                                                                 ;
; dmem_size         ; 8192     ; Signed Integer                                                                             ;
; icache_en         ; false    ; Enumerated                                                                                 ;
; icache_num_blocks ; 4        ; Signed Integer                                                                             ;
; dcache_en         ; false    ; Enumerated                                                                                 ;
; dcache_num_blocks ; 4        ; Signed Integer                                                                             ;
; cache_block_size  ; 64       ; Signed Integer                                                                             ;
; cache_bursts_en   ; true     ; Enumerated                                                                                 ;
; xbus_en           ; true     ; Enumerated                                                                                 ;
; ocd_en            ; false    ; Enumerated                                                                                 ;
; ocd_auth          ; false    ; Enumerated                                                                                 ;
; io_gpio_en        ; true     ; Enumerated                                                                                 ;
; io_clint_en       ; false    ; Enumerated                                                                                 ;
; io_uart0_en       ; true     ; Enumerated                                                                                 ;
; io_uart1_en       ; false    ; Enumerated                                                                                 ;
; io_spi_en         ; false    ; Enumerated                                                                                 ;
; io_sdi_en         ; false    ; Enumerated                                                                                 ;
; io_twi_en         ; false    ; Enumerated                                                                                 ;
; io_twd_en         ; false    ; Enumerated                                                                                 ;
; io_pwm_en         ; false    ; Enumerated                                                                                 ;
; io_wdt_en         ; false    ; Enumerated                                                                                 ;
; io_trng_en        ; false    ; Enumerated                                                                                 ;
; io_cfs_en         ; false    ; Enumerated                                                                                 ;
; io_neoled_en      ; false    ; Enumerated                                                                                 ;
; io_gptmr_en       ; false    ; Enumerated                                                                                 ;
; io_onewire_en     ; false    ; Enumerated                                                                                 ;
; io_dma_en         ; false    ; Enumerated                                                                                 ;
; io_slink_en       ; false    ; Enumerated                                                                                 ;
; io_tracer_en      ; false    ; Enumerated                                                                                 ;
+-------------------+----------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:regfile_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                     ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                  ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                  ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                                                  ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                                                                  ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                  ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                                                  ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                                                                  ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                                                                  ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_icu1      ; Untyped                                                                                                                                  ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:0:ram_inst|altsyncram:spram_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                        ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                     ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                                                                                     ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                                                                                                                                     ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                     ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                                                                                                     ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                                                                                                                                                     ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_20e1      ; Untyped                                                                                                                                                                                     ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:0:ram_inst|altsyncram:spram_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                           ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                                                                           ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                                                                                                                                           ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                                                                                           ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                                                                                                                                           ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                                                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_mvd1      ; Untyped                                                                                                                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:1:ram_inst|altsyncram:spram_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                        ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                     ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                                                                                     ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                                                                                                                                     ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                     ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                                                                                                     ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                                                                                                                                                     ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_20e1      ; Untyped                                                                                                                                                                                     ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:1:ram_inst|altsyncram:spram_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                           ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                                                                           ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                                                                                                                                           ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                                                                                           ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                                                                                                                                           ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                                                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_mvd1      ; Untyped                                                                                                                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:2:ram_inst|altsyncram:spram_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                        ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                     ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                                                                                     ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                                                                                                                                     ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                     ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                                                                                                     ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                                                                                                                                                     ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_20e1      ; Untyped                                                                                                                                                                                     ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:2:ram_inst|altsyncram:spram_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                           ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                                                                           ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                                                                                                                                           ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                                                                                           ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                                                                                                                                           ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                                                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_mvd1      ; Untyped                                                                                                                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:3:ram_inst|altsyncram:spram_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                        ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                     ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                                                                                     ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                                                                                                                                     ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                     ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                                                                                                     ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                                                                                                                                                     ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_20e1      ; Untyped                                                                                                                                                                                     ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:3:ram_inst|altsyncram:spram_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                           ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                                                                           ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                                                                                                                                           ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                                                                                           ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                                                                                                                                           ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                                                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_mvd1      ; Untyped                                                                                                                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_bootrom:\io_system:neorv32_bootrom_enabled:neorv32_boot_rom_inst|neorv32_bootrom_rom:bootrom_rom_inst|altsyncram:Mux26_rtl_0 ;
+------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                                                                                                   ;
+------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                                                                                                ;
; OPERATION_MODE                     ; ROM                                  ; Untyped                                                                                                                                ;
; WIDTH_A                            ; 32                                   ; Untyped                                                                                                                                ;
; WIDTHAD_A                          ; 10                                   ; Untyped                                                                                                                                ;
; NUMWORDS_A                         ; 1024                                 ; Untyped                                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                                                                                                ;
; WIDTH_B                            ; 1                                    ; Untyped                                                                                                                                ;
; WIDTHAD_B                          ; 1                                    ; Untyped                                                                                                                                ;
; NUMWORDS_B                         ; 1                                    ; Untyped                                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1                               ; Untyped                                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                                                                                                ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                                                                ;
; INIT_FILE                          ; neorv32-teste-2.top_neorv320.rtl.mif ; Untyped                                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                                                                                                ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped                                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_7e11                      ; Untyped                                                                                                                                ;
+------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                   ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                  ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 10                                                                                                                                                                                                     ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:regfile_rtl_0                                                    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                               ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:0:ram_inst|altsyncram:spram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:0:ram_inst|altsyncram:spram_rtl_0           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:1:ram_inst|altsyncram:spram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:1:ram_inst|altsyncram:spram_rtl_0           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:2:ram_inst|altsyncram:spram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:2:ram_inst|altsyncram:spram_rtl_0           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:3:ram_inst|altsyncram:spram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:3:ram_inst|altsyncram:spram_rtl_0           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_bootrom:\io_system:neorv32_bootrom_enabled:neorv32_boot_rom_inst|neorv32_bootrom_rom:bootrom_rom_inst|altsyncram:Mux26_rtl_0                                      ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_bus_io_switch:\io_system:neorv32_bus_io_switch_inst"   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; dev_01_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_01_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_02_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_02_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_03_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_03_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_04_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_04_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_05_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_05_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_06_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_06_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_07_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_07_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_08_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_08_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_09_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_09_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_10_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_10_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_11_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_11_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_12_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_12_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_13_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_13_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_14_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_14_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_15_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_15_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_16_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_16_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_17_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_17_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_18_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_18_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_19_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_19_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_20_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_20_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_22_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_22_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_23_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_23_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_24_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_24_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_25_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_25_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_26_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_26_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_27_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_27_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_29_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_29_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_31_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_31_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_xbus:\memory_system:neorv32_xbus_enabled:neorv32_xbus_inst|neorv32_bus_reg:reg_stage_inst" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                      ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; device_req_o.meta[4..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                          ;
; device_req_o.amoop      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                          ;
; device_req_o.fence      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                          ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst" ;
+-------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                       ;
+-------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; pmp_fault_i ; Input ; Info     ; Stuck at GND                                                                                                  ;
+-------------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                  ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; hwtrig_i ; Input ; Info     ; Stuck at GND                                                                                                             ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_frontend:neorv32_cpu_frontend_inst|neorv32_cpu_frontend_ipb:\prefetch_buffer:1:ipb_inst" ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                     ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdata_o[16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                         ;
; avail_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                         ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_frontend:neorv32_cpu_frontend_inst" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; pmp_addr_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                     ;
; pmp_priv_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                     ;
; pmp_err_i  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst"               ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; sleep_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; firq_i[15..9] ; Input  ; Info     ; Stuck at GND                                                                        ;
; firq_i[7..3]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; firq_i[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; dbi_i         ; Input  ; Info     ; Stuck at GND                                                                        ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_sys_clock:\soc_generators:neorv32_sys_clock_inst" ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; enable_i ; Input ; Info     ; Stuck at VCC                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_sys_reset:\soc_generators:neorv32_sys_reset_inst"    ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; rstn_wdt_i ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rstn_dbg_i ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rstn_ext_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst"                                                                                                                                     ;
+-------------------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity         ; Details                                                                                                                                      ;
+-------------------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; gpio_o            ; Output ; Critical Warning ; Can't connect array with 64 elements in array dimension 1 to port with 32 elements in the same dimension                                     ;
; gpio_o[31..4]     ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; gpio_o[0]         ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; gpio_i            ; Input  ; Critical Warning ; Can't connect array with 64 elements in array dimension 1 to port with 32 elements in the same dimension                                     ;
; xbus_adr_o        ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; xbus_dat_o[31..1] ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; xbus_dat_i        ; Input  ; Info             ; Stuck at GND                                                                                                                                 ;
; xbus_sel_o        ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; xbus_err_i        ; Input  ; Info             ; Stuck at GND                                                                                                                                 ;
; rstn_ocd_o        ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rstn_wdt_o        ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; trace_cpu0_o      ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; trace_cpu1_o      ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_tck_i        ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_tdi_i        ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_tdo_o        ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_tms_i        ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; xbus_cti_o        ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; xbus_tag_o        ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; slink_rx_dat_i    ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; slink_rx_src_i    ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; slink_rx_val_i    ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; slink_rx_lst_i    ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; slink_rx_rdy_o    ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; slink_tx_dat_o    ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; slink_tx_dst_o    ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; slink_tx_val_o    ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; slink_tx_lst_o    ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; slink_tx_rdy_i    ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; uart0_rtsn_o      ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; uart0_ctsn_i      ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; uart1_txd_o       ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; uart1_rxd_i       ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; uart1_rtsn_o      ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; uart1_ctsn_i      ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; spi_clk_o         ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; spi_dat_o         ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; spi_dat_i         ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; spi_csn_o         ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sdi_clk_i         ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sdi_dat_o         ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sdi_dat_i         ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sdi_csn_i         ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; twi_sda_i         ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; twi_sda_o         ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; twi_scl_i         ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; twi_scl_o         ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; twd_sda_i         ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; twd_sda_o         ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; twd_scl_i         ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; twd_scl_o         ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; onewire_i         ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; onewire_o         ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; pwm_o             ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cfs_in_i          ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cfs_out_o         ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; neoled_o          ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; mtime_time_o      ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq_msi_i         ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; irq_mti_i         ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; irq_mei_i         ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------------------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 10                          ;
; cycloneiii_ff         ; 1038                        ;
;     CLR               ; 231                         ;
;     CLR SCLR          ; 104                         ;
;     CLR SCLR SLD      ; 10                          ;
;     CLR SLD           ; 6                           ;
;     ENA               ; 66                          ;
;     ENA CLR           ; 463                         ;
;     ENA CLR SCLR      ; 15                          ;
;     ENA CLR SLD       ; 143                         ;
; cycloneiii_lcell_comb ; 1577                        ;
;     arith             ; 146                         ;
;         2 data inputs ; 81                          ;
;         3 data inputs ; 65                          ;
;     normal            ; 1431                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 38                          ;
;         2 data inputs ; 127                         ;
;         3 data inputs ; 422                         ;
;         4 data inputs ; 843                         ;
; cycloneiii_ram_block  ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 11.00                       ;
; Average LUT depth     ; 3.56                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition
    Info: Processing started: Thu Feb 19 19:14:10 2026
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off neorv32-teste-2 -c neorv32-teste-2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_xbus.vhd
    Info (12022): Found design unit 1: neorv32_xbus-neorv32_xbus_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_xbus.vhd Line: 45
    Info (12023): Found entity 1: neorv32_xbus File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_xbus.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_wdt.vhd
    Info (12022): Found design unit 1: neorv32_wdt-neorv32_wdt_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_wdt.vhd Line: 31
    Info (12023): Found entity 1: neorv32_wdt File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_wdt.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_uart.vhd
    Info (12022): Found design unit 1: neorv32_uart-neorv32_uart_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_uart.vhd Line: 43
    Info (12023): Found entity 1: neorv32_uart File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_uart.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_twi.vhd
    Info (12022): Found design unit 1: neorv32_twi-neorv32_twi_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_twi.vhd Line: 36
    Info (12023): Found entity 1: neorv32_twi File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_twi.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_twd.vhd
    Info (12022): Found design unit 1: neorv32_twd-neorv32_twd_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_twd.vhd Line: 37
    Info (12023): Found entity 1: neorv32_twd File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_twd.vhd Line: 18
Info (12021): Found 6 design units, including 3 entities, in source file neorv32-main/rtl/core/neorv32_trng.vhd
    Info (12022): Found design unit 1: neorv32_trng-neorv32_trng_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_trng.vhd Line: 33
    Info (12022): Found design unit 2: neoTRNG-neoTRNG_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_trng.vhd Line: 239
    Info (12022): Found design unit 3: neoTRNG_cell-neoTRNG_cell_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_trng.vhd Line: 413
    Info (12023): Found entity 1: neorv32_trng File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_trng.vhd Line: 20
    Info (12023): Found entity 2: neoTRNG File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_trng.vhd Line: 223
    Info (12023): Found entity 3: neoTRNG_cell File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_trng.vhd Line: 399
Info (12021): Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_tracer.vhd
    Info (12022): Found design unit 1: neorv32_tracer-neorv32_tracer_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_tracer.vhd Line: 37
    Info (12023): Found entity 1: neorv32_tracer File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_tracer.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_top.vhd
    Info (12022): Found design unit 1: neorv32_top-neorv32_top_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd Line: 251
    Info (12023): Found entity 1: neorv32_top File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_sysinfo.vhd
    Info (12022): Found design unit 1: neorv32_sysinfo-neorv32_sysinfo_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_sysinfo.vhd Line: 67
    Info (12023): Found entity 1: neorv32_sysinfo File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_sysinfo.vhd Line: 18
Info (12021): Found 4 design units, including 2 entities, in source file neorv32-main/rtl/core/neorv32_sys.vhd
    Info (12022): Found design unit 1: neorv32_sys_reset-neorv32_sys_reset_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_sys.vhd Line: 34
    Info (12022): Found design unit 2: neorv32_sys_clock-neorv32_sys_clock_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_sys.vhd Line: 106
    Info (12023): Found entity 1: neorv32_sys_reset File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_sys.vhd Line: 17
    Info (12023): Found entity 2: neorv32_sys_clock File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_sys.vhd Line: 97
Info (12021): Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_spi.vhd
    Info (12022): Found design unit 1: neorv32_spi-neorv32_spi_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_spi.vhd Line: 36
    Info (12023): Found entity 1: neorv32_spi File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_spi.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_slink.vhd
    Info (12022): Found design unit 1: neorv32_slink-neorv32_slink_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_slink.vhd Line: 45
    Info (12023): Found entity 1: neorv32_slink File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_slink.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_sdi.vhd
    Info (12022): Found design unit 1: neorv32_sdi-neorv32_sdi_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_sdi.vhd Line: 35
    Info (12023): Found entity 1: neorv32_sdi File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_sdi.vhd Line: 18
Info (12021): Found 4 design units, including 2 entities, in source file neorv32-main/rtl/core/neorv32_pwm.vhd
    Info (12022): Found design unit 1: neorv32_pwm-neorv32_pwm_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_pwm.vhd Line: 35
    Info (12022): Found design unit 2: neorv32_pwm_channel-neorv32_pwm_channel_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_pwm.vhd Line: 208
    Info (12023): Found entity 1: neorv32_pwm File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_pwm.vhd Line: 21
    Info (12023): Found entity 2: neorv32_pwm_channel File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_pwm.vhd Line: 187
Info (12021): Found 8 design units, including 4 entities, in source file neorv32-main/rtl/core/neorv32_prim.vhd
    Info (12022): Found design unit 1: neorv32_prim_fifo-neorv32_prim_fifo_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_prim.vhd Line: 46
    Info (12022): Found design unit 2: neorv32_prim_spram-neorv32_prim_spram_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_prim.vhd Line: 186
    Info (12022): Found design unit 3: neorv32_prim_mul-neorv32_prim_mul_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_prim.vhd Line: 277
    Info (12022): Found design unit 4: neorv32_prim_cnt-neorv32_prim_cnt_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_prim.vhd Line: 349
    Info (12023): Found entity 1: neorv32_prim_fifo File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_prim.vhd Line: 24
    Info (12023): Found entity 2: neorv32_prim_spram File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_prim.vhd Line: 168
    Info (12023): Found entity 3: neorv32_prim_mul File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_prim.vhd Line: 259
    Info (12023): Found entity 4: neorv32_prim_cnt File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_prim.vhd Line: 332
Info (12021): Found 2 design units, including 0 entities, in source file neorv32-main/rtl/core/neorv32_package.vhd
    Info (12022): Found design unit 1: neorv32_package File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_package.vhd Line: 15
    Info (12022): Found design unit 2: neorv32_package-body File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_package.vhd Line: 1023
Info (12021): Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_onewire.vhd
    Info (12022): Found design unit 1: neorv32_onewire-neorv32_onewire_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_onewire.vhd Line: 34
    Info (12023): Found entity 1: neorv32_onewire File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_onewire.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_neoled.vhd
    Info (12022): Found design unit 1: neorv32_neoled-neorv32_neoled_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_neoled.vhd Line: 33
    Info (12023): Found entity 1: neorv32_neoled File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_neoled.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_imem_rom.vhd
    Info (12022): Found design unit 1: neorv32_imem_rom-neorv32_imem_rom_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_imem_rom.vhd Line: 34
    Info (12023): Found entity 1: neorv32_imem_rom File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_imem_rom.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_imem_ram.vhd
    Info (12022): Found design unit 1: neorv32_imem_ram-neorv32_imem_ram_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_imem_ram.vhd Line: 35
    Info (12023): Found entity 1: neorv32_imem_ram File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_imem_ram.vhd Line: 20
Info (12021): Found 1 design units, including 0 entities, in source file neorv32-main/rtl/core/neorv32_imem_image.vhd
    Info (12022): Found design unit 1: neorv32_imem_image File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_imem_image.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_imem.vhd
    Info (12022): Found design unit 1: neorv32_imem-neorv32_imem_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_imem.vhd Line: 31
    Info (12023): Found entity 1: neorv32_imem File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_imem.vhd Line: 17
Info (12021): Found 4 design units, including 2 entities, in source file neorv32-main/rtl/core/neorv32_gptmr.vhd
    Info (12022): Found design unit 1: neorv32_gptmr-neorv32_gptmr_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_gptmr.vhd Line: 34
    Info (12022): Found design unit 2: neorv32_gptmr_slice-neorv32_gptmr_slice_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_gptmr.vhd Line: 230
    Info (12023): Found entity 1: neorv32_gptmr File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_gptmr.vhd Line: 20
    Info (12023): Found entity 2: neorv32_gptmr_slice File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_gptmr.vhd Line: 211
Info (12021): Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_gpio.vhd
    Info (12022): Found design unit 1: neorv32_gpio-neorv32_gpio_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_gpio.vhd Line: 32
    Info (12023): Found entity 1: neorv32_gpio File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_gpio.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_dmem_ram.vhd
    Info (12022): Found design unit 1: neorv32_dmem_ram-neorv32_dmem_ram_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_dmem_ram.vhd Line: 35
    Info (12023): Found entity 1: neorv32_dmem_ram File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_dmem_ram.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_dmem.vhd
    Info (12022): Found design unit 1: neorv32_dmem-neorv32_dmem_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_dmem.vhd Line: 30
    Info (12023): Found entity 1: neorv32_dmem File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_dmem.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_dma.vhd
    Info (12022): Found design unit 1: neorv32_dma-neorv32_dma_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_dma.vhd Line: 33
    Info (12023): Found entity 1: neorv32_dma File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_dma.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_debug_dtm.vhd
    Info (12022): Found design unit 1: neorv32_debug_dtm-neorv32_debug_dtm_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_debug_dtm.vhd Line: 40
    Info (12023): Found entity 1: neorv32_debug_dtm File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_debug_dtm.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_debug_dm.vhd
    Info (12022): Found design unit 1: neorv32_debug_dm-neorv32_debug_dm_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_debug_dm.vhd Line: 42
    Info (12023): Found entity 1: neorv32_debug_dm File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_debug_dm.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_debug_auth.vhd
    Info (12022): Found design unit 1: neorv32_debug_auth-neorv32_debug_auth_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_debug_auth.vhd Line: 36
    Info (12023): Found entity 1: neorv32_debug_auth File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_debug_auth.vhd Line: 19
Info (12021): Found 4 design units, including 2 entities, in source file neorv32-main/rtl/core/neorv32_cpu_trace.vhd
    Info (12022): Found design unit 1: neorv32_cpu_trace-neorv32_cpu_trace_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_trace.vhd Line: 36
    Info (12022): Found design unit 2: neorv32_cpu_trace_simlog-neorv32_cpu_trace_simlog_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_trace.vhd Line: 193
    Info (12023): Found entity 1: neorv32_cpu_trace File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_trace.vhd Line: 18
    Info (12023): Found entity 2: neorv32_cpu_trace_simlog File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_trace.vhd Line: 182
Info (12021): Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_cpu_regfile.vhd
    Info (12022): Found design unit 1: neorv32_cpu_regfile-neorv32_cpu_regfile_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_regfile.vhd Line: 46
    Info (12023): Found entity 1: neorv32_cpu_regfile File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_regfile.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_cpu_pmp.vhd
    Info (12022): Found design unit 1: neorv32_cpu_pmp-neorv32_cpu_pmp_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_pmp.vhd Line: 46
    Info (12023): Found entity 1: neorv32_cpu_pmp File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_pmp.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_cpu_lsu.vhd
    Info (12022): Found design unit 1: neorv32_cpu_lsu-neorv32_cpu_lsu_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_lsu.vhd Line: 42
    Info (12023): Found entity 1: neorv32_cpu_lsu File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_lsu.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_cpu_hwtrig.vhd
    Info (12022): Found design unit 1: neorv32_cpu_hwtrig-neorv32_cpu_hwtrig_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_hwtrig.vhd Line: 39
    Info (12023): Found entity 1: neorv32_cpu_hwtrig File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_hwtrig.vhd Line: 21
Info (12021): Found 4 design units, including 2 entities, in source file neorv32-main/rtl/core/neorv32_cpu_frontend.vhd
    Info (12022): Found design unit 1: neorv32_cpu_frontend-neorv32_cpu_frontend_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_frontend.vhd Line: 45
    Info (12022): Found design unit 2: neorv32_cpu_frontend_ipb-neorv32_cpu_frontend_ipb_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_frontend.vhd Line: 347
    Info (12023): Found entity 1: neorv32_cpu_frontend File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_frontend.vhd Line: 22
    Info (12023): Found entity 2: neorv32_cpu_frontend_ipb File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_frontend.vhd Line: 326
Info (12021): Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_cpu_decompressor.vhd
    Info (12022): Found design unit 1: neorv32_cpu_decompressor-neorv32_cpu_decompressor_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_decompressor.vhd Line: 31
    Info (12023): Found entity 1: neorv32_cpu_decompressor File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_decompressor.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_cpu_counters.vhd
    Info (12022): Found design unit 1: neorv32_cpu_counters-neorv32_cpu_counters_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_counters.vhd Line: 42
    Info (12023): Found entity 1: neorv32_cpu_counters File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_counters.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_cpu_control.vhd
    Info (12022): Found design unit 1: neorv32_cpu_control-neorv32_cpu_control_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_control.vhd Line: 91
    Info (12023): Found entity 1: neorv32_cpu_control File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_control.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_cpu_alu_shifter.vhd
    Info (12022): Found design unit 1: neorv32_cpu_alu_shifter-neorv32_cpu_alu_shifter_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_shifter.vhd Line: 39
    Info (12023): Found entity 1: neorv32_cpu_alu_shifter File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_shifter.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_cpu_alu_muldiv.vhd
    Info (12022): Found design unit 1: neorv32_cpu_alu_muldiv-neorv32_cpu_alu_muldiv_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_muldiv.vhd Line: 42
    Info (12023): Found entity 1: neorv32_cpu_alu_muldiv File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_muldiv.vhd Line: 23
Info (12021): Found 6 design units, including 3 entities, in source file neorv32-main/rtl/core/neorv32_cpu_alu_fpu.vhd
    Info (12022): Found design unit 1: neorv32_cpu_alu_fpu-neorv32_cpu_alu_fpu_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_fpu.vhd Line: 59
    Info (12022): Found design unit 2: neorv32_cpu_alu_fpu_normalizer-neorv32_cpu_alu_fpu_normalizer_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_fpu.vhd Line: 1547
    Info (12022): Found design unit 3: neorv32_cpu_alu_fpu_f2i-neorv32_cpu_alu_fpu_f2i_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_fpu.vhd Line: 1980
    Info (12023): Found entity 1: neorv32_cpu_alu_fpu File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_fpu.vhd Line: 33
    Info (12023): Found entity 2: neorv32_cpu_alu_fpu_normalizer File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_fpu.vhd Line: 1521
    Info (12023): Found entity 3: neorv32_cpu_alu_fpu_f2i File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_fpu.vhd Line: 1956
Info (12021): Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_cpu_alu_crypto.vhd
    Info (12022): Found design unit 1: neorv32_cpu_alu_crypto-neorv32_cpu_alu_crypto_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_crypto.vhd Line: 47
    Info (12023): Found entity 1: neorv32_cpu_alu_crypto File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_crypto.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_cpu_alu_cond.vhd
    Info (12022): Found design unit 1: neorv32_cpu_alu_cond-neorv32_cpu_alu_cond_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_cond.vhd Line: 32
    Info (12023): Found entity 1: neorv32_cpu_alu_cond File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_cond.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_cpu_alu_cfu.vhd
    Info (12022): Found design unit 1: neorv32_cpu_alu_cfu-neorv32_cpu_alu_cfu_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_cfu.vhd Line: 49
    Info (12023): Found entity 1: neorv32_cpu_alu_cfu File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_cfu.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_cpu_alu_bitmanip.vhd
    Info (12022): Found design unit 1: neorv32_cpu_alu_bitmanip-neorv32_cpu_alu_bitmanip_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_bitmanip.vhd Line: 53
    Info (12023): Found entity 1: neorv32_cpu_alu_bitmanip File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_bitmanip.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_cpu_alu.vhd
    Info (12022): Found design unit 1: neorv32_cpu_alu-neorv32_cpu_alu_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu.vhd Line: 60
    Info (12023): Found entity 1: neorv32_cpu_alu File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_cpu.vhd
    Info (12022): Found design unit 1: neorv32_cpu-neorv32_cpu_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu.vhd Line: 99
    Info (12023): Found entity 1: neorv32_cpu File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu.vhd Line: 21
Info (12021): Found 4 design units, including 2 entities, in source file neorv32-main/rtl/core/neorv32_clint.vhd
    Info (12022): Found design unit 1: neorv32_clint-neorv32_clint_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_clint.vhd Line: 36
    Info (12022): Found design unit 2: neorv32_clint_mtimecmp-neorv32_clint_mtimecmp_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_clint.vhd Line: 231
    Info (12023): Found entity 1: neorv32_clint File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_clint.vhd Line: 21
    Info (12023): Found entity 2: neorv32_clint_mtimecmp File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_clint.vhd Line: 218
Info (12021): Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_cfs.vhd
    Info (12022): Found design unit 1: neorv32_cfs-neorv32_cfs_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cfs.vhd Line: 34
    Info (12023): Found entity 1: neorv32_cfs File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cfs.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_cache_ram.vhd
    Info (12022): Found design unit 1: neorv32_cache_ram-neorv32_cache_ram_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cache_ram.vhd Line: 38
    Info (12023): Found entity 1: neorv32_cache_ram File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cache_ram.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_cache.vhd
    Info (12022): Found design unit 1: neorv32_cache-neorv32_cache_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cache.vhd Line: 45
    Info (12023): Found entity 1: neorv32_cache File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cache.vhd Line: 27
Info (12021): Found 12 design units, including 6 entities, in source file neorv32-main/rtl/core/neorv32_bus.vhd
    Info (12022): Found design unit 1: neorv32_bus_switch-neorv32_bus_switch_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bus.vhd Line: 35
    Info (12022): Found design unit 2: neorv32_bus_reg-neorv32_bus_reg_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bus.vhd Line: 190
    Info (12022): Found design unit 3: neorv32_bus_gateway-neorv32_bus_gateway_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bus.vhd Line: 305
    Info (12022): Found design unit 4: neorv32_bus_io_switch-neorv32_bus_io_switch_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bus.vhd Line: 549
    Info (12022): Found design unit 5: neorv32_bus_amo_rmw-neorv32_bus_amo_rmw_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bus.vhd Line: 718
    Info (12022): Found design unit 6: neorv32_bus_amo_rvs-neorv32_bus_amo_rvs_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bus.vhd Line: 872
    Info (12023): Found entity 1: neorv32_bus_switch File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bus.vhd Line: 17
    Info (12023): Found entity 2: neorv32_bus_reg File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bus.vhd Line: 173
    Info (12023): Found entity 3: neorv32_bus_gateway File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bus.vhd Line: 266
    Info (12023): Found entity 4: neorv32_bus_io_switch File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bus.vhd Line: 469
    Info (12023): Found entity 5: neorv32_bus_amo_rmw File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bus.vhd Line: 704
    Info (12023): Found entity 6: neorv32_bus_amo_rvs File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bus.vhd Line: 858
Info (12021): Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_bootrom_rom.vhd
    Info (12022): Found design unit 1: neorv32_bootrom_rom-neorv32_bootrom_rom_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bootrom_rom.vhd Line: 33
    Info (12023): Found entity 1: neorv32_bootrom_rom File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bootrom_rom.vhd Line: 21
Info (12021): Found 1 design units, including 0 entities, in source file neorv32-main/rtl/core/neorv32_bootrom_image.vhd
    Info (12022): Found design unit 1: neorv32_bootrom_image File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bootrom_image.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file neorv32-main/rtl/core/neorv32_bootrom.vhd
    Info (12022): Found design unit 1: neorv32_bootrom-neorv32_bootrom_rtl File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bootrom.vhd Line: 26
    Info (12023): Found entity 1: neorv32_bootrom File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bootrom.vhd Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file top_neorv32.v
    Info (12023): Found entity 1: top_neorv32 File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/top_neorv32.v Line: 1
Info (12127): Elaborating entity "top_neorv32" for the top level hierarchy
Info (12128): Elaborating entity "neorv32_top" for hierarchy "neorv32_top:neorv32_top_inst" File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/top_neorv32.v Line: 79
Warning (10036): Verilog HDL or VHDL warning at neorv32_top.vhd(283): object "rstn_ext" assigned a value but never read File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd Line: 283
Warning (10036): Verilog HDL or VHDL warning at neorv32_top.vhd(289): object "dmi_req" assigned a value but never read File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd Line: 289
Warning (10036): Verilog HDL or VHDL warning at neorv32_top.vhd(290): object "dmi_rsp" assigned a value but never read File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd Line: 290
Warning (10036): Verilog HDL or VHDL warning at neorv32_top.vhd(307): object "dma_req" assigned a value but never read File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd Line: 307
Warning (10036): Verilog HDL or VHDL warning at neorv32_top.vhd(308): object "dma_rsp" assigned a value but never read File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd Line: 308
Info (10544): VHDL Assertion Statement at neorv32_top.vhd(342): assertion is false - report "[NEORV32] The NEORV32 RISC-V Processor (v01.12.08.00), github.com/stnolting/neorv32" (NOTE) File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd Line: 342
Info (10544): VHDL Assertion Statement at neorv32_top.vhd(351): assertion is false - report "[NEORV32] Processor Configuration: CPU (single-core) IMEM DMEM BOOTROM XBUS GPIO UART0 SYSINFO " (NOTE) File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd Line: 351
Info (10544): VHDL Assertion Statement at neorv32_top.vhd(395): assertion is false - report "[NEORV32] BOOT_MODE_SELECT 0 - booting via bootloader" (NOTE) File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd Line: 395
Info (12128): Elaborating entity "neorv32_sys_reset" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_sys_reset:\soc_generators:neorv32_sys_reset_inst" File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd Line: 432
Info (12128): Elaborating entity "neorv32_sys_clock" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_sys_clock:\soc_generators:neorv32_sys_clock_inst" File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd Line: 445
Info (12128): Elaborating entity "neorv32_cpu" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst" File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd Line: 483
Warning (10036): Verilog HDL or VHDL warning at neorv32_cpu.vhd(119): object "if_pmp_addr" assigned a value but never read File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu.vhd Line: 119
Warning (10036): Verilog HDL or VHDL warning at neorv32_cpu.vhd(120): object "if_pmp_priv" assigned a value but never read File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu.vhd Line: 120
Info (10544): VHDL Assertion Statement at neorv32_cpu.vhd(149): assertion is false - report "[NEORV32] CPU ISA: rv32ix_zicsr_zifencei" (NOTE) File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu.vhd Line: 149
Info (10544): VHDL Assertion Statement at neorv32_cpu.vhd(192): assertion is false - report "[NEORV32] CPU tuning options: rf_arch=sram_sync " (NOTE) File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu.vhd Line: 192
Info (12128): Elaborating entity "neorv32_cpu_frontend" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_frontend:neorv32_cpu_frontend_inst" File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu.vhd Line: 212
Warning (10036): Verilog HDL or VHDL warning at neorv32_cpu_frontend.vhd(90): object "align_q" assigned a value but never read File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_frontend.vhd Line: 90
Warning (10036): Verilog HDL or VHDL warning at neorv32_cpu_frontend.vhd(90): object "align_set" assigned a value but never read File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_frontend.vhd Line: 90
Warning (10036): Verilog HDL or VHDL warning at neorv32_cpu_frontend.vhd(90): object "align_clr" assigned a value but never read File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_frontend.vhd Line: 90
Warning (10036): Verilog HDL or VHDL warning at neorv32_cpu_frontend.vhd(91): object "issue_valid" assigned a value but never read File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_frontend.vhd Line: 91
Warning (10036): Verilog HDL or VHDL warning at neorv32_cpu_frontend.vhd(92): object "cmd16" assigned a value but never read File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_frontend.vhd Line: 92
Warning (10036): Verilog HDL or VHDL warning at neorv32_cpu_frontend.vhd(93): object "cmd32" assigned a value but never read File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_frontend.vhd Line: 93
Info (12128): Elaborating entity "neorv32_cpu_frontend_ipb" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_frontend:neorv32_cpu_frontend_inst|neorv32_cpu_frontend_ipb:\prefetch_buffer:0:ipb_inst" File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_frontend.vhd Line: 184
Info (12128): Elaborating entity "neorv32_cpu_control" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst" File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu.vhd Line: 237
Info (12128): Elaborating entity "neorv32_cpu_regfile" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst" File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu.vhd Line: 379
Warning (10036): Verilog HDL or VHDL warning at neorv32_cpu_regfile.vhd(51): object "wdata" assigned a value but never read File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_regfile.vhd Line: 51
Warning (10036): Verilog HDL or VHDL warning at neorv32_cpu_regfile.vhd(52): object "onehot" assigned a value but never read File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_regfile.vhd Line: 52
Info (12128): Elaborating entity "neorv32_cpu_alu" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst" File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu.vhd Line: 402
Warning (10036): Verilog HDL or VHDL warning at neorv32_cpu_alu.vhd(83): object "fpu_csr_en" assigned a value but never read File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu.vhd Line: 83
Warning (10036): Verilog HDL or VHDL warning at neorv32_cpu_alu.vhd(83): object "fpu_csr_we" assigned a value but never read File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu.vhd Line: 83
Warning (10036): Verilog HDL or VHDL warning at neorv32_cpu_alu.vhd(83): object "cfu_done" assigned a value but never read File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu.vhd Line: 83
Warning (10036): Verilog HDL or VHDL warning at neorv32_cpu_alu.vhd(83): object "cfu_busy" assigned a value but never read File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu.vhd Line: 83
Warning (10036): Verilog HDL or VHDL warning at neorv32_cpu_alu.vhd(84): object "fpu_csr_rd" assigned a value but never read File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu.vhd Line: 84
Warning (10036): Verilog HDL or VHDL warning at neorv32_cpu_alu.vhd(84): object "cfu_res" assigned a value but never read File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu.vhd Line: 84
Info (12128): Elaborating entity "neorv32_cpu_alu_shifter" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_alu_shifter:neorv32_cpu_alu_shifter_inst" File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu.vhd Line: 144
Warning (10036): Verilog HDL or VHDL warning at neorv32_cpu_alu_shifter.vhd(62): object "barrel" assigned a value but never read File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_alu_shifter.vhd Line: 62
Info (12128): Elaborating entity "neorv32_cpu_lsu" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst" File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu.vhd Line: 446
Info (12128): Elaborating entity "neorv32_bus_switch" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_bus_switch:\core_complex_gen:0:neorv32_core_bus_switch_inst" File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd Line: 618
Info (12128): Elaborating entity "neorv32_bus_gateway" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_bus_gateway:neorv32_bus_gateway_inst" File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd Line: 778
Info (12128): Elaborating entity "neorv32_imem" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst" File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd Line: 827
Info (12128): Elaborating entity "neorv32_imem_ram" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst" File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_imem.vhd Line: 100
Info (10544): VHDL Assertion Statement at neorv32_imem_ram.vhd(40): assertion is false - report "[NEORV32] Using default IMEM RAM component." (NOTE) File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_imem_ram.vhd Line: 40
Info (12128): Elaborating entity "neorv32_prim_spram" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:0:ram_inst" File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_imem_ram.vhd Line: 45
Info (12128): Elaborating entity "neorv32_dmem" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst" File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd Line: 850
Info (12128): Elaborating entity "neorv32_dmem_ram" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst" File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_dmem.vhd Line: 64
Info (10544): VHDL Assertion Statement at neorv32_dmem_ram.vhd(40): assertion is false - report "[NEORV32] Using default DMEM RAM component (8192 bytes)." (NOTE) File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_dmem_ram.vhd Line: 40
Info (12128): Elaborating entity "neorv32_prim_spram" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:0:ram_inst" File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_dmem_ram.vhd Line: 47
Info (12128): Elaborating entity "neorv32_xbus" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_xbus:\memory_system:neorv32_xbus_enabled:neorv32_xbus_inst" File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd Line: 872
Info (12128): Elaborating entity "neorv32_bus_reg" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_xbus:\memory_system:neorv32_xbus_enabled:neorv32_xbus_inst|neorv32_bus_reg:reg_stage_inst" File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_xbus.vhd Line: 55
Info (12128): Elaborating entity "neorv32_bus_io_switch" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_bus_io_switch:\io_system:neorv32_bus_io_switch_inst" File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd Line: 920
Info (12128): Elaborating entity "neorv32_bus_reg" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_bus_io_switch:\io_system:neorv32_bus_io_switch_inst|neorv32_bus_reg:neorv32_bus_reg_inst" File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bus.vhd Line: 590
Info (12128): Elaborating entity "neorv32_bootrom" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_bootrom:\io_system:neorv32_bootrom_enabled:neorv32_boot_rom_inst" File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd Line: 999
Info (12128): Elaborating entity "neorv32_bootrom_rom" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_bootrom:\io_system:neorv32_bootrom_enabled:neorv32_boot_rom_inst|neorv32_bootrom_rom:bootrom_rom_inst" File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bootrom.vhd Line: 54
Warning (10651): VHDL Assertion Statement at neorv32_bootrom_rom.vhd(40): assertion is false - report "[NEORV32] Using default BOOTROM ROM component (4096 bytes)." (WARNING) File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_bootrom_rom.vhd Line: 40
Info (12128): Elaborating entity "neorv32_gpio" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_enabled:neorv32_gpio_inst" File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd Line: 1068
Info (12128): Elaborating entity "neorv32_uart" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_enabled:neorv32_uart0_inst" File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd Line: 1144
Info (12128): Elaborating entity "neorv32_prim_fifo" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_enabled:neorv32_uart0_inst|neorv32_prim_fifo:tx_engine_fifo_inst" File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_uart.vhd Line: 183
Info (12128): Elaborating entity "neorv32_sysinfo" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst" File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_top.vhd Line: 1488
Warning (276027): Inferred dual-clock RAM node "neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:0:ram_inst|spram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:0:ram_inst|spram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:1:ram_inst|spram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:1:ram_inst|spram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:2:ram_inst|spram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:2:ram_inst|spram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:3:ram_inst|spram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:3:ram_inst|spram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276004): RAM logic "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_frontend:neorv32_cpu_frontend_inst|neorv32_cpu_frontend_ipb:\prefetch_buffer:0:ipb_inst|ipb" is uninferred due to inappropriate RAM size File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_frontend.vhd Line: 355
    Info (276004): RAM logic "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_frontend:neorv32_cpu_frontend_inst|neorv32_cpu_frontend_ipb:\prefetch_buffer:1:ipb_inst|ipb" is uninferred due to inappropriate RAM size File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_cpu_frontend.vhd Line: 355
Info (19000): Inferred 10 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|regfile_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:0:ram_inst|spram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:0:ram_inst|spram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:1:ram_inst|spram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:1:ram_inst|spram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:2:ram_inst|spram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:2:ram_inst|spram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:3:ram_inst|spram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:3:ram_inst|spram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276031): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_bootrom:\io_system:neorv32_bootrom_enabled:neorv32_boot_rom_inst|neorv32_bootrom_rom:bootrom_rom_inst|Mux26_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to neorv32-teste-2.top_neorv320.rtl.mif
Info (12130): Elaborated megafunction instantiation "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:regfile_rtl_0"
Info (12133): Instantiated megafunction "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex_gen:0:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:regfile_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_icu1.tdf
    Info (12023): Found entity 1: altsyncram_icu1 File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/db/altsyncram_icu1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:0:ram_inst|altsyncram:spram_rtl_0"
Info (12133): Instantiated megafunction "neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_imem_enabled:neorv32_imem_inst|neorv32_imem_ram:\imem_ram:imem_ram_inst|neorv32_prim_spram:\ram_gen:0:ram_inst|altsyncram:spram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_20e1.tdf
    Info (12023): Found entity 1: altsyncram_20e1 File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/db/altsyncram_20e1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:0:ram_inst|altsyncram:spram_rtl_0"
Info (12133): Instantiated megafunction "neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_dmem_enabled:neorv32_dmem_inst|neorv32_dmem_ram:dmem_ram_inst|neorv32_prim_spram:\ram_gen:0:ram_inst|altsyncram:spram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mvd1.tdf
    Info (12023): Found entity 1: altsyncram_mvd1 File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/db/altsyncram_mvd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "neorv32_top:neorv32_top_inst|neorv32_bootrom:\io_system:neorv32_bootrom_enabled:neorv32_boot_rom_inst|neorv32_bootrom_rom:bootrom_rom_inst|altsyncram:Mux26_rtl_0"
Info (12133): Instantiated megafunction "neorv32_top:neorv32_top_inst|neorv32_bootrom:\io_system:neorv32_bootrom_enabled:neorv32_boot_rom_inst|neorv32_bootrom_rom:bootrom_rom_inst|altsyncram:Mux26_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "neorv32-teste-2.top_neorv320.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7e11.tdf
    Info (12023): Found entity 1: altsyncram_7e11 File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/db/altsyncram_7e11.tdf Line: 28
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/Users/henri/Desktop/Trabalho Orientado 2/Projetos/neorv32-teste-fsm/neorv32-main/rtl/core/neorv32_uart.vhd Line: 35
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2154 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 5 output pins
    Info (21061): Implemented 2016 logic cells
    Info (21064): Implemented 128 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings
    Info: Peak virtual memory: 4986 megabytes
    Info: Processing ended: Thu Feb 19 19:14:19 2026
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:15


