Classic Timing Analyzer report for abc
Tue Nov 12 13:42:59 2013
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                   ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                            ; To                                                                                     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 17.683 ns                        ; inst10                                                                                                          ; M_OUT                                                                                  ; CLK        ; --       ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; 181.36 MHz ( period = 5.514 ns ) ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg5 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[10] ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                                 ;                                                                                        ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C20F324C8       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                            ; To                                                                                                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg0 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[11]                          ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg1 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[11]                          ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg2 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[11]                          ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg3 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[11]                          ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg4 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[11]                          ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg5 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[11]                          ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg0 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[0]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg1 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[0]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg2 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[0]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg3 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[0]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg4 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[0]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg5 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[0]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg0 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[1]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg1 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[1]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg2 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[1]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg3 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[1]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg4 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[1]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg5 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[1]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg0 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[2]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg1 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[2]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg2 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[2]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg3 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[2]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg4 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[2]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg5 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[2]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg0 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[3]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg1 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[3]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg2 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[3]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg3 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[3]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg4 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[3]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg5 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[3]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg0 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[4]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg1 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[4]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg2 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[4]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg3 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[4]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg4 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[4]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg5 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[4]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg0 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[5]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg1 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[5]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg2 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[5]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg3 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[5]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg4 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[5]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg5 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[5]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg0 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[6]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg1 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[6]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg2 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[6]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg3 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[6]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg4 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[6]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg5 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[6]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg0 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[7]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg1 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[7]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg2 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[7]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg3 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[7]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg4 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[7]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg5 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[7]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg0 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[8]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg1 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[8]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg2 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[8]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg3 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[8]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg4 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[8]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg5 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[8]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg0 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[9]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg1 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[9]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg2 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[9]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg3 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[9]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg4 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[9]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg5 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[9]                           ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg0 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[10]                          ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg1 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[10]                          ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg2 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[10]                          ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg3 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[10]                          ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg4 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[10]                          ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 181.36 MHz ( period = 5.514 ns )                    ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg5 ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[10]                          ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 204.79 MHz ( period = 4.883 ns )                    ; inst10                                                                                                          ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 3.364 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[3]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[12]                         ; CLK        ; CLK      ; None                        ; None                      ; 2.491 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter2:inst9|lpm_counter:lpm_counter_component|cntr_7dh:auto_generated|safe_q[1]                          ; lpm_counter2:inst9|lpm_counter:lpm_counter_component|cntr_7dh:auto_generated|safe_q[4]                          ; CLK        ; CLK      ; None                        ; None                      ; 2.045 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[4]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[12]                         ; CLK        ; CLK      ; None                        ; None                      ; 2.416 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[3]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[11]                         ; CLK        ; CLK      ; None                        ; None                      ; 2.414 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[3]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[10]                         ; CLK        ; CLK      ; None                        ; None                      ; 2.414 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[3]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[9]                          ; CLK        ; CLK      ; None                        ; None                      ; 2.414 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[3]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[8]                          ; CLK        ; CLK      ; None                        ; None                      ; 2.414 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[3]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[7]                          ; CLK        ; CLK      ; None                        ; None                      ; 2.414 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[2]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[12]                         ; CLK        ; CLK      ; None                        ; None                      ; 2.410 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter2:inst9|lpm_counter:lpm_counter_component|cntr_7dh:auto_generated|safe_q[1]                          ; lpm_counter2:inst9|lpm_counter:lpm_counter_component|cntr_7dh:auto_generated|safe_q[3]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.965 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter2:inst9|lpm_counter:lpm_counter_component|cntr_7dh:auto_generated|safe_q[0]                          ; lpm_counter2:inst9|lpm_counter:lpm_counter_component|cntr_7dh:auto_generated|safe_q[4]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.964 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter2:inst9|lpm_counter:lpm_counter_component|cntr_7dh:auto_generated|safe_q[2]                          ; lpm_counter2:inst9|lpm_counter:lpm_counter_component|cntr_7dh:auto_generated|safe_q[4]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.964 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[6]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[12]                         ; CLK        ; CLK      ; None                        ; None                      ; 2.342 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[4]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[11]                         ; CLK        ; CLK      ; None                        ; None                      ; 2.339 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[4]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[10]                         ; CLK        ; CLK      ; None                        ; None                      ; 2.339 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[4]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[9]                          ; CLK        ; CLK      ; None                        ; None                      ; 2.339 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[4]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[8]                          ; CLK        ; CLK      ; None                        ; None                      ; 2.339 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[4]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[7]                          ; CLK        ; CLK      ; None                        ; None                      ; 2.339 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[2]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[11]                         ; CLK        ; CLK      ; None                        ; None                      ; 2.333 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[2]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[10]                         ; CLK        ; CLK      ; None                        ; None                      ; 2.333 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[2]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[9]                          ; CLK        ; CLK      ; None                        ; None                      ; 2.333 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[2]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[8]                          ; CLK        ; CLK      ; None                        ; None                      ; 2.333 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[2]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[7]                          ; CLK        ; CLK      ; None                        ; None                      ; 2.333 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter2:inst9|lpm_counter:lpm_counter_component|cntr_7dh:auto_generated|safe_q[1]                          ; lpm_counter2:inst9|lpm_counter:lpm_counter_component|cntr_7dh:auto_generated|safe_q[2]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.885 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter2:inst9|lpm_counter:lpm_counter_component|cntr_7dh:auto_generated|safe_q[0]                          ; lpm_counter2:inst9|lpm_counter:lpm_counter_component|cntr_7dh:auto_generated|safe_q[3]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.884 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter2:inst9|lpm_counter:lpm_counter_component|cntr_7dh:auto_generated|safe_q[2]                          ; lpm_counter2:inst9|lpm_counter:lpm_counter_component|cntr_7dh:auto_generated|safe_q[3]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.884 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[0]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[12]                         ; CLK        ; CLK      ; None                        ; None                      ; 2.290 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter2:inst9|lpm_counter:lpm_counter_component|cntr_7dh:auto_generated|safe_q[0]                          ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.806 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter2:inst9|lpm_counter:lpm_counter_component|cntr_7dh:auto_generated|safe_q[1]                          ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 1.799 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter2:inst9|lpm_counter:lpm_counter_component|cntr_7dh:auto_generated|safe_q[4]                          ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 1.790 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[1]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[12]                         ; CLK        ; CLK      ; None                        ; None                      ; 2.273 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[0]                           ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[5]                           ; CLK        ; CLK      ; None                        ; None                      ; 2.266 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[0]                           ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[4]                           ; CLK        ; CLK      ; None                        ; None                      ; 2.266 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[6]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[11]                         ; CLK        ; CLK      ; None                        ; None                      ; 2.265 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[6]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[10]                         ; CLK        ; CLK      ; None                        ; None                      ; 2.265 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[6]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[9]                          ; CLK        ; CLK      ; None                        ; None                      ; 2.265 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[6]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[8]                          ; CLK        ; CLK      ; None                        ; None                      ; 2.265 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[6]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[7]                          ; CLK        ; CLK      ; None                        ; None                      ; 2.265 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[8]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[12]                         ; CLK        ; CLK      ; None                        ; None                      ; 2.260 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter2:inst9|lpm_counter:lpm_counter_component|cntr_7dh:auto_generated|safe_q[3]                          ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 1.775 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter2:inst9|lpm_counter:lpm_counter_component|cntr_7dh:auto_generated|safe_q[2]                          ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 1.771 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter2:inst9|lpm_counter:lpm_counter_component|cntr_7dh:auto_generated|safe_q[0]                          ; lpm_counter2:inst9|lpm_counter:lpm_counter_component|cntr_7dh:auto_generated|safe_q[2]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.804 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[0]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[11]                         ; CLK        ; CLK      ; None                        ; None                      ; 2.213 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[0]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[10]                         ; CLK        ; CLK      ; None                        ; None                      ; 2.213 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[0]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[9]                          ; CLK        ; CLK      ; None                        ; None                      ; 2.213 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[0]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[8]                          ; CLK        ; CLK      ; None                        ; None                      ; 2.213 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[0]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[7]                          ; CLK        ; CLK      ; None                        ; None                      ; 2.213 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[1]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[11]                         ; CLK        ; CLK      ; None                        ; None                      ; 2.196 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[1]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[10]                         ; CLK        ; CLK      ; None                        ; None                      ; 2.196 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[1]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[9]                          ; CLK        ; CLK      ; None                        ; None                      ; 2.196 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[1]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[8]                          ; CLK        ; CLK      ; None                        ; None                      ; 2.196 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[1]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[7]                          ; CLK        ; CLK      ; None                        ; None                      ; 2.196 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[7]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[12]                         ; CLK        ; CLK      ; None                        ; None                      ; 2.184 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[9]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[12]                         ; CLK        ; CLK      ; None                        ; None                      ; 2.181 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[1]                           ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[5]                           ; CLK        ; CLK      ; None                        ; None                      ; 2.181 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[1]                           ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[4]                           ; CLK        ; CLK      ; None                        ; None                      ; 2.181 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[5]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[12]                         ; CLK        ; CLK      ; None                        ; None                      ; 2.176 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter2:inst9|lpm_counter:lpm_counter_component|cntr_7dh:auto_generated|safe_q[3]                          ; lpm_counter2:inst9|lpm_counter:lpm_counter_component|cntr_7dh:auto_generated|safe_q[4]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.725 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter2:inst9|lpm_counter:lpm_counter_component|cntr_7dh:auto_generated|safe_q[0]                          ; lpm_counter2:inst9|lpm_counter:lpm_counter_component|cntr_7dh:auto_generated|safe_q[1]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.724 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[5]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[11]                         ; CLK        ; CLK      ; None                        ; None                      ; 2.099 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[5]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[10]                         ; CLK        ; CLK      ; None                        ; None                      ; 2.099 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[5]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[9]                          ; CLK        ; CLK      ; None                        ; None                      ; 2.099 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[5]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[8]                          ; CLK        ; CLK      ; None                        ; None                      ; 2.099 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[5]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[7]                          ; CLK        ; CLK      ; None                        ; None                      ; 2.099 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[0]                           ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[3]                           ; CLK        ; CLK      ; None                        ; None                      ; 2.051 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[8]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[11]                         ; CLK        ; CLK      ; None                        ; None                      ; 2.045 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[3]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[6]                          ; CLK        ; CLK      ; None                        ; None                      ; 2.045 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; 74175:inst4|14                                                                                                  ; 74175:inst4|16                                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 1.291 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[0]                           ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[2]                           ; CLK        ; CLK      ; None                        ; None                      ; 1.971 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[4]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[6]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.970 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[7]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[11]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.969 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[8]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[10]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.965 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[3]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[5]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.965 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[9]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[11]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.964 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[2]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[6]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.964 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[1]                           ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[3]                           ; CLK        ; CLK      ; None                        ; None                      ; 1.964 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[10]                         ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[12]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.953 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[0]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[6]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.946 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[2]                           ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[5]                           ; CLK        ; CLK      ; None                        ; None                      ; 1.946 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[2]                           ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[4]                           ; CLK        ; CLK      ; None                        ; None                      ; 1.946 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[0]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[5]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.946 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[0]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[4]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.946 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[0]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[3]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.946 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[0]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[2]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.946 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[1]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[6]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.929 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[1]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[5]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.929 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[1]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[4]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.929 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[1]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[3]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.929 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[1]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[2]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.929 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[11]                         ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[12]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.920 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[3]                           ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[5]                           ; CLK        ; CLK      ; None                        ; None                      ; 1.920 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[3]                           ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[4]                           ; CLK        ; CLK      ; None                        ; None                      ; 1.920 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[0]                           ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[1]                           ; CLK        ; CLK      ; None                        ; None                      ; 1.891 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[4]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[5]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.890 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[7]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[10]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.889 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[8]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[9]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.885 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[3]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[4]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.885 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[9]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[10]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.884 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[1]                           ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[2]                           ; CLK        ; CLK      ; None                        ; None                      ; 1.884 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[2]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[5]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.884 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; 74175:inst4|13                                                                                                  ; 74175:inst4|16                                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 1.132 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; 74175:inst4|13                                                                                                  ; inst10                                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 1.129 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[7]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[9]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.809 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[2]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[4]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.804 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; 74175:inst4|15                                                                                                  ; 74175:inst4|16                                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 1.028 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[10]                         ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[11]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.732 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[7]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[8]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.729 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[5]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[6]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.726 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[2]                           ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[3]                           ; CLK        ; CLK      ; None                        ; None                      ; 1.725 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[0]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[1]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.725 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[4]                           ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[5]                           ; CLK        ; CLK      ; None                        ; None                      ; 1.724 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[2]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[3]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.724 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter2:inst9|lpm_counter:lpm_counter_component|cntr_7dh:auto_generated|safe_q[1]                          ; lpm_counter2:inst9|lpm_counter:lpm_counter_component|cntr_7dh:auto_generated|safe_q[1]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.261 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter2:inst9|lpm_counter:lpm_counter_component|cntr_7dh:auto_generated|safe_q[2]                          ; lpm_counter2:inst9|lpm_counter:lpm_counter_component|cntr_7dh:auto_generated|safe_q[2]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.260 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; 74175:inst4|14                                                                                                  ; inst10                                                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 0.853 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; 74175:inst4|16                                                                                                  ; 74175:inst4|15                                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 0.852 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; 74175:inst4|16                                                                                                  ; 74175:inst4|16                                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 0.852 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; 74175:inst4|14                                                                                                  ; 74175:inst4|13                                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 0.851 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter2:inst9|lpm_counter:lpm_counter_component|cntr_7dh:auto_generated|safe_q[3]                          ; lpm_counter2:inst9|lpm_counter:lpm_counter_component|cntr_7dh:auto_generated|safe_q[3]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.113 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter2:inst9|lpm_counter:lpm_counter_component|cntr_7dh:auto_generated|safe_q[0]                          ; lpm_counter2:inst9|lpm_counter:lpm_counter_component|cntr_7dh:auto_generated|safe_q[0]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.112 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter2:inst9|lpm_counter:lpm_counter_component|cntr_7dh:auto_generated|safe_q[4]                          ; lpm_counter2:inst9|lpm_counter:lpm_counter_component|cntr_7dh:auto_generated|safe_q[4]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.105 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; 74175:inst4|15                                                                                                  ; 74175:inst4|14                                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 0.666 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[6]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[6]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.267 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[5]                           ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[5]                           ; CLK        ; CLK      ; None                        ; None                      ; 1.267 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[0]                           ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[0]                           ; CLK        ; CLK      ; None                        ; None                      ; 1.267 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[4]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[4]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.266 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[8]                          ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[8]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.261 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                 ;                                                                                                                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                    ; To      ; From Clock ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------+---------+------------+
; N/A   ; None         ; 17.683 ns  ; inst10                                                                                  ; M_OUT   ; CLK        ;
; N/A   ; None         ; 17.284 ns  ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[5]   ; SIN[5]  ; CLK        ;
; N/A   ; None         ; 17.133 ns  ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[6]   ; SIN[6]  ; CLK        ;
; N/A   ; None         ; 16.743 ns  ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[3]   ; SIN[3]  ; CLK        ;
; N/A   ; None         ; 16.726 ns  ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[4]   ; SIN[4]  ; CLK        ;
; N/A   ; None         ; 16.648 ns  ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[7]   ; SIN[7]  ; CLK        ;
; N/A   ; None         ; 16.273 ns  ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[1]   ; SIN[1]  ; CLK        ;
; N/A   ; None         ; 16.268 ns  ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[10]  ; SIN[10] ; CLK        ;
; N/A   ; None         ; 16.257 ns  ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[0]   ; SIN[0]  ; CLK        ;
; N/A   ; None         ; 16.198 ns  ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[11]  ; SIN[11] ; CLK        ;
; N/A   ; None         ; 15.807 ns  ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[9]   ; SIN[9]  ; CLK        ;
; N/A   ; None         ; 15.803 ns  ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[2]   ; SIN[2]  ; CLK        ;
; N/A   ; None         ; 15.798 ns  ; lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[8]   ; SIN[8]  ; CLK        ;
; N/A   ; None         ; 10.700 ns  ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[3]  ; M_CLK   ; CLK        ;
; N/A   ; None         ; 10.625 ns  ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[4]  ; M_CLK   ; CLK        ;
; N/A   ; None         ; 10.619 ns  ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[2]  ; M_CLK   ; CLK        ;
; N/A   ; None         ; 10.551 ns  ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[6]  ; M_CLK   ; CLK        ;
; N/A   ; None         ; 10.499 ns  ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[0]  ; M_CLK   ; CLK        ;
; N/A   ; None         ; 10.482 ns  ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[1]  ; M_CLK   ; CLK        ;
; N/A   ; None         ; 10.469 ns  ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[8]  ; M_CLK   ; CLK        ;
; N/A   ; None         ; 10.393 ns  ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[7]  ; M_CLK   ; CLK        ;
; N/A   ; None         ; 10.390 ns  ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[9]  ; M_CLK   ; CLK        ;
; N/A   ; None         ; 10.385 ns  ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[5]  ; M_CLK   ; CLK        ;
; N/A   ; None         ; 10.162 ns  ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[10] ; M_CLK   ; CLK        ;
; N/A   ; None         ; 10.129 ns  ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[11] ; M_CLK   ; CLK        ;
; N/A   ; None         ; 9.977 ns   ; lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[12] ; M_CLK   ; CLK        ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------+---------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Tue Nov 12 13:42:59 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off abc -c abc --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Warning: Found 42 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[2]" as buffer
    Info: Detected gated clock "lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|counter_cella3~COUTCOUT1_3" as buffer
    Info: Detected ripple clock "lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|counter_cella4~COUTCOUT1_3" as buffer
    Info: Detected gated clock "lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|counter_cella3~COUT" as buffer
    Info: Detected ripple clock "lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[4]" as buffer
    Info: Detected gated clock "lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|counter_cella4~COUT" as buffer
    Info: Detected ripple clock "lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella1~COUTCOUT1_3" as buffer
    Info: Detected ripple clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[1]" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella1~COUT" as buffer
    Info: Detected ripple clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[4]" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella2~COUTCOUT1_3" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella2~COUT" as buffer
    Info: Detected ripple clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[7]" as buffer
    Info: Detected gated clock "lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|counter_cella8~COUTCOUT1_3" as buffer
    Info: Detected ripple clock "lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[8]" as buffer
    Info: Detected gated clock "lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|counter_cella9~COUTCOUT1_3" as buffer
    Info: Detected gated clock "lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|counter_cella8~COUT" as buffer
    Info: Detected ripple clock "lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[9]" as buffer
    Info: Detected gated clock "lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|counter_cella9~COUT" as buffer
    Info: Detected ripple clock "lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[10]" as buffer
    Info: Detected gated clock "lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|counter_cella5~COUTCOUT1_3" as buffer
    Info: Detected gated clock "lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|counter_cella5~COUT" as buffer
    Info: Detected gated clock "lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|counter_cella1~COUT" as buffer
    Info: Detected ripple clock "lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[6]" as buffer
    Info: Detected gated clock "lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|counter_cella10~COUTCOUT1_3" as buffer
    Info: Detected gated clock "lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|counter_cella10~COUT" as buffer
    Info: Detected gated clock "lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|counter_cella6~COUT" as buffer
    Info: Detected ripple clock "lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[11]" as buffer
    Info: Detected ripple clock "lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[12]" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella5~COUTCOUT1_3" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella5~COUT" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella3~COUT" as buffer
    Info: Detected gated clock "lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|counter_cella11~COUT" as buffer
    Info: Detected gated clock "lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|cout" as buffer
Info: Clock "CLK" has Internal fmax of 181.36 MHz between source memory "lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg0" and destination memory "lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[11]" (period= 5.514 ns)
    Info: + Longest memory to memory delay is 4.319 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X19_Y21; Fanout = 12; MEM Node = 'lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(4.319 ns) = 4.319 ns; Loc. = M4K_X19_Y21; Fanout = 1; MEM Node = 'lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[11]'
        Info: Total cell delay = 4.319 ns ( 100.00 % )
    Info: - Smallest clock skew is -0.452 ns
        Info: + Shortest clock path from clock "CLK" to destination memory is 9.398 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J3; Fanout = 19; CLK Node = 'CLK'
            Info: 2: + IC(0.994 ns) + CELL(0.935 ns) = 3.398 ns; Loc. = LC_X8_Y16_N5; Fanout = 3; REG Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[4]'
            Info: 3: + IC(0.505 ns) + CELL(0.423 ns) = 4.326 ns; Loc. = LC_X8_Y16_N5; Fanout = 2; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella4~COUT'
            Info: 4: + IC(0.000 ns) + CELL(0.078 ns) = 4.404 ns; Loc. = LC_X8_Y16_N6; Fanout = 1; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella5~COUT'
            Info: 5: + IC(0.000 ns) + CELL(0.604 ns) = 5.008 ns; Loc. = LC_X8_Y16_N7; Fanout = 23; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|cout'
            Info: 6: + IC(3.682 ns) + CELL(0.708 ns) = 9.398 ns; Loc. = M4K_X19_Y21; Fanout = 1; MEM Node = 'lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|q_a[11]'
            Info: Total cell delay = 4.217 ns ( 44.87 % )
            Info: Total interconnect delay = 5.181 ns ( 55.13 % )
        Info: - Longest clock path from clock "CLK" to source memory is 9.850 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J3; Fanout = 19; CLK Node = 'CLK'
            Info: 2: + IC(0.994 ns) + CELL(0.935 ns) = 3.398 ns; Loc. = LC_X8_Y16_N1; Fanout = 3; REG Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|safe_q[0]'
            Info: 3: + IC(0.529 ns) + CELL(0.564 ns) = 4.491 ns; Loc. = LC_X8_Y16_N1; Fanout = 2; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella0~COUT'
            Info: 4: + IC(0.000 ns) + CELL(0.078 ns) = 4.569 ns; Loc. = LC_X8_Y16_N2; Fanout = 2; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella1~COUT'
            Info: 5: + IC(0.000 ns) + CELL(0.078 ns) = 4.647 ns; Loc. = LC_X8_Y16_N3; Fanout = 2; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella2~COUT'
            Info: 6: + IC(0.000 ns) + CELL(0.178 ns) = 4.825 ns; Loc. = LC_X8_Y16_N4; Fanout = 3; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|counter_cella3~COUT'
            Info: 7: + IC(0.000 ns) + CELL(0.621 ns) = 5.446 ns; Loc. = LC_X8_Y16_N7; Fanout = 23; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_3sh:auto_generated|cout'
            Info: 8: + IC(3.682 ns) + CELL(0.722 ns) = 9.850 ns; Loc. = M4K_X19_Y21; Fanout = 12; MEM Node = 'lpm_rom0:inst12|altsyncram:altsyncram_component|altsyncram_9d21:auto_generated|ram_block1a11~porta_address_reg0'
            Info: Total cell delay = 4.645 ns ( 47.16 % )
            Info: Total interconnect delay = 5.205 ns ( 52.84 % )
    Info: + Micro clock to output delay of source is 0.650 ns
    Info: + Micro setup delay of destination is 0.093 ns
Info: tco from clock "CLK" to destination pin "M_OUT" through register "inst10" is 17.683 ns
    Info: + Longest clock path from clock "CLK" to source register is 10.614 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J3; Fanout = 19; CLK Node = 'CLK'
        Info: 2: + IC(1.033 ns) + CELL(0.935 ns) = 3.437 ns; Loc. = LC_X7_Y21_N6; Fanout = 3; REG Node = 'lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|safe_q[3]'
        Info: 3: + IC(0.523 ns) + CELL(0.575 ns) = 4.535 ns; Loc. = LC_X7_Y21_N6; Fanout = 2; COMB Node = 'lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|counter_cella3~COUTCOUT1_3'
        Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 4.615 ns; Loc. = LC_X7_Y21_N7; Fanout = 2; COMB Node = 'lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|counter_cella4~COUTCOUT1_3'
        Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 4.695 ns; Loc. = LC_X7_Y21_N8; Fanout = 2; COMB Node = 'lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|counter_cella5~COUTCOUT1_3'
        Info: 6: + IC(0.000 ns) + CELL(0.258 ns) = 4.953 ns; Loc. = LC_X7_Y21_N9; Fanout = 6; COMB Node = 'lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|counter_cella6~COUT'
        Info: 7: + IC(0.000 ns) + CELL(0.136 ns) = 5.089 ns; Loc. = LC_X7_Y20_N4; Fanout = 2; COMB Node = 'lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|counter_cella11~COUT'
        Info: 8: + IC(0.000 ns) + CELL(0.621 ns) = 5.710 ns; Loc. = LC_X7_Y20_N6; Fanout = 6; COMB Node = 'lpm_counter1:inst8|lpm_counter:lpm_counter_component|cntr_hth:auto_generated|cout'
        Info: 9: + IC(4.193 ns) + CELL(0.711 ns) = 10.614 ns; Loc. = LC_X15_Y30_N8; Fanout = 2; REG Node = 'inst10'
        Info: Total cell delay = 4.865 ns ( 45.84 % )
        Info: Total interconnect delay = 5.749 ns ( 54.16 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 6.845 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y30_N8; Fanout = 2; REG Node = 'inst10'
        Info: 2: + IC(4.737 ns) + CELL(2.108 ns) = 6.845 ns; Loc. = PIN_R6; Fanout = 0; PIN Node = 'M_OUT'
        Info: Total cell delay = 2.108 ns ( 30.80 % )
        Info: Total interconnect delay = 4.737 ns ( 69.20 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 179 megabytes
    Info: Processing ended: Tue Nov 12 13:42:59 2013
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


