

================================================================
== Vitis HLS Report for 'fpsub503_84_85_Pipeline_VITIS_LOOP_47_1'
================================================================
* Date:           Tue May 20 14:38:19 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.774 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       12|       12|  0.120 us|  0.120 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_47_1  |       10|       10|         4|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    631|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|     345|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     345|    708|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln47_fu_159_p2      |         +|   0|  0|  13|           4|           1|
    |sub_ln48_fu_304_p2      |         -|   0|  0|  71|          64|          64|
    |sub_ln95_fu_264_p2      |         -|   0|  0|  71|           1|          64|
    |tempReg_fu_232_p2       |         -|   0|  0|  71|          64|          64|
    |and_ln48_fu_288_p2      |       and|   0|  0|   2|           1|           1|
    |icmp_ln47_fu_153_p2     |      icmp|   0|  0|  13|           4|           5|
    |borrowReg_fu_294_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln105_fu_245_p2      |        or|   0|  0|  64|          64|          64|
    |or_ln95_fu_269_p2       |        or|   0|  0|  64|          64|          64|
    |select_ln48_fu_224_p3   |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_72_fu_241_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_73_fu_251_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_fu_237_p2     |       xor|   0|  0|  64|          64|          64|
    |xor_ln48_fu_282_p2      |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 631|         462|         588|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_98    |   9|          2|    4|          8|
    |borrow_reg_132           |   9|          2|    1|          2|
    |i_fu_60                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   11|         22|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |borrow_reg_132                     |   1|   0|    1|          0|
    |c_addr_reg_342                     |   4|   0|    4|          0|
    |c_addr_reg_342_pp0_iter2_reg       |   4|   0|    4|          0|
    |c_load_reg_355                     |  64|   0|   64|          0|
    |i_98_reg_322                       |   4|   0|    4|          0|
    |i_fu_60                            |   4|   0|    4|          0|
    |icmp_ln47_reg_328                  |   1|   0|    1|          0|
    |select_ln48_reg_348                |  64|   0|   64|          0|
    |select_ln48_reg_348_pp0_iter2_reg  |  64|   0|   64|          0|
    |tempReg_reg_361                    |  64|   0|   64|          0|
    |icmp_ln47_reg_328                  |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 345|  32|  282|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+-------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  fpsub503.84.85_Pipeline_VITIS_LOOP_47_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  fpsub503.84.85_Pipeline_VITIS_LOOP_47_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  fpsub503.84.85_Pipeline_VITIS_LOOP_47_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  fpsub503.84.85_Pipeline_VITIS_LOOP_47_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  fpsub503.84.85_Pipeline_VITIS_LOOP_47_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  fpsub503.84.85_Pipeline_VITIS_LOOP_47_1|  return value|
|c_offset           |   in|    1|     ap_none|                                 c_offset|        scalar|
|c_address0         |  out|    4|   ap_memory|                                        c|         array|
|c_ce0              |  out|    1|   ap_memory|                                        c|         array|
|c_we0              |  out|    1|   ap_memory|                                        c|         array|
|c_d0               |  out|   64|   ap_memory|                                        c|         array|
|c_address1         |  out|    4|   ap_memory|                                        c|         array|
|c_ce1              |  out|    1|   ap_memory|                                        c|         array|
|c_q1               |   in|   64|   ap_memory|                                        c|         array|
|b_0_offset         |   in|    1|     ap_none|                               b_0_offset|        scalar|
|b_0_address0       |  out|    3|   ap_memory|                                      b_0|         array|
|b_0_ce0            |  out|    1|   ap_memory|                                      b_0|         array|
|b_0_q0             |   in|   64|   ap_memory|                                      b_0|         array|
|b_1_offset         |   in|    1|     ap_none|                               b_1_offset|        scalar|
|b_1_address0       |  out|    3|   ap_memory|                                      b_1|         array|
|b_1_ce0            |  out|    1|   ap_memory|                                      b_1|         array|
|b_1_q0             |   in|   64|   ap_memory|                                      b_1|         array|
|borrow_out         |  out|    1|      ap_vld|                               borrow_out|       pointer|
|borrow_out_ap_vld  |  out|    1|      ap_vld|                               borrow_out|       pointer|
+-------------------+-----+-----+------------+-----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/generic/fp_generic.c:44]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%b_1_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %b_1_offset"   --->   Operation 8 'read' 'b_1_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%b_0_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %b_0_offset"   --->   Operation 9 'read' 'b_0_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%c_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %c_offset"   --->   Operation 10 'read' 'c_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln44 = store i4 0, i4 %i" [src/generic/fp_generic.c:44]   --->   Operation 11 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_98 = load i4 %i" [src/generic/fp_generic.c:47]   --->   Operation 13 'load' 'i_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.73ns)   --->   "%icmp_ln47 = icmp_eq  i4 %i_98, i4 8" [src/generic/fp_generic.c:47]   --->   Operation 14 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.73ns)   --->   "%add_ln47 = add i4 %i_98, i4 1" [src/generic/fp_generic.c:47]   --->   Operation 15 'add' 'add_ln47' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i_98, i32 1, i32 2" [src/generic/fp_generic.c:44]   --->   Operation 16 'partselect' 'lshr_ln' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %b_0_offset_read, i2 %lshr_ln" [src/generic/fp_generic.c:48]   --->   Operation 17 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln48_2 = zext i3 %tmp_s" [src/generic/fp_generic.c:48]   --->   Operation 18 'zext' 'zext_ln48_2' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%b_0_addr = getelementptr i64 %b_0, i32 0, i32 %zext_ln48_2" [src/generic/fp_generic.c:48]   --->   Operation 19 'getelementptr' 'b_0_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_508 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %b_1_offset_read, i2 %lshr_ln" [src/generic/fp_generic.c:48]   --->   Operation 20 'bitconcatenate' 'tmp_508' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln48_3 = zext i3 %tmp_508" [src/generic/fp_generic.c:48]   --->   Operation 21 'zext' 'zext_ln48_3' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%b_1_addr = getelementptr i64 %b_1, i32 0, i32 %zext_ln48_3" [src/generic/fp_generic.c:48]   --->   Operation 22 'getelementptr' 'b_1_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (2.32ns)   --->   "%b_0_load = load i3 %b_0_addr" [src/generic/fp_generic.c:48]   --->   Operation 23 'load' 'b_0_load' <Predicate = (!icmp_ln47)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 24 [2/2] (2.32ns)   --->   "%b_1_load = load i3 %b_1_addr" [src/generic/fp_generic.c:48]   --->   Operation 24 'load' 'b_1_load' <Predicate = (!icmp_ln47)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln44 = store i4 %add_ln47, i4 %i" [src/generic/fp_generic.c:44]   --->   Operation 25 'store' 'store_ln44' <Predicate = (!icmp_ln47)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.80>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i4 %i_98" [src/generic/fp_generic.c:47]   --->   Operation 26 'trunc' 'trunc_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln47_1 = trunc i4 %i_98" [src/generic/fp_generic.c:47]   --->   Operation 27 'trunc' 'trunc_ln47_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %c_offset_read, i3 %trunc_ln47_1" [src/generic/fp_generic.c:48]   --->   Operation 28 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i4 %tmp" [src/generic/fp_generic.c:48]   --->   Operation 29 'zext' 'zext_ln48_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i64 %c, i32 0, i32 %zext_ln48_1" [src/generic/fp_generic.c:48]   --->   Operation 30 'getelementptr' 'c_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (3.25ns)   --->   "%c_load = load i4 %c_addr" [src/generic/fp_generic.c:48]   --->   Operation 31 'load' 'c_load' <Predicate = (!icmp_ln47)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 32 [1/2] ( I:2.32ns O:2.32ns )   --->   "%b_0_load = load i3 %b_0_addr" [src/generic/fp_generic.c:48]   --->   Operation 32 'load' 'b_0_load' <Predicate = (!icmp_ln47)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 33 [1/2] ( I:2.32ns O:2.32ns )   --->   "%b_1_load = load i3 %b_1_addr" [src/generic/fp_generic.c:48]   --->   Operation 33 'load' 'b_1_load' <Predicate = (!icmp_ln47)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 34 [1/1] (1.48ns)   --->   "%select_ln48 = select i1 %trunc_ln47, i64 %b_1_load, i64 %b_0_load" [src/generic/fp_generic.c:48]   --->   Operation 34 'select' 'select_ln48' <Predicate = (!icmp_ln47)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.77>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%borrow = phi i1 0, void %newFuncRoot, i1 %borrowReg, void %for.inc.split"   --->   Operation 35 'phi' 'borrow' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %for.inc.split, void %for.end.exitStub" [src/generic/fp_generic.c:47]   --->   Operation 36 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/2] ( I:3.25ns O:3.25ns )   --->   "%c_load = load i4 %c_addr" [src/generic/fp_generic.c:48]   --->   Operation 37 'load' 'c_load' <Predicate = (!icmp_ln47)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_3 : Operation 38 [1/1] (3.52ns)   --->   "%tempReg = sub i64 %c_load, i64 %select_ln48" [src/generic/fp_generic.c:48]   --->   Operation 38 'sub' 'tempReg' <Predicate = (!icmp_ln47)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln48 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %borrow_out, i1 %borrow" [src/generic/fp_generic.c:48]   --->   Operation 57 'write' 'write_ln48' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 58 'ret' 'ret_ln0' <Predicate = (icmp_ln47)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 6.77>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:44]   --->   Operation 39 'specpipeline' 'specpipeline_ln44' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%speclooptripcount_ln44 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/generic/fp_generic.c:44]   --->   Operation 40 'speclooptripcount' 'speclooptripcount_ln44' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [src/generic/fp_generic.c:47]   --->   Operation 41 'specloopname' 'specloopname_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node tmp_168)   --->   "%xor_ln105 = xor i64 %c_load, i64 %select_ln48" [src/config.h:105->src/generic/fp_generic.c:48]   --->   Operation 42 'xor' 'xor_ln105' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node tmp_168)   --->   "%xor_ln105_72 = xor i64 %tempReg, i64 %select_ln48" [src/config.h:105->src/generic/fp_generic.c:48]   --->   Operation 43 'xor' 'xor_ln105_72' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node tmp_168)   --->   "%or_ln105 = or i64 %xor_ln105_72, i64 %xor_ln105" [src/config.h:105->src/generic/fp_generic.c:48]   --->   Operation 44 'or' 'or_ln105' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node tmp_168)   --->   "%xor_ln105_73 = xor i64 %c_load, i64 %or_ln105" [src/config.h:105->src/generic/fp_generic.c:48]   --->   Operation 45 'xor' 'xor_ln105_73' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_73, i32 63" [src/config.h:98->src/generic/fp_generic.c:48]   --->   Operation 46 'bitselect' 'tmp_168' <Predicate = (!icmp_ln47)> <Delay = 0.99>
ST_4 : Operation 47 [1/1] (3.52ns)   --->   "%sub_ln95 = sub i64 0, i64 %tempReg" [src/config.h:95->src/config.h:100->src/generic/fp_generic.c:48]   --->   Operation 47 'sub' 'sub_ln95' <Predicate = (!icmp_ln47)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node borrowReg)   --->   "%or_ln95 = or i64 %tempReg, i64 %sub_ln95" [src/config.h:95->src/config.h:100->src/generic/fp_generic.c:48]   --->   Operation 48 'or' 'or_ln95' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node borrowReg)   --->   "%tmp_169 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln95, i32 63" [src/generic/fp_generic.c:48]   --->   Operation 49 'bitselect' 'tmp_169' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node borrowReg)   --->   "%xor_ln48 = xor i1 %tmp_169, i1 1" [src/generic/fp_generic.c:48]   --->   Operation 50 'xor' 'xor_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node borrowReg)   --->   "%and_ln48 = and i1 %borrow, i1 %xor_ln48" [src/generic/fp_generic.c:48]   --->   Operation 51 'and' 'and_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.99ns) (out node of the LUT)   --->   "%borrowReg = or i1 %and_ln48, i1 %tmp_168" [src/generic/fp_generic.c:48]   --->   Operation 52 'or' 'borrowReg' <Predicate = (!icmp_ln47)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i1 %borrow" [src/generic/fp_generic.c:48]   --->   Operation 53 'zext' 'zext_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (3.52ns)   --->   "%sub_ln48 = sub i64 %tempReg, i64 %zext_ln48" [src/generic/fp_generic.c:48]   --->   Operation 54 'sub' 'sub_ln48' <Predicate = (!icmp_ln47)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln48 = store i64 %sub_ln48, i4 %c_addr" [src/generic/fp_generic.c:48]   --->   Operation 55 'store' 'store_ln48' <Predicate = (!icmp_ln47)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln47 = br void %for.inc" [src/generic/fp_generic.c:47]   --->   Operation 56 'br' 'br_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ c_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ b_0_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b_1_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ borrow_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 01000]
b_1_offset_read        (read             ) [ 00000]
b_0_offset_read        (read             ) [ 00000]
c_offset_read          (read             ) [ 01100]
store_ln44             (store            ) [ 00000]
br_ln0                 (br               ) [ 01111]
i_98                   (load             ) [ 01100]
icmp_ln47              (icmp             ) [ 01111]
add_ln47               (add              ) [ 00000]
lshr_ln                (partselect       ) [ 00000]
tmp_s                  (bitconcatenate   ) [ 00000]
zext_ln48_2            (zext             ) [ 00000]
b_0_addr               (getelementptr    ) [ 01100]
tmp_508                (bitconcatenate   ) [ 00000]
zext_ln48_3            (zext             ) [ 00000]
b_1_addr               (getelementptr    ) [ 01100]
store_ln44             (store            ) [ 00000]
trunc_ln47             (trunc            ) [ 00000]
trunc_ln47_1           (trunc            ) [ 00000]
tmp                    (bitconcatenate   ) [ 00000]
zext_ln48_1            (zext             ) [ 00000]
c_addr                 (getelementptr    ) [ 01011]
b_0_load               (load             ) [ 00000]
b_1_load               (load             ) [ 00000]
select_ln48            (select           ) [ 01011]
borrow                 (phi              ) [ 01111]
br_ln47                (br               ) [ 00000]
c_load                 (load             ) [ 01001]
tempReg                (sub              ) [ 01001]
specpipeline_ln44      (specpipeline     ) [ 00000]
speclooptripcount_ln44 (speclooptripcount) [ 00000]
specloopname_ln47      (specloopname     ) [ 00000]
xor_ln105              (xor              ) [ 00000]
xor_ln105_72           (xor              ) [ 00000]
or_ln105               (or               ) [ 00000]
xor_ln105_73           (xor              ) [ 00000]
tmp_168                (bitselect        ) [ 00000]
sub_ln95               (sub              ) [ 00000]
or_ln95                (or               ) [ 00000]
tmp_169                (bitselect        ) [ 00000]
xor_ln48               (xor              ) [ 00000]
and_ln48               (and              ) [ 00000]
borrowReg              (or               ) [ 01011]
zext_ln48              (zext             ) [ 00000]
sub_ln48               (sub              ) [ 00000]
store_ln48             (store            ) [ 00000]
br_ln47                (br               ) [ 01011]
write_ln48             (write            ) [ 00000]
ret_ln0                (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="c_offset">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_offset"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="c">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b_0_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_0_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b_1_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_1_offset"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="borrow_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="borrow_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="i_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="b_1_offset_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_1_offset_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="b_0_offset_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_0_offset_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="c_offset_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_offset_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="write_ln48_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="1" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln48/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="b_0_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="64" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="3" slack="0"/>
<pin id="93" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_0_addr/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="b_1_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="3" slack="0"/>
<pin id="100" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_1_addr/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="3" slack="0"/>
<pin id="105" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_0_load/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="3" slack="0"/>
<pin id="111" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_1_load/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="c_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="64" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="4" slack="0"/>
<pin id="119" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="2"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="0" index="2" bw="0" slack="0"/>
<pin id="127" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="128" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="129" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="130" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="c_load/2 store_ln48/4 "/>
</bind>
</comp>

<comp id="132" class="1005" name="borrow_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="1"/>
<pin id="134" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="borrow (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="borrow_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="2"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="1" slack="1"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="borrow/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln44_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="4" slack="0"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="i_98_load_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="0"/>
<pin id="152" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_98/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="icmp_ln47_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="4" slack="0"/>
<pin id="155" dir="0" index="1" bw="4" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="add_ln47_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="lshr_ln_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="2" slack="0"/>
<pin id="167" dir="0" index="1" bw="4" slack="0"/>
<pin id="168" dir="0" index="2" bw="1" slack="0"/>
<pin id="169" dir="0" index="3" bw="3" slack="0"/>
<pin id="170" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_s_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="3" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="2" slack="0"/>
<pin id="179" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="zext_ln48_2_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="3" slack="0"/>
<pin id="185" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_2/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_508_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="3" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="2" slack="0"/>
<pin id="192" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_508/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln48_3_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="3" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_3/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln44_store_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="0"/>
<pin id="203" dir="0" index="1" bw="4" slack="0"/>
<pin id="204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="trunc_ln47_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="1"/>
<pin id="208" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln47/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="trunc_ln47_1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="1"/>
<pin id="211" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln47_1/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="1"/>
<pin id="215" dir="0" index="2" bw="3" slack="0"/>
<pin id="216" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="zext_ln48_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="0"/>
<pin id="221" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_1/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="select_ln48_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="64" slack="0"/>
<pin id="227" dir="0" index="2" bw="64" slack="0"/>
<pin id="228" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln48/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tempReg_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="0"/>
<pin id="234" dir="0" index="1" bw="64" slack="1"/>
<pin id="235" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tempReg/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="xor_ln105_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="1"/>
<pin id="239" dir="0" index="1" bw="64" slack="2"/>
<pin id="240" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="xor_ln105_72_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="1"/>
<pin id="243" dir="0" index="1" bw="64" slack="2"/>
<pin id="244" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_72/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="or_ln105_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="64" slack="0"/>
<pin id="247" dir="0" index="1" bw="64" slack="0"/>
<pin id="248" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="xor_ln105_73_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="64" slack="1"/>
<pin id="253" dir="0" index="1" bw="64" slack="0"/>
<pin id="254" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_73/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_168_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="64" slack="0"/>
<pin id="259" dir="0" index="2" bw="7" slack="0"/>
<pin id="260" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_168/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="sub_ln95_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="64" slack="1"/>
<pin id="267" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln95/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="or_ln95_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="64" slack="1"/>
<pin id="271" dir="0" index="1" bw="64" slack="0"/>
<pin id="272" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln95/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_169_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="64" slack="0"/>
<pin id="277" dir="0" index="2" bw="7" slack="0"/>
<pin id="278" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_169/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="xor_ln48_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln48/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="and_ln48_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="1"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln48/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="borrowReg_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="borrowReg/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="zext_ln48_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="1"/>
<pin id="302" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="sub_ln48_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="64" slack="1"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln48/4 "/>
</bind>
</comp>

<comp id="310" class="1005" name="i_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="4" slack="0"/>
<pin id="312" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="317" class="1005" name="c_offset_read_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="1"/>
<pin id="319" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="c_offset_read "/>
</bind>
</comp>

<comp id="322" class="1005" name="i_98_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="4" slack="1"/>
<pin id="324" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_98 "/>
</bind>
</comp>

<comp id="328" class="1005" name="icmp_ln47_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="1"/>
<pin id="330" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln47 "/>
</bind>
</comp>

<comp id="332" class="1005" name="b_0_addr_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="3" slack="1"/>
<pin id="334" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_0_addr "/>
</bind>
</comp>

<comp id="337" class="1005" name="b_1_addr_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="3" slack="1"/>
<pin id="339" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_1_addr "/>
</bind>
</comp>

<comp id="342" class="1005" name="c_addr_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="1"/>
<pin id="344" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_addr "/>
</bind>
</comp>

<comp id="348" class="1005" name="select_ln48_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="64" slack="1"/>
<pin id="350" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln48 "/>
</bind>
</comp>

<comp id="355" class="1005" name="c_load_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="64" slack="1"/>
<pin id="357" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="c_load "/>
</bind>
</comp>

<comp id="361" class="1005" name="tempReg_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="64" slack="1"/>
<pin id="363" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="369" class="1005" name="borrowReg_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="1"/>
<pin id="371" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="borrowReg "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="58" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="12" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="30" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="30" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="89" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="96" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="120"><net_src comp="2" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="30" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="131"><net_src comp="115" pin="3"/><net_sink comp="122" pin=2"/></net>

<net id="135"><net_src comp="34" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="136" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="144"><net_src comp="136" pin="4"/><net_sink comp="82" pin=2"/></net>

<net id="149"><net_src comp="18" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="157"><net_src comp="150" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="20" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="150" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="22" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="24" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="150" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="173"><net_src comp="14" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="174"><net_src comp="26" pin="0"/><net_sink comp="165" pin=3"/></net>

<net id="180"><net_src comp="28" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="70" pin="2"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="165" pin="4"/><net_sink comp="175" pin=2"/></net>

<net id="186"><net_src comp="175" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="193"><net_src comp="28" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="64" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="165" pin="4"/><net_sink comp="188" pin=2"/></net>

<net id="199"><net_src comp="188" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="205"><net_src comp="159" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="217"><net_src comp="32" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="209" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="222"><net_src comp="212" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="229"><net_src comp="206" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="109" pin="3"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="103" pin="3"/><net_sink comp="224" pin=2"/></net>

<net id="236"><net_src comp="122" pin="7"/><net_sink comp="232" pin=0"/></net>

<net id="249"><net_src comp="241" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="237" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="245" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="50" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="251" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="52" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="268"><net_src comp="54" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="264" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="50" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="269" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="52" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="286"><net_src comp="274" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="56" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="132" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="282" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="288" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="256" pin="3"/><net_sink comp="294" pin=1"/></net>

<net id="303"><net_src comp="132" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="300" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="309"><net_src comp="304" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="313"><net_src comp="60" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="316"><net_src comp="310" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="320"><net_src comp="76" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="325"><net_src comp="150" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="331"><net_src comp="153" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="89" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="340"><net_src comp="96" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="345"><net_src comp="115" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="351"><net_src comp="224" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="354"><net_src comp="348" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="358"><net_src comp="122" pin="7"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="360"><net_src comp="355" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="364"><net_src comp="232" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="366"><net_src comp="361" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="367"><net_src comp="361" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="368"><net_src comp="361" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="372"><net_src comp="294" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="136" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c | {4 }
	Port: b_0 | {}
	Port: b_1 | {}
	Port: borrow_out | {3 }
 - Input state : 
	Port: fpsub503.84.85_Pipeline_VITIS_LOOP_47_1 : c_offset | {1 }
	Port: fpsub503.84.85_Pipeline_VITIS_LOOP_47_1 : c | {2 3 }
	Port: fpsub503.84.85_Pipeline_VITIS_LOOP_47_1 : b_0_offset | {1 }
	Port: fpsub503.84.85_Pipeline_VITIS_LOOP_47_1 : b_0 | {1 2 }
	Port: fpsub503.84.85_Pipeline_VITIS_LOOP_47_1 : b_1_offset | {1 }
	Port: fpsub503.84.85_Pipeline_VITIS_LOOP_47_1 : b_1 | {1 2 }
  - Chain level:
	State 1
		store_ln44 : 1
		i_98 : 1
		icmp_ln47 : 2
		add_ln47 : 2
		lshr_ln : 2
		tmp_s : 3
		zext_ln48_2 : 4
		b_0_addr : 5
		tmp_508 : 3
		zext_ln48_3 : 4
		b_1_addr : 5
		b_0_load : 6
		b_1_load : 6
		store_ln44 : 3
	State 2
		tmp : 1
		zext_ln48_1 : 2
		c_addr : 3
		c_load : 4
		select_ln48 : 1
	State 3
		tempReg : 1
		write_ln48 : 1
	State 4
		or_ln95 : 1
		tmp_169 : 1
		xor_ln48 : 2
		and_ln48 : 2
		borrowReg : 2
		sub_ln48 : 1
		store_ln48 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |       tempReg_fu_232       |    0    |    71   |
|    sub   |       sub_ln95_fu_264      |    0    |    71   |
|          |       sub_ln48_fu_304      |    0    |    71   |
|----------|----------------------------|---------|---------|
|          |      xor_ln105_fu_237      |    0    |    64   |
|    xor   |     xor_ln105_72_fu_241    |    0    |    64   |
|          |     xor_ln105_73_fu_251    |    0    |    64   |
|          |       xor_ln48_fu_282      |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |       or_ln105_fu_245      |    0    |    64   |
|    or    |       or_ln95_fu_269       |    0    |    64   |
|          |      borrowReg_fu_294      |    0    |    2    |
|----------|----------------------------|---------|---------|
|  select  |     select_ln48_fu_224     |    0    |    64   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln47_fu_153      |    0    |    13   |
|----------|----------------------------|---------|---------|
|    add   |       add_ln47_fu_159      |    0    |    13   |
|----------|----------------------------|---------|---------|
|    and   |       and_ln48_fu_288      |    0    |    2    |
|----------|----------------------------|---------|---------|
|          | b_1_offset_read_read_fu_64 |    0    |    0    |
|   read   | b_0_offset_read_read_fu_70 |    0    |    0    |
|          |  c_offset_read_read_fu_76  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln48_write_fu_82   |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|       lshr_ln_fu_165       |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        tmp_s_fu_175        |    0    |    0    |
|bitconcatenate|       tmp_508_fu_188       |    0    |    0    |
|          |         tmp_fu_212         |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |     zext_ln48_2_fu_183     |    0    |    0    |
|   zext   |     zext_ln48_3_fu_196     |    0    |    0    |
|          |     zext_ln48_1_fu_219     |    0    |    0    |
|          |      zext_ln48_fu_300      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |      trunc_ln47_fu_206     |    0    |    0    |
|          |     trunc_ln47_1_fu_209    |    0    |    0    |
|----------|----------------------------|---------|---------|
| bitselect|       tmp_168_fu_256       |    0    |    0    |
|          |       tmp_169_fu_274       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   629   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   b_0_addr_reg_332  |    3   |
|   b_1_addr_reg_337  |    3   |
|  borrowReg_reg_369  |    1   |
|    borrow_reg_132   |    1   |
|    c_addr_reg_342   |    4   |
|    c_load_reg_355   |   64   |
|c_offset_read_reg_317|    1   |
|     i_98_reg_322    |    4   |
|      i_reg_310      |    4   |
|  icmp_ln47_reg_328  |    1   |
| select_ln48_reg_348 |   64   |
|   tempReg_reg_361   |   64   |
+---------------------+--------+
|        Total        |   214  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_103 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_109 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_122 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|   borrow_reg_132  |  p0  |   2  |   1  |    2   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   14   ||  6.352  ||    0    ||    36   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   629  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    0   |   36   |
|  Register |    -   |   214  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   214  |   665  |
+-----------+--------+--------+--------+
