int amdgpu_fence_slab_init(void)\r\n{\r\namdgpu_fence_slab = kmem_cache_create(\r\n"amdgpu_fence", sizeof(struct amdgpu_fence), 0,\r\nSLAB_HWCACHE_ALIGN, NULL);\r\nif (!amdgpu_fence_slab)\r\nreturn -ENOMEM;\r\nreturn 0;\r\n}\r\nvoid amdgpu_fence_slab_fini(void)\r\n{\r\nrcu_barrier();\r\nkmem_cache_destroy(amdgpu_fence_slab);\r\n}\r\nstatic inline struct amdgpu_fence *to_amdgpu_fence(struct dma_fence *f)\r\n{\r\nstruct amdgpu_fence *__f = container_of(f, struct amdgpu_fence, base);\r\nif (__f->base.ops == &amdgpu_fence_ops)\r\nreturn __f;\r\nreturn NULL;\r\n}\r\nstatic void amdgpu_fence_write(struct amdgpu_ring *ring, u32 seq)\r\n{\r\nstruct amdgpu_fence_driver *drv = &ring->fence_drv;\r\nif (drv->cpu_addr)\r\n*drv->cpu_addr = cpu_to_le32(seq);\r\n}\r\nstatic u32 amdgpu_fence_read(struct amdgpu_ring *ring)\r\n{\r\nstruct amdgpu_fence_driver *drv = &ring->fence_drv;\r\nu32 seq = 0;\r\nif (drv->cpu_addr)\r\nseq = le32_to_cpu(*drv->cpu_addr);\r\nelse\r\nseq = atomic_read(&drv->last_seq);\r\nreturn seq;\r\n}\r\nint amdgpu_fence_emit(struct amdgpu_ring *ring, struct dma_fence **f)\r\n{\r\nstruct amdgpu_device *adev = ring->adev;\r\nstruct amdgpu_fence *fence;\r\nstruct dma_fence *old, **ptr;\r\nuint32_t seq;\r\nfence = kmem_cache_alloc(amdgpu_fence_slab, GFP_KERNEL);\r\nif (fence == NULL)\r\nreturn -ENOMEM;\r\nseq = ++ring->fence_drv.sync_seq;\r\nfence->ring = ring;\r\ndma_fence_init(&fence->base, &amdgpu_fence_ops,\r\n&ring->fence_drv.lock,\r\nadev->fence_context + ring->idx,\r\nseq);\r\namdgpu_ring_emit_fence(ring, ring->fence_drv.gpu_addr,\r\nseq, AMDGPU_FENCE_FLAG_INT);\r\nptr = &ring->fence_drv.fences[seq & ring->fence_drv.num_fences_mask];\r\nold = rcu_dereference_protected(*ptr, 1);\r\nif (old && !dma_fence_is_signaled(old)) {\r\nDRM_INFO("rcu slot is busy\n");\r\ndma_fence_wait(old, false);\r\n}\r\nrcu_assign_pointer(*ptr, dma_fence_get(&fence->base));\r\n*f = &fence->base;\r\nreturn 0;\r\n}\r\nstatic void amdgpu_fence_schedule_fallback(struct amdgpu_ring *ring)\r\n{\r\nmod_timer(&ring->fence_drv.fallback_timer,\r\njiffies + AMDGPU_FENCE_JIFFIES_TIMEOUT);\r\n}\r\nvoid amdgpu_fence_process(struct amdgpu_ring *ring)\r\n{\r\nstruct amdgpu_fence_driver *drv = &ring->fence_drv;\r\nuint32_t seq, last_seq;\r\nint r;\r\ndo {\r\nlast_seq = atomic_read(&ring->fence_drv.last_seq);\r\nseq = amdgpu_fence_read(ring);\r\n} while (atomic_cmpxchg(&drv->last_seq, last_seq, seq) != last_seq);\r\nif (seq != ring->fence_drv.sync_seq)\r\namdgpu_fence_schedule_fallback(ring);\r\nif (unlikely(seq == last_seq))\r\nreturn;\r\nlast_seq &= drv->num_fences_mask;\r\nseq &= drv->num_fences_mask;\r\ndo {\r\nstruct dma_fence *fence, **ptr;\r\n++last_seq;\r\nlast_seq &= drv->num_fences_mask;\r\nptr = &drv->fences[last_seq];\r\nfence = rcu_dereference_protected(*ptr, 1);\r\nRCU_INIT_POINTER(*ptr, NULL);\r\nif (!fence)\r\ncontinue;\r\nr = dma_fence_signal(fence);\r\nif (!r)\r\nDMA_FENCE_TRACE(fence, "signaled from irq context\n");\r\nelse\r\nBUG();\r\ndma_fence_put(fence);\r\n} while (last_seq != seq);\r\n}\r\nstatic void amdgpu_fence_fallback(unsigned long arg)\r\n{\r\nstruct amdgpu_ring *ring = (void *)arg;\r\namdgpu_fence_process(ring);\r\n}\r\nint amdgpu_fence_wait_empty(struct amdgpu_ring *ring)\r\n{\r\nuint64_t seq = ACCESS_ONCE(ring->fence_drv.sync_seq);\r\nstruct dma_fence *fence, **ptr;\r\nint r;\r\nif (!seq)\r\nreturn 0;\r\nptr = &ring->fence_drv.fences[seq & ring->fence_drv.num_fences_mask];\r\nrcu_read_lock();\r\nfence = rcu_dereference(*ptr);\r\nif (!fence || !dma_fence_get_rcu(fence)) {\r\nrcu_read_unlock();\r\nreturn 0;\r\n}\r\nrcu_read_unlock();\r\nr = dma_fence_wait(fence, false);\r\ndma_fence_put(fence);\r\nreturn r;\r\n}\r\nunsigned amdgpu_fence_count_emitted(struct amdgpu_ring *ring)\r\n{\r\nuint64_t emitted;\r\namdgpu_fence_process(ring);\r\nemitted = 0x100000000ull;\r\nemitted -= atomic_read(&ring->fence_drv.last_seq);\r\nemitted += ACCESS_ONCE(ring->fence_drv.sync_seq);\r\nreturn lower_32_bits(emitted);\r\n}\r\nint amdgpu_fence_driver_start_ring(struct amdgpu_ring *ring,\r\nstruct amdgpu_irq_src *irq_src,\r\nunsigned irq_type)\r\n{\r\nstruct amdgpu_device *adev = ring->adev;\r\nuint64_t index;\r\nif (ring != &adev->uvd.ring) {\r\nring->fence_drv.cpu_addr = &adev->wb.wb[ring->fence_offs];\r\nring->fence_drv.gpu_addr = adev->wb.gpu_addr + (ring->fence_offs * 4);\r\n} else {\r\nindex = ALIGN(adev->uvd.fw->size, 8);\r\nring->fence_drv.cpu_addr = adev->uvd.cpu_addr + index;\r\nring->fence_drv.gpu_addr = adev->uvd.gpu_addr + index;\r\n}\r\namdgpu_fence_write(ring, atomic_read(&ring->fence_drv.last_seq));\r\namdgpu_irq_get(adev, irq_src, irq_type);\r\nring->fence_drv.irq_src = irq_src;\r\nring->fence_drv.irq_type = irq_type;\r\nring->fence_drv.initialized = true;\r\ndev_info(adev->dev, "fence driver on ring %d use gpu addr 0x%016llx, "\r\n"cpu addr 0x%p\n", ring->idx,\r\nring->fence_drv.gpu_addr, ring->fence_drv.cpu_addr);\r\nreturn 0;\r\n}\r\nint amdgpu_fence_driver_init_ring(struct amdgpu_ring *ring,\r\nunsigned num_hw_submission)\r\n{\r\nlong timeout;\r\nint r;\r\nif ((num_hw_submission & (num_hw_submission - 1)) != 0)\r\nreturn -EINVAL;\r\nring->fence_drv.cpu_addr = NULL;\r\nring->fence_drv.gpu_addr = 0;\r\nring->fence_drv.sync_seq = 0;\r\natomic_set(&ring->fence_drv.last_seq, 0);\r\nring->fence_drv.initialized = false;\r\nsetup_timer(&ring->fence_drv.fallback_timer, amdgpu_fence_fallback,\r\n(unsigned long)ring);\r\nring->fence_drv.num_fences_mask = num_hw_submission * 2 - 1;\r\nspin_lock_init(&ring->fence_drv.lock);\r\nring->fence_drv.fences = kcalloc(num_hw_submission * 2, sizeof(void *),\r\nGFP_KERNEL);\r\nif (!ring->fence_drv.fences)\r\nreturn -ENOMEM;\r\nif (ring->funcs->type != AMDGPU_RING_TYPE_KIQ) {\r\ntimeout = msecs_to_jiffies(amdgpu_lockup_timeout);\r\nif (timeout == 0) {\r\ntimeout = MAX_SCHEDULE_TIMEOUT;\r\n}\r\nr = amd_sched_init(&ring->sched, &amdgpu_sched_ops,\r\nnum_hw_submission,\r\ntimeout, ring->name);\r\nif (r) {\r\nDRM_ERROR("Failed to create scheduler on ring %s.\n",\r\nring->name);\r\nreturn r;\r\n}\r\n}\r\nreturn 0;\r\n}\r\nint amdgpu_fence_driver_init(struct amdgpu_device *adev)\r\n{\r\nif (amdgpu_debugfs_fence_init(adev))\r\ndev_err(adev->dev, "fence debugfs file creation failed\n");\r\nreturn 0;\r\n}\r\nvoid amdgpu_fence_driver_fini(struct amdgpu_device *adev)\r\n{\r\nunsigned i, j;\r\nint r;\r\nfor (i = 0; i < AMDGPU_MAX_RINGS; i++) {\r\nstruct amdgpu_ring *ring = adev->rings[i];\r\nif (!ring || !ring->fence_drv.initialized)\r\ncontinue;\r\nr = amdgpu_fence_wait_empty(ring);\r\nif (r) {\r\namdgpu_fence_driver_force_completion(adev);\r\n}\r\namdgpu_irq_put(adev, ring->fence_drv.irq_src,\r\nring->fence_drv.irq_type);\r\namd_sched_fini(&ring->sched);\r\ndel_timer_sync(&ring->fence_drv.fallback_timer);\r\nfor (j = 0; j <= ring->fence_drv.num_fences_mask; ++j)\r\ndma_fence_put(ring->fence_drv.fences[j]);\r\nkfree(ring->fence_drv.fences);\r\nring->fence_drv.fences = NULL;\r\nring->fence_drv.initialized = false;\r\n}\r\n}\r\nvoid amdgpu_fence_driver_suspend(struct amdgpu_device *adev)\r\n{\r\nint i, r;\r\nfor (i = 0; i < AMDGPU_MAX_RINGS; i++) {\r\nstruct amdgpu_ring *ring = adev->rings[i];\r\nif (!ring || !ring->fence_drv.initialized)\r\ncontinue;\r\nr = amdgpu_fence_wait_empty(ring);\r\nif (r) {\r\namdgpu_fence_driver_force_completion(adev);\r\n}\r\namdgpu_irq_put(adev, ring->fence_drv.irq_src,\r\nring->fence_drv.irq_type);\r\n}\r\n}\r\nvoid amdgpu_fence_driver_resume(struct amdgpu_device *adev)\r\n{\r\nint i;\r\nfor (i = 0; i < AMDGPU_MAX_RINGS; i++) {\r\nstruct amdgpu_ring *ring = adev->rings[i];\r\nif (!ring || !ring->fence_drv.initialized)\r\ncontinue;\r\namdgpu_irq_get(adev, ring->fence_drv.irq_src,\r\nring->fence_drv.irq_type);\r\n}\r\n}\r\nvoid amdgpu_fence_driver_force_completion(struct amdgpu_device *adev)\r\n{\r\nint i;\r\nfor (i = 0; i < AMDGPU_MAX_RINGS; i++) {\r\nstruct amdgpu_ring *ring = adev->rings[i];\r\nif (!ring || !ring->fence_drv.initialized)\r\ncontinue;\r\namdgpu_fence_write(ring, ring->fence_drv.sync_seq);\r\n}\r\n}\r\nvoid amdgpu_fence_driver_force_completion_ring(struct amdgpu_ring *ring)\r\n{\r\nif (ring)\r\namdgpu_fence_write(ring, ring->fence_drv.sync_seq);\r\n}\r\nstatic const char *amdgpu_fence_get_driver_name(struct dma_fence *fence)\r\n{\r\nreturn "amdgpu";\r\n}\r\nstatic const char *amdgpu_fence_get_timeline_name(struct dma_fence *f)\r\n{\r\nstruct amdgpu_fence *fence = to_amdgpu_fence(f);\r\nreturn (const char *)fence->ring->name;\r\n}\r\nstatic bool amdgpu_fence_enable_signaling(struct dma_fence *f)\r\n{\r\nstruct amdgpu_fence *fence = to_amdgpu_fence(f);\r\nstruct amdgpu_ring *ring = fence->ring;\r\nif (!timer_pending(&ring->fence_drv.fallback_timer))\r\namdgpu_fence_schedule_fallback(ring);\r\nDMA_FENCE_TRACE(&fence->base, "armed on ring %i!\n", ring->idx);\r\nreturn true;\r\n}\r\nstatic void amdgpu_fence_free(struct rcu_head *rcu)\r\n{\r\nstruct dma_fence *f = container_of(rcu, struct dma_fence, rcu);\r\nstruct amdgpu_fence *fence = to_amdgpu_fence(f);\r\nkmem_cache_free(amdgpu_fence_slab, fence);\r\n}\r\nstatic void amdgpu_fence_release(struct dma_fence *f)\r\n{\r\ncall_rcu(&f->rcu, amdgpu_fence_free);\r\n}\r\nstatic int amdgpu_debugfs_fence_info(struct seq_file *m, void *data)\r\n{\r\nstruct drm_info_node *node = (struct drm_info_node *)m->private;\r\nstruct drm_device *dev = node->minor->dev;\r\nstruct amdgpu_device *adev = dev->dev_private;\r\nint i;\r\nfor (i = 0; i < AMDGPU_MAX_RINGS; ++i) {\r\nstruct amdgpu_ring *ring = adev->rings[i];\r\nif (!ring || !ring->fence_drv.initialized)\r\ncontinue;\r\namdgpu_fence_process(ring);\r\nseq_printf(m, "--- ring %d (%s) ---\n", i, ring->name);\r\nseq_printf(m, "Last signaled fence 0x%08x\n",\r\natomic_read(&ring->fence_drv.last_seq));\r\nseq_printf(m, "Last emitted 0x%08x\n",\r\nring->fence_drv.sync_seq);\r\n}\r\nreturn 0;\r\n}\r\nstatic int amdgpu_debugfs_gpu_reset(struct seq_file *m, void *data)\r\n{\r\nstruct drm_info_node *node = (struct drm_info_node *) m->private;\r\nstruct drm_device *dev = node->minor->dev;\r\nstruct amdgpu_device *adev = dev->dev_private;\r\nseq_printf(m, "gpu reset\n");\r\namdgpu_gpu_reset(adev);\r\nreturn 0;\r\n}\r\nint amdgpu_debugfs_fence_init(struct amdgpu_device *adev)\r\n{\r\n#if defined(CONFIG_DEBUG_FS)\r\nif (amdgpu_sriov_vf(adev))\r\nreturn amdgpu_debugfs_add_files(adev, amdgpu_debugfs_fence_list_sriov, 1);\r\nreturn amdgpu_debugfs_add_files(adev, amdgpu_debugfs_fence_list, 2);\r\n#else\r\nreturn 0;\r\n#endif\r\n}
