-------- Solution 1 --------
[Column 1]
NMOS : MM2(1) [VSS A Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 2]
NMOS : MM2(1) [Y A VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM2(1) [VSS A Y], PMOS : MM3(3) [VDD A net16]
[Column 4]
NMOS : MM2(1) [Y A VSS], PMOS : MM3(3) [net16 A VDD]
[Column 5]
NMOS : MM2(1) [VSS A Y], PMOS : MM3(3) [VDD A net16]
[Column 6]
NMOS : MM1(1) [Y B VSS], PMOS : MM4(3) [net16 B Y]
[Column 7]
NMOS : MM1(1) [VSS B Y], PMOS : MM4(3) [Y B net16]
[Column 8]
NMOS : MM1(1) [Y B VSS], PMOS : MM4(3) [net16 B Y]
[Column 9]
NMOS : MM1(1) [VSS B Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM1(1) [Y B VSS], PMOS : dummy(0) [dummy dummy dummy]

-------- Solution 2 --------
[Column 1]
NMOS : MM2(1) [VSS A Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 2]
NMOS : MM2(1) [Y A VSS], PMOS : MM3(3) [VDD A net16]
[Column 3]
NMOS : MM2(1) [VSS A Y], PMOS : MM3(3) [net16 A VDD]
[Column 4]
NMOS : MM2(1) [Y A VSS], PMOS : MM3(3) [VDD A net16]
[Column 5]
NMOS : MM2(1) [VSS A Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM1(1) [Y B VSS], PMOS : MM4(3) [net16 B Y]
[Column 7]
NMOS : MM1(1) [VSS B Y], PMOS : MM4(3) [Y B net16]
[Column 8]
NMOS : MM1(1) [Y B VSS], PMOS : MM4(3) [net16 B Y]
[Column 9]
NMOS : MM1(1) [VSS B Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM1(1) [Y B VSS], PMOS : dummy(0) [dummy dummy dummy]

-------- Solution 3 --------
[Column 1]
NMOS : MM2(1) [VSS A Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 2]
NMOS : MM2(1) [Y A VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM2(1) [VSS A Y], PMOS : MM3(3) [VDD A net16]
[Column 4]
NMOS : MM2(1) [Y A VSS], PMOS : MM3(3) [net16 A VDD]
[Column 5]
NMOS : MM2(1) [VSS A Y], PMOS : MM3(3) [VDD A net16]
[Column 6]
NMOS : MM1(1) [Y B VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM1(1) [VSS B Y], PMOS : MM4(3) [net16 B Y]
[Column 8]
NMOS : MM1(1) [Y B VSS], PMOS : MM4(3) [Y B net16]
[Column 9]
NMOS : MM1(1) [VSS B Y], PMOS : MM4(3) [net16 B Y]
[Column 10]
NMOS : MM1(1) [Y B VSS], PMOS : dummy(0) [dummy dummy dummy]

-------- Solution 4 --------
[Column 1]
NMOS : MM2(1) [VSS A Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 2]
NMOS : MM2(1) [Y A VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM2(1) [VSS A Y], PMOS : MM3(3) [VDD A net16]
[Column 4]
NMOS : MM2(1) [Y A VSS], PMOS : MM3(3) [net16 A VDD]
[Column 5]
NMOS : MM2(1) [VSS A Y], PMOS : MM3(3) [VDD A net16]
[Column 6]
NMOS : MM1(1) [Y B VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM1(1) [VSS B Y], PMOS : MM4(3) [Y B net16]
[Column 8]
NMOS : MM1(1) [Y B VSS], PMOS : MM4(3) [net16 B Y]
[Column 9]
NMOS : MM1(1) [VSS B Y], PMOS : MM4(3) [Y B net16]
[Column 10]
NMOS : MM1(1) [Y B VSS], PMOS : dummy(0) [dummy dummy dummy]

-------- Solution 5 --------
[Column 1]
NMOS : MM2(1) [VSS A Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 2]
NMOS : MM2(1) [Y A VSS], PMOS : MM3(3) [VDD A net16]
[Column 3]
NMOS : MM2(1) [VSS A Y], PMOS : MM3(3) [net16 A VDD]
[Column 4]
NMOS : MM2(1) [Y A VSS], PMOS : MM3(3) [VDD A net16]
[Column 5]
NMOS : MM2(1) [VSS A Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM1(1) [Y B VSS], PMOS : MM4(3) [Y B net16]
[Column 7]
NMOS : MM1(1) [VSS B Y], PMOS : MM4(3) [net16 B Y]
[Column 8]
NMOS : MM1(1) [Y B VSS], PMOS : MM4(3) [Y B net16]
[Column 9]
NMOS : MM1(1) [VSS B Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM1(1) [Y B VSS], PMOS : dummy(0) [dummy dummy dummy]

-------- Solution 6 --------
[Column 1]
NMOS : MM2(1) [VSS A Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 2]
NMOS : MM2(1) [Y A VSS], PMOS : MM3(3) [net16 A VDD]
[Column 3]
NMOS : MM2(1) [VSS A Y], PMOS : MM3(3) [VDD A net16]
[Column 4]
NMOS : MM2(1) [Y A VSS], PMOS : MM3(3) [net16 A VDD]
[Column 5]
NMOS : MM2(1) [VSS A Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM1(1) [Y B VSS], PMOS : MM4(3) [net16 B Y]
[Column 7]
NMOS : MM1(1) [VSS B Y], PMOS : MM4(3) [Y B net16]
[Column 8]
NMOS : MM1(1) [Y B VSS], PMOS : MM4(3) [net16 B Y]
[Column 9]
NMOS : MM1(1) [VSS B Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM1(1) [Y B VSS], PMOS : dummy(0) [dummy dummy dummy]

-------- Solution 7 --------
[Column 1]
NMOS : MM2(1) [VSS A Y], PMOS : MM3(3) [VDD A net16]
[Column 2]
NMOS : MM2(1) [Y A VSS], PMOS : MM3(3) [net16 A VDD]
[Column 3]
NMOS : MM2(1) [VSS A Y], PMOS : MM3(3) [VDD A net16]
[Column 4]
NMOS : MM2(1) [Y A VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM2(1) [VSS A Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM1(1) [Y B VSS], PMOS : MM4(3) [net16 B Y]
[Column 7]
NMOS : MM1(1) [VSS B Y], PMOS : MM4(3) [Y B net16]
[Column 8]
NMOS : MM1(1) [Y B VSS], PMOS : MM4(3) [net16 B Y]
[Column 9]
NMOS : MM1(1) [VSS B Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM1(1) [Y B VSS], PMOS : dummy(0) [dummy dummy dummy]

-------- Solution 8 --------
[Column 1]
NMOS : MM2(1) [VSS A Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 2]
NMOS : MM2(1) [Y A VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM2(1) [VSS A Y], PMOS : MM3(3) [net16 A VDD]
[Column 4]
NMOS : MM2(1) [Y A VSS], PMOS : MM3(3) [VDD A net16]
[Column 5]
NMOS : MM2(1) [VSS A Y], PMOS : MM3(3) [net16 A VDD]
[Column 6]
NMOS : MM1(1) [Y B VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM1(1) [VSS B Y], PMOS : MM4(3) [net16 B Y]
[Column 8]
NMOS : MM1(1) [Y B VSS], PMOS : MM4(3) [Y B net16]
[Column 9]
NMOS : MM1(1) [VSS B Y], PMOS : MM4(3) [net16 B Y]
[Column 10]
NMOS : MM1(1) [Y B VSS], PMOS : dummy(0) [dummy dummy dummy]

-------- Solution 9 --------
[Column 1]
NMOS : MM2(1) [VSS A Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 2]
NMOS : MM2(1) [Y A VSS], PMOS : MM3(3) [VDD A net16]
[Column 3]
NMOS : MM2(1) [VSS A Y], PMOS : MM3(3) [net16 A VDD]
[Column 4]
NMOS : MM2(1) [Y A VSS], PMOS : MM3(3) [VDD A net16]
[Column 5]
NMOS : MM2(1) [VSS A Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM1(1) [Y B VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM1(1) [VSS B Y], PMOS : MM4(3) [net16 B Y]
[Column 8]
NMOS : MM1(1) [Y B VSS], PMOS : MM4(3) [Y B net16]
[Column 9]
NMOS : MM1(1) [VSS B Y], PMOS : MM4(3) [net16 B Y]
[Column 10]
NMOS : MM1(1) [Y B VSS], PMOS : dummy(0) [dummy dummy dummy]

-------- Solution 10 --------
[Column 1]
NMOS : MM2(1) [Y A VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 2]
NMOS : MM2(1) [VSS A Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM2(1) [Y A VSS], PMOS : MM3(3) [VDD A net16]
[Column 4]
NMOS : MM2(1) [VSS A Y], PMOS : MM3(3) [net16 A VDD]
[Column 5]
NMOS : MM2(1) [Y A VSS], PMOS : MM3(3) [VDD A net16]
[Column 6]
NMOS : MM1(1) [VSS B Y], PMOS : MM4(3) [net16 B Y]
[Column 7]
NMOS : MM1(1) [Y B VSS], PMOS : MM4(3) [Y B net16]
[Column 8]
NMOS : MM1(1) [VSS B Y], PMOS : MM4(3) [net16 B Y]
[Column 9]
NMOS : MM1(1) [Y B VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM1(1) [VSS B Y], PMOS : dummy(0) [dummy dummy dummy]

-------- Solution 11 --------
[Column 1]
NMOS : MM2(1) [VSS A Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 2]
NMOS : MM2(1) [Y A VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM2(1) [VSS A Y], PMOS : MM3(3) [VDD A net16]
[Column 4]
NMOS : MM2(1) [Y A VSS], PMOS : MM3(3) [net16 A VDD]
[Column 5]
NMOS : MM2(1) [VSS A Y], PMOS : MM3(3) [VDD A net16]
[Column 6]
NMOS : MM1(1) [Y B VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM1(1) [VSS B Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM1(1) [Y B VSS], PMOS : MM4(3) [net16 B Y]
[Column 9]
NMOS : MM1(1) [VSS B Y], PMOS : MM4(3) [Y B net16]
[Column 10]
NMOS : MM1(1) [Y B VSS], PMOS : MM4(3) [net16 B Y]

-------- Solution 12 --------
[Column 1]
NMOS : MM2(1) [VSS A Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 2]
NMOS : MM2(1) [Y A VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM2(1) [VSS A Y], PMOS : MM3(3) [VDD A net16]
[Column 4]
NMOS : MM2(1) [Y A VSS], PMOS : MM3(3) [net16 A VDD]
[Column 5]
NMOS : MM2(1) [VSS A Y], PMOS : MM3(3) [VDD A net16]
[Column 6]
NMOS : MM1(1) [Y B VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM1(1) [VSS B Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM1(1) [Y B VSS], PMOS : MM4(3) [Y B net16]
[Column 9]
NMOS : MM1(1) [VSS B Y], PMOS : MM4(3) [net16 B Y]
[Column 10]
NMOS : MM1(1) [Y B VSS], PMOS : MM4(3) [Y B net16]

-------- Solution 13 --------
[Column 1]
NMOS : MM2(1) [VSS A Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 2]
NMOS : MM2(1) [Y A VSS], PMOS : MM3(3) [net16 A VDD]
[Column 3]
NMOS : MM2(1) [VSS A Y], PMOS : MM3(3) [VDD A net16]
[Column 4]
NMOS : MM2(1) [Y A VSS], PMOS : MM3(3) [net16 A VDD]
[Column 5]
NMOS : MM2(1) [VSS A Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM1(1) [Y B VSS], PMOS : MM4(3) [Y B net16]
[Column 7]
NMOS : MM1(1) [VSS B Y], PMOS : MM4(3) [net16 B Y]
[Column 8]
NMOS : MM1(1) [Y B VSS], PMOS : MM4(3) [Y B net16]
[Column 9]
NMOS : MM1(1) [VSS B Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM1(1) [Y B VSS], PMOS : dummy(0) [dummy dummy dummy]

-------- Solution 14 --------
[Column 1]
NMOS : MM2(1) [VSS A Y], PMOS : MM3(3) [VDD A net16]
[Column 2]
NMOS : MM2(1) [Y A VSS], PMOS : MM3(3) [net16 A VDD]
[Column 3]
NMOS : MM2(1) [VSS A Y], PMOS : MM3(3) [VDD A net16]
[Column 4]
NMOS : MM2(1) [Y A VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM2(1) [VSS A Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM1(1) [Y B VSS], PMOS : MM4(3) [Y B net16]
[Column 7]
NMOS : MM1(1) [VSS B Y], PMOS : MM4(3) [net16 B Y]
[Column 8]
NMOS : MM1(1) [Y B VSS], PMOS : MM4(3) [Y B net16]
[Column 9]
NMOS : MM1(1) [VSS B Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM1(1) [Y B VSS], PMOS : dummy(0) [dummy dummy dummy]

-------- Solution 15 --------
[Column 1]
NMOS : MM2(1) [VSS A Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 2]
NMOS : MM2(1) [Y A VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM2(1) [VSS A Y], PMOS : MM3(3) [net16 A VDD]
[Column 4]
NMOS : MM2(1) [Y A VSS], PMOS : MM3(3) [VDD A net16]
[Column 5]
NMOS : MM2(1) [VSS A Y], PMOS : MM3(3) [net16 A VDD]
[Column 6]
NMOS : MM1(1) [Y B VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM1(1) [VSS B Y], PMOS : MM4(3) [Y B net16]
[Column 8]
NMOS : MM1(1) [Y B VSS], PMOS : MM4(3) [net16 B Y]
[Column 9]
NMOS : MM1(1) [VSS B Y], PMOS : MM4(3) [Y B net16]
[Column 10]
NMOS : MM1(1) [Y B VSS], PMOS : dummy(0) [dummy dummy dummy]

-------- Solution 16 --------
[Column 1]
NMOS : MM2(1) [VSS A Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 2]
NMOS : MM2(1) [Y A VSS], PMOS : MM3(3) [VDD A net16]
[Column 3]
NMOS : MM2(1) [VSS A Y], PMOS : MM3(3) [net16 A VDD]
[Column 4]
NMOS : MM2(1) [Y A VSS], PMOS : MM3(3) [VDD A net16]
[Column 5]
NMOS : MM2(1) [VSS A Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM1(1) [Y B VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM1(1) [VSS B Y], PMOS : MM4(3) [Y B net16]
[Column 8]
NMOS : MM1(1) [Y B VSS], PMOS : MM4(3) [net16 B Y]
[Column 9]
NMOS : MM1(1) [VSS B Y], PMOS : MM4(3) [Y B net16]
[Column 10]
NMOS : MM1(1) [Y B VSS], PMOS : dummy(0) [dummy dummy dummy]

-------- Solution 17 --------
[Column 1]
NMOS : MM2(1) [VSS A Y], PMOS : MM3(3) [net16 A VDD]
[Column 2]
NMOS : MM2(1) [Y A VSS], PMOS : MM3(3) [VDD A net16]
[Column 3]
NMOS : MM2(1) [VSS A Y], PMOS : MM3(3) [net16 A VDD]
[Column 4]
NMOS : MM2(1) [Y A VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM2(1) [VSS A Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM1(1) [Y B VSS], PMOS : MM4(3) [net16 B Y]
[Column 7]
NMOS : MM1(1) [VSS B Y], PMOS : MM4(3) [Y B net16]
[Column 8]
NMOS : MM1(1) [Y B VSS], PMOS : MM4(3) [net16 B Y]
[Column 9]
NMOS : MM1(1) [VSS B Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM1(1) [Y B VSS], PMOS : dummy(0) [dummy dummy dummy]

-------- Solution 18 --------
[Column 1]
NMOS : MM2(1) [VSS A Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 2]
NMOS : MM2(1) [Y A VSS], PMOS : MM3(3) [net16 A VDD]
[Column 3]
NMOS : MM2(1) [VSS A Y], PMOS : MM3(3) [VDD A net16]
[Column 4]
NMOS : MM2(1) [Y A VSS], PMOS : MM3(3) [net16 A VDD]
[Column 5]
NMOS : MM2(1) [VSS A Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM1(1) [Y B VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM1(1) [VSS B Y], PMOS : MM4(3) [net16 B Y]
[Column 8]
NMOS : MM1(1) [Y B VSS], PMOS : MM4(3) [Y B net16]
[Column 9]
NMOS : MM1(1) [VSS B Y], PMOS : MM4(3) [net16 B Y]
[Column 10]
NMOS : MM1(1) [Y B VSS], PMOS : dummy(0) [dummy dummy dummy]

-------- Solution 19 --------
[Column 1]
NMOS : MM2(1) [VSS A Y], PMOS : MM3(3) [VDD A net16]
[Column 2]
NMOS : MM2(1) [Y A VSS], PMOS : MM3(3) [net16 A VDD]
[Column 3]
NMOS : MM2(1) [VSS A Y], PMOS : MM3(3) [VDD A net16]
[Column 4]
NMOS : MM2(1) [Y A VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM2(1) [VSS A Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM1(1) [Y B VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM1(1) [VSS B Y], PMOS : MM4(3) [net16 B Y]
[Column 8]
NMOS : MM1(1) [Y B VSS], PMOS : MM4(3) [Y B net16]
[Column 9]
NMOS : MM1(1) [VSS B Y], PMOS : MM4(3) [net16 B Y]
[Column 10]
NMOS : MM1(1) [Y B VSS], PMOS : dummy(0) [dummy dummy dummy]

-------- Solution 20 --------
[Column 1]
NMOS : MM2(1) [VSS A Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 2]
NMOS : MM2(1) [Y A VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM2(1) [VSS A Y], PMOS : MM3(3) [net16 A VDD]
[Column 4]
NMOS : MM2(1) [Y A VSS], PMOS : MM3(3) [VDD A net16]
[Column 5]
NMOS : MM2(1) [VSS A Y], PMOS : MM3(3) [net16 A VDD]
[Column 6]
NMOS : MM1(1) [Y B VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM1(1) [VSS B Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM1(1) [Y B VSS], PMOS : MM4(3) [net16 B Y]
[Column 9]
NMOS : MM1(1) [VSS B Y], PMOS : MM4(3) [Y B net16]
[Column 10]
NMOS : MM1(1) [Y B VSS], PMOS : MM4(3) [net16 B Y]

-------- Solution 21 --------
[Column 1]
NMOS : MM2(1) [VSS A Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 2]
NMOS : MM2(1) [Y A VSS], PMOS : MM3(3) [VDD A net16]
[Column 3]
NMOS : MM2(1) [VSS A Y], PMOS : MM3(3) [net16 A VDD]
[Column 4]
NMOS : MM2(1) [Y A VSS], PMOS : MM3(3) [VDD A net16]
[Column 5]
NMOS : MM2(1) [VSS A Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM1(1) [Y B VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM1(1) [VSS B Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM1(1) [Y B VSS], PMOS : MM4(3) [net16 B Y]
[Column 9]
NMOS : MM1(1) [VSS B Y], PMOS : MM4(3) [Y B net16]
[Column 10]
NMOS : MM1(1) [Y B VSS], PMOS : MM4(3) [net16 B Y]

-------- Solution 22 --------
[Column 1]
NMOS : MM2(1) [VSS A Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 2]
NMOS : MM2(1) [Y A VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM2(1) [VSS A Y], PMOS : MM3(3) [net16 A VDD]
[Column 4]
NMOS : MM2(1) [Y A VSS], PMOS : MM3(3) [VDD A net16]
[Column 5]
NMOS : MM2(1) [VSS A Y], PMOS : MM3(3) [net16 A VDD]
[Column 6]
NMOS : MM1(1) [Y B VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM1(1) [VSS B Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM1(1) [Y B VSS], PMOS : MM4(3) [Y B net16]
[Column 9]
NMOS : MM1(1) [VSS B Y], PMOS : MM4(3) [net16 B Y]
[Column 10]
NMOS : MM1(1) [Y B VSS], PMOS : MM4(3) [Y B net16]

-------- Solution 23 --------
[Column 1]
NMOS : MM2(1) [VSS A Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 2]
NMOS : MM2(1) [Y A VSS], PMOS : MM3(3) [VDD A net16]
[Column 3]
NMOS : MM2(1) [VSS A Y], PMOS : MM3(3) [net16 A VDD]
[Column 4]
NMOS : MM2(1) [Y A VSS], PMOS : MM3(3) [VDD A net16]
[Column 5]
NMOS : MM2(1) [VSS A Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM1(1) [Y B VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM1(1) [VSS B Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM1(1) [Y B VSS], PMOS : MM4(3) [Y B net16]
[Column 9]
NMOS : MM1(1) [VSS B Y], PMOS : MM4(3) [net16 B Y]
[Column 10]
NMOS : MM1(1) [Y B VSS], PMOS : MM4(3) [Y B net16]

-------- Solution 24 --------
[Column 1]
NMOS : MM2(1) [VSS A Y], PMOS : MM3(3) [net16 A VDD]
[Column 2]
NMOS : MM2(1) [Y A VSS], PMOS : MM3(3) [VDD A net16]
[Column 3]
NMOS : MM2(1) [VSS A Y], PMOS : MM3(3) [net16 A VDD]
[Column 4]
NMOS : MM2(1) [Y A VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM2(1) [VSS A Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM1(1) [Y B VSS], PMOS : MM4(3) [Y B net16]
[Column 7]
NMOS : MM1(1) [VSS B Y], PMOS : MM4(3) [net16 B Y]
[Column 8]
NMOS : MM1(1) [Y B VSS], PMOS : MM4(3) [Y B net16]
[Column 9]
NMOS : MM1(1) [VSS B Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM1(1) [Y B VSS], PMOS : dummy(0) [dummy dummy dummy]

-------- Solution 25 --------
[Column 1]
NMOS : MM2(1) [VSS A Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 2]
NMOS : MM2(1) [Y A VSS], PMOS : MM3(3) [net16 A VDD]
[Column 3]
NMOS : MM2(1) [VSS A Y], PMOS : MM3(3) [VDD A net16]
[Column 4]
NMOS : MM2(1) [Y A VSS], PMOS : MM3(3) [net16 A VDD]
[Column 5]
NMOS : MM2(1) [VSS A Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM1(1) [Y B VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM1(1) [VSS B Y], PMOS : MM4(3) [Y B net16]
[Column 8]
NMOS : MM1(1) [Y B VSS], PMOS : MM4(3) [net16 B Y]
[Column 9]
NMOS : MM1(1) [VSS B Y], PMOS : MM4(3) [Y B net16]
[Column 10]
NMOS : MM1(1) [Y B VSS], PMOS : dummy(0) [dummy dummy dummy]

-------- Solution 26 --------
[Column 1]
NMOS : MM2(1) [VSS A Y], PMOS : MM3(3) [VDD A net16]
[Column 2]
NMOS : MM2(1) [Y A VSS], PMOS : MM3(3) [net16 A VDD]
[Column 3]
NMOS : MM2(1) [VSS A Y], PMOS : MM3(3) [VDD A net16]
[Column 4]
NMOS : MM2(1) [Y A VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM2(1) [VSS A Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM1(1) [Y B VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM1(1) [VSS B Y], PMOS : MM4(3) [Y B net16]
[Column 8]
NMOS : MM1(1) [Y B VSS], PMOS : MM4(3) [net16 B Y]
[Column 9]
NMOS : MM1(1) [VSS B Y], PMOS : MM4(3) [Y B net16]
[Column 10]
NMOS : MM1(1) [Y B VSS], PMOS : dummy(0) [dummy dummy dummy]

-------- Solution 27 --------
[Column 1]
NMOS : MM2(1) [VSS A Y], PMOS : MM3(3) [net16 A VDD]
[Column 2]
NMOS : MM2(1) [Y A VSS], PMOS : MM3(3) [VDD A net16]
[Column 3]
NMOS : MM2(1) [VSS A Y], PMOS : MM3(3) [net16 A VDD]
[Column 4]
NMOS : MM2(1) [Y A VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM2(1) [VSS A Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM1(1) [Y B VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM1(1) [VSS B Y], PMOS : MM4(3) [net16 B Y]
[Column 8]
NMOS : MM1(1) [Y B VSS], PMOS : MM4(3) [Y B net16]
[Column 9]
NMOS : MM1(1) [VSS B Y], PMOS : MM4(3) [net16 B Y]
[Column 10]
NMOS : MM1(1) [Y B VSS], PMOS : dummy(0) [dummy dummy dummy]

-------- Solution 28 --------
[Column 1]
NMOS : MM2(1) [Y A VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 2]
NMOS : MM2(1) [VSS A Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM2(1) [Y A VSS], PMOS : MM3(3) [VDD A net16]
[Column 4]
NMOS : MM2(1) [VSS A Y], PMOS : MM3(3) [net16 A VDD]
[Column 5]
NMOS : MM2(1) [Y A VSS], PMOS : MM3(3) [VDD A net16]
[Column 6]
NMOS : MM1(1) [VSS B Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM1(1) [Y B VSS], PMOS : MM4(3) [net16 B Y]
[Column 8]
NMOS : MM1(1) [VSS B Y], PMOS : MM4(3) [Y B net16]
[Column 9]
NMOS : MM1(1) [Y B VSS], PMOS : MM4(3) [net16 B Y]
[Column 10]
NMOS : MM1(1) [VSS B Y], PMOS : dummy(0) [dummy dummy dummy]

