{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512130036039 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512130036039 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 20:07:15 2017 " "Processing started: Fri Dec 01 20:07:15 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512130036039 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512130036039 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bjt -c bjt " "Command: quartus_map --read_settings_files=on --write_settings_files=off bjt -c bjt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512130036039 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1512130036383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_control.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_control " "Found entity 1: uart_control" {  } { { "uart_control.v" "" { Text "D:/Files/S3E1/exp/bjt_encapsulated/uart_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512130036452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512130036452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_control.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_control " "Found entity 1: FIFO_control" {  } { { "FIFO_control.v" "" { Text "D:/Files/S3E1/exp/bjt_encapsulated/FIFO_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512130036452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512130036452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac_control.v 1 1 " "Found 1 design units, including 1 entities, in source file dac_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 DAC_control " "Found entity 1: DAC_control" {  } { { "DAC_control.v" "" { Text "D:/Files/S3E1/exp/bjt_encapsulated/DAC_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512130036452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512130036452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_control " "Found entity 1: ADC_control" {  } { { "ADC_control.v" "" { Text "D:/Files/S3E1/exp/bjt_encapsulated/ADC_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512130036452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512130036452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo1.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo1.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO1 " "Found entity 1: FIFO1" {  } { { "FIFO1.v" "" { Text "D:/Files/S3E1/exp/bjt_encapsulated/FIFO1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512130036452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512130036452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uarttx.v 1 1 " "Found 1 design units, including 1 entities, in source file uarttx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uarttx " "Found entity 1: uarttx" {  } { { "uarttx.v" "" { Text "D:/Files/S3E1/exp/bjt_encapsulated/uarttx.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512130036468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512130036468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "D:/Files/S3E1/exp/bjt_encapsulated/testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512130036468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512130036468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockpll.v 1 1 " "Found 1 design units, including 1 entities, in source file clockpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockpll " "Found entity 1: clockpll" {  } { { "clockpll.v" "" { Text "D:/Files/S3E1/exp/bjt_encapsulated/clockpll.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512130036468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512130036468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bjt_test.v 1 1 " "Found 1 design units, including 1 entities, in source file bjt_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 bjt " "Found entity 1: bjt" {  } { { "bjt_test.v" "" { Text "D:/Files/S3E1/exp/bjt_encapsulated/bjt_test.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512130036468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512130036468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_ltc2308.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_ltc2308.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_ltc2308 " "Found entity 1: adc_ltc2308" {  } { { "adc_ltc2308.v" "" { Text "D:/Files/S3E1/exp/bjt_encapsulated/adc_ltc2308.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512130036468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512130036468 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_spi_sclk_wire bjt_test.v(21) " "Verilog HDL Implicit Net warning at bjt_test.v(21): created implicit net for \"tx_spi_sclk_wire\"" {  } { { "bjt_test.v" "" { Text "D:/Files/S3E1/exp/bjt_encapsulated/bjt_test.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512130036468 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "adc_clk bjt_test.v(22) " "Verilog HDL Implicit Net warning at bjt_test.v(22): created implicit net for \"adc_clk\"" {  } { { "bjt_test.v" "" { Text "D:/Files/S3E1/exp/bjt_encapsulated/bjt_test.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512130036468 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "adc_clk_delay bjt_test.v(23) " "Verilog HDL Implicit Net warning at bjt_test.v(23): created implicit net for \"adc_clk_delay\"" {  } { { "bjt_test.v" "" { Text "D:/Files/S3E1/exp/bjt_encapsulated/bjt_test.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512130036468 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "UART_CLK bjt_test.v(24) " "Verilog HDL Implicit Net warning at bjt_test.v(24): created implicit net for \"UART_CLK\"" {  } { { "bjt_test.v" "" { Text "D:/Files/S3E1/exp/bjt_encapsulated/bjt_test.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512130036468 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "adc_start bjt_test.v(32) " "Verilog HDL Implicit Net warning at bjt_test.v(32): created implicit net for \"adc_start\"" {  } { { "bjt_test.v" "" { Text "D:/Files/S3E1/exp/bjt_encapsulated/bjt_test.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512130036468 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "loop bjt_test.v(35) " "Verilog HDL Implicit Net warning at bjt_test.v(35): created implicit net for \"loop\"" {  } { { "bjt_test.v" "" { Text "D:/Files/S3E1/exp/bjt_encapsulated/bjt_test.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512130036468 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "measure_done bjt_test.v(57) " "Verilog HDL Implicit Net warning at bjt_test.v(57): created implicit net for \"measure_done\"" {  } { { "bjt_test.v" "" { Text "D:/Files/S3E1/exp/bjt_encapsulated/bjt_test.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512130036468 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uart_tx_wire bjt_test.v(82) " "Verilog HDL Implicit Net warning at bjt_test.v(82): created implicit net for \"uart_tx_wire\"" {  } { { "bjt_test.v" "" { Text "D:/Files/S3E1/exp/bjt_encapsulated/bjt_test.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512130036468 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bjt " "Elaborating entity \"bjt\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1512130036568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockpll clockpll:pll " "Elaborating entity \"clockpll\" for hierarchy \"clockpll:pll\"" {  } { { "bjt_test.v" "pll" { Text "D:/Files/S3E1/exp/bjt_encapsulated/bjt_test.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512130036584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC_control DAC_control:DAC_control_inst " "Elaborating entity \"DAC_control\" for hierarchy \"DAC_control:DAC_control_inst\"" {  } { { "bjt_test.v" "DAC_control_inst" { Text "D:/Files/S3E1/exp/bjt_encapsulated/bjt_test.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512130036584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_control ADC_control:ADC_control_inst " "Elaborating entity \"ADC_control\" for hierarchy \"ADC_control:ADC_control_inst\"" {  } { { "bjt_test.v" "ADC_control_inst" { Text "D:/Files/S3E1/exp/bjt_encapsulated/bjt_test.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512130036600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_ltc2308 ADC_control:ADC_control_inst\|adc_ltc2308:adc_ltc2308_inst " "Elaborating entity \"adc_ltc2308\" for hierarchy \"ADC_control:ADC_control_inst\|adc_ltc2308:adc_ltc2308_inst\"" {  } { { "adc_control.v" "adc_ltc2308_inst" { Text "D:/Files/S3E1/exp/bjt_encapsulated/adc_control.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512130036615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_control FIFO_control:FIFO_control_inst " "Elaborating entity \"FIFO_control\" for hierarchy \"FIFO_control:FIFO_control_inst\"" {  } { { "bjt_test.v" "FIFO_control_inst" { Text "D:/Files/S3E1/exp/bjt_encapsulated/bjt_test.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512130036631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO1 FIFO_control:FIFO_control_inst\|FIFO1:FIFO1_inst " "Elaborating entity \"FIFO1\" for hierarchy \"FIFO_control:FIFO_control_inst\|FIFO1:FIFO1_inst\"" {  } { { "FIFO_control.v" "FIFO1_inst" { Text "D:/Files/S3E1/exp/bjt_encapsulated/FIFO_control.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512130036651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo FIFO_control:FIFO_control_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"FIFO_control:FIFO_control_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component\"" {  } { { "FIFO1.v" "scfifo_component" { Text "D:/Files/S3E1/exp/bjt_encapsulated/FIFO1.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512130036753 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO_control:FIFO_control_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"FIFO_control:FIFO_control_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component\"" {  } { { "FIFO1.v" "" { Text "D:/Files/S3E1/exp/bjt_encapsulated/FIFO1.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512130036768 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO_control:FIFO_control_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component " "Instantiated megafunction \"FIFO_control:FIFO_control_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512130036768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512130036768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8192 " "Parameter \"lpm_numwords\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512130036768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512130036768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512130036768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512130036768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 13 " "Parameter \"lpm_widthu\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512130036768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512130036768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512130036768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512130036768 ""}  } { { "FIFO1.v" "" { Text "D:/Files/S3E1/exp/bjt_encapsulated/FIFO1.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512130036768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_to81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_to81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_to81 " "Found entity 1: scfifo_to81" {  } { { "db/scfifo_to81.tdf" "" { Text "D:/Files/S3E1/exp/bjt_encapsulated/db/scfifo_to81.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512130036831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512130036831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_to81 FIFO_control:FIFO_control_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component\|scfifo_to81:auto_generated " "Elaborating entity \"scfifo_to81\" for hierarchy \"FIFO_control:FIFO_control_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component\|scfifo_to81:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/applications/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512130036831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_4v81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_4v81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_4v81 " "Found entity 1: a_dpfifo_4v81" {  } { { "db/a_dpfifo_4v81.tdf" "" { Text "D:/Files/S3E1/exp/bjt_encapsulated/db/a_dpfifo_4v81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512130036851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512130036851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_4v81 FIFO_control:FIFO_control_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component\|scfifo_to81:auto_generated\|a_dpfifo_4v81:dpfifo " "Elaborating entity \"a_dpfifo_4v81\" for hierarchy \"FIFO_control:FIFO_control_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component\|scfifo_to81:auto_generated\|a_dpfifo_4v81:dpfifo\"" {  } { { "db/scfifo_to81.tdf" "dpfifo" { Text "D:/Files/S3E1/exp/bjt_encapsulated/db/scfifo_to81.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512130036851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_3bf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_3bf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_3bf " "Found entity 1: a_fefifo_3bf" {  } { { "db/a_fefifo_3bf.tdf" "" { Text "D:/Files/S3E1/exp/bjt_encapsulated/db/a_fefifo_3bf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512130036853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512130036853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_3bf FIFO_control:FIFO_control_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component\|scfifo_to81:auto_generated\|a_dpfifo_4v81:dpfifo\|a_fefifo_3bf:fifo_state " "Elaborating entity \"a_fefifo_3bf\" for hierarchy \"FIFO_control:FIFO_control_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component\|scfifo_to81:auto_generated\|a_dpfifo_4v81:dpfifo\|a_fefifo_3bf:fifo_state\"" {  } { { "db/a_dpfifo_4v81.tdf" "fifo_state" { Text "D:/Files/S3E1/exp/bjt_encapsulated/db/a_dpfifo_4v81.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512130036853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_di7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_di7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_di7 " "Found entity 1: cntr_di7" {  } { { "db/cntr_di7.tdf" "" { Text "D:/Files/S3E1/exp/bjt_encapsulated/db/cntr_di7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512130036916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512130036916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_di7 FIFO_control:FIFO_control_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component\|scfifo_to81:auto_generated\|a_dpfifo_4v81:dpfifo\|a_fefifo_3bf:fifo_state\|cntr_di7:count_usedw " "Elaborating entity \"cntr_di7\" for hierarchy \"FIFO_control:FIFO_control_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component\|scfifo_to81:auto_generated\|a_dpfifo_4v81:dpfifo\|a_fefifo_3bf:fifo_state\|cntr_di7:count_usedw\"" {  } { { "db/a_fefifo_3bf.tdf" "count_usedw" { Text "D:/Files/S3E1/exp/bjt_encapsulated/db/a_fefifo_3bf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512130036916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_v871.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_v871.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_v871 " "Found entity 1: dpram_v871" {  } { { "db/dpram_v871.tdf" "" { Text "D:/Files/S3E1/exp/bjt_encapsulated/db/dpram_v871.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512130036984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512130036984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_v871 FIFO_control:FIFO_control_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component\|scfifo_to81:auto_generated\|a_dpfifo_4v81:dpfifo\|dpram_v871:FIFOram " "Elaborating entity \"dpram_v871\" for hierarchy \"FIFO_control:FIFO_control_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component\|scfifo_to81:auto_generated\|a_dpfifo_4v81:dpfifo\|dpram_v871:FIFOram\"" {  } { { "db/a_dpfifo_4v81.tdf" "FIFOram" { Text "D:/Files/S3E1/exp/bjt_encapsulated/db/a_dpfifo_4v81.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512130036984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2dq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2dq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2dq1 " "Found entity 1: altsyncram_2dq1" {  } { { "db/altsyncram_2dq1.tdf" "" { Text "D:/Files/S3E1/exp/bjt_encapsulated/db/altsyncram_2dq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512130037053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512130037053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2dq1 FIFO_control:FIFO_control_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component\|scfifo_to81:auto_generated\|a_dpfifo_4v81:dpfifo\|dpram_v871:FIFOram\|altsyncram_2dq1:altsyncram1 " "Elaborating entity \"altsyncram_2dq1\" for hierarchy \"FIFO_control:FIFO_control_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component\|scfifo_to81:auto_generated\|a_dpfifo_4v81:dpfifo\|dpram_v871:FIFOram\|altsyncram_2dq1:altsyncram1\"" {  } { { "db/dpram_v871.tdf" "altsyncram1" { Text "D:/Files/S3E1/exp/bjt_encapsulated/db/dpram_v871.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512130037053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ib " "Found entity 1: cntr_1ib" {  } { { "db/cntr_1ib.tdf" "" { Text "D:/Files/S3E1/exp/bjt_encapsulated/db/cntr_1ib.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512130037115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512130037115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ib FIFO_control:FIFO_control_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component\|scfifo_to81:auto_generated\|a_dpfifo_4v81:dpfifo\|cntr_1ib:rd_ptr_count " "Elaborating entity \"cntr_1ib\" for hierarchy \"FIFO_control:FIFO_control_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component\|scfifo_to81:auto_generated\|a_dpfifo_4v81:dpfifo\|cntr_1ib:rd_ptr_count\"" {  } { { "db/a_dpfifo_4v81.tdf" "rd_ptr_count" { Text "D:/Files/S3E1/exp/bjt_encapsulated/db/a_dpfifo_4v81.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512130037115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_control uart_control:uart_control_inst " "Elaborating entity \"uart_control\" for hierarchy \"uart_control:uart_control_inst\"" {  } { { "bjt_test.v" "uart_control_inst" { Text "D:/Files/S3E1/exp/bjt_encapsulated/bjt_test.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512130037253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uarttx uart_control:uart_control_inst\|uarttx:uarttx_inst " "Elaborating entity \"uarttx\" for hierarchy \"uart_control:uart_control_inst\|uarttx:uarttx_inst\"" {  } { { "uart_control.v" "uarttx_inst" { Text "D:/Files/S3E1/exp/bjt_encapsulated/uart_control.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512130037269 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1512130038600 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1512130039316 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512130039316 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "559 " "Implemented 559 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1512130039500 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1512130039500 ""} { "Info" "ICUT_CUT_TM_LCELLS" "517 " "Implemented 517 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1512130039500 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1512130039500 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1512130039500 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "630 " "Peak virtual memory: 630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512130039547 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 01 20:07:19 2017 " "Processing ended: Fri Dec 01 20:07:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512130039547 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512130039547 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512130039547 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512130039547 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512130041249 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512130041249 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 20:07:20 2017 " "Processing started: Fri Dec 01 20:07:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512130041249 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1512130041249 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off bjt -c bjt " "Command: quartus_fit --read_settings_files=off --write_settings_files=off bjt -c bjt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1512130041249 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1512130041317 ""}
{ "Info" "0" "" "Project  = bjt" {  } {  } 0 0 "Project  = bjt" 0 0 "Fitter" 0 0 1512130041317 ""}
{ "Info" "0" "" "Revision = bjt" {  } {  } 0 0 "Revision = bjt" 0 0 "Fitter" 0 0 1512130041317 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1512130041449 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "bjt 5CGXFC5C6F27C7 " "Selected device 5CGXFC5C6F27C7 for design \"bjt\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1512130041454 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1512130041486 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1512130041486 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1512130041655 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1512130042102 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1512130042118 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1512130048109 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clockpll:pll\|dac_clk~CLKENA0 120 global CLKCTRL_G3 " "clockpll:pll\|dac_clk~CLKENA0 with 120 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1512130048393 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1512130048393 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "globalclock~inputCLKENA0 34 global CLKCTRL_G9 " "globalclock~inputCLKENA0 with 34 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1512130048393 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1512130048393 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512130048525 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bjt.sdc " "Synopsys Design Constraints File file not found: 'bjt.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1512130049510 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1512130049510 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1512130049526 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1512130049526 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1512130049526 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1512130049558 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512130049559 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512130049561 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1512130049562 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1512130049562 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1512130049563 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1512130049610 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1512130049626 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1512130049626 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512130049779 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1512130054343 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512130054912 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1512130054912 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1512130057701 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512130057701 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1512130059116 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 1.0% " "1e+03 ns of routing delay (approximately 1.0% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1512130065576 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X34_Y24 X45_Y36 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36" {  } { { "loc" "" { Generic "D:/Files/S3E1/exp/bjt_encapsulated/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36"} 34 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1512130065977 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1512130065977 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512130076613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1512130076613 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1512130076613 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.70 " "Total time spent on timing analysis during the Fitter is 2.70 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1512130078360 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1512130078497 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1512130079760 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1512130079845 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1512130082711 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512130085720 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Files/S3E1/exp/bjt_encapsulated/output_files/bjt.fit.smsg " "Generated suppressed messages file D:/Files/S3E1/exp/bjt_encapsulated/output_files/bjt.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1512130086170 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1821 " "Peak virtual memory: 1821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512130087001 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 01 20:08:07 2017 " "Processing ended: Fri Dec 01 20:08:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512130087001 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512130087001 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512130087001 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1512130087001 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1512130088602 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512130088602 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 20:08:08 2017 " "Processing started: Fri Dec 01 20:08:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512130088602 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1512130088602 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off bjt -c bjt " "Command: quartus_asm --read_settings_files=off --write_settings_files=off bjt -c bjt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1512130088602 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1512130096390 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "695 " "Peak virtual memory: 695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512130098024 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 01 20:08:18 2017 " "Processing ended: Fri Dec 01 20:08:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512130098024 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512130098024 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512130098024 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1512130098024 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1512130098709 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1512130099674 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512130099675 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 20:08:19 2017 " "Processing started: Fri Dec 01 20:08:19 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512130099675 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512130099675 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta bjt -c bjt " "Command: quartus_sta bjt -c bjt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512130099675 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1512130099725 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1512130100294 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1512130100325 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1512130100325 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bjt.sdc " "Synopsys Design Constraints File file not found: 'bjt.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1512130101257 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1512130101257 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name globalclock globalclock " "create_clock -period 1.000 -name globalclock globalclock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1512130101257 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clockpll:pll\|uart_clk clockpll:pll\|uart_clk " "create_clock -period 1.000 -name clockpll:pll\|uart_clk clockpll:pll\|uart_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1512130101257 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DAC_control:DAC_control_inst\|tx_spi_sync DAC_control:DAC_control_inst\|tx_spi_sync " "create_clock -period 1.000 -name DAC_control:DAC_control_inst\|tx_spi_sync DAC_control:DAC_control_inst\|tx_spi_sync" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1512130101257 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clockpll:pll\|dac_clk clockpll:pll\|dac_clk " "create_clock -period 1.000 -name clockpll:pll\|dac_clk clockpll:pll\|dac_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1512130101257 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clockpll:pll\|adc_clk clockpll:pll\|adc_clk " "create_clock -period 1.000 -name clockpll:pll\|adc_clk clockpll:pll\|adc_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1512130101257 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clockpll:pll\|adc_clk_delay clockpll:pll\|adc_clk_delay " "create_clock -period 1.000 -name clockpll:pll\|adc_clk_delay clockpll:pll\|adc_clk_delay" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1512130101257 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ADC_control:ADC_control_inst\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start ADC_control:ADC_control_inst\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start " "create_clock -period 1.000 -name ADC_control:ADC_control_inst\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start ADC_control:ADC_control_inst\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1512130101257 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1512130101257 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1512130101276 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1512130101395 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1512130101395 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1512130101410 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1512130101552 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1512130101552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.168 " "Worst-case setup slack is -10.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130101552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130101552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.168            -906.336 DAC_control:DAC_control_inst\|tx_spi_sync  " "  -10.168            -906.336 DAC_control:DAC_control_inst\|tx_spi_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130101552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.838            -187.402 clockpll:pll\|uart_clk  " "   -9.838            -187.402 clockpll:pll\|uart_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130101552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.909           -2766.867 clockpll:pll\|dac_clk  " "   -8.909           -2766.867 clockpll:pll\|dac_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130101552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.276            -309.214 clockpll:pll\|adc_clk  " "   -8.276            -309.214 clockpll:pll\|adc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130101552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.974             -68.137 clockpll:pll\|adc_clk_delay  " "   -2.974             -68.137 clockpll:pll\|adc_clk_delay " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130101552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.735             -97.196 globalclock  " "   -2.735             -97.196 globalclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130101552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.755              -0.755 ADC_control:ADC_control_inst\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start  " "   -0.755              -0.755 ADC_control:ADC_control_inst\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130101552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512130101552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.157 " "Worst-case hold slack is -5.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130101579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130101579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.157           -1638.618 clockpll:pll\|dac_clk  " "   -5.157           -1638.618 clockpll:pll\|dac_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130101579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.513              -7.123 globalclock  " "   -1.513              -7.123 globalclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130101579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.653              -1.620 clockpll:pll\|adc_clk  " "   -0.653              -1.620 clockpll:pll\|adc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130101579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.157              -0.157 ADC_control:ADC_control_inst\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start  " "   -0.157              -0.157 ADC_control:ADC_control_inst\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130101579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.248               0.000 DAC_control:DAC_control_inst\|tx_spi_sync  " "    0.248               0.000 DAC_control:DAC_control_inst\|tx_spi_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130101579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.249               0.000 clockpll:pll\|adc_clk_delay  " "    0.249               0.000 clockpll:pll\|adc_clk_delay " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130101579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 clockpll:pll\|uart_clk  " "    0.466               0.000 clockpll:pll\|uart_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130101579 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512130101579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.013 " "Worst-case recovery slack is -4.013" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130101579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130101579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.013            -110.496 clockpll:pll\|uart_clk  " "   -4.013            -110.496 clockpll:pll\|uart_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130101579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.278             -50.684 clockpll:pll\|adc_clk_delay  " "   -2.278             -50.684 clockpll:pll\|adc_clk_delay " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130101579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.413             -15.651 clockpll:pll\|adc_clk  " "   -1.413             -15.651 clockpll:pll\|adc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130101579 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512130101579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.965 " "Worst-case removal slack is -1.965" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130101579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130101579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.965             -20.240 clockpll:pll\|adc_clk  " "   -1.965             -20.240 clockpll:pll\|adc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130101579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.858             -19.964 clockpll:pll\|adc_clk_delay  " "   -0.858             -19.964 clockpll:pll\|adc_clk_delay " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130101579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.130               0.000 clockpll:pll\|uart_clk  " "    3.130               0.000 clockpll:pll\|uart_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130101579 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512130101579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130101595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130101595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636           -5963.424 clockpll:pll\|dac_clk  " "   -2.636           -5963.424 clockpll:pll\|dac_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130101595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.698             -80.719 clockpll:pll\|adc_clk  " "   -0.698             -80.719 clockpll:pll\|adc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130101595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -74.432 DAC_control:DAC_control_inst\|tx_spi_sync  " "   -0.538             -74.432 DAC_control:DAC_control_inst\|tx_spi_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130101595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -40.621 clockpll:pll\|uart_clk  " "   -0.538             -40.621 clockpll:pll\|uart_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130101595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -32.016 globalclock  " "   -0.538             -32.016 globalclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130101595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -22.635 clockpll:pll\|adc_clk_delay  " "   -0.538             -22.635 clockpll:pll\|adc_clk_delay " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130101595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.772 ADC_control:ADC_control_inst\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start  " "   -0.538              -0.772 ADC_control:ADC_control_inst\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130101595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512130101595 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1512130101657 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1512130101710 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1512130104235 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1512130104544 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1512130104582 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1512130104582 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.104 " "Worst-case setup slack is -10.104" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130104582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130104582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.104            -899.400 DAC_control:DAC_control_inst\|tx_spi_sync  " "  -10.104            -899.400 DAC_control:DAC_control_inst\|tx_spi_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130104582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.031            -190.000 clockpll:pll\|uart_clk  " "  -10.031            -190.000 clockpll:pll\|uart_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130104582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.939           -2688.808 clockpll:pll\|dac_clk  " "   -8.939           -2688.808 clockpll:pll\|dac_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130104582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.259            -301.993 clockpll:pll\|adc_clk  " "   -8.259            -301.993 clockpll:pll\|adc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130104582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.970             -66.639 clockpll:pll\|adc_clk_delay  " "   -2.970             -66.639 clockpll:pll\|adc_clk_delay " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130104582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.867             -99.321 globalclock  " "   -2.867             -99.321 globalclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130104582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.767              -0.767 ADC_control:ADC_control_inst\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start  " "   -0.767              -0.767 ADC_control:ADC_control_inst\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130104582 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512130104582 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.173 " "Worst-case hold slack is -5.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130104597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130104597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.173           -1716.758 clockpll:pll\|dac_clk  " "   -5.173           -1716.758 clockpll:pll\|dac_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130104597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.816              -6.976 globalclock  " "   -1.816              -6.976 globalclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130104597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.597              -1.517 clockpll:pll\|adc_clk  " "   -0.597              -1.517 clockpll:pll\|adc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130104597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.164              -0.164 ADC_control:ADC_control_inst\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start  " "   -0.164              -0.164 ADC_control:ADC_control_inst\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130104597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.211               0.000 DAC_control:DAC_control_inst\|tx_spi_sync  " "    0.211               0.000 DAC_control:DAC_control_inst\|tx_spi_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130104597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 clockpll:pll\|adc_clk_delay  " "    0.364               0.000 clockpll:pll\|adc_clk_delay " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130104597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424               0.000 clockpll:pll\|uart_clk  " "    0.424               0.000 clockpll:pll\|uart_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130104597 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512130104597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.164 " "Worst-case recovery slack is -4.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130104613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130104613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.164            -114.891 clockpll:pll\|uart_clk  " "   -4.164            -114.891 clockpll:pll\|uart_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130104613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.113             -47.078 clockpll:pll\|adc_clk_delay  " "   -2.113             -47.078 clockpll:pll\|adc_clk_delay " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130104613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.284             -15.319 clockpll:pll\|adc_clk  " "   -1.284             -15.319 clockpll:pll\|adc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130104613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512130104613 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.854 " "Worst-case removal slack is -1.854" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130104613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130104613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.854             -18.862 clockpll:pll\|adc_clk  " "   -1.854             -18.862 clockpll:pll\|adc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130104613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.847             -19.674 clockpll:pll\|adc_clk_delay  " "   -0.847             -19.674 clockpll:pll\|adc_clk_delay " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130104613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.295               0.000 clockpll:pll\|uart_clk  " "    3.295               0.000 clockpll:pll\|uart_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130104613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512130104613 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130104629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130104629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636           -5972.003 clockpll:pll\|dac_clk  " "   -2.636           -5972.003 clockpll:pll\|dac_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130104629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.740             -82.190 clockpll:pll\|adc_clk  " "   -0.740             -82.190 clockpll:pll\|adc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130104629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -74.002 DAC_control:DAC_control_inst\|tx_spi_sync  " "   -0.538             -74.002 DAC_control:DAC_control_inst\|tx_spi_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130104629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -40.735 clockpll:pll\|uart_clk  " "   -0.538             -40.735 clockpll:pll\|uart_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130104629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -35.988 globalclock  " "   -0.538             -35.988 globalclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130104629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -22.750 clockpll:pll\|adc_clk_delay  " "   -0.538             -22.750 clockpll:pll\|adc_clk_delay " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130104629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.771 ADC_control:ADC_control_inst\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start  " "   -0.538              -0.771 ADC_control:ADC_control_inst\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130104629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512130104629 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1512130104681 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1512130104897 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1512130106699 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1512130106969 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1512130106982 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1512130106982 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.950 " "Worst-case setup slack is -4.950" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130106986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130106986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.950            -441.112 DAC_control:DAC_control_inst\|tx_spi_sync  " "   -4.950            -441.112 DAC_control:DAC_control_inst\|tx_spi_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130106986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.801             -77.705 clockpll:pll\|uart_clk  " "   -4.801             -77.705 clockpll:pll\|uart_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130106986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.280           -1354.948 clockpll:pll\|dac_clk  " "   -4.280           -1354.948 clockpll:pll\|dac_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130106986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.951            -130.585 clockpll:pll\|adc_clk  " "   -3.951            -130.585 clockpll:pll\|adc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130106986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.202             -29.843 globalclock  " "   -1.202             -29.843 globalclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130106986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.168             -22.842 clockpll:pll\|adc_clk_delay  " "   -1.168             -22.842 clockpll:pll\|adc_clk_delay " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130106986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.449              -0.449 ADC_control:ADC_control_inst\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start  " "   -0.449              -0.449 ADC_control:ADC_control_inst\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130106986 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512130106986 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.796 " "Worst-case hold slack is -2.796" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.796            -811.433 clockpll:pll\|dac_clk  " "   -2.796            -811.433 clockpll:pll\|dac_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.921              -3.102 globalclock  " "   -0.921              -3.102 globalclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.597              -1.506 clockpll:pll\|adc_clk  " "   -0.597              -1.506 clockpll:pll\|adc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.053              -0.053 ADC_control:ADC_control_inst\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start  " "   -0.053              -0.053 ADC_control:ADC_control_inst\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.074               0.000 DAC_control:DAC_control_inst\|tx_spi_sync  " "    0.074               0.000 DAC_control:DAC_control_inst\|tx_spi_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 clockpll:pll\|uart_clk  " "    0.148               0.000 clockpll:pll\|uart_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 clockpll:pll\|adc_clk_delay  " "    0.151               0.000 clockpll:pll\|adc_clk_delay " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107002 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512130107002 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.533 " "Worst-case recovery slack is -1.533" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.533             -42.194 clockpll:pll\|uart_clk  " "   -1.533             -42.194 clockpll:pll\|uart_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.989             -19.578 clockpll:pll\|adc_clk_delay  " "   -0.989             -19.578 clockpll:pll\|adc_clk_delay " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.575              -4.845 clockpll:pll\|adc_clk  " "   -0.575              -4.845 clockpll:pll\|adc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107002 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512130107002 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.207 " "Worst-case removal slack is -1.207" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.207             -12.494 clockpll:pll\|adc_clk  " "   -1.207             -12.494 clockpll:pll\|adc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.747             -17.909 clockpll:pll\|adc_clk_delay  " "   -0.747             -17.909 clockpll:pll\|adc_clk_delay " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.305               0.000 clockpll:pll\|uart_clk  " "    1.305               0.000 clockpll:pll\|uart_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107017 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512130107017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -4734.689 clockpll:pll\|dac_clk  " "   -2.174           -4734.689 clockpll:pll\|dac_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.378              -3.743 globalclock  " "   -0.378              -3.743 globalclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.309              -6.256 clockpll:pll\|adc_clk  " "   -0.309              -6.256 clockpll:pll\|adc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.051              -0.051 DAC_control:DAC_control_inst\|tx_spi_sync  " "   -0.051              -0.051 DAC_control:DAC_control_inst\|tx_spi_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.011              -0.061 clockpll:pll\|adc_clk_delay  " "   -0.011              -0.061 clockpll:pll\|adc_clk_delay " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.036               0.000 clockpll:pll\|uart_clk  " "    0.036               0.000 clockpll:pll\|uart_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.074               0.000 ADC_control:ADC_control_inst\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start  " "    0.074               0.000 ADC_control:ADC_control_inst\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107017 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512130107017 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1512130107064 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107515 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1512130107531 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1512130107531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.644 " "Worst-case setup slack is -4.644" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.644            -414.264 DAC_control:DAC_control_inst\|tx_spi_sync  " "   -4.644            -414.264 DAC_control:DAC_control_inst\|tx_spi_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.596             -71.725 clockpll:pll\|uart_clk  " "   -4.596             -71.725 clockpll:pll\|uart_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.059           -1147.610 clockpll:pll\|dac_clk  " "   -4.059           -1147.610 clockpll:pll\|dac_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.667            -117.615 clockpll:pll\|adc_clk  " "   -3.667            -117.615 clockpll:pll\|adc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.098             -25.806 globalclock  " "   -1.098             -25.806 globalclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.012             -19.923 clockpll:pll\|adc_clk_delay  " "   -1.012             -19.923 clockpll:pll\|adc_clk_delay " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.415              -0.415 ADC_control:ADC_control_inst\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start  " "   -0.415              -0.415 ADC_control:ADC_control_inst\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107531 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512130107531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.695 " "Worst-case hold slack is -2.695" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.695            -815.508 clockpll:pll\|dac_clk  " "   -2.695            -815.508 clockpll:pll\|dac_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.020              -3.195 globalclock  " "   -1.020              -3.195 globalclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.586              -1.497 clockpll:pll\|adc_clk  " "   -0.586              -1.497 clockpll:pll\|adc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.047              -0.047 ADC_control:ADC_control_inst\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start  " "   -0.047              -0.047 ADC_control:ADC_control_inst\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.048               0.000 DAC_control:DAC_control_inst\|tx_spi_sync  " "    0.048               0.000 DAC_control:DAC_control_inst\|tx_spi_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 clockpll:pll\|adc_clk_delay  " "    0.114               0.000 clockpll:pll\|adc_clk_delay " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 clockpll:pll\|uart_clk  " "    0.132               0.000 clockpll:pll\|uart_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107546 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512130107546 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.502 " "Worst-case recovery slack is -1.502" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.502             -41.400 clockpll:pll\|uart_clk  " "   -1.502             -41.400 clockpll:pll\|uart_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.878             -17.066 clockpll:pll\|adc_clk_delay  " "   -0.878             -17.066 clockpll:pll\|adc_clk_delay " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.509              -3.848 clockpll:pll\|adc_clk  " "   -0.509              -3.848 clockpll:pll\|adc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107562 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512130107562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.142 " "Worst-case removal slack is -1.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.142             -11.901 clockpll:pll\|adc_clk  " "   -1.142             -11.901 clockpll:pll\|adc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.715             -17.376 clockpll:pll\|adc_clk_delay  " "   -0.715             -17.376 clockpll:pll\|adc_clk_delay " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.301               0.000 clockpll:pll\|uart_clk  " "    1.301               0.000 clockpll:pll\|uart_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107562 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512130107562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -4736.570 clockpll:pll\|dac_clk  " "   -2.174           -4736.570 clockpll:pll\|dac_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.393              -4.062 globalclock  " "   -0.393              -4.062 globalclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.239              -4.837 clockpll:pll\|adc_clk  " "   -0.239              -4.837 clockpll:pll\|adc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.011              -0.011 DAC_control:DAC_control_inst\|tx_spi_sync  " "   -0.011              -0.011 DAC_control:DAC_control_inst\|tx_spi_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.004              -0.017 clockpll:pll\|adc_clk_delay  " "   -0.004              -0.017 clockpll:pll\|adc_clk_delay " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.053               0.000 clockpll:pll\|uart_clk  " "    0.053               0.000 clockpll:pll\|uart_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.098               0.000 ADC_control:ADC_control_inst\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start  " "    0.098               0.000 ADC_control:ADC_control_inst\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512130107580 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512130107580 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1512130108677 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1512130108678 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "945 " "Peak virtual memory: 945 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512130108829 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 01 20:08:28 2017 " "Processing ended: Fri Dec 01 20:08:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512130108829 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512130108829 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512130108829 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512130108829 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512130110419 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512130110419 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 20:08:30 2017 " "Processing started: Fri Dec 01 20:08:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512130110419 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512130110419 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off bjt -c bjt " "Command: quartus_eda --read_settings_files=off --write_settings_files=off bjt -c bjt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512130110419 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1512130111178 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1512130111394 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "bjt.vo D:/Files/S3E1/exp/bjt_encapsulated/simulation/modelsim/ simulation " "Generated file bjt.vo in folder \"D:/Files/S3E1/exp/bjt_encapsulated/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1512130111509 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "582 " "Peak virtual memory: 582 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512130111594 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 01 20:08:31 2017 " "Processing ended: Fri Dec 01 20:08:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512130111594 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512130111594 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512130111594 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512130111594 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 17 s " "Quartus II Full Compilation was successful. 0 errors, 17 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512130112247 ""}
