// Seed: 29226245
module module_0;
  assign id_1 = (id_1 - 1);
  assign id_1 = 1;
  module_2(
      id_1, id_1, id_1, id_1
  );
endmodule
module module_1 (
    output tri id_0,
    output tri id_1,
    output wire id_2,
    output wor id_3,
    input supply1 id_4
);
  wire id_6;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  integer id_5;
endmodule
module module_3 (
    output wor id_0,
    output tri id_1
);
  integer id_3 = id_3 - 1;
  id_4 :
  assert property (@(posedge 1) id_3)
  else $display(id_3);
  module_2(
      id_3, id_3, id_4, id_3
  );
  assign id_3 = 1;
endmodule
