INFO: [VRFC 10-2263] Analyzing Verilog file "/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_Final.sim/sim_1/impl/func/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
