// Seed: 3561063728
module module_0;
  wire [-1 : -1] id_1;
  assign id_1 = ~1;
  wire id_2;
  logic id_3;
  integer id_4;
  wire id_5;
endmodule
module module_1 #(
    parameter id_8 = 32'd11
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire _id_8;
  module_0 modCall_1 ();
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic [id_8 : 1] id_12;
endmodule
