

================================================================
== Vivado HLS Report for 'ntt_2'
================================================================
* Date:           Tue Mar 19 14:03:14 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Dilithium.prj
* Solution:       encryption_unroll
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.724|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |    ?|    ?|         ?|          -|          -|     8|    no    |
        | + Loop 1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.1  |    ?|    ?|         9|          -|          -|     ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	4  / (icmp)
	2  / (!icmp)
4 --> 
	5  / true
5 --> 
	6  / (tmp_64)
	3  / (!tmp_64)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%k = alloca i32"   --->   Operation 14 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.35ns)   --->   "store i32 1, i32* %k"   --->   Operation 15 'store' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 16 [1/1] (1.35ns)   --->   "br label %1" [ntt.c:27]   --->   Operation 16 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.08>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%len = phi i29 [ 128, %0 ], [ %len_1, %6 ]" [ntt.c:27]   --->   Operation 17 'phi' 'len' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%len_cast_cast7 = zext i29 %len to i31" [ntt.c:27]   --->   Operation 18 'zext' 'len_cast_cast7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (2.08ns)   --->   "%tmp = icmp eq i29 %len, 0" [ntt.c:27]   --->   Operation 19 'icmp' 'tmp' <Predicate = true> <Delay = 2.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %tmp, label %7, label %.preheader.preheader" [ntt.c:27]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.35ns)   --->   "br label %.preheader" [ntt.c:28]   --->   Operation 22 'br' <Predicate = (!tmp)> <Delay = 1.35>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "ret void" [ntt.c:37]   --->   Operation 23 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%j = phi i31 [ %tmp_71, %5 ], [ 0, %.preheader.preheader ]" [ntt.c:28]   --->   Operation 24 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_611 = trunc i31 %j to i30" [ntt.c:28]   --->   Operation 25 'trunc' 'tmp_611' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_612 = call i23 @_ssdm_op_PartSelect.i23.i31.i32.i32(i31 %j, i32 8, i32 30)" [ntt.c:28]   --->   Operation 26 'partselect' 'tmp_612' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (2.03ns)   --->   "%icmp = icmp eq i23 %tmp_612, 0" [ntt.c:28]   --->   Operation 27 'icmp' 'icmp' <Predicate = true> <Delay = 2.03> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp, label %2, label %6" [ntt.c:28]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%k_load = load i32* %k" [ntt.c:29]   --->   Operation 29 'load' 'k_load' <Predicate = (icmp)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_61 = zext i32 %k_load to i64" [ntt.c:29]   --->   Operation 30 'zext' 'tmp_61' <Predicate = (icmp)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zetas_addr = getelementptr [256 x i23]* @zetas, i64 0, i64 %tmp_61" [ntt.c:29]   --->   Operation 31 'getelementptr' 'zetas_addr' <Predicate = (icmp)> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (2.77ns)   --->   "%zeta = load i23* %zetas_addr, align 4" [ntt.c:29]   --->   Operation 32 'load' 'zeta' <Predicate = (icmp)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 256> <ROM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_614 = call i28 @_ssdm_op_PartSelect.i28.i29.i32.i32(i29 %len, i32 1, i32 28)" [ntt.c:27]   --->   Operation 33 'partselect' 'tmp_614' <Predicate = (!icmp)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%len_1 = zext i28 %tmp_614 to i29" [ntt.c:27]   --->   Operation 34 'zext' 'len_1' <Predicate = (!icmp)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br label %1" [ntt.c:27]   --->   Operation 35 'br' <Predicate = (!icmp)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.01>
ST_4 : Operation 36 [1/1] (2.18ns)   --->   "%k_3 = add i32 1, %k_load" [ntt.c:29]   --->   Operation 36 'add' 'k_3' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/2] (2.77ns)   --->   "%zeta = load i23* %zetas_addr, align 4" [ntt.c:29]   --->   Operation 37 'load' 'zeta' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 256> <ROM>
ST_4 : Operation 38 [1/1] (2.15ns)   --->   "%tmp_62 = add i31 %len_cast_cast7, %j" [ntt.c:30]   --->   Operation 38 'add' 'tmp_62' <Predicate = true> <Delay = 2.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_613 = trunc i31 %tmp_62 to i30" [ntt.c:30]   --->   Operation 39 'trunc' 'tmp_613' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (2.10ns)   --->   "%tmp_63 = icmp ugt i31 %j, %tmp_62" [ntt.c:28]   --->   Operation 40 'icmp' 'tmp_63' <Predicate = true> <Delay = 2.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.75ns)   --->   "%start = select i1 %tmp_63, i30 %tmp_611, i30 %tmp_613" [ntt.c:28]   --->   Operation 41 'select' 'start' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%start_cast = zext i30 %start to i31" [ntt.c:28]   --->   Operation 42 'zext' 'start_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_122_cast = zext i23 %zeta to i55" [ntt.c:30]   --->   Operation 43 'zext' 'tmp_122_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.35ns)   --->   "br label %3" [ntt.c:30]   --->   Operation 44 'br' <Predicate = true> <Delay = 1.35>

State 5 <SV = 4> <Delay = 4.90>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%j5 = phi i30 [ %tmp_611, %2 ], [ %j_5, %4 ]"   --->   Operation 45 'phi' 'j5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%j5_cast2 = zext i30 %j5 to i31" [ntt.c:30]   --->   Operation 46 'zext' 'j5_cast2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (2.09ns)   --->   "%tmp_64 = icmp ult i30 %j5, %tmp_613" [ntt.c:30]   --->   Operation 47 'icmp' 'tmp_64' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %tmp_64, label %4, label %5" [ntt.c:30]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (2.13ns)   --->   "%tmp_65 = add i31 %j5_cast2, %len_cast_cast7" [ntt.c:31]   --->   Operation 49 'add' 'tmp_65' <Predicate = (tmp_64)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_66 = zext i31 %tmp_65 to i64" [ntt.c:31]   --->   Operation 50 'zext' 'tmp_66' <Predicate = (tmp_64)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%p_addr = getelementptr [256 x i32]* %p, i64 0, i64 %tmp_66" [ntt.c:31]   --->   Operation 51 'getelementptr' 'p_addr' <Predicate = (tmp_64)> <Delay = 0.00>
ST_5 : Operation 52 [2/2] (2.77ns)   --->   "%p_load = load i32* %p_addr, align 4" [ntt.c:31]   --->   Operation 52 'load' 'p_load' <Predicate = (tmp_64)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_67 = zext i30 %j5 to i64" [ntt.c:32]   --->   Operation 53 'zext' 'tmp_67' <Predicate = (tmp_64)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%p_addr_1 = getelementptr [256 x i32]* %p, i64 0, i64 %tmp_67" [ntt.c:32]   --->   Operation 54 'getelementptr' 'p_addr_1' <Predicate = (tmp_64)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (2.13ns)   --->   "%j_5 = add i30 1, %j5" [ntt.c:30]   --->   Operation 55 'add' 'j_5' <Predicate = (tmp_64)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (2.13ns)   --->   "%tmp_71 = add i31 %len_cast_cast7, %start_cast" [ntt.c:28]   --->   Operation 56 'add' 'tmp_71' <Predicate = (!tmp_64)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (1.35ns)   --->   "store i32 %k_3, i32* %k" [ntt.c:29]   --->   Operation 57 'store' <Predicate = (!tmp_64)> <Delay = 1.35>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "br label %.preheader" [ntt.c:28]   --->   Operation 58 'br' <Predicate = (!tmp_64)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.77>
ST_6 : Operation 59 [1/2] (2.77ns)   --->   "%p_load = load i32* %p_addr, align 4" [ntt.c:31]   --->   Operation 59 'load' 'p_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 7 <SV = 6> <Delay = 6.88>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_126_cast = zext i32 %p_load to i55" [ntt.c:31]   --->   Operation 60 'zext' 'tmp_126_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (6.88ns)   --->   "%a_assign = mul i55 %tmp_126_cast, %tmp_122_cast" [ntt.c:31]   --->   Operation 61 'mul' 'a_assign' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_615 = trunc i55 %a_assign to i32" [reduce.c:19->ntt.c:31]   --->   Operation 62 'trunc' 'tmp_615' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.88>
ST_8 : Operation 63 [1/1] (6.88ns)   --->   "%t = mul i32 -58728449, %tmp_615" [reduce.c:19->ntt.c:31]   --->   Operation 63 'mul' 't' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.88>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%t_25_cast = zext i32 %t to i55" [reduce.c:20->ntt.c:31]   --->   Operation 64 'zext' 't_25_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (6.88ns)   --->   "%t_18 = mul i55 8380417, %t_25_cast" [reduce.c:21->ntt.c:31]   --->   Operation 65 'mul' 't_18' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.77>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%a_assign_cast1 = zext i55 %a_assign to i56" [ntt.c:31]   --->   Operation 66 'zext' 'a_assign_cast1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%t_26_cast = zext i55 %t_18 to i56" [reduce.c:21->ntt.c:31]   --->   Operation 67 'zext' 't_26_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (2.77ns)   --->   "%t_19 = add i56 %t_26_cast, %a_assign_cast1" [reduce.c:22->ntt.c:31]   --->   Operation 68 'add' 't_19' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_s = call i24 @_ssdm_op_PartSelect.i24.i56.i32.i32(i56 %t_19, i32 32, i32 55)" [reduce.c:23->ntt.c:31]   --->   Operation 69 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 70 [2/2] (2.77ns)   --->   "%p_load_1 = load i32* %p_addr_1, align 4" [ntt.c:32]   --->   Operation 70 'load' 'p_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 11 <SV = 10> <Delay = 7.72>
ST_11 : Operation 71 [1/2] (2.77ns)   --->   "%p_load_1 = load i32* %p_addr_1, align 4" [ntt.c:32]   --->   Operation 71 'load' 'p_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 72 [1/1] (2.01ns)   --->   "%tmp_68 = sub i24 -16382, %tmp_s" [ntt.c:32]   --->   Operation 72 'sub' 'tmp_68' <Predicate = true> <Delay = 2.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_129_cast = zext i24 %tmp_68 to i32" [ntt.c:32]   --->   Operation 73 'zext' 'tmp_129_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (2.18ns)   --->   "%tmp_69 = add i32 %p_load_1, %tmp_129_cast" [ntt.c:32]   --->   Operation 74 'add' 'tmp_69' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 75 [1/1] (2.77ns)   --->   "store i32 %tmp_69, i32* %p_addr, align 4" [ntt.c:32]   --->   Operation 75 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 12 <SV = 11> <Delay = 2.77>
ST_12 : Operation 76 [2/2] (2.77ns)   --->   "%p_load_2 = load i32* %p_addr_1, align 4" [ntt.c:33]   --->   Operation 76 'load' 'p_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 13 <SV = 12> <Delay = 7.72>
ST_13 : Operation 77 [1/1] (0.00ns)   --->   "%t_20 = zext i24 %tmp_s to i32" [reduce.c:23->ntt.c:31]   --->   Operation 77 'zext' 't_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 78 [1/2] (2.77ns)   --->   "%p_load_2 = load i32* %p_addr_1, align 4" [ntt.c:33]   --->   Operation 78 'load' 'p_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 79 [1/1] (2.18ns)   --->   "%tmp_70 = add i32 %p_load_2, %t_20" [ntt.c:33]   --->   Operation 79 'add' 'tmp_70' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 80 [1/1] (2.77ns)   --->   "store i32 %tmp_70, i32* %p_addr_1, align 4" [ntt.c:33]   --->   Operation 80 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 81 [1/1] (0.00ns)   --->   "br label %3" [ntt.c:30]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	'alloca' operation ('k') [3]  (0 ns)
	'store' operation of constant 1 on local variable 'k' [4]  (1.35 ns)

 <State 2>: 2.09ns
The critical path consists of the following:
	'phi' operation ('len', ntt.c:27) with incoming values : ('len_1', ntt.c:27) [7]  (0 ns)
	'icmp' operation ('tmp', ntt.c:27) [9]  (2.09 ns)

 <State 3>: 2.77ns
The critical path consists of the following:
	'load' operation ('k_load', ntt.c:29) on local variable 'k' [21]  (0 ns)
	'getelementptr' operation ('zetas_addr', ntt.c:29) [24]  (0 ns)
	'load' operation ('zeta', ntt.c:29) on array 'zetas' [25]  (2.77 ns)

 <State 4>: 5.01ns
The critical path consists of the following:
	'add' operation ('tmp_62', ntt.c:30) [26]  (2.16 ns)
	'icmp' operation ('tmp_63', ntt.c:28) [28]  (2.1 ns)
	'select' operation ('start', ntt.c:28) [29]  (0.751 ns)

 <State 5>: 4.91ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('tmp_611', ntt.c:28) ('j', ntt.c:30) [34]  (0 ns)
	'add' operation ('tmp_65', ntt.c:31) [39]  (2.14 ns)
	'getelementptr' operation ('p_addr', ntt.c:31) [41]  (0 ns)
	'load' operation ('p_load', ntt.c:31) on array 'p' [42]  (2.77 ns)

 <State 6>: 2.77ns
The critical path consists of the following:
	'load' operation ('p_load', ntt.c:31) on array 'p' [42]  (2.77 ns)

 <State 7>: 6.88ns
The critical path consists of the following:
	'mul' operation ('a', ntt.c:31) [44]  (6.88 ns)

 <State 8>: 6.88ns
The critical path consists of the following:
	'mul' operation ('t', reduce.c:19->ntt.c:31) [47]  (6.88 ns)

 <State 9>: 6.88ns
The critical path consists of the following:
	'mul' operation ('t', reduce.c:21->ntt.c:31) [49]  (6.88 ns)

 <State 10>: 2.78ns
The critical path consists of the following:
	'add' operation ('t', reduce.c:22->ntt.c:31) [51]  (2.78 ns)

 <State 11>: 7.72ns
The critical path consists of the following:
	'load' operation ('p_load_1', ntt.c:32) on array 'p' [56]  (2.77 ns)
	'add' operation ('tmp_69', ntt.c:32) [59]  (2.18 ns)
	'store' operation (ntt.c:32) of variable 'tmp_69', ntt.c:32 on array 'p' [60]  (2.77 ns)

 <State 12>: 2.77ns
The critical path consists of the following:
	'load' operation ('p_load_2', ntt.c:33) on array 'p' [61]  (2.77 ns)

 <State 13>: 7.72ns
The critical path consists of the following:
	'load' operation ('p_load_2', ntt.c:33) on array 'p' [61]  (2.77 ns)
	'add' operation ('tmp_70', ntt.c:33) [62]  (2.18 ns)
	'store' operation (ntt.c:33) of variable 'tmp_70', ntt.c:33 on array 'p' [63]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
