//: version "1.8.7"

module CLL(Ci, C0, C4, G, P);
//: interface  /sz:(550, 62) /bd:[ Ti0>G[3:0](125/550) Ti1>P[3:0](250/550) Li0>C0(32/62) To0<Ci[2:0](384/550) Ro0<C4(30/62) ]
input C0;    //: /sn:0 {0}(326,329)(412,329){1}
input [3:0] G;    //: /sn:0 {0}(388,209)(491,209){1}
//: {2}(492,209)(649,209){3}
//: {4}(650,209)(816,209){5}
//: {6}(817,209)(986,209){7}
//: {8}(987,209)(1060,209){9}
output C4;    //: /sn:0 {0}(1018,332)(1101,332){1}
input [3:0] P;    //: /sn:0 {0}(389,159)(448,159){1}
//: {2}(449,159)(606,159){3}
//: {4}(607,159)(773,159){5}
//: {6}(774,159)(943,159){7}
//: {8}(944,159)(1050,159){9}
input [2:0] Ci;    //: /sn:0 /dp:1 {0}(958,435)(989,435){1}
wire w6;    //: /sn:0 {0}(681,332)(705,332){1}
//: {2}(709,332)(737,332){3}
//: {4}(707,334)(707,435)(952,435){5}
wire w7;    //: /sn:0 {0}(774,163)(774,277){1}
wire w4;    //: /sn:0 {0}(650,213)(650,277){1}
wire w3;    //: /sn:0 {0}(523,329)(545,329){1}
//: {2}(549,329)(570,329){3}
//: {4}(547,331)(547,445)(952,445){5}
wire w0;    //: /sn:0 {0}(449,163)(449,274){1}
wire w12;    //: /sn:0 {0}(987,213)(987,277){1}
wire w1;    //: /sn:0 {0}(492,213)(492,274){1}
wire w8;    //: /sn:0 {0}(817,213)(817,277){1}
wire w11;    //: /sn:0 {0}(944,163)(944,277){1}
wire w2;    //: /sn:0 {0}(607,163)(607,277){1}
wire w15;    //: /sn:0 {0}(952,425)(878,425)(878,334){1}
//: {2}(880,332)(907,332){3}
//: {4}(876,332)(848,332){5}
//: enddecls

  Ci g8 (.G(w8), .P(w7), .Ci(w6), .Co(w15));   //: @(738, 278) /sz:(109, 98) /sn:0 /p:[ Ti0>1 Ti1>1 Li0>3 Ro0<5 ]
  //: input g4 (Ci) @(991,435) /sn:0 /R:2 /w:[ 1 ]
  concat g16 (.I0(w3), .I1(w6), .I2(w15), .Z(Ci));   //: @(957,435) /sn:0 /w:[ 5 5 0 0 ] /dr:0
  //: input g3 (C0) @(324,329) /sn:0 /w:[ 0 ]
  //: output g17 (C4) @(1098,332) /sn:0 /w:[ 1 ]
  //: input g2 (G) @(386,209) /sn:0 /w:[ 0 ]
  //: input g1 (P) @(387,159) /sn:0 /w:[ 0 ]
  //: joint g18 (w3) @(547, 329) /w:[ 2 -1 1 4 ]
  tran g10(.Z(w2), .I(P[1]));   //: @(607,157) /sn:0 /R:1 /w:[ 0 3 4 ] /ss:1
  tran g6(.Z(w1), .I(G[0]));   //: @(492,207) /sn:0 /R:1 /w:[ 0 1 2 ] /ss:1
  Ci g9 (.G(w12), .P(w11), .Ci(w15), .Co(C4));   //: @(908, 278) /sz:(109, 98) /sn:0 /p:[ Ti0>1 Ti1>1 Li0>3 Ro0<0 ]
  Ci g7 (.G(w4), .P(w2), .Ci(w3), .Co(w6));   //: @(571, 278) /sz:(109, 98) /sn:0 /p:[ Ti0>1 Ti1>1 Li0>3 Ro0<0 ]
  tran g12(.Z(w7), .I(P[2]));   //: @(774,157) /sn:0 /R:1 /w:[ 0 5 6 ] /ss:1
  tran g14(.Z(w11), .I(P[3]));   //: @(944,157) /sn:0 /R:1 /w:[ 0 7 8 ] /ss:1
  tran g11(.Z(w4), .I(G[1]));   //: @(650,207) /sn:0 /R:1 /w:[ 0 3 4 ] /ss:1
  tran g5(.Z(w0), .I(P[0]));   //: @(449,157) /sn:0 /R:1 /w:[ 0 1 2 ] /ss:1
  //: joint g19 (w6) @(707, 332) /w:[ 2 -1 1 4 ]
  //: joint g20 (w15) @(878, 332) /w:[ 2 -1 4 1 ]
  tran g15(.Z(w12), .I(G[3]));   //: @(987,207) /sn:0 /R:1 /w:[ 0 7 8 ] /ss:1
  Ci g0 (.G(w1), .P(w0), .Ci(C0), .Co(w3));   //: @(413, 275) /sz:(109, 99) /sn:0 /p:[ Ti0>1 Ti1>1 Li0>1 Ro0<0 ]
  tran g13(.Z(w8), .I(G[2]));   //: @(817,207) /sn:0 /R:1 /w:[ 0 5 6 ] /ss:1

endmodule

module PFA(B, S, A, Gi, Pi, Cin);
//: interface  /sz:(105, 86) /bd:[ Ti0>A(76/223) Ti1>B(147/223) Li0>Cin(73/151) Ro0<S(36/151) Ro1<Gi(113/151) Ro2<Pi(74/151) ]
input B;    //: /sn:0 {0}(312,108)(254,108){1}
//: {2}(250,108)(207,108){3}
//: {4}(252,110)(252,153){5}
//: {6}(254,155)(405,155){7}
//: {8}(252,157)(252,183)(404,183){9}
output Gi;    //: /sn:0 {0}(425,181)(453,181){1}
input A;    //: /sn:0 {0}(207,98)(281,98){1}
//: {2}(285,98)(302,98)(302,103)(312,103){3}
//: {4}(283,100)(283,148){5}
//: {6}(285,150)(405,150){7}
//: {8}(283,152)(283,178)(404,178){9}
input Cin;    //: /sn:0 {0}(199,136)(227,136)(227,127)(403,127){1}
output Pi;    //: /sn:0 /dp:1 {0}(426,153)(453,153){1}
output S;    //: /sn:0 /dp:1 {0}(424,125)(449,125){1}
wire w2;    //: /sn:0 {0}(333,106)(400,106)(400,122)(403,122){1}
//: enddecls

  //: input g8 (B) @(205,108) /sn:0 /w:[ 3 ]
  //: joint g4 (A) @(283, 98) /w:[ 2 -1 1 4 ]
  and g3 (.I0(A), .I1(B), .Z(Gi));   //: @(415,181) /sn:0 /delay:" 5" /w:[ 9 9 0 ]
  or g2 (.I0(A), .I1(B), .Z(Pi));   //: @(416,153) /sn:0 /delay:" 5" /w:[ 7 7 0 ]
  xor g1 (.I0(w2), .I1(Cin), .Z(S));   //: @(414,125) /sn:0 /delay:" 6" /w:[ 1 1 0 ]
  //: output g10 (S) @(446,125) /sn:0 /w:[ 1 ]
  //: joint g6 (B) @(252, 108) /w:[ 1 -1 2 4 ]
  //: input g9 (A) @(205,98) /sn:0 /w:[ 0 ]
  //: joint g7 (B) @(252, 155) /w:[ 6 5 -1 8 ]
  //: output g12 (Gi) @(450,181) /sn:0 /w:[ 1 ]
  //: output g11 (Pi) @(450,153) /sn:0 /w:[ 1 ]
  //: joint g5 (A) @(283, 150) /w:[ 6 5 -1 8 ]
  xor g0 (.I0(A), .I1(B), .Z(w2));   //: @(323,106) /sn:0 /delay:" 6" /w:[ 3 0 0 ]
  //: input g13 (Cin) @(197,136) /sn:0 /w:[ 0 ]

endmodule

module Ci(Ci, G, P);
//: interface  /sz:(109, 98) /bd:[ Ti0>P(36/109) Ti1>G(79/109) Li0>Ci(54/98) Ro0<Co(54/98) ]
input G;    //: /sn:0 /dp:1 {0}(648,263)(624,263)(624,241)(578,241){1}
input P;    //: /sn:0 {0}(512,278)(545,278)(545,295)(578,295){1}
input Ci;    //: /sn:0 /dp:1 {0}(578,300)(545,300)(545,316)(513,316){1}
wire Co0;    //: /sn:0 /dp:1 {0}(669,266)(681,266){1}
wire Co;    //: /sn:0 /dp:1 {0}(599,298)(623,298)(623,268)(648,268){1}
//: enddecls

  and g4 (.I0(P), .I1(Ci), .Z(Co));   //: @(589,298) /sn:0 /delay:" 5" /w:[ 1 0 0 ]
  //: input g2 (Ci) @(511,316) /sn:0 /w:[ 1 ]
  //: input g1 (G) @(576,241) /sn:0 /w:[ 1 ]
  or g5 (.I0(G), .I1(Co), .Z(Co0));   //: @(659,266) /sn:0 /delay:" 5" /w:[ 0 1 0 ]
  //: input g0 (P) @(510,278) /sn:0 /w:[ 0 ]

endmodule

module CLA_4b(C4, S, B, A, C0);
//: interface  /sz:(318, 206) /bd:[ Ti0>A[3:0](81/318) Ti1>B[3:0](225/318) Li0>C0(89/206) Bo0<S(150/318) Ro0<C4(94/206) ]
input [3:0] B;    //: /sn:0 {0}(317,123)(401,123){1}
//: {2}(402,123)(591,123){3}
//: {4}(592,123)(775,123){5}
//: {6}(776,123)(962,123){7}
//: {8}(963,123)(1022,123){9}
input C0;    //: /sn:0 {0}(269,244)(296,244){1}
//: {2}(300,244)(332,244){3}
//: {4}(298,246)(298,509)(389,509){5}
input [3:0] A;    //: /sn:0 {0}(317,83)(367,83){1}
//: {2}(368,83)(557,83){3}
//: {4}(558,83)(741,83){5}
//: {6}(742,83)(928,83){7}
//: {8}(929,83)(1027,83){9}
output C4;    //: /sn:0 {0}(941,507)(996,507){1}
output [3:0] S;    //: /sn:0 /dp:1 {0}(1281,160)(1212,160){1}
wire w16;    //: /sn:0 {0}(1000,261)(1009,261)(1009,383)(530,383)(530,445){1}
wire w13;    //: /sn:0 {0}(963,196)(963,127){1}
wire w6;    //: /sn:0 {0}(742,199)(742,87){1}
wire w7;    //: /sn:0 {0}(776,199)(776,127){1}
wire [3:0] w34;    //: /sn:0 {0}(640,451)(640,476){1}
wire w25;    //: /sn:0 /dp:1 {0}(1206,155)(639,155)(639,222)(629,222){1}
wire w4;    //: /sn:0 {0}(439,267)(461,267)(461,389)(500,389)(500,445){1}
wire w22;    //: /sn:0 {0}(629,266)(637,266)(637,341)(510,341)(510,445){1}
wire w3;    //: /sn:0 {0}(439,223)(459,223)(459,145)(1206,145){1}
wire w0;    //: /sn:0 {0}(368,202)(368,87){1}
wire [3:0] w29;    //: /sn:0 /dp:1 {0}(515,451)(515,476){1}
wire w19;    //: /sn:0 {0}(592,201)(592,127){1}
wire w18;    //: /sn:0 {0}(558,201)(558,87){1}
wire w12;    //: /sn:0 {0}(929,196)(929,87){1}
wire w23;    //: /sn:0 {0}(629,244)(645,244)(645,445){1}
wire w10;    //: /sn:0 {0}(813,264)(821,264)(821,353)(520,353)(520,445){1}
wire w1;    //: /sn:0 {0}(402,202)(402,127){1}
wire w27;    //: /sn:0 {0}(1206,165)(833,165)(833,220)(813,220){1}
wire w17;    //: /sn:0 {0}(1000,239)(1051,239)(1051,393)(625,393)(625,445){1}
wire w28;    //: /sn:0 {0}(1206,175)(1030,175)(1030,217)(1000,217){1}
wire w14;    //: /sn:0 {0}(893,238)(872,238)(872,368)(764,368)(764,436){1}
wire w2;    //: /sn:0 /dp:1 {0}(784,436)(784,309)(503,309)(503,243)(522,243){1}
wire w11;    //: /sn:0 {0}(813,242)(850,242)(850,404)(635,404)(635,445){1}
wire [2:0] w15;    //: /sn:0 /dp:1 {0}(774,442)(774,476){1}
wire w5;    //: /sn:0 {0}(439,245)(485,245)(485,362)(655,362)(655,445){1}
wire w9;    //: /sn:0 /dp:1 {0}(774,436)(774,331)(692,331)(692,240)(706,240){1}
//: enddecls

  tran g8(.Z(w1), .I(B[0]));   //: @(402,121) /sn:0 /R:1 /w:[ 1 1 2 ] /ss:1
  PFA g4 (.B(w7), .A(w6), .Cin(w9), .Pi(w11), .Gi(w10), .S(w27));   //: @(707, 200) /sz:(105, 86) /sn:0 /p:[ Ti0>0 Ti1>0 Li0>1 Ro0<0 Ro1<0 Ro2<1 ]
  //: output g16 (C4) @(993,507) /sn:0 /w:[ 1 ]
  CLL g3 (.P(w34), .G(w29), .C0(C0), .Ci(w15), .C4(C4));   //: @(390, 477) /sz:(550, 62) /sn:0 /p:[ Ti0>1 Ti1>1 Li0>5 To0<1 Ro0<0 ]
  //: output g17 (S) @(1278,160) /sn:0 /w:[ 0 ]
  //: input g2 (B) @(315,123) /sn:0 /w:[ 0 ]
  //: input g1 (A) @(315,83) /sn:0 /w:[ 0 ]
  //: joint g18 (C0) @(298, 244) /w:[ 2 -1 1 4 ]
  tran g10(.Z(w19), .I(B[1]));   //: @(592,121) /sn:0 /R:1 /w:[ 1 3 4 ] /ss:1
  PFA g6 (.B(w19), .A(w18), .Cin(w2), .Pi(w23), .Gi(w22), .S(w25));   //: @(523, 202) /sz:(105, 86) /sn:0 /p:[ Ti0>0 Ti1>0 Li0>1 Ro0<0 Ro1<0 Ro2<1 ]
  tran g9(.Z(w18), .I(A[1]));   //: @(558,81) /sn:0 /R:1 /w:[ 1 3 4 ] /ss:1
  tran g7(.Z(w0), .I(A[0]));   //: @(368,81) /sn:0 /R:1 /w:[ 1 1 2 ] /ss:1
  concat g22 (.I0(w3), .I1(w25), .I2(w27), .I3(w28), .Z(S));   //: @(1211,160) /sn:0 /w:[ 1 0 0 0 1 ] /dr:1
  tran g12(.Z(w7), .I(B[2]));   //: @(776,121) /sn:0 /R:1 /w:[ 1 5 6 ] /ss:1
  tran g14(.Z(w13), .I(B[3]));   //: @(963,121) /sn:0 /R:1 /w:[ 1 7 8 ] /ss:1
  tran g11(.Z(w6), .I(A[2]));   //: @(742,81) /sn:0 /R:1 /w:[ 1 5 6 ] /ss:1
  PFA g5 (.B(w13), .A(w12), .Cin(w14), .Pi(w17), .Gi(w16), .S(w28));   //: @(894, 197) /sz:(105, 86) /sn:0 /p:[ Ti0>0 Ti1>0 Li0>0 Ro0<0 Ro1<0 Ro2<1 ]
  concat g21 (.I0(w2), .I1(w9), .I2(w14), .Z(w15));   //: @(774,441) /sn:0 /R:3 /w:[ 0 0 1 0 ] /dr:1
  concat g19 (.I0(w4), .I1(w22), .I2(w10), .I3(w16), .Z(w29));   //: @(515,450) /sn:0 /R:3 /w:[ 1 1 1 1 0 ] /dr:0
  concat g20 (.I0(w5), .I1(w23), .I2(w11), .I3(w17), .Z(w34));   //: @(640,450) /sn:0 /R:3 /w:[ 1 1 1 1 0 ] /dr:1
  //: input g15 (C0) @(267,244) /sn:0 /w:[ 0 ]
  PFA g0 (.B(w1), .A(w0), .Cin(C0), .Pi(w5), .Gi(w4), .S(w3));   //: @(333, 203) /sz:(105, 86) /sn:0 /p:[ Ti0>0 Ti1>0 Li0>3 Ro0<0 Ro1<0 Ro2<0 ]
  tran g13(.Z(w12), .I(A[3]));   //: @(929,81) /sn:0 /R:1 /w:[ 1 7 8 ] /ss:1

endmodule

module main;    //: root_module
wire [3:0] w4;    //: /sn:0 /dp:1 {0}(684,453)(684,491){1}
wire w0;    //: /sn:0 {0}(921,340)(853,340){1}
wire [3:0] w3;    //: /sn:0 {0}(759,194)(759,245){1}
wire [3:0] w2;    //: /sn:0 {0}(615,194)(615,245){1}
wire w5;    //: /sn:0 {0}(426,335)(533,335){1}
//: enddecls

  led g4 (.I(w0));   //: @(928,340) /sn:0 /R:3 /w:[ 0 ] /type:3
  //: switch g3 (w5) @(409,335) /sn:0 /w:[ 0 ] /st:0
  //: dip g2 (w3) @(759,184) /sn:0 /w:[ 0 ] /st:10
  //: dip g1 (w2) @(615,184) /sn:0 /w:[ 0 ] /st:5
  led g5 (.I(w4));   //: @(684,498) /sn:0 /R:2 /w:[ 1 ] /type:3
  CLA_4b g0 (.B(w3), .A(w2), .C0(w5), .S(w4), .C4(w0));   //: @(534, 246) /sz:(318, 206) /sn:0 /p:[ Ti0>1 Ti1>1 Li0>1 Bo0<0 Ro0<1 ]

endmodule
