Warning: RESIZE_BILINEAR 'DeepLabV3_Plus/activation_decoder_2_upsample/resize/ResizeBilinear;StatefulPartitionedCall/DeepLabV3_Plus/activation_decoder_2_upsample/resize/ResizeBilinear' is not supported on the NPU. Placing on CPU instead
 - Half_pixel_centers for resize bilinear requires that OFM W and H is 2x IFM W and H
   Op has ifm_shape=[1, 50, 100, 256], ofm_shape=[1, 200, 400, 256] and half_pixel_centers=True
Warning: RESIZE_BILINEAR 'DeepLabV3_Plus/relu_final_upsample/resize/ResizeBilinear;StatefulPartitionedCall/DeepLabV3_Plus/relu_final_upsample/resize/ResizeBilinear' is not supported on the NPU. Placing on CPU instead
 - The width and height of the IFM and OFM must match one of the following criteria:
        IFM W and H must both be 1
        IFM must match OFM
        W and H scaling must be equal and OFM W-1 and H-1 must be 2x/4x/8x IFM W-1 and H-1, if align_corners is True
        W and H scaling must be equal and OFM W and H must be 2x/4x/8x IFM W and H, if align_corners is False
   Op has ifm_shape=[1, 13, 25, 256], ofm_shape=[1, 50, 100, 256] and align_corners=False
Warning: RESIZE_BILINEAR 'DeepLabV3_Plus/relu_1_upsample/resize/ResizeBilinear;StatefulPartitionedCall/DeepLabV3_Plus/relu_1_upsample/resize/ResizeBilinear' is not supported on the NPU. Placing on CPU instead
 - Half_pixel_centers for resize bilinear requires that OFM W and H is 2x IFM W and H
   Op has ifm_shape=[1, 1, 1, 256], ofm_shape=[1, 13, 25, 256] and half_pixel_centers=True
Warning: AVERAGE_POOL_2D 'DeepLabV3_Plus/average_pooling/AvgPool;StatefulPartitionedCall/DeepLabV3_Plus/average_pooling/AvgPool' is not supported on the NPU. Placing on CPU instead
 - Stride values for both width and height must be in the range [1, 3]
   Op has stride WxH as: 25x13
Warning: ResizeBilinear operation is unknown or unsupported, placing on CPU
Warning: ResizeBilinear operation is unknown or unsupported, placing on CPU
Warning: ResizeBilinear operation is unknown or unsupported, placing on CPU
Warning: AvgPool operation is unknown or unsupported, placing on CPU

Network summary for model_full_integer_quant
Accelerator configuration               Ethos_U65_256
System configuration                 internal-default
Memory mode                          internal-default
Accelerator clock                                1000 MHz
Design peak SRAM bandwidth                      16.00 GB/s
Design peak DRAM bandwidth                       3.75 GB/s

Total SRAM used                                378.80 KiB
Total DRAM used                              57477.19 KiB

CPU operators = 4 (3.9%)
NPU operators = 99 (96.1%)

Average SRAM bandwidth                           0.35 GB/s
Input   SRAM bandwidth                          71.67 MB/batch
Weight  SRAM bandwidth                          96.17 MB/batch
Output  SRAM bandwidth                           0.00 MB/batch
Total   SRAM bandwidth                         167.92 MB/batch
Total   SRAM bandwidth            per input    167.92 MB/inference (batch size 1)

Average DRAM bandwidth                           1.44 GB/s
Input   DRAM bandwidth                         404.87 MB/batch
Weight  DRAM bandwidth                         240.21 MB/batch
Output  DRAM bandwidth                          54.43 MB/batch
Total   DRAM bandwidth                         699.60 MB/batch
Total   DRAM bandwidth            per input    699.60 MB/inference (batch size 1)

Neural network macs                       61818065024 MACs/batch
Network Tops/s                                   0.25 Tops/s

NPU cycles                                  396488231 cycles/batch
SRAM Access cycles                            5413472 cycles/batch
DRAM Access cycles                          468068203 cycles/batch
On-chip Flash Access cycles                         0 cycles/batch
Off-chip Flash Access cycles                        0 cycles/batch
Total cycles                                486601865 cycles/batch

Batch Inference time               486.60 ms,    2.06 inferences/s (batch size 1)

