INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx_Vivado_SDK_2019.1_0524_1430/6_single_cycle_cpu/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx_Vivado_SDK_2019.1_0524_1430/6_single_cycle_cpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx_Vivado_SDK_2019.1_0524_1430/6_single_cycle_cpu/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx_Vivado_SDK_2019.1_0524_1430/6_single_cycle_cpu/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx_Vivado_SDK_2019.1_0524_1430/6_single_cycle_cpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx_Vivado_SDK_2019.1_0524_1430/6_single_cycle_cpu/single_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu
WARNING: [VRFC 10-3380] identifier 'rs_value' is used before its declaration [C:/Xilinx_Vivado_SDK_2019.1_0524_1430/6_single_cycle_cpu/single_cycle_cpu.v:123]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx_Vivado_SDK_2019.1_0524_1430/6_single_cycle_cpu/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
