// Seed: 539957816
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  always id_5 <= 1;
  assign id_1 = id_2[1 : 1] == 1'b0;
  logic id_6;
  logic id_7 = id_6;
endmodule
