library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity Buffer_80bits is
	port (
		CLK : in std_logic;
		RSTb : in std_logic;
                STREAM_IN : in std_logic_vector (3 downto 0);
		STREAM_OUT : out std_logic_vector (79 downto 0)

	);
end entity Buffer_80bits;

architecture Behavior of Buffer_80bits is

signal nb_loops : unsigned(7 downto 0);
constant NB_LOOPS_RUN : unsigned(7 downto 0) := "00010100"; -- initialized at 160
signal s_out_inter : std_logic_vector (79 downto 0);

begin
	STACK_BITS: process(CLK, rstb)
	begin
        
            if (RSTb ='0') then
                s_out_inter <= (others => '0');
        	STREAM_OUT <= (others => '0');
		nb_loops <= "00000000";

            elsif (CLK'event and CLK='1') then
			
                if (nb_loops >= NB_LOOPS_RUN) then
                	nb_loops <= "00000000";
                       STREAM_OUT<= s_out_inter;
		else 
			s_out_inter <= s_out_inter (75 downto 0) & STREAM_IN ;
			nb_loops <= nb_loops + "00000001";
		end if;
		
              
	     end if;
        end process;
--STREAM_OUT <= s_out;
end architecture;

