# Project-2
This repo contains codes from my Project 2 class.

## Directory Info

- `Diagrams`: contains diagrams in DRAWIO format, which can be opened in [Draw.io](https://app.diagrams.net), and PNG format.
- `RTL`: contains the Verilog source code of the project.

## Modules' Status

Module | Description | Status
-|-|-
AddSub | Integer adder/subtractor | Untested
And_Or_Xor | Integer logical AND/OR/XOR | Untested
Cmp | Integer comparator | Untested
IntToFP | Integer to floating-point Converter | Untested
Shift| Integer logical/arithmetic left/right Shifter | Untested
FP_AddSub | Floating-point adder/subtractor | Untested
FP_Cmp | Floating-point comparator | Untested
FP_Div | Floating-point divisor | Untested
FP_Mul | Floating-point multiplier | Untested
FP_Convert | Floating-point converter (32-bit FP to 64-bit FP and vice versa) | Untested
FP_Int_Convert | Floating-point to Integer Converter | Untested
FP_MinMax | Floating-point Min/Max | Untested
FP_SGNJ | Floating-point sign injector | Untested