#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun Aug 10 14:39:01 2025
# Process ID: 24908
# Current directory: D:/FSRCNN/ip_repo/Expanding_Layer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6188 D:\FSRCNN\ip_repo\Expanding_Layer\Expanding_Layer.xpr
# Log file: D:/FSRCNN/ip_repo/Expanding_Layer/vivado.log
# Journal file: D:/FSRCNN/ip_repo/Expanding_Layer\vivado.jou
# Running On: DESKTOP-INFKKCG, OS: Windows, CPU Frequency: 1498 MHz, CPU Physical cores: 4, Host memory: 16930 MB
#-----------------------------------------------------------
start_gui
open_project D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.xpr
Scanning sources...
Finished scanning sources
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2484.727 ; gain = 411.867
update_compile_order -fileset sources_1
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_generator_0
set_property -dict [list \
  CONFIG.FIFO_Application_Type_axis {Low_Latency_Data_FIFO} \
  CONFIG.FIFO_Implementation_axis {Common_Clock_Distributed_RAM} \
  CONFIG.INTERFACE_TYPE {AXI_STREAM} \
  CONFIG.Input_Depth_axis {16} \
] [get_ips fifo_generator_0]
generate_target {instantiation_template} [get_files d:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_0'...
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files d:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -reset -force -quiet
remove_files  d:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci
file delete -force d:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.srcs/sources_1/ip/fifo_generator_0
file delete -force d:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.gen/sources_1/ip/fifo_generator_0
file mkdir D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.srcs/sources_1/new
close [ open D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.srcs/sources_1/new/Expanding_Layer.v w ]
add_files D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.srcs/sources_1/new/Expanding_Layer.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_generator_0
set_property -dict [list \
  CONFIG.FIFO_Implementation_axis {Common_Clock_Block_RAM} \
  CONFIG.Full_Threshold_Assert_Value_axis {1000} \
  CONFIG.INTERFACE_TYPE {AXI_STREAM} \
  CONFIG.Programmable_Full_Type_axis {Single_Programmable_Full_Threshold_Constant} \
  CONFIG.TDATA_NUM_BYTES {16} \
  CONFIG.TUSER_WIDTH {0} \
] [get_ips fifo_generator_0]
generate_target {instantiation_template} [get_files d:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  d:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_0'...
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: fifo_generator_0
export_ip_user_files -of_objects [get_files d:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
launch_runs fifo_generator_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: fifo_generator_0
[Sun Aug 10 15:00:27 2025] Launched fifo_generator_0_synth_1...
Run output will be captured here: D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.runs/fifo_generator_0_synth_1/runme.log
export_simulation -of_objects [get_files d:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -directory D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.ip_user_files/sim_scripts -ip_user_files_dir D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.ip_user_files -ipstatic_source_dir D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.cache/compile_simlib/modelsim} {questa=D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.cache/compile_simlib/questa} {riviera=D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.cache/compile_simlib/riviera} {activehdl=D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property CONFIG.Full_Threshold_Assert_Value_axis {1017} [get_ips fifo_generator_0]
generate_target all [get_files  d:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_0'...
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: fifo_generator_0
export_ip_user_files -of_objects [get_files d:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
reset_run fifo_generator_0_synth_1
launch_runs fifo_generator_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: fifo_generator_0
[Sun Aug 10 15:07:09 2025] Launched fifo_generator_0_synth_1...
Run output will be captured here: D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.runs/fifo_generator_0_synth_1/runme.log
export_simulation -of_objects [get_files d:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -directory D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.ip_user_files/sim_scripts -ip_user_files_dir D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.ip_user_files -ipstatic_source_dir D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.cache/compile_simlib/modelsim} {questa=D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.cache/compile_simlib/questa} {riviera=D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.cache/compile_simlib/riviera} {activehdl=D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_target all [get_files  d:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
export_ip_user_files -of_objects  [get_files  d:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset fifo_generator_0] d:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.runs/fifo_generator_0_synth_1

INFO: [Project 1-386] Moving file 'd:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci' from fileset 'fifo_generator_0' to fileset 'sources_1'.
set_property CONFIG.Full_Threshold_Assert_Value_axis {1018} [get_ips fifo_generator_0]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_0'...
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: fifo_generator_0
export_ip_user_files -of_objects [get_files d:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
launch_runs fifo_generator_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: fifo_generator_0
[Sun Aug 10 15:12:20 2025] Launched fifo_generator_0_synth_1...
Run output will be captured here: D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.runs/fifo_generator_0_synth_1/runme.log
export_simulation -of_objects [get_files d:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -directory D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.ip_user_files/sim_scripts -ip_user_files_dir D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.ip_user_files -ipstatic_source_dir D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.cache/compile_simlib/modelsim} {questa=D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.cache/compile_simlib/questa} {riviera=D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.cache/compile_simlib/riviera} {activehdl=D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dsp_macro_0
[Sun Aug 10 15:30:10 2025] Launched dsp_macro_0_synth_1, synth_1...
Run output will be captured here:
dsp_macro_0_synth_1: D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.runs/dsp_macro_0_synth_1/runme.log
synth_1: D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.runs/synth_1/runme.log
[Sun Aug 10 15:30:10 2025] Launched impl_1...
Run output will be captured here: D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 8
[Sun Aug 10 15:37:54 2025] Launched synth_1...
Run output will be captured here: D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.runs/synth_1/runme.log
[Sun Aug 10 15:37:54 2025] Launched impl_1...
Run output will be captured here: D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.854 . Memory (MB): peak = 3587.691 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 794 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4250.012 ; gain = 0.000
Restored from archive | CPU: 7.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4250.012 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 4686.688 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 292 instances were transformed.
  DSP48E2 => DSP48E2 (inverted pins: RSTALLCARRYIN, RSTM) (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 192 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 100 instances

open_run: Time (s): cpu = 00:01:06 ; elapsed = 00:00:57 . Memory (MB): peak = 5053.629 ; gain = 2453.805
open_report: Time (s): cpu = 00:00:32 ; elapsed = 00:00:13 . Memory (MB): peak = 5716.625 ; gain = 634.594
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 6344.574 ; gain = 0.000
set_property -dict [list \
  CONFIG.a_binarywidth {0} \
  CONFIG.a_width {9} \
  CONFIG.b_binarywidth {0} \
  CONFIG.b_width {9} \
  CONFIG.c_width {48} \
  CONFIG.p_binarywidth {0} \
  CONFIG.p_full_width {18} \
  CONFIG.p_width {18} \
] [get_ips dsp_macro_0]
generate_target all [get_files  D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.srcs/sources_1/ip/dsp_macro_0/dsp_macro_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dsp_macro_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dsp_macro_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dsp_macro_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dsp_macro_0'...
catch { config_ip_cache -export [get_ips -all dsp_macro_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dsp_macro_0
export_ip_user_files -of_objects [get_files D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.srcs/sources_1/ip/dsp_macro_0/dsp_macro_0.xci] -no_script -sync -force -quiet
reset_run dsp_macro_0_synth_1
launch_runs dsp_macro_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dsp_macro_0
[Sun Aug 10 16:11:42 2025] Launched dsp_macro_0_synth_1...
Run output will be captured here: D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.runs/dsp_macro_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.srcs/sources_1/ip/dsp_macro_0/dsp_macro_0.xci] -directory D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.ip_user_files/sim_scripts -ip_user_files_dir D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.ip_user_files -ipstatic_source_dir D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.cache/compile_simlib/modelsim} {questa=D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.cache/compile_simlib/questa} {riviera=D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.cache/compile_simlib/riviera} {activehdl=D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
add_files -fileset constrs_1 -norecurse D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/constrs_1/imports/constraints_file/zcu102.xdc
import_files -fileset constrs_1 D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/constrs_1/imports/constraints_file/zcu102.xdc
reset_run synth_1
INFO: [Project 1-1160] Copying file D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.runs/synth_1/Expanding_Layer.dcp to D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -jobs 8
[Sun Aug 10 16:15:21 2025] Launched synth_1...
Run output will be captured here: D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.runs/synth_1/runme.log
[Sun Aug 10 16:15:21 2025] Launched impl_1...
Run output will be captured here: D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.runs/impl_1/runme.log
close_design
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.srcs/utils_1/imports/synth_1/Expanding_Layer.dcp with file D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.runs/synth_1/Expanding_Layer.dcp
launch_runs synth_1 -jobs 8
[Sun Aug 10 16:29:41 2025] Launched synth_1...
Run output will be captured here: D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 8
[Sun Aug 10 18:20:45 2025] Launched synth_1...
Run output will be captured here: D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.runs/synth_1/runme.log
[Sun Aug 10 18:20:45 2025] Launched impl_1...
Run output will be captured here: D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.601 . Memory (MB): peak = 6408.355 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 794 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6408.355 ; gain = 0.000
Restored from archive | CPU: 7.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6408.355 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 6408.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 292 instances were transformed.
  DSP48E2 => DSP48E2 (inverted pins: RSTALLCARRYIN, RSTM) (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 192 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 100 instances

open_run: Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 6408.355 ; gain = 0.000
open_report: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 6452.199 ; gain = 13.199
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 6510.672 ; gain = 16.457
ipx::package_project -root_dir D:/FSRCNN/ip_repo/Expanding_Layer -vendor xilinx.com -library user -taxonomy /UserIP -import_files
WARNING: [IP_Flow 19-4963] fifo_generator_0 has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:zcu102:part0:3.4'
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'o_conv_data' has a dependency on the module local parameter or undefined parameter 'CONV_DATA_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'widthCounter' has a dependency on the module local parameter or undefined parameter 'INPUT_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'heightCounter' has a dependency on the module local parameter or undefined parameter 'INPUT_HEIGHT'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-5661] Bus Interface 'axi_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'axi_clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]
set_property value m_axis:s_axis [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]]
ipx::remove_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]
set_property value m_axis:s_axis [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]]
ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FSRCNN\ip_repo\Expanding_Layer\Expanding_Layer.srcs\sources_1\new\Expanding_Layer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FSRCNN\ip_repo\Expanding_Layer\Expanding_Layer.srcs\sources_1\imports\sources_1\new\Multiplier_DSP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FSRCNN\ip_repo\Expanding_Layer\Expanding_Layer.srcs\sources_1\imports\sources_1\new\Adder_Tree.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FSRCNN\ip_repo\Expanding_Layer\Expanding_Layer.srcs\sources_1\new\Expanding_Layer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FSRCNN\ip_repo\Expanding_Layer\Expanding_Layer.srcs\sources_1\imports\sources_1\new\Multiplier_DSP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FSRCNN\ip_repo\Expanding_Layer\Expanding_Layer.srcs\sources_1\imports\sources_1\new\Adder_Tree.v:]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-7067] Note that bus interface 'axi_clk' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  d:/FSRCNN/ip_repo/Expanding_Layer [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FSRCNN/ip_repo/Expanding_Layer'.
