============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 25 2024  10:07:39 pm
  Module:                 FADD_dual_mode_pipelined
  Technology library:     fast_vdd1v0 1.0
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

            Pin                      Type       Fanout Load Slew Delay Arrival   
                                                       (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------
(clock CLK)                        launch                                    0 R 
(constraint.sdc_line_13_63_1)      ext delay                     +1000    1000 F 
i_A[0]                             in port           4  1.3    0    +0    1000 F 
e_module/i_A[0] 
  gt_40_27_g2188__4733/AN                                           +0    1000   
  gt_40_27_g2188__4733/Y           NOR2BX1           2  0.7   10   +19    1019 F 
  gt_40_27_g2080__3680/A1N                                          +0    1019   
  gt_40_27_g2080__3680/Y           OAI2BB1X1         1  0.4   12   +22    1041 F 
  gt_40_27_g2074__5107/B0                                           +0    1041   
  gt_40_27_g2074__5107/Y           OAI21X1           1  0.5   18   +10    1051 R 
  gt_40_27_g2065__9315/A1                                           +0    1051   
  gt_40_27_g2065__9315/Y           AOI22X1           1  0.4   26   +24    1075 F 
  gt_40_27_g2059__6131/A1                                           +0    1075   
  gt_40_27_g2059__6131/Y           OAI22X1           1  0.3   28   +24    1099 R 
  gt_40_27_g2058__7098/D                                            +0    1099   
  gt_40_27_g2058__7098/Y           NAND4BXL          1  0.4   40   +33    1132 F 
  gt_40_27_g2057__8246/C0                                           +0    1132   
  gt_40_27_g2057__8246/Y           OAI211X1          1  0.5   27   +19    1151 R 
  gt_40_27_g2056__5122/B1                                           +0    1151   
  gt_40_27_g2056__5122/Y           AOI221X1          1  0.2   32   +23    1174 F 
  gt_40_27_g2055__1705/D                                            +0    1174   
  gt_40_27_g2055__1705/Y           OR4X1             1  0.4   13   +56    1230 F 
  gt_40_27_g2054__2802/C0                                           +0    1230   
  gt_40_27_g2054__2802/Y           OAI211X1          1  0.5   27   +11    1241 R 
  gt_40_27_g2053__1617/B1                                           +0    1241   
  gt_40_27_g2053__1617/Y           AOI221X1          1  0.4   34   +24    1265 F 
  gt_40_27_g2052__3680/D                                            +0    1265   
  gt_40_27_g2052__3680/Y           NOR4BX1           1  0.3   32   +27    1292 R 
  gt_40_27_g2051__6783/C0                                           +0    1292   
  gt_40_27_g2051__6783/Y           AOI211XL          1  0.4   28   +18    1310 F 
  gt_40_27_g2050__5526/A2                                           +0    1310   
  gt_40_27_g2050__5526/Y           OAI31X1           1  0.5   31   +29    1339 R 
  gt_40_27_g2049__8428/B1                                           +0    1339   
  gt_40_27_g2049__8428/Y           AOI221X1          1  0.3   32   +25    1364 F 
  gt_40_27_g2048__4319/A1                                           +0    1364   
  gt_40_27_g2048__4319/Y           OAI22XL           1  0.5   36   +30    1394 R 
  gt_40_27_g2047__6260/A1                                           +0    1394   
  gt_40_27_g2047__6260/Y           AOI22X1           1  0.3   27   +30    1424 F 
  gt_40_27_g2046__5107/A1                                           +0    1424   
  gt_40_27_g2046__5107/Y           AO22X1           64 25.4  170  +131    1555 F 
  g10100/A                                                          +0    1555   
  g10100/Y                         INVX1            64 31.6  241  +174    1730 R 
  g9851__6260/B1                                                    +0    1730   
  g9851__6260/Y                    AO22X1           65 36.9  253  +211    1940 R 
  g9850/A                                                           +0    1940   
  g9850/Y                          INVX1            18  7.1   95  +109    2049 F 
  g9845__7410/A1                                                    +0    2049   
  g9845__7410/Y                    AOI22X1           4  1.4   55   +52    2101 R 
  g9739__6783/A                                                     +0    2101   
  g9739__6783/Y                    NAND4XL           1  0.5   45   +49    2150 F 
  g9721__5115/A                                                     +0    2150   
  g9721__5115/Y                    NOR2X1            3  1.3   28   +30    2181 R 
  g9706__4319/C                                                     +0    2181   
  g9706__4319/Y                    NAND4BX1          2  0.8   45   +41    2222 F 
  g9703__2398/B0                                                    +0    2222   
  g9703__2398/Y                    OAI31X1           1  0.3   29   +19    2241 R 
e_module/e_large_frac00[1] 
p0/e_large_frac00[1] 
  g723/B1                                                           +0    2241   
  g723/Y                           AOI22XL           1  0.2   40   +20    2261 F 
  g572/B                                                            +0    2261   
  g572/Y                           NOR2XL            1  0.3   22   +23    2284 R 
  a_large_frac00_reg[1]/D     <<<  DFFQXL                           +0    2284   
  a_large_frac00_reg[1]/CK         setup                     100   +15    2299 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                        capture                                2500 R 
                                   uncertainty                     -10    2490 R 
---------------------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :     191ps 
Start-point  : i_A[0]
End-point    : p0/a_large_frac00_reg[1]/D

