
ARM_CPU_PRIVILEDEG.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001720  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08001850  08001850  00020028  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08001850  08001850  00020028  2**0
                  CONTENTS
  4 .ARM          00000000  08001850  08001850  00020028  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001850  08001850  00020028  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001850  08001850  00011850  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001854  08001854  00011854  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000028  20000000  08001858  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b0  20000028  08001880  00020028  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000d8  08001880  000200d8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020028  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004a30  00000000  00000000  00020051  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000cc8  00000000  00000000  00024a81  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000248  00000000  00000000  00025750  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000001e0  00000000  00000000  00025998  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00002f82  00000000  00000000  00025b78  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00002f52  00000000  00000000  00028afa  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0000a925  00000000  00000000  0002ba4c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00036371  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000780  00000000  00000000  000363ec  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000028 	.word	0x20000028
 800014c:	00000000 	.word	0x00000000
 8000150:	08001838 	.word	0x08001838

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	2000002c 	.word	0x2000002c
 800016c:	08001838 	.word	0x08001838

08000170 <CHANGE_CPU_PRIVILDEG>:
typedef enum CPU_PRIVILDEG {
	PRIVILDEG,
	UNPRIVILDEG
}CPU_PRIVILDEG_STAT;

void CHANGE_CPU_PRIVILDEG (CPU_PRIVILDEG_STAT STAT){
 8000170:	b480      	push	{r7}
 8000172:	b083      	sub	sp, #12
 8000174:	af00      	add	r7, sp, #0
 8000176:	4603      	mov	r3, r0
 8000178:	71fb      	strb	r3, [r7, #7]
	switch(STAT){
 800017a:	79fb      	ldrb	r3, [r7, #7]
 800017c:	2b00      	cmp	r3, #0
 800017e:	d002      	beq.n	8000186 <CHANGE_CPU_PRIVILDEG+0x16>
 8000180:	2b01      	cmp	r3, #1
 8000182:	d007      	beq.n	8000194 <CHANGE_CPU_PRIVILDEG+0x24>
				"ORR r3,r3,#0x1 \n\t"
				"MSR CONTROL,r3"
		);
		break;
	}
}
 8000184:	e00d      	b.n	80001a2 <CHANGE_CPU_PRIVILDEG+0x32>
		__asm(  "MRS r3,CONTROL \n\t"
 8000186:	f3ef 8314 	mrs	r3, CONTROL
 800018a:	f023 0301 	bic.w	r3, r3, #1
 800018e:	f383 8814 	msr	CONTROL, r3
		break;
 8000192:	e006      	b.n	80001a2 <CHANGE_CPU_PRIVILDEG+0x32>
		__asm(  "MRS r3,CONTROL \n\t"
 8000194:	f3ef 8314 	mrs	r3, CONTROL
 8000198:	f043 0301 	orr.w	r3, r3, #1
 800019c:	f383 8814 	msr	CONTROL, r3
		break;
 80001a0:	bf00      	nop
}
 80001a2:	bf00      	nop
 80001a4:	370c      	adds	r7, #12
 80001a6:	46bd      	mov	sp, r7
 80001a8:	bc80      	pop	{r7}
 80001aa:	4770      	bx	lr

080001ac <ISR>:
void ISR(){
 80001ac:	b580      	push	{r7, lr}
 80001ae:	af00      	add	r7, sp, #0

	CHANGE_CPU_PRIVILDEG(PRIVILDEG);
 80001b0:	2000      	movs	r0, #0
 80001b2:	f7ff ffdd 	bl	8000170 <CHANGE_CPU_PRIVILDEG>

	__asm("MRS %0,CONTROL"
 80001b6:	f3ef 8314 	mrs	r3, CONTROL
 80001ba:	4a04      	ldr	r2, [pc, #16]	; (80001cc <ISR+0x20>)
 80001bc:	6013      	str	r3, [r2, #0]
			:"=r"(VAL1)
	);

	__asm("MRS %0,IPSR"
 80001be:	f3ef 8305 	mrs	r3, IPSR
 80001c2:	4a03      	ldr	r2, [pc, #12]	; (80001d0 <ISR+0x24>)
 80001c4:	6013      	str	r3, [r2, #0]
			:"=r"(ISR_NUM)
	);

}
 80001c6:	bf00      	nop
 80001c8:	bd80      	pop	{r7, pc}
 80001ca:	bf00      	nop
 80001cc:	20000048 	.word	0x20000048
 80001d0:	20000050 	.word	0x20000050

080001d4 <main>:

int main(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	af00      	add	r7, sp, #0
	EXTI(GPIOA, pin2,EXTI_Trigger_Rising, ISR);
 80001d8:	4b10      	ldr	r3, [pc, #64]	; (800021c <main+0x48>)
 80001da:	2200      	movs	r2, #0
 80001dc:	2102      	movs	r1, #2
 80001de:	4810      	ldr	r0, [pc, #64]	; (8000220 <main+0x4c>)
 80001e0:	f000 fb98 	bl	8000914 <EXTI>
	CHANGE_CPU_PRIVILDEG(UNPRIVILDEG);
 80001e4:	2001      	movs	r0, #1
 80001e6:	f7ff ffc3 	bl	8000170 <CHANGE_CPU_PRIVILDEG>
	while(1){
		__asm("nop");__asm("nop");
 80001ea:	bf00      	nop
 80001ec:	bf00      	nop

		//z=p+y
		__asm("ADD %0,%1,%2"
 80001ee:	4b0d      	ldr	r3, [pc, #52]	; (8000224 <main+0x50>)
 80001f0:	681a      	ldr	r2, [r3, #0]
 80001f2:	4b0d      	ldr	r3, [pc, #52]	; (8000228 <main+0x54>)
 80001f4:	6819      	ldr	r1, [r3, #0]
 80001f6:	440a      	add	r2, r1
 80001f8:	4b0c      	ldr	r3, [pc, #48]	; (800022c <main+0x58>)
 80001fa:	601a      	str	r2, [r3, #0]
				 :"r"(p),
				  "r"(y) //input
				  :"r3"  //do not us r3 reg.
		);

		__asm("nop");__asm("nop");
 80001fc:	bf00      	nop
 80001fe:	bf00      	nop

		//VAL1 <--- CONTROL
		__asm("MRS %0,CONTROL"
 8000200:	f3ef 8314 	mrs	r3, CONTROL
 8000204:	4a0a      	ldr	r2, [pc, #40]	; (8000230 <main+0x5c>)
 8000206:	6013      	str	r3, [r2, #0]
				:"=r"(VAL1)
		);
		__asm("nop");__asm("nop");
 8000208:	bf00      	nop
 800020a:	bf00      	nop

		//ISR_NUM <---IPSR
		__asm("MRS %0,IPSR"
 800020c:	f3ef 8305 	mrs	r3, IPSR
 8000210:	4a08      	ldr	r2, [pc, #32]	; (8000234 <main+0x60>)
 8000212:	6013      	str	r3, [r2, #0]
				:"=r"(ISR_NUM)
		);


		__asm("nop");__asm("nop");
 8000214:	bf00      	nop
 8000216:	bf00      	nop
		__asm("nop");__asm("nop");
 8000218:	e7e7      	b.n	80001ea <main+0x16>
 800021a:	bf00      	nop
 800021c:	080001ad 	.word	0x080001ad
 8000220:	40010800 	.word	0x40010800
 8000224:	20000000 	.word	0x20000000
 8000228:	20000004 	.word	0x20000004
 800022c:	2000004c 	.word	0x2000004c
 8000230:	20000048 	.word	0x20000048
 8000234:	20000050 	.word	0x20000050

08000238 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000238:	480d      	ldr	r0, [pc, #52]	; (8000270 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800023a:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 800023c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000240:	480c      	ldr	r0, [pc, #48]	; (8000274 <LoopForever+0x6>)
  ldr r1, =_edata
 8000242:	490d      	ldr	r1, [pc, #52]	; (8000278 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000244:	4a0d      	ldr	r2, [pc, #52]	; (800027c <LoopForever+0xe>)
  movs r3, #0
 8000246:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000248:	e002      	b.n	8000250 <LoopCopyDataInit>

0800024a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800024a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800024c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800024e:	3304      	adds	r3, #4

08000250 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000250:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000252:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000254:	d3f9      	bcc.n	800024a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000256:	4a0a      	ldr	r2, [pc, #40]	; (8000280 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000258:	4c0a      	ldr	r4, [pc, #40]	; (8000284 <LoopForever+0x16>)
  movs r3, #0
 800025a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800025c:	e001      	b.n	8000262 <LoopFillZerobss>

0800025e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800025e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000260:	3204      	adds	r2, #4

08000262 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000262:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000264:	d3fb      	bcc.n	800025e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000266:	f001 fac3 	bl	80017f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800026a:	f7ff ffb3 	bl	80001d4 <main>

0800026e <LoopForever>:

LoopForever:
    b LoopForever
 800026e:	e7fe      	b.n	800026e <LoopForever>
  ldr   r0, =_estack
 8000270:	20002800 	.word	0x20002800
  ldr r0, =_sdata
 8000274:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000278:	20000028 	.word	0x20000028
  ldr r2, =_sidata
 800027c:	08001858 	.word	0x08001858
  ldr r2, =_sbss
 8000280:	20000028 	.word	0x20000028
  ldr r4, =_ebss
 8000284:	200000d8 	.word	0x200000d8

08000288 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000288:	e7fe      	b.n	8000288 <ADC1_2_IRQHandler>

0800028a <getposition>:
#include "STM32f103c6.h"
#include "GPIO_DRIVER.h"
uint8_t getposition(uint16_t pin_num){
 800028a:	b480      	push	{r7}
 800028c:	b085      	sub	sp, #20
 800028e:	af00      	add	r7, sp, #0
 8000290:	4603      	mov	r3, r0
 8000292:	80fb      	strh	r3, [r7, #6]
	uint8_t rval;
	if(pin_num == pin0){
 8000294:	88fb      	ldrh	r3, [r7, #6]
 8000296:	2b00      	cmp	r3, #0
 8000298:	d101      	bne.n	800029e <getposition+0x14>
		rval =0;
 800029a:	2300      	movs	r3, #0
 800029c:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin1){
 800029e:	88fb      	ldrh	r3, [r7, #6]
 80002a0:	2b01      	cmp	r3, #1
 80002a2:	d101      	bne.n	80002a8 <getposition+0x1e>
		rval =4;
 80002a4:	2304      	movs	r3, #4
 80002a6:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin2){
 80002a8:	88fb      	ldrh	r3, [r7, #6]
 80002aa:	2b02      	cmp	r3, #2
 80002ac:	d101      	bne.n	80002b2 <getposition+0x28>
		rval =8;
 80002ae:	2308      	movs	r3, #8
 80002b0:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin3){
 80002b2:	88fb      	ldrh	r3, [r7, #6]
 80002b4:	2b03      	cmp	r3, #3
 80002b6:	d101      	bne.n	80002bc <getposition+0x32>
		rval =12;
 80002b8:	230c      	movs	r3, #12
 80002ba:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin4){
 80002bc:	88fb      	ldrh	r3, [r7, #6]
 80002be:	2b04      	cmp	r3, #4
 80002c0:	d101      	bne.n	80002c6 <getposition+0x3c>
		rval =16;
 80002c2:	2310      	movs	r3, #16
 80002c4:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin5){
 80002c6:	88fb      	ldrh	r3, [r7, #6]
 80002c8:	2b05      	cmp	r3, #5
 80002ca:	d101      	bne.n	80002d0 <getposition+0x46>
		rval =20;
 80002cc:	2314      	movs	r3, #20
 80002ce:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin6){
 80002d0:	88fb      	ldrh	r3, [r7, #6]
 80002d2:	2b06      	cmp	r3, #6
 80002d4:	d101      	bne.n	80002da <getposition+0x50>
		rval =24;
 80002d6:	2318      	movs	r3, #24
 80002d8:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin7){
 80002da:	88fb      	ldrh	r3, [r7, #6]
 80002dc:	2b07      	cmp	r3, #7
 80002de:	d101      	bne.n	80002e4 <getposition+0x5a>
		rval =28;
 80002e0:	231c      	movs	r3, #28
 80002e2:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin8){
 80002e4:	88fb      	ldrh	r3, [r7, #6]
 80002e6:	2b08      	cmp	r3, #8
 80002e8:	d101      	bne.n	80002ee <getposition+0x64>
		rval =0;
 80002ea:	2300      	movs	r3, #0
 80002ec:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin9){
 80002ee:	88fb      	ldrh	r3, [r7, #6]
 80002f0:	2b09      	cmp	r3, #9
 80002f2:	d101      	bne.n	80002f8 <getposition+0x6e>
		rval =4;
 80002f4:	2304      	movs	r3, #4
 80002f6:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin10){
 80002f8:	88fb      	ldrh	r3, [r7, #6]
 80002fa:	2b0a      	cmp	r3, #10
 80002fc:	d101      	bne.n	8000302 <getposition+0x78>
		rval =8;
 80002fe:	2308      	movs	r3, #8
 8000300:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin11){
 8000302:	88fb      	ldrh	r3, [r7, #6]
 8000304:	2b0b      	cmp	r3, #11
 8000306:	d101      	bne.n	800030c <getposition+0x82>
		rval =12;
 8000308:	230c      	movs	r3, #12
 800030a:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin12){
 800030c:	88fb      	ldrh	r3, [r7, #6]
 800030e:	2b0c      	cmp	r3, #12
 8000310:	d101      	bne.n	8000316 <getposition+0x8c>
		rval =16;
 8000312:	2310      	movs	r3, #16
 8000314:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin13){
 8000316:	88fb      	ldrh	r3, [r7, #6]
 8000318:	2b0d      	cmp	r3, #13
 800031a:	d101      	bne.n	8000320 <getposition+0x96>
		rval =20;
 800031c:	2314      	movs	r3, #20
 800031e:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin14){
 8000320:	88fb      	ldrh	r3, [r7, #6]
 8000322:	2b0e      	cmp	r3, #14
 8000324:	d101      	bne.n	800032a <getposition+0xa0>
		rval =24;
 8000326:	2318      	movs	r3, #24
 8000328:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin15){
 800032a:	88fb      	ldrh	r3, [r7, #6]
 800032c:	2b0f      	cmp	r3, #15
 800032e:	d101      	bne.n	8000334 <getposition+0xaa>
		rval =28;
 8000330:	231c      	movs	r3, #28
 8000332:	73fb      	strb	r3, [r7, #15]
	}
	return rval;
 8000334:	7bfb      	ldrb	r3, [r7, #15]


}
 8000336:	4618      	mov	r0, r3
 8000338:	3714      	adds	r7, #20
 800033a:	46bd      	mov	sp, r7
 800033c:	bc80      	pop	{r7}
 800033e:	4770      	bx	lr

08000340 <pinmode>:
// * @param [in] - GPIOx: where x can be (A...E Depending on device used) to select the GPIO Peripheral
// * @param [in] - pin: pin name
// * @param [in] - pinmode:mode of the pin
// * @retval -none
// * Note-
void pinmode(GPIO_typeDef* GPIOx,uint16_t pin,uint32_t pinmode){
 8000340:	b580      	push	{r7, lr}
 8000342:	b084      	sub	sp, #16
 8000344:	af00      	add	r7, sp, #0
 8000346:	60f8      	str	r0, [r7, #12]
 8000348:	460b      	mov	r3, r1
 800034a:	607a      	str	r2, [r7, #4]
 800034c:	817b      	strh	r3, [r7, #10]
	if(GPIOx==GPIOA){
 800034e:	68fb      	ldr	r3, [r7, #12]
 8000350:	4a69      	ldr	r2, [pc, #420]	; (80004f8 <pinmode+0x1b8>)
 8000352:	4293      	cmp	r3, r2
 8000354:	d106      	bne.n	8000364 <pinmode+0x24>
		GPIOA_Clock_Enable();
 8000356:	4b69      	ldr	r3, [pc, #420]	; (80004fc <pinmode+0x1bc>)
 8000358:	699b      	ldr	r3, [r3, #24]
 800035a:	4a68      	ldr	r2, [pc, #416]	; (80004fc <pinmode+0x1bc>)
 800035c:	f043 0304 	orr.w	r3, r3, #4
 8000360:	6193      	str	r3, [r2, #24]
 8000362:	e010      	b.n	8000386 <pinmode+0x46>

	}
	else if(GPIOx==GPIOB){
 8000364:	68fb      	ldr	r3, [r7, #12]
 8000366:	4a66      	ldr	r2, [pc, #408]	; (8000500 <pinmode+0x1c0>)
 8000368:	4293      	cmp	r3, r2
 800036a:	d106      	bne.n	800037a <pinmode+0x3a>
		GPIOB_Clock_Enable();
 800036c:	4b63      	ldr	r3, [pc, #396]	; (80004fc <pinmode+0x1bc>)
 800036e:	699b      	ldr	r3, [r3, #24]
 8000370:	4a62      	ldr	r2, [pc, #392]	; (80004fc <pinmode+0x1bc>)
 8000372:	f043 0308 	orr.w	r3, r3, #8
 8000376:	6193      	str	r3, [r2, #24]
 8000378:	e005      	b.n	8000386 <pinmode+0x46>

	}
	else{
		GPIOC_Clock_Enable();
 800037a:	4b60      	ldr	r3, [pc, #384]	; (80004fc <pinmode+0x1bc>)
 800037c:	699b      	ldr	r3, [r3, #24]
 800037e:	4a5f      	ldr	r2, [pc, #380]	; (80004fc <pinmode+0x1bc>)
 8000380:	f043 0310 	orr.w	r3, r3, #16
 8000384:	6193      	str	r3, [r2, #24]
	}

	if(pin<8){
 8000386:	897b      	ldrh	r3, [r7, #10]
 8000388:	2b07      	cmp	r3, #7
 800038a:	d856      	bhi.n	800043a <pinmode+0xfa>
		GPIOx->GPIOx_CRL &=~(0xf<<(getposition(pin)));
 800038c:	897b      	ldrh	r3, [r7, #10]
 800038e:	4618      	mov	r0, r3
 8000390:	f7ff ff7b 	bl	800028a <getposition>
 8000394:	4603      	mov	r3, r0
 8000396:	461a      	mov	r2, r3
 8000398:	230f      	movs	r3, #15
 800039a:	4093      	lsls	r3, r2
 800039c:	43da      	mvns	r2, r3
 800039e:	68fb      	ldr	r3, [r7, #12]
 80003a0:	681b      	ldr	r3, [r3, #0]
 80003a2:	401a      	ands	r2, r3
 80003a4:	68fb      	ldr	r3, [r7, #12]
 80003a6:	601a      	str	r2, [r3, #0]

		if((pinmode==GPIO_MODE_INPUT_PD)||(pinmode==GPIO_MODE_INPUT_PU)){
 80003a8:	687b      	ldr	r3, [r7, #4]
 80003aa:	2b08      	cmp	r3, #8
 80003ac:	d002      	beq.n	80003b4 <pinmode+0x74>
 80003ae:	687b      	ldr	r3, [r7, #4]
 80003b0:	2b18      	cmp	r3, #24
 80003b2:	d133      	bne.n	800041c <pinmode+0xdc>
			if(pinmode == GPIO_MODE_INPUT_PU){
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	2b18      	cmp	r3, #24
 80003b8:	d117      	bne.n	80003ea <pinmode+0xaa>
				GPIOx->GPIOx_CRL |=(0b1000<<(getposition(pin)));
 80003ba:	897b      	ldrh	r3, [r7, #10]
 80003bc:	4618      	mov	r0, r3
 80003be:	f7ff ff64 	bl	800028a <getposition>
 80003c2:	4603      	mov	r3, r0
 80003c4:	461a      	mov	r2, r3
 80003c6:	2308      	movs	r3, #8
 80003c8:	fa03 f202 	lsl.w	r2, r3, r2
 80003cc:	68fb      	ldr	r3, [r7, #12]
 80003ce:	681b      	ldr	r3, [r3, #0]
 80003d0:	431a      	orrs	r2, r3
 80003d2:	68fb      	ldr	r3, [r7, #12]
 80003d4:	601a      	str	r2, [r3, #0]
				GPIOx->GPIOx_ODR |= (1<<pin);
 80003d6:	68fb      	ldr	r3, [r7, #12]
 80003d8:	68db      	ldr	r3, [r3, #12]
 80003da:	897a      	ldrh	r2, [r7, #10]
 80003dc:	2101      	movs	r1, #1
 80003de:	fa01 f202 	lsl.w	r2, r1, r2
 80003e2:	431a      	orrs	r2, r3
 80003e4:	68fb      	ldr	r3, [r7, #12]
 80003e6:	60da      	str	r2, [r3, #12]
			if(pinmode == GPIO_MODE_INPUT_PU){
 80003e8:	e081      	b.n	80004ee <pinmode+0x1ae>
			}
			else{
				GPIOx->GPIOx_CRL |=(0b1000<<(getposition(pin)));
 80003ea:	897b      	ldrh	r3, [r7, #10]
 80003ec:	4618      	mov	r0, r3
 80003ee:	f7ff ff4c 	bl	800028a <getposition>
 80003f2:	4603      	mov	r3, r0
 80003f4:	461a      	mov	r2, r3
 80003f6:	2308      	movs	r3, #8
 80003f8:	fa03 f202 	lsl.w	r2, r3, r2
 80003fc:	68fb      	ldr	r3, [r7, #12]
 80003fe:	681b      	ldr	r3, [r3, #0]
 8000400:	431a      	orrs	r2, r3
 8000402:	68fb      	ldr	r3, [r7, #12]
 8000404:	601a      	str	r2, [r3, #0]
				GPIOx->GPIOx_ODR &=~(1<<pin);
 8000406:	68fb      	ldr	r3, [r7, #12]
 8000408:	68db      	ldr	r3, [r3, #12]
 800040a:	897a      	ldrh	r2, [r7, #10]
 800040c:	2101      	movs	r1, #1
 800040e:	fa01 f202 	lsl.w	r2, r1, r2
 8000412:	43d2      	mvns	r2, r2
 8000414:	401a      	ands	r2, r3
 8000416:	68fb      	ldr	r3, [r7, #12]
 8000418:	60da      	str	r2, [r3, #12]
			if(pinmode == GPIO_MODE_INPUT_PU){
 800041a:	e068      	b.n	80004ee <pinmode+0x1ae>
			}

		}
		else GPIOx->GPIOx_CRL |=(pinmode<<(getposition(pin)));
 800041c:	897b      	ldrh	r3, [r7, #10]
 800041e:	4618      	mov	r0, r3
 8000420:	f7ff ff33 	bl	800028a <getposition>
 8000424:	4603      	mov	r3, r0
 8000426:	461a      	mov	r2, r3
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	fa03 f202 	lsl.w	r2, r3, r2
 800042e:	68fb      	ldr	r3, [r7, #12]
 8000430:	681b      	ldr	r3, [r3, #0]
 8000432:	431a      	orrs	r2, r3
 8000434:	68fb      	ldr	r3, [r7, #12]
 8000436:	601a      	str	r2, [r3, #0]

	}



}
 8000438:	e059      	b.n	80004ee <pinmode+0x1ae>
	else if(pin>7){
 800043a:	897b      	ldrh	r3, [r7, #10]
 800043c:	2b07      	cmp	r3, #7
 800043e:	d956      	bls.n	80004ee <pinmode+0x1ae>
		GPIOx->GPIOx_CRH &=~(0xf<<(getposition(pin)));
 8000440:	897b      	ldrh	r3, [r7, #10]
 8000442:	4618      	mov	r0, r3
 8000444:	f7ff ff21 	bl	800028a <getposition>
 8000448:	4603      	mov	r3, r0
 800044a:	461a      	mov	r2, r3
 800044c:	230f      	movs	r3, #15
 800044e:	4093      	lsls	r3, r2
 8000450:	43da      	mvns	r2, r3
 8000452:	68fb      	ldr	r3, [r7, #12]
 8000454:	685b      	ldr	r3, [r3, #4]
 8000456:	401a      	ands	r2, r3
 8000458:	68fb      	ldr	r3, [r7, #12]
 800045a:	605a      	str	r2, [r3, #4]
		if((pinmode==GPIO_MODE_INPUT_PD)||(pinmode==GPIO_MODE_INPUT_PU)){
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	2b08      	cmp	r3, #8
 8000460:	d002      	beq.n	8000468 <pinmode+0x128>
 8000462:	687b      	ldr	r3, [r7, #4]
 8000464:	2b18      	cmp	r3, #24
 8000466:	d133      	bne.n	80004d0 <pinmode+0x190>
			if(pinmode == GPIO_MODE_INPUT_PU){
 8000468:	687b      	ldr	r3, [r7, #4]
 800046a:	2b18      	cmp	r3, #24
 800046c:	d117      	bne.n	800049e <pinmode+0x15e>
				GPIOx->GPIOx_CRH |=(0b1000<<(getposition(pin)));
 800046e:	897b      	ldrh	r3, [r7, #10]
 8000470:	4618      	mov	r0, r3
 8000472:	f7ff ff0a 	bl	800028a <getposition>
 8000476:	4603      	mov	r3, r0
 8000478:	461a      	mov	r2, r3
 800047a:	2308      	movs	r3, #8
 800047c:	fa03 f202 	lsl.w	r2, r3, r2
 8000480:	68fb      	ldr	r3, [r7, #12]
 8000482:	685b      	ldr	r3, [r3, #4]
 8000484:	431a      	orrs	r2, r3
 8000486:	68fb      	ldr	r3, [r7, #12]
 8000488:	605a      	str	r2, [r3, #4]
				GPIOx->GPIOx_ODR |= (1<<pin);
 800048a:	68fb      	ldr	r3, [r7, #12]
 800048c:	68db      	ldr	r3, [r3, #12]
 800048e:	897a      	ldrh	r2, [r7, #10]
 8000490:	2101      	movs	r1, #1
 8000492:	fa01 f202 	lsl.w	r2, r1, r2
 8000496:	431a      	orrs	r2, r3
 8000498:	68fb      	ldr	r3, [r7, #12]
 800049a:	60da      	str	r2, [r3, #12]
			if(pinmode == GPIO_MODE_INPUT_PU){
 800049c:	e027      	b.n	80004ee <pinmode+0x1ae>
				GPIOx->GPIOx_CRH |=(0b1000<<(getposition(pin)));
 800049e:	897b      	ldrh	r3, [r7, #10]
 80004a0:	4618      	mov	r0, r3
 80004a2:	f7ff fef2 	bl	800028a <getposition>
 80004a6:	4603      	mov	r3, r0
 80004a8:	461a      	mov	r2, r3
 80004aa:	2308      	movs	r3, #8
 80004ac:	fa03 f202 	lsl.w	r2, r3, r2
 80004b0:	68fb      	ldr	r3, [r7, #12]
 80004b2:	685b      	ldr	r3, [r3, #4]
 80004b4:	431a      	orrs	r2, r3
 80004b6:	68fb      	ldr	r3, [r7, #12]
 80004b8:	605a      	str	r2, [r3, #4]
				GPIOx->GPIOx_ODR &=~(1<<pin);
 80004ba:	68fb      	ldr	r3, [r7, #12]
 80004bc:	68db      	ldr	r3, [r3, #12]
 80004be:	897a      	ldrh	r2, [r7, #10]
 80004c0:	2101      	movs	r1, #1
 80004c2:	fa01 f202 	lsl.w	r2, r1, r2
 80004c6:	43d2      	mvns	r2, r2
 80004c8:	401a      	ands	r2, r3
 80004ca:	68fb      	ldr	r3, [r7, #12]
 80004cc:	60da      	str	r2, [r3, #12]
			if(pinmode == GPIO_MODE_INPUT_PU){
 80004ce:	e00e      	b.n	80004ee <pinmode+0x1ae>
		else GPIOx->GPIOx_CRH |=(pinmode<<(getposition(pin)));
 80004d0:	897b      	ldrh	r3, [r7, #10]
 80004d2:	4618      	mov	r0, r3
 80004d4:	f7ff fed9 	bl	800028a <getposition>
 80004d8:	4603      	mov	r3, r0
 80004da:	461a      	mov	r2, r3
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	fa03 f202 	lsl.w	r2, r3, r2
 80004e2:	68fb      	ldr	r3, [r7, #12]
 80004e4:	685b      	ldr	r3, [r3, #4]
 80004e6:	431a      	orrs	r2, r3
 80004e8:	68fb      	ldr	r3, [r7, #12]
 80004ea:	605a      	str	r2, [r3, #4]
}
 80004ec:	e7ff      	b.n	80004ee <pinmode+0x1ae>
 80004ee:	bf00      	nop
 80004f0:	3710      	adds	r7, #16
 80004f2:	46bd      	mov	sp, r7
 80004f4:	bd80      	pop	{r7, pc}
 80004f6:	bf00      	nop
 80004f8:	40010800 	.word	0x40010800
 80004fc:	40021000 	.word	0x40021000
 8000500:	40010c00 	.word	0x40010c00

08000504 <SPWM_timer_INIT>:
	c=top=user_top;
	x=(top/numper_waves);
	SPWM_timer_INIT(presc,x,top,SPWM_MOOD_INIT);

}
void SPWM_timer_INIT(uint32_t pre ,uint32_t duty_cycle,uint32_t peak ,uint8_t SPWM_MOOD_){
 8000504:	b480      	push	{r7}
 8000506:	b085      	sub	sp, #20
 8000508:	af00      	add	r7, sp, #0
 800050a:	60f8      	str	r0, [r7, #12]
 800050c:	60b9      	str	r1, [r7, #8]
 800050e:	607a      	str	r2, [r7, #4]
 8000510:	70fb      	strb	r3, [r7, #3]

	pwm->TIMx_CR1 &=~(1<<0);
 8000512:	4b3c      	ldr	r3, [pc, #240]	; (8000604 <SPWM_timer_INIT+0x100>)
 8000514:	681b      	ldr	r3, [r3, #0]
 8000516:	681a      	ldr	r2, [r3, #0]
 8000518:	4b3a      	ldr	r3, [pc, #232]	; (8000604 <SPWM_timer_INIT+0x100>)
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	f022 0201 	bic.w	r2, r2, #1
 8000520:	601a      	str	r2, [r3, #0]

	if(SPWM_MOOD_==SPWM_MOOD_INIT){
 8000522:	78fb      	ldrb	r3, [r7, #3]
 8000524:	2b00      	cmp	r3, #0
 8000526:	d12f      	bne.n	8000588 <SPWM_timer_INIT+0x84>
		//CH 2
		pwm->TIMx_CCMR1 |=(1<<11); //Bit 11 OC2PE: Output Compare 2 preload enable
 8000528:	4b36      	ldr	r3, [pc, #216]	; (8000604 <SPWM_timer_INIT+0x100>)
 800052a:	681b      	ldr	r3, [r3, #0]
 800052c:	699a      	ldr	r2, [r3, #24]
 800052e:	4b35      	ldr	r3, [pc, #212]	; (8000604 <SPWM_timer_INIT+0x100>)
 8000530:	681b      	ldr	r3, [r3, #0]
 8000532:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000536:	619a      	str	r2, [r3, #24]
		pwm->TIMx_CCMR1 |=(0b110<<12);//110: PWM mode 1 - In upcounting, channel 1 is active as long as TIMx_CNT<TIMx_CCR1
 8000538:	4b32      	ldr	r3, [pc, #200]	; (8000604 <SPWM_timer_INIT+0x100>)
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	699a      	ldr	r2, [r3, #24]
 800053e:	4b31      	ldr	r3, [pc, #196]	; (8000604 <SPWM_timer_INIT+0x100>)
 8000540:	681b      	ldr	r3, [r3, #0]
 8000542:	f442 42c0 	orr.w	r2, r2, #24576	; 0x6000
 8000546:	619a      	str	r2, [r3, #24]
		//else inactive. In downcounting, channel 1 is inactive (OC1REF=‘0’) as long as
		//TIMx_CNT>TIMx_CCR1 else active (OC1REF=’1’).
		//CH 1
		pwm->TIMx_CCMR1 |=(1<<3);//Bit 3 OC1PE: Output Compare 1 preload enable
 8000548:	4b2e      	ldr	r3, [pc, #184]	; (8000604 <SPWM_timer_INIT+0x100>)
 800054a:	681b      	ldr	r3, [r3, #0]
 800054c:	699a      	ldr	r2, [r3, #24]
 800054e:	4b2d      	ldr	r3, [pc, #180]	; (8000604 <SPWM_timer_INIT+0x100>)
 8000550:	681b      	ldr	r3, [r3, #0]
 8000552:	f042 0208 	orr.w	r2, r2, #8
 8000556:	619a      	str	r2, [r3, #24]
		pwm->TIMx_CCMR1 |=(0b110<<4);//Bits 6:4 OC1M: Output Compare 1 mode
 8000558:	4b2a      	ldr	r3, [pc, #168]	; (8000604 <SPWM_timer_INIT+0x100>)
 800055a:	681b      	ldr	r3, [r3, #0]
 800055c:	699a      	ldr	r2, [r3, #24]
 800055e:	4b29      	ldr	r3, [pc, #164]	; (8000604 <SPWM_timer_INIT+0x100>)
 8000560:	681b      	ldr	r3, [r3, #0]
 8000562:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8000566:	619a      	str	r2, [r3, #24]


		//	1: On - OC1 signal is output on the corresponding output pin depending on MOE, OSSI,
		//	OSSR, OIS1, OIS1N and CC1NE bits.
		pwm->TIMx_CCER |=(1<<4);//Bit 4 CC2E: Capture/Compare 2 output enable
 8000568:	4b26      	ldr	r3, [pc, #152]	; (8000604 <SPWM_timer_INIT+0x100>)
 800056a:	681b      	ldr	r3, [r3, #0]
 800056c:	6a1a      	ldr	r2, [r3, #32]
 800056e:	4b25      	ldr	r3, [pc, #148]	; (8000604 <SPWM_timer_INIT+0x100>)
 8000570:	681b      	ldr	r3, [r3, #0]
 8000572:	f042 0210 	orr.w	r2, r2, #16
 8000576:	621a      	str	r2, [r3, #32]
		pwm->TIMx_CCER |=(1<<0);//Bit 0 CC2E: Capture/Compare 1 output enable
 8000578:	4b22      	ldr	r3, [pc, #136]	; (8000604 <SPWM_timer_INIT+0x100>)
 800057a:	681b      	ldr	r3, [r3, #0]
 800057c:	6a1a      	ldr	r2, [r3, #32]
 800057e:	4b21      	ldr	r3, [pc, #132]	; (8000604 <SPWM_timer_INIT+0x100>)
 8000580:	681b      	ldr	r3, [r3, #0]
 8000582:	f042 0201 	orr.w	r2, r2, #1
 8000586:	621a      	str	r2, [r3, #32]
	}

	//	ARPE: Auto-reload preload enable
	//	0: TIMx_ARR register is not buffered
	//	1: TIMx_ARR register is buffered
	pwm->TIMx_CR1 |=(1<<7);
 8000588:	4b1e      	ldr	r3, [pc, #120]	; (8000604 <SPWM_timer_INIT+0x100>)
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	681a      	ldr	r2, [r3, #0]
 800058e:	4b1d      	ldr	r3, [pc, #116]	; (8000604 <SPWM_timer_INIT+0x100>)
 8000590:	681b      	ldr	r3, [r3, #0]
 8000592:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000596:	601a      	str	r2, [r3, #0]



	pwm->TIMx_ARR=peak;//frec peak value
 8000598:	4b1a      	ldr	r3, [pc, #104]	; (8000604 <SPWM_timer_INIT+0x100>)
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	687a      	ldr	r2, [r7, #4]
 800059e:	62da      	str	r2, [r3, #44]	; 0x2c
	pwm->TIMx_CCR2=(duty_cycle);//duty cycle
 80005a0:	4b18      	ldr	r3, [pc, #96]	; (8000604 <SPWM_timer_INIT+0x100>)
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	68ba      	ldr	r2, [r7, #8]
 80005a6:	639a      	str	r2, [r3, #56]	; 0x38
	pwm->TIMx_CCR1=(duty_cycle);//duty cycle
 80005a8:	4b16      	ldr	r3, [pc, #88]	; (8000604 <SPWM_timer_INIT+0x100>)
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	68ba      	ldr	r2, [r7, #8]
 80005ae:	635a      	str	r2, [r3, #52]	; 0x34
	pwm->TIMx_PSC=pre;//prescaller
 80005b0:	4b14      	ldr	r3, [pc, #80]	; (8000604 <SPWM_timer_INIT+0x100>)
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	68fa      	ldr	r2, [r7, #12]
 80005b6:	629a      	str	r2, [r3, #40]	; 0x28
	//	which are configured in output.
	//	0: OC and OCN outputs are disabled or forced to idle state.
	//	1: OC and OCN outputs are enabled if their respective enable bits are set (CCxE, CCxNE in
	//	TIMx_CCER register).
	//	See OC/OCN enable description for more details
	pwm->TIMx_BDTR |=(1<<15);//	Bit 15 MOE: Main output enable
 80005b8:	4b12      	ldr	r3, [pc, #72]	; (8000604 <SPWM_timer_INIT+0x100>)
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80005be:	4b11      	ldr	r3, [pc, #68]	; (8000604 <SPWM_timer_INIT+0x100>)
 80005c0:	681b      	ldr	r3, [r3, #0]
 80005c2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80005c6:	645a      	str	r2, [r3, #68]	; 0x44


	//	Bit 0 UIE: Update interrupt enable
	//	0: Update interrupt disabled
	//	1: Update interrupt enabled
	pwm->TIMx_DIER |=(0b1<<0);
 80005c8:	4b0e      	ldr	r3, [pc, #56]	; (8000604 <SPWM_timer_INIT+0x100>)
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	68da      	ldr	r2, [r3, #12]
 80005ce:	4b0d      	ldr	r3, [pc, #52]	; (8000604 <SPWM_timer_INIT+0x100>)
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	f042 0201 	orr.w	r2, r2, #1
 80005d6:	60da      	str	r2, [r3, #12]
	//	0: No action
	//	1: Reinitialize the counter and generates an update of the registers. Note that the prescaler
	//	counter is cleared too (anyway the prescaler ratio is not affected). The counter is cleared if
	//	the center-aligned mode is selected or if DIR=0 (upcounting), else it takes the auto-reload
	//	value (TIMx_ARR) if DIR=1 (downcounting).
	pwm->TIMx_EGR |=(1<<0);
 80005d8:	4b0a      	ldr	r3, [pc, #40]	; (8000604 <SPWM_timer_INIT+0x100>)
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	695a      	ldr	r2, [r3, #20]
 80005de:	4b09      	ldr	r3, [pc, #36]	; (8000604 <SPWM_timer_INIT+0x100>)
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	f042 0201 	orr.w	r2, r2, #1
 80005e6:	615a      	str	r2, [r3, #20]

	pwm->TIMx_CR1 |=(1<<0);//enable the timer
 80005e8:	4b06      	ldr	r3, [pc, #24]	; (8000604 <SPWM_timer_INIT+0x100>)
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	681a      	ldr	r2, [r3, #0]
 80005ee:	4b05      	ldr	r3, [pc, #20]	; (8000604 <SPWM_timer_INIT+0x100>)
 80005f0:	681b      	ldr	r3, [r3, #0]
 80005f2:	f042 0201 	orr.w	r2, r2, #1
 80005f6:	601a      	str	r2, [r3, #0]
}
 80005f8:	bf00      	nop
 80005fa:	3714      	adds	r7, #20
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bc80      	pop	{r7}
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop
 8000604:	20000008 	.word	0x20000008

08000608 <TIM2_IRQHandler>:
	x=(top/numper_waves);
	SPWM_timer_INIT(presc,x,top,SPWM_MOOD_INIT);
}
//========<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<  ISR  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>

void TIM2_IRQHandler(){
 8000608:	b480      	push	{r7}
 800060a:	af00      	add	r7, sp, #0
	delay_TIMER->TIMx_SR &=~(1<<0);//Bit 0 UIF: Update interrupt flag
 800060c:	4b0b      	ldr	r3, [pc, #44]	; (800063c <TIM2_IRQHandler+0x34>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	691a      	ldr	r2, [r3, #16]
 8000612:	4b0a      	ldr	r3, [pc, #40]	; (800063c <TIM2_IRQHandler+0x34>)
 8000614:	681b      	ldr	r3, [r3, #0]
 8000616:	f022 0201 	bic.w	r2, r2, #1
 800061a:	611a      	str	r2, [r3, #16]
	delay_flag=0;
 800061c:	4b08      	ldr	r3, [pc, #32]	; (8000640 <TIM2_IRQHandler+0x38>)
 800061e:	2200      	movs	r2, #0
 8000620:	701a      	strb	r2, [r3, #0]
	//NVIC_TIM2_global_interrupt_Disable;
	delay_TIMER->TIMx_CR1 &=~(1<<0);//timer off
 8000622:	4b06      	ldr	r3, [pc, #24]	; (800063c <TIM2_IRQHandler+0x34>)
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	681a      	ldr	r2, [r3, #0]
 8000628:	4b04      	ldr	r3, [pc, #16]	; (800063c <TIM2_IRQHandler+0x34>)
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	f022 0201 	bic.w	r2, r2, #1
 8000630:	601a      	str	r2, [r3, #0]

}
 8000632:	bf00      	nop
 8000634:	46bd      	mov	sp, r7
 8000636:	bc80      	pop	{r7}
 8000638:	4770      	bx	lr
 800063a:	bf00      	nop
 800063c:	20000024 	.word	0x20000024
 8000640:	20000020 	.word	0x20000020

08000644 <TIM3_IRQHandler>:
void TIM3_IRQHandler(){
 8000644:	b580      	push	{r7, lr}
 8000646:	af00      	add	r7, sp, #0
	//pinwrite(GPIOB, pin10,LOW);
	ISR_TIMER_COPY->TIMx_CR1 &=~(1<<0);
 8000648:	4b0a      	ldr	r3, [pc, #40]	; (8000674 <TIM3_IRQHandler+0x30>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	681a      	ldr	r2, [r3, #0]
 800064e:	4b09      	ldr	r3, [pc, #36]	; (8000674 <TIM3_IRQHandler+0x30>)
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	f022 0201 	bic.w	r2, r2, #1
 8000656:	601a      	str	r2, [r3, #0]
	ISR_TIMER_COPY->TIMx_SR &=~(1<<0);
 8000658:	4b06      	ldr	r3, [pc, #24]	; (8000674 <TIM3_IRQHandler+0x30>)
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	691a      	ldr	r2, [r3, #16]
 800065e:	4b05      	ldr	r3, [pc, #20]	; (8000674 <TIM3_IRQHandler+0x30>)
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	f022 0201 	bic.w	r2, r2, #1
 8000666:	611a      	str	r2, [r3, #16]
	ISRcalback[0]();
 8000668:	4b03      	ldr	r3, [pc, #12]	; (8000678 <TIM3_IRQHandler+0x34>)
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	4798      	blx	r3
	//NVIC_TIM3_global_interrupt_Disable;
	//pinwrite(GPIOB, pin10,HIGH);
}
 800066e:	bf00      	nop
 8000670:	bd80      	pop	{r7, pc}
 8000672:	bf00      	nop
 8000674:	20000060 	.word	0x20000060
 8000678:	20000054 	.word	0x20000054

0800067c <TIM4_IRQHandler>:

void TIM4_IRQHandler(){
 800067c:	b480      	push	{r7}
 800067e:	af00      	add	r7, sp, #0
	TIM4->TIMx_SR &=~(1<<0);
 8000680:	4b07      	ldr	r3, [pc, #28]	; (80006a0 <TIM4_IRQHandler+0x24>)
 8000682:	691b      	ldr	r3, [r3, #16]
 8000684:	4a06      	ldr	r2, [pc, #24]	; (80006a0 <TIM4_IRQHandler+0x24>)
 8000686:	f023 0301 	bic.w	r3, r3, #1
 800068a:	6113      	str	r3, [r2, #16]
	overflowtims++;
 800068c:	4b05      	ldr	r3, [pc, #20]	; (80006a4 <TIM4_IRQHandler+0x28>)
 800068e:	881b      	ldrh	r3, [r3, #0]
 8000690:	3301      	adds	r3, #1
 8000692:	b29a      	uxth	r2, r3
 8000694:	4b03      	ldr	r3, [pc, #12]	; (80006a4 <TIM4_IRQHandler+0x28>)
 8000696:	801a      	strh	r2, [r3, #0]
}
 8000698:	bf00      	nop
 800069a:	46bd      	mov	sp, r7
 800069c:	bc80      	pop	{r7}
 800069e:	4770      	bx	lr
 80006a0:	40000800 	.word	0x40000800
 80006a4:	20000046 	.word	0x20000046

080006a8 <TIM1_UP_IRQHandler>:



void TIM1_UP_IRQHandler(){
 80006a8:	b580      	push	{r7, lr}
 80006aa:	af00      	add	r7, sp, #0

	//algorithm who select the action
	if(x>top){
 80006ac:	4b5d      	ldr	r3, [pc, #372]	; (8000824 <TIM1_UP_IRQHandler+0x17c>)
 80006ae:	681a      	ldr	r2, [r3, #0]
 80006b0:	4b5d      	ldr	r3, [pc, #372]	; (8000828 <TIM1_UP_IRQHandler+0x180>)
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	429a      	cmp	r2, r3
 80006b6:	d911      	bls.n	80006dc <TIM1_UP_IRQHandler+0x34>
		flage2=1;
 80006b8:	4b5c      	ldr	r3, [pc, #368]	; (800082c <TIM1_UP_IRQHandler+0x184>)
 80006ba:	2201      	movs	r2, #1
 80006bc:	701a      	strb	r2, [r3, #0]
		flage1=0;
 80006be:	4b5c      	ldr	r3, [pc, #368]	; (8000830 <TIM1_UP_IRQHandler+0x188>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	701a      	strb	r2, [r3, #0]
		x=top+(top/numper_waves);
 80006c4:	4b58      	ldr	r3, [pc, #352]	; (8000828 <TIM1_UP_IRQHandler+0x180>)
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	4a5a      	ldr	r2, [pc, #360]	; (8000834 <TIM1_UP_IRQHandler+0x18c>)
 80006ca:	7812      	ldrb	r2, [r2, #0]
 80006cc:	fbb3 f2f2 	udiv	r2, r3, r2
 80006d0:	4b55      	ldr	r3, [pc, #340]	; (8000828 <TIM1_UP_IRQHandler+0x180>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	4413      	add	r3, r2
 80006d6:	4a53      	ldr	r2, [pc, #332]	; (8000824 <TIM1_UP_IRQHandler+0x17c>)
 80006d8:	6013      	str	r3, [r2, #0]
 80006da:	e018      	b.n	800070e <TIM1_UP_IRQHandler+0x66>
	}
	else if(x<100)
 80006dc:	4b51      	ldr	r3, [pc, #324]	; (8000824 <TIM1_UP_IRQHandler+0x17c>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	2b63      	cmp	r3, #99	; 0x63
 80006e2:	d814      	bhi.n	800070e <TIM1_UP_IRQHandler+0x66>
	{
		flage2=0;
 80006e4:	4b51      	ldr	r3, [pc, #324]	; (800082c <TIM1_UP_IRQHandler+0x184>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	701a      	strb	r2, [r3, #0]
		flage1=1;
 80006ea:	4b51      	ldr	r3, [pc, #324]	; (8000830 <TIM1_UP_IRQHandler+0x188>)
 80006ec:	2201      	movs	r2, #1
 80006ee:	701a      	strb	r2, [r3, #0]
		flage3 ^=(1<<0);
 80006f0:	4b51      	ldr	r3, [pc, #324]	; (8000838 <TIM1_UP_IRQHandler+0x190>)
 80006f2:	781b      	ldrb	r3, [r3, #0]
 80006f4:	f083 0301 	eor.w	r3, r3, #1
 80006f8:	b2da      	uxtb	r2, r3
 80006fa:	4b4f      	ldr	r3, [pc, #316]	; (8000838 <TIM1_UP_IRQHandler+0x190>)
 80006fc:	701a      	strb	r2, [r3, #0]
		x=(top/numper_waves);//reset incremental variable
 80006fe:	4b4a      	ldr	r3, [pc, #296]	; (8000828 <TIM1_UP_IRQHandler+0x180>)
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	4a4c      	ldr	r2, [pc, #304]	; (8000834 <TIM1_UP_IRQHandler+0x18c>)
 8000704:	7812      	ldrb	r2, [r2, #0]
 8000706:	fbb3 f3f2 	udiv	r3, r3, r2
 800070a:	4a46      	ldr	r2, [pc, #280]	; (8000824 <TIM1_UP_IRQHandler+0x17c>)
 800070c:	6013      	str	r3, [r2, #0]
		//for(volatile int s=0;s<300;s++);//delay between the two half waves

	}

	//select first or second half wave
	if(flage3==1){
 800070e:	4b4a      	ldr	r3, [pc, #296]	; (8000838 <TIM1_UP_IRQHandler+0x190>)
 8000710:	781b      	ldrb	r3, [r3, #0]
 8000712:	2b01      	cmp	r3, #1
 8000714:	d110      	bne.n	8000738 <TIM1_UP_IRQHandler+0x90>
		pwm->TIMx_CCER &=~(1<<0);//ch1_off
 8000716:	4b49      	ldr	r3, [pc, #292]	; (800083c <TIM1_UP_IRQHandler+0x194>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	6a1a      	ldr	r2, [r3, #32]
 800071c:	4b47      	ldr	r3, [pc, #284]	; (800083c <TIM1_UP_IRQHandler+0x194>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	f022 0201 	bic.w	r2, r2, #1
 8000724:	621a      	str	r2, [r3, #32]
		pwm->TIMx_CCER |=(1<<4);//ch2_on
 8000726:	4b45      	ldr	r3, [pc, #276]	; (800083c <TIM1_UP_IRQHandler+0x194>)
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	6a1a      	ldr	r2, [r3, #32]
 800072c:	4b43      	ldr	r3, [pc, #268]	; (800083c <TIM1_UP_IRQHandler+0x194>)
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	f042 0210 	orr.w	r2, r2, #16
 8000734:	621a      	str	r2, [r3, #32]
 8000736:	e013      	b.n	8000760 <TIM1_UP_IRQHandler+0xb8>
	}
	else if(flage3==0){
 8000738:	4b3f      	ldr	r3, [pc, #252]	; (8000838 <TIM1_UP_IRQHandler+0x190>)
 800073a:	781b      	ldrb	r3, [r3, #0]
 800073c:	2b00      	cmp	r3, #0
 800073e:	d10f      	bne.n	8000760 <TIM1_UP_IRQHandler+0xb8>
		pwm->TIMx_CCER &=~(1<<4);//ch2_off
 8000740:	4b3e      	ldr	r3, [pc, #248]	; (800083c <TIM1_UP_IRQHandler+0x194>)
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	6a1a      	ldr	r2, [r3, #32]
 8000746:	4b3d      	ldr	r3, [pc, #244]	; (800083c <TIM1_UP_IRQHandler+0x194>)
 8000748:	681b      	ldr	r3, [r3, #0]
 800074a:	f022 0210 	bic.w	r2, r2, #16
 800074e:	621a      	str	r2, [r3, #32]
		pwm->TIMx_CCER |=(1<<0);//ch1_on
 8000750:	4b3a      	ldr	r3, [pc, #232]	; (800083c <TIM1_UP_IRQHandler+0x194>)
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	6a1a      	ldr	r2, [r3, #32]
 8000756:	4b39      	ldr	r3, [pc, #228]	; (800083c <TIM1_UP_IRQHandler+0x194>)
 8000758:	681b      	ldr	r3, [r3, #0]
 800075a:	f042 0201 	orr.w	r2, r2, #1
 800075e:	621a      	str	r2, [r3, #32]
	}

	//make this wave and increment/decrement the next value of next wave
	if((flage1==1)&&(flage2==0)){
 8000760:	4b33      	ldr	r3, [pc, #204]	; (8000830 <TIM1_UP_IRQHandler+0x188>)
 8000762:	781b      	ldrb	r3, [r3, #0]
 8000764:	2b01      	cmp	r3, #1
 8000766:	d11c      	bne.n	80007a2 <TIM1_UP_IRQHandler+0xfa>
 8000768:	4b30      	ldr	r3, [pc, #192]	; (800082c <TIM1_UP_IRQHandler+0x184>)
 800076a:	781b      	ldrb	r3, [r3, #0]
 800076c:	2b00      	cmp	r3, #0
 800076e:	d118      	bne.n	80007a2 <TIM1_UP_IRQHandler+0xfa>
		top=c;
 8000770:	4b33      	ldr	r3, [pc, #204]	; (8000840 <TIM1_UP_IRQHandler+0x198>)
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	4a2c      	ldr	r2, [pc, #176]	; (8000828 <TIM1_UP_IRQHandler+0x180>)
 8000776:	6013      	str	r3, [r2, #0]
		SPWM_timer_INIT(presc,x,top,SPWM_MOOD_START);
 8000778:	4b32      	ldr	r3, [pc, #200]	; (8000844 <TIM1_UP_IRQHandler+0x19c>)
 800077a:	6818      	ldr	r0, [r3, #0]
 800077c:	4b29      	ldr	r3, [pc, #164]	; (8000824 <TIM1_UP_IRQHandler+0x17c>)
 800077e:	6819      	ldr	r1, [r3, #0]
 8000780:	4b29      	ldr	r3, [pc, #164]	; (8000828 <TIM1_UP_IRQHandler+0x180>)
 8000782:	681a      	ldr	r2, [r3, #0]
 8000784:	2301      	movs	r3, #1
 8000786:	f7ff febd 	bl	8000504 <SPWM_timer_INIT>
		x+=(top/numper_waves);
 800078a:	4b27      	ldr	r3, [pc, #156]	; (8000828 <TIM1_UP_IRQHandler+0x180>)
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	4a29      	ldr	r2, [pc, #164]	; (8000834 <TIM1_UP_IRQHandler+0x18c>)
 8000790:	7812      	ldrb	r2, [r2, #0]
 8000792:	fbb3 f2f2 	udiv	r2, r3, r2
 8000796:	4b23      	ldr	r3, [pc, #140]	; (8000824 <TIM1_UP_IRQHandler+0x17c>)
 8000798:	681b      	ldr	r3, [r3, #0]
 800079a:	4413      	add	r3, r2
 800079c:	4a21      	ldr	r2, [pc, #132]	; (8000824 <TIM1_UP_IRQHandler+0x17c>)
 800079e:	6013      	str	r3, [r2, #0]
 80007a0:	e035      	b.n	800080e <TIM1_UP_IRQHandler+0x166>
	}
	else if ((flage2==1)&&(flage1==0)){
 80007a2:	4b22      	ldr	r3, [pc, #136]	; (800082c <TIM1_UP_IRQHandler+0x184>)
 80007a4:	781b      	ldrb	r3, [r3, #0]
 80007a6:	2b01      	cmp	r3, #1
 80007a8:	d129      	bne.n	80007fe <TIM1_UP_IRQHandler+0x156>
 80007aa:	4b21      	ldr	r3, [pc, #132]	; (8000830 <TIM1_UP_IRQHandler+0x188>)
 80007ac:	781b      	ldrb	r3, [r3, #0]
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d125      	bne.n	80007fe <TIM1_UP_IRQHandler+0x156>
		top=c;
 80007b2:	4b23      	ldr	r3, [pc, #140]	; (8000840 <TIM1_UP_IRQHandler+0x198>)
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	4a1c      	ldr	r2, [pc, #112]	; (8000828 <TIM1_UP_IRQHandler+0x180>)
 80007b8:	6013      	str	r3, [r2, #0]
		x=x-(top/numper_waves);
 80007ba:	4b1a      	ldr	r3, [pc, #104]	; (8000824 <TIM1_UP_IRQHandler+0x17c>)
 80007bc:	681a      	ldr	r2, [r3, #0]
 80007be:	4b1a      	ldr	r3, [pc, #104]	; (8000828 <TIM1_UP_IRQHandler+0x180>)
 80007c0:	681b      	ldr	r3, [r3, #0]
 80007c2:	491c      	ldr	r1, [pc, #112]	; (8000834 <TIM1_UP_IRQHandler+0x18c>)
 80007c4:	7809      	ldrb	r1, [r1, #0]
 80007c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80007ca:	1ad3      	subs	r3, r2, r3
 80007cc:	4a15      	ldr	r2, [pc, #84]	; (8000824 <TIM1_UP_IRQHandler+0x17c>)
 80007ce:	6013      	str	r3, [r2, #0]
		SPWM_timer_INIT(presc,x,top,SPWM_MOOD_START);
 80007d0:	4b1c      	ldr	r3, [pc, #112]	; (8000844 <TIM1_UP_IRQHandler+0x19c>)
 80007d2:	6818      	ldr	r0, [r3, #0]
 80007d4:	4b13      	ldr	r3, [pc, #76]	; (8000824 <TIM1_UP_IRQHandler+0x17c>)
 80007d6:	6819      	ldr	r1, [r3, #0]
 80007d8:	4b13      	ldr	r3, [pc, #76]	; (8000828 <TIM1_UP_IRQHandler+0x180>)
 80007da:	681a      	ldr	r2, [r3, #0]
 80007dc:	2301      	movs	r3, #1
 80007de:	f7ff fe91 	bl	8000504 <SPWM_timer_INIT>
		if(x==(top/numper_waves))x=0;
 80007e2:	4b11      	ldr	r3, [pc, #68]	; (8000828 <TIM1_UP_IRQHandler+0x180>)
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	4a13      	ldr	r2, [pc, #76]	; (8000834 <TIM1_UP_IRQHandler+0x18c>)
 80007e8:	7812      	ldrb	r2, [r2, #0]
 80007ea:	fbb3 f2f2 	udiv	r2, r3, r2
 80007ee:	4b0d      	ldr	r3, [pc, #52]	; (8000824 <TIM1_UP_IRQHandler+0x17c>)
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	429a      	cmp	r2, r3
 80007f4:	d10b      	bne.n	800080e <TIM1_UP_IRQHandler+0x166>
 80007f6:	4b0b      	ldr	r3, [pc, #44]	; (8000824 <TIM1_UP_IRQHandler+0x17c>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	601a      	str	r2, [r3, #0]
 80007fc:	e007      	b.n	800080e <TIM1_UP_IRQHandler+0x166>
	}
	else pwm->TIMx_CR1 &=~(1<<0);//disable counter
 80007fe:	4b0f      	ldr	r3, [pc, #60]	; (800083c <TIM1_UP_IRQHandler+0x194>)
 8000800:	681b      	ldr	r3, [r3, #0]
 8000802:	681a      	ldr	r2, [r3, #0]
 8000804:	4b0d      	ldr	r3, [pc, #52]	; (800083c <TIM1_UP_IRQHandler+0x194>)
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	f022 0201 	bic.w	r2, r2, #1
 800080c:	601a      	str	r2, [r3, #0]

	pwm->TIMx_SR &=~(1<<0);//flag off
 800080e:	4b0b      	ldr	r3, [pc, #44]	; (800083c <TIM1_UP_IRQHandler+0x194>)
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	691a      	ldr	r2, [r3, #16]
 8000814:	4b09      	ldr	r3, [pc, #36]	; (800083c <TIM1_UP_IRQHandler+0x194>)
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	f022 0201 	bic.w	r2, r2, #1
 800081c:	611a      	str	r2, [r3, #16]
}
 800081e:	bf00      	nop
 8000820:	bd80      	pop	{r7, pc}
 8000822:	bf00      	nop
 8000824:	2000001c 	.word	0x2000001c
 8000828:	20000010 	.word	0x20000010
 800082c:	20000044 	.word	0x20000044
 8000830:	2000000c 	.word	0x2000000c
 8000834:	2000005c 	.word	0x2000005c
 8000838:	2000000d 	.word	0x2000000d
 800083c:	20000008 	.word	0x20000008
 8000840:	20000018 	.word	0x20000018
 8000844:	20000014 	.word	0x20000014

08000848 <Enable_NVIC>:
 * ------------------------------------------------
 * 				  Generic Functions
 *-------------------------------------------------
 */

void Enable_NVIC(uint16_t IRQ){
 8000848:	b480      	push	{r7}
 800084a:	b083      	sub	sp, #12
 800084c:	af00      	add	r7, sp, #0
 800084e:	4603      	mov	r3, r0
 8000850:	80fb      	strh	r3, [r7, #6]
	switch(IRQ){
 8000852:	88fb      	ldrh	r3, [r7, #6]
 8000854:	2b0f      	cmp	r3, #15
 8000856:	d854      	bhi.n	8000902 <Enable_NVIC+0xba>
 8000858:	a201      	add	r2, pc, #4	; (adr r2, 8000860 <Enable_NVIC+0x18>)
 800085a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800085e:	bf00      	nop
 8000860:	080008a1 	.word	0x080008a1
 8000864:	080008af 	.word	0x080008af
 8000868:	080008bd 	.word	0x080008bd
 800086c:	080008cb 	.word	0x080008cb
 8000870:	080008d9 	.word	0x080008d9
 8000874:	080008e7 	.word	0x080008e7
 8000878:	080008e7 	.word	0x080008e7
 800087c:	080008e7 	.word	0x080008e7
 8000880:	080008e7 	.word	0x080008e7
 8000884:	080008e7 	.word	0x080008e7
 8000888:	080008f5 	.word	0x080008f5
 800088c:	080008f5 	.word	0x080008f5
 8000890:	080008f5 	.word	0x080008f5
 8000894:	080008f5 	.word	0x080008f5
 8000898:	080008f5 	.word	0x080008f5
 800089c:	080008f5 	.word	0x080008f5
	case 0:
		NVIC_IRQ6_EXTI0_Enable;
 80008a0:	4b1a      	ldr	r3, [pc, #104]	; (800090c <Enable_NVIC+0xc4>)
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	4a19      	ldr	r2, [pc, #100]	; (800090c <Enable_NVIC+0xc4>)
 80008a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80008aa:	6013      	str	r3, [r2, #0]
		break;
 80008ac:	e029      	b.n	8000902 <Enable_NVIC+0xba>
	case 1:
		NVIC_IRQ7_EXTI1_Enable;
 80008ae:	4b17      	ldr	r3, [pc, #92]	; (800090c <Enable_NVIC+0xc4>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	4a16      	ldr	r2, [pc, #88]	; (800090c <Enable_NVIC+0xc4>)
 80008b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80008b8:	6013      	str	r3, [r2, #0]
		break;
 80008ba:	e022      	b.n	8000902 <Enable_NVIC+0xba>
	case 2:
		NVIC_IRQ8_EXTI2_Enable;
 80008bc:	4b13      	ldr	r3, [pc, #76]	; (800090c <Enable_NVIC+0xc4>)
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	4a12      	ldr	r2, [pc, #72]	; (800090c <Enable_NVIC+0xc4>)
 80008c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80008c6:	6013      	str	r3, [r2, #0]
		break;
 80008c8:	e01b      	b.n	8000902 <Enable_NVIC+0xba>
	case 3:
		NVIC_IRQ9_EXTI3_Enable;
 80008ca:	4b10      	ldr	r3, [pc, #64]	; (800090c <Enable_NVIC+0xc4>)
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	4a0f      	ldr	r2, [pc, #60]	; (800090c <Enable_NVIC+0xc4>)
 80008d0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80008d4:	6013      	str	r3, [r2, #0]
		break;
 80008d6:	e014      	b.n	8000902 <Enable_NVIC+0xba>
	case 4:
		NVIC_IRQ10_EXTI4_Enable;
 80008d8:	4b0c      	ldr	r3, [pc, #48]	; (800090c <Enable_NVIC+0xc4>)
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	4a0b      	ldr	r2, [pc, #44]	; (800090c <Enable_NVIC+0xc4>)
 80008de:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80008e2:	6013      	str	r3, [r2, #0]
		break;
 80008e4:	e00d      	b.n	8000902 <Enable_NVIC+0xba>
	case 5:
	case 6:
	case 7:
	case 8:
	case 9:
		NVIC_IRQ23_EXTI5_9_Enable;
 80008e6:	4b09      	ldr	r3, [pc, #36]	; (800090c <Enable_NVIC+0xc4>)
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	4a08      	ldr	r2, [pc, #32]	; (800090c <Enable_NVIC+0xc4>)
 80008ec:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80008f0:	6013      	str	r3, [r2, #0]
		break;
 80008f2:	e006      	b.n	8000902 <Enable_NVIC+0xba>
	case 11:
	case 12:
	case 13:
	case 14:
	case 15:
		NVIC_IRQ40_EXTI10_15_Enable;
 80008f4:	4b06      	ldr	r3, [pc, #24]	; (8000910 <Enable_NVIC+0xc8>)
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	4a05      	ldr	r2, [pc, #20]	; (8000910 <Enable_NVIC+0xc8>)
 80008fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80008fe:	6013      	str	r3, [r2, #0]
		break;
 8000900:	bf00      	nop
	}


}
 8000902:	bf00      	nop
 8000904:	370c      	adds	r7, #12
 8000906:	46bd      	mov	sp, r7
 8000908:	bc80      	pop	{r7}
 800090a:	4770      	bx	lr
 800090c:	e000e100 	.word	0xe000e100
 8000910:	e000e104 	.word	0xe000e104

08000914 <EXTI>:
 * @param [in]      -function_addres : app ISR function
 * @retval          - none
 * Note             -
 *================================================================ */

void EXTI(GPIO_typeDef* PORTx ,uint16_t pin,uint16_t triggercase,void (*function_addres) (void)){
 8000914:	b580      	push	{r7, lr}
 8000916:	b084      	sub	sp, #16
 8000918:	af00      	add	r7, sp, #0
 800091a:	60f8      	str	r0, [r7, #12]
 800091c:	607b      	str	r3, [r7, #4]
 800091e:	460b      	mov	r3, r1
 8000920:	817b      	strh	r3, [r7, #10]
 8000922:	4613      	mov	r3, r2
 8000924:	813b      	strh	r3, [r7, #8]

	pinmode(PORTx,pin,GPIO_MODE_INTPUT_AF);//set pin to _INTPUT_AF
 8000926:	897b      	ldrh	r3, [r7, #10]
 8000928:	2204      	movs	r2, #4
 800092a:	4619      	mov	r1, r3
 800092c:	68f8      	ldr	r0, [r7, #12]
 800092e:	f7ff fd07 	bl	8000340 <pinmode>
		//	0000: PA[x] pin
		//	0001: PB[x] pin
		//	0010: PC[x] pin
		//	0011: PD[x] pin

		switch(pin){
 8000932:	897b      	ldrh	r3, [r7, #10]
 8000934:	2b0f      	cmp	r3, #15
 8000936:	f200 8385 	bhi.w	8001044 <EXTI+0x730>
 800093a:	a201      	add	r2, pc, #4	; (adr r2, 8000940 <EXTI+0x2c>)
 800093c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000940:	08000981 	.word	0x08000981
 8000944:	080009e7 	.word	0x080009e7
 8000948:	08000a4d 	.word	0x08000a4d
 800094c:	08000ab3 	.word	0x08000ab3
 8000950:	08000b19 	.word	0x08000b19
 8000954:	08000b7f 	.word	0x08000b7f
 8000958:	08000bf9 	.word	0x08000bf9
 800095c:	08000c5f 	.word	0x08000c5f
 8000960:	08000cc5 	.word	0x08000cc5
 8000964:	08000d2b 	.word	0x08000d2b
 8000968:	08000d91 	.word	0x08000d91
 800096c:	08000df7 	.word	0x08000df7
 8000970:	08000e73 	.word	0x08000e73
 8000974:	08000ed9 	.word	0x08000ed9
 8000978:	08000f3f 	.word	0x08000f3f
 800097c:	08000fa3 	.word	0x08000fa3
		case pin0:
			AFIO->AFIO_EXTICR1 &=~(0b1111<<0);
 8000980:	4b92      	ldr	r3, [pc, #584]	; (8000bcc <EXTI+0x2b8>)
 8000982:	689b      	ldr	r3, [r3, #8]
 8000984:	4a91      	ldr	r2, [pc, #580]	; (8000bcc <EXTI+0x2b8>)
 8000986:	f023 030f 	bic.w	r3, r3, #15
 800098a:	6093      	str	r3, [r2, #8]
			if(PORTx==GPIOA)     {AFIO->AFIO_EXTICR1 &=~(0b1111<<0);}
 800098c:	68fb      	ldr	r3, [r7, #12]
 800098e:	4a90      	ldr	r2, [pc, #576]	; (8000bd0 <EXTI+0x2bc>)
 8000990:	4293      	cmp	r3, r2
 8000992:	d106      	bne.n	80009a2 <EXTI+0x8e>
 8000994:	4b8d      	ldr	r3, [pc, #564]	; (8000bcc <EXTI+0x2b8>)
 8000996:	689b      	ldr	r3, [r3, #8]
 8000998:	4a8c      	ldr	r2, [pc, #560]	; (8000bcc <EXTI+0x2b8>)
 800099a:	f023 030f 	bic.w	r3, r3, #15
 800099e:	6093      	str	r3, [r2, #8]
			else if(PORTx==GPIOB){AFIO->AFIO_EXTICR1 |= (0b0001<<0);}
			else if(PORTx==GPIOC){AFIO->AFIO_EXTICR1 |= (0b0010<<0);}
			else if(PORTx==GPIOD){AFIO->AFIO_EXTICR1 |= (0b0011<<0);}

			break;
 80009a0:	e331      	b.n	8001006 <EXTI+0x6f2>
			else if(PORTx==GPIOB){AFIO->AFIO_EXTICR1 |= (0b0001<<0);}
 80009a2:	68fb      	ldr	r3, [r7, #12]
 80009a4:	4a8b      	ldr	r2, [pc, #556]	; (8000bd4 <EXTI+0x2c0>)
 80009a6:	4293      	cmp	r3, r2
 80009a8:	d106      	bne.n	80009b8 <EXTI+0xa4>
 80009aa:	4b88      	ldr	r3, [pc, #544]	; (8000bcc <EXTI+0x2b8>)
 80009ac:	689b      	ldr	r3, [r3, #8]
 80009ae:	4a87      	ldr	r2, [pc, #540]	; (8000bcc <EXTI+0x2b8>)
 80009b0:	f043 0301 	orr.w	r3, r3, #1
 80009b4:	6093      	str	r3, [r2, #8]
			break;
 80009b6:	e326      	b.n	8001006 <EXTI+0x6f2>
			else if(PORTx==GPIOC){AFIO->AFIO_EXTICR1 |= (0b0010<<0);}
 80009b8:	68fb      	ldr	r3, [r7, #12]
 80009ba:	4a87      	ldr	r2, [pc, #540]	; (8000bd8 <EXTI+0x2c4>)
 80009bc:	4293      	cmp	r3, r2
 80009be:	d106      	bne.n	80009ce <EXTI+0xba>
 80009c0:	4b82      	ldr	r3, [pc, #520]	; (8000bcc <EXTI+0x2b8>)
 80009c2:	689b      	ldr	r3, [r3, #8]
 80009c4:	4a81      	ldr	r2, [pc, #516]	; (8000bcc <EXTI+0x2b8>)
 80009c6:	f043 0302 	orr.w	r3, r3, #2
 80009ca:	6093      	str	r3, [r2, #8]
			break;
 80009cc:	e31b      	b.n	8001006 <EXTI+0x6f2>
			else if(PORTx==GPIOD){AFIO->AFIO_EXTICR1 |= (0b0011<<0);}
 80009ce:	68fb      	ldr	r3, [r7, #12]
 80009d0:	4a82      	ldr	r2, [pc, #520]	; (8000bdc <EXTI+0x2c8>)
 80009d2:	4293      	cmp	r3, r2
 80009d4:	f040 8317 	bne.w	8001006 <EXTI+0x6f2>
 80009d8:	4b7c      	ldr	r3, [pc, #496]	; (8000bcc <EXTI+0x2b8>)
 80009da:	689b      	ldr	r3, [r3, #8]
 80009dc:	4a7b      	ldr	r2, [pc, #492]	; (8000bcc <EXTI+0x2b8>)
 80009de:	f043 0303 	orr.w	r3, r3, #3
 80009e2:	6093      	str	r3, [r2, #8]
			break;
 80009e4:	e30f      	b.n	8001006 <EXTI+0x6f2>
		case pin1:
			AFIO->AFIO_EXTICR1 &=~(0b1111<<4);
 80009e6:	4b79      	ldr	r3, [pc, #484]	; (8000bcc <EXTI+0x2b8>)
 80009e8:	689b      	ldr	r3, [r3, #8]
 80009ea:	4a78      	ldr	r2, [pc, #480]	; (8000bcc <EXTI+0x2b8>)
 80009ec:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80009f0:	6093      	str	r3, [r2, #8]
			if(PORTx==GPIOA)     {AFIO->AFIO_EXTICR1 &=~(0b1111<<4);}
 80009f2:	68fb      	ldr	r3, [r7, #12]
 80009f4:	4a76      	ldr	r2, [pc, #472]	; (8000bd0 <EXTI+0x2bc>)
 80009f6:	4293      	cmp	r3, r2
 80009f8:	d106      	bne.n	8000a08 <EXTI+0xf4>
 80009fa:	4b74      	ldr	r3, [pc, #464]	; (8000bcc <EXTI+0x2b8>)
 80009fc:	689b      	ldr	r3, [r3, #8]
 80009fe:	4a73      	ldr	r2, [pc, #460]	; (8000bcc <EXTI+0x2b8>)
 8000a00:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000a04:	6093      	str	r3, [r2, #8]
			else if(PORTx==GPIOB){AFIO->AFIO_EXTICR1 |= (0b0001<<4);}
			else if(PORTx==GPIOC){AFIO->AFIO_EXTICR1 |= (0b0010<<4);}
			else if(PORTx==GPIOD){AFIO->AFIO_EXTICR1 |= (0b0011<<4);}

			break;
 8000a06:	e300      	b.n	800100a <EXTI+0x6f6>
			else if(PORTx==GPIOB){AFIO->AFIO_EXTICR1 |= (0b0001<<4);}
 8000a08:	68fb      	ldr	r3, [r7, #12]
 8000a0a:	4a72      	ldr	r2, [pc, #456]	; (8000bd4 <EXTI+0x2c0>)
 8000a0c:	4293      	cmp	r3, r2
 8000a0e:	d106      	bne.n	8000a1e <EXTI+0x10a>
 8000a10:	4b6e      	ldr	r3, [pc, #440]	; (8000bcc <EXTI+0x2b8>)
 8000a12:	689b      	ldr	r3, [r3, #8]
 8000a14:	4a6d      	ldr	r2, [pc, #436]	; (8000bcc <EXTI+0x2b8>)
 8000a16:	f043 0310 	orr.w	r3, r3, #16
 8000a1a:	6093      	str	r3, [r2, #8]
			break;
 8000a1c:	e2f5      	b.n	800100a <EXTI+0x6f6>
			else if(PORTx==GPIOC){AFIO->AFIO_EXTICR1 |= (0b0010<<4);}
 8000a1e:	68fb      	ldr	r3, [r7, #12]
 8000a20:	4a6d      	ldr	r2, [pc, #436]	; (8000bd8 <EXTI+0x2c4>)
 8000a22:	4293      	cmp	r3, r2
 8000a24:	d106      	bne.n	8000a34 <EXTI+0x120>
 8000a26:	4b69      	ldr	r3, [pc, #420]	; (8000bcc <EXTI+0x2b8>)
 8000a28:	689b      	ldr	r3, [r3, #8]
 8000a2a:	4a68      	ldr	r2, [pc, #416]	; (8000bcc <EXTI+0x2b8>)
 8000a2c:	f043 0320 	orr.w	r3, r3, #32
 8000a30:	6093      	str	r3, [r2, #8]
			break;
 8000a32:	e2ea      	b.n	800100a <EXTI+0x6f6>
			else if(PORTx==GPIOD){AFIO->AFIO_EXTICR1 |= (0b0011<<4);}
 8000a34:	68fb      	ldr	r3, [r7, #12]
 8000a36:	4a69      	ldr	r2, [pc, #420]	; (8000bdc <EXTI+0x2c8>)
 8000a38:	4293      	cmp	r3, r2
 8000a3a:	f040 82e6 	bne.w	800100a <EXTI+0x6f6>
 8000a3e:	4b63      	ldr	r3, [pc, #396]	; (8000bcc <EXTI+0x2b8>)
 8000a40:	689b      	ldr	r3, [r3, #8]
 8000a42:	4a62      	ldr	r2, [pc, #392]	; (8000bcc <EXTI+0x2b8>)
 8000a44:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8000a48:	6093      	str	r3, [r2, #8]
			break;
 8000a4a:	e2de      	b.n	800100a <EXTI+0x6f6>
		case pin2:
			AFIO->AFIO_EXTICR1 &=~(0b1111<<8);
 8000a4c:	4b5f      	ldr	r3, [pc, #380]	; (8000bcc <EXTI+0x2b8>)
 8000a4e:	689b      	ldr	r3, [r3, #8]
 8000a50:	4a5e      	ldr	r2, [pc, #376]	; (8000bcc <EXTI+0x2b8>)
 8000a52:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000a56:	6093      	str	r3, [r2, #8]
			if(PORTx==GPIOA)     {AFIO->AFIO_EXTICR1 &=~(0b1111<<8);}
 8000a58:	68fb      	ldr	r3, [r7, #12]
 8000a5a:	4a5d      	ldr	r2, [pc, #372]	; (8000bd0 <EXTI+0x2bc>)
 8000a5c:	4293      	cmp	r3, r2
 8000a5e:	d106      	bne.n	8000a6e <EXTI+0x15a>
 8000a60:	4b5a      	ldr	r3, [pc, #360]	; (8000bcc <EXTI+0x2b8>)
 8000a62:	689b      	ldr	r3, [r3, #8]
 8000a64:	4a59      	ldr	r2, [pc, #356]	; (8000bcc <EXTI+0x2b8>)
 8000a66:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000a6a:	6093      	str	r3, [r2, #8]
			else if(PORTx==GPIOB){AFIO->AFIO_EXTICR1 |= (0b0001<<8);}
			else if(PORTx==GPIOC){AFIO->AFIO_EXTICR1 |= (0b0010<<8);}
			else if(PORTx==GPIOD){AFIO->AFIO_EXTICR1 |= (0b0011<<8);}

			break;
 8000a6c:	e2cf      	b.n	800100e <EXTI+0x6fa>
			else if(PORTx==GPIOB){AFIO->AFIO_EXTICR1 |= (0b0001<<8);}
 8000a6e:	68fb      	ldr	r3, [r7, #12]
 8000a70:	4a58      	ldr	r2, [pc, #352]	; (8000bd4 <EXTI+0x2c0>)
 8000a72:	4293      	cmp	r3, r2
 8000a74:	d106      	bne.n	8000a84 <EXTI+0x170>
 8000a76:	4b55      	ldr	r3, [pc, #340]	; (8000bcc <EXTI+0x2b8>)
 8000a78:	689b      	ldr	r3, [r3, #8]
 8000a7a:	4a54      	ldr	r2, [pc, #336]	; (8000bcc <EXTI+0x2b8>)
 8000a7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a80:	6093      	str	r3, [r2, #8]
			break;
 8000a82:	e2c4      	b.n	800100e <EXTI+0x6fa>
			else if(PORTx==GPIOC){AFIO->AFIO_EXTICR1 |= (0b0010<<8);}
 8000a84:	68fb      	ldr	r3, [r7, #12]
 8000a86:	4a54      	ldr	r2, [pc, #336]	; (8000bd8 <EXTI+0x2c4>)
 8000a88:	4293      	cmp	r3, r2
 8000a8a:	d106      	bne.n	8000a9a <EXTI+0x186>
 8000a8c:	4b4f      	ldr	r3, [pc, #316]	; (8000bcc <EXTI+0x2b8>)
 8000a8e:	689b      	ldr	r3, [r3, #8]
 8000a90:	4a4e      	ldr	r2, [pc, #312]	; (8000bcc <EXTI+0x2b8>)
 8000a92:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000a96:	6093      	str	r3, [r2, #8]
			break;
 8000a98:	e2b9      	b.n	800100e <EXTI+0x6fa>
			else if(PORTx==GPIOD){AFIO->AFIO_EXTICR1 |= (0b0011<<8);}
 8000a9a:	68fb      	ldr	r3, [r7, #12]
 8000a9c:	4a4f      	ldr	r2, [pc, #316]	; (8000bdc <EXTI+0x2c8>)
 8000a9e:	4293      	cmp	r3, r2
 8000aa0:	f040 82b5 	bne.w	800100e <EXTI+0x6fa>
 8000aa4:	4b49      	ldr	r3, [pc, #292]	; (8000bcc <EXTI+0x2b8>)
 8000aa6:	689b      	ldr	r3, [r3, #8]
 8000aa8:	4a48      	ldr	r2, [pc, #288]	; (8000bcc <EXTI+0x2b8>)
 8000aaa:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8000aae:	6093      	str	r3, [r2, #8]
			break;
 8000ab0:	e2ad      	b.n	800100e <EXTI+0x6fa>
		case pin3:
			AFIO->AFIO_EXTICR1 &=~(0b1111<<12);
 8000ab2:	4b46      	ldr	r3, [pc, #280]	; (8000bcc <EXTI+0x2b8>)
 8000ab4:	689b      	ldr	r3, [r3, #8]
 8000ab6:	4a45      	ldr	r2, [pc, #276]	; (8000bcc <EXTI+0x2b8>)
 8000ab8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8000abc:	6093      	str	r3, [r2, #8]
			if(PORTx==GPIOA)     {AFIO->AFIO_EXTICR1 &=~(0b1111<<12);}
 8000abe:	68fb      	ldr	r3, [r7, #12]
 8000ac0:	4a43      	ldr	r2, [pc, #268]	; (8000bd0 <EXTI+0x2bc>)
 8000ac2:	4293      	cmp	r3, r2
 8000ac4:	d106      	bne.n	8000ad4 <EXTI+0x1c0>
 8000ac6:	4b41      	ldr	r3, [pc, #260]	; (8000bcc <EXTI+0x2b8>)
 8000ac8:	689b      	ldr	r3, [r3, #8]
 8000aca:	4a40      	ldr	r2, [pc, #256]	; (8000bcc <EXTI+0x2b8>)
 8000acc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8000ad0:	6093      	str	r3, [r2, #8]
			else if(PORTx==GPIOB){AFIO->AFIO_EXTICR1 |= (0b0001<<12);}
			else if(PORTx==GPIOC){AFIO->AFIO_EXTICR1 |= (0b0010<<12);}
			else if(PORTx==GPIOD){AFIO->AFIO_EXTICR1 |= (0b0011<<12);}

			break;
 8000ad2:	e29e      	b.n	8001012 <EXTI+0x6fe>
			else if(PORTx==GPIOB){AFIO->AFIO_EXTICR1 |= (0b0001<<12);}
 8000ad4:	68fb      	ldr	r3, [r7, #12]
 8000ad6:	4a3f      	ldr	r2, [pc, #252]	; (8000bd4 <EXTI+0x2c0>)
 8000ad8:	4293      	cmp	r3, r2
 8000ada:	d106      	bne.n	8000aea <EXTI+0x1d6>
 8000adc:	4b3b      	ldr	r3, [pc, #236]	; (8000bcc <EXTI+0x2b8>)
 8000ade:	689b      	ldr	r3, [r3, #8]
 8000ae0:	4a3a      	ldr	r2, [pc, #232]	; (8000bcc <EXTI+0x2b8>)
 8000ae2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000ae6:	6093      	str	r3, [r2, #8]
			break;
 8000ae8:	e293      	b.n	8001012 <EXTI+0x6fe>
			else if(PORTx==GPIOC){AFIO->AFIO_EXTICR1 |= (0b0010<<12);}
 8000aea:	68fb      	ldr	r3, [r7, #12]
 8000aec:	4a3a      	ldr	r2, [pc, #232]	; (8000bd8 <EXTI+0x2c4>)
 8000aee:	4293      	cmp	r3, r2
 8000af0:	d106      	bne.n	8000b00 <EXTI+0x1ec>
 8000af2:	4b36      	ldr	r3, [pc, #216]	; (8000bcc <EXTI+0x2b8>)
 8000af4:	689b      	ldr	r3, [r3, #8]
 8000af6:	4a35      	ldr	r2, [pc, #212]	; (8000bcc <EXTI+0x2b8>)
 8000af8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000afc:	6093      	str	r3, [r2, #8]
			break;
 8000afe:	e288      	b.n	8001012 <EXTI+0x6fe>
			else if(PORTx==GPIOD){AFIO->AFIO_EXTICR1 |= (0b0011<<12);}
 8000b00:	68fb      	ldr	r3, [r7, #12]
 8000b02:	4a36      	ldr	r2, [pc, #216]	; (8000bdc <EXTI+0x2c8>)
 8000b04:	4293      	cmp	r3, r2
 8000b06:	f040 8284 	bne.w	8001012 <EXTI+0x6fe>
 8000b0a:	4b30      	ldr	r3, [pc, #192]	; (8000bcc <EXTI+0x2b8>)
 8000b0c:	689b      	ldr	r3, [r3, #8]
 8000b0e:	4a2f      	ldr	r2, [pc, #188]	; (8000bcc <EXTI+0x2b8>)
 8000b10:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8000b14:	6093      	str	r3, [r2, #8]
			break;
 8000b16:	e27c      	b.n	8001012 <EXTI+0x6fe>
			//			0000: PA[x] pin
			//			0001: PB[x] pin
			//			0010: PC[x] pin
			//			0011: PD[x] pin
		case pin4:
			AFIO->AFIO_EXTICR2 &=~(0b1111<<0);
 8000b18:	4b2c      	ldr	r3, [pc, #176]	; (8000bcc <EXTI+0x2b8>)
 8000b1a:	68db      	ldr	r3, [r3, #12]
 8000b1c:	4a2b      	ldr	r2, [pc, #172]	; (8000bcc <EXTI+0x2b8>)
 8000b1e:	f023 030f 	bic.w	r3, r3, #15
 8000b22:	60d3      	str	r3, [r2, #12]
			if(PORTx==GPIOA)     {AFIO->AFIO_EXTICR2 &=~(0b1111<<0);}
 8000b24:	68fb      	ldr	r3, [r7, #12]
 8000b26:	4a2a      	ldr	r2, [pc, #168]	; (8000bd0 <EXTI+0x2bc>)
 8000b28:	4293      	cmp	r3, r2
 8000b2a:	d106      	bne.n	8000b3a <EXTI+0x226>
 8000b2c:	4b27      	ldr	r3, [pc, #156]	; (8000bcc <EXTI+0x2b8>)
 8000b2e:	68db      	ldr	r3, [r3, #12]
 8000b30:	4a26      	ldr	r2, [pc, #152]	; (8000bcc <EXTI+0x2b8>)
 8000b32:	f023 030f 	bic.w	r3, r3, #15
 8000b36:	60d3      	str	r3, [r2, #12]
			else if(PORTx==GPIOB){AFIO->AFIO_EXTICR2 |= (0b0001<<0);}
			else if(PORTx==GPIOC){AFIO->AFIO_EXTICR2 |= (0b0010<<0);}
			else if(PORTx==GPIOD){AFIO->AFIO_EXTICR2 |= (0b0011<<0);}

			break;
 8000b38:	e26d      	b.n	8001016 <EXTI+0x702>
			else if(PORTx==GPIOB){AFIO->AFIO_EXTICR2 |= (0b0001<<0);}
 8000b3a:	68fb      	ldr	r3, [r7, #12]
 8000b3c:	4a25      	ldr	r2, [pc, #148]	; (8000bd4 <EXTI+0x2c0>)
 8000b3e:	4293      	cmp	r3, r2
 8000b40:	d106      	bne.n	8000b50 <EXTI+0x23c>
 8000b42:	4b22      	ldr	r3, [pc, #136]	; (8000bcc <EXTI+0x2b8>)
 8000b44:	68db      	ldr	r3, [r3, #12]
 8000b46:	4a21      	ldr	r2, [pc, #132]	; (8000bcc <EXTI+0x2b8>)
 8000b48:	f043 0301 	orr.w	r3, r3, #1
 8000b4c:	60d3      	str	r3, [r2, #12]
			break;
 8000b4e:	e262      	b.n	8001016 <EXTI+0x702>
			else if(PORTx==GPIOC){AFIO->AFIO_EXTICR2 |= (0b0010<<0);}
 8000b50:	68fb      	ldr	r3, [r7, #12]
 8000b52:	4a21      	ldr	r2, [pc, #132]	; (8000bd8 <EXTI+0x2c4>)
 8000b54:	4293      	cmp	r3, r2
 8000b56:	d106      	bne.n	8000b66 <EXTI+0x252>
 8000b58:	4b1c      	ldr	r3, [pc, #112]	; (8000bcc <EXTI+0x2b8>)
 8000b5a:	68db      	ldr	r3, [r3, #12]
 8000b5c:	4a1b      	ldr	r2, [pc, #108]	; (8000bcc <EXTI+0x2b8>)
 8000b5e:	f043 0302 	orr.w	r3, r3, #2
 8000b62:	60d3      	str	r3, [r2, #12]
			break;
 8000b64:	e257      	b.n	8001016 <EXTI+0x702>
			else if(PORTx==GPIOD){AFIO->AFIO_EXTICR2 |= (0b0011<<0);}
 8000b66:	68fb      	ldr	r3, [r7, #12]
 8000b68:	4a1c      	ldr	r2, [pc, #112]	; (8000bdc <EXTI+0x2c8>)
 8000b6a:	4293      	cmp	r3, r2
 8000b6c:	f040 8253 	bne.w	8001016 <EXTI+0x702>
 8000b70:	4b16      	ldr	r3, [pc, #88]	; (8000bcc <EXTI+0x2b8>)
 8000b72:	68db      	ldr	r3, [r3, #12]
 8000b74:	4a15      	ldr	r2, [pc, #84]	; (8000bcc <EXTI+0x2b8>)
 8000b76:	f043 0303 	orr.w	r3, r3, #3
 8000b7a:	60d3      	str	r3, [r2, #12]
			break;
 8000b7c:	e24b      	b.n	8001016 <EXTI+0x702>
		case pin5:
			AFIO->AFIO_EXTICR2 &=~(0b1111<<4);
 8000b7e:	4b13      	ldr	r3, [pc, #76]	; (8000bcc <EXTI+0x2b8>)
 8000b80:	68db      	ldr	r3, [r3, #12]
 8000b82:	4a12      	ldr	r2, [pc, #72]	; (8000bcc <EXTI+0x2b8>)
 8000b84:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000b88:	60d3      	str	r3, [r2, #12]
			if(PORTx==GPIOA)     {AFIO->AFIO_EXTICR2 &=~(0b1111<<4);}
 8000b8a:	68fb      	ldr	r3, [r7, #12]
 8000b8c:	4a10      	ldr	r2, [pc, #64]	; (8000bd0 <EXTI+0x2bc>)
 8000b8e:	4293      	cmp	r3, r2
 8000b90:	d106      	bne.n	8000ba0 <EXTI+0x28c>
 8000b92:	4b0e      	ldr	r3, [pc, #56]	; (8000bcc <EXTI+0x2b8>)
 8000b94:	68db      	ldr	r3, [r3, #12]
 8000b96:	4a0d      	ldr	r2, [pc, #52]	; (8000bcc <EXTI+0x2b8>)
 8000b98:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000b9c:	60d3      	str	r3, [r2, #12]
			else if(PORTx==GPIOB){AFIO->AFIO_EXTICR2 |= (0b0001<<4);}
			else if(PORTx==GPIOC){AFIO->AFIO_EXTICR2 |= (0b0010<<4);}
			else if(PORTx==GPIOD){AFIO->AFIO_EXTICR2 |= (0b0011<<4);}

			break;
 8000b9e:	e23c      	b.n	800101a <EXTI+0x706>
			else if(PORTx==GPIOB){AFIO->AFIO_EXTICR2 |= (0b0001<<4);}
 8000ba0:	68fb      	ldr	r3, [r7, #12]
 8000ba2:	4a0c      	ldr	r2, [pc, #48]	; (8000bd4 <EXTI+0x2c0>)
 8000ba4:	4293      	cmp	r3, r2
 8000ba6:	d106      	bne.n	8000bb6 <EXTI+0x2a2>
 8000ba8:	4b08      	ldr	r3, [pc, #32]	; (8000bcc <EXTI+0x2b8>)
 8000baa:	68db      	ldr	r3, [r3, #12]
 8000bac:	4a07      	ldr	r2, [pc, #28]	; (8000bcc <EXTI+0x2b8>)
 8000bae:	f043 0310 	orr.w	r3, r3, #16
 8000bb2:	60d3      	str	r3, [r2, #12]
			break;
 8000bb4:	e231      	b.n	800101a <EXTI+0x706>
			else if(PORTx==GPIOC){AFIO->AFIO_EXTICR2 |= (0b0010<<4);}
 8000bb6:	68fb      	ldr	r3, [r7, #12]
 8000bb8:	4a07      	ldr	r2, [pc, #28]	; (8000bd8 <EXTI+0x2c4>)
 8000bba:	4293      	cmp	r3, r2
 8000bbc:	d110      	bne.n	8000be0 <EXTI+0x2cc>
 8000bbe:	4b03      	ldr	r3, [pc, #12]	; (8000bcc <EXTI+0x2b8>)
 8000bc0:	68db      	ldr	r3, [r3, #12]
 8000bc2:	4a02      	ldr	r2, [pc, #8]	; (8000bcc <EXTI+0x2b8>)
 8000bc4:	f043 0320 	orr.w	r3, r3, #32
 8000bc8:	60d3      	str	r3, [r2, #12]
			break;
 8000bca:	e226      	b.n	800101a <EXTI+0x706>
 8000bcc:	40010000 	.word	0x40010000
 8000bd0:	40010800 	.word	0x40010800
 8000bd4:	40010c00 	.word	0x40010c00
 8000bd8:	40011000 	.word	0x40011000
 8000bdc:	40011400 	.word	0x40011400
			else if(PORTx==GPIOD){AFIO->AFIO_EXTICR2 |= (0b0011<<4);}
 8000be0:	68fb      	ldr	r3, [r7, #12]
 8000be2:	4a93      	ldr	r2, [pc, #588]	; (8000e30 <EXTI+0x51c>)
 8000be4:	4293      	cmp	r3, r2
 8000be6:	f040 8218 	bne.w	800101a <EXTI+0x706>
 8000bea:	4b92      	ldr	r3, [pc, #584]	; (8000e34 <EXTI+0x520>)
 8000bec:	68db      	ldr	r3, [r3, #12]
 8000bee:	4a91      	ldr	r2, [pc, #580]	; (8000e34 <EXTI+0x520>)
 8000bf0:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8000bf4:	60d3      	str	r3, [r2, #12]
			break;
 8000bf6:	e210      	b.n	800101a <EXTI+0x706>
		case pin6:
			AFIO->AFIO_EXTICR2 &=~(0b1111<<8);
 8000bf8:	4b8e      	ldr	r3, [pc, #568]	; (8000e34 <EXTI+0x520>)
 8000bfa:	68db      	ldr	r3, [r3, #12]
 8000bfc:	4a8d      	ldr	r2, [pc, #564]	; (8000e34 <EXTI+0x520>)
 8000bfe:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000c02:	60d3      	str	r3, [r2, #12]
			if(PORTx==GPIOA)     {AFIO->AFIO_EXTICR2 &=~(0b1111<<8);}
 8000c04:	68fb      	ldr	r3, [r7, #12]
 8000c06:	4a8c      	ldr	r2, [pc, #560]	; (8000e38 <EXTI+0x524>)
 8000c08:	4293      	cmp	r3, r2
 8000c0a:	d106      	bne.n	8000c1a <EXTI+0x306>
 8000c0c:	4b89      	ldr	r3, [pc, #548]	; (8000e34 <EXTI+0x520>)
 8000c0e:	68db      	ldr	r3, [r3, #12]
 8000c10:	4a88      	ldr	r2, [pc, #544]	; (8000e34 <EXTI+0x520>)
 8000c12:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000c16:	60d3      	str	r3, [r2, #12]
			else if(PORTx==GPIOB){AFIO->AFIO_EXTICR2 |= (0b0001<<8);}
			else if(PORTx==GPIOC){AFIO->AFIO_EXTICR2 |= (0b0010<<8);}
			else if(PORTx==GPIOD){AFIO->AFIO_EXTICR2 |= (0b0011<<8);}

			break;
 8000c18:	e201      	b.n	800101e <EXTI+0x70a>
			else if(PORTx==GPIOB){AFIO->AFIO_EXTICR2 |= (0b0001<<8);}
 8000c1a:	68fb      	ldr	r3, [r7, #12]
 8000c1c:	4a87      	ldr	r2, [pc, #540]	; (8000e3c <EXTI+0x528>)
 8000c1e:	4293      	cmp	r3, r2
 8000c20:	d106      	bne.n	8000c30 <EXTI+0x31c>
 8000c22:	4b84      	ldr	r3, [pc, #528]	; (8000e34 <EXTI+0x520>)
 8000c24:	68db      	ldr	r3, [r3, #12]
 8000c26:	4a83      	ldr	r2, [pc, #524]	; (8000e34 <EXTI+0x520>)
 8000c28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c2c:	60d3      	str	r3, [r2, #12]
			break;
 8000c2e:	e1f6      	b.n	800101e <EXTI+0x70a>
			else if(PORTx==GPIOC){AFIO->AFIO_EXTICR2 |= (0b0010<<8);}
 8000c30:	68fb      	ldr	r3, [r7, #12]
 8000c32:	4a83      	ldr	r2, [pc, #524]	; (8000e40 <EXTI+0x52c>)
 8000c34:	4293      	cmp	r3, r2
 8000c36:	d106      	bne.n	8000c46 <EXTI+0x332>
 8000c38:	4b7e      	ldr	r3, [pc, #504]	; (8000e34 <EXTI+0x520>)
 8000c3a:	68db      	ldr	r3, [r3, #12]
 8000c3c:	4a7d      	ldr	r2, [pc, #500]	; (8000e34 <EXTI+0x520>)
 8000c3e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c42:	60d3      	str	r3, [r2, #12]
			break;
 8000c44:	e1eb      	b.n	800101e <EXTI+0x70a>
			else if(PORTx==GPIOD){AFIO->AFIO_EXTICR2 |= (0b0011<<8);}
 8000c46:	68fb      	ldr	r3, [r7, #12]
 8000c48:	4a79      	ldr	r2, [pc, #484]	; (8000e30 <EXTI+0x51c>)
 8000c4a:	4293      	cmp	r3, r2
 8000c4c:	f040 81e7 	bne.w	800101e <EXTI+0x70a>
 8000c50:	4b78      	ldr	r3, [pc, #480]	; (8000e34 <EXTI+0x520>)
 8000c52:	68db      	ldr	r3, [r3, #12]
 8000c54:	4a77      	ldr	r2, [pc, #476]	; (8000e34 <EXTI+0x520>)
 8000c56:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8000c5a:	60d3      	str	r3, [r2, #12]
			break;
 8000c5c:	e1df      	b.n	800101e <EXTI+0x70a>
		case pin7:
			AFIO->AFIO_EXTICR2 &=~(0b1111<<12);
 8000c5e:	4b75      	ldr	r3, [pc, #468]	; (8000e34 <EXTI+0x520>)
 8000c60:	68db      	ldr	r3, [r3, #12]
 8000c62:	4a74      	ldr	r2, [pc, #464]	; (8000e34 <EXTI+0x520>)
 8000c64:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8000c68:	60d3      	str	r3, [r2, #12]
			if(PORTx==GPIOA)     {AFIO->AFIO_EXTICR2 &=~(0b1111<<12);}
 8000c6a:	68fb      	ldr	r3, [r7, #12]
 8000c6c:	4a72      	ldr	r2, [pc, #456]	; (8000e38 <EXTI+0x524>)
 8000c6e:	4293      	cmp	r3, r2
 8000c70:	d106      	bne.n	8000c80 <EXTI+0x36c>
 8000c72:	4b70      	ldr	r3, [pc, #448]	; (8000e34 <EXTI+0x520>)
 8000c74:	68db      	ldr	r3, [r3, #12]
 8000c76:	4a6f      	ldr	r2, [pc, #444]	; (8000e34 <EXTI+0x520>)
 8000c78:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8000c7c:	60d3      	str	r3, [r2, #12]
			else if(PORTx==GPIOB){AFIO->AFIO_EXTICR2 |= (0b0001<<12);}
			else if(PORTx==GPIOC){AFIO->AFIO_EXTICR2 |= (0b0010<<12);}
			else if(PORTx==GPIOD){AFIO->AFIO_EXTICR2 |= (0b0011<<12);}

			break;
 8000c7e:	e1d0      	b.n	8001022 <EXTI+0x70e>
			else if(PORTx==GPIOB){AFIO->AFIO_EXTICR2 |= (0b0001<<12);}
 8000c80:	68fb      	ldr	r3, [r7, #12]
 8000c82:	4a6e      	ldr	r2, [pc, #440]	; (8000e3c <EXTI+0x528>)
 8000c84:	4293      	cmp	r3, r2
 8000c86:	d106      	bne.n	8000c96 <EXTI+0x382>
 8000c88:	4b6a      	ldr	r3, [pc, #424]	; (8000e34 <EXTI+0x520>)
 8000c8a:	68db      	ldr	r3, [r3, #12]
 8000c8c:	4a69      	ldr	r2, [pc, #420]	; (8000e34 <EXTI+0x520>)
 8000c8e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000c92:	60d3      	str	r3, [r2, #12]
			break;
 8000c94:	e1c5      	b.n	8001022 <EXTI+0x70e>
			else if(PORTx==GPIOC){AFIO->AFIO_EXTICR2 |= (0b0010<<12);}
 8000c96:	68fb      	ldr	r3, [r7, #12]
 8000c98:	4a69      	ldr	r2, [pc, #420]	; (8000e40 <EXTI+0x52c>)
 8000c9a:	4293      	cmp	r3, r2
 8000c9c:	d106      	bne.n	8000cac <EXTI+0x398>
 8000c9e:	4b65      	ldr	r3, [pc, #404]	; (8000e34 <EXTI+0x520>)
 8000ca0:	68db      	ldr	r3, [r3, #12]
 8000ca2:	4a64      	ldr	r2, [pc, #400]	; (8000e34 <EXTI+0x520>)
 8000ca4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000ca8:	60d3      	str	r3, [r2, #12]
			break;
 8000caa:	e1ba      	b.n	8001022 <EXTI+0x70e>
			else if(PORTx==GPIOD){AFIO->AFIO_EXTICR2 |= (0b0011<<12);}
 8000cac:	68fb      	ldr	r3, [r7, #12]
 8000cae:	4a60      	ldr	r2, [pc, #384]	; (8000e30 <EXTI+0x51c>)
 8000cb0:	4293      	cmp	r3, r2
 8000cb2:	f040 81b6 	bne.w	8001022 <EXTI+0x70e>
 8000cb6:	4b5f      	ldr	r3, [pc, #380]	; (8000e34 <EXTI+0x520>)
 8000cb8:	68db      	ldr	r3, [r3, #12]
 8000cba:	4a5e      	ldr	r2, [pc, #376]	; (8000e34 <EXTI+0x520>)
 8000cbc:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8000cc0:	60d3      	str	r3, [r2, #12]
			break;
 8000cc2:	e1ae      	b.n	8001022 <EXTI+0x70e>
			//			0000: PA[x] pin
			//			0001: PB[x] pin
			//			0010: PC[x] pin
			//			0011: PD[x] pin
		case pin8:
			AFIO->AFIO_EXTICR3 &=~(0b1111<<0);
 8000cc4:	4b5b      	ldr	r3, [pc, #364]	; (8000e34 <EXTI+0x520>)
 8000cc6:	691b      	ldr	r3, [r3, #16]
 8000cc8:	4a5a      	ldr	r2, [pc, #360]	; (8000e34 <EXTI+0x520>)
 8000cca:	f023 030f 	bic.w	r3, r3, #15
 8000cce:	6113      	str	r3, [r2, #16]
			if(PORTx==GPIOA)     {AFIO->AFIO_EXTICR3 &=~(0b1111<<0);}
 8000cd0:	68fb      	ldr	r3, [r7, #12]
 8000cd2:	4a59      	ldr	r2, [pc, #356]	; (8000e38 <EXTI+0x524>)
 8000cd4:	4293      	cmp	r3, r2
 8000cd6:	d106      	bne.n	8000ce6 <EXTI+0x3d2>
 8000cd8:	4b56      	ldr	r3, [pc, #344]	; (8000e34 <EXTI+0x520>)
 8000cda:	691b      	ldr	r3, [r3, #16]
 8000cdc:	4a55      	ldr	r2, [pc, #340]	; (8000e34 <EXTI+0x520>)
 8000cde:	f023 030f 	bic.w	r3, r3, #15
 8000ce2:	6113      	str	r3, [r2, #16]
			else if(PORTx==GPIOB){AFIO->AFIO_EXTICR3 |= (0b0001<<0);}
			else if(PORTx==GPIOC){AFIO->AFIO_EXTICR3 |= (0b0010<<0);}
			else if(PORTx==GPIOD){AFIO->AFIO_EXTICR3 |= (0b0011<<0);}

			break;
 8000ce4:	e19f      	b.n	8001026 <EXTI+0x712>
			else if(PORTx==GPIOB){AFIO->AFIO_EXTICR3 |= (0b0001<<0);}
 8000ce6:	68fb      	ldr	r3, [r7, #12]
 8000ce8:	4a54      	ldr	r2, [pc, #336]	; (8000e3c <EXTI+0x528>)
 8000cea:	4293      	cmp	r3, r2
 8000cec:	d106      	bne.n	8000cfc <EXTI+0x3e8>
 8000cee:	4b51      	ldr	r3, [pc, #324]	; (8000e34 <EXTI+0x520>)
 8000cf0:	691b      	ldr	r3, [r3, #16]
 8000cf2:	4a50      	ldr	r2, [pc, #320]	; (8000e34 <EXTI+0x520>)
 8000cf4:	f043 0301 	orr.w	r3, r3, #1
 8000cf8:	6113      	str	r3, [r2, #16]
			break;
 8000cfa:	e194      	b.n	8001026 <EXTI+0x712>
			else if(PORTx==GPIOC){AFIO->AFIO_EXTICR3 |= (0b0010<<0);}
 8000cfc:	68fb      	ldr	r3, [r7, #12]
 8000cfe:	4a50      	ldr	r2, [pc, #320]	; (8000e40 <EXTI+0x52c>)
 8000d00:	4293      	cmp	r3, r2
 8000d02:	d106      	bne.n	8000d12 <EXTI+0x3fe>
 8000d04:	4b4b      	ldr	r3, [pc, #300]	; (8000e34 <EXTI+0x520>)
 8000d06:	691b      	ldr	r3, [r3, #16]
 8000d08:	4a4a      	ldr	r2, [pc, #296]	; (8000e34 <EXTI+0x520>)
 8000d0a:	f043 0302 	orr.w	r3, r3, #2
 8000d0e:	6113      	str	r3, [r2, #16]
			break;
 8000d10:	e189      	b.n	8001026 <EXTI+0x712>
			else if(PORTx==GPIOD){AFIO->AFIO_EXTICR3 |= (0b0011<<0);}
 8000d12:	68fb      	ldr	r3, [r7, #12]
 8000d14:	4a46      	ldr	r2, [pc, #280]	; (8000e30 <EXTI+0x51c>)
 8000d16:	4293      	cmp	r3, r2
 8000d18:	f040 8185 	bne.w	8001026 <EXTI+0x712>
 8000d1c:	4b45      	ldr	r3, [pc, #276]	; (8000e34 <EXTI+0x520>)
 8000d1e:	691b      	ldr	r3, [r3, #16]
 8000d20:	4a44      	ldr	r2, [pc, #272]	; (8000e34 <EXTI+0x520>)
 8000d22:	f043 0303 	orr.w	r3, r3, #3
 8000d26:	6113      	str	r3, [r2, #16]
			break;
 8000d28:	e17d      	b.n	8001026 <EXTI+0x712>
		case pin9:
			AFIO->AFIO_EXTICR3 &=~(0b1111<<4);
 8000d2a:	4b42      	ldr	r3, [pc, #264]	; (8000e34 <EXTI+0x520>)
 8000d2c:	691b      	ldr	r3, [r3, #16]
 8000d2e:	4a41      	ldr	r2, [pc, #260]	; (8000e34 <EXTI+0x520>)
 8000d30:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000d34:	6113      	str	r3, [r2, #16]
			if(PORTx==GPIOA)     {AFIO->AFIO_EXTICR3 &=~(0b1111<<4);}
 8000d36:	68fb      	ldr	r3, [r7, #12]
 8000d38:	4a3f      	ldr	r2, [pc, #252]	; (8000e38 <EXTI+0x524>)
 8000d3a:	4293      	cmp	r3, r2
 8000d3c:	d106      	bne.n	8000d4c <EXTI+0x438>
 8000d3e:	4b3d      	ldr	r3, [pc, #244]	; (8000e34 <EXTI+0x520>)
 8000d40:	691b      	ldr	r3, [r3, #16]
 8000d42:	4a3c      	ldr	r2, [pc, #240]	; (8000e34 <EXTI+0x520>)
 8000d44:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000d48:	6113      	str	r3, [r2, #16]
			else if(PORTx==GPIOB){AFIO->AFIO_EXTICR3 |= (0b0001<<4);}
			else if(PORTx==GPIOC){AFIO->AFIO_EXTICR3 |= (0b0010<<4);}
			else if(PORTx==GPIOD){AFIO->AFIO_EXTICR3 |= (0b0011<<4);}

			break;
 8000d4a:	e16e      	b.n	800102a <EXTI+0x716>
			else if(PORTx==GPIOB){AFIO->AFIO_EXTICR3 |= (0b0001<<4);}
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	4a3b      	ldr	r2, [pc, #236]	; (8000e3c <EXTI+0x528>)
 8000d50:	4293      	cmp	r3, r2
 8000d52:	d106      	bne.n	8000d62 <EXTI+0x44e>
 8000d54:	4b37      	ldr	r3, [pc, #220]	; (8000e34 <EXTI+0x520>)
 8000d56:	691b      	ldr	r3, [r3, #16]
 8000d58:	4a36      	ldr	r2, [pc, #216]	; (8000e34 <EXTI+0x520>)
 8000d5a:	f043 0310 	orr.w	r3, r3, #16
 8000d5e:	6113      	str	r3, [r2, #16]
			break;
 8000d60:	e163      	b.n	800102a <EXTI+0x716>
			else if(PORTx==GPIOC){AFIO->AFIO_EXTICR3 |= (0b0010<<4);}
 8000d62:	68fb      	ldr	r3, [r7, #12]
 8000d64:	4a36      	ldr	r2, [pc, #216]	; (8000e40 <EXTI+0x52c>)
 8000d66:	4293      	cmp	r3, r2
 8000d68:	d106      	bne.n	8000d78 <EXTI+0x464>
 8000d6a:	4b32      	ldr	r3, [pc, #200]	; (8000e34 <EXTI+0x520>)
 8000d6c:	691b      	ldr	r3, [r3, #16]
 8000d6e:	4a31      	ldr	r2, [pc, #196]	; (8000e34 <EXTI+0x520>)
 8000d70:	f043 0320 	orr.w	r3, r3, #32
 8000d74:	6113      	str	r3, [r2, #16]
			break;
 8000d76:	e158      	b.n	800102a <EXTI+0x716>
			else if(PORTx==GPIOD){AFIO->AFIO_EXTICR3 |= (0b0011<<4);}
 8000d78:	68fb      	ldr	r3, [r7, #12]
 8000d7a:	4a2d      	ldr	r2, [pc, #180]	; (8000e30 <EXTI+0x51c>)
 8000d7c:	4293      	cmp	r3, r2
 8000d7e:	f040 8154 	bne.w	800102a <EXTI+0x716>
 8000d82:	4b2c      	ldr	r3, [pc, #176]	; (8000e34 <EXTI+0x520>)
 8000d84:	691b      	ldr	r3, [r3, #16]
 8000d86:	4a2b      	ldr	r2, [pc, #172]	; (8000e34 <EXTI+0x520>)
 8000d88:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8000d8c:	6113      	str	r3, [r2, #16]
			break;
 8000d8e:	e14c      	b.n	800102a <EXTI+0x716>
		case pin10:
			AFIO->AFIO_EXTICR3 &=~(0b1111<<8);
 8000d90:	4b28      	ldr	r3, [pc, #160]	; (8000e34 <EXTI+0x520>)
 8000d92:	691b      	ldr	r3, [r3, #16]
 8000d94:	4a27      	ldr	r2, [pc, #156]	; (8000e34 <EXTI+0x520>)
 8000d96:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000d9a:	6113      	str	r3, [r2, #16]
			if(PORTx==GPIOA)     {AFIO->AFIO_EXTICR3 &=~(0b1111<<8);}
 8000d9c:	68fb      	ldr	r3, [r7, #12]
 8000d9e:	4a26      	ldr	r2, [pc, #152]	; (8000e38 <EXTI+0x524>)
 8000da0:	4293      	cmp	r3, r2
 8000da2:	d106      	bne.n	8000db2 <EXTI+0x49e>
 8000da4:	4b23      	ldr	r3, [pc, #140]	; (8000e34 <EXTI+0x520>)
 8000da6:	691b      	ldr	r3, [r3, #16]
 8000da8:	4a22      	ldr	r2, [pc, #136]	; (8000e34 <EXTI+0x520>)
 8000daa:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000dae:	6113      	str	r3, [r2, #16]
			else if(PORTx==GPIOB){AFIO->AFIO_EXTICR3 |= (0b0001<<8);}
			else if(PORTx==GPIOC){AFIO->AFIO_EXTICR3 |= (0b0010<<8);}
			else if(PORTx==GPIOD){AFIO->AFIO_EXTICR3 |= (0b0011<<8);}

			break;
 8000db0:	e13d      	b.n	800102e <EXTI+0x71a>
			else if(PORTx==GPIOB){AFIO->AFIO_EXTICR3 |= (0b0001<<8);}
 8000db2:	68fb      	ldr	r3, [r7, #12]
 8000db4:	4a21      	ldr	r2, [pc, #132]	; (8000e3c <EXTI+0x528>)
 8000db6:	4293      	cmp	r3, r2
 8000db8:	d106      	bne.n	8000dc8 <EXTI+0x4b4>
 8000dba:	4b1e      	ldr	r3, [pc, #120]	; (8000e34 <EXTI+0x520>)
 8000dbc:	691b      	ldr	r3, [r3, #16]
 8000dbe:	4a1d      	ldr	r2, [pc, #116]	; (8000e34 <EXTI+0x520>)
 8000dc0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000dc4:	6113      	str	r3, [r2, #16]
			break;
 8000dc6:	e132      	b.n	800102e <EXTI+0x71a>
			else if(PORTx==GPIOC){AFIO->AFIO_EXTICR3 |= (0b0010<<8);}
 8000dc8:	68fb      	ldr	r3, [r7, #12]
 8000dca:	4a1d      	ldr	r2, [pc, #116]	; (8000e40 <EXTI+0x52c>)
 8000dcc:	4293      	cmp	r3, r2
 8000dce:	d106      	bne.n	8000dde <EXTI+0x4ca>
 8000dd0:	4b18      	ldr	r3, [pc, #96]	; (8000e34 <EXTI+0x520>)
 8000dd2:	691b      	ldr	r3, [r3, #16]
 8000dd4:	4a17      	ldr	r2, [pc, #92]	; (8000e34 <EXTI+0x520>)
 8000dd6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000dda:	6113      	str	r3, [r2, #16]
			break;
 8000ddc:	e127      	b.n	800102e <EXTI+0x71a>
			else if(PORTx==GPIOD){AFIO->AFIO_EXTICR3 |= (0b0011<<8);}
 8000dde:	68fb      	ldr	r3, [r7, #12]
 8000de0:	4a13      	ldr	r2, [pc, #76]	; (8000e30 <EXTI+0x51c>)
 8000de2:	4293      	cmp	r3, r2
 8000de4:	f040 8123 	bne.w	800102e <EXTI+0x71a>
 8000de8:	4b12      	ldr	r3, [pc, #72]	; (8000e34 <EXTI+0x520>)
 8000dea:	691b      	ldr	r3, [r3, #16]
 8000dec:	4a11      	ldr	r2, [pc, #68]	; (8000e34 <EXTI+0x520>)
 8000dee:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8000df2:	6113      	str	r3, [r2, #16]
			break;
 8000df4:	e11b      	b.n	800102e <EXTI+0x71a>
		case pin11:
			AFIO->AFIO_EXTICR3 &=~(0b1111<<12);
 8000df6:	4b0f      	ldr	r3, [pc, #60]	; (8000e34 <EXTI+0x520>)
 8000df8:	691b      	ldr	r3, [r3, #16]
 8000dfa:	4a0e      	ldr	r2, [pc, #56]	; (8000e34 <EXTI+0x520>)
 8000dfc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8000e00:	6113      	str	r3, [r2, #16]
			if(PORTx==GPIOA)     {AFIO->AFIO_EXTICR3 &=~(0b1111<<12);}
 8000e02:	68fb      	ldr	r3, [r7, #12]
 8000e04:	4a0c      	ldr	r2, [pc, #48]	; (8000e38 <EXTI+0x524>)
 8000e06:	4293      	cmp	r3, r2
 8000e08:	d106      	bne.n	8000e18 <EXTI+0x504>
 8000e0a:	4b0a      	ldr	r3, [pc, #40]	; (8000e34 <EXTI+0x520>)
 8000e0c:	691b      	ldr	r3, [r3, #16]
 8000e0e:	4a09      	ldr	r2, [pc, #36]	; (8000e34 <EXTI+0x520>)
 8000e10:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8000e14:	6113      	str	r3, [r2, #16]
			else if(PORTx==GPIOB){AFIO->AFIO_EXTICR3 |= (0b0001<<12);}
			else if(PORTx==GPIOC){AFIO->AFIO_EXTICR3 |= (0b0010<<12);}
			else if(PORTx==GPIOD){AFIO->AFIO_EXTICR3 |= (0b0011<<12);}

			break;
 8000e16:	e10c      	b.n	8001032 <EXTI+0x71e>
			else if(PORTx==GPIOB){AFIO->AFIO_EXTICR3 |= (0b0001<<12);}
 8000e18:	68fb      	ldr	r3, [r7, #12]
 8000e1a:	4a08      	ldr	r2, [pc, #32]	; (8000e3c <EXTI+0x528>)
 8000e1c:	4293      	cmp	r3, r2
 8000e1e:	d111      	bne.n	8000e44 <EXTI+0x530>
 8000e20:	4b04      	ldr	r3, [pc, #16]	; (8000e34 <EXTI+0x520>)
 8000e22:	691b      	ldr	r3, [r3, #16]
 8000e24:	4a03      	ldr	r2, [pc, #12]	; (8000e34 <EXTI+0x520>)
 8000e26:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000e2a:	6113      	str	r3, [r2, #16]
			break;
 8000e2c:	e101      	b.n	8001032 <EXTI+0x71e>
 8000e2e:	bf00      	nop
 8000e30:	40011400 	.word	0x40011400
 8000e34:	40010000 	.word	0x40010000
 8000e38:	40010800 	.word	0x40010800
 8000e3c:	40010c00 	.word	0x40010c00
 8000e40:	40011000 	.word	0x40011000
			else if(PORTx==GPIOC){AFIO->AFIO_EXTICR3 |= (0b0010<<12);}
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	4a98      	ldr	r2, [pc, #608]	; (80010a8 <EXTI+0x794>)
 8000e48:	4293      	cmp	r3, r2
 8000e4a:	d106      	bne.n	8000e5a <EXTI+0x546>
 8000e4c:	4b97      	ldr	r3, [pc, #604]	; (80010ac <EXTI+0x798>)
 8000e4e:	691b      	ldr	r3, [r3, #16]
 8000e50:	4a96      	ldr	r2, [pc, #600]	; (80010ac <EXTI+0x798>)
 8000e52:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000e56:	6113      	str	r3, [r2, #16]
			break;
 8000e58:	e0eb      	b.n	8001032 <EXTI+0x71e>
			else if(PORTx==GPIOD){AFIO->AFIO_EXTICR3 |= (0b0011<<12);}
 8000e5a:	68fb      	ldr	r3, [r7, #12]
 8000e5c:	4a94      	ldr	r2, [pc, #592]	; (80010b0 <EXTI+0x79c>)
 8000e5e:	4293      	cmp	r3, r2
 8000e60:	f040 80e7 	bne.w	8001032 <EXTI+0x71e>
 8000e64:	4b91      	ldr	r3, [pc, #580]	; (80010ac <EXTI+0x798>)
 8000e66:	691b      	ldr	r3, [r3, #16]
 8000e68:	4a90      	ldr	r2, [pc, #576]	; (80010ac <EXTI+0x798>)
 8000e6a:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8000e6e:	6113      	str	r3, [r2, #16]
			break;
 8000e70:	e0df      	b.n	8001032 <EXTI+0x71e>
			//			0000: PA[x] pin
			//			0001: PB[x] pin
			//			0010: PC[x] pin
			//			0011: PD[x] pin
		case pin12:
			AFIO->AFIO_EXTICR4 &=~(0b1111<<0);
 8000e72:	4b8e      	ldr	r3, [pc, #568]	; (80010ac <EXTI+0x798>)
 8000e74:	695b      	ldr	r3, [r3, #20]
 8000e76:	4a8d      	ldr	r2, [pc, #564]	; (80010ac <EXTI+0x798>)
 8000e78:	f023 030f 	bic.w	r3, r3, #15
 8000e7c:	6153      	str	r3, [r2, #20]
			if(PORTx==GPIOA)     {AFIO->AFIO_EXTICR4 &=~(0b1111<<0);}
 8000e7e:	68fb      	ldr	r3, [r7, #12]
 8000e80:	4a8c      	ldr	r2, [pc, #560]	; (80010b4 <EXTI+0x7a0>)
 8000e82:	4293      	cmp	r3, r2
 8000e84:	d106      	bne.n	8000e94 <EXTI+0x580>
 8000e86:	4b89      	ldr	r3, [pc, #548]	; (80010ac <EXTI+0x798>)
 8000e88:	695b      	ldr	r3, [r3, #20]
 8000e8a:	4a88      	ldr	r2, [pc, #544]	; (80010ac <EXTI+0x798>)
 8000e8c:	f023 030f 	bic.w	r3, r3, #15
 8000e90:	6153      	str	r3, [r2, #20]
			else if(PORTx==GPIOB){AFIO->AFIO_EXTICR4 |= (0b0001<<0);}
			else if(PORTx==GPIOC){AFIO->AFIO_EXTICR4 |= (0b0010<<0);}
			else if(PORTx==GPIOD){AFIO->AFIO_EXTICR4 |= (0b0011<<0);}

			break;
 8000e92:	e0d0      	b.n	8001036 <EXTI+0x722>
			else if(PORTx==GPIOB){AFIO->AFIO_EXTICR4 |= (0b0001<<0);}
 8000e94:	68fb      	ldr	r3, [r7, #12]
 8000e96:	4a88      	ldr	r2, [pc, #544]	; (80010b8 <EXTI+0x7a4>)
 8000e98:	4293      	cmp	r3, r2
 8000e9a:	d106      	bne.n	8000eaa <EXTI+0x596>
 8000e9c:	4b83      	ldr	r3, [pc, #524]	; (80010ac <EXTI+0x798>)
 8000e9e:	695b      	ldr	r3, [r3, #20]
 8000ea0:	4a82      	ldr	r2, [pc, #520]	; (80010ac <EXTI+0x798>)
 8000ea2:	f043 0301 	orr.w	r3, r3, #1
 8000ea6:	6153      	str	r3, [r2, #20]
			break;
 8000ea8:	e0c5      	b.n	8001036 <EXTI+0x722>
			else if(PORTx==GPIOC){AFIO->AFIO_EXTICR4 |= (0b0010<<0);}
 8000eaa:	68fb      	ldr	r3, [r7, #12]
 8000eac:	4a7e      	ldr	r2, [pc, #504]	; (80010a8 <EXTI+0x794>)
 8000eae:	4293      	cmp	r3, r2
 8000eb0:	d106      	bne.n	8000ec0 <EXTI+0x5ac>
 8000eb2:	4b7e      	ldr	r3, [pc, #504]	; (80010ac <EXTI+0x798>)
 8000eb4:	695b      	ldr	r3, [r3, #20]
 8000eb6:	4a7d      	ldr	r2, [pc, #500]	; (80010ac <EXTI+0x798>)
 8000eb8:	f043 0302 	orr.w	r3, r3, #2
 8000ebc:	6153      	str	r3, [r2, #20]
			break;
 8000ebe:	e0ba      	b.n	8001036 <EXTI+0x722>
			else if(PORTx==GPIOD){AFIO->AFIO_EXTICR4 |= (0b0011<<0);}
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	4a7b      	ldr	r2, [pc, #492]	; (80010b0 <EXTI+0x79c>)
 8000ec4:	4293      	cmp	r3, r2
 8000ec6:	f040 80b6 	bne.w	8001036 <EXTI+0x722>
 8000eca:	4b78      	ldr	r3, [pc, #480]	; (80010ac <EXTI+0x798>)
 8000ecc:	695b      	ldr	r3, [r3, #20]
 8000ece:	4a77      	ldr	r2, [pc, #476]	; (80010ac <EXTI+0x798>)
 8000ed0:	f043 0303 	orr.w	r3, r3, #3
 8000ed4:	6153      	str	r3, [r2, #20]
			break;
 8000ed6:	e0ae      	b.n	8001036 <EXTI+0x722>
		case pin13:
			AFIO->AFIO_EXTICR4 &=~(0b1111<<4);
 8000ed8:	4b74      	ldr	r3, [pc, #464]	; (80010ac <EXTI+0x798>)
 8000eda:	695b      	ldr	r3, [r3, #20]
 8000edc:	4a73      	ldr	r2, [pc, #460]	; (80010ac <EXTI+0x798>)
 8000ede:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000ee2:	6153      	str	r3, [r2, #20]
			if(PORTx==GPIOA)     {AFIO->AFIO_EXTICR4 &=~(0b1111<<4);}
 8000ee4:	68fb      	ldr	r3, [r7, #12]
 8000ee6:	4a73      	ldr	r2, [pc, #460]	; (80010b4 <EXTI+0x7a0>)
 8000ee8:	4293      	cmp	r3, r2
 8000eea:	d106      	bne.n	8000efa <EXTI+0x5e6>
 8000eec:	4b6f      	ldr	r3, [pc, #444]	; (80010ac <EXTI+0x798>)
 8000eee:	695b      	ldr	r3, [r3, #20]
 8000ef0:	4a6e      	ldr	r2, [pc, #440]	; (80010ac <EXTI+0x798>)
 8000ef2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000ef6:	6153      	str	r3, [r2, #20]
			else if(PORTx==GPIOB){AFIO->AFIO_EXTICR4 |= (0b0001<<4);}
			else if(PORTx==GPIOC){AFIO->AFIO_EXTICR4 |= (0b0010<<4);}
			else if(PORTx==GPIOD){AFIO->AFIO_EXTICR4 |= (0b0011<<4);}

			break;
 8000ef8:	e09f      	b.n	800103a <EXTI+0x726>
			else if(PORTx==GPIOB){AFIO->AFIO_EXTICR4 |= (0b0001<<4);}
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	4a6e      	ldr	r2, [pc, #440]	; (80010b8 <EXTI+0x7a4>)
 8000efe:	4293      	cmp	r3, r2
 8000f00:	d106      	bne.n	8000f10 <EXTI+0x5fc>
 8000f02:	4b6a      	ldr	r3, [pc, #424]	; (80010ac <EXTI+0x798>)
 8000f04:	695b      	ldr	r3, [r3, #20]
 8000f06:	4a69      	ldr	r2, [pc, #420]	; (80010ac <EXTI+0x798>)
 8000f08:	f043 0310 	orr.w	r3, r3, #16
 8000f0c:	6153      	str	r3, [r2, #20]
			break;
 8000f0e:	e094      	b.n	800103a <EXTI+0x726>
			else if(PORTx==GPIOC){AFIO->AFIO_EXTICR4 |= (0b0010<<4);}
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	4a65      	ldr	r2, [pc, #404]	; (80010a8 <EXTI+0x794>)
 8000f14:	4293      	cmp	r3, r2
 8000f16:	d106      	bne.n	8000f26 <EXTI+0x612>
 8000f18:	4b64      	ldr	r3, [pc, #400]	; (80010ac <EXTI+0x798>)
 8000f1a:	695b      	ldr	r3, [r3, #20]
 8000f1c:	4a63      	ldr	r2, [pc, #396]	; (80010ac <EXTI+0x798>)
 8000f1e:	f043 0320 	orr.w	r3, r3, #32
 8000f22:	6153      	str	r3, [r2, #20]
			break;
 8000f24:	e089      	b.n	800103a <EXTI+0x726>
			else if(PORTx==GPIOD){AFIO->AFIO_EXTICR4 |= (0b0011<<4);}
 8000f26:	68fb      	ldr	r3, [r7, #12]
 8000f28:	4a61      	ldr	r2, [pc, #388]	; (80010b0 <EXTI+0x79c>)
 8000f2a:	4293      	cmp	r3, r2
 8000f2c:	f040 8085 	bne.w	800103a <EXTI+0x726>
 8000f30:	4b5e      	ldr	r3, [pc, #376]	; (80010ac <EXTI+0x798>)
 8000f32:	695b      	ldr	r3, [r3, #20]
 8000f34:	4a5d      	ldr	r2, [pc, #372]	; (80010ac <EXTI+0x798>)
 8000f36:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8000f3a:	6153      	str	r3, [r2, #20]
			break;
 8000f3c:	e07d      	b.n	800103a <EXTI+0x726>
		case pin14:
			AFIO->AFIO_EXTICR4 &=~(0b1111<<8);
 8000f3e:	4b5b      	ldr	r3, [pc, #364]	; (80010ac <EXTI+0x798>)
 8000f40:	695b      	ldr	r3, [r3, #20]
 8000f42:	4a5a      	ldr	r2, [pc, #360]	; (80010ac <EXTI+0x798>)
 8000f44:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000f48:	6153      	str	r3, [r2, #20]
			if(PORTx==GPIOA)     {AFIO->AFIO_EXTICR4 &=~(0b1111<<8);}
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	4a59      	ldr	r2, [pc, #356]	; (80010b4 <EXTI+0x7a0>)
 8000f4e:	4293      	cmp	r3, r2
 8000f50:	d106      	bne.n	8000f60 <EXTI+0x64c>
 8000f52:	4b56      	ldr	r3, [pc, #344]	; (80010ac <EXTI+0x798>)
 8000f54:	695b      	ldr	r3, [r3, #20]
 8000f56:	4a55      	ldr	r2, [pc, #340]	; (80010ac <EXTI+0x798>)
 8000f58:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000f5c:	6153      	str	r3, [r2, #20]
			else if(PORTx==GPIOB){AFIO->AFIO_EXTICR4 |= (0b0001<<8);}
			else if(PORTx==GPIOC){AFIO->AFIO_EXTICR4 |= (0b0010<<8);}
			else if(PORTx==GPIOD){AFIO->AFIO_EXTICR4 |= (0b0011<<8);}

			break;
 8000f5e:	e06e      	b.n	800103e <EXTI+0x72a>
			else if(PORTx==GPIOB){AFIO->AFIO_EXTICR4 |= (0b0001<<8);}
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	4a55      	ldr	r2, [pc, #340]	; (80010b8 <EXTI+0x7a4>)
 8000f64:	4293      	cmp	r3, r2
 8000f66:	d106      	bne.n	8000f76 <EXTI+0x662>
 8000f68:	4b50      	ldr	r3, [pc, #320]	; (80010ac <EXTI+0x798>)
 8000f6a:	695b      	ldr	r3, [r3, #20]
 8000f6c:	4a4f      	ldr	r2, [pc, #316]	; (80010ac <EXTI+0x798>)
 8000f6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f72:	6153      	str	r3, [r2, #20]
			break;
 8000f74:	e063      	b.n	800103e <EXTI+0x72a>
			else if(PORTx==GPIOC){AFIO->AFIO_EXTICR4 |= (0b0010<<8);}
 8000f76:	68fb      	ldr	r3, [r7, #12]
 8000f78:	4a4b      	ldr	r2, [pc, #300]	; (80010a8 <EXTI+0x794>)
 8000f7a:	4293      	cmp	r3, r2
 8000f7c:	d106      	bne.n	8000f8c <EXTI+0x678>
 8000f7e:	4b4b      	ldr	r3, [pc, #300]	; (80010ac <EXTI+0x798>)
 8000f80:	695b      	ldr	r3, [r3, #20]
 8000f82:	4a4a      	ldr	r2, [pc, #296]	; (80010ac <EXTI+0x798>)
 8000f84:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f88:	6153      	str	r3, [r2, #20]
			break;
 8000f8a:	e058      	b.n	800103e <EXTI+0x72a>
			else if(PORTx==GPIOD){AFIO->AFIO_EXTICR4 |= (0b0011<<8);}
 8000f8c:	68fb      	ldr	r3, [r7, #12]
 8000f8e:	4a48      	ldr	r2, [pc, #288]	; (80010b0 <EXTI+0x79c>)
 8000f90:	4293      	cmp	r3, r2
 8000f92:	d154      	bne.n	800103e <EXTI+0x72a>
 8000f94:	4b45      	ldr	r3, [pc, #276]	; (80010ac <EXTI+0x798>)
 8000f96:	695b      	ldr	r3, [r3, #20]
 8000f98:	4a44      	ldr	r2, [pc, #272]	; (80010ac <EXTI+0x798>)
 8000f9a:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8000f9e:	6153      	str	r3, [r2, #20]
			break;
 8000fa0:	e04d      	b.n	800103e <EXTI+0x72a>
		case pin15:
			AFIO->AFIO_EXTICR4 &=~(0b1111<<12);
 8000fa2:	4b42      	ldr	r3, [pc, #264]	; (80010ac <EXTI+0x798>)
 8000fa4:	695b      	ldr	r3, [r3, #20]
 8000fa6:	4a41      	ldr	r2, [pc, #260]	; (80010ac <EXTI+0x798>)
 8000fa8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8000fac:	6153      	str	r3, [r2, #20]
			if(PORTx==GPIOA)     {AFIO->AFIO_EXTICR4 &=~(0b1111<<12);}
 8000fae:	68fb      	ldr	r3, [r7, #12]
 8000fb0:	4a40      	ldr	r2, [pc, #256]	; (80010b4 <EXTI+0x7a0>)
 8000fb2:	4293      	cmp	r3, r2
 8000fb4:	d106      	bne.n	8000fc4 <EXTI+0x6b0>
 8000fb6:	4b3d      	ldr	r3, [pc, #244]	; (80010ac <EXTI+0x798>)
 8000fb8:	695b      	ldr	r3, [r3, #20]
 8000fba:	4a3c      	ldr	r2, [pc, #240]	; (80010ac <EXTI+0x798>)
 8000fbc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8000fc0:	6153      	str	r3, [r2, #20]
			else if(PORTx==GPIOB){AFIO->AFIO_EXTICR4 |= (0b0001<<12);}
			else if(PORTx==GPIOC){AFIO->AFIO_EXTICR4 |= (0b0010<<12);}
			else if(PORTx==GPIOD){AFIO->AFIO_EXTICR4 |= (0b0011<<12);}

			break;
 8000fc2:	e03e      	b.n	8001042 <EXTI+0x72e>
			else if(PORTx==GPIOB){AFIO->AFIO_EXTICR4 |= (0b0001<<12);}
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	4a3c      	ldr	r2, [pc, #240]	; (80010b8 <EXTI+0x7a4>)
 8000fc8:	4293      	cmp	r3, r2
 8000fca:	d106      	bne.n	8000fda <EXTI+0x6c6>
 8000fcc:	4b37      	ldr	r3, [pc, #220]	; (80010ac <EXTI+0x798>)
 8000fce:	695b      	ldr	r3, [r3, #20]
 8000fd0:	4a36      	ldr	r2, [pc, #216]	; (80010ac <EXTI+0x798>)
 8000fd2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000fd6:	6153      	str	r3, [r2, #20]
			break;
 8000fd8:	e033      	b.n	8001042 <EXTI+0x72e>
			else if(PORTx==GPIOC){AFIO->AFIO_EXTICR4 |= (0b0010<<12);}
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	4a32      	ldr	r2, [pc, #200]	; (80010a8 <EXTI+0x794>)
 8000fde:	4293      	cmp	r3, r2
 8000fe0:	d106      	bne.n	8000ff0 <EXTI+0x6dc>
 8000fe2:	4b32      	ldr	r3, [pc, #200]	; (80010ac <EXTI+0x798>)
 8000fe4:	695b      	ldr	r3, [r3, #20]
 8000fe6:	4a31      	ldr	r2, [pc, #196]	; (80010ac <EXTI+0x798>)
 8000fe8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000fec:	6153      	str	r3, [r2, #20]
			break;
 8000fee:	e028      	b.n	8001042 <EXTI+0x72e>
			else if(PORTx==GPIOD){AFIO->AFIO_EXTICR4 |= (0b0011<<12);}
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	4a2f      	ldr	r2, [pc, #188]	; (80010b0 <EXTI+0x79c>)
 8000ff4:	4293      	cmp	r3, r2
 8000ff6:	d124      	bne.n	8001042 <EXTI+0x72e>
 8000ff8:	4b2c      	ldr	r3, [pc, #176]	; (80010ac <EXTI+0x798>)
 8000ffa:	695b      	ldr	r3, [r3, #20]
 8000ffc:	4a2b      	ldr	r2, [pc, #172]	; (80010ac <EXTI+0x798>)
 8000ffe:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8001002:	6153      	str	r3, [r2, #20]
			break;
 8001004:	e01d      	b.n	8001042 <EXTI+0x72e>
			break;
 8001006:	bf00      	nop
 8001008:	e01c      	b.n	8001044 <EXTI+0x730>
			break;
 800100a:	bf00      	nop
 800100c:	e01a      	b.n	8001044 <EXTI+0x730>
			break;
 800100e:	bf00      	nop
 8001010:	e018      	b.n	8001044 <EXTI+0x730>
			break;
 8001012:	bf00      	nop
 8001014:	e016      	b.n	8001044 <EXTI+0x730>
			break;
 8001016:	bf00      	nop
 8001018:	e014      	b.n	8001044 <EXTI+0x730>
			break;
 800101a:	bf00      	nop
 800101c:	e012      	b.n	8001044 <EXTI+0x730>
			break;
 800101e:	bf00      	nop
 8001020:	e010      	b.n	8001044 <EXTI+0x730>
			break;
 8001022:	bf00      	nop
 8001024:	e00e      	b.n	8001044 <EXTI+0x730>
			break;
 8001026:	bf00      	nop
 8001028:	e00c      	b.n	8001044 <EXTI+0x730>
			break;
 800102a:	bf00      	nop
 800102c:	e00a      	b.n	8001044 <EXTI+0x730>
			break;
 800102e:	bf00      	nop
 8001030:	e008      	b.n	8001044 <EXTI+0x730>
			break;
 8001032:	bf00      	nop
 8001034:	e006      	b.n	8001044 <EXTI+0x730>
			break;
 8001036:	bf00      	nop
 8001038:	e004      	b.n	8001044 <EXTI+0x730>
			break;
 800103a:	bf00      	nop
 800103c:	e002      	b.n	8001044 <EXTI+0x730>
			break;
 800103e:	bf00      	nop
 8001040:	e000      	b.n	8001044 <EXTI+0x730>
			break;
 8001042:	bf00      	nop
		}
	//================================================
	//3- Update Rising or Falling Register
	EXIT->EXTI_RTSR &=~(1<<pin);
 8001044:	4b1d      	ldr	r3, [pc, #116]	; (80010bc <EXTI+0x7a8>)
 8001046:	689b      	ldr	r3, [r3, #8]
 8001048:	897a      	ldrh	r2, [r7, #10]
 800104a:	2101      	movs	r1, #1
 800104c:	fa01 f202 	lsl.w	r2, r1, r2
 8001050:	43d2      	mvns	r2, r2
 8001052:	4611      	mov	r1, r2
 8001054:	4a19      	ldr	r2, [pc, #100]	; (80010bc <EXTI+0x7a8>)
 8001056:	400b      	ands	r3, r1
 8001058:	6093      	str	r3, [r2, #8]
	EXIT->EXTI_FTSR &=~(1<<pin);
 800105a:	4b18      	ldr	r3, [pc, #96]	; (80010bc <EXTI+0x7a8>)
 800105c:	68db      	ldr	r3, [r3, #12]
 800105e:	897a      	ldrh	r2, [r7, #10]
 8001060:	2101      	movs	r1, #1
 8001062:	fa01 f202 	lsl.w	r2, r1, r2
 8001066:	43d2      	mvns	r2, r2
 8001068:	4611      	mov	r1, r2
 800106a:	4a14      	ldr	r2, [pc, #80]	; (80010bc <EXTI+0x7a8>)
 800106c:	400b      	ands	r3, r1
 800106e:	60d3      	str	r3, [r2, #12]
	if(triggercase == EXTI_Trigger_Rising){
 8001070:	893b      	ldrh	r3, [r7, #8]
 8001072:	2b00      	cmp	r3, #0
 8001074:	d10a      	bne.n	800108c <EXTI+0x778>
		EXIT->EXTI_RTSR |= (1<<pin);
 8001076:	4b11      	ldr	r3, [pc, #68]	; (80010bc <EXTI+0x7a8>)
 8001078:	689b      	ldr	r3, [r3, #8]
 800107a:	897a      	ldrh	r2, [r7, #10]
 800107c:	2101      	movs	r1, #1
 800107e:	fa01 f202 	lsl.w	r2, r1, r2
 8001082:	4611      	mov	r1, r2
 8001084:	4a0d      	ldr	r2, [pc, #52]	; (80010bc <EXTI+0x7a8>)
 8001086:	430b      	orrs	r3, r1
 8001088:	6093      	str	r3, [r2, #8]
 800108a:	e02d      	b.n	80010e8 <EXTI+0x7d4>
	}
	else if(triggercase == EXTI_Trigger_Falling){
 800108c:	893b      	ldrh	r3, [r7, #8]
 800108e:	2b01      	cmp	r3, #1
 8001090:	d116      	bne.n	80010c0 <EXTI+0x7ac>
		EXIT->EXTI_FTSR |= (1<<pin);
 8001092:	4b0a      	ldr	r3, [pc, #40]	; (80010bc <EXTI+0x7a8>)
 8001094:	68db      	ldr	r3, [r3, #12]
 8001096:	897a      	ldrh	r2, [r7, #10]
 8001098:	2101      	movs	r1, #1
 800109a:	fa01 f202 	lsl.w	r2, r1, r2
 800109e:	4611      	mov	r1, r2
 80010a0:	4a06      	ldr	r2, [pc, #24]	; (80010bc <EXTI+0x7a8>)
 80010a2:	430b      	orrs	r3, r1
 80010a4:	60d3      	str	r3, [r2, #12]
 80010a6:	e01f      	b.n	80010e8 <EXTI+0x7d4>
 80010a8:	40011000 	.word	0x40011000
 80010ac:	40010000 	.word	0x40010000
 80010b0:	40011400 	.word	0x40011400
 80010b4:	40010800 	.word	0x40010800
 80010b8:	40010c00 	.word	0x40010c00
 80010bc:	40010400 	.word	0x40010400
	}
	else{
		EXIT->EXTI_RTSR |= (1<<pin);
 80010c0:	4b15      	ldr	r3, [pc, #84]	; (8001118 <EXTI+0x804>)
 80010c2:	689b      	ldr	r3, [r3, #8]
 80010c4:	897a      	ldrh	r2, [r7, #10]
 80010c6:	2101      	movs	r1, #1
 80010c8:	fa01 f202 	lsl.w	r2, r1, r2
 80010cc:	4611      	mov	r1, r2
 80010ce:	4a12      	ldr	r2, [pc, #72]	; (8001118 <EXTI+0x804>)
 80010d0:	430b      	orrs	r3, r1
 80010d2:	6093      	str	r3, [r2, #8]
		EXIT->EXTI_FTSR |= (1<<pin);
 80010d4:	4b10      	ldr	r3, [pc, #64]	; (8001118 <EXTI+0x804>)
 80010d6:	68db      	ldr	r3, [r3, #12]
 80010d8:	897a      	ldrh	r2, [r7, #10]
 80010da:	2101      	movs	r1, #1
 80010dc:	fa01 f202 	lsl.w	r2, r1, r2
 80010e0:	4611      	mov	r1, r2
 80010e2:	4a0d      	ldr	r2, [pc, #52]	; (8001118 <EXTI+0x804>)
 80010e4:	430b      	orrs	r3, r1
 80010e6:	60d3      	str	r3, [r2, #12]
	}
	//4- Update IRQ Handling callback
	GP_IRQ_Callback[pin] =function_addres;
 80010e8:	897b      	ldrh	r3, [r7, #10]
 80010ea:	490c      	ldr	r1, [pc, #48]	; (800111c <EXTI+0x808>)
 80010ec:	687a      	ldr	r2, [r7, #4]
 80010ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


	EXIT->EXTI_IMR |=(1<<pin);
 80010f2:	4b09      	ldr	r3, [pc, #36]	; (8001118 <EXTI+0x804>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	897a      	ldrh	r2, [r7, #10]
 80010f8:	2101      	movs	r1, #1
 80010fa:	fa01 f202 	lsl.w	r2, r1, r2
 80010fe:	4611      	mov	r1, r2
 8001100:	4a05      	ldr	r2, [pc, #20]	; (8001118 <EXTI+0x804>)
 8001102:	430b      	orrs	r3, r1
 8001104:	6013      	str	r3, [r2, #0]

	Enable_NVIC(pin);
 8001106:	897b      	ldrh	r3, [r7, #10]
 8001108:	4618      	mov	r0, r3
 800110a:	f7ff fb9d 	bl	8000848 <Enable_NVIC>
}
 800110e:	bf00      	nop
 8001110:	3710      	adds	r7, #16
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	40010400 	.word	0x40010400
 800111c:	20000064 	.word	0x20000064

08001120 <EXTI0_IRQHandler>:



void EXTI0_IRQHandler(void){
 8001120:	b580      	push	{r7, lr}
 8001122:	af00      	add	r7, sp, #0
	// clear bit in pending register (EXTI_PR)
	EXIT->EXTI_PR |= (1<<0);
 8001124:	4b05      	ldr	r3, [pc, #20]	; (800113c <EXTI0_IRQHandler+0x1c>)
 8001126:	695b      	ldr	r3, [r3, #20]
 8001128:	4a04      	ldr	r2, [pc, #16]	; (800113c <EXTI0_IRQHandler+0x1c>)
 800112a:	f043 0301 	orr.w	r3, r3, #1
 800112e:	6153      	str	r3, [r2, #20]
	GP_IRQ_Callback[0]();
 8001130:	4b03      	ldr	r3, [pc, #12]	; (8001140 <EXTI0_IRQHandler+0x20>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	4798      	blx	r3
}
 8001136:	bf00      	nop
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	40010400 	.word	0x40010400
 8001140:	20000064 	.word	0x20000064

08001144 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void){
 8001144:	b580      	push	{r7, lr}
 8001146:	af00      	add	r7, sp, #0
	EXIT->EXTI_PR |= (1<<1);
 8001148:	4b05      	ldr	r3, [pc, #20]	; (8001160 <EXTI1_IRQHandler+0x1c>)
 800114a:	695b      	ldr	r3, [r3, #20]
 800114c:	4a04      	ldr	r2, [pc, #16]	; (8001160 <EXTI1_IRQHandler+0x1c>)
 800114e:	f043 0302 	orr.w	r3, r3, #2
 8001152:	6153      	str	r3, [r2, #20]
	GP_IRQ_Callback[1]();
 8001154:	4b03      	ldr	r3, [pc, #12]	; (8001164 <EXTI1_IRQHandler+0x20>)
 8001156:	685b      	ldr	r3, [r3, #4]
 8001158:	4798      	blx	r3

}
 800115a:	bf00      	nop
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	40010400 	.word	0x40010400
 8001164:	20000064 	.word	0x20000064

08001168 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void){
 8001168:	b580      	push	{r7, lr}
 800116a:	af00      	add	r7, sp, #0
	EXIT->EXTI_PR |= (1<<2);
 800116c:	4b05      	ldr	r3, [pc, #20]	; (8001184 <EXTI2_IRQHandler+0x1c>)
 800116e:	695b      	ldr	r3, [r3, #20]
 8001170:	4a04      	ldr	r2, [pc, #16]	; (8001184 <EXTI2_IRQHandler+0x1c>)
 8001172:	f043 0304 	orr.w	r3, r3, #4
 8001176:	6153      	str	r3, [r2, #20]
	GP_IRQ_Callback[2]();
 8001178:	4b03      	ldr	r3, [pc, #12]	; (8001188 <EXTI2_IRQHandler+0x20>)
 800117a:	689b      	ldr	r3, [r3, #8]
 800117c:	4798      	blx	r3
}
 800117e:	bf00      	nop
 8001180:	bd80      	pop	{r7, pc}
 8001182:	bf00      	nop
 8001184:	40010400 	.word	0x40010400
 8001188:	20000064 	.word	0x20000064

0800118c <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void){
 800118c:	b580      	push	{r7, lr}
 800118e:	af00      	add	r7, sp, #0
	EXIT->EXTI_PR |= (1<<3);
 8001190:	4b05      	ldr	r3, [pc, #20]	; (80011a8 <EXTI3_IRQHandler+0x1c>)
 8001192:	695b      	ldr	r3, [r3, #20]
 8001194:	4a04      	ldr	r2, [pc, #16]	; (80011a8 <EXTI3_IRQHandler+0x1c>)
 8001196:	f043 0308 	orr.w	r3, r3, #8
 800119a:	6153      	str	r3, [r2, #20]
	GP_IRQ_Callback[3]();
 800119c:	4b03      	ldr	r3, [pc, #12]	; (80011ac <EXTI3_IRQHandler+0x20>)
 800119e:	68db      	ldr	r3, [r3, #12]
 80011a0:	4798      	blx	r3
}
 80011a2:	bf00      	nop
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	40010400 	.word	0x40010400
 80011ac:	20000064 	.word	0x20000064

080011b0 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void){
 80011b0:	b580      	push	{r7, lr}
 80011b2:	af00      	add	r7, sp, #0
	EXIT->EXTI_PR |= (1<<4);
 80011b4:	4b05      	ldr	r3, [pc, #20]	; (80011cc <EXTI4_IRQHandler+0x1c>)
 80011b6:	695b      	ldr	r3, [r3, #20]
 80011b8:	4a04      	ldr	r2, [pc, #16]	; (80011cc <EXTI4_IRQHandler+0x1c>)
 80011ba:	f043 0310 	orr.w	r3, r3, #16
 80011be:	6153      	str	r3, [r2, #20]
	GP_IRQ_Callback[4]();
 80011c0:	4b03      	ldr	r3, [pc, #12]	; (80011d0 <EXTI4_IRQHandler+0x20>)
 80011c2:	691b      	ldr	r3, [r3, #16]
 80011c4:	4798      	blx	r3
}
 80011c6:	bf00      	nop
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	40010400 	.word	0x40010400
 80011d0:	20000064 	.word	0x20000064

080011d4 <EXTI9_5_IRQHandler>:

void EXTI9_5_IRQHandler(void){
 80011d4:	b580      	push	{r7, lr}
 80011d6:	af00      	add	r7, sp, #0
	if(EXIT->EXTI_PR & (1<<5)) {EXIT->EXTI_PR |= (1<<5); GP_IRQ_Callback[5]();  }
 80011d8:	4b26      	ldr	r3, [pc, #152]	; (8001274 <EXTI9_5_IRQHandler+0xa0>)
 80011da:	695b      	ldr	r3, [r3, #20]
 80011dc:	f003 0320 	and.w	r3, r3, #32
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d008      	beq.n	80011f6 <EXTI9_5_IRQHandler+0x22>
 80011e4:	4b23      	ldr	r3, [pc, #140]	; (8001274 <EXTI9_5_IRQHandler+0xa0>)
 80011e6:	695b      	ldr	r3, [r3, #20]
 80011e8:	4a22      	ldr	r2, [pc, #136]	; (8001274 <EXTI9_5_IRQHandler+0xa0>)
 80011ea:	f043 0320 	orr.w	r3, r3, #32
 80011ee:	6153      	str	r3, [r2, #20]
 80011f0:	4b21      	ldr	r3, [pc, #132]	; (8001278 <EXTI9_5_IRQHandler+0xa4>)
 80011f2:	695b      	ldr	r3, [r3, #20]
 80011f4:	4798      	blx	r3
	if(EXIT->EXTI_PR & (1<<6)) {EXIT->EXTI_PR |= (1<<6); GP_IRQ_Callback[6]();  }
 80011f6:	4b1f      	ldr	r3, [pc, #124]	; (8001274 <EXTI9_5_IRQHandler+0xa0>)
 80011f8:	695b      	ldr	r3, [r3, #20]
 80011fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d008      	beq.n	8001214 <EXTI9_5_IRQHandler+0x40>
 8001202:	4b1c      	ldr	r3, [pc, #112]	; (8001274 <EXTI9_5_IRQHandler+0xa0>)
 8001204:	695b      	ldr	r3, [r3, #20]
 8001206:	4a1b      	ldr	r2, [pc, #108]	; (8001274 <EXTI9_5_IRQHandler+0xa0>)
 8001208:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800120c:	6153      	str	r3, [r2, #20]
 800120e:	4b1a      	ldr	r3, [pc, #104]	; (8001278 <EXTI9_5_IRQHandler+0xa4>)
 8001210:	699b      	ldr	r3, [r3, #24]
 8001212:	4798      	blx	r3
	if(EXIT->EXTI_PR & (1<<7)) {EXIT->EXTI_PR |= (1<<7); GP_IRQ_Callback[7]();  }
 8001214:	4b17      	ldr	r3, [pc, #92]	; (8001274 <EXTI9_5_IRQHandler+0xa0>)
 8001216:	695b      	ldr	r3, [r3, #20]
 8001218:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800121c:	2b00      	cmp	r3, #0
 800121e:	d008      	beq.n	8001232 <EXTI9_5_IRQHandler+0x5e>
 8001220:	4b14      	ldr	r3, [pc, #80]	; (8001274 <EXTI9_5_IRQHandler+0xa0>)
 8001222:	695b      	ldr	r3, [r3, #20]
 8001224:	4a13      	ldr	r2, [pc, #76]	; (8001274 <EXTI9_5_IRQHandler+0xa0>)
 8001226:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800122a:	6153      	str	r3, [r2, #20]
 800122c:	4b12      	ldr	r3, [pc, #72]	; (8001278 <EXTI9_5_IRQHandler+0xa4>)
 800122e:	69db      	ldr	r3, [r3, #28]
 8001230:	4798      	blx	r3
	if(EXIT->EXTI_PR & (1<<8)) {EXIT->EXTI_PR |= (1<<8); GP_IRQ_Callback[8]();  }
 8001232:	4b10      	ldr	r3, [pc, #64]	; (8001274 <EXTI9_5_IRQHandler+0xa0>)
 8001234:	695b      	ldr	r3, [r3, #20]
 8001236:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800123a:	2b00      	cmp	r3, #0
 800123c:	d008      	beq.n	8001250 <EXTI9_5_IRQHandler+0x7c>
 800123e:	4b0d      	ldr	r3, [pc, #52]	; (8001274 <EXTI9_5_IRQHandler+0xa0>)
 8001240:	695b      	ldr	r3, [r3, #20]
 8001242:	4a0c      	ldr	r2, [pc, #48]	; (8001274 <EXTI9_5_IRQHandler+0xa0>)
 8001244:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001248:	6153      	str	r3, [r2, #20]
 800124a:	4b0b      	ldr	r3, [pc, #44]	; (8001278 <EXTI9_5_IRQHandler+0xa4>)
 800124c:	6a1b      	ldr	r3, [r3, #32]
 800124e:	4798      	blx	r3
	if(EXIT->EXTI_PR & (1<<9)) {EXIT->EXTI_PR |= (1<<9); GP_IRQ_Callback[9]();  }
 8001250:	4b08      	ldr	r3, [pc, #32]	; (8001274 <EXTI9_5_IRQHandler+0xa0>)
 8001252:	695b      	ldr	r3, [r3, #20]
 8001254:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001258:	2b00      	cmp	r3, #0
 800125a:	d008      	beq.n	800126e <EXTI9_5_IRQHandler+0x9a>
 800125c:	4b05      	ldr	r3, [pc, #20]	; (8001274 <EXTI9_5_IRQHandler+0xa0>)
 800125e:	695b      	ldr	r3, [r3, #20]
 8001260:	4a04      	ldr	r2, [pc, #16]	; (8001274 <EXTI9_5_IRQHandler+0xa0>)
 8001262:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001266:	6153      	str	r3, [r2, #20]
 8001268:	4b03      	ldr	r3, [pc, #12]	; (8001278 <EXTI9_5_IRQHandler+0xa4>)
 800126a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800126c:	4798      	blx	r3
}
 800126e:	bf00      	nop
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	40010400 	.word	0x40010400
 8001278:	20000064 	.word	0x20000064

0800127c <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void){
 800127c:	b580      	push	{r7, lr}
 800127e:	af00      	add	r7, sp, #0
	if(EXIT->EXTI_PR & (1<<10)) {EXIT->EXTI_PR |= (1<<10); GP_IRQ_Callback[10]();  }
 8001280:	4b2d      	ldr	r3, [pc, #180]	; (8001338 <EXTI15_10_IRQHandler+0xbc>)
 8001282:	695b      	ldr	r3, [r3, #20]
 8001284:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001288:	2b00      	cmp	r3, #0
 800128a:	d008      	beq.n	800129e <EXTI15_10_IRQHandler+0x22>
 800128c:	4b2a      	ldr	r3, [pc, #168]	; (8001338 <EXTI15_10_IRQHandler+0xbc>)
 800128e:	695b      	ldr	r3, [r3, #20]
 8001290:	4a29      	ldr	r2, [pc, #164]	; (8001338 <EXTI15_10_IRQHandler+0xbc>)
 8001292:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001296:	6153      	str	r3, [r2, #20]
 8001298:	4b28      	ldr	r3, [pc, #160]	; (800133c <EXTI15_10_IRQHandler+0xc0>)
 800129a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800129c:	4798      	blx	r3
	if(EXIT->EXTI_PR & (1<<11)) {EXIT->EXTI_PR |= (1<<11); GP_IRQ_Callback[11]();  }
 800129e:	4b26      	ldr	r3, [pc, #152]	; (8001338 <EXTI15_10_IRQHandler+0xbc>)
 80012a0:	695b      	ldr	r3, [r3, #20]
 80012a2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d008      	beq.n	80012bc <EXTI15_10_IRQHandler+0x40>
 80012aa:	4b23      	ldr	r3, [pc, #140]	; (8001338 <EXTI15_10_IRQHandler+0xbc>)
 80012ac:	695b      	ldr	r3, [r3, #20]
 80012ae:	4a22      	ldr	r2, [pc, #136]	; (8001338 <EXTI15_10_IRQHandler+0xbc>)
 80012b0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80012b4:	6153      	str	r3, [r2, #20]
 80012b6:	4b21      	ldr	r3, [pc, #132]	; (800133c <EXTI15_10_IRQHandler+0xc0>)
 80012b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012ba:	4798      	blx	r3
	if(EXIT->EXTI_PR & (1<<12)) {EXIT->EXTI_PR |= (1<<12); GP_IRQ_Callback[12]();  }
 80012bc:	4b1e      	ldr	r3, [pc, #120]	; (8001338 <EXTI15_10_IRQHandler+0xbc>)
 80012be:	695b      	ldr	r3, [r3, #20]
 80012c0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d008      	beq.n	80012da <EXTI15_10_IRQHandler+0x5e>
 80012c8:	4b1b      	ldr	r3, [pc, #108]	; (8001338 <EXTI15_10_IRQHandler+0xbc>)
 80012ca:	695b      	ldr	r3, [r3, #20]
 80012cc:	4a1a      	ldr	r2, [pc, #104]	; (8001338 <EXTI15_10_IRQHandler+0xbc>)
 80012ce:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80012d2:	6153      	str	r3, [r2, #20]
 80012d4:	4b19      	ldr	r3, [pc, #100]	; (800133c <EXTI15_10_IRQHandler+0xc0>)
 80012d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012d8:	4798      	blx	r3
	if(EXIT->EXTI_PR & (1<<13)) {EXIT->EXTI_PR |= (1<<13); GP_IRQ_Callback[13]();  }
 80012da:	4b17      	ldr	r3, [pc, #92]	; (8001338 <EXTI15_10_IRQHandler+0xbc>)
 80012dc:	695b      	ldr	r3, [r3, #20]
 80012de:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d008      	beq.n	80012f8 <EXTI15_10_IRQHandler+0x7c>
 80012e6:	4b14      	ldr	r3, [pc, #80]	; (8001338 <EXTI15_10_IRQHandler+0xbc>)
 80012e8:	695b      	ldr	r3, [r3, #20]
 80012ea:	4a13      	ldr	r2, [pc, #76]	; (8001338 <EXTI15_10_IRQHandler+0xbc>)
 80012ec:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80012f0:	6153      	str	r3, [r2, #20]
 80012f2:	4b12      	ldr	r3, [pc, #72]	; (800133c <EXTI15_10_IRQHandler+0xc0>)
 80012f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80012f6:	4798      	blx	r3
	if(EXIT->EXTI_PR & (1<<14)) {EXIT->EXTI_PR |= (1<<14); GP_IRQ_Callback[14]();  }
 80012f8:	4b0f      	ldr	r3, [pc, #60]	; (8001338 <EXTI15_10_IRQHandler+0xbc>)
 80012fa:	695b      	ldr	r3, [r3, #20]
 80012fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001300:	2b00      	cmp	r3, #0
 8001302:	d008      	beq.n	8001316 <EXTI15_10_IRQHandler+0x9a>
 8001304:	4b0c      	ldr	r3, [pc, #48]	; (8001338 <EXTI15_10_IRQHandler+0xbc>)
 8001306:	695b      	ldr	r3, [r3, #20]
 8001308:	4a0b      	ldr	r2, [pc, #44]	; (8001338 <EXTI15_10_IRQHandler+0xbc>)
 800130a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800130e:	6153      	str	r3, [r2, #20]
 8001310:	4b0a      	ldr	r3, [pc, #40]	; (800133c <EXTI15_10_IRQHandler+0xc0>)
 8001312:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001314:	4798      	blx	r3
	if(EXIT->EXTI_PR & (1<<15)) {EXIT->EXTI_PR |= (1<<15); GP_IRQ_Callback[15]();  }
 8001316:	4b08      	ldr	r3, [pc, #32]	; (8001338 <EXTI15_10_IRQHandler+0xbc>)
 8001318:	695b      	ldr	r3, [r3, #20]
 800131a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800131e:	2b00      	cmp	r3, #0
 8001320:	d008      	beq.n	8001334 <EXTI15_10_IRQHandler+0xb8>
 8001322:	4b05      	ldr	r3, [pc, #20]	; (8001338 <EXTI15_10_IRQHandler+0xbc>)
 8001324:	695b      	ldr	r3, [r3, #20]
 8001326:	4a04      	ldr	r2, [pc, #16]	; (8001338 <EXTI15_10_IRQHandler+0xbc>)
 8001328:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800132c:	6153      	str	r3, [r2, #20]
 800132e:	4b03      	ldr	r3, [pc, #12]	; (800133c <EXTI15_10_IRQHandler+0xc0>)
 8001330:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001332:	4798      	blx	r3

}
 8001334:	bf00      	nop
 8001336:	bd80      	pop	{r7, pc}
 8001338:	40010400 	.word	0x40010400
 800133c:	20000064 	.word	0x20000064

08001340 <SPI1_IRQHandler>:
	while( (((SPIx->SPI_SR)>>7)&1) );
	pinwrite(gpiox_SS, pin, HIGH);
}


void SPI1_IRQHandler(){
 8001340:	b480      	push	{r7}
 8001342:	af00      	add	r7, sp, #0
	//slave only todo
}
 8001344:	bf00      	nop
 8001346:	46bd      	mov	sp, r7
 8001348:	bc80      	pop	{r7}
 800134a:	4770      	bx	lr

0800134c <SPI2_IRQHandler>:
void SPI2_IRQHandler(){
 800134c:	b480      	push	{r7}
 800134e:	af00      	add	r7, sp, #0
	//slave only todo
}
 8001350:	bf00      	nop
 8001352:	46bd      	mov	sp, r7
 8001354:	bc80      	pop	{r7}
 8001356:	4770      	bx	lr

08001358 <USART_SEND>:
	uint16_t DIV_Fraction =(((CLCK /((baud_rate*16)/100)) - DIV_Mantissa*100)*16)/100;
	USARTx->USART_BRR =( (DIV_Mantissa<<4) | ((DIV_Fraction)& 0xf) );


}
void USART_SEND(USART_typeDef* USARTx,uint16_t* data){
 8001358:	b480      	push	{r7}
 800135a:	b083      	sub	sp, #12
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
 8001360:	6039      	str	r1, [r7, #0]

	if(((USARTx->USART_CR1>>12)&1)==1){
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	68db      	ldr	r3, [r3, #12]
 8001366:	0b1b      	lsrs	r3, r3, #12
 8001368:	f003 0301 	and.w	r3, r3, #1
 800136c:	2b01      	cmp	r3, #1
 800136e:	d106      	bne.n	800137e <USART_SEND+0x26>
		//	Bit 12 M: Word length
		//	1: 1 Start bit, 9 Data bits, n Stop bit
		USARTx->USART_DR=((*data)&(uint16_t)0x01ff);
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	881b      	ldrh	r3, [r3, #0]
 8001374:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	605a      	str	r2, [r3, #4]
		//	0: 1 Start bit, 8 Data bits, n Stop bit
		USARTx->USART_DR=((*data)&(uint16_t)0xff);
	}


}
 800137c:	e004      	b.n	8001388 <USART_SEND+0x30>
		USARTx->USART_DR=((*data)&(uint16_t)0xff);
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	881b      	ldrh	r3, [r3, #0]
 8001382:	b2da      	uxtb	r2, r3
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	605a      	str	r2, [r3, #4]
}
 8001388:	bf00      	nop
 800138a:	370c      	adds	r7, #12
 800138c:	46bd      	mov	sp, r7
 800138e:	bc80      	pop	{r7}
 8001390:	4770      	bx	lr
	...

08001394 <USART1_IRQHandler>:
	//This bit is set and cleared by software.
	//0: Interrupt is inhibited
	//1: A USART interrupt is generated whenever ORE=1 or RXNE=1 in the USART_SR register
	USARTx->USART_CR1 &=~Received_data_ready_to_be_read;
}
void USART1_IRQHandler(){
 8001394:	b580      	push	{r7, lr}
 8001396:	b082      	sub	sp, #8
 8001398:	af00      	add	r7, sp, #0
	////pinwrite(GPIOB, pin1,HIGH);
	//arr[0]->USART_SR &=~(1<<6);
	if(  (( (arr[0]->USART_SR>>7) & 1) ==1)&&(((arr[0]->USART_CR1 >>7)&1)==1) ){   //Transmit data register empty
 800139a:	4b56      	ldr	r3, [pc, #344]	; (80014f4 <USART1_IRQHandler+0x160>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	09db      	lsrs	r3, r3, #7
 80013a2:	f003 0301 	and.w	r3, r3, #1
 80013a6:	2b01      	cmp	r3, #1
 80013a8:	d122      	bne.n	80013f0 <USART1_IRQHandler+0x5c>
 80013aa:	4b52      	ldr	r3, [pc, #328]	; (80014f4 <USART1_IRQHandler+0x160>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	68db      	ldr	r3, [r3, #12]
 80013b0:	09db      	lsrs	r3, r3, #7
 80013b2:	f003 0301 	and.w	r3, r3, #1
 80013b6:	2b01      	cmp	r3, #1
 80013b8:	d11a      	bne.n	80013f0 <USART1_IRQHandler+0x5c>

		if((*arr_data[0])!=0){
 80013ba:	4b4f      	ldr	r3, [pc, #316]	; (80014f8 <USART1_IRQHandler+0x164>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d00d      	beq.n	80013e0 <USART1_IRQHandler+0x4c>
			USART_SEND(arr[0],(uint16_t*)arr_data[0]);
 80013c4:	4b4b      	ldr	r3, [pc, #300]	; (80014f4 <USART1_IRQHandler+0x160>)
 80013c6:	681a      	ldr	r2, [r3, #0]
 80013c8:	4b4b      	ldr	r3, [pc, #300]	; (80014f8 <USART1_IRQHandler+0x164>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	4619      	mov	r1, r3
 80013ce:	4610      	mov	r0, r2
 80013d0:	f7ff ffc2 	bl	8001358 <USART_SEND>
			++arr_data[0];
 80013d4:	4b48      	ldr	r3, [pc, #288]	; (80014f8 <USART1_IRQHandler+0x164>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	3301      	adds	r3, #1
 80013da:	4a47      	ldr	r2, [pc, #284]	; (80014f8 <USART1_IRQHandler+0x164>)
 80013dc:	6013      	str	r3, [r2, #0]
 80013de:	e007      	b.n	80013f0 <USART1_IRQHandler+0x5c>
		else {
			//Bit 7 TXEIE: TXE interrupt enable
			//This bit is set and cleared by software.
			//0: Interrupt is inhibited
			//1: A USART interrupt is generated whenever TXE=1 in the USART_SR register
			arr[0]->USART_CR1 &=~Transmit_data_register_empty;
 80013e0:	4b44      	ldr	r3, [pc, #272]	; (80014f4 <USART1_IRQHandler+0x160>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	68da      	ldr	r2, [r3, #12]
 80013e6:	4b43      	ldr	r3, [pc, #268]	; (80014f4 <USART1_IRQHandler+0x160>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80013ee:	60da      	str	r2, [r3, #12]

	}

	//===========================================================================

	if(  (( (arr[0]->USART_SR>>5) & 1) ==1)&&(( (arr[0]->USART_CR1 >>5) &1)==1) ){
 80013f0:	4b40      	ldr	r3, [pc, #256]	; (80014f4 <USART1_IRQHandler+0x160>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	095b      	lsrs	r3, r3, #5
 80013f8:	f003 0301 	and.w	r3, r3, #1
 80013fc:	2b01      	cmp	r3, #1
 80013fe:	d166      	bne.n	80014ce <USART1_IRQHandler+0x13a>
 8001400:	4b3c      	ldr	r3, [pc, #240]	; (80014f4 <USART1_IRQHandler+0x160>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	68db      	ldr	r3, [r3, #12]
 8001406:	095b      	lsrs	r3, r3, #5
 8001408:	f003 0301 	and.w	r3, r3, #1
 800140c:	2b01      	cmp	r3, #1
 800140e:	d15e      	bne.n	80014ce <USART1_IRQHandler+0x13a>



		//	Bit 12 M: Word length
		//	This bit determines the word length. It is set or cleared by software.
		if(((arr[0]->USART_CR1>>12)&1) ==1){
 8001410:	4b38      	ldr	r3, [pc, #224]	; (80014f4 <USART1_IRQHandler+0x160>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	68db      	ldr	r3, [r3, #12]
 8001416:	0b1b      	lsrs	r3, r3, #12
 8001418:	f003 0301 	and.w	r3, r3, #1
 800141c:	2b01      	cmp	r3, #1
 800141e:	d117      	bne.n	8001450 <USART1_IRQHandler+0xbc>
			//	1: 1 Start bit, 9 Data bits, n Stop bit

			if(((arr[0]->USART_CR1>>10)&1) ==1){
 8001420:	4b34      	ldr	r3, [pc, #208]	; (80014f4 <USART1_IRQHandler+0x160>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	68db      	ldr	r3, [r3, #12]
 8001426:	0a9b      	lsrs	r3, r3, #10
 8001428:	f003 0301 	and.w	r3, r3, #1
 800142c:	2b01      	cmp	r3, #1
 800142e:	d108      	bne.n	8001442 <USART1_IRQHandler+0xae>
				//Bit 10 PCE: Parity control enable
				// 1: Parity control enabled
				arr_data_RES[0] =(arr[0]->USART_DR & (uint16_t)0xff);
 8001430:	4b30      	ldr	r3, [pc, #192]	; (80014f4 <USART1_IRQHandler+0x160>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	685b      	ldr	r3, [r3, #4]
 8001436:	b29b      	uxth	r3, r3
 8001438:	b2db      	uxtb	r3, r3
 800143a:	b29a      	uxth	r2, r3
 800143c:	4b2f      	ldr	r3, [pc, #188]	; (80014fc <USART1_IRQHandler+0x168>)
 800143e:	801a      	strh	r2, [r3, #0]
 8001440:	e020      	b.n	8001484 <USART1_IRQHandler+0xf0>
			}
			else{
				//0: Parity control disabled
				arr_data_RES[0]=arr[0]->USART_DR;
 8001442:	4b2c      	ldr	r3, [pc, #176]	; (80014f4 <USART1_IRQHandler+0x160>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	685b      	ldr	r3, [r3, #4]
 8001448:	b29a      	uxth	r2, r3
 800144a:	4b2c      	ldr	r3, [pc, #176]	; (80014fc <USART1_IRQHandler+0x168>)
 800144c:	801a      	strh	r2, [r3, #0]
 800144e:	e019      	b.n	8001484 <USART1_IRQHandler+0xf0>
			}
		}
		else{
			//	0: 1 Start bit, 8 Data bits, n Stop bit

			if(((arr[0]->USART_CR1>>10)&1) ==1){
 8001450:	4b28      	ldr	r3, [pc, #160]	; (80014f4 <USART1_IRQHandler+0x160>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	68db      	ldr	r3, [r3, #12]
 8001456:	0a9b      	lsrs	r3, r3, #10
 8001458:	f003 0301 	and.w	r3, r3, #1
 800145c:	2b01      	cmp	r3, #1
 800145e:	d109      	bne.n	8001474 <USART1_IRQHandler+0xe0>
				//Bit 10 PCE: Parity control enable
				// 1: Parity control enabled
				arr_data_RES[0] =(arr[0]->USART_DR & (uint16_t)0x7f);
 8001460:	4b24      	ldr	r3, [pc, #144]	; (80014f4 <USART1_IRQHandler+0x160>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	685b      	ldr	r3, [r3, #4]
 8001466:	b29b      	uxth	r3, r3
 8001468:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800146c:	b29a      	uxth	r2, r3
 800146e:	4b23      	ldr	r3, [pc, #140]	; (80014fc <USART1_IRQHandler+0x168>)
 8001470:	801a      	strh	r2, [r3, #0]
 8001472:	e007      	b.n	8001484 <USART1_IRQHandler+0xf0>
			}
			else{
				//0: Parity control disabled
				arr_data_RES[0] =(arr[0]->USART_DR & (uint16_t)0xff);
 8001474:	4b1f      	ldr	r3, [pc, #124]	; (80014f4 <USART1_IRQHandler+0x160>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	685b      	ldr	r3, [r3, #4]
 800147a:	b29b      	uxth	r3, r3
 800147c:	b2db      	uxtb	r3, r3
 800147e:	b29a      	uxth	r2, r3
 8001480:	4b1e      	ldr	r3, [pc, #120]	; (80014fc <USART1_IRQHandler+0x168>)
 8001482:	801a      	strh	r2, [r3, #0]
			}
		}
		//pinwrite(GPIOB, pin1,HIGH);

		GP_reseve_Callback[0]();
 8001484:	4b1e      	ldr	r3, [pc, #120]	; (8001500 <USART1_IRQHandler+0x16c>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	4798      	blx	r3

		for(long i=0;i<(20000);i++);
 800148a:	2300      	movs	r3, #0
 800148c:	607b      	str	r3, [r7, #4]
 800148e:	e002      	b.n	8001496 <USART1_IRQHandler+0x102>
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	3301      	adds	r3, #1
 8001494:	607b      	str	r3, [r7, #4]
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	f644 621f 	movw	r2, #19999	; 0x4e1f
 800149c:	4293      	cmp	r3, r2
 800149e:	ddf7      	ble.n	8001490 <USART1_IRQHandler+0xfc>
		//pinwrite(GPIOB, pin1,LOW);
		arr[0]->USART_SR &=~(1<<5);//clear
 80014a0:	4b14      	ldr	r3, [pc, #80]	; (80014f4 <USART1_IRQHandler+0x160>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	681a      	ldr	r2, [r3, #0]
 80014a6:	4b13      	ldr	r3, [pc, #76]	; (80014f4 <USART1_IRQHandler+0x160>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f022 0220 	bic.w	r2, r2, #32
 80014ae:	601a      	str	r2, [r3, #0]
		//arr[0]->USART_CR1 &=~Received_data_ready_to_be_read;
		if(((arr[0]->USART_SR>>3)&1)|1){
 80014b0:	4b10      	ldr	r3, [pc, #64]	; (80014f4 <USART1_IRQHandler+0x160>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	681b      	ldr	r3, [r3, #0]
			volatile uint16_t d=USART1->USART_DR;
 80014b6:	4b13      	ldr	r3, [pc, #76]	; (8001504 <USART1_IRQHandler+0x170>)
 80014b8:	685b      	ldr	r3, [r3, #4]
 80014ba:	b29b      	uxth	r3, r3
 80014bc:	807b      	strh	r3, [r7, #2]
			arr[0]->USART_SR &=~(1<<5);
 80014be:	4b0d      	ldr	r3, [pc, #52]	; (80014f4 <USART1_IRQHandler+0x160>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	681a      	ldr	r2, [r3, #0]
 80014c4:	4b0b      	ldr	r3, [pc, #44]	; (80014f4 <USART1_IRQHandler+0x160>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f022 0220 	bic.w	r2, r2, #32
 80014cc:	601a      	str	r2, [r3, #0]
		}
	}
	if(((arr[0]->USART_SR>>3)&1)|1){
 80014ce:	4b09      	ldr	r3, [pc, #36]	; (80014f4 <USART1_IRQHandler+0x160>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	681b      	ldr	r3, [r3, #0]
		volatile uint16_t w =USART1->USART_DR;
 80014d4:	4b0b      	ldr	r3, [pc, #44]	; (8001504 <USART1_IRQHandler+0x170>)
 80014d6:	685b      	ldr	r3, [r3, #4]
 80014d8:	b29b      	uxth	r3, r3
 80014da:	803b      	strh	r3, [r7, #0]
		arr[0]->USART_SR &=~(1<<5);
 80014dc:	4b05      	ldr	r3, [pc, #20]	; (80014f4 <USART1_IRQHandler+0x160>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	681a      	ldr	r2, [r3, #0]
 80014e2:	4b04      	ldr	r3, [pc, #16]	; (80014f4 <USART1_IRQHandler+0x160>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f022 0220 	bic.w	r2, r2, #32
 80014ea:	601a      	str	r2, [r3, #0]
	}
	//_delay_ms(500);
	////pinwrite(GPIOB, pin1,LOW);
}
 80014ec:	bf00      	nop
 80014ee:	3708      	adds	r7, #8
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	200000a0 	.word	0x200000a0
 80014f8:	200000b4 	.word	0x200000b4
 80014fc:	200000ac 	.word	0x200000ac
 8001500:	200000c0 	.word	0x200000c0
 8001504:	40013800 	.word	0x40013800

08001508 <USART2_IRQHandler>:
void USART2_IRQHandler(){
 8001508:	b580      	push	{r7, lr}
 800150a:	b082      	sub	sp, #8
 800150c:	af00      	add	r7, sp, #0
	//pinwrite(GPIOB, pin1,HIGH);
	//arr[0]->USART_SR &=~(1<<6);
	if(  (( (arr[1]->USART_SR>>7) & 1) ==1)&&(((arr[1]->USART_CR1 >>7)&1)==1) ){   //Transmit data register empty
 800150e:	4b56      	ldr	r3, [pc, #344]	; (8001668 <USART2_IRQHandler+0x160>)
 8001510:	685b      	ldr	r3, [r3, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	09db      	lsrs	r3, r3, #7
 8001516:	f003 0301 	and.w	r3, r3, #1
 800151a:	2b01      	cmp	r3, #1
 800151c:	d122      	bne.n	8001564 <USART2_IRQHandler+0x5c>
 800151e:	4b52      	ldr	r3, [pc, #328]	; (8001668 <USART2_IRQHandler+0x160>)
 8001520:	685b      	ldr	r3, [r3, #4]
 8001522:	68db      	ldr	r3, [r3, #12]
 8001524:	09db      	lsrs	r3, r3, #7
 8001526:	f003 0301 	and.w	r3, r3, #1
 800152a:	2b01      	cmp	r3, #1
 800152c:	d11a      	bne.n	8001564 <USART2_IRQHandler+0x5c>

		if((*arr_data[1])!=0){
 800152e:	4b4f      	ldr	r3, [pc, #316]	; (800166c <USART2_IRQHandler+0x164>)
 8001530:	685b      	ldr	r3, [r3, #4]
 8001532:	781b      	ldrb	r3, [r3, #0]
 8001534:	2b00      	cmp	r3, #0
 8001536:	d00d      	beq.n	8001554 <USART2_IRQHandler+0x4c>
			USART_SEND(arr[1],(uint16_t*)arr_data[1]);
 8001538:	4b4b      	ldr	r3, [pc, #300]	; (8001668 <USART2_IRQHandler+0x160>)
 800153a:	685a      	ldr	r2, [r3, #4]
 800153c:	4b4b      	ldr	r3, [pc, #300]	; (800166c <USART2_IRQHandler+0x164>)
 800153e:	685b      	ldr	r3, [r3, #4]
 8001540:	4619      	mov	r1, r3
 8001542:	4610      	mov	r0, r2
 8001544:	f7ff ff08 	bl	8001358 <USART_SEND>
			++arr_data[1];
 8001548:	4b48      	ldr	r3, [pc, #288]	; (800166c <USART2_IRQHandler+0x164>)
 800154a:	685b      	ldr	r3, [r3, #4]
 800154c:	3301      	adds	r3, #1
 800154e:	4a47      	ldr	r2, [pc, #284]	; (800166c <USART2_IRQHandler+0x164>)
 8001550:	6053      	str	r3, [r2, #4]
 8001552:	e007      	b.n	8001564 <USART2_IRQHandler+0x5c>
		else {
			//Bit 7 TXEIE: TXE interrupt enable
			//This bit is set and cleared by software.
			//0: Interrupt is inhibited
			//1: A USART interrupt is generated whenever TXE=1 in the USART_SR register
			arr[1]->USART_CR1 &=~Transmit_data_register_empty;
 8001554:	4b44      	ldr	r3, [pc, #272]	; (8001668 <USART2_IRQHandler+0x160>)
 8001556:	685b      	ldr	r3, [r3, #4]
 8001558:	68da      	ldr	r2, [r3, #12]
 800155a:	4b43      	ldr	r3, [pc, #268]	; (8001668 <USART2_IRQHandler+0x160>)
 800155c:	685b      	ldr	r3, [r3, #4]
 800155e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001562:	60da      	str	r2, [r3, #12]

	}

	//===========================================================================

	if(  (( (arr[1]->USART_SR>>5) & 1) ==1)&&(( (arr[1]->USART_CR1 >>5) &1)==1) ){
 8001564:	4b40      	ldr	r3, [pc, #256]	; (8001668 <USART2_IRQHandler+0x160>)
 8001566:	685b      	ldr	r3, [r3, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	095b      	lsrs	r3, r3, #5
 800156c:	f003 0301 	and.w	r3, r3, #1
 8001570:	2b01      	cmp	r3, #1
 8001572:	d166      	bne.n	8001642 <USART2_IRQHandler+0x13a>
 8001574:	4b3c      	ldr	r3, [pc, #240]	; (8001668 <USART2_IRQHandler+0x160>)
 8001576:	685b      	ldr	r3, [r3, #4]
 8001578:	68db      	ldr	r3, [r3, #12]
 800157a:	095b      	lsrs	r3, r3, #5
 800157c:	f003 0301 	and.w	r3, r3, #1
 8001580:	2b01      	cmp	r3, #1
 8001582:	d15e      	bne.n	8001642 <USART2_IRQHandler+0x13a>



		//	Bit 12 M: Word length
		//	This bit determines the word length. It is set or cleared by software.
		if(((arr[1]->USART_CR1>>12)&1) ==1){
 8001584:	4b38      	ldr	r3, [pc, #224]	; (8001668 <USART2_IRQHandler+0x160>)
 8001586:	685b      	ldr	r3, [r3, #4]
 8001588:	68db      	ldr	r3, [r3, #12]
 800158a:	0b1b      	lsrs	r3, r3, #12
 800158c:	f003 0301 	and.w	r3, r3, #1
 8001590:	2b01      	cmp	r3, #1
 8001592:	d117      	bne.n	80015c4 <USART2_IRQHandler+0xbc>
			//	1: 1 Start bit, 9 Data bits, n Stop bit

			if(((arr[1]->USART_CR1>>10)&1) ==1){
 8001594:	4b34      	ldr	r3, [pc, #208]	; (8001668 <USART2_IRQHandler+0x160>)
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	68db      	ldr	r3, [r3, #12]
 800159a:	0a9b      	lsrs	r3, r3, #10
 800159c:	f003 0301 	and.w	r3, r3, #1
 80015a0:	2b01      	cmp	r3, #1
 80015a2:	d108      	bne.n	80015b6 <USART2_IRQHandler+0xae>
				//Bit 10 PCE: Parity control enable
				// 1: Parity control enabled
				arr_data_RES[1] =(arr[1]->USART_DR & (uint16_t)0xff);
 80015a4:	4b30      	ldr	r3, [pc, #192]	; (8001668 <USART2_IRQHandler+0x160>)
 80015a6:	685b      	ldr	r3, [r3, #4]
 80015a8:	685b      	ldr	r3, [r3, #4]
 80015aa:	b29b      	uxth	r3, r3
 80015ac:	b2db      	uxtb	r3, r3
 80015ae:	b29a      	uxth	r2, r3
 80015b0:	4b2f      	ldr	r3, [pc, #188]	; (8001670 <USART2_IRQHandler+0x168>)
 80015b2:	805a      	strh	r2, [r3, #2]
 80015b4:	e020      	b.n	80015f8 <USART2_IRQHandler+0xf0>
			}
			else{
				//0: Parity control disabled
				arr_data_RES[1]=arr[1]->USART_DR;
 80015b6:	4b2c      	ldr	r3, [pc, #176]	; (8001668 <USART2_IRQHandler+0x160>)
 80015b8:	685b      	ldr	r3, [r3, #4]
 80015ba:	685b      	ldr	r3, [r3, #4]
 80015bc:	b29a      	uxth	r2, r3
 80015be:	4b2c      	ldr	r3, [pc, #176]	; (8001670 <USART2_IRQHandler+0x168>)
 80015c0:	805a      	strh	r2, [r3, #2]
 80015c2:	e019      	b.n	80015f8 <USART2_IRQHandler+0xf0>
			}
		}
		else{
			//	0: 1 Start bit, 8 Data bits, n Stop bit

			if(((arr[1]->USART_CR1>>10)&1) ==1){
 80015c4:	4b28      	ldr	r3, [pc, #160]	; (8001668 <USART2_IRQHandler+0x160>)
 80015c6:	685b      	ldr	r3, [r3, #4]
 80015c8:	68db      	ldr	r3, [r3, #12]
 80015ca:	0a9b      	lsrs	r3, r3, #10
 80015cc:	f003 0301 	and.w	r3, r3, #1
 80015d0:	2b01      	cmp	r3, #1
 80015d2:	d109      	bne.n	80015e8 <USART2_IRQHandler+0xe0>
				//Bit 10 PCE: Parity control enable
				// 1: Parity control enabled
				arr_data_RES[1] =(arr[1]->USART_DR & (uint16_t)0x7f);
 80015d4:	4b24      	ldr	r3, [pc, #144]	; (8001668 <USART2_IRQHandler+0x160>)
 80015d6:	685b      	ldr	r3, [r3, #4]
 80015d8:	685b      	ldr	r3, [r3, #4]
 80015da:	b29b      	uxth	r3, r3
 80015dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80015e0:	b29a      	uxth	r2, r3
 80015e2:	4b23      	ldr	r3, [pc, #140]	; (8001670 <USART2_IRQHandler+0x168>)
 80015e4:	805a      	strh	r2, [r3, #2]
 80015e6:	e007      	b.n	80015f8 <USART2_IRQHandler+0xf0>
			}
			else{
				//0: Parity control disabled
				arr_data_RES[1] =(arr[1]->USART_DR & (uint16_t)0xff);
 80015e8:	4b1f      	ldr	r3, [pc, #124]	; (8001668 <USART2_IRQHandler+0x160>)
 80015ea:	685b      	ldr	r3, [r3, #4]
 80015ec:	685b      	ldr	r3, [r3, #4]
 80015ee:	b29b      	uxth	r3, r3
 80015f0:	b2db      	uxtb	r3, r3
 80015f2:	b29a      	uxth	r2, r3
 80015f4:	4b1e      	ldr	r3, [pc, #120]	; (8001670 <USART2_IRQHandler+0x168>)
 80015f6:	805a      	strh	r2, [r3, #2]
			}
		}
		//pinwrite(GPIOB, pin1,HIGH);

		GP_reseve_Callback[1]();
 80015f8:	4b1e      	ldr	r3, [pc, #120]	; (8001674 <USART2_IRQHandler+0x16c>)
 80015fa:	685b      	ldr	r3, [r3, #4]
 80015fc:	4798      	blx	r3
		for(long i=0;i<(20000);i++);
 80015fe:	2300      	movs	r3, #0
 8001600:	607b      	str	r3, [r7, #4]
 8001602:	e002      	b.n	800160a <USART2_IRQHandler+0x102>
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	3301      	adds	r3, #1
 8001608:	607b      	str	r3, [r7, #4]
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8001610:	4293      	cmp	r3, r2
 8001612:	ddf7      	ble.n	8001604 <USART2_IRQHandler+0xfc>
		//pinwrite(GPIOB, pin1,LOW);
		arr[1]->USART_SR &=~(1<<5);//clear
 8001614:	4b14      	ldr	r3, [pc, #80]	; (8001668 <USART2_IRQHandler+0x160>)
 8001616:	685b      	ldr	r3, [r3, #4]
 8001618:	681a      	ldr	r2, [r3, #0]
 800161a:	4b13      	ldr	r3, [pc, #76]	; (8001668 <USART2_IRQHandler+0x160>)
 800161c:	685b      	ldr	r3, [r3, #4]
 800161e:	f022 0220 	bic.w	r2, r2, #32
 8001622:	601a      	str	r2, [r3, #0]
		//arr[1]->USART_CR1 &=~Received_data_ready_to_be_read;
		if(((arr[1]->USART_SR>>3)&1)|1){
 8001624:	4b10      	ldr	r3, [pc, #64]	; (8001668 <USART2_IRQHandler+0x160>)
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
			volatile uint16_t d =USART2->USART_DR;
 800162a:	4b13      	ldr	r3, [pc, #76]	; (8001678 <USART2_IRQHandler+0x170>)
 800162c:	685b      	ldr	r3, [r3, #4]
 800162e:	b29b      	uxth	r3, r3
 8001630:	807b      	strh	r3, [r7, #2]
			arr[1]->USART_SR &=~(1<<5);
 8001632:	4b0d      	ldr	r3, [pc, #52]	; (8001668 <USART2_IRQHandler+0x160>)
 8001634:	685b      	ldr	r3, [r3, #4]
 8001636:	681a      	ldr	r2, [r3, #0]
 8001638:	4b0b      	ldr	r3, [pc, #44]	; (8001668 <USART2_IRQHandler+0x160>)
 800163a:	685b      	ldr	r3, [r3, #4]
 800163c:	f022 0220 	bic.w	r2, r2, #32
 8001640:	601a      	str	r2, [r3, #0]
		}
	}
	if(((arr[1]->USART_SR>>3)&1)|1){
 8001642:	4b09      	ldr	r3, [pc, #36]	; (8001668 <USART2_IRQHandler+0x160>)
 8001644:	685b      	ldr	r3, [r3, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
		volatile uint16_t w =USART2->USART_DR;
 8001648:	4b0b      	ldr	r3, [pc, #44]	; (8001678 <USART2_IRQHandler+0x170>)
 800164a:	685b      	ldr	r3, [r3, #4]
 800164c:	b29b      	uxth	r3, r3
 800164e:	803b      	strh	r3, [r7, #0]
		arr[1]->USART_SR &=~(1<<5);
 8001650:	4b05      	ldr	r3, [pc, #20]	; (8001668 <USART2_IRQHandler+0x160>)
 8001652:	685b      	ldr	r3, [r3, #4]
 8001654:	681a      	ldr	r2, [r3, #0]
 8001656:	4b04      	ldr	r3, [pc, #16]	; (8001668 <USART2_IRQHandler+0x160>)
 8001658:	685b      	ldr	r3, [r3, #4]
 800165a:	f022 0220 	bic.w	r2, r2, #32
 800165e:	601a      	str	r2, [r3, #0]
	}
	//	_delay_ms(500);
	//	pinwrite(GPIOB, pin1,LOW);
}
 8001660:	bf00      	nop
 8001662:	3708      	adds	r7, #8
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}
 8001668:	200000a0 	.word	0x200000a0
 800166c:	200000b4 	.word	0x200000b4
 8001670:	200000ac 	.word	0x200000ac
 8001674:	200000c0 	.word	0x200000c0
 8001678:	40004400 	.word	0x40004400

0800167c <USART3_IRQHandler>:
void USART3_IRQHandler(){
 800167c:	b580      	push	{r7, lr}
 800167e:	b082      	sub	sp, #8
 8001680:	af00      	add	r7, sp, #0
	//pinwrite(GPIOB, pin1,HIGH);
	//arr[2]->USART_SR &=~(1<<6);
	if(  (( (arr[2]->USART_SR>>7) & 1) ==1)&&(((arr[2]->USART_CR1 >>7)&1)==1) ){   //Transmit data register empty
 8001682:	4b56      	ldr	r3, [pc, #344]	; (80017dc <USART3_IRQHandler+0x160>)
 8001684:	689b      	ldr	r3, [r3, #8]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	09db      	lsrs	r3, r3, #7
 800168a:	f003 0301 	and.w	r3, r3, #1
 800168e:	2b01      	cmp	r3, #1
 8001690:	d122      	bne.n	80016d8 <USART3_IRQHandler+0x5c>
 8001692:	4b52      	ldr	r3, [pc, #328]	; (80017dc <USART3_IRQHandler+0x160>)
 8001694:	689b      	ldr	r3, [r3, #8]
 8001696:	68db      	ldr	r3, [r3, #12]
 8001698:	09db      	lsrs	r3, r3, #7
 800169a:	f003 0301 	and.w	r3, r3, #1
 800169e:	2b01      	cmp	r3, #1
 80016a0:	d11a      	bne.n	80016d8 <USART3_IRQHandler+0x5c>

		if((*arr_data[2])!=0){
 80016a2:	4b4f      	ldr	r3, [pc, #316]	; (80017e0 <USART3_IRQHandler+0x164>)
 80016a4:	689b      	ldr	r3, [r3, #8]
 80016a6:	781b      	ldrb	r3, [r3, #0]
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d00d      	beq.n	80016c8 <USART3_IRQHandler+0x4c>
			USART_SEND(arr[2],(uint16_t*)arr_data[2]);
 80016ac:	4b4b      	ldr	r3, [pc, #300]	; (80017dc <USART3_IRQHandler+0x160>)
 80016ae:	689a      	ldr	r2, [r3, #8]
 80016b0:	4b4b      	ldr	r3, [pc, #300]	; (80017e0 <USART3_IRQHandler+0x164>)
 80016b2:	689b      	ldr	r3, [r3, #8]
 80016b4:	4619      	mov	r1, r3
 80016b6:	4610      	mov	r0, r2
 80016b8:	f7ff fe4e 	bl	8001358 <USART_SEND>
			++arr_data[2];
 80016bc:	4b48      	ldr	r3, [pc, #288]	; (80017e0 <USART3_IRQHandler+0x164>)
 80016be:	689b      	ldr	r3, [r3, #8]
 80016c0:	3301      	adds	r3, #1
 80016c2:	4a47      	ldr	r2, [pc, #284]	; (80017e0 <USART3_IRQHandler+0x164>)
 80016c4:	6093      	str	r3, [r2, #8]
 80016c6:	e007      	b.n	80016d8 <USART3_IRQHandler+0x5c>
		else {
			//Bit 7 TXEIE: TXE interrupt enable
			//This bit is set and cleared by software.
			//0: Interrupt is inhibited
			//1: A USART interrupt is generated whenever TXE=1 in the USART_SR register
			arr[2]->USART_CR1 &=~Transmit_data_register_empty;
 80016c8:	4b44      	ldr	r3, [pc, #272]	; (80017dc <USART3_IRQHandler+0x160>)
 80016ca:	689b      	ldr	r3, [r3, #8]
 80016cc:	68da      	ldr	r2, [r3, #12]
 80016ce:	4b43      	ldr	r3, [pc, #268]	; (80017dc <USART3_IRQHandler+0x160>)
 80016d0:	689b      	ldr	r3, [r3, #8]
 80016d2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80016d6:	60da      	str	r2, [r3, #12]

	}

	//===========================================================================

	if(  (( (arr[2]->USART_SR>>5) & 1) ==1)&&(( (arr[2]->USART_CR1 >>5) &1)==1) ){
 80016d8:	4b40      	ldr	r3, [pc, #256]	; (80017dc <USART3_IRQHandler+0x160>)
 80016da:	689b      	ldr	r3, [r3, #8]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	095b      	lsrs	r3, r3, #5
 80016e0:	f003 0301 	and.w	r3, r3, #1
 80016e4:	2b01      	cmp	r3, #1
 80016e6:	d166      	bne.n	80017b6 <USART3_IRQHandler+0x13a>
 80016e8:	4b3c      	ldr	r3, [pc, #240]	; (80017dc <USART3_IRQHandler+0x160>)
 80016ea:	689b      	ldr	r3, [r3, #8]
 80016ec:	68db      	ldr	r3, [r3, #12]
 80016ee:	095b      	lsrs	r3, r3, #5
 80016f0:	f003 0301 	and.w	r3, r3, #1
 80016f4:	2b01      	cmp	r3, #1
 80016f6:	d15e      	bne.n	80017b6 <USART3_IRQHandler+0x13a>



		//	Bit 12 M: Word length
		//	This bit determines the word length. It is set or cleared by software.
		if(((arr[2]->USART_CR1>>12)&1) ==1){
 80016f8:	4b38      	ldr	r3, [pc, #224]	; (80017dc <USART3_IRQHandler+0x160>)
 80016fa:	689b      	ldr	r3, [r3, #8]
 80016fc:	68db      	ldr	r3, [r3, #12]
 80016fe:	0b1b      	lsrs	r3, r3, #12
 8001700:	f003 0301 	and.w	r3, r3, #1
 8001704:	2b01      	cmp	r3, #1
 8001706:	d117      	bne.n	8001738 <USART3_IRQHandler+0xbc>
			//	1: 1 Start bit, 9 Data bits, n Stop bit

			if(((arr[2]->USART_CR1>>10)&1) ==1){
 8001708:	4b34      	ldr	r3, [pc, #208]	; (80017dc <USART3_IRQHandler+0x160>)
 800170a:	689b      	ldr	r3, [r3, #8]
 800170c:	68db      	ldr	r3, [r3, #12]
 800170e:	0a9b      	lsrs	r3, r3, #10
 8001710:	f003 0301 	and.w	r3, r3, #1
 8001714:	2b01      	cmp	r3, #1
 8001716:	d108      	bne.n	800172a <USART3_IRQHandler+0xae>
				//Bit 10 PCE: Parity control enable
				// 1: Parity control enabled
				arr_data_RES[2] =(arr[2]->USART_DR & (uint16_t)0xff);
 8001718:	4b30      	ldr	r3, [pc, #192]	; (80017dc <USART3_IRQHandler+0x160>)
 800171a:	689b      	ldr	r3, [r3, #8]
 800171c:	685b      	ldr	r3, [r3, #4]
 800171e:	b29b      	uxth	r3, r3
 8001720:	b2db      	uxtb	r3, r3
 8001722:	b29a      	uxth	r2, r3
 8001724:	4b2f      	ldr	r3, [pc, #188]	; (80017e4 <USART3_IRQHandler+0x168>)
 8001726:	809a      	strh	r2, [r3, #4]
 8001728:	e020      	b.n	800176c <USART3_IRQHandler+0xf0>
			}
			else{
				//0: Parity control disabled
				arr_data_RES[2]=arr[2]->USART_DR;
 800172a:	4b2c      	ldr	r3, [pc, #176]	; (80017dc <USART3_IRQHandler+0x160>)
 800172c:	689b      	ldr	r3, [r3, #8]
 800172e:	685b      	ldr	r3, [r3, #4]
 8001730:	b29a      	uxth	r2, r3
 8001732:	4b2c      	ldr	r3, [pc, #176]	; (80017e4 <USART3_IRQHandler+0x168>)
 8001734:	809a      	strh	r2, [r3, #4]
 8001736:	e019      	b.n	800176c <USART3_IRQHandler+0xf0>
			}
		}
		else{
			//	0: 1 Start bit, 8 Data bits, n Stop bit

			if(((arr[2]->USART_CR1>>10)&1) ==1){
 8001738:	4b28      	ldr	r3, [pc, #160]	; (80017dc <USART3_IRQHandler+0x160>)
 800173a:	689b      	ldr	r3, [r3, #8]
 800173c:	68db      	ldr	r3, [r3, #12]
 800173e:	0a9b      	lsrs	r3, r3, #10
 8001740:	f003 0301 	and.w	r3, r3, #1
 8001744:	2b01      	cmp	r3, #1
 8001746:	d109      	bne.n	800175c <USART3_IRQHandler+0xe0>
				//Bit 10 PCE: Parity control enable
				// 1: Parity control enabled
				arr_data_RES[2] =(arr[2]->USART_DR & (uint16_t)0x7f);
 8001748:	4b24      	ldr	r3, [pc, #144]	; (80017dc <USART3_IRQHandler+0x160>)
 800174a:	689b      	ldr	r3, [r3, #8]
 800174c:	685b      	ldr	r3, [r3, #4]
 800174e:	b29b      	uxth	r3, r3
 8001750:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001754:	b29a      	uxth	r2, r3
 8001756:	4b23      	ldr	r3, [pc, #140]	; (80017e4 <USART3_IRQHandler+0x168>)
 8001758:	809a      	strh	r2, [r3, #4]
 800175a:	e007      	b.n	800176c <USART3_IRQHandler+0xf0>
			}
			else{
				//0: Parity control disabled
				arr_data_RES[2] =(arr[2]->USART_DR & (uint16_t)0xff);
 800175c:	4b1f      	ldr	r3, [pc, #124]	; (80017dc <USART3_IRQHandler+0x160>)
 800175e:	689b      	ldr	r3, [r3, #8]
 8001760:	685b      	ldr	r3, [r3, #4]
 8001762:	b29b      	uxth	r3, r3
 8001764:	b2db      	uxtb	r3, r3
 8001766:	b29a      	uxth	r2, r3
 8001768:	4b1e      	ldr	r3, [pc, #120]	; (80017e4 <USART3_IRQHandler+0x168>)
 800176a:	809a      	strh	r2, [r3, #4]
			}
		}
		//pinwrite(GPIOB, pin1,HIGH);

		GP_reseve_Callback[2]();
 800176c:	4b1e      	ldr	r3, [pc, #120]	; (80017e8 <USART3_IRQHandler+0x16c>)
 800176e:	689b      	ldr	r3, [r3, #8]
 8001770:	4798      	blx	r3
		for(long i=0;i<(20000);i++);
 8001772:	2300      	movs	r3, #0
 8001774:	607b      	str	r3, [r7, #4]
 8001776:	e002      	b.n	800177e <USART3_IRQHandler+0x102>
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	3301      	adds	r3, #1
 800177c:	607b      	str	r3, [r7, #4]
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8001784:	4293      	cmp	r3, r2
 8001786:	ddf7      	ble.n	8001778 <USART3_IRQHandler+0xfc>
		//pinwrite(GPIOB, pin1,LOW);
		arr[2]->USART_SR &=~(1<<5);//clear
 8001788:	4b14      	ldr	r3, [pc, #80]	; (80017dc <USART3_IRQHandler+0x160>)
 800178a:	689b      	ldr	r3, [r3, #8]
 800178c:	681a      	ldr	r2, [r3, #0]
 800178e:	4b13      	ldr	r3, [pc, #76]	; (80017dc <USART3_IRQHandler+0x160>)
 8001790:	689b      	ldr	r3, [r3, #8]
 8001792:	f022 0220 	bic.w	r2, r2, #32
 8001796:	601a      	str	r2, [r3, #0]
		//arr[2]->USART_CR1 &=~Received_data_ready_to_be_read;
		if(((arr[2]->USART_SR>>3)&1)|1){
 8001798:	4b10      	ldr	r3, [pc, #64]	; (80017dc <USART3_IRQHandler+0x160>)
 800179a:	689b      	ldr	r3, [r3, #8]
 800179c:	681b      	ldr	r3, [r3, #0]
			volatile uint16_t d =USART3->USART_DR;
 800179e:	4b13      	ldr	r3, [pc, #76]	; (80017ec <USART3_IRQHandler+0x170>)
 80017a0:	685b      	ldr	r3, [r3, #4]
 80017a2:	b29b      	uxth	r3, r3
 80017a4:	807b      	strh	r3, [r7, #2]
			arr[2]->USART_SR &=~(1<<5);
 80017a6:	4b0d      	ldr	r3, [pc, #52]	; (80017dc <USART3_IRQHandler+0x160>)
 80017a8:	689b      	ldr	r3, [r3, #8]
 80017aa:	681a      	ldr	r2, [r3, #0]
 80017ac:	4b0b      	ldr	r3, [pc, #44]	; (80017dc <USART3_IRQHandler+0x160>)
 80017ae:	689b      	ldr	r3, [r3, #8]
 80017b0:	f022 0220 	bic.w	r2, r2, #32
 80017b4:	601a      	str	r2, [r3, #0]
		}
	}
	if(((arr[2]->USART_SR>>3)&1)|1){
 80017b6:	4b09      	ldr	r3, [pc, #36]	; (80017dc <USART3_IRQHandler+0x160>)
 80017b8:	689b      	ldr	r3, [r3, #8]
 80017ba:	681b      	ldr	r3, [r3, #0]
		volatile uint16_t w =USART3->USART_DR;
 80017bc:	4b0b      	ldr	r3, [pc, #44]	; (80017ec <USART3_IRQHandler+0x170>)
 80017be:	685b      	ldr	r3, [r3, #4]
 80017c0:	b29b      	uxth	r3, r3
 80017c2:	803b      	strh	r3, [r7, #0]
		arr[2]->USART_SR &=~(1<<5);
 80017c4:	4b05      	ldr	r3, [pc, #20]	; (80017dc <USART3_IRQHandler+0x160>)
 80017c6:	689b      	ldr	r3, [r3, #8]
 80017c8:	681a      	ldr	r2, [r3, #0]
 80017ca:	4b04      	ldr	r3, [pc, #16]	; (80017dc <USART3_IRQHandler+0x160>)
 80017cc:	689b      	ldr	r3, [r3, #8]
 80017ce:	f022 0220 	bic.w	r2, r2, #32
 80017d2:	601a      	str	r2, [r3, #0]
	}
	//	_delay_ms(500);
	//	pinwrite(GPIOB, pin1,LOW);
}
 80017d4:	bf00      	nop
 80017d6:	3708      	adds	r7, #8
 80017d8:	46bd      	mov	sp, r7
 80017da:	bd80      	pop	{r7, pc}
 80017dc:	200000a0 	.word	0x200000a0
 80017e0:	200000b4 	.word	0x200000b4
 80017e4:	200000ac 	.word	0x200000ac
 80017e8:	200000c0 	.word	0x200000c0
 80017ec:	40004800 	.word	0x40004800

080017f0 <__libc_init_array>:
 80017f0:	b570      	push	{r4, r5, r6, lr}
 80017f2:	2500      	movs	r5, #0
 80017f4:	4e0c      	ldr	r6, [pc, #48]	; (8001828 <__libc_init_array+0x38>)
 80017f6:	4c0d      	ldr	r4, [pc, #52]	; (800182c <__libc_init_array+0x3c>)
 80017f8:	1ba4      	subs	r4, r4, r6
 80017fa:	10a4      	asrs	r4, r4, #2
 80017fc:	42a5      	cmp	r5, r4
 80017fe:	d109      	bne.n	8001814 <__libc_init_array+0x24>
 8001800:	f000 f81a 	bl	8001838 <_init>
 8001804:	2500      	movs	r5, #0
 8001806:	4e0a      	ldr	r6, [pc, #40]	; (8001830 <__libc_init_array+0x40>)
 8001808:	4c0a      	ldr	r4, [pc, #40]	; (8001834 <__libc_init_array+0x44>)
 800180a:	1ba4      	subs	r4, r4, r6
 800180c:	10a4      	asrs	r4, r4, #2
 800180e:	42a5      	cmp	r5, r4
 8001810:	d105      	bne.n	800181e <__libc_init_array+0x2e>
 8001812:	bd70      	pop	{r4, r5, r6, pc}
 8001814:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001818:	4798      	blx	r3
 800181a:	3501      	adds	r5, #1
 800181c:	e7ee      	b.n	80017fc <__libc_init_array+0xc>
 800181e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001822:	4798      	blx	r3
 8001824:	3501      	adds	r5, #1
 8001826:	e7f2      	b.n	800180e <__libc_init_array+0x1e>
 8001828:	08001850 	.word	0x08001850
 800182c:	08001850 	.word	0x08001850
 8001830:	08001850 	.word	0x08001850
 8001834:	08001854 	.word	0x08001854

08001838 <_init>:
 8001838:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800183a:	bf00      	nop
 800183c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800183e:	bc08      	pop	{r3}
 8001840:	469e      	mov	lr, r3
 8001842:	4770      	bx	lr

08001844 <_fini>:
 8001844:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001846:	bf00      	nop
 8001848:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800184a:	bc08      	pop	{r3}
 800184c:	469e      	mov	lr, r3
 800184e:	4770      	bx	lr
