// Circuito Divisor de FrequÃªncia
module fdiv (
    input  logic clkin,
    input  logic [9:0] div,
    input  logic reset,
    output logic clkout
);

    integer cont;

    initial begin
        clkout = 1'b0;
        cont = 0;
    end

    always @(posedge clkin) begin
        if(reset) begin
            cont <= 0;
        end else if (cont == {div,16'h10000000000}) begin
        // end else if (cont == {div,16'h0}) begin
            cont <= 0;
            clkout <= ~clkout;
        end else begin
            cont <= cont + 1;
        end
    end
    
endmodule
