{
  "module_name": "smuio_13_0_3_offset.h",
  "hash_id": "f62933213ddc50269310ff786db68e766c139a47c75a5247235be1a7aab3582d",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/smuio/smuio_13_0_3_offset.h",
  "human_readable_source": " \n#ifndef _smuio_13_0_3_OFFSET_HEADER\n#define _smuio_13_0_3_OFFSET_HEADER\n\n\n\n\n\n#define regSMUIO_MP_RESET_INTR                                                                          0x00c1\n#define regSMUIO_MP_RESET_INTR_BASE_IDX                                                                 1\n#define regSMUIO_SOC_HALT                                                                               0x00c2\n#define regSMUIO_SOC_HALT_BASE_IDX                                                                      1\n\n\n\n\n#define regPWROK_REFCLK_GAP_CYCLES                                                                      0x0028\n#define regPWROK_REFCLK_GAP_CYCLES_BASE_IDX                                                             2\n#define regGOLDEN_TSC_INCREMENT_UPPER                                                                   0x002b\n#define regGOLDEN_TSC_INCREMENT_UPPER_BASE_IDX                                                          2\n#define regGOLDEN_TSC_INCREMENT_LOWER                                                                   0x002c\n#define regGOLDEN_TSC_INCREMENT_LOWER_BASE_IDX                                                          2\n#define regGOLDEN_TSC_COUNT_UPPER                                                                       0x002d\n#define regGOLDEN_TSC_COUNT_UPPER_BASE_IDX                                                              2\n#define regGOLDEN_TSC_COUNT_LOWER                                                                       0x002e\n#define regGOLDEN_TSC_COUNT_LOWER_BASE_IDX                                                              2\n#define regSOC_GOLDEN_TSC_SHADOW_UPPER                                                                  0x002f\n#define regSOC_GOLDEN_TSC_SHADOW_UPPER_BASE_IDX                                                         2\n#define regSOC_GOLDEN_TSC_SHADOW_LOWER                                                                  0x0030\n#define regSOC_GOLDEN_TSC_SHADOW_LOWER_BASE_IDX                                                         2\n#define regSOC_GAP_PWROK                                                                                0x0031\n#define regSOC_GAP_PWROK_BASE_IDX                                                                       2\n\n\n\n\n#define regPWR_VIRT_RESET_REQ                                                                           0x011c\n#define regPWR_VIRT_RESET_REQ_BASE_IDX                                                                  2\n#define regPWR_DISP_TIMER_CONTROL                                                                       0x011d\n#define regPWR_DISP_TIMER_CONTROL_BASE_IDX                                                              2\n#define regPWR_DISP_TIMER_DEBUG                                                                         0x011e\n#define regPWR_DISP_TIMER_DEBUG_BASE_IDX                                                                2\n#define regPWR_DISP_TIMER2_CONTROL                                                                      0x011f\n#define regPWR_DISP_TIMER2_CONTROL_BASE_IDX                                                             2\n#define regPWR_DISP_TIMER2_DEBUG                                                                        0x0120\n#define regPWR_DISP_TIMER2_DEBUG_BASE_IDX                                                               2\n#define regPWR_DISP_TIMER_GLOBAL_CONTROL                                                                0x0121\n#define regPWR_DISP_TIMER_GLOBAL_CONTROL_BASE_IDX                                                       2\n#define regPWR_IH_CONTROL                                                                               0x0122\n#define regPWR_IH_CONTROL_BASE_IDX                                                                      2\n\n\n\n\n#define regSMUIO_MCM_CONFIG                                                                             0x0023\n#define regSMUIO_MCM_CONFIG_BASE_IDX                                                                    1\n#define regIP_DISCOVERY_VERSION                                                                         0x0000\n#define regIP_DISCOVERY_VERSION_BASE_IDX                                                                2\n#define regSCRATCH_REGISTER0                                                                            0x01bd\n#define regSCRATCH_REGISTER0_BASE_IDX                                                                   2\n#define regSCRATCH_REGISTER1                                                                            0x01be\n#define regSCRATCH_REGISTER1_BASE_IDX                                                                   2\n#define regSCRATCH_REGISTER2                                                                            0x01bf\n#define regSCRATCH_REGISTER2_BASE_IDX                                                                   2\n#define regSCRATCH_REGISTER3                                                                            0x01c0\n#define regSCRATCH_REGISTER3_BASE_IDX                                                                   2\n#define regSCRATCH_REGISTER4                                                                            0x01c1\n#define regSCRATCH_REGISTER4_BASE_IDX                                                                   2\n#define regSCRATCH_REGISTER5                                                                            0x01c2\n#define regSCRATCH_REGISTER5_BASE_IDX                                                                   2\n#define regSCRATCH_REGISTER6                                                                            0x01c3\n#define regSCRATCH_REGISTER6_BASE_IDX                                                                   2\n#define regSCRATCH_REGISTER7                                                                            0x01c4\n#define regSCRATCH_REGISTER7_BASE_IDX                                                                   2\n\n\n\n\n#define regSMU_GPIOPAD_SW_INT_STAT                                                                      0x0140\n#define regSMU_GPIOPAD_SW_INT_STAT_BASE_IDX                                                             1\n#define regSMU_GPIOPAD_MASK                                                                             0x0141\n#define regSMU_GPIOPAD_MASK_BASE_IDX                                                                    1\n#define regSMU_GPIOPAD_A                                                                                0x0142\n#define regSMU_GPIOPAD_A_BASE_IDX                                                                       1\n#define regSMU_GPIOPAD_TXIMPSEL                                                                         0x0143\n#define regSMU_GPIOPAD_TXIMPSEL_BASE_IDX                                                                1\n#define regSMU_GPIOPAD_EN                                                                               0x0144\n#define regSMU_GPIOPAD_EN_BASE_IDX                                                                      1\n#define regSMU_GPIOPAD_Y                                                                                0x0145\n#define regSMU_GPIOPAD_Y_BASE_IDX                                                                       1\n#define regSMU_GPIOPAD_RXEN                                                                             0x0146\n#define regSMU_GPIOPAD_RXEN_BASE_IDX                                                                    1\n#define regSMU_GPIOPAD_RCVR_SEL0                                                                        0x0147\n#define regSMU_GPIOPAD_RCVR_SEL0_BASE_IDX                                                               1\n#define regSMU_GPIOPAD_RCVR_SEL1                                                                        0x0148\n#define regSMU_GPIOPAD_RCVR_SEL1_BASE_IDX                                                               1\n#define regSMU_GPIOPAD_PU_EN                                                                            0x0149\n#define regSMU_GPIOPAD_PU_EN_BASE_IDX                                                                   1\n#define regSMU_GPIOPAD_PD_EN                                                                            0x014a\n#define regSMU_GPIOPAD_PD_EN_BASE_IDX                                                                   1\n#define regSMU_GPIOPAD_PINSTRAPS                                                                        0x014b\n#define regSMU_GPIOPAD_PINSTRAPS_BASE_IDX                                                               1\n#define regDFT_PINSTRAPS                                                                                0x014c\n#define regDFT_PINSTRAPS_BASE_IDX                                                                       1\n#define regSMU_GPIOPAD_INT_STAT_EN                                                                      0x014d\n#define regSMU_GPIOPAD_INT_STAT_EN_BASE_IDX                                                             1\n#define regSMU_GPIOPAD_INT_STAT                                                                         0x014e\n#define regSMU_GPIOPAD_INT_STAT_BASE_IDX                                                                1\n#define regSMU_GPIOPAD_INT_STAT_AK                                                                      0x014f\n#define regSMU_GPIOPAD_INT_STAT_AK_BASE_IDX                                                             1\n#define regSMU_GPIOPAD_INT_EN                                                                           0x0150\n#define regSMU_GPIOPAD_INT_EN_BASE_IDX                                                                  1\n#define regSMU_GPIOPAD_INT_TYPE                                                                         0x0151\n#define regSMU_GPIOPAD_INT_TYPE_BASE_IDX                                                                1\n#define regSMU_GPIOPAD_INT_POLARITY                                                                     0x0152\n#define regSMU_GPIOPAD_INT_POLARITY_BASE_IDX                                                            1\n#define regSMUIO_PCC_GPIO_SELECT                                                                        0x0155\n#define regSMUIO_PCC_GPIO_SELECT_BASE_IDX                                                               1\n#define regSMU_GPIOPAD_S0                                                                               0x0156\n#define regSMU_GPIOPAD_S0_BASE_IDX                                                                      1\n#define regSMU_GPIOPAD_S1                                                                               0x0157\n#define regSMU_GPIOPAD_S1_BASE_IDX                                                                      1\n#define regSMU_GPIOPAD_SCHMEN                                                                           0x0158\n#define regSMU_GPIOPAD_SCHMEN_BASE_IDX                                                                  1\n#define regSMU_GPIOPAD_SCL_EN                                                                           0x0159\n#define regSMU_GPIOPAD_SCL_EN_BASE_IDX                                                                  1\n#define regSMU_GPIOPAD_SDA_EN                                                                           0x015a\n#define regSMU_GPIOPAD_SDA_EN_BASE_IDX                                                                  1\n#define regSMUIO_GPIO_INT0_SELECT                                                                       0x015b\n#define regSMUIO_GPIO_INT0_SELECT_BASE_IDX                                                              1\n#define regSMUIO_GPIO_INT1_SELECT                                                                       0x015c\n#define regSMUIO_GPIO_INT1_SELECT_BASE_IDX                                                              1\n#define regSMUIO_GPIO_INT2_SELECT                                                                       0x015d\n#define regSMUIO_GPIO_INT2_SELECT_BASE_IDX                                                              1\n#define regSMUIO_GPIO_INT3_SELECT                                                                       0x015e\n#define regSMUIO_GPIO_INT3_SELECT_BASE_IDX                                                              1\n#define regSMU_GPIOPAD_MP_INT0_STAT                                                                     0x015f\n#define regSMU_GPIOPAD_MP_INT0_STAT_BASE_IDX                                                            1\n#define regSMU_GPIOPAD_MP_INT1_STAT                                                                     0x0160\n#define regSMU_GPIOPAD_MP_INT1_STAT_BASE_IDX                                                            1\n#define regSMU_GPIOPAD_MP_INT2_STAT                                                                     0x0161\n#define regSMU_GPIOPAD_MP_INT2_STAT_BASE_IDX                                                            1\n#define regSMU_GPIOPAD_MP_INT3_STAT                                                                     0x0162\n#define regSMU_GPIOPAD_MP_INT3_STAT_BASE_IDX                                                            1\n#define regSMIO_INDEX                                                                                   0x0163\n#define regSMIO_INDEX_BASE_IDX                                                                          1\n#define regS0_VID_SMIO_CNTL                                                                             0x0164\n#define regS0_VID_SMIO_CNTL_BASE_IDX                                                                    1\n#define regS1_VID_SMIO_CNTL                                                                             0x0165\n#define regS1_VID_SMIO_CNTL_BASE_IDX                                                                    1\n#define regOPEN_DRAIN_SELECT                                                                            0x0166\n#define regOPEN_DRAIN_SELECT_BASE_IDX                                                                   1\n#define regSMIO_ENABLE                                                                                  0x0167\n#define regSMIO_ENABLE_BASE_IDX                                                                         1\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}