# ğŸš¦ 1Ã—4 Router Design Challenge

## ğŸ“Œ Problem
Design a **1Ã—4 Router** in Verilog:
- Routes input data (`din`) to one of four outputs (`dout0..dout3`)
- Based on 2-bit `addr`
- Uses **valid/ready handshake** for safe transfer
- Supports backpressure when output is not ready

## ğŸ›  Features
- Parameterizable `DATA_WIDTH`
- Graceful stall handling
- Extensible to 1Ã—N routers

## ğŸ“‚ Files
- `router.v` â†’ RTL code
- `router_tb.v` â†’ Testbench
- `NOTES.md` â†’ Design insights
- `run_router.sh` â†’ Helper script

## â–¶ï¸ Run Simulation
```bash
# With Icarus Verilog
iverilog -o router_tb router.v router_tb.v
vvp router_tb
