Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: pong_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "pong_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "pong_top"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : pong_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/list_ch13_01_font_rom.vhd" in Library work.
Architecture arch of Entity font_rom is up to date.
Compiling vhdl file "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/debounce_internet.vhd" in Library work.
Architecture logic of Entity debounce_internet is up to date.
Compiling vhdl file "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/ClockManager.vhd" in Library work.
Architecture behavioral of Entity clockmanager is up to date.
Compiling vhdl file "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/timer_2.vhd" in Library work.
Architecture arch of Entity timer_2 is up to date.
Compiling vhdl file "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/ps2_keyboard.vhd" in Library work.
Architecture logic of Entity ps2_keyboard is up to date.
Compiling vhdl file "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/list_ch12_01_vga_sync.vhd" in Library work.
Architecture arch of Entity vga_sync is up to date.
Compiling vhdl file "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/list_ch13_06_pong_text.vhd" in Library work.
Architecture arch of Entity pong_text is up to date.
Compiling vhdl file "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/list_ch13_07_pong_graph.vhd" in Library work.
Entity <pong_graph> compiled.
Entity <pong_graph> (Architecture <arch>) compiled.
Compiling vhdl file "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/list_ch13_09_pong_timer.vhd" in Library work.
Architecture arch of Entity timer is up to date.
Compiling vhdl file "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/list_ch13_08_pong_counter.vhd" in Library work.
Architecture arch of Entity m100_counter is up to date.
Compiling vhdl file "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/list_ch13_10_pong_top.vhd" in Library work.
Architecture arch of Entity pong_top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <pong_top> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <clockmanager> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <timer_2> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <ps2_keyboard> in library <work> (architecture <logic>) with generics.
	clk_freq = 50000000
	debounce_counter_size = 8

Analyzing hierarchy for entity <vga_sync> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <pong_text> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <pong_graph> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <timer> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <m100_counter> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <debounce_internet> in library <work> (architecture <logic>) with generics.
	counter_size = 8

Analyzing hierarchy for entity <font_rom> in library <work> (architecture <arch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <pong_top> in library <work> (Architecture <arch>).
WARNING:Xst:753 - "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/list_ch13_10_pong_top.vhd" line 41: Unconnected output port 'LOCKED_OUT' of component 'clockmanager'.
WARNING:Xst:753 - "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/list_ch13_10_pong_top.vhd" line 58: Unconnected output port 'ps2_code_new' of component 'ps2_keyboard'.
Entity <pong_top> analyzed. Unit <pong_top> generated.

Analyzing Entity <clockmanager> in library <work> (Architecture <BEHAVIORAL>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <clockmanager>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <clockmanager>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <clockmanager>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <clockmanager>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "CLKIN_PERIOD =  40.0000000000000000" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <clockmanager>.
Entity <clockmanager> analyzed. Unit <clockmanager> generated.

Analyzing Entity <timer_2> in library <work> (Architecture <arch>).
Entity <timer_2> analyzed. Unit <timer_2> generated.

Analyzing generic Entity <ps2_keyboard> in library <work> (Architecture <logic>).
	clk_freq = 50000000
	debounce_counter_size = 8
Entity <ps2_keyboard> analyzed. Unit <ps2_keyboard> generated.

Analyzing generic Entity <debounce_internet> in library <work> (Architecture <logic>).
	counter_size = 8
Entity <debounce_internet> analyzed. Unit <debounce_internet> generated.

Analyzing Entity <vga_sync> in library <work> (Architecture <arch>).
Entity <vga_sync> analyzed. Unit <vga_sync> generated.

Analyzing Entity <pong_text> in library <work> (Architecture <arch>).
Entity <pong_text> analyzed. Unit <pong_text> generated.

Analyzing Entity <font_rom> in library <work> (Architecture <arch>).
Entity <font_rom> analyzed. Unit <font_rom> generated.

Analyzing Entity <pong_graph> in library <work> (Architecture <arch>).
WARNING:Xst:819 - "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/list_ch13_07_pong_graph.vhd" line 240: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <keyboard_code>, <proj1_hit>, <heart_x_reg>
WARNING:Xst:819 - "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/list_ch13_07_pong_graph.vhd" line 301: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <keyboard_code>
WARNING:Xst:819 - "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/list_ch13_07_pong_graph.vhd" line 416: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rd_heart_on>
INFO:Xst:2679 - Register <PROJ1_V> in unit <pong_graph> has a constant value of 00000000000000000000000000000011 during circuit operation. The register is replaced by logic.
Entity <pong_graph> analyzed. Unit <pong_graph> generated.

Analyzing Entity <timer> in library <work> (Architecture <arch>).
Entity <timer> analyzed. Unit <timer> generated.

Analyzing Entity <m100_counter> in library <work> (Architecture <arch>).
Entity <m100_counter> analyzed. Unit <m100_counter> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <timer_2>.
    Related source file is "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/timer_2.vhd".
    Found 5-bit down counter for signal <timer_reg>.
    Summary:
	inferred   1 Counter(s).
Unit <timer_2> synthesized.


Synthesizing Unit <vga_sync>.
    Related source file is "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/list_ch12_01_vga_sync.vhd".
    Found 10-bit up counter for signal <h_count_reg>.
    Found 10-bit comparator greatequal for signal <h_sync_next$cmp_ge0000> created at line 90.
    Found 10-bit comparator lessequal for signal <h_sync_next$cmp_le0000> created at line 90.
    Found 1-bit register for signal <h_sync_reg>.
    Found 1-bit register for signal <mod2_reg>.
    Found 10-bit up counter for signal <v_count_reg>.
    Found 10-bit comparator greatequal for signal <v_sync_next$cmp_ge0000> created at line 94.
    Found 10-bit comparator lessequal for signal <v_sync_next$cmp_le0000> created at line 94.
    Found 1-bit register for signal <v_sync_reg>.
    Found 10-bit comparator less for signal <video_on$cmp_lt0000> created at line 99.
    Found 10-bit comparator less for signal <video_on$cmp_lt0001> created at line 99.
    Summary:
	inferred   2 Counter(s).
	inferred   3 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <vga_sync> synthesized.


Synthesizing Unit <pong_graph>.
    Related source file is "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/list_ch13_07_pong_graph.vhd".
WARNING:Xst:647 - Input <attack_1_on> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <btn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fight_on> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <timer_up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <wall_rgb> is used but never assigned. This sourceless signal will be automatically connected to value 000.
WARNING:Xst:653 - Signal <wall_on> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <sq_ship_on> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ship_rgb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rom_ship_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rom_ship_col> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rom_ship_bit> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rom_ship_addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <rd_ship_on> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <random1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <proj1_x_initial> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <new_proj1_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <bar_y_t> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000.
WARNING:Xst:646 - Signal <bar_y_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <bar_y_next> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000.
WARNING:Xst:653 - Signal <bar_y_b> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000.
WARNING:Xst:1780 - Signal <bar_rgb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bar_on> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <SHIP_y_t> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SHIP_y_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <SHIP_y_next> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <SHIP_y_b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SHIP_x_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <SHIP_x_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <SHIP_x_next> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <SHIP_x_l> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SHIP_vy_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <SHIP_vy_next> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SHIP_vx_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <SHIP_vx_next> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PROJ1_V> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 1-bit latch for signal <proj1_hit>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 10-bit latch for signal <proj1_x_l>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8x8-bit ROM for signal <rom_data>.
    Found 8x8-bit ROM for signal <rom_data_heart>.
    Found 10-bit register for signal <ball_vx_reg>.
    Found 10-bit comparator greater for signal <ball_vx_reg$cmp_gt0000> created at line 402.
    Found 10-bit register for signal <ball_vy_reg>.
    Found 10-bit adder for signal <ball_x_next$addsub0000> created at line 378.
    Found 10-bit subtractor for signal <ball_x_r>.
    Found 10-bit adder for signal <ball_x_r$addsub0000> created at line 362.
    Found 10-bit register for signal <ball_x_reg>.
    Found 10-bit subtractor for signal <ball_y_b>.
    Found 10-bit adder for signal <ball_y_b$addsub0000> created at line 363.
    Found 10-bit adder for signal <ball_y_next$addsub0000> created at line 382.
    Found 10-bit register for signal <ball_y_reg>.
    Found 10-bit subtractor for signal <heart_x_r>.
    Found 10-bit adder for signal <heart_x_r$addsub0000> created at line 285.
    Found 10-bit register for signal <heart_x_reg>.
    Found 10-bit addsub for signal <heart_x_reg$addsub0000>.
    Found 10-bit comparator greatequal for signal <heart_x_reg$cmp_ge0000> created at line 314.
    Found 10-bit comparator greater for signal <heart_x_reg$cmp_gt0000> created at line 310.
    Found 10-bit comparator greater for signal <heart_x_reg$cmp_gt0001> created at line 312.
    Found 10-bit comparator lessequal for signal <heart_x_reg$cmp_le0000> created at line 312.
    Found 10-bit comparator less for signal <heart_x_reg$cmp_lt0000> created at line 309.
    Found 10-bit subtractor for signal <heart_y_b>.
    Found 10-bit adder for signal <heart_y_b$addsub0000> created at line 286.
    Found 10-bit register for signal <heart_y_reg>.
    Found 10-bit addsub for signal <heart_y_reg$addsub0000>.
    Found 10-bit comparator greatequal for signal <heart_y_reg$cmp_ge0000> created at line 309.
    Found 10-bit comparator lessequal for signal <heart_y_reg$cmp_le0000> created at line 310.
    Found 8-bit comparator not equal for signal <keycode_next$cmp_ne0000> created at line 217.
    Found 8-bit register for signal <keycode_reg>.
    Found 10-bit comparator greater for signal <miss$cmp_gt0000> created at line 400.
    Found 10-bit comparator greater for signal <miss$cmp_gt0001> created at line 409.
    Found 10-bit comparator lessequal for signal <miss$cmp_le0000> created at line 402.
    Found 10-bit comparator greatequal for signal <miss$cmp_le0001> created at line 404.
    Found 10-bit comparator lessequal for signal <miss$cmp_le0002> created at line 404.
    Found 10-bit comparator lessequal for signal <miss$cmp_le0004> created at line 404.
    Found 10-bit comparator less for signal <miss$cmp_lt0000> created at line 398.
    Found 10-bit comparator greater for signal <proj1_hit$cmp_gt0000> created at line 265.
    Found 10-bit comparator lessequal for signal <proj1_on$cmp_le0000> created at line 234.
    Found 10-bit comparator lessequal for signal <proj1_on$cmp_le0001> created at line 234.
    Found 10-bit comparator lessequal for signal <proj1_on$cmp_le0002> created at line 234.
    Found 10-bit comparator lessequal for signal <proj1_on$cmp_le0003> created at line 234.
    Found 10-bit adder for signal <proj1_x_r>.
    Found 10-bit subtractor for signal <proj1_y_b>.
    Found 10-bit adder for signal <proj1_y_b$addsub0000> created at line 230.
    Found 10-bit register for signal <proj1_y_reg>.
    Found 10-bit subtractor for signal <proj1_y_reg$addsub0000> created at line 256.
    Found 10-bit comparator lessequal for signal <proj1_y_reg$cmp_le0000> created at line 265.
    Found 10-bit subtractor for signal <proj1_y_reg$mux0000>.
    Found 1-bit xor4 for signal <rand_next$xor0000> created at line 279.
    Found 10-bit register for signal <rand_reg>.
    Found 3-bit subtractor for signal <rom_addr>.
    Found 3-bit subtractor for signal <rom_addr_heart>.
    Found 1-bit 8-to-1 multiplexer for signal <rom_bit>.
    Found 1-bit 8-to-1 multiplexer for signal <rom_bit_heart>.
    Found 3-bit subtractor for signal <rom_col>.
    Found 3-bit subtractor for signal <rom_col_heart>.
    Found 10-bit comparator lessequal for signal <sq_ball_on$cmp_le0000> created at line 364.
    Found 10-bit comparator lessequal for signal <sq_ball_on$cmp_le0001> created at line 364.
    Found 10-bit comparator lessequal for signal <sq_ball_on$cmp_le0002> created at line 364.
    Found 10-bit comparator lessequal for signal <sq_ball_on$cmp_le0003> created at line 364.
    Found 10-bit comparator lessequal for signal <sq_heart_on$cmp_le0000> created at line 287.
    Found 10-bit comparator lessequal for signal <sq_heart_on$cmp_le0001> created at line 287.
    Found 10-bit comparator lessequal for signal <sq_heart_on$cmp_le0002> created at line 287.
    Found 10-bit comparator lessequal for signal <sq_heart_on$cmp_le0003> created at line 287.
    Summary:
	inferred   2 ROM(s).
	inferred  58 D-type flip-flop(s).
	inferred  21 Adder/Subtractor(s).
	inferred  30 Comparator(s).
	inferred   2 Multiplexer(s).
	inferred   1 Xor(s).
Unit <pong_graph> synthesized.


Synthesizing Unit <timer>.
    Related source file is "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/list_ch13_09_pong_timer.vhd".
    Found 7-bit down counter for signal <timer_reg>.
    Summary:
	inferred   1 Counter(s).
Unit <timer> synthesized.


Synthesizing Unit <m100_counter>.
    Related source file is "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/list_ch13_08_pong_counter.vhd".
    Found 4-bit register for signal <dig0_reg>.
    Found 4-bit adder for signal <dig0_reg$addsub0000> created at line 45.
    Found 4-bit register for signal <dig1_reg>.
    Found 4-bit adder for signal <dig1_reg$addsub0000> created at line 42.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <m100_counter> synthesized.


Synthesizing Unit <debounce_internet>.
    Related source file is "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/debounce_internet.vhd".
    Found 1-bit register for signal <result>.
    Found 9-bit up counter for signal <counter_out>.
    Found 1-bit xor2 for signal <counter_set>.
    Found 2-bit register for signal <flipflops>.
    Summary:
	inferred   1 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <debounce_internet> synthesized.


Synthesizing Unit <font_rom>.
    Related source file is "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/list_ch13_01_font_rom.vhd".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2048x8-bit ROM for signal <data$rom0000> created at line 2215.
    Found 11-bit register for signal <addr_reg>.
    Summary:
	inferred   1 ROM(s).
	inferred  11 D-type flip-flop(s).
Unit <font_rom> synthesized.


Synthesizing Unit <clockmanager>.
    Related source file is "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/ClockManager.vhd".
Unit <clockmanager> synthesized.


Synthesizing Unit <ps2_keyboard>.
    Related source file is "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/ps2_keyboard.vhd".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ps2_code_new>.
    Found 23-bit up counter for signal <count_idle>.
    Found 23-bit comparator less for signal <count_idle$cmp_lt0000> created at line 108.
    Found 1-bit xor9 for signal <error$xor0000> created at line 95.
    Found 8-bit register for signal <ps2_code_next>.
    Found 8-bit register for signal <ps2_code_reg>.
    Found 11-bit register for signal <ps2_word>.
    Found 2-bit register for signal <sync_ffs>.
    Summary:
	inferred   1 Counter(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Xor(s).
Unit <ps2_keyboard> synthesized.


Synthesizing Unit <pong_text>.
    Related source file is "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/list_ch13_06_pong_text.vhd".
    Found 64x7-bit ROM for signal <char_addr_r$rom0000> created at line 156.
    Found 16x7-bit ROM for signal <char_addr_o>.
    Found 7-bit 16-to-1 multiplexer for signal <char_addr_s>.
    Found 1-bit 8-to-1 multiplexer for signal <font_bit>.
    Found 5-bit comparator greatequal for signal <over_on$cmp_le0000> created at line 162.
    Found 5-bit comparator lessequal for signal <over_on$cmp_le0001> created at line 162.
    Found 6-bit comparator less for signal <score_on$cmp_lt0000> created at line 117.
    Summary:
	inferred   2 ROM(s).
	inferred   3 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <pong_text> synthesized.


Synthesizing Unit <pong_top>.
    Related source file is "/home/ise/projects/Jogo_EletProg_VG/Jogo_EletProg/list_ch13_10_pong_top.vhd".
WARNING:Xst:653 - Signal <timer_start_2> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <miss> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <debounce_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1799 - State newball is never reached in FSM <state_reg>.
INFO:Xst:1799 - State over is never reached in FSM <state_reg>.
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 3                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | newgame                                        |
    | Power Up State     | newgame                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit down counter for signal <ball_reg>.
    Found 3-bit register for signal <rgb_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <pong_top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 5
 16x7-bit ROM                                          : 1
 2048x8-bit ROM                                        : 1
 64x7-bit ROM                                          : 1
 8x8-bit ROM                                           : 2
# Adders/Subtractors                                   : 23
 10-bit adder                                          : 8
 10-bit addsub                                         : 2
 10-bit subtractor                                     : 7
 3-bit subtractor                                      : 4
 4-bit adder                                           : 2
# Counters                                             : 8
 10-bit up counter                                     : 2
 2-bit down counter                                    : 1
 23-bit up counter                                     : 1
 5-bit down counter                                    : 1
 7-bit down counter                                    : 1
 9-bit up counter                                      : 2
# Registers                                            : 27
 1-bit register                                        : 12
 10-bit register                                       : 8
 11-bit register                                       : 2
 3-bit register                                        : 1
 4-bit register                                        : 2
 8-bit register                                        : 2
# Latches                                              : 2
 1-bit latch                                           : 1
 10-bit latch                                          : 1
# Comparators                                          : 39
 10-bit comparator greatequal                          : 5
 10-bit comparator greater                             : 6
 10-bit comparator less                                : 4
 10-bit comparator lessequal                           : 20
 23-bit comparator less                                : 1
 5-bit comparator greatequal                           : 1
 5-bit comparator lessequal                            : 1
 6-bit comparator less                                 : 1
# Multiplexers                                         : 4
 1-bit 8-to-1 multiplexer                              : 3
 7-bit 16-to-1 multiplexer                             : 1
# Xors                                                 : 4
 1-bit xor2                                            : 2
 1-bit xor4                                            : 1
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state_reg/FSM> on signal <state_reg[1:1]> with sequential encoding.
---------------------
 State   | Encoding
---------------------
 newgame | 0
 play    | 1
 newball | unreached
 over    | unreached
---------------------
WARNING:Xst:1290 - Hierarchical block <timer_unit_2> is unconnected in block <pong_top>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <timer_unit> is unconnected in block <pong_top>.
   It will be removed from the design.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <ball_vy_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <ball_vx_reg>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <font_rom>.
INFO:Xst:3044 - The ROM <Mrom_data_rom0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <addr_reg>.
INFO:Xst:3225 - The RAM <Mrom_data_rom0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <font_rom> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# RAMs                                                 : 1
 2048x8-bit single-port block RAM                      : 1
# ROMs                                                 : 4
 16x7-bit ROM                                          : 1
 64x7-bit ROM                                          : 1
 8x8-bit ROM                                           : 2
# Adders/Subtractors                                   : 23
 10-bit adder                                          : 8
 10-bit addsub                                         : 2
 10-bit subtractor                                     : 7
 3-bit subtractor                                      : 4
 4-bit adder                                           : 2
# Counters                                             : 8
 10-bit up counter                                     : 2
 2-bit down counter                                    : 1
 23-bit up counter                                     : 1
 5-bit down counter                                    : 1
 7-bit down counter                                    : 1
 9-bit up counter                                      : 2
# Registers                                            : 130
 Flip-Flops                                            : 130
# Latches                                              : 2
 1-bit latch                                           : 1
 10-bit latch                                          : 1
# Comparators                                          : 39
 10-bit comparator greatequal                          : 5
 10-bit comparator greater                             : 6
 10-bit comparator less                                : 4
 10-bit comparator lessequal                           : 20
 23-bit comparator less                                : 1
 5-bit comparator greatequal                           : 1
 5-bit comparator lessequal                            : 1
 6-bit comparator less                                 : 1
# Multiplexers                                         : 4
 1-bit 8-to-1 multiplexer                              : 3
 7-bit 16-to-1 multiplexer                             : 1
# Xors                                                 : 4
 1-bit xor2                                            : 2
 1-bit xor4                                            : 1
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <3> in Unit <LPM_DFF_20> is equivalent to the following 6 FFs/Latches, which will be removed : <4> <7> <5> <6> <8> <9> 
INFO:Xst:2261 - The FF/Latch <3> in Unit <LPM_DFF_3> is equivalent to the following 6 FFs/Latches, which will be removed : <4> <7> <5> <6> <8> <9> 
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <LPM_DFF_20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <LPM_DFF_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <rand_reg_9> of sequential type is unconnected in block <pong_graph>.
WARNING:Xst:2677 - Node <rand_reg_8> of sequential type is unconnected in block <pong_graph>.
WARNING:Xst:2677 - Node <rand_reg_6> of sequential type is unconnected in block <pong_graph>.
WARNING:Xst:2677 - Node <rand_reg_5> of sequential type is unconnected in block <pong_graph>.
WARNING:Xst:2677 - Node <rand_reg_7> of sequential type is unconnected in block <pong_graph>.
WARNING:Xst:2677 - Node <rand_reg_4> of sequential type is unconnected in block <pong_graph>.
WARNING:Xst:2677 - Node <rand_reg_3> of sequential type is unconnected in block <pong_graph>.
WARNING:Xst:2677 - Node <rand_reg_1> of sequential type is unconnected in block <pong_graph>.
WARNING:Xst:2677 - Node <rand_reg_0> of sequential type is unconnected in block <pong_graph>.
WARNING:Xst:2677 - Node <rand_reg_2> of sequential type is unconnected in block <pong_graph>.

Optimizing unit <pong_top> ...

Optimizing unit <vga_sync> ...

Optimizing unit <m100_counter> ...

Optimizing unit <pong_graph> ...

Optimizing unit <ps2_keyboard> ...

Optimizing unit <pong_text> ...
WARNING:Xst:2677 - Node <timer_unit_2/timer_reg_0> of sequential type is unconnected in block <pong_top>.
WARNING:Xst:2677 - Node <timer_unit_2/timer_reg_1> of sequential type is unconnected in block <pong_top>.
WARNING:Xst:2677 - Node <timer_unit_2/timer_reg_2> of sequential type is unconnected in block <pong_top>.
WARNING:Xst:2677 - Node <timer_unit_2/timer_reg_3> of sequential type is unconnected in block <pong_top>.
WARNING:Xst:2677 - Node <timer_unit_2/timer_reg_4> of sequential type is unconnected in block <pong_top>.
WARNING:Xst:2677 - Node <keyboard_unit/ps2_code_new> of sequential type is unconnected in block <pong_top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pong_top, actual ratio is 37.

Final Macro Processing ...

Processing Unit <pong_top> :
	Found 2-bit shift register for signal <keyboard_unit/debounce_ps2_clk/flipflops_0>.
	Found 2-bit shift register for signal <keyboard_unit/debounce_ps2_data/flipflops_0>.
Unit <pong_top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 165
 Flip-Flops                                            : 165
# Shift Registers                                      : 2
 2-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : pong_top.ngr
Top Level Output File Name         : pong_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 27

Cell Usage :
# BELS                             : 1141
#      GND                         : 1
#      INV                         : 34
#      LUT1                        : 86
#      LUT2                        : 237
#      LUT2_L                      : 3
#      LUT3                        : 49
#      LUT3_L                      : 5
#      LUT4                        : 179
#      LUT4_D                      : 9
#      LUT4_L                      : 14
#      MUXCY                       : 299
#      MUXF5                       : 39
#      MUXF6                       : 5
#      VCC                         : 1
#      XORCY                       : 180
# FlipFlops/Latches                : 178
#      FD                          : 12
#      FD_1                        : 11
#      FDC                         : 23
#      FDCE                        : 68
#      FDE                         : 10
#      FDPE                        : 2
#      FDRE                        : 41
#      LD                          : 10
#      LDCE                        : 1
# RAMS                             : 1
#      RAMB16_S9                   : 1
# Shift Registers                  : 2
#      SRL16                       : 2
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 25
#      IBUF                        : 3
#      IBUFG                       : 1
#      OBUF                        : 21
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                      327  out of    960    34%  
 Number of Slice Flip Flops:            178  out of   1920     9%  
 Number of 4 input LUTs:                618  out of   1920    32%  
    Number used as logic:               616
    Number used as Shift registers:       2
 Number of IOs:                          27
 Number of bonded IOBs:                  25  out of     83    30%  
 Number of BRAMs:                         1  out of      4    25%  
 Number of GCLKs:                         2  out of     24     8%  
 Number of DCMs:                          1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------+------------------------------------+-------+
Clock Signal                                                 | Clock buffer(FF name)              | Load  |
-------------------------------------------------------------+------------------------------------+-------+
clock                                                        | ClockManager_unit/DCM_SP_INST:CLK2X| 159   |
graph_unit/proj1_hit_or0000(graph_unit/proj1_hit_or0000:O)   | NONE(*)(graph_unit/proj1_x_l_9)    | 10    |
graph_unit/proj1_hit_not0001(graph_unit/proj1_hit_not00011:O)| NONE(*)(graph_unit/proj1_hit)      | 1     |
keyboard_unit/debounce_ps2_clk/result                        | NONE(keyboard_unit/ps2_word_10)    | 11    |
-------------------------------------------------------------+------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------+---------------------------+-------+
Control Signal                                            | Buffer(FF name)           | Load  |
----------------------------------------------------------+---------------------------+-------+
reset                                                     | IBUF                      | 93    |
graph_unit/proj1_hit_or0000(graph_unit/proj1_hit_or0000:O)| NONE(graph_unit/proj1_hit)| 1     |
----------------------------------------------------------+---------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 21.230ns (Maximum Frequency: 47.104MHz)
   Minimum input arrival time before clock: 1.829ns
   Maximum output required time after clock: 4.380ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 21.230ns (frequency: 47.104MHz)
  Total number of paths / destination ports: 28408 / 326
-------------------------------------------------------------------------
Delay:               10.615ns (Levels of Logic = 18)
  Source:            graph_unit/heart_y_reg_4 (FF)
  Destination:       graph_unit/heart_y_reg_9 (FF)
  Source Clock:      clock rising 2.0X
  Destination Clock: clock rising 2.0X

  Data Path: graph_unit/heart_y_reg_4 to graph_unit/heart_y_reg_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            12   0.514   0.820  graph_unit/heart_y_reg_4 (graph_unit/heart_y_reg_4)
     LUT4:I3->O            3   0.612   0.520  graph_unit/heart_y_b_addsub0000<7>11 (graph_unit/heart_y_b_addsub0000<7>_bdd0)
     LUT2:I1->O            1   0.612   0.000  graph_unit/Msub_heart_y_b_lut<7> (graph_unit/Msub_heart_y_b_lut<7>)
     XORCY:LI->O           3   0.458   0.520  graph_unit/Msub_heart_y_b_xor<7> (graph_unit/heart_y_b<7>)
     LUT2:I1->O            2   0.612   0.380  graph_unit/heart_x_reg_cmp_lt0000213 (graph_unit/heart_x_reg_cmp_lt0000213)
     MUXF5:S->O            1   0.641   0.360  graph_unit/heart_x_reg_cmp_lt00002158_SW1 (N66)
     LUT4:I3->O            3   0.612   0.520  graph_unit/heart_y_reg_mux000145 (graph_unit/heart_y_reg_mux0001)
     LUT2:I1->O            1   0.612   0.000  graph_unit/Maddsub_heart_y_reg_addsub0000_lut<0> (graph_unit/Maddsub_heart_y_reg_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  graph_unit/Maddsub_heart_y_reg_addsub0000_cy<0> (graph_unit/Maddsub_heart_y_reg_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  graph_unit/Maddsub_heart_y_reg_addsub0000_cy<1> (graph_unit/Maddsub_heart_y_reg_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  graph_unit/Maddsub_heart_y_reg_addsub0000_cy<2> (graph_unit/Maddsub_heart_y_reg_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  graph_unit/Maddsub_heart_y_reg_addsub0000_cy<3> (graph_unit/Maddsub_heart_y_reg_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  graph_unit/Maddsub_heart_y_reg_addsub0000_cy<4> (graph_unit/Maddsub_heart_y_reg_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  graph_unit/Maddsub_heart_y_reg_addsub0000_cy<5> (graph_unit/Maddsub_heart_y_reg_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  graph_unit/Maddsub_heart_y_reg_addsub0000_cy<6> (graph_unit/Maddsub_heart_y_reg_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  graph_unit/Maddsub_heart_y_reg_addsub0000_cy<7> (graph_unit/Maddsub_heart_y_reg_addsub0000_cy<7>)
     MUXCY:CI->O           0   0.052   0.000  graph_unit/Maddsub_heart_y_reg_addsub0000_cy<8> (graph_unit/Maddsub_heart_y_reg_addsub0000_cy<8>)
     XORCY:CI->O           1   0.699   0.426  graph_unit/Maddsub_heart_y_reg_addsub0000_xor<9> (graph_unit/heart_y_reg_addsub0000<9>)
     LUT2:I1->O            1   0.612   0.000  graph_unit/heart_y_reg_mux0000<0>1 (graph_unit/heart_y_reg_mux0000<0>)
     FDCE:D                    0.268          graph_unit/heart_y_reg_9
    ----------------------------------------
    Total                     10.615ns (7.068ns logic, 3.547ns route)
                                       (66.6% logic, 33.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'keyboard_unit/debounce_ps2_clk/result'
  Clock period: 1.281ns (frequency: 780.671MHz)
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Delay:               1.281ns (Levels of Logic = 0)
  Source:            keyboard_unit/ps2_word_8 (FF)
  Destination:       keyboard_unit/ps2_word_7 (FF)
  Source Clock:      keyboard_unit/debounce_ps2_clk/result falling
  Destination Clock: keyboard_unit/debounce_ps2_clk/result falling

  Data Path: keyboard_unit/ps2_word_8 to keyboard_unit/ps2_word_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             4   0.514   0.499  keyboard_unit/ps2_word_8 (keyboard_unit/ps2_word_8)
     FD_1:D                    0.268          keyboard_unit/ps2_word_7
    ----------------------------------------
    Total                      1.281ns (0.782ns logic, 0.499ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.829ns (Levels of Logic = 1)
  Source:            PS2_CLK (PAD)
  Destination:       keyboard_unit/debounce_ps2_clk/Mshreg_flipflops_0 (FF)
  Destination Clock: clock rising 2.0X

  Data Path: PS2_CLK to keyboard_unit/debounce_ps2_clk/Mshreg_flipflops_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.357  PS2_CLK_IBUF (PS2_CLK_IBUF)
     SRL16:D                   0.366          keyboard_unit/debounce_ps2_clk/Mshreg_flipflops_0
    ----------------------------------------
    Total                      1.829ns (1.472ns logic, 0.357ns route)
                                       (80.5% logic, 19.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              4.380ns (Levels of Logic = 1)
  Source:            keyboard_unit/ps2_code_reg_1 (FF)
  Destination:       led<1> (PAD)
  Source Clock:      clock rising 2.0X

  Data Path: keyboard_unit/ps2_code_reg_1 to led<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.514   0.697  keyboard_unit/ps2_code_reg_1 (keyboard_unit/ps2_code_reg_1)
     OBUF:I->O                 3.169          led_1_OBUF (led<1>)
    ----------------------------------------
    Total                      4.380ns (3.683ns logic, 0.697ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.16 secs
 
--> 


Total memory usage is 644016 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   69 (   0 filtered)
Number of infos    :    9 (   0 filtered)

