Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Fri Mar 03 22:06:09 2017
| Host         : Jeremiah-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Lab4parkingMeterTop_control_sets_placed.rpt
| Design       : Lab4parkingMeterTop
| Device       : xc7a35t
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     7 |
| Minimum Number of register sites lost to control set restrictions |    12 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              40 |           20 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             100 |           27 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+---------------+-----------------------------+------------------+----------------+
|     Clock Signal     | Enable Signal |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------------+---------------+-----------------------------+------------------+----------------+
|  slowCLK_BUFG        |               | decrement/SS[0]             |                3 |              4 |
|  slowCLK_BUFG        |               |                             |                6 |              7 |
|  c1hz/decOut_reg[13] |               |                             |                7 |             15 |
|  CLK_IBUF_BUFG       |               |                             |                7 |             18 |
|  slowCLK_BUFG        |               | outToBoard/clear            |                8 |             32 |
|  CLK_IBUF_BUFG       |               | c62hz/counter[0]_i_1__0_n_0 |                8 |             32 |
|  CLK_IBUF_BUFG       |               | c1hz/counter[0]_i_1_n_0     |                8 |             32 |
+----------------------+---------------+-----------------------------+------------------+----------------+


