<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>DRU Enumerated Data Types</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">DRU Enumerated Data Types<div class="ingroups"><a class="el" href="group___c_s_l___i_p___m_o_d_u_l_e.html">IP</a> &raquo; <a class="el" href="group___c_s_l___d_r_u.html">DRU CSL-FL</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaeef7e15fd35a6878675ed2251584ec9c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeef7e15fd35a6878675ed2251584ec9c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___d_r_u___e_n_u_m.html#gaeef7e15fd35a6878675ed2251584ec9c">CSL_DRU_MAX_CH</a>&#160;&#160;&#160;(512U)</td></tr>
<tr class="memdesc:gaeef7e15fd35a6878675ed2251584ec9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of channels supported by DRU. This is just the maximum registers supported for programming. The actual channel supported is given by <a class="el" href="group___c_s_l___d_r_u___e_n_u_m.html#gaaa554f516c028cefe4b9546dff1df3e8" title="Number of channels supported by the DRU. ">CSL_DRU_NUM_CH</a> macro. <br /></td></tr>
<tr class="separator:gaeef7e15fd35a6878675ed2251584ec9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa554f516c028cefe4b9546dff1df3e8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaa554f516c028cefe4b9546dff1df3e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___d_r_u___e_n_u_m.html#gaaa554f516c028cefe4b9546dff1df3e8">CSL_DRU_NUM_CH</a>&#160;&#160;&#160;(64U)</td></tr>
<tr class="memdesc:gaaa554f516c028cefe4b9546dff1df3e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of channels supported by the DRU. <br /></td></tr>
<tr class="separator:gaaa554f516c028cefe4b9546dff1df3e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61811d2b16e6f45d7a70c332dcb8196d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga61811d2b16e6f45d7a70c332dcb8196d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___d_r_u___e_n_u_m.html#ga61811d2b16e6f45d7a70c332dcb8196d">CSL_DRU_MAX_QUEUE</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memdesc:ga61811d2b16e6f45d7a70c332dcb8196d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of queues supported by DRU. This is just the maximum registers supported for programming. The actual channel supported is given by <a class="el" href="group___c_s_l___d_r_u___e_n_u_m.html#gaa1c03bb7b98525e97b8909f3250be633" title="Number of queues supported by the DRU. ">CSL_DRU_NUM_QUEUE</a> macro. <br /></td></tr>
<tr class="separator:ga61811d2b16e6f45d7a70c332dcb8196d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1c03bb7b98525e97b8909f3250be633"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa1c03bb7b98525e97b8909f3250be633"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___d_r_u___e_n_u_m.html#gaa1c03bb7b98525e97b8909f3250be633">CSL_DRU_NUM_QUEUE</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memdesc:gaa1c03bb7b98525e97b8909f3250be633"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of queues supported by the DRU. <br /></td></tr>
<tr class="separator:gaa1c03bb7b98525e97b8909f3250be633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2a275a8ab4e5bc2f69dabd5fbad2470"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae2a275a8ab4e5bc2f69dabd5fbad2470"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___d_r_u___e_n_u_m.html#gae2a275a8ab4e5bc2f69dabd5fbad2470">CSL_DRU_MAX_CORE</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:gae2a275a8ab4e5bc2f69dabd5fbad2470"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of core submission set supported by the DRU. This is just the maximum registers supported for programming. The actual channel supported is given by <a class="el" href="group___c_s_l___d_r_u___e_n_u_m.html#gaf3654e3ad7b3dae55a9ee7e75479a54b" title="Number of core submission set supported by the DRU. ">CSL_DRU_NUM_CORE</a> macro. <br /></td></tr>
<tr class="separator:gae2a275a8ab4e5bc2f69dabd5fbad2470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3654e3ad7b3dae55a9ee7e75479a54b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf3654e3ad7b3dae55a9ee7e75479a54b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___d_r_u___e_n_u_m.html#gaf3654e3ad7b3dae55a9ee7e75479a54b">CSL_DRU_NUM_CORE</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memdesc:gaf3654e3ad7b3dae55a9ee7e75479a54b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of core submission set supported by the DRU. <br /></td></tr>
<tr class="separator:gaf3654e3ad7b3dae55a9ee7e75479a54b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
DRU Owner - Direct TR submission or UDMA-C TR submission</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp419f433cbf39987b732912216c38b95e"></a><a class="anchor" id="CSL_DruOwner"></a></p>
<p>DRU owner. </p>
</td></tr>
<tr class="memitem:ga783a2ee3110822d0fa9d3bc0cd084a1c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga783a2ee3110822d0fa9d3bc0cd084a1c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___d_r_u___e_n_u_m.html#ga783a2ee3110822d0fa9d3bc0cd084a1c">CSL_DRU_OWNER_DIRECT_TR</a>&#160;&#160;&#160;((uint64_t) 0x0000U)</td></tr>
<tr class="memdesc:ga783a2ee3110822d0fa9d3bc0cd084a1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Direct TR - SUBMISSION registers must be written to submit TR. <br /></td></tr>
<tr class="separator:ga783a2ee3110822d0fa9d3bc0cd084a1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac34bb9f713602a9d6a6c978556411b23"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac34bb9f713602a9d6a6c978556411b23"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___d_r_u___e_n_u_m.html#gac34bb9f713602a9d6a6c978556411b23">CSL_DRU_OWNER_UDMAC_TR</a>&#160;&#160;&#160;((uint64_t) 0x0001U)</td></tr>
<tr class="memdesc:gac34bb9f713602a9d6a6c978556411b23"><td class="mdescLeft">&#160;</td><td class="mdescRight">UDMA-C TR - TR will be received through PSIL. <br /></td></tr>
<tr class="separator:gac34bb9f713602a9d6a6c978556411b23"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
DRU Queue ID</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp455080d6c649fc8f8c289ebc747b26c9"></a><a class="anchor" id="CSL_DruQueueId"></a></p>
<p>DRU queue ID. 0th queue is a priority queue. All others are round robin queues. </p>
</td></tr>
<tr class="memitem:gaf9d689f0c79b440b714f6c9b2c2704dd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf9d689f0c79b440b714f6c9b2c2704dd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSL_DRU_QUEUE_ID_0</b>&#160;&#160;&#160;((uint32_t) 0x0000U)</td></tr>
<tr class="separator:gaf9d689f0c79b440b714f6c9b2c2704dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fd96de16ff997a4816aa291542f757f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3fd96de16ff997a4816aa291542f757f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSL_DRU_QUEUE_ID_1</b>&#160;&#160;&#160;((uint32_t) 0x0001U)</td></tr>
<tr class="separator:ga3fd96de16ff997a4816aa291542f757f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33b3d2465a9252b4689eba97120552fb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga33b3d2465a9252b4689eba97120552fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSL_DRU_QUEUE_ID_2</b>&#160;&#160;&#160;((uint32_t) 0x0002U)</td></tr>
<tr class="separator:ga33b3d2465a9252b4689eba97120552fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf005c4c6d2b6deb8d3f61f1562bece70"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf005c4c6d2b6deb8d3f61f1562bece70"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSL_DRU_QUEUE_ID_3</b>&#160;&#160;&#160;((uint32_t) 0x0003U)</td></tr>
<tr class="separator:gaf005c4c6d2b6deb8d3f61f1562bece70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2250831850c6b31df8ef25d592608306"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2250831850c6b31df8ef25d592608306"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSL_DRU_QUEUE_ID_4</b>&#160;&#160;&#160;((uint32_t) 0x0004U)</td></tr>
<tr class="separator:ga2250831850c6b31df8ef25d592608306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga804bba6d8a8c6436d6464ad0232c0b27"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga804bba6d8a8c6436d6464ad0232c0b27"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSL_DRU_QUEUE_ID_5</b>&#160;&#160;&#160;((uint32_t) 0x0005U)</td></tr>
<tr class="separator:ga804bba6d8a8c6436d6464ad0232c0b27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ebc9bfcb82fa6d25da29db18b3d0898"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2ebc9bfcb82fa6d25da29db18b3d0898"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSL_DRU_QUEUE_ID_6</b>&#160;&#160;&#160;((uint32_t) 0x0006U)</td></tr>
<tr class="separator:ga2ebc9bfcb82fa6d25da29db18b3d0898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dd0b7a85b25074af3141772119d05d3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4dd0b7a85b25074af3141772119d05d3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSL_DRU_QUEUE_ID_7</b>&#160;&#160;&#160;((uint32_t) 0x0007U)</td></tr>
<tr class="separator:ga4dd0b7a85b25074af3141772119d05d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
DRU Core ID</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpfb881ef219bb8c3a4367d7506b105492"></a><a class="anchor" id="CSL_DruCoreId"></a></p>
<p>DRU core ID used to submit non-atomic TR submission. Note: There are only three core ID set present in the AM65xx and J721E SOC. </p>
</td></tr>
<tr class="memitem:gaf3c1ee0d97839de6e621ac1c46f13801"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf3c1ee0d97839de6e621ac1c46f13801"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSL_DRU_CORE_ID_0</b>&#160;&#160;&#160;((uint32_t) 0x0000U)</td></tr>
<tr class="separator:gaf3c1ee0d97839de6e621ac1c46f13801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4f040b065384f0853295a372f835384"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab4f040b065384f0853295a372f835384"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSL_DRU_CORE_ID_1</b>&#160;&#160;&#160;((uint32_t) 0x0001U)</td></tr>
<tr class="separator:gab4f040b065384f0853295a372f835384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b50f3dd6ddb89b6428a4e9f3ee0f547"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1b50f3dd6ddb89b6428a4e9f3ee0f547"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSL_DRU_CORE_ID_2</b>&#160;&#160;&#160;((uint32_t) 0x0002U)</td></tr>
<tr class="separator:ga1b50f3dd6ddb89b6428a4e9f3ee0f547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58dfcb525060245276c2eabbd650601b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga58dfcb525060245276c2eabbd650601b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSL_DRU_CORE_ID_3</b>&#160;&#160;&#160;((uint32_t) 0x0003U)</td></tr>
<tr class="separator:ga58dfcb525060245276c2eabbd650601b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
