# ARM1-8-bit-Multicycle-Processor
ðŸ”§ 8-bit ARM1-inspired multicycle processor implementation featuring:

Complete Logisim circuit design

SystemVerilog simulation testbenches

Finite State Machine (FSM) controller design

Detailed documentation and design report

Implements ARM1 instruction subset in 8-bit architecture

This educational project demonstrates multicycle processor architecture, control unit design, and hardware implementation from logic gates to functional CPU simulation.

## Overview
An 8-bit implementation of the ARM1 processor architecture using multicycle execution. This project includes complete digital design from logic gates to functional simulation.

## Project Structure
ARM1-Processor/
â”œâ”€â”€ Logisim_Circuit/
â”‚   â”œâ”€â”€ processor.circ
â”‚   â””â”€â”€ components.circ
â”œâ”€â”€ SystemVerilog_Sim/
â”‚   â”œâ”€â”€ testbench.sv
â”‚   â””â”€â”€ modules.sv
â”œâ”€â”€ FSM_Design/
â”‚   â”œâ”€â”€ fsm_diagram.pdf
â”‚   â””â”€â”€ state_table.csv
â””â”€â”€ Documentation/
    â””â”€â”€ project_report.pdf

## Features
- 8-bit data path with ARM1-inspired instruction set
- Multicycle execution with 5-stage pipeline
- Complete control unit with FSM implementation
- Logisim simulation-ready circuit
- SystemVerilog verification testbenches

## License
Educational Use - See LICENSE for details
