
#####################################################
## Nitro Reference Flow : Route Stage              ##
## Version : 2019.1.R2                             ##
## Loads design from clock stage, prepares for     ##
## and then runs run_route_timing                  ##
#####################################################

info UI33: performed source of flow_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 220M, CVMEM - 1693M, PVMEM - 1995M)
info UI33: performed source of scr/kit_utils.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 220M, CVMEM - 1693M, PVMEM - 1995M)
Loading utility util::nrf_utils
Loading utility util::save_vars
Loading utility util::db_utils
NRF info: Checking flow variables for route
NRF warning: Variable 'MGC_customNdrFile' is no longer used. Please review/update to latest flow_variables.tcl
NRF info: Verifying user input for route
Storing TCL variables as db root property
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 509 movable and 0 fixed cells in partition fp_mul
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
------------------------------------------------------------------------------------------------------------------
|                                                   Net Errors                                                   |
|-----------------------------+-------+---------+----------------------------------------------------------------|
| Name                        | Count | Status  | Description                                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating                    | 56    | Warning | Net is not connected to a driver pin                           | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_power              | 0     | Passed  | Power net is not connected to a driver pin                     | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_ground             | 0     | Passed  | Ground net is not connected to a driver pin                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers            | 0     | Passed  | Net has more than one driver                                   | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers_inout      | 0     | Passed  | Net has multiple inout only drivers                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| many_multiple_drivers_inout | 0     | Passed  | Net has more than 128 inout drivers, which may cause excessive | 
|                             |       |         | run time. Please investigate and fix.                          | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| loop                        | 0     | Passed  | Net has a loop                                                 | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| flat_net_error              | 0     | Passed  | Flat net internal error                                        | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_supply_net               | 0     | Passed  | No supply net for logic pin                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| bad_supply_net              | 0     | Passed  | Supply net is not power/ground or wrong polarity               | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| unnamed_nets                | 0     | Passed  | Unnamed nets count.                                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_type_nets                | 0     | Passed  | Net is not a power/ground or signal net.                       | 
------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------------------------------------
|                                       Pin Errors                                        |
|----------------------+-------+---------+------------------------------------------------|
| Name                 | Count | Status  | Description                                    | 
|----------------------+-------+---------+------------------------------------------------|
| not_connected        | 173   | Warning | Pin is not connected to any net                | 
|----------------------+-------+---------+------------------------------------------------|
| pg_not_connected     | 0     | Passed  | PG core pin is not connected to any supply net | 
|----------------------+-------+---------+------------------------------------------------|
| no_leaf_pin_geometry | 3     | Warning | Leaf pin doesn't have geometry or not placed.  | 
-------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                                |
|---------------------------+-------+---------+-----------------------------------------------------------------|
| Name                      | Count | Status  | Description                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed  | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed  | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed  | Routing tracks do not cover pin.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed  | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed  | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed  | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed  | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed  | Partition port doesn't have routing access.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed  | Library core pin has only offgird routing access.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed  | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed  | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed  | Port is placed outside partition.                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed  | Port has insufficient minimum area.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_short                | 0     | Passed  | Port has intersection with other one.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed  | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed  | Port is above of max layer.                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed  | Region overlaps other region.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed  | Cell outside of region with member_hard requirement. Will       | 
|                           |       |         | cause pin assignment to fail.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |         | Will cause pin assignment to fail                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed  | Region is not on manufacturing grid                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed  | Region is not on floorplan grid.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed  | Placement blockages cover more than 70% of region. Run          | 
|                           |       |         | report_region_utilization to verify placeability.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed  | Macro off manufacturing grid.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed  | No cell rows are found in the design. Placer will fail          | 
|                           |       |         | without rows.                                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed  | Partition overlaps other partition.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed  | Partition is not on floorplan grid.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed  | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| row_without_endcaps       | 68    | Warning | Row has no endcap cells at ends.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed  | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |         | track mask.                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |         | mask to reduce routing congestion.                              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed  | The width of the placement rectangle is short.                  | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed  | Objects are off floorplan grid.                                 | 
-----------------------------------------------------------------------------------------------------------------


info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 219M, CVMEM - 1693M, PVMEM - 1995M)
Nitro-SoC> # get_config -name process -param node
Nitro-SoC> # config_lib_vias -use_generated true -create true -select true -use_asymmetrical true -use_4cut true
Routing lib vias have been created
Routing lib vias have been selected
Nitro-SoC> # config_shell -echo false
NRF info: Configuring MCMM scenarios for route
NRF info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | <all>      | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Nitro-SoC> # config_shell -echo false
NRF info: Configuring target libraries for route
NRF info: There are no user defined dont_use cells
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # config_flows -preserve_rcd false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # source scr/config.tcl
Nitro-SoC> # config_timing -rc_degrade_min_slew_when_rd_less_than_rnet false
Nitro-SoC> # config_timing -disable_recovery_removal false
Nitro-SoC> # config_timing -enable_exception_proxy true
Nitro-SoC> # config_timing -disable_time_borrow false
Nitro-SoC> # config_timing -disable_annotation_factor_calc true
Nitro-SoC> # config_timing -enable_clock_propagation_through_three_state_enable_pins false
Nitro-SoC> # config_timing -disable_internal_inout_cell_paths true
Nitro-SoC> # config_timing -enable_cond_arcs_with_default true 
Nitro-SoC> # config_timing -enable_default_for_cond_arcs true
Nitro-SoC> # config_timing -enable_setup_independent_hold_checks true
Nitro-SoC> # config_timing -enable_ideal_clock_data_tags true
Nitro-SoC> # config_timing -enable_clock_gating_propagate true
Nitro-SoC> # config_timing -disable_seq_case_analysis true
Nitro-SoC> # config_timing -early_launch_at_borrowing_latches false
Nitro-SoC> # config_timing -enable_preset_clear_arcs false
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -pt_min_max_compatibility on_chip_variation
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -disable_sequential_generation_of_waveform_preserving_clocks false
Nitro-SoC> # config_timing -capacitance_violation_threshold 0
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # config_timing -enable_default_input_delay false
Nitro-SoC> # config_extraction -gr_short_route_gcell_span 3
Nitro-SoC> # config_extraction -search_distance_multiple 15
warning EXTR600: Extraction configuration 'search_distance_multiple' value is changed from '6' to '15'.
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'false' to 'true'.
Nitro-SoC> # config_extraction -coupling_abs_threshold 0.1f
warning EXTR600: Extraction configuration 'coupling_abs_threshold' value is changed from '3' to '0.1'.
Nitro-SoC> # config_extraction -coupling_rel_threshold 1.0
warning EXTR600: Extraction configuration 'coupling_rel_threshold' value is changed from '0.03' to '1'.
Nitro-SoC> # ta_debug -cc_ratio 0
info UI33: performed source of scr/config.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 219M, CVMEM - 1693M, PVMEM - 1995M)
Nitro-SoC> # config_route_timing -name dvia_mode -value dfm
Nitro-SoC> # config_place_detail -name follow_drc_for
Nitro-SoC> # source nrf_customization.tcl
info UI33: performed source of nrf_customization.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 219M, CVMEM - 1693M, PVMEM - 1995M)
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
Nitro-SoC> # set_crpr_spec -crpr_threshold 5p
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # set_crpr_spec -transition same_transition
Nitro-SoC> # fk_msg Max Length Constraint
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Constraint
Nitro-SoC> # set_max_length -length_threshold 1000u
Nitro-SoC> # report_max_length
Nitro-SoC> # fk_msg Max Length Set to 10000000
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Set to 10000000
Nitro-SoC> # fk_msg Running RRT with Interleave Optimization
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Running RRT with Interleave Optimization
Nitro-SoC> # run_route_timing -mode interleave_opt -cpus 2 -messages verbose
Nitro-SoC> # help run_route_timing -return
Nitro-SoC> # print_table -title Start run_route_timing flow -column_names Argument Value -values cpus 2 messages verbose timing_mode si preserve_clocks auto save_db_stages {} stop_after false start_from false resume false skip_stages {} run_stages {} mode interleave_opt trial false dump_qor_stages {} user_params {}
------------------------------------
|   Start run_route_timing flow    |
|-----------------+----------------|
| Argument        | Value          | 
|-----------------+----------------|
| cpus            | 2              | 
|-----------------+----------------|
| messages        | verbose        | 
|-----------------+----------------|
| timing_mode     | si             | 
|-----------------+----------------|
| preserve_clocks | auto           | 
|-----------------+----------------|
| save_db_stages  |                | 
|-----------------+----------------|
| stop_after      | false          | 
|-----------------+----------------|
| start_from      | false          | 
|-----------------+----------------|
| resume          | false          | 
|-----------------+----------------|
| skip_stages     |                | 
|-----------------+----------------|
| run_stages      |                | 
|-----------------+----------------|
| mode            | interleave_opt | 
|-----------------+----------------|
| trial           | false          | 
|-----------------+----------------|
| dump_qor_stages |                | 
|-----------------+----------------|
| user_params     |                | 
------------------------------------


Nitro-SoC> # fk_msg Setting up run_route_timing flow ...

Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Setting up run_route_timing flow ...

Nitro-SoC> # config_messages -message_id UI24 -max_messages 0
Nitro-SoC> # config_messages -message_id UI24 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_log_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_log_messages 0
Nitro-SoC> # fk_msg 'design' variable does not exist, using 'top_partition' as design name
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: 'design' variable does not exist, using 'top_partition' as design name
Nitro-SoC> # get_top_partition
Nitro-SoC> # create_property -name tdro_last_stage -object_type root -data_type string -storage sparse -persistent true -init_value null
Nitro-SoC> # create_property -name follow_gr -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_layer -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_channel -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # fk_msg -set_prompt RRT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RRT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level _d%ve_
Nitro-SoC> # fk_msg -set_verbosity_filter debug
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value debug -quiet
Nitro-SoC> # config_shell -echo false
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 220M, CVMEM - 1724M, PVMEM - 1995M, PRSS - 219M)
Routing lib vias have been created
Routing lib vias have been selected
RRT warning: GR congestion map doesn't exist
info Use corner 'corner_0_0'
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                           Current Parameter Values for 'config_route_timing'                                                                            |
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| Name                     | Description                                                     | Value      | Default    | Modified | Value_type | Enum                           | Persistent | User_level | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| dvia_mode                | Specifies the mode of double via replacement                    | dfm        | timing     | true     | N/A        | dfm none timing                | true       | normal     | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_channel   | Specifies effort to preserve channel for follow_gr nets in      | 90         | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_layer     | Specifies effort to preserve layer for follow_gr nets in        | 100        | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_max_count             | Specifies the maximum allowed number of dominant scenarios      | 6          | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_threshold             | Specifies the percentage threshold for dominant scenarios       | 80         | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| fr_topo_cri_priority     | Specifies priority value for topology critical nets in          | 0          | 50         | true     | N/A        |                                | true       | developer  | 
|                          | route_final (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| low_power_effort         | Specifies low power effort                                      | low        | none       | true     | N/A        | high low medium none           | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cdm_model            | Specifies advanced CDM model                                    | delta_area | delta_area | true     | N/A        | delta_area dynamic_bloat none  | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cpus                 | Specifies number of cpus for optimizer ('0' - distributed)      | 4          | 4          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| si_mcmm                  | Specifies to look at all the enabled corners in si_delay_repair | true       | false      | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_all_gr_layer | Specifies effort to preserve layer for all the nets in          | 100        | 0          | true     | N/A        |                                | true       | developer  | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



RRT info: Running run_route_timing in 'interleave_opt' mode ...

RRT info: Start stage 'check'
RRT info: User event handler 'before check' completed successfully
-----------------------------
|  Check routing lib vias   |
|-------+---------+---------|
| layer | regular | minarea | 
|-------+---------+---------|
| via1  | ok      | none    | 
|-------+---------+---------|
| via2  | ok      | none    | 
|-------+---------+---------|
| via3  | ok      | none    | 
|-------+---------+---------|
| via4  | ok      | none    | 
|-------+---------+---------|
| via5  | ok      | none    | 
|-------+---------+---------|
| via6  | ok      | none    | 
|-------+---------+---------|
| via7  | ok      | none    | 
|-------+---------+---------|
| via8  | ok      | none    | 
|-------+---------+---------|
| via9  | ok      | none    | 
-----------------------------


RRT info: Stage 'check' completed successfully
RRT info: User event handler 'after check' completed successfully
RRT info: Start stage 'start'
RRT info: User event handler 'before start' completed successfully
RRT warning: Removing detail routing of '585' data nets
warning UI160: Clear all variables that may contain removed objects.
RRT warning: Removing filler cells
info Removing existing filler cells.
info UI49: removed 0 core filler cells
info UI49: inserted 0 core filler cells
info DUM207: place_filler_cells: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_filler_cells: created cell-density map for partition fp_mul with max-util 100 and bin-size 8x8 rows.
info UI33: performed core filler cells placement for 0 sec (CPU time: 0 sec; MEM: RSS - 220M, CVMEM - 1754M, PVMEM - 1995M, PRSS - 219M)
#################################################################################################################
info if you would like to re-evaluate any 'auto_ideal' properties, use the 'update_property' command.
INFO: Setting the auto_ideal_fanout_threshold ==> 1024

 Auto Ideal Fanout Threshold for design 'fp_mul'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'true' to 'false'.
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Tue Jan 3 14:16:07 2023
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 220M, CVMEM - 1724M, PVMEM - 1995M, PRSS - 219M)
info Found 509 movable and 0 fixed cells in partition fp_mul
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info UI33: performed get_illegal_cells for 0 sec (CPU time: 0 sec; MEM: RSS - 221M, CVMEM - 1754M, PVMEM - 1995M, PRSS - 219M)
RRT info: Stage 'start' completed successfully
RRT info: User event handler 'after start' completed successfully
RRT info: Start stage 'clock'
RRT info: User event handler 'before clock' completed successfully
RRT warning: Skipping 'clock' routing stage because there are no clock nets
RRT info: Stage 'clock' skipped
RRT info: Start stage 'gr'
RRT info: User event handler 'before gr' completed successfully
Report 'ccap_options': Report ccap options
Generated on Tue Jan 3 14:16:07 2023
  
----------------------------------------------------------
|       Current ccap options (units: femto-farads)       |
|---------------------------+----------------------------|
|                           | Value                      | 
|---------------------------+----------------------------|
| cpus                      | 2                          | 
|---------------------------+----------------------------|
| partition                 | fp_mul                     | 
|---------------------------+----------------------------|
| nets                      | all                        | 
|---------------------------+----------------------------|
| corner                    | corner_0_0                 | 
|---------------------------+----------------------------|
| process_technology        | new_rcmaster_techFreePDK45 | 
|---------------------------+----------------------------|
| flat                      | false                      | 
|---------------------------+----------------------------|
| shrink_factor             | 1                          | 
|---------------------------+----------------------------|
| ignore_derates            | false                      | 
|---------------------------+----------------------------|
| cc_per_filter             | 0                          | 
|---------------------------+----------------------------|
| cc_total_filter           | 0                          | 
|---------------------------+----------------------------|
| abs_bounds                | 0                          | 
|---------------------------+----------------------------|
| ratio_bounds              | 0                          | 
|---------------------------+----------------------------|
| noise_bounds              | 0.4                        | 
|---------------------------+----------------------------|
| noise_clock_bounds        | 0.2                        | 
|---------------------------+----------------------------|
| noise_model               | native                     | 
|---------------------------+----------------------------|
| default_driver_lib_cell   | -                          | 
|---------------------------+----------------------------|
| default_load_lib_cell     | -                          | 
|---------------------------+----------------------------|
| noise_per_filter          | 0.005                      | 
|---------------------------+----------------------------|
| noise_total_filter        | 0.02                       | 
|---------------------------+----------------------------|
| clock_noise_filter_derate | 0.5                        | 
|---------------------------+----------------------------|
| si_delta_filter           | 1                          | 
|---------------------------+----------------------------|
| si_delta_filter_rel       | 10                         | 
----------------------------------------------------------


  
---------------------------------------------------------------------------------------------------------------
|                                         Common ccap report settings                                         |
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
|                        | coupling_abs | coupling_ratio | noise | noise_clock | timing | slew  | delta_delay | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| enabled                | true         | true           | true  | true        | false  | false | false       | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| limit                  | 5000         | 5000           | 5000  | 5000        | 5000   | 5000  | 500         | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| ranges                 | 10           | 10             | 10    | 10          | 10     | 10    | 10          | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressors             | 0            | 0              | 4     | 4           | 5      | 0     | 5           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_ratio_filter | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_cc_filter    | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
---------------------------------------------------------------------------------------------------------------


#################################################################################################################

 Auto Ideal Fanout Threshold for design 'fp_mul'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


RRT info: Performing new global routing on small grid
info UI30: performing global routing on partition fp_mul (started at Tue Jan 3 14:16:07 2023)
---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


--------------------------------------------------------------------------------------------------------------
|                           Non-default Parameter Values for 'config_route_global'                           |
|---------------+-----------------------------------------------------------+-------+---------+--------------|
| Name          | Description                                               | Value | Default | User Defined | 
|---------------+-----------------------------------------------------------+-------+---------+--------------|
| gr_follow_gr* | value of the follow_gr attribute applied to critical nets | 100   | 90      | true         | 
|---------------+-----------------------------------------------------------+-------+---------+--------------|
| gr_verbosity* | silent=0, info=1, verbose=2                               | 2     | 1       | true         | 
--------------------------------------------------------------------------------------------------------------


gr_follow_gr gr_verbosity
List has 2 elements
Setting up data structures; grid size small
Small partition; changing hier depth to 1
Sdb track: Routing Layer  1 (Horizontal) = start  900, step 1400, number 360
Sdb track: Routing Layer  2 (Vertical)   = start 1450, step 1900, number 260
Sdb track: Routing Layer  3 (Horizontal) = start  900, step 1400, number 360
Sdb track: Routing Layer  4 (Vertical)   = start 2550, step 2800, number 176
Sdb track: Routing Layer  5 (Horizontal) = start 2300, step 2800, number 180
Sdb track: Routing Layer  6 (Vertical)   = start 2550, step 2800, number 176
Sdb track: Routing Layer  7 (Horizontal) = start 2700, step 8000, number 63
Sdb track: Routing Layer  8 (Vertical)   = start 2950, step 8000, number 62
Sdb track: Routing Layer  9 (Horizontal) = start 10700, step 16000, number 31
Sdb track: Routing Layer 10 (Vertical)   = start 10950, step 16000, number 31

CapCalc CPUs = 2

Gathering obstacles for metal layers 1 through 10

Instantiated routing nodes at 1163 of 1170 (99.402 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
setupRakeServer is called with gr_cong
Layer 1 HORIZ  Step cost 57 Upward via cost 14
Layer 2 VERT   Step cost 42 Upward via cost 14
Layer 3 HORIZ  Step cost 57 Upward via cost 14
Layer 4 VERT   Step cost 42 Upward via cost 14
Layer 5 HORIZ  Step cost 57 Upward via cost 14
Layer 6 VERT   Step cost 42 Upward via cost 14
Layer 7 HORIZ  Step cost 57 Upward via cost 14
Layer 8 VERT   Step cost 42 Upward via cost 14
Layer 9 HORIZ  Step cost 57 Upward via cost 14
Layer 10 VERT   Step cost 42
 xOrig 0 xHi 494004 xStep 57000 colHi 9
 yOrig 0 yHi 504004 yStep 42000 rowHi 13

Congestion effort = medium
Timing effort     = medium

Start global routing with  2  CPUs 

info GR11: Skipping net 'unsigned_seq_multiplier_dut/c[26]' status: 'gr_small'
info GR11: Skipping net 'n_0_104' status: 'gr_small'
info GR11: Skipping net 'n_0_0' status: 'gr_small'
info GR11: Skipping net 'n_0_2' status: 'gr_small'
info GR11: Skipping net 'n_0_6' status: 'gr_small'
info GR11: Skipping net 'n_0_8' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/c[33]' status: 'gr_small'
info GR11: Skipping net 'n_0_10' status: 'gr_small'
info GR11: Skipping net 'n_0_14' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/c[27]' status: 'gr_small'
info GR11: Skipping net 'n_0_38' status: 'gr_small'
info GR11: Skipping net 'n_0_103' status: 'gr_small'
info GR11: Skipping net 'n_0_105' status: 'gr_small'
info GR11: Skipping net 'n_0_1' status: 'gr_small'
info GR11: Skipping net 'n_0_5' status: 'gr_small'
info GR11: Skipping net 'n_0_7' status: 'gr_small'
info GR11: Skipping net 'n_0_11' status: 'gr_small'
info GR11: Skipping net 'n_0_13' status: 'gr_small'
info GR11: Skipping net 'n_0_15' status: 'gr_small'
info GR11: Skipping net 'n_0_19' status: 'gr_small'
info GR11: Skipping net 'n_0_44' status: 'gr_small'
info GR11: Skipping net 'n_0_31' status: 'gr_small'
info GR11: Skipping net 'a' status: 'gr_small'
info GR11: Skipping net 'n_0_0_2' status: 'gr_small'
info GR11: Skipping net 'n_0_0_7' status: 'gr_small'
info GR11: Skipping net 'n_0_0_13' status: 'gr_small'
info GR11: Skipping net 'n_0_0_15' status: 'gr_small'
info GR11: Skipping net 'n_0_0_1' status: 'gr_small'
info GR11: Skipping net 'n_0_60' status: 'gr_small'
info GR11: Skipping net 'n_0_64' status: 'gr_small'
info GR11: Skipping net 'n_0_66' status: 'gr_small'
info GR11: Skipping net 'n_0_0_18' status: 'gr_small'
info GR11: Skipping net 'n_0_0_19' status: 'gr_small'
info GR11: Skipping net 'n_0_0_20' status: 'gr_small'
info GR11: Skipping net 'n_0_68' status: 'gr_small'
info GR11: Skipping net 'n_0_59' status: 'gr_small'
info GR11: Skipping net 'n_0_61' status: 'gr_small'
info GR11: Skipping net 'n_0_63' status: 'gr_small'
info GR11: Skipping net 'n_0_65' status: 'gr_small'
info GR11: Skipping net 'n_0_67' status: 'gr_small'
info GR11: Skipping net 'n_0_69' status: 'gr_small'
info GR11: Skipping net 'n_0_71' status: 'gr_small'
info GR11: Skipping net 'n_0_73' status: 'gr_small'
info GR11: Skipping net 'n_0_75' status: 'gr_small'
info GR11: Skipping net 'n_0_72' status: 'gr_small'
info GR11: Skipping net 'n_0_81' status: 'gr_small'
info GR11: Skipping net 'n_0_0_22' status: 'gr_small'
info GR11: Skipping net 'n_0_83' status: 'gr_small'
info GR11: Skipping net 'n_0_85' status: 'gr_small'
info GR11: Skipping net 'n_0_87' status: 'gr_small'
info GR11: Skipping net 'n_0_90' status: 'gr_small'
info GR11: Skipping net 'n_0_0_25' status: 'gr_small'
info GR11: Skipping net 'n_0_0_29' status: 'gr_small'
info GR11: Skipping net 'n_0_93' status: 'gr_small'
info GR11: Skipping net 'n_0_95' status: 'gr_small'
info GR11: Skipping net 'n_0_76' status: 'gr_small'
info GR11: Skipping net 'n_0_0_38' status: 'gr_small'
info GR11: Skipping net 'n_0_78' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/A_r[18]' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/A_r[16]' status: 'gr_small'
info GR11: Skipping net 'n_0_80' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/A_r[10]' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/A_r[8]' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/A_r[6]' status: 'gr_small'
info GR11: Skipping net 'n_0_84' status: 'gr_small'
info GR11: Skipping net 'n_0_86' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/A_r[2]' status: 'gr_small'
info GR11: Skipping net 'n_0_0_26' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_1_5' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_1_7' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_1_9' status: 'gr_small'
info GR11: Skipping net 'n_0_94' status: 'gr_small'
info GR11: Skipping net 'n_0_98' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_1_11' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_1_13' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_1_15' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_1_17' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_1_19' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_1_21' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_1_25' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/i_4/Accumulator1[23]' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/i_4/Accumulator1[21]' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/i_4/Accumulator1[17]' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/i_4/Accumulator1[15]' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/A_r[5]' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/A_r[3]' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/i_4/Accumulator1[3]' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/i_4/Accumulator1[1]' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_1_2' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_64' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_62' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_1_6' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_1_10' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_1_14' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_1_16' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_1_18' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_1_20' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_58' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_1_24' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_54' status: 'gr_small'
Built 369 nets   (0 seconds elapsed)

Initial Routing ...
At routing level  0, did     369 of     369 assigned nets;  100.0 percent of length   (0 seconds elapsed)
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!

Layer assignment conditions are met for Metal-9 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =     0,  TNS =          0    (0 seconds elapsed)
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 

Heap: 1G 700M 236k Elapsed Time: 464652:16:7 CPU Time: 0:0:46
    rake server setup complete : Heap: 0G 0M 0k Elapsed Time: 0:0:0 CPU Time: 0:0:0
Report 'route_congestion': Route Congestion Report
Generated on Tue Jan 3 14:16:07 2023
  
-----------------------------------------------------------------------
|                        Congestion Statistics                        |
|----------------+-------------+------------+-----------+-------------|
|                | X           | Y          | Via       | Total       | 
|----------------+-------------+------------+-----------+-------------|
| Edge Count     | 520         | 540        | 1053      | 2113        | 
|----------------+-------------+------------+-----------+-------------|
| Overflow Edges | 0           | 0          | 0         | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Overflow as %  | 0           | 0          | 0         | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Worst          | 0.666667    | 1          | 0.22807   | 1           | 
|----------------+-------------+------------+-----------+-------------|
| Average        | 0.105542    | 0.064603   | 0.0378034 | 0.0523151   | 
|----------------+-------------+------------+-----------+-------------|
| Overflow Nodes | 0           | 0          | -1        | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Wire Length    | 2.50611e+07 | 1.7934e+07 | 1497      | 4.29951e+07 | 
-----------------------------------------------------------------------


Report 'routing': Global Routing Report
Generated on Tue Jan 3 14:16:07 2023
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                         Wires statistics                                                          |
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL  | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 4.30   | 0.36   | 1.71   | 2.15   | 0.08   | 0.00   | 0.01   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00 | 8.37   | 39.66  | 49.91  | 1.86   | 0.00   | 0.20   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires               | 742.00 | 64.00  | 363.00 | 302.00 | 12.00  | 0.00   | 1.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
-------------------------------------------------------------------------------------------------------------------------------------


  
------------------------------------------------------------------------------------------------------
|                                          Vias statistics                                           |
|-----------------+---------+--------+--------+--------+--------+--------+------+------+------+------|
|                 | TOTAL   | via1   | via2   | via3   | via4   | via5   | via6 | via7 | via8 | via9 | 
|-----------------+---------+--------+--------+--------+--------+--------+------+------+------+------|
| Number of vias  | 1497.00 | 896.00 | 573.00 | 24.00  | 2.00   | 2.00   | 0.00 | 0.00 | 0.00 | 0.00 | 
|-----------------+---------+--------+--------+--------+--------+--------+------+------+------+------|
| Vias (%)        | 100.00  | 59.85  | 38.28  | 1.60   | 0.13   | 0.13   | 0.00 | 0.00 | 0.00 | 0.00 | 
|-----------------+---------+--------+--------+--------+--------+--------+------+------+------+------|
| Single vias (%) | 100.00  | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 0    | 0    | 0    | 0    | 
|-----------------+---------+--------+--------+--------+--------+--------+------+------+------+------|
| Double vias (%) | 0.00    | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 
|-----------------+---------+--------+--------+--------+--------+--------+------+------+------+------|
| Multi vias (%)  | 0.00    | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 
------------------------------------------------------------------------------------------------------


info UI30: performing congestion analysis on partition fp_mul (started at Tue Jan 3 14:16:07 2023)

Congestion ratio stats: min = 0.03, max = 0.28, mean = 0.16 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI: 100 (out of 216) 'GR11' messages were written to the session log file
info UI33: performed global routing for 0 sec (CPU time: 0 sec; MEM: RSS - 245M, CVMEM - 1754M, PVMEM - 1995M, PRSS - 219M)
info TDRO: Prepare timing info: derate
info TDRO: Invalidating timer
info TDRO20: Updating timer ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info TDRO: Run time 1  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 0 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 2154 pins
Found 0 dominant TNS scenarios.
Found 1 dominant THS scenarios.
info TDRO: Invalidating timer
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 226M, CVMEM - 1724M, PVMEM - 1995M, PRSS - 225M)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | false | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT warning: No critical nets have been passed to ipo_sweep_noise
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 245M, CVMEM - 1724M, PVMEM - 1995M, PRSS - 244M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 14:16:08 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 245M, CVMEM - 1754M, PVMEM - 1995M, PRSS - 244M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 14:16:08 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 245M, CVMEM - 1754M, PVMEM - 1995M, PRSS - 244M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 245M, CVMEM - 1754M, PVMEM - 1995M, PRSS - 244M)
-----------------------------------------------------------------------------
|            MCMM variability report for design 'fp_mul' (nano)             |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.3060 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Stage 'gr' completed successfully
RRT info: User event handler 'after gr' completed successfully
RRT info: Start stage 'tr_opt'
RRT info: User event handler 'before tr_opt' completed successfully
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                        route_track configuration                                                                         |
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| Name                          | Description                                                   | Value | Default | Modified | Value_type | Enum | Persistent | User_level | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| fix_all_drc                   | Use extra strategies to fix rest of violations (versions      | false | true    | true     | N/A        |      | true       | normal     | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| full_drc_pass                 | First path with full DRC check (versions old,new)             | 1     | 2       | true     | N/A        |      | true       | normal     | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate      | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 3 (versions    |       |         |          |            |      |            |            | 
|                               | old,new)                                                      |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate_next | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 2 (version     |       |         |          |            |      |            |            | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_global_layer              | Minimal layer from which follow global metrics have effect    | 4     | 1       | true     | N/A        |      | true       | normal     | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 245M, CVMEM - 1754M, PVMEM - 1995M, PRSS - 244M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 14:16:08 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 245M, CVMEM - 1754M, PVMEM - 1995M, PRSS - 244M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 14:16:08 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 245M, CVMEM - 1754M, PVMEM - 1995M, PRSS - 244M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 245M, CVMEM - 1754M, PVMEM - 1995M, PRSS - 244M)
-----------------------------------------------------------------------------
|            MCMM variability report for design 'fp_mul' (nano)             |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.3060 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving statistics from db
-----------------------------------------------------------------
| Property Name                | Property Value | Property Type | 
|------------------------------+----------------+---------------|
| name                         | sda root       | string        | 
|------------------------------+----------------+---------------|
| top_hier                     | fp_mul         | string        | 
|------------------------------+----------------+---------------|
| auto_ideal_fanout_threshold* | 1024           | int           | 
|------------------------------+----------------+---------------|
| mv_is_enabled*               | false          | bool          | 
|------------------------------+----------------+---------------|
| mxdb.design_state.netlist*   | false          | bool          | 
-----------------------------------------------------------------


RRT info: No statistics table in this db
RRT info: Retrieving application info...
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal10 | 
|-------------+---------|
| Recommended | metal10 | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: Detecting non-clock nets
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 245M, CVMEM - 1754M, PVMEM - 1995M, PRSS - 244M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 245M, CVMEM - 1754M, PVMEM - 1995M, PRSS - 244M)
RRT info: Retrieving global routing info...
----------------------------------------------------------------
|                        | tr_opt_init                         | 
|------------------------+-------------------------------------|
| elapsed_time  (min)    | 00h 11m                             | 
|------------------------+-------------------------------------|
| cpu_time  (min)        | 0.0005347222222222222d 00.0h 00.0m  | 
|------------------------+-------------------------------------|
| heap_memory  (Mb)      | 1245                                | 
|------------------------+-------------------------------------|
| logic_utilization  (%) | 54.14                               | 
|------------------------+-------------------------------------|
| WNS  (ps)              | 0.0                                 | 
|------------------------+-------------------------------------|
| TNS  (ns)              | 0.0                                 | 
|------------------------+-------------------------------------|
| WHS  (ps)              | 0.0                                 | 
|------------------------+-------------------------------------|
| THS  (ns)              | 0.0                                 | 
|------------------------+-------------------------------------|
| setup_viols            | 0                                   | 
|------------------------+-------------------------------------|
| hold_viols             | 0                                   | 
|------------------------+-------------------------------------|
| slew_viols             | 176                                 | 
|------------------------+-------------------------------------|
| worst_slew  (ps)       | -508.0                              | 
|------------------------+-------------------------------------|
| total_slew  (ps)       | -42.6                               | 
|------------------------+-------------------------------------|
| overflow_edges         | 0                                   | 
|------------------------+-------------------------------------|
| overflow_nodes         | 0                                   | 
|------------------------+-------------------------------------|
| wire_len_total  (mm)   | 4.3                                 | 
|------------------------+-------------------------------------|
| via_count_total        | 1497                                | 
----------------------------------------------------------------



info 'twns' objective check is passed.
Running full-chip extraction...
info Full-chip area is (0 0 494000 504000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.286561 min: 0.000000 avg: 0.116597
info metal2 layer density max: 0.014797 min: 0.000000 avg: 0.008116
info metal3 layer density max: 0.016000 min: 0.000000 avg: 0.007800
info metal4 layer density max: 0.025200 min: 0.000000 avg: 0.014598
info metal5 layer density max: 0.025200 min: 0.000000 avg: 0.014598
info metal6 layer density max: 0.500000 min: 0.000000 avg: 0.276384
info metal7 layer density max: 0.058000 min: 0.000000 avg: 0.036667
info metal8 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 50% 100% 
Processing metal2: 50% 100% 
Processing metal3: 50% 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Extracting GR capacitances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 4 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Calculating slew/delay values: 30% 40% 50% 60% 70% 80% 90% 100%

'twns' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 247M, CVMEM - 1754M, PVMEM - 1995M, PRSS - 244M)
-------------
| WNS nets  |
|-------+---|
| Count | 0 | 
-------------


RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
RRT warning: User-specified value 'false' for option 'cri_gr_cc_derate' overrides previous 'true'
RRT warning: User-specified value 'true' for option 'cri_reuse' overrides previous 'false'
info TDRO: Prepare timing info: nonSI
info TDRO20: Updating timer ...
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 0 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 2154 pins
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 247M, CVMEM - 1754M, PVMEM - 1995M, PRSS - 244M)
-------------------------
| Current critical nets |
|-------+---------------|
| Count | 0             | 
-------------------------



Setting all clock networks in partition(s) 'fp_mul':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 5     | 
|-------------------------------+-------|
| Total Sequential cells        | 173   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 3     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 3     | 
-----------------------------------------


Found 0 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 3 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 0 pre-existing "fixed" Sequential leaf cells of clock networks
 173 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition fp_mul.

RRT debug: Executing 'route_track -runs 2 -keep_detail_routing 5 -timing_effort none -river false'
info UI30: performing track routing on partition fp_mul (started at Tue Jan 3 14:16:08 2023)
Starting route_track for technology class A
Settings initialization ...
-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 615  | 1803 | 
|-------------------+------+------|
| To be routed :    | 585  | 1800 | 
|-------------------+------+------|
|   - signal        | 585  | 1800 | 
|-------------------+------+------|
| To be skipped :   | 30   | 3    | 
|-------------------+------+------|
|   - less 2 pins   | 29   | 0    | 
|-------------------+------+------|
|   - tieoff        | 1    | 3    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with global wires | 364  | 
|-----------------------+------|
|   - no any wires      | 221  | 
--------------------------------


---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


Routing Cell Library initialization ...
 core  lib cells:   23 with     43 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 92 core library pins:
 Ideal   :    92 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.0 (0.0 CPU) seconds, used 0 MB
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Initialization ...
Global grid size 13 rows x 9 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 585 nets with average value 100.00
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 260X x 360Y
M2:   vertical grid 260X x 360Y
M3: horizontal grid 426X x 360Y
M4:   vertical grid 176X x 360Y
M5: horizontal grid 176X x 180Y
M6:   vertical grid 176X x 234Y
M7: horizontal grid 229X x 63Y
M8:   vertical grid 62X x 63Y
M9: horizontal grid 62X x 31Y
M10:   vertical grid 31X x 31Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Reading design data ...
Fixed net wires 212
Fixed net vias 14791
Core cells 509
Core cells with unique orientation 41: pin objects 547, obstructions 323
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 99, obstructions 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 364 nets with global routing
Detected 221 nets without any routing
Detected 742 wires, 1497 vias
Detected 1800 pins
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Set nets timing parameters ...
No parallel length constraints have been set.
Initial Track Assignment: 1 2 3 4 5 6 done
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) ...
1.000 Changed      949 of     2786 tested segments in    52 channels. Unresolved      955 violations and       42 notes
1.001 Changed      659 of     2207 tested segments in    62 channels. Unresolved      725 violations and       56 notes
1.002 Changed      510 of     1865 tested segments in    78 channels. Unresolved      509 violations and       48 notes
1.003 Changed      422 of     1469 tested segments in    77 channels. Unresolved      411 violations and       50 notes
1.004 Changed      347 of     1189 tested segments in    70 channels. Unresolved      352 violations and       52 notes
1.005 Changed      281 of     1083 tested segments in    72 channels. Unresolved      309 violations and       57 notes
1.006 Changed      246 of      958 tested segments in    71 channels. Unresolved      288 violations and       59 notes
1.007 Changed      242 of      811 tested segments in    65 channels. Unresolved      272 violations and       59 notes
1.008 Changed      197 of      806 tested segments in    69 channels. Unresolved      232 violations and       57 notes
1.009 Changed      171 of      681 tested segments in    60 channels. Unresolved      194 violations and       56 notes
1.010 Changed      161 of      575 tested segments in    59 channels. Unresolved      184 violations and       54 notes
1.011 Changed      147 of      587 tested segments in    61 channels. Unresolved      170 violations and       58 notes
1.012 Changed      146 of      577 tested segments in    59 channels. Unresolved      162 violations and       56 notes
1.013 Changed      127 of      529 tested segments in    65 channels. Unresolved      137 violations and       55 notes
1.014 Changed      117 of      505 tested segments in    64 channels. Unresolved      141 violations and       60 notes
1.015 Changed      118 of      474 tested segments in    62 channels. Unresolved      137 violations and       64 notes
1.016 Changed      116 of      482 tested segments in    60 channels. Unresolved      121 violations and       65 notes
1.017 Changed      107 of      462 tested segments in    60 channels. Unresolved      117 violations and       71 notes
1.018 Changed       87 of      435 tested segments in    58 channels. Unresolved      105 violations and       65 notes
1.019 Changed       82 of      393 tested segments in    55 channels. Unresolved       98 violations and       65 notes
1.020 Changed       52 of      353 tested segments in    57 channels. Unresolved       87 violations and       67 notes
1.021 Changed       64 of      304 tested segments in    54 channels. Unresolved       93 violations and       65 notes
1.022 Changed       80 of      324 tested segments in    52 channels. Unresolved       78 violations and       68 notes
1.023 Changed       57 of      340 tested segments in    54 channels. Unresolved       76 violations and       66 notes
1.024 Changed       41 of      269 tested segments in    50 channels. Unresolved       66 violations and       74 notes
1.025 Changed       41 of      236 tested segments in    47 channels. Unresolved       64 violations and       71 notes
1.026 Changed       32 of      215 tested segments in    50 channels. Unresolved       61 violations and       70 notes
1.027 Changed       21 of      181 tested segments in    43 channels. Unresolved       61 violations and       72 notes
1.028 Changed       22 of      169 tested segments in    47 channels. Unresolved       58 violations and       76 notes
1.029 Changed       14 of      139 tested segments in    41 channels. Unresolved       57 violations and       76 notes
1.030 Changed       11 of      113 tested segments in    40 channels. Unresolved       57 violations and       76 notes
1.031 Changed       10 of       94 tested segments in    37 channels. Unresolved       57 violations and       76 notes
1.032 Changed        3 of       72 tested segments in    33 channels. Unresolved       57 violations and       76 notes
1.033 Changed        2 of       34 tested segments in    18 channels. Unresolved       57 violations and       76 notes
1.034 Changed        0 of       20 tested segments in    14 channels. Unresolved       57 violations and       76 notes
1.035 Changed        0 of        2 tested segments in     2 channels. Unresolved       57 violations and       76 notes
1.036 Changed        0 of        0 tested segments in     0 channels. Unresolved       57 violations and       76 notes
Result=end(begin): viols=57(955), notes=76(42)
Cpu time: 00:00:11, Elapsed time: 00:00:07, Memory: 1.8G

Run(2) ...
2.000 Changed       74 of     2783 tested segments in    78 channels. Unresolved       56 violations and       76 notes
2.001 Changed       72 of      412 tested segments in    61 channels. Unresolved       44 violations and       76 notes
2.002 Changed       50 of      286 tested segments in    57 channels. Unresolved       28 violations and       75 notes
2.003 Changed       36 of      147 tested segments in    42 channels. Unresolved       22 violations and       78 notes
2.004 Changed       18 of      112 tested segments in    38 channels. Unresolved       20 violations and       78 notes
2.005 Changed       19 of       87 tested segments in    30 channels. Unresolved       21 violations and       79 notes
2.006 Changed       25 of       94 tested segments in    31 channels. Unresolved       20 violations and       79 notes
2.007 Changed       32 of      116 tested segments in    35 channels. Unresolved       26 violations and       78 notes
2.008 Changed       37 of      115 tested segments in    34 channels. Unresolved       25 violations and       82 notes
2.009 Changed       33 of      112 tested segments in    36 channels. Unresolved       20 violations and       83 notes
2.010 Changed       28 of      100 tested segments in    31 channels. Unresolved       16 violations and       82 notes
2.011 Changed       19 of       84 tested segments in    28 channels. Unresolved       10 violations and       82 notes
2.012 Changed       15 of       53 tested segments in    25 channels. Unresolved        7 violations and       81 notes
2.013 Changed       12 of       54 tested segments in    28 channels. Unresolved        7 violations and       83 notes
2.014 Changed       14 of       45 tested segments in    25 channels. Unresolved        7 violations and       82 notes
2.015 Changed       12 of       52 tested segments in    26 channels. Unresolved        7 violations and       83 notes
2.016 Changed       11 of       45 tested segments in    24 channels. Unresolved        7 violations and       82 notes
2.017 Changed        8 of       44 tested segments in    24 channels. Unresolved        7 violations and       81 notes
2.018 Changed        8 of       41 tested segments in    24 channels. Unresolved        7 violations and       80 notes
2.019 Changed        7 of       44 tested segments in    23 channels. Unresolved        7 violations and       81 notes
2.020 Changed        6 of       36 tested segments in    21 channels. Unresolved        7 violations and       80 notes
2.021 Changed        8 of       40 tested segments in    22 channels. Unresolved        7 violations and       80 notes
2.022 Changed        4 of       39 tested segments in    23 channels. Unresolved        7 violations and       80 notes
2.023 Changed        6 of       31 tested segments in    20 channels. Unresolved        7 violations and       80 notes
2.024 Changed        4 of       30 tested segments in    19 channels. Unresolved        7 violations and       80 notes
2.025 Changed        7 of       32 tested segments in    19 channels. Unresolved        7 violations and       80 notes
2.026 Changed        2 of       31 tested segments in    17 channels. Unresolved        7 violations and       81 notes
2.027 Changed        5 of       25 tested segments in    15 channels. Unresolved        7 violations and       81 notes
2.028 Changed        4 of       31 tested segments in    17 channels. Unresolved        7 violations and       81 notes
2.029 Changed        4 of       27 tested segments in    15 channels. Unresolved        7 violations and       81 notes
2.030 Changed        4 of       28 tested segments in    17 channels. Unresolved        7 violations and       81 notes
2.031 Changed        5 of       31 tested segments in    19 channels. Unresolved        7 violations and       81 notes
2.032 Changed        4 of       32 tested segments in    18 channels. Unresolved        7 violations and       81 notes
2.033 Changed        4 of       26 tested segments in    16 channels. Unresolved        7 violations and       81 notes
2.034 Changed        0 of       22 tested segments in    12 channels. Unresolved        7 violations and       81 notes
2.035 Changed        0 of        0 tested segments in     0 channels. Unresolved        7 violations and       81 notes
Result=end(begin): viols=7(56), notes=81(76)
Cpu time: 00:00:02, Elapsed time: 00:00:02, Memory: 1.8G

Write routing ...
M1: 1786 vias and 138 wires with length 0.103 (0.001 in non-prefer direction)
M2: 2872 vias and 2527 wires with length 2.113 (0.072 in non-prefer direction)
M3: 310 vias and 1735 wires with length 3.316 (0.014 in non-prefer direction)
M4: 199 vias and 138 wires with length 0.179 (0.005 in non-prefer direction)
M5: 20 vias and 119 wires with length 0.582 (0.002 in non-prefer direction)
M6: 0 vias and 12 wires with length 0.071 (0.000 in non-prefer direction)
M7: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M8: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 5187 vias and 4669 wires with length 6.365 (0.093 in non-prefer direction)

Total 7 violated segments:
Viol: Stat short - 2
Viol: Stat spacing - 3
Viol: Diffnet short - 2

Total 81 notes:
Note: Offgrid - 21
Note: Fork - 2
Note: Split - 50
Note: Segment orientation - 8

Info: Via overhang - 16
Info: Detour - 3
info UI33: performed track routing for 9 sec (CPU time: 13 sec; MEM: RSS - 260M, CVMEM - 1754M, PVMEM - 1995M, PRSS - 259M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'fp_mul'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 1724M, PVMEM - 1995M, PRSS - 282M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 14:16:18 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 1754M, PVMEM - 1995M, PRSS - 282M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 14:16:18 2023
  
---------------------------------------------------------------------------------------------------------------------------------
|                                                   PATH GROUPS (HOLD) (nano)                                                   |
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
|            | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS      | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
| **global** |     | 1      |        | 0.2000    | 208       | 64                  | 31                    | -0.4030 | -25.7870 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
| **qor**    |     | 1      |        | 0.2000    | 208       | 64                  | 31                    | -0.4030 | -25.7870 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
| **inputs** | *   | 1      |        | 0.2000    | 64        | 64                  | 100                   | -0.4030 | -25.7870 | 
---------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 1754M, PVMEM - 1995M, PRSS - 282M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 1754M, PVMEM - 1995M, PRSS - 282M)
------------------------------------------------------------------------------------
|                MCMM variability report for design 'fp_mul' (nano)                |
|-----------------------+--------+--------+---------+---------+----------+---------|
|                       | WNS    | TNS    | #Endpts | WHS     | THS      | #Endpts | 
|-----------------------+--------+--------+---------+---------+----------+---------|
| new_mode (corner_0_0) | 0.3390 | 0.0000 | 0       | -0.4030 | -25.7870 | 64      | 
------------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------------
|       | WNS     | TWNS   | 
|-------+---------+--------|
| late  | 0.0     | 0.0    | 
|-------+---------+--------|
| early | -0.4030 | -0.403 | 
----------------------------



info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   23 with     43 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 615  | 1803 | 
|-------------------+------+------|
| To be routed :    | 585  | 1800 | 
|-------------------+------+------|
|   - signal        | 585  | 1800 | 
|-------------------+------+------|
| To be skipped :   | 30   | 3    | 
|-------------------+------+------|
|   - less 2 pins   | 29   | 0    | 
|-------------------+------+------|
|   - tieoff        | 1    | 3    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 585  | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 494000 504000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.290618 min: 0.000000 avg: 0.118640
info metal2 layer density max: 0.133165 min: 0.000000 avg: 0.051831
info metal3 layer density max: 0.234029 min: 0.000000 avg: 0.071327
info metal4 layer density max: 0.061286 min: 0.000000 avg: 0.021410
info metal5 layer density max: 0.125714 min: 0.000000 avg: 0.035012
info metal6 layer density max: 0.500000 min: 0.000000 avg: 0.278878
info metal7 layer density max: 0.058000 min: 0.000000 avg: 0.036667
info metal8 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 50% 100% 
Processing metal2: 50% 100% 
Processing metal3: 50% 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 4 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 285M, CVMEM - 1754M, PVMEM - 1995M, PRSS - 282M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 285M, CVMEM - 1754M, PVMEM - 1995M, PRSS - 282M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 14:16:19 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 285M, CVMEM - 1754M, PVMEM - 1995M, PRSS - 282M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 14:16:19 2023
  
---------------------------------------------------------------------------------------------------------------------------------
|                                                   PATH GROUPS (HOLD) (nano)                                                   |
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
|            | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS      | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
| **global** |     | 1      |        | 0.2000    | 208       | 64                  | 31                    | -0.4030 | -25.7870 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
| **qor**    |     | 1      |        | 0.2000    | 208       | 64                  | 31                    | -0.4030 | -25.7870 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
| **inputs** | *   | 1      |        | 0.2000    | 64        | 64                  | 100                   | -0.4030 | -25.7870 | 
---------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 285M, CVMEM - 1754M, PVMEM - 1995M, PRSS - 282M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 285M, CVMEM - 1754M, PVMEM - 1995M, PRSS - 282M)
------------------------------------------------------------------------------------
|                MCMM variability report for design 'fp_mul' (nano)                |
|-----------------------+--------+--------+---------+---------+----------+---------|
|                       | WNS    | TNS    | #Endpts | WHS     | THS      | #Endpts | 
|-----------------------+--------+--------+---------+---------+----------+---------|
| new_mode (corner_0_0) | 0.3390 | 0.0000 | 0       | -0.4030 | -25.7870 | 64      | 
------------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------------
|       | WNS     | TWNS   | 
|-------+---------+--------|
| late  | 0.0     | 0.0    | 
|-------+---------+--------|
| early | -0.4030 | -0.403 | 
----------------------------


RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal10 | 
|-------------+---------|
| Recommended | metal10 | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 285M, CVMEM - 1754M, PVMEM - 1995M, PRSS - 282M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 285M, CVMEM - 1754M, PVMEM - 1995M, PRSS - 282M)
RRT info: Retrieving detail routing info...
-------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                         | tr_opt_tr_0                          | 
|------------------------+-------------------------------------+--------------------------------------|
| elapsed_time  (min)    | 00h 11m                             | 00h 00m                              | 
|------------------------+-------------------------------------+--------------------------------------|
| cpu_time  (min)        | 0.0005347222222222222d 00.0h 00.0m  | 0.00017361111111111112d 00.0h 00.0m  | 
|------------------------+-------------------------------------+--------------------------------------|
| heap_memory  (Mb)      | 1245                                | 1245                                 | 
|------------------------+-------------------------------------+--------------------------------------|
| logic_utilization  (%) | 54.14                               | 54.14                                | 
|------------------------+-------------------------------------+--------------------------------------|
| WNS  (ps)              | 0.0                                 | 0.0                                  | 
|------------------------+-------------------------------------+--------------------------------------|
| TNS  (ns)              | 0.0                                 | 0.0                                  | 
|------------------------+-------------------------------------+--------------------------------------|
| WHS  (ps)              | 0.0                                 | -403.0                               | 
|------------------------+-------------------------------------+--------------------------------------|
| THS  (ns)              | 0.0                                 | -25.787                              | 
|------------------------+-------------------------------------+--------------------------------------|
| setup_viols            | 0                                   | 0                                    | 
|------------------------+-------------------------------------+--------------------------------------|
| hold_viols             | 0                                   | 64                                   | 
|------------------------+-------------------------------------+--------------------------------------|
| slew_viols             | 176                                 | 176                                  | 
|------------------------+-------------------------------------+--------------------------------------|
| worst_slew  (ps)       | -508.0                              | -508.0                               | 
|------------------------+-------------------------------------+--------------------------------------|
| total_slew  (ps)       | -42.6                               | -42.3                                | 
|------------------------+-------------------------------------+--------------------------------------|
| overflow_edges         | 0                                   |                                      | 
|------------------------+-------------------------------------+--------------------------------------|
| overflow_nodes         | 0                                   |                                      | 
|------------------------+-------------------------------------+--------------------------------------|
| wire_len_total  (mm)   | 4.3                                 | 6.4                                  | 
|------------------------+-------------------------------------+--------------------------------------|
| via_count_total        | 1497                                | 5187                                 | 
-------------------------------------------------------------------------------------------------------


RRT info: Max util is set to 100.0%
info DUM207: update_cell_density_map: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: update_cell_density_map: re-initialized cell-density map for partition fp_mul old max-util 100 new max-util 100.

Info: Cell density rectangles with ZERO-CAPACITY = 11
Info: Cell density rectangles with ZERO-CAPACITY & LOAD > 0 = 0

Placement Cell Density Distribution - 36 objects 
        --- get_objects cell_density_rect -of [get_objects cell_density_map] --->
0       |==================================================================== 11
3.98655 | 0
7.97311 | 0
11.9597 | 0
15.9462 | 0
19.9328 | 0
23.9193 | 0
27.9059 |====== 1
31.8924 | 0
35.879  | 0
39.8655 |====== 1
43.8521 |============ 2
47.8386 |================================================= 8
51.8252 |============ 2
55.8118 |======================== 4
59.7983 |================== 3
63.7849 |====== 1
67.7714 |====== 1
71.758  |====== 1
75.7445 |====== 1
79.7311 |
        V     get_property -name utilization -object %object%

RRT debug: Executing 'optimize -effort medium'
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Tue Jan 3 14:16:19 2023)
Report 'fp_mul': Design Report
Generated on Tue Jan 3 14:16:19 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 509   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 0     | 0          | 
| Inverters      | 42    | 8.25       | 
| Registers      | 176   | 34.57      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 28.09      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 509   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1219.34                | 54.14           | 
| Buffers, Inverters | 22.344                 | 0.99            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 611   | 100        | 
| Orphaned        | 30    | 4.9        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 363   | 59.41      | 
| 2 Fanouts       | 147   | 24.05      | 
| 3-30 Fanouts    | 70    | 11.45      | 
| 30-127 Fanouts  | 1     | 0.16       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Tue Jan 3 14:16:19 2023
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| fp_mul | unfolded | 30     | 1         | 10        | 
------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 14:16:19 2023
  
---------------------------------------------------------------------------------------------------------------------------------
|                                                   PATH GROUPS (HOLD) (nano)                                                   |
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
|            | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS      | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
| **global** |     | 1      |        | 0.2000    | 208       | 64                  | 31                    | -0.4030 | -25.7870 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
| **qor**    |     | 1      |        | 0.2000    | 208       | 64                  | 31                    | -0.4030 | -25.7870 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
| **inputs** | *   | 1      |        | 0.2000    | 64        | 64                  | 100                   | -0.4030 | -25.7870 | 
---------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 286M, CVMEM - 1754M, PVMEM - 1995M, PRSS - 282M)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  |========= 1
35  | 0
40  |=========================== 3
45  |================== 2
50  |========================================================================= 8
55  |==================================== 4
60  |=========================== 3
65  |================== 2
70  |========= 1
75  |========= 1
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design fp_mul.
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=79.7311%).

WNS:0 TNS:0 TNDD:-85.0 WHS:-403 THS:-25787 THDD:-31.0 SLEW:-42275 CAP:-171.0 LEAKAGE:0.022974 DYNAMIC:0.878221 AREA:1219.34

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

info OPT5: Optimizing objective MAX_SLEW.
WNS:0 TNS:0 TNDD:-85.0 WHS:-403 THS:-25787 THDD:-31.0 SLEW:-42275 CAP:-171.0 LEAKAGE:0.022974 DYNAMIC:0.878221 AREA:1219.34
info OPT226: Running optimization with 2 processes.
info OPT2: Pass 1 optimization.
WNS:0 TNS:0 TNDD:-85.0 WHS:-403 THS:-25787 THDD:-31.0 SLEW:-34544 CAP:-88.0 LEAKAGE:0.023208 DYNAMIC:0.872343 AREA:1224.13

info OPT3: 68 nets evaluated, 3 optimized in this pass.
info OPT6: cpu [0h:0m:0s] memory [1g:700m:352k]
info OPT2: Pass 2 optimization.
WNS:0 TNS:0 TNDD:-85.0 WHS:-403 THS:-25787 THDD:-31.0 SLEW:-34544 CAP:-88.0 LEAKAGE:0.023208 DYNAMIC:0.872343 AREA:1224.13

info OPT3: 65 nets evaluated, 0 optimized in this pass.
info OPT6: cpu [0h:0m:0s] memory [1g:700m:344k]
info OPT4: Total 133 nets evaluated, 3 optimized.
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=79.7311%).

info OPT6: cpu [0h:0m:0s] memory [1g:700m:344k]
info OPT225: Completed optimization in postroute mode with MAX SLEW objective and MAX SLEW step in 1 sec (CPU time: 0 sec; MEM: RSS - 296M, CVMEM - 1724M, PVMEM - 1995M)
info OPT5: Optimizing objective MAX_CAP.
WNS:0 TNS:0 TNDD:-85.0 WHS:-403 THS:-25787 THDD:-31.0 SLEW:-34544 CAP:-88.0 LEAKAGE:0.023208 DYNAMIC:0.872343 AREA:1224.13
info OPT226: Running optimization with 2 processes.
info OPT4: Total 0 nets evaluated, 0 optimized.
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=79.7311%).

info OPT6: cpu [0h:0m:0s] memory [1g:700m:236k]
info OPT225: Completed optimization in postroute mode with MAX CAP objective and MAX CAP step in 0 sec (CPU time: 0 sec; MEM: RSS - 296M, CVMEM - 1724M, PVMEM - 1995M)
WNS:0 TNS:0 TNDD:-85.0 WHS:-403 THS:-25787 THDD:-31.0 SLEW:-34544 CAP:-88.0 LEAKAGE:0.023208 DYNAMIC:0.872343 AREA:1224.13

info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=79.7311%).


info DUM207: optimize: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition fp_mul old max-util 100 new max-util 100.
Report 'fp_mul': Design Report
Generated on Tue Jan 3 14:16:20 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 510   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 1     | 0.19       | 
| Inverters      | 42    | 8.23       | 
| Registers      | 176   | 34.5       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 28.03      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 510   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1224.13                | 54.35           | 
| Buffers, Inverters | 26.6                   | 1.18            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 612   | 100        | 
| Orphaned        | 30    | 4.9        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 364   | 59.47      | 
| 2 Fanouts       | 147   | 24.01      | 
| 3-30 Fanouts    | 70    | 11.43      | 
| 30-127 Fanouts  | 1     | 0.16       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 14:16:20 2023
  
---------------------------------------------------------------------------------------------------------------------------------
|                                                   PATH GROUPS (HOLD) (nano)                                                   |
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
|            | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS      | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
| **global** |     | 1      |        | 0.2000    | 208       | 64                  | 31                    | -0.4030 | -25.7870 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
| **qor**    |     | 1      |        | 0.2000    | 208       | 64                  | 31                    | -0.4030 | -25.7870 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
| **inputs** | *   | 1      |        | 0.2000    | 64        | 64                  | 100                   | -0.4030 | -25.7870 | 
---------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 288M, CVMEM - 1754M, PVMEM - 1995M, PRSS - 282M)
Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  |========= 1
35  | 0
40  |================== 2
45  |=========================== 3
50  |========================================================================= 8
55  |==================================== 4
60  |=========================== 3
65  |================== 2
70  |========= 1
75  |========= 1
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 1 sec (CPU time: 1 sec; MEM: RSS - 288M, CVMEM - 1754M, PVMEM - 1995M, PRSS - 282M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal10 | 
|-------------+---------|
| Recommended | metal10 | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 288M, CVMEM - 1754M, PVMEM - 1995M, PRSS - 282M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 288M, CVMEM - 1754M, PVMEM - 1995M, PRSS - 282M)
RRT info: Retrieving detail routing info...
-----------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                         | tr_opt_drc_0                      | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------|
| elapsed_time  (min)    | 00h 11m                            | 00h 00m                             | 00h 00m                           | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------|
| cpu_time  (min)        | 0.0005347222222222222d 00.0h00.0m  | 0.00017361111111111112d 00.0h00.0m  | 6.944444444444444e-6d 00.0h00.0m  | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------|
| heap_memory  (Mb)      | 1245                               | 1245                                | 1245                              | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------|
| logic_utilization  (%) | 54.14                              | 54.14                               | 54.35                             | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------|
| WNS  (ps)              | 0.0                                | 0.0                                 | 0.0                               | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------|
| TNS  (ns)              | 0.0                                | 0.0                                 | 0.0                               | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------|
| WHS  (ps)              | 0.0                                | -403.0                              | -403.0                            | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------|
| THS  (ns)              | 0.0                                | -25.787                             | -25.787                           | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------|
| setup_viols            | 0                                  | 0                                   | 0                                 | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------|
| hold_viols             | 0                                  | 64                                  | 64                                | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------|
| slew_viols             | 176                                | 176                                 | 70                                | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------|
| worst_slew  (ps)       | -508.0                             | -508.0                              | -508.0                            | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------|
| total_slew  (ps)       | -42.6                              | -42.3                               | -35.6                             | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------|
| overflow_edges         | 0                                  |                                     |                                   | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------|
| overflow_nodes         | 0                                  |                                     |                                   | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------|
| wire_len_total  (mm)   | 4.3                                | 6.4                                 | 6.4                               | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------|
| via_count_total        | 1497                               | 5187                                | 5187                              | 
-----------------------------------------------------------------------------------------------------------------------------------------


warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Tue Jan 3 14:16:20 2023)
Report 'fp_mul': Design Report
Generated on Tue Jan 3 14:16:20 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 510   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 1     | 0.19       | 
| Inverters      | 42    | 8.23       | 
| Registers      | 176   | 34.5       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 28.03      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 510   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1224.13                | 54.35           | 
| Buffers, Inverters | 26.6                   | 1.18            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 612   | 100        | 
| Orphaned        | 30    | 4.9        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 364   | 59.47      | 
| 2 Fanouts       | 147   | 24.01      | 
| 3-30 Fanouts    | 70    | 11.43      | 
| 30-127 Fanouts  | 1     | 0.16       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Tue Jan 3 14:16:20 2023
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| fp_mul | unfolded | 30     | 1         | 10        | 
------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 14:16:20 2023
  
---------------------------------------------------------------------------------------------------------------------------------
|                                                   PATH GROUPS (HOLD) (nano)                                                   |
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
|            | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS      | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
| **global** |     | 1      |        | 0.2000    | 208       | 64                  | 31                    | -0.4030 | -25.7870 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
| **qor**    |     | 1      |        | 0.2000    | 208       | 64                  | 31                    | -0.4030 | -25.7870 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
| **inputs** | *   | 1      |        | 0.2000    | 64        | 64                  | 100                   | -0.4030 | -25.7870 | 
---------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 289M, CVMEM - 1754M, PVMEM - 1995M, PRSS - 282M)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  |========= 1
35  | 0
40  |================== 2
45  |=========================== 3
50  |========================================================================= 8
55  |==================================== 4
60  |=========================== 3
65  |================== 2
70  |========= 1
75  |========= 1
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design fp_mul.
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=79.7311%).

WNS:0 TNS:0 TNDD:-85.0 WHS:-403 THS:-25787 THDD:-31.0 SLEW:-34544 CAP:-88.0 LEAKAGE:0.023208 DYNAMIC:0.872343 AREA:1224.13

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-85.0 WHS:-403 THS:-25787 THDD:-31.0 SLEW:-34544 CAP:-88.0 LEAKAGE:0.023208 DYNAMIC:0.872343 AREA:1224.13

info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=79.7311%).


info DUM207: optimize: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition fp_mul old max-util 100 new max-util 100.
Report 'fp_mul': Design Report
Generated on Tue Jan 3 14:16:20 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 510   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 1     | 0.19       | 
| Inverters      | 42    | 8.23       | 
| Registers      | 176   | 34.5       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 28.03      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 510   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1224.13                | 54.35           | 
| Buffers, Inverters | 26.6                   | 1.18            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 612   | 100        | 
| Orphaned        | 30    | 4.9        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 364   | 59.47      | 
| 2 Fanouts       | 147   | 24.01      | 
| 3-30 Fanouts    | 70    | 11.43      | 
| 30-127 Fanouts  | 1     | 0.16       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 14:16:20 2023
  
---------------------------------------------------------------------------------------------------------------------------------
|                                                   PATH GROUPS (HOLD) (nano)                                                   |
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
|            | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS      | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
| **global** |     | 1      |        | 0.2000    | 208       | 64                  | 31                    | -0.4030 | -25.7870 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
| **qor**    |     | 1      |        | 0.2000    | 208       | 64                  | 31                    | -0.4030 | -25.7870 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
| **inputs** | *   | 1      |        | 0.2000    | 64        | 64                  | 100                   | -0.4030 | -25.7870 | 
---------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 289M, CVMEM - 1754M, PVMEM - 1995M, PRSS - 282M)
Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  |========= 1
35  | 0
40  |================== 2
45  |=========================== 3
50  |========================================================================= 8
55  |==================================== 4
60  |=========================== 3
65  |================== 2
70  |========= 1
75  |========= 1
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 289M, CVMEM - 1754M, PVMEM - 1995M, PRSS - 282M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal10 | 
|-------------+---------|
| Recommended | metal10 | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 289M, CVMEM - 1754M, PVMEM - 1995M, PRSS - 282M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 289M, CVMEM - 1754M, PVMEM - 1995M, PRSS - 282M)
RRT info: Retrieving detail routing info...
--------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                         | tr_opt_drc_0                      | tr_opt_tns_0 | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------|
| elapsed_time  (min)    | 00h 11m                            | 00h 00m                             | 00h 00m                           | 00h 00m      | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------|
| cpu_time  (min)        | 0.0005347222222222222d00.0h 00.0m  | 0.00017361111111111112d00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 00.0h 00.0m  | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------|
| heap_memory  (Mb)      | 1245                               | 1245                                | 1245                              | 1245         | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------|
| logic_utilization  (%) | 54.14                              | 54.14                               | 54.35                             | 54.35        | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------|
| WNS  (ps)              | 0.0                                | 0.0                                 | 0.0                               | 0.0          | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------|
| TNS  (ns)              | 0.0                                | 0.0                                 | 0.0                               | 0.0          | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------|
| WHS  (ps)              | 0.0                                | -403.0                              | -403.0                            | -403.0       | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------|
| THS  (ns)              | 0.0                                | -25.787                             | -25.787                           | -25.787      | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------|
| setup_viols            | 0                                  | 0                                   | 0                                 | 0            | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------|
| hold_viols             | 0                                  | 64                                  | 64                                | 64           | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------|
| slew_viols             | 176                                | 176                                 | 70                                | 70           | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------|
| worst_slew  (ps)       | -508.0                             | -508.0                              | -508.0                            | -508.0       | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------|
| total_slew  (ps)       | -42.6                              | -42.3                               | -35.6                             | -35.6        | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------|
| overflow_edges         | 0                                  |                                     |                                   |              | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------|
| overflow_nodes         | 0                                  |                                     |                                   |              | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------|
| wire_len_total  (mm)   | 4.3                                | 6.4                                 | 6.4                               | 6.4          | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------|
| via_count_total        | 1497                               | 5187                                | 5187                              | 5187         | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


info RPT: Saving properties of path groups
info RPT: Changing path group slack margin to 199
corner_0_0
corner_0_0
info LP: The enabled corners for dynamic power are: corner_0_0
info LP: The enabled corners for leakage power are: corner_0_0
info LP: The total power for corner_0_0 corner: 895551
info LP: The total power for corner_0_0 corner: 895551
info LP: The detailed power report:
Report 'report_power_summary': Power
Generated on Tue Jan 3 14:16:20 2023
  
------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                |
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total  | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Entire design      |   662461 |    209882 |  |  872343 |   23208 |  | 895551 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|                    |          |           |  |         |         |  |        |         | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Power of all cells |   662461 |    151049 |  |  813510 |   23208 |  | 836718 |   93.43 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Clock cells      |    15139 |      3303 |  |   18442 |     178 |  |  18619 |    2.08 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Data cells       |   647320 |    147746 |  |  795066 |   23030 |  | 818096 |   91.35 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Combinational  |   111345 |     95610 |  |  206955 |    9199 |  | 216155 |   24.14 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Registers      |   535912 |     52136 |  |  588048 |   13831 |  | 601879 |   67.21 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |      0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |      0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|                    |          |           |  |         |         |  |        |         | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Power of all nets  |          |     58833 |  |   58833 |         |  |  58833 |    6.57 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Clock nets       |          |     29396 |  |   29396 |         |  |  29396 |    3.28 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Clock leaves   |          |     29396 |  |   29396 |         |  |  29396 |    3.28 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Data nets        |          |     29437 |  |   29437 |         |  |  29437 |    3.29 | 
------------------------------------------------------------------------------------------


info LP: Low effort power optimization of all cells.
info LP: Start power optimization in mode postroute_normal.
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Tue Jan 3 14:16:20 2023)
Report 'fp_mul': Design Report
Generated on Tue Jan 3 14:16:20 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 510   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 1     | 0.19       | 
| Inverters      | 42    | 8.23       | 
| Registers      | 176   | 34.5       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 28.03      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 510   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1224.13                | 54.35           | 
| Buffers, Inverters | 26.6                   | 1.18            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 612   | 100        | 
| Orphaned        | 30    | 4.9        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 364   | 59.47      | 
| 2 Fanouts       | 147   | 24.01      | 
| 3-30 Fanouts    | 70    | 11.43      | 
| 30-127 Fanouts  | 1     | 0.16       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Tue Jan 3 14:16:20 2023
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| fp_mul | unfolded | 30     | 1         | 10        | 
------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 14:16:20 2023
  
---------------------------------------------------------------------------------------------------------------------------------
|                                                   PATH GROUPS (HOLD) (nano)                                                   |
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
|            | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS      | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
| **global** |     | 1      |        | 0.2000    | 208       | 64                  | 31                    | -0.4030 | -25.7870 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
| **qor**    |     | 1      |        | 0.2000    | 208       | 64                  | 31                    | -0.4030 | -25.7870 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
| **inputs** | *   | 1      |        | 0.2000    | 64        | 64                  | 100                   | -0.4030 | -25.7870 | 
---------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 289M, CVMEM - 1754M, PVMEM - 1995M, PRSS - 288M)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  |========= 1
35  | 0
40  |================== 2
45  |=========================== 3
50  |========================================================================= 8
55  |==================================== 4
60  |=========================== 3
65  |================== 2
70  |========= 1
75  |========= 1
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design fp_mul.
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=79.7311%).

WNS:0 TNS:0 TNDD:-85.0 WHS:-403 THS:-25787 THDD:-31.0 SLEW:-34544 CAP:-88.0 LEAKAGE:0.023208 DYNAMIC:0.872343 AREA:1224.13

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

info OPT226: Running optimization with 2 processes.
info OPT5: Optimizing objective TOTAL_POWER.
SLEW:-34544 CAP:-88.0 LEAKAGE:0.023208 DYNAMIC:0.872343 AREA:1224.13

info OPT10: optimized 1 targets
SLEW:-34544 CAP:-88.0 LEAKAGE:0.023208 DYNAMIC:0.872343 AREA:1224.13

info OPT9: total 1 nets optimized
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=79.7311%).

info OPT6: cpu [0h:0m:0s] memory [1g:700m:236k]
SLEW:-34544 CAP:-88.0 LEAKAGE:0.023208 DYNAMIC:0.872343 AREA:1224.13

info OPT10: optimized 2 targets
SLEW:-34544 CAP:-88.0 LEAKAGE:0.023208 DYNAMIC:0.872343 AREA:1224.13

info OPT9: total 2 nets optimized
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=79.7311%).

info OPT6: cpu [0h:0m:0s] memory [1g:700m:248k]
info OPT225: Completed optimization in postroute mode with TOTAL POWER objective and TOTAL POWER step in 0 sec (CPU time: 0 sec; MEM: RSS - 297M, CVMEM - 1732M, PVMEM - 1995M)
WNS:0 TNS:0 TNDD:-85.0 WHS:-403 THS:-25787 THDD:-31.0 SLEW:-34544 CAP:-88.0 LEAKAGE:0.023208 DYNAMIC:0.872343 AREA:1224.13

info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=79.7311%).


info DUM207: optimize: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition fp_mul old max-util 100 new max-util 100.
Report 'fp_mul': Design Report
Generated on Tue Jan 3 14:16:21 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 510   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 1     | 0.19       | 
| Inverters      | 42    | 8.23       | 
| Registers      | 176   | 34.5       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 28.03      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 510   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1224.13                | 54.35           | 
| Buffers, Inverters | 26.6                   | 1.18            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 612   | 100        | 
| Orphaned        | 30    | 4.9        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 364   | 59.47      | 
| 2 Fanouts       | 147   | 24.01      | 
| 3-30 Fanouts    | 70    | 11.43      | 
| 30-127 Fanouts  | 1     | 0.16       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 14:16:21 2023
  
---------------------------------------------------------------------------------------------------------------------------------
|                                                   PATH GROUPS (HOLD) (nano)                                                   |
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
|            | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS      | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
| **global** |     | 1      |        | 0.2000    | 208       | 64                  | 31                    | -0.4030 | -25.7870 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
| **qor**    |     | 1      |        | 0.2000    | 208       | 64                  | 31                    | -0.4030 | -25.7870 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
| **inputs** | *   | 1      |        | 0.2000    | 64        | 64                  | 100                   | -0.4030 | -25.7870 | 
---------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 289M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 288M)
Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  |========= 1
35  | 0
40  |================== 2
45  |=========================== 3
50  |========================================================================= 8
55  |==================================== 4
60  |=========================== 3
65  |================== 2
70  |========= 1
75  |========= 1
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 289M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 288M)
info LP: Power optimization done.
info LP: The detailed power report after power optimization.
Report 'report_power_summary': Power
Generated on Tue Jan 3 14:16:21 2023
  
------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                |
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total  | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Entire design      |   662461 |    209882 |  |  872343 |   23208 |  | 895551 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|                    |          |           |  |         |         |  |        |         | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Power of all cells |   662461 |    151049 |  |  813510 |   23208 |  | 836718 |   93.43 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Clock cells      |    15139 |      3303 |  |   18442 |     178 |  |  18619 |    2.08 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Data cells       |   647320 |    147746 |  |  795066 |   23030 |  | 818096 |   91.35 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Combinational  |   111345 |     95610 |  |  206955 |    9199 |  | 216155 |   24.14 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Registers      |   535912 |     52136 |  |  588048 |   13831 |  | 601879 |   67.21 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |      0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |      0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|                    |          |           |  |         |         |  |        |         | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Power of all nets  |          |     58833 |  |   58833 |         |  |  58833 |    6.57 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Clock nets       |          |     29396 |  |   29396 |         |  |  29396 |    3.28 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Clock leaves   |          |     29396 |  |   29396 |         |  |  29396 |    3.28 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Data nets        |          |     29437 |  |   29437 |         |  |  29437 |    3.29 | 
------------------------------------------------------------------------------------------


info UI33: performed report_power_summary for 0 sec (CPU time: 0 sec; MEM: RSS - 289M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 288M)
info RPT: Restoring properties of path groups
info RPT: Number of path groups 9
Report 'report_path_group': Path Group
Generated on Tue Jan 3 14:16:21 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 289M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 288M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal10 | 
|-------------+---------|
| Recommended | metal10 | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 289M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 288M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 289M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 288M)
RRT info: Retrieving detail routing info...
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                         | tr_opt_drc_0                      | tr_opt_tns_0 | tr_opt_power_0 | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------+----------------|
| elapsed_time  (min)    | 00h 11m                            | 00h 00m                             | 00h 00m                           | 00h 00m      | 00h 00m        | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------+----------------|
| cpu_time  (min)        | 0.0005347222222222222d00.0h 00.0m  | 0.00017361111111111112d00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 00.0h 00.0m  | 00.0h 00.0m    | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------+----------------|
| heap_memory  (Mb)      | 1245                               | 1245                                | 1245                              | 1245         | 1245           | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------+----------------|
| logic_utilization  (%) | 54.14                              | 54.14                               | 54.35                             | 54.35        | 54.35          | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------+----------------|
| WNS  (ps)              | 0.0                                | 0.0                                 | 0.0                               | 0.0          | 0.0            | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------+----------------|
| TNS  (ns)              | 0.0                                | 0.0                                 | 0.0                               | 0.0          | 0.0            | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------+----------------|
| WHS  (ps)              | 0.0                                | -403.0                              | -403.0                            | -403.0       | -403.0         | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------+----------------|
| THS  (ns)              | 0.0                                | -25.787                             | -25.787                           | -25.787      | -25.787        | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------+----------------|
| setup_viols            | 0                                  | 0                                   | 0                                 | 0            | 0              | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------+----------------|
| hold_viols             | 0                                  | 64                                  | 64                                | 64           | 64             | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------+----------------|
| slew_viols             | 176                                | 176                                 | 70                                | 70           | 70             | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------+----------------|
| worst_slew  (ps)       | -508.0                             | -508.0                              | -508.0                            | -508.0       | -508.0         | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------+----------------|
| total_slew  (ps)       | -42.6                              | -42.3                               | -35.6                             | -35.6        | -35.6          | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------+----------------|
| overflow_edges         | 0                                  |                                     |                                   |              |                | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------+----------------|
| overflow_nodes         | 0                                  |                                     |                                   |              |                | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------+----------------|
| wire_len_total  (mm)   | 4.3                                | 6.4                                 | 6.4                               | 6.4          | 6.4            | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------+----------------|
| via_count_total        | 1497                               | 5187                                | 5187                              | 5187         | 5187           | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Tue Jan 3 14:16:21 2023)
Report 'fp_mul': Design Report
Generated on Tue Jan 3 14:16:21 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 510   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 1     | 0.19       | 
| Inverters      | 42    | 8.23       | 
| Registers      | 176   | 34.5       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 28.03      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 510   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1224.13                | 54.35           | 
| Buffers, Inverters | 26.6                   | 1.18            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 612   | 100        | 
| Orphaned        | 30    | 4.9        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 364   | 59.47      | 
| 2 Fanouts       | 147   | 24.01      | 
| 3-30 Fanouts    | 70    | 11.43      | 
| 30-127 Fanouts  | 1     | 0.16       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Tue Jan 3 14:16:21 2023
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| fp_mul | unfolded | 30     | 1         | 10        | 
------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 14:16:21 2023
  
---------------------------------------------------------------------------------------------------------------------------------
|                                                   PATH GROUPS (HOLD) (nano)                                                   |
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
|            | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS      | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
| **global** |     | 1      |        | 0.2000    | 208       | 64                  | 31                    | -0.4030 | -25.7870 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
| **qor**    |     | 1      |        | 0.2000    | 208       | 64                  | 31                    | -0.4030 | -25.7870 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
| **inputs** | *   | 1      |        | 0.2000    | 64        | 64                  | 100                   | -0.4030 | -25.7870 | 
---------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 290M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 288M)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  |========= 1
35  | 0
40  |================== 2
45  |=========================== 3
50  |========================================================================= 8
55  |==================================== 4
60  |=========================== 3
65  |================== 2
70  |========= 1
75  |========= 1
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design fp_mul.
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=79.7311%).

WNS:0 TNS:0 TNDD:-85.0 WHS:-403 THS:-25787 THDD:-31.0 SLEW:-34544 CAP:-88.0 LEAKAGE:0.023208 DYNAMIC:0.872343 AREA:1224.13

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-85.0 WHS:-403 THS:-25787 THDD:-31.0 SLEW:-34544 CAP:-88.0 LEAKAGE:0.023208 DYNAMIC:0.872343 AREA:1224.13

info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=79.7311%).


info DUM207: optimize: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition fp_mul old max-util 100 new max-util 100.
Report 'fp_mul': Design Report
Generated on Tue Jan 3 14:16:21 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 510   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 1     | 0.19       | 
| Inverters      | 42    | 8.23       | 
| Registers      | 176   | 34.5       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 28.03      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 510   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1224.13                | 54.35           | 
| Buffers, Inverters | 26.6                   | 1.18            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 612   | 100        | 
| Orphaned        | 30    | 4.9        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 364   | 59.47      | 
| 2 Fanouts       | 147   | 24.01      | 
| 3-30 Fanouts    | 70    | 11.43      | 
| 30-127 Fanouts  | 1     | 0.16       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 14:16:21 2023
  
---------------------------------------------------------------------------------------------------------------------------------
|                                                   PATH GROUPS (HOLD) (nano)                                                   |
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
|            | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS      | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
| **global** |     | 1      |        | 0.2000    | 208       | 64                  | 31                    | -0.4030 | -25.7870 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
| **qor**    |     | 1      |        | 0.2000    | 208       | 64                  | 31                    | -0.4030 | -25.7870 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
| **inputs** | *   | 1      |        | 0.2000    | 64        | 64                  | 100                   | -0.4030 | -25.7870 | 
---------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 290M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 288M)
Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  |========= 1
35  | 0
40  |================== 2
45  |=========================== 3
50  |========================================================================= 8
55  |==================================== 4
60  |=========================== 3
65  |================== 2
70  |========= 1
75  |========= 1
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 290M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 288M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal10 | 
|-------------+---------|
| Recommended | metal10 | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 290M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 288M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 290M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 288M)
RRT info: Retrieving detail routing info...
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                         | tr_opt_drc_0                      | tr_opt_tns_0 | tr_opt_power_0 | tr_opt_wns_0 | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------+----------------+--------------|
| elapsed_time  (min)    | 00h 11m                            | 00h 00m                             | 00h 00m                           | 00h 00m      | 00h 00m        | 00h 00m      | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------+----------------+--------------|
| cpu_time  (min)        | 0.0005347222222222222d00.0h 00.0m  | 0.00017361111111111112d00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 00.0h 00.0m  | 00.0h 00.0m    | 00.0h 00.0m  | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------+----------------+--------------|
| heap_memory  (Mb)      | 1245                               | 1245                                | 1245                              | 1245         | 1245           | 1245         | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------+----------------+--------------|
| logic_utilization  (%) | 54.14                              | 54.14                               | 54.35                             | 54.35        | 54.35          | 54.35        | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------+----------------+--------------|
| WNS  (ps)              | 0.0                                | 0.0                                 | 0.0                               | 0.0          | 0.0            | 0.0          | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------+----------------+--------------|
| TNS  (ns)              | 0.0                                | 0.0                                 | 0.0                               | 0.0          | 0.0            | 0.0          | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------+----------------+--------------|
| WHS  (ps)              | 0.0                                | -403.0                              | -403.0                            | -403.0       | -403.0         | -403.0       | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------+----------------+--------------|
| THS  (ns)              | 0.0                                | -25.787                             | -25.787                           | -25.787      | -25.787        | -25.787      | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------+----------------+--------------|
| setup_viols            | 0                                  | 0                                   | 0                                 | 0            | 0              | 0            | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------+----------------+--------------|
| hold_viols             | 0                                  | 64                                  | 64                                | 64           | 64             | 64           | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------+----------------+--------------|
| slew_viols             | 176                                | 176                                 | 70                                | 70           | 70             | 70           | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------+----------------+--------------|
| worst_slew  (ps)       | -508.0                             | -508.0                              | -508.0                            | -508.0       | -508.0         | -508.0       | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------+----------------+--------------|
| total_slew  (ps)       | -42.6                              | -42.3                               | -35.6                             | -35.6        | -35.6          | -35.6        | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------+----------------+--------------|
| overflow_edges         | 0                                  |                                     |                                   |              |                |              | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------+----------------+--------------|
| overflow_nodes         | 0                                  |                                     |                                   |              |                |              | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------+----------------+--------------|
| wire_len_total  (mm)   | 4.3                                | 6.4                                 | 6.4                               | 6.4          | 6.4            | 6.4          | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------+----------------+--------------|
| via_count_total        | 1497                               | 5187                                | 5187                              | 5187         | 5187           | 5187         | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


error CONFIG3: Parameter with name 'hold_max_util' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'hold_mode' was not found in config 'route_timing'.
warning UI705: 'set_property -value' specified value was ignored.
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Tue Jan 3 14:16:21 2023)
Report 'fp_mul': Design Report
Generated on Tue Jan 3 14:16:21 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 510   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 1     | 0.19       | 
| Inverters      | 42    | 8.23       | 
| Registers      | 176   | 34.5       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 28.03      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 510   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1224.13                | 54.35           | 
| Buffers, Inverters | 26.6                   | 1.18            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 612   | 100        | 
| Orphaned        | 30    | 4.9        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 364   | 59.47      | 
| 2 Fanouts       | 147   | 24.01      | 
| 3-30 Fanouts    | 70    | 11.43      | 
| 30-127 Fanouts  | 1     | 0.16       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Tue Jan 3 14:16:21 2023
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| fp_mul | unfolded | 30     | 1         | 10        | 
------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 14:16:21 2023
  
---------------------------------------------------------------------------------------------------------------------------------
|                                                   PATH GROUPS (HOLD) (nano)                                                   |
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
|            | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS      | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
| **global** |     | 1      |        | 0.2000    | 208       | 64                  | 31                    | -0.4030 | -25.7870 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
| **qor**    |     | 1      |        | 0.2000    | 208       | 64                  | 31                    | -0.4030 | -25.7870 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
| **inputs** | *   | 1      |        | 0.2000    | 64        | 64                  | 100                   | -0.4030 | -25.7870 | 
---------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 290M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 288M)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  |========= 1
35  | 0
40  |================== 2
45  |=========================== 3
50  |========================================================================= 8
55  |==================================== 4
60  |=========================== 3
65  |================== 2
70  |========= 1
75  |========= 1
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design fp_mul.
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=79.7311%).

WNS:0 TNS:0 TNDD:-85.0 WHS:-403 THS:-25787 THDD:-31.0 SLEW:-34544 CAP:-88.0 LEAKAGE:0.023208 DYNAMIC:0.872343 AREA:1224.13

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

info OPT226: Running optimization with 2 processes.
info OPT5: Optimizing objective TOTAL_POWER for HOLD.
SLEW:-34544 CAP:-88.0 LEAKAGE:0.023208 DYNAMIC:0.872343 AREA:1224.13

info OPT10: optimized 344 targets
SLEW:-34544 CAP:-88.0 LEAKAGE:0.023208 DYNAMIC:0.872343 AREA:1224.13

info OPT9: total 344 nets optimized
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=79.7311%).

info OPT6: cpu [0h:0m:0s] memory [1g:730m:784k]
info OPT225: Completed optimization in postroute mode with HOLD objective and HOLD sweep step in 0 sec (CPU time: 0 sec; MEM: RSS - 298M, CVMEM - 1762M, PVMEM - 1995M)
info OPT5: Optimizing objective HOLD.
info OPT223: Performing area aware hold fixing
info OPT226: Running optimization with 2 processes.
info OPT2: Pass 1 optimization.
warning EXTR103: Pin 'sph__c5/Z' in the design is not connected in SPEF; net 'sph__n9' will not be annotated.
warning EXTR103: Pin 'sph__c13/Z' in the design is not connected in SPEF; net 'sph__n29' will not be annotated.
warning EXTR103: Pin 'sph__c21/Z' in the design is not connected in SPEF; net 'sph__n49' will not be annotated.
warning EXTR103: Pin 'sph__c23/Z' in the design is not connected in SPEF; net 'sph__n54' will not be annotated.
warning EXTR103: Pin 'sph__c25/Z' in the design is not connected in SPEF; net 'sph__n59' will not be annotated.
warning EXTR103: Pin 'sph__c29/Z' in the design is not connected in SPEF; net 'sph__n69' will not be annotated.
warning EXTR103: Pin 'sph__c35/Z' in the design is not connected in SPEF; net 'sph__n84' will not be annotated.
warning EXTR103: Pin 'sph__c41/Z' in the design is not connected in SPEF; net 'sph__n99' will not be annotated.
warning EXTR103: Pin 'sph__c43/Z' in the design is not connected in SPEF; net 'sph__n104' will not be annotated.
warning EXTR103: Pin 'sph__c45/Z' in the design is not connected in SPEF; net 'sph__n109' will not be annotated.
WNS:0 TNS:0 TNDD:-143.0 WHS:0 THS:0 THDD:-86.0 SLEW:-34544 CAP:-88.0 LEAKAGE:0.023924 DYNAMIC:0.872343 AREA:1275.2
WNS:0 TNS:0 TNDD:-143.0 WHS:0 THS:0 THDD:-86.0 SLEW:-34544 CAP:-88.0 LEAKAGE:0.023924 DYNAMIC:0.872343 AREA:1275.2

info OPT3: 64 nets evaluated, 64 optimized in this pass.
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=92.0319%).

info OPT6: cpu [0h:0m:0s] memory [1g:700m:280k]
info OPT4: Total 64 nets evaluated, 64 optimized.
info OPT6: cpu [0h:0m:0s] memory [1g:700m:244k]
info OPT225: Completed optimization in postroute mode with HOLD objective and HOLD step in 1 sec (CPU time: 0 sec; MEM: RSS - 299M, CVMEM - 1732M, PVMEM - 1995M)
WNS:0 TNS:0 TNDD:-143.0 WHS:0 THS:0 THDD:-86.0 SLEW:-34544 CAP:-88.0 LEAKAGE:0.023924 DYNAMIC:0.872343 AREA:1275.2

info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=92.0319%).


info DUM207: optimize: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition fp_mul old max-util 100 new max-util 100.
Report 'fp_mul': Design Report
Generated on Tue Jan 3 14:16:22 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 574   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 65    | 11.32      | 
| Inverters      | 42    | 7.31       | 
| Registers      | 176   | 30.66      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 24.91      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 574   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1275.2                 | 56.62           | 
| Buffers, Inverters | 77.672                 | 3.44            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 676   | 100        | 
| Orphaned        | 30    | 4.43       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 428   | 63.31      | 
| 2 Fanouts       | 147   | 21.74      | 
| 3-30 Fanouts    | 70    | 10.35      | 
| 30-127 Fanouts  | 1     | 0.14       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
info UI: 10 (out of 32) 'extr103' messages were written to the session log file
Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |========== 1
45  |=============================== 3
50  |========================================================================= 7
55  |=============================== 3
60  |========================================= 4
65  |=============================== 3
70  | 0
75  |==================== 2
80  | 0
85  | 0
90  |==================== 2
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 291M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 290M)
warning UI705: 'set_property -value' specified value was ignored.
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal10 | 
|-------------+---------|
| Recommended | metal10 | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 291M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 290M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 291M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 290M)
RRT info: Retrieving detail routing info...
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                         | tr_opt_drc_0                      | tr_opt_tns_0 | tr_opt_power_0 | tr_opt_wns_0 | tr_opt_hold_0                      | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------+----------------+--------------+------------------------------------|
| elapsed_time  (min)    | 00h 11m                            | 00h 00m                             | 00h 00m                           | 00h 00m      | 00h 00m        | 00h 00m      | 00h 00m                            | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------+----------------+--------------+------------------------------------|
| cpu_time  (min)        | 0.0005347222222222222d00.0h 00.0m  | 0.00017361111111111112d00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 00.0h 00.0m  | 00.0h 00.0m    | 00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------+----------------+--------------+------------------------------------|
| heap_memory  (Mb)      | 1245                               | 1245                                | 1245                              | 1245         | 1245           | 1245         | 1245                               | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------+----------------+--------------+------------------------------------|
| logic_utilization  (%) | 54.14                              | 54.14                               | 54.35                             | 54.35        | 54.35          | 54.35        | 56.62                              | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------+----------------+--------------+------------------------------------|
| WNS  (ps)              | 0.0                                | 0.0                                 | 0.0                               | 0.0          | 0.0            | 0.0          | 0.0                                | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------+----------------+--------------+------------------------------------|
| TNS  (ns)              | 0.0                                | 0.0                                 | 0.0                               | 0.0          | 0.0            | 0.0          | 0.0                                | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------+----------------+--------------+------------------------------------|
| WHS  (ps)              | 0.0                                | -403.0                              | -403.0                            | -403.0       | -403.0         | -403.0       | 0.0                                | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------+----------------+--------------+------------------------------------|
| THS  (ns)              | 0.0                                | -25.787                             | -25.787                           | -25.787      | -25.787        | -25.787      | 0.0                                | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------+----------------+--------------+------------------------------------|
| setup_viols            | 0                                  | 0                                   | 0                                 | 0            | 0              | 0            | 0                                  | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------+----------------+--------------+------------------------------------|
| hold_viols             | 0                                  | 64                                  | 64                                | 64           | 64             | 64           | 0                                  | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------+----------------+--------------+------------------------------------|
| slew_viols             | 176                                | 176                                 | 70                                | 70           | 70             | 70           | 70                                 | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------+----------------+--------------+------------------------------------|
| worst_slew  (ps)       | -508.0                             | -508.0                              | -508.0                            | -508.0       | -508.0         | -508.0       | -508.0                             | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------+----------------+--------------+------------------------------------|
| total_slew  (ps)       | -42.6                              | -42.3                               | -35.6                             | -35.6        | -35.6          | -35.6        | -35.6                              | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------+----------------+--------------+------------------------------------|
| overflow_edges         | 0                                  |                                     |                                   |              |                |              |                                    | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------+----------------+--------------+------------------------------------|
| overflow_nodes         | 0                                  |                                     |                                   |              |                |              |                                    | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------+----------------+--------------+------------------------------------|
| wire_len_total  (mm)   | 4.3                                | 6.4                                 | 6.4                               | 6.4          | 6.4            | 6.4          | 6.4                                | 
|------------------------+------------------------------------+-------------------------------------+-----------------------------------+--------------+----------------+--------------+------------------------------------|
| via_count_total        | 1497                               | 5187                                | 5187                              | 5187         | 5187           | 5187         | 5187                               | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 292M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 290M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 291M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 290M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 14:16:22 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 291M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 290M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 14:16:22 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 291M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 290M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 291M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 290M)
---------------------------------------------------------------------------------
|              MCMM variability report for design 'fp_mul' (nano)               |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.6280 | 0.0000 | 0       | 0.0360 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info CHK10: Checking placement...
info UI30: performing detailed placement on partition fp_mul (started at Tue Jan 3 14:16:22 2023)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 398 movable and 176 fixed cells in partition fp_mul
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 131 cut rows, with average utilization 32.1382%, utilization with cell bloats 32.1382%.
info DP116: Legalizer has initial 46 illegal movable cells and 0 illegal fixed cells.
info DP128: Legalizer has 46 illegal moveable cells after fix orientation only step.
info DP117: Iteration 1 (without drc) has 0 illegal movable cells.
info DP118: Finished placing cells without drc: total movable cells: 574, cells moved: 30, total movement: 28.0429, max movement: 2.40714, average movement: 0.934762.
info DP115: Iteration 2 (with drc) has 0 illegal movable cells.
info Optimize displacement: 5 (0.9%) cells are moved and 21 (3.7%) cells are flipped.
info DP113: Finished legalization after 2 iterations, all movable and fixed cells are legal.
info Number of moved cells: 29. First few cells with largest displacements:
info DP110: 2.41 rows, from {477400 402000, N} to {471700 374000, FN}, cell sph__c79.
info DP110: 2.00 rows, from {477400 402000, N} to {477400 430000, FN}, cell sph__c57.
info DP110: 2.00 rows, from {477400 346000, N} to {477400 374000, FN}, cell sph__c85.
info DP110: 2.00 rows, from {477400 304000, FS} to {477400 332000, S}, cell sph__c27.
info DP110: 2.00 rows, from {477400 304000, FS} to {477400 276000, S}, cell sph__c103.
info DP111: Legalization summary: total movable cells: 398, cells moved: 29, total movement: 27.0786, max movement: 2.40714, average movement: 0.933744.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 398                 | 29          | 27.0786                | 2.40714      | 0.933744         | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition fp_mul with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 292M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 290M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

info Set 'max_open' and 'total_open' attributes for '110' open nets

Report 'report_lvs': Detail Routing LVS Report
Generated on Tue Jan 3 14:16:22 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 678        | 128       | 128  | 0     | 3    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 1         | 3    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


  
------------------------------------------------------------------------------------------------------------
|                                 LVS open distance distribution (micron)                                  |
|--------+---------------+-------+------+-------+-------+------+------+-------+------+-------+------+------|
|        | Total: 234.73 | 0.00  | 0.51 | 1.01  | 1.52  | 2.02 | 2.53 | 3.03  | 3.54 | 4.04  | 4.55 | 5.06 | 
|--------+---------------+-------+------+-------+-------+------+------+-------+------+-------+------+------|
| % open | 100           | 14.06 | 9.38 | 13.28 | 11.72 | 7.81 | 9.38 | 10.16 | 7.03 | 11.72 | 2.34 | 3.12 | 
|--------+---------------+-------+------+-------+-------+------+------+-------+------+-------+------+------|
| # open | 128           | 18    | 12   | 17    | 15    | 10   | 12   | 13    | 9    | 15    | 3    | 4    | 
------------------------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 292M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 290M)

info 'twns' objective check is passed.
Running full-chip extraction...
info Full-chip area is (0 0 494000 504000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.290618 min: 0.000000 avg: 0.121303
info metal2 layer density max: 0.133165 min: 0.000000 avg: 0.051831
info metal3 layer density max: 0.234029 min: 0.000000 avg: 0.071327
info metal4 layer density max: 0.061286 min: 0.000000 avg: 0.021410
info metal5 layer density max: 0.125714 min: 0.000000 avg: 0.035012
info metal6 layer density max: 0.500000 min: 0.000000 avg: 0.278878
info metal7 layer density max: 0.058000 min: 0.000000 avg: 0.036667
info metal8 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 50% 100% 
Processing metal2: 50% 100% 
Processing metal3: 50% 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Extracting GR capacitances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 4 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 293M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 290M)
-------------
| WNS nets  |
|-------+---|
| Count | 0 | 
-------------



info 'si_bump' objective check is passed.
Updating timing...

'si_bump' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 293M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 290M)
error CONFIG3: Parameter with name 'cri_reuse' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'cri_all' was not found in config 'route_timing'.
RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 294M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 290M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 14:16:22 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 294M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 290M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 14:16:22 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 294M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 290M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 294M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 290M)
---------------------------------------------------------------------------------
|              MCMM variability report for design 'fp_mul' (nano)               |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.6280 | 0.0000 | 0       | 0.0360 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info TDRO: Prepare timing info: SI
info TDRO20: Updating timer ...
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 0 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 2284 pins
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 294M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 290M)
-------------------------
| Current critical nets |
|-------+---------------|
| Count | 0             | 
-------------------------


warning UI705: 'get_property -name' specified value was ignored.
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '4' clock nets to 'true'
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'fp_mul':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 5     | 
|-------------------------------+-------|
| Total Sequential cells        | 173   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 3     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 3     | 
-----------------------------------------


Found 3 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 3 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 173 pre-existing "fixed" Sequential leaf cells of clock networks
 173 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition fp_mul.

RRT debug: Executing 'route_track -keep_detail_routing 5 -timing_effort none -river false'
info UI30: performing track routing on partition fp_mul (started at Tue Jan 3 14:16:22 2023)
Starting route_track for technology class A
Settings initialization ...
---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 680  | 1933 | 
|-----------------------+------+------|
| To be routed :        | 646  | 1750 | 
|-----------------------+------+------|
|   - signal            | 646  | 1750 | 
|-----------------------+------+------|
| To be skipped :       | 34   | 183  | 
|-----------------------+------+------|
|   - marked dont_route | 4    | 180  | 
|-----------------------+------+------|
|   - less 2 pins       | 29   | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 3    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with global wires | 64   | 
|-----------------------+------|
|   - with detail wires | 582  | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - detail routed     | 582  | 
--------------------------------


---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


Routing Cell Library initialization ...
 core  lib cells:   27 with    108 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 101 core library pins:
 Ideal   :   101 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.0 (0.0 CPU) seconds, used 0 MB
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Initialization ...
Global grid size 13 rows x 9 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 646 nets with average value 100.00
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 260X x 360Y
M2:   vertical grid 260X x 360Y
M3: horizontal grid 426X x 360Y
M4:   vertical grid 176X x 360Y
M5: horizontal grid 176X x 180Y
M6:   vertical grid 176X x 234Y
M7: horizontal grid 229X x 63Y
M8:   vertical grid 62X x 63Y
M9: horizontal grid 62X x 31Y
M10:   vertical grid 31X x 31Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Reading design data ...
Fixed net wires 971
Fixed net vias 15576
Core cells 574
Core cells with unique orientation 48: pin objects 627, obstructions 348
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 99, obstructions 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 64 nets with global routing
Detected 223 nets with detail routing
Detected 359 nets with mixed global and detail routing
Detected 4453 wires, 5695 vias
Detected 1750 pins
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Set nets timing parameters ...
No parallel length constraints have been set.
Initial Track Assignment: 1 2 3 done
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) ...
1.000 Changed      192 of     4218 tested segments in    87 channels. Unresolved      339 violations and       84 notes
1.001 Changed      113 of      602 tested segments in    58 channels. Unresolved       94 violations and       89 notes
1.002 Changed       54 of      303 tested segments in    54 channels. Unresolved       70 violations and       68 notes
1.003 Changed       33 of      157 tested segments in    37 channels. Unresolved       44 violations and       64 notes
1.004 Changed       22 of      103 tested segments in    35 channels. Unresolved       39 violations and       63 notes
1.005 Changed       27 of       82 tested segments in    29 channels. Unresolved       40 violations and       63 notes
1.006 Changed       17 of       78 tested segments in    27 channels. Unresolved       32 violations and       63 notes
1.007 Changed       15 of       61 tested segments in    25 channels. Unresolved       26 violations and       61 notes
1.008 Changed       12 of       49 tested segments in    24 channels. Unresolved       20 violations and       63 notes
1.009 Changed       15 of       42 tested segments in    22 channels. Unresolved       19 violations and       62 notes
1.010 Changed        9 of       46 tested segments in    24 channels. Unresolved       17 violations and       63 notes
1.011 Changed        9 of       33 tested segments in    20 channels. Unresolved       16 violations and       62 notes
1.012 Changed        7 of       28 tested segments in    19 channels. Unresolved       14 violations and       63 notes
1.013 Changed       13 of       28 tested segments in    18 channels. Unresolved       14 violations and       62 notes
1.014 Changed       12 of       37 tested segments in    22 channels. Unresolved       13 violations and       63 notes
1.015 Changed       11 of       33 tested segments in    16 channels. Unresolved       15 violations and       62 notes
1.016 Changed        5 of       34 tested segments in    18 channels. Unresolved       10 violations and       63 notes
1.017 Changed        6 of       24 tested segments in    14 channels. Unresolved        8 violations and       62 notes
1.018 Changed        7 of       24 tested segments in    17 channels. Unresolved       11 violations and       62 notes
1.019 Changed        6 of       29 tested segments in    16 channels. Unresolved       14 violations and       64 notes
1.020 Changed        5 of       26 tested segments in    13 channels. Unresolved       10 violations and       66 notes
1.021 Changed        5 of       19 tested segments in    11 channels. Unresolved        8 violations and       66 notes
1.022 Changed        4 of       17 tested segments in    12 channels. Unresolved        5 violations and       66 notes
1.023 Changed        0 of       14 tested segments in    10 channels. Unresolved        4 violations and       66 notes
1.024 Changed        2 of        8 tested segments in     6 channels. Unresolved        4 violations and       66 notes
1.025 Changed        0 of       10 tested segments in     7 channels. Unresolved        4 violations and       66 notes
1.026 Changed        2 of        8 tested segments in     6 channels. Unresolved        4 violations and       66 notes
1.027 Changed        0 of       10 tested segments in     7 channels. Unresolved        4 violations and       66 notes
1.028 Changed        2 of        8 tested segments in     6 channels. Unresolved        4 violations and       66 notes
1.029 Changed        0 of       10 tested segments in     7 channels. Unresolved        4 violations and       66 notes
1.030 Changed        2 of        8 tested segments in     6 channels. Unresolved        4 violations and       66 notes
1.031 Changed        0 of       10 tested segments in     7 channels. Unresolved        4 violations and       66 notes
1.032 Changed        1 of        8 tested segments in     6 channels. Unresolved        4 violations and       66 notes
1.033 Changed        0 of        6 tested segments in     6 channels. Unresolved        4 violations and       66 notes
1.034 Changed        0 of        4 tested segments in     4 channels. Unresolved        4 violations and       66 notes
1.035 Changed        0 of        0 tested segments in     0 channels. Unresolved        4 violations and       66 notes
Result=end(begin): viols=4(339), notes=66(84)
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 1.8G

Run(2) ...
2.000 Changed        4 of      636 tested segments in    60 channels. Unresolved        5 violations and       62 notes
2.001 Changed        1 of       71 tested segments in    36 channels. Unresolved        5 violations and       62 notes
2.002 Changed        2 of       71 tested segments in    35 channels. Unresolved        5 violations and       62 notes
2.003 Changed        2 of       10 tested segments in     8 channels. Unresolved        5 violations and       62 notes
2.004 Changed        1 of        9 tested segments in     7 channels. Unresolved        5 violations and       62 notes
2.005 Changed        0 of        8 tested segments in     6 channels. Unresolved        5 violations and       62 notes
2.006 Changed        1 of        8 tested segments in     6 channels. Unresolved        5 violations and       62 notes
2.007 Changed        1 of        8 tested segments in     6 channels. Unresolved        5 violations and       62 notes
2.008 Changed        1 of        8 tested segments in     6 channels. Unresolved        5 violations and       62 notes
2.009 Changed        0 of        8 tested segments in     6 channels. Unresolved        5 violations and       62 notes
2.010 Changed        1 of        8 tested segments in     6 channels. Unresolved        5 violations and       62 notes
2.011 Changed        3 of        9 tested segments in     6 channels. Unresolved        5 violations and       62 notes
2.012 Changed        1 of       10 tested segments in     6 channels. Unresolved        5 violations and       62 notes
2.013 Changed        3 of       11 tested segments in     7 channels. Unresolved        7 violations and       62 notes
2.014 Changed        4 of       20 tested segments in     7 channels. Unresolved        8 violations and       62 notes
2.015 Changed        4 of       16 tested segments in     7 channels. Unresolved        5 violations and       62 notes
2.016 Changed        5 of       16 tested segments in     7 channels. Unresolved        4 violations and       62 notes
2.017 Changed        1 of       12 tested segments in     6 channels. Unresolved        2 violations and       62 notes
2.018 Changed        1 of        4 tested segments in     3 channels. Unresolved        2 violations and       62 notes
2.019 Changed        1 of        6 tested segments in     4 channels. Unresolved        2 violations and       62 notes
2.020 Changed        1 of        3 tested segments in     3 channels. Unresolved        2 violations and       62 notes
2.021 Changed        1 of        6 tested segments in     4 channels. Unresolved        2 violations and       62 notes
2.022 Changed        1 of        3 tested segments in     3 channels. Unresolved        2 violations and       62 notes
2.023 Changed        1 of        6 tested segments in     4 channels. Unresolved        2 violations and       62 notes
2.024 Changed        1 of        3 tested segments in     3 channels. Unresolved        2 violations and       62 notes
2.025 Changed        1 of        6 tested segments in     4 channels. Unresolved        2 violations and       62 notes
2.026 Changed        1 of        3 tested segments in     3 channels. Unresolved        2 violations and       62 notes
2.027 Changed        1 of        6 tested segments in     4 channels. Unresolved        2 violations and       62 notes
2.028 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       62 notes
2.029 Changed        1 of        3 tested segments in     3 channels. Unresolved        2 violations and       62 notes
2.030 Changed        0 of        4 tested segments in     3 channels. Unresolved        2 violations and       62 notes
2.031 Changed        1 of        3 tested segments in     3 channels. Unresolved        2 violations and       62 notes
2.032 Changed        0 of        4 tested segments in     3 channels. Unresolved        2 violations and       62 notes
2.033 Changed        1 of        3 tested segments in     3 channels. Unresolved        2 violations and       62 notes
2.034 Changed        0 of        4 tested segments in     3 channels. Unresolved        2 violations and       62 notes
2.035 Changed        0 of        0 tested segments in     0 channels. Unresolved        2 violations and       62 notes
Result=end(begin): viols=2(5), notes=62(62)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(3) ...
3.000 Changed        0 of      128 tested segments in    38 channels. Unresolved        2 violations and       62 notes
3.001 Changed        3 of       65 tested segments in    33 channels. Unresolved        2 violations and       62 notes
3.002 Changed        2 of       65 tested segments in    33 channels. Unresolved        2 violations and       62 notes
3.003 Changed        1 of       65 tested segments in    33 channels. Unresolved        2 violations and       62 notes
3.004 Changed        1 of        4 tested segments in     4 channels. Unresolved        2 violations and       62 notes
3.005 Changed        0 of        4 tested segments in     4 channels. Unresolved        2 violations and       62 notes
3.006 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       62 notes
3.007 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       62 notes
3.008 Changed        1 of        3 tested segments in     3 channels. Unresolved        2 violations and       62 notes
3.009 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       62 notes
3.010 Changed        1 of        3 tested segments in     3 channels. Unresolved        2 violations and       62 notes
3.011 Changed        1 of        6 tested segments in     4 channels. Unresolved        2 violations and       62 notes
3.012 Changed        1 of        3 tested segments in     3 channels. Unresolved        2 violations and       62 notes
3.013 Changed        1 of        6 tested segments in     4 channels. Unresolved        2 violations and       62 notes
3.014 Changed        1 of        3 tested segments in     3 channels. Unresolved        2 violations and       62 notes
3.015 Changed        1 of        6 tested segments in     4 channels. Unresolved        2 violations and       62 notes
3.016 Changed        1 of        3 tested segments in     3 channels. Unresolved        2 violations and       62 notes
3.017 Changed        1 of        6 tested segments in     4 channels. Unresolved        2 violations and       62 notes
3.018 Changed        1 of        3 tested segments in     3 channels. Unresolved        2 violations and       62 notes
3.019 Changed        1 of        6 tested segments in     4 channels. Unresolved        2 violations and       62 notes
3.020 Changed        1 of        3 tested segments in     3 channels. Unresolved        2 violations and       62 notes
3.021 Changed        1 of        6 tested segments in     4 channels. Unresolved        2 violations and       62 notes
3.022 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       62 notes
3.023 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       62 notes
3.024 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       62 notes
3.025 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       62 notes
3.026 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       62 notes
3.027 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       62 notes
3.028 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       62 notes
3.029 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       62 notes
3.030 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       62 notes
3.031 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       62 notes
3.032 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       62 notes
3.033 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       62 notes
3.034 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       62 notes
3.035 Changed        0 of        0 tested segments in     0 channels. Unresolved        2 violations and       62 notes
Result=end(begin): viols=2(2), notes=62(62)
Drc convergence rate is 0%
Not enough improvement on this run. Stop.
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.8G

Write routing ...
M1: 1717 vias and 143 wires with length 0.117 (0.001 in non-prefer direction)
M2: 2620 vias and 2263 wires with length 1.827 (0.056 in non-prefer direction)
M3: 236 vias and 1554 wires with length 2.710 (0.011 in non-prefer direction)
M4: 140 vias and 103 wires with length 0.133 (0.003 in non-prefer direction)
M5: 16 vias and 83 wires with length 0.409 (0.001 in non-prefer direction)
M6: 0 vias and 9 wires with length 0.060 (0.000 in non-prefer direction)
M7: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M8: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 4729 vias and 4155 wires with length 5.256 (0.072 in non-prefer direction)

Total 2 violated segments:
Viol: Stat short - 2

Total 62 notes:
Note: Offgrid - 21
Note: Fork - 1
Note: Split - 34
Note: Segment orientation - 6

Info: Via overhang - 22
Info: Detour - 3
info UI33: performed track routing for 2 sec (CPU time: 2 sec; MEM: RSS - 294M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 293M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'fp_mul'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | false | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'true' to 'false'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 294M, CVMEM - 1732M, PVMEM - 1995M, PRSS - 293M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 14:16:26 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 294M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 293M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 14:16:26 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 294M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 293M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 294M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 293M)
-----------------------------------------------------------------------------
|            MCMM variability report for design 'fp_mul' (nano)             |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.6280 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   27 with    108 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 680  | 1933 | 
|-----------------------+------+------|
| To be routed :        | 646  | 1750 | 
|-----------------------+------+------|
|   - signal            | 646  | 1750 | 
|-----------------------+------+------|
| To be skipped :       | 34   | 183  | 
|-----------------------+------+------|
|   - marked dont_route | 4    | 180  | 
|-----------------------+------+------|
|   - less 2 pins       | 29   | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 3    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 646  | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 494000 504000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.290618 min: 0.000000 avg: 0.121726
info metal2 layer density max: 0.133467 min: 0.000000 avg: 0.053999
info metal3 layer density max: 0.234029 min: 0.000000 avg: 0.071703
info metal4 layer density max: 0.062343 min: 0.000000 avg: 0.021971
info metal5 layer density max: 0.125714 min: 0.000000 avg: 0.035692
info metal6 layer density max: 0.500000 min: 0.000000 avg: 0.279012
info metal7 layer density max: 0.058000 min: 0.000000 avg: 0.036667
info metal8 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 50% 100% 
Processing metal2: 50% 100% 
Processing metal3: 50% 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 4 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 295M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 293M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 295M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 293M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 14:16:26 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 295M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 293M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 14:16:26 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 295M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 293M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 295M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 293M)
-----------------------------------------------------------------------------
|            MCMM variability report for design 'fp_mul' (nano)             |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.6280 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal10 | 
|-------------+---------|
| Recommended | metal10 | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 295M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 293M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 295M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 293M)
RRT info: Retrieving detail routing info...
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                       | tr_opt_tr_0                        | tr_opt_drc_0                     | tr_opt_tns_0 | tr_opt_power_0 | tr_opt_wns_0 | tr_opt_hold_0                     | tr_opt_tr_1                                           | 
|------------------------+-----------------------------------+------------------------------------+----------------------------------+--------------+----------------+--------------+-----------------------------------+-------------------------------------------------------|
| elapsed_time  (min)    | 00h 11m                           | 00h 00m                            | 00h 00m                          | 00h 00m      | 00h 00m        | 00h 00m      | 00h 00m                           | 00h 00m                                               | 
|------------------------+-----------------------------------+------------------------------------+----------------------------------+--------------+----------------+--------------+-----------------------------------+-------------------------------------------------------|
| cpu_time  (min)        | 0.0005347222222222222d00.0h 00.0m | 0.00017361111111111112d00.0h 00.0m | 6.944444444444444e-6d00.0h 00.0m | 00.0h00.0m   | 00.0h00.0m     | 00.0h00.0m   | 1.3888888888888888e-5d00.0h 00.0m | 4.1666666666666665e-5d0-1.2335811384723962e-19h00.0m  | 
|------------------------+-----------------------------------+------------------------------------+----------------------------------+--------------+----------------+--------------+-----------------------------------+-------------------------------------------------------|
| heap_memory  (Mb)      | 1245                              | 1245                               | 1245                             | 1245         | 1245           | 1245         | 1245                              | 1245                                                  | 
|------------------------+-----------------------------------+------------------------------------+----------------------------------+--------------+----------------+--------------+-----------------------------------+-------------------------------------------------------|
| logic_utilization  (%) | 54.14                             | 54.14                              | 54.35                            | 54.35        | 54.35          | 54.35        | 56.62                             | 56.62                                                 | 
|------------------------+-----------------------------------+------------------------------------+----------------------------------+--------------+----------------+--------------+-----------------------------------+-------------------------------------------------------|
| WNS  (ps)              | 0.0                               | 0.0                                | 0.0                              | 0.0          | 0.0            | 0.0          | 0.0                               | 0.0                                                   | 
|------------------------+-----------------------------------+------------------------------------+----------------------------------+--------------+----------------+--------------+-----------------------------------+-------------------------------------------------------|
| TNS  (ns)              | 0.0                               | 0.0                                | 0.0                              | 0.0          | 0.0            | 0.0          | 0.0                               | 0.0                                                   | 
|------------------------+-----------------------------------+------------------------------------+----------------------------------+--------------+----------------+--------------+-----------------------------------+-------------------------------------------------------|
| WHS  (ps)              | 0.0                               | -403.0                             | -403.0                           | -403.0       | -403.0         | -403.0       | 0.0                               | 0.0                                                   | 
|------------------------+-----------------------------------+------------------------------------+----------------------------------+--------------+----------------+--------------+-----------------------------------+-------------------------------------------------------|
| THS  (ns)              | 0.0                               | -25.787                            | -25.787                          | -25.787      | -25.787        | -25.787      | 0.0                               | 0.0                                                   | 
|------------------------+-----------------------------------+------------------------------------+----------------------------------+--------------+----------------+--------------+-----------------------------------+-------------------------------------------------------|
| setup_viols            | 0                                 | 0                                  | 0                                | 0            | 0              | 0            | 0                                 | 0                                                     | 
|------------------------+-----------------------------------+------------------------------------+----------------------------------+--------------+----------------+--------------+-----------------------------------+-------------------------------------------------------|
| hold_viols             | 0                                 | 64                                 | 64                               | 64           | 64             | 64           | 0                                 | 0                                                     | 
|------------------------+-----------------------------------+------------------------------------+----------------------------------+--------------+----------------+--------------+-----------------------------------+-------------------------------------------------------|
| slew_viols             | 176                               | 176                                | 70                               | 70           | 70             | 70           | 70                                | 70                                                    | 
|------------------------+-----------------------------------+------------------------------------+----------------------------------+--------------+----------------+--------------+-----------------------------------+-------------------------------------------------------|
| worst_slew  (ps)       | -508.0                            | -508.0                             | -508.0                           | -508.0       | -508.0         | -508.0       | -508.0                            | -508.0                                                | 
|------------------------+-----------------------------------+------------------------------------+----------------------------------+--------------+----------------+--------------+-----------------------------------+-------------------------------------------------------|
| total_slew  (ps)       | -42.6                             | -42.3                              | -35.6                            | -35.6        | -35.6          | -35.6        | -35.6                             | -35.6                                                 | 
|------------------------+-----------------------------------+------------------------------------+----------------------------------+--------------+----------------+--------------+-----------------------------------+-------------------------------------------------------|
| overflow_edges         | 0                                 |                                    |                                  |              |                |              |                                   |                                                       | 
|------------------------+-----------------------------------+------------------------------------+----------------------------------+--------------+----------------+--------------+-----------------------------------+-------------------------------------------------------|
| overflow_nodes         | 0                                 |                                    |                                  |              |                |              |                                   |                                                       | 
|------------------------+-----------------------------------+------------------------------------+----------------------------------+--------------+----------------+--------------+-----------------------------------+-------------------------------------------------------|
| wire_len_total  (mm)   | 4.3                               | 6.4                                | 6.4                              | 6.4          | 6.4            | 6.4          | 6.4                               | 6.5                                                   | 
|------------------------+-----------------------------------+------------------------------------+----------------------------------+--------------+----------------+--------------+-----------------------------------+-------------------------------------------------------|
| via_count_total        | 1497                              | 5187                               | 5187                             | 5187         | 5187           | 5187         | 5187                              | 5514                                                  | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Iter 1 convergence rate is -0.0%
RRT info: STOP iterations

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '4' clock nets to 'false'
info UI34: no objects were found for '*'
info UI30: performing final routing on partition fp_mul (started at Tue Jan 3 14:16:26 2023)
Start Final Routing in simple DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   27 with     53 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 680  | 1933 | 
|-------------------+------+------|
| To be routed :    | 651  | 1933 | 
|-------------------+------+------|
|   - signal        | 650  | 1930 | 
|-------------------+------+------|
|   - tieoff        | 1    | 3    | 
|-------------------+------+------|
| To be skipped :   | 29   | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 29   | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 650  | 
--------------------------------


Check opens ...
Longest open in net 'VSS' of length=1900
Total opens=3 (nets=1)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G


Check violations (1 windows)...
Total viols=16
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
complete (3/3): opens (3->0), viols (16->15)
Result=end(begin): opens=0(3), viols=15(16)
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G

Check routing ...
Run(4) 'Objective: fix easy violations' OS_A_1(1,2)_M8_SA_C50  ...
complete (4/4): viols (15->0)
Result=end(begin): opens=0(0), viols=0(15)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Check routing ...
Routing windows accepted: 7 rejected: 0
Finish Final Routing ...

Changed nets: 6 (0%)
Saving routing in 'eco' mode ...

Number of touched nets: 6
Number of changed nets: 6

0 nets (0 clocks) have got their timing invalidated
3 changed nets have not been invalidated because of the slack threshold
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 298M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 293M)
RRT info: Stage 'tr_opt' completed successfully
RRT info: User event handler 'after tr_opt' completed successfully
RRT info: Start stage 'spread'
RRT info: User event handler 'before spread' completed successfully
error CONFIG3: Parameter with name 'spread_slack_margin' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'spread_min_cost' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'spread_mode' was not found in config 'route_timing'.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 299M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 293M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 14:16:26 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 299M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 293M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 14:16:26 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 299M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 293M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 299M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 293M)
-----------------------------------------------------------------------------
|            MCMM variability report for design 'fp_mul' (nano)             |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.6280 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Spreading '0' critical signal nets
RRT info: Spreading total '0' critical nets
RRT info: Skipping 'spread' optimization step because there is no need
RRT info: Stage 'spread' skipped
RRT info: Start stage 'si'
RRT info: User event handler 'before si' completed successfully
error CONFIG3: Parameter with name 'si_fix_bump' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'si_iter_max_nets' was not found in config 'route_timing'.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 299M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 298M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 14:16:27 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 299M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 298M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 14:16:27 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 299M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 298M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 299M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 298M)
-----------------------------------------------------------------------------
|            MCMM variability report for design 'fp_mul' (nano)             |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.6280 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '4' clock nets to 'true'
info UI34: no objects were found for '*'

info 'tns' objective check is passed.
info 'twns' objective check is passed.
info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   27 with     53 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 680  | 1933 | 
|-----------------------+------+------|
| To be routed :        | 646  | 1750 | 
|-----------------------+------+------|
|   - signal            | 646  | 1750 | 
|-----------------------+------+------|
| To be skipped :       | 34   | 183  | 
|-----------------------+------+------|
|   - marked dont_route | 4    | 180  | 
|-----------------------+------+------|
|   - less 2 pins       | 29   | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 3    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 646  | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 494000 504000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.290618 min: 0.000000 avg: 0.121682
info metal2 layer density max: 0.133739 min: 0.000000 avg: 0.054081
info metal3 layer density max: 0.234029 min: 0.000000 avg: 0.071652
info metal4 layer density max: 0.062343 min: 0.000000 avg: 0.021971
info metal5 layer density max: 0.125714 min: 0.000000 avg: 0.035692
info metal6 layer density max: 0.500000 min: 0.000000 avg: 0.279012
info metal7 layer density max: 0.058000 min: 0.000000 avg: 0.036667
info metal8 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 50% 100% 
Processing metal2: 50% 100% 
Processing metal3: 50% 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 4 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...


Si Assist: report has 0 victims with total value of 0
Si Assist: selected 0 victims with total value of 0

'tns' has 0 victims
'twns' has 0 victims
'clock_si' has 0 victims

'tns' score is 0
'twns' score is 0
'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 301M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 298M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '4' clock nets to 'false'
info UI34: no objects were found for '*'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 301M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 298M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 14:16:27 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 301M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 298M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 14:16:27 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 301M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 298M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 301M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 298M)
-----------------------------------------------------------------------------
|            MCMM variability report for design 'fp_mul' (nano)             |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.6280 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: SI-TNS reduction from 0.0000 to 0.0000

RRT info: Stage 'si' completed successfully
RRT info: User event handler 'after si' completed successfully
RRT info: Start stage 'drc'
RRT info: User event handler 'before drc' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '4' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition fp_mul (started at Tue Jan 3 14:16:27 2023)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   27 with     53 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 680  | 1933 | 
|-------------------+------+------|
| To be routed :    | 651  | 1933 | 
|-------------------+------+------|
|   - signal        | 650  | 1930 | 
|-------------------+------+------|
|   - tieoff        | 1    | 3    | 
|-------------------+------+------|
| To be skipped :   | 29   | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 29   | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 650  | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 303M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 298M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 50% 100% 
Processing metal2: 50% 100% 
Processing metal3: 50% 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Tue Jan 3 14:16:27 2023
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 306M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 298M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '4' clock nets to 'false'
info UI34: no objects were found for '*'
RRT info: Stage 'drc' completed successfully
RRT info: User event handler 'after drc' completed successfully
RRT info: Start stage 'iopt'
RRT info: User event handler 'before iopt' completed successfully
error CONFIG3: Parameter with name 'iopt_usq' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_early_weight' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_abs_tol' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_zero' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_max_iters' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_signoff' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_full_timing_update' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_late_weight' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_rel_tol' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_tns_first' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_soft_edge_spacing' was not found in config 'route_timing'.
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
error CONFIG3: Parameter with name 'dvia_clean_drc' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_pre_check' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_min_cost' was not found in config 'route_timing'.
RRT warning: User-specified value 'false' for option 'dvia_clean_drc' overrides previous 'true'
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 20% 50% 70% 100% 
Processing via2: 30% 60% 100% 
Processing via3: 20% 50% 70% 100% 
Processing via4: 50% 100% 
Processing via5: 50% 100% 
Processing via6: 50% 100% 
Processing via7: 100% 
Processing via8: 100% 
Processing via9: 100% 

Incremental timing update of 651 nets

Report 'report_dfm_rvi': DFM via replacement report
Generated on Tue Jan 3 14:16:28 2023
  
--------------------------------------------------------------------------------------------------
|                                   DFM via replacement report                                   |
|-------------------+-------+-------+-------+-------+-------+--------+------+------+------+------|
|                   | Total | via1  | via2  | via3  | via4  | via5   | via6 | via7 | via8 | via9 | 
|-------------------+-------+-------+-------+-------+-------+--------+------+------+------+------|
| Checked vias      | 5528  | 1916  | 3057  | 327   | 206   | 22     | 0    | 0    | 0    | 0    | 
|-------------------+-------+-------+-------+-------+-------+--------+------+------+------+------|
| Replaced vias     | 4851  | 1448  | 2857  | 319   | 205   | 22     | 0    | 0    | 0    | 0    | 
|-------------------+-------+-------+-------+-------+-------+--------+------+------+------+------|
| Replaced vias (%) | 87.75 | 75.57 | 93.46 | 97.55 | 99.51 | 100.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
--------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------------------
|                                       Via statistics in the design                                       |
|----------------------------+--------+-------+-------+-------+-------+--------+------+------+------+------|
|                            | TOTAL  | via1  | via2  | via3  | via4  | via5   | via6 | via7 | via8 | via9 | 
|----------------------------+--------+-------+-------+-------+-------+--------+------+------+------+------|
| Number of vias  (thousand) | 5.53   | 1.92  | 3.06  | 0.33  | 0.21  | 0.02   | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+--------+------+------+------+------|
| Vias (%)                   | 100.00 | 34.66 | 55.30 | 5.92  | 3.73  | 0.40   | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+--------+------+------+------+------|
| Single vias (%)            | 12.25  | 24.43 | 6.54  | 2.45  | 0.49  | 0.00   | 0    | 0    | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+--------+------+------+------+------|
| Double vias (%)            | 87.75  | 75.57 | 93.46 | 97.55 | 99.51 | 100.00 | 0    | 0    | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+--------+------+------+------+------|
| Multi vias (%)             | 0.00   | 0.00  | 0.00  | 0.00  | 0.00  | 0.00   | 0    | 0    | 0    | 0    | 
------------------------------------------------------------------------------------------------------------


info UI33: performed Via replacement for 1 sec (CPU time: 0 sec; MEM: RSS - 309M, CVMEM - 1793M, PVMEM - 1995M, PRSS - 308M)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI34: no objects were found for '*'
RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
info UI34: no objects were found for '*'
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed prune_mcmm_dominated_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 269M, CVMEM - 1732M, PVMEM - 1995M, PRSS - 308M)
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Tue Jan 3 14:16:29 2023
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 269M, CVMEM - 1732M, PVMEM - 1995M, PRSS - 308M)
warning EXTR600: Extraction configuration 'include_vertical_parallel_coupling' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 0 sec (CPU time: 1 sec; MEM: RSS - 297M, CVMEM - 1732M, PVMEM - 1995M, PRSS - 308M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 14:16:29 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 297M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 308M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 14:16:30 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 297M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 308M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 297M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 308M)
------------------------------------------------------------------------
|          MCMM variability report for design 'fp_mul' (pico)          |
|-----------------------+-------+-----+---------+------+-----+---------|
|                       | WNS   | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+-------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 608.0 | 0.0 | 0       | 36.0 | 0.0 | 0       | 
------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Using '3' cells for USQ opt
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'fp_mul':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 5     | 
|-------------------------------+-------|
| Total Sequential cells        | 173   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 3     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 3     | 
-----------------------------------------


Found 3 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 3 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 173 pre-existing "fixed" Sequential leaf cells of clock networks
 173 Sequential leaf cells of clock networks :
 May be optimized (sized) during optimization 

Clearing dont_modify property from 5 clock nets
Clearing dont_route property from 5 clock nets

All Clock networks set for partition fp_mul.

warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Tue Jan 3 14:16:30 2023)
Report 'fp_mul': Design Report
Generated on Tue Jan 3 14:16:30 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 574   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 65    | 11.32      | 
| Inverters      | 42    | 7.31       | 
| Registers      | 176   | 30.66      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 24.91      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 574   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1275.2                 | 56.62           | 
| Buffers, Inverters | 77.672                 | 3.44            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 676   | 100        | 
| Orphaned        | 30    | 4.43       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 428   | 63.31      | 
| 2 Fanouts       | 147   | 21.74      | 
| 3-30 Fanouts    | 70    | 10.35      | 
| 30-127 Fanouts  | 1     | 0.14       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Tue Jan 3 14:16:30 2023
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| fp_mul | unfolded | 30     | 1         | 10        | 
------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |========== 1
45  |=============================== 3
50  |========================================================================= 7
55  |=============================== 3
60  |========================================= 4
65  |=============================== 3
70  | 0
75  |========== 1
80  |========== 1
85  |========== 1
90  |========== 1
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design fp_mul.
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=91.0857%).

WNS:0 TNS:0 TNDD:-67.0 WHS:0 THS:0 THDD:-29.0 SLEW:-35560 CAP:0.0 LEAKAGE:0.023924 DYNAMIC:0.879511 AREA:1275.2

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

info OPT5: Optimizing objective MAX_SLEW.
WNS:0 TNS:0 TNDD:-67.0 WHS:0 THS:0 THDD:-29.0 SLEW:-35560 CAP:0.0 LEAKAGE:0.023924 DYNAMIC:0.879511 AREA:1275.2
info OPT226: Running optimization with 2 processes.
info OPT2: Pass 1 optimization.
WNS:0 TNS:0 TNDD:-67.0 WHS:0 THS:0 THDD:-29.0 SLEW:-35560 CAP:0.0 LEAKAGE:0.023924 DYNAMIC:0.879511 AREA:1275.2

info OPT3: 65 nets evaluated, 0 optimized in this pass.
info OPT6: cpu [0h:0m:0s] memory [1g:700m:344k]
info OPT4: Total 65 nets evaluated, 0 optimized.
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=91.0857%).

info OPT6: cpu [0h:0m:0s] memory [1g:700m:344k]
info OPT225: Completed optimization in postroute mode with MAX SLEW objective and MAX SLEW step in 0 sec (CPU time: 0 sec; MEM: RSS - 305M, CVMEM - 1732M, PVMEM - 1995M)
WNS:0 TNS:0 TNDD:-67.0 WHS:0 THS:0 THDD:-29.0 SLEW:-35560 CAP:0.0 LEAKAGE:0.023924 DYNAMIC:0.879511 AREA:1275.2
info OPT227: Small number of overlapping cells expected after this whitespace driven optimize call. Run place_detail to legalize.
WNS:0 TNS:0 TNDD:-67.0 WHS:0 THS:0 THDD:-29.0 SLEW:-35560 CAP:0.0 LEAKAGE:0.023924 DYNAMIC:0.879511 AREA:1275.2

info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=91.0857%).


info DUM207: optimize: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition fp_mul old max-util 100 new max-util 100.
Report 'fp_mul': Design Report
Generated on Tue Jan 3 14:16:30 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 574   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 65    | 11.32      | 
| Inverters      | 42    | 7.31       | 
| Registers      | 176   | 30.66      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 24.91      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 574   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1275.2                 | 56.62           | 
| Buffers, Inverters | 77.672                 | 3.44            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 676   | 100        | 
| Orphaned        | 30    | 4.43       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 428   | 63.31      | 
| 2 Fanouts       | 147   | 21.74      | 
| 3-30 Fanouts    | 70    | 10.35      | 
| 30-127 Fanouts  | 1     | 0.14       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |========== 1
45  |=============================== 3
50  |========================================================================= 7
55  |=============================== 3
60  |========================================= 4
65  |=============================== 3
70  | 0
75  |========== 1
80  |========== 1
85  |========== 1
90  |========== 1
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 297M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 308M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 297M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 308M)
error CONFIG3: Parameter with name 'hold_max_util' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'hold_mode' was not found in config 'route_timing'.
RRT warning: User-specified value 'white_space' for option 'hold_mode' overrides previous 'normal'
warning UI705: 'set_property -value' specified value was ignored.
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Tue Jan 3 14:16:30 2023)
Report 'fp_mul': Design Report
Generated on Tue Jan 3 14:16:30 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 574   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 65    | 11.32      | 
| Inverters      | 42    | 7.31       | 
| Registers      | 176   | 30.66      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 24.91      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 574   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1275.2                 | 56.62           | 
| Buffers, Inverters | 77.672                 | 3.44            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 676   | 100        | 
| Orphaned        | 30    | 4.43       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 428   | 63.31      | 
| 2 Fanouts       | 147   | 21.74      | 
| 3-30 Fanouts    | 70    | 10.35      | 
| 30-127 Fanouts  | 1     | 0.14       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Tue Jan 3 14:16:30 2023
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| fp_mul | unfolded | 30     | 1         | 10        | 
------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |========== 1
45  |=============================== 3
50  |========================================================================= 7
55  |=============================== 3
60  |========================================= 4
65  |=============================== 3
70  | 0
75  |========== 1
80  |========== 1
85  |========== 1
90  |========== 1
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design fp_mul.
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=91.0857%).

WNS:0 TNS:0 TNDD:-67.0 WHS:0 THS:0 THDD:-29.0 SLEW:-35560 CAP:0.0 LEAKAGE:0.023924 DYNAMIC:0.879511 AREA:1275.2

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-67.0 WHS:0 THS:0 THDD:-29.0 SLEW:-35560 CAP:0.0 LEAKAGE:0.023924 DYNAMIC:0.879511 AREA:1275.2
info OPT227: Small number of overlapping cells expected after this whitespace driven optimize call. Run place_detail to legalize.
WNS:0 TNS:0 TNDD:-67.0 WHS:0 THS:0 THDD:-29.0 SLEW:-35560 CAP:0.0 LEAKAGE:0.023924 DYNAMIC:0.879511 AREA:1275.2

info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=91.0857%).


info DUM207: optimize: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition fp_mul old max-util 100 new max-util 100.
Report 'fp_mul': Design Report
Generated on Tue Jan 3 14:16:30 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 574   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 65    | 11.32      | 
| Inverters      | 42    | 7.31       | 
| Registers      | 176   | 30.66      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 24.91      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 574   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1275.2                 | 56.62           | 
| Buffers, Inverters | 77.672                 | 3.44            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 676   | 100        | 
| Orphaned        | 30    | 4.43       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 428   | 63.31      | 
| 2 Fanouts       | 147   | 21.74      | 
| 3-30 Fanouts    | 70    | 10.35      | 
| 30-127 Fanouts  | 1     | 0.14       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |========== 1
45  |=============================== 3
50  |========================================================================= 7
55  |=============================== 3
60  |========================================= 4
65  |=============================== 3
70  | 0
75  |========== 1
80  |========== 1
85  |========== 1
90  |========== 1
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 297M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 308M)
warning UI705: 'set_property -value' specified value was ignored.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 297M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 308M)
info CHK10: Checking placement...
info UI30: performing detailed placement on partition fp_mul (started at Tue Jan 3 14:16:30 2023)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 571 movable and 3 fixed cells in partition fp_mul
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 36 cut rows, with average utilization 56.3947%, utilization with cell bloats 56.3947%.
warning Too many high priority cells. They will not be preplaced.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP164: None of 173 fixed-origin cells were moved.
info DP111: Legalization summary: total movable cells: 571, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 571                 | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition fp_mul with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 296M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 308M)
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'fp_mul':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 5     | 
|-------------------------------+-------|
| Total Sequential cells        | 173   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 3     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 3     | 
-----------------------------------------


Found 3 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 3 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 0 pre-existing "fixed" Sequential leaf cells of clock networks
 173 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition fp_mul.

info CHK10: Checking placement...
info Found 398 movable and 176 fixed cells in partition fp_mul
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
Checking boundary overlap with partition: fp_mul; Nmacros=0; overlaps=0 : fpan/mcplace/mcpController.cpp@3946
info Report for partition fp_mul:
--------------------------------------------------------------------------------------------------------------
|                                              Placement Errors                                              |
|------------------------+-------+--------+------------------------------------------------------------------|
| Name                   | Count | Status | Description                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| not_placed             | 0     | Passed | Cell is not placed                                               | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_not_fixed        | 0     | Passed | Macro cell is not fixed                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| cannot_be_legalized    | 0     | Passed | Cell can't be legalized                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_region         | 0     | Passed | Cell is placed outside of its hard region or inside a prohibited | 
|                        |       |        | hard region                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_partition      | 0     | Passed | Cell is placed outside partition                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_boundary      | 0     | Passed | Cell is close to partition boundary                              | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_macro         | 0     | Passed | Cell is close to macro blockages                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_overlap          | 0     | Passed | Macros are overlapping each other                                | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_boundary_overlap | 0     | Passed | Macros are overlapping boundary                                  | 
--------------------------------------------------------------------------------------------------------------


info UI33: performed placement checks for 0 sec (CPU time: 0 sec; MEM: RSS - 296M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 308M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Tue Jan 3 14:16:30 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 678        | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 296M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 308M)
LVS cleaning progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Tue Jan 3 14:16:30 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 678        | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS cleaning for 0 sec (CPU time: 0 sec; MEM: RSS - 296M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 308M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Tue Jan 3 14:16:30 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 678        | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 296M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 308M)
info UI34: no objects were found for '*'
RRT info: Good news! There are no open nets.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 296M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 308M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 14:16:30 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 296M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 308M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 14:16:30 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 296M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 308M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 296M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 308M)
------------------------------------------------------------------------
|          MCMM variability report for design 'fp_mul' (pico)          |
|-----------------------+-------+-----+---------+------+-----+---------|
|                       | WNS   | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+-------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 608.0 | 0.0 | 0       | 36.0 | 0.0 | 0       | 
------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'twns' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   27 with    108 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 680  | 1933 | 
|-------------------+------+------|
| To be routed :    | 650  | 1930 | 
|-------------------+------+------|
|   - signal        | 650  | 1930 | 
|-------------------+------+------|
| To be skipped :   | 30   | 3    | 
|-------------------+------+------|
|   - less 2 pins   | 29   | 0    | 
|-------------------+------+------|
|   - tieoff        | 1    | 3    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 650  | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 494000 504000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.304590 min: 0.000000 avg: 0.124701
info metal2 layer density max: 0.159676 min: 0.000000 avg: 0.066316
info metal3 layer density max: 0.253045 min: 0.000000 avg: 0.076273
info metal4 layer density max: 0.063886 min: 0.000000 avg: 0.024853
info metal5 layer density max: 0.127429 min: 0.000000 avg: 0.036227
info metal6 layer density max: 0.500000 min: 0.000000 avg: 0.279033
info metal7 layer density max: 0.058000 min: 0.000000 avg: 0.036667
info metal8 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 50% 100% 
Processing metal2: 50% 100% 
Processing metal3: 50% 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 4 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims

'twns' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 296M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 308M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '4' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition fp_mul (started at Tue Jan 3 14:16:31 2023)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   27 with     53 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 680  | 1933 | 
|-------------------+------+------|
| To be routed :    | 651  | 1933 | 
|-------------------+------+------|
|   - signal        | 650  | 1930 | 
|-------------------+------+------|
|   - tieoff        | 1    | 3    | 
|-------------------+------+------|
| To be skipped :   | 29   | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 29   | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 650  | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 298M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 308M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 50% 100% 
Processing metal2: 50% 100% 
Processing metal3: 50% 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Tue Jan 3 14:16:31 2023
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 299M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 308M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '4' clock nets to 'false'
info UI34: no objects were found for '*'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 299M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 308M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 14:16:31 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 299M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 308M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 14:16:31 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 299M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 308M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 299M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 308M)
------------------------------------------------------------------------
|          MCMM variability report for design 'fp_mul' (pico)          |
|-----------------------+-------+-----+---------+------+-----+---------|
|                       | WNS   | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+-------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 608.0 | 0.0 | 0       | 36.0 | 0.0 | 0       | 
------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


--------------------------

No late violations left!

--------------------------
---------------------------

No early violations left!

---------------------------
RRT info: Stage 'iopt' completed successfully
RRT info: User event handler 'after iopt' completed successfully
RRT info: Start stage 'dvia'
RRT info: User event handler 'before dvia' completed successfully
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
error CONFIG3: Parameter with name 'dvia_clean_drc' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_pre_check' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_min_cost' was not found in config 'route_timing'.
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 20% 50% 70% 100% 
Processing via2: 30% 60% 100% 
Processing via3: 20% 50% 70% 100% 
Processing via4: 50% 100% 
Processing via5: 50% 100% 
Processing via6: 50% 100% 
Processing via7: 100% 
Processing via8: 100% 
Processing via9: 100% 

Incremental timing update of 5 nets

Report 'report_dfm_rvi': DFM via replacement report
Generated on Tue Jan 3 14:16:32 2023
  
--------------------------------------------------------------------------------------------
|                                DFM via replacement report                                |
|-------------------+-------+------+------+------+------+------+------+------+------+------|
|                   | Total | via1 | via2 | via3 | via4 | via5 | via6 | via7 | via8 | via9 | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Checked vias      | 5528  | 1916 | 3057 | 327  | 206  | 22   | 0    | 0    | 0    | 0    | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Replaced vias     | 5     | 3    | 2    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Replaced vias (%) | 0.09  | 0.16 | 0.07 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
--------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------------------
|                                       Via statistics in the design                                       |
|----------------------------+--------+-------+-------+-------+-------+--------+------+------+------+------|
|                            | TOTAL  | via1  | via2  | via3  | via4  | via5   | via6 | via7 | via8 | via9 | 
|----------------------------+--------+-------+-------+-------+-------+--------+------+------+------+------|
| Number of vias  (thousand) | 5.53   | 1.92  | 3.06  | 0.33  | 0.21  | 0.02   | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+--------+------+------+------+------|
| Vias (%)                   | 100.00 | 34.66 | 55.30 | 5.92  | 3.73  | 0.40   | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+--------+------+------+------+------|
| Single vias (%)            | 12.16  | 24.27 | 6.48  | 2.45  | 0.49  | 0.00   | 0    | 0    | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+--------+------+------+------+------|
| Double vias (%)            | 87.84  | 75.73 | 93.52 | 97.55 | 99.51 | 100.00 | 0    | 0    | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+--------+------+------+------+------|
| Multi vias (%)             | 0.00   | 0.00  | 0.00  | 0.00  | 0.00  | 0.00   | 0    | 0    | 0    | 0    | 
------------------------------------------------------------------------------------------------------------


info UI33: performed Via replacement for 0 sec (CPU time: 0 sec; MEM: RSS - 301M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 308M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '4' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT warning: User-specified value 'number_improved' for option 'drc_accept' overrides previous ''
RRT debug: Executing 'route_final -accept number_improved'
info UI30: performing final routing on partition fp_mul (started at Tue Jan 3 14:16:32 2023)
Start Final Routing in full DRC mode on 2 cpus
  with 'number' acceptance 

Routing Cell Library initialization ...
 core  lib cells:   27 with     53 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 680  | 1933 | 
|-------------------+------+------|
| To be routed :    | 651  | 1933 | 
|-------------------+------+------|
|   - signal        | 650  | 1930 | 
|-------------------+------+------|
|   - tieoff        | 1    | 3    | 
|-------------------+------+------|
| To be skipped :   | 29   | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 29   | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 650  | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 303M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 308M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 50% 100% 
Processing metal2: 50% 100% 
Processing metal3: 50% 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Tue Jan 3 14:16:32 2023
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 303M, CVMEM - 1762M, PVMEM - 1995M, PRSS - 308M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '4' clock nets to 'false'
info UI34: no objects were found for '*'
RRT info: Stage 'dvia' completed successfully
RRT info: User event handler 'after dvia' completed successfully
RRT info: Start stage 'dp'
RRT info: User event handler 'before dp' completed successfully
RRT info: Stage 'dp' skipped
RRT info: Start stage 'finish'
RRT info: User event handler 'before finish' completed successfully
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Stage 'finish' completed successfully
RRT info: User event handler 'after finish' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '4' clock nets to 'false'
info UI34: no objects were found for '*'
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_application -cpus 2
Nitro-SoC> # config_timing -cpus 2
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_global -argument messages -value normal
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument messages -value normal
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument messages -value normal
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_default_value -command route_si_repair -argument messages -value normal
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # write_db -data design -file dbs/route.db
Nitro-SoC> # save_db -directory dbs/route.db -overwrite true -data design -cpus 4 -description 
info UI36: Writing folded database file '/mnt/hgfs/shared/VLSI-Multipliers/Routing/Routing/Nitro/work/dbs/route.db'.
info Writing partitions...
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 303M, CVMEM - 1762M, PVMEM - 1995M)
Nitro-SoC> # config_shell -echo false
NRF info: Reports started Tue Jan 03 14:16:32 EET 2023
Report 'application': Application Report
Generated on Tue Jan 3 14:16:32 2023
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|-----------------------------------------------------------------------------------------|
| Total memory (MBytes)    | 1762                                                         | 
| Heap memory (MBytes)     | 1245                                                         | 
| Resident memory (MBytes) | 304                                                          | 
| CPU time (minutes)       | 1.22                                                         | 
| Elapsed time (minutes)   | 11.05                                                        | 
| Load Averages            | 0.53 0.20 0.19                                               | 
| Build                    | 1.68700.2.290                                                | 
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
| Calibre Version          | Calibre library v2019.2_14.13                                | 
| Computer Name            | localhost.localdomain                                        | 
| Cores                    | 4                                                            | 
| Frequency (GHz)          | 2.6                                                          | 
| Execution mode           | 64                                                           | 
| Process id               | 21619                                                        | 
| Interaction mode         | window                                                       | 
| Log file                 | LOGs/nitro.log                                               | 
| Journal file             | LOGs/nitro.jou                                               | 
| Working directory        | /mnt/hgfs/shared/VLSI-Multipliers/Routing/Routing/Nitro/     | 
|                          work/.nitro_tmp_localhost.localdomain_21619                  | 
-------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------
| Name                                                        | Value      | Default    | 
|-------------------------------------------------------------+------------+------------|
| cpus                                                        | 2          | 4          | 
| create_io_path_groups                                       | true       | false      | 
| create_clock_check_path_group                               | false      | false      | 
| derate_annotated_delays                                     | true       | true       | 
| disable_auto_clock_gating_checks                            | false      | false      | 
| disable_case_analysis                                       | false      | false      | 
| disable_clock_gating_checks                                 | false      | false      | 
| disable_recovery_removal_checks                             | false      | false      | 
| disable_seq_case_analysis                                   | true       | true       | 
| enable_clock_gating_propagate                               | true       | true       | 
| early_launch_at_borrowing_latches                           | false      | true       | 
| enable_default_for_cond_arcs                                | true       | true       | 
| enable_default_input_delays                                 | false      | true       | 
| enable_non_unate_clock_paths                                | true       | true       | 
| enable_path_segmentation                                    | true       | true       | 
| enable_port_clock_leaves                                    | false      | false      | 
| enable_preset_clear_arcs                                    | false      | false      | 
| enable_setup_independent_hold_checks                        | true       | true       | 
| estimated_delays                                            | false      | false      | 
| ignore_driving_cell_for_annotated_delays                    | true       | true       | 
| sdf_includes_si_delays                                      | false      | false      | 
| report_unconstrained_path                                   | false      | false      | 
| use_si_slew_for_max_transition                              | false      | false      | 
| zero_rc_delays                                              | false      | false      | 
| ignore_driving_cell_for_clock_ports                         | false      | false      | 
| use_annotated_cts_offsets                                   | false      | false      | 
| enable_skew_estimation                                      | false      | false      | 
| valid_skew_estimation                                       | false      | false      | 
| enable_ideal_clock_data_tags                                | true       | true       | 
| enable_clock_propagation_through_three_state_enable_pins    | false      | false      | 
| disable_sequential_generation_of_waveform_preserving_clocks | false      | false      | 
| capacitance_violation_threshold                             | 0          | -2         | 
| derate_output_delay                                         | false      | false      | 
| additive_regular_ocv_for_advanced_ocv                       | false      | false      | 
| clock_source_use_driver_arc                                 | true       | true       | 
| use_pin_specific_clock_latency_and_propagation              | true       | true       | 
| sdf_is_derated                                              | false      | false      | 
| use_worst_constraint_from_all_slew_permutations             | true       | true       | 
| use_worst_of_early_and_late_libs_constraint                 | true       | true       | 
| clock_enable_separate_rise_fall_pin_capacitance             | false      | false      | 
| data_enable_separate_rise_fall_pin_capacitance              | false      | false      | 
| timing_slew_propagation_mode                                | worst_slew | worst_slew | 
| gclock_source_network_num_master_registers                  | 1000000    | 1000000    | 
| alpine_timing_mode                                          | -1         | -1         | 
| parametric_ocv                                              | false      | false      | 
| parametric_ocv_corner_sigma                                 | 3          | 3          | 
| enforce_explicit_library_association_to_corners             | false      | false      | 
| enable_slew_variation                                       | true       | true       | 
| low_geometry                                                | false      | false      | 
| precise_waveform_analysis                                   | false      | false      | 
-----------------------------------------------------------------------------------------


NRF info: Writing Timing Summary Reports Tue Jan 03 14:16:32 EET 2023
NRF info: Writing Detailed Setup Timing Path Reports Tue Jan 03 14:16:32 EET 2023
NRF info: Writing Detailed Hold Timing Path Reports Tue Jan 03 14:16:32 EET 2023
NRF info: Writing Timing Drc Reports Tue Jan 03 14:16:32 EET 2023
NRF info: Writing Physical Reports Tue Jan 03 14:16:32 EET 2023
NRF info: Writing Power Reports Tue Jan 03 14:16:33 EET 2023
NRF info: Reports completed Tue Jan 03 14:16:33 EET 2023
info UI33: performed source of flow_scripts/3_route.tcl for 26 sec (CPU time: 28 sec; MEM: RSS - 305M, CVMEM - 1762M, PVMEM - 1995M)
