DECL|ADD_FOR_26MHZ|macro|ADD_FOR_26MHZ
DECL|ANT_LL|enumerator|ANT_LL = 2, /* Must match bit assignment in RADIO1_IRQ_SEL */
DECL|ANT_MODE|enumerator|ANT_MODE = 2,
DECL|AUX_PLL_DELAY|macro|AUX_PLL_DELAY
DECL|B0|macro|B0
DECL|B1|macro|B1
DECL|B2|macro|B2
DECL|B3|macro|B3
DECL|BLE_LL|enumerator|BLE_LL = 0, /* Must match bit assignment in RADIO1_IRQ_SEL */
DECL|BLE_MODE|enumerator|BLE_MODE = 0,
DECL|CALIBRATION_INVALID|enumerator|CALIBRATION_INVALID = 2,
DECL|CLOCK_MAIN|macro|CLOCK_MAIN
DECL|CLOCK_MAIN|macro|CLOCK_MAIN
DECL|DATA_PADDING_EN|macro|DATA_PADDING_EN
DECL|DATA_PADDING_EN|macro|DATA_PADDING_EN
DECL|DATA_PADDING_EN|macro|DATA_PADDING_EN
DECL|DATA_PADDING_EN|macro|DATA_PADDING_EN
DECL|DR_1MBPS|enumerator|DR_1MBPS = 0, /* Must match bit assignment in BITRATE field */
DECL|DR_250KBPS|enumerator|DR_250KBPS = 2, /* Must match bit assignment in BITRATE field */
DECL|DR_500KBPS|enumerator|DR_500KBPS = 1, /* Must match bit assignment in BITRATE field */
DECL|DR_UNASSIGNED|enumerator|DR_UNASSIGNED = 3, /* Must match bit assignment in BITRATE field */
DECL|END_OF_RX_WD_26MHZ|macro|END_OF_RX_WD_26MHZ
DECL|END_OF_RX_WD|macro|END_OF_RX_WD
DECL|END_OF_RX_WD|macro|END_OF_RX_WD
DECL|END_OF_RX_WU_26MHZ|macro|END_OF_RX_WU_26MHZ
DECL|END_OF_RX_WU|macro|END_OF_RX_WU
DECL|END_OF_TX_WD_NORAMP|macro|END_OF_TX_WD_NORAMP
DECL|END_OF_TX_WD|macro|END_OF_TX_WD
DECL|END_OF_TX_WD|macro|END_OF_TX_WD
DECL|END_OF_TX_WD|macro|END_OF_TX_WD
DECL|END_OF_TX_WU_NORAMP|macro|END_OF_TX_WU_NORAMP
DECL|END_OF_TX_WU|macro|END_OF_TX_WU
DECL|END_OF_TX_WU|macro|END_OF_TX_WU
DECL|END_OF_TX_WU|macro|END_OF_TX_WU
DECL|EXT_CLK_26_MHZ|enumerator|EXT_CLK_26_MHZ = 1,
DECL|EXT_CLK_32_MHZ|enumerator|EXT_CLK_32_MHZ = 0,
DECL|FAD_ENABLED|enumerator|FAD_ENABLED = 1,
DECL|FAD_LPPS_CTRL_T|typedef|} FAD_LPPS_CTRL_T;
DECL|FSL_XCVR_DRIVER_VERSION|macro|FSL_XCVR_DRIVER_VERSION
DECL|GENFSK_LL|enumerator|GENFSK_LL = 3, /* Must match bit assignment in RADIO1_IRQ_SEL */
DECL|GFSK_BT_0p3_h_0p5|enumerator|GFSK_BT_0p3_h_0p5 = 7, /* < BT=0.3, h=0.5 [ CS2 at 1MBPS data rate] */
DECL|GFSK_BT_0p5_h_0p32|enumerator|GFSK_BT_0p5_h_0p32 = 4, /* < BT=0.5, h=0.32*/
DECL|GFSK_BT_0p5_h_0p5|enumerator|GFSK_BT_0p5_h_0p5 = 3, /* < BT=0.5, h=0.5 [BLE at 1MBPS data rate; CS4 at 250KBPS data rate] */
DECL|GFSK_BT_0p5_h_0p7|enumerator|GFSK_BT_0p5_h_0p7 = 5, /* < BT=0.5, h=0.7 [ CS1 at 500KBPS data rate] */
DECL|GFSK_BT_0p5_h_1p0|enumerator|GFSK_BT_0p5_h_1p0 = 6, /* < BT=0.5, h=1.0 [ CS4 at 250KBPS data rate] */
DECL|GFSK_BT_0p7_h_0p5|enumerator|GFSK_BT_0p7_h_0p5 = 8, /* < BT=0.7, h=0.5 */
DECL|LPPS_ENABLED|enumerator|LPPS_ENABLED = 2
DECL|MSK|enumerator|MSK = 9,
DECL|NONE|enumerator|NONE = 0,
DECL|NO_ERRORS|enumerator|NO_ERRORS = 0,
DECL|NUM_RADIO_MODES|enumerator|NUM_RADIO_MODES = 10,
DECL|PA_RAMP_0|macro|PA_RAMP_0
DECL|PA_RAMP_1|macro|PA_RAMP_1
DECL|PA_RAMP_2|macro|PA_RAMP_2
DECL|PA_RAMP_3|macro|PA_RAMP_3
DECL|PA_RAMP_4|macro|PA_RAMP_4
DECL|PA_RAMP_5|macro|PA_RAMP_5
DECL|PA_RAMP_6|macro|PA_RAMP_6
DECL|PA_RAMP_7|macro|PA_RAMP_7
DECL|PA_RAMP_SEL|macro|PA_RAMP_SEL
DECL|PA_RAMP_SEL|macro|PA_RAMP_SEL
DECL|PA_RAMP_SEL|macro|PA_RAMP_SEL
DECL|PA_RAMP_SEL|macro|PA_RAMP_SEL
DECL|PA_RAMP_TIME|macro|PA_RAMP_TIME
DECL|PD_CYCLE_SLIP_TX_HI_ADJ|macro|PD_CYCLE_SLIP_TX_HI_ADJ
DECL|PD_CYCLE_SLIP_TX_HI_ADJ|macro|PD_CYCLE_SLIP_TX_HI_ADJ
DECL|PD_CYCLE_SLIP_TX_HI_ADJ|macro|PD_CYCLE_SLIP_TX_HI_ADJ
DECL|PD_CYCLE_SLIP_TX_LO_ADJ|macro|PD_CYCLE_SLIP_TX_LO_ADJ
DECL|PD_CYCLE_SLIP_TX_LO_ADJ|macro|PD_CYCLE_SLIP_TX_LO_ADJ
DECL|PD_CYCLE_SLIP_TX_LO_ADJ|macro|PD_CYCLE_SLIP_TX_LO_ADJ
DECL|PLL_CTUNE_FAIL|enumerator|PLL_CTUNE_FAIL = 1,
DECL|PLL_CYCLE_SLIP_FAIL|enumerator|PLL_CYCLE_SLIP_FAIL = 2,
DECL|PLL_FREQ_TARG_FAIL|enumerator|PLL_FREQ_TARG_FAIL = 4,
DECL|PLL_TSM_ABORT_FAIL|enumerator|PLL_TSM_ABORT_FAIL = 8,
DECL|PRESLOW_ENA|macro|PRESLOW_ENA
DECL|RW0PS|macro|RW0PS
DECL|RW1PS|macro|RW1PS
DECL|RW2PS|macro|RW2PS
DECL|RX_ON_DELAY_26MHZ|macro|RX_ON_DELAY_26MHZ
DECL|RX_ON_DELAY|macro|RX_ON_DELAY
DECL|RX_SYNTH_DELAY|macro|RX_SYNTH_DELAY
DECL|TRIM_BBA_DCOC_DAC_AT_INIT|macro|TRIM_BBA_DCOC_DAC_AT_INIT
DECL|TX_DIG_EN_ASSERT_MSK500|macro|TX_DIG_EN_ASSERT_MSK500
DECL|TX_DIG_EN_ASSERT|macro|TX_DIG_EN_ASSERT
DECL|TX_DIG_EN_TX_HI_ADJ|macro|TX_DIG_EN_TX_HI_ADJ
DECL|TX_DIG_EN_TX_HI_ADJ|macro|TX_DIG_EN_TX_HI_ADJ
DECL|TX_DIG_EN_TX_HI_ADJ|macro|TX_DIG_EN_TX_HI_ADJ
DECL|TX_DIG_EN_TX_HI_ADJ|macro|TX_DIG_EN_TX_HI_ADJ
DECL|TX_ON_DELAY|macro|TX_ON_DELAY
DECL|TX_RX_ON_DELAY_VAL_26MHZ|macro|TX_RX_ON_DELAY_VAL_26MHZ
DECL|TX_RX_ON_DELAY_VAL|macro|TX_RX_ON_DELAY_VAL
DECL|TX_RX_SYNTH_DELAY_VAL|macro|TX_RX_SYNTH_DELAY_VAL
DECL|TX_SYNTH_DELAY_ADJ|macro|TX_SYNTH_DELAY_ADJ
DECL|TX_SYNTH_DELAY_ADJ|macro|TX_SYNTH_DELAY_ADJ
DECL|TX_SYNTH_DELAY_ADJ|macro|TX_SYNTH_DELAY_ADJ
DECL|TX_SYNTH_DELAY|macro|TX_SYNTH_DELAY
DECL|UNASSIGNED_LL|enumerator|UNASSIGNED_LL = 4, /* Must match bit assignment in RADIO1_IRQ_SEL */
DECL|USE_DEFAULT_PRE_REF|macro|USE_DEFAULT_PRE_REF
DECL|WRONG_RADIO_ID_DETECTED|enumerator|WRONG_RADIO_ID_DETECTED = 1,
DECL|XCVR_COEX_HIGH_PRIO|enumerator|XCVR_COEX_HIGH_PRIO = 1
DECL|XCVR_COEX_LOW_PRIO|enumerator|XCVR_COEX_LOW_PRIO = 0,
DECL|XCVR_COEX_PRIORITY_T|typedef|} XCVR_COEX_PRIORITY_T;
DECL|XCVR_FIRST_INIT|enumerator|XCVR_FIRST_INIT = 1,
DECL|XCVR_INIT_MODE_CHG_T|typedef|} XCVR_INIT_MODE_CHG_T;
DECL|XCVR_MODE_CHANGE|enumerator|XCVR_MODE_CHANGE = 0,
DECL|XCVR_PANIC_ID_T|typedef|} XCVR_PANIC_ID_T;
DECL|ZGBE_TX_DIG_EN_ASSERT|macro|ZGBE_TX_DIG_EN_ASSERT
DECL|ZGBE_TX_DIG_EN_TX_HI_ADJ|macro|ZGBE_TX_DIG_EN_TX_HI_ADJ
DECL|ZGBE_TX_DIG_EN_TX_HI_ADJ|macro|ZGBE_TX_DIG_EN_TX_HI_ADJ
DECL|ZGBE_TX_DIG_EN_TX_HI_ADJ|macro|ZGBE_TX_DIG_EN_TX_HI_ADJ
DECL|ZIGBEE_LL|enumerator|ZIGBEE_LL = 1, /* Must match bit assignment in RADIO1_IRQ_SEL */
DECL|ZIGBEE_MODE|enumerator|ZIGBEE_MODE = 1,
DECL|_FAD_LPPS_CTRL|enum|typedef enum _FAD_LPPS_CTRL
DECL|_FSL_XCVR_H_|macro|_FSL_XCVR_H_
DECL|_XCVR_COEX_PRIORITY|enum|typedef enum _XCVR_COEX_PRIORITY
DECL|_XCVR_INIT_MODE_CHG|enum|typedef enum _XCVR_INIT_MODE_CHG
DECL|_XCVR_PANIC_ID|enum|typedef enum _XCVR_PANIC_ID
DECL|_data_rate|enum|typedef enum _data_rate
DECL|_ext_clock_config|enum|typedef enum _ext_clock_config
DECL|_healthStatus|enum|typedef enum _healthStatus
DECL|_link_layer|enum|typedef enum _link_layer
DECL|_radio_mode|enum|typedef enum _radio_mode
DECL|_xcvrStatus|enum|typedef enum _xcvrStatus
DECL|_xcvr_common_config|struct|typedef struct _xcvr_common_config
DECL|_xcvr_datarate_config|struct|typedef struct _xcvr_datarate_config
DECL|_xcvr_masked_init_32|struct|typedef struct _xcvr_masked_init_32
DECL|_xcvr_mode_config|struct|typedef struct _xcvr_mode_config
DECL|_xcvr_mode_datarate_config|struct|typedef struct _xcvr_mode_datarate_config
DECL|_xcvr_rx_chf_coeffs|struct|typedef struct _xcvr_rx_chf_coeffs
DECL|agc_ctrl_0_init|member|uint32_t agc_ctrl_0_init;
DECL|agc_ctrl_0_init|member|uint32_t agc_ctrl_0_init; /* NOTE: Common init and mode init will be OR'd together for AGC_CTRL_0 to form complete register initialization */
DECL|agc_ctrl_1_init_26mhz|member|uint32_t agc_ctrl_1_init_26mhz;
DECL|agc_ctrl_1_init_32mhz|member|uint32_t agc_ctrl_1_init_32mhz;
DECL|agc_ctrl_2_init_26mhz|member|uint32_t agc_ctrl_2_init_26mhz;
DECL|agc_ctrl_2_init_32mhz|member|uint32_t agc_ctrl_2_init_32mhz;
DECL|agc_ctrl_3_init|member|uint32_t agc_ctrl_3_init;
DECL|agc_gain_tbl_03_00_init|member|uint32_t agc_gain_tbl_03_00_init;
DECL|agc_gain_tbl_07_04_init|member|uint32_t agc_gain_tbl_07_04_init;
DECL|agc_gain_tbl_11_08_init|member|uint32_t agc_gain_tbl_11_08_init;
DECL|agc_gain_tbl_15_12_init|member|uint32_t agc_gain_tbl_15_12_init;
DECL|agc_gain_tbl_19_16_init|member|uint32_t agc_gain_tbl_19_16_init;
DECL|agc_gain_tbl_23_20_init|member|uint32_t agc_gain_tbl_23_20_init;
DECL|agc_gain_tbl_26_24_init|member|uint32_t agc_gain_tbl_26_24_init;
DECL|ana_rx_bba|member|xcvr_masked_init_32_t ana_rx_bba;
DECL|ana_rx_tza|member|xcvr_masked_init_32_t ana_rx_tza;
DECL|ana_sy_ctrl1|member|xcvr_masked_init_32_t ana_sy_ctrl1;
DECL|ana_sy_ctrl2|member|xcvr_masked_init_32_t ana_sy_ctrl2;
DECL|bba_res_tune_lin_val_10_8_init|member|uint32_t bba_res_tune_lin_val_10_8_init;
DECL|bba_res_tune_lin_val_3_0_init|member|uint32_t bba_res_tune_lin_val_3_0_init;
DECL|bba_res_tune_lin_val_7_4_init|member|uint32_t bba_res_tune_lin_val_7_4_init;
DECL|cca_ed_lqi_ctrl_0_init|member|uint32_t cca_ed_lqi_ctrl_0_init;
DECL|cca_ed_lqi_ctrl_1_init|member|uint32_t cca_ed_lqi_ctrl_1_init;
DECL|data_rate_t|typedef|} data_rate_t;
DECL|data_rate|member|data_rate_t data_rate;
DECL|data_rate|member|data_rate_t data_rate;
DECL|data_rate|member|data_rate_t data_rate;
DECL|dc_resid_ctrl_26mhz|member|uint32_t dc_resid_ctrl_26mhz;/* NOTE: This will be OR'd with common init for DCOC_RESID_CTRL to form complete register initialization */
DECL|dc_resid_ctrl_32mhz|member|uint32_t dc_resid_ctrl_32mhz;/* NOTE: This will be OR'd with common init for DCOC_RESID_CTRL to form complete register initialization */
DECL|dc_resid_ctrl_init|member|uint32_t dc_resid_ctrl_init; /* NOTE: This will be OR'd with datarate specific init for DCOC_RESID_CTRL to form complete register initialization */
DECL|dcoc_bba_step_init|member|uint32_t dcoc_bba_step_init;
DECL|dcoc_cal_gain_init|member|uint32_t dcoc_cal_gain_init;
DECL|dcoc_cal_iir_init_26mhz|member|uint32_t dcoc_cal_iir_init_26mhz;
DECL|dcoc_cal_iir_init_32mhz|member|uint32_t dcoc_cal_iir_init_32mhz;
DECL|dcoc_cal_rcp_init|member|uint32_t dcoc_cal_rcp_init;
DECL|dcoc_ctrl_0_init_26mhz|member|uint32_t dcoc_ctrl_0_init_26mhz; /* NOTE: This will be OR'd with common init for DCOC_CTRL_0 to form complete register initialization */
DECL|dcoc_ctrl_0_init_26mhz|member|uint32_t dcoc_ctrl_0_init_26mhz; /* NOTE: This will be OR'd with mode specific init for DCOC_CTRL_0 to form complete register initialization */
DECL|dcoc_ctrl_0_init_32mhz|member|uint32_t dcoc_ctrl_0_init_32mhz; /* NOTE: This will be OR'd with common init for DCOC_CTRL_0 to form complete register initialization */
DECL|dcoc_ctrl_0_init_32mhz|member|uint32_t dcoc_ctrl_0_init_32mhz; /* NOTE: This will be OR'd with mode specific init for DCOC_CTRL_0 to form complete register initialization */
DECL|dcoc_ctrl_1_init_26mhz|member|uint32_t dcoc_ctrl_1_init_26mhz; /* NOTE: This will be OR'd with common init for DCOC_CTRL_1 to form complete register initialization */
DECL|dcoc_ctrl_1_init_32mhz|member|uint32_t dcoc_ctrl_1_init_32mhz; /* NOTE: This will be OR'd with common init for DCOC_CTRL_1 to form complete register initialization */
DECL|dcoc_ctrl_1_init|member|uint32_t dcoc_ctrl_1_init;
DECL|dcoc_tza_step_00_init|member|uint32_t dcoc_tza_step_00_init;
DECL|dcoc_tza_step_01_init|member|uint32_t dcoc_tza_step_01_init;
DECL|dcoc_tza_step_02_init|member|uint32_t dcoc_tza_step_02_init;
DECL|dcoc_tza_step_03_init|member|uint32_t dcoc_tza_step_03_init;
DECL|dcoc_tza_step_04_init|member|uint32_t dcoc_tza_step_04_init;
DECL|dcoc_tza_step_05_init|member|uint32_t dcoc_tza_step_05_init;
DECL|dcoc_tza_step_06_init|member|uint32_t dcoc_tza_step_06_init;
DECL|dcoc_tza_step_07_init|member|uint32_t dcoc_tza_step_07_init;
DECL|dcoc_tza_step_08_init|member|uint32_t dcoc_tza_step_08_init;
DECL|dcoc_tza_step_09_init|member|uint32_t dcoc_tza_step_09_init;
DECL|dcoc_tza_step_10_init|member|uint32_t dcoc_tza_step_10_init;
DECL|end_of_seq_init_26mhz|member|uint32_t end_of_seq_init_26mhz;
DECL|end_of_seq_init_32mhz|member|uint32_t end_of_seq_init_32mhz;
DECL|ext_clock_config_t|typedef|} ext_clock_config_t;
DECL|gXcvrInvalidParameters_c|enumerator|gXcvrInvalidParameters_c,
DECL|gXcvrSuccess_c|enumerator|gXcvrSuccess_c = 0,
DECL|gXcvrTrimFailure_c|enumerator|gXcvrTrimFailure_c
DECL|gXcvrUnsupportedOperation_c|enumerator|gXcvrUnsupportedOperation_c,
DECL|healthStatus_t|typedef|} healthStatus_t;
DECL|init|member|uint32_t init;
DECL|link_layer_t|typedef|} link_layer_t;
DECL|lna_gain_lin_val_2_0_init|member|uint32_t lna_gain_lin_val_2_0_init;
DECL|lna_gain_lin_val_5_3_init|member|uint32_t lna_gain_lin_val_5_3_init;
DECL|lna_gain_lin_val_8_6_init|member|uint32_t lna_gain_lin_val_8_6_init;
DECL|lna_gain_lin_val_9_init|member|uint32_t lna_gain_lin_val_9_init;
DECL|lpps_ctrl_init|member|uint32_t lpps_ctrl_init;
DECL|mask|member|uint32_t mask;
DECL|pa_ramp_tbl_0_init|member|uint32_t pa_ramp_tbl_0_init;
DECL|pa_ramp_tbl_1_init|member|uint32_t pa_ramp_tbl_1_init;
DECL|panic_fptr|typedef|typedef void (*panic_fptr)(uint32_t panic_id, uint32_t location, uint32_t extra1, uint32_t extra2);
DECL|phy_cfg1_init|member|uint32_t phy_cfg1_init;
DECL|phy_cfg2_init|member|uint32_t phy_cfg2_init;
DECL|phy_el_cfg_init|member|uint32_t phy_el_cfg_init; /* Note: EL_ENABLE is set in xcvr_mode_config_t settings */
DECL|phy_el_cfg_init|member|uint32_t phy_el_cfg_init; /* Should leave EL_WIN_SIZE and EL_INTERVAL to the data_rate specific configuration */
DECL|phy_pre_ref0_init|member|uint32_t phy_pre_ref0_init;
DECL|phy_pre_ref1_init|member|uint32_t phy_pre_ref1_init;
DECL|phy_pre_ref2_init|member|uint32_t phy_pre_ref2_init;
DECL|pll_chan_map|member|uint32_t pll_chan_map;
DECL|pll_ctune_ctrl|member|uint32_t pll_ctune_ctrl;
DECL|pll_delay_match|member|uint32_t pll_delay_match;
DECL|pll_hpm_bump|member|uint32_t pll_hpm_bump;
DECL|pll_hpm_ctrl|member|uint32_t pll_hpm_ctrl;
DECL|pll_hpm_sdm_res|member|uint32_t pll_hpm_sdm_res;
DECL|pll_hpmcal_ctrl|member|uint32_t pll_hpmcal_ctrl;
DECL|pll_lock_detect|member|uint32_t pll_lock_detect;
DECL|pll_lpm_ctrl|member|uint32_t pll_lpm_ctrl;
DECL|pll_lpm_sdm_ctrl1|member|uint32_t pll_lpm_sdm_ctrl1;
DECL|pll_mod_ctrl|member|uint32_t pll_mod_ctrl;
DECL|radio_mode_t|typedef|} radio_mode_t;
DECL|radio_mode|member|radio_mode_t radio_mode;
DECL|radio_mode|member|radio_mode_t radio_mode;
DECL|radio_mode|member|radio_mode_t radio_mode;
DECL|recycle_count_init_26mhz|member|uint32_t recycle_count_init_26mhz;
DECL|recycle_count_init_32mhz|member|uint32_t recycle_count_init_32mhz;
DECL|rf_dft_bist_1|member|uint32_t rf_dft_bist_1;
DECL|rf_dft_bist_2|member|uint32_t rf_dft_bist_2;
DECL|rssi_ctrl_0_init|member|uint32_t rssi_ctrl_0_init;
DECL|rx_chf_coef_0|member|uint16_t rx_chf_coef_0; /* < 6 bit two's complement stored in a uint16_t */
DECL|rx_chf_coef_10|member|uint16_t rx_chf_coef_10; /* < 10 bit two's complement stored in a uint16_t */
DECL|rx_chf_coef_11|member|uint16_t rx_chf_coef_11; /* < 10 bit two's complement stored in a uint16_t */
DECL|rx_chf_coef_1|member|uint16_t rx_chf_coef_1; /* < 6 bit two's complement stored in a uint16_t */
DECL|rx_chf_coef_2|member|uint16_t rx_chf_coef_2; /* < 7 bit two's complement stored in a uint16_t */
DECL|rx_chf_coef_3|member|uint16_t rx_chf_coef_3; /* < 7 bit two's complement stored in a uint16_t */
DECL|rx_chf_coef_4|member|uint16_t rx_chf_coef_4; /* < 7 bit two's complement stored in a uint16_t */
DECL|rx_chf_coef_5|member|uint16_t rx_chf_coef_5; /* < 7 bit two's complement stored in a uint16_t */
DECL|rx_chf_coef_6|member|uint16_t rx_chf_coef_6; /* < 8 bit two's complement stored in a uint16_t */
DECL|rx_chf_coef_7|member|uint16_t rx_chf_coef_7; /* < 8 bit two's complement stored in a uint16_t */
DECL|rx_chf_coef_8|member|uint16_t rx_chf_coef_8; /* < 9 bit two's complement stored in a uint16_t */
DECL|rx_chf_coef_9|member|uint16_t rx_chf_coef_9; /* < 9 bit two's complement stored in a uint16_t */
DECL|rx_chf_coeffs_26mhz|member|xcvr_rx_chf_coeffs_t rx_chf_coeffs_26mhz; /* 26MHz ext clk */
DECL|rx_chf_coeffs_32mhz|member|xcvr_rx_chf_coeffs_t rx_chf_coeffs_32mhz; /* 32MHz ext clk */
DECL|rx_dig_ctrl_init_26mhz|member|uint32_t rx_dig_ctrl_init_26mhz; /* NOTE: Common init, mode init, and datarate init will be OR'd together for RX_DIG_CTRL to form complete register initialization */
DECL|rx_dig_ctrl_init_26mhz|member|uint32_t rx_dig_ctrl_init_26mhz; /* NOTE: Common init, mode init, and datarate init will be OR'd together for RX_DIG_CTRL to form complete register initialization */
DECL|rx_dig_ctrl_init_32mhz|member|uint32_t rx_dig_ctrl_init_32mhz; /* NOTE: Common init, mode init, and datarate init will be OR'd together for RX_DIG_CTRL to form complete register initialization */
DECL|rx_dig_ctrl_init_32mhz|member|uint32_t rx_dig_ctrl_init_32mhz; /* NOTE: Common init, mode init, and datarate init will be OR'd together for RX_DIG_CTRL to form complete register initialization */
DECL|rx_dig_ctrl_init|member|uint32_t rx_dig_ctrl_init; /* NOTE: Common init, mode init, and datarate init will be OR'd together for RX_DIG_CTRL to form complete register initialization */
DECL|rx_rccal_ctrl_0|member|uint32_t rx_rccal_ctrl_0;
DECL|rx_rccal_ctrl_1|member|uint32_t rx_rccal_ctrl_1;
DECL|scgc5_clock_ena_bits|member|uint32_t scgc5_clock_ena_bits;
DECL|tsm_ctrl|member|uint32_t tsm_ctrl;
DECL|tsm_fast_ctrl2_init_26mhz|member|uint32_t tsm_fast_ctrl2_init_26mhz;
DECL|tsm_fast_ctrl2_init_32mhz|member|uint32_t tsm_fast_ctrl2_init_32mhz;
DECL|tsm_ovrd2_init|member|uint32_t tsm_ovrd2_init;
DECL|tsm_timing_00_init|member|uint32_t tsm_timing_00_init;
DECL|tsm_timing_01_init|member|uint32_t tsm_timing_01_init;
DECL|tsm_timing_02_init|member|uint32_t tsm_timing_02_init;
DECL|tsm_timing_03_init|member|uint32_t tsm_timing_03_init;
DECL|tsm_timing_04_init|member|uint32_t tsm_timing_04_init;
DECL|tsm_timing_05_init|member|uint32_t tsm_timing_05_init;
DECL|tsm_timing_06_init|member|uint32_t tsm_timing_06_init;
DECL|tsm_timing_07_init|member|uint32_t tsm_timing_07_init;
DECL|tsm_timing_08_init|member|uint32_t tsm_timing_08_init;
DECL|tsm_timing_09_init|member|uint32_t tsm_timing_09_init;
DECL|tsm_timing_10_init|member|uint32_t tsm_timing_10_init;
DECL|tsm_timing_11_init|member|uint32_t tsm_timing_11_init;
DECL|tsm_timing_12_init|member|uint32_t tsm_timing_12_init;
DECL|tsm_timing_13_init|member|uint32_t tsm_timing_13_init;
DECL|tsm_timing_14_init_26mhz|member|uint32_t tsm_timing_14_init_26mhz; /* tsm_timing_14 has mode specific LSbyte (both LS bytes) */
DECL|tsm_timing_14_init_32mhz|member|uint32_t tsm_timing_14_init_32mhz; /* tsm_timing_14 has mode specific LSbyte (both LS bytes) */
DECL|tsm_timing_15_init|member|uint32_t tsm_timing_15_init;
DECL|tsm_timing_16_init_26mhz|member|uint32_t tsm_timing_16_init_26mhz;
DECL|tsm_timing_16_init_32mhz|member|uint32_t tsm_timing_16_init_32mhz;
DECL|tsm_timing_17_init|member|uint32_t tsm_timing_17_init;
DECL|tsm_timing_18_init|member|uint32_t tsm_timing_18_init;
DECL|tsm_timing_19_init|member|uint32_t tsm_timing_19_init;
DECL|tsm_timing_20_init|member|uint32_t tsm_timing_20_init;
DECL|tsm_timing_21_init|member|uint32_t tsm_timing_21_init;
DECL|tsm_timing_22_init|member|uint32_t tsm_timing_22_init;
DECL|tsm_timing_23_init|member|uint32_t tsm_timing_23_init;
DECL|tsm_timing_24_init|member|uint32_t tsm_timing_24_init;
DECL|tsm_timing_25_init_26mhz|member|uint32_t tsm_timing_25_init_26mhz;
DECL|tsm_timing_25_init_32mhz|member|uint32_t tsm_timing_25_init_32mhz;
DECL|tsm_timing_26_init|member|uint32_t tsm_timing_26_init;
DECL|tsm_timing_27_init_26mhz|member|uint32_t tsm_timing_27_init_26mhz;
DECL|tsm_timing_27_init_32mhz|member|uint32_t tsm_timing_27_init_32mhz;
DECL|tsm_timing_28_init_26mhz|member|uint32_t tsm_timing_28_init_26mhz;
DECL|tsm_timing_28_init_32mhz|member|uint32_t tsm_timing_28_init_32mhz;
DECL|tsm_timing_29_init_26mhz|member|uint32_t tsm_timing_29_init_26mhz;
DECL|tsm_timing_29_init_32mhz|member|uint32_t tsm_timing_29_init_32mhz;
DECL|tsm_timing_30_init_26mhz|member|uint32_t tsm_timing_30_init_26mhz;
DECL|tsm_timing_30_init_32mhz|member|uint32_t tsm_timing_30_init_32mhz;
DECL|tsm_timing_31_init_26mhz|member|uint32_t tsm_timing_31_init_26mhz;
DECL|tsm_timing_31_init_32mhz|member|uint32_t tsm_timing_31_init_32mhz;
DECL|tsm_timing_32_init_26mhz|member|uint32_t tsm_timing_32_init_26mhz;
DECL|tsm_timing_32_init_32mhz|member|uint32_t tsm_timing_32_init_32mhz;
DECL|tsm_timing_33_init_26mhz|member|uint32_t tsm_timing_33_init_26mhz;
DECL|tsm_timing_33_init_32mhz|member|uint32_t tsm_timing_33_init_32mhz;
DECL|tsm_timing_34_init|member|uint32_t tsm_timing_34_init;
DECL|tsm_timing_35_init|member|uint32_t tsm_timing_35_init; /* Only the LSbyte is mode specific */
DECL|tsm_timing_35_init|member|uint32_t tsm_timing_35_init; /* tsm_timing_35 has a mode specific LSbyte*/
DECL|tsm_timing_36_init_26mhz|member|uint32_t tsm_timing_36_init_26mhz;
DECL|tsm_timing_36_init_32mhz|member|uint32_t tsm_timing_36_init_32mhz;
DECL|tsm_timing_37_init_26mhz|member|uint32_t tsm_timing_37_init_26mhz;
DECL|tsm_timing_37_init_32mhz|member|uint32_t tsm_timing_37_init_32mhz;
DECL|tsm_timing_38_init|member|uint32_t tsm_timing_38_init;
DECL|tsm_timing_39_init_26mhz|member|uint32_t tsm_timing_39_init_26mhz;
DECL|tsm_timing_39_init_32mhz|member|uint32_t tsm_timing_39_init_32mhz;
DECL|tsm_timing_40_init_26mhz|member|uint32_t tsm_timing_40_init_26mhz;
DECL|tsm_timing_40_init_32mhz|member|uint32_t tsm_timing_40_init_32mhz;
DECL|tsm_timing_41_init_26mhz|member|uint32_t tsm_timing_41_init_26mhz;
DECL|tsm_timing_41_init_32mhz|member|uint32_t tsm_timing_41_init_32mhz;
DECL|tsm_timing_51_init|member|uint32_t tsm_timing_51_init;
DECL|tsm_timing_52_init_26mhz|member|uint32_t tsm_timing_52_init_26mhz;
DECL|tsm_timing_52_init_32mhz|member|uint32_t tsm_timing_52_init_32mhz;
DECL|tsm_timing_53_init|member|uint32_t tsm_timing_53_init;
DECL|tsm_timing_54_init_26mhz|member|uint32_t tsm_timing_54_init_26mhz;
DECL|tsm_timing_54_init_32mhz|member|uint32_t tsm_timing_54_init_32mhz;
DECL|tsm_timing_55_init_26mhz|member|uint32_t tsm_timing_55_init_26mhz;
DECL|tsm_timing_55_init_32mhz|member|uint32_t tsm_timing_55_init_32mhz;
DECL|tsm_timing_56_init_26mhz|member|uint32_t tsm_timing_56_init_26mhz;
DECL|tsm_timing_56_init_32mhz|member|uint32_t tsm_timing_56_init_32mhz;
DECL|tsm_timing_57_init|member|uint32_t tsm_timing_57_init;
DECL|tsm_timing_58_init|member|uint32_t tsm_timing_58_init;
DECL|tx_ctrl|member|uint32_t tx_ctrl;
DECL|tx_data_padding|member|uint32_t tx_data_padding;
DECL|tx_dft_pattern|member|uint32_t tx_dft_pattern;
DECL|tx_fsk_scale_26mhz|member|uint32_t tx_fsk_scale_26mhz; /* Only used by MSK mode, but dependent on datarate */
DECL|tx_fsk_scale_32mhz|member|uint32_t tx_fsk_scale_32mhz; /* Only used by MSK mode, but dependent on datarate */
DECL|tx_gfsk_coeff1_26mhz|member|uint32_t tx_gfsk_coeff1_26mhz;
DECL|tx_gfsk_coeff1_32mhz|member|uint32_t tx_gfsk_coeff1_32mhz;
DECL|tx_gfsk_coeff2_26mhz|member|uint32_t tx_gfsk_coeff2_26mhz;
DECL|tx_gfsk_coeff2_32mhz|member|uint32_t tx_gfsk_coeff2_32mhz;
DECL|tx_gfsk_ctrl|member|uint32_t tx_gfsk_ctrl;
DECL|xcvrStatus_t|typedef|} xcvrStatus_t;
DECL|xcvr_common_config_t|typedef|} xcvr_common_config_t;
DECL|xcvr_ctrl|member|xcvr_masked_init_32_t xcvr_ctrl;
DECL|xcvr_currConfig_tag|struct|typedef struct xcvr_currConfig_tag
DECL|xcvr_currConfig_t|typedef|} xcvr_currConfig_t;
DECL|xcvr_datarate_config_t|typedef|} xcvr_datarate_config_t;
DECL|xcvr_masked_init_32_t|typedef|} xcvr_masked_init_32_t;
DECL|xcvr_mode_config_t|typedef|} xcvr_mode_config_t;
DECL|xcvr_mode_datarate_config_t|typedef|} xcvr_mode_datarate_config_t;
DECL|xcvr_rx_chf_coeffs_t|typedef|} xcvr_rx_chf_coeffs_t;
