
STM32G050K8T6_StepCounter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005c7c  080000b4  080000b4  000010b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000950  08005d30  08005d30  00006d30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006680  08006680  0000805c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08006680  08006680  0000805c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08006680  08006680  0000805c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006680  08006680  00007680  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006684  08006684  00007684  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08006688  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007f0  2000005c  080066e4  0000805c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000084c  080066e4  0000884c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000805c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017d36  00000000  00000000  00008084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ec2  00000000  00000000  0001fdba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001598  00000000  00000000  00022c80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001108  00000000  00000000  00024218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018b97  00000000  00000000  00025320  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a0f3  00000000  00000000  0003deb7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009c9da  00000000  00000000  00057faa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f4984  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000054a0  00000000  00000000  000f49c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  000f9e68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b4 <__do_global_dtors_aux>:
 80000b4:	b510      	push	{r4, lr}
 80000b6:	4c06      	ldr	r4, [pc, #24]	@ (80000d0 <__do_global_dtors_aux+0x1c>)
 80000b8:	7823      	ldrb	r3, [r4, #0]
 80000ba:	2b00      	cmp	r3, #0
 80000bc:	d107      	bne.n	80000ce <__do_global_dtors_aux+0x1a>
 80000be:	4b05      	ldr	r3, [pc, #20]	@ (80000d4 <__do_global_dtors_aux+0x20>)
 80000c0:	2b00      	cmp	r3, #0
 80000c2:	d002      	beq.n	80000ca <__do_global_dtors_aux+0x16>
 80000c4:	4804      	ldr	r0, [pc, #16]	@ (80000d8 <__do_global_dtors_aux+0x24>)
 80000c6:	e000      	b.n	80000ca <__do_global_dtors_aux+0x16>
 80000c8:	bf00      	nop
 80000ca:	2301      	movs	r3, #1
 80000cc:	7023      	strb	r3, [r4, #0]
 80000ce:	bd10      	pop	{r4, pc}
 80000d0:	2000005c 	.word	0x2000005c
 80000d4:	00000000 	.word	0x00000000
 80000d8:	08005d18 	.word	0x08005d18

080000dc <frame_dummy>:
 80000dc:	4b04      	ldr	r3, [pc, #16]	@ (80000f0 <frame_dummy+0x14>)
 80000de:	b510      	push	{r4, lr}
 80000e0:	2b00      	cmp	r3, #0
 80000e2:	d003      	beq.n	80000ec <frame_dummy+0x10>
 80000e4:	4903      	ldr	r1, [pc, #12]	@ (80000f4 <frame_dummy+0x18>)
 80000e6:	4804      	ldr	r0, [pc, #16]	@ (80000f8 <frame_dummy+0x1c>)
 80000e8:	e000      	b.n	80000ec <frame_dummy+0x10>
 80000ea:	bf00      	nop
 80000ec:	bd10      	pop	{r4, pc}
 80000ee:	46c0      	nop			@ (mov r8, r8)
 80000f0:	00000000 	.word	0x00000000
 80000f4:	20000060 	.word	0x20000060
 80000f8:	08005d18 	.word	0x08005d18

080000fc <__gnu_thumb1_case_shi>:
 80000fc:	b403      	push	{r0, r1}
 80000fe:	4671      	mov	r1, lr
 8000100:	0849      	lsrs	r1, r1, #1
 8000102:	0040      	lsls	r0, r0, #1
 8000104:	0049      	lsls	r1, r1, #1
 8000106:	5e09      	ldrsh	r1, [r1, r0]
 8000108:	0049      	lsls	r1, r1, #1
 800010a:	448e      	add	lr, r1
 800010c:	bc03      	pop	{r0, r1}
 800010e:	4770      	bx	lr

08000110 <__udivsi3>:
 8000110:	2200      	movs	r2, #0
 8000112:	0843      	lsrs	r3, r0, #1
 8000114:	428b      	cmp	r3, r1
 8000116:	d374      	bcc.n	8000202 <__udivsi3+0xf2>
 8000118:	0903      	lsrs	r3, r0, #4
 800011a:	428b      	cmp	r3, r1
 800011c:	d35f      	bcc.n	80001de <__udivsi3+0xce>
 800011e:	0a03      	lsrs	r3, r0, #8
 8000120:	428b      	cmp	r3, r1
 8000122:	d344      	bcc.n	80001ae <__udivsi3+0x9e>
 8000124:	0b03      	lsrs	r3, r0, #12
 8000126:	428b      	cmp	r3, r1
 8000128:	d328      	bcc.n	800017c <__udivsi3+0x6c>
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d30d      	bcc.n	800014c <__udivsi3+0x3c>
 8000130:	22ff      	movs	r2, #255	@ 0xff
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	ba12      	rev	r2, r2
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d302      	bcc.n	8000142 <__udivsi3+0x32>
 800013c:	1212      	asrs	r2, r2, #8
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	d065      	beq.n	800020e <__udivsi3+0xfe>
 8000142:	0b03      	lsrs	r3, r0, #12
 8000144:	428b      	cmp	r3, r1
 8000146:	d319      	bcc.n	800017c <__udivsi3+0x6c>
 8000148:	e000      	b.n	800014c <__udivsi3+0x3c>
 800014a:	0a09      	lsrs	r1, r1, #8
 800014c:	0bc3      	lsrs	r3, r0, #15
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x46>
 8000152:	03cb      	lsls	r3, r1, #15
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b83      	lsrs	r3, r0, #14
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x52>
 800015e:	038b      	lsls	r3, r1, #14
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b43      	lsrs	r3, r0, #13
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x5e>
 800016a:	034b      	lsls	r3, r1, #13
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b03      	lsrs	r3, r0, #12
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x6a>
 8000176:	030b      	lsls	r3, r1, #12
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0ac3      	lsrs	r3, r0, #11
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x76>
 8000182:	02cb      	lsls	r3, r1, #11
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a83      	lsrs	r3, r0, #10
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x82>
 800018e:	028b      	lsls	r3, r1, #10
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a43      	lsrs	r3, r0, #9
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x8e>
 800019a:	024b      	lsls	r3, r1, #9
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a03      	lsrs	r3, r0, #8
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x9a>
 80001a6:	020b      	lsls	r3, r1, #8
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	d2cd      	bcs.n	800014a <__udivsi3+0x3a>
 80001ae:	09c3      	lsrs	r3, r0, #7
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xa8>
 80001b4:	01cb      	lsls	r3, r1, #7
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0983      	lsrs	r3, r0, #6
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xb4>
 80001c0:	018b      	lsls	r3, r1, #6
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0943      	lsrs	r3, r0, #5
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xc0>
 80001cc:	014b      	lsls	r3, r1, #5
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0903      	lsrs	r3, r0, #4
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xcc>
 80001d8:	010b      	lsls	r3, r1, #4
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	08c3      	lsrs	r3, r0, #3
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xd8>
 80001e4:	00cb      	lsls	r3, r1, #3
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0883      	lsrs	r3, r0, #2
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xe4>
 80001f0:	008b      	lsls	r3, r1, #2
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0843      	lsrs	r3, r0, #1
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xf0>
 80001fc:	004b      	lsls	r3, r1, #1
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	1a41      	subs	r1, r0, r1
 8000204:	d200      	bcs.n	8000208 <__udivsi3+0xf8>
 8000206:	4601      	mov	r1, r0
 8000208:	4152      	adcs	r2, r2
 800020a:	4610      	mov	r0, r2
 800020c:	4770      	bx	lr
 800020e:	e7ff      	b.n	8000210 <__udivsi3+0x100>
 8000210:	b501      	push	{r0, lr}
 8000212:	2000      	movs	r0, #0
 8000214:	f000 f8f0 	bl	80003f8 <__aeabi_idiv0>
 8000218:	bd02      	pop	{r1, pc}
 800021a:	46c0      	nop			@ (mov r8, r8)

0800021c <__aeabi_uidivmod>:
 800021c:	2900      	cmp	r1, #0
 800021e:	d0f7      	beq.n	8000210 <__udivsi3+0x100>
 8000220:	e776      	b.n	8000110 <__udivsi3>
 8000222:	4770      	bx	lr

08000224 <__divsi3>:
 8000224:	4603      	mov	r3, r0
 8000226:	430b      	orrs	r3, r1
 8000228:	d47f      	bmi.n	800032a <__divsi3+0x106>
 800022a:	2200      	movs	r2, #0
 800022c:	0843      	lsrs	r3, r0, #1
 800022e:	428b      	cmp	r3, r1
 8000230:	d374      	bcc.n	800031c <__divsi3+0xf8>
 8000232:	0903      	lsrs	r3, r0, #4
 8000234:	428b      	cmp	r3, r1
 8000236:	d35f      	bcc.n	80002f8 <__divsi3+0xd4>
 8000238:	0a03      	lsrs	r3, r0, #8
 800023a:	428b      	cmp	r3, r1
 800023c:	d344      	bcc.n	80002c8 <__divsi3+0xa4>
 800023e:	0b03      	lsrs	r3, r0, #12
 8000240:	428b      	cmp	r3, r1
 8000242:	d328      	bcc.n	8000296 <__divsi3+0x72>
 8000244:	0c03      	lsrs	r3, r0, #16
 8000246:	428b      	cmp	r3, r1
 8000248:	d30d      	bcc.n	8000266 <__divsi3+0x42>
 800024a:	22ff      	movs	r2, #255	@ 0xff
 800024c:	0209      	lsls	r1, r1, #8
 800024e:	ba12      	rev	r2, r2
 8000250:	0c03      	lsrs	r3, r0, #16
 8000252:	428b      	cmp	r3, r1
 8000254:	d302      	bcc.n	800025c <__divsi3+0x38>
 8000256:	1212      	asrs	r2, r2, #8
 8000258:	0209      	lsls	r1, r1, #8
 800025a:	d065      	beq.n	8000328 <__divsi3+0x104>
 800025c:	0b03      	lsrs	r3, r0, #12
 800025e:	428b      	cmp	r3, r1
 8000260:	d319      	bcc.n	8000296 <__divsi3+0x72>
 8000262:	e000      	b.n	8000266 <__divsi3+0x42>
 8000264:	0a09      	lsrs	r1, r1, #8
 8000266:	0bc3      	lsrs	r3, r0, #15
 8000268:	428b      	cmp	r3, r1
 800026a:	d301      	bcc.n	8000270 <__divsi3+0x4c>
 800026c:	03cb      	lsls	r3, r1, #15
 800026e:	1ac0      	subs	r0, r0, r3
 8000270:	4152      	adcs	r2, r2
 8000272:	0b83      	lsrs	r3, r0, #14
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x58>
 8000278:	038b      	lsls	r3, r1, #14
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b43      	lsrs	r3, r0, #13
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x64>
 8000284:	034b      	lsls	r3, r1, #13
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b03      	lsrs	r3, r0, #12
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x70>
 8000290:	030b      	lsls	r3, r1, #12
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0ac3      	lsrs	r3, r0, #11
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x7c>
 800029c:	02cb      	lsls	r3, r1, #11
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0a83      	lsrs	r3, r0, #10
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x88>
 80002a8:	028b      	lsls	r3, r1, #10
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a43      	lsrs	r3, r0, #9
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x94>
 80002b4:	024b      	lsls	r3, r1, #9
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a03      	lsrs	r3, r0, #8
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0xa0>
 80002c0:	020b      	lsls	r3, r1, #8
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	d2cd      	bcs.n	8000264 <__divsi3+0x40>
 80002c8:	09c3      	lsrs	r3, r0, #7
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d301      	bcc.n	80002d2 <__divsi3+0xae>
 80002ce:	01cb      	lsls	r3, r1, #7
 80002d0:	1ac0      	subs	r0, r0, r3
 80002d2:	4152      	adcs	r2, r2
 80002d4:	0983      	lsrs	r3, r0, #6
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xba>
 80002da:	018b      	lsls	r3, r1, #6
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0943      	lsrs	r3, r0, #5
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xc6>
 80002e6:	014b      	lsls	r3, r1, #5
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0903      	lsrs	r3, r0, #4
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xd2>
 80002f2:	010b      	lsls	r3, r1, #4
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	08c3      	lsrs	r3, r0, #3
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xde>
 80002fe:	00cb      	lsls	r3, r1, #3
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0883      	lsrs	r3, r0, #2
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xea>
 800030a:	008b      	lsls	r3, r1, #2
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0843      	lsrs	r3, r0, #1
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xf6>
 8000316:	004b      	lsls	r3, r1, #1
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	1a41      	subs	r1, r0, r1
 800031e:	d200      	bcs.n	8000322 <__divsi3+0xfe>
 8000320:	4601      	mov	r1, r0
 8000322:	4152      	adcs	r2, r2
 8000324:	4610      	mov	r0, r2
 8000326:	4770      	bx	lr
 8000328:	e05d      	b.n	80003e6 <__divsi3+0x1c2>
 800032a:	0fca      	lsrs	r2, r1, #31
 800032c:	d000      	beq.n	8000330 <__divsi3+0x10c>
 800032e:	4249      	negs	r1, r1
 8000330:	1003      	asrs	r3, r0, #32
 8000332:	d300      	bcc.n	8000336 <__divsi3+0x112>
 8000334:	4240      	negs	r0, r0
 8000336:	4053      	eors	r3, r2
 8000338:	2200      	movs	r2, #0
 800033a:	469c      	mov	ip, r3
 800033c:	0903      	lsrs	r3, r0, #4
 800033e:	428b      	cmp	r3, r1
 8000340:	d32d      	bcc.n	800039e <__divsi3+0x17a>
 8000342:	0a03      	lsrs	r3, r0, #8
 8000344:	428b      	cmp	r3, r1
 8000346:	d312      	bcc.n	800036e <__divsi3+0x14a>
 8000348:	22fc      	movs	r2, #252	@ 0xfc
 800034a:	0189      	lsls	r1, r1, #6
 800034c:	ba12      	rev	r2, r2
 800034e:	0a03      	lsrs	r3, r0, #8
 8000350:	428b      	cmp	r3, r1
 8000352:	d30c      	bcc.n	800036e <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d308      	bcc.n	800036e <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	1192      	asrs	r2, r2, #6
 8000360:	428b      	cmp	r3, r1
 8000362:	d304      	bcc.n	800036e <__divsi3+0x14a>
 8000364:	0189      	lsls	r1, r1, #6
 8000366:	d03a      	beq.n	80003de <__divsi3+0x1ba>
 8000368:	1192      	asrs	r2, r2, #6
 800036a:	e000      	b.n	800036e <__divsi3+0x14a>
 800036c:	0989      	lsrs	r1, r1, #6
 800036e:	09c3      	lsrs	r3, r0, #7
 8000370:	428b      	cmp	r3, r1
 8000372:	d301      	bcc.n	8000378 <__divsi3+0x154>
 8000374:	01cb      	lsls	r3, r1, #7
 8000376:	1ac0      	subs	r0, r0, r3
 8000378:	4152      	adcs	r2, r2
 800037a:	0983      	lsrs	r3, r0, #6
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x160>
 8000380:	018b      	lsls	r3, r1, #6
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0943      	lsrs	r3, r0, #5
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x16c>
 800038c:	014b      	lsls	r3, r1, #5
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0903      	lsrs	r3, r0, #4
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x178>
 8000398:	010b      	lsls	r3, r1, #4
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	08c3      	lsrs	r3, r0, #3
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x184>
 80003a4:	00cb      	lsls	r3, r1, #3
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0883      	lsrs	r3, r0, #2
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x190>
 80003b0:	008b      	lsls	r3, r1, #2
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	d2d9      	bcs.n	800036c <__divsi3+0x148>
 80003b8:	0843      	lsrs	r3, r0, #1
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d301      	bcc.n	80003c2 <__divsi3+0x19e>
 80003be:	004b      	lsls	r3, r1, #1
 80003c0:	1ac0      	subs	r0, r0, r3
 80003c2:	4152      	adcs	r2, r2
 80003c4:	1a41      	subs	r1, r0, r1
 80003c6:	d200      	bcs.n	80003ca <__divsi3+0x1a6>
 80003c8:	4601      	mov	r1, r0
 80003ca:	4663      	mov	r3, ip
 80003cc:	4152      	adcs	r2, r2
 80003ce:	105b      	asrs	r3, r3, #1
 80003d0:	4610      	mov	r0, r2
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x1b4>
 80003d4:	4240      	negs	r0, r0
 80003d6:	2b00      	cmp	r3, #0
 80003d8:	d500      	bpl.n	80003dc <__divsi3+0x1b8>
 80003da:	4249      	negs	r1, r1
 80003dc:	4770      	bx	lr
 80003de:	4663      	mov	r3, ip
 80003e0:	105b      	asrs	r3, r3, #1
 80003e2:	d300      	bcc.n	80003e6 <__divsi3+0x1c2>
 80003e4:	4240      	negs	r0, r0
 80003e6:	b501      	push	{r0, lr}
 80003e8:	2000      	movs	r0, #0
 80003ea:	f000 f805 	bl	80003f8 <__aeabi_idiv0>
 80003ee:	bd02      	pop	{r1, pc}

080003f0 <__aeabi_idivmod>:
 80003f0:	2900      	cmp	r1, #0
 80003f2:	d0f8      	beq.n	80003e6 <__divsi3+0x1c2>
 80003f4:	e716      	b.n	8000224 <__divsi3>
 80003f6:	4770      	bx	lr

080003f8 <__aeabi_idiv0>:
 80003f8:	4770      	bx	lr
 80003fa:	46c0      	nop			@ (mov r8, r8)

080003fc <__aeabi_i2f>:
 80003fc:	b570      	push	{r4, r5, r6, lr}
 80003fe:	2800      	cmp	r0, #0
 8000400:	d012      	beq.n	8000428 <__aeabi_i2f+0x2c>
 8000402:	17c3      	asrs	r3, r0, #31
 8000404:	18c5      	adds	r5, r0, r3
 8000406:	405d      	eors	r5, r3
 8000408:	0fc4      	lsrs	r4, r0, #31
 800040a:	0028      	movs	r0, r5
 800040c:	f000 f846 	bl	800049c <__clzsi2>
 8000410:	239e      	movs	r3, #158	@ 0x9e
 8000412:	1a1b      	subs	r3, r3, r0
 8000414:	2b96      	cmp	r3, #150	@ 0x96
 8000416:	dc0f      	bgt.n	8000438 <__aeabi_i2f+0x3c>
 8000418:	2808      	cmp	r0, #8
 800041a:	d038      	beq.n	800048e <__aeabi_i2f+0x92>
 800041c:	3808      	subs	r0, #8
 800041e:	4085      	lsls	r5, r0
 8000420:	026d      	lsls	r5, r5, #9
 8000422:	0a6d      	lsrs	r5, r5, #9
 8000424:	b2d8      	uxtb	r0, r3
 8000426:	e002      	b.n	800042e <__aeabi_i2f+0x32>
 8000428:	2400      	movs	r4, #0
 800042a:	2000      	movs	r0, #0
 800042c:	2500      	movs	r5, #0
 800042e:	05c0      	lsls	r0, r0, #23
 8000430:	4328      	orrs	r0, r5
 8000432:	07e4      	lsls	r4, r4, #31
 8000434:	4320      	orrs	r0, r4
 8000436:	bd70      	pop	{r4, r5, r6, pc}
 8000438:	2b99      	cmp	r3, #153	@ 0x99
 800043a:	dc14      	bgt.n	8000466 <__aeabi_i2f+0x6a>
 800043c:	1f42      	subs	r2, r0, #5
 800043e:	4095      	lsls	r5, r2
 8000440:	002a      	movs	r2, r5
 8000442:	4915      	ldr	r1, [pc, #84]	@ (8000498 <__aeabi_i2f+0x9c>)
 8000444:	4011      	ands	r1, r2
 8000446:	0755      	lsls	r5, r2, #29
 8000448:	d01c      	beq.n	8000484 <__aeabi_i2f+0x88>
 800044a:	250f      	movs	r5, #15
 800044c:	402a      	ands	r2, r5
 800044e:	2a04      	cmp	r2, #4
 8000450:	d018      	beq.n	8000484 <__aeabi_i2f+0x88>
 8000452:	3104      	adds	r1, #4
 8000454:	08ca      	lsrs	r2, r1, #3
 8000456:	0149      	lsls	r1, r1, #5
 8000458:	d515      	bpl.n	8000486 <__aeabi_i2f+0x8a>
 800045a:	239f      	movs	r3, #159	@ 0x9f
 800045c:	0252      	lsls	r2, r2, #9
 800045e:	1a18      	subs	r0, r3, r0
 8000460:	0a55      	lsrs	r5, r2, #9
 8000462:	b2c0      	uxtb	r0, r0
 8000464:	e7e3      	b.n	800042e <__aeabi_i2f+0x32>
 8000466:	2205      	movs	r2, #5
 8000468:	0029      	movs	r1, r5
 800046a:	1a12      	subs	r2, r2, r0
 800046c:	40d1      	lsrs	r1, r2
 800046e:	0002      	movs	r2, r0
 8000470:	321b      	adds	r2, #27
 8000472:	4095      	lsls	r5, r2
 8000474:	002a      	movs	r2, r5
 8000476:	1e55      	subs	r5, r2, #1
 8000478:	41aa      	sbcs	r2, r5
 800047a:	430a      	orrs	r2, r1
 800047c:	4906      	ldr	r1, [pc, #24]	@ (8000498 <__aeabi_i2f+0x9c>)
 800047e:	4011      	ands	r1, r2
 8000480:	0755      	lsls	r5, r2, #29
 8000482:	d1e2      	bne.n	800044a <__aeabi_i2f+0x4e>
 8000484:	08ca      	lsrs	r2, r1, #3
 8000486:	0252      	lsls	r2, r2, #9
 8000488:	0a55      	lsrs	r5, r2, #9
 800048a:	b2d8      	uxtb	r0, r3
 800048c:	e7cf      	b.n	800042e <__aeabi_i2f+0x32>
 800048e:	026d      	lsls	r5, r5, #9
 8000490:	0a6d      	lsrs	r5, r5, #9
 8000492:	308e      	adds	r0, #142	@ 0x8e
 8000494:	e7cb      	b.n	800042e <__aeabi_i2f+0x32>
 8000496:	46c0      	nop			@ (mov r8, r8)
 8000498:	fbffffff 	.word	0xfbffffff

0800049c <__clzsi2>:
 800049c:	211c      	movs	r1, #28
 800049e:	2301      	movs	r3, #1
 80004a0:	041b      	lsls	r3, r3, #16
 80004a2:	4298      	cmp	r0, r3
 80004a4:	d301      	bcc.n	80004aa <__clzsi2+0xe>
 80004a6:	0c00      	lsrs	r0, r0, #16
 80004a8:	3910      	subs	r1, #16
 80004aa:	0a1b      	lsrs	r3, r3, #8
 80004ac:	4298      	cmp	r0, r3
 80004ae:	d301      	bcc.n	80004b4 <__clzsi2+0x18>
 80004b0:	0a00      	lsrs	r0, r0, #8
 80004b2:	3908      	subs	r1, #8
 80004b4:	091b      	lsrs	r3, r3, #4
 80004b6:	4298      	cmp	r0, r3
 80004b8:	d301      	bcc.n	80004be <__clzsi2+0x22>
 80004ba:	0900      	lsrs	r0, r0, #4
 80004bc:	3904      	subs	r1, #4
 80004be:	a202      	add	r2, pc, #8	@ (adr r2, 80004c8 <__clzsi2+0x2c>)
 80004c0:	5c10      	ldrb	r0, [r2, r0]
 80004c2:	1840      	adds	r0, r0, r1
 80004c4:	4770      	bx	lr
 80004c6:	46c0      	nop			@ (mov r8, r8)
 80004c8:	02020304 	.word	0x02020304
 80004cc:	01010101 	.word	0x01010101
	...

080004d8 <ADXL335_convert_ADCtomV>:
#include "stm32g0xx_hal.h"
#include <stdio.h>
#include <string.h>

void ADXL335_convert_ADCtomV(ADXL335_t* sensor, ADC_HandleTypeDef* hadc)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	b084      	sub	sp, #16
 80004dc:	af00      	add	r7, sp, #0
 80004de:	6078      	str	r0, [r7, #4]
 80004e0:	6039      	str	r1, [r7, #0]
	HAL_ADC_Start_DMA(hadc, (uint32_t*)sensor->adc_value, numberOfAxes);
 80004e2:	6879      	ldr	r1, [r7, #4]
 80004e4:	683b      	ldr	r3, [r7, #0]
 80004e6:	2203      	movs	r2, #3
 80004e8:	0018      	movs	r0, r3
 80004ea:	f001 fcb7 	bl	8001e5c <HAL_ADC_Start_DMA>
	for(int i = 0; i < numberOfAxes; i++)
 80004ee:	2300      	movs	r3, #0
 80004f0:	60fb      	str	r3, [r7, #12]
 80004f2:	e019      	b.n	8000528 <ADXL335_convert_ADCtomV+0x50>
	{
		sensor->mV_value[i] = (sensor->adc_value[i] * V_in) / adcResolution;
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	68fa      	ldr	r2, [r7, #12]
 80004f8:	0052      	lsls	r2, r2, #1
 80004fa:	5ad3      	ldrh	r3, [r2, r3]
 80004fc:	001a      	movs	r2, r3
 80004fe:	4b0e      	ldr	r3, [pc, #56]	@ (8000538 <ADXL335_convert_ADCtomV+0x60>)
 8000500:	4353      	muls	r3, r2
 8000502:	490e      	ldr	r1, [pc, #56]	@ (800053c <ADXL335_convert_ADCtomV+0x64>)
 8000504:	0018      	movs	r0, r3
 8000506:	f7ff fe8d 	bl	8000224 <__divsi3>
 800050a:	0003      	movs	r3, r0
 800050c:	0018      	movs	r0, r3
 800050e:	f7ff ff75 	bl	80003fc <__aeabi_i2f>
 8000512:	1c01      	adds	r1, r0, #0
 8000514:	687a      	ldr	r2, [r7, #4]
 8000516:	68fb      	ldr	r3, [r7, #12]
 8000518:	3304      	adds	r3, #4
 800051a:	009b      	lsls	r3, r3, #2
 800051c:	18d3      	adds	r3, r2, r3
 800051e:	3304      	adds	r3, #4
 8000520:	6019      	str	r1, [r3, #0]
	for(int i = 0; i < numberOfAxes; i++)
 8000522:	68fb      	ldr	r3, [r7, #12]
 8000524:	3301      	adds	r3, #1
 8000526:	60fb      	str	r3, [r7, #12]
 8000528:	68fb      	ldr	r3, [r7, #12]
 800052a:	2b02      	cmp	r3, #2
 800052c:	dde2      	ble.n	80004f4 <ADXL335_convert_ADCtomV+0x1c>
	}
}
 800052e:	46c0      	nop			@ (mov r8, r8)
 8000530:	46c0      	nop			@ (mov r8, r8)
 8000532:	46bd      	mov	sp, r7
 8000534:	b004      	add	sp, #16
 8000536:	bd80      	pop	{r7, pc}
 8000538:	00000ce4 	.word	0x00000ce4
 800053c:	00000fff 	.word	0x00000fff

08000540 <ADXL335_sendSensorData>:
//    // Format acceleration values
//    len += sprintf(buffer + len, "g: X=%.2f Y=%.2f Z=%.2f\r\n",
//                   sensor->g_value[0], sensor->g_value[1], sensor->g_value[2]);
//}

void ADXL335_sendSensorData(ADXL335_t* sensor, char* buffer, uint16_t buffer_size) {
 8000540:	b5b0      	push	{r4, r5, r7, lr}
 8000542:	b088      	sub	sp, #32
 8000544:	af02      	add	r7, sp, #8
 8000546:	60f8      	str	r0, [r7, #12]
 8000548:	60b9      	str	r1, [r7, #8]
 800054a:	1dbb      	adds	r3, r7, #6
 800054c:	801a      	strh	r2, [r3, #0]
    int len = 0;
 800054e:	2300      	movs	r3, #0
 8000550:	617b      	str	r3, [r7, #20]

    // Format as CSV: "ADC_X,ADC_Y,ADC_Z,mV_X,mV_Y,mV_Z,g_X,g_Y,g_Z"
    len += snprintf(buffer + len, buffer_size - len, "%d,%d,%d\r\n",
 8000552:	697b      	ldr	r3, [r7, #20]
 8000554:	68ba      	ldr	r2, [r7, #8]
 8000556:	18d0      	adds	r0, r2, r3
 8000558:	1dbb      	adds	r3, r7, #6
 800055a:	881a      	ldrh	r2, [r3, #0]
 800055c:	697b      	ldr	r3, [r7, #20]
 800055e:	1ad3      	subs	r3, r2, r3
 8000560:	001c      	movs	r4, r3
                   sensor->adc_value[0], sensor->adc_value[1], sensor->adc_value[2]);
 8000562:	68fb      	ldr	r3, [r7, #12]
 8000564:	881b      	ldrh	r3, [r3, #0]
    len += snprintf(buffer + len, buffer_size - len, "%d,%d,%d\r\n",
 8000566:	001d      	movs	r5, r3
                   sensor->adc_value[0], sensor->adc_value[1], sensor->adc_value[2]);
 8000568:	68fb      	ldr	r3, [r7, #12]
 800056a:	885b      	ldrh	r3, [r3, #2]
    len += snprintf(buffer + len, buffer_size - len, "%d,%d,%d\r\n",
 800056c:	0019      	movs	r1, r3
                   sensor->adc_value[0], sensor->adc_value[1], sensor->adc_value[2]);
 800056e:	68fb      	ldr	r3, [r7, #12]
 8000570:	889b      	ldrh	r3, [r3, #4]
    len += snprintf(buffer + len, buffer_size - len, "%d,%d,%d\r\n",
 8000572:	4a0b      	ldr	r2, [pc, #44]	@ (80005a0 <ADXL335_sendSensorData+0x60>)
 8000574:	9301      	str	r3, [sp, #4]
 8000576:	9100      	str	r1, [sp, #0]
 8000578:	002b      	movs	r3, r5
 800057a:	0021      	movs	r1, r4
 800057c:	f004 ff1a 	bl	80053b4 <sniprintf>
 8000580:	0002      	movs	r2, r0
 8000582:	697b      	ldr	r3, [r7, #20]
 8000584:	189b      	adds	r3, r3, r2
 8000586:	617b      	str	r3, [r7, #20]
//
//    len += snprintf(buffer + len, buffer_size - len, "%.3f,%.3f,%.3f\r\n",
//                   sensor->g_value[0], sensor->g_value[1], sensor->g_value[2]);

    // Ensure null termination
    buffer[buffer_size - 1] = '\0';
 8000588:	1dbb      	adds	r3, r7, #6
 800058a:	881b      	ldrh	r3, [r3, #0]
 800058c:	3b01      	subs	r3, #1
 800058e:	68ba      	ldr	r2, [r7, #8]
 8000590:	18d3      	adds	r3, r2, r3
 8000592:	2200      	movs	r2, #0
 8000594:	701a      	strb	r2, [r3, #0]
}
 8000596:	46c0      	nop			@ (mov r8, r8)
 8000598:	46bd      	mov	sp, r7
 800059a:	b006      	add	sp, #24
 800059c:	bdb0      	pop	{r4, r5, r7, pc}
 800059e:	46c0      	nop			@ (mov r8, r8)
 80005a0:	08005d44 	.word	0x08005d44

080005a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b090      	sub	sp, #64	@ 0x40
 80005a8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005aa:	f001 f8bd 	bl	8001728 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005ae:	f000 f87f 	bl	80006b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005b2:	f000 fa85 	bl	8000ac0 <MX_GPIO_Init>
  MX_DMA_Init();
 80005b6:	f000 fa65 	bl	8000a84 <MX_DMA_Init>
  MX_ADC1_Init();
 80005ba:	f000 f8c1 	bl	8000740 <MX_ADC1_Init>
  MX_I2C2_Init();
 80005be:	f000 f94d 	bl	800085c <MX_I2C2_Init>
  MX_SPI2_Init();
 80005c2:	f000 f98b 	bl	80008dc <MX_SPI2_Init>
  MX_TIM3_Init();
 80005c6:	f000 f9c7 	bl	8000958 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 80005ca:	f000 fa27 	bl	8000a1c <MX_USART2_UART_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	// ADXL Code to get data + send data via Bluetooth
	ADXL335_convert_ADCtomV(&ADXL335, &hadc1);
 80005ce:	4a32      	ldr	r2, [pc, #200]	@ (8000698 <main+0xf4>)
 80005d0:	1d3b      	adds	r3, r7, #4
 80005d2:	0011      	movs	r1, r2
 80005d4:	0018      	movs	r0, r3
 80005d6:	f7ff ff7f 	bl	80004d8 <ADXL335_convert_ADCtomV>
	//ADXL335_convert_mVtog(&ADXL335); // Let Matlab do the calculations passing adc via bluetooth
	ADXL335_sendSensorData(&ADXL335, data, sizeof(data));
 80005da:	4930      	ldr	r1, [pc, #192]	@ (800069c <main+0xf8>)
 80005dc:	1d3b      	adds	r3, r7, #4
 80005de:	2214      	movs	r2, #20
 80005e0:	0018      	movs	r0, r3
 80005e2:	f7ff ffad 	bl	8000540 <ADXL335_sendSensorData>

	HAL_UART_Transmit(&huart2, (uint8_t*)data, sizeof(data), HAL_MAX_DELAY);
 80005e6:	2301      	movs	r3, #1
 80005e8:	425b      	negs	r3, r3
 80005ea:	492c      	ldr	r1, [pc, #176]	@ (800069c <main+0xf8>)
 80005ec:	482c      	ldr	r0, [pc, #176]	@ (80006a0 <main+0xfc>)
 80005ee:	2214      	movs	r2, #20
 80005f0:	f004 fa9e 	bl	8004b30 <HAL_UART_Transmit>

	// Set High/Low signal from PA0
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_0);
 80005f4:	23a0      	movs	r3, #160	@ 0xa0
 80005f6:	05db      	lsls	r3, r3, #23
 80005f8:	2101      	movs	r1, #1
 80005fa:	0018      	movs	r0, r3
 80005fc:	f002 fc8e 	bl	8002f1c <HAL_GPIO_TogglePin>

	HAL_Delay(50); // f = 1/t, t = 50ms, f = 20Hz
 8000600:	2032      	movs	r0, #50	@ 0x32
 8000602:	f001 f917 	bl	8001834 <HAL_Delay>

	// Encoder Code to check button press
	button_val = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4);
 8000606:	23a0      	movs	r3, #160	@ 0xa0
 8000608:	05db      	lsls	r3, r3, #23
 800060a:	2110      	movs	r1, #16
 800060c:	0018      	movs	r0, r3
 800060e:	f002 fc4b 	bl	8002ea8 <HAL_GPIO_ReadPin>
 8000612:	0003      	movs	r3, r0
 8000614:	001a      	movs	r2, r3
 8000616:	4b23      	ldr	r3, [pc, #140]	@ (80006a4 <main+0x100>)
 8000618:	701a      	strb	r2, [r3, #0]

	if(!button_val)
 800061a:	4b22      	ldr	r3, [pc, #136]	@ (80006a4 <main+0x100>)
 800061c:	781b      	ldrb	r3, [r3, #0]
 800061e:	2b00      	cmp	r3, #0
 8000620:	d111      	bne.n	8000646 <main+0xa2>
	{
	 HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_8);
 8000622:	2380      	movs	r3, #128	@ 0x80
 8000624:	005a      	lsls	r2, r3, #1
 8000626:	23a0      	movs	r3, #160	@ 0xa0
 8000628:	05db      	lsls	r3, r3, #23
 800062a:	0011      	movs	r1, r2
 800062c:	0018      	movs	r0, r3
 800062e:	f002 fc75 	bl	8002f1c <HAL_GPIO_TogglePin>
	 HAL_Delay(250);
 8000632:	20fa      	movs	r0, #250	@ 0xfa
 8000634:	f001 f8fe 	bl	8001834 <HAL_Delay>

	 // If button is pressed, it goes to home page (help(1/2))
	  __HAL_TIM_SET_COUNTER(&htim3, 0);
 8000638:	4b1b      	ldr	r3, [pc, #108]	@ (80006a8 <main+0x104>)
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	2200      	movs	r2, #0
 800063e:	625a      	str	r2, [r3, #36]	@ 0x24
	  encoder_val = 0;
 8000640:	4b1a      	ldr	r3, [pc, #104]	@ (80006ac <main+0x108>)
 8000642:	2200      	movs	r2, #0
 8000644:	701a      	strb	r2, [r3, #0]
	}

	// Encoder Code to navigate between screens
	  if (encoder_val >= 0 && encoder_val < 10)
 8000646:	4b19      	ldr	r3, [pc, #100]	@ (80006ac <main+0x108>)
 8000648:	781b      	ldrb	r3, [r3, #0]
 800064a:	2b09      	cmp	r3, #9
 800064c:	d802      	bhi.n	8000654 <main+0xb0>
	  {
	      screen0();
 800064e:	f000 fadf 	bl	8000c10 <screen0>
 8000652:	e7bc      	b.n	80005ce <main+0x2a>
	  }
	  else if (encoder_val >= 10 && encoder_val < 20)
 8000654:	4b15      	ldr	r3, [pc, #84]	@ (80006ac <main+0x108>)
 8000656:	781b      	ldrb	r3, [r3, #0]
 8000658:	2b09      	cmp	r3, #9
 800065a:	d906      	bls.n	800066a <main+0xc6>
 800065c:	4b13      	ldr	r3, [pc, #76]	@ (80006ac <main+0x108>)
 800065e:	781b      	ldrb	r3, [r3, #0]
 8000660:	2b13      	cmp	r3, #19
 8000662:	d802      	bhi.n	800066a <main+0xc6>
	  {
	      screen1();
 8000664:	f000 fb2c 	bl	8000cc0 <screen1>
 8000668:	e015      	b.n	8000696 <main+0xf2>
	  }
	  else if (encoder_val >= 20 && encoder_val < 30)
 800066a:	4b10      	ldr	r3, [pc, #64]	@ (80006ac <main+0x108>)
 800066c:	781b      	ldrb	r3, [r3, #0]
 800066e:	2b13      	cmp	r3, #19
 8000670:	d906      	bls.n	8000680 <main+0xdc>
 8000672:	4b0e      	ldr	r3, [pc, #56]	@ (80006ac <main+0x108>)
 8000674:	781b      	ldrb	r3, [r3, #0]
 8000676:	2b1d      	cmp	r3, #29
 8000678:	d802      	bhi.n	8000680 <main+0xdc>
	  {
	      screen2();
 800067a:	f000 fb79 	bl	8000d70 <screen2>
 800067e:	e00a      	b.n	8000696 <main+0xf2>
	  }
	  else if (encoder_val > 30) // Reset back counter to 0 if it goes past encoder_value of 30
 8000680:	4b0a      	ldr	r3, [pc, #40]	@ (80006ac <main+0x108>)
 8000682:	781b      	ldrb	r3, [r3, #0]
 8000684:	2b1e      	cmp	r3, #30
 8000686:	d9a2      	bls.n	80005ce <main+0x2a>
	  {
		  __HAL_TIM_SET_COUNTER(&htim3, 0);
 8000688:	4b07      	ldr	r3, [pc, #28]	@ (80006a8 <main+0x104>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	2200      	movs	r2, #0
 800068e:	625a      	str	r2, [r3, #36]	@ 0x24
		  encoder_val = 0;
 8000690:	4b06      	ldr	r3, [pc, #24]	@ (80006ac <main+0x108>)
 8000692:	2200      	movs	r2, #0
 8000694:	701a      	strb	r2, [r3, #0]
	ADXL335_convert_ADCtomV(&ADXL335, &hadc1);
 8000696:	e79a      	b.n	80005ce <main+0x2a>
 8000698:	20000078 	.word	0x20000078
 800069c:	200002d0 	.word	0x200002d0
 80006a0:	2000023c 	.word	0x2000023c
 80006a4:	200002f0 	.word	0x200002f0
 80006a8:	200001f0 	.word	0x200001f0
 80006ac:	200002e8 	.word	0x200002e8

080006b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006b0:	b590      	push	{r4, r7, lr}
 80006b2:	b093      	sub	sp, #76	@ 0x4c
 80006b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006b6:	2414      	movs	r4, #20
 80006b8:	193b      	adds	r3, r7, r4
 80006ba:	0018      	movs	r0, r3
 80006bc:	2334      	movs	r3, #52	@ 0x34
 80006be:	001a      	movs	r2, r3
 80006c0:	2100      	movs	r1, #0
 80006c2:	f004 fead 	bl	8005420 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006c6:	1d3b      	adds	r3, r7, #4
 80006c8:	0018      	movs	r0, r3
 80006ca:	2310      	movs	r3, #16
 80006cc:	001a      	movs	r2, r3
 80006ce:	2100      	movs	r1, #0
 80006d0:	f004 fea6 	bl	8005420 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006d4:	2380      	movs	r3, #128	@ 0x80
 80006d6:	009b      	lsls	r3, r3, #2
 80006d8:	0018      	movs	r0, r3
 80006da:	f003 f941 	bl	8003960 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006de:	193b      	adds	r3, r7, r4
 80006e0:	2202      	movs	r2, #2
 80006e2:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006e4:	193b      	adds	r3, r7, r4
 80006e6:	2280      	movs	r2, #128	@ 0x80
 80006e8:	0052      	lsls	r2, r2, #1
 80006ea:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80006ec:	193b      	adds	r3, r7, r4
 80006ee:	2200      	movs	r2, #0
 80006f0:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006f2:	193b      	adds	r3, r7, r4
 80006f4:	2240      	movs	r2, #64	@ 0x40
 80006f6:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006f8:	193b      	adds	r3, r7, r4
 80006fa:	2200      	movs	r2, #0
 80006fc:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006fe:	193b      	adds	r3, r7, r4
 8000700:	0018      	movs	r0, r3
 8000702:	f003 f979 	bl	80039f8 <HAL_RCC_OscConfig>
 8000706:	1e03      	subs	r3, r0, #0
 8000708:	d001      	beq.n	800070e <SystemClock_Config+0x5e>
  {
    Error_Handler();
 800070a:	f000 fbc1 	bl	8000e90 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800070e:	1d3b      	adds	r3, r7, #4
 8000710:	2207      	movs	r2, #7
 8000712:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000714:	1d3b      	adds	r3, r7, #4
 8000716:	2200      	movs	r2, #0
 8000718:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800071a:	1d3b      	adds	r3, r7, #4
 800071c:	2200      	movs	r2, #0
 800071e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000720:	1d3b      	adds	r3, r7, #4
 8000722:	2200      	movs	r2, #0
 8000724:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000726:	1d3b      	adds	r3, r7, #4
 8000728:	2100      	movs	r1, #0
 800072a:	0018      	movs	r0, r3
 800072c:	f003 fc74 	bl	8004018 <HAL_RCC_ClockConfig>
 8000730:	1e03      	subs	r3, r0, #0
 8000732:	d001      	beq.n	8000738 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8000734:	f000 fbac 	bl	8000e90 <Error_Handler>
  }
}
 8000738:	46c0      	nop			@ (mov r8, r8)
 800073a:	46bd      	mov	sp, r7
 800073c:	b013      	add	sp, #76	@ 0x4c
 800073e:	bd90      	pop	{r4, r7, pc}

08000740 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b084      	sub	sp, #16
 8000744:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000746:	1d3b      	adds	r3, r7, #4
 8000748:	0018      	movs	r0, r3
 800074a:	230c      	movs	r3, #12
 800074c:	001a      	movs	r2, r3
 800074e:	2100      	movs	r1, #0
 8000750:	f004 fe66 	bl	8005420 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000754:	4b3c      	ldr	r3, [pc, #240]	@ (8000848 <MX_ADC1_Init+0x108>)
 8000756:	4a3d      	ldr	r2, [pc, #244]	@ (800084c <MX_ADC1_Init+0x10c>)
 8000758:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800075a:	4b3b      	ldr	r3, [pc, #236]	@ (8000848 <MX_ADC1_Init+0x108>)
 800075c:	2280      	movs	r2, #128	@ 0x80
 800075e:	05d2      	lsls	r2, r2, #23
 8000760:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000762:	4b39      	ldr	r3, [pc, #228]	@ (8000848 <MX_ADC1_Init+0x108>)
 8000764:	2200      	movs	r2, #0
 8000766:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000768:	4b37      	ldr	r3, [pc, #220]	@ (8000848 <MX_ADC1_Init+0x108>)
 800076a:	2200      	movs	r2, #0
 800076c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800076e:	4b36      	ldr	r3, [pc, #216]	@ (8000848 <MX_ADC1_Init+0x108>)
 8000770:	2280      	movs	r2, #128	@ 0x80
 8000772:	0392      	lsls	r2, r2, #14
 8000774:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000776:	4b34      	ldr	r3, [pc, #208]	@ (8000848 <MX_ADC1_Init+0x108>)
 8000778:	2208      	movs	r2, #8
 800077a:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800077c:	4b32      	ldr	r3, [pc, #200]	@ (8000848 <MX_ADC1_Init+0x108>)
 800077e:	2200      	movs	r2, #0
 8000780:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8000782:	4b31      	ldr	r3, [pc, #196]	@ (8000848 <MX_ADC1_Init+0x108>)
 8000784:	2200      	movs	r2, #0
 8000786:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000788:	4b2f      	ldr	r3, [pc, #188]	@ (8000848 <MX_ADC1_Init+0x108>)
 800078a:	2201      	movs	r2, #1
 800078c:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 3;
 800078e:	4b2e      	ldr	r3, [pc, #184]	@ (8000848 <MX_ADC1_Init+0x108>)
 8000790:	2203      	movs	r2, #3
 8000792:	61da      	str	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000794:	4b2c      	ldr	r3, [pc, #176]	@ (8000848 <MX_ADC1_Init+0x108>)
 8000796:	2200      	movs	r2, #0
 8000798:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800079a:	4b2b      	ldr	r3, [pc, #172]	@ (8000848 <MX_ADC1_Init+0x108>)
 800079c:	2200      	movs	r2, #0
 800079e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80007a0:	4b29      	ldr	r3, [pc, #164]	@ (8000848 <MX_ADC1_Init+0x108>)
 80007a2:	222c      	movs	r2, #44	@ 0x2c
 80007a4:	2100      	movs	r1, #0
 80007a6:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80007a8:	4b27      	ldr	r3, [pc, #156]	@ (8000848 <MX_ADC1_Init+0x108>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 80007ae:	4b26      	ldr	r3, [pc, #152]	@ (8000848 <MX_ADC1_Init+0x108>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 80007b4:	4b24      	ldr	r3, [pc, #144]	@ (8000848 <MX_ADC1_Init+0x108>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 80007ba:	4b23      	ldr	r3, [pc, #140]	@ (8000848 <MX_ADC1_Init+0x108>)
 80007bc:	223c      	movs	r2, #60	@ 0x3c
 80007be:	2100      	movs	r1, #0
 80007c0:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 80007c2:	4b21      	ldr	r3, [pc, #132]	@ (8000848 <MX_ADC1_Init+0x108>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80007c8:	4b1f      	ldr	r3, [pc, #124]	@ (8000848 <MX_ADC1_Init+0x108>)
 80007ca:	0018      	movs	r0, r3
 80007cc:	f001 f99e 	bl	8001b0c <HAL_ADC_Init>
 80007d0:	1e03      	subs	r3, r0, #0
 80007d2:	d001      	beq.n	80007d8 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80007d4:	f000 fb5c 	bl	8000e90 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80007d8:	1d3b      	adds	r3, r7, #4
 80007da:	4a1d      	ldr	r2, [pc, #116]	@ (8000850 <MX_ADC1_Init+0x110>)
 80007dc:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007de:	1d3b      	adds	r3, r7, #4
 80007e0:	2200      	movs	r2, #0
 80007e2:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80007e4:	1d3b      	adds	r3, r7, #4
 80007e6:	2200      	movs	r2, #0
 80007e8:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007ea:	1d3a      	adds	r2, r7, #4
 80007ec:	4b16      	ldr	r3, [pc, #88]	@ (8000848 <MX_ADC1_Init+0x108>)
 80007ee:	0011      	movs	r1, r2
 80007f0:	0018      	movs	r0, r3
 80007f2:	f001 fbd9 	bl	8001fa8 <HAL_ADC_ConfigChannel>
 80007f6:	1e03      	subs	r3, r0, #0
 80007f8:	d001      	beq.n	80007fe <MX_ADC1_Init+0xbe>
  {
    Error_Handler();
 80007fa:	f000 fb49 	bl	8000e90 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80007fe:	1d3b      	adds	r3, r7, #4
 8000800:	4a14      	ldr	r2, [pc, #80]	@ (8000854 <MX_ADC1_Init+0x114>)
 8000802:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000804:	1d3b      	adds	r3, r7, #4
 8000806:	2204      	movs	r2, #4
 8000808:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800080a:	1d3a      	adds	r2, r7, #4
 800080c:	4b0e      	ldr	r3, [pc, #56]	@ (8000848 <MX_ADC1_Init+0x108>)
 800080e:	0011      	movs	r1, r2
 8000810:	0018      	movs	r0, r3
 8000812:	f001 fbc9 	bl	8001fa8 <HAL_ADC_ConfigChannel>
 8000816:	1e03      	subs	r3, r0, #0
 8000818:	d001      	beq.n	800081e <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800081a:	f000 fb39 	bl	8000e90 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 800081e:	1d3b      	adds	r3, r7, #4
 8000820:	4a0d      	ldr	r2, [pc, #52]	@ (8000858 <MX_ADC1_Init+0x118>)
 8000822:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000824:	1d3b      	adds	r3, r7, #4
 8000826:	2208      	movs	r2, #8
 8000828:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800082a:	1d3a      	adds	r2, r7, #4
 800082c:	4b06      	ldr	r3, [pc, #24]	@ (8000848 <MX_ADC1_Init+0x108>)
 800082e:	0011      	movs	r1, r2
 8000830:	0018      	movs	r0, r3
 8000832:	f001 fbb9 	bl	8001fa8 <HAL_ADC_ConfigChannel>
 8000836:	1e03      	subs	r3, r0, #0
 8000838:	d001      	beq.n	800083e <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 800083a:	f000 fb29 	bl	8000e90 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800083e:	46c0      	nop			@ (mov r8, r8)
 8000840:	46bd      	mov	sp, r7
 8000842:	b004      	add	sp, #16
 8000844:	bd80      	pop	{r7, pc}
 8000846:	46c0      	nop			@ (mov r8, r8)
 8000848:	20000078 	.word	0x20000078
 800084c:	40012400 	.word	0x40012400
 8000850:	14000020 	.word	0x14000020
 8000854:	18000040 	.word	0x18000040
 8000858:	1c000080 	.word	0x1c000080

0800085c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000860:	4b1b      	ldr	r3, [pc, #108]	@ (80008d0 <MX_I2C2_Init+0x74>)
 8000862:	4a1c      	ldr	r2, [pc, #112]	@ (80008d4 <MX_I2C2_Init+0x78>)
 8000864:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00300617;
 8000866:	4b1a      	ldr	r3, [pc, #104]	@ (80008d0 <MX_I2C2_Init+0x74>)
 8000868:	4a1b      	ldr	r2, [pc, #108]	@ (80008d8 <MX_I2C2_Init+0x7c>)
 800086a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 800086c:	4b18      	ldr	r3, [pc, #96]	@ (80008d0 <MX_I2C2_Init+0x74>)
 800086e:	2200      	movs	r2, #0
 8000870:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000872:	4b17      	ldr	r3, [pc, #92]	@ (80008d0 <MX_I2C2_Init+0x74>)
 8000874:	2201      	movs	r2, #1
 8000876:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000878:	4b15      	ldr	r3, [pc, #84]	@ (80008d0 <MX_I2C2_Init+0x74>)
 800087a:	2200      	movs	r2, #0
 800087c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800087e:	4b14      	ldr	r3, [pc, #80]	@ (80008d0 <MX_I2C2_Init+0x74>)
 8000880:	2200      	movs	r2, #0
 8000882:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000884:	4b12      	ldr	r3, [pc, #72]	@ (80008d0 <MX_I2C2_Init+0x74>)
 8000886:	2200      	movs	r2, #0
 8000888:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800088a:	4b11      	ldr	r3, [pc, #68]	@ (80008d0 <MX_I2C2_Init+0x74>)
 800088c:	2200      	movs	r2, #0
 800088e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000890:	4b0f      	ldr	r3, [pc, #60]	@ (80008d0 <MX_I2C2_Init+0x74>)
 8000892:	2200      	movs	r2, #0
 8000894:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000896:	4b0e      	ldr	r3, [pc, #56]	@ (80008d0 <MX_I2C2_Init+0x74>)
 8000898:	0018      	movs	r0, r3
 800089a:	f002 fb5b 	bl	8002f54 <HAL_I2C_Init>
 800089e:	1e03      	subs	r3, r0, #0
 80008a0:	d001      	beq.n	80008a6 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80008a2:	f000 faf5 	bl	8000e90 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80008a6:	4b0a      	ldr	r3, [pc, #40]	@ (80008d0 <MX_I2C2_Init+0x74>)
 80008a8:	2100      	movs	r1, #0
 80008aa:	0018      	movs	r0, r3
 80008ac:	f002 ffc0 	bl	8003830 <HAL_I2CEx_ConfigAnalogFilter>
 80008b0:	1e03      	subs	r3, r0, #0
 80008b2:	d001      	beq.n	80008b8 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80008b4:	f000 faec 	bl	8000e90 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80008b8:	4b05      	ldr	r3, [pc, #20]	@ (80008d0 <MX_I2C2_Init+0x74>)
 80008ba:	2100      	movs	r1, #0
 80008bc:	0018      	movs	r0, r3
 80008be:	f003 f803 	bl	80038c8 <HAL_I2CEx_ConfigDigitalFilter>
 80008c2:	1e03      	subs	r3, r0, #0
 80008c4:	d001      	beq.n	80008ca <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80008c6:	f000 fae3 	bl	8000e90 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80008ca:	46c0      	nop			@ (mov r8, r8)
 80008cc:	46bd      	mov	sp, r7
 80008ce:	bd80      	pop	{r7, pc}
 80008d0:	20000138 	.word	0x20000138
 80008d4:	40005800 	.word	0x40005800
 80008d8:	00300617 	.word	0x00300617

080008dc <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80008e0:	4b1b      	ldr	r3, [pc, #108]	@ (8000950 <MX_SPI2_Init+0x74>)
 80008e2:	4a1c      	ldr	r2, [pc, #112]	@ (8000954 <MX_SPI2_Init+0x78>)
 80008e4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80008e6:	4b1a      	ldr	r3, [pc, #104]	@ (8000950 <MX_SPI2_Init+0x74>)
 80008e8:	2282      	movs	r2, #130	@ 0x82
 80008ea:	0052      	lsls	r2, r2, #1
 80008ec:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80008ee:	4b18      	ldr	r3, [pc, #96]	@ (8000950 <MX_SPI2_Init+0x74>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80008f4:	4b16      	ldr	r3, [pc, #88]	@ (8000950 <MX_SPI2_Init+0x74>)
 80008f6:	22e0      	movs	r2, #224	@ 0xe0
 80008f8:	00d2      	lsls	r2, r2, #3
 80008fa:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80008fc:	4b14      	ldr	r3, [pc, #80]	@ (8000950 <MX_SPI2_Init+0x74>)
 80008fe:	2200      	movs	r2, #0
 8000900:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000902:	4b13      	ldr	r3, [pc, #76]	@ (8000950 <MX_SPI2_Init+0x74>)
 8000904:	2200      	movs	r2, #0
 8000906:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000908:	4b11      	ldr	r3, [pc, #68]	@ (8000950 <MX_SPI2_Init+0x74>)
 800090a:	2280      	movs	r2, #128	@ 0x80
 800090c:	0092      	lsls	r2, r2, #2
 800090e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000910:	4b0f      	ldr	r3, [pc, #60]	@ (8000950 <MX_SPI2_Init+0x74>)
 8000912:	2200      	movs	r2, #0
 8000914:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000916:	4b0e      	ldr	r3, [pc, #56]	@ (8000950 <MX_SPI2_Init+0x74>)
 8000918:	2200      	movs	r2, #0
 800091a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800091c:	4b0c      	ldr	r3, [pc, #48]	@ (8000950 <MX_SPI2_Init+0x74>)
 800091e:	2200      	movs	r2, #0
 8000920:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000922:	4b0b      	ldr	r3, [pc, #44]	@ (8000950 <MX_SPI2_Init+0x74>)
 8000924:	2200      	movs	r2, #0
 8000926:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000928:	4b09      	ldr	r3, [pc, #36]	@ (8000950 <MX_SPI2_Init+0x74>)
 800092a:	2207      	movs	r2, #7
 800092c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800092e:	4b08      	ldr	r3, [pc, #32]	@ (8000950 <MX_SPI2_Init+0x74>)
 8000930:	2200      	movs	r2, #0
 8000932:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000934:	4b06      	ldr	r3, [pc, #24]	@ (8000950 <MX_SPI2_Init+0x74>)
 8000936:	2208      	movs	r2, #8
 8000938:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800093a:	4b05      	ldr	r3, [pc, #20]	@ (8000950 <MX_SPI2_Init+0x74>)
 800093c:	0018      	movs	r0, r3
 800093e:	f003 fd15 	bl	800436c <HAL_SPI_Init>
 8000942:	1e03      	subs	r3, r0, #0
 8000944:	d001      	beq.n	800094a <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000946:	f000 faa3 	bl	8000e90 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800094a:	46c0      	nop			@ (mov r8, r8)
 800094c:	46bd      	mov	sp, r7
 800094e:	bd80      	pop	{r7, pc}
 8000950:	2000018c 	.word	0x2000018c
 8000954:	40003800 	.word	0x40003800

08000958 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000958:	b590      	push	{r4, r7, lr}
 800095a:	b08d      	sub	sp, #52	@ 0x34
 800095c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800095e:	240c      	movs	r4, #12
 8000960:	193b      	adds	r3, r7, r4
 8000962:	0018      	movs	r0, r3
 8000964:	2324      	movs	r3, #36	@ 0x24
 8000966:	001a      	movs	r2, r3
 8000968:	2100      	movs	r1, #0
 800096a:	f004 fd59 	bl	8005420 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800096e:	003b      	movs	r3, r7
 8000970:	0018      	movs	r0, r3
 8000972:	230c      	movs	r3, #12
 8000974:	001a      	movs	r2, r3
 8000976:	2100      	movs	r1, #0
 8000978:	f004 fd52 	bl	8005420 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800097c:	4b25      	ldr	r3, [pc, #148]	@ (8000a14 <MX_TIM3_Init+0xbc>)
 800097e:	4a26      	ldr	r2, [pc, #152]	@ (8000a18 <MX_TIM3_Init+0xc0>)
 8000980:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000982:	4b24      	ldr	r3, [pc, #144]	@ (8000a14 <MX_TIM3_Init+0xbc>)
 8000984:	2200      	movs	r2, #0
 8000986:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000988:	4b22      	ldr	r3, [pc, #136]	@ (8000a14 <MX_TIM3_Init+0xbc>)
 800098a:	2200      	movs	r2, #0
 800098c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 255;
 800098e:	4b21      	ldr	r3, [pc, #132]	@ (8000a14 <MX_TIM3_Init+0xbc>)
 8000990:	22ff      	movs	r2, #255	@ 0xff
 8000992:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000994:	4b1f      	ldr	r3, [pc, #124]	@ (8000a14 <MX_TIM3_Init+0xbc>)
 8000996:	2200      	movs	r2, #0
 8000998:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800099a:	4b1e      	ldr	r3, [pc, #120]	@ (8000a14 <MX_TIM3_Init+0xbc>)
 800099c:	2200      	movs	r2, #0
 800099e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80009a0:	0021      	movs	r1, r4
 80009a2:	187b      	adds	r3, r7, r1
 80009a4:	2203      	movs	r2, #3
 80009a6:	601a      	str	r2, [r3, #0]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 80009a8:	187b      	adds	r3, r7, r1
 80009aa:	2202      	movs	r2, #2
 80009ac:	605a      	str	r2, [r3, #4]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80009ae:	187b      	adds	r3, r7, r1
 80009b0:	2201      	movs	r2, #1
 80009b2:	609a      	str	r2, [r3, #8]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80009b4:	187b      	adds	r3, r7, r1
 80009b6:	2200      	movs	r2, #0
 80009b8:	60da      	str	r2, [r3, #12]
  sConfig.IC1Filter = 0;
 80009ba:	187b      	adds	r3, r7, r1
 80009bc:	2200      	movs	r2, #0
 80009be:	611a      	str	r2, [r3, #16]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 80009c0:	187b      	adds	r3, r7, r1
 80009c2:	2202      	movs	r2, #2
 80009c4:	615a      	str	r2, [r3, #20]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80009c6:	187b      	adds	r3, r7, r1
 80009c8:	2201      	movs	r2, #1
 80009ca:	619a      	str	r2, [r3, #24]
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80009cc:	187b      	adds	r3, r7, r1
 80009ce:	2200      	movs	r2, #0
 80009d0:	61da      	str	r2, [r3, #28]
  sConfig.IC2Filter = 0;
 80009d2:	187b      	adds	r3, r7, r1
 80009d4:	2200      	movs	r2, #0
 80009d6:	621a      	str	r2, [r3, #32]
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80009d8:	187a      	adds	r2, r7, r1
 80009da:	4b0e      	ldr	r3, [pc, #56]	@ (8000a14 <MX_TIM3_Init+0xbc>)
 80009dc:	0011      	movs	r1, r2
 80009de:	0018      	movs	r0, r3
 80009e0:	f003 fd7c 	bl	80044dc <HAL_TIM_Encoder_Init>
 80009e4:	1e03      	subs	r3, r0, #0
 80009e6:	d001      	beq.n	80009ec <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80009e8:	f000 fa52 	bl	8000e90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009ec:	003b      	movs	r3, r7
 80009ee:	2200      	movs	r2, #0
 80009f0:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009f2:	003b      	movs	r3, r7
 80009f4:	2200      	movs	r2, #0
 80009f6:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80009f8:	003a      	movs	r2, r7
 80009fa:	4b06      	ldr	r3, [pc, #24]	@ (8000a14 <MX_TIM3_Init+0xbc>)
 80009fc:	0011      	movs	r1, r2
 80009fe:	0018      	movs	r0, r3
 8000a00:	f003 ffc0 	bl	8004984 <HAL_TIMEx_MasterConfigSynchronization>
 8000a04:	1e03      	subs	r3, r0, #0
 8000a06:	d001      	beq.n	8000a0c <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8000a08:	f000 fa42 	bl	8000e90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000a0c:	46c0      	nop			@ (mov r8, r8)
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	b00d      	add	sp, #52	@ 0x34
 8000a12:	bd90      	pop	{r4, r7, pc}
 8000a14:	200001f0 	.word	0x200001f0
 8000a18:	40000400 	.word	0x40000400

08000a1c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000a20:	4b16      	ldr	r3, [pc, #88]	@ (8000a7c <MX_USART2_UART_Init+0x60>)
 8000a22:	4a17      	ldr	r2, [pc, #92]	@ (8000a80 <MX_USART2_UART_Init+0x64>)
 8000a24:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000a26:	4b15      	ldr	r3, [pc, #84]	@ (8000a7c <MX_USART2_UART_Init+0x60>)
 8000a28:	22e1      	movs	r2, #225	@ 0xe1
 8000a2a:	0252      	lsls	r2, r2, #9
 8000a2c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a2e:	4b13      	ldr	r3, [pc, #76]	@ (8000a7c <MX_USART2_UART_Init+0x60>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a34:	4b11      	ldr	r3, [pc, #68]	@ (8000a7c <MX_USART2_UART_Init+0x60>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a3a:	4b10      	ldr	r3, [pc, #64]	@ (8000a7c <MX_USART2_UART_Init+0x60>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a40:	4b0e      	ldr	r3, [pc, #56]	@ (8000a7c <MX_USART2_UART_Init+0x60>)
 8000a42:	220c      	movs	r2, #12
 8000a44:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a46:	4b0d      	ldr	r3, [pc, #52]	@ (8000a7c <MX_USART2_UART_Init+0x60>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a4c:	4b0b      	ldr	r3, [pc, #44]	@ (8000a7c <MX_USART2_UART_Init+0x60>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a52:	4b0a      	ldr	r3, [pc, #40]	@ (8000a7c <MX_USART2_UART_Init+0x60>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000a58:	4b08      	ldr	r3, [pc, #32]	@ (8000a7c <MX_USART2_UART_Init+0x60>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a5e:	4b07      	ldr	r3, [pc, #28]	@ (8000a7c <MX_USART2_UART_Init+0x60>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a64:	4b05      	ldr	r3, [pc, #20]	@ (8000a7c <MX_USART2_UART_Init+0x60>)
 8000a66:	0018      	movs	r0, r3
 8000a68:	f004 f80c 	bl	8004a84 <HAL_UART_Init>
 8000a6c:	1e03      	subs	r3, r0, #0
 8000a6e:	d001      	beq.n	8000a74 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000a70:	f000 fa0e 	bl	8000e90 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a74:	46c0      	nop			@ (mov r8, r8)
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd80      	pop	{r7, pc}
 8000a7a:	46c0      	nop			@ (mov r8, r8)
 8000a7c:	2000023c 	.word	0x2000023c
 8000a80:	40004400 	.word	0x40004400

08000a84 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b082      	sub	sp, #8
 8000a88:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000a8a:	4b0c      	ldr	r3, [pc, #48]	@ (8000abc <MX_DMA_Init+0x38>)
 8000a8c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000a8e:	4b0b      	ldr	r3, [pc, #44]	@ (8000abc <MX_DMA_Init+0x38>)
 8000a90:	2101      	movs	r1, #1
 8000a92:	430a      	orrs	r2, r1
 8000a94:	639a      	str	r2, [r3, #56]	@ 0x38
 8000a96:	4b09      	ldr	r3, [pc, #36]	@ (8000abc <MX_DMA_Init+0x38>)
 8000a98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000a9a:	2201      	movs	r2, #1
 8000a9c:	4013      	ands	r3, r2
 8000a9e:	607b      	str	r3, [r7, #4]
 8000aa0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	2100      	movs	r1, #0
 8000aa6:	2009      	movs	r0, #9
 8000aa8:	f001 fe16 	bl	80026d8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000aac:	2009      	movs	r0, #9
 8000aae:	f001 fe28 	bl	8002702 <HAL_NVIC_EnableIRQ>

}
 8000ab2:	46c0      	nop			@ (mov r8, r8)
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	b002      	add	sp, #8
 8000ab8:	bd80      	pop	{r7, pc}
 8000aba:	46c0      	nop			@ (mov r8, r8)
 8000abc:	40021000 	.word	0x40021000

08000ac0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ac0:	b590      	push	{r4, r7, lr}
 8000ac2:	b089      	sub	sp, #36	@ 0x24
 8000ac4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ac6:	240c      	movs	r4, #12
 8000ac8:	193b      	adds	r3, r7, r4
 8000aca:	0018      	movs	r0, r3
 8000acc:	2314      	movs	r3, #20
 8000ace:	001a      	movs	r2, r3
 8000ad0:	2100      	movs	r1, #0
 8000ad2:	f004 fca5 	bl	8005420 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ad6:	4b42      	ldr	r3, [pc, #264]	@ (8000be0 <MX_GPIO_Init+0x120>)
 8000ad8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000ada:	4b41      	ldr	r3, [pc, #260]	@ (8000be0 <MX_GPIO_Init+0x120>)
 8000adc:	2102      	movs	r1, #2
 8000ade:	430a      	orrs	r2, r1
 8000ae0:	635a      	str	r2, [r3, #52]	@ 0x34
 8000ae2:	4b3f      	ldr	r3, [pc, #252]	@ (8000be0 <MX_GPIO_Init+0x120>)
 8000ae4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000ae6:	2202      	movs	r2, #2
 8000ae8:	4013      	ands	r3, r2
 8000aea:	60bb      	str	r3, [r7, #8]
 8000aec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aee:	4b3c      	ldr	r3, [pc, #240]	@ (8000be0 <MX_GPIO_Init+0x120>)
 8000af0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000af2:	4b3b      	ldr	r3, [pc, #236]	@ (8000be0 <MX_GPIO_Init+0x120>)
 8000af4:	2101      	movs	r1, #1
 8000af6:	430a      	orrs	r2, r1
 8000af8:	635a      	str	r2, [r3, #52]	@ 0x34
 8000afa:	4b39      	ldr	r3, [pc, #228]	@ (8000be0 <MX_GPIO_Init+0x120>)
 8000afc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000afe:	2201      	movs	r2, #1
 8000b00:	4013      	ands	r3, r2
 8000b02:	607b      	str	r3, [r7, #4]
 8000b04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b06:	4b36      	ldr	r3, [pc, #216]	@ (8000be0 <MX_GPIO_Init+0x120>)
 8000b08:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b0a:	4b35      	ldr	r3, [pc, #212]	@ (8000be0 <MX_GPIO_Init+0x120>)
 8000b0c:	2104      	movs	r1, #4
 8000b0e:	430a      	orrs	r2, r1
 8000b10:	635a      	str	r2, [r3, #52]	@ 0x34
 8000b12:	4b33      	ldr	r3, [pc, #204]	@ (8000be0 <MX_GPIO_Init+0x120>)
 8000b14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b16:	2204      	movs	r2, #4
 8000b18:	4013      	ands	r3, r2
 8000b1a:	603b      	str	r3, [r7, #0]
 8000b1c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9|GPIO_PIN_2, GPIO_PIN_RESET);
 8000b1e:	2381      	movs	r3, #129	@ 0x81
 8000b20:	009b      	lsls	r3, r3, #2
 8000b22:	4830      	ldr	r0, [pc, #192]	@ (8000be4 <MX_GPIO_Init+0x124>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	0019      	movs	r1, r3
 8000b28:	f002 f9db 	bl	8002ee2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_8
 8000b2c:	492e      	ldr	r1, [pc, #184]	@ (8000be8 <MX_GPIO_Init+0x128>)
 8000b2e:	23a0      	movs	r3, #160	@ 0xa0
 8000b30:	05db      	lsls	r3, r3, #23
 8000b32:	2200      	movs	r2, #0
 8000b34:	0018      	movs	r0, r3
 8000b36:	f002 f9d4 	bl	8002ee2 <HAL_GPIO_WritePin>
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8000b3a:	4b2c      	ldr	r3, [pc, #176]	@ (8000bec <MX_GPIO_Init+0x12c>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	2140      	movs	r1, #64	@ 0x40
 8000b40:	0018      	movs	r0, r3
 8000b42:	f002 f9ce 	bl	8002ee2 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB9 PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_2;
 8000b46:	193b      	adds	r3, r7, r4
 8000b48:	2281      	movs	r2, #129	@ 0x81
 8000b4a:	0092      	lsls	r2, r2, #2
 8000b4c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b4e:	193b      	adds	r3, r7, r4
 8000b50:	2201      	movs	r2, #1
 8000b52:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b54:	193b      	adds	r3, r7, r4
 8000b56:	2200      	movs	r2, #0
 8000b58:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b5a:	193b      	adds	r3, r7, r4
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b60:	193b      	adds	r3, r7, r4
 8000b62:	4a20      	ldr	r2, [pc, #128]	@ (8000be4 <MX_GPIO_Init+0x124>)
 8000b64:	0019      	movs	r1, r3
 8000b66:	0010      	movs	r0, r2
 8000b68:	f002 f83a 	bl	8002be0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA4 PA8
                           PA9 PA10 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_8
 8000b6c:	193b      	adds	r3, r7, r4
 8000b6e:	4a1e      	ldr	r2, [pc, #120]	@ (8000be8 <MX_GPIO_Init+0x128>)
 8000b70:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b72:	193b      	adds	r3, r7, r4
 8000b74:	2201      	movs	r2, #1
 8000b76:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b78:	193b      	adds	r3, r7, r4
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b7e:	193b      	adds	r3, r7, r4
 8000b80:	2200      	movs	r2, #0
 8000b82:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b84:	193a      	adds	r2, r7, r4
 8000b86:	23a0      	movs	r3, #160	@ 0xa0
 8000b88:	05db      	lsls	r3, r3, #23
 8000b8a:	0011      	movs	r1, r2
 8000b8c:	0018      	movs	r0, r3
 8000b8e:	f002 f827 	bl	8002be0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000b92:	193b      	adds	r3, r7, r4
 8000b94:	2240      	movs	r2, #64	@ 0x40
 8000b96:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b98:	193b      	adds	r3, r7, r4
 8000b9a:	2201      	movs	r2, #1
 8000b9c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b9e:	193b      	adds	r3, r7, r4
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ba4:	193b      	adds	r3, r7, r4
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000baa:	193b      	adds	r3, r7, r4
 8000bac:	4a0f      	ldr	r2, [pc, #60]	@ (8000bec <MX_GPIO_Init+0x12c>)
 8000bae:	0019      	movs	r1, r3
 8000bb0:	0010      	movs	r0, r2
 8000bb2:	f002 f815 	bl	8002be0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000bb6:	0021      	movs	r1, r4
 8000bb8:	187b      	adds	r3, r7, r1
 8000bba:	2208      	movs	r2, #8
 8000bbc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000bbe:	187b      	adds	r3, r7, r1
 8000bc0:	2288      	movs	r2, #136	@ 0x88
 8000bc2:	0352      	lsls	r2, r2, #13
 8000bc4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc6:	187b      	adds	r3, r7, r1
 8000bc8:	2200      	movs	r2, #0
 8000bca:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bcc:	187b      	adds	r3, r7, r1
 8000bce:	4a05      	ldr	r2, [pc, #20]	@ (8000be4 <MX_GPIO_Init+0x124>)
 8000bd0:	0019      	movs	r1, r3
 8000bd2:	0010      	movs	r0, r2
 8000bd4:	f002 f804 	bl	8002be0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000bd8:	46c0      	nop			@ (mov r8, r8)
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	b009      	add	sp, #36	@ 0x24
 8000bde:	bd90      	pop	{r4, r7, pc}
 8000be0:	40021000 	.word	0x40021000
 8000be4:	50000400 	.word	0x50000400
 8000be8:	00008713 	.word	0x00008713
 8000bec:	50000800 	.word	0x50000800

08000bf0 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b082      	sub	sp, #8
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
	encoder_val = __HAL_TIM_GET_COUNTER(htim);
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000bfe:	b2da      	uxtb	r2, r3
 8000c00:	4b02      	ldr	r3, [pc, #8]	@ (8000c0c <HAL_TIM_IC_CaptureCallback+0x1c>)
 8000c02:	701a      	strb	r2, [r3, #0]
}
 8000c04:	46c0      	nop			@ (mov r8, r8)
 8000c06:	46bd      	mov	sp, r7
 8000c08:	b002      	add	sp, #8
 8000c0a:	bd80      	pop	{r7, pc}
 8000c0c:	200002e8 	.word	0x200002e8

08000c10 <screen0>:

void screen0()
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b082      	sub	sp, #8
 8000c14:	af02      	add	r7, sp, #8
	  ssd1306_Fill(Black);
 8000c16:	2000      	movs	r0, #0
 8000c18:	f000 f974 	bl	8000f04 <ssd1306_Fill>
	  ssd1306_SetCursor(2, 0);
 8000c1c:	2100      	movs	r1, #0
 8000c1e:	2002      	movs	r0, #2
 8000c20:	f000 faf0 	bl	8001204 <ssd1306_SetCursor>
	  ssd1306_WriteString("Help Menu (1/2): ", fontsize, fontcolor);
 8000c24:	4b20      	ldr	r3, [pc, #128]	@ (8000ca8 <screen0+0x98>)
 8000c26:	4821      	ldr	r0, [pc, #132]	@ (8000cac <screen0+0x9c>)
 8000c28:	2201      	movs	r2, #1
 8000c2a:	9200      	str	r2, [sp, #0]
 8000c2c:	6819      	ldr	r1, [r3, #0]
 8000c2e:	685a      	ldr	r2, [r3, #4]
 8000c30:	689b      	ldr	r3, [r3, #8]
 8000c32:	f000 fabb 	bl	80011ac <ssd1306_WriteString>
	  ssd1306_SetCursor(2, 12);
 8000c36:	210c      	movs	r1, #12
 8000c38:	2002      	movs	r0, #2
 8000c3a:	f000 fae3 	bl	8001204 <ssd1306_SetCursor>
	  ssd1306_WriteString("Twist encoder knob", fontsize, fontcolor);
 8000c3e:	4b1a      	ldr	r3, [pc, #104]	@ (8000ca8 <screen0+0x98>)
 8000c40:	481b      	ldr	r0, [pc, #108]	@ (8000cb0 <screen0+0xa0>)
 8000c42:	2201      	movs	r2, #1
 8000c44:	9200      	str	r2, [sp, #0]
 8000c46:	6819      	ldr	r1, [r3, #0]
 8000c48:	685a      	ldr	r2, [r3, #4]
 8000c4a:	689b      	ldr	r3, [r3, #8]
 8000c4c:	f000 faae 	bl	80011ac <ssd1306_WriteString>
	  ssd1306_SetCursor(2, 24);
 8000c50:	2118      	movs	r1, #24
 8000c52:	2002      	movs	r0, #2
 8000c54:	f000 fad6 	bl	8001204 <ssd1306_SetCursor>
	  ssd1306_WriteString("to navigate this", fontsize, fontcolor);
 8000c58:	4b13      	ldr	r3, [pc, #76]	@ (8000ca8 <screen0+0x98>)
 8000c5a:	4816      	ldr	r0, [pc, #88]	@ (8000cb4 <screen0+0xa4>)
 8000c5c:	2201      	movs	r2, #1
 8000c5e:	9200      	str	r2, [sp, #0]
 8000c60:	6819      	ldr	r1, [r3, #0]
 8000c62:	685a      	ldr	r2, [r3, #4]
 8000c64:	689b      	ldr	r3, [r3, #8]
 8000c66:	f000 faa1 	bl	80011ac <ssd1306_WriteString>
	  ssd1306_SetCursor(2,36);
 8000c6a:	2124      	movs	r1, #36	@ 0x24
 8000c6c:	2002      	movs	r0, #2
 8000c6e:	f000 fac9 	bl	8001204 <ssd1306_SetCursor>
	  ssd1306_WriteString("device's different", fontsize, fontcolor);
 8000c72:	4b0d      	ldr	r3, [pc, #52]	@ (8000ca8 <screen0+0x98>)
 8000c74:	4810      	ldr	r0, [pc, #64]	@ (8000cb8 <screen0+0xa8>)
 8000c76:	2201      	movs	r2, #1
 8000c78:	9200      	str	r2, [sp, #0]
 8000c7a:	6819      	ldr	r1, [r3, #0]
 8000c7c:	685a      	ldr	r2, [r3, #4]
 8000c7e:	689b      	ldr	r3, [r3, #8]
 8000c80:	f000 fa94 	bl	80011ac <ssd1306_WriteString>
	  ssd1306_SetCursor(2,48);
 8000c84:	2130      	movs	r1, #48	@ 0x30
 8000c86:	2002      	movs	r0, #2
 8000c88:	f000 fabc 	bl	8001204 <ssd1306_SetCursor>
	  ssd1306_WriteString("functionalities", fontsize, fontcolor);
 8000c8c:	4b06      	ldr	r3, [pc, #24]	@ (8000ca8 <screen0+0x98>)
 8000c8e:	480b      	ldr	r0, [pc, #44]	@ (8000cbc <screen0+0xac>)
 8000c90:	2201      	movs	r2, #1
 8000c92:	9200      	str	r2, [sp, #0]
 8000c94:	6819      	ldr	r1, [r3, #0]
 8000c96:	685a      	ldr	r2, [r3, #4]
 8000c98:	689b      	ldr	r3, [r3, #8]
 8000c9a:	f000 fa87 	bl	80011ac <ssd1306_WriteString>

	  ssd1306_UpdateScreen();
 8000c9e:	f000 f94b 	bl	8000f38 <ssd1306_UpdateScreen>
}
 8000ca2:	46c0      	nop			@ (mov r8, r8)
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	bd80      	pop	{r7, pc}
 8000ca8:	080065c8 	.word	0x080065c8
 8000cac:	08005d50 	.word	0x08005d50
 8000cb0:	08005d64 	.word	0x08005d64
 8000cb4:	08005d78 	.word	0x08005d78
 8000cb8:	08005d8c 	.word	0x08005d8c
 8000cbc:	08005da0 	.word	0x08005da0

08000cc0 <screen1>:

void screen1()
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b082      	sub	sp, #8
 8000cc4:	af02      	add	r7, sp, #8
	  ssd1306_Fill(Black);
 8000cc6:	2000      	movs	r0, #0
 8000cc8:	f000 f91c 	bl	8000f04 <ssd1306_Fill>
	  ssd1306_SetCursor(2, 0);
 8000ccc:	2100      	movs	r1, #0
 8000cce:	2002      	movs	r0, #2
 8000cd0:	f000 fa98 	bl	8001204 <ssd1306_SetCursor>
	  ssd1306_WriteString("Help Menu (2/2): ", fontsize, fontcolor);
 8000cd4:	4b20      	ldr	r3, [pc, #128]	@ (8000d58 <screen1+0x98>)
 8000cd6:	4821      	ldr	r0, [pc, #132]	@ (8000d5c <screen1+0x9c>)
 8000cd8:	2201      	movs	r2, #1
 8000cda:	9200      	str	r2, [sp, #0]
 8000cdc:	6819      	ldr	r1, [r3, #0]
 8000cde:	685a      	ldr	r2, [r3, #4]
 8000ce0:	689b      	ldr	r3, [r3, #8]
 8000ce2:	f000 fa63 	bl	80011ac <ssd1306_WriteString>
	  ssd1306_SetCursor(2, 12);
 8000ce6:	210c      	movs	r1, #12
 8000ce8:	2002      	movs	r0, #2
 8000cea:	f000 fa8b 	bl	8001204 <ssd1306_SetCursor>
	  ssd1306_WriteString("The encoder knob", fontsize, fontcolor);
 8000cee:	4b1a      	ldr	r3, [pc, #104]	@ (8000d58 <screen1+0x98>)
 8000cf0:	481b      	ldr	r0, [pc, #108]	@ (8000d60 <screen1+0xa0>)
 8000cf2:	2201      	movs	r2, #1
 8000cf4:	9200      	str	r2, [sp, #0]
 8000cf6:	6819      	ldr	r1, [r3, #0]
 8000cf8:	685a      	ldr	r2, [r3, #4]
 8000cfa:	689b      	ldr	r3, [r3, #8]
 8000cfc:	f000 fa56 	bl	80011ac <ssd1306_WriteString>
	  ssd1306_SetCursor(2, 24);
 8000d00:	2118      	movs	r1, #24
 8000d02:	2002      	movs	r0, #2
 8000d04:	f000 fa7e 	bl	8001204 <ssd1306_SetCursor>
	  ssd1306_WriteString("can be pressed to", fontsize, fontcolor);
 8000d08:	4b13      	ldr	r3, [pc, #76]	@ (8000d58 <screen1+0x98>)
 8000d0a:	4816      	ldr	r0, [pc, #88]	@ (8000d64 <screen1+0xa4>)
 8000d0c:	2201      	movs	r2, #1
 8000d0e:	9200      	str	r2, [sp, #0]
 8000d10:	6819      	ldr	r1, [r3, #0]
 8000d12:	685a      	ldr	r2, [r3, #4]
 8000d14:	689b      	ldr	r3, [r3, #8]
 8000d16:	f000 fa49 	bl	80011ac <ssd1306_WriteString>
	  ssd1306_SetCursor(2,36);
 8000d1a:	2124      	movs	r1, #36	@ 0x24
 8000d1c:	2002      	movs	r0, #2
 8000d1e:	f000 fa71 	bl	8001204 <ssd1306_SetCursor>
	  ssd1306_WriteString("select the current", fontsize, fontcolor);
 8000d22:	4b0d      	ldr	r3, [pc, #52]	@ (8000d58 <screen1+0x98>)
 8000d24:	4810      	ldr	r0, [pc, #64]	@ (8000d68 <screen1+0xa8>)
 8000d26:	2201      	movs	r2, #1
 8000d28:	9200      	str	r2, [sp, #0]
 8000d2a:	6819      	ldr	r1, [r3, #0]
 8000d2c:	685a      	ldr	r2, [r3, #4]
 8000d2e:	689b      	ldr	r3, [r3, #8]
 8000d30:	f000 fa3c 	bl	80011ac <ssd1306_WriteString>
	  ssd1306_SetCursor(2,48);
 8000d34:	2130      	movs	r1, #48	@ 0x30
 8000d36:	2002      	movs	r0, #2
 8000d38:	f000 fa64 	bl	8001204 <ssd1306_SetCursor>
	  ssd1306_WriteString("functionality", fontsize, fontcolor);
 8000d3c:	4b06      	ldr	r3, [pc, #24]	@ (8000d58 <screen1+0x98>)
 8000d3e:	480b      	ldr	r0, [pc, #44]	@ (8000d6c <screen1+0xac>)
 8000d40:	2201      	movs	r2, #1
 8000d42:	9200      	str	r2, [sp, #0]
 8000d44:	6819      	ldr	r1, [r3, #0]
 8000d46:	685a      	ldr	r2, [r3, #4]
 8000d48:	689b      	ldr	r3, [r3, #8]
 8000d4a:	f000 fa2f 	bl	80011ac <ssd1306_WriteString>

	  ssd1306_UpdateScreen();
 8000d4e:	f000 f8f3 	bl	8000f38 <ssd1306_UpdateScreen>
}
 8000d52:	46c0      	nop			@ (mov r8, r8)
 8000d54:	46bd      	mov	sp, r7
 8000d56:	bd80      	pop	{r7, pc}
 8000d58:	080065c8 	.word	0x080065c8
 8000d5c:	08005db0 	.word	0x08005db0
 8000d60:	08005dc4 	.word	0x08005dc4
 8000d64:	08005dd8 	.word	0x08005dd8
 8000d68:	08005dec 	.word	0x08005dec
 8000d6c:	08005e00 	.word	0x08005e00

08000d70 <screen2>:


void screen2()
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b082      	sub	sp, #8
 8000d74:	af02      	add	r7, sp, #8
	  ssd1306_Fill(Black);
 8000d76:	2000      	movs	r0, #0
 8000d78:	f000 f8c4 	bl	8000f04 <ssd1306_Fill>
	  ssd1306_SetCursor(2, 0);
 8000d7c:	2100      	movs	r1, #0
 8000d7e:	2002      	movs	r0, #2
 8000d80:	f000 fa40 	bl	8001204 <ssd1306_SetCursor>
	  ssd1306_WriteString("Lab 2 Group 9", fontsize, fontcolor);
 8000d84:	4b36      	ldr	r3, [pc, #216]	@ (8000e60 <screen2+0xf0>)
 8000d86:	4837      	ldr	r0, [pc, #220]	@ (8000e64 <screen2+0xf4>)
 8000d88:	2201      	movs	r2, #1
 8000d8a:	9200      	str	r2, [sp, #0]
 8000d8c:	6819      	ldr	r1, [r3, #0]
 8000d8e:	685a      	ldr	r2, [r3, #4]
 8000d90:	689b      	ldr	r3, [r3, #8]
 8000d92:	f000 fa0b 	bl	80011ac <ssd1306_WriteString>
	  ssd1306_SetCursor(2, 12);
 8000d96:	210c      	movs	r1, #12
 8000d98:	2002      	movs	r0, #2
 8000d9a:	f000 fa33 	bl	8001204 <ssd1306_SetCursor>
	  ssd1306_WriteString("Hello From ", fontsize, fontcolor);
 8000d9e:	4b30      	ldr	r3, [pc, #192]	@ (8000e60 <screen2+0xf0>)
 8000da0:	4831      	ldr	r0, [pc, #196]	@ (8000e68 <screen2+0xf8>)
 8000da2:	2201      	movs	r2, #1
 8000da4:	9200      	str	r2, [sp, #0]
 8000da6:	6819      	ldr	r1, [r3, #0]
 8000da8:	685a      	ldr	r2, [r3, #4]
 8000daa:	689b      	ldr	r3, [r3, #8]
 8000dac:	f000 f9fe 	bl	80011ac <ssd1306_WriteString>
	  ssd1306_SetCursor(2, 24);
 8000db0:	2118      	movs	r1, #24
 8000db2:	2002      	movs	r0, #2
 8000db4:	f000 fa26 	bl	8001204 <ssd1306_SetCursor>
	  ssd1306_WriteString("STM32G050F6 :P ", fontsize, fontcolor);
 8000db8:	4b29      	ldr	r3, [pc, #164]	@ (8000e60 <screen2+0xf0>)
 8000dba:	482c      	ldr	r0, [pc, #176]	@ (8000e6c <screen2+0xfc>)
 8000dbc:	2201      	movs	r2, #1
 8000dbe:	9200      	str	r2, [sp, #0]
 8000dc0:	6819      	ldr	r1, [r3, #0]
 8000dc2:	685a      	ldr	r2, [r3, #4]
 8000dc4:	689b      	ldr	r3, [r3, #8]
 8000dc6:	f000 f9f1 	bl	80011ac <ssd1306_WriteString>

	  snprintf((char *)encoder_char, sizeof(encoder_char), "%2u", encoder_val); // Cast char* type to change encoder_char
 8000dca:	4b29      	ldr	r3, [pc, #164]	@ (8000e70 <screen2+0x100>)
 8000dcc:	781b      	ldrb	r3, [r3, #0]
 8000dce:	4a29      	ldr	r2, [pc, #164]	@ (8000e74 <screen2+0x104>)
 8000dd0:	4829      	ldr	r0, [pc, #164]	@ (8000e78 <screen2+0x108>)
 8000dd2:	2104      	movs	r1, #4
 8000dd4:	f004 faee 	bl	80053b4 <sniprintf>

	  ssd1306_SetCursor(2,36);
 8000dd8:	2124      	movs	r1, #36	@ 0x24
 8000dda:	2002      	movs	r0, #2
 8000ddc:	f000 fa12 	bl	8001204 <ssd1306_SetCursor>
	  ssd1306_WriteString("Encoder: ", fontsize, fontcolor);
 8000de0:	4b1f      	ldr	r3, [pc, #124]	@ (8000e60 <screen2+0xf0>)
 8000de2:	4826      	ldr	r0, [pc, #152]	@ (8000e7c <screen2+0x10c>)
 8000de4:	2201      	movs	r2, #1
 8000de6:	9200      	str	r2, [sp, #0]
 8000de8:	6819      	ldr	r1, [r3, #0]
 8000dea:	685a      	ldr	r2, [r3, #4]
 8000dec:	689b      	ldr	r3, [r3, #8]
 8000dee:	f000 f9dd 	bl	80011ac <ssd1306_WriteString>
	  ssd1306_SetCursor(92,36);
 8000df2:	2124      	movs	r1, #36	@ 0x24
 8000df4:	205c      	movs	r0, #92	@ 0x5c
 8000df6:	f000 fa05 	bl	8001204 <ssd1306_SetCursor>
	  ssd1306_WriteString((char *)encoder_char, fontsize, fontcolor); // Cast char* type to change encoder_char
 8000dfa:	4b19      	ldr	r3, [pc, #100]	@ (8000e60 <screen2+0xf0>)
 8000dfc:	481e      	ldr	r0, [pc, #120]	@ (8000e78 <screen2+0x108>)
 8000dfe:	2201      	movs	r2, #1
 8000e00:	9200      	str	r2, [sp, #0]
 8000e02:	6819      	ldr	r1, [r3, #0]
 8000e04:	685a      	ldr	r2, [r3, #4]
 8000e06:	689b      	ldr	r3, [r3, #8]
 8000e08:	f000 f9d0 	bl	80011ac <ssd1306_WriteString>

	  snprintf(button_char, sizeof(button_char), "%d", !button_val);
 8000e0c:	4b1c      	ldr	r3, [pc, #112]	@ (8000e80 <screen2+0x110>)
 8000e0e:	781b      	ldrb	r3, [r3, #0]
 8000e10:	425a      	negs	r2, r3
 8000e12:	4153      	adcs	r3, r2
 8000e14:	b2db      	uxtb	r3, r3
 8000e16:	4a1b      	ldr	r2, [pc, #108]	@ (8000e84 <screen2+0x114>)
 8000e18:	481b      	ldr	r0, [pc, #108]	@ (8000e88 <screen2+0x118>)
 8000e1a:	2104      	movs	r1, #4
 8000e1c:	f004 faca 	bl	80053b4 <sniprintf>

	  ssd1306_SetCursor(2,48);
 8000e20:	2130      	movs	r1, #48	@ 0x30
 8000e22:	2002      	movs	r0, #2
 8000e24:	f000 f9ee 	bl	8001204 <ssd1306_SetCursor>
	  ssd1306_WriteString("Button: ", fontsize, fontcolor);
 8000e28:	4b0d      	ldr	r3, [pc, #52]	@ (8000e60 <screen2+0xf0>)
 8000e2a:	4818      	ldr	r0, [pc, #96]	@ (8000e8c <screen2+0x11c>)
 8000e2c:	2201      	movs	r2, #1
 8000e2e:	9200      	str	r2, [sp, #0]
 8000e30:	6819      	ldr	r1, [r3, #0]
 8000e32:	685a      	ldr	r2, [r3, #4]
 8000e34:	689b      	ldr	r3, [r3, #8]
 8000e36:	f000 f9b9 	bl	80011ac <ssd1306_WriteString>
	  ssd1306_SetCursor(120,48);
 8000e3a:	2130      	movs	r1, #48	@ 0x30
 8000e3c:	2078      	movs	r0, #120	@ 0x78
 8000e3e:	f000 f9e1 	bl	8001204 <ssd1306_SetCursor>
	  ssd1306_WriteString(button_char, fontsize, fontcolor);
 8000e42:	4b07      	ldr	r3, [pc, #28]	@ (8000e60 <screen2+0xf0>)
 8000e44:	4810      	ldr	r0, [pc, #64]	@ (8000e88 <screen2+0x118>)
 8000e46:	2201      	movs	r2, #1
 8000e48:	9200      	str	r2, [sp, #0]
 8000e4a:	6819      	ldr	r1, [r3, #0]
 8000e4c:	685a      	ldr	r2, [r3, #4]
 8000e4e:	689b      	ldr	r3, [r3, #8]
 8000e50:	f000 f9ac 	bl	80011ac <ssd1306_WriteString>

	  ssd1306_UpdateScreen();
 8000e54:	f000 f870 	bl	8000f38 <ssd1306_UpdateScreen>
}
 8000e58:	46c0      	nop			@ (mov r8, r8)
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	46c0      	nop			@ (mov r8, r8)
 8000e60:	080065c8 	.word	0x080065c8
 8000e64:	08005e10 	.word	0x08005e10
 8000e68:	08005e20 	.word	0x08005e20
 8000e6c:	08005e2c 	.word	0x08005e2c
 8000e70:	200002e8 	.word	0x200002e8
 8000e74:	08005e3c 	.word	0x08005e3c
 8000e78:	200002e4 	.word	0x200002e4
 8000e7c:	08005e40 	.word	0x08005e40
 8000e80:	200002f0 	.word	0x200002f0
 8000e84:	08005e4c 	.word	0x08005e4c
 8000e88:	200002ec 	.word	0x200002ec
 8000e8c:	08005e50 	.word	0x08005e50

08000e90 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e94:	b672      	cpsid	i
}
 8000e96:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e98:	46c0      	nop			@ (mov r8, r8)
 8000e9a:	e7fd      	b.n	8000e98 <Error_Handler+0x8>

08000e9c <ssd1306_WriteCommand>:
void ssd1306_Reset(void) {
    /* for I2C - do nothing */
}

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b086      	sub	sp, #24
 8000ea0:	af04      	add	r7, sp, #16
 8000ea2:	0002      	movs	r2, r0
 8000ea4:	1dfb      	adds	r3, r7, #7
 8000ea6:	701a      	strb	r2, [r3, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8000ea8:	4808      	ldr	r0, [pc, #32]	@ (8000ecc <ssd1306_WriteCommand+0x30>)
 8000eaa:	2301      	movs	r3, #1
 8000eac:	425b      	negs	r3, r3
 8000eae:	9302      	str	r3, [sp, #8]
 8000eb0:	2301      	movs	r3, #1
 8000eb2:	9301      	str	r3, [sp, #4]
 8000eb4:	1dfb      	adds	r3, r7, #7
 8000eb6:	9300      	str	r3, [sp, #0]
 8000eb8:	2301      	movs	r3, #1
 8000eba:	2200      	movs	r2, #0
 8000ebc:	2178      	movs	r1, #120	@ 0x78
 8000ebe:	f002 f8ef 	bl	80030a0 <HAL_I2C_Mem_Write>
}
 8000ec2:	46c0      	nop			@ (mov r8, r8)
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	b002      	add	sp, #8
 8000ec8:	bd80      	pop	{r7, pc}
 8000eca:	46c0      	nop			@ (mov r8, r8)
 8000ecc:	20000138 	.word	0x20000138

08000ed0 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b086      	sub	sp, #24
 8000ed4:	af04      	add	r7, sp, #16
 8000ed6:	6078      	str	r0, [r7, #4]
 8000ed8:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8000eda:	683b      	ldr	r3, [r7, #0]
 8000edc:	b29b      	uxth	r3, r3
 8000ede:	4808      	ldr	r0, [pc, #32]	@ (8000f00 <ssd1306_WriteData+0x30>)
 8000ee0:	2201      	movs	r2, #1
 8000ee2:	4252      	negs	r2, r2
 8000ee4:	9202      	str	r2, [sp, #8]
 8000ee6:	9301      	str	r3, [sp, #4]
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	9300      	str	r3, [sp, #0]
 8000eec:	2301      	movs	r3, #1
 8000eee:	2240      	movs	r2, #64	@ 0x40
 8000ef0:	2178      	movs	r1, #120	@ 0x78
 8000ef2:	f002 f8d5 	bl	80030a0 <HAL_I2C_Mem_Write>
}
 8000ef6:	46c0      	nop			@ (mov r8, r8)
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	b002      	add	sp, #8
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	46c0      	nop			@ (mov r8, r8)
 8000f00:	20000138 	.word	0x20000138

08000f04 <ssd1306_Fill>:
    
    SSD1306.Initialized = 1;
}

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b082      	sub	sp, #8
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	0002      	movs	r2, r0
 8000f0c:	1dfb      	adds	r3, r7, #7
 8000f0e:	701a      	strb	r2, [r3, #0]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8000f10:	1dfb      	adds	r3, r7, #7
 8000f12:	781b      	ldrb	r3, [r3, #0]
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d101      	bne.n	8000f1c <ssd1306_Fill+0x18>
 8000f18:	2300      	movs	r3, #0
 8000f1a:	e000      	b.n	8000f1e <ssd1306_Fill+0x1a>
 8000f1c:	23ff      	movs	r3, #255	@ 0xff
 8000f1e:	2280      	movs	r2, #128	@ 0x80
 8000f20:	00d2      	lsls	r2, r2, #3
 8000f22:	4804      	ldr	r0, [pc, #16]	@ (8000f34 <ssd1306_Fill+0x30>)
 8000f24:	0019      	movs	r1, r3
 8000f26:	f004 fa7b 	bl	8005420 <memset>
}
 8000f2a:	46c0      	nop			@ (mov r8, r8)
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	b002      	add	sp, #8
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	46c0      	nop			@ (mov r8, r8)
 8000f34:	200002f4 	.word	0x200002f4

08000f38 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b082      	sub	sp, #8
 8000f3c:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8000f3e:	1dfb      	adds	r3, r7, #7
 8000f40:	2200      	movs	r2, #0
 8000f42:	701a      	strb	r2, [r3, #0]
 8000f44:	e01a      	b.n	8000f7c <ssd1306_UpdateScreen+0x44>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8000f46:	1dfb      	adds	r3, r7, #7
 8000f48:	781b      	ldrb	r3, [r3, #0]
 8000f4a:	3b50      	subs	r3, #80	@ 0x50
 8000f4c:	b2db      	uxtb	r3, r3
 8000f4e:	0018      	movs	r0, r3
 8000f50:	f7ff ffa4 	bl	8000e9c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8000f54:	2000      	movs	r0, #0
 8000f56:	f7ff ffa1 	bl	8000e9c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8000f5a:	2010      	movs	r0, #16
 8000f5c:	f7ff ff9e 	bl	8000e9c <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8000f60:	1dfb      	adds	r3, r7, #7
 8000f62:	781b      	ldrb	r3, [r3, #0]
 8000f64:	01da      	lsls	r2, r3, #7
 8000f66:	4b0a      	ldr	r3, [pc, #40]	@ (8000f90 <ssd1306_UpdateScreen+0x58>)
 8000f68:	18d3      	adds	r3, r2, r3
 8000f6a:	2180      	movs	r1, #128	@ 0x80
 8000f6c:	0018      	movs	r0, r3
 8000f6e:	f7ff ffaf 	bl	8000ed0 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8000f72:	1dfb      	adds	r3, r7, #7
 8000f74:	781a      	ldrb	r2, [r3, #0]
 8000f76:	1dfb      	adds	r3, r7, #7
 8000f78:	3201      	adds	r2, #1
 8000f7a:	701a      	strb	r2, [r3, #0]
 8000f7c:	1dfb      	adds	r3, r7, #7
 8000f7e:	781b      	ldrb	r3, [r3, #0]
 8000f80:	2b07      	cmp	r3, #7
 8000f82:	d9e0      	bls.n	8000f46 <ssd1306_UpdateScreen+0xe>
    }
}
 8000f84:	46c0      	nop			@ (mov r8, r8)
 8000f86:	46c0      	nop			@ (mov r8, r8)
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	b002      	add	sp, #8
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	46c0      	nop			@ (mov r8, r8)
 8000f90:	200002f4 	.word	0x200002f4

08000f94 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8000f94:	b590      	push	{r4, r7, lr}
 8000f96:	b083      	sub	sp, #12
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	0004      	movs	r4, r0
 8000f9c:	0008      	movs	r0, r1
 8000f9e:	0011      	movs	r1, r2
 8000fa0:	1dfb      	adds	r3, r7, #7
 8000fa2:	1c22      	adds	r2, r4, #0
 8000fa4:	701a      	strb	r2, [r3, #0]
 8000fa6:	1dbb      	adds	r3, r7, #6
 8000fa8:	1c02      	adds	r2, r0, #0
 8000faa:	701a      	strb	r2, [r3, #0]
 8000fac:	1d7b      	adds	r3, r7, #5
 8000fae:	1c0a      	adds	r2, r1, #0
 8000fb0:	701a      	strb	r2, [r3, #0]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8000fb2:	1dfb      	adds	r3, r7, #7
 8000fb4:	781b      	ldrb	r3, [r3, #0]
 8000fb6:	b25b      	sxtb	r3, r3
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	db47      	blt.n	800104c <ssd1306_DrawPixel+0xb8>
 8000fbc:	1dbb      	adds	r3, r7, #6
 8000fbe:	781b      	ldrb	r3, [r3, #0]
 8000fc0:	2b3f      	cmp	r3, #63	@ 0x3f
 8000fc2:	d843      	bhi.n	800104c <ssd1306_DrawPixel+0xb8>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8000fc4:	1d7b      	adds	r3, r7, #5
 8000fc6:	781b      	ldrb	r3, [r3, #0]
 8000fc8:	2b01      	cmp	r3, #1
 8000fca:	d11e      	bne.n	800100a <ssd1306_DrawPixel+0x76>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8000fcc:	1dfb      	adds	r3, r7, #7
 8000fce:	781a      	ldrb	r2, [r3, #0]
 8000fd0:	1dbb      	adds	r3, r7, #6
 8000fd2:	781b      	ldrb	r3, [r3, #0]
 8000fd4:	08db      	lsrs	r3, r3, #3
 8000fd6:	b2d8      	uxtb	r0, r3
 8000fd8:	0003      	movs	r3, r0
 8000fda:	01db      	lsls	r3, r3, #7
 8000fdc:	18d3      	adds	r3, r2, r3
 8000fde:	4a1d      	ldr	r2, [pc, #116]	@ (8001054 <ssd1306_DrawPixel+0xc0>)
 8000fe0:	5cd3      	ldrb	r3, [r2, r3]
 8000fe2:	b25a      	sxtb	r2, r3
 8000fe4:	1dbb      	adds	r3, r7, #6
 8000fe6:	781b      	ldrb	r3, [r3, #0]
 8000fe8:	2107      	movs	r1, #7
 8000fea:	400b      	ands	r3, r1
 8000fec:	2101      	movs	r1, #1
 8000fee:	4099      	lsls	r1, r3
 8000ff0:	000b      	movs	r3, r1
 8000ff2:	b25b      	sxtb	r3, r3
 8000ff4:	4313      	orrs	r3, r2
 8000ff6:	b259      	sxtb	r1, r3
 8000ff8:	1dfb      	adds	r3, r7, #7
 8000ffa:	781a      	ldrb	r2, [r3, #0]
 8000ffc:	0003      	movs	r3, r0
 8000ffe:	01db      	lsls	r3, r3, #7
 8001000:	18d3      	adds	r3, r2, r3
 8001002:	b2c9      	uxtb	r1, r1
 8001004:	4a13      	ldr	r2, [pc, #76]	@ (8001054 <ssd1306_DrawPixel+0xc0>)
 8001006:	54d1      	strb	r1, [r2, r3]
 8001008:	e021      	b.n	800104e <ssd1306_DrawPixel+0xba>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 800100a:	1dfb      	adds	r3, r7, #7
 800100c:	781a      	ldrb	r2, [r3, #0]
 800100e:	1dbb      	adds	r3, r7, #6
 8001010:	781b      	ldrb	r3, [r3, #0]
 8001012:	08db      	lsrs	r3, r3, #3
 8001014:	b2d8      	uxtb	r0, r3
 8001016:	0003      	movs	r3, r0
 8001018:	01db      	lsls	r3, r3, #7
 800101a:	18d3      	adds	r3, r2, r3
 800101c:	4a0d      	ldr	r2, [pc, #52]	@ (8001054 <ssd1306_DrawPixel+0xc0>)
 800101e:	5cd3      	ldrb	r3, [r2, r3]
 8001020:	b25b      	sxtb	r3, r3
 8001022:	1dba      	adds	r2, r7, #6
 8001024:	7812      	ldrb	r2, [r2, #0]
 8001026:	2107      	movs	r1, #7
 8001028:	400a      	ands	r2, r1
 800102a:	2101      	movs	r1, #1
 800102c:	4091      	lsls	r1, r2
 800102e:	000a      	movs	r2, r1
 8001030:	b252      	sxtb	r2, r2
 8001032:	43d2      	mvns	r2, r2
 8001034:	b252      	sxtb	r2, r2
 8001036:	4013      	ands	r3, r2
 8001038:	b259      	sxtb	r1, r3
 800103a:	1dfb      	adds	r3, r7, #7
 800103c:	781a      	ldrb	r2, [r3, #0]
 800103e:	0003      	movs	r3, r0
 8001040:	01db      	lsls	r3, r3, #7
 8001042:	18d3      	adds	r3, r2, r3
 8001044:	b2c9      	uxtb	r1, r1
 8001046:	4a03      	ldr	r2, [pc, #12]	@ (8001054 <ssd1306_DrawPixel+0xc0>)
 8001048:	54d1      	strb	r1, [r2, r3]
 800104a:	e000      	b.n	800104e <ssd1306_DrawPixel+0xba>
        return;
 800104c:	46c0      	nop			@ (mov r8, r8)
    }
}
 800104e:	46bd      	mov	sp, r7
 8001050:	b003      	add	sp, #12
 8001052:	bd90      	pop	{r4, r7, pc}
 8001054:	200002f4 	.word	0x200002f4

08001058 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001058:	b590      	push	{r4, r7, lr}
 800105a:	b089      	sub	sp, #36	@ 0x24
 800105c:	af00      	add	r7, sp, #0
 800105e:	0004      	movs	r4, r0
 8001060:	0038      	movs	r0, r7
 8001062:	6001      	str	r1, [r0, #0]
 8001064:	6042      	str	r2, [r0, #4]
 8001066:	6083      	str	r3, [r0, #8]
 8001068:	210f      	movs	r1, #15
 800106a:	187b      	adds	r3, r7, r1
 800106c:	1c22      	adds	r2, r4, #0
 800106e:	701a      	strb	r2, [r3, #0]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8001070:	000a      	movs	r2, r1
 8001072:	18bb      	adds	r3, r7, r2
 8001074:	781b      	ldrb	r3, [r3, #0]
 8001076:	2b1f      	cmp	r3, #31
 8001078:	d903      	bls.n	8001082 <ssd1306_WriteChar+0x2a>
 800107a:	18bb      	adds	r3, r7, r2
 800107c:	781b      	ldrb	r3, [r3, #0]
 800107e:	2b7e      	cmp	r3, #126	@ 0x7e
 8001080:	d901      	bls.n	8001086 <ssd1306_WriteChar+0x2e>
        return 0;
 8001082:	2300      	movs	r3, #0
 8001084:	e08b      	b.n	800119e <ssd1306_WriteChar+0x146>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8001086:	003b      	movs	r3, r7
 8001088:	689b      	ldr	r3, [r3, #8]
 800108a:	2b00      	cmp	r3, #0
 800108c:	d008      	beq.n	80010a0 <ssd1306_WriteChar+0x48>
 800108e:	003b      	movs	r3, r7
 8001090:	689a      	ldr	r2, [r3, #8]
 8001092:	230f      	movs	r3, #15
 8001094:	18fb      	adds	r3, r7, r3
 8001096:	781b      	ldrb	r3, [r3, #0]
 8001098:	3b20      	subs	r3, #32
 800109a:	18d3      	adds	r3, r2, r3
 800109c:	781b      	ldrb	r3, [r3, #0]
 800109e:	e001      	b.n	80010a4 <ssd1306_WriteChar+0x4c>
 80010a0:	003b      	movs	r3, r7
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	2117      	movs	r1, #23
 80010a6:	187a      	adds	r2, r7, r1
 80010a8:	7013      	strb	r3, [r2, #0]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 80010aa:	4b3f      	ldr	r3, [pc, #252]	@ (80011a8 <ssd1306_WriteChar+0x150>)
 80010ac:	881b      	ldrh	r3, [r3, #0]
 80010ae:	001a      	movs	r2, r3
 80010b0:	187b      	adds	r3, r7, r1
 80010b2:	781b      	ldrb	r3, [r3, #0]
 80010b4:	18d3      	adds	r3, r2, r3
 80010b6:	2b80      	cmp	r3, #128	@ 0x80
 80010b8:	dc07      	bgt.n	80010ca <ssd1306_WriteChar+0x72>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 80010ba:	4b3b      	ldr	r3, [pc, #236]	@ (80011a8 <ssd1306_WriteChar+0x150>)
 80010bc:	885b      	ldrh	r3, [r3, #2]
 80010be:	001a      	movs	r2, r3
 80010c0:	003b      	movs	r3, r7
 80010c2:	785b      	ldrb	r3, [r3, #1]
 80010c4:	18d3      	adds	r3, r2, r3
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 80010c6:	2b40      	cmp	r3, #64	@ 0x40
 80010c8:	dd01      	ble.n	80010ce <ssd1306_WriteChar+0x76>
    {
        // Not enough space on current line
        return 0;
 80010ca:	2300      	movs	r3, #0
 80010cc:	e067      	b.n	800119e <ssd1306_WriteChar+0x146>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 80010ce:	2300      	movs	r3, #0
 80010d0:	61fb      	str	r3, [r7, #28]
 80010d2:	e051      	b.n	8001178 <ssd1306_WriteChar+0x120>
        b = Font.data[(ch - 32) * Font.height + i];
 80010d4:	003b      	movs	r3, r7
 80010d6:	685a      	ldr	r2, [r3, #4]
 80010d8:	230f      	movs	r3, #15
 80010da:	18fb      	adds	r3, r7, r3
 80010dc:	781b      	ldrb	r3, [r3, #0]
 80010de:	3b20      	subs	r3, #32
 80010e0:	0039      	movs	r1, r7
 80010e2:	7849      	ldrb	r1, [r1, #1]
 80010e4:	434b      	muls	r3, r1
 80010e6:	0019      	movs	r1, r3
 80010e8:	69fb      	ldr	r3, [r7, #28]
 80010ea:	18cb      	adds	r3, r1, r3
 80010ec:	005b      	lsls	r3, r3, #1
 80010ee:	18d3      	adds	r3, r2, r3
 80010f0:	881b      	ldrh	r3, [r3, #0]
 80010f2:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 80010f4:	2300      	movs	r3, #0
 80010f6:	61bb      	str	r3, [r7, #24]
 80010f8:	e035      	b.n	8001166 <ssd1306_WriteChar+0x10e>
            if((b << j) & 0x8000)  {
 80010fa:	693a      	ldr	r2, [r7, #16]
 80010fc:	69bb      	ldr	r3, [r7, #24]
 80010fe:	409a      	lsls	r2, r3
 8001100:	2380      	movs	r3, #128	@ 0x80
 8001102:	021b      	lsls	r3, r3, #8
 8001104:	4013      	ands	r3, r2
 8001106:	d014      	beq.n	8001132 <ssd1306_WriteChar+0xda>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8001108:	4b27      	ldr	r3, [pc, #156]	@ (80011a8 <ssd1306_WriteChar+0x150>)
 800110a:	881b      	ldrh	r3, [r3, #0]
 800110c:	b2da      	uxtb	r2, r3
 800110e:	69bb      	ldr	r3, [r7, #24]
 8001110:	b2db      	uxtb	r3, r3
 8001112:	18d3      	adds	r3, r2, r3
 8001114:	b2d8      	uxtb	r0, r3
 8001116:	4b24      	ldr	r3, [pc, #144]	@ (80011a8 <ssd1306_WriteChar+0x150>)
 8001118:	885b      	ldrh	r3, [r3, #2]
 800111a:	b2da      	uxtb	r2, r3
 800111c:	69fb      	ldr	r3, [r7, #28]
 800111e:	b2db      	uxtb	r3, r3
 8001120:	18d3      	adds	r3, r2, r3
 8001122:	b2d9      	uxtb	r1, r3
 8001124:	2330      	movs	r3, #48	@ 0x30
 8001126:	18fb      	adds	r3, r7, r3
 8001128:	781b      	ldrb	r3, [r3, #0]
 800112a:	001a      	movs	r2, r3
 800112c:	f7ff ff32 	bl	8000f94 <ssd1306_DrawPixel>
 8001130:	e016      	b.n	8001160 <ssd1306_WriteChar+0x108>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8001132:	4b1d      	ldr	r3, [pc, #116]	@ (80011a8 <ssd1306_WriteChar+0x150>)
 8001134:	881b      	ldrh	r3, [r3, #0]
 8001136:	b2da      	uxtb	r2, r3
 8001138:	69bb      	ldr	r3, [r7, #24]
 800113a:	b2db      	uxtb	r3, r3
 800113c:	18d3      	adds	r3, r2, r3
 800113e:	b2d8      	uxtb	r0, r3
 8001140:	4b19      	ldr	r3, [pc, #100]	@ (80011a8 <ssd1306_WriteChar+0x150>)
 8001142:	885b      	ldrh	r3, [r3, #2]
 8001144:	b2da      	uxtb	r2, r3
 8001146:	69fb      	ldr	r3, [r7, #28]
 8001148:	b2db      	uxtb	r3, r3
 800114a:	18d3      	adds	r3, r2, r3
 800114c:	b2d9      	uxtb	r1, r3
 800114e:	2330      	movs	r3, #48	@ 0x30
 8001150:	18fb      	adds	r3, r7, r3
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	425a      	negs	r2, r3
 8001156:	4153      	adcs	r3, r2
 8001158:	b2db      	uxtb	r3, r3
 800115a:	001a      	movs	r2, r3
 800115c:	f7ff ff1a 	bl	8000f94 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8001160:	69bb      	ldr	r3, [r7, #24]
 8001162:	3301      	adds	r3, #1
 8001164:	61bb      	str	r3, [r7, #24]
 8001166:	2317      	movs	r3, #23
 8001168:	18fb      	adds	r3, r7, r3
 800116a:	781b      	ldrb	r3, [r3, #0]
 800116c:	69ba      	ldr	r2, [r7, #24]
 800116e:	429a      	cmp	r2, r3
 8001170:	d3c3      	bcc.n	80010fa <ssd1306_WriteChar+0xa2>
    for(i = 0; i < Font.height; i++) {
 8001172:	69fb      	ldr	r3, [r7, #28]
 8001174:	3301      	adds	r3, #1
 8001176:	61fb      	str	r3, [r7, #28]
 8001178:	003b      	movs	r3, r7
 800117a:	785b      	ldrb	r3, [r3, #1]
 800117c:	001a      	movs	r2, r3
 800117e:	69fb      	ldr	r3, [r7, #28]
 8001180:	4293      	cmp	r3, r2
 8001182:	d3a7      	bcc.n	80010d4 <ssd1306_WriteChar+0x7c>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8001184:	4b08      	ldr	r3, [pc, #32]	@ (80011a8 <ssd1306_WriteChar+0x150>)
 8001186:	881a      	ldrh	r2, [r3, #0]
 8001188:	2317      	movs	r3, #23
 800118a:	18fb      	adds	r3, r7, r3
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	b29b      	uxth	r3, r3
 8001190:	18d3      	adds	r3, r2, r3
 8001192:	b29a      	uxth	r2, r3
 8001194:	4b04      	ldr	r3, [pc, #16]	@ (80011a8 <ssd1306_WriteChar+0x150>)
 8001196:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8001198:	230f      	movs	r3, #15
 800119a:	18fb      	adds	r3, r7, r3
 800119c:	781b      	ldrb	r3, [r3, #0]
}
 800119e:	0018      	movs	r0, r3
 80011a0:	46bd      	mov	sp, r7
 80011a2:	b009      	add	sp, #36	@ 0x24
 80011a4:	bd90      	pop	{r4, r7, pc}
 80011a6:	46c0      	nop			@ (mov r8, r8)
 80011a8:	200006f4 	.word	0x200006f4

080011ac <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b086      	sub	sp, #24
 80011b0:	af02      	add	r7, sp, #8
 80011b2:	60f8      	str	r0, [r7, #12]
 80011b4:	0038      	movs	r0, r7
 80011b6:	6001      	str	r1, [r0, #0]
 80011b8:	6042      	str	r2, [r0, #4]
 80011ba:	6083      	str	r3, [r0, #8]
    while (*str) {
 80011bc:	e017      	b.n	80011ee <ssd1306_WriteString+0x42>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	7818      	ldrb	r0, [r3, #0]
 80011c2:	003b      	movs	r3, r7
 80011c4:	2218      	movs	r2, #24
 80011c6:	18ba      	adds	r2, r7, r2
 80011c8:	7812      	ldrb	r2, [r2, #0]
 80011ca:	9200      	str	r2, [sp, #0]
 80011cc:	6819      	ldr	r1, [r3, #0]
 80011ce:	685a      	ldr	r2, [r3, #4]
 80011d0:	689b      	ldr	r3, [r3, #8]
 80011d2:	f7ff ff41 	bl	8001058 <ssd1306_WriteChar>
 80011d6:	0003      	movs	r3, r0
 80011d8:	001a      	movs	r2, r3
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	781b      	ldrb	r3, [r3, #0]
 80011de:	429a      	cmp	r2, r3
 80011e0:	d002      	beq.n	80011e8 <ssd1306_WriteString+0x3c>
            // Char could not be written
            return *str;
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	781b      	ldrb	r3, [r3, #0]
 80011e6:	e008      	b.n	80011fa <ssd1306_WriteString+0x4e>
        }
        str++;
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	3301      	adds	r3, #1
 80011ec:	60fb      	str	r3, [r7, #12]
    while (*str) {
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	781b      	ldrb	r3, [r3, #0]
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d1e3      	bne.n	80011be <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	781b      	ldrb	r3, [r3, #0]
}
 80011fa:	0018      	movs	r0, r3
 80011fc:	46bd      	mov	sp, r7
 80011fe:	b004      	add	sp, #16
 8001200:	bd80      	pop	{r7, pc}
	...

08001204 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8001204:	b580      	push	{r7, lr}
 8001206:	b082      	sub	sp, #8
 8001208:	af00      	add	r7, sp, #0
 800120a:	0002      	movs	r2, r0
 800120c:	1dfb      	adds	r3, r7, #7
 800120e:	701a      	strb	r2, [r3, #0]
 8001210:	1dbb      	adds	r3, r7, #6
 8001212:	1c0a      	adds	r2, r1, #0
 8001214:	701a      	strb	r2, [r3, #0]
    SSD1306.CurrentX = x;
 8001216:	1dfb      	adds	r3, r7, #7
 8001218:	781b      	ldrb	r3, [r3, #0]
 800121a:	b29a      	uxth	r2, r3
 800121c:	4b05      	ldr	r3, [pc, #20]	@ (8001234 <ssd1306_SetCursor+0x30>)
 800121e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8001220:	1dbb      	adds	r3, r7, #6
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	b29a      	uxth	r2, r3
 8001226:	4b03      	ldr	r3, [pc, #12]	@ (8001234 <ssd1306_SetCursor+0x30>)
 8001228:	805a      	strh	r2, [r3, #2]
}
 800122a:	46c0      	nop			@ (mov r8, r8)
 800122c:	46bd      	mov	sp, r7
 800122e:	b002      	add	sp, #8
 8001230:	bd80      	pop	{r7, pc}
 8001232:	46c0      	nop			@ (mov r8, r8)
 8001234:	200006f4 	.word	0x200006f4

08001238 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b082      	sub	sp, #8
 800123c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800123e:	4b0f      	ldr	r3, [pc, #60]	@ (800127c <HAL_MspInit+0x44>)
 8001240:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001242:	4b0e      	ldr	r3, [pc, #56]	@ (800127c <HAL_MspInit+0x44>)
 8001244:	2101      	movs	r1, #1
 8001246:	430a      	orrs	r2, r1
 8001248:	641a      	str	r2, [r3, #64]	@ 0x40
 800124a:	4b0c      	ldr	r3, [pc, #48]	@ (800127c <HAL_MspInit+0x44>)
 800124c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800124e:	2201      	movs	r2, #1
 8001250:	4013      	ands	r3, r2
 8001252:	607b      	str	r3, [r7, #4]
 8001254:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001256:	4b09      	ldr	r3, [pc, #36]	@ (800127c <HAL_MspInit+0x44>)
 8001258:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800125a:	4b08      	ldr	r3, [pc, #32]	@ (800127c <HAL_MspInit+0x44>)
 800125c:	2180      	movs	r1, #128	@ 0x80
 800125e:	0549      	lsls	r1, r1, #21
 8001260:	430a      	orrs	r2, r1
 8001262:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001264:	4b05      	ldr	r3, [pc, #20]	@ (800127c <HAL_MspInit+0x44>)
 8001266:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001268:	2380      	movs	r3, #128	@ 0x80
 800126a:	055b      	lsls	r3, r3, #21
 800126c:	4013      	ands	r3, r2
 800126e:	603b      	str	r3, [r7, #0]
 8001270:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001272:	46c0      	nop			@ (mov r8, r8)
 8001274:	46bd      	mov	sp, r7
 8001276:	b002      	add	sp, #8
 8001278:	bd80      	pop	{r7, pc}
 800127a:	46c0      	nop			@ (mov r8, r8)
 800127c:	40021000 	.word	0x40021000

08001280 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001280:	b590      	push	{r4, r7, lr}
 8001282:	b08b      	sub	sp, #44	@ 0x2c
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001288:	2414      	movs	r4, #20
 800128a:	193b      	adds	r3, r7, r4
 800128c:	0018      	movs	r0, r3
 800128e:	2314      	movs	r3, #20
 8001290:	001a      	movs	r2, r3
 8001292:	2100      	movs	r1, #0
 8001294:	f004 f8c4 	bl	8005420 <memset>
  if(hadc->Instance==ADC1)
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	4a2d      	ldr	r2, [pc, #180]	@ (8001354 <HAL_ADC_MspInit+0xd4>)
 800129e:	4293      	cmp	r3, r2
 80012a0:	d154      	bne.n	800134c <HAL_ADC_MspInit+0xcc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80012a2:	4b2d      	ldr	r3, [pc, #180]	@ (8001358 <HAL_ADC_MspInit+0xd8>)
 80012a4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80012a6:	4b2c      	ldr	r3, [pc, #176]	@ (8001358 <HAL_ADC_MspInit+0xd8>)
 80012a8:	2180      	movs	r1, #128	@ 0x80
 80012aa:	0349      	lsls	r1, r1, #13
 80012ac:	430a      	orrs	r2, r1
 80012ae:	641a      	str	r2, [r3, #64]	@ 0x40
 80012b0:	4b29      	ldr	r3, [pc, #164]	@ (8001358 <HAL_ADC_MspInit+0xd8>)
 80012b2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80012b4:	2380      	movs	r3, #128	@ 0x80
 80012b6:	035b      	lsls	r3, r3, #13
 80012b8:	4013      	ands	r3, r2
 80012ba:	613b      	str	r3, [r7, #16]
 80012bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012be:	4b26      	ldr	r3, [pc, #152]	@ (8001358 <HAL_ADC_MspInit+0xd8>)
 80012c0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80012c2:	4b25      	ldr	r3, [pc, #148]	@ (8001358 <HAL_ADC_MspInit+0xd8>)
 80012c4:	2101      	movs	r1, #1
 80012c6:	430a      	orrs	r2, r1
 80012c8:	635a      	str	r2, [r3, #52]	@ 0x34
 80012ca:	4b23      	ldr	r3, [pc, #140]	@ (8001358 <HAL_ADC_MspInit+0xd8>)
 80012cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80012ce:	2201      	movs	r2, #1
 80012d0:	4013      	ands	r3, r2
 80012d2:	60fb      	str	r3, [r7, #12]
 80012d4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80012d6:	193b      	adds	r3, r7, r4
 80012d8:	22e0      	movs	r2, #224	@ 0xe0
 80012da:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012dc:	193b      	adds	r3, r7, r4
 80012de:	2203      	movs	r2, #3
 80012e0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e2:	193b      	adds	r3, r7, r4
 80012e4:	2200      	movs	r2, #0
 80012e6:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012e8:	193a      	adds	r2, r7, r4
 80012ea:	23a0      	movs	r3, #160	@ 0xa0
 80012ec:	05db      	lsls	r3, r3, #23
 80012ee:	0011      	movs	r1, r2
 80012f0:	0018      	movs	r0, r3
 80012f2:	f001 fc75 	bl	8002be0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80012f6:	4b19      	ldr	r3, [pc, #100]	@ (800135c <HAL_ADC_MspInit+0xdc>)
 80012f8:	4a19      	ldr	r2, [pc, #100]	@ (8001360 <HAL_ADC_MspInit+0xe0>)
 80012fa:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80012fc:	4b17      	ldr	r3, [pc, #92]	@ (800135c <HAL_ADC_MspInit+0xdc>)
 80012fe:	2205      	movs	r2, #5
 8001300:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001302:	4b16      	ldr	r3, [pc, #88]	@ (800135c <HAL_ADC_MspInit+0xdc>)
 8001304:	2200      	movs	r2, #0
 8001306:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001308:	4b14      	ldr	r3, [pc, #80]	@ (800135c <HAL_ADC_MspInit+0xdc>)
 800130a:	2200      	movs	r2, #0
 800130c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800130e:	4b13      	ldr	r3, [pc, #76]	@ (800135c <HAL_ADC_MspInit+0xdc>)
 8001310:	2280      	movs	r2, #128	@ 0x80
 8001312:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001314:	4b11      	ldr	r3, [pc, #68]	@ (800135c <HAL_ADC_MspInit+0xdc>)
 8001316:	2280      	movs	r2, #128	@ 0x80
 8001318:	0052      	lsls	r2, r2, #1
 800131a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800131c:	4b0f      	ldr	r3, [pc, #60]	@ (800135c <HAL_ADC_MspInit+0xdc>)
 800131e:	2280      	movs	r2, #128	@ 0x80
 8001320:	00d2      	lsls	r2, r2, #3
 8001322:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001324:	4b0d      	ldr	r3, [pc, #52]	@ (800135c <HAL_ADC_MspInit+0xdc>)
 8001326:	2220      	movs	r2, #32
 8001328:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800132a:	4b0c      	ldr	r3, [pc, #48]	@ (800135c <HAL_ADC_MspInit+0xdc>)
 800132c:	2200      	movs	r2, #0
 800132e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001330:	4b0a      	ldr	r3, [pc, #40]	@ (800135c <HAL_ADC_MspInit+0xdc>)
 8001332:	0018      	movs	r0, r3
 8001334:	f001 fa02 	bl	800273c <HAL_DMA_Init>
 8001338:	1e03      	subs	r3, r0, #0
 800133a:	d001      	beq.n	8001340 <HAL_ADC_MspInit+0xc0>
    {
      Error_Handler();
 800133c:	f7ff fda8 	bl	8000e90 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	4a06      	ldr	r2, [pc, #24]	@ (800135c <HAL_ADC_MspInit+0xdc>)
 8001344:	651a      	str	r2, [r3, #80]	@ 0x50
 8001346:	4b05      	ldr	r3, [pc, #20]	@ (800135c <HAL_ADC_MspInit+0xdc>)
 8001348:	687a      	ldr	r2, [r7, #4]
 800134a:	629a      	str	r2, [r3, #40]	@ 0x28

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 800134c:	46c0      	nop			@ (mov r8, r8)
 800134e:	46bd      	mov	sp, r7
 8001350:	b00b      	add	sp, #44	@ 0x2c
 8001352:	bd90      	pop	{r4, r7, pc}
 8001354:	40012400 	.word	0x40012400
 8001358:	40021000 	.word	0x40021000
 800135c:	200000dc 	.word	0x200000dc
 8001360:	40020008 	.word	0x40020008

08001364 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001364:	b590      	push	{r4, r7, lr}
 8001366:	b08b      	sub	sp, #44	@ 0x2c
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800136c:	2414      	movs	r4, #20
 800136e:	193b      	adds	r3, r7, r4
 8001370:	0018      	movs	r0, r3
 8001372:	2314      	movs	r3, #20
 8001374:	001a      	movs	r2, r3
 8001376:	2100      	movs	r1, #0
 8001378:	f004 f852 	bl	8005420 <memset>
  if(hi2c->Instance==I2C2)
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	4a1c      	ldr	r2, [pc, #112]	@ (80013f4 <HAL_I2C_MspInit+0x90>)
 8001382:	4293      	cmp	r3, r2
 8001384:	d131      	bne.n	80013ea <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001386:	4b1c      	ldr	r3, [pc, #112]	@ (80013f8 <HAL_I2C_MspInit+0x94>)
 8001388:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800138a:	4b1b      	ldr	r3, [pc, #108]	@ (80013f8 <HAL_I2C_MspInit+0x94>)
 800138c:	2101      	movs	r1, #1
 800138e:	430a      	orrs	r2, r1
 8001390:	635a      	str	r2, [r3, #52]	@ 0x34
 8001392:	4b19      	ldr	r3, [pc, #100]	@ (80013f8 <HAL_I2C_MspInit+0x94>)
 8001394:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001396:	2201      	movs	r2, #1
 8001398:	4013      	ands	r3, r2
 800139a:	613b      	str	r3, [r7, #16]
 800139c:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PA11 [PA9]     ------> I2C2_SCL
    PA12 [PA10]     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800139e:	193b      	adds	r3, r7, r4
 80013a0:	22c0      	movs	r2, #192	@ 0xc0
 80013a2:	0152      	lsls	r2, r2, #5
 80013a4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013a6:	0021      	movs	r1, r4
 80013a8:	187b      	adds	r3, r7, r1
 80013aa:	2212      	movs	r2, #18
 80013ac:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ae:	187b      	adds	r3, r7, r1
 80013b0:	2200      	movs	r2, #0
 80013b2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013b4:	187b      	adds	r3, r7, r1
 80013b6:	2200      	movs	r2, #0
 80013b8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C2;
 80013ba:	187b      	adds	r3, r7, r1
 80013bc:	2206      	movs	r2, #6
 80013be:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013c0:	187a      	adds	r2, r7, r1
 80013c2:	23a0      	movs	r3, #160	@ 0xa0
 80013c4:	05db      	lsls	r3, r3, #23
 80013c6:	0011      	movs	r1, r2
 80013c8:	0018      	movs	r0, r3
 80013ca:	f001 fc09 	bl	8002be0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80013ce:	4b0a      	ldr	r3, [pc, #40]	@ (80013f8 <HAL_I2C_MspInit+0x94>)
 80013d0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80013d2:	4b09      	ldr	r3, [pc, #36]	@ (80013f8 <HAL_I2C_MspInit+0x94>)
 80013d4:	2180      	movs	r1, #128	@ 0x80
 80013d6:	03c9      	lsls	r1, r1, #15
 80013d8:	430a      	orrs	r2, r1
 80013da:	63da      	str	r2, [r3, #60]	@ 0x3c
 80013dc:	4b06      	ldr	r3, [pc, #24]	@ (80013f8 <HAL_I2C_MspInit+0x94>)
 80013de:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80013e0:	2380      	movs	r3, #128	@ 0x80
 80013e2:	03db      	lsls	r3, r3, #15
 80013e4:	4013      	ands	r3, r2
 80013e6:	60fb      	str	r3, [r7, #12]
 80013e8:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C2_MspInit 1 */

  }

}
 80013ea:	46c0      	nop			@ (mov r8, r8)
 80013ec:	46bd      	mov	sp, r7
 80013ee:	b00b      	add	sp, #44	@ 0x2c
 80013f0:	bd90      	pop	{r4, r7, pc}
 80013f2:	46c0      	nop			@ (mov r8, r8)
 80013f4:	40005800 	.word	0x40005800
 80013f8:	40021000 	.word	0x40021000

080013fc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80013fc:	b590      	push	{r4, r7, lr}
 80013fe:	b08b      	sub	sp, #44	@ 0x2c
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001404:	2414      	movs	r4, #20
 8001406:	193b      	adds	r3, r7, r4
 8001408:	0018      	movs	r0, r3
 800140a:	2314      	movs	r3, #20
 800140c:	001a      	movs	r2, r3
 800140e:	2100      	movs	r1, #0
 8001410:	f004 f806 	bl	8005420 <memset>
  if(hspi->Instance==SPI2)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	4a26      	ldr	r2, [pc, #152]	@ (80014b4 <HAL_SPI_MspInit+0xb8>)
 800141a:	4293      	cmp	r3, r2
 800141c:	d145      	bne.n	80014aa <HAL_SPI_MspInit+0xae>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800141e:	4b26      	ldr	r3, [pc, #152]	@ (80014b8 <HAL_SPI_MspInit+0xbc>)
 8001420:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001422:	4b25      	ldr	r3, [pc, #148]	@ (80014b8 <HAL_SPI_MspInit+0xbc>)
 8001424:	2180      	movs	r1, #128	@ 0x80
 8001426:	01c9      	lsls	r1, r1, #7
 8001428:	430a      	orrs	r2, r1
 800142a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800142c:	4b22      	ldr	r3, [pc, #136]	@ (80014b8 <HAL_SPI_MspInit+0xbc>)
 800142e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001430:	2380      	movs	r3, #128	@ 0x80
 8001432:	01db      	lsls	r3, r3, #7
 8001434:	4013      	ands	r3, r2
 8001436:	613b      	str	r3, [r7, #16]
 8001438:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800143a:	4b1f      	ldr	r3, [pc, #124]	@ (80014b8 <HAL_SPI_MspInit+0xbc>)
 800143c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800143e:	4b1e      	ldr	r3, [pc, #120]	@ (80014b8 <HAL_SPI_MspInit+0xbc>)
 8001440:	2102      	movs	r1, #2
 8001442:	430a      	orrs	r2, r1
 8001444:	635a      	str	r2, [r3, #52]	@ 0x34
 8001446:	4b1c      	ldr	r3, [pc, #112]	@ (80014b8 <HAL_SPI_MspInit+0xbc>)
 8001448:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800144a:	2202      	movs	r2, #2
 800144c:	4013      	ands	r3, r2
 800144e:	60fb      	str	r3, [r7, #12]
 8001450:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB6     ------> SPI2_MISO
    PB7     ------> SPI2_MOSI
    PB8     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001452:	193b      	adds	r3, r7, r4
 8001454:	2240      	movs	r2, #64	@ 0x40
 8001456:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001458:	193b      	adds	r3, r7, r4
 800145a:	2202      	movs	r2, #2
 800145c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800145e:	193b      	adds	r3, r7, r4
 8001460:	2200      	movs	r2, #0
 8001462:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001464:	193b      	adds	r3, r7, r4
 8001466:	2200      	movs	r2, #0
 8001468:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_SPI2;
 800146a:	193b      	adds	r3, r7, r4
 800146c:	2204      	movs	r2, #4
 800146e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001470:	193b      	adds	r3, r7, r4
 8001472:	4a12      	ldr	r2, [pc, #72]	@ (80014bc <HAL_SPI_MspInit+0xc0>)
 8001474:	0019      	movs	r1, r3
 8001476:	0010      	movs	r0, r2
 8001478:	f001 fbb2 	bl	8002be0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 800147c:	0021      	movs	r1, r4
 800147e:	187b      	adds	r3, r7, r1
 8001480:	22c0      	movs	r2, #192	@ 0xc0
 8001482:	0052      	lsls	r2, r2, #1
 8001484:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001486:	187b      	adds	r3, r7, r1
 8001488:	2202      	movs	r2, #2
 800148a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800148c:	187b      	adds	r3, r7, r1
 800148e:	2200      	movs	r2, #0
 8001490:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001492:	187b      	adds	r3, r7, r1
 8001494:	2200      	movs	r2, #0
 8001496:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 8001498:	187b      	adds	r3, r7, r1
 800149a:	2201      	movs	r2, #1
 800149c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800149e:	187b      	adds	r3, r7, r1
 80014a0:	4a06      	ldr	r2, [pc, #24]	@ (80014bc <HAL_SPI_MspInit+0xc0>)
 80014a2:	0019      	movs	r1, r3
 80014a4:	0010      	movs	r0, r2
 80014a6:	f001 fb9b 	bl	8002be0 <HAL_GPIO_Init>

  /* USER CODE END SPI2_MspInit 1 */

  }

}
 80014aa:	46c0      	nop			@ (mov r8, r8)
 80014ac:	46bd      	mov	sp, r7
 80014ae:	b00b      	add	sp, #44	@ 0x2c
 80014b0:	bd90      	pop	{r4, r7, pc}
 80014b2:	46c0      	nop			@ (mov r8, r8)
 80014b4:	40003800 	.word	0x40003800
 80014b8:	40021000 	.word	0x40021000
 80014bc:	50000400 	.word	0x50000400

080014c0 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80014c0:	b590      	push	{r4, r7, lr}
 80014c2:	b08b      	sub	sp, #44	@ 0x2c
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014c8:	2414      	movs	r4, #20
 80014ca:	193b      	adds	r3, r7, r4
 80014cc:	0018      	movs	r0, r3
 80014ce:	2314      	movs	r3, #20
 80014d0:	001a      	movs	r2, r3
 80014d2:	2100      	movs	r1, #0
 80014d4:	f003 ffa4 	bl	8005420 <memset>
  if(htim_encoder->Instance==TIM3)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	4a1e      	ldr	r2, [pc, #120]	@ (8001558 <HAL_TIM_Encoder_MspInit+0x98>)
 80014de:	4293      	cmp	r3, r2
 80014e0:	d135      	bne.n	800154e <HAL_TIM_Encoder_MspInit+0x8e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80014e2:	4b1e      	ldr	r3, [pc, #120]	@ (800155c <HAL_TIM_Encoder_MspInit+0x9c>)
 80014e4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80014e6:	4b1d      	ldr	r3, [pc, #116]	@ (800155c <HAL_TIM_Encoder_MspInit+0x9c>)
 80014e8:	2102      	movs	r1, #2
 80014ea:	430a      	orrs	r2, r1
 80014ec:	63da      	str	r2, [r3, #60]	@ 0x3c
 80014ee:	4b1b      	ldr	r3, [pc, #108]	@ (800155c <HAL_TIM_Encoder_MspInit+0x9c>)
 80014f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80014f2:	2202      	movs	r2, #2
 80014f4:	4013      	ands	r3, r2
 80014f6:	613b      	str	r3, [r7, #16]
 80014f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014fa:	4b18      	ldr	r3, [pc, #96]	@ (800155c <HAL_TIM_Encoder_MspInit+0x9c>)
 80014fc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80014fe:	4b17      	ldr	r3, [pc, #92]	@ (800155c <HAL_TIM_Encoder_MspInit+0x9c>)
 8001500:	2102      	movs	r1, #2
 8001502:	430a      	orrs	r2, r1
 8001504:	635a      	str	r2, [r3, #52]	@ 0x34
 8001506:	4b15      	ldr	r3, [pc, #84]	@ (800155c <HAL_TIM_Encoder_MspInit+0x9c>)
 8001508:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800150a:	2202      	movs	r2, #2
 800150c:	4013      	ands	r3, r2
 800150e:	60fb      	str	r3, [r7, #12]
 8001510:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001512:	0021      	movs	r1, r4
 8001514:	187b      	adds	r3, r7, r1
 8001516:	2230      	movs	r2, #48	@ 0x30
 8001518:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800151a:	187b      	adds	r3, r7, r1
 800151c:	2202      	movs	r2, #2
 800151e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001520:	187b      	adds	r3, r7, r1
 8001522:	2200      	movs	r2, #0
 8001524:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001526:	187b      	adds	r3, r7, r1
 8001528:	2200      	movs	r2, #0
 800152a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 800152c:	187b      	adds	r3, r7, r1
 800152e:	2201      	movs	r2, #1
 8001530:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001532:	187b      	adds	r3, r7, r1
 8001534:	4a0a      	ldr	r2, [pc, #40]	@ (8001560 <HAL_TIM_Encoder_MspInit+0xa0>)
 8001536:	0019      	movs	r1, r3
 8001538:	0010      	movs	r0, r2
 800153a:	f001 fb51 	bl	8002be0 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800153e:	2200      	movs	r2, #0
 8001540:	2100      	movs	r1, #0
 8001542:	2010      	movs	r0, #16
 8001544:	f001 f8c8 	bl	80026d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001548:	2010      	movs	r0, #16
 800154a:	f001 f8da 	bl	8002702 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 800154e:	46c0      	nop			@ (mov r8, r8)
 8001550:	46bd      	mov	sp, r7
 8001552:	b00b      	add	sp, #44	@ 0x2c
 8001554:	bd90      	pop	{r4, r7, pc}
 8001556:	46c0      	nop			@ (mov r8, r8)
 8001558:	40000400 	.word	0x40000400
 800155c:	40021000 	.word	0x40021000
 8001560:	50000400 	.word	0x50000400

08001564 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001564:	b590      	push	{r4, r7, lr}
 8001566:	b08b      	sub	sp, #44	@ 0x2c
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800156c:	2414      	movs	r4, #20
 800156e:	193b      	adds	r3, r7, r4
 8001570:	0018      	movs	r0, r3
 8001572:	2314      	movs	r3, #20
 8001574:	001a      	movs	r2, r3
 8001576:	2100      	movs	r1, #0
 8001578:	f003 ff52 	bl	8005420 <memset>
  if(huart->Instance==USART2)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	4a1b      	ldr	r2, [pc, #108]	@ (80015f0 <HAL_UART_MspInit+0x8c>)
 8001582:	4293      	cmp	r3, r2
 8001584:	d130      	bne.n	80015e8 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001586:	4b1b      	ldr	r3, [pc, #108]	@ (80015f4 <HAL_UART_MspInit+0x90>)
 8001588:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800158a:	4b1a      	ldr	r3, [pc, #104]	@ (80015f4 <HAL_UART_MspInit+0x90>)
 800158c:	2180      	movs	r1, #128	@ 0x80
 800158e:	0289      	lsls	r1, r1, #10
 8001590:	430a      	orrs	r2, r1
 8001592:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001594:	4b17      	ldr	r3, [pc, #92]	@ (80015f4 <HAL_UART_MspInit+0x90>)
 8001596:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001598:	2380      	movs	r3, #128	@ 0x80
 800159a:	029b      	lsls	r3, r3, #10
 800159c:	4013      	ands	r3, r2
 800159e:	613b      	str	r3, [r7, #16]
 80015a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015a2:	4b14      	ldr	r3, [pc, #80]	@ (80015f4 <HAL_UART_MspInit+0x90>)
 80015a4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80015a6:	4b13      	ldr	r3, [pc, #76]	@ (80015f4 <HAL_UART_MspInit+0x90>)
 80015a8:	2101      	movs	r1, #1
 80015aa:	430a      	orrs	r2, r1
 80015ac:	635a      	str	r2, [r3, #52]	@ 0x34
 80015ae:	4b11      	ldr	r3, [pc, #68]	@ (80015f4 <HAL_UART_MspInit+0x90>)
 80015b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80015b2:	2201      	movs	r2, #1
 80015b4:	4013      	ands	r3, r2
 80015b6:	60fb      	str	r3, [r7, #12]
 80015b8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80015ba:	0021      	movs	r1, r4
 80015bc:	187b      	adds	r3, r7, r1
 80015be:	220c      	movs	r2, #12
 80015c0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015c2:	187b      	adds	r3, r7, r1
 80015c4:	2202      	movs	r2, #2
 80015c6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c8:	187b      	adds	r3, r7, r1
 80015ca:	2200      	movs	r2, #0
 80015cc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ce:	187b      	adds	r3, r7, r1
 80015d0:	2200      	movs	r2, #0
 80015d2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80015d4:	187b      	adds	r3, r7, r1
 80015d6:	2201      	movs	r2, #1
 80015d8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015da:	187a      	adds	r2, r7, r1
 80015dc:	23a0      	movs	r3, #160	@ 0xa0
 80015de:	05db      	lsls	r3, r3, #23
 80015e0:	0011      	movs	r1, r2
 80015e2:	0018      	movs	r0, r3
 80015e4:	f001 fafc 	bl	8002be0 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80015e8:	46c0      	nop			@ (mov r8, r8)
 80015ea:	46bd      	mov	sp, r7
 80015ec:	b00b      	add	sp, #44	@ 0x2c
 80015ee:	bd90      	pop	{r4, r7, pc}
 80015f0:	40004400 	.word	0x40004400
 80015f4:	40021000 	.word	0x40021000

080015f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80015fc:	46c0      	nop			@ (mov r8, r8)
 80015fe:	e7fd      	b.n	80015fc <NMI_Handler+0x4>

08001600 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001604:	46c0      	nop			@ (mov r8, r8)
 8001606:	e7fd      	b.n	8001604 <HardFault_Handler+0x4>

08001608 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800160c:	46c0      	nop			@ (mov r8, r8)
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}

08001612 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001612:	b580      	push	{r7, lr}
 8001614:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001616:	46c0      	nop			@ (mov r8, r8)
 8001618:	46bd      	mov	sp, r7
 800161a:	bd80      	pop	{r7, pc}

0800161c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001620:	f000 f8ec 	bl	80017fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001624:	46c0      	nop			@ (mov r8, r8)
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}
	...

0800162c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001630:	4b03      	ldr	r3, [pc, #12]	@ (8001640 <DMA1_Channel1_IRQHandler+0x14>)
 8001632:	0018      	movs	r0, r3
 8001634:	f001 f992 	bl	800295c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001638:	46c0      	nop			@ (mov r8, r8)
 800163a:	46bd      	mov	sp, r7
 800163c:	bd80      	pop	{r7, pc}
 800163e:	46c0      	nop			@ (mov r8, r8)
 8001640:	200000dc 	.word	0x200000dc

08001644 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global Interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001648:	4b03      	ldr	r3, [pc, #12]	@ (8001658 <TIM3_IRQHandler+0x14>)
 800164a:	0018      	movs	r0, r3
 800164c:	f002 ffee 	bl	800462c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001650:	46c0      	nop			@ (mov r8, r8)
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}
 8001656:	46c0      	nop			@ (mov r8, r8)
 8001658:	200001f0 	.word	0x200001f0

0800165c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b086      	sub	sp, #24
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001664:	4a14      	ldr	r2, [pc, #80]	@ (80016b8 <_sbrk+0x5c>)
 8001666:	4b15      	ldr	r3, [pc, #84]	@ (80016bc <_sbrk+0x60>)
 8001668:	1ad3      	subs	r3, r2, r3
 800166a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800166c:	697b      	ldr	r3, [r7, #20]
 800166e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001670:	4b13      	ldr	r3, [pc, #76]	@ (80016c0 <_sbrk+0x64>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	2b00      	cmp	r3, #0
 8001676:	d102      	bne.n	800167e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001678:	4b11      	ldr	r3, [pc, #68]	@ (80016c0 <_sbrk+0x64>)
 800167a:	4a12      	ldr	r2, [pc, #72]	@ (80016c4 <_sbrk+0x68>)
 800167c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800167e:	4b10      	ldr	r3, [pc, #64]	@ (80016c0 <_sbrk+0x64>)
 8001680:	681a      	ldr	r2, [r3, #0]
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	18d3      	adds	r3, r2, r3
 8001686:	693a      	ldr	r2, [r7, #16]
 8001688:	429a      	cmp	r2, r3
 800168a:	d207      	bcs.n	800169c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800168c:	f003 fed0 	bl	8005430 <__errno>
 8001690:	0003      	movs	r3, r0
 8001692:	220c      	movs	r2, #12
 8001694:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001696:	2301      	movs	r3, #1
 8001698:	425b      	negs	r3, r3
 800169a:	e009      	b.n	80016b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800169c:	4b08      	ldr	r3, [pc, #32]	@ (80016c0 <_sbrk+0x64>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016a2:	4b07      	ldr	r3, [pc, #28]	@ (80016c0 <_sbrk+0x64>)
 80016a4:	681a      	ldr	r2, [r3, #0]
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	18d2      	adds	r2, r2, r3
 80016aa:	4b05      	ldr	r3, [pc, #20]	@ (80016c0 <_sbrk+0x64>)
 80016ac:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80016ae:	68fb      	ldr	r3, [r7, #12]
}
 80016b0:	0018      	movs	r0, r3
 80016b2:	46bd      	mov	sp, r7
 80016b4:	b006      	add	sp, #24
 80016b6:	bd80      	pop	{r7, pc}
 80016b8:	20004800 	.word	0x20004800
 80016bc:	00000400 	.word	0x00000400
 80016c0:	200006fc 	.word	0x200006fc
 80016c4:	20000850 	.word	0x20000850

080016c8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80016cc:	46c0      	nop			@ (mov r8, r8)
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
	...

080016d4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80016d4:	480d      	ldr	r0, [pc, #52]	@ (800170c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80016d6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80016d8:	f7ff fff6 	bl	80016c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80016dc:	480c      	ldr	r0, [pc, #48]	@ (8001710 <LoopForever+0x6>)
  ldr r1, =_edata
 80016de:	490d      	ldr	r1, [pc, #52]	@ (8001714 <LoopForever+0xa>)
  ldr r2, =_sidata
 80016e0:	4a0d      	ldr	r2, [pc, #52]	@ (8001718 <LoopForever+0xe>)
  movs r3, #0
 80016e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016e4:	e002      	b.n	80016ec <LoopCopyDataInit>

080016e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016ea:	3304      	adds	r3, #4

080016ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016f0:	d3f9      	bcc.n	80016e6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016f2:	4a0a      	ldr	r2, [pc, #40]	@ (800171c <LoopForever+0x12>)
  ldr r4, =_ebss
 80016f4:	4c0a      	ldr	r4, [pc, #40]	@ (8001720 <LoopForever+0x16>)
  movs r3, #0
 80016f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016f8:	e001      	b.n	80016fe <LoopFillZerobss>

080016fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016fc:	3204      	adds	r2, #4

080016fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001700:	d3fb      	bcc.n	80016fa <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001702:	f003 fe9b 	bl	800543c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8001706:	f7fe ff4d 	bl	80005a4 <main>

0800170a <LoopForever>:

LoopForever:
  b LoopForever
 800170a:	e7fe      	b.n	800170a <LoopForever>
  ldr   r0, =_estack
 800170c:	20004800 	.word	0x20004800
  ldr r0, =_sdata
 8001710:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001714:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001718:	08006688 	.word	0x08006688
  ldr r2, =_sbss
 800171c:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001720:	2000084c 	.word	0x2000084c

08001724 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001724:	e7fe      	b.n	8001724 <ADC1_IRQHandler>
	...

08001728 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b082      	sub	sp, #8
 800172c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800172e:	1dfb      	adds	r3, r7, #7
 8001730:	2200      	movs	r2, #0
 8001732:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001734:	4b0b      	ldr	r3, [pc, #44]	@ (8001764 <HAL_Init+0x3c>)
 8001736:	681a      	ldr	r2, [r3, #0]
 8001738:	4b0a      	ldr	r3, [pc, #40]	@ (8001764 <HAL_Init+0x3c>)
 800173a:	2180      	movs	r1, #128	@ 0x80
 800173c:	0049      	lsls	r1, r1, #1
 800173e:	430a      	orrs	r2, r1
 8001740:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001742:	2003      	movs	r0, #3
 8001744:	f000 f810 	bl	8001768 <HAL_InitTick>
 8001748:	1e03      	subs	r3, r0, #0
 800174a:	d003      	beq.n	8001754 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 800174c:	1dfb      	adds	r3, r7, #7
 800174e:	2201      	movs	r2, #1
 8001750:	701a      	strb	r2, [r3, #0]
 8001752:	e001      	b.n	8001758 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001754:	f7ff fd70 	bl	8001238 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001758:	1dfb      	adds	r3, r7, #7
 800175a:	781b      	ldrb	r3, [r3, #0]
}
 800175c:	0018      	movs	r0, r3
 800175e:	46bd      	mov	sp, r7
 8001760:	b002      	add	sp, #8
 8001762:	bd80      	pop	{r7, pc}
 8001764:	40022000 	.word	0x40022000

08001768 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001768:	b590      	push	{r4, r7, lr}
 800176a:	b085      	sub	sp, #20
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001770:	230f      	movs	r3, #15
 8001772:	18fb      	adds	r3, r7, r3
 8001774:	2200      	movs	r2, #0
 8001776:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8001778:	4b1d      	ldr	r3, [pc, #116]	@ (80017f0 <HAL_InitTick+0x88>)
 800177a:	781b      	ldrb	r3, [r3, #0]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d02b      	beq.n	80017d8 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001780:	4b1c      	ldr	r3, [pc, #112]	@ (80017f4 <HAL_InitTick+0x8c>)
 8001782:	681c      	ldr	r4, [r3, #0]
 8001784:	4b1a      	ldr	r3, [pc, #104]	@ (80017f0 <HAL_InitTick+0x88>)
 8001786:	781b      	ldrb	r3, [r3, #0]
 8001788:	0019      	movs	r1, r3
 800178a:	23fa      	movs	r3, #250	@ 0xfa
 800178c:	0098      	lsls	r0, r3, #2
 800178e:	f7fe fcbf 	bl	8000110 <__udivsi3>
 8001792:	0003      	movs	r3, r0
 8001794:	0019      	movs	r1, r3
 8001796:	0020      	movs	r0, r4
 8001798:	f7fe fcba 	bl	8000110 <__udivsi3>
 800179c:	0003      	movs	r3, r0
 800179e:	0018      	movs	r0, r3
 80017a0:	f000 ffbf 	bl	8002722 <HAL_SYSTICK_Config>
 80017a4:	1e03      	subs	r3, r0, #0
 80017a6:	d112      	bne.n	80017ce <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	2b03      	cmp	r3, #3
 80017ac:	d80a      	bhi.n	80017c4 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017ae:	6879      	ldr	r1, [r7, #4]
 80017b0:	2301      	movs	r3, #1
 80017b2:	425b      	negs	r3, r3
 80017b4:	2200      	movs	r2, #0
 80017b6:	0018      	movs	r0, r3
 80017b8:	f000 ff8e 	bl	80026d8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80017bc:	4b0e      	ldr	r3, [pc, #56]	@ (80017f8 <HAL_InitTick+0x90>)
 80017be:	687a      	ldr	r2, [r7, #4]
 80017c0:	601a      	str	r2, [r3, #0]
 80017c2:	e00d      	b.n	80017e0 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80017c4:	230f      	movs	r3, #15
 80017c6:	18fb      	adds	r3, r7, r3
 80017c8:	2201      	movs	r2, #1
 80017ca:	701a      	strb	r2, [r3, #0]
 80017cc:	e008      	b.n	80017e0 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80017ce:	230f      	movs	r3, #15
 80017d0:	18fb      	adds	r3, r7, r3
 80017d2:	2201      	movs	r2, #1
 80017d4:	701a      	strb	r2, [r3, #0]
 80017d6:	e003      	b.n	80017e0 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80017d8:	230f      	movs	r3, #15
 80017da:	18fb      	adds	r3, r7, r3
 80017dc:	2201      	movs	r2, #1
 80017de:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80017e0:	230f      	movs	r3, #15
 80017e2:	18fb      	adds	r3, r7, r3
 80017e4:	781b      	ldrb	r3, [r3, #0]
}
 80017e6:	0018      	movs	r0, r3
 80017e8:	46bd      	mov	sp, r7
 80017ea:	b005      	add	sp, #20
 80017ec:	bd90      	pop	{r4, r7, pc}
 80017ee:	46c0      	nop			@ (mov r8, r8)
 80017f0:	20000008 	.word	0x20000008
 80017f4:	20000000 	.word	0x20000000
 80017f8:	20000004 	.word	0x20000004

080017fc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001800:	4b05      	ldr	r3, [pc, #20]	@ (8001818 <HAL_IncTick+0x1c>)
 8001802:	781b      	ldrb	r3, [r3, #0]
 8001804:	001a      	movs	r2, r3
 8001806:	4b05      	ldr	r3, [pc, #20]	@ (800181c <HAL_IncTick+0x20>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	18d2      	adds	r2, r2, r3
 800180c:	4b03      	ldr	r3, [pc, #12]	@ (800181c <HAL_IncTick+0x20>)
 800180e:	601a      	str	r2, [r3, #0]
}
 8001810:	46c0      	nop			@ (mov r8, r8)
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
 8001816:	46c0      	nop			@ (mov r8, r8)
 8001818:	20000008 	.word	0x20000008
 800181c:	20000700 	.word	0x20000700

08001820 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	af00      	add	r7, sp, #0
  return uwTick;
 8001824:	4b02      	ldr	r3, [pc, #8]	@ (8001830 <HAL_GetTick+0x10>)
 8001826:	681b      	ldr	r3, [r3, #0]
}
 8001828:	0018      	movs	r0, r3
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}
 800182e:	46c0      	nop			@ (mov r8, r8)
 8001830:	20000700 	.word	0x20000700

08001834 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b084      	sub	sp, #16
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800183c:	f7ff fff0 	bl	8001820 <HAL_GetTick>
 8001840:	0003      	movs	r3, r0
 8001842:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	3301      	adds	r3, #1
 800184c:	d005      	beq.n	800185a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800184e:	4b0a      	ldr	r3, [pc, #40]	@ (8001878 <HAL_Delay+0x44>)
 8001850:	781b      	ldrb	r3, [r3, #0]
 8001852:	001a      	movs	r2, r3
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	189b      	adds	r3, r3, r2
 8001858:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800185a:	46c0      	nop			@ (mov r8, r8)
 800185c:	f7ff ffe0 	bl	8001820 <HAL_GetTick>
 8001860:	0002      	movs	r2, r0
 8001862:	68bb      	ldr	r3, [r7, #8]
 8001864:	1ad3      	subs	r3, r2, r3
 8001866:	68fa      	ldr	r2, [r7, #12]
 8001868:	429a      	cmp	r2, r3
 800186a:	d8f7      	bhi.n	800185c <HAL_Delay+0x28>
  {
  }
}
 800186c:	46c0      	nop			@ (mov r8, r8)
 800186e:	46c0      	nop			@ (mov r8, r8)
 8001870:	46bd      	mov	sp, r7
 8001872:	b004      	add	sp, #16
 8001874:	bd80      	pop	{r7, pc}
 8001876:	46c0      	nop			@ (mov r8, r8)
 8001878:	20000008 	.word	0x20000008

0800187c <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b082      	sub	sp, #8
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
 8001884:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	4a05      	ldr	r2, [pc, #20]	@ (80018a0 <LL_ADC_SetCommonPathInternalCh+0x24>)
 800188c:	401a      	ands	r2, r3
 800188e:	683b      	ldr	r3, [r7, #0]
 8001890:	431a      	orrs	r2, r3
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	601a      	str	r2, [r3, #0]
}
 8001896:	46c0      	nop			@ (mov r8, r8)
 8001898:	46bd      	mov	sp, r7
 800189a:	b002      	add	sp, #8
 800189c:	bd80      	pop	{r7, pc}
 800189e:	46c0      	nop			@ (mov r8, r8)
 80018a0:	fe3fffff 	.word	0xfe3fffff

080018a4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b082      	sub	sp, #8
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681a      	ldr	r2, [r3, #0]
 80018b0:	23e0      	movs	r3, #224	@ 0xe0
 80018b2:	045b      	lsls	r3, r3, #17
 80018b4:	4013      	ands	r3, r2
}
 80018b6:	0018      	movs	r0, r3
 80018b8:	46bd      	mov	sp, r7
 80018ba:	b002      	add	sp, #8
 80018bc:	bd80      	pop	{r7, pc}

080018be <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 80018be:	b580      	push	{r7, lr}
 80018c0:	b084      	sub	sp, #16
 80018c2:	af00      	add	r7, sp, #0
 80018c4:	60f8      	str	r0, [r7, #12]
 80018c6:	60b9      	str	r1, [r7, #8]
 80018c8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	695b      	ldr	r3, [r3, #20]
 80018ce:	68ba      	ldr	r2, [r7, #8]
 80018d0:	2104      	movs	r1, #4
 80018d2:	400a      	ands	r2, r1
 80018d4:	2107      	movs	r1, #7
 80018d6:	4091      	lsls	r1, r2
 80018d8:	000a      	movs	r2, r1
 80018da:	43d2      	mvns	r2, r2
 80018dc:	401a      	ands	r2, r3
 80018de:	68bb      	ldr	r3, [r7, #8]
 80018e0:	2104      	movs	r1, #4
 80018e2:	400b      	ands	r3, r1
 80018e4:	6879      	ldr	r1, [r7, #4]
 80018e6:	4099      	lsls	r1, r3
 80018e8:	000b      	movs	r3, r1
 80018ea:	431a      	orrs	r2, r3
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 80018f0:	46c0      	nop			@ (mov r8, r8)
 80018f2:	46bd      	mov	sp, r7
 80018f4:	b004      	add	sp, #16
 80018f6:	bd80      	pop	{r7, pc}

080018f8 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b082      	sub	sp, #8
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
 8001900:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	695b      	ldr	r3, [r3, #20]
 8001906:	683a      	ldr	r2, [r7, #0]
 8001908:	2104      	movs	r1, #4
 800190a:	400a      	ands	r2, r1
 800190c:	2107      	movs	r1, #7
 800190e:	4091      	lsls	r1, r2
 8001910:	000a      	movs	r2, r1
 8001912:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	2104      	movs	r1, #4
 8001918:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800191a:	40da      	lsrs	r2, r3
 800191c:	0013      	movs	r3, r2
}
 800191e:	0018      	movs	r0, r3
 8001920:	46bd      	mov	sp, r7
 8001922:	b002      	add	sp, #8
 8001924:	bd80      	pop	{r7, pc}

08001926 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001926:	b580      	push	{r7, lr}
 8001928:	b082      	sub	sp, #8
 800192a:	af00      	add	r7, sp, #0
 800192c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	68da      	ldr	r2, [r3, #12]
 8001932:	23c0      	movs	r3, #192	@ 0xc0
 8001934:	011b      	lsls	r3, r3, #4
 8001936:	4013      	ands	r3, r2
 8001938:	d101      	bne.n	800193e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800193a:	2301      	movs	r3, #1
 800193c:	e000      	b.n	8001940 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800193e:	2300      	movs	r3, #0
}
 8001940:	0018      	movs	r0, r3
 8001942:	46bd      	mov	sp, r7
 8001944:	b002      	add	sp, #8
 8001946:	bd80      	pop	{r7, pc}

08001948 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b084      	sub	sp, #16
 800194c:	af00      	add	r7, sp, #0
 800194e:	60f8      	str	r0, [r7, #12]
 8001950:	60b9      	str	r1, [r7, #8]
 8001952:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001958:	68ba      	ldr	r2, [r7, #8]
 800195a:	211f      	movs	r1, #31
 800195c:	400a      	ands	r2, r1
 800195e:	210f      	movs	r1, #15
 8001960:	4091      	lsls	r1, r2
 8001962:	000a      	movs	r2, r1
 8001964:	43d2      	mvns	r2, r2
 8001966:	401a      	ands	r2, r3
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	0e9b      	lsrs	r3, r3, #26
 800196c:	210f      	movs	r1, #15
 800196e:	4019      	ands	r1, r3
 8001970:	68bb      	ldr	r3, [r7, #8]
 8001972:	201f      	movs	r0, #31
 8001974:	4003      	ands	r3, r0
 8001976:	4099      	lsls	r1, r3
 8001978:	000b      	movs	r3, r1
 800197a:	431a      	orrs	r2, r3
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001980:	46c0      	nop			@ (mov r8, r8)
 8001982:	46bd      	mov	sp, r7
 8001984:	b004      	add	sp, #16
 8001986:	bd80      	pop	{r7, pc}

08001988 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b082      	sub	sp, #8
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
 8001990:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001996:	683b      	ldr	r3, [r7, #0]
 8001998:	035b      	lsls	r3, r3, #13
 800199a:	0b5b      	lsrs	r3, r3, #13
 800199c:	431a      	orrs	r2, r3
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80019a2:	46c0      	nop			@ (mov r8, r8)
 80019a4:	46bd      	mov	sp, r7
 80019a6:	b002      	add	sp, #8
 80019a8:	bd80      	pop	{r7, pc}

080019aa <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80019aa:	b580      	push	{r7, lr}
 80019ac:	b082      	sub	sp, #8
 80019ae:	af00      	add	r7, sp, #0
 80019b0:	6078      	str	r0, [r7, #4]
 80019b2:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019b8:	683a      	ldr	r2, [r7, #0]
 80019ba:	0352      	lsls	r2, r2, #13
 80019bc:	0b52      	lsrs	r2, r2, #13
 80019be:	43d2      	mvns	r2, r2
 80019c0:	401a      	ands	r2, r3
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80019c6:	46c0      	nop			@ (mov r8, r8)
 80019c8:	46bd      	mov	sp, r7
 80019ca:	b002      	add	sp, #8
 80019cc:	bd80      	pop	{r7, pc}
	...

080019d0 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b084      	sub	sp, #16
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	60f8      	str	r0, [r7, #12]
 80019d8:	60b9      	str	r1, [r7, #8]
 80019da:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	695b      	ldr	r3, [r3, #20]
 80019e0:	68ba      	ldr	r2, [r7, #8]
 80019e2:	0212      	lsls	r2, r2, #8
 80019e4:	43d2      	mvns	r2, r2
 80019e6:	401a      	ands	r2, r3
 80019e8:	68bb      	ldr	r3, [r7, #8]
 80019ea:	021b      	lsls	r3, r3, #8
 80019ec:	6879      	ldr	r1, [r7, #4]
 80019ee:	400b      	ands	r3, r1
 80019f0:	4904      	ldr	r1, [pc, #16]	@ (8001a04 <LL_ADC_SetChannelSamplingTime+0x34>)
 80019f2:	400b      	ands	r3, r1
 80019f4:	431a      	orrs	r2, r3
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 80019fa:	46c0      	nop			@ (mov r8, r8)
 80019fc:	46bd      	mov	sp, r7
 80019fe:	b004      	add	sp, #16
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	46c0      	nop			@ (mov r8, r8)
 8001a04:	07ffff00 	.word	0x07ffff00

08001a08 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b082      	sub	sp, #8
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	689b      	ldr	r3, [r3, #8]
 8001a14:	4a05      	ldr	r2, [pc, #20]	@ (8001a2c <LL_ADC_EnableInternalRegulator+0x24>)
 8001a16:	4013      	ands	r3, r2
 8001a18:	2280      	movs	r2, #128	@ 0x80
 8001a1a:	0552      	lsls	r2, r2, #21
 8001a1c:	431a      	orrs	r2, r3
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001a22:	46c0      	nop			@ (mov r8, r8)
 8001a24:	46bd      	mov	sp, r7
 8001a26:	b002      	add	sp, #8
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	46c0      	nop			@ (mov r8, r8)
 8001a2c:	6fffffe8 	.word	0x6fffffe8

08001a30 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b082      	sub	sp, #8
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	689a      	ldr	r2, [r3, #8]
 8001a3c:	2380      	movs	r3, #128	@ 0x80
 8001a3e:	055b      	lsls	r3, r3, #21
 8001a40:	401a      	ands	r2, r3
 8001a42:	2380      	movs	r3, #128	@ 0x80
 8001a44:	055b      	lsls	r3, r3, #21
 8001a46:	429a      	cmp	r2, r3
 8001a48:	d101      	bne.n	8001a4e <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	e000      	b.n	8001a50 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8001a4e:	2300      	movs	r3, #0
}
 8001a50:	0018      	movs	r0, r3
 8001a52:	46bd      	mov	sp, r7
 8001a54:	b002      	add	sp, #8
 8001a56:	bd80      	pop	{r7, pc}

08001a58 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b082      	sub	sp, #8
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	689b      	ldr	r3, [r3, #8]
 8001a64:	4a04      	ldr	r2, [pc, #16]	@ (8001a78 <LL_ADC_Enable+0x20>)
 8001a66:	4013      	ands	r3, r2
 8001a68:	2201      	movs	r2, #1
 8001a6a:	431a      	orrs	r2, r3
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001a70:	46c0      	nop			@ (mov r8, r8)
 8001a72:	46bd      	mov	sp, r7
 8001a74:	b002      	add	sp, #8
 8001a76:	bd80      	pop	{r7, pc}
 8001a78:	7fffffe8 	.word	0x7fffffe8

08001a7c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b082      	sub	sp, #8
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	689b      	ldr	r3, [r3, #8]
 8001a88:	4a04      	ldr	r2, [pc, #16]	@ (8001a9c <LL_ADC_Disable+0x20>)
 8001a8a:	4013      	ands	r3, r2
 8001a8c:	2202      	movs	r2, #2
 8001a8e:	431a      	orrs	r2, r3
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001a94:	46c0      	nop			@ (mov r8, r8)
 8001a96:	46bd      	mov	sp, r7
 8001a98:	b002      	add	sp, #8
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	7fffffe8 	.word	0x7fffffe8

08001aa0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b082      	sub	sp, #8
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	689b      	ldr	r3, [r3, #8]
 8001aac:	2201      	movs	r2, #1
 8001aae:	4013      	ands	r3, r2
 8001ab0:	2b01      	cmp	r3, #1
 8001ab2:	d101      	bne.n	8001ab8 <LL_ADC_IsEnabled+0x18>
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	e000      	b.n	8001aba <LL_ADC_IsEnabled+0x1a>
 8001ab8:	2300      	movs	r3, #0
}
 8001aba:	0018      	movs	r0, r3
 8001abc:	46bd      	mov	sp, r7
 8001abe:	b002      	add	sp, #8
 8001ac0:	bd80      	pop	{r7, pc}
	...

08001ac4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b082      	sub	sp, #8
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	689b      	ldr	r3, [r3, #8]
 8001ad0:	4a04      	ldr	r2, [pc, #16]	@ (8001ae4 <LL_ADC_REG_StartConversion+0x20>)
 8001ad2:	4013      	ands	r3, r2
 8001ad4:	2204      	movs	r2, #4
 8001ad6:	431a      	orrs	r2, r3
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001adc:	46c0      	nop			@ (mov r8, r8)
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	b002      	add	sp, #8
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	7fffffe8 	.word	0x7fffffe8

08001ae8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b082      	sub	sp, #8
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	689b      	ldr	r3, [r3, #8]
 8001af4:	2204      	movs	r2, #4
 8001af6:	4013      	ands	r3, r2
 8001af8:	2b04      	cmp	r3, #4
 8001afa:	d101      	bne.n	8001b00 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001afc:	2301      	movs	r3, #1
 8001afe:	e000      	b.n	8001b02 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001b00:	2300      	movs	r3, #0
}
 8001b02:	0018      	movs	r0, r3
 8001b04:	46bd      	mov	sp, r7
 8001b06:	b002      	add	sp, #8
 8001b08:	bd80      	pop	{r7, pc}
	...

08001b0c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b088      	sub	sp, #32
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b14:	231f      	movs	r3, #31
 8001b16:	18fb      	adds	r3, r7, r3
 8001b18:	2200      	movs	r2, #0
 8001b1a:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 8001b20:	2300      	movs	r3, #0
 8001b22:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001b24:	2300      	movs	r3, #0
 8001b26:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d101      	bne.n	8001b32 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8001b2e:	2301      	movs	r3, #1
 8001b30:	e17f      	b.n	8001e32 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d10a      	bne.n	8001b50 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	0018      	movs	r0, r3
 8001b3e:	f7ff fb9f 	bl	8001280 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	2200      	movs	r2, #0
 8001b46:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	2254      	movs	r2, #84	@ 0x54
 8001b4c:	2100      	movs	r1, #0
 8001b4e:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	0018      	movs	r0, r3
 8001b56:	f7ff ff6b 	bl	8001a30 <LL_ADC_IsInternalRegulatorEnabled>
 8001b5a:	1e03      	subs	r3, r0, #0
 8001b5c:	d115      	bne.n	8001b8a <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	0018      	movs	r0, r3
 8001b64:	f7ff ff50 	bl	8001a08 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001b68:	4bb4      	ldr	r3, [pc, #720]	@ (8001e3c <HAL_ADC_Init+0x330>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	49b4      	ldr	r1, [pc, #720]	@ (8001e40 <HAL_ADC_Init+0x334>)
 8001b6e:	0018      	movs	r0, r3
 8001b70:	f7fe face 	bl	8000110 <__udivsi3>
 8001b74:	0003      	movs	r3, r0
 8001b76:	3301      	adds	r3, #1
 8001b78:	005b      	lsls	r3, r3, #1
 8001b7a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001b7c:	e002      	b.n	8001b84 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	3b01      	subs	r3, #1
 8001b82:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d1f9      	bne.n	8001b7e <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	0018      	movs	r0, r3
 8001b90:	f7ff ff4e 	bl	8001a30 <LL_ADC_IsInternalRegulatorEnabled>
 8001b94:	1e03      	subs	r3, r0, #0
 8001b96:	d10f      	bne.n	8001bb8 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b9c:	2210      	movs	r2, #16
 8001b9e:	431a      	orrs	r2, r3
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ba8:	2201      	movs	r2, #1
 8001baa:	431a      	orrs	r2, r3
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001bb0:	231f      	movs	r3, #31
 8001bb2:	18fb      	adds	r3, r7, r3
 8001bb4:	2201      	movs	r2, #1
 8001bb6:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	0018      	movs	r0, r3
 8001bbe:	f7ff ff93 	bl	8001ae8 <LL_ADC_REG_IsConversionOngoing>
 8001bc2:	0003      	movs	r3, r0
 8001bc4:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bca:	2210      	movs	r2, #16
 8001bcc:	4013      	ands	r3, r2
 8001bce:	d000      	beq.n	8001bd2 <HAL_ADC_Init+0xc6>
 8001bd0:	e122      	b.n	8001e18 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001bd2:	693b      	ldr	r3, [r7, #16]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d000      	beq.n	8001bda <HAL_ADC_Init+0xce>
 8001bd8:	e11e      	b.n	8001e18 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bde:	4a99      	ldr	r2, [pc, #612]	@ (8001e44 <HAL_ADC_Init+0x338>)
 8001be0:	4013      	ands	r3, r2
 8001be2:	2202      	movs	r2, #2
 8001be4:	431a      	orrs	r2, r3
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	0018      	movs	r0, r3
 8001bf0:	f7ff ff56 	bl	8001aa0 <LL_ADC_IsEnabled>
 8001bf4:	1e03      	subs	r3, r0, #0
 8001bf6:	d000      	beq.n	8001bfa <HAL_ADC_Init+0xee>
 8001bf8:	e0ad      	b.n	8001d56 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	7e1b      	ldrb	r3, [r3, #24]
 8001c02:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001c04:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	7e5b      	ldrb	r3, [r3, #25]
 8001c0a:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001c0c:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	7e9b      	ldrb	r3, [r3, #26]
 8001c12:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001c14:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d002      	beq.n	8001c24 <HAL_ADC_Init+0x118>
 8001c1e:	2380      	movs	r3, #128	@ 0x80
 8001c20:	015b      	lsls	r3, r3, #5
 8001c22:	e000      	b.n	8001c26 <HAL_ADC_Init+0x11a>
 8001c24:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001c26:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001c2c:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	691b      	ldr	r3, [r3, #16]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	da04      	bge.n	8001c40 <HAL_ADC_Init+0x134>
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	691b      	ldr	r3, [r3, #16]
 8001c3a:	005b      	lsls	r3, r3, #1
 8001c3c:	085b      	lsrs	r3, r3, #1
 8001c3e:	e001      	b.n	8001c44 <HAL_ADC_Init+0x138>
 8001c40:	2380      	movs	r3, #128	@ 0x80
 8001c42:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 8001c44:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	212c      	movs	r1, #44	@ 0x2c
 8001c4a:	5c5b      	ldrb	r3, [r3, r1]
 8001c4c:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001c4e:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001c50:	69ba      	ldr	r2, [r7, #24]
 8001c52:	4313      	orrs	r3, r2
 8001c54:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	2220      	movs	r2, #32
 8001c5a:	5c9b      	ldrb	r3, [r3, r2]
 8001c5c:	2b01      	cmp	r3, #1
 8001c5e:	d115      	bne.n	8001c8c <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	7e9b      	ldrb	r3, [r3, #26]
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d105      	bne.n	8001c74 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 8001c68:	69bb      	ldr	r3, [r7, #24]
 8001c6a:	2280      	movs	r2, #128	@ 0x80
 8001c6c:	0252      	lsls	r2, r2, #9
 8001c6e:	4313      	orrs	r3, r2
 8001c70:	61bb      	str	r3, [r7, #24]
 8001c72:	e00b      	b.n	8001c8c <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c78:	2220      	movs	r2, #32
 8001c7a:	431a      	orrs	r2, r3
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c84:	2201      	movs	r2, #1
 8001c86:	431a      	orrs	r2, r3
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d00a      	beq.n	8001caa <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001c98:	23e0      	movs	r3, #224	@ 0xe0
 8001c9a:	005b      	lsls	r3, r3, #1
 8001c9c:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001ca2:	4313      	orrs	r3, r2
 8001ca4:	69ba      	ldr	r2, [r7, #24]
 8001ca6:	4313      	orrs	r3, r2
 8001ca8:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	68db      	ldr	r3, [r3, #12]
 8001cb0:	4a65      	ldr	r2, [pc, #404]	@ (8001e48 <HAL_ADC_Init+0x33c>)
 8001cb2:	4013      	ands	r3, r2
 8001cb4:	0019      	movs	r1, r3
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	69ba      	ldr	r2, [r7, #24]
 8001cbc:	430a      	orrs	r2, r1
 8001cbe:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	0f9b      	lsrs	r3, r3, #30
 8001cc6:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001ccc:	4313      	orrs	r3, r2
 8001cce:	697a      	ldr	r2, [r7, #20]
 8001cd0:	4313      	orrs	r3, r2
 8001cd2:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	223c      	movs	r2, #60	@ 0x3c
 8001cd8:	5c9b      	ldrb	r3, [r3, r2]
 8001cda:	2b01      	cmp	r3, #1
 8001cdc:	d111      	bne.n	8001d02 <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	685b      	ldr	r3, [r3, #4]
 8001ce2:	0f9b      	lsrs	r3, r3, #30
 8001ce4:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001cea:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 8001cf0:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 8001cf6:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8001cf8:	697b      	ldr	r3, [r7, #20]
 8001cfa:	4313      	orrs	r3, r2
 8001cfc:	2201      	movs	r2, #1
 8001cfe:	4313      	orrs	r3, r2
 8001d00:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	691b      	ldr	r3, [r3, #16]
 8001d08:	4a50      	ldr	r2, [pc, #320]	@ (8001e4c <HAL_ADC_Init+0x340>)
 8001d0a:	4013      	ands	r3, r2
 8001d0c:	0019      	movs	r1, r3
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	697a      	ldr	r2, [r7, #20]
 8001d14:	430a      	orrs	r2, r1
 8001d16:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	685a      	ldr	r2, [r3, #4]
 8001d1c:	23c0      	movs	r3, #192	@ 0xc0
 8001d1e:	061b      	lsls	r3, r3, #24
 8001d20:	429a      	cmp	r2, r3
 8001d22:	d018      	beq.n	8001d56 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001d28:	2380      	movs	r3, #128	@ 0x80
 8001d2a:	05db      	lsls	r3, r3, #23
 8001d2c:	429a      	cmp	r2, r3
 8001d2e:	d012      	beq.n	8001d56 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001d34:	2380      	movs	r3, #128	@ 0x80
 8001d36:	061b      	lsls	r3, r3, #24
 8001d38:	429a      	cmp	r2, r3
 8001d3a:	d00c      	beq.n	8001d56 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8001d3c:	4b44      	ldr	r3, [pc, #272]	@ (8001e50 <HAL_ADC_Init+0x344>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	4a44      	ldr	r2, [pc, #272]	@ (8001e54 <HAL_ADC_Init+0x348>)
 8001d42:	4013      	ands	r3, r2
 8001d44:	0019      	movs	r1, r3
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	685a      	ldr	r2, [r3, #4]
 8001d4a:	23f0      	movs	r3, #240	@ 0xf0
 8001d4c:	039b      	lsls	r3, r3, #14
 8001d4e:	401a      	ands	r2, r3
 8001d50:	4b3f      	ldr	r3, [pc, #252]	@ (8001e50 <HAL_ADC_Init+0x344>)
 8001d52:	430a      	orrs	r2, r1
 8001d54:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	6818      	ldr	r0, [r3, #0]
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d5e:	001a      	movs	r2, r3
 8001d60:	2100      	movs	r1, #0
 8001d62:	f7ff fdac 	bl	80018be <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	6818      	ldr	r0, [r3, #0]
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d6e:	493a      	ldr	r1, [pc, #232]	@ (8001e58 <HAL_ADC_Init+0x34c>)
 8001d70:	001a      	movs	r2, r3
 8001d72:	f7ff fda4 	bl	80018be <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	691b      	ldr	r3, [r3, #16]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d109      	bne.n	8001d92 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	2110      	movs	r1, #16
 8001d8a:	4249      	negs	r1, r1
 8001d8c:	430a      	orrs	r2, r1
 8001d8e:	629a      	str	r2, [r3, #40]	@ 0x28
 8001d90:	e018      	b.n	8001dc4 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	691a      	ldr	r2, [r3, #16]
 8001d96:	2380      	movs	r3, #128	@ 0x80
 8001d98:	039b      	lsls	r3, r3, #14
 8001d9a:	429a      	cmp	r2, r3
 8001d9c:	d112      	bne.n	8001dc4 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	69db      	ldr	r3, [r3, #28]
 8001da8:	3b01      	subs	r3, #1
 8001daa:	009b      	lsls	r3, r3, #2
 8001dac:	221c      	movs	r2, #28
 8001dae:	4013      	ands	r3, r2
 8001db0:	2210      	movs	r2, #16
 8001db2:	4252      	negs	r2, r2
 8001db4:	409a      	lsls	r2, r3
 8001db6:	0011      	movs	r1, r2
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	430a      	orrs	r2, r1
 8001dc2:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	2100      	movs	r1, #0
 8001dca:	0018      	movs	r0, r3
 8001dcc:	f7ff fd94 	bl	80018f8 <LL_ADC_GetSamplingTimeCommonChannels>
 8001dd0:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001dd6:	429a      	cmp	r2, r3
 8001dd8:	d10b      	bne.n	8001df2 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	2200      	movs	r2, #0
 8001dde:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001de4:	2203      	movs	r2, #3
 8001de6:	4393      	bics	r3, r2
 8001de8:	2201      	movs	r2, #1
 8001dea:	431a      	orrs	r2, r3
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001df0:	e01c      	b.n	8001e2c <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001df6:	2212      	movs	r2, #18
 8001df8:	4393      	bics	r3, r2
 8001dfa:	2210      	movs	r2, #16
 8001dfc:	431a      	orrs	r2, r3
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e06:	2201      	movs	r2, #1
 8001e08:	431a      	orrs	r2, r3
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8001e0e:	231f      	movs	r3, #31
 8001e10:	18fb      	adds	r3, r7, r3
 8001e12:	2201      	movs	r2, #1
 8001e14:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001e16:	e009      	b.n	8001e2c <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e1c:	2210      	movs	r2, #16
 8001e1e:	431a      	orrs	r2, r3
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001e24:	231f      	movs	r3, #31
 8001e26:	18fb      	adds	r3, r7, r3
 8001e28:	2201      	movs	r2, #1
 8001e2a:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8001e2c:	231f      	movs	r3, #31
 8001e2e:	18fb      	adds	r3, r7, r3
 8001e30:	781b      	ldrb	r3, [r3, #0]
}
 8001e32:	0018      	movs	r0, r3
 8001e34:	46bd      	mov	sp, r7
 8001e36:	b008      	add	sp, #32
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	46c0      	nop			@ (mov r8, r8)
 8001e3c:	20000000 	.word	0x20000000
 8001e40:	00030d40 	.word	0x00030d40
 8001e44:	fffffefd 	.word	0xfffffefd
 8001e48:	ffde0201 	.word	0xffde0201
 8001e4c:	1ffffc02 	.word	0x1ffffc02
 8001e50:	40012708 	.word	0x40012708
 8001e54:	ffc3ffff 	.word	0xffc3ffff
 8001e58:	07ffff04 	.word	0x07ffff04

08001e5c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001e5c:	b5b0      	push	{r4, r5, r7, lr}
 8001e5e:	b086      	sub	sp, #24
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	60f8      	str	r0, [r7, #12]
 8001e64:	60b9      	str	r1, [r7, #8]
 8001e66:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	0018      	movs	r0, r3
 8001e6e:	f7ff fe3b 	bl	8001ae8 <LL_ADC_REG_IsConversionOngoing>
 8001e72:	1e03      	subs	r3, r0, #0
 8001e74:	d16c      	bne.n	8001f50 <HAL_ADC_Start_DMA+0xf4>
  {
    __HAL_LOCK(hadc);
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	2254      	movs	r2, #84	@ 0x54
 8001e7a:	5c9b      	ldrb	r3, [r3, r2]
 8001e7c:	2b01      	cmp	r3, #1
 8001e7e:	d101      	bne.n	8001e84 <HAL_ADC_Start_DMA+0x28>
 8001e80:	2302      	movs	r3, #2
 8001e82:	e06c      	b.n	8001f5e <HAL_ADC_Start_DMA+0x102>
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	2254      	movs	r2, #84	@ 0x54
 8001e88:	2101      	movs	r1, #1
 8001e8a:	5499      	strb	r1, [r3, r2]

    /* Specific case for first call occurrence of this function (DMA transfer */
    /* not activated and ADC disabled), DMA transfer must be activated        */
    /* with ADC disabled.                                                     */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	68db      	ldr	r3, [r3, #12]
 8001e92:	2201      	movs	r2, #1
 8001e94:	4013      	ands	r3, r2
 8001e96:	d113      	bne.n	8001ec0 <HAL_ADC_Start_DMA+0x64>
    {
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	0018      	movs	r0, r3
 8001e9e:	f7ff fdff 	bl	8001aa0 <LL_ADC_IsEnabled>
 8001ea2:	1e03      	subs	r3, r0, #0
 8001ea4:	d004      	beq.n	8001eb0 <HAL_ADC_Start_DMA+0x54>
      {
        /* Disable ADC */
        LL_ADC_Disable(hadc->Instance);
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	0018      	movs	r0, r3
 8001eac:	f7ff fde6 	bl	8001a7c <LL_ADC_Disable>
      }

      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	68da      	ldr	r2, [r3, #12]
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	2101      	movs	r1, #1
 8001ebc:	430a      	orrs	r2, r1
 8001ebe:	60da      	str	r2, [r3, #12]
    }

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001ec0:	2517      	movs	r5, #23
 8001ec2:	197c      	adds	r4, r7, r5
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	0018      	movs	r0, r3
 8001ec8:	f000 fa46 	bl	8002358 <ADC_Enable>
 8001ecc:	0003      	movs	r3, r0
 8001ece:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001ed0:	002c      	movs	r4, r5
 8001ed2:	193b      	adds	r3, r7, r4
 8001ed4:	781b      	ldrb	r3, [r3, #0]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d13e      	bne.n	8001f58 <HAL_ADC_Start_DMA+0xfc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ede:	4a22      	ldr	r2, [pc, #136]	@ (8001f68 <HAL_ADC_Start_DMA+0x10c>)
 8001ee0:	4013      	ands	r3, r2
 8001ee2:	2280      	movs	r2, #128	@ 0x80
 8001ee4:	0052      	lsls	r2, r2, #1
 8001ee6:	431a      	orrs	r2, r3
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	2200      	movs	r2, #0
 8001ef0:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001ef6:	4a1d      	ldr	r2, [pc, #116]	@ (8001f6c <HAL_ADC_Start_DMA+0x110>)
 8001ef8:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001efe:	4a1c      	ldr	r2, [pc, #112]	@ (8001f70 <HAL_ADC_Start_DMA+0x114>)
 8001f00:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001f06:	4a1b      	ldr	r2, [pc, #108]	@ (8001f74 <HAL_ADC_Start_DMA+0x118>)
 8001f08:	635a      	str	r2, [r3, #52]	@ 0x34
      /* start (in case of SW start):                                         */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	221c      	movs	r2, #28
 8001f10:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	2254      	movs	r2, #84	@ 0x54
 8001f16:	2100      	movs	r1, #0
 8001f18:	5499      	strb	r1, [r3, r2]

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	685a      	ldr	r2, [r3, #4]
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	2110      	movs	r1, #16
 8001f26:	430a      	orrs	r2, r1
 8001f28:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	3340      	adds	r3, #64	@ 0x40
 8001f34:	0019      	movs	r1, r3
 8001f36:	68ba      	ldr	r2, [r7, #8]
 8001f38:	193c      	adds	r4, r7, r4
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	f000 fc88 	bl	8002850 <HAL_DMA_Start_IT>
 8001f40:	0003      	movs	r3, r0
 8001f42:	7023      	strb	r3, [r4, #0]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	0018      	movs	r0, r3
 8001f4a:	f7ff fdbb 	bl	8001ac4 <LL_ADC_REG_StartConversion>
 8001f4e:	e003      	b.n	8001f58 <HAL_ADC_Start_DMA+0xfc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001f50:	2317      	movs	r3, #23
 8001f52:	18fb      	adds	r3, r7, r3
 8001f54:	2202      	movs	r2, #2
 8001f56:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8001f58:	2317      	movs	r3, #23
 8001f5a:	18fb      	adds	r3, r7, r3
 8001f5c:	781b      	ldrb	r3, [r3, #0]
}
 8001f5e:	0018      	movs	r0, r3
 8001f60:	46bd      	mov	sp, r7
 8001f62:	b006      	add	sp, #24
 8001f64:	bdb0      	pop	{r4, r5, r7, pc}
 8001f66:	46c0      	nop			@ (mov r8, r8)
 8001f68:	fffff0fe 	.word	0xfffff0fe
 8001f6c:	08002465 	.word	0x08002465
 8001f70:	0800252d 	.word	0x0800252d
 8001f74:	0800254b 	.word	0x0800254b

08001f78 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b082      	sub	sp, #8
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001f80:	46c0      	nop			@ (mov r8, r8)
 8001f82:	46bd      	mov	sp, r7
 8001f84:	b002      	add	sp, #8
 8001f86:	bd80      	pop	{r7, pc}

08001f88 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b082      	sub	sp, #8
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001f90:	46c0      	nop			@ (mov r8, r8)
 8001f92:	46bd      	mov	sp, r7
 8001f94:	b002      	add	sp, #8
 8001f96:	bd80      	pop	{r7, pc}

08001f98 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b082      	sub	sp, #8
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001fa0:	46c0      	nop			@ (mov r8, r8)
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	b002      	add	sp, #8
 8001fa6:	bd80      	pop	{r7, pc}

08001fa8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b086      	sub	sp, #24
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
 8001fb0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001fb2:	2317      	movs	r3, #23
 8001fb4:	18fb      	adds	r3, r7, r3
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	2254      	movs	r2, #84	@ 0x54
 8001fc2:	5c9b      	ldrb	r3, [r3, r2]
 8001fc4:	2b01      	cmp	r3, #1
 8001fc6:	d101      	bne.n	8001fcc <HAL_ADC_ConfigChannel+0x24>
 8001fc8:	2302      	movs	r3, #2
 8001fca:	e1c0      	b.n	800234e <HAL_ADC_ConfigChannel+0x3a6>
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	2254      	movs	r2, #84	@ 0x54
 8001fd0:	2101      	movs	r1, #1
 8001fd2:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	0018      	movs	r0, r3
 8001fda:	f7ff fd85 	bl	8001ae8 <LL_ADC_REG_IsConversionOngoing>
 8001fde:	1e03      	subs	r3, r0, #0
 8001fe0:	d000      	beq.n	8001fe4 <HAL_ADC_ConfigChannel+0x3c>
 8001fe2:	e1a3      	b.n	800232c <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	2b02      	cmp	r3, #2
 8001fea:	d100      	bne.n	8001fee <HAL_ADC_ConfigChannel+0x46>
 8001fec:	e143      	b.n	8002276 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	691a      	ldr	r2, [r3, #16]
 8001ff2:	2380      	movs	r3, #128	@ 0x80
 8001ff4:	061b      	lsls	r3, r3, #24
 8001ff6:	429a      	cmp	r2, r3
 8001ff8:	d004      	beq.n	8002004 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001ffe:	4ac1      	ldr	r2, [pc, #772]	@ (8002304 <HAL_ADC_ConfigChannel+0x35c>)
 8002000:	4293      	cmp	r3, r2
 8002002:	d108      	bne.n	8002016 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681a      	ldr	r2, [r3, #0]
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	0019      	movs	r1, r3
 800200e:	0010      	movs	r0, r2
 8002010:	f7ff fcba 	bl	8001988 <LL_ADC_REG_SetSequencerChAdd>
 8002014:	e0c9      	b.n	80021aa <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	211f      	movs	r1, #31
 8002020:	400b      	ands	r3, r1
 8002022:	210f      	movs	r1, #15
 8002024:	4099      	lsls	r1, r3
 8002026:	000b      	movs	r3, r1
 8002028:	43db      	mvns	r3, r3
 800202a:	4013      	ands	r3, r2
 800202c:	0019      	movs	r1, r3
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	035b      	lsls	r3, r3, #13
 8002034:	0b5b      	lsrs	r3, r3, #13
 8002036:	d105      	bne.n	8002044 <HAL_ADC_ConfigChannel+0x9c>
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	0e9b      	lsrs	r3, r3, #26
 800203e:	221f      	movs	r2, #31
 8002040:	4013      	ands	r3, r2
 8002042:	e098      	b.n	8002176 <HAL_ADC_ConfigChannel+0x1ce>
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	2201      	movs	r2, #1
 800204a:	4013      	ands	r3, r2
 800204c:	d000      	beq.n	8002050 <HAL_ADC_ConfigChannel+0xa8>
 800204e:	e091      	b.n	8002174 <HAL_ADC_ConfigChannel+0x1cc>
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	2202      	movs	r2, #2
 8002056:	4013      	ands	r3, r2
 8002058:	d000      	beq.n	800205c <HAL_ADC_ConfigChannel+0xb4>
 800205a:	e089      	b.n	8002170 <HAL_ADC_ConfigChannel+0x1c8>
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	2204      	movs	r2, #4
 8002062:	4013      	ands	r3, r2
 8002064:	d000      	beq.n	8002068 <HAL_ADC_ConfigChannel+0xc0>
 8002066:	e081      	b.n	800216c <HAL_ADC_ConfigChannel+0x1c4>
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	2208      	movs	r2, #8
 800206e:	4013      	ands	r3, r2
 8002070:	d000      	beq.n	8002074 <HAL_ADC_ConfigChannel+0xcc>
 8002072:	e079      	b.n	8002168 <HAL_ADC_ConfigChannel+0x1c0>
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	2210      	movs	r2, #16
 800207a:	4013      	ands	r3, r2
 800207c:	d000      	beq.n	8002080 <HAL_ADC_ConfigChannel+0xd8>
 800207e:	e071      	b.n	8002164 <HAL_ADC_ConfigChannel+0x1bc>
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	2220      	movs	r2, #32
 8002086:	4013      	ands	r3, r2
 8002088:	d000      	beq.n	800208c <HAL_ADC_ConfigChannel+0xe4>
 800208a:	e069      	b.n	8002160 <HAL_ADC_ConfigChannel+0x1b8>
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	2240      	movs	r2, #64	@ 0x40
 8002092:	4013      	ands	r3, r2
 8002094:	d000      	beq.n	8002098 <HAL_ADC_ConfigChannel+0xf0>
 8002096:	e061      	b.n	800215c <HAL_ADC_ConfigChannel+0x1b4>
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	2280      	movs	r2, #128	@ 0x80
 800209e:	4013      	ands	r3, r2
 80020a0:	d000      	beq.n	80020a4 <HAL_ADC_ConfigChannel+0xfc>
 80020a2:	e059      	b.n	8002158 <HAL_ADC_ConfigChannel+0x1b0>
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	681a      	ldr	r2, [r3, #0]
 80020a8:	2380      	movs	r3, #128	@ 0x80
 80020aa:	005b      	lsls	r3, r3, #1
 80020ac:	4013      	ands	r3, r2
 80020ae:	d151      	bne.n	8002154 <HAL_ADC_ConfigChannel+0x1ac>
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	681a      	ldr	r2, [r3, #0]
 80020b4:	2380      	movs	r3, #128	@ 0x80
 80020b6:	009b      	lsls	r3, r3, #2
 80020b8:	4013      	ands	r3, r2
 80020ba:	d149      	bne.n	8002150 <HAL_ADC_ConfigChannel+0x1a8>
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	681a      	ldr	r2, [r3, #0]
 80020c0:	2380      	movs	r3, #128	@ 0x80
 80020c2:	00db      	lsls	r3, r3, #3
 80020c4:	4013      	ands	r3, r2
 80020c6:	d141      	bne.n	800214c <HAL_ADC_ConfigChannel+0x1a4>
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	681a      	ldr	r2, [r3, #0]
 80020cc:	2380      	movs	r3, #128	@ 0x80
 80020ce:	011b      	lsls	r3, r3, #4
 80020d0:	4013      	ands	r3, r2
 80020d2:	d139      	bne.n	8002148 <HAL_ADC_ConfigChannel+0x1a0>
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	681a      	ldr	r2, [r3, #0]
 80020d8:	2380      	movs	r3, #128	@ 0x80
 80020da:	015b      	lsls	r3, r3, #5
 80020dc:	4013      	ands	r3, r2
 80020de:	d131      	bne.n	8002144 <HAL_ADC_ConfigChannel+0x19c>
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	681a      	ldr	r2, [r3, #0]
 80020e4:	2380      	movs	r3, #128	@ 0x80
 80020e6:	019b      	lsls	r3, r3, #6
 80020e8:	4013      	ands	r3, r2
 80020ea:	d129      	bne.n	8002140 <HAL_ADC_ConfigChannel+0x198>
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	681a      	ldr	r2, [r3, #0]
 80020f0:	2380      	movs	r3, #128	@ 0x80
 80020f2:	01db      	lsls	r3, r3, #7
 80020f4:	4013      	ands	r3, r2
 80020f6:	d121      	bne.n	800213c <HAL_ADC_ConfigChannel+0x194>
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	681a      	ldr	r2, [r3, #0]
 80020fc:	2380      	movs	r3, #128	@ 0x80
 80020fe:	021b      	lsls	r3, r3, #8
 8002100:	4013      	ands	r3, r2
 8002102:	d119      	bne.n	8002138 <HAL_ADC_ConfigChannel+0x190>
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	681a      	ldr	r2, [r3, #0]
 8002108:	2380      	movs	r3, #128	@ 0x80
 800210a:	025b      	lsls	r3, r3, #9
 800210c:	4013      	ands	r3, r2
 800210e:	d111      	bne.n	8002134 <HAL_ADC_ConfigChannel+0x18c>
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	681a      	ldr	r2, [r3, #0]
 8002114:	2380      	movs	r3, #128	@ 0x80
 8002116:	029b      	lsls	r3, r3, #10
 8002118:	4013      	ands	r3, r2
 800211a:	d109      	bne.n	8002130 <HAL_ADC_ConfigChannel+0x188>
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	681a      	ldr	r2, [r3, #0]
 8002120:	2380      	movs	r3, #128	@ 0x80
 8002122:	02db      	lsls	r3, r3, #11
 8002124:	4013      	ands	r3, r2
 8002126:	d001      	beq.n	800212c <HAL_ADC_ConfigChannel+0x184>
 8002128:	2312      	movs	r3, #18
 800212a:	e024      	b.n	8002176 <HAL_ADC_ConfigChannel+0x1ce>
 800212c:	2300      	movs	r3, #0
 800212e:	e022      	b.n	8002176 <HAL_ADC_ConfigChannel+0x1ce>
 8002130:	2311      	movs	r3, #17
 8002132:	e020      	b.n	8002176 <HAL_ADC_ConfigChannel+0x1ce>
 8002134:	2310      	movs	r3, #16
 8002136:	e01e      	b.n	8002176 <HAL_ADC_ConfigChannel+0x1ce>
 8002138:	230f      	movs	r3, #15
 800213a:	e01c      	b.n	8002176 <HAL_ADC_ConfigChannel+0x1ce>
 800213c:	230e      	movs	r3, #14
 800213e:	e01a      	b.n	8002176 <HAL_ADC_ConfigChannel+0x1ce>
 8002140:	230d      	movs	r3, #13
 8002142:	e018      	b.n	8002176 <HAL_ADC_ConfigChannel+0x1ce>
 8002144:	230c      	movs	r3, #12
 8002146:	e016      	b.n	8002176 <HAL_ADC_ConfigChannel+0x1ce>
 8002148:	230b      	movs	r3, #11
 800214a:	e014      	b.n	8002176 <HAL_ADC_ConfigChannel+0x1ce>
 800214c:	230a      	movs	r3, #10
 800214e:	e012      	b.n	8002176 <HAL_ADC_ConfigChannel+0x1ce>
 8002150:	2309      	movs	r3, #9
 8002152:	e010      	b.n	8002176 <HAL_ADC_ConfigChannel+0x1ce>
 8002154:	2308      	movs	r3, #8
 8002156:	e00e      	b.n	8002176 <HAL_ADC_ConfigChannel+0x1ce>
 8002158:	2307      	movs	r3, #7
 800215a:	e00c      	b.n	8002176 <HAL_ADC_ConfigChannel+0x1ce>
 800215c:	2306      	movs	r3, #6
 800215e:	e00a      	b.n	8002176 <HAL_ADC_ConfigChannel+0x1ce>
 8002160:	2305      	movs	r3, #5
 8002162:	e008      	b.n	8002176 <HAL_ADC_ConfigChannel+0x1ce>
 8002164:	2304      	movs	r3, #4
 8002166:	e006      	b.n	8002176 <HAL_ADC_ConfigChannel+0x1ce>
 8002168:	2303      	movs	r3, #3
 800216a:	e004      	b.n	8002176 <HAL_ADC_ConfigChannel+0x1ce>
 800216c:	2302      	movs	r3, #2
 800216e:	e002      	b.n	8002176 <HAL_ADC_ConfigChannel+0x1ce>
 8002170:	2301      	movs	r3, #1
 8002172:	e000      	b.n	8002176 <HAL_ADC_ConfigChannel+0x1ce>
 8002174:	2300      	movs	r3, #0
 8002176:	683a      	ldr	r2, [r7, #0]
 8002178:	6852      	ldr	r2, [r2, #4]
 800217a:	201f      	movs	r0, #31
 800217c:	4002      	ands	r2, r0
 800217e:	4093      	lsls	r3, r2
 8002180:	000a      	movs	r2, r1
 8002182:	431a      	orrs	r2, r3
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	089b      	lsrs	r3, r3, #2
 800218e:	1c5a      	adds	r2, r3, #1
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	69db      	ldr	r3, [r3, #28]
 8002194:	429a      	cmp	r2, r3
 8002196:	d808      	bhi.n	80021aa <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6818      	ldr	r0, [r3, #0]
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	6859      	ldr	r1, [r3, #4]
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	001a      	movs	r2, r3
 80021a6:	f7ff fbcf 	bl	8001948 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6818      	ldr	r0, [r3, #0]
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	6819      	ldr	r1, [r3, #0]
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	689b      	ldr	r3, [r3, #8]
 80021b6:	001a      	movs	r2, r3
 80021b8:	f7ff fc0a 	bl	80019d0 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	db00      	blt.n	80021c6 <HAL_ADC_ConfigChannel+0x21e>
 80021c4:	e0bc      	b.n	8002340 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80021c6:	4b50      	ldr	r3, [pc, #320]	@ (8002308 <HAL_ADC_ConfigChannel+0x360>)
 80021c8:	0018      	movs	r0, r3
 80021ca:	f7ff fb6b 	bl	80018a4 <LL_ADC_GetCommonPathInternalCh>
 80021ce:	0003      	movs	r3, r0
 80021d0:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	4a4d      	ldr	r2, [pc, #308]	@ (800230c <HAL_ADC_ConfigChannel+0x364>)
 80021d8:	4293      	cmp	r3, r2
 80021da:	d122      	bne.n	8002222 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80021dc:	693a      	ldr	r2, [r7, #16]
 80021de:	2380      	movs	r3, #128	@ 0x80
 80021e0:	041b      	lsls	r3, r3, #16
 80021e2:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80021e4:	d11d      	bne.n	8002222 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80021e6:	693b      	ldr	r3, [r7, #16]
 80021e8:	2280      	movs	r2, #128	@ 0x80
 80021ea:	0412      	lsls	r2, r2, #16
 80021ec:	4313      	orrs	r3, r2
 80021ee:	4a46      	ldr	r2, [pc, #280]	@ (8002308 <HAL_ADC_ConfigChannel+0x360>)
 80021f0:	0019      	movs	r1, r3
 80021f2:	0010      	movs	r0, r2
 80021f4:	f7ff fb42 	bl	800187c <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80021f8:	4b45      	ldr	r3, [pc, #276]	@ (8002310 <HAL_ADC_ConfigChannel+0x368>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4945      	ldr	r1, [pc, #276]	@ (8002314 <HAL_ADC_ConfigChannel+0x36c>)
 80021fe:	0018      	movs	r0, r3
 8002200:	f7fd ff86 	bl	8000110 <__udivsi3>
 8002204:	0003      	movs	r3, r0
 8002206:	1c5a      	adds	r2, r3, #1
 8002208:	0013      	movs	r3, r2
 800220a:	005b      	lsls	r3, r3, #1
 800220c:	189b      	adds	r3, r3, r2
 800220e:	009b      	lsls	r3, r3, #2
 8002210:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002212:	e002      	b.n	800221a <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	3b01      	subs	r3, #1
 8002218:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	2b00      	cmp	r3, #0
 800221e:	d1f9      	bne.n	8002214 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002220:	e08e      	b.n	8002340 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	4a3c      	ldr	r2, [pc, #240]	@ (8002318 <HAL_ADC_ConfigChannel+0x370>)
 8002228:	4293      	cmp	r3, r2
 800222a:	d10e      	bne.n	800224a <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800222c:	693a      	ldr	r2, [r7, #16]
 800222e:	2380      	movs	r3, #128	@ 0x80
 8002230:	045b      	lsls	r3, r3, #17
 8002232:	4013      	ands	r3, r2
 8002234:	d109      	bne.n	800224a <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002236:	693b      	ldr	r3, [r7, #16]
 8002238:	2280      	movs	r2, #128	@ 0x80
 800223a:	0452      	lsls	r2, r2, #17
 800223c:	4313      	orrs	r3, r2
 800223e:	4a32      	ldr	r2, [pc, #200]	@ (8002308 <HAL_ADC_ConfigChannel+0x360>)
 8002240:	0019      	movs	r1, r3
 8002242:	0010      	movs	r0, r2
 8002244:	f7ff fb1a 	bl	800187c <LL_ADC_SetCommonPathInternalCh>
 8002248:	e07a      	b.n	8002340 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	4a33      	ldr	r2, [pc, #204]	@ (800231c <HAL_ADC_ConfigChannel+0x374>)
 8002250:	4293      	cmp	r3, r2
 8002252:	d000      	beq.n	8002256 <HAL_ADC_ConfigChannel+0x2ae>
 8002254:	e074      	b.n	8002340 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002256:	693a      	ldr	r2, [r7, #16]
 8002258:	2380      	movs	r3, #128	@ 0x80
 800225a:	03db      	lsls	r3, r3, #15
 800225c:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800225e:	d000      	beq.n	8002262 <HAL_ADC_ConfigChannel+0x2ba>
 8002260:	e06e      	b.n	8002340 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002262:	693b      	ldr	r3, [r7, #16]
 8002264:	2280      	movs	r2, #128	@ 0x80
 8002266:	03d2      	lsls	r2, r2, #15
 8002268:	4313      	orrs	r3, r2
 800226a:	4a27      	ldr	r2, [pc, #156]	@ (8002308 <HAL_ADC_ConfigChannel+0x360>)
 800226c:	0019      	movs	r1, r3
 800226e:	0010      	movs	r0, r2
 8002270:	f7ff fb04 	bl	800187c <LL_ADC_SetCommonPathInternalCh>
 8002274:	e064      	b.n	8002340 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	691a      	ldr	r2, [r3, #16]
 800227a:	2380      	movs	r3, #128	@ 0x80
 800227c:	061b      	lsls	r3, r3, #24
 800227e:	429a      	cmp	r2, r3
 8002280:	d004      	beq.n	800228c <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002286:	4a1f      	ldr	r2, [pc, #124]	@ (8002304 <HAL_ADC_ConfigChannel+0x35c>)
 8002288:	4293      	cmp	r3, r2
 800228a:	d107      	bne.n	800229c <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681a      	ldr	r2, [r3, #0]
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	0019      	movs	r1, r3
 8002296:	0010      	movs	r0, r2
 8002298:	f7ff fb87 	bl	80019aa <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800229c:	683b      	ldr	r3, [r7, #0]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	da4d      	bge.n	8002340 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80022a4:	4b18      	ldr	r3, [pc, #96]	@ (8002308 <HAL_ADC_ConfigChannel+0x360>)
 80022a6:	0018      	movs	r0, r3
 80022a8:	f7ff fafc 	bl	80018a4 <LL_ADC_GetCommonPathInternalCh>
 80022ac:	0003      	movs	r3, r0
 80022ae:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	4a15      	ldr	r2, [pc, #84]	@ (800230c <HAL_ADC_ConfigChannel+0x364>)
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d108      	bne.n	80022cc <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80022ba:	693b      	ldr	r3, [r7, #16]
 80022bc:	4a18      	ldr	r2, [pc, #96]	@ (8002320 <HAL_ADC_ConfigChannel+0x378>)
 80022be:	4013      	ands	r3, r2
 80022c0:	4a11      	ldr	r2, [pc, #68]	@ (8002308 <HAL_ADC_ConfigChannel+0x360>)
 80022c2:	0019      	movs	r1, r3
 80022c4:	0010      	movs	r0, r2
 80022c6:	f7ff fad9 	bl	800187c <LL_ADC_SetCommonPathInternalCh>
 80022ca:	e039      	b.n	8002340 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4a11      	ldr	r2, [pc, #68]	@ (8002318 <HAL_ADC_ConfigChannel+0x370>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d108      	bne.n	80022e8 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80022d6:	693b      	ldr	r3, [r7, #16]
 80022d8:	4a12      	ldr	r2, [pc, #72]	@ (8002324 <HAL_ADC_ConfigChannel+0x37c>)
 80022da:	4013      	ands	r3, r2
 80022dc:	4a0a      	ldr	r2, [pc, #40]	@ (8002308 <HAL_ADC_ConfigChannel+0x360>)
 80022de:	0019      	movs	r1, r3
 80022e0:	0010      	movs	r0, r2
 80022e2:	f7ff facb 	bl	800187c <LL_ADC_SetCommonPathInternalCh>
 80022e6:	e02b      	b.n	8002340 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a0b      	ldr	r2, [pc, #44]	@ (800231c <HAL_ADC_ConfigChannel+0x374>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d126      	bne.n	8002340 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80022f2:	693b      	ldr	r3, [r7, #16]
 80022f4:	4a0c      	ldr	r2, [pc, #48]	@ (8002328 <HAL_ADC_ConfigChannel+0x380>)
 80022f6:	4013      	ands	r3, r2
 80022f8:	4a03      	ldr	r2, [pc, #12]	@ (8002308 <HAL_ADC_ConfigChannel+0x360>)
 80022fa:	0019      	movs	r1, r3
 80022fc:	0010      	movs	r0, r2
 80022fe:	f7ff fabd 	bl	800187c <LL_ADC_SetCommonPathInternalCh>
 8002302:	e01d      	b.n	8002340 <HAL_ADC_ConfigChannel+0x398>
 8002304:	80000004 	.word	0x80000004
 8002308:	40012708 	.word	0x40012708
 800230c:	b0001000 	.word	0xb0001000
 8002310:	20000000 	.word	0x20000000
 8002314:	00030d40 	.word	0x00030d40
 8002318:	b8004000 	.word	0xb8004000
 800231c:	b4002000 	.word	0xb4002000
 8002320:	ff7fffff 	.word	0xff7fffff
 8002324:	feffffff 	.word	0xfeffffff
 8002328:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002330:	2220      	movs	r2, #32
 8002332:	431a      	orrs	r2, r3
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002338:	2317      	movs	r3, #23
 800233a:	18fb      	adds	r3, r7, r3
 800233c:	2201      	movs	r2, #1
 800233e:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2254      	movs	r2, #84	@ 0x54
 8002344:	2100      	movs	r1, #0
 8002346:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8002348:	2317      	movs	r3, #23
 800234a:	18fb      	adds	r3, r7, r3
 800234c:	781b      	ldrb	r3, [r3, #0]
}
 800234e:	0018      	movs	r0, r3
 8002350:	46bd      	mov	sp, r7
 8002352:	b006      	add	sp, #24
 8002354:	bd80      	pop	{r7, pc}
 8002356:	46c0      	nop			@ (mov r8, r8)

08002358 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b084      	sub	sp, #16
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002360:	2300      	movs	r3, #0
 8002362:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	0018      	movs	r0, r3
 800236a:	f7ff fb99 	bl	8001aa0 <LL_ADC_IsEnabled>
 800236e:	1e03      	subs	r3, r0, #0
 8002370:	d000      	beq.n	8002374 <ADC_Enable+0x1c>
 8002372:	e069      	b.n	8002448 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	689b      	ldr	r3, [r3, #8]
 800237a:	4a36      	ldr	r2, [pc, #216]	@ (8002454 <ADC_Enable+0xfc>)
 800237c:	4013      	ands	r3, r2
 800237e:	d00d      	beq.n	800239c <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002384:	2210      	movs	r2, #16
 8002386:	431a      	orrs	r2, r3
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002390:	2201      	movs	r2, #1
 8002392:	431a      	orrs	r2, r3
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8002398:	2301      	movs	r3, #1
 800239a:	e056      	b.n	800244a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	0018      	movs	r0, r3
 80023a2:	f7ff fb59 	bl	8001a58 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 80023a6:	4b2c      	ldr	r3, [pc, #176]	@ (8002458 <ADC_Enable+0x100>)
 80023a8:	0018      	movs	r0, r3
 80023aa:	f7ff fa7b 	bl	80018a4 <LL_ADC_GetCommonPathInternalCh>
 80023ae:	0002      	movs	r2, r0
 80023b0:	2380      	movs	r3, #128	@ 0x80
 80023b2:	041b      	lsls	r3, r3, #16
 80023b4:	4013      	ands	r3, r2
 80023b6:	d00f      	beq.n	80023d8 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80023b8:	4b28      	ldr	r3, [pc, #160]	@ (800245c <ADC_Enable+0x104>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4928      	ldr	r1, [pc, #160]	@ (8002460 <ADC_Enable+0x108>)
 80023be:	0018      	movs	r0, r3
 80023c0:	f7fd fea6 	bl	8000110 <__udivsi3>
 80023c4:	0003      	movs	r3, r0
 80023c6:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 80023c8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80023ca:	e002      	b.n	80023d2 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 80023cc:	68bb      	ldr	r3, [r7, #8]
 80023ce:	3b01      	subs	r3, #1
 80023d0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80023d2:	68bb      	ldr	r3, [r7, #8]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d1f9      	bne.n	80023cc <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	7e5b      	ldrb	r3, [r3, #25]
 80023dc:	2b01      	cmp	r3, #1
 80023de:	d033      	beq.n	8002448 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 80023e0:	f7ff fa1e 	bl	8001820 <HAL_GetTick>
 80023e4:	0003      	movs	r3, r0
 80023e6:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80023e8:	e027      	b.n	800243a <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	0018      	movs	r0, r3
 80023f0:	f7ff fb56 	bl	8001aa0 <LL_ADC_IsEnabled>
 80023f4:	1e03      	subs	r3, r0, #0
 80023f6:	d104      	bne.n	8002402 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	0018      	movs	r0, r3
 80023fe:	f7ff fb2b 	bl	8001a58 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002402:	f7ff fa0d 	bl	8001820 <HAL_GetTick>
 8002406:	0002      	movs	r2, r0
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	1ad3      	subs	r3, r2, r3
 800240c:	2b02      	cmp	r3, #2
 800240e:	d914      	bls.n	800243a <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	2201      	movs	r2, #1
 8002418:	4013      	ands	r3, r2
 800241a:	2b01      	cmp	r3, #1
 800241c:	d00d      	beq.n	800243a <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002422:	2210      	movs	r2, #16
 8002424:	431a      	orrs	r2, r3
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800242e:	2201      	movs	r2, #1
 8002430:	431a      	orrs	r2, r3
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 8002436:	2301      	movs	r3, #1
 8002438:	e007      	b.n	800244a <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	2201      	movs	r2, #1
 8002442:	4013      	ands	r3, r2
 8002444:	2b01      	cmp	r3, #1
 8002446:	d1d0      	bne.n	80023ea <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002448:	2300      	movs	r3, #0
}
 800244a:	0018      	movs	r0, r3
 800244c:	46bd      	mov	sp, r7
 800244e:	b004      	add	sp, #16
 8002450:	bd80      	pop	{r7, pc}
 8002452:	46c0      	nop			@ (mov r8, r8)
 8002454:	80000017 	.word	0x80000017
 8002458:	40012708 	.word	0x40012708
 800245c:	20000000 	.word	0x20000000
 8002460:	00030d40 	.word	0x00030d40

08002464 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b084      	sub	sp, #16
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002470:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002476:	2250      	movs	r2, #80	@ 0x50
 8002478:	4013      	ands	r3, r2
 800247a:	d141      	bne.n	8002500 <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002480:	2280      	movs	r2, #128	@ 0x80
 8002482:	0092      	lsls	r2, r2, #2
 8002484:	431a      	orrs	r2, r3
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	0018      	movs	r0, r3
 8002490:	f7ff fa49 	bl	8001926 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002494:	1e03      	subs	r3, r0, #0
 8002496:	d02e      	beq.n	80024f6 <ADC_DMAConvCplt+0x92>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	7e9b      	ldrb	r3, [r3, #26]
 800249c:	2b00      	cmp	r3, #0
 800249e:	d12a      	bne.n	80024f6 <ADC_DMAConvCplt+0x92>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	2208      	movs	r2, #8
 80024a8:	4013      	ands	r3, r2
 80024aa:	2b08      	cmp	r3, #8
 80024ac:	d123      	bne.n	80024f6 <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	0018      	movs	r0, r3
 80024b4:	f7ff fb18 	bl	8001ae8 <LL_ADC_REG_IsConversionOngoing>
 80024b8:	1e03      	subs	r3, r0, #0
 80024ba:	d110      	bne.n	80024de <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	685a      	ldr	r2, [r3, #4]
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	210c      	movs	r1, #12
 80024c8:	438a      	bics	r2, r1
 80024ca:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024d0:	4a15      	ldr	r2, [pc, #84]	@ (8002528 <ADC_DMAConvCplt+0xc4>)
 80024d2:	4013      	ands	r3, r2
 80024d4:	2201      	movs	r2, #1
 80024d6:	431a      	orrs	r2, r3
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	659a      	str	r2, [r3, #88]	@ 0x58
 80024dc:	e00b      	b.n	80024f6 <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024e2:	2220      	movs	r2, #32
 80024e4:	431a      	orrs	r2, r3
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024ee:	2201      	movs	r2, #1
 80024f0:	431a      	orrs	r2, r3
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	0018      	movs	r0, r3
 80024fa:	f7ff fd3d 	bl	8001f78 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80024fe:	e00f      	b.n	8002520 <ADC_DMAConvCplt+0xbc>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002504:	2210      	movs	r2, #16
 8002506:	4013      	ands	r3, r2
 8002508:	d004      	beq.n	8002514 <ADC_DMAConvCplt+0xb0>
      HAL_ADC_ErrorCallback(hadc);
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	0018      	movs	r0, r3
 800250e:	f7ff fd43 	bl	8001f98 <HAL_ADC_ErrorCallback>
}
 8002512:	e005      	b.n	8002520 <ADC_DMAConvCplt+0xbc>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002518:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800251a:	687a      	ldr	r2, [r7, #4]
 800251c:	0010      	movs	r0, r2
 800251e:	4798      	blx	r3
}
 8002520:	46c0      	nop			@ (mov r8, r8)
 8002522:	46bd      	mov	sp, r7
 8002524:	b004      	add	sp, #16
 8002526:	bd80      	pop	{r7, pc}
 8002528:	fffffefe 	.word	0xfffffefe

0800252c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b084      	sub	sp, #16
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002538:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	0018      	movs	r0, r3
 800253e:	f7ff fd23 	bl	8001f88 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002542:	46c0      	nop			@ (mov r8, r8)
 8002544:	46bd      	mov	sp, r7
 8002546:	b004      	add	sp, #16
 8002548:	bd80      	pop	{r7, pc}

0800254a <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800254a:	b580      	push	{r7, lr}
 800254c:	b084      	sub	sp, #16
 800254e:	af00      	add	r7, sp, #0
 8002550:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002556:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800255c:	2240      	movs	r2, #64	@ 0x40
 800255e:	431a      	orrs	r2, r3
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002568:	2204      	movs	r2, #4
 800256a:	431a      	orrs	r2, r3
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	0018      	movs	r0, r3
 8002574:	f7ff fd10 	bl	8001f98 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002578:	46c0      	nop			@ (mov r8, r8)
 800257a:	46bd      	mov	sp, r7
 800257c:	b004      	add	sp, #16
 800257e:	bd80      	pop	{r7, pc}

08002580 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b082      	sub	sp, #8
 8002584:	af00      	add	r7, sp, #0
 8002586:	0002      	movs	r2, r0
 8002588:	1dfb      	adds	r3, r7, #7
 800258a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800258c:	1dfb      	adds	r3, r7, #7
 800258e:	781b      	ldrb	r3, [r3, #0]
 8002590:	2b7f      	cmp	r3, #127	@ 0x7f
 8002592:	d809      	bhi.n	80025a8 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002594:	1dfb      	adds	r3, r7, #7
 8002596:	781b      	ldrb	r3, [r3, #0]
 8002598:	001a      	movs	r2, r3
 800259a:	231f      	movs	r3, #31
 800259c:	401a      	ands	r2, r3
 800259e:	4b04      	ldr	r3, [pc, #16]	@ (80025b0 <__NVIC_EnableIRQ+0x30>)
 80025a0:	2101      	movs	r1, #1
 80025a2:	4091      	lsls	r1, r2
 80025a4:	000a      	movs	r2, r1
 80025a6:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80025a8:	46c0      	nop			@ (mov r8, r8)
 80025aa:	46bd      	mov	sp, r7
 80025ac:	b002      	add	sp, #8
 80025ae:	bd80      	pop	{r7, pc}
 80025b0:	e000e100 	.word	0xe000e100

080025b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025b4:	b590      	push	{r4, r7, lr}
 80025b6:	b083      	sub	sp, #12
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	0002      	movs	r2, r0
 80025bc:	6039      	str	r1, [r7, #0]
 80025be:	1dfb      	adds	r3, r7, #7
 80025c0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80025c2:	1dfb      	adds	r3, r7, #7
 80025c4:	781b      	ldrb	r3, [r3, #0]
 80025c6:	2b7f      	cmp	r3, #127	@ 0x7f
 80025c8:	d828      	bhi.n	800261c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80025ca:	4a2f      	ldr	r2, [pc, #188]	@ (8002688 <__NVIC_SetPriority+0xd4>)
 80025cc:	1dfb      	adds	r3, r7, #7
 80025ce:	781b      	ldrb	r3, [r3, #0]
 80025d0:	b25b      	sxtb	r3, r3
 80025d2:	089b      	lsrs	r3, r3, #2
 80025d4:	33c0      	adds	r3, #192	@ 0xc0
 80025d6:	009b      	lsls	r3, r3, #2
 80025d8:	589b      	ldr	r3, [r3, r2]
 80025da:	1dfa      	adds	r2, r7, #7
 80025dc:	7812      	ldrb	r2, [r2, #0]
 80025de:	0011      	movs	r1, r2
 80025e0:	2203      	movs	r2, #3
 80025e2:	400a      	ands	r2, r1
 80025e4:	00d2      	lsls	r2, r2, #3
 80025e6:	21ff      	movs	r1, #255	@ 0xff
 80025e8:	4091      	lsls	r1, r2
 80025ea:	000a      	movs	r2, r1
 80025ec:	43d2      	mvns	r2, r2
 80025ee:	401a      	ands	r2, r3
 80025f0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	019b      	lsls	r3, r3, #6
 80025f6:	22ff      	movs	r2, #255	@ 0xff
 80025f8:	401a      	ands	r2, r3
 80025fa:	1dfb      	adds	r3, r7, #7
 80025fc:	781b      	ldrb	r3, [r3, #0]
 80025fe:	0018      	movs	r0, r3
 8002600:	2303      	movs	r3, #3
 8002602:	4003      	ands	r3, r0
 8002604:	00db      	lsls	r3, r3, #3
 8002606:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002608:	481f      	ldr	r0, [pc, #124]	@ (8002688 <__NVIC_SetPriority+0xd4>)
 800260a:	1dfb      	adds	r3, r7, #7
 800260c:	781b      	ldrb	r3, [r3, #0]
 800260e:	b25b      	sxtb	r3, r3
 8002610:	089b      	lsrs	r3, r3, #2
 8002612:	430a      	orrs	r2, r1
 8002614:	33c0      	adds	r3, #192	@ 0xc0
 8002616:	009b      	lsls	r3, r3, #2
 8002618:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800261a:	e031      	b.n	8002680 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800261c:	4a1b      	ldr	r2, [pc, #108]	@ (800268c <__NVIC_SetPriority+0xd8>)
 800261e:	1dfb      	adds	r3, r7, #7
 8002620:	781b      	ldrb	r3, [r3, #0]
 8002622:	0019      	movs	r1, r3
 8002624:	230f      	movs	r3, #15
 8002626:	400b      	ands	r3, r1
 8002628:	3b08      	subs	r3, #8
 800262a:	089b      	lsrs	r3, r3, #2
 800262c:	3306      	adds	r3, #6
 800262e:	009b      	lsls	r3, r3, #2
 8002630:	18d3      	adds	r3, r2, r3
 8002632:	3304      	adds	r3, #4
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	1dfa      	adds	r2, r7, #7
 8002638:	7812      	ldrb	r2, [r2, #0]
 800263a:	0011      	movs	r1, r2
 800263c:	2203      	movs	r2, #3
 800263e:	400a      	ands	r2, r1
 8002640:	00d2      	lsls	r2, r2, #3
 8002642:	21ff      	movs	r1, #255	@ 0xff
 8002644:	4091      	lsls	r1, r2
 8002646:	000a      	movs	r2, r1
 8002648:	43d2      	mvns	r2, r2
 800264a:	401a      	ands	r2, r3
 800264c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	019b      	lsls	r3, r3, #6
 8002652:	22ff      	movs	r2, #255	@ 0xff
 8002654:	401a      	ands	r2, r3
 8002656:	1dfb      	adds	r3, r7, #7
 8002658:	781b      	ldrb	r3, [r3, #0]
 800265a:	0018      	movs	r0, r3
 800265c:	2303      	movs	r3, #3
 800265e:	4003      	ands	r3, r0
 8002660:	00db      	lsls	r3, r3, #3
 8002662:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002664:	4809      	ldr	r0, [pc, #36]	@ (800268c <__NVIC_SetPriority+0xd8>)
 8002666:	1dfb      	adds	r3, r7, #7
 8002668:	781b      	ldrb	r3, [r3, #0]
 800266a:	001c      	movs	r4, r3
 800266c:	230f      	movs	r3, #15
 800266e:	4023      	ands	r3, r4
 8002670:	3b08      	subs	r3, #8
 8002672:	089b      	lsrs	r3, r3, #2
 8002674:	430a      	orrs	r2, r1
 8002676:	3306      	adds	r3, #6
 8002678:	009b      	lsls	r3, r3, #2
 800267a:	18c3      	adds	r3, r0, r3
 800267c:	3304      	adds	r3, #4
 800267e:	601a      	str	r2, [r3, #0]
}
 8002680:	46c0      	nop			@ (mov r8, r8)
 8002682:	46bd      	mov	sp, r7
 8002684:	b003      	add	sp, #12
 8002686:	bd90      	pop	{r4, r7, pc}
 8002688:	e000e100 	.word	0xe000e100
 800268c:	e000ed00 	.word	0xe000ed00

08002690 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b082      	sub	sp, #8
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	1e5a      	subs	r2, r3, #1
 800269c:	2380      	movs	r3, #128	@ 0x80
 800269e:	045b      	lsls	r3, r3, #17
 80026a0:	429a      	cmp	r2, r3
 80026a2:	d301      	bcc.n	80026a8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80026a4:	2301      	movs	r3, #1
 80026a6:	e010      	b.n	80026ca <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80026a8:	4b0a      	ldr	r3, [pc, #40]	@ (80026d4 <SysTick_Config+0x44>)
 80026aa:	687a      	ldr	r2, [r7, #4]
 80026ac:	3a01      	subs	r2, #1
 80026ae:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80026b0:	2301      	movs	r3, #1
 80026b2:	425b      	negs	r3, r3
 80026b4:	2103      	movs	r1, #3
 80026b6:	0018      	movs	r0, r3
 80026b8:	f7ff ff7c 	bl	80025b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80026bc:	4b05      	ldr	r3, [pc, #20]	@ (80026d4 <SysTick_Config+0x44>)
 80026be:	2200      	movs	r2, #0
 80026c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80026c2:	4b04      	ldr	r3, [pc, #16]	@ (80026d4 <SysTick_Config+0x44>)
 80026c4:	2207      	movs	r2, #7
 80026c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80026c8:	2300      	movs	r3, #0
}
 80026ca:	0018      	movs	r0, r3
 80026cc:	46bd      	mov	sp, r7
 80026ce:	b002      	add	sp, #8
 80026d0:	bd80      	pop	{r7, pc}
 80026d2:	46c0      	nop			@ (mov r8, r8)
 80026d4:	e000e010 	.word	0xe000e010

080026d8 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b084      	sub	sp, #16
 80026dc:	af00      	add	r7, sp, #0
 80026de:	60b9      	str	r1, [r7, #8]
 80026e0:	607a      	str	r2, [r7, #4]
 80026e2:	210f      	movs	r1, #15
 80026e4:	187b      	adds	r3, r7, r1
 80026e6:	1c02      	adds	r2, r0, #0
 80026e8:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80026ea:	68ba      	ldr	r2, [r7, #8]
 80026ec:	187b      	adds	r3, r7, r1
 80026ee:	781b      	ldrb	r3, [r3, #0]
 80026f0:	b25b      	sxtb	r3, r3
 80026f2:	0011      	movs	r1, r2
 80026f4:	0018      	movs	r0, r3
 80026f6:	f7ff ff5d 	bl	80025b4 <__NVIC_SetPriority>
}
 80026fa:	46c0      	nop			@ (mov r8, r8)
 80026fc:	46bd      	mov	sp, r7
 80026fe:	b004      	add	sp, #16
 8002700:	bd80      	pop	{r7, pc}

08002702 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002702:	b580      	push	{r7, lr}
 8002704:	b082      	sub	sp, #8
 8002706:	af00      	add	r7, sp, #0
 8002708:	0002      	movs	r2, r0
 800270a:	1dfb      	adds	r3, r7, #7
 800270c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800270e:	1dfb      	adds	r3, r7, #7
 8002710:	781b      	ldrb	r3, [r3, #0]
 8002712:	b25b      	sxtb	r3, r3
 8002714:	0018      	movs	r0, r3
 8002716:	f7ff ff33 	bl	8002580 <__NVIC_EnableIRQ>
}
 800271a:	46c0      	nop			@ (mov r8, r8)
 800271c:	46bd      	mov	sp, r7
 800271e:	b002      	add	sp, #8
 8002720:	bd80      	pop	{r7, pc}

08002722 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002722:	b580      	push	{r7, lr}
 8002724:	b082      	sub	sp, #8
 8002726:	af00      	add	r7, sp, #0
 8002728:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	0018      	movs	r0, r3
 800272e:	f7ff ffaf 	bl	8002690 <SysTick_Config>
 8002732:	0003      	movs	r3, r0
}
 8002734:	0018      	movs	r0, r3
 8002736:	46bd      	mov	sp, r7
 8002738:	b002      	add	sp, #8
 800273a:	bd80      	pop	{r7, pc}

0800273c <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b082      	sub	sp, #8
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	2b00      	cmp	r3, #0
 8002748:	d101      	bne.n	800274e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800274a:	2301      	movs	r3, #1
 800274c:	e077      	b.n	800283e <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4a3d      	ldr	r2, [pc, #244]	@ (8002848 <HAL_DMA_Init+0x10c>)
 8002754:	4694      	mov	ip, r2
 8002756:	4463      	add	r3, ip
 8002758:	2114      	movs	r1, #20
 800275a:	0018      	movs	r0, r3
 800275c:	f7fd fcd8 	bl	8000110 <__udivsi3>
 8002760:	0003      	movs	r3, r0
 8002762:	009a      	lsls	r2, r3, #2
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	641a      	str	r2, [r3, #64]	@ 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2225      	movs	r2, #37	@ 0x25
 800276c:	2102      	movs	r1, #2
 800276e:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	681a      	ldr	r2, [r3, #0]
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4934      	ldr	r1, [pc, #208]	@ (800284c <HAL_DMA_Init+0x110>)
 800277c:	400a      	ands	r2, r1
 800277e:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	6819      	ldr	r1, [r3, #0]
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	689a      	ldr	r2, [r3, #8]
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	68db      	ldr	r3, [r3, #12]
 800278e:	431a      	orrs	r2, r3
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	691b      	ldr	r3, [r3, #16]
 8002794:	431a      	orrs	r2, r3
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	695b      	ldr	r3, [r3, #20]
 800279a:	431a      	orrs	r2, r3
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	699b      	ldr	r3, [r3, #24]
 80027a0:	431a      	orrs	r2, r3
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	69db      	ldr	r3, [r3, #28]
 80027a6:	431a      	orrs	r2, r3
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6a1b      	ldr	r3, [r3, #32]
 80027ac:	431a      	orrs	r2, r3
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	430a      	orrs	r2, r1
 80027b4:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	0018      	movs	r0, r3
 80027ba:	f000 f9c1 	bl	8002b40 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	689a      	ldr	r2, [r3, #8]
 80027c2:	2380      	movs	r3, #128	@ 0x80
 80027c4:	01db      	lsls	r3, r3, #7
 80027c6:	429a      	cmp	r2, r3
 80027c8:	d102      	bne.n	80027d0 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	2200      	movs	r2, #0
 80027ce:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	685a      	ldr	r2, [r3, #4]
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027d8:	213f      	movs	r1, #63	@ 0x3f
 80027da:	400a      	ands	r2, r1
 80027dc:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80027e2:	687a      	ldr	r2, [r7, #4]
 80027e4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80027e6:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d011      	beq.n	8002814 <HAL_DMA_Init+0xd8>
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	685b      	ldr	r3, [r3, #4]
 80027f4:	2b04      	cmp	r3, #4
 80027f6:	d80d      	bhi.n	8002814 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	0018      	movs	r0, r3
 80027fc:	f000 f9cc 	bl	8002b98 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002804:	2200      	movs	r2, #0
 8002806:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800280c:	687a      	ldr	r2, [r7, #4]
 800280e:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8002810:	605a      	str	r2, [r3, #4]
 8002812:	e008      	b.n	8002826 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2200      	movs	r2, #0
 8002818:	651a      	str	r2, [r3, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2200      	movs	r2, #0
 800281e:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2200      	movs	r2, #0
 8002824:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	2200      	movs	r2, #0
 800282a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2225      	movs	r2, #37	@ 0x25
 8002830:	2101      	movs	r1, #1
 8002832:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2224      	movs	r2, #36	@ 0x24
 8002838:	2100      	movs	r1, #0
 800283a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800283c:	2300      	movs	r3, #0
}
 800283e:	0018      	movs	r0, r3
 8002840:	46bd      	mov	sp, r7
 8002842:	b002      	add	sp, #8
 8002844:	bd80      	pop	{r7, pc}
 8002846:	46c0      	nop			@ (mov r8, r8)
 8002848:	bffdfff8 	.word	0xbffdfff8
 800284c:	ffff800f 	.word	0xffff800f

08002850 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b086      	sub	sp, #24
 8002854:	af00      	add	r7, sp, #0
 8002856:	60f8      	str	r0, [r7, #12]
 8002858:	60b9      	str	r1, [r7, #8]
 800285a:	607a      	str	r2, [r7, #4]
 800285c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800285e:	2317      	movs	r3, #23
 8002860:	18fb      	adds	r3, r7, r3
 8002862:	2200      	movs	r2, #0
 8002864:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	2224      	movs	r2, #36	@ 0x24
 800286a:	5c9b      	ldrb	r3, [r3, r2]
 800286c:	2b01      	cmp	r3, #1
 800286e:	d101      	bne.n	8002874 <HAL_DMA_Start_IT+0x24>
 8002870:	2302      	movs	r3, #2
 8002872:	e06f      	b.n	8002954 <HAL_DMA_Start_IT+0x104>
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	2224      	movs	r2, #36	@ 0x24
 8002878:	2101      	movs	r1, #1
 800287a:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	2225      	movs	r2, #37	@ 0x25
 8002880:	5c9b      	ldrb	r3, [r3, r2]
 8002882:	b2db      	uxtb	r3, r3
 8002884:	2b01      	cmp	r3, #1
 8002886:	d157      	bne.n	8002938 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	2225      	movs	r2, #37	@ 0x25
 800288c:	2102      	movs	r1, #2
 800288e:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	2200      	movs	r2, #0
 8002894:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	681a      	ldr	r2, [r3, #0]
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	2101      	movs	r1, #1
 80028a2:	438a      	bics	r2, r1
 80028a4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	687a      	ldr	r2, [r7, #4]
 80028aa:	68b9      	ldr	r1, [r7, #8]
 80028ac:	68f8      	ldr	r0, [r7, #12]
 80028ae:	f000 f907 	bl	8002ac0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d008      	beq.n	80028cc <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	681a      	ldr	r2, [r3, #0]
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	210e      	movs	r1, #14
 80028c6:	430a      	orrs	r2, r1
 80028c8:	601a      	str	r2, [r3, #0]
 80028ca:	e00f      	b.n	80028ec <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	681a      	ldr	r2, [r3, #0]
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	2104      	movs	r1, #4
 80028d8:	438a      	bics	r2, r1
 80028da:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	681a      	ldr	r2, [r3, #0]
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	210a      	movs	r1, #10
 80028e8:	430a      	orrs	r2, r1
 80028ea:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028f0:	681a      	ldr	r2, [r3, #0]
 80028f2:	2380      	movs	r3, #128	@ 0x80
 80028f4:	025b      	lsls	r3, r3, #9
 80028f6:	4013      	ands	r3, r2
 80028f8:	d008      	beq.n	800290c <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028fe:	681a      	ldr	r2, [r3, #0]
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002904:	2180      	movs	r1, #128	@ 0x80
 8002906:	0049      	lsls	r1, r1, #1
 8002908:	430a      	orrs	r2, r1
 800290a:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002910:	2b00      	cmp	r3, #0
 8002912:	d008      	beq.n	8002926 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002918:	681a      	ldr	r2, [r3, #0]
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800291e:	2180      	movs	r1, #128	@ 0x80
 8002920:	0049      	lsls	r1, r1, #1
 8002922:	430a      	orrs	r2, r1
 8002924:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	681a      	ldr	r2, [r3, #0]
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	2101      	movs	r1, #1
 8002932:	430a      	orrs	r2, r1
 8002934:	601a      	str	r2, [r3, #0]
 8002936:	e00a      	b.n	800294e <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	2280      	movs	r2, #128	@ 0x80
 800293c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	2224      	movs	r2, #36	@ 0x24
 8002942:	2100      	movs	r1, #0
 8002944:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 8002946:	2317      	movs	r3, #23
 8002948:	18fb      	adds	r3, r7, r3
 800294a:	2201      	movs	r2, #1
 800294c:	701a      	strb	r2, [r3, #0]
  }

  return status;
 800294e:	2317      	movs	r3, #23
 8002950:	18fb      	adds	r3, r7, r3
 8002952:	781b      	ldrb	r3, [r3, #0]
}
 8002954:	0018      	movs	r0, r3
 8002956:	46bd      	mov	sp, r7
 8002958:	b006      	add	sp, #24
 800295a:	bd80      	pop	{r7, pc}

0800295c <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b084      	sub	sp, #16
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 8002964:	4b55      	ldr	r3, [pc, #340]	@ (8002abc <HAL_DMA_IRQHandler+0x160>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002976:	221c      	movs	r2, #28
 8002978:	4013      	ands	r3, r2
 800297a:	2204      	movs	r2, #4
 800297c:	409a      	lsls	r2, r3
 800297e:	0013      	movs	r3, r2
 8002980:	68fa      	ldr	r2, [r7, #12]
 8002982:	4013      	ands	r3, r2
 8002984:	d027      	beq.n	80029d6 <HAL_DMA_IRQHandler+0x7a>
 8002986:	68bb      	ldr	r3, [r7, #8]
 8002988:	2204      	movs	r2, #4
 800298a:	4013      	ands	r3, r2
 800298c:	d023      	beq.n	80029d6 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	2220      	movs	r2, #32
 8002996:	4013      	ands	r3, r2
 8002998:	d107      	bne.n	80029aa <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	681a      	ldr	r2, [r3, #0]
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	2104      	movs	r1, #4
 80029a6:	438a      	bics	r2, r1
 80029a8:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 80029aa:	4b44      	ldr	r3, [pc, #272]	@ (8002abc <HAL_DMA_IRQHandler+0x160>)
 80029ac:	6859      	ldr	r1, [r3, #4]
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029b2:	221c      	movs	r2, #28
 80029b4:	4013      	ands	r3, r2
 80029b6:	2204      	movs	r2, #4
 80029b8:	409a      	lsls	r2, r3
 80029ba:	4b40      	ldr	r3, [pc, #256]	@ (8002abc <HAL_DMA_IRQHandler+0x160>)
 80029bc:	430a      	orrs	r2, r1
 80029be:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d100      	bne.n	80029ca <HAL_DMA_IRQHandler+0x6e>
 80029c8:	e073      	b.n	8002ab2 <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ce:	687a      	ldr	r2, [r7, #4]
 80029d0:	0010      	movs	r0, r2
 80029d2:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 80029d4:	e06d      	b.n	8002ab2 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029da:	221c      	movs	r2, #28
 80029dc:	4013      	ands	r3, r2
 80029de:	2202      	movs	r2, #2
 80029e0:	409a      	lsls	r2, r3
 80029e2:	0013      	movs	r3, r2
 80029e4:	68fa      	ldr	r2, [r7, #12]
 80029e6:	4013      	ands	r3, r2
 80029e8:	d02e      	beq.n	8002a48 <HAL_DMA_IRQHandler+0xec>
 80029ea:	68bb      	ldr	r3, [r7, #8]
 80029ec:	2202      	movs	r2, #2
 80029ee:	4013      	ands	r3, r2
 80029f0:	d02a      	beq.n	8002a48 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	2220      	movs	r2, #32
 80029fa:	4013      	ands	r3, r2
 80029fc:	d10b      	bne.n	8002a16 <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	681a      	ldr	r2, [r3, #0]
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	210a      	movs	r1, #10
 8002a0a:	438a      	bics	r2, r1
 8002a0c:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	2225      	movs	r2, #37	@ 0x25
 8002a12:	2101      	movs	r1, #1
 8002a14:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8002a16:	4b29      	ldr	r3, [pc, #164]	@ (8002abc <HAL_DMA_IRQHandler+0x160>)
 8002a18:	6859      	ldr	r1, [r3, #4]
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a1e:	221c      	movs	r2, #28
 8002a20:	4013      	ands	r3, r2
 8002a22:	2202      	movs	r2, #2
 8002a24:	409a      	lsls	r2, r3
 8002a26:	4b25      	ldr	r3, [pc, #148]	@ (8002abc <HAL_DMA_IRQHandler+0x160>)
 8002a28:	430a      	orrs	r2, r1
 8002a2a:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2224      	movs	r2, #36	@ 0x24
 8002a30:	2100      	movs	r1, #0
 8002a32:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d03a      	beq.n	8002ab2 <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a40:	687a      	ldr	r2, [r7, #4]
 8002a42:	0010      	movs	r0, r2
 8002a44:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8002a46:	e034      	b.n	8002ab2 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a4c:	221c      	movs	r2, #28
 8002a4e:	4013      	ands	r3, r2
 8002a50:	2208      	movs	r2, #8
 8002a52:	409a      	lsls	r2, r3
 8002a54:	0013      	movs	r3, r2
 8002a56:	68fa      	ldr	r2, [r7, #12]
 8002a58:	4013      	ands	r3, r2
 8002a5a:	d02b      	beq.n	8002ab4 <HAL_DMA_IRQHandler+0x158>
 8002a5c:	68bb      	ldr	r3, [r7, #8]
 8002a5e:	2208      	movs	r2, #8
 8002a60:	4013      	ands	r3, r2
 8002a62:	d027      	beq.n	8002ab4 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	681a      	ldr	r2, [r3, #0]
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	210e      	movs	r1, #14
 8002a70:	438a      	bics	r2, r1
 8002a72:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8002a74:	4b11      	ldr	r3, [pc, #68]	@ (8002abc <HAL_DMA_IRQHandler+0x160>)
 8002a76:	6859      	ldr	r1, [r3, #4]
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a7c:	221c      	movs	r2, #28
 8002a7e:	4013      	ands	r3, r2
 8002a80:	2201      	movs	r2, #1
 8002a82:	409a      	lsls	r2, r3
 8002a84:	4b0d      	ldr	r3, [pc, #52]	@ (8002abc <HAL_DMA_IRQHandler+0x160>)
 8002a86:	430a      	orrs	r2, r1
 8002a88:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2201      	movs	r2, #1
 8002a8e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2225      	movs	r2, #37	@ 0x25
 8002a94:	2101      	movs	r1, #1
 8002a96:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2224      	movs	r2, #36	@ 0x24
 8002a9c:	2100      	movs	r1, #0
 8002a9e:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d005      	beq.n	8002ab4 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002aac:	687a      	ldr	r2, [r7, #4]
 8002aae:	0010      	movs	r0, r2
 8002ab0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002ab2:	46c0      	nop			@ (mov r8, r8)
 8002ab4:	46c0      	nop			@ (mov r8, r8)
}
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	b004      	add	sp, #16
 8002aba:	bd80      	pop	{r7, pc}
 8002abc:	40020000 	.word	0x40020000

08002ac0 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b084      	sub	sp, #16
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	60f8      	str	r0, [r7, #12]
 8002ac8:	60b9      	str	r1, [r7, #8]
 8002aca:	607a      	str	r2, [r7, #4]
 8002acc:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ad2:	68fa      	ldr	r2, [r7, #12]
 8002ad4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002ad6:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d004      	beq.n	8002aea <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ae4:	68fa      	ldr	r2, [r7, #12]
 8002ae6:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8002ae8:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8002aea:	4b14      	ldr	r3, [pc, #80]	@ (8002b3c <DMA_SetConfig+0x7c>)
 8002aec:	6859      	ldr	r1, [r3, #4]
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002af2:	221c      	movs	r2, #28
 8002af4:	4013      	ands	r3, r2
 8002af6:	2201      	movs	r2, #1
 8002af8:	409a      	lsls	r2, r3
 8002afa:	4b10      	ldr	r3, [pc, #64]	@ (8002b3c <DMA_SetConfig+0x7c>)
 8002afc:	430a      	orrs	r2, r1
 8002afe:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	683a      	ldr	r2, [r7, #0]
 8002b06:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	689b      	ldr	r3, [r3, #8]
 8002b0c:	2b10      	cmp	r3, #16
 8002b0e:	d108      	bne.n	8002b22 <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	687a      	ldr	r2, [r7, #4]
 8002b16:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	68ba      	ldr	r2, [r7, #8]
 8002b1e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002b20:	e007      	b.n	8002b32 <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	68ba      	ldr	r2, [r7, #8]
 8002b28:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	687a      	ldr	r2, [r7, #4]
 8002b30:	60da      	str	r2, [r3, #12]
}
 8002b32:	46c0      	nop			@ (mov r8, r8)
 8002b34:	46bd      	mov	sp, r7
 8002b36:	b004      	add	sp, #16
 8002b38:	bd80      	pop	{r7, pc}
 8002b3a:	46c0      	nop			@ (mov r8, r8)
 8002b3c:	40020000 	.word	0x40020000

08002b40 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b084      	sub	sp, #16
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b4c:	089b      	lsrs	r3, r3, #2
 8002b4e:	4a10      	ldr	r2, [pc, #64]	@ (8002b90 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8002b50:	4694      	mov	ip, r2
 8002b52:	4463      	add	r3, ip
 8002b54:	009b      	lsls	r3, r3, #2
 8002b56:	001a      	movs	r2, r3
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	001a      	movs	r2, r3
 8002b62:	23ff      	movs	r3, #255	@ 0xff
 8002b64:	4013      	ands	r3, r2
 8002b66:	3b08      	subs	r3, #8
 8002b68:	2114      	movs	r1, #20
 8002b6a:	0018      	movs	r0, r3
 8002b6c:	f7fd fad0 	bl	8000110 <__udivsi3>
 8002b70:	0003      	movs	r3, r0
 8002b72:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	4a07      	ldr	r2, [pc, #28]	@ (8002b94 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8002b78:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	221f      	movs	r2, #31
 8002b7e:	4013      	ands	r3, r2
 8002b80:	2201      	movs	r2, #1
 8002b82:	409a      	lsls	r2, r3
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 8002b88:	46c0      	nop			@ (mov r8, r8)
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	b004      	add	sp, #16
 8002b8e:	bd80      	pop	{r7, pc}
 8002b90:	10008200 	.word	0x10008200
 8002b94:	40020880 	.word	0x40020880

08002b98 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b084      	sub	sp, #16
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	223f      	movs	r2, #63	@ 0x3f
 8002ba6:	4013      	ands	r3, r2
 8002ba8:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	4a0a      	ldr	r2, [pc, #40]	@ (8002bd8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002bae:	4694      	mov	ip, r2
 8002bb0:	4463      	add	r3, ip
 8002bb2:	009b      	lsls	r3, r3, #2
 8002bb4:	001a      	movs	r2, r3
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	651a      	str	r2, [r3, #80]	@ 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	4a07      	ldr	r2, [pc, #28]	@ (8002bdc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002bbe:	655a      	str	r2, [r3, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	3b01      	subs	r3, #1
 8002bc4:	2203      	movs	r2, #3
 8002bc6:	4013      	ands	r3, r2
 8002bc8:	2201      	movs	r2, #1
 8002bca:	409a      	lsls	r2, r3
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	659a      	str	r2, [r3, #88]	@ 0x58
}
 8002bd0:	46c0      	nop			@ (mov r8, r8)
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	b004      	add	sp, #16
 8002bd6:	bd80      	pop	{r7, pc}
 8002bd8:	1000823f 	.word	0x1000823f
 8002bdc:	40020940 	.word	0x40020940

08002be0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b086      	sub	sp, #24
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
 8002be8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002bea:	2300      	movs	r3, #0
 8002bec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002bee:	e147      	b.n	8002e80 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	2101      	movs	r1, #1
 8002bf6:	697a      	ldr	r2, [r7, #20]
 8002bf8:	4091      	lsls	r1, r2
 8002bfa:	000a      	movs	r2, r1
 8002bfc:	4013      	ands	r3, r2
 8002bfe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d100      	bne.n	8002c08 <HAL_GPIO_Init+0x28>
 8002c06:	e138      	b.n	8002e7a <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	685b      	ldr	r3, [r3, #4]
 8002c0c:	2203      	movs	r2, #3
 8002c0e:	4013      	ands	r3, r2
 8002c10:	2b01      	cmp	r3, #1
 8002c12:	d005      	beq.n	8002c20 <HAL_GPIO_Init+0x40>
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	2203      	movs	r2, #3
 8002c1a:	4013      	ands	r3, r2
 8002c1c:	2b02      	cmp	r3, #2
 8002c1e:	d130      	bne.n	8002c82 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	689b      	ldr	r3, [r3, #8]
 8002c24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002c26:	697b      	ldr	r3, [r7, #20]
 8002c28:	005b      	lsls	r3, r3, #1
 8002c2a:	2203      	movs	r2, #3
 8002c2c:	409a      	lsls	r2, r3
 8002c2e:	0013      	movs	r3, r2
 8002c30:	43da      	mvns	r2, r3
 8002c32:	693b      	ldr	r3, [r7, #16]
 8002c34:	4013      	ands	r3, r2
 8002c36:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	68da      	ldr	r2, [r3, #12]
 8002c3c:	697b      	ldr	r3, [r7, #20]
 8002c3e:	005b      	lsls	r3, r3, #1
 8002c40:	409a      	lsls	r2, r3
 8002c42:	0013      	movs	r3, r2
 8002c44:	693a      	ldr	r2, [r7, #16]
 8002c46:	4313      	orrs	r3, r2
 8002c48:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	693a      	ldr	r2, [r7, #16]
 8002c4e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002c56:	2201      	movs	r2, #1
 8002c58:	697b      	ldr	r3, [r7, #20]
 8002c5a:	409a      	lsls	r2, r3
 8002c5c:	0013      	movs	r3, r2
 8002c5e:	43da      	mvns	r2, r3
 8002c60:	693b      	ldr	r3, [r7, #16]
 8002c62:	4013      	ands	r3, r2
 8002c64:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	091b      	lsrs	r3, r3, #4
 8002c6c:	2201      	movs	r2, #1
 8002c6e:	401a      	ands	r2, r3
 8002c70:	697b      	ldr	r3, [r7, #20]
 8002c72:	409a      	lsls	r2, r3
 8002c74:	0013      	movs	r3, r2
 8002c76:	693a      	ldr	r2, [r7, #16]
 8002c78:	4313      	orrs	r3, r2
 8002c7a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	693a      	ldr	r2, [r7, #16]
 8002c80:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	685b      	ldr	r3, [r3, #4]
 8002c86:	2203      	movs	r2, #3
 8002c88:	4013      	ands	r3, r2
 8002c8a:	2b03      	cmp	r3, #3
 8002c8c:	d017      	beq.n	8002cbe <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	68db      	ldr	r3, [r3, #12]
 8002c92:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002c94:	697b      	ldr	r3, [r7, #20]
 8002c96:	005b      	lsls	r3, r3, #1
 8002c98:	2203      	movs	r2, #3
 8002c9a:	409a      	lsls	r2, r3
 8002c9c:	0013      	movs	r3, r2
 8002c9e:	43da      	mvns	r2, r3
 8002ca0:	693b      	ldr	r3, [r7, #16]
 8002ca2:	4013      	ands	r3, r2
 8002ca4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	689a      	ldr	r2, [r3, #8]
 8002caa:	697b      	ldr	r3, [r7, #20]
 8002cac:	005b      	lsls	r3, r3, #1
 8002cae:	409a      	lsls	r2, r3
 8002cb0:	0013      	movs	r3, r2
 8002cb2:	693a      	ldr	r2, [r7, #16]
 8002cb4:	4313      	orrs	r3, r2
 8002cb6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	693a      	ldr	r2, [r7, #16]
 8002cbc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	685b      	ldr	r3, [r3, #4]
 8002cc2:	2203      	movs	r2, #3
 8002cc4:	4013      	ands	r3, r2
 8002cc6:	2b02      	cmp	r3, #2
 8002cc8:	d123      	bne.n	8002d12 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002cca:	697b      	ldr	r3, [r7, #20]
 8002ccc:	08da      	lsrs	r2, r3, #3
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	3208      	adds	r2, #8
 8002cd2:	0092      	lsls	r2, r2, #2
 8002cd4:	58d3      	ldr	r3, [r2, r3]
 8002cd6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002cd8:	697b      	ldr	r3, [r7, #20]
 8002cda:	2207      	movs	r2, #7
 8002cdc:	4013      	ands	r3, r2
 8002cde:	009b      	lsls	r3, r3, #2
 8002ce0:	220f      	movs	r2, #15
 8002ce2:	409a      	lsls	r2, r3
 8002ce4:	0013      	movs	r3, r2
 8002ce6:	43da      	mvns	r2, r3
 8002ce8:	693b      	ldr	r3, [r7, #16]
 8002cea:	4013      	ands	r3, r2
 8002cec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	691a      	ldr	r2, [r3, #16]
 8002cf2:	697b      	ldr	r3, [r7, #20]
 8002cf4:	2107      	movs	r1, #7
 8002cf6:	400b      	ands	r3, r1
 8002cf8:	009b      	lsls	r3, r3, #2
 8002cfa:	409a      	lsls	r2, r3
 8002cfc:	0013      	movs	r3, r2
 8002cfe:	693a      	ldr	r2, [r7, #16]
 8002d00:	4313      	orrs	r3, r2
 8002d02:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002d04:	697b      	ldr	r3, [r7, #20]
 8002d06:	08da      	lsrs	r2, r3, #3
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	3208      	adds	r2, #8
 8002d0c:	0092      	lsls	r2, r2, #2
 8002d0e:	6939      	ldr	r1, [r7, #16]
 8002d10:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002d18:	697b      	ldr	r3, [r7, #20]
 8002d1a:	005b      	lsls	r3, r3, #1
 8002d1c:	2203      	movs	r2, #3
 8002d1e:	409a      	lsls	r2, r3
 8002d20:	0013      	movs	r3, r2
 8002d22:	43da      	mvns	r2, r3
 8002d24:	693b      	ldr	r3, [r7, #16]
 8002d26:	4013      	ands	r3, r2
 8002d28:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	685b      	ldr	r3, [r3, #4]
 8002d2e:	2203      	movs	r2, #3
 8002d30:	401a      	ands	r2, r3
 8002d32:	697b      	ldr	r3, [r7, #20]
 8002d34:	005b      	lsls	r3, r3, #1
 8002d36:	409a      	lsls	r2, r3
 8002d38:	0013      	movs	r3, r2
 8002d3a:	693a      	ldr	r2, [r7, #16]
 8002d3c:	4313      	orrs	r3, r2
 8002d3e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	693a      	ldr	r2, [r7, #16]
 8002d44:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	685a      	ldr	r2, [r3, #4]
 8002d4a:	23c0      	movs	r3, #192	@ 0xc0
 8002d4c:	029b      	lsls	r3, r3, #10
 8002d4e:	4013      	ands	r3, r2
 8002d50:	d100      	bne.n	8002d54 <HAL_GPIO_Init+0x174>
 8002d52:	e092      	b.n	8002e7a <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8002d54:	4a50      	ldr	r2, [pc, #320]	@ (8002e98 <HAL_GPIO_Init+0x2b8>)
 8002d56:	697b      	ldr	r3, [r7, #20]
 8002d58:	089b      	lsrs	r3, r3, #2
 8002d5a:	3318      	adds	r3, #24
 8002d5c:	009b      	lsls	r3, r3, #2
 8002d5e:	589b      	ldr	r3, [r3, r2]
 8002d60:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8002d62:	697b      	ldr	r3, [r7, #20]
 8002d64:	2203      	movs	r2, #3
 8002d66:	4013      	ands	r3, r2
 8002d68:	00db      	lsls	r3, r3, #3
 8002d6a:	220f      	movs	r2, #15
 8002d6c:	409a      	lsls	r2, r3
 8002d6e:	0013      	movs	r3, r2
 8002d70:	43da      	mvns	r2, r3
 8002d72:	693b      	ldr	r3, [r7, #16]
 8002d74:	4013      	ands	r3, r2
 8002d76:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8002d78:	687a      	ldr	r2, [r7, #4]
 8002d7a:	23a0      	movs	r3, #160	@ 0xa0
 8002d7c:	05db      	lsls	r3, r3, #23
 8002d7e:	429a      	cmp	r2, r3
 8002d80:	d013      	beq.n	8002daa <HAL_GPIO_Init+0x1ca>
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	4a45      	ldr	r2, [pc, #276]	@ (8002e9c <HAL_GPIO_Init+0x2bc>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d00d      	beq.n	8002da6 <HAL_GPIO_Init+0x1c6>
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	4a44      	ldr	r2, [pc, #272]	@ (8002ea0 <HAL_GPIO_Init+0x2c0>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d007      	beq.n	8002da2 <HAL_GPIO_Init+0x1c2>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	4a43      	ldr	r2, [pc, #268]	@ (8002ea4 <HAL_GPIO_Init+0x2c4>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d101      	bne.n	8002d9e <HAL_GPIO_Init+0x1be>
 8002d9a:	2303      	movs	r3, #3
 8002d9c:	e006      	b.n	8002dac <HAL_GPIO_Init+0x1cc>
 8002d9e:	2305      	movs	r3, #5
 8002da0:	e004      	b.n	8002dac <HAL_GPIO_Init+0x1cc>
 8002da2:	2302      	movs	r3, #2
 8002da4:	e002      	b.n	8002dac <HAL_GPIO_Init+0x1cc>
 8002da6:	2301      	movs	r3, #1
 8002da8:	e000      	b.n	8002dac <HAL_GPIO_Init+0x1cc>
 8002daa:	2300      	movs	r3, #0
 8002dac:	697a      	ldr	r2, [r7, #20]
 8002dae:	2103      	movs	r1, #3
 8002db0:	400a      	ands	r2, r1
 8002db2:	00d2      	lsls	r2, r2, #3
 8002db4:	4093      	lsls	r3, r2
 8002db6:	693a      	ldr	r2, [r7, #16]
 8002db8:	4313      	orrs	r3, r2
 8002dba:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8002dbc:	4936      	ldr	r1, [pc, #216]	@ (8002e98 <HAL_GPIO_Init+0x2b8>)
 8002dbe:	697b      	ldr	r3, [r7, #20]
 8002dc0:	089b      	lsrs	r3, r3, #2
 8002dc2:	3318      	adds	r3, #24
 8002dc4:	009b      	lsls	r3, r3, #2
 8002dc6:	693a      	ldr	r2, [r7, #16]
 8002dc8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002dca:	4b33      	ldr	r3, [pc, #204]	@ (8002e98 <HAL_GPIO_Init+0x2b8>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	43da      	mvns	r2, r3
 8002dd4:	693b      	ldr	r3, [r7, #16]
 8002dd6:	4013      	ands	r3, r2
 8002dd8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002dda:	683b      	ldr	r3, [r7, #0]
 8002ddc:	685a      	ldr	r2, [r3, #4]
 8002dde:	2380      	movs	r3, #128	@ 0x80
 8002de0:	035b      	lsls	r3, r3, #13
 8002de2:	4013      	ands	r3, r2
 8002de4:	d003      	beq.n	8002dee <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8002de6:	693a      	ldr	r2, [r7, #16]
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	4313      	orrs	r3, r2
 8002dec:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002dee:	4b2a      	ldr	r3, [pc, #168]	@ (8002e98 <HAL_GPIO_Init+0x2b8>)
 8002df0:	693a      	ldr	r2, [r7, #16]
 8002df2:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8002df4:	4b28      	ldr	r3, [pc, #160]	@ (8002e98 <HAL_GPIO_Init+0x2b8>)
 8002df6:	685b      	ldr	r3, [r3, #4]
 8002df8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	43da      	mvns	r2, r3
 8002dfe:	693b      	ldr	r3, [r7, #16]
 8002e00:	4013      	ands	r3, r2
 8002e02:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	685a      	ldr	r2, [r3, #4]
 8002e08:	2380      	movs	r3, #128	@ 0x80
 8002e0a:	039b      	lsls	r3, r3, #14
 8002e0c:	4013      	ands	r3, r2
 8002e0e:	d003      	beq.n	8002e18 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8002e10:	693a      	ldr	r2, [r7, #16]
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	4313      	orrs	r3, r2
 8002e16:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002e18:	4b1f      	ldr	r3, [pc, #124]	@ (8002e98 <HAL_GPIO_Init+0x2b8>)
 8002e1a:	693a      	ldr	r2, [r7, #16]
 8002e1c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002e1e:	4a1e      	ldr	r2, [pc, #120]	@ (8002e98 <HAL_GPIO_Init+0x2b8>)
 8002e20:	2384      	movs	r3, #132	@ 0x84
 8002e22:	58d3      	ldr	r3, [r2, r3]
 8002e24:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	43da      	mvns	r2, r3
 8002e2a:	693b      	ldr	r3, [r7, #16]
 8002e2c:	4013      	ands	r3, r2
 8002e2e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	685a      	ldr	r2, [r3, #4]
 8002e34:	2380      	movs	r3, #128	@ 0x80
 8002e36:	029b      	lsls	r3, r3, #10
 8002e38:	4013      	ands	r3, r2
 8002e3a:	d003      	beq.n	8002e44 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8002e3c:	693a      	ldr	r2, [r7, #16]
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	4313      	orrs	r3, r2
 8002e42:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002e44:	4914      	ldr	r1, [pc, #80]	@ (8002e98 <HAL_GPIO_Init+0x2b8>)
 8002e46:	2284      	movs	r2, #132	@ 0x84
 8002e48:	693b      	ldr	r3, [r7, #16]
 8002e4a:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8002e4c:	4a12      	ldr	r2, [pc, #72]	@ (8002e98 <HAL_GPIO_Init+0x2b8>)
 8002e4e:	2380      	movs	r3, #128	@ 0x80
 8002e50:	58d3      	ldr	r3, [r2, r3]
 8002e52:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	43da      	mvns	r2, r3
 8002e58:	693b      	ldr	r3, [r7, #16]
 8002e5a:	4013      	ands	r3, r2
 8002e5c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002e5e:	683b      	ldr	r3, [r7, #0]
 8002e60:	685a      	ldr	r2, [r3, #4]
 8002e62:	2380      	movs	r3, #128	@ 0x80
 8002e64:	025b      	lsls	r3, r3, #9
 8002e66:	4013      	ands	r3, r2
 8002e68:	d003      	beq.n	8002e72 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8002e6a:	693a      	ldr	r2, [r7, #16]
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	4313      	orrs	r3, r2
 8002e70:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002e72:	4909      	ldr	r1, [pc, #36]	@ (8002e98 <HAL_GPIO_Init+0x2b8>)
 8002e74:	2280      	movs	r2, #128	@ 0x80
 8002e76:	693b      	ldr	r3, [r7, #16]
 8002e78:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8002e7a:	697b      	ldr	r3, [r7, #20]
 8002e7c:	3301      	adds	r3, #1
 8002e7e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	681a      	ldr	r2, [r3, #0]
 8002e84:	697b      	ldr	r3, [r7, #20]
 8002e86:	40da      	lsrs	r2, r3
 8002e88:	1e13      	subs	r3, r2, #0
 8002e8a:	d000      	beq.n	8002e8e <HAL_GPIO_Init+0x2ae>
 8002e8c:	e6b0      	b.n	8002bf0 <HAL_GPIO_Init+0x10>
  }
}
 8002e8e:	46c0      	nop			@ (mov r8, r8)
 8002e90:	46c0      	nop			@ (mov r8, r8)
 8002e92:	46bd      	mov	sp, r7
 8002e94:	b006      	add	sp, #24
 8002e96:	bd80      	pop	{r7, pc}
 8002e98:	40021800 	.word	0x40021800
 8002e9c:	50000400 	.word	0x50000400
 8002ea0:	50000800 	.word	0x50000800
 8002ea4:	50000c00 	.word	0x50000c00

08002ea8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b084      	sub	sp, #16
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
 8002eb0:	000a      	movs	r2, r1
 8002eb2:	1cbb      	adds	r3, r7, #2
 8002eb4:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	691b      	ldr	r3, [r3, #16]
 8002eba:	1cba      	adds	r2, r7, #2
 8002ebc:	8812      	ldrh	r2, [r2, #0]
 8002ebe:	4013      	ands	r3, r2
 8002ec0:	d004      	beq.n	8002ecc <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8002ec2:	230f      	movs	r3, #15
 8002ec4:	18fb      	adds	r3, r7, r3
 8002ec6:	2201      	movs	r2, #1
 8002ec8:	701a      	strb	r2, [r3, #0]
 8002eca:	e003      	b.n	8002ed4 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002ecc:	230f      	movs	r3, #15
 8002ece:	18fb      	adds	r3, r7, r3
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8002ed4:	230f      	movs	r3, #15
 8002ed6:	18fb      	adds	r3, r7, r3
 8002ed8:	781b      	ldrb	r3, [r3, #0]
}
 8002eda:	0018      	movs	r0, r3
 8002edc:	46bd      	mov	sp, r7
 8002ede:	b004      	add	sp, #16
 8002ee0:	bd80      	pop	{r7, pc}

08002ee2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ee2:	b580      	push	{r7, lr}
 8002ee4:	b082      	sub	sp, #8
 8002ee6:	af00      	add	r7, sp, #0
 8002ee8:	6078      	str	r0, [r7, #4]
 8002eea:	0008      	movs	r0, r1
 8002eec:	0011      	movs	r1, r2
 8002eee:	1cbb      	adds	r3, r7, #2
 8002ef0:	1c02      	adds	r2, r0, #0
 8002ef2:	801a      	strh	r2, [r3, #0]
 8002ef4:	1c7b      	adds	r3, r7, #1
 8002ef6:	1c0a      	adds	r2, r1, #0
 8002ef8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002efa:	1c7b      	adds	r3, r7, #1
 8002efc:	781b      	ldrb	r3, [r3, #0]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d004      	beq.n	8002f0c <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002f02:	1cbb      	adds	r3, r7, #2
 8002f04:	881a      	ldrh	r2, [r3, #0]
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002f0a:	e003      	b.n	8002f14 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002f0c:	1cbb      	adds	r3, r7, #2
 8002f0e:	881a      	ldrh	r2, [r3, #0]
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002f14:	46c0      	nop			@ (mov r8, r8)
 8002f16:	46bd      	mov	sp, r7
 8002f18:	b002      	add	sp, #8
 8002f1a:	bd80      	pop	{r7, pc}

08002f1c <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b084      	sub	sp, #16
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
 8002f24:	000a      	movs	r2, r1
 8002f26:	1cbb      	adds	r3, r7, #2
 8002f28:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	695b      	ldr	r3, [r3, #20]
 8002f2e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002f30:	1cbb      	adds	r3, r7, #2
 8002f32:	881b      	ldrh	r3, [r3, #0]
 8002f34:	68fa      	ldr	r2, [r7, #12]
 8002f36:	4013      	ands	r3, r2
 8002f38:	041a      	lsls	r2, r3, #16
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	43db      	mvns	r3, r3
 8002f3e:	1cb9      	adds	r1, r7, #2
 8002f40:	8809      	ldrh	r1, [r1, #0]
 8002f42:	400b      	ands	r3, r1
 8002f44:	431a      	orrs	r2, r3
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	619a      	str	r2, [r3, #24]
}
 8002f4a:	46c0      	nop			@ (mov r8, r8)
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	b004      	add	sp, #16
 8002f50:	bd80      	pop	{r7, pc}
	...

08002f54 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b082      	sub	sp, #8
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d101      	bne.n	8002f66 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002f62:	2301      	movs	r3, #1
 8002f64:	e08f      	b.n	8003086 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2241      	movs	r2, #65	@ 0x41
 8002f6a:	5c9b      	ldrb	r3, [r3, r2]
 8002f6c:	b2db      	uxtb	r3, r3
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d107      	bne.n	8002f82 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	2240      	movs	r2, #64	@ 0x40
 8002f76:	2100      	movs	r1, #0
 8002f78:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	0018      	movs	r0, r3
 8002f7e:	f7fe f9f1 	bl	8001364 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2241      	movs	r2, #65	@ 0x41
 8002f86:	2124      	movs	r1, #36	@ 0x24
 8002f88:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	681a      	ldr	r2, [r3, #0]
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	2101      	movs	r1, #1
 8002f96:	438a      	bics	r2, r1
 8002f98:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	685a      	ldr	r2, [r3, #4]
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	493b      	ldr	r1, [pc, #236]	@ (8003090 <HAL_I2C_Init+0x13c>)
 8002fa4:	400a      	ands	r2, r1
 8002fa6:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	689a      	ldr	r2, [r3, #8]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4938      	ldr	r1, [pc, #224]	@ (8003094 <HAL_I2C_Init+0x140>)
 8002fb4:	400a      	ands	r2, r1
 8002fb6:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	68db      	ldr	r3, [r3, #12]
 8002fbc:	2b01      	cmp	r3, #1
 8002fbe:	d108      	bne.n	8002fd2 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	689a      	ldr	r2, [r3, #8]
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	2180      	movs	r1, #128	@ 0x80
 8002fca:	0209      	lsls	r1, r1, #8
 8002fcc:	430a      	orrs	r2, r1
 8002fce:	609a      	str	r2, [r3, #8]
 8002fd0:	e007      	b.n	8002fe2 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	689a      	ldr	r2, [r3, #8]
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	2184      	movs	r1, #132	@ 0x84
 8002fdc:	0209      	lsls	r1, r1, #8
 8002fde:	430a      	orrs	r2, r1
 8002fe0:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	68db      	ldr	r3, [r3, #12]
 8002fe6:	2b02      	cmp	r3, #2
 8002fe8:	d109      	bne.n	8002ffe <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	685a      	ldr	r2, [r3, #4]
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	2180      	movs	r1, #128	@ 0x80
 8002ff6:	0109      	lsls	r1, r1, #4
 8002ff8:	430a      	orrs	r2, r1
 8002ffa:	605a      	str	r2, [r3, #4]
 8002ffc:	e007      	b.n	800300e <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	685a      	ldr	r2, [r3, #4]
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	4923      	ldr	r1, [pc, #140]	@ (8003098 <HAL_I2C_Init+0x144>)
 800300a:	400a      	ands	r2, r1
 800300c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	685a      	ldr	r2, [r3, #4]
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	4920      	ldr	r1, [pc, #128]	@ (800309c <HAL_I2C_Init+0x148>)
 800301a:	430a      	orrs	r2, r1
 800301c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	68da      	ldr	r2, [r3, #12]
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	491a      	ldr	r1, [pc, #104]	@ (8003094 <HAL_I2C_Init+0x140>)
 800302a:	400a      	ands	r2, r1
 800302c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	691a      	ldr	r2, [r3, #16]
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	695b      	ldr	r3, [r3, #20]
 8003036:	431a      	orrs	r2, r3
 8003038:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	699b      	ldr	r3, [r3, #24]
 800303e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	430a      	orrs	r2, r1
 8003046:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	69d9      	ldr	r1, [r3, #28]
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6a1a      	ldr	r2, [r3, #32]
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	430a      	orrs	r2, r1
 8003056:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	681a      	ldr	r2, [r3, #0]
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	2101      	movs	r1, #1
 8003064:	430a      	orrs	r2, r1
 8003066:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2200      	movs	r2, #0
 800306c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	2241      	movs	r2, #65	@ 0x41
 8003072:	2120      	movs	r1, #32
 8003074:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	2200      	movs	r2, #0
 800307a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2242      	movs	r2, #66	@ 0x42
 8003080:	2100      	movs	r1, #0
 8003082:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003084:	2300      	movs	r3, #0
}
 8003086:	0018      	movs	r0, r3
 8003088:	46bd      	mov	sp, r7
 800308a:	b002      	add	sp, #8
 800308c:	bd80      	pop	{r7, pc}
 800308e:	46c0      	nop			@ (mov r8, r8)
 8003090:	f0ffffff 	.word	0xf0ffffff
 8003094:	ffff7fff 	.word	0xffff7fff
 8003098:	fffff7ff 	.word	0xfffff7ff
 800309c:	02008000 	.word	0x02008000

080030a0 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80030a0:	b590      	push	{r4, r7, lr}
 80030a2:	b089      	sub	sp, #36	@ 0x24
 80030a4:	af02      	add	r7, sp, #8
 80030a6:	60f8      	str	r0, [r7, #12]
 80030a8:	000c      	movs	r4, r1
 80030aa:	0010      	movs	r0, r2
 80030ac:	0019      	movs	r1, r3
 80030ae:	230a      	movs	r3, #10
 80030b0:	18fb      	adds	r3, r7, r3
 80030b2:	1c22      	adds	r2, r4, #0
 80030b4:	801a      	strh	r2, [r3, #0]
 80030b6:	2308      	movs	r3, #8
 80030b8:	18fb      	adds	r3, r7, r3
 80030ba:	1c02      	adds	r2, r0, #0
 80030bc:	801a      	strh	r2, [r3, #0]
 80030be:	1dbb      	adds	r3, r7, #6
 80030c0:	1c0a      	adds	r2, r1, #0
 80030c2:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	2241      	movs	r2, #65	@ 0x41
 80030c8:	5c9b      	ldrb	r3, [r3, r2]
 80030ca:	b2db      	uxtb	r3, r3
 80030cc:	2b20      	cmp	r3, #32
 80030ce:	d000      	beq.n	80030d2 <HAL_I2C_Mem_Write+0x32>
 80030d0:	e10c      	b.n	80032ec <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 80030d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d004      	beq.n	80030e2 <HAL_I2C_Mem_Write+0x42>
 80030d8:	232c      	movs	r3, #44	@ 0x2c
 80030da:	18fb      	adds	r3, r7, r3
 80030dc:	881b      	ldrh	r3, [r3, #0]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d105      	bne.n	80030ee <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	2280      	movs	r2, #128	@ 0x80
 80030e6:	0092      	lsls	r2, r2, #2
 80030e8:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80030ea:	2301      	movs	r3, #1
 80030ec:	e0ff      	b.n	80032ee <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	2240      	movs	r2, #64	@ 0x40
 80030f2:	5c9b      	ldrb	r3, [r3, r2]
 80030f4:	2b01      	cmp	r3, #1
 80030f6:	d101      	bne.n	80030fc <HAL_I2C_Mem_Write+0x5c>
 80030f8:	2302      	movs	r3, #2
 80030fa:	e0f8      	b.n	80032ee <HAL_I2C_Mem_Write+0x24e>
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	2240      	movs	r2, #64	@ 0x40
 8003100:	2101      	movs	r1, #1
 8003102:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003104:	f7fe fb8c 	bl	8001820 <HAL_GetTick>
 8003108:	0003      	movs	r3, r0
 800310a:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800310c:	2380      	movs	r3, #128	@ 0x80
 800310e:	0219      	lsls	r1, r3, #8
 8003110:	68f8      	ldr	r0, [r7, #12]
 8003112:	697b      	ldr	r3, [r7, #20]
 8003114:	9300      	str	r3, [sp, #0]
 8003116:	2319      	movs	r3, #25
 8003118:	2201      	movs	r2, #1
 800311a:	f000 f975 	bl	8003408 <I2C_WaitOnFlagUntilTimeout>
 800311e:	1e03      	subs	r3, r0, #0
 8003120:	d001      	beq.n	8003126 <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 8003122:	2301      	movs	r3, #1
 8003124:	e0e3      	b.n	80032ee <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	2241      	movs	r2, #65	@ 0x41
 800312a:	2121      	movs	r1, #33	@ 0x21
 800312c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	2242      	movs	r2, #66	@ 0x42
 8003132:	2140      	movs	r1, #64	@ 0x40
 8003134:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	2200      	movs	r2, #0
 800313a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003140:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	222c      	movs	r2, #44	@ 0x2c
 8003146:	18ba      	adds	r2, r7, r2
 8003148:	8812      	ldrh	r2, [r2, #0]
 800314a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	2200      	movs	r2, #0
 8003150:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003152:	1dbb      	adds	r3, r7, #6
 8003154:	881c      	ldrh	r4, [r3, #0]
 8003156:	2308      	movs	r3, #8
 8003158:	18fb      	adds	r3, r7, r3
 800315a:	881a      	ldrh	r2, [r3, #0]
 800315c:	230a      	movs	r3, #10
 800315e:	18fb      	adds	r3, r7, r3
 8003160:	8819      	ldrh	r1, [r3, #0]
 8003162:	68f8      	ldr	r0, [r7, #12]
 8003164:	697b      	ldr	r3, [r7, #20]
 8003166:	9301      	str	r3, [sp, #4]
 8003168:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800316a:	9300      	str	r3, [sp, #0]
 800316c:	0023      	movs	r3, r4
 800316e:	f000 f8c5 	bl	80032fc <I2C_RequestMemoryWrite>
 8003172:	1e03      	subs	r3, r0, #0
 8003174:	d005      	beq.n	8003182 <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	2240      	movs	r2, #64	@ 0x40
 800317a:	2100      	movs	r1, #0
 800317c:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 800317e:	2301      	movs	r3, #1
 8003180:	e0b5      	b.n	80032ee <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003186:	b29b      	uxth	r3, r3
 8003188:	2bff      	cmp	r3, #255	@ 0xff
 800318a:	d911      	bls.n	80031b0 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	22ff      	movs	r2, #255	@ 0xff
 8003190:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003196:	b2da      	uxtb	r2, r3
 8003198:	2380      	movs	r3, #128	@ 0x80
 800319a:	045c      	lsls	r4, r3, #17
 800319c:	230a      	movs	r3, #10
 800319e:	18fb      	adds	r3, r7, r3
 80031a0:	8819      	ldrh	r1, [r3, #0]
 80031a2:	68f8      	ldr	r0, [r7, #12]
 80031a4:	2300      	movs	r3, #0
 80031a6:	9300      	str	r3, [sp, #0]
 80031a8:	0023      	movs	r3, r4
 80031aa:	f000 fb07 	bl	80037bc <I2C_TransferConfig>
 80031ae:	e012      	b.n	80031d6 <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031b4:	b29a      	uxth	r2, r3
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031be:	b2da      	uxtb	r2, r3
 80031c0:	2380      	movs	r3, #128	@ 0x80
 80031c2:	049c      	lsls	r4, r3, #18
 80031c4:	230a      	movs	r3, #10
 80031c6:	18fb      	adds	r3, r7, r3
 80031c8:	8819      	ldrh	r1, [r3, #0]
 80031ca:	68f8      	ldr	r0, [r7, #12]
 80031cc:	2300      	movs	r3, #0
 80031ce:	9300      	str	r3, [sp, #0]
 80031d0:	0023      	movs	r3, r4
 80031d2:	f000 faf3 	bl	80037bc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031d6:	697a      	ldr	r2, [r7, #20]
 80031d8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	0018      	movs	r0, r3
 80031de:	f000 f96b 	bl	80034b8 <I2C_WaitOnTXISFlagUntilTimeout>
 80031e2:	1e03      	subs	r3, r0, #0
 80031e4:	d001      	beq.n	80031ea <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 80031e6:	2301      	movs	r3, #1
 80031e8:	e081      	b.n	80032ee <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031ee:	781a      	ldrb	r2, [r3, #0]
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031fa:	1c5a      	adds	r2, r3, #1
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003204:	b29b      	uxth	r3, r3
 8003206:	3b01      	subs	r3, #1
 8003208:	b29a      	uxth	r2, r3
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003212:	3b01      	subs	r3, #1
 8003214:	b29a      	uxth	r2, r3
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800321e:	b29b      	uxth	r3, r3
 8003220:	2b00      	cmp	r3, #0
 8003222:	d03a      	beq.n	800329a <HAL_I2C_Mem_Write+0x1fa>
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003228:	2b00      	cmp	r3, #0
 800322a:	d136      	bne.n	800329a <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800322c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800322e:	68f8      	ldr	r0, [r7, #12]
 8003230:	697b      	ldr	r3, [r7, #20]
 8003232:	9300      	str	r3, [sp, #0]
 8003234:	0013      	movs	r3, r2
 8003236:	2200      	movs	r2, #0
 8003238:	2180      	movs	r1, #128	@ 0x80
 800323a:	f000 f8e5 	bl	8003408 <I2C_WaitOnFlagUntilTimeout>
 800323e:	1e03      	subs	r3, r0, #0
 8003240:	d001      	beq.n	8003246 <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 8003242:	2301      	movs	r3, #1
 8003244:	e053      	b.n	80032ee <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800324a:	b29b      	uxth	r3, r3
 800324c:	2bff      	cmp	r3, #255	@ 0xff
 800324e:	d911      	bls.n	8003274 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	22ff      	movs	r2, #255	@ 0xff
 8003254:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800325a:	b2da      	uxtb	r2, r3
 800325c:	2380      	movs	r3, #128	@ 0x80
 800325e:	045c      	lsls	r4, r3, #17
 8003260:	230a      	movs	r3, #10
 8003262:	18fb      	adds	r3, r7, r3
 8003264:	8819      	ldrh	r1, [r3, #0]
 8003266:	68f8      	ldr	r0, [r7, #12]
 8003268:	2300      	movs	r3, #0
 800326a:	9300      	str	r3, [sp, #0]
 800326c:	0023      	movs	r3, r4
 800326e:	f000 faa5 	bl	80037bc <I2C_TransferConfig>
 8003272:	e012      	b.n	800329a <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003278:	b29a      	uxth	r2, r3
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003282:	b2da      	uxtb	r2, r3
 8003284:	2380      	movs	r3, #128	@ 0x80
 8003286:	049c      	lsls	r4, r3, #18
 8003288:	230a      	movs	r3, #10
 800328a:	18fb      	adds	r3, r7, r3
 800328c:	8819      	ldrh	r1, [r3, #0]
 800328e:	68f8      	ldr	r0, [r7, #12]
 8003290:	2300      	movs	r3, #0
 8003292:	9300      	str	r3, [sp, #0]
 8003294:	0023      	movs	r3, r4
 8003296:	f000 fa91 	bl	80037bc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800329e:	b29b      	uxth	r3, r3
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d198      	bne.n	80031d6 <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032a4:	697a      	ldr	r2, [r7, #20]
 80032a6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	0018      	movs	r0, r3
 80032ac:	f000 f94a 	bl	8003544 <I2C_WaitOnSTOPFlagUntilTimeout>
 80032b0:	1e03      	subs	r3, r0, #0
 80032b2:	d001      	beq.n	80032b8 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 80032b4:	2301      	movs	r3, #1
 80032b6:	e01a      	b.n	80032ee <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	2220      	movs	r2, #32
 80032be:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	685a      	ldr	r2, [r3, #4]
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	490b      	ldr	r1, [pc, #44]	@ (80032f8 <HAL_I2C_Mem_Write+0x258>)
 80032cc:	400a      	ands	r2, r1
 80032ce:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	2241      	movs	r2, #65	@ 0x41
 80032d4:	2120      	movs	r1, #32
 80032d6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	2242      	movs	r2, #66	@ 0x42
 80032dc:	2100      	movs	r1, #0
 80032de:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	2240      	movs	r2, #64	@ 0x40
 80032e4:	2100      	movs	r1, #0
 80032e6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80032e8:	2300      	movs	r3, #0
 80032ea:	e000      	b.n	80032ee <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 80032ec:	2302      	movs	r3, #2
  }
}
 80032ee:	0018      	movs	r0, r3
 80032f0:	46bd      	mov	sp, r7
 80032f2:	b007      	add	sp, #28
 80032f4:	bd90      	pop	{r4, r7, pc}
 80032f6:	46c0      	nop			@ (mov r8, r8)
 80032f8:	fe00e800 	.word	0xfe00e800

080032fc <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80032fc:	b5b0      	push	{r4, r5, r7, lr}
 80032fe:	b086      	sub	sp, #24
 8003300:	af02      	add	r7, sp, #8
 8003302:	60f8      	str	r0, [r7, #12]
 8003304:	000c      	movs	r4, r1
 8003306:	0010      	movs	r0, r2
 8003308:	0019      	movs	r1, r3
 800330a:	250a      	movs	r5, #10
 800330c:	197b      	adds	r3, r7, r5
 800330e:	1c22      	adds	r2, r4, #0
 8003310:	801a      	strh	r2, [r3, #0]
 8003312:	2308      	movs	r3, #8
 8003314:	18fb      	adds	r3, r7, r3
 8003316:	1c02      	adds	r2, r0, #0
 8003318:	801a      	strh	r2, [r3, #0]
 800331a:	1dbb      	adds	r3, r7, #6
 800331c:	1c0a      	adds	r2, r1, #0
 800331e:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003320:	1dbb      	adds	r3, r7, #6
 8003322:	881b      	ldrh	r3, [r3, #0]
 8003324:	b2da      	uxtb	r2, r3
 8003326:	2380      	movs	r3, #128	@ 0x80
 8003328:	045c      	lsls	r4, r3, #17
 800332a:	197b      	adds	r3, r7, r5
 800332c:	8819      	ldrh	r1, [r3, #0]
 800332e:	68f8      	ldr	r0, [r7, #12]
 8003330:	4b23      	ldr	r3, [pc, #140]	@ (80033c0 <I2C_RequestMemoryWrite+0xc4>)
 8003332:	9300      	str	r3, [sp, #0]
 8003334:	0023      	movs	r3, r4
 8003336:	f000 fa41 	bl	80037bc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800333a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800333c:	6a39      	ldr	r1, [r7, #32]
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	0018      	movs	r0, r3
 8003342:	f000 f8b9 	bl	80034b8 <I2C_WaitOnTXISFlagUntilTimeout>
 8003346:	1e03      	subs	r3, r0, #0
 8003348:	d001      	beq.n	800334e <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 800334a:	2301      	movs	r3, #1
 800334c:	e033      	b.n	80033b6 <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800334e:	1dbb      	adds	r3, r7, #6
 8003350:	881b      	ldrh	r3, [r3, #0]
 8003352:	2b01      	cmp	r3, #1
 8003354:	d107      	bne.n	8003366 <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003356:	2308      	movs	r3, #8
 8003358:	18fb      	adds	r3, r7, r3
 800335a:	881b      	ldrh	r3, [r3, #0]
 800335c:	b2da      	uxtb	r2, r3
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	629a      	str	r2, [r3, #40]	@ 0x28
 8003364:	e019      	b.n	800339a <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003366:	2308      	movs	r3, #8
 8003368:	18fb      	adds	r3, r7, r3
 800336a:	881b      	ldrh	r3, [r3, #0]
 800336c:	0a1b      	lsrs	r3, r3, #8
 800336e:	b29b      	uxth	r3, r3
 8003370:	b2da      	uxtb	r2, r3
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003378:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800337a:	6a39      	ldr	r1, [r7, #32]
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	0018      	movs	r0, r3
 8003380:	f000 f89a 	bl	80034b8 <I2C_WaitOnTXISFlagUntilTimeout>
 8003384:	1e03      	subs	r3, r0, #0
 8003386:	d001      	beq.n	800338c <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8003388:	2301      	movs	r3, #1
 800338a:	e014      	b.n	80033b6 <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800338c:	2308      	movs	r3, #8
 800338e:	18fb      	adds	r3, r7, r3
 8003390:	881b      	ldrh	r3, [r3, #0]
 8003392:	b2da      	uxtb	r2, r3
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800339a:	6a3a      	ldr	r2, [r7, #32]
 800339c:	68f8      	ldr	r0, [r7, #12]
 800339e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033a0:	9300      	str	r3, [sp, #0]
 80033a2:	0013      	movs	r3, r2
 80033a4:	2200      	movs	r2, #0
 80033a6:	2180      	movs	r1, #128	@ 0x80
 80033a8:	f000 f82e 	bl	8003408 <I2C_WaitOnFlagUntilTimeout>
 80033ac:	1e03      	subs	r3, r0, #0
 80033ae:	d001      	beq.n	80033b4 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 80033b0:	2301      	movs	r3, #1
 80033b2:	e000      	b.n	80033b6 <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 80033b4:	2300      	movs	r3, #0
}
 80033b6:	0018      	movs	r0, r3
 80033b8:	46bd      	mov	sp, r7
 80033ba:	b004      	add	sp, #16
 80033bc:	bdb0      	pop	{r4, r5, r7, pc}
 80033be:	46c0      	nop			@ (mov r8, r8)
 80033c0:	80002000 	.word	0x80002000

080033c4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b082      	sub	sp, #8
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	699b      	ldr	r3, [r3, #24]
 80033d2:	2202      	movs	r2, #2
 80033d4:	4013      	ands	r3, r2
 80033d6:	2b02      	cmp	r3, #2
 80033d8:	d103      	bne.n	80033e2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	2200      	movs	r2, #0
 80033e0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	699b      	ldr	r3, [r3, #24]
 80033e8:	2201      	movs	r2, #1
 80033ea:	4013      	ands	r3, r2
 80033ec:	2b01      	cmp	r3, #1
 80033ee:	d007      	beq.n	8003400 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	699a      	ldr	r2, [r3, #24]
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	2101      	movs	r1, #1
 80033fc:	430a      	orrs	r2, r1
 80033fe:	619a      	str	r2, [r3, #24]
  }
}
 8003400:	46c0      	nop			@ (mov r8, r8)
 8003402:	46bd      	mov	sp, r7
 8003404:	b002      	add	sp, #8
 8003406:	bd80      	pop	{r7, pc}

08003408 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b084      	sub	sp, #16
 800340c:	af00      	add	r7, sp, #0
 800340e:	60f8      	str	r0, [r7, #12]
 8003410:	60b9      	str	r1, [r7, #8]
 8003412:	603b      	str	r3, [r7, #0]
 8003414:	1dfb      	adds	r3, r7, #7
 8003416:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003418:	e03a      	b.n	8003490 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800341a:	69ba      	ldr	r2, [r7, #24]
 800341c:	6839      	ldr	r1, [r7, #0]
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	0018      	movs	r0, r3
 8003422:	f000 f8d3 	bl	80035cc <I2C_IsErrorOccurred>
 8003426:	1e03      	subs	r3, r0, #0
 8003428:	d001      	beq.n	800342e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800342a:	2301      	movs	r3, #1
 800342c:	e040      	b.n	80034b0 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	3301      	adds	r3, #1
 8003432:	d02d      	beq.n	8003490 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003434:	f7fe f9f4 	bl	8001820 <HAL_GetTick>
 8003438:	0002      	movs	r2, r0
 800343a:	69bb      	ldr	r3, [r7, #24]
 800343c:	1ad3      	subs	r3, r2, r3
 800343e:	683a      	ldr	r2, [r7, #0]
 8003440:	429a      	cmp	r2, r3
 8003442:	d302      	bcc.n	800344a <I2C_WaitOnFlagUntilTimeout+0x42>
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	2b00      	cmp	r3, #0
 8003448:	d122      	bne.n	8003490 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	699b      	ldr	r3, [r3, #24]
 8003450:	68ba      	ldr	r2, [r7, #8]
 8003452:	4013      	ands	r3, r2
 8003454:	68ba      	ldr	r2, [r7, #8]
 8003456:	1ad3      	subs	r3, r2, r3
 8003458:	425a      	negs	r2, r3
 800345a:	4153      	adcs	r3, r2
 800345c:	b2db      	uxtb	r3, r3
 800345e:	001a      	movs	r2, r3
 8003460:	1dfb      	adds	r3, r7, #7
 8003462:	781b      	ldrb	r3, [r3, #0]
 8003464:	429a      	cmp	r2, r3
 8003466:	d113      	bne.n	8003490 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800346c:	2220      	movs	r2, #32
 800346e:	431a      	orrs	r2, r3
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	2241      	movs	r2, #65	@ 0x41
 8003478:	2120      	movs	r1, #32
 800347a:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	2242      	movs	r2, #66	@ 0x42
 8003480:	2100      	movs	r1, #0
 8003482:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	2240      	movs	r2, #64	@ 0x40
 8003488:	2100      	movs	r1, #0
 800348a:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 800348c:	2301      	movs	r3, #1
 800348e:	e00f      	b.n	80034b0 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	699b      	ldr	r3, [r3, #24]
 8003496:	68ba      	ldr	r2, [r7, #8]
 8003498:	4013      	ands	r3, r2
 800349a:	68ba      	ldr	r2, [r7, #8]
 800349c:	1ad3      	subs	r3, r2, r3
 800349e:	425a      	negs	r2, r3
 80034a0:	4153      	adcs	r3, r2
 80034a2:	b2db      	uxtb	r3, r3
 80034a4:	001a      	movs	r2, r3
 80034a6:	1dfb      	adds	r3, r7, #7
 80034a8:	781b      	ldrb	r3, [r3, #0]
 80034aa:	429a      	cmp	r2, r3
 80034ac:	d0b5      	beq.n	800341a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80034ae:	2300      	movs	r3, #0
}
 80034b0:	0018      	movs	r0, r3
 80034b2:	46bd      	mov	sp, r7
 80034b4:	b004      	add	sp, #16
 80034b6:	bd80      	pop	{r7, pc}

080034b8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	b084      	sub	sp, #16
 80034bc:	af00      	add	r7, sp, #0
 80034be:	60f8      	str	r0, [r7, #12]
 80034c0:	60b9      	str	r1, [r7, #8]
 80034c2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80034c4:	e032      	b.n	800352c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80034c6:	687a      	ldr	r2, [r7, #4]
 80034c8:	68b9      	ldr	r1, [r7, #8]
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	0018      	movs	r0, r3
 80034ce:	f000 f87d 	bl	80035cc <I2C_IsErrorOccurred>
 80034d2:	1e03      	subs	r3, r0, #0
 80034d4:	d001      	beq.n	80034da <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80034d6:	2301      	movs	r3, #1
 80034d8:	e030      	b.n	800353c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034da:	68bb      	ldr	r3, [r7, #8]
 80034dc:	3301      	adds	r3, #1
 80034de:	d025      	beq.n	800352c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034e0:	f7fe f99e 	bl	8001820 <HAL_GetTick>
 80034e4:	0002      	movs	r2, r0
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	1ad3      	subs	r3, r2, r3
 80034ea:	68ba      	ldr	r2, [r7, #8]
 80034ec:	429a      	cmp	r2, r3
 80034ee:	d302      	bcc.n	80034f6 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 80034f0:	68bb      	ldr	r3, [r7, #8]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d11a      	bne.n	800352c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	699b      	ldr	r3, [r3, #24]
 80034fc:	2202      	movs	r2, #2
 80034fe:	4013      	ands	r3, r2
 8003500:	2b02      	cmp	r3, #2
 8003502:	d013      	beq.n	800352c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003508:	2220      	movs	r2, #32
 800350a:	431a      	orrs	r2, r3
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	2241      	movs	r2, #65	@ 0x41
 8003514:	2120      	movs	r1, #32
 8003516:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	2242      	movs	r2, #66	@ 0x42
 800351c:	2100      	movs	r1, #0
 800351e:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	2240      	movs	r2, #64	@ 0x40
 8003524:	2100      	movs	r1, #0
 8003526:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003528:	2301      	movs	r3, #1
 800352a:	e007      	b.n	800353c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	699b      	ldr	r3, [r3, #24]
 8003532:	2202      	movs	r2, #2
 8003534:	4013      	ands	r3, r2
 8003536:	2b02      	cmp	r3, #2
 8003538:	d1c5      	bne.n	80034c6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800353a:	2300      	movs	r3, #0
}
 800353c:	0018      	movs	r0, r3
 800353e:	46bd      	mov	sp, r7
 8003540:	b004      	add	sp, #16
 8003542:	bd80      	pop	{r7, pc}

08003544 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b084      	sub	sp, #16
 8003548:	af00      	add	r7, sp, #0
 800354a:	60f8      	str	r0, [r7, #12]
 800354c:	60b9      	str	r1, [r7, #8]
 800354e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003550:	e02f      	b.n	80035b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003552:	687a      	ldr	r2, [r7, #4]
 8003554:	68b9      	ldr	r1, [r7, #8]
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	0018      	movs	r0, r3
 800355a:	f000 f837 	bl	80035cc <I2C_IsErrorOccurred>
 800355e:	1e03      	subs	r3, r0, #0
 8003560:	d001      	beq.n	8003566 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003562:	2301      	movs	r3, #1
 8003564:	e02d      	b.n	80035c2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003566:	f7fe f95b 	bl	8001820 <HAL_GetTick>
 800356a:	0002      	movs	r2, r0
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	1ad3      	subs	r3, r2, r3
 8003570:	68ba      	ldr	r2, [r7, #8]
 8003572:	429a      	cmp	r2, r3
 8003574:	d302      	bcc.n	800357c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003576:	68bb      	ldr	r3, [r7, #8]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d11a      	bne.n	80035b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	699b      	ldr	r3, [r3, #24]
 8003582:	2220      	movs	r2, #32
 8003584:	4013      	ands	r3, r2
 8003586:	2b20      	cmp	r3, #32
 8003588:	d013      	beq.n	80035b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800358e:	2220      	movs	r2, #32
 8003590:	431a      	orrs	r2, r3
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	2241      	movs	r2, #65	@ 0x41
 800359a:	2120      	movs	r1, #32
 800359c:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	2242      	movs	r2, #66	@ 0x42
 80035a2:	2100      	movs	r1, #0
 80035a4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	2240      	movs	r2, #64	@ 0x40
 80035aa:	2100      	movs	r1, #0
 80035ac:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80035ae:	2301      	movs	r3, #1
 80035b0:	e007      	b.n	80035c2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	699b      	ldr	r3, [r3, #24]
 80035b8:	2220      	movs	r2, #32
 80035ba:	4013      	ands	r3, r2
 80035bc:	2b20      	cmp	r3, #32
 80035be:	d1c8      	bne.n	8003552 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80035c0:	2300      	movs	r3, #0
}
 80035c2:	0018      	movs	r0, r3
 80035c4:	46bd      	mov	sp, r7
 80035c6:	b004      	add	sp, #16
 80035c8:	bd80      	pop	{r7, pc}
	...

080035cc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b08a      	sub	sp, #40	@ 0x28
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	60f8      	str	r0, [r7, #12]
 80035d4:	60b9      	str	r1, [r7, #8]
 80035d6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80035d8:	2327      	movs	r3, #39	@ 0x27
 80035da:	18fb      	adds	r3, r7, r3
 80035dc:	2200      	movs	r2, #0
 80035de:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	699b      	ldr	r3, [r3, #24]
 80035e6:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80035e8:	2300      	movs	r3, #0
 80035ea:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80035f0:	69bb      	ldr	r3, [r7, #24]
 80035f2:	2210      	movs	r2, #16
 80035f4:	4013      	ands	r3, r2
 80035f6:	d100      	bne.n	80035fa <I2C_IsErrorOccurred+0x2e>
 80035f8:	e079      	b.n	80036ee <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	2210      	movs	r2, #16
 8003600:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003602:	e057      	b.n	80036b4 <I2C_IsErrorOccurred+0xe8>
 8003604:	2227      	movs	r2, #39	@ 0x27
 8003606:	18bb      	adds	r3, r7, r2
 8003608:	18ba      	adds	r2, r7, r2
 800360a:	7812      	ldrb	r2, [r2, #0]
 800360c:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800360e:	68bb      	ldr	r3, [r7, #8]
 8003610:	3301      	adds	r3, #1
 8003612:	d04f      	beq.n	80036b4 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003614:	f7fe f904 	bl	8001820 <HAL_GetTick>
 8003618:	0002      	movs	r2, r0
 800361a:	69fb      	ldr	r3, [r7, #28]
 800361c:	1ad3      	subs	r3, r2, r3
 800361e:	68ba      	ldr	r2, [r7, #8]
 8003620:	429a      	cmp	r2, r3
 8003622:	d302      	bcc.n	800362a <I2C_IsErrorOccurred+0x5e>
 8003624:	68bb      	ldr	r3, [r7, #8]
 8003626:	2b00      	cmp	r3, #0
 8003628:	d144      	bne.n	80036b4 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	685a      	ldr	r2, [r3, #4]
 8003630:	2380      	movs	r3, #128	@ 0x80
 8003632:	01db      	lsls	r3, r3, #7
 8003634:	4013      	ands	r3, r2
 8003636:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003638:	2013      	movs	r0, #19
 800363a:	183b      	adds	r3, r7, r0
 800363c:	68fa      	ldr	r2, [r7, #12]
 800363e:	2142      	movs	r1, #66	@ 0x42
 8003640:	5c52      	ldrb	r2, [r2, r1]
 8003642:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	699a      	ldr	r2, [r3, #24]
 800364a:	2380      	movs	r3, #128	@ 0x80
 800364c:	021b      	lsls	r3, r3, #8
 800364e:	401a      	ands	r2, r3
 8003650:	2380      	movs	r3, #128	@ 0x80
 8003652:	021b      	lsls	r3, r3, #8
 8003654:	429a      	cmp	r2, r3
 8003656:	d126      	bne.n	80036a6 <I2C_IsErrorOccurred+0xda>
 8003658:	697a      	ldr	r2, [r7, #20]
 800365a:	2380      	movs	r3, #128	@ 0x80
 800365c:	01db      	lsls	r3, r3, #7
 800365e:	429a      	cmp	r2, r3
 8003660:	d021      	beq.n	80036a6 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8003662:	183b      	adds	r3, r7, r0
 8003664:	781b      	ldrb	r3, [r3, #0]
 8003666:	2b20      	cmp	r3, #32
 8003668:	d01d      	beq.n	80036a6 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	685a      	ldr	r2, [r3, #4]
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	2180      	movs	r1, #128	@ 0x80
 8003676:	01c9      	lsls	r1, r1, #7
 8003678:	430a      	orrs	r2, r1
 800367a:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800367c:	f7fe f8d0 	bl	8001820 <HAL_GetTick>
 8003680:	0003      	movs	r3, r0
 8003682:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003684:	e00f      	b.n	80036a6 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003686:	f7fe f8cb 	bl	8001820 <HAL_GetTick>
 800368a:	0002      	movs	r2, r0
 800368c:	69fb      	ldr	r3, [r7, #28]
 800368e:	1ad3      	subs	r3, r2, r3
 8003690:	2b19      	cmp	r3, #25
 8003692:	d908      	bls.n	80036a6 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003694:	6a3b      	ldr	r3, [r7, #32]
 8003696:	2220      	movs	r2, #32
 8003698:	4313      	orrs	r3, r2
 800369a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800369c:	2327      	movs	r3, #39	@ 0x27
 800369e:	18fb      	adds	r3, r7, r3
 80036a0:	2201      	movs	r2, #1
 80036a2:	701a      	strb	r2, [r3, #0]

              break;
 80036a4:	e006      	b.n	80036b4 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	699b      	ldr	r3, [r3, #24]
 80036ac:	2220      	movs	r2, #32
 80036ae:	4013      	ands	r3, r2
 80036b0:	2b20      	cmp	r3, #32
 80036b2:	d1e8      	bne.n	8003686 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	699b      	ldr	r3, [r3, #24]
 80036ba:	2220      	movs	r2, #32
 80036bc:	4013      	ands	r3, r2
 80036be:	2b20      	cmp	r3, #32
 80036c0:	d004      	beq.n	80036cc <I2C_IsErrorOccurred+0x100>
 80036c2:	2327      	movs	r3, #39	@ 0x27
 80036c4:	18fb      	adds	r3, r7, r3
 80036c6:	781b      	ldrb	r3, [r3, #0]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d09b      	beq.n	8003604 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80036cc:	2327      	movs	r3, #39	@ 0x27
 80036ce:	18fb      	adds	r3, r7, r3
 80036d0:	781b      	ldrb	r3, [r3, #0]
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d103      	bne.n	80036de <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	2220      	movs	r2, #32
 80036dc:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80036de:	6a3b      	ldr	r3, [r7, #32]
 80036e0:	2204      	movs	r2, #4
 80036e2:	4313      	orrs	r3, r2
 80036e4:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80036e6:	2327      	movs	r3, #39	@ 0x27
 80036e8:	18fb      	adds	r3, r7, r3
 80036ea:	2201      	movs	r2, #1
 80036ec:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	699b      	ldr	r3, [r3, #24]
 80036f4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80036f6:	69ba      	ldr	r2, [r7, #24]
 80036f8:	2380      	movs	r3, #128	@ 0x80
 80036fa:	005b      	lsls	r3, r3, #1
 80036fc:	4013      	ands	r3, r2
 80036fe:	d00c      	beq.n	800371a <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003700:	6a3b      	ldr	r3, [r7, #32]
 8003702:	2201      	movs	r2, #1
 8003704:	4313      	orrs	r3, r2
 8003706:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	2280      	movs	r2, #128	@ 0x80
 800370e:	0052      	lsls	r2, r2, #1
 8003710:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003712:	2327      	movs	r3, #39	@ 0x27
 8003714:	18fb      	adds	r3, r7, r3
 8003716:	2201      	movs	r2, #1
 8003718:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800371a:	69ba      	ldr	r2, [r7, #24]
 800371c:	2380      	movs	r3, #128	@ 0x80
 800371e:	00db      	lsls	r3, r3, #3
 8003720:	4013      	ands	r3, r2
 8003722:	d00c      	beq.n	800373e <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003724:	6a3b      	ldr	r3, [r7, #32]
 8003726:	2208      	movs	r2, #8
 8003728:	4313      	orrs	r3, r2
 800372a:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	2280      	movs	r2, #128	@ 0x80
 8003732:	00d2      	lsls	r2, r2, #3
 8003734:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003736:	2327      	movs	r3, #39	@ 0x27
 8003738:	18fb      	adds	r3, r7, r3
 800373a:	2201      	movs	r2, #1
 800373c:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800373e:	69ba      	ldr	r2, [r7, #24]
 8003740:	2380      	movs	r3, #128	@ 0x80
 8003742:	009b      	lsls	r3, r3, #2
 8003744:	4013      	ands	r3, r2
 8003746:	d00c      	beq.n	8003762 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003748:	6a3b      	ldr	r3, [r7, #32]
 800374a:	2202      	movs	r2, #2
 800374c:	4313      	orrs	r3, r2
 800374e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	2280      	movs	r2, #128	@ 0x80
 8003756:	0092      	lsls	r2, r2, #2
 8003758:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800375a:	2327      	movs	r3, #39	@ 0x27
 800375c:	18fb      	adds	r3, r7, r3
 800375e:	2201      	movs	r2, #1
 8003760:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8003762:	2327      	movs	r3, #39	@ 0x27
 8003764:	18fb      	adds	r3, r7, r3
 8003766:	781b      	ldrb	r3, [r3, #0]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d01d      	beq.n	80037a8 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	0018      	movs	r0, r3
 8003770:	f7ff fe28 	bl	80033c4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	685a      	ldr	r2, [r3, #4]
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	490e      	ldr	r1, [pc, #56]	@ (80037b8 <I2C_IsErrorOccurred+0x1ec>)
 8003780:	400a      	ands	r2, r1
 8003782:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003788:	6a3b      	ldr	r3, [r7, #32]
 800378a:	431a      	orrs	r2, r3
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	2241      	movs	r2, #65	@ 0x41
 8003794:	2120      	movs	r1, #32
 8003796:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	2242      	movs	r2, #66	@ 0x42
 800379c:	2100      	movs	r1, #0
 800379e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	2240      	movs	r2, #64	@ 0x40
 80037a4:	2100      	movs	r1, #0
 80037a6:	5499      	strb	r1, [r3, r2]
  }

  return status;
 80037a8:	2327      	movs	r3, #39	@ 0x27
 80037aa:	18fb      	adds	r3, r7, r3
 80037ac:	781b      	ldrb	r3, [r3, #0]
}
 80037ae:	0018      	movs	r0, r3
 80037b0:	46bd      	mov	sp, r7
 80037b2:	b00a      	add	sp, #40	@ 0x28
 80037b4:	bd80      	pop	{r7, pc}
 80037b6:	46c0      	nop			@ (mov r8, r8)
 80037b8:	fe00e800 	.word	0xfe00e800

080037bc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80037bc:	b590      	push	{r4, r7, lr}
 80037be:	b087      	sub	sp, #28
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	60f8      	str	r0, [r7, #12]
 80037c4:	0008      	movs	r0, r1
 80037c6:	0011      	movs	r1, r2
 80037c8:	607b      	str	r3, [r7, #4]
 80037ca:	240a      	movs	r4, #10
 80037cc:	193b      	adds	r3, r7, r4
 80037ce:	1c02      	adds	r2, r0, #0
 80037d0:	801a      	strh	r2, [r3, #0]
 80037d2:	2009      	movs	r0, #9
 80037d4:	183b      	adds	r3, r7, r0
 80037d6:	1c0a      	adds	r2, r1, #0
 80037d8:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80037da:	193b      	adds	r3, r7, r4
 80037dc:	881b      	ldrh	r3, [r3, #0]
 80037de:	059b      	lsls	r3, r3, #22
 80037e0:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80037e2:	183b      	adds	r3, r7, r0
 80037e4:	781b      	ldrb	r3, [r3, #0]
 80037e6:	0419      	lsls	r1, r3, #16
 80037e8:	23ff      	movs	r3, #255	@ 0xff
 80037ea:	041b      	lsls	r3, r3, #16
 80037ec:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80037ee:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80037f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037f6:	4313      	orrs	r3, r2
 80037f8:	005b      	lsls	r3, r3, #1
 80037fa:	085b      	lsrs	r3, r3, #1
 80037fc:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	685b      	ldr	r3, [r3, #4]
 8003804:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003806:	0d51      	lsrs	r1, r2, #21
 8003808:	2280      	movs	r2, #128	@ 0x80
 800380a:	00d2      	lsls	r2, r2, #3
 800380c:	400a      	ands	r2, r1
 800380e:	4907      	ldr	r1, [pc, #28]	@ (800382c <I2C_TransferConfig+0x70>)
 8003810:	430a      	orrs	r2, r1
 8003812:	43d2      	mvns	r2, r2
 8003814:	401a      	ands	r2, r3
 8003816:	0011      	movs	r1, r2
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	697a      	ldr	r2, [r7, #20]
 800381e:	430a      	orrs	r2, r1
 8003820:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003822:	46c0      	nop			@ (mov r8, r8)
 8003824:	46bd      	mov	sp, r7
 8003826:	b007      	add	sp, #28
 8003828:	bd90      	pop	{r4, r7, pc}
 800382a:	46c0      	nop			@ (mov r8, r8)
 800382c:	03ff63ff 	.word	0x03ff63ff

08003830 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b082      	sub	sp, #8
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
 8003838:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	2241      	movs	r2, #65	@ 0x41
 800383e:	5c9b      	ldrb	r3, [r3, r2]
 8003840:	b2db      	uxtb	r3, r3
 8003842:	2b20      	cmp	r3, #32
 8003844:	d138      	bne.n	80038b8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	2240      	movs	r2, #64	@ 0x40
 800384a:	5c9b      	ldrb	r3, [r3, r2]
 800384c:	2b01      	cmp	r3, #1
 800384e:	d101      	bne.n	8003854 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003850:	2302      	movs	r3, #2
 8003852:	e032      	b.n	80038ba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2240      	movs	r2, #64	@ 0x40
 8003858:	2101      	movs	r1, #1
 800385a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2241      	movs	r2, #65	@ 0x41
 8003860:	2124      	movs	r1, #36	@ 0x24
 8003862:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	681a      	ldr	r2, [r3, #0]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	2101      	movs	r1, #1
 8003870:	438a      	bics	r2, r1
 8003872:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	681a      	ldr	r2, [r3, #0]
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4911      	ldr	r1, [pc, #68]	@ (80038c4 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8003880:	400a      	ands	r2, r1
 8003882:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	6819      	ldr	r1, [r3, #0]
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	683a      	ldr	r2, [r7, #0]
 8003890:	430a      	orrs	r2, r1
 8003892:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	681a      	ldr	r2, [r3, #0]
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	2101      	movs	r1, #1
 80038a0:	430a      	orrs	r2, r1
 80038a2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2241      	movs	r2, #65	@ 0x41
 80038a8:	2120      	movs	r1, #32
 80038aa:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2240      	movs	r2, #64	@ 0x40
 80038b0:	2100      	movs	r1, #0
 80038b2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80038b4:	2300      	movs	r3, #0
 80038b6:	e000      	b.n	80038ba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80038b8:	2302      	movs	r3, #2
  }
}
 80038ba:	0018      	movs	r0, r3
 80038bc:	46bd      	mov	sp, r7
 80038be:	b002      	add	sp, #8
 80038c0:	bd80      	pop	{r7, pc}
 80038c2:	46c0      	nop			@ (mov r8, r8)
 80038c4:	ffffefff 	.word	0xffffefff

080038c8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b084      	sub	sp, #16
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
 80038d0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	2241      	movs	r2, #65	@ 0x41
 80038d6:	5c9b      	ldrb	r3, [r3, r2]
 80038d8:	b2db      	uxtb	r3, r3
 80038da:	2b20      	cmp	r3, #32
 80038dc:	d139      	bne.n	8003952 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2240      	movs	r2, #64	@ 0x40
 80038e2:	5c9b      	ldrb	r3, [r3, r2]
 80038e4:	2b01      	cmp	r3, #1
 80038e6:	d101      	bne.n	80038ec <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80038e8:	2302      	movs	r3, #2
 80038ea:	e033      	b.n	8003954 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2240      	movs	r2, #64	@ 0x40
 80038f0:	2101      	movs	r1, #1
 80038f2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2241      	movs	r2, #65	@ 0x41
 80038f8:	2124      	movs	r1, #36	@ 0x24
 80038fa:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	681a      	ldr	r2, [r3, #0]
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	2101      	movs	r1, #1
 8003908:	438a      	bics	r2, r1
 800390a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	4a11      	ldr	r2, [pc, #68]	@ (800395c <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8003918:	4013      	ands	r3, r2
 800391a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	021b      	lsls	r3, r3, #8
 8003920:	68fa      	ldr	r2, [r7, #12]
 8003922:	4313      	orrs	r3, r2
 8003924:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	68fa      	ldr	r2, [r7, #12]
 800392c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	681a      	ldr	r2, [r3, #0]
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	2101      	movs	r1, #1
 800393a:	430a      	orrs	r2, r1
 800393c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2241      	movs	r2, #65	@ 0x41
 8003942:	2120      	movs	r1, #32
 8003944:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	2240      	movs	r2, #64	@ 0x40
 800394a:	2100      	movs	r1, #0
 800394c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800394e:	2300      	movs	r3, #0
 8003950:	e000      	b.n	8003954 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003952:	2302      	movs	r3, #2
  }
}
 8003954:	0018      	movs	r0, r3
 8003956:	46bd      	mov	sp, r7
 8003958:	b004      	add	sp, #16
 800395a:	bd80      	pop	{r7, pc}
 800395c:	fffff0ff 	.word	0xfffff0ff

08003960 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b084      	sub	sp, #16
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8003968:	4b19      	ldr	r3, [pc, #100]	@ (80039d0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	4a19      	ldr	r2, [pc, #100]	@ (80039d4 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800396e:	4013      	ands	r3, r2
 8003970:	0019      	movs	r1, r3
 8003972:	4b17      	ldr	r3, [pc, #92]	@ (80039d0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003974:	687a      	ldr	r2, [r7, #4]
 8003976:	430a      	orrs	r2, r1
 8003978:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800397a:	687a      	ldr	r2, [r7, #4]
 800397c:	2380      	movs	r3, #128	@ 0x80
 800397e:	009b      	lsls	r3, r3, #2
 8003980:	429a      	cmp	r2, r3
 8003982:	d11f      	bne.n	80039c4 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8003984:	4b14      	ldr	r3, [pc, #80]	@ (80039d8 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8003986:	681a      	ldr	r2, [r3, #0]
 8003988:	0013      	movs	r3, r2
 800398a:	005b      	lsls	r3, r3, #1
 800398c:	189b      	adds	r3, r3, r2
 800398e:	005b      	lsls	r3, r3, #1
 8003990:	4912      	ldr	r1, [pc, #72]	@ (80039dc <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8003992:	0018      	movs	r0, r3
 8003994:	f7fc fbbc 	bl	8000110 <__udivsi3>
 8003998:	0003      	movs	r3, r0
 800399a:	3301      	adds	r3, #1
 800399c:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800399e:	e008      	b.n	80039b2 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d003      	beq.n	80039ae <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	3b01      	subs	r3, #1
 80039aa:	60fb      	str	r3, [r7, #12]
 80039ac:	e001      	b.n	80039b2 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80039ae:	2303      	movs	r3, #3
 80039b0:	e009      	b.n	80039c6 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80039b2:	4b07      	ldr	r3, [pc, #28]	@ (80039d0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80039b4:	695a      	ldr	r2, [r3, #20]
 80039b6:	2380      	movs	r3, #128	@ 0x80
 80039b8:	00db      	lsls	r3, r3, #3
 80039ba:	401a      	ands	r2, r3
 80039bc:	2380      	movs	r3, #128	@ 0x80
 80039be:	00db      	lsls	r3, r3, #3
 80039c0:	429a      	cmp	r2, r3
 80039c2:	d0ed      	beq.n	80039a0 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80039c4:	2300      	movs	r3, #0
}
 80039c6:	0018      	movs	r0, r3
 80039c8:	46bd      	mov	sp, r7
 80039ca:	b004      	add	sp, #16
 80039cc:	bd80      	pop	{r7, pc}
 80039ce:	46c0      	nop			@ (mov r8, r8)
 80039d0:	40007000 	.word	0x40007000
 80039d4:	fffff9ff 	.word	0xfffff9ff
 80039d8:	20000000 	.word	0x20000000
 80039dc:	000f4240 	.word	0x000f4240

080039e0 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80039e4:	4b03      	ldr	r3, [pc, #12]	@ (80039f4 <LL_RCC_GetAPB1Prescaler+0x14>)
 80039e6:	689a      	ldr	r2, [r3, #8]
 80039e8:	23e0      	movs	r3, #224	@ 0xe0
 80039ea:	01db      	lsls	r3, r3, #7
 80039ec:	4013      	ands	r3, r2
}
 80039ee:	0018      	movs	r0, r3
 80039f0:	46bd      	mov	sp, r7
 80039f2:	bd80      	pop	{r7, pc}
 80039f4:	40021000 	.word	0x40021000

080039f8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b088      	sub	sp, #32
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d101      	bne.n	8003a0a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a06:	2301      	movs	r3, #1
 8003a08:	e2f3      	b.n	8003ff2 <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	2201      	movs	r2, #1
 8003a10:	4013      	ands	r3, r2
 8003a12:	d100      	bne.n	8003a16 <HAL_RCC_OscConfig+0x1e>
 8003a14:	e07c      	b.n	8003b10 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003a16:	4bc3      	ldr	r3, [pc, #780]	@ (8003d24 <HAL_RCC_OscConfig+0x32c>)
 8003a18:	689b      	ldr	r3, [r3, #8]
 8003a1a:	2238      	movs	r2, #56	@ 0x38
 8003a1c:	4013      	ands	r3, r2
 8003a1e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003a20:	4bc0      	ldr	r3, [pc, #768]	@ (8003d24 <HAL_RCC_OscConfig+0x32c>)
 8003a22:	68db      	ldr	r3, [r3, #12]
 8003a24:	2203      	movs	r2, #3
 8003a26:	4013      	ands	r3, r2
 8003a28:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8003a2a:	69bb      	ldr	r3, [r7, #24]
 8003a2c:	2b10      	cmp	r3, #16
 8003a2e:	d102      	bne.n	8003a36 <HAL_RCC_OscConfig+0x3e>
 8003a30:	697b      	ldr	r3, [r7, #20]
 8003a32:	2b03      	cmp	r3, #3
 8003a34:	d002      	beq.n	8003a3c <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8003a36:	69bb      	ldr	r3, [r7, #24]
 8003a38:	2b08      	cmp	r3, #8
 8003a3a:	d10b      	bne.n	8003a54 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a3c:	4bb9      	ldr	r3, [pc, #740]	@ (8003d24 <HAL_RCC_OscConfig+0x32c>)
 8003a3e:	681a      	ldr	r2, [r3, #0]
 8003a40:	2380      	movs	r3, #128	@ 0x80
 8003a42:	029b      	lsls	r3, r3, #10
 8003a44:	4013      	ands	r3, r2
 8003a46:	d062      	beq.n	8003b0e <HAL_RCC_OscConfig+0x116>
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d15e      	bne.n	8003b0e <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8003a50:	2301      	movs	r3, #1
 8003a52:	e2ce      	b.n	8003ff2 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	685a      	ldr	r2, [r3, #4]
 8003a58:	2380      	movs	r3, #128	@ 0x80
 8003a5a:	025b      	lsls	r3, r3, #9
 8003a5c:	429a      	cmp	r2, r3
 8003a5e:	d107      	bne.n	8003a70 <HAL_RCC_OscConfig+0x78>
 8003a60:	4bb0      	ldr	r3, [pc, #704]	@ (8003d24 <HAL_RCC_OscConfig+0x32c>)
 8003a62:	681a      	ldr	r2, [r3, #0]
 8003a64:	4baf      	ldr	r3, [pc, #700]	@ (8003d24 <HAL_RCC_OscConfig+0x32c>)
 8003a66:	2180      	movs	r1, #128	@ 0x80
 8003a68:	0249      	lsls	r1, r1, #9
 8003a6a:	430a      	orrs	r2, r1
 8003a6c:	601a      	str	r2, [r3, #0]
 8003a6e:	e020      	b.n	8003ab2 <HAL_RCC_OscConfig+0xba>
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	685a      	ldr	r2, [r3, #4]
 8003a74:	23a0      	movs	r3, #160	@ 0xa0
 8003a76:	02db      	lsls	r3, r3, #11
 8003a78:	429a      	cmp	r2, r3
 8003a7a:	d10e      	bne.n	8003a9a <HAL_RCC_OscConfig+0xa2>
 8003a7c:	4ba9      	ldr	r3, [pc, #676]	@ (8003d24 <HAL_RCC_OscConfig+0x32c>)
 8003a7e:	681a      	ldr	r2, [r3, #0]
 8003a80:	4ba8      	ldr	r3, [pc, #672]	@ (8003d24 <HAL_RCC_OscConfig+0x32c>)
 8003a82:	2180      	movs	r1, #128	@ 0x80
 8003a84:	02c9      	lsls	r1, r1, #11
 8003a86:	430a      	orrs	r2, r1
 8003a88:	601a      	str	r2, [r3, #0]
 8003a8a:	4ba6      	ldr	r3, [pc, #664]	@ (8003d24 <HAL_RCC_OscConfig+0x32c>)
 8003a8c:	681a      	ldr	r2, [r3, #0]
 8003a8e:	4ba5      	ldr	r3, [pc, #660]	@ (8003d24 <HAL_RCC_OscConfig+0x32c>)
 8003a90:	2180      	movs	r1, #128	@ 0x80
 8003a92:	0249      	lsls	r1, r1, #9
 8003a94:	430a      	orrs	r2, r1
 8003a96:	601a      	str	r2, [r3, #0]
 8003a98:	e00b      	b.n	8003ab2 <HAL_RCC_OscConfig+0xba>
 8003a9a:	4ba2      	ldr	r3, [pc, #648]	@ (8003d24 <HAL_RCC_OscConfig+0x32c>)
 8003a9c:	681a      	ldr	r2, [r3, #0]
 8003a9e:	4ba1      	ldr	r3, [pc, #644]	@ (8003d24 <HAL_RCC_OscConfig+0x32c>)
 8003aa0:	49a1      	ldr	r1, [pc, #644]	@ (8003d28 <HAL_RCC_OscConfig+0x330>)
 8003aa2:	400a      	ands	r2, r1
 8003aa4:	601a      	str	r2, [r3, #0]
 8003aa6:	4b9f      	ldr	r3, [pc, #636]	@ (8003d24 <HAL_RCC_OscConfig+0x32c>)
 8003aa8:	681a      	ldr	r2, [r3, #0]
 8003aaa:	4b9e      	ldr	r3, [pc, #632]	@ (8003d24 <HAL_RCC_OscConfig+0x32c>)
 8003aac:	499f      	ldr	r1, [pc, #636]	@ (8003d2c <HAL_RCC_OscConfig+0x334>)
 8003aae:	400a      	ands	r2, r1
 8003ab0:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	685b      	ldr	r3, [r3, #4]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d014      	beq.n	8003ae4 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003aba:	f7fd feb1 	bl	8001820 <HAL_GetTick>
 8003abe:	0003      	movs	r3, r0
 8003ac0:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003ac2:	e008      	b.n	8003ad6 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ac4:	f7fd feac 	bl	8001820 <HAL_GetTick>
 8003ac8:	0002      	movs	r2, r0
 8003aca:	693b      	ldr	r3, [r7, #16]
 8003acc:	1ad3      	subs	r3, r2, r3
 8003ace:	2b64      	cmp	r3, #100	@ 0x64
 8003ad0:	d901      	bls.n	8003ad6 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8003ad2:	2303      	movs	r3, #3
 8003ad4:	e28d      	b.n	8003ff2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003ad6:	4b93      	ldr	r3, [pc, #588]	@ (8003d24 <HAL_RCC_OscConfig+0x32c>)
 8003ad8:	681a      	ldr	r2, [r3, #0]
 8003ada:	2380      	movs	r3, #128	@ 0x80
 8003adc:	029b      	lsls	r3, r3, #10
 8003ade:	4013      	ands	r3, r2
 8003ae0:	d0f0      	beq.n	8003ac4 <HAL_RCC_OscConfig+0xcc>
 8003ae2:	e015      	b.n	8003b10 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ae4:	f7fd fe9c 	bl	8001820 <HAL_GetTick>
 8003ae8:	0003      	movs	r3, r0
 8003aea:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003aec:	e008      	b.n	8003b00 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003aee:	f7fd fe97 	bl	8001820 <HAL_GetTick>
 8003af2:	0002      	movs	r2, r0
 8003af4:	693b      	ldr	r3, [r7, #16]
 8003af6:	1ad3      	subs	r3, r2, r3
 8003af8:	2b64      	cmp	r3, #100	@ 0x64
 8003afa:	d901      	bls.n	8003b00 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8003afc:	2303      	movs	r3, #3
 8003afe:	e278      	b.n	8003ff2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003b00:	4b88      	ldr	r3, [pc, #544]	@ (8003d24 <HAL_RCC_OscConfig+0x32c>)
 8003b02:	681a      	ldr	r2, [r3, #0]
 8003b04:	2380      	movs	r3, #128	@ 0x80
 8003b06:	029b      	lsls	r3, r3, #10
 8003b08:	4013      	ands	r3, r2
 8003b0a:	d1f0      	bne.n	8003aee <HAL_RCC_OscConfig+0xf6>
 8003b0c:	e000      	b.n	8003b10 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b0e:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	2202      	movs	r2, #2
 8003b16:	4013      	ands	r3, r2
 8003b18:	d100      	bne.n	8003b1c <HAL_RCC_OscConfig+0x124>
 8003b1a:	e099      	b.n	8003c50 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003b1c:	4b81      	ldr	r3, [pc, #516]	@ (8003d24 <HAL_RCC_OscConfig+0x32c>)
 8003b1e:	689b      	ldr	r3, [r3, #8]
 8003b20:	2238      	movs	r2, #56	@ 0x38
 8003b22:	4013      	ands	r3, r2
 8003b24:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003b26:	4b7f      	ldr	r3, [pc, #508]	@ (8003d24 <HAL_RCC_OscConfig+0x32c>)
 8003b28:	68db      	ldr	r3, [r3, #12]
 8003b2a:	2203      	movs	r2, #3
 8003b2c:	4013      	ands	r3, r2
 8003b2e:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8003b30:	69bb      	ldr	r3, [r7, #24]
 8003b32:	2b10      	cmp	r3, #16
 8003b34:	d102      	bne.n	8003b3c <HAL_RCC_OscConfig+0x144>
 8003b36:	697b      	ldr	r3, [r7, #20]
 8003b38:	2b02      	cmp	r3, #2
 8003b3a:	d002      	beq.n	8003b42 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8003b3c:	69bb      	ldr	r3, [r7, #24]
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d135      	bne.n	8003bae <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003b42:	4b78      	ldr	r3, [pc, #480]	@ (8003d24 <HAL_RCC_OscConfig+0x32c>)
 8003b44:	681a      	ldr	r2, [r3, #0]
 8003b46:	2380      	movs	r3, #128	@ 0x80
 8003b48:	00db      	lsls	r3, r3, #3
 8003b4a:	4013      	ands	r3, r2
 8003b4c:	d005      	beq.n	8003b5a <HAL_RCC_OscConfig+0x162>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	68db      	ldr	r3, [r3, #12]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d101      	bne.n	8003b5a <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8003b56:	2301      	movs	r3, #1
 8003b58:	e24b      	b.n	8003ff2 <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b5a:	4b72      	ldr	r3, [pc, #456]	@ (8003d24 <HAL_RCC_OscConfig+0x32c>)
 8003b5c:	685b      	ldr	r3, [r3, #4]
 8003b5e:	4a74      	ldr	r2, [pc, #464]	@ (8003d30 <HAL_RCC_OscConfig+0x338>)
 8003b60:	4013      	ands	r3, r2
 8003b62:	0019      	movs	r1, r3
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	695b      	ldr	r3, [r3, #20]
 8003b68:	021a      	lsls	r2, r3, #8
 8003b6a:	4b6e      	ldr	r3, [pc, #440]	@ (8003d24 <HAL_RCC_OscConfig+0x32c>)
 8003b6c:	430a      	orrs	r2, r1
 8003b6e:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003b70:	69bb      	ldr	r3, [r7, #24]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d112      	bne.n	8003b9c <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003b76:	4b6b      	ldr	r3, [pc, #428]	@ (8003d24 <HAL_RCC_OscConfig+0x32c>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4a6e      	ldr	r2, [pc, #440]	@ (8003d34 <HAL_RCC_OscConfig+0x33c>)
 8003b7c:	4013      	ands	r3, r2
 8003b7e:	0019      	movs	r1, r3
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	691a      	ldr	r2, [r3, #16]
 8003b84:	4b67      	ldr	r3, [pc, #412]	@ (8003d24 <HAL_RCC_OscConfig+0x32c>)
 8003b86:	430a      	orrs	r2, r1
 8003b88:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8003b8a:	4b66      	ldr	r3, [pc, #408]	@ (8003d24 <HAL_RCC_OscConfig+0x32c>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	0adb      	lsrs	r3, r3, #11
 8003b90:	2207      	movs	r2, #7
 8003b92:	4013      	ands	r3, r2
 8003b94:	4a68      	ldr	r2, [pc, #416]	@ (8003d38 <HAL_RCC_OscConfig+0x340>)
 8003b96:	40da      	lsrs	r2, r3
 8003b98:	4b68      	ldr	r3, [pc, #416]	@ (8003d3c <HAL_RCC_OscConfig+0x344>)
 8003b9a:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003b9c:	4b68      	ldr	r3, [pc, #416]	@ (8003d40 <HAL_RCC_OscConfig+0x348>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	0018      	movs	r0, r3
 8003ba2:	f7fd fde1 	bl	8001768 <HAL_InitTick>
 8003ba6:	1e03      	subs	r3, r0, #0
 8003ba8:	d051      	beq.n	8003c4e <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8003baa:	2301      	movs	r3, #1
 8003bac:	e221      	b.n	8003ff2 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	68db      	ldr	r3, [r3, #12]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d030      	beq.n	8003c18 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003bb6:	4b5b      	ldr	r3, [pc, #364]	@ (8003d24 <HAL_RCC_OscConfig+0x32c>)
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	4a5e      	ldr	r2, [pc, #376]	@ (8003d34 <HAL_RCC_OscConfig+0x33c>)
 8003bbc:	4013      	ands	r3, r2
 8003bbe:	0019      	movs	r1, r3
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	691a      	ldr	r2, [r3, #16]
 8003bc4:	4b57      	ldr	r3, [pc, #348]	@ (8003d24 <HAL_RCC_OscConfig+0x32c>)
 8003bc6:	430a      	orrs	r2, r1
 8003bc8:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8003bca:	4b56      	ldr	r3, [pc, #344]	@ (8003d24 <HAL_RCC_OscConfig+0x32c>)
 8003bcc:	681a      	ldr	r2, [r3, #0]
 8003bce:	4b55      	ldr	r3, [pc, #340]	@ (8003d24 <HAL_RCC_OscConfig+0x32c>)
 8003bd0:	2180      	movs	r1, #128	@ 0x80
 8003bd2:	0049      	lsls	r1, r1, #1
 8003bd4:	430a      	orrs	r2, r1
 8003bd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bd8:	f7fd fe22 	bl	8001820 <HAL_GetTick>
 8003bdc:	0003      	movs	r3, r0
 8003bde:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003be0:	e008      	b.n	8003bf4 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003be2:	f7fd fe1d 	bl	8001820 <HAL_GetTick>
 8003be6:	0002      	movs	r2, r0
 8003be8:	693b      	ldr	r3, [r7, #16]
 8003bea:	1ad3      	subs	r3, r2, r3
 8003bec:	2b02      	cmp	r3, #2
 8003bee:	d901      	bls.n	8003bf4 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8003bf0:	2303      	movs	r3, #3
 8003bf2:	e1fe      	b.n	8003ff2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003bf4:	4b4b      	ldr	r3, [pc, #300]	@ (8003d24 <HAL_RCC_OscConfig+0x32c>)
 8003bf6:	681a      	ldr	r2, [r3, #0]
 8003bf8:	2380      	movs	r3, #128	@ 0x80
 8003bfa:	00db      	lsls	r3, r3, #3
 8003bfc:	4013      	ands	r3, r2
 8003bfe:	d0f0      	beq.n	8003be2 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c00:	4b48      	ldr	r3, [pc, #288]	@ (8003d24 <HAL_RCC_OscConfig+0x32c>)
 8003c02:	685b      	ldr	r3, [r3, #4]
 8003c04:	4a4a      	ldr	r2, [pc, #296]	@ (8003d30 <HAL_RCC_OscConfig+0x338>)
 8003c06:	4013      	ands	r3, r2
 8003c08:	0019      	movs	r1, r3
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	695b      	ldr	r3, [r3, #20]
 8003c0e:	021a      	lsls	r2, r3, #8
 8003c10:	4b44      	ldr	r3, [pc, #272]	@ (8003d24 <HAL_RCC_OscConfig+0x32c>)
 8003c12:	430a      	orrs	r2, r1
 8003c14:	605a      	str	r2, [r3, #4]
 8003c16:	e01b      	b.n	8003c50 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8003c18:	4b42      	ldr	r3, [pc, #264]	@ (8003d24 <HAL_RCC_OscConfig+0x32c>)
 8003c1a:	681a      	ldr	r2, [r3, #0]
 8003c1c:	4b41      	ldr	r3, [pc, #260]	@ (8003d24 <HAL_RCC_OscConfig+0x32c>)
 8003c1e:	4949      	ldr	r1, [pc, #292]	@ (8003d44 <HAL_RCC_OscConfig+0x34c>)
 8003c20:	400a      	ands	r2, r1
 8003c22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c24:	f7fd fdfc 	bl	8001820 <HAL_GetTick>
 8003c28:	0003      	movs	r3, r0
 8003c2a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003c2c:	e008      	b.n	8003c40 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c2e:	f7fd fdf7 	bl	8001820 <HAL_GetTick>
 8003c32:	0002      	movs	r2, r0
 8003c34:	693b      	ldr	r3, [r7, #16]
 8003c36:	1ad3      	subs	r3, r2, r3
 8003c38:	2b02      	cmp	r3, #2
 8003c3a:	d901      	bls.n	8003c40 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8003c3c:	2303      	movs	r3, #3
 8003c3e:	e1d8      	b.n	8003ff2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003c40:	4b38      	ldr	r3, [pc, #224]	@ (8003d24 <HAL_RCC_OscConfig+0x32c>)
 8003c42:	681a      	ldr	r2, [r3, #0]
 8003c44:	2380      	movs	r3, #128	@ 0x80
 8003c46:	00db      	lsls	r3, r3, #3
 8003c48:	4013      	ands	r3, r2
 8003c4a:	d1f0      	bne.n	8003c2e <HAL_RCC_OscConfig+0x236>
 8003c4c:	e000      	b.n	8003c50 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003c4e:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	2208      	movs	r2, #8
 8003c56:	4013      	ands	r3, r2
 8003c58:	d047      	beq.n	8003cea <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003c5a:	4b32      	ldr	r3, [pc, #200]	@ (8003d24 <HAL_RCC_OscConfig+0x32c>)
 8003c5c:	689b      	ldr	r3, [r3, #8]
 8003c5e:	2238      	movs	r2, #56	@ 0x38
 8003c60:	4013      	ands	r3, r2
 8003c62:	2b18      	cmp	r3, #24
 8003c64:	d10a      	bne.n	8003c7c <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8003c66:	4b2f      	ldr	r3, [pc, #188]	@ (8003d24 <HAL_RCC_OscConfig+0x32c>)
 8003c68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c6a:	2202      	movs	r2, #2
 8003c6c:	4013      	ands	r3, r2
 8003c6e:	d03c      	beq.n	8003cea <HAL_RCC_OscConfig+0x2f2>
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	699b      	ldr	r3, [r3, #24]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d138      	bne.n	8003cea <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8003c78:	2301      	movs	r3, #1
 8003c7a:	e1ba      	b.n	8003ff2 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	699b      	ldr	r3, [r3, #24]
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d019      	beq.n	8003cb8 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8003c84:	4b27      	ldr	r3, [pc, #156]	@ (8003d24 <HAL_RCC_OscConfig+0x32c>)
 8003c86:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003c88:	4b26      	ldr	r3, [pc, #152]	@ (8003d24 <HAL_RCC_OscConfig+0x32c>)
 8003c8a:	2101      	movs	r1, #1
 8003c8c:	430a      	orrs	r2, r1
 8003c8e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c90:	f7fd fdc6 	bl	8001820 <HAL_GetTick>
 8003c94:	0003      	movs	r3, r0
 8003c96:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003c98:	e008      	b.n	8003cac <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c9a:	f7fd fdc1 	bl	8001820 <HAL_GetTick>
 8003c9e:	0002      	movs	r2, r0
 8003ca0:	693b      	ldr	r3, [r7, #16]
 8003ca2:	1ad3      	subs	r3, r2, r3
 8003ca4:	2b02      	cmp	r3, #2
 8003ca6:	d901      	bls.n	8003cac <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8003ca8:	2303      	movs	r3, #3
 8003caa:	e1a2      	b.n	8003ff2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003cac:	4b1d      	ldr	r3, [pc, #116]	@ (8003d24 <HAL_RCC_OscConfig+0x32c>)
 8003cae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003cb0:	2202      	movs	r2, #2
 8003cb2:	4013      	ands	r3, r2
 8003cb4:	d0f1      	beq.n	8003c9a <HAL_RCC_OscConfig+0x2a2>
 8003cb6:	e018      	b.n	8003cea <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8003cb8:	4b1a      	ldr	r3, [pc, #104]	@ (8003d24 <HAL_RCC_OscConfig+0x32c>)
 8003cba:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003cbc:	4b19      	ldr	r3, [pc, #100]	@ (8003d24 <HAL_RCC_OscConfig+0x32c>)
 8003cbe:	2101      	movs	r1, #1
 8003cc0:	438a      	bics	r2, r1
 8003cc2:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cc4:	f7fd fdac 	bl	8001820 <HAL_GetTick>
 8003cc8:	0003      	movs	r3, r0
 8003cca:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003ccc:	e008      	b.n	8003ce0 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003cce:	f7fd fda7 	bl	8001820 <HAL_GetTick>
 8003cd2:	0002      	movs	r2, r0
 8003cd4:	693b      	ldr	r3, [r7, #16]
 8003cd6:	1ad3      	subs	r3, r2, r3
 8003cd8:	2b02      	cmp	r3, #2
 8003cda:	d901      	bls.n	8003ce0 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8003cdc:	2303      	movs	r3, #3
 8003cde:	e188      	b.n	8003ff2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003ce0:	4b10      	ldr	r3, [pc, #64]	@ (8003d24 <HAL_RCC_OscConfig+0x32c>)
 8003ce2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ce4:	2202      	movs	r2, #2
 8003ce6:	4013      	ands	r3, r2
 8003ce8:	d1f1      	bne.n	8003cce <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	2204      	movs	r2, #4
 8003cf0:	4013      	ands	r3, r2
 8003cf2:	d100      	bne.n	8003cf6 <HAL_RCC_OscConfig+0x2fe>
 8003cf4:	e0c6      	b.n	8003e84 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003cf6:	231f      	movs	r3, #31
 8003cf8:	18fb      	adds	r3, r7, r3
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003cfe:	4b09      	ldr	r3, [pc, #36]	@ (8003d24 <HAL_RCC_OscConfig+0x32c>)
 8003d00:	689b      	ldr	r3, [r3, #8]
 8003d02:	2238      	movs	r2, #56	@ 0x38
 8003d04:	4013      	ands	r3, r2
 8003d06:	2b20      	cmp	r3, #32
 8003d08:	d11e      	bne.n	8003d48 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8003d0a:	4b06      	ldr	r3, [pc, #24]	@ (8003d24 <HAL_RCC_OscConfig+0x32c>)
 8003d0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d0e:	2202      	movs	r2, #2
 8003d10:	4013      	ands	r3, r2
 8003d12:	d100      	bne.n	8003d16 <HAL_RCC_OscConfig+0x31e>
 8003d14:	e0b6      	b.n	8003e84 <HAL_RCC_OscConfig+0x48c>
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	689b      	ldr	r3, [r3, #8]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d000      	beq.n	8003d20 <HAL_RCC_OscConfig+0x328>
 8003d1e:	e0b1      	b.n	8003e84 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8003d20:	2301      	movs	r3, #1
 8003d22:	e166      	b.n	8003ff2 <HAL_RCC_OscConfig+0x5fa>
 8003d24:	40021000 	.word	0x40021000
 8003d28:	fffeffff 	.word	0xfffeffff
 8003d2c:	fffbffff 	.word	0xfffbffff
 8003d30:	ffff80ff 	.word	0xffff80ff
 8003d34:	ffffc7ff 	.word	0xffffc7ff
 8003d38:	00f42400 	.word	0x00f42400
 8003d3c:	20000000 	.word	0x20000000
 8003d40:	20000004 	.word	0x20000004
 8003d44:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003d48:	4bac      	ldr	r3, [pc, #688]	@ (8003ffc <HAL_RCC_OscConfig+0x604>)
 8003d4a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003d4c:	2380      	movs	r3, #128	@ 0x80
 8003d4e:	055b      	lsls	r3, r3, #21
 8003d50:	4013      	ands	r3, r2
 8003d52:	d101      	bne.n	8003d58 <HAL_RCC_OscConfig+0x360>
 8003d54:	2301      	movs	r3, #1
 8003d56:	e000      	b.n	8003d5a <HAL_RCC_OscConfig+0x362>
 8003d58:	2300      	movs	r3, #0
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d011      	beq.n	8003d82 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8003d5e:	4ba7      	ldr	r3, [pc, #668]	@ (8003ffc <HAL_RCC_OscConfig+0x604>)
 8003d60:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003d62:	4ba6      	ldr	r3, [pc, #664]	@ (8003ffc <HAL_RCC_OscConfig+0x604>)
 8003d64:	2180      	movs	r1, #128	@ 0x80
 8003d66:	0549      	lsls	r1, r1, #21
 8003d68:	430a      	orrs	r2, r1
 8003d6a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003d6c:	4ba3      	ldr	r3, [pc, #652]	@ (8003ffc <HAL_RCC_OscConfig+0x604>)
 8003d6e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003d70:	2380      	movs	r3, #128	@ 0x80
 8003d72:	055b      	lsls	r3, r3, #21
 8003d74:	4013      	ands	r3, r2
 8003d76:	60fb      	str	r3, [r7, #12]
 8003d78:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8003d7a:	231f      	movs	r3, #31
 8003d7c:	18fb      	adds	r3, r7, r3
 8003d7e:	2201      	movs	r2, #1
 8003d80:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003d82:	4b9f      	ldr	r3, [pc, #636]	@ (8004000 <HAL_RCC_OscConfig+0x608>)
 8003d84:	681a      	ldr	r2, [r3, #0]
 8003d86:	2380      	movs	r3, #128	@ 0x80
 8003d88:	005b      	lsls	r3, r3, #1
 8003d8a:	4013      	ands	r3, r2
 8003d8c:	d11a      	bne.n	8003dc4 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003d8e:	4b9c      	ldr	r3, [pc, #624]	@ (8004000 <HAL_RCC_OscConfig+0x608>)
 8003d90:	681a      	ldr	r2, [r3, #0]
 8003d92:	4b9b      	ldr	r3, [pc, #620]	@ (8004000 <HAL_RCC_OscConfig+0x608>)
 8003d94:	2180      	movs	r1, #128	@ 0x80
 8003d96:	0049      	lsls	r1, r1, #1
 8003d98:	430a      	orrs	r2, r1
 8003d9a:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8003d9c:	f7fd fd40 	bl	8001820 <HAL_GetTick>
 8003da0:	0003      	movs	r3, r0
 8003da2:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003da4:	e008      	b.n	8003db8 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003da6:	f7fd fd3b 	bl	8001820 <HAL_GetTick>
 8003daa:	0002      	movs	r2, r0
 8003dac:	693b      	ldr	r3, [r7, #16]
 8003dae:	1ad3      	subs	r3, r2, r3
 8003db0:	2b02      	cmp	r3, #2
 8003db2:	d901      	bls.n	8003db8 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8003db4:	2303      	movs	r3, #3
 8003db6:	e11c      	b.n	8003ff2 <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003db8:	4b91      	ldr	r3, [pc, #580]	@ (8004000 <HAL_RCC_OscConfig+0x608>)
 8003dba:	681a      	ldr	r2, [r3, #0]
 8003dbc:	2380      	movs	r3, #128	@ 0x80
 8003dbe:	005b      	lsls	r3, r3, #1
 8003dc0:	4013      	ands	r3, r2
 8003dc2:	d0f0      	beq.n	8003da6 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	689b      	ldr	r3, [r3, #8]
 8003dc8:	2b01      	cmp	r3, #1
 8003dca:	d106      	bne.n	8003dda <HAL_RCC_OscConfig+0x3e2>
 8003dcc:	4b8b      	ldr	r3, [pc, #556]	@ (8003ffc <HAL_RCC_OscConfig+0x604>)
 8003dce:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003dd0:	4b8a      	ldr	r3, [pc, #552]	@ (8003ffc <HAL_RCC_OscConfig+0x604>)
 8003dd2:	2101      	movs	r1, #1
 8003dd4:	430a      	orrs	r2, r1
 8003dd6:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003dd8:	e01c      	b.n	8003e14 <HAL_RCC_OscConfig+0x41c>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	689b      	ldr	r3, [r3, #8]
 8003dde:	2b05      	cmp	r3, #5
 8003de0:	d10c      	bne.n	8003dfc <HAL_RCC_OscConfig+0x404>
 8003de2:	4b86      	ldr	r3, [pc, #536]	@ (8003ffc <HAL_RCC_OscConfig+0x604>)
 8003de4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003de6:	4b85      	ldr	r3, [pc, #532]	@ (8003ffc <HAL_RCC_OscConfig+0x604>)
 8003de8:	2104      	movs	r1, #4
 8003dea:	430a      	orrs	r2, r1
 8003dec:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003dee:	4b83      	ldr	r3, [pc, #524]	@ (8003ffc <HAL_RCC_OscConfig+0x604>)
 8003df0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003df2:	4b82      	ldr	r3, [pc, #520]	@ (8003ffc <HAL_RCC_OscConfig+0x604>)
 8003df4:	2101      	movs	r1, #1
 8003df6:	430a      	orrs	r2, r1
 8003df8:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003dfa:	e00b      	b.n	8003e14 <HAL_RCC_OscConfig+0x41c>
 8003dfc:	4b7f      	ldr	r3, [pc, #508]	@ (8003ffc <HAL_RCC_OscConfig+0x604>)
 8003dfe:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003e00:	4b7e      	ldr	r3, [pc, #504]	@ (8003ffc <HAL_RCC_OscConfig+0x604>)
 8003e02:	2101      	movs	r1, #1
 8003e04:	438a      	bics	r2, r1
 8003e06:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003e08:	4b7c      	ldr	r3, [pc, #496]	@ (8003ffc <HAL_RCC_OscConfig+0x604>)
 8003e0a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003e0c:	4b7b      	ldr	r3, [pc, #492]	@ (8003ffc <HAL_RCC_OscConfig+0x604>)
 8003e0e:	2104      	movs	r1, #4
 8003e10:	438a      	bics	r2, r1
 8003e12:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	689b      	ldr	r3, [r3, #8]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d014      	beq.n	8003e46 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e1c:	f7fd fd00 	bl	8001820 <HAL_GetTick>
 8003e20:	0003      	movs	r3, r0
 8003e22:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e24:	e009      	b.n	8003e3a <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e26:	f7fd fcfb 	bl	8001820 <HAL_GetTick>
 8003e2a:	0002      	movs	r2, r0
 8003e2c:	693b      	ldr	r3, [r7, #16]
 8003e2e:	1ad3      	subs	r3, r2, r3
 8003e30:	4a74      	ldr	r2, [pc, #464]	@ (8004004 <HAL_RCC_OscConfig+0x60c>)
 8003e32:	4293      	cmp	r3, r2
 8003e34:	d901      	bls.n	8003e3a <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8003e36:	2303      	movs	r3, #3
 8003e38:	e0db      	b.n	8003ff2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e3a:	4b70      	ldr	r3, [pc, #448]	@ (8003ffc <HAL_RCC_OscConfig+0x604>)
 8003e3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e3e:	2202      	movs	r2, #2
 8003e40:	4013      	ands	r3, r2
 8003e42:	d0f0      	beq.n	8003e26 <HAL_RCC_OscConfig+0x42e>
 8003e44:	e013      	b.n	8003e6e <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e46:	f7fd fceb 	bl	8001820 <HAL_GetTick>
 8003e4a:	0003      	movs	r3, r0
 8003e4c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003e4e:	e009      	b.n	8003e64 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e50:	f7fd fce6 	bl	8001820 <HAL_GetTick>
 8003e54:	0002      	movs	r2, r0
 8003e56:	693b      	ldr	r3, [r7, #16]
 8003e58:	1ad3      	subs	r3, r2, r3
 8003e5a:	4a6a      	ldr	r2, [pc, #424]	@ (8004004 <HAL_RCC_OscConfig+0x60c>)
 8003e5c:	4293      	cmp	r3, r2
 8003e5e:	d901      	bls.n	8003e64 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8003e60:	2303      	movs	r3, #3
 8003e62:	e0c6      	b.n	8003ff2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003e64:	4b65      	ldr	r3, [pc, #404]	@ (8003ffc <HAL_RCC_OscConfig+0x604>)
 8003e66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e68:	2202      	movs	r2, #2
 8003e6a:	4013      	ands	r3, r2
 8003e6c:	d1f0      	bne.n	8003e50 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8003e6e:	231f      	movs	r3, #31
 8003e70:	18fb      	adds	r3, r7, r3
 8003e72:	781b      	ldrb	r3, [r3, #0]
 8003e74:	2b01      	cmp	r3, #1
 8003e76:	d105      	bne.n	8003e84 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8003e78:	4b60      	ldr	r3, [pc, #384]	@ (8003ffc <HAL_RCC_OscConfig+0x604>)
 8003e7a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003e7c:	4b5f      	ldr	r3, [pc, #380]	@ (8003ffc <HAL_RCC_OscConfig+0x604>)
 8003e7e:	4962      	ldr	r1, [pc, #392]	@ (8004008 <HAL_RCC_OscConfig+0x610>)
 8003e80:	400a      	ands	r2, r1
 8003e82:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	69db      	ldr	r3, [r3, #28]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d100      	bne.n	8003e8e <HAL_RCC_OscConfig+0x496>
 8003e8c:	e0b0      	b.n	8003ff0 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003e8e:	4b5b      	ldr	r3, [pc, #364]	@ (8003ffc <HAL_RCC_OscConfig+0x604>)
 8003e90:	689b      	ldr	r3, [r3, #8]
 8003e92:	2238      	movs	r2, #56	@ 0x38
 8003e94:	4013      	ands	r3, r2
 8003e96:	2b10      	cmp	r3, #16
 8003e98:	d100      	bne.n	8003e9c <HAL_RCC_OscConfig+0x4a4>
 8003e9a:	e078      	b.n	8003f8e <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	69db      	ldr	r3, [r3, #28]
 8003ea0:	2b02      	cmp	r3, #2
 8003ea2:	d153      	bne.n	8003f4c <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ea4:	4b55      	ldr	r3, [pc, #340]	@ (8003ffc <HAL_RCC_OscConfig+0x604>)
 8003ea6:	681a      	ldr	r2, [r3, #0]
 8003ea8:	4b54      	ldr	r3, [pc, #336]	@ (8003ffc <HAL_RCC_OscConfig+0x604>)
 8003eaa:	4958      	ldr	r1, [pc, #352]	@ (800400c <HAL_RCC_OscConfig+0x614>)
 8003eac:	400a      	ands	r2, r1
 8003eae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003eb0:	f7fd fcb6 	bl	8001820 <HAL_GetTick>
 8003eb4:	0003      	movs	r3, r0
 8003eb6:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003eb8:	e008      	b.n	8003ecc <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003eba:	f7fd fcb1 	bl	8001820 <HAL_GetTick>
 8003ebe:	0002      	movs	r2, r0
 8003ec0:	693b      	ldr	r3, [r7, #16]
 8003ec2:	1ad3      	subs	r3, r2, r3
 8003ec4:	2b02      	cmp	r3, #2
 8003ec6:	d901      	bls.n	8003ecc <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8003ec8:	2303      	movs	r3, #3
 8003eca:	e092      	b.n	8003ff2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ecc:	4b4b      	ldr	r3, [pc, #300]	@ (8003ffc <HAL_RCC_OscConfig+0x604>)
 8003ece:	681a      	ldr	r2, [r3, #0]
 8003ed0:	2380      	movs	r3, #128	@ 0x80
 8003ed2:	049b      	lsls	r3, r3, #18
 8003ed4:	4013      	ands	r3, r2
 8003ed6:	d1f0      	bne.n	8003eba <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003ed8:	4b48      	ldr	r3, [pc, #288]	@ (8003ffc <HAL_RCC_OscConfig+0x604>)
 8003eda:	68db      	ldr	r3, [r3, #12]
 8003edc:	4a4c      	ldr	r2, [pc, #304]	@ (8004010 <HAL_RCC_OscConfig+0x618>)
 8003ede:	4013      	ands	r3, r2
 8003ee0:	0019      	movs	r1, r3
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6a1a      	ldr	r2, [r3, #32]
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eea:	431a      	orrs	r2, r3
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ef0:	021b      	lsls	r3, r3, #8
 8003ef2:	431a      	orrs	r2, r3
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ef8:	431a      	orrs	r2, r3
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003efe:	431a      	orrs	r2, r3
 8003f00:	4b3e      	ldr	r3, [pc, #248]	@ (8003ffc <HAL_RCC_OscConfig+0x604>)
 8003f02:	430a      	orrs	r2, r1
 8003f04:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f06:	4b3d      	ldr	r3, [pc, #244]	@ (8003ffc <HAL_RCC_OscConfig+0x604>)
 8003f08:	681a      	ldr	r2, [r3, #0]
 8003f0a:	4b3c      	ldr	r3, [pc, #240]	@ (8003ffc <HAL_RCC_OscConfig+0x604>)
 8003f0c:	2180      	movs	r1, #128	@ 0x80
 8003f0e:	0449      	lsls	r1, r1, #17
 8003f10:	430a      	orrs	r2, r1
 8003f12:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8003f14:	4b39      	ldr	r3, [pc, #228]	@ (8003ffc <HAL_RCC_OscConfig+0x604>)
 8003f16:	68da      	ldr	r2, [r3, #12]
 8003f18:	4b38      	ldr	r3, [pc, #224]	@ (8003ffc <HAL_RCC_OscConfig+0x604>)
 8003f1a:	2180      	movs	r1, #128	@ 0x80
 8003f1c:	0549      	lsls	r1, r1, #21
 8003f1e:	430a      	orrs	r2, r1
 8003f20:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f22:	f7fd fc7d 	bl	8001820 <HAL_GetTick>
 8003f26:	0003      	movs	r3, r0
 8003f28:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f2a:	e008      	b.n	8003f3e <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f2c:	f7fd fc78 	bl	8001820 <HAL_GetTick>
 8003f30:	0002      	movs	r2, r0
 8003f32:	693b      	ldr	r3, [r7, #16]
 8003f34:	1ad3      	subs	r3, r2, r3
 8003f36:	2b02      	cmp	r3, #2
 8003f38:	d901      	bls.n	8003f3e <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8003f3a:	2303      	movs	r3, #3
 8003f3c:	e059      	b.n	8003ff2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f3e:	4b2f      	ldr	r3, [pc, #188]	@ (8003ffc <HAL_RCC_OscConfig+0x604>)
 8003f40:	681a      	ldr	r2, [r3, #0]
 8003f42:	2380      	movs	r3, #128	@ 0x80
 8003f44:	049b      	lsls	r3, r3, #18
 8003f46:	4013      	ands	r3, r2
 8003f48:	d0f0      	beq.n	8003f2c <HAL_RCC_OscConfig+0x534>
 8003f4a:	e051      	b.n	8003ff0 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f4c:	4b2b      	ldr	r3, [pc, #172]	@ (8003ffc <HAL_RCC_OscConfig+0x604>)
 8003f4e:	681a      	ldr	r2, [r3, #0]
 8003f50:	4b2a      	ldr	r3, [pc, #168]	@ (8003ffc <HAL_RCC_OscConfig+0x604>)
 8003f52:	492e      	ldr	r1, [pc, #184]	@ (800400c <HAL_RCC_OscConfig+0x614>)
 8003f54:	400a      	ands	r2, r1
 8003f56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f58:	f7fd fc62 	bl	8001820 <HAL_GetTick>
 8003f5c:	0003      	movs	r3, r0
 8003f5e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f60:	e008      	b.n	8003f74 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f62:	f7fd fc5d 	bl	8001820 <HAL_GetTick>
 8003f66:	0002      	movs	r2, r0
 8003f68:	693b      	ldr	r3, [r7, #16]
 8003f6a:	1ad3      	subs	r3, r2, r3
 8003f6c:	2b02      	cmp	r3, #2
 8003f6e:	d901      	bls.n	8003f74 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8003f70:	2303      	movs	r3, #3
 8003f72:	e03e      	b.n	8003ff2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f74:	4b21      	ldr	r3, [pc, #132]	@ (8003ffc <HAL_RCC_OscConfig+0x604>)
 8003f76:	681a      	ldr	r2, [r3, #0]
 8003f78:	2380      	movs	r3, #128	@ 0x80
 8003f7a:	049b      	lsls	r3, r3, #18
 8003f7c:	4013      	ands	r3, r2
 8003f7e:	d1f0      	bne.n	8003f62 <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8003f80:	4b1e      	ldr	r3, [pc, #120]	@ (8003ffc <HAL_RCC_OscConfig+0x604>)
 8003f82:	68da      	ldr	r2, [r3, #12]
 8003f84:	4b1d      	ldr	r3, [pc, #116]	@ (8003ffc <HAL_RCC_OscConfig+0x604>)
 8003f86:	4923      	ldr	r1, [pc, #140]	@ (8004014 <HAL_RCC_OscConfig+0x61c>)
 8003f88:	400a      	ands	r2, r1
 8003f8a:	60da      	str	r2, [r3, #12]
 8003f8c:	e030      	b.n	8003ff0 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	69db      	ldr	r3, [r3, #28]
 8003f92:	2b01      	cmp	r3, #1
 8003f94:	d101      	bne.n	8003f9a <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8003f96:	2301      	movs	r3, #1
 8003f98:	e02b      	b.n	8003ff2 <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8003f9a:	4b18      	ldr	r3, [pc, #96]	@ (8003ffc <HAL_RCC_OscConfig+0x604>)
 8003f9c:	68db      	ldr	r3, [r3, #12]
 8003f9e:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fa0:	697b      	ldr	r3, [r7, #20]
 8003fa2:	2203      	movs	r2, #3
 8003fa4:	401a      	ands	r2, r3
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6a1b      	ldr	r3, [r3, #32]
 8003faa:	429a      	cmp	r2, r3
 8003fac:	d11e      	bne.n	8003fec <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003fae:	697b      	ldr	r3, [r7, #20]
 8003fb0:	2270      	movs	r2, #112	@ 0x70
 8003fb2:	401a      	ands	r2, r3
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fb8:	429a      	cmp	r2, r3
 8003fba:	d117      	bne.n	8003fec <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003fbc:	697a      	ldr	r2, [r7, #20]
 8003fbe:	23fe      	movs	r3, #254	@ 0xfe
 8003fc0:	01db      	lsls	r3, r3, #7
 8003fc2:	401a      	ands	r2, r3
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fc8:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003fca:	429a      	cmp	r2, r3
 8003fcc:	d10e      	bne.n	8003fec <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003fce:	697a      	ldr	r2, [r7, #20]
 8003fd0:	23f8      	movs	r3, #248	@ 0xf8
 8003fd2:	039b      	lsls	r3, r3, #14
 8003fd4:	401a      	ands	r2, r3
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003fda:	429a      	cmp	r2, r3
 8003fdc:	d106      	bne.n	8003fec <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8003fde:	697b      	ldr	r3, [r7, #20]
 8003fe0:	0f5b      	lsrs	r3, r3, #29
 8003fe2:	075a      	lsls	r2, r3, #29
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003fe8:	429a      	cmp	r2, r3
 8003fea:	d001      	beq.n	8003ff0 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8003fec:	2301      	movs	r3, #1
 8003fee:	e000      	b.n	8003ff2 <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8003ff0:	2300      	movs	r3, #0
}
 8003ff2:	0018      	movs	r0, r3
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	b008      	add	sp, #32
 8003ff8:	bd80      	pop	{r7, pc}
 8003ffa:	46c0      	nop			@ (mov r8, r8)
 8003ffc:	40021000 	.word	0x40021000
 8004000:	40007000 	.word	0x40007000
 8004004:	00001388 	.word	0x00001388
 8004008:	efffffff 	.word	0xefffffff
 800400c:	feffffff 	.word	0xfeffffff
 8004010:	1fc1808c 	.word	0x1fc1808c
 8004014:	effefffc 	.word	0xeffefffc

08004018 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b084      	sub	sp, #16
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
 8004020:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	2b00      	cmp	r3, #0
 8004026:	d101      	bne.n	800402c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004028:	2301      	movs	r3, #1
 800402a:	e0e9      	b.n	8004200 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800402c:	4b76      	ldr	r3, [pc, #472]	@ (8004208 <HAL_RCC_ClockConfig+0x1f0>)
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	2207      	movs	r2, #7
 8004032:	4013      	ands	r3, r2
 8004034:	683a      	ldr	r2, [r7, #0]
 8004036:	429a      	cmp	r2, r3
 8004038:	d91e      	bls.n	8004078 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800403a:	4b73      	ldr	r3, [pc, #460]	@ (8004208 <HAL_RCC_ClockConfig+0x1f0>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	2207      	movs	r2, #7
 8004040:	4393      	bics	r3, r2
 8004042:	0019      	movs	r1, r3
 8004044:	4b70      	ldr	r3, [pc, #448]	@ (8004208 <HAL_RCC_ClockConfig+0x1f0>)
 8004046:	683a      	ldr	r2, [r7, #0]
 8004048:	430a      	orrs	r2, r1
 800404a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800404c:	f7fd fbe8 	bl	8001820 <HAL_GetTick>
 8004050:	0003      	movs	r3, r0
 8004052:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004054:	e009      	b.n	800406a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004056:	f7fd fbe3 	bl	8001820 <HAL_GetTick>
 800405a:	0002      	movs	r2, r0
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	1ad3      	subs	r3, r2, r3
 8004060:	4a6a      	ldr	r2, [pc, #424]	@ (800420c <HAL_RCC_ClockConfig+0x1f4>)
 8004062:	4293      	cmp	r3, r2
 8004064:	d901      	bls.n	800406a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8004066:	2303      	movs	r3, #3
 8004068:	e0ca      	b.n	8004200 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800406a:	4b67      	ldr	r3, [pc, #412]	@ (8004208 <HAL_RCC_ClockConfig+0x1f0>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	2207      	movs	r2, #7
 8004070:	4013      	ands	r3, r2
 8004072:	683a      	ldr	r2, [r7, #0]
 8004074:	429a      	cmp	r2, r3
 8004076:	d1ee      	bne.n	8004056 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	2202      	movs	r2, #2
 800407e:	4013      	ands	r3, r2
 8004080:	d015      	beq.n	80040ae <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	2204      	movs	r2, #4
 8004088:	4013      	ands	r3, r2
 800408a:	d006      	beq.n	800409a <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800408c:	4b60      	ldr	r3, [pc, #384]	@ (8004210 <HAL_RCC_ClockConfig+0x1f8>)
 800408e:	689a      	ldr	r2, [r3, #8]
 8004090:	4b5f      	ldr	r3, [pc, #380]	@ (8004210 <HAL_RCC_ClockConfig+0x1f8>)
 8004092:	21e0      	movs	r1, #224	@ 0xe0
 8004094:	01c9      	lsls	r1, r1, #7
 8004096:	430a      	orrs	r2, r1
 8004098:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800409a:	4b5d      	ldr	r3, [pc, #372]	@ (8004210 <HAL_RCC_ClockConfig+0x1f8>)
 800409c:	689b      	ldr	r3, [r3, #8]
 800409e:	4a5d      	ldr	r2, [pc, #372]	@ (8004214 <HAL_RCC_ClockConfig+0x1fc>)
 80040a0:	4013      	ands	r3, r2
 80040a2:	0019      	movs	r1, r3
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	689a      	ldr	r2, [r3, #8]
 80040a8:	4b59      	ldr	r3, [pc, #356]	@ (8004210 <HAL_RCC_ClockConfig+0x1f8>)
 80040aa:	430a      	orrs	r2, r1
 80040ac:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	2201      	movs	r2, #1
 80040b4:	4013      	ands	r3, r2
 80040b6:	d057      	beq.n	8004168 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	685b      	ldr	r3, [r3, #4]
 80040bc:	2b01      	cmp	r3, #1
 80040be:	d107      	bne.n	80040d0 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80040c0:	4b53      	ldr	r3, [pc, #332]	@ (8004210 <HAL_RCC_ClockConfig+0x1f8>)
 80040c2:	681a      	ldr	r2, [r3, #0]
 80040c4:	2380      	movs	r3, #128	@ 0x80
 80040c6:	029b      	lsls	r3, r3, #10
 80040c8:	4013      	ands	r3, r2
 80040ca:	d12b      	bne.n	8004124 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80040cc:	2301      	movs	r3, #1
 80040ce:	e097      	b.n	8004200 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	685b      	ldr	r3, [r3, #4]
 80040d4:	2b02      	cmp	r3, #2
 80040d6:	d107      	bne.n	80040e8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80040d8:	4b4d      	ldr	r3, [pc, #308]	@ (8004210 <HAL_RCC_ClockConfig+0x1f8>)
 80040da:	681a      	ldr	r2, [r3, #0]
 80040dc:	2380      	movs	r3, #128	@ 0x80
 80040de:	049b      	lsls	r3, r3, #18
 80040e0:	4013      	ands	r3, r2
 80040e2:	d11f      	bne.n	8004124 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80040e4:	2301      	movs	r3, #1
 80040e6:	e08b      	b.n	8004200 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	685b      	ldr	r3, [r3, #4]
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d107      	bne.n	8004100 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80040f0:	4b47      	ldr	r3, [pc, #284]	@ (8004210 <HAL_RCC_ClockConfig+0x1f8>)
 80040f2:	681a      	ldr	r2, [r3, #0]
 80040f4:	2380      	movs	r3, #128	@ 0x80
 80040f6:	00db      	lsls	r3, r3, #3
 80040f8:	4013      	ands	r3, r2
 80040fa:	d113      	bne.n	8004124 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80040fc:	2301      	movs	r3, #1
 80040fe:	e07f      	b.n	8004200 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	685b      	ldr	r3, [r3, #4]
 8004104:	2b03      	cmp	r3, #3
 8004106:	d106      	bne.n	8004116 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004108:	4b41      	ldr	r3, [pc, #260]	@ (8004210 <HAL_RCC_ClockConfig+0x1f8>)
 800410a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800410c:	2202      	movs	r2, #2
 800410e:	4013      	ands	r3, r2
 8004110:	d108      	bne.n	8004124 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004112:	2301      	movs	r3, #1
 8004114:	e074      	b.n	8004200 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004116:	4b3e      	ldr	r3, [pc, #248]	@ (8004210 <HAL_RCC_ClockConfig+0x1f8>)
 8004118:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800411a:	2202      	movs	r2, #2
 800411c:	4013      	ands	r3, r2
 800411e:	d101      	bne.n	8004124 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004120:	2301      	movs	r3, #1
 8004122:	e06d      	b.n	8004200 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004124:	4b3a      	ldr	r3, [pc, #232]	@ (8004210 <HAL_RCC_ClockConfig+0x1f8>)
 8004126:	689b      	ldr	r3, [r3, #8]
 8004128:	2207      	movs	r2, #7
 800412a:	4393      	bics	r3, r2
 800412c:	0019      	movs	r1, r3
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	685a      	ldr	r2, [r3, #4]
 8004132:	4b37      	ldr	r3, [pc, #220]	@ (8004210 <HAL_RCC_ClockConfig+0x1f8>)
 8004134:	430a      	orrs	r2, r1
 8004136:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004138:	f7fd fb72 	bl	8001820 <HAL_GetTick>
 800413c:	0003      	movs	r3, r0
 800413e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004140:	e009      	b.n	8004156 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004142:	f7fd fb6d 	bl	8001820 <HAL_GetTick>
 8004146:	0002      	movs	r2, r0
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	1ad3      	subs	r3, r2, r3
 800414c:	4a2f      	ldr	r2, [pc, #188]	@ (800420c <HAL_RCC_ClockConfig+0x1f4>)
 800414e:	4293      	cmp	r3, r2
 8004150:	d901      	bls.n	8004156 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8004152:	2303      	movs	r3, #3
 8004154:	e054      	b.n	8004200 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004156:	4b2e      	ldr	r3, [pc, #184]	@ (8004210 <HAL_RCC_ClockConfig+0x1f8>)
 8004158:	689b      	ldr	r3, [r3, #8]
 800415a:	2238      	movs	r2, #56	@ 0x38
 800415c:	401a      	ands	r2, r3
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	685b      	ldr	r3, [r3, #4]
 8004162:	00db      	lsls	r3, r3, #3
 8004164:	429a      	cmp	r2, r3
 8004166:	d1ec      	bne.n	8004142 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004168:	4b27      	ldr	r3, [pc, #156]	@ (8004208 <HAL_RCC_ClockConfig+0x1f0>)
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	2207      	movs	r2, #7
 800416e:	4013      	ands	r3, r2
 8004170:	683a      	ldr	r2, [r7, #0]
 8004172:	429a      	cmp	r2, r3
 8004174:	d21e      	bcs.n	80041b4 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004176:	4b24      	ldr	r3, [pc, #144]	@ (8004208 <HAL_RCC_ClockConfig+0x1f0>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	2207      	movs	r2, #7
 800417c:	4393      	bics	r3, r2
 800417e:	0019      	movs	r1, r3
 8004180:	4b21      	ldr	r3, [pc, #132]	@ (8004208 <HAL_RCC_ClockConfig+0x1f0>)
 8004182:	683a      	ldr	r2, [r7, #0]
 8004184:	430a      	orrs	r2, r1
 8004186:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004188:	f7fd fb4a 	bl	8001820 <HAL_GetTick>
 800418c:	0003      	movs	r3, r0
 800418e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004190:	e009      	b.n	80041a6 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004192:	f7fd fb45 	bl	8001820 <HAL_GetTick>
 8004196:	0002      	movs	r2, r0
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	1ad3      	subs	r3, r2, r3
 800419c:	4a1b      	ldr	r2, [pc, #108]	@ (800420c <HAL_RCC_ClockConfig+0x1f4>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d901      	bls.n	80041a6 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80041a2:	2303      	movs	r3, #3
 80041a4:	e02c      	b.n	8004200 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80041a6:	4b18      	ldr	r3, [pc, #96]	@ (8004208 <HAL_RCC_ClockConfig+0x1f0>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	2207      	movs	r2, #7
 80041ac:	4013      	ands	r3, r2
 80041ae:	683a      	ldr	r2, [r7, #0]
 80041b0:	429a      	cmp	r2, r3
 80041b2:	d1ee      	bne.n	8004192 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	2204      	movs	r2, #4
 80041ba:	4013      	ands	r3, r2
 80041bc:	d009      	beq.n	80041d2 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80041be:	4b14      	ldr	r3, [pc, #80]	@ (8004210 <HAL_RCC_ClockConfig+0x1f8>)
 80041c0:	689b      	ldr	r3, [r3, #8]
 80041c2:	4a15      	ldr	r2, [pc, #84]	@ (8004218 <HAL_RCC_ClockConfig+0x200>)
 80041c4:	4013      	ands	r3, r2
 80041c6:	0019      	movs	r1, r3
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	68da      	ldr	r2, [r3, #12]
 80041cc:	4b10      	ldr	r3, [pc, #64]	@ (8004210 <HAL_RCC_ClockConfig+0x1f8>)
 80041ce:	430a      	orrs	r2, r1
 80041d0:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80041d2:	f000 f829 	bl	8004228 <HAL_RCC_GetSysClockFreq>
 80041d6:	0001      	movs	r1, r0
 80041d8:	4b0d      	ldr	r3, [pc, #52]	@ (8004210 <HAL_RCC_ClockConfig+0x1f8>)
 80041da:	689b      	ldr	r3, [r3, #8]
 80041dc:	0a1b      	lsrs	r3, r3, #8
 80041de:	220f      	movs	r2, #15
 80041e0:	401a      	ands	r2, r3
 80041e2:	4b0e      	ldr	r3, [pc, #56]	@ (800421c <HAL_RCC_ClockConfig+0x204>)
 80041e4:	0092      	lsls	r2, r2, #2
 80041e6:	58d3      	ldr	r3, [r2, r3]
 80041e8:	221f      	movs	r2, #31
 80041ea:	4013      	ands	r3, r2
 80041ec:	000a      	movs	r2, r1
 80041ee:	40da      	lsrs	r2, r3
 80041f0:	4b0b      	ldr	r3, [pc, #44]	@ (8004220 <HAL_RCC_ClockConfig+0x208>)
 80041f2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80041f4:	4b0b      	ldr	r3, [pc, #44]	@ (8004224 <HAL_RCC_ClockConfig+0x20c>)
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	0018      	movs	r0, r3
 80041fa:	f7fd fab5 	bl	8001768 <HAL_InitTick>
 80041fe:	0003      	movs	r3, r0
}
 8004200:	0018      	movs	r0, r3
 8004202:	46bd      	mov	sp, r7
 8004204:	b004      	add	sp, #16
 8004206:	bd80      	pop	{r7, pc}
 8004208:	40022000 	.word	0x40022000
 800420c:	00001388 	.word	0x00001388
 8004210:	40021000 	.word	0x40021000
 8004214:	fffff0ff 	.word	0xfffff0ff
 8004218:	ffff8fff 	.word	0xffff8fff
 800421c:	080065d4 	.word	0x080065d4
 8004220:	20000000 	.word	0x20000000
 8004224:	20000004 	.word	0x20000004

08004228 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	b086      	sub	sp, #24
 800422c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800422e:	4b3c      	ldr	r3, [pc, #240]	@ (8004320 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004230:	689b      	ldr	r3, [r3, #8]
 8004232:	2238      	movs	r2, #56	@ 0x38
 8004234:	4013      	ands	r3, r2
 8004236:	d10f      	bne.n	8004258 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8004238:	4b39      	ldr	r3, [pc, #228]	@ (8004320 <HAL_RCC_GetSysClockFreq+0xf8>)
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	0adb      	lsrs	r3, r3, #11
 800423e:	2207      	movs	r2, #7
 8004240:	4013      	ands	r3, r2
 8004242:	2201      	movs	r2, #1
 8004244:	409a      	lsls	r2, r3
 8004246:	0013      	movs	r3, r2
 8004248:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800424a:	6839      	ldr	r1, [r7, #0]
 800424c:	4835      	ldr	r0, [pc, #212]	@ (8004324 <HAL_RCC_GetSysClockFreq+0xfc>)
 800424e:	f7fb ff5f 	bl	8000110 <__udivsi3>
 8004252:	0003      	movs	r3, r0
 8004254:	613b      	str	r3, [r7, #16]
 8004256:	e05d      	b.n	8004314 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004258:	4b31      	ldr	r3, [pc, #196]	@ (8004320 <HAL_RCC_GetSysClockFreq+0xf8>)
 800425a:	689b      	ldr	r3, [r3, #8]
 800425c:	2238      	movs	r2, #56	@ 0x38
 800425e:	4013      	ands	r3, r2
 8004260:	2b08      	cmp	r3, #8
 8004262:	d102      	bne.n	800426a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004264:	4b30      	ldr	r3, [pc, #192]	@ (8004328 <HAL_RCC_GetSysClockFreq+0x100>)
 8004266:	613b      	str	r3, [r7, #16]
 8004268:	e054      	b.n	8004314 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800426a:	4b2d      	ldr	r3, [pc, #180]	@ (8004320 <HAL_RCC_GetSysClockFreq+0xf8>)
 800426c:	689b      	ldr	r3, [r3, #8]
 800426e:	2238      	movs	r2, #56	@ 0x38
 8004270:	4013      	ands	r3, r2
 8004272:	2b10      	cmp	r3, #16
 8004274:	d138      	bne.n	80042e8 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8004276:	4b2a      	ldr	r3, [pc, #168]	@ (8004320 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004278:	68db      	ldr	r3, [r3, #12]
 800427a:	2203      	movs	r2, #3
 800427c:	4013      	ands	r3, r2
 800427e:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004280:	4b27      	ldr	r3, [pc, #156]	@ (8004320 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004282:	68db      	ldr	r3, [r3, #12]
 8004284:	091b      	lsrs	r3, r3, #4
 8004286:	2207      	movs	r2, #7
 8004288:	4013      	ands	r3, r2
 800428a:	3301      	adds	r3, #1
 800428c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	2b03      	cmp	r3, #3
 8004292:	d10d      	bne.n	80042b0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004294:	68b9      	ldr	r1, [r7, #8]
 8004296:	4824      	ldr	r0, [pc, #144]	@ (8004328 <HAL_RCC_GetSysClockFreq+0x100>)
 8004298:	f7fb ff3a 	bl	8000110 <__udivsi3>
 800429c:	0003      	movs	r3, r0
 800429e:	0019      	movs	r1, r3
 80042a0:	4b1f      	ldr	r3, [pc, #124]	@ (8004320 <HAL_RCC_GetSysClockFreq+0xf8>)
 80042a2:	68db      	ldr	r3, [r3, #12]
 80042a4:	0a1b      	lsrs	r3, r3, #8
 80042a6:	227f      	movs	r2, #127	@ 0x7f
 80042a8:	4013      	ands	r3, r2
 80042aa:	434b      	muls	r3, r1
 80042ac:	617b      	str	r3, [r7, #20]
        break;
 80042ae:	e00d      	b.n	80042cc <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80042b0:	68b9      	ldr	r1, [r7, #8]
 80042b2:	481c      	ldr	r0, [pc, #112]	@ (8004324 <HAL_RCC_GetSysClockFreq+0xfc>)
 80042b4:	f7fb ff2c 	bl	8000110 <__udivsi3>
 80042b8:	0003      	movs	r3, r0
 80042ba:	0019      	movs	r1, r3
 80042bc:	4b18      	ldr	r3, [pc, #96]	@ (8004320 <HAL_RCC_GetSysClockFreq+0xf8>)
 80042be:	68db      	ldr	r3, [r3, #12]
 80042c0:	0a1b      	lsrs	r3, r3, #8
 80042c2:	227f      	movs	r2, #127	@ 0x7f
 80042c4:	4013      	ands	r3, r2
 80042c6:	434b      	muls	r3, r1
 80042c8:	617b      	str	r3, [r7, #20]
        break;
 80042ca:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80042cc:	4b14      	ldr	r3, [pc, #80]	@ (8004320 <HAL_RCC_GetSysClockFreq+0xf8>)
 80042ce:	68db      	ldr	r3, [r3, #12]
 80042d0:	0f5b      	lsrs	r3, r3, #29
 80042d2:	2207      	movs	r2, #7
 80042d4:	4013      	ands	r3, r2
 80042d6:	3301      	adds	r3, #1
 80042d8:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80042da:	6879      	ldr	r1, [r7, #4]
 80042dc:	6978      	ldr	r0, [r7, #20]
 80042de:	f7fb ff17 	bl	8000110 <__udivsi3>
 80042e2:	0003      	movs	r3, r0
 80042e4:	613b      	str	r3, [r7, #16]
 80042e6:	e015      	b.n	8004314 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80042e8:	4b0d      	ldr	r3, [pc, #52]	@ (8004320 <HAL_RCC_GetSysClockFreq+0xf8>)
 80042ea:	689b      	ldr	r3, [r3, #8]
 80042ec:	2238      	movs	r2, #56	@ 0x38
 80042ee:	4013      	ands	r3, r2
 80042f0:	2b20      	cmp	r3, #32
 80042f2:	d103      	bne.n	80042fc <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80042f4:	2380      	movs	r3, #128	@ 0x80
 80042f6:	021b      	lsls	r3, r3, #8
 80042f8:	613b      	str	r3, [r7, #16]
 80042fa:	e00b      	b.n	8004314 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80042fc:	4b08      	ldr	r3, [pc, #32]	@ (8004320 <HAL_RCC_GetSysClockFreq+0xf8>)
 80042fe:	689b      	ldr	r3, [r3, #8]
 8004300:	2238      	movs	r2, #56	@ 0x38
 8004302:	4013      	ands	r3, r2
 8004304:	2b18      	cmp	r3, #24
 8004306:	d103      	bne.n	8004310 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8004308:	23fa      	movs	r3, #250	@ 0xfa
 800430a:	01db      	lsls	r3, r3, #7
 800430c:	613b      	str	r3, [r7, #16]
 800430e:	e001      	b.n	8004314 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8004310:	2300      	movs	r3, #0
 8004312:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004314:	693b      	ldr	r3, [r7, #16]
}
 8004316:	0018      	movs	r0, r3
 8004318:	46bd      	mov	sp, r7
 800431a:	b006      	add	sp, #24
 800431c:	bd80      	pop	{r7, pc}
 800431e:	46c0      	nop			@ (mov r8, r8)
 8004320:	40021000 	.word	0x40021000
 8004324:	00f42400 	.word	0x00f42400
 8004328:	007a1200 	.word	0x007a1200

0800432c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004330:	4b02      	ldr	r3, [pc, #8]	@ (800433c <HAL_RCC_GetHCLKFreq+0x10>)
 8004332:	681b      	ldr	r3, [r3, #0]
}
 8004334:	0018      	movs	r0, r3
 8004336:	46bd      	mov	sp, r7
 8004338:	bd80      	pop	{r7, pc}
 800433a:	46c0      	nop			@ (mov r8, r8)
 800433c:	20000000 	.word	0x20000000

08004340 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004340:	b5b0      	push	{r4, r5, r7, lr}
 8004342:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8004344:	f7ff fff2 	bl	800432c <HAL_RCC_GetHCLKFreq>
 8004348:	0004      	movs	r4, r0
 800434a:	f7ff fb49 	bl	80039e0 <LL_RCC_GetAPB1Prescaler>
 800434e:	0003      	movs	r3, r0
 8004350:	0b1a      	lsrs	r2, r3, #12
 8004352:	4b05      	ldr	r3, [pc, #20]	@ (8004368 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004354:	0092      	lsls	r2, r2, #2
 8004356:	58d3      	ldr	r3, [r2, r3]
 8004358:	221f      	movs	r2, #31
 800435a:	4013      	ands	r3, r2
 800435c:	40dc      	lsrs	r4, r3
 800435e:	0023      	movs	r3, r4
}
 8004360:	0018      	movs	r0, r3
 8004362:	46bd      	mov	sp, r7
 8004364:	bdb0      	pop	{r4, r5, r7, pc}
 8004366:	46c0      	nop			@ (mov r8, r8)
 8004368:	08006614 	.word	0x08006614

0800436c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b084      	sub	sp, #16
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2b00      	cmp	r3, #0
 8004378:	d101      	bne.n	800437e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800437a:	2301      	movs	r3, #1
 800437c:	e0a8      	b.n	80044d0 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004382:	2b00      	cmp	r3, #0
 8004384:	d109      	bne.n	800439a <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	685a      	ldr	r2, [r3, #4]
 800438a:	2382      	movs	r3, #130	@ 0x82
 800438c:	005b      	lsls	r3, r3, #1
 800438e:	429a      	cmp	r2, r3
 8004390:	d009      	beq.n	80043a6 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2200      	movs	r2, #0
 8004396:	61da      	str	r2, [r3, #28]
 8004398:	e005      	b.n	80043a6 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	2200      	movs	r2, #0
 800439e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2200      	movs	r2, #0
 80043a4:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	2200      	movs	r2, #0
 80043aa:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	225d      	movs	r2, #93	@ 0x5d
 80043b0:	5c9b      	ldrb	r3, [r3, r2]
 80043b2:	b2db      	uxtb	r3, r3
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d107      	bne.n	80043c8 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	225c      	movs	r2, #92	@ 0x5c
 80043bc:	2100      	movs	r1, #0
 80043be:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	0018      	movs	r0, r3
 80043c4:	f7fd f81a 	bl	80013fc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	225d      	movs	r2, #93	@ 0x5d
 80043cc:	2102      	movs	r1, #2
 80043ce:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	681a      	ldr	r2, [r3, #0]
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	2140      	movs	r1, #64	@ 0x40
 80043dc:	438a      	bics	r2, r1
 80043de:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	68da      	ldr	r2, [r3, #12]
 80043e4:	23e0      	movs	r3, #224	@ 0xe0
 80043e6:	00db      	lsls	r3, r3, #3
 80043e8:	429a      	cmp	r2, r3
 80043ea:	d902      	bls.n	80043f2 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80043ec:	2300      	movs	r3, #0
 80043ee:	60fb      	str	r3, [r7, #12]
 80043f0:	e002      	b.n	80043f8 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80043f2:	2380      	movs	r3, #128	@ 0x80
 80043f4:	015b      	lsls	r3, r3, #5
 80043f6:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	68da      	ldr	r2, [r3, #12]
 80043fc:	23f0      	movs	r3, #240	@ 0xf0
 80043fe:	011b      	lsls	r3, r3, #4
 8004400:	429a      	cmp	r2, r3
 8004402:	d008      	beq.n	8004416 <HAL_SPI_Init+0xaa>
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	68da      	ldr	r2, [r3, #12]
 8004408:	23e0      	movs	r3, #224	@ 0xe0
 800440a:	00db      	lsls	r3, r3, #3
 800440c:	429a      	cmp	r2, r3
 800440e:	d002      	beq.n	8004416 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2200      	movs	r2, #0
 8004414:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	685a      	ldr	r2, [r3, #4]
 800441a:	2382      	movs	r3, #130	@ 0x82
 800441c:	005b      	lsls	r3, r3, #1
 800441e:	401a      	ands	r2, r3
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6899      	ldr	r1, [r3, #8]
 8004424:	2384      	movs	r3, #132	@ 0x84
 8004426:	021b      	lsls	r3, r3, #8
 8004428:	400b      	ands	r3, r1
 800442a:	431a      	orrs	r2, r3
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	691b      	ldr	r3, [r3, #16]
 8004430:	2102      	movs	r1, #2
 8004432:	400b      	ands	r3, r1
 8004434:	431a      	orrs	r2, r3
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	695b      	ldr	r3, [r3, #20]
 800443a:	2101      	movs	r1, #1
 800443c:	400b      	ands	r3, r1
 800443e:	431a      	orrs	r2, r3
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6999      	ldr	r1, [r3, #24]
 8004444:	2380      	movs	r3, #128	@ 0x80
 8004446:	009b      	lsls	r3, r3, #2
 8004448:	400b      	ands	r3, r1
 800444a:	431a      	orrs	r2, r3
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	69db      	ldr	r3, [r3, #28]
 8004450:	2138      	movs	r1, #56	@ 0x38
 8004452:	400b      	ands	r3, r1
 8004454:	431a      	orrs	r2, r3
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	6a1b      	ldr	r3, [r3, #32]
 800445a:	2180      	movs	r1, #128	@ 0x80
 800445c:	400b      	ands	r3, r1
 800445e:	431a      	orrs	r2, r3
 8004460:	0011      	movs	r1, r2
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004466:	2380      	movs	r3, #128	@ 0x80
 8004468:	019b      	lsls	r3, r3, #6
 800446a:	401a      	ands	r2, r3
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	430a      	orrs	r2, r1
 8004472:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	699b      	ldr	r3, [r3, #24]
 8004478:	0c1b      	lsrs	r3, r3, #16
 800447a:	2204      	movs	r2, #4
 800447c:	401a      	ands	r2, r3
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004482:	2110      	movs	r1, #16
 8004484:	400b      	ands	r3, r1
 8004486:	431a      	orrs	r2, r3
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800448c:	2108      	movs	r1, #8
 800448e:	400b      	ands	r3, r1
 8004490:	431a      	orrs	r2, r3
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	68d9      	ldr	r1, [r3, #12]
 8004496:	23f0      	movs	r3, #240	@ 0xf0
 8004498:	011b      	lsls	r3, r3, #4
 800449a:	400b      	ands	r3, r1
 800449c:	431a      	orrs	r2, r3
 800449e:	0011      	movs	r1, r2
 80044a0:	68fa      	ldr	r2, [r7, #12]
 80044a2:	2380      	movs	r3, #128	@ 0x80
 80044a4:	015b      	lsls	r3, r3, #5
 80044a6:	401a      	ands	r2, r3
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	430a      	orrs	r2, r1
 80044ae:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	69da      	ldr	r2, [r3, #28]
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	4907      	ldr	r1, [pc, #28]	@ (80044d8 <HAL_SPI_Init+0x16c>)
 80044bc:	400a      	ands	r2, r1
 80044be:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2200      	movs	r2, #0
 80044c4:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	225d      	movs	r2, #93	@ 0x5d
 80044ca:	2101      	movs	r1, #1
 80044cc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80044ce:	2300      	movs	r3, #0
}
 80044d0:	0018      	movs	r0, r3
 80044d2:	46bd      	mov	sp, r7
 80044d4:	b004      	add	sp, #16
 80044d6:	bd80      	pop	{r7, pc}
 80044d8:	fffff7ff 	.word	0xfffff7ff

080044dc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b086      	sub	sp, #24
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
 80044e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d101      	bne.n	80044f0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80044ec:	2301      	movs	r3, #1
 80044ee:	e090      	b.n	8004612 <HAL_TIM_Encoder_Init+0x136>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	223d      	movs	r2, #61	@ 0x3d
 80044f4:	5c9b      	ldrb	r3, [r3, r2]
 80044f6:	b2db      	uxtb	r3, r3
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d107      	bne.n	800450c <HAL_TIM_Encoder_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	223c      	movs	r2, #60	@ 0x3c
 8004500:	2100      	movs	r1, #0
 8004502:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	0018      	movs	r0, r3
 8004508:	f7fc ffda 	bl	80014c0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	223d      	movs	r2, #61	@ 0x3d
 8004510:	2102      	movs	r1, #2
 8004512:	5499      	strb	r1, [r3, r2]

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	689a      	ldr	r2, [r3, #8]
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	493f      	ldr	r1, [pc, #252]	@ (800461c <HAL_TIM_Encoder_Init+0x140>)
 8004520:	400a      	ands	r2, r1
 8004522:	609a      	str	r2, [r3, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681a      	ldr	r2, [r3, #0]
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	3304      	adds	r3, #4
 800452c:	0019      	movs	r1, r3
 800452e:	0010      	movs	r0, r2
 8004530:	f000 f9a4 	bl	800487c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	689b      	ldr	r3, [r3, #8]
 800453a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	699b      	ldr	r3, [r3, #24]
 8004542:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	6a1b      	ldr	r3, [r3, #32]
 800454a:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	697a      	ldr	r2, [r7, #20]
 8004552:	4313      	orrs	r3, r2
 8004554:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004556:	693b      	ldr	r3, [r7, #16]
 8004558:	4a31      	ldr	r2, [pc, #196]	@ (8004620 <HAL_TIM_Encoder_Init+0x144>)
 800455a:	4013      	ands	r3, r2
 800455c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	689a      	ldr	r2, [r3, #8]
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	699b      	ldr	r3, [r3, #24]
 8004566:	021b      	lsls	r3, r3, #8
 8004568:	4313      	orrs	r3, r2
 800456a:	693a      	ldr	r2, [r7, #16]
 800456c:	4313      	orrs	r3, r2
 800456e:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004570:	693b      	ldr	r3, [r7, #16]
 8004572:	4a2c      	ldr	r2, [pc, #176]	@ (8004624 <HAL_TIM_Encoder_Init+0x148>)
 8004574:	4013      	ands	r3, r2
 8004576:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004578:	693b      	ldr	r3, [r7, #16]
 800457a:	4a2b      	ldr	r2, [pc, #172]	@ (8004628 <HAL_TIM_Encoder_Init+0x14c>)
 800457c:	4013      	ands	r3, r2
 800457e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	68da      	ldr	r2, [r3, #12]
 8004584:	683b      	ldr	r3, [r7, #0]
 8004586:	69db      	ldr	r3, [r3, #28]
 8004588:	021b      	lsls	r3, r3, #8
 800458a:	4313      	orrs	r3, r2
 800458c:	693a      	ldr	r2, [r7, #16]
 800458e:	4313      	orrs	r3, r2
 8004590:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	691b      	ldr	r3, [r3, #16]
 8004596:	011a      	lsls	r2, r3, #4
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	6a1b      	ldr	r3, [r3, #32]
 800459c:	031b      	lsls	r3, r3, #12
 800459e:	4313      	orrs	r3, r2
 80045a0:	693a      	ldr	r2, [r7, #16]
 80045a2:	4313      	orrs	r3, r2
 80045a4:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	2222      	movs	r2, #34	@ 0x22
 80045aa:	4393      	bics	r3, r2
 80045ac:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	2288      	movs	r2, #136	@ 0x88
 80045b2:	4393      	bics	r3, r2
 80045b4:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	685a      	ldr	r2, [r3, #4]
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	695b      	ldr	r3, [r3, #20]
 80045be:	011b      	lsls	r3, r3, #4
 80045c0:	4313      	orrs	r3, r2
 80045c2:	68fa      	ldr	r2, [r7, #12]
 80045c4:	4313      	orrs	r3, r2
 80045c6:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	697a      	ldr	r2, [r7, #20]
 80045ce:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	693a      	ldr	r2, [r7, #16]
 80045d6:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	68fa      	ldr	r2, [r7, #12]
 80045de:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2248      	movs	r2, #72	@ 0x48
 80045e4:	2101      	movs	r1, #1
 80045e6:	5499      	strb	r1, [r3, r2]

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	223e      	movs	r2, #62	@ 0x3e
 80045ec:	2101      	movs	r1, #1
 80045ee:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	223f      	movs	r2, #63	@ 0x3f
 80045f4:	2101      	movs	r1, #1
 80045f6:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2244      	movs	r2, #68	@ 0x44
 80045fc:	2101      	movs	r1, #1
 80045fe:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2245      	movs	r2, #69	@ 0x45
 8004604:	2101      	movs	r1, #1
 8004606:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	223d      	movs	r2, #61	@ 0x3d
 800460c:	2101      	movs	r1, #1
 800460e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004610:	2300      	movs	r3, #0
}
 8004612:	0018      	movs	r0, r3
 8004614:	46bd      	mov	sp, r7
 8004616:	b006      	add	sp, #24
 8004618:	bd80      	pop	{r7, pc}
 800461a:	46c0      	nop			@ (mov r8, r8)
 800461c:	fffebff8 	.word	0xfffebff8
 8004620:	fffffcfc 	.word	0xfffffcfc
 8004624:	fffff3f3 	.word	0xfffff3f3
 8004628:	ffff0f0f 	.word	0xffff0f0f

0800462c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800462c:	b580      	push	{r7, lr}
 800462e:	b084      	sub	sp, #16
 8004630:	af00      	add	r7, sp, #0
 8004632:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	68db      	ldr	r3, [r3, #12]
 800463a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	691b      	ldr	r3, [r3, #16]
 8004642:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004644:	68bb      	ldr	r3, [r7, #8]
 8004646:	2202      	movs	r2, #2
 8004648:	4013      	ands	r3, r2
 800464a:	d021      	beq.n	8004690 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	2202      	movs	r2, #2
 8004650:	4013      	ands	r3, r2
 8004652:	d01d      	beq.n	8004690 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	2203      	movs	r2, #3
 800465a:	4252      	negs	r2, r2
 800465c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2201      	movs	r2, #1
 8004662:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	699b      	ldr	r3, [r3, #24]
 800466a:	2203      	movs	r2, #3
 800466c:	4013      	ands	r3, r2
 800466e:	d004      	beq.n	800467a <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	0018      	movs	r0, r3
 8004674:	f7fc fabc 	bl	8000bf0 <HAL_TIM_IC_CaptureCallback>
 8004678:	e007      	b.n	800468a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	0018      	movs	r0, r3
 800467e:	f000 f8e5 	bl	800484c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	0018      	movs	r0, r3
 8004686:	f000 f8e9 	bl	800485c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	2200      	movs	r2, #0
 800468e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004690:	68bb      	ldr	r3, [r7, #8]
 8004692:	2204      	movs	r2, #4
 8004694:	4013      	ands	r3, r2
 8004696:	d022      	beq.n	80046de <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	2204      	movs	r2, #4
 800469c:	4013      	ands	r3, r2
 800469e:	d01e      	beq.n	80046de <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	2205      	movs	r2, #5
 80046a6:	4252      	negs	r2, r2
 80046a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2202      	movs	r2, #2
 80046ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	699a      	ldr	r2, [r3, #24]
 80046b6:	23c0      	movs	r3, #192	@ 0xc0
 80046b8:	009b      	lsls	r3, r3, #2
 80046ba:	4013      	ands	r3, r2
 80046bc:	d004      	beq.n	80046c8 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	0018      	movs	r0, r3
 80046c2:	f7fc fa95 	bl	8000bf0 <HAL_TIM_IC_CaptureCallback>
 80046c6:	e007      	b.n	80046d8 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	0018      	movs	r0, r3
 80046cc:	f000 f8be 	bl	800484c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	0018      	movs	r0, r3
 80046d4:	f000 f8c2 	bl	800485c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2200      	movs	r2, #0
 80046dc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80046de:	68bb      	ldr	r3, [r7, #8]
 80046e0:	2208      	movs	r2, #8
 80046e2:	4013      	ands	r3, r2
 80046e4:	d021      	beq.n	800472a <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	2208      	movs	r2, #8
 80046ea:	4013      	ands	r3, r2
 80046ec:	d01d      	beq.n	800472a <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	2209      	movs	r2, #9
 80046f4:	4252      	negs	r2, r2
 80046f6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2204      	movs	r2, #4
 80046fc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	69db      	ldr	r3, [r3, #28]
 8004704:	2203      	movs	r2, #3
 8004706:	4013      	ands	r3, r2
 8004708:	d004      	beq.n	8004714 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	0018      	movs	r0, r3
 800470e:	f7fc fa6f 	bl	8000bf0 <HAL_TIM_IC_CaptureCallback>
 8004712:	e007      	b.n	8004724 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	0018      	movs	r0, r3
 8004718:	f000 f898 	bl	800484c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	0018      	movs	r0, r3
 8004720:	f000 f89c 	bl	800485c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2200      	movs	r2, #0
 8004728:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800472a:	68bb      	ldr	r3, [r7, #8]
 800472c:	2210      	movs	r2, #16
 800472e:	4013      	ands	r3, r2
 8004730:	d022      	beq.n	8004778 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	2210      	movs	r2, #16
 8004736:	4013      	ands	r3, r2
 8004738:	d01e      	beq.n	8004778 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	2211      	movs	r2, #17
 8004740:	4252      	negs	r2, r2
 8004742:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2208      	movs	r2, #8
 8004748:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	69da      	ldr	r2, [r3, #28]
 8004750:	23c0      	movs	r3, #192	@ 0xc0
 8004752:	009b      	lsls	r3, r3, #2
 8004754:	4013      	ands	r3, r2
 8004756:	d004      	beq.n	8004762 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	0018      	movs	r0, r3
 800475c:	f7fc fa48 	bl	8000bf0 <HAL_TIM_IC_CaptureCallback>
 8004760:	e007      	b.n	8004772 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	0018      	movs	r0, r3
 8004766:	f000 f871 	bl	800484c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	0018      	movs	r0, r3
 800476e:	f000 f875 	bl	800485c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2200      	movs	r2, #0
 8004776:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004778:	68bb      	ldr	r3, [r7, #8]
 800477a:	2201      	movs	r2, #1
 800477c:	4013      	ands	r3, r2
 800477e:	d00c      	beq.n	800479a <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	2201      	movs	r2, #1
 8004784:	4013      	ands	r3, r2
 8004786:	d008      	beq.n	800479a <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	2202      	movs	r2, #2
 800478e:	4252      	negs	r2, r2
 8004790:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	0018      	movs	r0, r3
 8004796:	f000 f851 	bl	800483c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800479a:	68bb      	ldr	r3, [r7, #8]
 800479c:	2280      	movs	r2, #128	@ 0x80
 800479e:	4013      	ands	r3, r2
 80047a0:	d104      	bne.n	80047ac <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80047a2:	68ba      	ldr	r2, [r7, #8]
 80047a4:	2380      	movs	r3, #128	@ 0x80
 80047a6:	019b      	lsls	r3, r3, #6
 80047a8:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80047aa:	d00b      	beq.n	80047c4 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	2280      	movs	r2, #128	@ 0x80
 80047b0:	4013      	ands	r3, r2
 80047b2:	d007      	beq.n	80047c4 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	4a1e      	ldr	r2, [pc, #120]	@ (8004834 <HAL_TIM_IRQHandler+0x208>)
 80047ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	0018      	movs	r0, r3
 80047c0:	f000 f950 	bl	8004a64 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80047c4:	68ba      	ldr	r2, [r7, #8]
 80047c6:	2380      	movs	r3, #128	@ 0x80
 80047c8:	005b      	lsls	r3, r3, #1
 80047ca:	4013      	ands	r3, r2
 80047cc:	d00b      	beq.n	80047e6 <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	2280      	movs	r2, #128	@ 0x80
 80047d2:	4013      	ands	r3, r2
 80047d4:	d007      	beq.n	80047e6 <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4a17      	ldr	r2, [pc, #92]	@ (8004838 <HAL_TIM_IRQHandler+0x20c>)
 80047dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	0018      	movs	r0, r3
 80047e2:	f000 f947 	bl	8004a74 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80047e6:	68bb      	ldr	r3, [r7, #8]
 80047e8:	2240      	movs	r2, #64	@ 0x40
 80047ea:	4013      	ands	r3, r2
 80047ec:	d00c      	beq.n	8004808 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	2240      	movs	r2, #64	@ 0x40
 80047f2:	4013      	ands	r3, r2
 80047f4:	d008      	beq.n	8004808 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	2241      	movs	r2, #65	@ 0x41
 80047fc:	4252      	negs	r2, r2
 80047fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	0018      	movs	r0, r3
 8004804:	f000 f832 	bl	800486c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004808:	68bb      	ldr	r3, [r7, #8]
 800480a:	2220      	movs	r2, #32
 800480c:	4013      	ands	r3, r2
 800480e:	d00c      	beq.n	800482a <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	2220      	movs	r2, #32
 8004814:	4013      	ands	r3, r2
 8004816:	d008      	beq.n	800482a <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	2221      	movs	r2, #33	@ 0x21
 800481e:	4252      	negs	r2, r2
 8004820:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	0018      	movs	r0, r3
 8004826:	f000 f915 	bl	8004a54 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800482a:	46c0      	nop			@ (mov r8, r8)
 800482c:	46bd      	mov	sp, r7
 800482e:	b004      	add	sp, #16
 8004830:	bd80      	pop	{r7, pc}
 8004832:	46c0      	nop			@ (mov r8, r8)
 8004834:	ffffdf7f 	.word	0xffffdf7f
 8004838:	fffffeff 	.word	0xfffffeff

0800483c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	b082      	sub	sp, #8
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004844:	46c0      	nop			@ (mov r8, r8)
 8004846:	46bd      	mov	sp, r7
 8004848:	b002      	add	sp, #8
 800484a:	bd80      	pop	{r7, pc}

0800484c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800484c:	b580      	push	{r7, lr}
 800484e:	b082      	sub	sp, #8
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004854:	46c0      	nop			@ (mov r8, r8)
 8004856:	46bd      	mov	sp, r7
 8004858:	b002      	add	sp, #8
 800485a:	bd80      	pop	{r7, pc}

0800485c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b082      	sub	sp, #8
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004864:	46c0      	nop			@ (mov r8, r8)
 8004866:	46bd      	mov	sp, r7
 8004868:	b002      	add	sp, #8
 800486a:	bd80      	pop	{r7, pc}

0800486c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800486c:	b580      	push	{r7, lr}
 800486e:	b082      	sub	sp, #8
 8004870:	af00      	add	r7, sp, #0
 8004872:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004874:	46c0      	nop			@ (mov r8, r8)
 8004876:	46bd      	mov	sp, r7
 8004878:	b002      	add	sp, #8
 800487a:	bd80      	pop	{r7, pc}

0800487c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b084      	sub	sp, #16
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
 8004884:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	4a36      	ldr	r2, [pc, #216]	@ (8004968 <TIM_Base_SetConfig+0xec>)
 8004890:	4293      	cmp	r3, r2
 8004892:	d003      	beq.n	800489c <TIM_Base_SetConfig+0x20>
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	4a35      	ldr	r2, [pc, #212]	@ (800496c <TIM_Base_SetConfig+0xf0>)
 8004898:	4293      	cmp	r3, r2
 800489a:	d108      	bne.n	80048ae <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	2270      	movs	r2, #112	@ 0x70
 80048a0:	4393      	bics	r3, r2
 80048a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80048a4:	683b      	ldr	r3, [r7, #0]
 80048a6:	685b      	ldr	r3, [r3, #4]
 80048a8:	68fa      	ldr	r2, [r7, #12]
 80048aa:	4313      	orrs	r3, r2
 80048ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	4a2d      	ldr	r2, [pc, #180]	@ (8004968 <TIM_Base_SetConfig+0xec>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d013      	beq.n	80048de <TIM_Base_SetConfig+0x62>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	4a2c      	ldr	r2, [pc, #176]	@ (800496c <TIM_Base_SetConfig+0xf0>)
 80048ba:	4293      	cmp	r3, r2
 80048bc:	d00f      	beq.n	80048de <TIM_Base_SetConfig+0x62>
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	4a2b      	ldr	r2, [pc, #172]	@ (8004970 <TIM_Base_SetConfig+0xf4>)
 80048c2:	4293      	cmp	r3, r2
 80048c4:	d00b      	beq.n	80048de <TIM_Base_SetConfig+0x62>
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	4a2a      	ldr	r2, [pc, #168]	@ (8004974 <TIM_Base_SetConfig+0xf8>)
 80048ca:	4293      	cmp	r3, r2
 80048cc:	d007      	beq.n	80048de <TIM_Base_SetConfig+0x62>
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	4a29      	ldr	r2, [pc, #164]	@ (8004978 <TIM_Base_SetConfig+0xfc>)
 80048d2:	4293      	cmp	r3, r2
 80048d4:	d003      	beq.n	80048de <TIM_Base_SetConfig+0x62>
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	4a28      	ldr	r2, [pc, #160]	@ (800497c <TIM_Base_SetConfig+0x100>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d108      	bne.n	80048f0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	4a27      	ldr	r2, [pc, #156]	@ (8004980 <TIM_Base_SetConfig+0x104>)
 80048e2:	4013      	ands	r3, r2
 80048e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	68db      	ldr	r3, [r3, #12]
 80048ea:	68fa      	ldr	r2, [r7, #12]
 80048ec:	4313      	orrs	r3, r2
 80048ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	2280      	movs	r2, #128	@ 0x80
 80048f4:	4393      	bics	r3, r2
 80048f6:	001a      	movs	r2, r3
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	695b      	ldr	r3, [r3, #20]
 80048fc:	4313      	orrs	r3, r2
 80048fe:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	68fa      	ldr	r2, [r7, #12]
 8004904:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	689a      	ldr	r2, [r3, #8]
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	681a      	ldr	r2, [r3, #0]
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	4a13      	ldr	r2, [pc, #76]	@ (8004968 <TIM_Base_SetConfig+0xec>)
 800491a:	4293      	cmp	r3, r2
 800491c:	d00b      	beq.n	8004936 <TIM_Base_SetConfig+0xba>
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	4a14      	ldr	r2, [pc, #80]	@ (8004974 <TIM_Base_SetConfig+0xf8>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d007      	beq.n	8004936 <TIM_Base_SetConfig+0xba>
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	4a13      	ldr	r2, [pc, #76]	@ (8004978 <TIM_Base_SetConfig+0xfc>)
 800492a:	4293      	cmp	r3, r2
 800492c:	d003      	beq.n	8004936 <TIM_Base_SetConfig+0xba>
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	4a12      	ldr	r2, [pc, #72]	@ (800497c <TIM_Base_SetConfig+0x100>)
 8004932:	4293      	cmp	r3, r2
 8004934:	d103      	bne.n	800493e <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	691a      	ldr	r2, [r3, #16]
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2201      	movs	r2, #1
 8004942:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	691b      	ldr	r3, [r3, #16]
 8004948:	2201      	movs	r2, #1
 800494a:	4013      	ands	r3, r2
 800494c:	2b01      	cmp	r3, #1
 800494e:	d106      	bne.n	800495e <TIM_Base_SetConfig+0xe2>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	691b      	ldr	r3, [r3, #16]
 8004954:	2201      	movs	r2, #1
 8004956:	4393      	bics	r3, r2
 8004958:	001a      	movs	r2, r3
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	611a      	str	r2, [r3, #16]
  }
}
 800495e:	46c0      	nop			@ (mov r8, r8)
 8004960:	46bd      	mov	sp, r7
 8004962:	b004      	add	sp, #16
 8004964:	bd80      	pop	{r7, pc}
 8004966:	46c0      	nop			@ (mov r8, r8)
 8004968:	40012c00 	.word	0x40012c00
 800496c:	40000400 	.word	0x40000400
 8004970:	40002000 	.word	0x40002000
 8004974:	40014000 	.word	0x40014000
 8004978:	40014400 	.word	0x40014400
 800497c:	40014800 	.word	0x40014800
 8004980:	fffffcff 	.word	0xfffffcff

08004984 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004984:	b580      	push	{r7, lr}
 8004986:	b084      	sub	sp, #16
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
 800498c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	223c      	movs	r2, #60	@ 0x3c
 8004992:	5c9b      	ldrb	r3, [r3, r2]
 8004994:	2b01      	cmp	r3, #1
 8004996:	d101      	bne.n	800499c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004998:	2302      	movs	r3, #2
 800499a:	e04f      	b.n	8004a3c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	223c      	movs	r2, #60	@ 0x3c
 80049a0:	2101      	movs	r1, #1
 80049a2:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	223d      	movs	r2, #61	@ 0x3d
 80049a8:	2102      	movs	r1, #2
 80049aa:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	685b      	ldr	r3, [r3, #4]
 80049b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	689b      	ldr	r3, [r3, #8]
 80049ba:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	4a20      	ldr	r2, [pc, #128]	@ (8004a44 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d108      	bne.n	80049d8 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	4a1f      	ldr	r2, [pc, #124]	@ (8004a48 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80049ca:	4013      	ands	r3, r2
 80049cc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80049ce:	683b      	ldr	r3, [r7, #0]
 80049d0:	685b      	ldr	r3, [r3, #4]
 80049d2:	68fa      	ldr	r2, [r7, #12]
 80049d4:	4313      	orrs	r3, r2
 80049d6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	2270      	movs	r2, #112	@ 0x70
 80049dc:	4393      	bics	r3, r2
 80049de:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	68fa      	ldr	r2, [r7, #12]
 80049e6:	4313      	orrs	r3, r2
 80049e8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	68fa      	ldr	r2, [r7, #12]
 80049f0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	4a13      	ldr	r2, [pc, #76]	@ (8004a44 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d009      	beq.n	8004a10 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	4a12      	ldr	r2, [pc, #72]	@ (8004a4c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d004      	beq.n	8004a10 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	4a11      	ldr	r2, [pc, #68]	@ (8004a50 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d10c      	bne.n	8004a2a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004a10:	68bb      	ldr	r3, [r7, #8]
 8004a12:	2280      	movs	r2, #128	@ 0x80
 8004a14:	4393      	bics	r3, r2
 8004a16:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	689b      	ldr	r3, [r3, #8]
 8004a1c:	68ba      	ldr	r2, [r7, #8]
 8004a1e:	4313      	orrs	r3, r2
 8004a20:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	68ba      	ldr	r2, [r7, #8]
 8004a28:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	223d      	movs	r2, #61	@ 0x3d
 8004a2e:	2101      	movs	r1, #1
 8004a30:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	223c      	movs	r2, #60	@ 0x3c
 8004a36:	2100      	movs	r1, #0
 8004a38:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004a3a:	2300      	movs	r3, #0
}
 8004a3c:	0018      	movs	r0, r3
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	b004      	add	sp, #16
 8004a42:	bd80      	pop	{r7, pc}
 8004a44:	40012c00 	.word	0x40012c00
 8004a48:	ff0fffff 	.word	0xff0fffff
 8004a4c:	40000400 	.word	0x40000400
 8004a50:	40014000 	.word	0x40014000

08004a54 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004a54:	b580      	push	{r7, lr}
 8004a56:	b082      	sub	sp, #8
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004a5c:	46c0      	nop			@ (mov r8, r8)
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	b002      	add	sp, #8
 8004a62:	bd80      	pop	{r7, pc}

08004a64 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b082      	sub	sp, #8
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004a6c:	46c0      	nop			@ (mov r8, r8)
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	b002      	add	sp, #8
 8004a72:	bd80      	pop	{r7, pc}

08004a74 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b082      	sub	sp, #8
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004a7c:	46c0      	nop			@ (mov r8, r8)
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	b002      	add	sp, #8
 8004a82:	bd80      	pop	{r7, pc}

08004a84 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004a84:	b580      	push	{r7, lr}
 8004a86:	b082      	sub	sp, #8
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d101      	bne.n	8004a96 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004a92:	2301      	movs	r3, #1
 8004a94:	e046      	b.n	8004b24 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2288      	movs	r2, #136	@ 0x88
 8004a9a:	589b      	ldr	r3, [r3, r2]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d107      	bne.n	8004ab0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2284      	movs	r2, #132	@ 0x84
 8004aa4:	2100      	movs	r1, #0
 8004aa6:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	0018      	movs	r0, r3
 8004aac:	f7fc fd5a 	bl	8001564 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2288      	movs	r2, #136	@ 0x88
 8004ab4:	2124      	movs	r1, #36	@ 0x24
 8004ab6:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	681a      	ldr	r2, [r3, #0]
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	2101      	movs	r1, #1
 8004ac4:	438a      	bics	r2, r1
 8004ac6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d003      	beq.n	8004ad8 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	0018      	movs	r0, r3
 8004ad4:	f000 fa3a 	bl	8004f4c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	0018      	movs	r0, r3
 8004adc:	f000 f8cc 	bl	8004c78 <UART_SetConfig>
 8004ae0:	0003      	movs	r3, r0
 8004ae2:	2b01      	cmp	r3, #1
 8004ae4:	d101      	bne.n	8004aea <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8004ae6:	2301      	movs	r3, #1
 8004ae8:	e01c      	b.n	8004b24 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	685a      	ldr	r2, [r3, #4]
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	490d      	ldr	r1, [pc, #52]	@ (8004b2c <HAL_UART_Init+0xa8>)
 8004af6:	400a      	ands	r2, r1
 8004af8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	689a      	ldr	r2, [r3, #8]
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	212a      	movs	r1, #42	@ 0x2a
 8004b06:	438a      	bics	r2, r1
 8004b08:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	681a      	ldr	r2, [r3, #0]
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	2101      	movs	r1, #1
 8004b16:	430a      	orrs	r2, r1
 8004b18:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	0018      	movs	r0, r3
 8004b1e:	f000 fac9 	bl	80050b4 <UART_CheckIdleState>
 8004b22:	0003      	movs	r3, r0
}
 8004b24:	0018      	movs	r0, r3
 8004b26:	46bd      	mov	sp, r7
 8004b28:	b002      	add	sp, #8
 8004b2a:	bd80      	pop	{r7, pc}
 8004b2c:	ffffb7ff 	.word	0xffffb7ff

08004b30 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b08a      	sub	sp, #40	@ 0x28
 8004b34:	af02      	add	r7, sp, #8
 8004b36:	60f8      	str	r0, [r7, #12]
 8004b38:	60b9      	str	r1, [r7, #8]
 8004b3a:	603b      	str	r3, [r7, #0]
 8004b3c:	1dbb      	adds	r3, r7, #6
 8004b3e:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	2288      	movs	r2, #136	@ 0x88
 8004b44:	589b      	ldr	r3, [r3, r2]
 8004b46:	2b20      	cmp	r3, #32
 8004b48:	d000      	beq.n	8004b4c <HAL_UART_Transmit+0x1c>
 8004b4a:	e090      	b.n	8004c6e <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004b4c:	68bb      	ldr	r3, [r7, #8]
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d003      	beq.n	8004b5a <HAL_UART_Transmit+0x2a>
 8004b52:	1dbb      	adds	r3, r7, #6
 8004b54:	881b      	ldrh	r3, [r3, #0]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d101      	bne.n	8004b5e <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	e088      	b.n	8004c70 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	689a      	ldr	r2, [r3, #8]
 8004b62:	2380      	movs	r3, #128	@ 0x80
 8004b64:	015b      	lsls	r3, r3, #5
 8004b66:	429a      	cmp	r2, r3
 8004b68:	d109      	bne.n	8004b7e <HAL_UART_Transmit+0x4e>
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	691b      	ldr	r3, [r3, #16]
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d105      	bne.n	8004b7e <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004b72:	68bb      	ldr	r3, [r7, #8]
 8004b74:	2201      	movs	r2, #1
 8004b76:	4013      	ands	r3, r2
 8004b78:	d001      	beq.n	8004b7e <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	e078      	b.n	8004c70 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	2290      	movs	r2, #144	@ 0x90
 8004b82:	2100      	movs	r1, #0
 8004b84:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	2288      	movs	r2, #136	@ 0x88
 8004b8a:	2121      	movs	r1, #33	@ 0x21
 8004b8c:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004b8e:	f7fc fe47 	bl	8001820 <HAL_GetTick>
 8004b92:	0003      	movs	r3, r0
 8004b94:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	1dba      	adds	r2, r7, #6
 8004b9a:	2154      	movs	r1, #84	@ 0x54
 8004b9c:	8812      	ldrh	r2, [r2, #0]
 8004b9e:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	1dba      	adds	r2, r7, #6
 8004ba4:	2156      	movs	r1, #86	@ 0x56
 8004ba6:	8812      	ldrh	r2, [r2, #0]
 8004ba8:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	689a      	ldr	r2, [r3, #8]
 8004bae:	2380      	movs	r3, #128	@ 0x80
 8004bb0:	015b      	lsls	r3, r3, #5
 8004bb2:	429a      	cmp	r2, r3
 8004bb4:	d108      	bne.n	8004bc8 <HAL_UART_Transmit+0x98>
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	691b      	ldr	r3, [r3, #16]
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d104      	bne.n	8004bc8 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004bc2:	68bb      	ldr	r3, [r7, #8]
 8004bc4:	61bb      	str	r3, [r7, #24]
 8004bc6:	e003      	b.n	8004bd0 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8004bc8:	68bb      	ldr	r3, [r7, #8]
 8004bca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004bcc:	2300      	movs	r3, #0
 8004bce:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004bd0:	e030      	b.n	8004c34 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004bd2:	697a      	ldr	r2, [r7, #20]
 8004bd4:	68f8      	ldr	r0, [r7, #12]
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	9300      	str	r3, [sp, #0]
 8004bda:	0013      	movs	r3, r2
 8004bdc:	2200      	movs	r2, #0
 8004bde:	2180      	movs	r1, #128	@ 0x80
 8004be0:	f000 fb12 	bl	8005208 <UART_WaitOnFlagUntilTimeout>
 8004be4:	1e03      	subs	r3, r0, #0
 8004be6:	d005      	beq.n	8004bf4 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	2288      	movs	r2, #136	@ 0x88
 8004bec:	2120      	movs	r1, #32
 8004bee:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004bf0:	2303      	movs	r3, #3
 8004bf2:	e03d      	b.n	8004c70 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8004bf4:	69fb      	ldr	r3, [r7, #28]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d10b      	bne.n	8004c12 <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004bfa:	69bb      	ldr	r3, [r7, #24]
 8004bfc:	881b      	ldrh	r3, [r3, #0]
 8004bfe:	001a      	movs	r2, r3
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	05d2      	lsls	r2, r2, #23
 8004c06:	0dd2      	lsrs	r2, r2, #23
 8004c08:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004c0a:	69bb      	ldr	r3, [r7, #24]
 8004c0c:	3302      	adds	r3, #2
 8004c0e:	61bb      	str	r3, [r7, #24]
 8004c10:	e007      	b.n	8004c22 <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004c12:	69fb      	ldr	r3, [r7, #28]
 8004c14:	781a      	ldrb	r2, [r3, #0]
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004c1c:	69fb      	ldr	r3, [r7, #28]
 8004c1e:	3301      	adds	r3, #1
 8004c20:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	2256      	movs	r2, #86	@ 0x56
 8004c26:	5a9b      	ldrh	r3, [r3, r2]
 8004c28:	b29b      	uxth	r3, r3
 8004c2a:	3b01      	subs	r3, #1
 8004c2c:	b299      	uxth	r1, r3
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	2256      	movs	r2, #86	@ 0x56
 8004c32:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	2256      	movs	r2, #86	@ 0x56
 8004c38:	5a9b      	ldrh	r3, [r3, r2]
 8004c3a:	b29b      	uxth	r3, r3
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d1c8      	bne.n	8004bd2 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004c40:	697a      	ldr	r2, [r7, #20]
 8004c42:	68f8      	ldr	r0, [r7, #12]
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	9300      	str	r3, [sp, #0]
 8004c48:	0013      	movs	r3, r2
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	2140      	movs	r1, #64	@ 0x40
 8004c4e:	f000 fadb 	bl	8005208 <UART_WaitOnFlagUntilTimeout>
 8004c52:	1e03      	subs	r3, r0, #0
 8004c54:	d005      	beq.n	8004c62 <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	2288      	movs	r2, #136	@ 0x88
 8004c5a:	2120      	movs	r1, #32
 8004c5c:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8004c5e:	2303      	movs	r3, #3
 8004c60:	e006      	b.n	8004c70 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	2288      	movs	r2, #136	@ 0x88
 8004c66:	2120      	movs	r1, #32
 8004c68:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	e000      	b.n	8004c70 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8004c6e:	2302      	movs	r3, #2
  }
}
 8004c70:	0018      	movs	r0, r3
 8004c72:	46bd      	mov	sp, r7
 8004c74:	b008      	add	sp, #32
 8004c76:	bd80      	pop	{r7, pc}

08004c78 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004c78:	b580      	push	{r7, lr}
 8004c7a:	b088      	sub	sp, #32
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004c80:	231a      	movs	r3, #26
 8004c82:	18fb      	adds	r3, r7, r3
 8004c84:	2200      	movs	r2, #0
 8004c86:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	689a      	ldr	r2, [r3, #8]
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	691b      	ldr	r3, [r3, #16]
 8004c90:	431a      	orrs	r2, r3
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	695b      	ldr	r3, [r3, #20]
 8004c96:	431a      	orrs	r2, r3
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	69db      	ldr	r3, [r3, #28]
 8004c9c:	4313      	orrs	r3, r2
 8004c9e:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	4aa1      	ldr	r2, [pc, #644]	@ (8004f2c <UART_SetConfig+0x2b4>)
 8004ca8:	4013      	ands	r3, r2
 8004caa:	0019      	movs	r1, r3
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	69fa      	ldr	r2, [r7, #28]
 8004cb2:	430a      	orrs	r2, r1
 8004cb4:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	685b      	ldr	r3, [r3, #4]
 8004cbc:	4a9c      	ldr	r2, [pc, #624]	@ (8004f30 <UART_SetConfig+0x2b8>)
 8004cbe:	4013      	ands	r3, r2
 8004cc0:	0019      	movs	r1, r3
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	68da      	ldr	r2, [r3, #12]
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	430a      	orrs	r2, r1
 8004ccc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	699b      	ldr	r3, [r3, #24]
 8004cd2:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6a1b      	ldr	r3, [r3, #32]
 8004cd8:	69fa      	ldr	r2, [r7, #28]
 8004cda:	4313      	orrs	r3, r2
 8004cdc:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	689b      	ldr	r3, [r3, #8]
 8004ce4:	4a93      	ldr	r2, [pc, #588]	@ (8004f34 <UART_SetConfig+0x2bc>)
 8004ce6:	4013      	ands	r3, r2
 8004ce8:	0019      	movs	r1, r3
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	69fa      	ldr	r2, [r7, #28]
 8004cf0:	430a      	orrs	r2, r1
 8004cf2:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cfa:	220f      	movs	r2, #15
 8004cfc:	4393      	bics	r3, r2
 8004cfe:	0019      	movs	r1, r3
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	430a      	orrs	r2, r1
 8004d0a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	4a89      	ldr	r2, [pc, #548]	@ (8004f38 <UART_SetConfig+0x2c0>)
 8004d12:	4293      	cmp	r3, r2
 8004d14:	d127      	bne.n	8004d66 <UART_SetConfig+0xee>
 8004d16:	4b89      	ldr	r3, [pc, #548]	@ (8004f3c <UART_SetConfig+0x2c4>)
 8004d18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d1a:	2203      	movs	r2, #3
 8004d1c:	4013      	ands	r3, r2
 8004d1e:	2b03      	cmp	r3, #3
 8004d20:	d017      	beq.n	8004d52 <UART_SetConfig+0xda>
 8004d22:	d81b      	bhi.n	8004d5c <UART_SetConfig+0xe4>
 8004d24:	2b02      	cmp	r3, #2
 8004d26:	d00a      	beq.n	8004d3e <UART_SetConfig+0xc6>
 8004d28:	d818      	bhi.n	8004d5c <UART_SetConfig+0xe4>
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d002      	beq.n	8004d34 <UART_SetConfig+0xbc>
 8004d2e:	2b01      	cmp	r3, #1
 8004d30:	d00a      	beq.n	8004d48 <UART_SetConfig+0xd0>
 8004d32:	e013      	b.n	8004d5c <UART_SetConfig+0xe4>
 8004d34:	231b      	movs	r3, #27
 8004d36:	18fb      	adds	r3, r7, r3
 8004d38:	2200      	movs	r2, #0
 8004d3a:	701a      	strb	r2, [r3, #0]
 8004d3c:	e021      	b.n	8004d82 <UART_SetConfig+0x10a>
 8004d3e:	231b      	movs	r3, #27
 8004d40:	18fb      	adds	r3, r7, r3
 8004d42:	2202      	movs	r2, #2
 8004d44:	701a      	strb	r2, [r3, #0]
 8004d46:	e01c      	b.n	8004d82 <UART_SetConfig+0x10a>
 8004d48:	231b      	movs	r3, #27
 8004d4a:	18fb      	adds	r3, r7, r3
 8004d4c:	2204      	movs	r2, #4
 8004d4e:	701a      	strb	r2, [r3, #0]
 8004d50:	e017      	b.n	8004d82 <UART_SetConfig+0x10a>
 8004d52:	231b      	movs	r3, #27
 8004d54:	18fb      	adds	r3, r7, r3
 8004d56:	2208      	movs	r2, #8
 8004d58:	701a      	strb	r2, [r3, #0]
 8004d5a:	e012      	b.n	8004d82 <UART_SetConfig+0x10a>
 8004d5c:	231b      	movs	r3, #27
 8004d5e:	18fb      	adds	r3, r7, r3
 8004d60:	2210      	movs	r2, #16
 8004d62:	701a      	strb	r2, [r3, #0]
 8004d64:	e00d      	b.n	8004d82 <UART_SetConfig+0x10a>
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	4a75      	ldr	r2, [pc, #468]	@ (8004f40 <UART_SetConfig+0x2c8>)
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	d104      	bne.n	8004d7a <UART_SetConfig+0x102>
 8004d70:	231b      	movs	r3, #27
 8004d72:	18fb      	adds	r3, r7, r3
 8004d74:	2200      	movs	r2, #0
 8004d76:	701a      	strb	r2, [r3, #0]
 8004d78:	e003      	b.n	8004d82 <UART_SetConfig+0x10a>
 8004d7a:	231b      	movs	r3, #27
 8004d7c:	18fb      	adds	r3, r7, r3
 8004d7e:	2210      	movs	r2, #16
 8004d80:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	69da      	ldr	r2, [r3, #28]
 8004d86:	2380      	movs	r3, #128	@ 0x80
 8004d88:	021b      	lsls	r3, r3, #8
 8004d8a:	429a      	cmp	r2, r3
 8004d8c:	d000      	beq.n	8004d90 <UART_SetConfig+0x118>
 8004d8e:	e065      	b.n	8004e5c <UART_SetConfig+0x1e4>
  {
    switch (clocksource)
 8004d90:	231b      	movs	r3, #27
 8004d92:	18fb      	adds	r3, r7, r3
 8004d94:	781b      	ldrb	r3, [r3, #0]
 8004d96:	2b08      	cmp	r3, #8
 8004d98:	d015      	beq.n	8004dc6 <UART_SetConfig+0x14e>
 8004d9a:	dc18      	bgt.n	8004dce <UART_SetConfig+0x156>
 8004d9c:	2b04      	cmp	r3, #4
 8004d9e:	d00d      	beq.n	8004dbc <UART_SetConfig+0x144>
 8004da0:	dc15      	bgt.n	8004dce <UART_SetConfig+0x156>
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d002      	beq.n	8004dac <UART_SetConfig+0x134>
 8004da6:	2b02      	cmp	r3, #2
 8004da8:	d005      	beq.n	8004db6 <UART_SetConfig+0x13e>
 8004daa:	e010      	b.n	8004dce <UART_SetConfig+0x156>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004dac:	f7ff fac8 	bl	8004340 <HAL_RCC_GetPCLK1Freq>
 8004db0:	0003      	movs	r3, r0
 8004db2:	617b      	str	r3, [r7, #20]
        break;
 8004db4:	e012      	b.n	8004ddc <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004db6:	4b63      	ldr	r3, [pc, #396]	@ (8004f44 <UART_SetConfig+0x2cc>)
 8004db8:	617b      	str	r3, [r7, #20]
        break;
 8004dba:	e00f      	b.n	8004ddc <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004dbc:	f7ff fa34 	bl	8004228 <HAL_RCC_GetSysClockFreq>
 8004dc0:	0003      	movs	r3, r0
 8004dc2:	617b      	str	r3, [r7, #20]
        break;
 8004dc4:	e00a      	b.n	8004ddc <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004dc6:	2380      	movs	r3, #128	@ 0x80
 8004dc8:	021b      	lsls	r3, r3, #8
 8004dca:	617b      	str	r3, [r7, #20]
        break;
 8004dcc:	e006      	b.n	8004ddc <UART_SetConfig+0x164>
      default:
        pclk = 0U;
 8004dce:	2300      	movs	r3, #0
 8004dd0:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004dd2:	231a      	movs	r3, #26
 8004dd4:	18fb      	adds	r3, r7, r3
 8004dd6:	2201      	movs	r2, #1
 8004dd8:	701a      	strb	r2, [r3, #0]
        break;
 8004dda:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004ddc:	697b      	ldr	r3, [r7, #20]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d100      	bne.n	8004de4 <UART_SetConfig+0x16c>
 8004de2:	e08d      	b.n	8004f00 <UART_SetConfig+0x288>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004de8:	4b57      	ldr	r3, [pc, #348]	@ (8004f48 <UART_SetConfig+0x2d0>)
 8004dea:	0052      	lsls	r2, r2, #1
 8004dec:	5ad3      	ldrh	r3, [r2, r3]
 8004dee:	0019      	movs	r1, r3
 8004df0:	6978      	ldr	r0, [r7, #20]
 8004df2:	f7fb f98d 	bl	8000110 <__udivsi3>
 8004df6:	0003      	movs	r3, r0
 8004df8:	005a      	lsls	r2, r3, #1
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	685b      	ldr	r3, [r3, #4]
 8004dfe:	085b      	lsrs	r3, r3, #1
 8004e00:	18d2      	adds	r2, r2, r3
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	685b      	ldr	r3, [r3, #4]
 8004e06:	0019      	movs	r1, r3
 8004e08:	0010      	movs	r0, r2
 8004e0a:	f7fb f981 	bl	8000110 <__udivsi3>
 8004e0e:	0003      	movs	r3, r0
 8004e10:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004e12:	693b      	ldr	r3, [r7, #16]
 8004e14:	2b0f      	cmp	r3, #15
 8004e16:	d91c      	bls.n	8004e52 <UART_SetConfig+0x1da>
 8004e18:	693a      	ldr	r2, [r7, #16]
 8004e1a:	2380      	movs	r3, #128	@ 0x80
 8004e1c:	025b      	lsls	r3, r3, #9
 8004e1e:	429a      	cmp	r2, r3
 8004e20:	d217      	bcs.n	8004e52 <UART_SetConfig+0x1da>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004e22:	693b      	ldr	r3, [r7, #16]
 8004e24:	b29a      	uxth	r2, r3
 8004e26:	200e      	movs	r0, #14
 8004e28:	183b      	adds	r3, r7, r0
 8004e2a:	210f      	movs	r1, #15
 8004e2c:	438a      	bics	r2, r1
 8004e2e:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004e30:	693b      	ldr	r3, [r7, #16]
 8004e32:	085b      	lsrs	r3, r3, #1
 8004e34:	b29b      	uxth	r3, r3
 8004e36:	2207      	movs	r2, #7
 8004e38:	4013      	ands	r3, r2
 8004e3a:	b299      	uxth	r1, r3
 8004e3c:	183b      	adds	r3, r7, r0
 8004e3e:	183a      	adds	r2, r7, r0
 8004e40:	8812      	ldrh	r2, [r2, #0]
 8004e42:	430a      	orrs	r2, r1
 8004e44:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	183a      	adds	r2, r7, r0
 8004e4c:	8812      	ldrh	r2, [r2, #0]
 8004e4e:	60da      	str	r2, [r3, #12]
 8004e50:	e056      	b.n	8004f00 <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 8004e52:	231a      	movs	r3, #26
 8004e54:	18fb      	adds	r3, r7, r3
 8004e56:	2201      	movs	r2, #1
 8004e58:	701a      	strb	r2, [r3, #0]
 8004e5a:	e051      	b.n	8004f00 <UART_SetConfig+0x288>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004e5c:	231b      	movs	r3, #27
 8004e5e:	18fb      	adds	r3, r7, r3
 8004e60:	781b      	ldrb	r3, [r3, #0]
 8004e62:	2b08      	cmp	r3, #8
 8004e64:	d015      	beq.n	8004e92 <UART_SetConfig+0x21a>
 8004e66:	dc18      	bgt.n	8004e9a <UART_SetConfig+0x222>
 8004e68:	2b04      	cmp	r3, #4
 8004e6a:	d00d      	beq.n	8004e88 <UART_SetConfig+0x210>
 8004e6c:	dc15      	bgt.n	8004e9a <UART_SetConfig+0x222>
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d002      	beq.n	8004e78 <UART_SetConfig+0x200>
 8004e72:	2b02      	cmp	r3, #2
 8004e74:	d005      	beq.n	8004e82 <UART_SetConfig+0x20a>
 8004e76:	e010      	b.n	8004e9a <UART_SetConfig+0x222>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e78:	f7ff fa62 	bl	8004340 <HAL_RCC_GetPCLK1Freq>
 8004e7c:	0003      	movs	r3, r0
 8004e7e:	617b      	str	r3, [r7, #20]
        break;
 8004e80:	e012      	b.n	8004ea8 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004e82:	4b30      	ldr	r3, [pc, #192]	@ (8004f44 <UART_SetConfig+0x2cc>)
 8004e84:	617b      	str	r3, [r7, #20]
        break;
 8004e86:	e00f      	b.n	8004ea8 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004e88:	f7ff f9ce 	bl	8004228 <HAL_RCC_GetSysClockFreq>
 8004e8c:	0003      	movs	r3, r0
 8004e8e:	617b      	str	r3, [r7, #20]
        break;
 8004e90:	e00a      	b.n	8004ea8 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004e92:	2380      	movs	r3, #128	@ 0x80
 8004e94:	021b      	lsls	r3, r3, #8
 8004e96:	617b      	str	r3, [r7, #20]
        break;
 8004e98:	e006      	b.n	8004ea8 <UART_SetConfig+0x230>
      default:
        pclk = 0U;
 8004e9a:	2300      	movs	r3, #0
 8004e9c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004e9e:	231a      	movs	r3, #26
 8004ea0:	18fb      	adds	r3, r7, r3
 8004ea2:	2201      	movs	r2, #1
 8004ea4:	701a      	strb	r2, [r3, #0]
        break;
 8004ea6:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8004ea8:	697b      	ldr	r3, [r7, #20]
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d028      	beq.n	8004f00 <UART_SetConfig+0x288>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004eb2:	4b25      	ldr	r3, [pc, #148]	@ (8004f48 <UART_SetConfig+0x2d0>)
 8004eb4:	0052      	lsls	r2, r2, #1
 8004eb6:	5ad3      	ldrh	r3, [r2, r3]
 8004eb8:	0019      	movs	r1, r3
 8004eba:	6978      	ldr	r0, [r7, #20]
 8004ebc:	f7fb f928 	bl	8000110 <__udivsi3>
 8004ec0:	0003      	movs	r3, r0
 8004ec2:	001a      	movs	r2, r3
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	685b      	ldr	r3, [r3, #4]
 8004ec8:	085b      	lsrs	r3, r3, #1
 8004eca:	18d2      	adds	r2, r2, r3
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	685b      	ldr	r3, [r3, #4]
 8004ed0:	0019      	movs	r1, r3
 8004ed2:	0010      	movs	r0, r2
 8004ed4:	f7fb f91c 	bl	8000110 <__udivsi3>
 8004ed8:	0003      	movs	r3, r0
 8004eda:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004edc:	693b      	ldr	r3, [r7, #16]
 8004ede:	2b0f      	cmp	r3, #15
 8004ee0:	d90a      	bls.n	8004ef8 <UART_SetConfig+0x280>
 8004ee2:	693a      	ldr	r2, [r7, #16]
 8004ee4:	2380      	movs	r3, #128	@ 0x80
 8004ee6:	025b      	lsls	r3, r3, #9
 8004ee8:	429a      	cmp	r2, r3
 8004eea:	d205      	bcs.n	8004ef8 <UART_SetConfig+0x280>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004eec:	693b      	ldr	r3, [r7, #16]
 8004eee:	b29a      	uxth	r2, r3
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	60da      	str	r2, [r3, #12]
 8004ef6:	e003      	b.n	8004f00 <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 8004ef8:	231a      	movs	r3, #26
 8004efa:	18fb      	adds	r3, r7, r3
 8004efc:	2201      	movs	r2, #1
 8004efe:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	226a      	movs	r2, #106	@ 0x6a
 8004f04:	2101      	movs	r1, #1
 8004f06:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2268      	movs	r2, #104	@ 0x68
 8004f0c:	2101      	movs	r1, #1
 8004f0e:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2200      	movs	r2, #0
 8004f14:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2200      	movs	r2, #0
 8004f1a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8004f1c:	231a      	movs	r3, #26
 8004f1e:	18fb      	adds	r3, r7, r3
 8004f20:	781b      	ldrb	r3, [r3, #0]
}
 8004f22:	0018      	movs	r0, r3
 8004f24:	46bd      	mov	sp, r7
 8004f26:	b008      	add	sp, #32
 8004f28:	bd80      	pop	{r7, pc}
 8004f2a:	46c0      	nop			@ (mov r8, r8)
 8004f2c:	cfff69f3 	.word	0xcfff69f3
 8004f30:	ffffcfff 	.word	0xffffcfff
 8004f34:	11fff4ff 	.word	0x11fff4ff
 8004f38:	40013800 	.word	0x40013800
 8004f3c:	40021000 	.word	0x40021000
 8004f40:	40004400 	.word	0x40004400
 8004f44:	00f42400 	.word	0x00f42400
 8004f48:	08006634 	.word	0x08006634

08004f4c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b082      	sub	sp, #8
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f58:	2208      	movs	r2, #8
 8004f5a:	4013      	ands	r3, r2
 8004f5c:	d00b      	beq.n	8004f76 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	685b      	ldr	r3, [r3, #4]
 8004f64:	4a4a      	ldr	r2, [pc, #296]	@ (8005090 <UART_AdvFeatureConfig+0x144>)
 8004f66:	4013      	ands	r3, r2
 8004f68:	0019      	movs	r1, r3
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	430a      	orrs	r2, r1
 8004f74:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f7a:	2201      	movs	r2, #1
 8004f7c:	4013      	ands	r3, r2
 8004f7e:	d00b      	beq.n	8004f98 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	685b      	ldr	r3, [r3, #4]
 8004f86:	4a43      	ldr	r2, [pc, #268]	@ (8005094 <UART_AdvFeatureConfig+0x148>)
 8004f88:	4013      	ands	r3, r2
 8004f8a:	0019      	movs	r1, r3
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	430a      	orrs	r2, r1
 8004f96:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f9c:	2202      	movs	r2, #2
 8004f9e:	4013      	ands	r3, r2
 8004fa0:	d00b      	beq.n	8004fba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	685b      	ldr	r3, [r3, #4]
 8004fa8:	4a3b      	ldr	r2, [pc, #236]	@ (8005098 <UART_AdvFeatureConfig+0x14c>)
 8004faa:	4013      	ands	r3, r2
 8004fac:	0019      	movs	r1, r3
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	430a      	orrs	r2, r1
 8004fb8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fbe:	2204      	movs	r2, #4
 8004fc0:	4013      	ands	r3, r2
 8004fc2:	d00b      	beq.n	8004fdc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	685b      	ldr	r3, [r3, #4]
 8004fca:	4a34      	ldr	r2, [pc, #208]	@ (800509c <UART_AdvFeatureConfig+0x150>)
 8004fcc:	4013      	ands	r3, r2
 8004fce:	0019      	movs	r1, r3
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	430a      	orrs	r2, r1
 8004fda:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fe0:	2210      	movs	r2, #16
 8004fe2:	4013      	ands	r3, r2
 8004fe4:	d00b      	beq.n	8004ffe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	689b      	ldr	r3, [r3, #8]
 8004fec:	4a2c      	ldr	r2, [pc, #176]	@ (80050a0 <UART_AdvFeatureConfig+0x154>)
 8004fee:	4013      	ands	r3, r2
 8004ff0:	0019      	movs	r1, r3
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	430a      	orrs	r2, r1
 8004ffc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005002:	2220      	movs	r2, #32
 8005004:	4013      	ands	r3, r2
 8005006:	d00b      	beq.n	8005020 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	689b      	ldr	r3, [r3, #8]
 800500e:	4a25      	ldr	r2, [pc, #148]	@ (80050a4 <UART_AdvFeatureConfig+0x158>)
 8005010:	4013      	ands	r3, r2
 8005012:	0019      	movs	r1, r3
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	430a      	orrs	r2, r1
 800501e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005024:	2240      	movs	r2, #64	@ 0x40
 8005026:	4013      	ands	r3, r2
 8005028:	d01d      	beq.n	8005066 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	685b      	ldr	r3, [r3, #4]
 8005030:	4a1d      	ldr	r2, [pc, #116]	@ (80050a8 <UART_AdvFeatureConfig+0x15c>)
 8005032:	4013      	ands	r3, r2
 8005034:	0019      	movs	r1, r3
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	430a      	orrs	r2, r1
 8005040:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005046:	2380      	movs	r3, #128	@ 0x80
 8005048:	035b      	lsls	r3, r3, #13
 800504a:	429a      	cmp	r2, r3
 800504c:	d10b      	bne.n	8005066 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	685b      	ldr	r3, [r3, #4]
 8005054:	4a15      	ldr	r2, [pc, #84]	@ (80050ac <UART_AdvFeatureConfig+0x160>)
 8005056:	4013      	ands	r3, r2
 8005058:	0019      	movs	r1, r3
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	430a      	orrs	r2, r1
 8005064:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800506a:	2280      	movs	r2, #128	@ 0x80
 800506c:	4013      	ands	r3, r2
 800506e:	d00b      	beq.n	8005088 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	685b      	ldr	r3, [r3, #4]
 8005076:	4a0e      	ldr	r2, [pc, #56]	@ (80050b0 <UART_AdvFeatureConfig+0x164>)
 8005078:	4013      	ands	r3, r2
 800507a:	0019      	movs	r1, r3
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	430a      	orrs	r2, r1
 8005086:	605a      	str	r2, [r3, #4]
  }
}
 8005088:	46c0      	nop			@ (mov r8, r8)
 800508a:	46bd      	mov	sp, r7
 800508c:	b002      	add	sp, #8
 800508e:	bd80      	pop	{r7, pc}
 8005090:	ffff7fff 	.word	0xffff7fff
 8005094:	fffdffff 	.word	0xfffdffff
 8005098:	fffeffff 	.word	0xfffeffff
 800509c:	fffbffff 	.word	0xfffbffff
 80050a0:	ffffefff 	.word	0xffffefff
 80050a4:	ffffdfff 	.word	0xffffdfff
 80050a8:	ffefffff 	.word	0xffefffff
 80050ac:	ff9fffff 	.word	0xff9fffff
 80050b0:	fff7ffff 	.word	0xfff7ffff

080050b4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80050b4:	b580      	push	{r7, lr}
 80050b6:	b092      	sub	sp, #72	@ 0x48
 80050b8:	af02      	add	r7, sp, #8
 80050ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2290      	movs	r2, #144	@ 0x90
 80050c0:	2100      	movs	r1, #0
 80050c2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80050c4:	f7fc fbac 	bl	8001820 <HAL_GetTick>
 80050c8:	0003      	movs	r3, r0
 80050ca:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	2208      	movs	r2, #8
 80050d4:	4013      	ands	r3, r2
 80050d6:	2b08      	cmp	r3, #8
 80050d8:	d12d      	bne.n	8005136 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80050da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80050dc:	2280      	movs	r2, #128	@ 0x80
 80050de:	0391      	lsls	r1, r2, #14
 80050e0:	6878      	ldr	r0, [r7, #4]
 80050e2:	4a47      	ldr	r2, [pc, #284]	@ (8005200 <UART_CheckIdleState+0x14c>)
 80050e4:	9200      	str	r2, [sp, #0]
 80050e6:	2200      	movs	r2, #0
 80050e8:	f000 f88e 	bl	8005208 <UART_WaitOnFlagUntilTimeout>
 80050ec:	1e03      	subs	r3, r0, #0
 80050ee:	d022      	beq.n	8005136 <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80050f0:	f3ef 8310 	mrs	r3, PRIMASK
 80050f4:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80050f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80050f8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80050fa:	2301      	movs	r3, #1
 80050fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80050fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005100:	f383 8810 	msr	PRIMASK, r3
}
 8005104:	46c0      	nop			@ (mov r8, r8)
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	681a      	ldr	r2, [r3, #0]
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	2180      	movs	r1, #128	@ 0x80
 8005112:	438a      	bics	r2, r1
 8005114:	601a      	str	r2, [r3, #0]
 8005116:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005118:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800511a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800511c:	f383 8810 	msr	PRIMASK, r3
}
 8005120:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2288      	movs	r2, #136	@ 0x88
 8005126:	2120      	movs	r1, #32
 8005128:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	2284      	movs	r2, #132	@ 0x84
 800512e:	2100      	movs	r1, #0
 8005130:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005132:	2303      	movs	r3, #3
 8005134:	e060      	b.n	80051f8 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	2204      	movs	r2, #4
 800513e:	4013      	ands	r3, r2
 8005140:	2b04      	cmp	r3, #4
 8005142:	d146      	bne.n	80051d2 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005144:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005146:	2280      	movs	r2, #128	@ 0x80
 8005148:	03d1      	lsls	r1, r2, #15
 800514a:	6878      	ldr	r0, [r7, #4]
 800514c:	4a2c      	ldr	r2, [pc, #176]	@ (8005200 <UART_CheckIdleState+0x14c>)
 800514e:	9200      	str	r2, [sp, #0]
 8005150:	2200      	movs	r2, #0
 8005152:	f000 f859 	bl	8005208 <UART_WaitOnFlagUntilTimeout>
 8005156:	1e03      	subs	r3, r0, #0
 8005158:	d03b      	beq.n	80051d2 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800515a:	f3ef 8310 	mrs	r3, PRIMASK
 800515e:	60fb      	str	r3, [r7, #12]
  return(result);
 8005160:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005162:	637b      	str	r3, [r7, #52]	@ 0x34
 8005164:	2301      	movs	r3, #1
 8005166:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005168:	693b      	ldr	r3, [r7, #16]
 800516a:	f383 8810 	msr	PRIMASK, r3
}
 800516e:	46c0      	nop			@ (mov r8, r8)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	681a      	ldr	r2, [r3, #0]
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	4922      	ldr	r1, [pc, #136]	@ (8005204 <UART_CheckIdleState+0x150>)
 800517c:	400a      	ands	r2, r1
 800517e:	601a      	str	r2, [r3, #0]
 8005180:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005182:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005184:	697b      	ldr	r3, [r7, #20]
 8005186:	f383 8810 	msr	PRIMASK, r3
}
 800518a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800518c:	f3ef 8310 	mrs	r3, PRIMASK
 8005190:	61bb      	str	r3, [r7, #24]
  return(result);
 8005192:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005194:	633b      	str	r3, [r7, #48]	@ 0x30
 8005196:	2301      	movs	r3, #1
 8005198:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800519a:	69fb      	ldr	r3, [r7, #28]
 800519c:	f383 8810 	msr	PRIMASK, r3
}
 80051a0:	46c0      	nop			@ (mov r8, r8)
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	689a      	ldr	r2, [r3, #8]
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	2101      	movs	r1, #1
 80051ae:	438a      	bics	r2, r1
 80051b0:	609a      	str	r2, [r3, #8]
 80051b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051b4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051b6:	6a3b      	ldr	r3, [r7, #32]
 80051b8:	f383 8810 	msr	PRIMASK, r3
}
 80051bc:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	228c      	movs	r2, #140	@ 0x8c
 80051c2:	2120      	movs	r1, #32
 80051c4:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	2284      	movs	r2, #132	@ 0x84
 80051ca:	2100      	movs	r1, #0
 80051cc:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80051ce:	2303      	movs	r3, #3
 80051d0:	e012      	b.n	80051f8 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	2288      	movs	r2, #136	@ 0x88
 80051d6:	2120      	movs	r1, #32
 80051d8:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	228c      	movs	r2, #140	@ 0x8c
 80051de:	2120      	movs	r1, #32
 80051e0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2200      	movs	r2, #0
 80051e6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2200      	movs	r2, #0
 80051ec:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	2284      	movs	r2, #132	@ 0x84
 80051f2:	2100      	movs	r1, #0
 80051f4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80051f6:	2300      	movs	r3, #0
}
 80051f8:	0018      	movs	r0, r3
 80051fa:	46bd      	mov	sp, r7
 80051fc:	b010      	add	sp, #64	@ 0x40
 80051fe:	bd80      	pop	{r7, pc}
 8005200:	01ffffff 	.word	0x01ffffff
 8005204:	fffffedf 	.word	0xfffffedf

08005208 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005208:	b580      	push	{r7, lr}
 800520a:	b084      	sub	sp, #16
 800520c:	af00      	add	r7, sp, #0
 800520e:	60f8      	str	r0, [r7, #12]
 8005210:	60b9      	str	r1, [r7, #8]
 8005212:	603b      	str	r3, [r7, #0]
 8005214:	1dfb      	adds	r3, r7, #7
 8005216:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005218:	e051      	b.n	80052be <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800521a:	69bb      	ldr	r3, [r7, #24]
 800521c:	3301      	adds	r3, #1
 800521e:	d04e      	beq.n	80052be <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005220:	f7fc fafe 	bl	8001820 <HAL_GetTick>
 8005224:	0002      	movs	r2, r0
 8005226:	683b      	ldr	r3, [r7, #0]
 8005228:	1ad3      	subs	r3, r2, r3
 800522a:	69ba      	ldr	r2, [r7, #24]
 800522c:	429a      	cmp	r2, r3
 800522e:	d302      	bcc.n	8005236 <UART_WaitOnFlagUntilTimeout+0x2e>
 8005230:	69bb      	ldr	r3, [r7, #24]
 8005232:	2b00      	cmp	r3, #0
 8005234:	d101      	bne.n	800523a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8005236:	2303      	movs	r3, #3
 8005238:	e051      	b.n	80052de <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	2204      	movs	r2, #4
 8005242:	4013      	ands	r3, r2
 8005244:	d03b      	beq.n	80052be <UART_WaitOnFlagUntilTimeout+0xb6>
 8005246:	68bb      	ldr	r3, [r7, #8]
 8005248:	2b80      	cmp	r3, #128	@ 0x80
 800524a:	d038      	beq.n	80052be <UART_WaitOnFlagUntilTimeout+0xb6>
 800524c:	68bb      	ldr	r3, [r7, #8]
 800524e:	2b40      	cmp	r3, #64	@ 0x40
 8005250:	d035      	beq.n	80052be <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	69db      	ldr	r3, [r3, #28]
 8005258:	2208      	movs	r2, #8
 800525a:	4013      	ands	r3, r2
 800525c:	2b08      	cmp	r3, #8
 800525e:	d111      	bne.n	8005284 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	2208      	movs	r2, #8
 8005266:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	0018      	movs	r0, r3
 800526c:	f000 f83c 	bl	80052e8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	2290      	movs	r2, #144	@ 0x90
 8005274:	2108      	movs	r1, #8
 8005276:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	2284      	movs	r2, #132	@ 0x84
 800527c:	2100      	movs	r1, #0
 800527e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8005280:	2301      	movs	r3, #1
 8005282:	e02c      	b.n	80052de <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	69da      	ldr	r2, [r3, #28]
 800528a:	2380      	movs	r3, #128	@ 0x80
 800528c:	011b      	lsls	r3, r3, #4
 800528e:	401a      	ands	r2, r3
 8005290:	2380      	movs	r3, #128	@ 0x80
 8005292:	011b      	lsls	r3, r3, #4
 8005294:	429a      	cmp	r2, r3
 8005296:	d112      	bne.n	80052be <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	2280      	movs	r2, #128	@ 0x80
 800529e:	0112      	lsls	r2, r2, #4
 80052a0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	0018      	movs	r0, r3
 80052a6:	f000 f81f 	bl	80052e8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	2290      	movs	r2, #144	@ 0x90
 80052ae:	2120      	movs	r1, #32
 80052b0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	2284      	movs	r2, #132	@ 0x84
 80052b6:	2100      	movs	r1, #0
 80052b8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80052ba:	2303      	movs	r3, #3
 80052bc:	e00f      	b.n	80052de <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	69db      	ldr	r3, [r3, #28]
 80052c4:	68ba      	ldr	r2, [r7, #8]
 80052c6:	4013      	ands	r3, r2
 80052c8:	68ba      	ldr	r2, [r7, #8]
 80052ca:	1ad3      	subs	r3, r2, r3
 80052cc:	425a      	negs	r2, r3
 80052ce:	4153      	adcs	r3, r2
 80052d0:	b2db      	uxtb	r3, r3
 80052d2:	001a      	movs	r2, r3
 80052d4:	1dfb      	adds	r3, r7, #7
 80052d6:	781b      	ldrb	r3, [r3, #0]
 80052d8:	429a      	cmp	r2, r3
 80052da:	d09e      	beq.n	800521a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80052dc:	2300      	movs	r3, #0
}
 80052de:	0018      	movs	r0, r3
 80052e0:	46bd      	mov	sp, r7
 80052e2:	b004      	add	sp, #16
 80052e4:	bd80      	pop	{r7, pc}
	...

080052e8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80052e8:	b580      	push	{r7, lr}
 80052ea:	b08e      	sub	sp, #56	@ 0x38
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80052f0:	f3ef 8310 	mrs	r3, PRIMASK
 80052f4:	617b      	str	r3, [r7, #20]
  return(result);
 80052f6:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80052f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80052fa:	2301      	movs	r3, #1
 80052fc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80052fe:	69bb      	ldr	r3, [r7, #24]
 8005300:	f383 8810 	msr	PRIMASK, r3
}
 8005304:	46c0      	nop			@ (mov r8, r8)
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	681a      	ldr	r2, [r3, #0]
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	4926      	ldr	r1, [pc, #152]	@ (80053ac <UART_EndRxTransfer+0xc4>)
 8005312:	400a      	ands	r2, r1
 8005314:	601a      	str	r2, [r3, #0]
 8005316:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005318:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800531a:	69fb      	ldr	r3, [r7, #28]
 800531c:	f383 8810 	msr	PRIMASK, r3
}
 8005320:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005322:	f3ef 8310 	mrs	r3, PRIMASK
 8005326:	623b      	str	r3, [r7, #32]
  return(result);
 8005328:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800532a:	633b      	str	r3, [r7, #48]	@ 0x30
 800532c:	2301      	movs	r3, #1
 800532e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005332:	f383 8810 	msr	PRIMASK, r3
}
 8005336:	46c0      	nop			@ (mov r8, r8)
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	689a      	ldr	r2, [r3, #8]
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	491b      	ldr	r1, [pc, #108]	@ (80053b0 <UART_EndRxTransfer+0xc8>)
 8005344:	400a      	ands	r2, r1
 8005346:	609a      	str	r2, [r3, #8]
 8005348:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800534a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800534c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800534e:	f383 8810 	msr	PRIMASK, r3
}
 8005352:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005358:	2b01      	cmp	r3, #1
 800535a:	d118      	bne.n	800538e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800535c:	f3ef 8310 	mrs	r3, PRIMASK
 8005360:	60bb      	str	r3, [r7, #8]
  return(result);
 8005362:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005364:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005366:	2301      	movs	r3, #1
 8005368:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	f383 8810 	msr	PRIMASK, r3
}
 8005370:	46c0      	nop			@ (mov r8, r8)
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	681a      	ldr	r2, [r3, #0]
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	2110      	movs	r1, #16
 800537e:	438a      	bics	r2, r1
 8005380:	601a      	str	r2, [r3, #0]
 8005382:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005384:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005386:	693b      	ldr	r3, [r7, #16]
 8005388:	f383 8810 	msr	PRIMASK, r3
}
 800538c:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	228c      	movs	r2, #140	@ 0x8c
 8005392:	2120      	movs	r1, #32
 8005394:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2200      	movs	r2, #0
 800539a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2200      	movs	r2, #0
 80053a0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80053a2:	46c0      	nop			@ (mov r8, r8)
 80053a4:	46bd      	mov	sp, r7
 80053a6:	b00e      	add	sp, #56	@ 0x38
 80053a8:	bd80      	pop	{r7, pc}
 80053aa:	46c0      	nop			@ (mov r8, r8)
 80053ac:	fffffedf 	.word	0xfffffedf
 80053b0:	effffffe 	.word	0xeffffffe

080053b4 <sniprintf>:
 80053b4:	b40c      	push	{r2, r3}
 80053b6:	b530      	push	{r4, r5, lr}
 80053b8:	4b18      	ldr	r3, [pc, #96]	@ (800541c <sniprintf+0x68>)
 80053ba:	000c      	movs	r4, r1
 80053bc:	681d      	ldr	r5, [r3, #0]
 80053be:	b09d      	sub	sp, #116	@ 0x74
 80053c0:	2900      	cmp	r1, #0
 80053c2:	da08      	bge.n	80053d6 <sniprintf+0x22>
 80053c4:	238b      	movs	r3, #139	@ 0x8b
 80053c6:	2001      	movs	r0, #1
 80053c8:	602b      	str	r3, [r5, #0]
 80053ca:	4240      	negs	r0, r0
 80053cc:	b01d      	add	sp, #116	@ 0x74
 80053ce:	bc30      	pop	{r4, r5}
 80053d0:	bc08      	pop	{r3}
 80053d2:	b002      	add	sp, #8
 80053d4:	4718      	bx	r3
 80053d6:	2382      	movs	r3, #130	@ 0x82
 80053d8:	466a      	mov	r2, sp
 80053da:	009b      	lsls	r3, r3, #2
 80053dc:	8293      	strh	r3, [r2, #20]
 80053de:	2300      	movs	r3, #0
 80053e0:	9002      	str	r0, [sp, #8]
 80053e2:	931b      	str	r3, [sp, #108]	@ 0x6c
 80053e4:	9006      	str	r0, [sp, #24]
 80053e6:	4299      	cmp	r1, r3
 80053e8:	d000      	beq.n	80053ec <sniprintf+0x38>
 80053ea:	1e4b      	subs	r3, r1, #1
 80053ec:	9304      	str	r3, [sp, #16]
 80053ee:	9307      	str	r3, [sp, #28]
 80053f0:	2301      	movs	r3, #1
 80053f2:	466a      	mov	r2, sp
 80053f4:	425b      	negs	r3, r3
 80053f6:	82d3      	strh	r3, [r2, #22]
 80053f8:	0028      	movs	r0, r5
 80053fa:	ab21      	add	r3, sp, #132	@ 0x84
 80053fc:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80053fe:	a902      	add	r1, sp, #8
 8005400:	9301      	str	r3, [sp, #4]
 8005402:	f000 f9a7 	bl	8005754 <_svfiprintf_r>
 8005406:	1c43      	adds	r3, r0, #1
 8005408:	da01      	bge.n	800540e <sniprintf+0x5a>
 800540a:	238b      	movs	r3, #139	@ 0x8b
 800540c:	602b      	str	r3, [r5, #0]
 800540e:	2c00      	cmp	r4, #0
 8005410:	d0dc      	beq.n	80053cc <sniprintf+0x18>
 8005412:	2200      	movs	r2, #0
 8005414:	9b02      	ldr	r3, [sp, #8]
 8005416:	701a      	strb	r2, [r3, #0]
 8005418:	e7d8      	b.n	80053cc <sniprintf+0x18>
 800541a:	46c0      	nop			@ (mov r8, r8)
 800541c:	2000000c 	.word	0x2000000c

08005420 <memset>:
 8005420:	0003      	movs	r3, r0
 8005422:	1882      	adds	r2, r0, r2
 8005424:	4293      	cmp	r3, r2
 8005426:	d100      	bne.n	800542a <memset+0xa>
 8005428:	4770      	bx	lr
 800542a:	7019      	strb	r1, [r3, #0]
 800542c:	3301      	adds	r3, #1
 800542e:	e7f9      	b.n	8005424 <memset+0x4>

08005430 <__errno>:
 8005430:	4b01      	ldr	r3, [pc, #4]	@ (8005438 <__errno+0x8>)
 8005432:	6818      	ldr	r0, [r3, #0]
 8005434:	4770      	bx	lr
 8005436:	46c0      	nop			@ (mov r8, r8)
 8005438:	2000000c 	.word	0x2000000c

0800543c <__libc_init_array>:
 800543c:	b570      	push	{r4, r5, r6, lr}
 800543e:	2600      	movs	r6, #0
 8005440:	4c0c      	ldr	r4, [pc, #48]	@ (8005474 <__libc_init_array+0x38>)
 8005442:	4d0d      	ldr	r5, [pc, #52]	@ (8005478 <__libc_init_array+0x3c>)
 8005444:	1b64      	subs	r4, r4, r5
 8005446:	10a4      	asrs	r4, r4, #2
 8005448:	42a6      	cmp	r6, r4
 800544a:	d109      	bne.n	8005460 <__libc_init_array+0x24>
 800544c:	2600      	movs	r6, #0
 800544e:	f000 fc63 	bl	8005d18 <_init>
 8005452:	4c0a      	ldr	r4, [pc, #40]	@ (800547c <__libc_init_array+0x40>)
 8005454:	4d0a      	ldr	r5, [pc, #40]	@ (8005480 <__libc_init_array+0x44>)
 8005456:	1b64      	subs	r4, r4, r5
 8005458:	10a4      	asrs	r4, r4, #2
 800545a:	42a6      	cmp	r6, r4
 800545c:	d105      	bne.n	800546a <__libc_init_array+0x2e>
 800545e:	bd70      	pop	{r4, r5, r6, pc}
 8005460:	00b3      	lsls	r3, r6, #2
 8005462:	58eb      	ldr	r3, [r5, r3]
 8005464:	4798      	blx	r3
 8005466:	3601      	adds	r6, #1
 8005468:	e7ee      	b.n	8005448 <__libc_init_array+0xc>
 800546a:	00b3      	lsls	r3, r6, #2
 800546c:	58eb      	ldr	r3, [r5, r3]
 800546e:	4798      	blx	r3
 8005470:	3601      	adds	r6, #1
 8005472:	e7f2      	b.n	800545a <__libc_init_array+0x1e>
 8005474:	08006680 	.word	0x08006680
 8005478:	08006680 	.word	0x08006680
 800547c:	08006684 	.word	0x08006684
 8005480:	08006680 	.word	0x08006680

08005484 <__retarget_lock_acquire_recursive>:
 8005484:	4770      	bx	lr

08005486 <__retarget_lock_release_recursive>:
 8005486:	4770      	bx	lr

08005488 <memcpy>:
 8005488:	2300      	movs	r3, #0
 800548a:	b510      	push	{r4, lr}
 800548c:	429a      	cmp	r2, r3
 800548e:	d100      	bne.n	8005492 <memcpy+0xa>
 8005490:	bd10      	pop	{r4, pc}
 8005492:	5ccc      	ldrb	r4, [r1, r3]
 8005494:	54c4      	strb	r4, [r0, r3]
 8005496:	3301      	adds	r3, #1
 8005498:	e7f8      	b.n	800548c <memcpy+0x4>
	...

0800549c <_free_r>:
 800549c:	b570      	push	{r4, r5, r6, lr}
 800549e:	0005      	movs	r5, r0
 80054a0:	1e0c      	subs	r4, r1, #0
 80054a2:	d010      	beq.n	80054c6 <_free_r+0x2a>
 80054a4:	3c04      	subs	r4, #4
 80054a6:	6823      	ldr	r3, [r4, #0]
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	da00      	bge.n	80054ae <_free_r+0x12>
 80054ac:	18e4      	adds	r4, r4, r3
 80054ae:	0028      	movs	r0, r5
 80054b0:	f000 f8e0 	bl	8005674 <__malloc_lock>
 80054b4:	4a1d      	ldr	r2, [pc, #116]	@ (800552c <_free_r+0x90>)
 80054b6:	6813      	ldr	r3, [r2, #0]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d105      	bne.n	80054c8 <_free_r+0x2c>
 80054bc:	6063      	str	r3, [r4, #4]
 80054be:	6014      	str	r4, [r2, #0]
 80054c0:	0028      	movs	r0, r5
 80054c2:	f000 f8df 	bl	8005684 <__malloc_unlock>
 80054c6:	bd70      	pop	{r4, r5, r6, pc}
 80054c8:	42a3      	cmp	r3, r4
 80054ca:	d908      	bls.n	80054de <_free_r+0x42>
 80054cc:	6820      	ldr	r0, [r4, #0]
 80054ce:	1821      	adds	r1, r4, r0
 80054d0:	428b      	cmp	r3, r1
 80054d2:	d1f3      	bne.n	80054bc <_free_r+0x20>
 80054d4:	6819      	ldr	r1, [r3, #0]
 80054d6:	685b      	ldr	r3, [r3, #4]
 80054d8:	1809      	adds	r1, r1, r0
 80054da:	6021      	str	r1, [r4, #0]
 80054dc:	e7ee      	b.n	80054bc <_free_r+0x20>
 80054de:	001a      	movs	r2, r3
 80054e0:	685b      	ldr	r3, [r3, #4]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d001      	beq.n	80054ea <_free_r+0x4e>
 80054e6:	42a3      	cmp	r3, r4
 80054e8:	d9f9      	bls.n	80054de <_free_r+0x42>
 80054ea:	6811      	ldr	r1, [r2, #0]
 80054ec:	1850      	adds	r0, r2, r1
 80054ee:	42a0      	cmp	r0, r4
 80054f0:	d10b      	bne.n	800550a <_free_r+0x6e>
 80054f2:	6820      	ldr	r0, [r4, #0]
 80054f4:	1809      	adds	r1, r1, r0
 80054f6:	1850      	adds	r0, r2, r1
 80054f8:	6011      	str	r1, [r2, #0]
 80054fa:	4283      	cmp	r3, r0
 80054fc:	d1e0      	bne.n	80054c0 <_free_r+0x24>
 80054fe:	6818      	ldr	r0, [r3, #0]
 8005500:	685b      	ldr	r3, [r3, #4]
 8005502:	1841      	adds	r1, r0, r1
 8005504:	6011      	str	r1, [r2, #0]
 8005506:	6053      	str	r3, [r2, #4]
 8005508:	e7da      	b.n	80054c0 <_free_r+0x24>
 800550a:	42a0      	cmp	r0, r4
 800550c:	d902      	bls.n	8005514 <_free_r+0x78>
 800550e:	230c      	movs	r3, #12
 8005510:	602b      	str	r3, [r5, #0]
 8005512:	e7d5      	b.n	80054c0 <_free_r+0x24>
 8005514:	6820      	ldr	r0, [r4, #0]
 8005516:	1821      	adds	r1, r4, r0
 8005518:	428b      	cmp	r3, r1
 800551a:	d103      	bne.n	8005524 <_free_r+0x88>
 800551c:	6819      	ldr	r1, [r3, #0]
 800551e:	685b      	ldr	r3, [r3, #4]
 8005520:	1809      	adds	r1, r1, r0
 8005522:	6021      	str	r1, [r4, #0]
 8005524:	6063      	str	r3, [r4, #4]
 8005526:	6054      	str	r4, [r2, #4]
 8005528:	e7ca      	b.n	80054c0 <_free_r+0x24>
 800552a:	46c0      	nop			@ (mov r8, r8)
 800552c:	20000848 	.word	0x20000848

08005530 <sbrk_aligned>:
 8005530:	b570      	push	{r4, r5, r6, lr}
 8005532:	4e0f      	ldr	r6, [pc, #60]	@ (8005570 <sbrk_aligned+0x40>)
 8005534:	000d      	movs	r5, r1
 8005536:	6831      	ldr	r1, [r6, #0]
 8005538:	0004      	movs	r4, r0
 800553a:	2900      	cmp	r1, #0
 800553c:	d102      	bne.n	8005544 <sbrk_aligned+0x14>
 800553e:	f000 fb95 	bl	8005c6c <_sbrk_r>
 8005542:	6030      	str	r0, [r6, #0]
 8005544:	0029      	movs	r1, r5
 8005546:	0020      	movs	r0, r4
 8005548:	f000 fb90 	bl	8005c6c <_sbrk_r>
 800554c:	1c43      	adds	r3, r0, #1
 800554e:	d103      	bne.n	8005558 <sbrk_aligned+0x28>
 8005550:	2501      	movs	r5, #1
 8005552:	426d      	negs	r5, r5
 8005554:	0028      	movs	r0, r5
 8005556:	bd70      	pop	{r4, r5, r6, pc}
 8005558:	2303      	movs	r3, #3
 800555a:	1cc5      	adds	r5, r0, #3
 800555c:	439d      	bics	r5, r3
 800555e:	42a8      	cmp	r0, r5
 8005560:	d0f8      	beq.n	8005554 <sbrk_aligned+0x24>
 8005562:	1a29      	subs	r1, r5, r0
 8005564:	0020      	movs	r0, r4
 8005566:	f000 fb81 	bl	8005c6c <_sbrk_r>
 800556a:	3001      	adds	r0, #1
 800556c:	d1f2      	bne.n	8005554 <sbrk_aligned+0x24>
 800556e:	e7ef      	b.n	8005550 <sbrk_aligned+0x20>
 8005570:	20000844 	.word	0x20000844

08005574 <_malloc_r>:
 8005574:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005576:	2203      	movs	r2, #3
 8005578:	1ccb      	adds	r3, r1, #3
 800557a:	4393      	bics	r3, r2
 800557c:	3308      	adds	r3, #8
 800557e:	0005      	movs	r5, r0
 8005580:	001f      	movs	r7, r3
 8005582:	2b0c      	cmp	r3, #12
 8005584:	d234      	bcs.n	80055f0 <_malloc_r+0x7c>
 8005586:	270c      	movs	r7, #12
 8005588:	42b9      	cmp	r1, r7
 800558a:	d833      	bhi.n	80055f4 <_malloc_r+0x80>
 800558c:	0028      	movs	r0, r5
 800558e:	f000 f871 	bl	8005674 <__malloc_lock>
 8005592:	4e37      	ldr	r6, [pc, #220]	@ (8005670 <_malloc_r+0xfc>)
 8005594:	6833      	ldr	r3, [r6, #0]
 8005596:	001c      	movs	r4, r3
 8005598:	2c00      	cmp	r4, #0
 800559a:	d12f      	bne.n	80055fc <_malloc_r+0x88>
 800559c:	0039      	movs	r1, r7
 800559e:	0028      	movs	r0, r5
 80055a0:	f7ff ffc6 	bl	8005530 <sbrk_aligned>
 80055a4:	0004      	movs	r4, r0
 80055a6:	1c43      	adds	r3, r0, #1
 80055a8:	d15f      	bne.n	800566a <_malloc_r+0xf6>
 80055aa:	6834      	ldr	r4, [r6, #0]
 80055ac:	9400      	str	r4, [sp, #0]
 80055ae:	9b00      	ldr	r3, [sp, #0]
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d14a      	bne.n	800564a <_malloc_r+0xd6>
 80055b4:	2c00      	cmp	r4, #0
 80055b6:	d052      	beq.n	800565e <_malloc_r+0xea>
 80055b8:	6823      	ldr	r3, [r4, #0]
 80055ba:	0028      	movs	r0, r5
 80055bc:	18e3      	adds	r3, r4, r3
 80055be:	9900      	ldr	r1, [sp, #0]
 80055c0:	9301      	str	r3, [sp, #4]
 80055c2:	f000 fb53 	bl	8005c6c <_sbrk_r>
 80055c6:	9b01      	ldr	r3, [sp, #4]
 80055c8:	4283      	cmp	r3, r0
 80055ca:	d148      	bne.n	800565e <_malloc_r+0xea>
 80055cc:	6823      	ldr	r3, [r4, #0]
 80055ce:	0028      	movs	r0, r5
 80055d0:	1aff      	subs	r7, r7, r3
 80055d2:	0039      	movs	r1, r7
 80055d4:	f7ff ffac 	bl	8005530 <sbrk_aligned>
 80055d8:	3001      	adds	r0, #1
 80055da:	d040      	beq.n	800565e <_malloc_r+0xea>
 80055dc:	6823      	ldr	r3, [r4, #0]
 80055de:	19db      	adds	r3, r3, r7
 80055e0:	6023      	str	r3, [r4, #0]
 80055e2:	6833      	ldr	r3, [r6, #0]
 80055e4:	685a      	ldr	r2, [r3, #4]
 80055e6:	2a00      	cmp	r2, #0
 80055e8:	d133      	bne.n	8005652 <_malloc_r+0xde>
 80055ea:	9b00      	ldr	r3, [sp, #0]
 80055ec:	6033      	str	r3, [r6, #0]
 80055ee:	e019      	b.n	8005624 <_malloc_r+0xb0>
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	dac9      	bge.n	8005588 <_malloc_r+0x14>
 80055f4:	230c      	movs	r3, #12
 80055f6:	602b      	str	r3, [r5, #0]
 80055f8:	2000      	movs	r0, #0
 80055fa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80055fc:	6821      	ldr	r1, [r4, #0]
 80055fe:	1bc9      	subs	r1, r1, r7
 8005600:	d420      	bmi.n	8005644 <_malloc_r+0xd0>
 8005602:	290b      	cmp	r1, #11
 8005604:	d90a      	bls.n	800561c <_malloc_r+0xa8>
 8005606:	19e2      	adds	r2, r4, r7
 8005608:	6027      	str	r7, [r4, #0]
 800560a:	42a3      	cmp	r3, r4
 800560c:	d104      	bne.n	8005618 <_malloc_r+0xa4>
 800560e:	6032      	str	r2, [r6, #0]
 8005610:	6863      	ldr	r3, [r4, #4]
 8005612:	6011      	str	r1, [r2, #0]
 8005614:	6053      	str	r3, [r2, #4]
 8005616:	e005      	b.n	8005624 <_malloc_r+0xb0>
 8005618:	605a      	str	r2, [r3, #4]
 800561a:	e7f9      	b.n	8005610 <_malloc_r+0x9c>
 800561c:	6862      	ldr	r2, [r4, #4]
 800561e:	42a3      	cmp	r3, r4
 8005620:	d10e      	bne.n	8005640 <_malloc_r+0xcc>
 8005622:	6032      	str	r2, [r6, #0]
 8005624:	0028      	movs	r0, r5
 8005626:	f000 f82d 	bl	8005684 <__malloc_unlock>
 800562a:	0020      	movs	r0, r4
 800562c:	2207      	movs	r2, #7
 800562e:	300b      	adds	r0, #11
 8005630:	1d23      	adds	r3, r4, #4
 8005632:	4390      	bics	r0, r2
 8005634:	1ac2      	subs	r2, r0, r3
 8005636:	4298      	cmp	r0, r3
 8005638:	d0df      	beq.n	80055fa <_malloc_r+0x86>
 800563a:	1a1b      	subs	r3, r3, r0
 800563c:	50a3      	str	r3, [r4, r2]
 800563e:	e7dc      	b.n	80055fa <_malloc_r+0x86>
 8005640:	605a      	str	r2, [r3, #4]
 8005642:	e7ef      	b.n	8005624 <_malloc_r+0xb0>
 8005644:	0023      	movs	r3, r4
 8005646:	6864      	ldr	r4, [r4, #4]
 8005648:	e7a6      	b.n	8005598 <_malloc_r+0x24>
 800564a:	9c00      	ldr	r4, [sp, #0]
 800564c:	6863      	ldr	r3, [r4, #4]
 800564e:	9300      	str	r3, [sp, #0]
 8005650:	e7ad      	b.n	80055ae <_malloc_r+0x3a>
 8005652:	001a      	movs	r2, r3
 8005654:	685b      	ldr	r3, [r3, #4]
 8005656:	42a3      	cmp	r3, r4
 8005658:	d1fb      	bne.n	8005652 <_malloc_r+0xde>
 800565a:	2300      	movs	r3, #0
 800565c:	e7da      	b.n	8005614 <_malloc_r+0xa0>
 800565e:	230c      	movs	r3, #12
 8005660:	0028      	movs	r0, r5
 8005662:	602b      	str	r3, [r5, #0]
 8005664:	f000 f80e 	bl	8005684 <__malloc_unlock>
 8005668:	e7c6      	b.n	80055f8 <_malloc_r+0x84>
 800566a:	6007      	str	r7, [r0, #0]
 800566c:	e7da      	b.n	8005624 <_malloc_r+0xb0>
 800566e:	46c0      	nop			@ (mov r8, r8)
 8005670:	20000848 	.word	0x20000848

08005674 <__malloc_lock>:
 8005674:	b510      	push	{r4, lr}
 8005676:	4802      	ldr	r0, [pc, #8]	@ (8005680 <__malloc_lock+0xc>)
 8005678:	f7ff ff04 	bl	8005484 <__retarget_lock_acquire_recursive>
 800567c:	bd10      	pop	{r4, pc}
 800567e:	46c0      	nop			@ (mov r8, r8)
 8005680:	20000840 	.word	0x20000840

08005684 <__malloc_unlock>:
 8005684:	b510      	push	{r4, lr}
 8005686:	4802      	ldr	r0, [pc, #8]	@ (8005690 <__malloc_unlock+0xc>)
 8005688:	f7ff fefd 	bl	8005486 <__retarget_lock_release_recursive>
 800568c:	bd10      	pop	{r4, pc}
 800568e:	46c0      	nop			@ (mov r8, r8)
 8005690:	20000840 	.word	0x20000840

08005694 <__ssputs_r>:
 8005694:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005696:	688e      	ldr	r6, [r1, #8]
 8005698:	b085      	sub	sp, #20
 800569a:	001f      	movs	r7, r3
 800569c:	000c      	movs	r4, r1
 800569e:	680b      	ldr	r3, [r1, #0]
 80056a0:	9002      	str	r0, [sp, #8]
 80056a2:	9203      	str	r2, [sp, #12]
 80056a4:	42be      	cmp	r6, r7
 80056a6:	d830      	bhi.n	800570a <__ssputs_r+0x76>
 80056a8:	210c      	movs	r1, #12
 80056aa:	5e62      	ldrsh	r2, [r4, r1]
 80056ac:	2190      	movs	r1, #144	@ 0x90
 80056ae:	00c9      	lsls	r1, r1, #3
 80056b0:	420a      	tst	r2, r1
 80056b2:	d028      	beq.n	8005706 <__ssputs_r+0x72>
 80056b4:	2003      	movs	r0, #3
 80056b6:	6921      	ldr	r1, [r4, #16]
 80056b8:	1a5b      	subs	r3, r3, r1
 80056ba:	9301      	str	r3, [sp, #4]
 80056bc:	6963      	ldr	r3, [r4, #20]
 80056be:	4343      	muls	r3, r0
 80056c0:	9801      	ldr	r0, [sp, #4]
 80056c2:	0fdd      	lsrs	r5, r3, #31
 80056c4:	18ed      	adds	r5, r5, r3
 80056c6:	1c7b      	adds	r3, r7, #1
 80056c8:	181b      	adds	r3, r3, r0
 80056ca:	106d      	asrs	r5, r5, #1
 80056cc:	42ab      	cmp	r3, r5
 80056ce:	d900      	bls.n	80056d2 <__ssputs_r+0x3e>
 80056d0:	001d      	movs	r5, r3
 80056d2:	0552      	lsls	r2, r2, #21
 80056d4:	d528      	bpl.n	8005728 <__ssputs_r+0x94>
 80056d6:	0029      	movs	r1, r5
 80056d8:	9802      	ldr	r0, [sp, #8]
 80056da:	f7ff ff4b 	bl	8005574 <_malloc_r>
 80056de:	1e06      	subs	r6, r0, #0
 80056e0:	d02c      	beq.n	800573c <__ssputs_r+0xa8>
 80056e2:	9a01      	ldr	r2, [sp, #4]
 80056e4:	6921      	ldr	r1, [r4, #16]
 80056e6:	f7ff fecf 	bl	8005488 <memcpy>
 80056ea:	89a2      	ldrh	r2, [r4, #12]
 80056ec:	4b18      	ldr	r3, [pc, #96]	@ (8005750 <__ssputs_r+0xbc>)
 80056ee:	401a      	ands	r2, r3
 80056f0:	2380      	movs	r3, #128	@ 0x80
 80056f2:	4313      	orrs	r3, r2
 80056f4:	81a3      	strh	r3, [r4, #12]
 80056f6:	9b01      	ldr	r3, [sp, #4]
 80056f8:	6126      	str	r6, [r4, #16]
 80056fa:	18f6      	adds	r6, r6, r3
 80056fc:	6026      	str	r6, [r4, #0]
 80056fe:	003e      	movs	r6, r7
 8005700:	6165      	str	r5, [r4, #20]
 8005702:	1aed      	subs	r5, r5, r3
 8005704:	60a5      	str	r5, [r4, #8]
 8005706:	42be      	cmp	r6, r7
 8005708:	d900      	bls.n	800570c <__ssputs_r+0x78>
 800570a:	003e      	movs	r6, r7
 800570c:	0032      	movs	r2, r6
 800570e:	9903      	ldr	r1, [sp, #12]
 8005710:	6820      	ldr	r0, [r4, #0]
 8005712:	f000 fa99 	bl	8005c48 <memmove>
 8005716:	2000      	movs	r0, #0
 8005718:	68a3      	ldr	r3, [r4, #8]
 800571a:	1b9b      	subs	r3, r3, r6
 800571c:	60a3      	str	r3, [r4, #8]
 800571e:	6823      	ldr	r3, [r4, #0]
 8005720:	199b      	adds	r3, r3, r6
 8005722:	6023      	str	r3, [r4, #0]
 8005724:	b005      	add	sp, #20
 8005726:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005728:	002a      	movs	r2, r5
 800572a:	9802      	ldr	r0, [sp, #8]
 800572c:	f000 fabb 	bl	8005ca6 <_realloc_r>
 8005730:	1e06      	subs	r6, r0, #0
 8005732:	d1e0      	bne.n	80056f6 <__ssputs_r+0x62>
 8005734:	6921      	ldr	r1, [r4, #16]
 8005736:	9802      	ldr	r0, [sp, #8]
 8005738:	f7ff feb0 	bl	800549c <_free_r>
 800573c:	230c      	movs	r3, #12
 800573e:	2001      	movs	r0, #1
 8005740:	9a02      	ldr	r2, [sp, #8]
 8005742:	4240      	negs	r0, r0
 8005744:	6013      	str	r3, [r2, #0]
 8005746:	89a2      	ldrh	r2, [r4, #12]
 8005748:	3334      	adds	r3, #52	@ 0x34
 800574a:	4313      	orrs	r3, r2
 800574c:	81a3      	strh	r3, [r4, #12]
 800574e:	e7e9      	b.n	8005724 <__ssputs_r+0x90>
 8005750:	fffffb7f 	.word	0xfffffb7f

08005754 <_svfiprintf_r>:
 8005754:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005756:	b0a1      	sub	sp, #132	@ 0x84
 8005758:	9003      	str	r0, [sp, #12]
 800575a:	001d      	movs	r5, r3
 800575c:	898b      	ldrh	r3, [r1, #12]
 800575e:	000f      	movs	r7, r1
 8005760:	0016      	movs	r6, r2
 8005762:	061b      	lsls	r3, r3, #24
 8005764:	d511      	bpl.n	800578a <_svfiprintf_r+0x36>
 8005766:	690b      	ldr	r3, [r1, #16]
 8005768:	2b00      	cmp	r3, #0
 800576a:	d10e      	bne.n	800578a <_svfiprintf_r+0x36>
 800576c:	2140      	movs	r1, #64	@ 0x40
 800576e:	f7ff ff01 	bl	8005574 <_malloc_r>
 8005772:	6038      	str	r0, [r7, #0]
 8005774:	6138      	str	r0, [r7, #16]
 8005776:	2800      	cmp	r0, #0
 8005778:	d105      	bne.n	8005786 <_svfiprintf_r+0x32>
 800577a:	230c      	movs	r3, #12
 800577c:	9a03      	ldr	r2, [sp, #12]
 800577e:	6013      	str	r3, [r2, #0]
 8005780:	2001      	movs	r0, #1
 8005782:	4240      	negs	r0, r0
 8005784:	e0cf      	b.n	8005926 <_svfiprintf_r+0x1d2>
 8005786:	2340      	movs	r3, #64	@ 0x40
 8005788:	617b      	str	r3, [r7, #20]
 800578a:	2300      	movs	r3, #0
 800578c:	ac08      	add	r4, sp, #32
 800578e:	6163      	str	r3, [r4, #20]
 8005790:	3320      	adds	r3, #32
 8005792:	7663      	strb	r3, [r4, #25]
 8005794:	3310      	adds	r3, #16
 8005796:	76a3      	strb	r3, [r4, #26]
 8005798:	9507      	str	r5, [sp, #28]
 800579a:	0035      	movs	r5, r6
 800579c:	782b      	ldrb	r3, [r5, #0]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d001      	beq.n	80057a6 <_svfiprintf_r+0x52>
 80057a2:	2b25      	cmp	r3, #37	@ 0x25
 80057a4:	d148      	bne.n	8005838 <_svfiprintf_r+0xe4>
 80057a6:	1bab      	subs	r3, r5, r6
 80057a8:	9305      	str	r3, [sp, #20]
 80057aa:	42b5      	cmp	r5, r6
 80057ac:	d00b      	beq.n	80057c6 <_svfiprintf_r+0x72>
 80057ae:	0032      	movs	r2, r6
 80057b0:	0039      	movs	r1, r7
 80057b2:	9803      	ldr	r0, [sp, #12]
 80057b4:	f7ff ff6e 	bl	8005694 <__ssputs_r>
 80057b8:	3001      	adds	r0, #1
 80057ba:	d100      	bne.n	80057be <_svfiprintf_r+0x6a>
 80057bc:	e0ae      	b.n	800591c <_svfiprintf_r+0x1c8>
 80057be:	6963      	ldr	r3, [r4, #20]
 80057c0:	9a05      	ldr	r2, [sp, #20]
 80057c2:	189b      	adds	r3, r3, r2
 80057c4:	6163      	str	r3, [r4, #20]
 80057c6:	782b      	ldrb	r3, [r5, #0]
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d100      	bne.n	80057ce <_svfiprintf_r+0x7a>
 80057cc:	e0a6      	b.n	800591c <_svfiprintf_r+0x1c8>
 80057ce:	2201      	movs	r2, #1
 80057d0:	2300      	movs	r3, #0
 80057d2:	4252      	negs	r2, r2
 80057d4:	6062      	str	r2, [r4, #4]
 80057d6:	a904      	add	r1, sp, #16
 80057d8:	3254      	adds	r2, #84	@ 0x54
 80057da:	1852      	adds	r2, r2, r1
 80057dc:	1c6e      	adds	r6, r5, #1
 80057de:	6023      	str	r3, [r4, #0]
 80057e0:	60e3      	str	r3, [r4, #12]
 80057e2:	60a3      	str	r3, [r4, #8]
 80057e4:	7013      	strb	r3, [r2, #0]
 80057e6:	65a3      	str	r3, [r4, #88]	@ 0x58
 80057e8:	4b54      	ldr	r3, [pc, #336]	@ (800593c <_svfiprintf_r+0x1e8>)
 80057ea:	2205      	movs	r2, #5
 80057ec:	0018      	movs	r0, r3
 80057ee:	7831      	ldrb	r1, [r6, #0]
 80057f0:	9305      	str	r3, [sp, #20]
 80057f2:	f000 fa4d 	bl	8005c90 <memchr>
 80057f6:	1c75      	adds	r5, r6, #1
 80057f8:	2800      	cmp	r0, #0
 80057fa:	d11f      	bne.n	800583c <_svfiprintf_r+0xe8>
 80057fc:	6822      	ldr	r2, [r4, #0]
 80057fe:	06d3      	lsls	r3, r2, #27
 8005800:	d504      	bpl.n	800580c <_svfiprintf_r+0xb8>
 8005802:	2353      	movs	r3, #83	@ 0x53
 8005804:	a904      	add	r1, sp, #16
 8005806:	185b      	adds	r3, r3, r1
 8005808:	2120      	movs	r1, #32
 800580a:	7019      	strb	r1, [r3, #0]
 800580c:	0713      	lsls	r3, r2, #28
 800580e:	d504      	bpl.n	800581a <_svfiprintf_r+0xc6>
 8005810:	2353      	movs	r3, #83	@ 0x53
 8005812:	a904      	add	r1, sp, #16
 8005814:	185b      	adds	r3, r3, r1
 8005816:	212b      	movs	r1, #43	@ 0x2b
 8005818:	7019      	strb	r1, [r3, #0]
 800581a:	7833      	ldrb	r3, [r6, #0]
 800581c:	2b2a      	cmp	r3, #42	@ 0x2a
 800581e:	d016      	beq.n	800584e <_svfiprintf_r+0xfa>
 8005820:	0035      	movs	r5, r6
 8005822:	2100      	movs	r1, #0
 8005824:	200a      	movs	r0, #10
 8005826:	68e3      	ldr	r3, [r4, #12]
 8005828:	782a      	ldrb	r2, [r5, #0]
 800582a:	1c6e      	adds	r6, r5, #1
 800582c:	3a30      	subs	r2, #48	@ 0x30
 800582e:	2a09      	cmp	r2, #9
 8005830:	d950      	bls.n	80058d4 <_svfiprintf_r+0x180>
 8005832:	2900      	cmp	r1, #0
 8005834:	d111      	bne.n	800585a <_svfiprintf_r+0x106>
 8005836:	e017      	b.n	8005868 <_svfiprintf_r+0x114>
 8005838:	3501      	adds	r5, #1
 800583a:	e7af      	b.n	800579c <_svfiprintf_r+0x48>
 800583c:	9b05      	ldr	r3, [sp, #20]
 800583e:	6822      	ldr	r2, [r4, #0]
 8005840:	1ac0      	subs	r0, r0, r3
 8005842:	2301      	movs	r3, #1
 8005844:	4083      	lsls	r3, r0
 8005846:	4313      	orrs	r3, r2
 8005848:	002e      	movs	r6, r5
 800584a:	6023      	str	r3, [r4, #0]
 800584c:	e7cc      	b.n	80057e8 <_svfiprintf_r+0x94>
 800584e:	9b07      	ldr	r3, [sp, #28]
 8005850:	1d19      	adds	r1, r3, #4
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	9107      	str	r1, [sp, #28]
 8005856:	2b00      	cmp	r3, #0
 8005858:	db01      	blt.n	800585e <_svfiprintf_r+0x10a>
 800585a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800585c:	e004      	b.n	8005868 <_svfiprintf_r+0x114>
 800585e:	425b      	negs	r3, r3
 8005860:	60e3      	str	r3, [r4, #12]
 8005862:	2302      	movs	r3, #2
 8005864:	4313      	orrs	r3, r2
 8005866:	6023      	str	r3, [r4, #0]
 8005868:	782b      	ldrb	r3, [r5, #0]
 800586a:	2b2e      	cmp	r3, #46	@ 0x2e
 800586c:	d10c      	bne.n	8005888 <_svfiprintf_r+0x134>
 800586e:	786b      	ldrb	r3, [r5, #1]
 8005870:	2b2a      	cmp	r3, #42	@ 0x2a
 8005872:	d134      	bne.n	80058de <_svfiprintf_r+0x18a>
 8005874:	9b07      	ldr	r3, [sp, #28]
 8005876:	3502      	adds	r5, #2
 8005878:	1d1a      	adds	r2, r3, #4
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	9207      	str	r2, [sp, #28]
 800587e:	2b00      	cmp	r3, #0
 8005880:	da01      	bge.n	8005886 <_svfiprintf_r+0x132>
 8005882:	2301      	movs	r3, #1
 8005884:	425b      	negs	r3, r3
 8005886:	9309      	str	r3, [sp, #36]	@ 0x24
 8005888:	4e2d      	ldr	r6, [pc, #180]	@ (8005940 <_svfiprintf_r+0x1ec>)
 800588a:	2203      	movs	r2, #3
 800588c:	0030      	movs	r0, r6
 800588e:	7829      	ldrb	r1, [r5, #0]
 8005890:	f000 f9fe 	bl	8005c90 <memchr>
 8005894:	2800      	cmp	r0, #0
 8005896:	d006      	beq.n	80058a6 <_svfiprintf_r+0x152>
 8005898:	2340      	movs	r3, #64	@ 0x40
 800589a:	1b80      	subs	r0, r0, r6
 800589c:	4083      	lsls	r3, r0
 800589e:	6822      	ldr	r2, [r4, #0]
 80058a0:	3501      	adds	r5, #1
 80058a2:	4313      	orrs	r3, r2
 80058a4:	6023      	str	r3, [r4, #0]
 80058a6:	7829      	ldrb	r1, [r5, #0]
 80058a8:	2206      	movs	r2, #6
 80058aa:	4826      	ldr	r0, [pc, #152]	@ (8005944 <_svfiprintf_r+0x1f0>)
 80058ac:	1c6e      	adds	r6, r5, #1
 80058ae:	7621      	strb	r1, [r4, #24]
 80058b0:	f000 f9ee 	bl	8005c90 <memchr>
 80058b4:	2800      	cmp	r0, #0
 80058b6:	d038      	beq.n	800592a <_svfiprintf_r+0x1d6>
 80058b8:	4b23      	ldr	r3, [pc, #140]	@ (8005948 <_svfiprintf_r+0x1f4>)
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d122      	bne.n	8005904 <_svfiprintf_r+0x1b0>
 80058be:	2207      	movs	r2, #7
 80058c0:	9b07      	ldr	r3, [sp, #28]
 80058c2:	3307      	adds	r3, #7
 80058c4:	4393      	bics	r3, r2
 80058c6:	3308      	adds	r3, #8
 80058c8:	9307      	str	r3, [sp, #28]
 80058ca:	6963      	ldr	r3, [r4, #20]
 80058cc:	9a04      	ldr	r2, [sp, #16]
 80058ce:	189b      	adds	r3, r3, r2
 80058d0:	6163      	str	r3, [r4, #20]
 80058d2:	e762      	b.n	800579a <_svfiprintf_r+0x46>
 80058d4:	4343      	muls	r3, r0
 80058d6:	0035      	movs	r5, r6
 80058d8:	2101      	movs	r1, #1
 80058da:	189b      	adds	r3, r3, r2
 80058dc:	e7a4      	b.n	8005828 <_svfiprintf_r+0xd4>
 80058de:	2300      	movs	r3, #0
 80058e0:	200a      	movs	r0, #10
 80058e2:	0019      	movs	r1, r3
 80058e4:	3501      	adds	r5, #1
 80058e6:	6063      	str	r3, [r4, #4]
 80058e8:	782a      	ldrb	r2, [r5, #0]
 80058ea:	1c6e      	adds	r6, r5, #1
 80058ec:	3a30      	subs	r2, #48	@ 0x30
 80058ee:	2a09      	cmp	r2, #9
 80058f0:	d903      	bls.n	80058fa <_svfiprintf_r+0x1a6>
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d0c8      	beq.n	8005888 <_svfiprintf_r+0x134>
 80058f6:	9109      	str	r1, [sp, #36]	@ 0x24
 80058f8:	e7c6      	b.n	8005888 <_svfiprintf_r+0x134>
 80058fa:	4341      	muls	r1, r0
 80058fc:	0035      	movs	r5, r6
 80058fe:	2301      	movs	r3, #1
 8005900:	1889      	adds	r1, r1, r2
 8005902:	e7f1      	b.n	80058e8 <_svfiprintf_r+0x194>
 8005904:	aa07      	add	r2, sp, #28
 8005906:	9200      	str	r2, [sp, #0]
 8005908:	0021      	movs	r1, r4
 800590a:	003a      	movs	r2, r7
 800590c:	4b0f      	ldr	r3, [pc, #60]	@ (800594c <_svfiprintf_r+0x1f8>)
 800590e:	9803      	ldr	r0, [sp, #12]
 8005910:	e000      	b.n	8005914 <_svfiprintf_r+0x1c0>
 8005912:	bf00      	nop
 8005914:	9004      	str	r0, [sp, #16]
 8005916:	9b04      	ldr	r3, [sp, #16]
 8005918:	3301      	adds	r3, #1
 800591a:	d1d6      	bne.n	80058ca <_svfiprintf_r+0x176>
 800591c:	89bb      	ldrh	r3, [r7, #12]
 800591e:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8005920:	065b      	lsls	r3, r3, #25
 8005922:	d500      	bpl.n	8005926 <_svfiprintf_r+0x1d2>
 8005924:	e72c      	b.n	8005780 <_svfiprintf_r+0x2c>
 8005926:	b021      	add	sp, #132	@ 0x84
 8005928:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800592a:	aa07      	add	r2, sp, #28
 800592c:	9200      	str	r2, [sp, #0]
 800592e:	0021      	movs	r1, r4
 8005930:	003a      	movs	r2, r7
 8005932:	4b06      	ldr	r3, [pc, #24]	@ (800594c <_svfiprintf_r+0x1f8>)
 8005934:	9803      	ldr	r0, [sp, #12]
 8005936:	f000 f87b 	bl	8005a30 <_printf_i>
 800593a:	e7eb      	b.n	8005914 <_svfiprintf_r+0x1c0>
 800593c:	0800664c 	.word	0x0800664c
 8005940:	08006652 	.word	0x08006652
 8005944:	08006656 	.word	0x08006656
 8005948:	00000000 	.word	0x00000000
 800594c:	08005695 	.word	0x08005695

08005950 <_printf_common>:
 8005950:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005952:	0016      	movs	r6, r2
 8005954:	9301      	str	r3, [sp, #4]
 8005956:	688a      	ldr	r2, [r1, #8]
 8005958:	690b      	ldr	r3, [r1, #16]
 800595a:	000c      	movs	r4, r1
 800595c:	9000      	str	r0, [sp, #0]
 800595e:	4293      	cmp	r3, r2
 8005960:	da00      	bge.n	8005964 <_printf_common+0x14>
 8005962:	0013      	movs	r3, r2
 8005964:	0022      	movs	r2, r4
 8005966:	6033      	str	r3, [r6, #0]
 8005968:	3243      	adds	r2, #67	@ 0x43
 800596a:	7812      	ldrb	r2, [r2, #0]
 800596c:	2a00      	cmp	r2, #0
 800596e:	d001      	beq.n	8005974 <_printf_common+0x24>
 8005970:	3301      	adds	r3, #1
 8005972:	6033      	str	r3, [r6, #0]
 8005974:	6823      	ldr	r3, [r4, #0]
 8005976:	069b      	lsls	r3, r3, #26
 8005978:	d502      	bpl.n	8005980 <_printf_common+0x30>
 800597a:	6833      	ldr	r3, [r6, #0]
 800597c:	3302      	adds	r3, #2
 800597e:	6033      	str	r3, [r6, #0]
 8005980:	6822      	ldr	r2, [r4, #0]
 8005982:	2306      	movs	r3, #6
 8005984:	0015      	movs	r5, r2
 8005986:	401d      	ands	r5, r3
 8005988:	421a      	tst	r2, r3
 800598a:	d027      	beq.n	80059dc <_printf_common+0x8c>
 800598c:	0023      	movs	r3, r4
 800598e:	3343      	adds	r3, #67	@ 0x43
 8005990:	781b      	ldrb	r3, [r3, #0]
 8005992:	1e5a      	subs	r2, r3, #1
 8005994:	4193      	sbcs	r3, r2
 8005996:	6822      	ldr	r2, [r4, #0]
 8005998:	0692      	lsls	r2, r2, #26
 800599a:	d430      	bmi.n	80059fe <_printf_common+0xae>
 800599c:	0022      	movs	r2, r4
 800599e:	9901      	ldr	r1, [sp, #4]
 80059a0:	9800      	ldr	r0, [sp, #0]
 80059a2:	9d08      	ldr	r5, [sp, #32]
 80059a4:	3243      	adds	r2, #67	@ 0x43
 80059a6:	47a8      	blx	r5
 80059a8:	3001      	adds	r0, #1
 80059aa:	d025      	beq.n	80059f8 <_printf_common+0xa8>
 80059ac:	2206      	movs	r2, #6
 80059ae:	6823      	ldr	r3, [r4, #0]
 80059b0:	2500      	movs	r5, #0
 80059b2:	4013      	ands	r3, r2
 80059b4:	2b04      	cmp	r3, #4
 80059b6:	d105      	bne.n	80059c4 <_printf_common+0x74>
 80059b8:	6833      	ldr	r3, [r6, #0]
 80059ba:	68e5      	ldr	r5, [r4, #12]
 80059bc:	1aed      	subs	r5, r5, r3
 80059be:	43eb      	mvns	r3, r5
 80059c0:	17db      	asrs	r3, r3, #31
 80059c2:	401d      	ands	r5, r3
 80059c4:	68a3      	ldr	r3, [r4, #8]
 80059c6:	6922      	ldr	r2, [r4, #16]
 80059c8:	4293      	cmp	r3, r2
 80059ca:	dd01      	ble.n	80059d0 <_printf_common+0x80>
 80059cc:	1a9b      	subs	r3, r3, r2
 80059ce:	18ed      	adds	r5, r5, r3
 80059d0:	2600      	movs	r6, #0
 80059d2:	42b5      	cmp	r5, r6
 80059d4:	d120      	bne.n	8005a18 <_printf_common+0xc8>
 80059d6:	2000      	movs	r0, #0
 80059d8:	e010      	b.n	80059fc <_printf_common+0xac>
 80059da:	3501      	adds	r5, #1
 80059dc:	68e3      	ldr	r3, [r4, #12]
 80059de:	6832      	ldr	r2, [r6, #0]
 80059e0:	1a9b      	subs	r3, r3, r2
 80059e2:	42ab      	cmp	r3, r5
 80059e4:	ddd2      	ble.n	800598c <_printf_common+0x3c>
 80059e6:	0022      	movs	r2, r4
 80059e8:	2301      	movs	r3, #1
 80059ea:	9901      	ldr	r1, [sp, #4]
 80059ec:	9800      	ldr	r0, [sp, #0]
 80059ee:	9f08      	ldr	r7, [sp, #32]
 80059f0:	3219      	adds	r2, #25
 80059f2:	47b8      	blx	r7
 80059f4:	3001      	adds	r0, #1
 80059f6:	d1f0      	bne.n	80059da <_printf_common+0x8a>
 80059f8:	2001      	movs	r0, #1
 80059fa:	4240      	negs	r0, r0
 80059fc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80059fe:	2030      	movs	r0, #48	@ 0x30
 8005a00:	18e1      	adds	r1, r4, r3
 8005a02:	3143      	adds	r1, #67	@ 0x43
 8005a04:	7008      	strb	r0, [r1, #0]
 8005a06:	0021      	movs	r1, r4
 8005a08:	1c5a      	adds	r2, r3, #1
 8005a0a:	3145      	adds	r1, #69	@ 0x45
 8005a0c:	7809      	ldrb	r1, [r1, #0]
 8005a0e:	18a2      	adds	r2, r4, r2
 8005a10:	3243      	adds	r2, #67	@ 0x43
 8005a12:	3302      	adds	r3, #2
 8005a14:	7011      	strb	r1, [r2, #0]
 8005a16:	e7c1      	b.n	800599c <_printf_common+0x4c>
 8005a18:	0022      	movs	r2, r4
 8005a1a:	2301      	movs	r3, #1
 8005a1c:	9901      	ldr	r1, [sp, #4]
 8005a1e:	9800      	ldr	r0, [sp, #0]
 8005a20:	9f08      	ldr	r7, [sp, #32]
 8005a22:	321a      	adds	r2, #26
 8005a24:	47b8      	blx	r7
 8005a26:	3001      	adds	r0, #1
 8005a28:	d0e6      	beq.n	80059f8 <_printf_common+0xa8>
 8005a2a:	3601      	adds	r6, #1
 8005a2c:	e7d1      	b.n	80059d2 <_printf_common+0x82>
	...

08005a30 <_printf_i>:
 8005a30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005a32:	b08b      	sub	sp, #44	@ 0x2c
 8005a34:	9206      	str	r2, [sp, #24]
 8005a36:	000a      	movs	r2, r1
 8005a38:	3243      	adds	r2, #67	@ 0x43
 8005a3a:	9307      	str	r3, [sp, #28]
 8005a3c:	9005      	str	r0, [sp, #20]
 8005a3e:	9203      	str	r2, [sp, #12]
 8005a40:	7e0a      	ldrb	r2, [r1, #24]
 8005a42:	000c      	movs	r4, r1
 8005a44:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005a46:	2a78      	cmp	r2, #120	@ 0x78
 8005a48:	d809      	bhi.n	8005a5e <_printf_i+0x2e>
 8005a4a:	2a62      	cmp	r2, #98	@ 0x62
 8005a4c:	d80b      	bhi.n	8005a66 <_printf_i+0x36>
 8005a4e:	2a00      	cmp	r2, #0
 8005a50:	d100      	bne.n	8005a54 <_printf_i+0x24>
 8005a52:	e0ba      	b.n	8005bca <_printf_i+0x19a>
 8005a54:	497a      	ldr	r1, [pc, #488]	@ (8005c40 <_printf_i+0x210>)
 8005a56:	9104      	str	r1, [sp, #16]
 8005a58:	2a58      	cmp	r2, #88	@ 0x58
 8005a5a:	d100      	bne.n	8005a5e <_printf_i+0x2e>
 8005a5c:	e08e      	b.n	8005b7c <_printf_i+0x14c>
 8005a5e:	0025      	movs	r5, r4
 8005a60:	3542      	adds	r5, #66	@ 0x42
 8005a62:	702a      	strb	r2, [r5, #0]
 8005a64:	e022      	b.n	8005aac <_printf_i+0x7c>
 8005a66:	0010      	movs	r0, r2
 8005a68:	3863      	subs	r0, #99	@ 0x63
 8005a6a:	2815      	cmp	r0, #21
 8005a6c:	d8f7      	bhi.n	8005a5e <_printf_i+0x2e>
 8005a6e:	f7fa fb45 	bl	80000fc <__gnu_thumb1_case_shi>
 8005a72:	0016      	.short	0x0016
 8005a74:	fff6001f 	.word	0xfff6001f
 8005a78:	fff6fff6 	.word	0xfff6fff6
 8005a7c:	001ffff6 	.word	0x001ffff6
 8005a80:	fff6fff6 	.word	0xfff6fff6
 8005a84:	fff6fff6 	.word	0xfff6fff6
 8005a88:	0036009f 	.word	0x0036009f
 8005a8c:	fff6007e 	.word	0xfff6007e
 8005a90:	00b0fff6 	.word	0x00b0fff6
 8005a94:	0036fff6 	.word	0x0036fff6
 8005a98:	fff6fff6 	.word	0xfff6fff6
 8005a9c:	0082      	.short	0x0082
 8005a9e:	0025      	movs	r5, r4
 8005aa0:	681a      	ldr	r2, [r3, #0]
 8005aa2:	3542      	adds	r5, #66	@ 0x42
 8005aa4:	1d11      	adds	r1, r2, #4
 8005aa6:	6019      	str	r1, [r3, #0]
 8005aa8:	6813      	ldr	r3, [r2, #0]
 8005aaa:	702b      	strb	r3, [r5, #0]
 8005aac:	2301      	movs	r3, #1
 8005aae:	e09e      	b.n	8005bee <_printf_i+0x1be>
 8005ab0:	6818      	ldr	r0, [r3, #0]
 8005ab2:	6809      	ldr	r1, [r1, #0]
 8005ab4:	1d02      	adds	r2, r0, #4
 8005ab6:	060d      	lsls	r5, r1, #24
 8005ab8:	d50b      	bpl.n	8005ad2 <_printf_i+0xa2>
 8005aba:	6806      	ldr	r6, [r0, #0]
 8005abc:	601a      	str	r2, [r3, #0]
 8005abe:	2e00      	cmp	r6, #0
 8005ac0:	da03      	bge.n	8005aca <_printf_i+0x9a>
 8005ac2:	232d      	movs	r3, #45	@ 0x2d
 8005ac4:	9a03      	ldr	r2, [sp, #12]
 8005ac6:	4276      	negs	r6, r6
 8005ac8:	7013      	strb	r3, [r2, #0]
 8005aca:	4b5d      	ldr	r3, [pc, #372]	@ (8005c40 <_printf_i+0x210>)
 8005acc:	270a      	movs	r7, #10
 8005ace:	9304      	str	r3, [sp, #16]
 8005ad0:	e018      	b.n	8005b04 <_printf_i+0xd4>
 8005ad2:	6806      	ldr	r6, [r0, #0]
 8005ad4:	601a      	str	r2, [r3, #0]
 8005ad6:	0649      	lsls	r1, r1, #25
 8005ad8:	d5f1      	bpl.n	8005abe <_printf_i+0x8e>
 8005ada:	b236      	sxth	r6, r6
 8005adc:	e7ef      	b.n	8005abe <_printf_i+0x8e>
 8005ade:	6808      	ldr	r0, [r1, #0]
 8005ae0:	6819      	ldr	r1, [r3, #0]
 8005ae2:	c940      	ldmia	r1!, {r6}
 8005ae4:	0605      	lsls	r5, r0, #24
 8005ae6:	d402      	bmi.n	8005aee <_printf_i+0xbe>
 8005ae8:	0640      	lsls	r0, r0, #25
 8005aea:	d500      	bpl.n	8005aee <_printf_i+0xbe>
 8005aec:	b2b6      	uxth	r6, r6
 8005aee:	6019      	str	r1, [r3, #0]
 8005af0:	4b53      	ldr	r3, [pc, #332]	@ (8005c40 <_printf_i+0x210>)
 8005af2:	270a      	movs	r7, #10
 8005af4:	9304      	str	r3, [sp, #16]
 8005af6:	2a6f      	cmp	r2, #111	@ 0x6f
 8005af8:	d100      	bne.n	8005afc <_printf_i+0xcc>
 8005afa:	3f02      	subs	r7, #2
 8005afc:	0023      	movs	r3, r4
 8005afe:	2200      	movs	r2, #0
 8005b00:	3343      	adds	r3, #67	@ 0x43
 8005b02:	701a      	strb	r2, [r3, #0]
 8005b04:	6863      	ldr	r3, [r4, #4]
 8005b06:	60a3      	str	r3, [r4, #8]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	db06      	blt.n	8005b1a <_printf_i+0xea>
 8005b0c:	2104      	movs	r1, #4
 8005b0e:	6822      	ldr	r2, [r4, #0]
 8005b10:	9d03      	ldr	r5, [sp, #12]
 8005b12:	438a      	bics	r2, r1
 8005b14:	6022      	str	r2, [r4, #0]
 8005b16:	4333      	orrs	r3, r6
 8005b18:	d00c      	beq.n	8005b34 <_printf_i+0x104>
 8005b1a:	9d03      	ldr	r5, [sp, #12]
 8005b1c:	0030      	movs	r0, r6
 8005b1e:	0039      	movs	r1, r7
 8005b20:	f7fa fb7c 	bl	800021c <__aeabi_uidivmod>
 8005b24:	9b04      	ldr	r3, [sp, #16]
 8005b26:	3d01      	subs	r5, #1
 8005b28:	5c5b      	ldrb	r3, [r3, r1]
 8005b2a:	702b      	strb	r3, [r5, #0]
 8005b2c:	0033      	movs	r3, r6
 8005b2e:	0006      	movs	r6, r0
 8005b30:	429f      	cmp	r7, r3
 8005b32:	d9f3      	bls.n	8005b1c <_printf_i+0xec>
 8005b34:	2f08      	cmp	r7, #8
 8005b36:	d109      	bne.n	8005b4c <_printf_i+0x11c>
 8005b38:	6823      	ldr	r3, [r4, #0]
 8005b3a:	07db      	lsls	r3, r3, #31
 8005b3c:	d506      	bpl.n	8005b4c <_printf_i+0x11c>
 8005b3e:	6862      	ldr	r2, [r4, #4]
 8005b40:	6923      	ldr	r3, [r4, #16]
 8005b42:	429a      	cmp	r2, r3
 8005b44:	dc02      	bgt.n	8005b4c <_printf_i+0x11c>
 8005b46:	2330      	movs	r3, #48	@ 0x30
 8005b48:	3d01      	subs	r5, #1
 8005b4a:	702b      	strb	r3, [r5, #0]
 8005b4c:	9b03      	ldr	r3, [sp, #12]
 8005b4e:	1b5b      	subs	r3, r3, r5
 8005b50:	6123      	str	r3, [r4, #16]
 8005b52:	9b07      	ldr	r3, [sp, #28]
 8005b54:	0021      	movs	r1, r4
 8005b56:	9300      	str	r3, [sp, #0]
 8005b58:	9805      	ldr	r0, [sp, #20]
 8005b5a:	9b06      	ldr	r3, [sp, #24]
 8005b5c:	aa09      	add	r2, sp, #36	@ 0x24
 8005b5e:	f7ff fef7 	bl	8005950 <_printf_common>
 8005b62:	3001      	adds	r0, #1
 8005b64:	d148      	bne.n	8005bf8 <_printf_i+0x1c8>
 8005b66:	2001      	movs	r0, #1
 8005b68:	4240      	negs	r0, r0
 8005b6a:	b00b      	add	sp, #44	@ 0x2c
 8005b6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b6e:	2220      	movs	r2, #32
 8005b70:	6809      	ldr	r1, [r1, #0]
 8005b72:	430a      	orrs	r2, r1
 8005b74:	6022      	str	r2, [r4, #0]
 8005b76:	2278      	movs	r2, #120	@ 0x78
 8005b78:	4932      	ldr	r1, [pc, #200]	@ (8005c44 <_printf_i+0x214>)
 8005b7a:	9104      	str	r1, [sp, #16]
 8005b7c:	0021      	movs	r1, r4
 8005b7e:	3145      	adds	r1, #69	@ 0x45
 8005b80:	700a      	strb	r2, [r1, #0]
 8005b82:	6819      	ldr	r1, [r3, #0]
 8005b84:	6822      	ldr	r2, [r4, #0]
 8005b86:	c940      	ldmia	r1!, {r6}
 8005b88:	0610      	lsls	r0, r2, #24
 8005b8a:	d402      	bmi.n	8005b92 <_printf_i+0x162>
 8005b8c:	0650      	lsls	r0, r2, #25
 8005b8e:	d500      	bpl.n	8005b92 <_printf_i+0x162>
 8005b90:	b2b6      	uxth	r6, r6
 8005b92:	6019      	str	r1, [r3, #0]
 8005b94:	07d3      	lsls	r3, r2, #31
 8005b96:	d502      	bpl.n	8005b9e <_printf_i+0x16e>
 8005b98:	2320      	movs	r3, #32
 8005b9a:	4313      	orrs	r3, r2
 8005b9c:	6023      	str	r3, [r4, #0]
 8005b9e:	2e00      	cmp	r6, #0
 8005ba0:	d001      	beq.n	8005ba6 <_printf_i+0x176>
 8005ba2:	2710      	movs	r7, #16
 8005ba4:	e7aa      	b.n	8005afc <_printf_i+0xcc>
 8005ba6:	2220      	movs	r2, #32
 8005ba8:	6823      	ldr	r3, [r4, #0]
 8005baa:	4393      	bics	r3, r2
 8005bac:	6023      	str	r3, [r4, #0]
 8005bae:	e7f8      	b.n	8005ba2 <_printf_i+0x172>
 8005bb0:	681a      	ldr	r2, [r3, #0]
 8005bb2:	680d      	ldr	r5, [r1, #0]
 8005bb4:	1d10      	adds	r0, r2, #4
 8005bb6:	6949      	ldr	r1, [r1, #20]
 8005bb8:	6018      	str	r0, [r3, #0]
 8005bba:	6813      	ldr	r3, [r2, #0]
 8005bbc:	062e      	lsls	r6, r5, #24
 8005bbe:	d501      	bpl.n	8005bc4 <_printf_i+0x194>
 8005bc0:	6019      	str	r1, [r3, #0]
 8005bc2:	e002      	b.n	8005bca <_printf_i+0x19a>
 8005bc4:	066d      	lsls	r5, r5, #25
 8005bc6:	d5fb      	bpl.n	8005bc0 <_printf_i+0x190>
 8005bc8:	8019      	strh	r1, [r3, #0]
 8005bca:	2300      	movs	r3, #0
 8005bcc:	9d03      	ldr	r5, [sp, #12]
 8005bce:	6123      	str	r3, [r4, #16]
 8005bd0:	e7bf      	b.n	8005b52 <_printf_i+0x122>
 8005bd2:	681a      	ldr	r2, [r3, #0]
 8005bd4:	1d11      	adds	r1, r2, #4
 8005bd6:	6019      	str	r1, [r3, #0]
 8005bd8:	6815      	ldr	r5, [r2, #0]
 8005bda:	2100      	movs	r1, #0
 8005bdc:	0028      	movs	r0, r5
 8005bde:	6862      	ldr	r2, [r4, #4]
 8005be0:	f000 f856 	bl	8005c90 <memchr>
 8005be4:	2800      	cmp	r0, #0
 8005be6:	d001      	beq.n	8005bec <_printf_i+0x1bc>
 8005be8:	1b40      	subs	r0, r0, r5
 8005bea:	6060      	str	r0, [r4, #4]
 8005bec:	6863      	ldr	r3, [r4, #4]
 8005bee:	6123      	str	r3, [r4, #16]
 8005bf0:	2300      	movs	r3, #0
 8005bf2:	9a03      	ldr	r2, [sp, #12]
 8005bf4:	7013      	strb	r3, [r2, #0]
 8005bf6:	e7ac      	b.n	8005b52 <_printf_i+0x122>
 8005bf8:	002a      	movs	r2, r5
 8005bfa:	6923      	ldr	r3, [r4, #16]
 8005bfc:	9906      	ldr	r1, [sp, #24]
 8005bfe:	9805      	ldr	r0, [sp, #20]
 8005c00:	9d07      	ldr	r5, [sp, #28]
 8005c02:	47a8      	blx	r5
 8005c04:	3001      	adds	r0, #1
 8005c06:	d0ae      	beq.n	8005b66 <_printf_i+0x136>
 8005c08:	6823      	ldr	r3, [r4, #0]
 8005c0a:	079b      	lsls	r3, r3, #30
 8005c0c:	d415      	bmi.n	8005c3a <_printf_i+0x20a>
 8005c0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c10:	68e0      	ldr	r0, [r4, #12]
 8005c12:	4298      	cmp	r0, r3
 8005c14:	daa9      	bge.n	8005b6a <_printf_i+0x13a>
 8005c16:	0018      	movs	r0, r3
 8005c18:	e7a7      	b.n	8005b6a <_printf_i+0x13a>
 8005c1a:	0022      	movs	r2, r4
 8005c1c:	2301      	movs	r3, #1
 8005c1e:	9906      	ldr	r1, [sp, #24]
 8005c20:	9805      	ldr	r0, [sp, #20]
 8005c22:	9e07      	ldr	r6, [sp, #28]
 8005c24:	3219      	adds	r2, #25
 8005c26:	47b0      	blx	r6
 8005c28:	3001      	adds	r0, #1
 8005c2a:	d09c      	beq.n	8005b66 <_printf_i+0x136>
 8005c2c:	3501      	adds	r5, #1
 8005c2e:	68e3      	ldr	r3, [r4, #12]
 8005c30:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005c32:	1a9b      	subs	r3, r3, r2
 8005c34:	42ab      	cmp	r3, r5
 8005c36:	dcf0      	bgt.n	8005c1a <_printf_i+0x1ea>
 8005c38:	e7e9      	b.n	8005c0e <_printf_i+0x1de>
 8005c3a:	2500      	movs	r5, #0
 8005c3c:	e7f7      	b.n	8005c2e <_printf_i+0x1fe>
 8005c3e:	46c0      	nop			@ (mov r8, r8)
 8005c40:	0800665d 	.word	0x0800665d
 8005c44:	0800666e 	.word	0x0800666e

08005c48 <memmove>:
 8005c48:	b510      	push	{r4, lr}
 8005c4a:	4288      	cmp	r0, r1
 8005c4c:	d902      	bls.n	8005c54 <memmove+0xc>
 8005c4e:	188b      	adds	r3, r1, r2
 8005c50:	4298      	cmp	r0, r3
 8005c52:	d308      	bcc.n	8005c66 <memmove+0x1e>
 8005c54:	2300      	movs	r3, #0
 8005c56:	429a      	cmp	r2, r3
 8005c58:	d007      	beq.n	8005c6a <memmove+0x22>
 8005c5a:	5ccc      	ldrb	r4, [r1, r3]
 8005c5c:	54c4      	strb	r4, [r0, r3]
 8005c5e:	3301      	adds	r3, #1
 8005c60:	e7f9      	b.n	8005c56 <memmove+0xe>
 8005c62:	5c8b      	ldrb	r3, [r1, r2]
 8005c64:	5483      	strb	r3, [r0, r2]
 8005c66:	3a01      	subs	r2, #1
 8005c68:	d2fb      	bcs.n	8005c62 <memmove+0x1a>
 8005c6a:	bd10      	pop	{r4, pc}

08005c6c <_sbrk_r>:
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	b570      	push	{r4, r5, r6, lr}
 8005c70:	4d06      	ldr	r5, [pc, #24]	@ (8005c8c <_sbrk_r+0x20>)
 8005c72:	0004      	movs	r4, r0
 8005c74:	0008      	movs	r0, r1
 8005c76:	602b      	str	r3, [r5, #0]
 8005c78:	f7fb fcf0 	bl	800165c <_sbrk>
 8005c7c:	1c43      	adds	r3, r0, #1
 8005c7e:	d103      	bne.n	8005c88 <_sbrk_r+0x1c>
 8005c80:	682b      	ldr	r3, [r5, #0]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d000      	beq.n	8005c88 <_sbrk_r+0x1c>
 8005c86:	6023      	str	r3, [r4, #0]
 8005c88:	bd70      	pop	{r4, r5, r6, pc}
 8005c8a:	46c0      	nop			@ (mov r8, r8)
 8005c8c:	2000083c 	.word	0x2000083c

08005c90 <memchr>:
 8005c90:	b2c9      	uxtb	r1, r1
 8005c92:	1882      	adds	r2, r0, r2
 8005c94:	4290      	cmp	r0, r2
 8005c96:	d101      	bne.n	8005c9c <memchr+0xc>
 8005c98:	2000      	movs	r0, #0
 8005c9a:	4770      	bx	lr
 8005c9c:	7803      	ldrb	r3, [r0, #0]
 8005c9e:	428b      	cmp	r3, r1
 8005ca0:	d0fb      	beq.n	8005c9a <memchr+0xa>
 8005ca2:	3001      	adds	r0, #1
 8005ca4:	e7f6      	b.n	8005c94 <memchr+0x4>

08005ca6 <_realloc_r>:
 8005ca6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005ca8:	0006      	movs	r6, r0
 8005caa:	000c      	movs	r4, r1
 8005cac:	0015      	movs	r5, r2
 8005cae:	2900      	cmp	r1, #0
 8005cb0:	d105      	bne.n	8005cbe <_realloc_r+0x18>
 8005cb2:	0011      	movs	r1, r2
 8005cb4:	f7ff fc5e 	bl	8005574 <_malloc_r>
 8005cb8:	0004      	movs	r4, r0
 8005cba:	0020      	movs	r0, r4
 8005cbc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005cbe:	2a00      	cmp	r2, #0
 8005cc0:	d103      	bne.n	8005cca <_realloc_r+0x24>
 8005cc2:	f7ff fbeb 	bl	800549c <_free_r>
 8005cc6:	002c      	movs	r4, r5
 8005cc8:	e7f7      	b.n	8005cba <_realloc_r+0x14>
 8005cca:	f000 f81c 	bl	8005d06 <_malloc_usable_size_r>
 8005cce:	0007      	movs	r7, r0
 8005cd0:	4285      	cmp	r5, r0
 8005cd2:	d802      	bhi.n	8005cda <_realloc_r+0x34>
 8005cd4:	0843      	lsrs	r3, r0, #1
 8005cd6:	42ab      	cmp	r3, r5
 8005cd8:	d3ef      	bcc.n	8005cba <_realloc_r+0x14>
 8005cda:	0029      	movs	r1, r5
 8005cdc:	0030      	movs	r0, r6
 8005cde:	f7ff fc49 	bl	8005574 <_malloc_r>
 8005ce2:	9001      	str	r0, [sp, #4]
 8005ce4:	2800      	cmp	r0, #0
 8005ce6:	d101      	bne.n	8005cec <_realloc_r+0x46>
 8005ce8:	9c01      	ldr	r4, [sp, #4]
 8005cea:	e7e6      	b.n	8005cba <_realloc_r+0x14>
 8005cec:	002a      	movs	r2, r5
 8005cee:	42bd      	cmp	r5, r7
 8005cf0:	d900      	bls.n	8005cf4 <_realloc_r+0x4e>
 8005cf2:	003a      	movs	r2, r7
 8005cf4:	0021      	movs	r1, r4
 8005cf6:	9801      	ldr	r0, [sp, #4]
 8005cf8:	f7ff fbc6 	bl	8005488 <memcpy>
 8005cfc:	0021      	movs	r1, r4
 8005cfe:	0030      	movs	r0, r6
 8005d00:	f7ff fbcc 	bl	800549c <_free_r>
 8005d04:	e7f0      	b.n	8005ce8 <_realloc_r+0x42>

08005d06 <_malloc_usable_size_r>:
 8005d06:	1f0b      	subs	r3, r1, #4
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	1f18      	subs	r0, r3, #4
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	da01      	bge.n	8005d14 <_malloc_usable_size_r+0xe>
 8005d10:	580b      	ldr	r3, [r1, r0]
 8005d12:	18c0      	adds	r0, r0, r3
 8005d14:	4770      	bx	lr
	...

08005d18 <_init>:
 8005d18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d1a:	46c0      	nop			@ (mov r8, r8)
 8005d1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d1e:	bc08      	pop	{r3}
 8005d20:	469e      	mov	lr, r3
 8005d22:	4770      	bx	lr

08005d24 <_fini>:
 8005d24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d26:	46c0      	nop			@ (mov r8, r8)
 8005d28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d2a:	bc08      	pop	{r3}
 8005d2c:	469e      	mov	lr, r3
 8005d2e:	4770      	bx	lr
