-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.


-- Generated by Quartus Prime Version 18.1 (Build Build 625 09/12/2018)
-- Created on Sat May 04 11:31:07 2019

COMPONENT TB_BLOCK1
	PORT
	(
		C200		:	 IN STD_LOGIC;
		C50		:	 IN STD_LOGIC;
		C10		:	 IN STD_LOGIC;
		FREQ		:	 IN STD_LOGIC_VECTOR(31 DOWNTO 0);
		GATE		:	 IN STD_LOGIC;
		MULT_OUT		:	 IN STD_LOGIC_VECTOR(1 DOWNTO 0);
		BUSY		:	 OUT STD_LOGIC;
		ATTACK_TIME		:	 IN NATURAL;
		DECAY_TIME		:	 IN NATURAL;
		RELEASE_TIME		:	 IN NATURAL;
		ATTACK_DELTA		:	 IN STD_LOGIC_VECTOR(31 DOWNTO 0);
		DECAY_DELTA		:	 IN STD_LOGIC_VECTOR(31 DOWNTO 0);
		SUSTAIN_LEVEL		:	 IN STD_LOGIC_VECTOR(31 DOWNTO 0);
		RELEASE_DELTA		:	 IN STD_LOGIC_VECTOR(31 DOWNTO 0);
		TO_ADD		:	 OUT STD_LOGIC_VECTOR(11 DOWNTO 0)
	);
END COMPONENT;