INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/cslab/mips/Scpu/MiniMIPS32_Lite/MiniMIPS32_Lite.srcs/sources_1/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/cslab/mips/Scpu/MiniMIPS32_Lite/MiniMIPS32_Lite.srcs/sources_1/ip/clkdiv/clkdiv_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/cslab/mips/Scpu/MiniMIPS32_Lite/MiniMIPS32_Lite.srcs/sources_1/ip/clkdiv/clkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/project/cslab/mips/Scpu/MiniMIPS32_Lite/MiniMIPS32_Lite.srcs/sources_1/new/MiniMIPS32_Lite.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_Lite
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/project/cslab/mips/Scpu/MiniMIPS32_Lite/MiniMIPS32_Lite.srcs/sources_1/new/MiniMIPS32_Lite_FullSyS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_Lite_FullSyS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/project/cslab/mips/Scpu/MiniMIPS32_Lite/MiniMIPS32_Lite.srcs/sim_1/new/tb_MiniMIPS32_Lite_FullSyS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MiniMIPS32_Lite_FullSyS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/cslab/mips/Scpu/MiniMIPS32_Lite/MiniMIPS32_Lite.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
