 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 50000
        -capacitance
        -sort_by slack
Design : wrap
Version: R-2020.09-SP4
Date   : Wed Feb 28 20:13:23 2024
****************************************

Operating Conditions: tt_v1p2_25c   Library: scc55nll_hd_rvt_tt_v1p2_25c_basic
Wire Load Model Mode: top

  Startpoint: multa_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_62_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_21_/CK (DRNQHDV4)              0.00       0.00 r
  multa_reg_21_/Q (DRNQHDV4)     0.00      0.14       0.14 r
  U2890/Z (XOR2HDV4)             0.01      0.13       0.28 f
  U2127/ZN (NAND2HDV16)          0.01      0.04       0.31 r
  U2384/ZN (OAI22HDV4)           0.00      0.03       0.35 f
  U2003/Z (XOR2HDV4)             0.00      0.10       0.45 r
  U3256/ZN (CLKNAND2HDV4)        0.00      0.02       0.47 f
  U3622/ZN (CLKNAND2HDV4)        0.00      0.02       0.49 r
  U1939/Z (XOR2HDV4)             0.00      0.10       0.60 f
  U1938/ZN (XNOR2HDV2)           0.00      0.07       0.67 r
  U3631/Z (XOR2HDV4)             0.00      0.10       0.78 f
  U3004/ZN (XNOR2HDV4)           0.00      0.08       0.85 r
  U3003/ZN (MUX2NHDV4)           0.00      0.05       0.91 r
  U2461/ZN (NAND2HDV8)           0.00      0.03       0.94 f
  U2157/ZN (NAND2HDV4)           0.00      0.02       0.96 r
  U2914/ZN (CLKNAND2HDV4)        0.00      0.02       0.99 f
  U2913/ZN (OAI21HDV4)           0.00      0.02       1.01 r
  U3040/Z (XOR2HDV4)             0.00      0.09       1.10 f
  U3038/ZN (NAND2HDV1)           0.00      0.04       1.13 r
  U2818/ZN (OAI21HDV4)           0.00      0.03       1.17 f
  U3298/ZN (AOI21HDV4)           0.00      0.04       1.20 r
  U3297/ZN (OAI21HDV4)           0.00      0.03       1.24 f
  U4712/ZN (NAND2HDV4)           0.00      0.03       1.27 r
  U4713/ZN (NAND2HDV8)           0.01      0.03       1.30 f
  U4060/ZN (INHDV16)             0.02      0.03       1.33 r
  U4830/ZN (OAI21HDV2)           0.00      0.04       1.37 f
  U4831/ZN (XNOR2HDV2)           0.00      0.07       1.44 r
  product_reg_62_/D (DRNQHDV0)             0.00       1.44 r
  data arrival time                                   1.44

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_62_/CK (DRNQHDV0)            0.00       0.67 r
  library setup time                      -0.06       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -1.44
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.83


  Startpoint: multa_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_47_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_21_/CK (DRNQHDV4)              0.00       0.00 r
  multa_reg_21_/Q (DRNQHDV4)     0.00      0.14       0.14 r
  U2890/Z (XOR2HDV4)             0.01      0.13       0.28 f
  U2127/ZN (NAND2HDV16)          0.01      0.04       0.31 r
  U2384/ZN (OAI22HDV4)           0.00      0.03       0.35 f
  U2003/Z (XOR2HDV4)             0.00      0.10       0.45 r
  U3256/ZN (CLKNAND2HDV4)        0.00      0.02       0.47 f
  U3622/ZN (CLKNAND2HDV4)        0.00      0.02       0.49 r
  U1939/Z (XOR2HDV4)             0.00      0.10       0.60 f
  U1938/ZN (XNOR2HDV2)           0.00      0.07       0.67 r
  U3631/Z (XOR2HDV4)             0.00      0.10       0.78 f
  U3004/ZN (XNOR2HDV4)           0.00      0.08       0.85 r
  U3003/ZN (MUX2NHDV4)           0.00      0.05       0.91 r
  U2461/ZN (NAND2HDV8)           0.00      0.03       0.94 f
  U2157/ZN (NAND2HDV4)           0.00      0.02       0.96 r
  U2914/ZN (CLKNAND2HDV4)        0.00      0.02       0.99 f
  U2913/ZN (OAI21HDV4)           0.00      0.02       1.01 r
  U3040/Z (XOR2HDV4)             0.00      0.09       1.10 f
  U3038/ZN (NAND2HDV1)           0.00      0.04       1.13 r
  U2818/ZN (OAI21HDV4)           0.00      0.03       1.17 f
  U3298/ZN (AOI21HDV4)           0.00      0.04       1.20 r
  U3297/ZN (OAI21HDV4)           0.00      0.03       1.24 f
  U4712/ZN (NAND2HDV4)           0.00      0.03       1.27 r
  U4713/ZN (NAND2HDV8)           0.01      0.03       1.30 f
  U4060/ZN (INHDV16)             0.02      0.03       1.33 r
  U476/ZN (OAI21HDV2)            0.00      0.04       1.37 f
  U4868/ZN (XNOR2HDV2)           0.00      0.07       1.44 r
  product_reg_47_/D (DRNQHDV0)             0.00       1.44 r
  data arrival time                                   1.44

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_47_/CK (DRNQHDV0)            0.00       0.67 r
  library setup time                      -0.06       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -1.44
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.83


  Startpoint: multa_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_57_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_21_/CK (DRNQHDV4)              0.00       0.00 r
  multa_reg_21_/Q (DRNQHDV4)     0.00      0.14       0.14 r
  U2890/Z (XOR2HDV4)             0.01      0.13       0.28 f
  U2127/ZN (NAND2HDV16)          0.01      0.04       0.31 r
  U2384/ZN (OAI22HDV4)           0.00      0.03       0.35 f
  U2003/Z (XOR2HDV4)             0.00      0.10       0.45 r
  U3256/ZN (CLKNAND2HDV4)        0.00      0.02       0.47 f
  U3622/ZN (CLKNAND2HDV4)        0.00      0.02       0.49 r
  U1939/Z (XOR2HDV4)             0.00      0.10       0.60 f
  U1938/ZN (XNOR2HDV2)           0.00      0.07       0.67 r
  U3631/Z (XOR2HDV4)             0.00      0.10       0.78 f
  U3004/ZN (XNOR2HDV4)           0.00      0.08       0.85 r
  U3003/ZN (MUX2NHDV4)           0.00      0.05       0.91 r
  U2461/ZN (NAND2HDV8)           0.00      0.03       0.94 f
  U2157/ZN (NAND2HDV4)           0.00      0.02       0.96 r
  U2914/ZN (CLKNAND2HDV4)        0.00      0.02       0.99 f
  U2913/ZN (OAI21HDV4)           0.00      0.02       1.01 r
  U3040/Z (XOR2HDV4)             0.00      0.09       1.10 f
  U3038/ZN (NAND2HDV1)           0.00      0.04       1.13 r
  U2818/ZN (OAI21HDV4)           0.00      0.03       1.17 f
  U3298/ZN (AOI21HDV4)           0.00      0.04       1.20 r
  U3297/ZN (OAI21HDV4)           0.00      0.03       1.24 f
  U4712/ZN (NAND2HDV4)           0.00      0.03       1.27 r
  U4713/ZN (NAND2HDV8)           0.01      0.03       1.30 f
  U4060/ZN (INHDV16)             0.02      0.03       1.33 r
  U4719/ZN (OAI21HDV2)           0.00      0.04       1.37 f
  U3720/ZN (XNOR2HDV2)           0.00      0.07       1.44 r
  product_reg_57_/D (DRNQHDV0)             0.00       1.44 r
  data arrival time                                   1.44

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_57_/CK (DRNQHDV0)            0.00       0.67 r
  library setup time                      -0.06       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -1.44
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.83


  Startpoint: multa_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_63_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_21_/CK (DRNQHDV4)              0.00       0.00 r
  multa_reg_21_/Q (DRNQHDV4)     0.00      0.14       0.14 r
  U2890/Z (XOR2HDV4)             0.01      0.13       0.28 f
  U2127/ZN (NAND2HDV16)          0.01      0.04       0.31 r
  U2384/ZN (OAI22HDV4)           0.00      0.03       0.35 f
  U2003/Z (XOR2HDV4)             0.00      0.10       0.45 r
  U3256/ZN (CLKNAND2HDV4)        0.00      0.02       0.47 f
  U3622/ZN (CLKNAND2HDV4)        0.00      0.02       0.49 r
  U1939/Z (XOR2HDV4)             0.00      0.10       0.60 f
  U1938/ZN (XNOR2HDV2)           0.00      0.07       0.67 r
  U3631/Z (XOR2HDV4)             0.00      0.10       0.78 f
  U3004/ZN (XNOR2HDV4)           0.00      0.08       0.85 r
  U3003/ZN (MUX2NHDV4)           0.00      0.05       0.91 r
  U2461/ZN (NAND2HDV8)           0.00      0.03       0.94 f
  U2157/ZN (NAND2HDV4)           0.00      0.02       0.96 r
  U2914/ZN (CLKNAND2HDV4)        0.00      0.02       0.99 f
  U2913/ZN (OAI21HDV4)           0.00      0.02       1.01 r
  U3040/Z (XOR2HDV4)             0.00      0.09       1.10 f
  U3038/ZN (NAND2HDV1)           0.00      0.04       1.13 r
  U2818/ZN (OAI21HDV4)           0.00      0.03       1.17 f
  U3298/ZN (AOI21HDV4)           0.00      0.04       1.20 r
  U3297/ZN (OAI21HDV4)           0.00      0.03       1.24 f
  U4712/ZN (NAND2HDV4)           0.00      0.03       1.27 r
  U4713/ZN (NAND2HDV8)           0.01      0.03       1.30 f
  U4060/ZN (INHDV16)             0.02      0.03       1.33 r
  U4142/ZN (OAI21HDV2)           0.00      0.04       1.37 f
  U4827/ZN (XNOR2HDV2)           0.00      0.07       1.44 r
  product_reg_63_/D (DRNQHDV0)             0.00       1.44 r
  data arrival time                                   1.44

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_63_/CK (DRNQHDV0)            0.00       0.67 r
  library setup time                      -0.06       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -1.44
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.83


  Startpoint: multa_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_53_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_21_/CK (DRNQHDV4)              0.00       0.00 r
  multa_reg_21_/Q (DRNQHDV4)     0.00      0.14       0.14 r
  U2890/Z (XOR2HDV4)             0.01      0.13       0.28 f
  U2127/ZN (NAND2HDV16)          0.01      0.04       0.31 r
  U2384/ZN (OAI22HDV4)           0.00      0.03       0.35 f
  U2003/Z (XOR2HDV4)             0.00      0.10       0.45 r
  U3256/ZN (CLKNAND2HDV4)        0.00      0.02       0.47 f
  U3622/ZN (CLKNAND2HDV4)        0.00      0.02       0.49 r
  U1939/Z (XOR2HDV4)             0.00      0.10       0.60 f
  U1938/ZN (XNOR2HDV2)           0.00      0.07       0.67 r
  U3631/Z (XOR2HDV4)             0.00      0.10       0.78 f
  U3004/ZN (XNOR2HDV4)           0.00      0.08       0.85 r
  U3003/ZN (MUX2NHDV4)           0.00      0.05       0.91 r
  U2461/ZN (NAND2HDV8)           0.00      0.03       0.94 f
  U2157/ZN (NAND2HDV4)           0.00      0.02       0.96 r
  U2914/ZN (CLKNAND2HDV4)        0.00      0.02       0.99 f
  U2913/ZN (OAI21HDV4)           0.00      0.02       1.01 r
  U3040/Z (XOR2HDV4)             0.00      0.09       1.10 f
  U3038/ZN (NAND2HDV1)           0.00      0.04       1.13 r
  U2818/ZN (OAI21HDV4)           0.00      0.03       1.17 f
  U3298/ZN (AOI21HDV4)           0.00      0.04       1.20 r
  U3297/ZN (OAI21HDV4)           0.00      0.03       1.24 f
  U4712/ZN (NAND2HDV4)           0.00      0.03       1.27 r
  U4713/ZN (NAND2HDV8)           0.01      0.03       1.30 f
  U4060/ZN (INHDV16)             0.02      0.03       1.33 r
  U482/ZN (OAI21HDV2)            0.00      0.04       1.37 f
  U4845/ZN (XNOR2HDV2)           0.00      0.07       1.44 r
  product_reg_53_/D (DRNQHDV0)             0.00       1.44 r
  data arrival time                                   1.44

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_53_/CK (DRNQHDV0)            0.00       0.67 r
  library setup time                      -0.06       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -1.44
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.83


  Startpoint: multa_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_56_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_21_/CK (DRNQHDV4)              0.00       0.00 r
  multa_reg_21_/Q (DRNQHDV4)     0.00      0.14       0.14 r
  U2890/Z (XOR2HDV4)             0.01      0.13       0.28 f
  U2127/ZN (NAND2HDV16)          0.01      0.04       0.31 r
  U2384/ZN (OAI22HDV4)           0.00      0.03       0.35 f
  U2003/Z (XOR2HDV4)             0.00      0.10       0.45 r
  U3256/ZN (CLKNAND2HDV4)        0.00      0.02       0.47 f
  U3622/ZN (CLKNAND2HDV4)        0.00      0.02       0.49 r
  U1939/Z (XOR2HDV4)             0.00      0.10       0.60 f
  U1938/ZN (XNOR2HDV2)           0.00      0.07       0.67 r
  U3631/Z (XOR2HDV4)             0.00      0.10       0.78 f
  U3004/ZN (XNOR2HDV4)           0.00      0.08       0.85 r
  U3003/ZN (MUX2NHDV4)           0.00      0.05       0.91 r
  U2461/ZN (NAND2HDV8)           0.00      0.03       0.94 f
  U2157/ZN (NAND2HDV4)           0.00      0.02       0.96 r
  U2914/ZN (CLKNAND2HDV4)        0.00      0.02       0.99 f
  U2913/ZN (OAI21HDV4)           0.00      0.02       1.01 r
  U3040/Z (XOR2HDV4)             0.00      0.09       1.10 f
  U3038/ZN (NAND2HDV1)           0.00      0.04       1.13 r
  U2818/ZN (OAI21HDV4)           0.00      0.03       1.17 f
  U3298/ZN (AOI21HDV4)           0.00      0.04       1.20 r
  U3297/ZN (OAI21HDV4)           0.00      0.03       1.24 f
  U4712/ZN (NAND2HDV4)           0.00      0.03       1.27 r
  U4713/ZN (NAND2HDV8)           0.01      0.03       1.30 f
  U4060/ZN (INHDV16)             0.02      0.03       1.33 r
  U4742/ZN (OAI21HDV2)           0.00      0.04       1.37 f
  U4744/ZN (XNOR2HDV2)           0.00      0.07       1.44 r
  product_reg_56_/D (DRNQHDV0)             0.00       1.44 r
  data arrival time                                   1.44

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_56_/CK (DRNQHDV0)            0.00       0.67 r
  library setup time                      -0.06       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -1.44
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.83


  Startpoint: multa_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_61_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_21_/CK (DRNQHDV4)              0.00       0.00 r
  multa_reg_21_/Q (DRNQHDV4)     0.00      0.14       0.14 r
  U2890/Z (XOR2HDV4)             0.01      0.13       0.28 f
  U2127/ZN (NAND2HDV16)          0.01      0.04       0.31 r
  U2384/ZN (OAI22HDV4)           0.00      0.03       0.35 f
  U2003/Z (XOR2HDV4)             0.00      0.10       0.45 r
  U3256/ZN (CLKNAND2HDV4)        0.00      0.02       0.47 f
  U3622/ZN (CLKNAND2HDV4)        0.00      0.02       0.49 r
  U1939/Z (XOR2HDV4)             0.00      0.10       0.60 f
  U1938/ZN (XNOR2HDV2)           0.00      0.07       0.67 r
  U3631/Z (XOR2HDV4)             0.00      0.10       0.78 f
  U3004/ZN (XNOR2HDV4)           0.00      0.08       0.85 r
  U3003/ZN (MUX2NHDV4)           0.00      0.05       0.91 r
  U2461/ZN (NAND2HDV8)           0.00      0.03       0.94 f
  U2157/ZN (NAND2HDV4)           0.00      0.02       0.96 r
  U2914/ZN (CLKNAND2HDV4)        0.00      0.02       0.99 f
  U2913/ZN (OAI21HDV4)           0.00      0.02       1.01 r
  U3040/Z (XOR2HDV4)             0.00      0.09       1.10 f
  U3038/ZN (NAND2HDV1)           0.00      0.04       1.13 r
  U2818/ZN (OAI21HDV4)           0.00      0.03       1.17 f
  U3298/ZN (AOI21HDV4)           0.00      0.04       1.20 r
  U3297/ZN (OAI21HDV4)           0.00      0.03       1.24 f
  U4712/ZN (NAND2HDV4)           0.00      0.03       1.27 r
  U4713/ZN (NAND2HDV8)           0.01      0.03       1.30 f
  U4060/ZN (INHDV16)             0.02      0.03       1.33 r
  U4145/ZN (OAI21HDV2)           0.00      0.04       1.37 f
  U4836/ZN (XNOR2HDV2)           0.00      0.07       1.44 r
  product_reg_61_/D (DRNQHDV0)             0.00       1.44 r
  data arrival time                                   1.44

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_61_/CK (DRNQHDV0)            0.00       0.67 r
  library setup time                      -0.06       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -1.44
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.83


  Startpoint: multa_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_51_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_21_/CK (DRNQHDV4)              0.00       0.00 r
  multa_reg_21_/Q (DRNQHDV4)     0.00      0.14       0.14 r
  U2890/Z (XOR2HDV4)             0.01      0.13       0.28 f
  U2127/ZN (NAND2HDV16)          0.01      0.04       0.31 r
  U2384/ZN (OAI22HDV4)           0.00      0.03       0.35 f
  U2003/Z (XOR2HDV4)             0.00      0.10       0.45 r
  U3256/ZN (CLKNAND2HDV4)        0.00      0.02       0.47 f
  U3622/ZN (CLKNAND2HDV4)        0.00      0.02       0.49 r
  U1939/Z (XOR2HDV4)             0.00      0.10       0.60 f
  U1938/ZN (XNOR2HDV2)           0.00      0.07       0.67 r
  U3631/Z (XOR2HDV4)             0.00      0.10       0.78 f
  U3004/ZN (XNOR2HDV4)           0.00      0.08       0.85 r
  U3003/ZN (MUX2NHDV4)           0.00      0.05       0.91 r
  U2461/ZN (NAND2HDV8)           0.00      0.03       0.94 f
  U2157/ZN (NAND2HDV4)           0.00      0.02       0.96 r
  U2914/ZN (CLKNAND2HDV4)        0.00      0.02       0.99 f
  U2913/ZN (OAI21HDV4)           0.00      0.02       1.01 r
  U3040/Z (XOR2HDV4)             0.00      0.09       1.10 f
  U3038/ZN (NAND2HDV1)           0.00      0.04       1.13 r
  U2818/ZN (OAI21HDV4)           0.00      0.03       1.17 f
  U3298/ZN (AOI21HDV4)           0.00      0.04       1.20 r
  U3297/ZN (OAI21HDV4)           0.00      0.03       1.24 f
  U4712/ZN (NAND2HDV4)           0.00      0.03       1.27 r
  U4713/ZN (NAND2HDV8)           0.01      0.03       1.30 f
  U4060/ZN (INHDV16)             0.02      0.03       1.33 r
  U4851/ZN (OAI21HDV2)           0.00      0.04       1.37 f
  U4853/ZN (XNOR2HDV2)           0.00      0.07       1.44 r
  product_reg_51_/D (DRNQHDV0)             0.00       1.44 r
  data arrival time                                   1.44

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_51_/CK (DRNQHDV0)            0.00       0.67 r
  library setup time                      -0.06       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -1.44
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.83


  Startpoint: multa_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_50_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_21_/CK (DRNQHDV4)              0.00       0.00 r
  multa_reg_21_/Q (DRNQHDV4)     0.00      0.14       0.14 r
  U2890/Z (XOR2HDV4)             0.01      0.13       0.28 f
  U2127/ZN (NAND2HDV16)          0.01      0.04       0.31 r
  U2384/ZN (OAI22HDV4)           0.00      0.03       0.35 f
  U2003/Z (XOR2HDV4)             0.00      0.10       0.45 r
  U3256/ZN (CLKNAND2HDV4)        0.00      0.02       0.47 f
  U3622/ZN (CLKNAND2HDV4)        0.00      0.02       0.49 r
  U1939/Z (XOR2HDV4)             0.00      0.10       0.60 f
  U1938/ZN (XNOR2HDV2)           0.00      0.07       0.67 r
  U3631/Z (XOR2HDV4)             0.00      0.10       0.78 f
  U3004/ZN (XNOR2HDV4)           0.00      0.08       0.85 r
  U3003/ZN (MUX2NHDV4)           0.00      0.05       0.91 r
  U2461/ZN (NAND2HDV8)           0.00      0.03       0.94 f
  U2157/ZN (NAND2HDV4)           0.00      0.02       0.96 r
  U2914/ZN (CLKNAND2HDV4)        0.00      0.02       0.99 f
  U2913/ZN (OAI21HDV4)           0.00      0.02       1.01 r
  U3040/Z (XOR2HDV4)             0.00      0.09       1.10 f
  U3038/ZN (NAND2HDV1)           0.00      0.04       1.13 r
  U2818/ZN (OAI21HDV4)           0.00      0.03       1.17 f
  U3298/ZN (AOI21HDV4)           0.00      0.04       1.20 r
  U3297/ZN (OAI21HDV4)           0.00      0.03       1.24 f
  U4712/ZN (NAND2HDV4)           0.00      0.03       1.27 r
  U4713/ZN (NAND2HDV8)           0.01      0.03       1.30 f
  U4060/ZN (INHDV16)             0.02      0.03       1.33 r
  U484/ZN (OAI21HDV2)            0.00      0.04       1.37 f
  U4858/ZN (XNOR2HDV2)           0.00      0.07       1.44 r
  product_reg_50_/D (DRNQHDV0)             0.00       1.44 r
  data arrival time                                   1.44

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_50_/CK (DRNQHDV0)            0.00       0.67 r
  library setup time                      -0.06       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -1.44
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.83


  Startpoint: multa_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_45_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_21_/CK (DRNQHDV4)              0.00       0.00 r
  multa_reg_21_/Q (DRNQHDV4)     0.00      0.14       0.14 r
  U2890/Z (XOR2HDV4)             0.01      0.13       0.28 f
  U2127/ZN (NAND2HDV16)          0.01      0.04       0.31 r
  U2384/ZN (OAI22HDV4)           0.00      0.03       0.35 f
  U2003/Z (XOR2HDV4)             0.00      0.10       0.45 r
  U3256/ZN (CLKNAND2HDV4)        0.00      0.02       0.47 f
  U3622/ZN (CLKNAND2HDV4)        0.00      0.02       0.49 r
  U1939/Z (XOR2HDV4)             0.00      0.10       0.60 f
  U1938/ZN (XNOR2HDV2)           0.00      0.07       0.67 r
  U3631/Z (XOR2HDV4)             0.00      0.10       0.78 f
  U3004/ZN (XNOR2HDV4)           0.00      0.08       0.85 r
  U3003/ZN (MUX2NHDV4)           0.00      0.05       0.91 r
  U2461/ZN (NAND2HDV8)           0.00      0.03       0.94 f
  U2157/ZN (NAND2HDV4)           0.00      0.02       0.96 r
  U2914/ZN (CLKNAND2HDV4)        0.00      0.02       0.99 f
  U2913/ZN (OAI21HDV4)           0.00      0.02       1.01 r
  U3040/Z (XOR2HDV4)             0.00      0.09       1.10 f
  U3038/ZN (NAND2HDV1)           0.00      0.04       1.13 r
  U2818/ZN (OAI21HDV4)           0.00      0.03       1.17 f
  U3298/ZN (AOI21HDV4)           0.00      0.04       1.20 r
  U3297/ZN (OAI21HDV4)           0.00      0.03       1.24 f
  U4712/ZN (NAND2HDV4)           0.00      0.03       1.27 r
  U4713/ZN (NAND2HDV8)           0.01      0.03       1.30 f
  U4060/ZN (INHDV16)             0.02      0.03       1.33 r
  U4873/ZN (OAI21HDV2)           0.00      0.04       1.37 f
  U4151/ZN (XNOR2HDV2)           0.00      0.07       1.44 r
  product_reg_45_/D (DRNQHDV0)             0.00       1.44 r
  data arrival time                                   1.44

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_45_/CK (DRNQHDV0)            0.00       0.67 r
  library setup time                      -0.06       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -1.44
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.83


  Startpoint: multa_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_44_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_21_/CK (DRNQHDV4)              0.00       0.00 r
  multa_reg_21_/Q (DRNQHDV4)     0.00      0.14       0.14 r
  U2890/Z (XOR2HDV4)             0.01      0.13       0.28 f
  U2127/ZN (NAND2HDV16)          0.01      0.04       0.31 r
  U2384/ZN (OAI22HDV4)           0.00      0.03       0.35 f
  U2003/Z (XOR2HDV4)             0.00      0.10       0.45 r
  U3256/ZN (CLKNAND2HDV4)        0.00      0.02       0.47 f
  U3622/ZN (CLKNAND2HDV4)        0.00      0.02       0.49 r
  U1939/Z (XOR2HDV4)             0.00      0.10       0.60 f
  U1938/ZN (XNOR2HDV2)           0.00      0.07       0.67 r
  U3631/Z (XOR2HDV4)             0.00      0.10       0.78 f
  U3004/ZN (XNOR2HDV4)           0.00      0.08       0.85 r
  U3003/ZN (MUX2NHDV4)           0.00      0.05       0.91 r
  U2461/ZN (NAND2HDV8)           0.00      0.03       0.94 f
  U2157/ZN (NAND2HDV4)           0.00      0.02       0.96 r
  U2914/ZN (CLKNAND2HDV4)        0.00      0.02       0.99 f
  U2913/ZN (OAI21HDV4)           0.00      0.02       1.01 r
  U3040/Z (XOR2HDV4)             0.00      0.09       1.10 f
  U3038/ZN (NAND2HDV1)           0.00      0.04       1.13 r
  U2818/ZN (OAI21HDV4)           0.00      0.03       1.17 f
  U3298/ZN (AOI21HDV4)           0.00      0.04       1.20 r
  U3297/ZN (OAI21HDV4)           0.00      0.03       1.24 f
  U4712/ZN (NAND2HDV4)           0.00      0.03       1.27 r
  U4713/ZN (NAND2HDV8)           0.01      0.03       1.30 f
  U4060/ZN (INHDV16)             0.02      0.03       1.33 r
  U483/ZN (OAI21HDV2)            0.00      0.04       1.37 f
  U4799/ZN (XNOR2HDV2)           0.00      0.07       1.44 r
  product_reg_44_/D (DRNQHDV0)             0.00       1.44 r
  data arrival time                                   1.44

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_44_/CK (DRNQHDV0)            0.00       0.67 r
  library setup time                      -0.06       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -1.44
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.83


  Startpoint: multa_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_54_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_21_/CK (DRNQHDV4)              0.00       0.00 r
  multa_reg_21_/Q (DRNQHDV4)     0.00      0.14       0.14 r
  U2890/Z (XOR2HDV4)             0.01      0.13       0.28 f
  U2127/ZN (NAND2HDV16)          0.01      0.04       0.31 r
  U2384/ZN (OAI22HDV4)           0.00      0.03       0.35 f
  U2003/Z (XOR2HDV4)             0.00      0.10       0.45 r
  U3256/ZN (CLKNAND2HDV4)        0.00      0.02       0.47 f
  U3622/ZN (CLKNAND2HDV4)        0.00      0.02       0.49 r
  U1939/Z (XOR2HDV4)             0.00      0.10       0.60 f
  U1938/ZN (XNOR2HDV2)           0.00      0.07       0.67 r
  U3631/Z (XOR2HDV4)             0.00      0.10       0.78 f
  U3004/ZN (XNOR2HDV4)           0.00      0.08       0.85 r
  U3003/ZN (MUX2NHDV4)           0.00      0.05       0.91 r
  U2461/ZN (NAND2HDV8)           0.00      0.03       0.94 f
  U2157/ZN (NAND2HDV4)           0.00      0.02       0.96 r
  U2914/ZN (CLKNAND2HDV4)        0.00      0.02       0.99 f
  U2913/ZN (OAI21HDV4)           0.00      0.02       1.01 r
  U3040/Z (XOR2HDV4)             0.00      0.09       1.10 f
  U3038/ZN (NAND2HDV1)           0.00      0.04       1.13 r
  U2818/ZN (OAI21HDV4)           0.00      0.03       1.17 f
  U3298/ZN (AOI21HDV4)           0.00      0.04       1.20 r
  U3297/ZN (OAI21HDV4)           0.00      0.03       1.24 f
  U4712/ZN (NAND2HDV4)           0.00      0.03       1.27 r
  U4713/ZN (NAND2HDV8)           0.01      0.03       1.30 f
  U4060/ZN (INHDV16)             0.02      0.03       1.33 r
  U478/ZN (OAI21HDV2)            0.00      0.04       1.37 f
  U4842/ZN (XNOR2HDV2)           0.00      0.07       1.44 r
  product_reg_54_/D (DRNQHDV0)             0.00       1.44 r
  data arrival time                                   1.44

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_54_/CK (DRNQHDV0)            0.00       0.67 r
  library setup time                      -0.06       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -1.44
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.83


  Startpoint: multa_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_59_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_21_/CK (DRNQHDV4)              0.00       0.00 r
  multa_reg_21_/Q (DRNQHDV4)     0.00      0.14       0.14 r
  U2890/Z (XOR2HDV4)             0.01      0.13       0.28 f
  U2127/ZN (NAND2HDV16)          0.01      0.04       0.31 r
  U2384/ZN (OAI22HDV4)           0.00      0.03       0.35 f
  U2003/Z (XOR2HDV4)             0.00      0.10       0.45 r
  U3256/ZN (CLKNAND2HDV4)        0.00      0.02       0.47 f
  U3622/ZN (CLKNAND2HDV4)        0.00      0.02       0.49 r
  U1939/Z (XOR2HDV4)             0.00      0.10       0.60 f
  U1938/ZN (XNOR2HDV2)           0.00      0.07       0.67 r
  U3631/Z (XOR2HDV4)             0.00      0.10       0.78 f
  U3004/ZN (XNOR2HDV4)           0.00      0.08       0.85 r
  U3003/ZN (MUX2NHDV4)           0.00      0.05       0.91 r
  U2461/ZN (NAND2HDV8)           0.00      0.03       0.94 f
  U2157/ZN (NAND2HDV4)           0.00      0.02       0.96 r
  U2914/ZN (CLKNAND2HDV4)        0.00      0.02       0.99 f
  U2913/ZN (OAI21HDV4)           0.00      0.02       1.01 r
  U3040/Z (XOR2HDV4)             0.00      0.09       1.10 f
  U3038/ZN (NAND2HDV1)           0.00      0.04       1.13 r
  U2818/ZN (OAI21HDV4)           0.00      0.03       1.17 f
  U3298/ZN (AOI21HDV4)           0.00      0.04       1.20 r
  U3297/ZN (OAI21HDV4)           0.00      0.03       1.24 f
  U4712/ZN (NAND2HDV4)           0.00      0.03       1.27 r
  U4713/ZN (NAND2HDV8)           0.01      0.03       1.30 f
  U4060/ZN (INHDV16)             0.02      0.03       1.33 r
  U4139/ZN (OAI21HDV2)           0.00      0.04       1.37 f
  U4839/ZN (XNOR2HDV2)           0.00      0.07       1.44 r
  product_reg_59_/D (DRNQHDV0)             0.00       1.44 r
  data arrival time                                   1.44

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_59_/CK (DRNQHDV0)            0.00       0.67 r
  library setup time                      -0.06       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -1.44
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.83


  Startpoint: multa_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_46_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_21_/CK (DRNQHDV4)              0.00       0.00 r
  multa_reg_21_/Q (DRNQHDV4)     0.00      0.14       0.14 r
  U2890/Z (XOR2HDV4)             0.01      0.13       0.28 f
  U2127/ZN (NAND2HDV16)          0.01      0.04       0.31 r
  U2384/ZN (OAI22HDV4)           0.00      0.03       0.35 f
  U2003/Z (XOR2HDV4)             0.00      0.10       0.45 r
  U3256/ZN (CLKNAND2HDV4)        0.00      0.02       0.47 f
  U3622/ZN (CLKNAND2HDV4)        0.00      0.02       0.49 r
  U1939/Z (XOR2HDV4)             0.00      0.10       0.60 f
  U1938/ZN (XNOR2HDV2)           0.00      0.07       0.67 r
  U3631/Z (XOR2HDV4)             0.00      0.10       0.78 f
  U3004/ZN (XNOR2HDV4)           0.00      0.08       0.85 r
  U3003/ZN (MUX2NHDV4)           0.00      0.05       0.91 r
  U2461/ZN (NAND2HDV8)           0.00      0.03       0.94 f
  U2157/ZN (NAND2HDV4)           0.00      0.02       0.96 r
  U2914/ZN (CLKNAND2HDV4)        0.00      0.02       0.99 f
  U2913/ZN (OAI21HDV4)           0.00      0.02       1.01 r
  U3040/Z (XOR2HDV4)             0.00      0.09       1.10 f
  U3038/ZN (NAND2HDV1)           0.00      0.04       1.13 r
  U2818/ZN (OAI21HDV4)           0.00      0.03       1.17 f
  U3298/ZN (AOI21HDV4)           0.00      0.04       1.20 r
  U3297/ZN (OAI21HDV4)           0.00      0.03       1.24 f
  U4712/ZN (NAND2HDV4)           0.00      0.03       1.27 r
  U4713/ZN (NAND2HDV8)           0.01      0.03       1.30 f
  U4060/ZN (INHDV16)             0.02      0.03       1.33 r
  U479/ZN (OAI21HDV2)            0.00      0.04       1.37 f
  U4870/ZN (XNOR2HDV2)           0.00      0.07       1.44 r
  product_reg_46_/D (DRNQHDV0)             0.00       1.44 r
  data arrival time                                   1.44

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_46_/CK (DRNQHDV0)            0.00       0.67 r
  library setup time                      -0.06       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -1.44
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.83


  Startpoint: multa_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_48_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_21_/CK (DRNQHDV4)              0.00       0.00 r
  multa_reg_21_/Q (DRNQHDV4)     0.00      0.14       0.14 r
  U2890/Z (XOR2HDV4)             0.01      0.13       0.28 f
  U2127/ZN (NAND2HDV16)          0.01      0.04       0.31 r
  U2384/ZN (OAI22HDV4)           0.00      0.03       0.35 f
  U2003/Z (XOR2HDV4)             0.00      0.10       0.45 r
  U3256/ZN (CLKNAND2HDV4)        0.00      0.02       0.47 f
  U3622/ZN (CLKNAND2HDV4)        0.00      0.02       0.49 r
  U1939/Z (XOR2HDV4)             0.00      0.10       0.60 f
  U1938/ZN (XNOR2HDV2)           0.00      0.07       0.67 r
  U3631/Z (XOR2HDV4)             0.00      0.10       0.78 f
  U3004/ZN (XNOR2HDV4)           0.00      0.08       0.85 r
  U3003/ZN (MUX2NHDV4)           0.00      0.05       0.91 r
  U2461/ZN (NAND2HDV8)           0.00      0.03       0.94 f
  U2157/ZN (NAND2HDV4)           0.00      0.02       0.96 r
  U2914/ZN (CLKNAND2HDV4)        0.00      0.02       0.99 f
  U2913/ZN (OAI21HDV4)           0.00      0.02       1.01 r
  U3040/Z (XOR2HDV4)             0.00      0.09       1.10 f
  U3038/ZN (NAND2HDV1)           0.00      0.04       1.13 r
  U2818/ZN (OAI21HDV4)           0.00      0.03       1.17 f
  U3298/ZN (AOI21HDV4)           0.00      0.04       1.20 r
  U3297/ZN (OAI21HDV4)           0.00      0.03       1.24 f
  U4712/ZN (NAND2HDV4)           0.00      0.03       1.27 r
  U4713/ZN (NAND2HDV8)           0.01      0.03       1.30 f
  U4060/ZN (INHDV16)             0.02      0.03       1.33 r
  U481/ZN (OAI21HDV2)            0.00      0.04       1.37 f
  U4865/ZN (XNOR2HDV2)           0.00      0.07       1.44 r
  product_reg_48_/D (DRNQHDV0)             0.00       1.44 r
  data arrival time                                   1.44

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_48_/CK (DRNQHDV0)            0.00       0.67 r
  library setup time                      -0.06       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -1.44
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.83


  Startpoint: multa_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_49_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_21_/CK (DRNQHDV4)              0.00       0.00 r
  multa_reg_21_/Q (DRNQHDV4)     0.00      0.14       0.14 r
  U2890/Z (XOR2HDV4)             0.01      0.13       0.28 f
  U2127/ZN (NAND2HDV16)          0.01      0.04       0.31 r
  U2384/ZN (OAI22HDV4)           0.00      0.03       0.35 f
  U2003/Z (XOR2HDV4)             0.00      0.10       0.45 r
  U3256/ZN (CLKNAND2HDV4)        0.00      0.02       0.47 f
  U3622/ZN (CLKNAND2HDV4)        0.00      0.02       0.49 r
  U1939/Z (XOR2HDV4)             0.00      0.10       0.60 f
  U1938/ZN (XNOR2HDV2)           0.00      0.07       0.67 r
  U3631/Z (XOR2HDV4)             0.00      0.10       0.78 f
  U3004/ZN (XNOR2HDV4)           0.00      0.08       0.85 r
  U3003/ZN (MUX2NHDV4)           0.00      0.05       0.91 r
  U2461/ZN (NAND2HDV8)           0.00      0.03       0.94 f
  U2157/ZN (NAND2HDV4)           0.00      0.02       0.96 r
  U2914/ZN (CLKNAND2HDV4)        0.00      0.02       0.99 f
  U2913/ZN (OAI21HDV4)           0.00      0.02       1.01 r
  U3040/Z (XOR2HDV4)             0.00      0.09       1.10 f
  U3038/ZN (NAND2HDV1)           0.00      0.04       1.13 r
  U2818/ZN (OAI21HDV4)           0.00      0.03       1.17 f
  U3298/ZN (AOI21HDV4)           0.00      0.04       1.20 r
  U3297/ZN (OAI21HDV4)           0.00      0.03       1.24 f
  U4712/ZN (NAND2HDV4)           0.00      0.03       1.27 r
  U4713/ZN (NAND2HDV8)           0.01      0.03       1.30 f
  U4060/ZN (INHDV16)             0.02      0.03       1.33 r
  U477/ZN (OAI21HDV2)            0.00      0.04       1.37 f
  U4862/ZN (XNOR2HDV2)           0.00      0.07       1.44 r
  product_reg_49_/D (DRNQHDV0)             0.00       1.44 r
  data arrival time                                   1.44

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_49_/CK (DRNQHDV0)            0.00       0.67 r
  library setup time                      -0.06       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -1.44
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.83


  Startpoint: multa_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_58_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_21_/CK (DRNQHDV4)              0.00       0.00 r
  multa_reg_21_/Q (DRNQHDV4)     0.00      0.14       0.14 r
  U2890/Z (XOR2HDV4)             0.01      0.13       0.28 f
  U2127/ZN (NAND2HDV16)          0.01      0.04       0.31 r
  U2384/ZN (OAI22HDV4)           0.00      0.03       0.35 f
  U2003/Z (XOR2HDV4)             0.00      0.10       0.45 r
  U3256/ZN (CLKNAND2HDV4)        0.00      0.02       0.47 f
  U3622/ZN (CLKNAND2HDV4)        0.00      0.02       0.49 r
  U1939/Z (XOR2HDV4)             0.00      0.10       0.60 f
  U1938/ZN (XNOR2HDV2)           0.00      0.07       0.67 r
  U3631/Z (XOR2HDV4)             0.00      0.10       0.78 f
  U3004/ZN (XNOR2HDV4)           0.00      0.08       0.85 r
  U3003/ZN (MUX2NHDV4)           0.00      0.05       0.91 r
  U2461/ZN (NAND2HDV8)           0.00      0.03       0.94 f
  U2157/ZN (NAND2HDV4)           0.00      0.02       0.96 r
  U2914/ZN (CLKNAND2HDV4)        0.00      0.02       0.99 f
  U2913/ZN (OAI21HDV4)           0.00      0.02       1.01 r
  U3040/Z (XOR2HDV4)             0.00      0.09       1.10 f
  U3038/ZN (NAND2HDV1)           0.00      0.04       1.13 r
  U2818/ZN (OAI21HDV4)           0.00      0.03       1.17 f
  U3298/ZN (AOI21HDV4)           0.00      0.04       1.20 r
  U3297/ZN (OAI21HDV4)           0.00      0.03       1.24 f
  U4712/ZN (NAND2HDV4)           0.00      0.03       1.27 r
  U4713/ZN (NAND2HDV8)           0.01      0.03       1.30 f
  U4060/ZN (INHDV16)             0.02      0.03       1.33 r
  U5013/ZN (OAI21HDV2)           0.00      0.04       1.37 f
  U2673/ZN (XNOR2HDV2)           0.00      0.07       1.44 r
  product_reg_58_/D (DRNQHDV0)             0.00       1.44 r
  data arrival time                                   1.44

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_58_/CK (DRNQHDV0)            0.00       0.67 r
  library setup time                      -0.06       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -1.44
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.83


  Startpoint: multa_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_52_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_21_/CK (DRNQHDV4)              0.00       0.00 r
  multa_reg_21_/Q (DRNQHDV4)     0.00      0.14       0.14 r
  U2890/Z (XOR2HDV4)             0.01      0.13       0.28 f
  U2127/ZN (NAND2HDV16)          0.01      0.04       0.31 r
  U2384/ZN (OAI22HDV4)           0.00      0.03       0.35 f
  U2003/Z (XOR2HDV4)             0.00      0.10       0.45 r
  U3256/ZN (CLKNAND2HDV4)        0.00      0.02       0.47 f
  U3622/ZN (CLKNAND2HDV4)        0.00      0.02       0.49 r
  U1939/Z (XOR2HDV4)             0.00      0.10       0.60 f
  U1938/ZN (XNOR2HDV2)           0.00      0.07       0.67 r
  U3631/Z (XOR2HDV4)             0.00      0.10       0.78 f
  U3004/ZN (XNOR2HDV4)           0.00      0.08       0.85 r
  U3003/ZN (MUX2NHDV4)           0.00      0.05       0.91 r
  U2461/ZN (NAND2HDV8)           0.00      0.03       0.94 f
  U2157/ZN (NAND2HDV4)           0.00      0.02       0.96 r
  U2914/ZN (CLKNAND2HDV4)        0.00      0.02       0.99 f
  U2913/ZN (OAI21HDV4)           0.00      0.02       1.01 r
  U3040/Z (XOR2HDV4)             0.00      0.09       1.10 f
  U3038/ZN (NAND2HDV1)           0.00      0.04       1.13 r
  U2818/ZN (OAI21HDV4)           0.00      0.03       1.17 f
  U3298/ZN (AOI21HDV4)           0.00      0.04       1.20 r
  U3297/ZN (OAI21HDV4)           0.00      0.03       1.24 f
  U4712/ZN (NAND2HDV4)           0.00      0.03       1.27 r
  U4713/ZN (NAND2HDV8)           0.01      0.03       1.30 f
  U4060/ZN (INHDV16)             0.02      0.03       1.33 r
  U480/ZN (OAI21HDV2)            0.00      0.04       1.37 f
  U4847/ZN (XNOR2HDV2)           0.00      0.07       1.44 r
  product_reg_52_/D (DRNQHDV0)             0.00       1.44 r
  data arrival time                                   1.44

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_52_/CK (DRNQHDV0)            0.00       0.67 r
  library setup time                      -0.06       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -1.44
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.83


  Startpoint: multa_reg_24_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_55_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_24_/CK (DRNQHDV4)              0.00       0.00 r
  multa_reg_24_/Q (DRNQHDV4)     0.00      0.13       0.13 r
  U4059/ZN (XNOR2HDV4)           0.01      0.11       0.25 f
  U2566/Z (BUFHDV20)             0.02      0.06       0.31 f
  U2539/ZN (NAND2HDV24)          0.02      0.03       0.33 r
  U4978/ZN (OAI22HDV4)           0.00      0.03       0.37 f
  U1907/Z (XOR2HDV4)             0.00      0.10       0.47 r
  U4066/ZN (CLKNAND2HDV4)        0.00      0.02       0.50 f
  U4065/ZN (CLKNAND2HDV4)        0.00      0.02       0.52 r
  U1398/Z (XOR2HDV4)             0.00      0.10       0.62 f
  U3717/ZN (XNOR2HDV4)           0.00      0.08       0.70 r
  U3274/Z (XOR2HDV2)             0.00      0.10       0.80 f
  U3805/Z (XOR2HDV4)             0.00      0.08       0.87 r
  U2134/Z (CLKXOR2HDV4)          0.00      0.08       0.95 f
  U4292/ZN (AOI22HDV2)           0.00      0.06       1.02 r
  U3264/ZN (INHDV2)              0.00      0.03       1.05 f
  U2061/ZN (NAND2HDV4)           0.00      0.03       1.07 r
  U4160/ZN (INHDV4)              0.00      0.02       1.09 f
  U4459/ZN (AOI21HDV4)           0.00      0.03       1.12 r
  U4715/ZN (OAI21HDV4)           0.00      0.04       1.16 f
  U464/ZN (NAND2HDV4)            0.00      0.02       1.19 r
  U3657/ZN (CLKNAND2HDV4)        0.00      0.02       1.21 f
  U4014/ZN (AOI21HDV4)           0.00      0.03       1.25 r
  U4013/ZN (OAI21HDV4)           0.00      0.04       1.29 f
  U4746/ZN (AOI21HDV2)           0.00      0.05       1.34 r
  U3059/ZN (OAI21HDV4)           0.00      0.03       1.37 f
  U4748/ZN (XNOR2HDV2)           0.00      0.07       1.44 r
  product_reg_55_/D (DRNQHDV0)             0.00       1.44 r
  data arrival time                                   1.44

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_55_/CK (DRNQHDV0)            0.00       0.67 r
  library setup time                      -0.06       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -1.44
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.83


  Startpoint: multa_reg_28_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_43_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_28_/CK (DRNQHDV2)              0.00       0.00 r
  multa_reg_28_/Q (DRNQHDV2)     0.00      0.14       0.14 f
  U3138/ZN (INHDV4)              0.00      0.02       0.17 r
  U3134/ZN (NAND2HDV4)           0.00      0.03       0.20 f
  U3136/ZN (NAND2HDV8)           0.01      0.03       0.23 r
  U3266/ZN (INHDV20)             0.04      0.04       0.27 f
  U3911/ZN (INOR2HDV2)           0.00      0.05       0.32 r
  U779/Z (XOR2HDV2)              0.00      0.11       0.43 f
  U1547/ZN (XNOR2HDV2)           0.00      0.08       0.51 r
  U241/ZN (XNOR2HDV4)            0.00      0.08       0.59 f
  U1969/ZN (NAND2HDV4)           0.00      0.02       0.61 r
  U1048/ZN (CLKNAND2HDV4)        0.00      0.02       0.64 f
  U2036/ZN (XNOR2HDV4)           0.00      0.08       0.72 r
  U1293/ZN (NAND2HDV4)           0.00      0.03       0.74 f
  U314/ZN (NAND2HDV4)            0.00      0.02       0.76 r
  U1968/ZN (XNOR2HDV4)           0.00      0.08       0.84 f
  U2041/ZN (XNOR2HDV2)           0.00      0.07       0.91 r
  U3630/Z (XOR2HDV4)             0.00      0.10       1.02 f
  U3628/Z (XOR2HDV4)             0.00      0.08       1.10 r
  U3729/ZN (NOR2HDV4)            0.00      0.02       1.12 f
  U3863/ZN (NOR2HDV4)            0.00      0.04       1.16 r
  U3300/ZN (CLKNAND2HDV4)        0.00      0.03       1.19 f
  U3297/ZN (OAI21HDV4)           0.00      0.05       1.24 r
  U4712/ZN (NAND2HDV4)           0.00      0.04       1.28 f
  U4713/ZN (NAND2HDV8)           0.01      0.03       1.31 r
  U4060/ZN (INHDV16)             0.02      0.03       1.33 f
  U4871/ZN (OAI21HDV2)           0.00      0.05       1.38 r
  U2814/ZN (INHDV1)              0.00      0.02       1.41 f
  U1229/ZN (CLKNAND2HDV1)        0.00      0.02       1.43 r
  U804/ZN (NAND2HDV1)            0.00      0.03       1.46 f
  product_reg_43_/D (DRNQHDV0)             0.00       1.46 f
  data arrival time                                   1.46

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_43_/CK (DRNQHDV0)            0.00       0.67 r
  library setup time                      -0.04       0.63
  data required time                                  0.63
  -----------------------------------------------------------
  data required time                                  0.63
  data arrival time                                  -1.46
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.83


  Startpoint: multa_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_60_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_21_/CK (DRNQHDV4)              0.00       0.00 r
  multa_reg_21_/Q (DRNQHDV4)     0.00      0.14       0.14 r
  U4070/Z (XOR2HDV4)             0.01      0.12       0.26 f
  U4053/ZN (INHDV16)             0.04      0.05       0.31 r
  U510/ZN (NAND2HDV24)           0.03      0.04       0.35 f
  U2583/ZN (OAI22HDV2)           0.00      0.05       0.40 r
  U3669/Z (XOR2HDV2)             0.00      0.11       0.52 f
  U3632/Z (XOR2HDV2)             0.00      0.08       0.59 r
  U3273/Z (XOR2HDV2)             0.00      0.10       0.70 f
  U1311/ZN (NAND2HDV1)           0.00      0.03       0.73 r
  U1290/ZN (CLKNAND2HDV2)        0.00      0.03       0.75 f
  U3174/Z (XOR2HDV4)             0.00      0.10       0.86 r
  U3173/ZN (MUX2NHDV2)           0.00      0.05       0.91 r
  U1222/Z (XOR2HDV2)             0.00      0.09       1.00 f
  U3755/ZN (NAND2HDV2)           0.00      0.03       1.03 r
  U4928/ZN (CLKNAND2HDV4)        0.00      0.03       1.06 f
  U4884/ZN (NOR2HDV4)            0.00      0.04       1.10 r
  U3549/ZN (NOR2HDV4)            0.00      0.03       1.13 f
  U3285/ZN (NAND2HDV4)           0.00      0.03       1.16 r
  U1271/ZN (NAND2HDV8)           0.01      0.04       1.20 f
  U3858/ZN (AOI31HDV4)           0.00      0.05       1.25 r
  U3857/ZN (NAND3HDV4)           0.00      0.05       1.30 f
  U4205/ZN (AOI21HDV4)           0.00      0.05       1.34 r
  U4148/ZN (OAI21HDV4)           0.00      0.03       1.37 f
  U3112/ZN (INHDV1)              0.00      0.02       1.39 r
  U1227/ZN (CLKNAND2HDV1)        0.00      0.02       1.42 f
  U1857/ZN (NAND2HDV1)           0.00      0.02       1.44 r
  product_reg_60_/D (DRNQHDV0)             0.00       1.44 r
  data arrival time                                   1.44

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_60_/CK (DRNQHDV0)            0.00       0.67 r
  library setup time                      -0.06       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -1.44
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.83


  Startpoint: multa_reg_28_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_41_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_28_/CK (DRNQHDV2)              0.00       0.00 r
  multa_reg_28_/Q (DRNQHDV2)     0.00      0.14       0.14 f
  U3138/ZN (INHDV4)              0.00      0.02       0.17 r
  U3134/ZN (NAND2HDV4)           0.00      0.03       0.20 f
  U3136/ZN (NAND2HDV8)           0.01      0.03       0.23 r
  U3266/ZN (INHDV20)             0.04      0.04       0.27 f
  U3911/ZN (INOR2HDV2)           0.00      0.05       0.32 r
  U779/Z (XOR2HDV2)              0.00      0.11       0.43 f
  U1547/ZN (XNOR2HDV2)           0.00      0.08       0.51 r
  U241/ZN (XNOR2HDV4)            0.00      0.08       0.59 f
  U1969/ZN (NAND2HDV4)           0.00      0.02       0.61 r
  U1048/ZN (CLKNAND2HDV4)        0.00      0.02       0.64 f
  U2036/ZN (XNOR2HDV4)           0.00      0.08       0.72 r
  U1293/ZN (NAND2HDV4)           0.00      0.03       0.74 f
  U314/ZN (NAND2HDV4)            0.00      0.02       0.76 r
  U1968/ZN (XNOR2HDV4)           0.00      0.08       0.84 f
  U2041/ZN (XNOR2HDV2)           0.00      0.07       0.91 r
  U3630/Z (XOR2HDV4)             0.00      0.10       1.02 f
  U3628/Z (XOR2HDV4)             0.00      0.08       1.10 r
  U3729/ZN (NOR2HDV4)            0.00      0.02       1.12 f
  U3863/ZN (NOR2HDV4)            0.00      0.04       1.16 r
  U3300/ZN (CLKNAND2HDV4)        0.00      0.03       1.19 f
  U3297/ZN (OAI21HDV4)           0.00      0.05       1.24 r
  U4356/Z (BUFHDV3)              0.00      0.06       1.30 r
  U3698/ZN (INHDV8)              0.01      0.02       1.32 f
  U4878/ZN (OAI21HDV2)           0.00      0.05       1.37 r
  U3686/Z (XOR2HDV2)             0.00      0.08       1.45 f
  product_reg_41_/D (DRNQHDV0)             0.00       1.45 f
  data arrival time                                   1.45

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_41_/CK (DRNQHDV0)            0.00       0.67 r
  library setup time                      -0.04       0.63
  data required time                                  0.63
  -----------------------------------------------------------
  data required time                                  0.63
  data arrival time                                  -1.45
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.82


  Startpoint: multa_reg_28_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_39_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_28_/CK (DRNQHDV2)              0.00       0.00 r
  multa_reg_28_/Q (DRNQHDV2)     0.00      0.14       0.14 f
  U3138/ZN (INHDV4)              0.00      0.02       0.17 r
  U3134/ZN (NAND2HDV4)           0.00      0.03       0.20 f
  U3136/ZN (NAND2HDV8)           0.01      0.03       0.23 r
  U3266/ZN (INHDV20)             0.04      0.04       0.27 f
  U3911/ZN (INOR2HDV2)           0.00      0.05       0.32 r
  U779/Z (XOR2HDV2)              0.00      0.11       0.43 f
  U1547/ZN (XNOR2HDV2)           0.00      0.08       0.51 r
  U241/ZN (XNOR2HDV4)            0.00      0.08       0.59 f
  U1969/ZN (NAND2HDV4)           0.00      0.02       0.61 r
  U1048/ZN (CLKNAND2HDV4)        0.00      0.02       0.64 f
  U2036/ZN (XNOR2HDV4)           0.00      0.08       0.72 r
  U1293/ZN (NAND2HDV4)           0.00      0.03       0.74 f
  U314/ZN (NAND2HDV4)            0.00      0.02       0.76 r
  U1968/ZN (XNOR2HDV4)           0.00      0.08       0.84 f
  U2041/ZN (XNOR2HDV2)           0.00      0.07       0.91 r
  U3630/Z (XOR2HDV4)             0.00      0.10       1.02 f
  U3628/Z (XOR2HDV4)             0.00      0.08       1.10 r
  U3729/ZN (NOR2HDV4)            0.00      0.02       1.12 f
  U3863/ZN (NOR2HDV4)            0.00      0.04       1.16 r
  U3300/ZN (CLKNAND2HDV4)        0.00      0.03       1.19 f
  U3297/ZN (OAI21HDV4)           0.00      0.05       1.24 r
  U4356/Z (BUFHDV3)              0.00      0.06       1.30 r
  U3698/ZN (INHDV8)              0.01      0.02       1.32 f
  U4146/ZN (OAI21HDV2)           0.00      0.05       1.37 r
  U3683/Z (XOR2HDV2)             0.00      0.08       1.45 f
  product_reg_39_/D (DRNQHDV0)             0.00       1.45 f
  data arrival time                                   1.45

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_39_/CK (DRNQHDV0)            0.00       0.67 r
  library setup time                      -0.04       0.63
  data required time                                  0.63
  -----------------------------------------------------------
  data required time                                  0.63
  data arrival time                                  -1.45
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.82


  Startpoint: multa_reg_28_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_36_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_28_/CK (DRNQHDV2)              0.00       0.00 r
  multa_reg_28_/Q (DRNQHDV2)     0.00      0.14       0.14 f
  U3138/ZN (INHDV4)              0.00      0.02       0.17 r
  U3134/ZN (NAND2HDV4)           0.00      0.03       0.20 f
  U3136/ZN (NAND2HDV8)           0.01      0.03       0.23 r
  U3266/ZN (INHDV20)             0.04      0.04       0.27 f
  U3911/ZN (INOR2HDV2)           0.00      0.05       0.32 r
  U779/Z (XOR2HDV2)              0.00      0.11       0.43 f
  U1547/ZN (XNOR2HDV2)           0.00      0.08       0.51 r
  U241/ZN (XNOR2HDV4)            0.00      0.08       0.59 f
  U1969/ZN (NAND2HDV4)           0.00      0.02       0.61 r
  U1048/ZN (CLKNAND2HDV4)        0.00      0.02       0.64 f
  U2036/ZN (XNOR2HDV4)           0.00      0.08       0.72 r
  U1293/ZN (NAND2HDV4)           0.00      0.03       0.74 f
  U314/ZN (NAND2HDV4)            0.00      0.02       0.76 r
  U1968/ZN (XNOR2HDV4)           0.00      0.08       0.84 f
  U2041/ZN (XNOR2HDV2)           0.00      0.07       0.91 r
  U3630/Z (XOR2HDV4)             0.00      0.10       1.02 f
  U3628/Z (XOR2HDV4)             0.00      0.08       1.10 r
  U3729/ZN (NOR2HDV4)            0.00      0.02       1.12 f
  U3863/ZN (NOR2HDV4)            0.00      0.04       1.16 r
  U3300/ZN (CLKNAND2HDV4)        0.00      0.03       1.19 f
  U3297/ZN (OAI21HDV4)           0.00      0.05       1.24 r
  U4356/Z (BUFHDV3)              0.00      0.06       1.30 r
  U3698/ZN (INHDV8)              0.01      0.02       1.32 f
  U466/ZN (OAI21HDV1)            0.00      0.05       1.37 r
  U4133/ZN (XNOR2HDV2)           0.00      0.08       1.45 f
  product_reg_36_/D (DRNQHDV0)             0.00       1.45 f
  data arrival time                                   1.45

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_36_/CK (DRNQHDV0)            0.00       0.67 r
  library setup time                      -0.04       0.63
  data required time                                  0.63
  -----------------------------------------------------------
  data required time                                  0.63
  data arrival time                                  -1.45
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.82


  Startpoint: multa_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_40_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_21_/CK (DRNQHDV4)              0.00       0.00 r
  multa_reg_21_/Q (DRNQHDV4)     0.00      0.14       0.14 r
  U2890/Z (XOR2HDV4)             0.01      0.13       0.28 f
  U2127/ZN (NAND2HDV16)          0.01      0.04       0.31 r
  U2384/ZN (OAI22HDV4)           0.00      0.03       0.35 f
  U2003/Z (XOR2HDV4)             0.00      0.10       0.45 r
  U3256/ZN (CLKNAND2HDV4)        0.00      0.02       0.47 f
  U3622/ZN (CLKNAND2HDV4)        0.00      0.02       0.49 r
  U1939/Z (XOR2HDV4)             0.00      0.10       0.60 f
  U1938/ZN (XNOR2HDV2)           0.00      0.07       0.67 r
  U3631/Z (XOR2HDV4)             0.00      0.10       0.78 f
  U3004/ZN (XNOR2HDV4)           0.00      0.08       0.85 r
  U3003/ZN (MUX2NHDV4)           0.00      0.05       0.91 r
  U2461/ZN (NAND2HDV8)           0.00      0.03       0.94 f
  U2157/ZN (NAND2HDV4)           0.00      0.02       0.96 r
  U2914/ZN (CLKNAND2HDV4)        0.00      0.02       0.99 f
  U2913/ZN (OAI21HDV4)           0.00      0.02       1.01 r
  U3040/Z (XOR2HDV4)             0.00      0.09       1.10 f
  U3038/ZN (NAND2HDV1)           0.00      0.04       1.13 r
  U2818/ZN (OAI21HDV4)           0.00      0.03       1.17 f
  U3298/ZN (AOI21HDV4)           0.00      0.04       1.20 r
  U3297/ZN (OAI21HDV4)           0.00      0.03       1.24 f
  U4356/Z (BUFHDV3)              0.00      0.06       1.29 f
  U3698/ZN (INHDV8)              0.01      0.03       1.32 r
  U4881/ZN (OAI21HDV2)           0.00      0.04       1.36 f
  U4135/ZN (XNOR2HDV2)           0.00      0.07       1.43 r
  product_reg_40_/D (DRNQHDV0)             0.00       1.43 r
  data arrival time                                   1.43

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_40_/CK (DRNQHDV0)            0.00       0.67 r
  library setup time                      -0.06       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -1.43
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.82


  Startpoint: multa_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_38_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_21_/CK (DRNQHDV4)              0.00       0.00 r
  multa_reg_21_/Q (DRNQHDV4)     0.00      0.14       0.14 r
  U2890/Z (XOR2HDV4)             0.01      0.13       0.28 f
  U2127/ZN (NAND2HDV16)          0.01      0.04       0.31 r
  U2384/ZN (OAI22HDV4)           0.00      0.03       0.35 f
  U2003/Z (XOR2HDV4)             0.00      0.10       0.45 r
  U3256/ZN (CLKNAND2HDV4)        0.00      0.02       0.47 f
  U3622/ZN (CLKNAND2HDV4)        0.00      0.02       0.49 r
  U1939/Z (XOR2HDV4)             0.00      0.10       0.60 f
  U1938/ZN (XNOR2HDV2)           0.00      0.07       0.67 r
  U3631/Z (XOR2HDV4)             0.00      0.10       0.78 f
  U3004/ZN (XNOR2HDV4)           0.00      0.08       0.85 r
  U3003/ZN (MUX2NHDV4)           0.00      0.05       0.91 r
  U2461/ZN (NAND2HDV8)           0.00      0.03       0.94 f
  U2157/ZN (NAND2HDV4)           0.00      0.02       0.96 r
  U2914/ZN (CLKNAND2HDV4)        0.00      0.02       0.99 f
  U2913/ZN (OAI21HDV4)           0.00      0.02       1.01 r
  U3040/Z (XOR2HDV4)             0.00      0.09       1.10 f
  U3038/ZN (NAND2HDV1)           0.00      0.04       1.13 r
  U2818/ZN (OAI21HDV4)           0.00      0.03       1.17 f
  U3298/ZN (AOI21HDV4)           0.00      0.04       1.20 r
  U3297/ZN (OAI21HDV4)           0.00      0.03       1.24 f
  U4356/Z (BUFHDV3)              0.00      0.06       1.29 f
  U3698/ZN (INHDV8)              0.01      0.03       1.32 r
  U4149/ZN (OAI21HDV2)           0.00      0.04       1.36 f
  U4138/ZN (XNOR2HDV2)           0.00      0.07       1.43 r
  product_reg_38_/D (DRNQHDV0)             0.00       1.43 r
  data arrival time                                   1.43

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_38_/CK (DRNQHDV0)            0.00       0.67 r
  library setup time                      -0.06       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -1.43
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.82


  Startpoint: multa_reg_28_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_37_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_28_/CK (DRNQHDV2)              0.00       0.00 r
  multa_reg_28_/Q (DRNQHDV2)     0.00      0.14       0.14 f
  U3138/ZN (INHDV4)              0.00      0.02       0.17 r
  U3134/ZN (NAND2HDV4)           0.00      0.03       0.20 f
  U3136/ZN (NAND2HDV8)           0.01      0.03       0.23 r
  U3266/ZN (INHDV20)             0.04      0.04       0.27 f
  U3911/ZN (INOR2HDV2)           0.00      0.05       0.32 r
  U779/Z (XOR2HDV2)              0.00      0.11       0.43 f
  U1547/ZN (XNOR2HDV2)           0.00      0.08       0.51 r
  U241/ZN (XNOR2HDV4)            0.00      0.08       0.59 f
  U1969/ZN (NAND2HDV4)           0.00      0.02       0.61 r
  U1048/ZN (CLKNAND2HDV4)        0.00      0.02       0.64 f
  U2036/ZN (XNOR2HDV4)           0.00      0.08       0.72 r
  U1293/ZN (NAND2HDV4)           0.00      0.03       0.74 f
  U314/ZN (NAND2HDV4)            0.00      0.02       0.76 r
  U1968/ZN (XNOR2HDV4)           0.00      0.08       0.84 f
  U2041/ZN (XNOR2HDV2)           0.00      0.07       0.91 r
  U3630/Z (XOR2HDV4)             0.00      0.10       1.02 f
  U3628/Z (XOR2HDV4)             0.00      0.08       1.10 r
  U3729/ZN (NOR2HDV4)            0.00      0.02       1.12 f
  U3863/ZN (NOR2HDV4)            0.00      0.04       1.16 r
  U3300/ZN (CLKNAND2HDV4)        0.00      0.03       1.19 f
  U3297/ZN (OAI21HDV4)           0.00      0.05       1.24 r
  U4356/Z (BUFHDV3)              0.00      0.06       1.30 r
  U3698/ZN (INHDV8)              0.01      0.02       1.32 f
  U3/ZN (OAI21HDV2)              0.00      0.05       1.37 r
  U3680/Z (XOR2HDV2)             0.00      0.08       1.45 f
  product_reg_37_/D (DRNQHDV0)             0.00       1.45 f
  data arrival time                                   1.45

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_37_/CK (DRNQHDV0)            0.00       0.67 r
  library setup time                      -0.04       0.63
  data required time                                  0.63
  -----------------------------------------------------------
  data required time                                  0.63
  data arrival time                                  -1.45
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.82


  Startpoint: multa_reg_28_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_35_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_28_/CK (DRNQHDV2)              0.00       0.00 r
  multa_reg_28_/Q (DRNQHDV2)     0.00      0.14       0.14 f
  U3138/ZN (INHDV4)              0.00      0.02       0.17 r
  U3134/ZN (NAND2HDV4)           0.00      0.03       0.20 f
  U3136/ZN (NAND2HDV8)           0.01      0.03       0.23 r
  U3266/ZN (INHDV20)             0.04      0.04       0.27 f
  U3911/ZN (INOR2HDV2)           0.00      0.05       0.32 r
  U779/Z (XOR2HDV2)              0.00      0.11       0.43 f
  U1547/ZN (XNOR2HDV2)           0.00      0.08       0.51 r
  U241/ZN (XNOR2HDV4)            0.00      0.08       0.59 f
  U1969/ZN (NAND2HDV4)           0.00      0.02       0.61 r
  U1048/ZN (CLKNAND2HDV4)        0.00      0.02       0.64 f
  U2036/ZN (XNOR2HDV4)           0.00      0.08       0.72 r
  U1293/ZN (NAND2HDV4)           0.00      0.03       0.74 f
  U314/ZN (NAND2HDV4)            0.00      0.02       0.76 r
  U1968/ZN (XNOR2HDV4)           0.00      0.08       0.84 f
  U2041/ZN (XNOR2HDV2)           0.00      0.07       0.91 r
  U3630/Z (XOR2HDV4)             0.00      0.10       1.02 f
  U3628/Z (XOR2HDV4)             0.00      0.08       1.10 r
  U3729/ZN (NOR2HDV4)            0.00      0.02       1.12 f
  U3863/ZN (NOR2HDV4)            0.00      0.04       1.16 r
  U3300/ZN (CLKNAND2HDV4)        0.00      0.03       1.19 f
  U3297/ZN (OAI21HDV4)           0.00      0.05       1.24 r
  U4356/Z (BUFHDV3)              0.00      0.06       1.30 r
  U3698/ZN (INHDV8)              0.01      0.02       1.32 f
  U1233/ZN (OAI21HDV2)           0.00      0.05       1.37 r
  U3704/Z (XOR2HDV2)             0.00      0.08       1.45 f
  product_reg_35_/D (DRNQHDV0)             0.00       1.45 f
  data arrival time                                   1.45

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_35_/CK (DRNQHDV0)            0.00       0.67 r
  library setup time                      -0.04       0.63
  data required time                                  0.63
  -----------------------------------------------------------
  data required time                                  0.63
  data arrival time                                  -1.45
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.82


  Startpoint: multa_reg_28_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_42_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_28_/CK (DRNQHDV2)              0.00       0.00 r
  multa_reg_28_/Q (DRNQHDV2)     0.00      0.14       0.14 f
  U3138/ZN (INHDV4)              0.00      0.02       0.17 r
  U3134/ZN (NAND2HDV4)           0.00      0.03       0.20 f
  U3136/ZN (NAND2HDV8)           0.01      0.03       0.23 r
  U3266/ZN (INHDV20)             0.04      0.04       0.27 f
  U3911/ZN (INOR2HDV2)           0.00      0.05       0.32 r
  U779/Z (XOR2HDV2)              0.00      0.11       0.43 f
  U1547/ZN (XNOR2HDV2)           0.00      0.08       0.51 r
  U241/ZN (XNOR2HDV4)            0.00      0.08       0.59 f
  U1969/ZN (NAND2HDV4)           0.00      0.02       0.61 r
  U1048/ZN (CLKNAND2HDV4)        0.00      0.02       0.64 f
  U2036/ZN (XNOR2HDV4)           0.00      0.08       0.72 r
  U1293/ZN (NAND2HDV4)           0.00      0.03       0.74 f
  U314/ZN (NAND2HDV4)            0.00      0.02       0.76 r
  U1968/ZN (XNOR2HDV4)           0.00      0.08       0.84 f
  U2041/ZN (XNOR2HDV2)           0.00      0.07       0.91 r
  U3630/Z (XOR2HDV4)             0.00      0.10       1.02 f
  U3628/Z (XOR2HDV4)             0.00      0.08       1.10 r
  U3729/ZN (NOR2HDV4)            0.00      0.02       1.12 f
  U3863/ZN (NOR2HDV4)            0.00      0.04       1.16 r
  U3300/ZN (CLKNAND2HDV4)        0.00      0.03       1.19 f
  U3297/ZN (OAI21HDV4)           0.00      0.05       1.24 r
  U4712/ZN (NAND2HDV4)           0.00      0.04       1.28 f
  U4713/ZN (NAND2HDV8)           0.01      0.03       1.31 r
  U4060/ZN (INHDV16)             0.02      0.03       1.33 f
  U2474/Z (XOR2HDV2)             0.00      0.07       1.40 r
  product_reg_42_/D (DRNQHDV0)             0.00       1.40 r
  data arrival time                                   1.40

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_42_/CK (DRNQHDV0)            0.00       0.67 r
  library setup time                      -0.06       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -1.40
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.79


  Startpoint: multa_reg_28_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_34_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_28_/CK (DRNQHDV2)              0.00       0.00 r
  multa_reg_28_/Q (DRNQHDV2)     0.00      0.14       0.14 f
  U3138/ZN (INHDV4)              0.00      0.02       0.17 r
  U3134/ZN (NAND2HDV4)           0.00      0.03       0.20 f
  U3136/ZN (NAND2HDV8)           0.01      0.03       0.23 r
  U3266/ZN (INHDV20)             0.04      0.04       0.27 f
  U3911/ZN (INOR2HDV2)           0.00      0.05       0.32 r
  U779/Z (XOR2HDV2)              0.00      0.11       0.43 f
  U1547/ZN (XNOR2HDV2)           0.00      0.08       0.51 r
  U241/ZN (XNOR2HDV4)            0.00      0.08       0.59 f
  U1969/ZN (NAND2HDV4)           0.00      0.02       0.61 r
  U1048/ZN (CLKNAND2HDV4)        0.00      0.02       0.64 f
  U2036/ZN (XNOR2HDV4)           0.00      0.08       0.72 r
  U1293/ZN (NAND2HDV4)           0.00      0.03       0.74 f
  U314/ZN (NAND2HDV4)            0.00      0.02       0.76 r
  U1968/ZN (XNOR2HDV4)           0.00      0.08       0.84 f
  U2041/ZN (XNOR2HDV2)           0.00      0.07       0.91 r
  U3630/Z (XOR2HDV4)             0.00      0.10       1.02 f
  U3628/Z (XOR2HDV4)             0.00      0.08       1.10 r
  U3729/ZN (NOR2HDV4)            0.00      0.02       1.12 f
  U3863/ZN (NOR2HDV4)            0.00      0.04       1.16 r
  U3300/ZN (CLKNAND2HDV4)        0.00      0.03       1.19 f
  U3297/ZN (OAI21HDV4)           0.00      0.05       1.24 r
  U4356/Z (BUFHDV3)              0.00      0.06       1.30 r
  U3698/ZN (INHDV8)              0.01      0.02       1.32 f
  U4132/Z (XOR2HDV2)             0.00      0.06       1.38 r
  product_reg_34_/D (DRNQHDV0)             0.00       1.38 r
  data arrival time                                   1.38

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_34_/CK (DRNQHDV0)            0.00       0.67 r
  library setup time                      -0.06       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -1.38
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.77


  Startpoint: multa_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_33_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_12_/CK (DRNQHDV4)              0.00       0.00 r
  multa_reg_12_/Q (DRNQHDV4)     0.00      0.13       0.13 f
  U2373/ZN (XNOR2HDV4)           0.00      0.10       0.23 r
  U1854/ZN (INHDV8)              0.01      0.02       0.25 f
  U2840/ZN (INHDV10)             0.01      0.02       0.27 r
  U2435/ZN (NAND2HDV16)          0.02      0.04       0.31 f
  U3235/Z (BUFHDV24)             0.02      0.06       0.36 f
  U338/ZN (OAI22HDV2)            0.00      0.05       0.42 r
  U1575/ZN (INHDV1)              0.00      0.03       0.45 f
  U2296/ZN (XNOR2HDV4)           0.00      0.10       0.55 r
  U2295/ZN (MUX2NHDV4)           0.00      0.05       0.60 r
  U145/ZN (XNOR2HDV1)            0.00      0.09       0.69 f
  U493/Z (XOR2HDV2)              0.00      0.08       0.77 r
  U1789/ZN (XNOR2HDV2)           0.00      0.07       0.84 f
  U55/ZN (XNOR2HDV4)             0.00      0.11       0.95 r
  U2504/ZN (NOR2HDV2)            0.00      0.02       0.97 f
  U4144/ZN (INAND2HDV4)          0.00      0.05       1.02 f
  U1877/ZN (OAI21HDV4)           0.00      0.05       1.07 r
  U1871/ZN (AOI21HDV4)           0.00      0.04       1.11 f
  U3305/ZN (OAI21HDV4)           0.00      0.05       1.16 r
  U3303/ZN (AOI21HDV4)           0.00      0.04       1.19 f
  U4297/ZN (INHDV0)              0.00      0.05       1.24 r
  U4897/ZN (AOI21HDV2)           0.00      0.05       1.29 f
  U4131/Z (XOR2HDV2)             0.00      0.07       1.36 r
  product_reg_33_/D (DRNQHDV0)             0.00       1.36 r
  data arrival time                                   1.36

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_33_/CK (DRNQHDV0)            0.00       0.67 r
  library setup time                      -0.06       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -1.36
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.75


  Startpoint: multa_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_31_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_12_/CK (DRNQHDV4)              0.00       0.00 r
  multa_reg_12_/Q (DRNQHDV4)     0.00      0.13       0.13 f
  U2373/ZN (XNOR2HDV4)           0.00      0.10       0.23 r
  U1854/ZN (INHDV8)              0.01      0.02       0.25 f
  U2840/ZN (INHDV10)             0.01      0.02       0.27 r
  U2435/ZN (NAND2HDV16)          0.02      0.04       0.31 f
  U3235/Z (BUFHDV24)             0.02      0.06       0.36 f
  U338/ZN (OAI22HDV2)            0.00      0.05       0.42 r
  U1575/ZN (INHDV1)              0.00      0.03       0.45 f
  U2296/ZN (XNOR2HDV4)           0.00      0.10       0.55 r
  U2295/ZN (MUX2NHDV4)           0.00      0.05       0.60 r
  U145/ZN (XNOR2HDV1)            0.00      0.09       0.69 f
  U493/Z (XOR2HDV2)              0.00      0.08       0.77 r
  U1789/ZN (XNOR2HDV2)           0.00      0.07       0.84 f
  U55/ZN (XNOR2HDV4)             0.00      0.11       0.95 r
  U2504/ZN (NOR2HDV2)            0.00      0.02       0.97 f
  U4144/ZN (INAND2HDV4)          0.00      0.05       1.02 f
  U1877/ZN (OAI21HDV4)           0.00      0.05       1.07 r
  U1871/ZN (AOI21HDV4)           0.00      0.04       1.11 f
  U3305/ZN (OAI21HDV4)           0.00      0.05       1.16 r
  U3303/ZN (AOI21HDV4)           0.00      0.04       1.19 f
  U4297/ZN (INHDV0)              0.00      0.05       1.24 r
  U4902/ZN (AOI21HDV2)           0.00      0.05       1.29 f
  U4130/Z (XOR2HDV2)             0.00      0.07       1.36 r
  product_reg_31_/D (DRNQHDV0)             0.00       1.36 r
  data arrival time                                   1.36

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_31_/CK (DRNQHDV0)            0.00       0.67 r
  library setup time                      -0.06       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -1.36
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.75


  Startpoint: multa_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_32_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_12_/CK (DRNQHDV4)              0.00       0.00 r
  multa_reg_12_/Q (DRNQHDV4)     0.00      0.13       0.13 f
  U2373/ZN (XNOR2HDV4)           0.00      0.10       0.23 r
  U1854/ZN (INHDV8)              0.01      0.02       0.25 f
  U2840/ZN (INHDV10)             0.01      0.02       0.27 r
  U2435/ZN (NAND2HDV16)          0.02      0.04       0.31 f
  U3235/Z (BUFHDV24)             0.02      0.06       0.36 f
  U338/ZN (OAI22HDV2)            0.00      0.05       0.42 r
  U1575/ZN (INHDV1)              0.00      0.03       0.45 f
  U2296/ZN (XNOR2HDV4)           0.00      0.10       0.55 r
  U2295/ZN (MUX2NHDV4)           0.00      0.05       0.60 r
  U145/ZN (XNOR2HDV1)            0.00      0.09       0.69 f
  U493/Z (XOR2HDV2)              0.00      0.08       0.77 r
  U1789/ZN (XNOR2HDV2)           0.00      0.07       0.84 f
  U55/ZN (XNOR2HDV4)             0.00      0.11       0.95 r
  U2504/ZN (NOR2HDV2)            0.00      0.02       0.97 f
  U4144/ZN (INAND2HDV4)          0.00      0.05       1.02 f
  U1877/ZN (OAI21HDV4)           0.00      0.05       1.07 r
  U1871/ZN (AOI21HDV4)           0.00      0.04       1.11 f
  U3305/ZN (OAI21HDV4)           0.00      0.05       1.16 r
  U3303/ZN (AOI21HDV4)           0.00      0.04       1.19 f
  U4297/ZN (INHDV0)              0.00      0.05       1.24 r
  U4899/ZN (AOI21HDV2)           0.00      0.05       1.29 f
  U4129/Z (XOR2HDV2)             0.00      0.07       1.36 r
  product_reg_32_/D (DRNQHDV0)             0.00       1.36 r
  data arrival time                                   1.36

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_32_/CK (DRNQHDV0)            0.00       0.67 r
  library setup time                      -0.06       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -1.36
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.75


  Startpoint: multa_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_28_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_21_/CK (DRNQHDV4)              0.00       0.00 r
  multa_reg_21_/Q (DRNQHDV4)     0.00      0.14       0.14 r
  U3299/ZN (INHDV6)              0.01      0.03       0.17 f
  U1607/ZN (CLKNHDV24)           0.04      0.04       0.21 r
  U2442/ZN (XNOR2HDV2)           0.00      0.10       0.31 f
  U2222/ZN (OAI22HDV4)           0.00      0.05       0.36 r
  U2221/Z (XOR2HDV2)             0.00      0.11       0.48 f
  U3340/ZN (XNOR2HDV2)           0.00      0.08       0.56 r
  U627/Z (XOR2HDV4)              0.00      0.08       0.64 f
  U921/Z (XOR2HDV4)              0.00      0.08       0.71 r
  U2070/Z (XOR2HDV4)             0.00      0.08       0.79 f
  U3939/ZN (NAND2HDV2)           0.00      0.03       0.83 r
  U2826/ZN (CLKNAND2HDV4)        0.00      0.03       0.85 f
  U1243/ZN (INHDV4)              0.00      0.02       0.87 r
  U2136/ZN (CLKNAND2HDV4)        0.00      0.03       0.90 f
  U2030/ZN (NAND2HDV4)           0.00      0.02       0.92 r
  U2029/ZN (XNOR2HDV4)           0.00      0.08       1.00 f
  U1876/ZN (NOR2HDV8)            0.00      0.04       1.04 r
  U1872/ZN (OAI21HDV4)           0.00      0.04       1.08 f
  U1871/ZN (AOI21HDV4)           0.00      0.04       1.12 r
  U3305/ZN (OAI21HDV4)           0.00      0.04       1.15 f
  U3156/ZN (INHDV0)              0.00      0.04       1.20 r
  U1262/ZN (INHDV0)              0.00      0.02       1.22 f
  U822/ZN (IOA21HDV2)            0.00      0.06       1.28 f
  U1180/ZN (XNOR2HDV2)           0.00      0.07       1.35 r
  product_reg_28_/D (DRNQHDV0)             0.00       1.35 r
  data arrival time                                   1.35

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_28_/CK (DRNQHDV0)            0.00       0.67 r
  library setup time                      -0.06       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -1.35
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.74


  Startpoint: multa_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_30_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_21_/CK (DRNQHDV4)              0.00       0.00 r
  multa_reg_21_/Q (DRNQHDV4)     0.00      0.14       0.14 r
  U3299/ZN (INHDV6)              0.01      0.03       0.17 f
  U1607/ZN (CLKNHDV24)           0.04      0.04       0.21 r
  U2442/ZN (XNOR2HDV2)           0.00      0.10       0.31 f
  U2222/ZN (OAI22HDV4)           0.00      0.05       0.36 r
  U2221/Z (XOR2HDV2)             0.00      0.11       0.48 f
  U3340/ZN (XNOR2HDV2)           0.00      0.08       0.56 r
  U627/Z (XOR2HDV4)              0.00      0.08       0.64 f
  U921/Z (XOR2HDV4)              0.00      0.08       0.71 r
  U2070/Z (XOR2HDV4)             0.00      0.08       0.79 f
  U3939/ZN (NAND2HDV2)           0.00      0.03       0.83 r
  U2826/ZN (CLKNAND2HDV4)        0.00      0.03       0.85 f
  U1243/ZN (INHDV4)              0.00      0.02       0.87 r
  U2136/ZN (CLKNAND2HDV4)        0.00      0.03       0.90 f
  U2030/ZN (NAND2HDV4)           0.00      0.02       0.92 r
  U2029/ZN (XNOR2HDV4)           0.00      0.08       1.00 f
  U1876/ZN (NOR2HDV8)            0.00      0.04       1.04 r
  U1872/ZN (OAI21HDV4)           0.00      0.04       1.08 f
  U1871/ZN (AOI21HDV4)           0.00      0.04       1.12 r
  U3305/ZN (OAI21HDV4)           0.00      0.04       1.15 f
  U3303/ZN (AOI21HDV4)           0.00      0.05       1.20 r
  U4297/ZN (INHDV0)              0.00      0.05       1.25 f
  U1177/ZN (XNOR2HDV2)           0.00      0.07       1.32 r
  product_reg_30_/D (DRNQHDV0)             0.00       1.32 r
  data arrival time                                   1.32

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_30_/CK (DRNQHDV0)            0.00       0.67 r
  library setup time                      -0.06       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -1.32
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.71


  Startpoint: multa_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_29_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_12_/CK (DRNQHDV4)              0.00       0.00 r
  multa_reg_12_/Q (DRNQHDV4)     0.00      0.13       0.13 f
  U2373/ZN (XNOR2HDV4)           0.00      0.10       0.23 r
  U1854/ZN (INHDV8)              0.01      0.02       0.25 f
  U2840/ZN (INHDV10)             0.01      0.02       0.27 r
  U2435/ZN (NAND2HDV16)          0.02      0.04       0.31 f
  U3235/Z (BUFHDV24)             0.02      0.06       0.36 f
  U338/ZN (OAI22HDV2)            0.00      0.05       0.42 r
  U1575/ZN (INHDV1)              0.00      0.03       0.45 f
  U2296/ZN (XNOR2HDV4)           0.00      0.10       0.55 r
  U2295/ZN (MUX2NHDV4)           0.00      0.05       0.60 r
  U145/ZN (XNOR2HDV1)            0.00      0.09       0.69 f
  U493/Z (XOR2HDV2)              0.00      0.08       0.77 r
  U1789/ZN (XNOR2HDV2)           0.00      0.07       0.84 f
  U55/ZN (XNOR2HDV4)             0.00      0.11       0.95 r
  U2504/ZN (NOR2HDV2)            0.00      0.02       0.97 f
  U4144/ZN (INAND2HDV4)          0.00      0.05       1.02 f
  U1877/ZN (OAI21HDV4)           0.00      0.05       1.07 r
  U1871/ZN (AOI21HDV4)           0.00      0.04       1.11 f
  U3305/ZN (OAI21HDV4)           0.00      0.05       1.16 r
  U3156/ZN (INHDV0)              0.00      0.04       1.20 f
  U816/ZN (OAI21HDV2)            0.00      0.05       1.25 r
  U1181/ZN (XNOR2HDV2)           0.00      0.08       1.33 f
  product_reg_29_/D (DRNQHDV0)             0.00       1.33 f
  data arrival time                                   1.33

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_29_/CK (DRNQHDV0)            0.00       0.67 r
  library setup time                      -0.04       0.63
  data required time                                  0.63
  -----------------------------------------------------------
  data required time                                  0.63
  data arrival time                                  -1.33
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.70


  Startpoint: multa_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_26_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_21_/CK (DRNQHDV4)              0.00       0.00 r
  multa_reg_21_/Q (DRNQHDV4)     0.00      0.14       0.14 r
  U3299/ZN (INHDV6)              0.01      0.03       0.17 f
  U1607/ZN (CLKNHDV24)           0.04      0.04       0.21 r
  U2442/ZN (XNOR2HDV2)           0.00      0.10       0.31 f
  U2222/ZN (OAI22HDV4)           0.00      0.05       0.36 r
  U2221/Z (XOR2HDV2)             0.00      0.11       0.48 f
  U3340/ZN (XNOR2HDV2)           0.00      0.08       0.56 r
  U627/Z (XOR2HDV4)              0.00      0.08       0.64 f
  U921/Z (XOR2HDV4)              0.00      0.08       0.71 r
  U2070/Z (XOR2HDV4)             0.00      0.08       0.79 f
  U3939/ZN (NAND2HDV2)           0.00      0.03       0.83 r
  U2826/ZN (CLKNAND2HDV4)        0.00      0.03       0.85 f
  U1243/ZN (INHDV4)              0.00      0.02       0.87 r
  U2136/ZN (CLKNAND2HDV4)        0.00      0.03       0.90 f
  U2030/ZN (NAND2HDV4)           0.00      0.02       0.92 r
  U2029/ZN (XNOR2HDV4)           0.00      0.08       1.00 f
  U1876/ZN (NOR2HDV8)            0.00      0.04       1.04 r
  U1872/ZN (OAI21HDV4)           0.00      0.04       1.08 f
  U2677/Z (AO21HDV2)             0.00      0.10       1.18 f
  U3699/ZN (AOI21HDV2)           0.00      0.05       1.23 r
  U4909/Z (XOR2HDV2)             0.00      0.08       1.31 f
  product_reg_26_/D (DRNQHDV0)             0.00       1.31 f
  data arrival time                                   1.31

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_26_/CK (DRNQHDV0)            0.00       0.67 r
  library setup time                      -0.04       0.63
  data required time                                  0.63
  -----------------------------------------------------------
  data required time                                  0.63
  data arrival time                                  -1.31
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.68


  Startpoint: multa_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_25_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_21_/CK (DRNQHDV4)              0.00       0.00 r
  multa_reg_21_/Q (DRNQHDV4)     0.00      0.14       0.14 r
  U3299/ZN (INHDV6)              0.01      0.03       0.17 f
  U1607/ZN (CLKNHDV24)           0.04      0.04       0.21 r
  U2442/ZN (XNOR2HDV2)           0.00      0.10       0.31 f
  U2222/ZN (OAI22HDV4)           0.00      0.05       0.36 r
  U2221/Z (XOR2HDV2)             0.00      0.11       0.48 f
  U3340/ZN (XNOR2HDV2)           0.00      0.08       0.56 r
  U627/Z (XOR2HDV4)              0.00      0.08       0.64 f
  U921/Z (XOR2HDV4)              0.00      0.08       0.71 r
  U2070/Z (XOR2HDV4)             0.00      0.08       0.79 f
  U3939/ZN (NAND2HDV2)           0.00      0.03       0.83 r
  U2826/ZN (CLKNAND2HDV4)        0.00      0.03       0.85 f
  U1243/ZN (INHDV4)              0.00      0.02       0.87 r
  U2136/ZN (CLKNAND2HDV4)        0.00      0.03       0.90 f
  U2030/ZN (NAND2HDV4)           0.00      0.02       0.92 r
  U2029/ZN (XNOR2HDV4)           0.00      0.08       1.00 f
  U1876/ZN (NOR2HDV8)            0.00      0.04       1.04 r
  U1872/ZN (OAI21HDV4)           0.00      0.04       1.08 f
  U2677/Z (AO21HDV2)             0.00      0.10       1.18 f
  U4914/ZN (AOI21HDV2)           0.00      0.05       1.23 r
  U4915/Z (XOR2HDV2)             0.00      0.08       1.31 f
  product_reg_25_/D (DRNQHDV0)             0.00       1.31 f
  data arrival time                                   1.31

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_25_/CK (DRNQHDV0)            0.00       0.67 r
  library setup time                      -0.04       0.63
  data required time                                  0.63
  -----------------------------------------------------------
  data required time                                  0.63
  data arrival time                                  -1.31
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.68


  Startpoint: multa_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_27_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_12_/CK (DRNQHDV4)              0.00       0.00 r
  multa_reg_12_/Q (DRNQHDV4)     0.00      0.13       0.13 f
  U2373/ZN (XNOR2HDV4)           0.00      0.10       0.23 r
  U1854/ZN (INHDV8)              0.01      0.02       0.25 f
  U2840/ZN (INHDV10)             0.01      0.02       0.27 r
  U2435/ZN (NAND2HDV16)          0.02      0.04       0.31 f
  U3235/Z (BUFHDV24)             0.02      0.06       0.36 f
  U338/ZN (OAI22HDV2)            0.00      0.05       0.42 r
  U1575/ZN (INHDV1)              0.00      0.03       0.45 f
  U2296/ZN (XNOR2HDV4)           0.00      0.10       0.55 r
  U2295/ZN (MUX2NHDV4)           0.00      0.05       0.60 r
  U145/ZN (XNOR2HDV1)            0.00      0.09       0.69 f
  U493/Z (XOR2HDV2)              0.00      0.08       0.77 r
  U1789/ZN (XNOR2HDV2)           0.00      0.07       0.84 f
  U55/ZN (XNOR2HDV4)             0.00      0.11       0.95 r
  U2504/ZN (NOR2HDV2)            0.00      0.02       0.97 f
  U4144/ZN (INAND2HDV4)          0.00      0.05       1.02 f
  U1877/ZN (OAI21HDV4)           0.00      0.05       1.07 r
  U1871/ZN (AOI21HDV4)           0.00      0.04       1.11 f
  U3305/ZN (OAI21HDV4)           0.00      0.05       1.16 r
  U3156/ZN (INHDV0)              0.00      0.04       1.20 f
  U4911/Z (XOR2HDV2)             0.00      0.07       1.27 r
  product_reg_27_/D (DRNQHDV0)             0.00       1.27 r
  data arrival time                                   1.27

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_27_/CK (DRNQHDV0)            0.00       0.67 r
  library setup time                      -0.06       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -1.27
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.66


  Startpoint: multa_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_20_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_11_/CK (DRNQHDV4)              0.00       0.00 r
  multa_reg_11_/Q (DRNQHDV4)     0.01      0.15       0.15 r
  U454/ZN (INHDV8)               0.01      0.03       0.18 f
  U2885/ZN (CLKNHDV32)           0.05      0.04       0.22 r
  U3440/ZN (XNOR2HDV2)           0.00      0.08       0.30 f
  U3827/ZN (OAI22HDV1)           0.00      0.08       0.37 r
  U4996/Z (XOR2HDV2)             0.00      0.12       0.50 f
  U2348/ZN (AOI22HDV4)           0.00      0.05       0.54 r
  U1713/Z (XOR2HDV4)             0.00      0.09       0.64 f
  U3258/ZN (NAND2HDV4)           0.00      0.02       0.66 r
  U3517/ZN (CLKNAND2HDV4)        0.00      0.03       0.68 f
  U3101/Z (XOR2HDV4)             0.00      0.07       0.76 r
  U3100/Z (XOR2HDV4)             0.00      0.08       0.84 f
  U3142/ZN (NOR2HDV8)            0.00      0.04       0.88 r
  U3975/ZN (OAI21HDV4)           0.00      0.03       0.91 f
  U2379/ZN (AOI21HDV4)           0.00      0.04       0.95 r
  U1883/ZN (OAI21HDV4)           0.00      0.04       0.99 f
  U436/ZN (CLKNHDV1)             0.00      0.04       1.03 r
  U438/ZN (INHDV1)               0.00      0.02       1.05 f
  U2899/Z (AO21HDV2)             0.00      0.10       1.14 f
  U439/ZN (AOI21HDV2)            0.00      0.05       1.20 r
  U4924/Z (XOR2HDV2)             0.00      0.08       1.27 f
  product_reg_20_/D (DRNQHDV0)             0.00       1.27 f
  data arrival time                                   1.27

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_20_/CK (DRNQHDV0)            0.00       0.67 r
  library setup time                      -0.04       0.63
  data required time                                  0.63
  -----------------------------------------------------------
  data required time                                  0.63
  data arrival time                                  -1.27
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.64


  Startpoint: multa_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_24_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_21_/CK (DRNQHDV4)              0.00       0.00 r
  multa_reg_21_/Q (DRNQHDV4)     0.00      0.14       0.14 r
  U3299/ZN (INHDV6)              0.01      0.03       0.17 f
  U1607/ZN (CLKNHDV24)           0.04      0.04       0.21 r
  U2442/ZN (XNOR2HDV2)           0.00      0.10       0.31 f
  U2222/ZN (OAI22HDV4)           0.00      0.05       0.36 r
  U2221/Z (XOR2HDV2)             0.00      0.11       0.48 f
  U3340/ZN (XNOR2HDV2)           0.00      0.08       0.56 r
  U627/Z (XOR2HDV4)              0.00      0.08       0.64 f
  U921/Z (XOR2HDV4)              0.00      0.08       0.71 r
  U2070/Z (XOR2HDV4)             0.00      0.08       0.79 f
  U3939/ZN (NAND2HDV2)           0.00      0.03       0.83 r
  U2826/ZN (CLKNAND2HDV4)        0.00      0.03       0.85 f
  U1243/ZN (INHDV4)              0.00      0.02       0.87 r
  U2136/ZN (CLKNAND2HDV4)        0.00      0.03       0.90 f
  U2030/ZN (NAND2HDV4)           0.00      0.02       0.92 r
  U2029/ZN (XNOR2HDV4)           0.00      0.08       1.00 f
  U1876/ZN (NOR2HDV8)            0.00      0.04       1.04 r
  U1872/ZN (OAI21HDV4)           0.00      0.04       1.08 f
  U2677/Z (AO21HDV2)             0.00      0.10       1.18 f
  U4917/ZN (XNOR2HDV2)           0.00      0.07       1.25 r
  product_reg_24_/D (DRNQHDV0)             0.00       1.25 r
  data arrival time                                   1.25

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_24_/CK (DRNQHDV0)            0.00       0.67 r
  library setup time                      -0.06       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -1.25
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.64


  Startpoint: multa_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_22_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_12_/CK (DRNQHDV4)              0.00       0.00 r
  multa_reg_12_/Q (DRNQHDV4)     0.00      0.13       0.13 f
  U2373/ZN (XNOR2HDV4)           0.00      0.10       0.23 r
  U1854/ZN (INHDV8)              0.01      0.02       0.25 f
  U2840/ZN (INHDV10)             0.01      0.02       0.27 r
  U2435/ZN (NAND2HDV16)          0.02      0.04       0.31 f
  U3235/Z (BUFHDV24)             0.02      0.06       0.36 f
  U3617/ZN (OAI22HDV4)           0.00      0.04       0.40 r
  U2851/Z (XOR2HDV4)             0.00      0.09       0.49 f
  U3674/ZN (XNOR2HDV4)           0.00      0.08       0.57 f
  U3673/Z (XOR2HDV4)             0.00      0.09       0.66 r
  U2111/ZN (XNOR2HDV2)           0.00      0.09       0.75 f
  U3344/ZN (NOR2HDV4)            0.00      0.04       0.78 r
  U3097/ZN (CLKNAND2HDV4)        0.00      0.03       0.81 f
  U2927/ZN (NAND2HDV4)           0.00      0.02       0.83 r
  U1333/Z (XOR2HDV2)             0.00      0.08       0.91 f
  U2378/ZN (NOR2HDV4)            0.00      0.05       0.96 r
  U1881/ZN (OAI21HDV4)           0.00      0.04       1.00 f
  U1880/ZN (AOI21HDV4)           0.00      0.04       1.03 r
  U1877/ZN (OAI21HDV4)           0.00      0.04       1.07 f
  U434/ZN (INHDV2)               0.00      0.04       1.11 r
  U4918/ZN (OAI21HDV2)           0.00      0.05       1.16 f
  U4919/ZN (XNOR2HDV2)           0.00      0.07       1.23 r
  product_reg_22_/D (DRNQHDV0)             0.00       1.23 r
  data arrival time                                   1.23

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_22_/CK (DRNQHDV0)            0.00       0.67 r
  library setup time                      -0.06       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -1.23
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.62


  Startpoint: multa_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_23_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_12_/CK (DRNQHDV4)              0.00       0.00 r
  multa_reg_12_/Q (DRNQHDV4)     0.00      0.13       0.13 f
  U2373/ZN (XNOR2HDV4)           0.00      0.10       0.23 r
  U1854/ZN (INHDV8)              0.01      0.02       0.25 f
  U2840/ZN (INHDV10)             0.01      0.02       0.27 r
  U2435/ZN (NAND2HDV16)          0.02      0.04       0.31 f
  U3235/Z (BUFHDV24)             0.02      0.06       0.36 f
  U3617/ZN (OAI22HDV4)           0.00      0.04       0.40 r
  U2851/Z (XOR2HDV4)             0.00      0.09       0.49 f
  U3674/ZN (XNOR2HDV4)           0.00      0.08       0.57 f
  U3673/Z (XOR2HDV4)             0.00      0.09       0.66 r
  U2111/ZN (XNOR2HDV2)           0.00      0.09       0.75 f
  U3344/ZN (NOR2HDV4)            0.00      0.04       0.78 r
  U3097/ZN (CLKNAND2HDV4)        0.00      0.03       0.81 f
  U2927/ZN (NAND2HDV4)           0.00      0.02       0.83 r
  U1333/Z (XOR2HDV2)             0.00      0.08       0.91 f
  U2378/ZN (NOR2HDV4)            0.00      0.05       0.96 r
  U1881/ZN (OAI21HDV4)           0.00      0.04       1.00 f
  U1880/ZN (AOI21HDV4)           0.00      0.04       1.03 r
  U1877/ZN (OAI21HDV4)           0.00      0.04       1.07 f
  U434/ZN (INHDV2)               0.00      0.04       1.11 r
  U839/ZN (OAI21HDV2)            0.00      0.04       1.15 f
  U4920/ZN (XNOR2HDV2)           0.00      0.07       1.22 r
  product_reg_23_/D (DRNQHDV0)             0.00       1.22 r
  data arrival time                                   1.22

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_23_/CK (DRNQHDV0)            0.00       0.67 r
  library setup time                      -0.06       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -1.22
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.61


  Startpoint: multa_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_11_/CK (DRNQHDV4)              0.00       0.00 r
  multa_reg_11_/Q (DRNQHDV4)     0.01      0.15       0.15 r
  U454/ZN (INHDV8)               0.01      0.03       0.18 f
  U2885/ZN (CLKNHDV32)           0.05      0.04       0.22 r
  U3440/ZN (XNOR2HDV2)           0.00      0.08       0.30 f
  U3827/ZN (OAI22HDV1)           0.00      0.08       0.37 r
  U4996/Z (XOR2HDV2)             0.00      0.12       0.50 f
  U2348/ZN (AOI22HDV4)           0.00      0.05       0.54 r
  U1713/Z (XOR2HDV4)             0.00      0.09       0.64 f
  U3258/ZN (NAND2HDV4)           0.00      0.02       0.66 r
  U3517/ZN (CLKNAND2HDV4)        0.00      0.03       0.68 f
  U3101/Z (XOR2HDV4)             0.00      0.07       0.76 r
  U3100/Z (XOR2HDV4)             0.00      0.08       0.84 f
  U3142/ZN (NOR2HDV8)            0.00      0.04       0.88 r
  U3975/ZN (OAI21HDV4)           0.00      0.03       0.91 f
  U2379/ZN (AOI21HDV4)           0.00      0.04       0.95 r
  U1883/ZN (OAI21HDV4)           0.00      0.04       0.99 f
  U436/ZN (CLKNHDV1)             0.00      0.04       1.03 r
  U438/ZN (INHDV1)               0.00      0.02       1.05 f
  U2899/Z (AO21HDV2)             0.00      0.10       1.14 f
  U4927/ZN (XNOR2HDV2)           0.00      0.07       1.22 r
  product_reg_19_/D (DRNQHDV0)             0.00       1.22 r
  data arrival time                                   1.22

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_19_/CK (DRNQHDV0)            0.00       0.67 r
  library setup time                      -0.06       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -1.22
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.60


  Startpoint: multa_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_21_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_12_/CK (DRNQHDV4)              0.00       0.00 r
  multa_reg_12_/Q (DRNQHDV4)     0.00      0.13       0.13 f
  U2373/ZN (XNOR2HDV4)           0.00      0.10       0.23 r
  U1854/ZN (INHDV8)              0.01      0.02       0.25 f
  U2840/ZN (INHDV10)             0.01      0.02       0.27 r
  U2435/ZN (NAND2HDV16)          0.02      0.04       0.31 f
  U3235/Z (BUFHDV24)             0.02      0.06       0.36 f
  U338/ZN (OAI22HDV2)            0.00      0.05       0.42 r
  U1575/ZN (INHDV1)              0.00      0.03       0.45 f
  U2296/ZN (XNOR2HDV4)           0.00      0.10       0.55 r
  U2295/ZN (MUX2NHDV4)           0.00      0.05       0.60 r
  U145/ZN (XNOR2HDV1)            0.00      0.09       0.69 f
  U493/Z (XOR2HDV2)              0.00      0.08       0.77 r
  U1789/ZN (XNOR2HDV2)           0.00      0.07       0.84 f
  U55/ZN (XNOR2HDV4)             0.00      0.11       0.95 r
  U2504/ZN (NOR2HDV2)            0.00      0.02       0.97 f
  U4144/ZN (INAND2HDV4)          0.00      0.05       1.02 f
  U1877/ZN (OAI21HDV4)           0.00      0.05       1.07 r
  U434/ZN (INHDV2)               0.00      0.04       1.11 f
  U4925/Z (XOR2HDV2)             0.00      0.07       1.18 r
  product_reg_21_/D (DRNQHDV0)             0.00       1.18 r
  data arrival time                                   1.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_21_/CK (DRNQHDV0)            0.00       0.67 r
  library setup time                      -0.06       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -1.18
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.57


  Startpoint: multa_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_9_/CK (DRNQHDV4)               0.00       0.00 r
  multa_reg_9_/Q (DRNQHDV4)      0.01      0.15       0.15 r
  U2436/ZN (INHDV12)             0.02      0.03       0.19 f
  U3155/ZN (INHDV24)             0.04      0.04       0.22 r
  U4526/ZN (XNOR2HDV1)           0.00      0.11       0.33 f
  U3742/ZN (NOR2HDV4)            0.00      0.03       0.37 r
  U1500/ZN (NOR2HDV4)            0.00      0.02       0.39 f
  U2440/ZN (XNOR2HDV2)           0.00      0.09       0.48 r
  U1389/Z (XOR2HDV2)             0.00      0.08       0.56 f
  U3548/ZN (XNOR2HDV4)           0.00      0.10       0.66 r
  U3000/ZN (NAND2HDV2)           0.00      0.03       0.70 f
  U1977/ZN (CLKNAND2HDV4)        0.00      0.03       0.72 r
  U2015/ZN (XNOR2HDV4)           0.00      0.08       0.80 f
  U1911/ZN (CLKNAND2HDV1)        0.00      0.03       0.84 r
  U2018/ZN (NAND2HDV4)           0.00      0.04       0.87 f
  U2332/ZN (CLKNAND2HDV4)        0.00      0.03       0.90 r
  U1914/ZN (CLKNAND2HDV4)        0.00      0.03       0.94 f
  U1883/ZN (OAI21HDV4)           0.00      0.05       0.99 r
  U436/ZN (CLKNHDV1)             0.00      0.04       1.03 f
  U4929/ZN (OAI21HDV2)           0.00      0.06       1.09 r
  U4930/ZN (XNOR2HDV2)           0.00      0.08       1.16 f
  product_reg_18_/D (DRNQHDV0)             0.00       1.16 f
  data arrival time                                   1.16

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_18_/CK (DRNQHDV0)            0.00       0.67 r
  library setup time                      -0.04       0.63
  data required time                                  0.63
  -----------------------------------------------------------
  data required time                                  0.63
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.53


  Startpoint: multa_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_11_/CK (DRNQHDV4)              0.00       0.00 r
  multa_reg_11_/Q (DRNQHDV4)     0.01      0.15       0.15 r
  U454/ZN (INHDV8)               0.01      0.03       0.18 f
  U2885/ZN (CLKNHDV32)           0.05      0.04       0.22 r
  U3440/ZN (XNOR2HDV2)           0.00      0.08       0.30 f
  U3827/ZN (OAI22HDV1)           0.00      0.08       0.37 r
  U4996/Z (XOR2HDV2)             0.00      0.12       0.50 f
  U2348/ZN (AOI22HDV4)           0.00      0.05       0.54 r
  U1713/Z (XOR2HDV4)             0.00      0.09       0.64 f
  U3258/ZN (NAND2HDV4)           0.00      0.02       0.66 r
  U3517/ZN (CLKNAND2HDV4)        0.00      0.03       0.68 f
  U3101/Z (XOR2HDV4)             0.00      0.07       0.76 r
  U3100/Z (XOR2HDV4)             0.00      0.08       0.84 f
  U3142/ZN (NOR2HDV8)            0.00      0.04       0.88 r
  U3975/ZN (OAI21HDV4)           0.00      0.03       0.91 f
  U2379/ZN (AOI21HDV4)           0.00      0.04       0.95 r
  U4/Z (BUFHDV2)                 0.00      0.05       1.00 r
  U836/ZN (INHDV4)               0.00      0.02       1.02 f
  U1915/ZN (AOI21HDV2)           0.00      0.05       1.07 r
  U4932/Z (XOR2HDV2)             0.00      0.08       1.14 f
  product_reg_16_/D (DRNQHDV0)             0.00       1.14 f
  data arrival time                                   1.14

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_16_/CK (DRNQHDV0)            0.00       0.67 r
  library setup time                      -0.04       0.63
  data required time                                  0.63
  -----------------------------------------------------------
  data required time                                  0.63
  data arrival time                                  -1.14
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.52


  Startpoint: multa_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_11_/CK (DRNQHDV4)              0.00       0.00 r
  multa_reg_11_/Q (DRNQHDV4)     0.01      0.15       0.15 r
  U454/ZN (INHDV8)               0.01      0.03       0.18 f
  U2885/ZN (CLKNHDV32)           0.05      0.04       0.22 r
  U3440/ZN (XNOR2HDV2)           0.00      0.08       0.30 f
  U3827/ZN (OAI22HDV1)           0.00      0.08       0.37 r
  U4996/Z (XOR2HDV2)             0.00      0.12       0.50 f
  U2348/ZN (AOI22HDV4)           0.00      0.05       0.54 r
  U1713/Z (XOR2HDV4)             0.00      0.09       0.64 f
  U3258/ZN (NAND2HDV4)           0.00      0.02       0.66 r
  U3517/ZN (CLKNAND2HDV4)        0.00      0.03       0.68 f
  U3101/Z (XOR2HDV4)             0.00      0.07       0.76 r
  U3100/Z (XOR2HDV4)             0.00      0.08       0.84 f
  U3142/ZN (NOR2HDV8)            0.00      0.04       0.88 r
  U3975/ZN (OAI21HDV4)           0.00      0.03       0.91 f
  U2379/ZN (AOI21HDV4)           0.00      0.04       0.95 r
  U4/Z (BUFHDV2)                 0.00      0.05       1.00 r
  U836/ZN (INHDV4)               0.00      0.02       1.02 f
  U4934/ZN (AOI21HDV2)           0.00      0.05       1.07 r
  U4935/Z (XOR2HDV2)             0.00      0.08       1.14 f
  product_reg_15_/D (DRNQHDV0)             0.00       1.14 f
  data arrival time                                   1.14

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_15_/CK (DRNQHDV0)            0.00       0.67 r
  library setup time                      -0.04       0.63
  data required time                                  0.63
  -----------------------------------------------------------
  data required time                                  0.63
  data arrival time                                  -1.14
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.52


  Startpoint: multa_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_9_/CK (DRNQHDV4)               0.00       0.00 r
  multa_reg_9_/Q (DRNQHDV4)      0.01      0.15       0.15 r
  U2436/ZN (INHDV12)             0.02      0.03       0.19 f
  U3155/ZN (INHDV24)             0.04      0.04       0.22 r
  U4526/ZN (XNOR2HDV1)           0.00      0.11       0.33 f
  U3742/ZN (NOR2HDV4)            0.00      0.03       0.37 r
  U1500/ZN (NOR2HDV4)            0.00      0.02       0.39 f
  U2440/ZN (XNOR2HDV2)           0.00      0.09       0.48 r
  U1389/Z (XOR2HDV2)             0.00      0.08       0.56 f
  U3548/ZN (XNOR2HDV4)           0.00      0.10       0.66 r
  U3000/ZN (NAND2HDV2)           0.00      0.03       0.70 f
  U1977/ZN (CLKNAND2HDV4)        0.00      0.03       0.72 r
  U2015/ZN (XNOR2HDV4)           0.00      0.08       0.80 f
  U1911/ZN (CLKNAND2HDV1)        0.00      0.03       0.84 r
  U2018/ZN (NAND2HDV4)           0.00      0.04       0.87 f
  U2332/ZN (CLKNAND2HDV4)        0.00      0.03       0.90 r
  U1914/ZN (CLKNAND2HDV4)        0.00      0.03       0.94 f
  U1883/ZN (OAI21HDV4)           0.00      0.05       0.99 r
  U436/ZN (CLKNHDV1)             0.00      0.04       1.03 f
  U4931/Z (XOR2HDV2)             0.00      0.07       1.10 r
  product_reg_17_/D (DRNQHDV0)             0.00       1.10 r
  data arrival time                                   1.10

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_17_/CK (DRNQHDV0)            0.00       0.67 r
  library setup time                      -0.06       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -1.10
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.49


  Startpoint: multa_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_11_/CK (DRNQHDV4)              0.00       0.00 r
  multa_reg_11_/Q (DRNQHDV4)     0.01      0.15       0.15 r
  U454/ZN (INHDV8)               0.01      0.03       0.18 f
  U2885/ZN (CLKNHDV32)           0.05      0.04       0.22 r
  U3440/ZN (XNOR2HDV2)           0.00      0.08       0.30 f
  U3827/ZN (OAI22HDV1)           0.00      0.08       0.37 r
  U4996/Z (XOR2HDV2)             0.00      0.12       0.50 f
  U2348/ZN (AOI22HDV4)           0.00      0.05       0.54 r
  U1713/Z (XOR2HDV4)             0.00      0.09       0.64 f
  U3258/ZN (NAND2HDV4)           0.00      0.02       0.66 r
  U3517/ZN (CLKNAND2HDV4)        0.00      0.03       0.68 f
  U3101/Z (XOR2HDV4)             0.00      0.07       0.76 r
  U3100/Z (XOR2HDV4)             0.00      0.08       0.84 f
  U3142/ZN (NOR2HDV8)            0.00      0.04       0.88 r
  U3975/ZN (OAI21HDV4)           0.00      0.03       0.91 f
  U2379/ZN (AOI21HDV4)           0.00      0.04       0.95 r
  U4/Z (BUFHDV2)                 0.00      0.05       1.00 r
  U836/ZN (INHDV4)               0.00      0.02       1.02 f
  U4937/ZN (XNOR2HDV2)           0.00      0.06       1.09 r
  product_reg_14_/D (DRNQHDV0)             0.00       1.09 r
  data arrival time                                   1.09

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_14_/CK (DRNQHDV0)            0.00       0.67 r
  library setup time                      -0.06       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -1.09
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.48


  Startpoint: multa_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_1_/CK (DRNHDV2)                0.00       0.00 r
  multa_reg_1_/Q (DRNHDV2)       0.00      0.14       0.14 f
  U1693/ZN (XNOR2HDV4)           0.00      0.09       0.23 r
  U651/Z (BUFHDV32)              0.04      0.06       0.29 r
  U431/ZN (NAND2HDV12)           0.02      0.05       0.34 f
  U4587/ZN (OAI22HDV2)           0.00      0.06       0.40 r
  U3688/Z (XOR2HDV2)             0.00      0.09       0.49 f
  U3687/Z (XOR2HDV4)             0.00      0.10       0.60 r
  U4610/ZN (NAND2HDV2)           0.00      0.04       0.63 f
  U1457/ZN (CLKNHDV3)            0.00      0.02       0.66 r
  U3435/ZN (AOI21HDV4)           0.00      0.02       0.67 f
  U4700/ZN (OAI21HDV4)           0.00      0.05       0.72 r
  U4680/ZN (AOI21HDV4)           0.00      0.04       0.77 f
  U2094/ZN (OAI21HDV4)           0.00      0.04       0.81 r
  U2093/ZN (AOI21HDV4)           0.00      0.04       0.85 f
  U3503/ZN (OAI21HDV4)           0.00      0.05       0.90 r
  U3014/ZN (CLKNHDV1)            0.00      0.04       0.93 f
  U4939/ZN (OAI21HDV2)           0.00      0.06       0.99 r
  U4942/ZN (XNOR2HDV2)           0.00      0.08       1.06 f
  product_reg_13_/D (DRNQHDV0)             0.00       1.06 f
  data arrival time                                   1.06

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_13_/CK (DRNQHDV0)            0.00       0.67 r
  library setup time                      -0.04       0.63
  data required time                                  0.63
  -----------------------------------------------------------
  data required time                                  0.63
  data arrival time                                  -1.06
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.44


  Startpoint: multa_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_5_/CK (DRNQHDV4)               0.00       0.00 r
  multa_reg_5_/Q (DRNQHDV4)      0.01      0.14       0.14 f
  U4408/ZN (INHDV12)             0.02      0.04       0.19 r
  U2189/Z (BUFHDV40)             0.02      0.05       0.24 r
  U3455/Z (XOR2HDV2)             0.00      0.07       0.31 f
  U3160/ZN (OAI22HDV2)           0.00      0.06       0.37 r
  U1152/ZN (INHDV2)              0.00      0.05       0.41 f
  U2956/ZN (OAI21HDV4)           0.00      0.03       0.44 r
  U2955/ZN (OAI21HDV4)           0.00      0.04       0.48 f
  U2960/ZN (AOI22HDV4)           0.00      0.05       0.53 r
  U4673/Z (XOR2HDV2)             0.00      0.09       0.61 f
  U4672/ZN (CLKNAND2HDV4)        0.00      0.02       0.64 r
  U3510/ZN (CLKNAND2HDV4)        0.00      0.03       0.66 f
  U3878/Z (XOR2HDV2)             0.00      0.08       0.74 r
  U3895/Z (XOR2HDV2)             0.00      0.08       0.82 f
  U4618/ZN (NOR2HDV2)            0.00      0.06       0.88 r
  U4943/ZN (INHDV1)              0.00      0.03       0.90 f
  U1241/ZN (NAND2HDV1)           0.00      0.02       0.93 r
  U4944/Z (XOR2HDV2)             0.00      0.09       1.02 f
  product_reg_12_/D (DRNQHDV0)             0.00       1.02 f
  data arrival time                                   1.02

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_12_/CK (DRNQHDV0)            0.00       0.67 r
  library setup time                      -0.04       0.63
  data required time                                  0.63
  -----------------------------------------------------------
  data required time                                  0.63
  data arrival time                                  -1.02
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.39


  Startpoint: multa_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_5_/CK (DRNQHDV4)               0.00       0.00 r
  multa_reg_5_/Q (DRNQHDV4)      0.01      0.16       0.16 r
  U4100/ZN (XNOR2HDV4)           0.01      0.10       0.26 f
  U676/ZN (NAND2HDV8)            0.01      0.03       0.29 r
  U1606/Z (BUFHDV24)             0.03      0.05       0.34 r
  U3504/ZN (OAI22HDV2)           0.00      0.04       0.39 f
  U2437/S (ADH1HDV2)             0.00      0.06       0.44 f
  U2970/Z (XOR2HDV4)             0.00      0.09       0.53 r
  U1820/ZN (NAND2HDV4)           0.00      0.03       0.56 f
  U1894/ZN (CLKNAND2HDV4)        0.00      0.02       0.58 r
  U1892/Z (XOR2HDV2)             0.00      0.07       0.66 f
  U146/ZN (XNOR2HDV2)            0.00      0.10       0.76 r
  U1316/ZN (CLKNHDV3)            0.00      0.02       0.78 f
  U4798/ZN (CLKNAND2HDV4)        0.00      0.02       0.80 r
  U410/ZN (CLKNHDV3)             0.00      0.02       0.82 f
  U2093/ZN (AOI21HDV4)           0.00      0.04       0.86 r
  U2906/ZN (INHDV0)              0.00      0.02       0.89 f
  U2910/ZN (INHDV1)              0.00      0.02       0.90 r
  U371/Z (XOR2HDV2)              0.00      0.09       0.99 f
  product_reg_11_/D (DRNQHDV0)             0.00       0.99 f
  data arrival time                                   0.99

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_11_/CK (DRNQHDV0)            0.00       0.67 r
  library setup time                      -0.04       0.63
  data required time                                  0.63
  -----------------------------------------------------------
  data required time                                  0.63
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.36


  Startpoint: multb_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multb_reg_6_/CK (DRNHDV2)                0.00       0.00 r
  multb_reg_6_/Q (DRNHDV2)       0.00      0.16       0.16 r
  U1649/Z (BUFHDV16)             0.02      0.06       0.21 r
  U4092/ZN (XNOR2HDV2)           0.00      0.08       0.29 f
  U2663/ZN (OAI22HDV2)           0.00      0.06       0.35 r
  U2367/Z (XOR2HDV2)             0.00      0.12       0.47 f
  U1559/ZN (NAND2HDV2)           0.00      0.03       0.50 r
  U2361/ZN (CLKNAND2HDV4)        0.00      0.03       0.52 f
  U2350/ZN (XNOR2HDV2)           0.00      0.08       0.60 r
  U2075/ZN (XNOR2HDV2)           0.00      0.08       0.68 f
  U370/ZN (CLKNHDV3)             0.00      0.02       0.70 r
  U4688/ZN (CLKNAND2HDV4)        0.00      0.03       0.72 f
  U4680/ZN (AOI21HDV4)           0.00      0.05       0.78 r
  U2922/ZN (OAI21HDV0)           0.00      0.05       0.82 f
  U3476/ZN (XNOR2HDV2)           0.00      0.09       0.92 r
  product_reg_10_/D (DRNQHDV0)             0.00       0.92 r
  data arrival time                                   0.92

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_10_/CK (DRNQHDV0)            0.00       0.67 r
  library setup time                      -0.06       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.92
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.31


  Startpoint: multb_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multb_reg_6_/CK (DRNHDV2)                0.00       0.00 r
  multb_reg_6_/Q (DRNHDV2)       0.00      0.16       0.16 r
  U1649/Z (BUFHDV16)             0.02      0.06       0.21 r
  U4092/ZN (XNOR2HDV2)           0.00      0.08       0.29 f
  U2663/ZN (OAI22HDV2)           0.00      0.06       0.35 r
  U2367/Z (XOR2HDV2)             0.00      0.12       0.47 f
  U1559/ZN (NAND2HDV2)           0.00      0.03       0.50 r
  U2361/ZN (CLKNAND2HDV4)        0.00      0.03       0.52 f
  U2350/ZN (XNOR2HDV2)           0.00      0.08       0.60 r
  U2075/ZN (XNOR2HDV2)           0.00      0.08       0.68 f
  U370/ZN (CLKNHDV3)             0.00      0.02       0.70 r
  U4688/ZN (CLKNAND2HDV4)        0.00      0.03       0.72 f
  U4680/ZN (AOI21HDV4)           0.00      0.05       0.78 r
  U369/ZN (INHDV2)               0.00      0.03       0.81 f
  U4947/ZN (AOI21HDV2)           0.00      0.05       0.85 r
  U4948/Z (XOR2HDV2)             0.00      0.08       0.93 f
  product_reg_9_/D (DRNQHDV0)              0.00       0.93 f
  data arrival time                                   0.93

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_9_/CK (DRNQHDV0)             0.00       0.67 r
  library setup time                      -0.04       0.63
  data required time                                  0.63
  -----------------------------------------------------------
  data required time                                  0.63
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.30


  Startpoint: multb_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multb_reg_6_/CK (DRNHDV2)                0.00       0.00 r
  multb_reg_6_/Q (DRNHDV2)       0.00      0.16       0.16 r
  U1649/Z (BUFHDV16)             0.02      0.06       0.21 r
  U4092/ZN (XNOR2HDV2)           0.00      0.08       0.29 f
  U2663/ZN (OAI22HDV2)           0.00      0.06       0.35 r
  U2367/Z (XOR2HDV2)             0.00      0.12       0.47 f
  U1559/ZN (NAND2HDV2)           0.00      0.03       0.50 r
  U2361/ZN (CLKNAND2HDV4)        0.00      0.03       0.52 f
  U2350/ZN (XNOR2HDV2)           0.00      0.08       0.60 r
  U2075/ZN (XNOR2HDV2)           0.00      0.08       0.68 f
  U370/ZN (CLKNHDV3)             0.00      0.02       0.70 r
  U4688/ZN (CLKNAND2HDV4)        0.00      0.03       0.72 f
  U4680/ZN (AOI21HDV4)           0.00      0.05       0.78 r
  U369/ZN (INHDV2)               0.00      0.03       0.81 f
  U4950/ZN (XNOR2HDV2)           0.00      0.09       0.90 r
  product_reg_8_/D (DRNQHDV0)              0.00       0.90 r
  data arrival time                                   0.90

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_8_/CK (DRNQHDV0)             0.00       0.67 r
  library setup time                      -0.06       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.90
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.29


  Startpoint: multa_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_5_/CK (DRNQHDV4)               0.00       0.00 r
  multa_reg_5_/Q (DRNQHDV4)      0.01      0.16       0.16 r
  U4408/ZN (INHDV12)             0.02      0.04       0.19 f
  U2189/Z (BUFHDV40)             0.02      0.05       0.25 f
  U3362/Z (XOR2HDV2)             0.00      0.09       0.34 r
  U2756/ZN (OAI22HDV2)           0.00      0.04       0.38 f
  U4707/Z (XOR2HDV4)             0.00      0.11       0.49 r
  U4582/Z (XOR2HDV2)             0.00      0.08       0.57 f
  U2075/ZN (XNOR2HDV2)           0.00      0.10       0.67 r
  U370/ZN (CLKNHDV3)             0.00      0.02       0.69 f
  U4688/ZN (CLKNAND2HDV4)        0.00      0.02       0.72 r
  U4951/ZN (NAND2HDV1)           0.00      0.04       0.75 f
  U4952/ZN (XNOR2HDV2)           0.00      0.07       0.82 r
  product_reg_7_/D (DRNQHDV0)              0.00       0.82 r
  data arrival time                                   0.82

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_7_/CK (DRNQHDV0)             0.00       0.67 r
  library setup time                      -0.06       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.21


  Startpoint: multa_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_5_/CK (DRNQHDV4)               0.00       0.00 r
  multa_reg_5_/Q (DRNQHDV4)      0.01      0.16       0.16 r
  U4408/ZN (INHDV12)             0.02      0.04       0.19 f
  U2189/Z (BUFHDV40)             0.02      0.05       0.25 f
  U3151/Z (BUFHDV3)              0.00      0.06       0.30 f
  U2592/ZN (INHDV0)              0.00      0.02       0.33 r
  U552/ZN (NAND2HDV2)            0.00      0.03       0.36 f
  U3874/ZN (OAI22HDV4)           0.00      0.06       0.42 r
  U473/CO (ADH1HDV2)             0.00      0.07       0.49 r
  U3873/Z (XOR2HDV2)             0.00      0.08       0.57 f
  U3872/Z (XOR2HDV4)             0.00      0.08       0.65 r
  U3434/ZN (NOR2HDV4)            0.00      0.02       0.67 f
  U2797/ZN (CLKNHDV1)            0.00      0.02       0.69 r
  U4953/ZN (NAND2HDV1)           0.00      0.03       0.72 f
  U1860/Z (CLKXOR2HDV1)          0.00      0.07       0.79 r
  product_reg_6_/D (DRNQHDV0)              0.00       0.79 r
  data arrival time                                   0.79

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_6_/CK (DRNQHDV0)             0.00       0.67 r
  library setup time                      -0.06       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.18


  Startpoint: multa_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_1_/CK (DRNHDV2)                0.00       0.00 r
  multa_reg_1_/Q (DRNHDV2)       0.00      0.14       0.14 f
  U1693/ZN (XNOR2HDV4)           0.00      0.09       0.23 r
  U651/Z (BUFHDV32)              0.04      0.06       0.29 r
  U431/ZN (NAND2HDV12)           0.02      0.05       0.34 f
  U4587/ZN (OAI22HDV2)           0.00      0.06       0.40 r
  U3688/Z (XOR2HDV2)             0.00      0.09       0.49 f
  U3687/Z (XOR2HDV4)             0.00      0.10       0.60 r
  U200/ZN (NOR2HDV4)             0.00      0.02       0.61 f
  U1458/ZN (INHDV3)              0.00      0.02       0.64 r
  U4955/ZN (NAND2HDV1)           0.00      0.03       0.67 f
  U4956/ZN (XNOR2HDV2)           0.00      0.07       0.74 r
  product_reg_5_/D (DRNQHDV0)              0.00       0.74 r
  data arrival time                                   0.74

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_5_/CK (DRNQHDV0)             0.00       0.67 r
  library setup time                      -0.06       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: multa_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_1_/CK (DRNHDV2)                0.00       0.00 r
  multa_reg_1_/QN (DRNHDV2)      0.00      0.12       0.12 f
  U1683/ZN (INHDV12)             0.04      0.06       0.18 r
  U406/ZN (INHDV2)               0.00      0.04       0.22 f
  U1113/ZN (INHDV3)              0.00      0.03       0.25 r
  U2419/ZN (XNOR2HDV2)           0.00      0.08       0.32 f
  U298/ZN (OAI22HDV4)            0.00      0.04       0.37 r
  U4590/Z (XOR2HDV2)             0.00      0.09       0.46 f
  U4593/Z (XOR2HDV2)             0.00      0.08       0.54 r
  U4597/ZN (NOR2HDV4)            0.00      0.02       0.56 f
  U2796/ZN (INHDV1)              0.00      0.02       0.58 r
  U1383/ZN (NAND2HDV2)           0.00      0.03       0.61 f
  U4957/Z (XOR2HDV2)             0.00      0.07       0.67 r
  product_reg_4_/D (DRNQHDV0)              0.00       0.67 r
  data arrival time                                   0.67

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_4_/CK (DRNQHDV0)             0.00       0.67 r
  library setup time                      -0.06       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.06


  Startpoint: multa_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_1_/CK (DRNHDV2)                0.00       0.00 r
  multa_reg_1_/QN (DRNHDV2)      0.00      0.12       0.12 f
  U1683/ZN (INHDV12)             0.04      0.06       0.18 r
  U406/ZN (INHDV2)               0.00      0.04       0.22 f
  U1113/ZN (INHDV3)              0.00      0.03       0.25 r
  U2419/ZN (XNOR2HDV2)           0.00      0.08       0.32 f
  U4594/ZN (OAI22HDV2)           0.00      0.06       0.39 r
  U4598/S (ADH1HDV0)             0.00      0.08       0.47 r
  U1566/ZN (NOR2HDV1)            0.00      0.03       0.50 f
  U1498/ZN (INHDV2)              0.00      0.03       0.53 r
  U4958/ZN (CLKNAND2HDV1)        0.00      0.03       0.56 f
  U4959/ZN (XNOR2HDV2)           0.00      0.07       0.63 r
  product_reg_3_/D (DRNQHDV0)              0.00       0.63 r
  data arrival time                                   0.63

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_3_/CK (DRNQHDV0)             0.00       0.67 r
  library setup time                      -0.06       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.02


  Startpoint: multa_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_1_/CK (DRNHDV2)                0.00       0.00 r
  multa_reg_1_/QN (DRNHDV2)      0.00      0.12       0.12 f
  U1683/ZN (INHDV12)             0.04      0.06       0.18 r
  U4095/ZN (XNOR2HDV2)           0.00      0.11       0.29 f
  U4602/ZN (OAI22HDV2)           0.00      0.06       0.34 r
  U4156/Z (OR2HDV2)              0.00      0.06       0.41 r
  U1571/ZN (CLKNAND2HDV1)        0.00      0.03       0.44 f
  U750/ZN (XNOR2HDV2)            0.00      0.07       0.50 r
  product_reg_2_/D (DRNQHDV0)              0.00       0.50 r
  data arrival time                                   0.50

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_2_/CK (DRNQHDV0)             0.00       0.67 r
  library setup time                      -0.06       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: multa_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_1_/CK (DRNHDV2)                0.00       0.00 r
  multa_reg_1_/QN (DRNHDV2)      0.00      0.12       0.12 f
  U1683/ZN (INHDV12)             0.04      0.06       0.18 r
  U4096/ZN (XNOR2HDV2)           0.00      0.11       0.29 f
  U4603/ZN (OAI22HDV2)           0.00      0.06       0.34 r
  U783/Z (OR2HDV2)               0.00      0.05       0.40 r
  U1555/Z (CLKAND2HDV2)          0.00      0.04       0.44 r
  product_reg_1_/D (DRNQHDV0)              0.00       0.44 r
  data arrival time                                   0.44

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_1_/CK (DRNQHDV0)             0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.17


  Startpoint: multb_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: product_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multb_reg_0_/CK (DRNQHDV4)               0.00       0.00 r
  multb_reg_0_/Q (DRNQHDV4)      0.01      0.15       0.15 r
  U4410/Z (BUFHDV12)             0.03      0.07       0.22 r
  U4907/ZN (INOR2HDV2)           0.00      0.06       0.28 r
  product_reg_0_/D (DRNQHDV0)              0.00       0.28 r
  data arrival time                                   0.28

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  product_reg_0_/CK (DRNQHDV0)             0.00       0.67 r
  library setup time                      -0.06       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.33


  Startpoint: product_reg_63_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[63]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_63_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_63_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[63] (out)                      0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_62_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[62]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_62_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_62_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[62] (out)                      0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_61_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[61]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_61_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_61_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[61] (out)                      0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_60_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[60]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_60_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_60_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[60] (out)                      0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_59_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[59]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_59_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_59_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[59] (out)                      0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_58_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[58]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_58_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_58_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[58] (out)                      0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_57_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[57]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_57_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_57_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[57] (out)                      0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_56_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[56]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_56_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_56_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[56] (out)                      0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_55_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[55]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_55_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_55_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[55] (out)                      0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_54_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[54]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_54_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_54_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[54] (out)                      0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_53_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[53]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_53_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_53_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[53] (out)                      0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_52_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[52]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_52_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_52_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[52] (out)                      0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_51_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[51]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_51_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_51_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[51] (out)                      0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_50_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[50]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_50_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_50_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[50] (out)                      0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_49_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[49]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_49_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_49_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[49] (out)                      0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_48_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[48]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_48_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_48_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[48] (out)                      0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_47_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[47]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_47_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_47_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[47] (out)                      0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_46_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[46]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_46_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_46_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[46] (out)                      0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_45_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[45]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_45_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_45_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[45] (out)                      0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_44_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[44]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_44_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_44_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[44] (out)                      0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_43_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[43]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_43_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_43_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[43] (out)                      0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_42_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[42]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_42_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_42_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[42] (out)                      0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_41_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[41]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_41_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_41_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[41] (out)                      0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_40_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[40]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_40_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_40_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[40] (out)                      0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_39_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[39]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_39_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_39_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[39] (out)                      0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_38_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[38]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_38_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_38_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[38] (out)                      0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_37_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[37]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_37_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_37_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[37] (out)                      0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_36_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[36]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_36_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_36_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[36] (out)                      0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_35_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[35]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_35_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_35_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[35] (out)                      0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_34_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[34]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_34_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_34_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[34] (out)                      0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_33_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[33]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_33_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_33_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[33] (out)                      0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_32_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[32]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_32_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_32_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[32] (out)                      0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_31_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[31]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_31_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_31_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[31] (out)                      0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_30_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[30]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_30_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_30_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[30] (out)                      0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_29_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[29]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_29_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_29_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[29] (out)                      0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_28_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[28]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_28_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_28_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[28] (out)                      0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_27_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[27]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_27_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_27_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[27] (out)                      0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_26_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[26]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_26_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_26_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[26] (out)                      0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_25_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[25]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_25_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_25_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[25] (out)                      0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_24_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[24]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_24_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_24_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[24] (out)                      0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[23]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_23_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_23_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[23] (out)                      0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_22_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[22]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_22_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_22_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[22] (out)                      0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[21]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_21_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_21_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[21] (out)                      0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_20_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[20]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_20_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_20_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[20] (out)                      0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[19]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_19_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_19_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[19] (out)                      0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_18_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[18]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_18_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_18_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[18] (out)                      0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[17]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_17_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_17_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[17] (out)                      0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_16_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[16]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_16_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_16_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[16] (out)                      0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[15]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_15_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_15_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[15] (out)                      0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_14_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[14]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_14_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_14_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[14] (out)                      0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[13]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_13_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_13_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[13] (out)                      0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[12]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_12_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_12_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[12] (out)                      0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[11]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_11_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_11_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[11] (out)                      0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[10]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_10_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_10_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[10] (out)                      0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[9]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_9_/CK (DRNQHDV0)             0.00       0.00 r
  product_reg_9_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[9] (out)                       0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[8]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_8_/CK (DRNQHDV0)             0.00       0.00 r
  product_reg_8_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[8] (out)                       0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[7]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_7_/CK (DRNQHDV0)             0.00       0.00 r
  product_reg_7_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[7] (out)                       0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[6]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_6_/CK (DRNQHDV0)             0.00       0.00 r
  product_reg_6_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[6] (out)                       0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[5]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_5_/CK (DRNQHDV0)             0.00       0.00 r
  product_reg_5_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[5] (out)                       0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[4]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_4_/CK (DRNQHDV0)             0.00       0.00 r
  product_reg_4_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[4] (out)                       0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[3]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_3_/CK (DRNQHDV0)             0.00       0.00 r
  product_reg_3_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[3] (out)                       0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[2]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_2_/CK (DRNQHDV0)             0.00       0.00 r
  product_reg_2_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[2] (out)                       0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[1]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_1_/CK (DRNQHDV0)             0.00       0.00 r
  product_reg_1_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[1] (out)                       0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: product_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[0]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  product_reg_0_/CK (DRNQHDV0)             0.00       0.00 r
  product_reg_0_/Q (DRNQHDV0)
                                 0.00      0.13       0.13 f
  o_product[0] (out)                       0.00       0.13 f
  data arrival time                                   0.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: i_multa[13]
              (input port clocked by i_clk)
  Endpoint: multa_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 f
  i_multa[13] (in)               0.00      0.00       0.01 f
  U579/ZN (INHDV0)               0.00      0.01       0.02 r
  multa_reg_13_/D (DSNHDV4)                0.00       0.02 r
  data arrival time                                   0.02

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_13_/CK (DSNHDV4)               0.00       0.67 r
  library setup time                      -0.05       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.02
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: i_multa[0] (input port clocked by i_clk)
  Endpoint: multa_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[0] (in)                0.00      0.00       0.01 r
  multa_reg_0_/D (DRNHDV4)                 0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_0_/CK (DRNHDV4)                0.00       0.67 r
  library setup time                      -0.06       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[14]
              (input port clocked by i_clk)
  Endpoint: multb_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[14] (in)               0.00      0.00       0.01 r
  multb_reg_14_/D (DRNHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_14_/CK (DRNHDV4)               0.00       0.67 r
  library setup time                      -0.06       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[2] (input port clocked by i_clk)
  Endpoint: multa_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 f
  i_multa[2] (in)                0.00      0.00       0.01 f
  U811/ZN (CLKNHDV1)             0.00      0.01       0.02 r
  multa_reg_2_/D (DSNHDV4)                 0.00       0.02 r
  data arrival time                                   0.02

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_2_/CK (DSNHDV4)                0.00       0.67 r
  library setup time                      -0.05       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.02
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[31]
              (input port clocked by i_clk)
  Endpoint: multb_reg_31_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[31] (in)               0.00      0.00       0.01 r
  multb_reg_31_/D (DRNQHDV2)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_31_/CK (DRNQHDV2)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[29]
              (input port clocked by i_clk)
  Endpoint: multb_reg_29_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[29] (in)               0.00      0.00       0.01 r
  multb_reg_29_/D (DRNQHDV2)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_29_/CK (DRNQHDV2)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[28]
              (input port clocked by i_clk)
  Endpoint: multb_reg_28_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[28] (in)               0.00      0.00       0.01 r
  multb_reg_28_/D (DRNQHDV2)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_28_/CK (DRNQHDV2)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[27]
              (input port clocked by i_clk)
  Endpoint: multb_reg_27_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[27] (in)               0.00      0.00       0.01 r
  multb_reg_27_/D (DRNQHDV2)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_27_/CK (DRNQHDV2)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[26]
              (input port clocked by i_clk)
  Endpoint: multb_reg_26_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[26] (in)               0.00      0.00       0.01 r
  multb_reg_26_/D (DRNQHDV2)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_26_/CK (DRNQHDV2)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[23]
              (input port clocked by i_clk)
  Endpoint: multb_reg_23_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[23] (in)               0.00      0.00       0.01 r
  multb_reg_23_/D (DRNQHDV2)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_23_/CK (DRNQHDV2)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[21]
              (input port clocked by i_clk)
  Endpoint: multb_reg_21_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[21] (in)               0.00      0.00       0.01 r
  multb_reg_21_/D (DRNQHDV2)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_21_/CK (DRNQHDV2)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[19]
              (input port clocked by i_clk)
  Endpoint: multb_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[19] (in)               0.00      0.00       0.01 r
  multb_reg_19_/D (DRNQHDV2)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_19_/CK (DRNQHDV2)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[16]
              (input port clocked by i_clk)
  Endpoint: multb_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[16] (in)               0.00      0.00       0.01 r
  multb_reg_16_/D (DRNQHDV2)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_16_/CK (DRNQHDV2)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[13]
              (input port clocked by i_clk)
  Endpoint: multb_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[13] (in)               0.00      0.00       0.01 r
  multb_reg_13_/D (DRNQHDV2)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_13_/CK (DRNQHDV2)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[12]
              (input port clocked by i_clk)
  Endpoint: multb_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[12] (in)               0.00      0.00       0.01 r
  multb_reg_12_/D (DRNQHDV2)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_12_/CK (DRNQHDV2)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[11]
              (input port clocked by i_clk)
  Endpoint: multb_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[11] (in)               0.00      0.00       0.01 r
  multb_reg_11_/D (DRNQHDV2)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_11_/CK (DRNQHDV2)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[9] (input port clocked by i_clk)
  Endpoint: multb_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[9] (in)                0.00      0.00       0.01 r
  multb_reg_9_/D (DRNQHDV2)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_9_/CK (DRNQHDV2)               0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[7] (input port clocked by i_clk)
  Endpoint: multb_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[7] (in)                0.00      0.00       0.01 r
  multb_reg_7_/D (DRNQHDV2)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_7_/CK (DRNQHDV2)               0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[2] (input port clocked by i_clk)
  Endpoint: multb_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[2] (in)                0.00      0.00       0.01 r
  multb_reg_2_/D (DRNQHDV2)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_2_/CK (DRNQHDV2)               0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[1] (input port clocked by i_clk)
  Endpoint: multb_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[1] (in)                0.00      0.00       0.01 r
  multb_reg_1_/D (DRNQHDV2)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_1_/CK (DRNQHDV2)               0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[28]
              (input port clocked by i_clk)
  Endpoint: multa_reg_28_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[28] (in)               0.00      0.00       0.01 r
  multa_reg_28_/D (DRNQHDV2)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_28_/CK (DRNQHDV2)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[10]
              (input port clocked by i_clk)
  Endpoint: multa_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[10] (in)               0.00      0.00       0.01 r
  multa_reg_10_/D (DRNQHDV2)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_10_/CK (DRNQHDV2)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[5] (input port clocked by i_clk)
  Endpoint: multa_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[5] (in)                0.00      0.00       0.01 r
  multa_reg_5_/D (DRNQHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_5_/CK (DRNQHDV4)               0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[0] (input port clocked by i_clk)
  Endpoint: multb_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[0] (in)                0.00      0.00       0.01 r
  multb_reg_0_/D (DRNQHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_0_/CK (DRNQHDV4)               0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[9] (input port clocked by i_clk)
  Endpoint: multa_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[9] (in)                0.00      0.00       0.01 r
  multa_reg_9_/D (DRNQHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_9_/CK (DRNQHDV4)               0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[17]
              (input port clocked by i_clk)
  Endpoint: multa_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[17] (in)               0.00      0.00       0.01 r
  multa_reg_17_/D (DRNQHDV4)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_17_/CK (DRNQHDV4)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[21]
              (input port clocked by i_clk)
  Endpoint: multa_reg_21_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[21] (in)               0.00      0.00       0.01 r
  multa_reg_21_/D (DRNQHDV4)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_21_/CK (DRNQHDV4)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[27]
              (input port clocked by i_clk)
  Endpoint: multa_reg_27_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[27] (in)               0.00      0.00       0.01 r
  multa_reg_27_/D (DRNQHDV4)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_27_/CK (DRNQHDV4)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[12]
              (input port clocked by i_clk)
  Endpoint: multa_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[12] (in)               0.00      0.00       0.01 r
  multa_reg_12_/D (DRNQHDV4)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_12_/CK (DRNQHDV4)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[18]
              (input port clocked by i_clk)
  Endpoint: multa_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[18] (in)               0.00      0.00       0.01 r
  multa_reg_18_/D (DRNQHDV4)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_18_/CK (DRNQHDV4)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[19]
              (input port clocked by i_clk)
  Endpoint: multa_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[19] (in)               0.00      0.00       0.01 r
  multa_reg_19_/D (DRNQHDV4)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_19_/CK (DRNQHDV4)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[29]
              (input port clocked by i_clk)
  Endpoint: multa_reg_29_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[29] (in)               0.00      0.00       0.01 r
  multa_reg_29_/D (DRNQHDV4)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_29_/CK (DRNQHDV4)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[6] (input port clocked by i_clk)
  Endpoint: multa_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[6] (in)                0.00      0.00       0.01 r
  multa_reg_6_/D (DRNQHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_6_/CK (DRNQHDV4)               0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[20]
              (input port clocked by i_clk)
  Endpoint: multa_reg_20_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[20] (in)               0.00      0.00       0.01 r
  multa_reg_20_/D (DRNQHDV4)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_20_/CK (DRNQHDV4)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[30]
              (input port clocked by i_clk)
  Endpoint: multa_reg_30_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[30] (in)               0.00      0.00       0.01 r
  multa_reg_30_/D (DRNQHDV4)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_30_/CK (DRNQHDV4)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[3] (input port clocked by i_clk)
  Endpoint: multb_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[3] (in)                0.00      0.00       0.01 r
  multb_reg_3_/D (DRNQHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_3_/CK (DRNQHDV4)               0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[15]
              (input port clocked by i_clk)
  Endpoint: multb_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[15] (in)               0.00      0.00       0.01 r
  multb_reg_15_/D (DRNQHDV4)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_15_/CK (DRNQHDV4)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[16]
              (input port clocked by i_clk)
  Endpoint: multa_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[16] (in)               0.00      0.00       0.01 r
  multa_reg_16_/D (DRNQHDV4)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_16_/CK (DRNQHDV4)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[14]
              (input port clocked by i_clk)
  Endpoint: multa_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[14] (in)               0.00      0.00       0.01 r
  multa_reg_14_/D (DRNQHDV4)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_14_/CK (DRNQHDV4)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[17]
              (input port clocked by i_clk)
  Endpoint: multb_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[17] (in)               0.00      0.00       0.01 r
  multb_reg_17_/D (DRNQHDV4)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_17_/CK (DRNQHDV4)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[24]
              (input port clocked by i_clk)
  Endpoint: multb_reg_24_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[24] (in)               0.00      0.00       0.01 r
  multb_reg_24_/D (DRNQHDV4)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_24_/CK (DRNQHDV4)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[22]
              (input port clocked by i_clk)
  Endpoint: multa_reg_22_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[22] (in)               0.00      0.00       0.01 r
  multa_reg_22_/D (DRNQHDV4)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_22_/CK (DRNQHDV4)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[8] (input port clocked by i_clk)
  Endpoint: multa_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[8] (in)                0.00      0.00       0.01 r
  multa_reg_8_/D (DRNQHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_8_/CK (DRNQHDV4)               0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[3] (input port clocked by i_clk)
  Endpoint: multa_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[3] (in)                0.00      0.00       0.01 r
  multa_reg_3_/D (DRNQHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_3_/CK (DRNQHDV4)               0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[24]
              (input port clocked by i_clk)
  Endpoint: multa_reg_24_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[24] (in)               0.00      0.00       0.01 r
  multa_reg_24_/D (DRNQHDV4)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_24_/CK (DRNQHDV4)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[25]
              (input port clocked by i_clk)
  Endpoint: multa_reg_25_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[25] (in)               0.00      0.00       0.01 r
  multa_reg_25_/D (DRNQHDV4)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_25_/CK (DRNQHDV4)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[11]
              (input port clocked by i_clk)
  Endpoint: multa_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[11] (in)               0.00      0.00       0.01 r
  multa_reg_11_/D (DRNQHDV4)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_11_/CK (DRNQHDV4)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[4] (input port clocked by i_clk)
  Endpoint: multb_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[4] (in)                0.00      0.00       0.01 r
  multb_reg_4_/D (DRNQHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_4_/CK (DRNQHDV4)               0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[25]
              (input port clocked by i_clk)
  Endpoint: multb_reg_25_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[25] (in)               0.00      0.00       0.01 r
  multb_reg_25_/D (DRNQHDV4)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_25_/CK (DRNQHDV4)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[4] (input port clocked by i_clk)
  Endpoint: multa_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[4] (in)                0.00      0.00       0.01 r
  multa_reg_4_/D (DRNQHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_4_/CK (DRNQHDV4)               0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[20]
              (input port clocked by i_clk)
  Endpoint: multb_reg_20_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[20] (in)               0.00      0.00       0.01 r
  multb_reg_20_/D (DRNQHDV4)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_20_/CK (DRNQHDV4)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[26]
              (input port clocked by i_clk)
  Endpoint: multa_reg_26_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[26] (in)               0.00      0.00       0.01 r
  multa_reg_26_/D (DRNQHDV4)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_26_/CK (DRNQHDV4)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[22]
              (input port clocked by i_clk)
  Endpoint: multb_reg_22_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[22] (in)               0.00      0.00       0.01 r
  multb_reg_22_/D (DRNQHDV4)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_22_/CK (DRNQHDV4)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[30]
              (input port clocked by i_clk)
  Endpoint: multb_reg_30_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[30] (in)               0.00      0.00       0.01 r
  multb_reg_30_/D (DRNQHDV4)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_30_/CK (DRNQHDV4)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[8] (input port clocked by i_clk)
  Endpoint: multb_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[8] (in)                0.00      0.00       0.01 r
  multb_reg_8_/D (DRNQHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_8_/CK (DRNQHDV4)               0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[18]
              (input port clocked by i_clk)
  Endpoint: multb_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[18] (in)               0.00      0.00       0.01 r
  multb_reg_18_/D (DRNQHDV4)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_18_/CK (DRNQHDV4)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[10]
              (input port clocked by i_clk)
  Endpoint: multb_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[10] (in)               0.00      0.00       0.01 r
  multb_reg_10_/D (DRNQHDV4)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_10_/CK (DRNQHDV4)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[31]
              (input port clocked by i_clk)
  Endpoint: multa_reg_31_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[31] (in)               0.00      0.00       0.01 r
  multa_reg_31_/D (DRNHDV2)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_31_/CK (DRNHDV2)               0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[15]
              (input port clocked by i_clk)
  Endpoint: multa_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[15] (in)               0.00      0.00       0.01 r
  multa_reg_15_/D (DRNHDV2)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_15_/CK (DRNHDV2)               0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[6] (input port clocked by i_clk)
  Endpoint: multb_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[6] (in)                0.00      0.00       0.01 r
  multb_reg_6_/D (DRNHDV2)                 0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_6_/CK (DRNHDV2)                0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[23]
              (input port clocked by i_clk)
  Endpoint: multa_reg_23_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[23] (in)               0.00      0.00       0.01 r
  multa_reg_23_/D (DRNHDV2)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_23_/CK (DRNHDV2)               0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[1] (input port clocked by i_clk)
  Endpoint: multa_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[1] (in)                0.00      0.00       0.01 r
  multa_reg_1_/D (DRNHDV2)                 0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_1_/CK (DRNHDV2)                0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[7] (input port clocked by i_clk)
  Endpoint: multa_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[7] (in)                0.00      0.00       0.01 r
  multa_reg_7_/D (DRNHDV2)                 0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_7_/CK (DRNHDV2)                0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[5] (input port clocked by i_clk)
  Endpoint: multb_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[5] (in)                0.00      0.00       0.01 r
  multb_reg_5_/D (DRNHDV2)                 0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_5_/CK (DRNHDV2)                0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


1
