
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 7.79

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: read_data1[30]$_SDFFCE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: read_data1[30]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ read_data1[30]$_SDFFCE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.02    0.08    0.38    0.38 v read_data1[30]$_SDFFCE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         net71 (net)
                  0.08    0.00    0.38 v _5687_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.09    0.08    0.46 ^ _5687_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _2246_ (net)
                  0.09    0.00    0.46 ^ _5688_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.06    0.06    0.52 v _5688_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0352_ (net)
                  0.06    0.00    0.52 v read_data1[30]$_SDFFCE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.52   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ read_data1[30]$_SDFFCE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: registers[24][23]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input9/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     5    0.15    0.30    0.23    0.43 ^ input9/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net9 (net)
                  0.30    0.00    0.43 ^ _4215_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     3    0.05    0.21    0.16    0.59 v _4215_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _1117_ (net)
                  0.21    0.00    0.59 v _4564_/A3 (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
     7    0.19    0.96    0.59    1.19 ^ _4564_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
                                         _1338_ (net)
                  0.96    0.00    1.19 ^ _7950_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     5    0.21    0.51    0.34    1.53 v _7950_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _3956_ (net)
                  0.51    0.00    1.53 v _7973_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.23    0.16    0.32    1.85 v _7973_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _3969_ (net)
                  0.16    0.00    1.85 v _7984_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.06    0.23    2.08 ^ _7984_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0920_ (net)
                  0.06    0.00    2.08 ^ registers[24][23]$_SDFFCE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  2.08   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ registers[24][23]$_SDFFCE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -2.08   data arrival time
-----------------------------------------------------------------------------
                                  7.79   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: registers[24][23]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input9/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     5    0.15    0.30    0.23    0.43 ^ input9/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net9 (net)
                  0.30    0.00    0.43 ^ _4215_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     3    0.05    0.21    0.16    0.59 v _4215_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _1117_ (net)
                  0.21    0.00    0.59 v _4564_/A3 (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
     7    0.19    0.96    0.59    1.19 ^ _4564_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
                                         _1338_ (net)
                  0.96    0.00    1.19 ^ _7950_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     5    0.21    0.51    0.34    1.53 v _7950_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _3956_ (net)
                  0.51    0.00    1.53 v _7973_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.23    0.16    0.32    1.85 v _7973_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _3969_ (net)
                  0.16    0.00    1.85 v _7984_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.06    0.23    2.08 ^ _7984_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0920_ (net)
                  0.06    0.00    2.08 ^ registers[24][23]$_SDFFCE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  2.08   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ registers[24][23]$_SDFFCE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -2.08   data arrival time
-----------------------------------------------------------------------------
                                  7.79   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
1.840596318244934

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6574

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
0.3219086825847626

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
0.3450999855995178

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9328

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: registers[2][6]$_SDFFCE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: read_data1[6]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ registers[2][6]$_SDFFCE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.41    0.41 v registers[2][6]$_SDFFCE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.21    0.62 v _5802_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.38    1.00 v _5805_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
   0.26    1.26 ^ _5806_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
   0.08    1.34 v _5808_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.00    1.34 v read_data1[6]$_SDFFCE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           1.34   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ read_data1[6]$_SDFFCE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
  -0.12    9.88   library setup time
           9.88   data required time
---------------------------------------------------------
           9.88   data required time
          -1.34   data arrival time
---------------------------------------------------------
           8.54   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: read_data1[30]$_SDFFCE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: read_data1[30]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ read_data1[30]$_SDFFCE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.38    0.38 v read_data1[30]$_SDFFCE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.08    0.46 ^ _5687_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.06    0.52 v _5688_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.00    0.52 v read_data1[30]$_SDFFCE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           0.52   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ read_data1[30]$_SDFFCE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.07    0.07   library hold time
           0.07   data required time
---------------------------------------------------------
           0.07   data required time
          -0.52   data arrival time
---------------------------------------------------------
           0.45   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
2.0807

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
7.7946

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
374.614312

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.06e-02   8.07e-04   6.46e-07   9.14e-02  73.7%
Combinational          1.63e-02   1.63e-02   1.22e-06   3.26e-02  26.3%
Clock                  0.00e+00   0.00e+00   5.82e-08   5.82e-08   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.07e-01   1.71e-02   1.93e-06   1.24e-01 100.0%
                          86.2%      13.8%       0.0%
