{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1569601329450 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1569601329503 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 27 18:22:08 2019 " "Processing started: Fri Sep 27 18:22:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1569601329503 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569601329503 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GECKO -c GECKO " "Command: quartus_map --read_settings_files=on --write_settings_files=off GECKO -c GECKO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569601329503 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1569601330303 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1569601330303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GECKO.bdf 1 1 " "Found 1 design units, including 1 entities, in source file GECKO.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GECKO " "Found entity 1: GECKO" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569601358082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569601358082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/Desktop/ComArch/Labo2/template/vhdl/ROM_Block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student/Desktop/ComArch/Labo2/template/vhdl/ROM_Block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_block-SYN " "Found design unit 1: rom_block-SYN" {  } { { "../vhdl/ROM_Block.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/ROM_Block.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569601359565 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_Block " "Found entity 1: ROM_Block" {  } { { "../vhdl/ROM_Block.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/ROM_Block.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569601359565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569601359565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/Desktop/ComArch/Labo2/template/vhdl/ROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student/Desktop/ComArch/Labo2/template/vhdl/ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-synth " "Found design unit 1: ROM-synth" {  } { { "../vhdl/ROM.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/ROM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569601359572 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "../vhdl/ROM.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/ROM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569601359572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569601359572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/Desktop/ComArch/Labo2/template/vhdl/rgb_led96.vhd 4 1 " "Found 4 design units, including 1 entities, in source file /home/student/Desktop/ComArch/Labo2/template/vhdl/rgb_led96.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pack " "Found design unit 1: pack" {  } { { "../vhdl/rgb_led96.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/rgb_led96.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569601359584 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pack-body " "Found design unit 2: pack-body" {  } { { "../vhdl/rgb_led96.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/rgb_led96.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569601359584 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 rgb_led96-arch " "Found design unit 3: rgb_led96-arch" {  } { { "../vhdl/rgb_led96.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/rgb_led96.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569601359584 ""} { "Info" "ISGN_ENTITY_NAME" "1 rgb_led96 " "Found entity 1: rgb_led96" {  } { { "../vhdl/rgb_led96.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/rgb_led96.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569601359584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569601359584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/Desktop/ComArch/Labo2/template/vhdl/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student/Desktop/ComArch/Labo2/template/vhdl/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-synth " "Found design unit 1: register_file-synth" {  } { { "../vhdl/register_file.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/register_file.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569601359587 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../vhdl/register_file.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569601359587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569601359587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/Desktop/ComArch/Labo2/template/vhdl/RAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student/Desktop/ComArch/Labo2/template/vhdl/RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-synth " "Found design unit 1: RAM-synth" {  } { { "../vhdl/RAM.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/RAM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569601359589 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../vhdl/RAM.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569601359589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569601359589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/Desktop/ComArch/Labo2/template/vhdl/LEDs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student/Desktop/ComArch/Labo2/template/vhdl/LEDs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDs-synth " "Found design unit 1: LEDs-synth" {  } { { "../vhdl/LEDs.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/LEDs.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569601359591 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEDs " "Found entity 1: LEDs" {  } { { "../vhdl/LEDs.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/LEDs.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569601359591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569601359591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/Desktop/ComArch/Labo2/template/vhdl/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student/Desktop/ComArch/Labo2/template/vhdl/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-synth " "Found design unit 1: decoder-synth" {  } { { "../vhdl/decoder.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/decoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569601359593 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../vhdl/decoder.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569601359593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569601359593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-synth " "Found design unit 1: controller-synth" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569601359595 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569601359595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569601359595 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GECKO " "Elaborating entity \"GECKO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1569601359715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDs LEDs:LEDs_0 " "Elaborating entity \"LEDs\" for hierarchy \"LEDs:LEDs_0\"" {  } { { "GECKO.bdf" "LEDs_0" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 160 1040 1176 336 "LEDs_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569601359742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst1 " "Elaborating entity \"decoder\" for hierarchy \"decoder:inst1\"" {  } { { "GECKO.bdf" "inst1" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 96 408 544 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569601359851 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cs_LEDS decoder.vhd(7) " "VHDL Signal Declaration warning at decoder.vhd(7): used implicit default value for signal \"cs_LEDS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/decoder.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/decoder.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1569601359852 "|GECKO|decoder:inst1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cs_RAM decoder.vhd(8) " "VHDL Signal Declaration warning at decoder.vhd(8): used implicit default value for signal \"cs_RAM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/decoder.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/decoder.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1569601359852 "|GECKO|decoder:inst1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cs_ROM decoder.vhd(9) " "VHDL Signal Declaration warning at decoder.vhd(9): used implicit default value for signal \"cs_ROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/decoder.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/decoder.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1569601359852 "|GECKO|decoder:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst " "Elaborating entity \"controller\" for hierarchy \"controller:inst\"" {  } { { "GECKO.bdf" "inst" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 328 160 368 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569601359858 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "read Controller.vhd(9) " "VHDL Signal Declaration warning at Controller.vhd(9): used implicit default value for signal \"read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1569601359859 "|GECKO|controller:inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "write Controller.vhd(10) " "VHDL Signal Declaration warning at Controller.vhd(10): used implicit default value for signal \"write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1569601359859 "|GECKO|controller:inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "address Controller.vhd(11) " "VHDL Signal Declaration warning at Controller.vhd(11): used implicit default value for signal \"address\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1569601359860 "|GECKO|controller:inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wrdata Controller.vhd(13) " "VHDL Signal Declaration warning at Controller.vhd(13): used implicit default value for signal \"wrdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1569601359860 "|GECKO|controller:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:ROM_0 " "Elaborating entity \"ROM\" for hierarchy \"ROM:ROM_0\"" {  } { { "GECKO.bdf" "ROM_0" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569601359868 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rddata ROM.vhd(10) " "VHDL Signal Declaration warning at ROM.vhd(10): used implicit default value for signal \"rddata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/ROM.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/ROM.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1569601359869 "|GECKO|ROM:ROM_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM_0 " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM_0\"" {  } { { "GECKO.bdf" "RAM_0" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 176 816 960 296 "RAM_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569601359876 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rddata RAM.vhd(13) " "VHDL Signal Declaration warning at RAM.vhd(13): used implicit default value for signal \"rddata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/RAM.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/RAM.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1569601359877 "|GECKO|RAM:RAM_0"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "row1\[11\] GND " "Pin \"row1\[11\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 88 1192 1368 104 "row1\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row1[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row1\[10\] GND " "Pin \"row1\[10\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 88 1192 1368 104 "row1\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row1\[9\] GND " "Pin \"row1\[9\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 88 1192 1368 104 "row1\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row1\[8\] GND " "Pin \"row1\[8\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 88 1192 1368 104 "row1\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row1\[7\] GND " "Pin \"row1\[7\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 88 1192 1368 104 "row1\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row1\[6\] GND " "Pin \"row1\[6\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 88 1192 1368 104 "row1\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row1\[5\] GND " "Pin \"row1\[5\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 88 1192 1368 104 "row1\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row1\[4\] GND " "Pin \"row1\[4\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 88 1192 1368 104 "row1\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row1\[3\] GND " "Pin \"row1\[3\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 88 1192 1368 104 "row1\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row1\[2\] GND " "Pin \"row1\[2\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 88 1192 1368 104 "row1\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row1\[1\] GND " "Pin \"row1\[1\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 88 1192 1368 104 "row1\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row1\[0\] GND " "Pin \"row1\[0\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 88 1192 1368 104 "row1\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row2\[11\] GND " "Pin \"row2\[11\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 72 1192 1368 88 "row2\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row2[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row2\[10\] GND " "Pin \"row2\[10\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 72 1192 1368 88 "row2\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row2[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row2\[9\] GND " "Pin \"row2\[9\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 72 1192 1368 88 "row2\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row2[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row2\[8\] GND " "Pin \"row2\[8\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 72 1192 1368 88 "row2\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row2\[7\] GND " "Pin \"row2\[7\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 72 1192 1368 88 "row2\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row2\[6\] GND " "Pin \"row2\[6\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 72 1192 1368 88 "row2\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row2\[5\] GND " "Pin \"row2\[5\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 72 1192 1368 88 "row2\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row2\[4\] GND " "Pin \"row2\[4\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 72 1192 1368 88 "row2\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row2\[3\] GND " "Pin \"row2\[3\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 72 1192 1368 88 "row2\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row2\[2\] GND " "Pin \"row2\[2\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 72 1192 1368 88 "row2\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row2\[1\] GND " "Pin \"row2\[1\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 72 1192 1368 88 "row2\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row2\[0\] GND " "Pin \"row2\[0\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 72 1192 1368 88 "row2\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row3\[11\] GND " "Pin \"row3\[11\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 56 1192 1368 72 "row3\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row3[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row3\[10\] GND " "Pin \"row3\[10\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 56 1192 1368 72 "row3\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row3[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row3\[9\] GND " "Pin \"row3\[9\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 56 1192 1368 72 "row3\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row3[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row3\[8\] GND " "Pin \"row3\[8\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 56 1192 1368 72 "row3\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row3[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row3\[7\] GND " "Pin \"row3\[7\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 56 1192 1368 72 "row3\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row3\[6\] GND " "Pin \"row3\[6\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 56 1192 1368 72 "row3\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row3\[5\] GND " "Pin \"row3\[5\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 56 1192 1368 72 "row3\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row3\[4\] GND " "Pin \"row3\[4\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 56 1192 1368 72 "row3\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row3\[3\] GND " "Pin \"row3\[3\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 56 1192 1368 72 "row3\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row3\[2\] GND " "Pin \"row3\[2\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 56 1192 1368 72 "row3\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row3\[1\] GND " "Pin \"row3\[1\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 56 1192 1368 72 "row3\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row3\[0\] GND " "Pin \"row3\[0\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 56 1192 1368 72 "row3\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row4\[11\] GND " "Pin \"row4\[11\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 40 1192 1368 56 "row4\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row4[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row4\[10\] GND " "Pin \"row4\[10\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 40 1192 1368 56 "row4\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row4[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row4\[9\] GND " "Pin \"row4\[9\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 40 1192 1368 56 "row4\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row4[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row4\[8\] GND " "Pin \"row4\[8\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 40 1192 1368 56 "row4\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row4[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row4\[7\] GND " "Pin \"row4\[7\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 40 1192 1368 56 "row4\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row4\[6\] GND " "Pin \"row4\[6\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 40 1192 1368 56 "row4\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row4\[5\] GND " "Pin \"row4\[5\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 40 1192 1368 56 "row4\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row4\[4\] GND " "Pin \"row4\[4\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 40 1192 1368 56 "row4\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row4\[3\] GND " "Pin \"row4\[3\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 40 1192 1368 56 "row4\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row4\[2\] GND " "Pin \"row4\[2\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 40 1192 1368 56 "row4\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row4\[1\] GND " "Pin \"row4\[1\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 40 1192 1368 56 "row4\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row4\[0\] GND " "Pin \"row4\[0\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 40 1192 1368 56 "row4\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row5\[11\] GND " "Pin \"row5\[11\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 24 1192 1368 40 "row5\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row5[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row5\[10\] GND " "Pin \"row5\[10\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 24 1192 1368 40 "row5\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row5[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row5\[9\] GND " "Pin \"row5\[9\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 24 1192 1368 40 "row5\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row5[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row5\[8\] GND " "Pin \"row5\[8\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 24 1192 1368 40 "row5\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row5[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row5\[7\] GND " "Pin \"row5\[7\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 24 1192 1368 40 "row5\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row5\[6\] GND " "Pin \"row5\[6\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 24 1192 1368 40 "row5\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row5\[5\] GND " "Pin \"row5\[5\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 24 1192 1368 40 "row5\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row5\[4\] GND " "Pin \"row5\[4\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 24 1192 1368 40 "row5\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row5\[3\] GND " "Pin \"row5\[3\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 24 1192 1368 40 "row5\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row5\[2\] GND " "Pin \"row5\[2\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 24 1192 1368 40 "row5\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row5\[1\] GND " "Pin \"row5\[1\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 24 1192 1368 40 "row5\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row5\[0\] GND " "Pin \"row5\[0\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 24 1192 1368 40 "row5\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row6\[11\] GND " "Pin \"row6\[11\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 8 1192 1368 24 "row6\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row6[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row6\[10\] GND " "Pin \"row6\[10\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 8 1192 1368 24 "row6\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row6[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row6\[9\] GND " "Pin \"row6\[9\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 8 1192 1368 24 "row6\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row6[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row6\[8\] GND " "Pin \"row6\[8\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 8 1192 1368 24 "row6\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row6[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row6\[7\] GND " "Pin \"row6\[7\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 8 1192 1368 24 "row6\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row6[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row6\[6\] GND " "Pin \"row6\[6\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 8 1192 1368 24 "row6\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row6\[5\] GND " "Pin \"row6\[5\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 8 1192 1368 24 "row6\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row6\[4\] GND " "Pin \"row6\[4\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 8 1192 1368 24 "row6\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row6\[3\] GND " "Pin \"row6\[3\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 8 1192 1368 24 "row6\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row6\[2\] GND " "Pin \"row6\[2\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 8 1192 1368 24 "row6\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row6\[1\] GND " "Pin \"row6\[1\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 8 1192 1368 24 "row6\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row6\[0\] GND " "Pin \"row6\[0\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 8 1192 1368 24 "row6\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row7\[11\] GND " "Pin \"row7\[11\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { -8 1192 1368 8 "row7\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row7[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row7\[10\] GND " "Pin \"row7\[10\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { -8 1192 1368 8 "row7\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row7[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row7\[9\] GND " "Pin \"row7\[9\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { -8 1192 1368 8 "row7\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row7[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row7\[8\] GND " "Pin \"row7\[8\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { -8 1192 1368 8 "row7\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row7[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row7\[7\] GND " "Pin \"row7\[7\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { -8 1192 1368 8 "row7\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row7[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row7\[6\] GND " "Pin \"row7\[6\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { -8 1192 1368 8 "row7\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row7\[5\] GND " "Pin \"row7\[5\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { -8 1192 1368 8 "row7\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row7\[4\] GND " "Pin \"row7\[4\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { -8 1192 1368 8 "row7\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row7\[3\] GND " "Pin \"row7\[3\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { -8 1192 1368 8 "row7\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row7\[2\] GND " "Pin \"row7\[2\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { -8 1192 1368 8 "row7\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row7\[1\] GND " "Pin \"row7\[1\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { -8 1192 1368 8 "row7\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row7\[0\] GND " "Pin \"row7\[0\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { -8 1192 1368 8 "row7\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row8\[11\] GND " "Pin \"row8\[11\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { -24 1192 1368 -8 "row8\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row8[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row8\[10\] GND " "Pin \"row8\[10\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { -24 1192 1368 -8 "row8\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row8[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row8\[9\] GND " "Pin \"row8\[9\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { -24 1192 1368 -8 "row8\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row8[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row8\[8\] GND " "Pin \"row8\[8\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { -24 1192 1368 -8 "row8\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row8[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row8\[7\] GND " "Pin \"row8\[7\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { -24 1192 1368 -8 "row8\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row8[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row8\[6\] GND " "Pin \"row8\[6\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { -24 1192 1368 -8 "row8\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row8[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row8\[5\] GND " "Pin \"row8\[5\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { -24 1192 1368 -8 "row8\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row8[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row8\[4\] GND " "Pin \"row8\[4\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { -24 1192 1368 -8 "row8\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row8[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row8\[3\] GND " "Pin \"row8\[3\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { -24 1192 1368 -8 "row8\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row8[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row8\[2\] GND " "Pin \"row8\[2\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { -24 1192 1368 -8 "row8\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row8[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row8\[1\] GND " "Pin \"row8\[1\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { -24 1192 1368 -8 "row8\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row8[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row8\[0\] GND " "Pin \"row8\[0\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { -24 1192 1368 -8 "row8\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569601361142 "|GECKO|row8[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1569601361142 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1569601361175 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1569601361510 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569601361510 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 224 88 256 240 "clock" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569601361738 "|GECKO|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "n_reset " "No output dependent on input pin \"n_reset\"" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 240 88 256 256 "n_reset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569601361738 "|GECKO|n_reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1569601361738 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "98 " "Implemented 98 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1569601361739 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1569601361739 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1569601361739 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 110 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 110 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "955 " "Peak virtual memory: 955 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1569601361771 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 27 18:22:41 2019 " "Processing ended: Fri Sep 27 18:22:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1569601361771 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1569601361771 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1569601361771 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1569601361771 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1569601364746 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1569601364766 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 27 18:22:43 2019 " "Processing started: Fri Sep 27 18:22:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1569601364766 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1569601364766 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off GECKO -c GECKO " "Command: quartus_fit --read_settings_files=off --write_settings_files=off GECKO -c GECKO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1569601364766 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1569601365104 ""}
{ "Info" "0" "" "Project  = GECKO" {  } {  } 0 0 "Project  = GECKO" 0 0 "Fitter" 0 0 1569601365105 ""}
{ "Info" "0" "" "Revision = GECKO" {  } {  } 0 0 "Revision = GECKO" 0 0 "Fitter" 0 0 1569601365106 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1569601365259 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1569601365260 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "GECKO EP4CE30F23C8 " "Selected device EP4CE30F23C8 for design \"GECKO\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1569601365300 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1569601365449 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1569601365449 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1569601366131 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1569601366145 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C8 " "Device EP4CE15F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1569601366395 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1569601366395 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1569601366395 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1569601366395 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1569601366395 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1569601366395 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/ComArch/Labo2/template/quartus/" { { 0 { 0 ""} 0 328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1569601366407 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/ComArch/Labo2/template/quartus/" { { 0 { 0 ""} 0 330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1569601366407 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/ComArch/Labo2/template/quartus/" { { 0 { 0 ""} 0 332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1569601366407 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/student/Desktop/ComArch/Labo2/template/quartus/" { { 0 { 0 ""} 0 334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1569601366407 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1569601366407 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1569601366428 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "GECKO.sdc " "Synopsys Design Constraints File file not found: 'GECKO.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1569601368539 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1569601368540 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1569601368542 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1569601368543 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1569601368546 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1569601368546 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1569601368548 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1569601368557 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1569601368558 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1569601368559 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1569601368561 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1569601368572 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1569601368574 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1569601368574 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1569601368575 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1569601368576 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1569601368577 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1569601368577 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_BA\[0\] " "Node \"SDRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_BA\[1\] " "Node \"SDRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_CKE " "Node \"SDRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_CLK " "Node \"SDRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQM\[0\] " "Node \"SDRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQM\[1\] " "Node \"SDRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D\[0\] " "Node \"SDRAM_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D\[10\] " "Node \"SDRAM_D\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_D\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D\[11\] " "Node \"SDRAM_D\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_D\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D\[12\] " "Node \"SDRAM_D\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_D\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D\[13\] " "Node \"SDRAM_D\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_D\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D\[14\] " "Node \"SDRAM_D\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_D\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D\[15\] " "Node \"SDRAM_D\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_D\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D\[1\] " "Node \"SDRAM_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D\[2\] " "Node \"SDRAM_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D\[3\] " "Node \"SDRAM_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D\[4\] " "Node \"SDRAM_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D\[5\] " "Node \"SDRAM_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D\[6\] " "Node \"SDRAM_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D\[7\] " "Node \"SDRAM_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D\[8\] " "Node \"SDRAM_D\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_D\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D\[9\] " "Node \"SDRAM_D\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_D\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_N_CAS " "Node \"SDRAM_N_CAS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_N_CAS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_N_CS " "Node \"SDRAM_N_CS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_N_CS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_N_RAS " "Node \"SDRAM_N_RAS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_N_RAS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_N_WE " "Node \"SDRAM_N_WE\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_N_WE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_addr\[0\] " "Node \"SDRAM_addr\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_addr\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_addr\[10\] " "Node \"SDRAM_addr\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_addr\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_addr\[11\] " "Node \"SDRAM_addr\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_addr\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_addr\[12\] " "Node \"SDRAM_addr\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_addr\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_addr\[1\] " "Node \"SDRAM_addr\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_addr\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_addr\[2\] " "Node \"SDRAM_addr\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_addr\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_addr\[3\] " "Node \"SDRAM_addr\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_addr\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_addr\[4\] " "Node \"SDRAM_addr\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_addr\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_addr\[5\] " "Node \"SDRAM_addr\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_addr\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_addr\[6\] " "Node \"SDRAM_addr\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_addr\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_addr\[7\] " "Node \"SDRAM_addr\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_addr\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_addr\[8\] " "Node \"SDRAM_addr\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_addr\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_addr\[9\] " "Node \"SDRAM_addr\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_addr\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dipsw1\[0\] " "Node \"dipsw1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dipsw1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dipsw1\[1\] " "Node \"dipsw1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dipsw1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dipsw1\[2\] " "Node \"dipsw1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dipsw1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dipsw1\[3\] " "Node \"dipsw1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dipsw1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dipsw1\[4\] " "Node \"dipsw1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dipsw1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dipsw1\[5\] " "Node \"dipsw1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dipsw1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dipsw1\[6\] " "Node \"dipsw1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dipsw1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dipsw1\[7\] " "Node \"dipsw1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dipsw1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dipsw2\[0\] " "Node \"dipsw2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dipsw2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dipsw2\[1\] " "Node \"dipsw2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dipsw2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dipsw2\[2\] " "Node \"dipsw2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dipsw2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dipsw2\[3\] " "Node \"dipsw2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dipsw2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dipsw2\[4\] " "Node \"dipsw2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dipsw2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dipsw2\[5\] " "Node \"dipsw2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dipsw2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dipsw2\[6\] " "Node \"dipsw2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dipsw2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dipsw2\[7\] " "Node \"dipsw2\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dipsw2\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dots\[0\] " "Node \"dots\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dots\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dots\[1\] " "Node \"dots\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dots\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dots\[2\] " "Node \"dots\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dots\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dots\[3\] " "Node \"dots\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dots\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "row9\[0\] " "Node \"row9\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "row9\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "row9\[10\] " "Node \"row9\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "row9\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "row9\[11\] " "Node \"row9\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "row9\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "row9\[1\] " "Node \"row9\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "row9\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "row9\[2\] " "Node \"row9\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "row9\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "row9\[3\] " "Node \"row9\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "row9\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "row9\[4\] " "Node \"row9\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "row9\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "row9\[5\] " "Node \"row9\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "row9\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "row9\[6\] " "Node \"row9\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "row9\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "row9\[7\] " "Node \"row9\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "row9\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "row9\[8\] " "Node \"row9\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "row9\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "row9\[9\] " "Node \"row9\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "row9\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[0\] " "Node \"seg0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "seg0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[1\] " "Node \"seg0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "seg0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[2\] " "Node \"seg0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "seg0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[3\] " "Node \"seg0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "seg0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[4\] " "Node \"seg0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "seg0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[5\] " "Node \"seg0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "seg0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[6\] " "Node \"seg0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "seg0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[0\] " "Node \"seg1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "seg1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[1\] " "Node \"seg1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "seg1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[2\] " "Node \"seg1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "seg1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[3\] " "Node \"seg1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "seg1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[4\] " "Node \"seg1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "seg1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[5\] " "Node \"seg1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "seg1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[6\] " "Node \"seg1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "seg1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg2\[0\] " "Node \"seg2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "seg2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg2\[1\] " "Node \"seg2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "seg2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg2\[2\] " "Node \"seg2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "seg2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg2\[3\] " "Node \"seg2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "seg2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg2\[4\] " "Node \"seg2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "seg2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg2\[5\] " "Node \"seg2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "seg2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg2\[6\] " "Node \"seg2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "seg2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg3\[0\] " "Node \"seg3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "seg3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg3\[1\] " "Node \"seg3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "seg3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg3\[2\] " "Node \"seg3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "seg3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg3\[3\] " "Node \"seg3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "seg3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg3\[4\] " "Node \"seg3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "seg3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg3\[5\] " "Node \"seg3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "seg3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg3\[6\] " "Node \"seg3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "seg3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1569601368849 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1569601368849 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1569601368858 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1569601368879 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1569601371117 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1569601371338 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1569601371427 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1569601371602 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1569601371602 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1569601372501 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y22 X10_Y32 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y22 to location X10_Y32" {  } { { "loc" "" { Generic "/home/student/Desktop/ComArch/Labo2/template/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y22 to location X10_Y32"} { { 12 { 0 ""} 0 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1569601375077 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1569601375077 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1569601375280 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1569601375280 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1569601375280 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1569601375282 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1569601375486 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1569601375503 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1569601376201 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1569601376202 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1569601377153 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1569601378114 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1569601378710 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/student/Desktop/ComArch/Labo2/template/quartus/output_files/GECKO.fit.smsg " "Generated suppressed messages file /home/student/Desktop/ComArch/Labo2/template/quartus/output_files/GECKO.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1569601378904 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 106 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 106 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1533 " "Peak virtual memory: 1533 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1569601379472 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 27 18:22:59 2019 " "Processing ended: Fri Sep 27 18:22:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1569601379472 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1569601379472 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1569601379472 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1569601379472 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1569601381856 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1569601381877 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 27 18:23:01 2019 " "Processing started: Fri Sep 27 18:23:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1569601381877 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1569601381877 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off GECKO -c GECKO " "Command: quartus_asm --read_settings_files=off --write_settings_files=off GECKO -c GECKO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1569601381878 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1569601382486 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1569601386681 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1569601386811 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "809 " "Peak virtual memory: 809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1569601387161 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 27 18:23:07 2019 " "Processing ended: Fri Sep 27 18:23:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1569601387161 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1569601387161 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1569601387161 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1569601387161 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1569601387457 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1569601389226 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1569601389246 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 27 18:23:08 2019 " "Processing started: Fri Sep 27 18:23:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1569601389246 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1569601389246 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta GECKO -c GECKO " "Command: quartus_sta GECKO -c GECKO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1569601389247 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1569601389376 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1569601389686 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1569601389687 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569601389814 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569601389814 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "GECKO.sdc " "Synopsys Design Constraints File file not found: 'GECKO.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1569601390583 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1569601390584 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1569601390585 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1569601390585 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1569601390586 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1569601390587 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1569601390589 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1569601390610 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1569601390611 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1569601390612 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1569601390620 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1569601390622 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1569601390623 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1569601390624 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1569601390624 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1569601390630 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1569601390692 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1569601391729 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1569601391844 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1569601391844 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1569601391844 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1569601391845 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1569601391849 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1569601391854 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1569601391855 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1569601391856 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1569601391857 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1569601391858 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1569601391863 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1569601392055 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1569601392056 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1569601392056 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1569601392057 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1569601392089 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1569601392090 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1569601392092 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1569601392094 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1569601392095 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1569601393096 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1569601393097 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "860 " "Peak virtual memory: 860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1569601393188 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 27 18:23:13 2019 " "Processing ended: Fri Sep 27 18:23:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1569601393188 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1569601393188 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1569601393188 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1569601393188 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 222 s " "Quartus Prime Full Compilation was successful. 0 errors, 222 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1569601393535 ""}
