#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\software\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\software\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\software\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\software\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\software\iverilog\lib\ivl\va_math.vpi";
S_00000247a4b9cde0 .scope module, "tb_uart_rx" "tb_uart_rx" 2 3;
 .timescale -9 -12;
P_00000247a4b98560 .param/l "PERIOD" 0 2 6, +C4<00000000000000000000000000001010>;
v00000247a4c32860_0 .var "clk", 0 0;
v00000247a4c32cc0_0 .var "cnt_add", 0 0;
v00000247a4c329a0_0 .net "cnt_end", 0 0, L_00000247a4c32c20;  1 drivers
v00000247a4c33580_0 .var "rst_n", 0 0;
S_00000247a4b9cf70 .scope module, "u_uart_rx" "uart_rx" 2 31, 3 2 0, S_00000247a4b9cde0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "cnt_add";
    .port_info 3 /OUTPUT 1 "cnt_end";
P_00000247a4b9be70 .param/l "Baudrate" 0 3 2, +C4<00000000000000000010010110000000>;
P_00000247a4b9bea8 .param/l "cnt_max" 1 3 10, +C4<00000000000000000000000000000101>;
P_00000247a4b9bee0 .param/l "cnt_width" 1 3 22, +C4<00000000000000000000000000000011>;
P_00000247a4b9bf18 .param/l "datawidth" 0 3 2, +C4<00000000000000000000000000000101>;
v00000247a4be36c0_0 .net "clk", 0 0, v00000247a4c32860_0;  1 drivers
v00000247a4be3760_0 .net "cnt_add", 0 0, v00000247a4c32cc0_0;  1 drivers
v00000247a4c33080_0 .net "cnt_end", 0 0, L_00000247a4c32c20;  alias, 1 drivers
v00000247a4c33260_0 .net "rst_n", 0 0, v00000247a4c33580_0;  1 drivers
S_00000247a4b9d100 .scope function.vec4.u32, "clogb2" "clogb2" 3 11, 3 11 0, S_00000247a4b9cf70;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_00000247a4b9d100
v00000247a4be9ea0_0 .var/i "depth", 31 0;
TD_tb_uart_rx.u_uart_rx.clogb2 ;
    %load/vec4 v00000247a4be9ea0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000247a4be9ea0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.4 ;
    %load/vec4 v00000247a4be9ea0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.5, 5;
    %load/vec4 v00000247a4be9ea0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000247a4be9ea0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.4;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %end;
S_00000247a4b96ce0 .scope module, "u_counter" "counter" 3 26, 4 1 0, S_00000247a4b9cf70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "cnt_add";
    .port_info 3 /OUTPUT 1 "cnt_end";
P_00000247a4b9bf60 .param/l "cnt_max" 0 4 2, +C4<00000000000000000000000000000101>;
P_00000247a4b9bf98 .param/l "cnt_width" 0 4 2, +C4<00000000000000000000000000000011>;
v00000247a4b96e70_0 .net *"_ivl_0", 31 0, L_00000247a4c331c0;  1 drivers
L_00000247a4c33828 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000247a4b96f10_0 .net *"_ivl_3", 28 0, L_00000247a4c33828;  1 drivers
L_00000247a4c33870 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000247a4b96fb0_0 .net/2u *"_ivl_4", 31 0, L_00000247a4c33870;  1 drivers
v00000247a4b97050_0 .net "clk", 0 0, v00000247a4c32860_0;  alias, 1 drivers
v00000247a4b970f0_0 .var "cnt", 2 0;
v00000247a4be34e0_0 .net "cnt_add", 0 0, v00000247a4c32cc0_0;  alias, 1 drivers
v00000247a4be3580_0 .net "cnt_end", 0 0, L_00000247a4c32c20;  alias, 1 drivers
v00000247a4be3620_0 .net "rst_n", 0 0, v00000247a4c33580_0;  alias, 1 drivers
E_00000247a4b98720/0 .event negedge, v00000247a4be3620_0;
E_00000247a4b98720/1 .event posedge, v00000247a4b97050_0;
E_00000247a4b98720 .event/or E_00000247a4b98720/0, E_00000247a4b98720/1;
L_00000247a4c331c0 .concat [ 3 29 0 0], v00000247a4b970f0_0, L_00000247a4c33828;
L_00000247a4c32c20 .cmp/eq 32, L_00000247a4c331c0, L_00000247a4c33870;
    .scope S_00000247a4b96ce0;
T_1 ;
    %wait E_00000247a4b98720;
    %load/vec4 v00000247a4be3620_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000247a4b970f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000247a4be34e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v00000247a4be3580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000247a4b970f0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v00000247a4b970f0_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000247a4b970f0_0, 0;
T_1.5 ;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v00000247a4b970f0_0;
    %assign/vec4 v00000247a4b970f0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000247a4b9cde0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000247a4c32860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000247a4c33580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000247a4c32cc0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_00000247a4b9cde0;
T_3 ;
T_3.0 ;
    %delay 5000, 0;
    %load/vec4 v00000247a4c32860_0;
    %inv;
    %store/vec4 v00000247a4c32860_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_00000247a4b9cde0;
T_4 ;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000247a4c33580_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_00000247a4b9cde0;
T_5 ;
    %vpi_call 2 40 "$dumpfile", "uart_rx.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars" {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000247a4c32cc0_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 2 46 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb_uart_rx.v";
    "./uart_rx.v";
    "./counter.v";
