INFO-FLOW: Workspace D:/Docs/Hardware/project/base1/solution5 opened at Thu Dec 19 03:48:13 +0700 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.188 sec.
Execute   set_part xc7z020clg484-1 -tool vivado 
Execute     add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     config_compile -blackbox  
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'core_base.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling core_base.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted core_base.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Setting_code/Xilinx/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "core_base.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/Docs/Hardware/project/base1/solution5/.autopilot/db/core_base.pp.0.cpp" 
INFO-FLOW: exec D:/Setting_code/Xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Setting_code/Xilinx/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E core_base.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot -I D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/Docs/Hardware/project/base1/solution5/.autopilot/db/core_base.pp.0.cpp
Command       clang done; 0.513 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/Docs/Hardware/project/base1/solution5/.autopilot/db/core_base.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Setting_code/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/Docs/Hardware/project/base1/solution5/.autopilot/db/core_base.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.46 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/Docs/Hardware/project/base1/solution5/.autopilot/db/core_base.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Setting_code/Xilinx/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/Docs/Hardware/project/base1/solution5/.autopilot/db/core_base.pp.0.cpp"  -o "D:/Docs/Hardware/project/base1/solution5/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Setting_code/Xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Setting_code/Xilinx/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot -I D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/Docs/Hardware/project/base1/solution5/.autopilot/db/core_base.pp.0.cpp -o D:/Docs/Hardware/project/base1/solution5/.autopilot/db/useless.bc
Command       clang done; 1.773 sec.
INFO-FLOW: Done: GCC PP time: 2.7 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/Docs/Hardware/project/base1/solution5/.autopilot/db/core_base.pp.0.cpp std=gnu++98 -directive=D:/Docs/Hardware/project/base1/solution5/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Setting_code/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/Docs/Hardware/project/base1/solution5/.autopilot/db/.systemc_flag -quiet -fix-errors D:/Docs/Hardware/project/base1/solution5/.autopilot/db/core_base.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.398 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/Docs/Hardware/project/base1/solution5/.autopilot/db/core_base.pp.0.cpp std=gnu++98 -directive=D:/Docs/Hardware/project/base1/solution5/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Setting_code/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/Docs/Hardware/project/base1/solution5/.autopilot/db/all.directive.json -quiet -fix-errors D:/Docs/Hardware/project/base1/solution5/.autopilot/db/core_base.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.401 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Setting_code/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Docs/Hardware/project/base1/solution5/.autopilot/db/xilinx-dataflow-lawyer.core_base.pp.0.cpp.diag.yml D:/Docs/Hardware/project/base1/solution5/.autopilot/db/core_base.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/Docs/Hardware/project/base1/solution5/.autopilot/db/xilinx-dataflow-lawyer.core_base.pp.0.cpp.out.log 2> D:/Docs/Hardware/project/base1/solution5/.autopilot/db/xilinx-dataflow-lawyer.core_base.pp.0.cpp.err.log 
Command       ap_eval done; 0.401 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/Docs/Hardware/project/base1/solution5/.autopilot/db/core_base.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/Setting_code/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/Docs/Hardware/project/base1/solution5/.autopilot/db/tidy-3.1.core_base.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/Docs/Hardware/project/base1/solution5/.autopilot/db/core_base.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/Docs/Hardware/project/base1/solution5/.autopilot/db/tidy-3.1.core_base.pp.0.cpp.out.log 2> D:/Docs/Hardware/project/base1/solution5/.autopilot/db/tidy-3.1.core_base.pp.0.cpp.err.log 
Command         ap_eval done; 1.028 sec.
Execute         ap_eval exec -ignorestderr D:/Setting_code/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/Docs/Hardware/project/base1/solution5/.autopilot/db/core_base.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/Docs/Hardware/project/base1/solution5/.autopilot/db/xilinx-legacy-rewriter.core_base.pp.0.cpp.out.log 2> D:/Docs/Hardware/project/base1/solution5/.autopilot/db/xilinx-legacy-rewriter.core_base.pp.0.cpp.err.log 
Command         ap_eval done; 0.458 sec.
Command       tidy_31 done; 1.5 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/Docs/Hardware/project/base1/solution5/.autopilot/db/core_base.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Setting_code/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/Docs/Hardware/project/base1/solution5/.autopilot/db/core_base.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.009 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src D:/Docs/Hardware/project/base1/solution5/.autopilot/db/core_base.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Setting_code/Xilinx/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/Docs/Hardware/project/base1/solution5/.autopilot/db/core_base.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/Docs/Hardware/project/base1/solution5/.autopilot/db/core_base.bc" 
INFO-FLOW: exec D:/Setting_code/Xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Setting_code/Xilinx/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/Docs/Hardware/project/base1/solution5/.autopilot/db/core_base.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot -I D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/Docs/Hardware/project/base1/solution5/.autopilot/db/core_base.bc
Command       clang done; 1.894 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld D:/Docs/Hardware/project/base1/solution5/.autopilot/db/core_base.g.bc -hls-opt -except-internalize processImage -LD:/Setting_code/Xilinx/Vivado/2018.3/win64/lib -lhlsm -lhlsmc++ -o D:/Docs/Hardware/project/base1/solution5/.autopilot/db/a.g 
Command       llvm-ld done; 1.346 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.352 ; gain = 18.574
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.352 ; gain = 18.574
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer D:/Docs/Hardware/project/base1/solution5/.autopilot/db/a.pp.bc -o D:/Docs/Hardware/project/base1/solution5/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.128 sec.
Execute         llvm-ld D:/Docs/Hardware/project/base1/solution5/.autopilot/db/a.pp.0.bc -disable-opt -LD:/Setting_code/Xilinx/Vivado/2018.3/win64/lib -lfloatconversion -o D:/Docs/Hardware/project/base1/solution5/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.416 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -lower-blackbox -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top processImage -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/Docs/Hardware/project/base1/solution5/.autopilot/db/a.g.0.bc -o D:/Docs/Hardware/project/base1/solution5/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 512, unsigned char, 0>::shift_pixels_up' into 'hls::LineBuffer<3, 512, unsigned char, 0>::shift_up' (D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:863).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 512, unsigned char, 0>::shift_up' into 'updateLineBuffer' (core_base.cpp:80).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 512, unsigned char, 0>::insert_bottom_row' into 'hls::LineBuffer<3, 512, unsigned char, 0>::insert_top' (D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:883).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 512, unsigned char, 0>::insert_top' into 'updateLineBuffer' (core_base.cpp:81).
INFO: [XFORM 203-603] Inlining function 'updateLineBuffer' into 'processImage' (core_base.cpp:38).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 512, unsigned char, 0>::getval' into 'updateWindow' (core_base.cpp:92).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, short>::insert_pixel' into 'hls::Window<3, 3, short>::insert' (D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:573).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, short>::insert' into 'updateWindow' (core_base.cpp:94).
INFO: [XFORM 203-603] Inlining function 'updateWindow' into 'processImage' (core_base.cpp:41).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, short>::getval' into 'sumWindow' (core_base.cpp:124).
INFO: [XFORM 203-603] Inlining function 'sendOutputData' into 'processImage' (core_base.cpp:71).
INFO: [XFORM 203-603] Inlining function 'sendOutputData' into 'processImage' (core_base.cpp:64).
Command         transform done; 0.24 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 149.148 ; gain = 64.371
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin D:/Docs/Hardware/project/base1/solution5/.autopilot/db/a.g.1.bc -o D:/Docs/Hardware/project/base1/solution5/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'sumWindow' into 'processImage' (core_base.cpp:46) automatically.
Command         transform done; 0.144 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/Docs/Hardware/project/base1/solution5/.autopilot/db/a.g.2.prechk.bc -o D:/Docs/Hardware/project/base1/solution5/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.112 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.004 ; gain = 99.227
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/Docs/Hardware/project/base1/solution5/.autopilot/db/a.g.1.bc to D:/Docs/Hardware/project/base1/solution5/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/Docs/Hardware/project/base1/solution5/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name D:/Docs/Hardware/project/base1/solution5/.autopilot/db/a.o.1.bc -o D:/Docs/Hardware/project/base1/solution5/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sumWindow' (core_base.cpp:118).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (core_base.cpp:30) in function 'processImage' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (core_base.cpp:121) in function 'sumWindow' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (core_base.cpp:122) in function 'sumWindow' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:727) in function 'processImage' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (core_base.cpp:89) in function 'processImage' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (core_base.cpp:90) in function 'processImage' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'lineBuff.val' (core_base.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.val' (core_base.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel' (core_base.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.val' (core_base.cpp:12) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'sumWindow' into 'processImage' (core_base.cpp:46) automatically.
Command         transform done; 0.382 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name D:/Docs/Hardware/project/base1/solution5/.autopilot/db/a.o.1.tmp.bc -o D:/Docs/Hardware/project/base1/solution5/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (core_base.cpp:30:62) to (core_base.cpp:63:9) in function 'processImage'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'processImage' (core_base.cpp:6)...15 expression(s) balanced.
Command         transform done; 0.204 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 242.695 ; gain = 157.918
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -cdfg-build D:/Docs/Hardware/project/base1/solution5/.autopilot/db/a.o.2.bc -o D:/Docs/Hardware/project/base1/solution5/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lineBuff.val[1]' (core_base.cpp:11).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lineBuff.val[0]' (core_base.cpp:11).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lineBuff.val[2]' (core_base.cpp:11).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lineBuff.val[1]' (core_base.cpp:11).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lineBuff.val[0]' (core_base.cpp:11).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lineBuff.val[2]' (core_base.cpp:11).
Command         transform done; 0.362 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 254.672 ; gain = 169.895
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 2.023 sec.
Command     elaborate done; 12.167 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'processImage' ...
Execute       ap_set_top_model processImage 
Execute       get_model_list processImage -filter all-wo-channel -topdown 
Execute       preproc_iomode -model processImage 
Execute       get_model_list processImage -filter all-wo-channel 
INFO-FLOW: Model list for configure: processImage
INFO-FLOW: Configuring Module : processImage ...
Execute       set_default_model processImage 
Execute       apply_spec_resource_limit processImage 
INFO-FLOW: Model list for preprocess: processImage
INFO-FLOW: Preprocessing Module: processImage ...
Execute       set_default_model processImage 
Execute       cdfg_preprocess -model processImage 
Execute       rtl_gen_preprocess processImage 
INFO-FLOW: Model list for synthesis: processImage
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processImage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model processImage 
Execute       schedule -model processImage 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'processImage': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('lineBuff_val_0_load', core_base.cpp:92->core_base.cpp:41) on array 'lineBuff.val[0]', core_base.cpp:11 and 'store' operation (D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:863->core_base.cpp:80->core_base.cpp:38) of variable 'lineBuff_val_1_load', D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:863->core_base.cpp:80->core_base.cpp:38 on array 'lineBuff.val[0]', core_base.cpp:11.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('lineBuff_val_0_load_1', core_base.cpp:92->core_base.cpp:41) on array 'lineBuff.val[0]', core_base.cpp:11 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'lineBuff_val_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (10.283ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'processImage' consists of the following:
	'mul' operation of DSP[169] ('window.val[1][0]', core_base.cpp:93->core_base.cpp:41) [128]  (3.36 ns)
	'add' operation of DSP[169] ('tmp3', core_base.cpp:124->core_base.cpp:46) [169]  (3.02 ns)
	'add' operation ('tmp4', core_base.cpp:124->core_base.cpp:46) [170]  (0 ns)
	'add' operation ('valOutput', core_base.cpp:124->core_base.cpp:46) [171]  (3.9 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.197 sec.
INFO: [HLS 200-111]  Elapsed time: 13.103 seconds; current allocated memory: 196.843 MB.
Execute       report -o D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
Execute       db_write -o D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.sched.adb -f 
INFO-FLOW: Finish scheduling processImage.
Execute       set_default_model processImage 
Execute       bind -model processImage 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=processImage
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 197.573 MB.
Execute       report -o D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.verbose.bind.rpt -verbose -f 
Execute       db_write -o D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.bind.adb -f 
INFO-FLOW: Finish binding processImage.
Execute       get_model_list processImage -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess processImage 
INFO-FLOW: Model list for RTL generation: processImage
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processImage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model processImage -vendor xilinx -mg_file D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'processImage/inStream_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'processImage/inStream_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'processImage/inStream_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'processImage/inStream_V_user_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'processImage/inStream_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'processImage/inStream_V_id_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'processImage/inStream_V_dest_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'processImage/outStream_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'processImage/outStream_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'processImage/outStream_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'processImage/outStream_V_user_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'processImage/outStream_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'processImage/outStream_V_id_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'processImage/outStream_V_dest_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'processImage/kernel_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'processImage/kernel_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'processImage/kernel_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'processImage/kernel_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'processImage/kernel_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'processImage/kernel_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'processImage/kernel_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'processImage/kernel_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'processImage/kernel_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'processImage' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'processImage_lineBuff_val_0' to 'processImage_linebkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'processImage_lineBuff_val_1' to 'processImage_linecud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'processImage_lineBuff_val_2' to 'processImage_linedEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'processImage_mac_muladd_8s_8ns_16ns_16_1_1' to 'processImage_mac_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'processImage_mac_muladd_8s_8ns_16s_16_1_1' to 'processImage_mac_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'processImage_mac_eOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'processImage_mac_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processImage'.
Command       create_rtl_model done; 0.295 sec.
INFO: [HLS 200-111]  Elapsed time: 0.412 seconds; current allocated memory: 198.827 MB.
Execute       source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.rtl_wrap.cfg.tcl 
Execute       gen_rtl processImage -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/Docs/Hardware/project/base1/solution5/syn/systemc/processImage -synmodules processImage 
Execute       gen_rtl processImage -istop -style xilinx -f -lang vhdl -o D:/Docs/Hardware/project/base1/solution5/syn/vhdl/processImage 
Execute       gen_rtl processImage -istop -style xilinx -f -lang vlog -o D:/Docs/Hardware/project/base1/solution5/syn/verilog/processImage 
Execute       export_constraint_db -o D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.constraint.tcl -f -tool general 
Execute       report -model processImage -o D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.design.xml -verbose -f -dv 
Execute       report -model processImage -o D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.sdaccel.xml -verbose -f -sdaccel 
Execute       gen_tb_info processImage -o D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage -p D:/Docs/Hardware/project/base1/solution5/.autopilot/db 
Execute       report -model processImage -o D:/Docs/Hardware/project/base1/solution5/syn/report/processImage_csynth.rpt -f 
Execute       report -model processImage -o D:/Docs/Hardware/project/base1/solution5/syn/report/processImage_csynth.xml -f -x 
Execute       report -model processImage -o D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.verbose.rpt -verbose -f 
Execute       db_write -model processImage -o D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.adb -f 
Execute       sc_get_clocks processImage 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain processImage 
INFO-FLOW: Model list for RTL component generation: processImage
INFO-FLOW: Handling components in module [processImage] ... 
Execute       source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.compgen.tcl 
INFO-FLOW: Found component processImage_mac_eOg.
INFO-FLOW: Append model processImage_mac_eOg
INFO-FLOW: Found component processImage_mac_fYi.
INFO-FLOW: Append model processImage_mac_fYi
INFO-FLOW: Found component processImage_linebkb.
INFO-FLOW: Append model processImage_linebkb
INFO-FLOW: Append model processImage
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: processImage_mac_eOg processImage_mac_fYi processImage_linebkb processImage
INFO-FLOW: To file: write model processImage_mac_eOg
INFO-FLOW: To file: write model processImage_mac_fYi
INFO-FLOW: To file: write model processImage_linebkb
INFO-FLOW: To file: write model processImage
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d D:/Docs/Hardware/project/base1/solution5
Execute       source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/Docs/Hardware/project/base1/solution5/.autopilot/db/global.setting.tcl
Execute       source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/global.setting.tcl 
Execute       source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/global.setting.tcl 
Execute       source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/global.setting.tcl 
Execute       source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/global.setting.tcl 
Execute       source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'processImage_linebkb_ram (RAM)' using block RAMs.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d D:/Docs/Hardware/project/base1/solution5
Execute       source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/Docs/Hardware/project/base1/solution5/.autopilot/db/global.setting.tcl
Execute       source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/global.setting.tcl 
Execute       source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=processImage xml_exists=0
Execute       source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.rtl_wrap.cfg.tcl 
Execute       source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.rtl_wrap.cfg.tcl 
Execute       source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.rtl_wrap.cfg.tcl 
Execute       source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.tbgen.tcl 
Execute       source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/global.setting.tcl 
Execute       source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/global.setting.tcl 
Execute       source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/global.setting.tcl 
Execute       source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.compgen.tcl 
Execute       source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/global.setting.tcl 
Execute       source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.constraint.tcl 
Execute       source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=48
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=23
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=4 #gSsdmPorts=48
Execute       source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/global.setting.tcl 
Execute       source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/global.setting.tcl 
Execute       source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.tbgen.tcl 
Execute       source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.tbgen.tcl 
Execute       source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.tbgen.tcl 
Execute       source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.tbgen.tcl 
Execute       source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.tbgen.tcl 
Execute       source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.tbgen.tcl 
Execute       source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.tbgen.tcl 
Execute       source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.tbgen.tcl 
Execute       source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_export -xo 
Execute       source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/global.setting.tcl 
Execute       source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.constraint.tcl 
Execute       sc_get_clocks processImage 
Execute       source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: D:/Docs/Hardware/project/base1/solution5/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 257.398 ; gain = 172.621
INFO: [SYSC 207-301] Generating SystemC RTL for processImage.
INFO: [VHDL 208-304] Generating VHDL RTL for processImage.
INFO: [VLOG 209-307] Generating Verilog RTL for processImage.
Command     autosyn done; 1.926 sec.
Execute     get_part 
Execute     get_config_export -sdx_tcl 
Command   csynth_design done; 14.117 sec.
Command ap_source done; 14.387 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/Docs/Hardware/project/base1/solution5 opened at Thu Dec 19 03:49:21 +0700 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.183 sec.
Execute   cosim_design 
Execute     source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/global.setting.tcl 
Execute     source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/global.setting.tcl 
Execute     source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/Docs/Hardware/project/base1/solution5/.autopilot/db/global.setting.tcl
Execute     source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/global.setting.tcl 
Execute     source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/global.setting.tcl 
Execute     source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.rtl_wrap.cfg.tcl 
Execute     source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.tbgen.tcl 
Execute     is_encrypted D:/Docs/Hardware/project/test_core.cpp 
Execute     is_encrypted D:/Docs/Hardware/project/define.h 
Execute     is_encrypted D:/Docs/Hardware/project/core.h 
Execute     is_encrypted D:/Docs/Hardware/project/TestUtils.h 
Execute     is_encrypted D:/Docs/Hardware/project/TestUtils.cpp 
Execute     is_encrypted D:/Docs/Hardware/project/core_base.cpp 
Execute     source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.tbgen.tcl 
Execute     source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     get_default_platform 
INFO-FLOW: TB processing: D:/Docs/Hardware/project/test_core.cpp D:/Docs/Hardware/project/base1/solution5/./sim/autowrap/testbench/test_core.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat D:/Docs/Hardware/project/base1/solution5/./sim/autowrap/testbench/test_core.cpp_pre.cpp std=c++11 
INFO-FLOW: exec D:/Setting_code/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors D:/Docs/Hardware/project/base1/solution5/./sim/autowrap/testbench/test_core.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.394 sec.
INFO-FLOW: Marker-Pragma convertor: D:/Docs/Hardware/project/base1/solution5/./sim/autowrap/testbench/test_core.cpp_pre.cpp D:/Docs/Hardware/project/base1/solution5/./sim/autowrap/testbench/test_core.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: D:/Docs/Hardware/project/base1/solution5/./sim/autowrap/testbench/test_core.cpp_pre.cpp.tb.cpp.line D:/Docs/Hardware/project/base1/solution5/./sim/autowrap/testbench/test_core.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     get_default_platform 
INFO-FLOW: TB processing: D:/Docs/Hardware/project/TestUtils.cpp D:/Docs/Hardware/project/base1/solution5/./sim/autowrap/testbench/TestUtils.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat D:/Docs/Hardware/project/base1/solution5/./sim/autowrap/testbench/TestUtils.cpp_pre.cpp std=c++11 
INFO-FLOW: exec D:/Setting_code/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors D:/Docs/Hardware/project/base1/solution5/./sim/autowrap/testbench/TestUtils.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.319 sec.
INFO-FLOW: Marker-Pragma convertor: D:/Docs/Hardware/project/base1/solution5/./sim/autowrap/testbench/TestUtils.cpp_pre.cpp D:/Docs/Hardware/project/base1/solution5/./sim/autowrap/testbench/TestUtils.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: D:/Docs/Hardware/project/base1/solution5/./sim/autowrap/testbench/TestUtils.cpp_pre.cpp.tb.cpp.line D:/Docs/Hardware/project/base1/solution5/./sim/autowrap/testbench/TestUtils.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     get_default_platform 
INFO-FLOW: TB processing: D:/Docs/Hardware/project/core_base.cpp D:/Docs/Hardware/project/base1/solution5/./sim/autowrap/testbench/core_base.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat D:/Docs/Hardware/project/base1/solution5/./sim/autowrap/testbench/core_base.cpp_pre.cpp std=c++11 
INFO-FLOW: exec D:/Setting_code/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors D:/Docs/Hardware/project/base1/solution5/./sim/autowrap/testbench/core_base.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.957 sec.
INFO-FLOW: Marker-Pragma convertor: D:/Docs/Hardware/project/base1/solution5/./sim/autowrap/testbench/core_base.cpp_pre.cpp D:/Docs/Hardware/project/base1/solution5/./sim/autowrap/testbench/core_base.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: D:/Docs/Hardware/project/base1/solution5/./sim/autowrap/testbench/core_base.cpp_pre.cpp.tb.cpp.line D:/Docs/Hardware/project/base1/solution5/./sim/autowrap/testbench/core_base.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     source D:/Docs/Hardware/project/base1/solution5/./sim/autowrap/testbench/tb.status.tcl 
Execute     source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/global.setting.tcl 
Execute     source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.rtl_wrap.cfg.tcl 
Execute     source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.rtl_wrap.cfg.tcl 
Execute     source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.rtl_wrap.cfg.tcl 
Execute     source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.tbgen.tcl 
Execute     source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.tbgen.tcl 
Execute     get_default_platform 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 3.585 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     get_default_platform 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.tbgen.tcl 
Execute     source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.tbgen.tcl 
Execute     source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.tbgen.tcl 
Execute     source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.tbgen.tcl 
Execute     source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.tbgen.tcl 
Execute     source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.tbgen.tcl 
Execute     source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.tbgen.tcl 
Execute     source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.tbgen.tcl 
Execute     source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.tbgen.tcl 
Execute     source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.tbgen.tcl 
Execute     source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.tbgen.tcl 
Execute     source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.tbgen.tcl 
Execute     source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.tbgen.tcl 
Execute     source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.tbgen.tcl 
Execute     source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.tbgen.tcl 
Execute     source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.tbgen.tcl 
Execute     source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.tbgen.tcl 
Execute     source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.tbgen.tcl 
Execute     source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.tbgen.tcl 
Execute     source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.tbgen.tcl 
Execute     source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.tbgen.tcl 
Execute     source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.tbgen.tcl 
Execute     source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.tbgen.tcl 
Execute     source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.tbgen.tcl 
Execute     source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.tbgen.tcl 
Execute     source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.tbgen.tcl 
Execute     source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.tbgen.tcl 
Execute     source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.tbgen.tcl 
Execute     source D:/Docs/Hardware/project/base1/solution5/.autopilot/db/processImage.tbgen.tcl 
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 39.481 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 128.084 sec.
Command ap_source done; 128.276 sec.
Execute cleanup_all 
