{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1617901934130 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617901934130 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr  8 12:12:14 2021 " "Processing started: Thu Apr  8 12:12:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617901934130 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617901934130 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617901934130 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1617901934384 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1617901934384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioInTest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioInTest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audioInTest-rtl " "Found design unit 1: audioInTest-rtl" {  } { { "audioInTest.vhd" "" { Text "/home/anthony/Documents/SchoolWork/EECE_4740/FpgaGuitarPedal/audioInTest.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617901941645 ""} { "Info" "ISGN_ENTITY_NAME" "1 audioInTest " "Found entity 1: audioInTest" {  } { { "audioInTest.vhd" "" { Text "/home/anthony/Documents/SchoolWork/EECE_4740/FpgaGuitarPedal/audioInTest.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617901941645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617901941645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioInTest/cai_avalon.v 1 1 " "Found 1 design units, including 1 entities, in source file audioInTest/cai_avalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 cai_avalon " "Found entity 1: cai_avalon" {  } { { "audioInTest/cai_avalon.v" "" { Text "/home/anthony/Documents/SchoolWork/EECE_4740/FpgaGuitarPedal/audioInTest/cai_avalon.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617901941799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617901941799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioInTest/cai_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file audioInTest/cai_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 cai_registers " "Found entity 1: cai_registers" {  } { { "audioInTest/cai_registers.v" "" { Text "/home/anthony/Documents/SchoolWork/EECE_4740/FpgaGuitarPedal/audioInTest/cai_registers.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617901941927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617901941927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioInTest/altera_cai_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file audioInTest/altera_cai_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_cai_reset_synchronizer " "Found entity 1: altera_cai_reset_synchronizer" {  } { { "audioInTest/altera_cai_reset_synchronizer.v" "" { Text "/home/anthony/Documents/SchoolWork/EECE_4740/FpgaGuitarPedal/audioInTest/altera_cai_reset_synchronizer.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617901942069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617901942069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioInTest/clocked_audio_input.v 1 1 " "Found 1 design units, including 1 entities, in source file audioInTest/clocked_audio_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 clocked_audio_input " "Found entity 1: clocked_audio_input" {  } { { "audioInTest/clocked_audio_input.v" "" { Text "/home/anthony/Documents/SchoolWork/EECE_4740/FpgaGuitarPedal/audioInTest/clocked_audio_input.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617901942262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617901942262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outAudioTest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file outAudioTest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 outAudioTest-rtl " "Found design unit 1: outAudioTest-rtl" {  } { { "outAudioTest.vhd" "" { Text "/home/anthony/Documents/SchoolWork/EECE_4740/FpgaGuitarPedal/outAudioTest.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617901942264 ""} { "Info" "ISGN_ENTITY_NAME" "1 outAudioTest " "Found entity 1: outAudioTest" {  } { { "outAudioTest.vhd" "" { Text "/home/anthony/Documents/SchoolWork/EECE_4740/FpgaGuitarPedal/outAudioTest.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617901942264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617901942264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outAudioTest/cao_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file outAudioTest/cao_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 cao_fifo " "Found entity 1: cao_fifo" {  } { { "outAudioTest/cao_fifo.v" "" { Text "/home/anthony/Documents/SchoolWork/EECE_4740/FpgaGuitarPedal/outAudioTest/cao_fifo.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617901942465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617901942465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outAudioTest/cao_merge.v 1 1 " "Found 1 design units, including 1 entities, in source file outAudioTest/cao_merge.v" { { "Info" "ISGN_ENTITY_NAME" "1 cao_merge " "Found entity 1: cao_merge" {  } { { "outAudioTest/cao_merge.v" "" { Text "/home/anthony/Documents/SchoolWork/EECE_4740/FpgaGuitarPedal/outAudioTest/cao_merge.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617901942625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617901942625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outAudioTest/cao_avalon.v 1 1 " "Found 1 design units, including 1 entities, in source file outAudioTest/cao_avalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 cao_avalon " "Found entity 1: cao_avalon" {  } { { "outAudioTest/cao_avalon.v" "" { Text "/home/anthony/Documents/SchoolWork/EECE_4740/FpgaGuitarPedal/outAudioTest/cao_avalon.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617901942763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617901942763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outAudioTest/cao_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file outAudioTest/cao_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 cao_registers " "Found entity 1: cao_registers" {  } { { "outAudioTest/cao_registers.v" "" { Text "/home/anthony/Documents/SchoolWork/EECE_4740/FpgaGuitarPedal/outAudioTest/cao_registers.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617901942899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617901942899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outAudioTest/altera_cao_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file outAudioTest/altera_cao_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_cao_reset_synchronizer " "Found entity 1: altera_cao_reset_synchronizer" {  } { { "outAudioTest/altera_cao_reset_synchronizer.v" "" { Text "/home/anthony/Documents/SchoolWork/EECE_4740/FpgaGuitarPedal/outAudioTest/altera_cao_reset_synchronizer.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617901943026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617901943026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outAudioTest/clocked_audio_output.v 1 1 " "Found 1 design units, including 1 entities, in source file outAudioTest/clocked_audio_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 clocked_audio_output " "Found entity 1: clocked_audio_output" {  } { { "outAudioTest/clocked_audio_output.v" "" { Text "/home/anthony/Documents/SchoolWork/EECE_4740/FpgaGuitarPedal/outAudioTest/clocked_audio_output.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617901943170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617901943170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GuitarPedalTopLevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GuitarPedalTopLevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GuitarPedalTopLevel-my_structure " "Found design unit 1: GuitarPedalTopLevel-my_structure" {  } { { "GuitarPedalTopLevel.vhd" "" { Text "/home/anthony/Documents/SchoolWork/EECE_4740/FpgaGuitarPedal/GuitarPedalTopLevel.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617901943170 ""} { "Info" "ISGN_ENTITY_NAME" "1 GuitarPedalTopLevel " "Found entity 1: GuitarPedalTopLevel" {  } { { "GuitarPedalTopLevel.vhd" "" { Text "/home/anthony/Documents/SchoolWork/EECE_4740/FpgaGuitarPedal/GuitarPedalTopLevel.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617901943170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617901943170 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GuitarPedalTopLevel " "Elaborating entity \"GuitarPedalTopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1617901943227 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_DACDAT GuitarPedalTopLevel.vhd(17) " "VHDL Signal Declaration warning at GuitarPedalTopLevel.vhd(17): used implicit default value for signal \"AUD_DACDAT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "GuitarPedalTopLevel.vhd" "" { Text "/home/anthony/Documents/SchoolWork/EECE_4740/FpgaGuitarPedal/GuitarPedalTopLevel.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1617901943229 "|GuitarPedalTopLevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "audio_out GuitarPedalTopLevel.vhd(22) " "VHDL Signal Declaration warning at GuitarPedalTopLevel.vhd(22): used implicit default value for signal \"audio_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "GuitarPedalTopLevel.vhd" "" { Text "/home/anthony/Documents/SchoolWork/EECE_4740/FpgaGuitarPedal/GuitarPedalTopLevel.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1617901943229 "|GuitarPedalTopLevel"}
{ "Warning" "WSGN_USE_OPENCORE" "" "Intel FPGA IP Evaluation Mode (Simulation-Only) feature is turned on for all cores in the design" { { "Warning" "WSGN_OCP_NOT_SUPPORTED_BY_ALL_CORES" "" "Some cores in this design do not support the Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSGN_NO_OCP_SUPPORT_FOR_CORE" "SDI Interface (SD, HD) " "\"SDI Interface (SD, HD)\" does not support the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12192 "\"%1!s!\" does not support the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1617901943690 ""}  } {  } 0 12191 "Some cores in this design do not support the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1617901943690 ""}  } {  } 0 12189 "Intel FPGA IP Evaluation Mode (Simulation-Only) feature is turned on for all cores in the design" 0 0 "Analysis & Synthesis" 0 -1 1617901943690 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "GuitarPedalTopLevel.vhd" "" { Text "/home/anthony/Documents/SchoolWork/EECE_4740/FpgaGuitarPedal/GuitarPedalTopLevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617901943783 "|GuitarPedalTopLevel|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "audio_out GND " "Pin \"audio_out\" is stuck at GND" {  } { { "GuitarPedalTopLevel.vhd" "" { Text "/home/anthony/Documents/SchoolWork/EECE_4740/FpgaGuitarPedal/GuitarPedalTopLevel.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617901943783 "|GuitarPedalTopLevel|audio_out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1617901943783 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "audioInTest 16 " "Ignored 16 assignments for entity \"audioInTest\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME clocked_audio_input -entity audioInTest -sip audioInTest.sip -library lib_audioInTest " "Assignment for entity set_global_assignment -name IP_TOOL_NAME clocked_audio_input -entity audioInTest -sip audioInTest.sip -library lib_audioInTest was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1617901943795 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 20.1 -entity audioInTest -sip audioInTest.sip -library lib_audioInTest " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 20.1 -entity audioInTest -sip audioInTest.sip -library lib_audioInTest was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1617901943795 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity audioInTest -sip audioInTest.sip -library lib_audioInTest " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity audioInTest -sip audioInTest.sip -library lib_audioInTest was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1617901943795 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1617901943795 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clocked_audio_input 13 " "Ignored 13 assignments for entity \"clocked_audio_input\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1617901943795 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clocked_audio_output 13 " "Ignored 13 assignments for entity \"clocked_audio_output\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1617901943795 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "outAudioTest 16 " "Ignored 16 assignments for entity \"outAudioTest\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME clocked_audio_output -entity outAudioTest -sip outAudioTest.sip -library lib_outAudioTest " "Assignment for entity set_global_assignment -name IP_TOOL_NAME clocked_audio_output -entity outAudioTest -sip outAudioTest.sip -library lib_outAudioTest was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1617901943796 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 20.1 -entity outAudioTest -sip outAudioTest.sip -library lib_outAudioTest " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 20.1 -entity outAudioTest -sip outAudioTest.sip -library lib_outAudioTest was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1617901943796 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity outAudioTest -sip outAudioTest.sip -library lib_outAudioTest " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity outAudioTest -sip outAudioTest.sip -library lib_outAudioTest was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1617901943796 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1617901943796 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1617901943898 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617901943898 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "audio_in " "No output dependent on input pin \"audio_in\"" {  } { { "GuitarPedalTopLevel.vhd" "" { Text "/home/anthony/Documents/SchoolWork/EECE_4740/FpgaGuitarPedal/GuitarPedalTopLevel.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1617901943963 "|GuitarPedalTopLevel|audio_in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_50 " "No output dependent on input pin \"clk_50\"" {  } { { "GuitarPedalTopLevel.vhd" "" { Text "/home/anthony/Documents/SchoolWork/EECE_4740/FpgaGuitarPedal/GuitarPedalTopLevel.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1617901943963 "|GuitarPedalTopLevel|clk_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adjust_one " "No output dependent on input pin \"adjust_one\"" {  } { { "GuitarPedalTopLevel.vhd" "" { Text "/home/anthony/Documents/SchoolWork/EECE_4740/FpgaGuitarPedal/GuitarPedalTopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1617901943963 "|GuitarPedalTopLevel|adjust_one"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adjust_two " "No output dependent on input pin \"adjust_two\"" {  } { { "GuitarPedalTopLevel.vhd" "" { Text "/home/anthony/Documents/SchoolWork/EECE_4740/FpgaGuitarPedal/GuitarPedalTopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1617901943963 "|GuitarPedalTopLevel|adjust_two"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCLRCK " "No output dependent on input pin \"AUD_ADCLRCK\"" {  } { { "GuitarPedalTopLevel.vhd" "" { Text "/home/anthony/Documents/SchoolWork/EECE_4740/FpgaGuitarPedal/GuitarPedalTopLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1617901943963 "|GuitarPedalTopLevel|AUD_ADCLRCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "GuitarPedalTopLevel.vhd" "" { Text "/home/anthony/Documents/SchoolWork/EECE_4740/FpgaGuitarPedal/GuitarPedalTopLevel.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1617901943963 "|GuitarPedalTopLevel|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_XCX " "No output dependent on input pin \"AUD_XCX\"" {  } { { "GuitarPedalTopLevel.vhd" "" { Text "/home/anthony/Documents/SchoolWork/EECE_4740/FpgaGuitarPedal/GuitarPedalTopLevel.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1617901943963 "|GuitarPedalTopLevel|AUD_XCX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_BCLK " "No output dependent on input pin \"AUD_BCLK\"" {  } { { "GuitarPedalTopLevel.vhd" "" { Text "/home/anthony/Documents/SchoolWork/EECE_4740/FpgaGuitarPedal/GuitarPedalTopLevel.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1617901943963 "|GuitarPedalTopLevel|AUD_BCLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I2C_SCLK " "No output dependent on input pin \"I2C_SCLK\"" {  } { { "GuitarPedalTopLevel.vhd" "" { Text "/home/anthony/Documents/SchoolWork/EECE_4740/FpgaGuitarPedal/GuitarPedalTopLevel.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1617901943963 "|GuitarPedalTopLevel|I2C_SCLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I2C_SDAT " "No output dependent on input pin \"I2C_SDAT\"" {  } { { "GuitarPedalTopLevel.vhd" "" { Text "/home/anthony/Documents/SchoolWork/EECE_4740/FpgaGuitarPedal/GuitarPedalTopLevel.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1617901943963 "|GuitarPedalTopLevel|I2C_SDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1617901943963 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12 " "Implemented 12 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1617901943965 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1617901943965 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1617901943965 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "483 " "Peak virtual memory: 483 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617901943975 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr  8 12:12:23 2021 " "Processing ended: Thu Apr  8 12:12:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617901943975 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617901943975 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617901943975 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1617901943975 ""}
