#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xdd4120 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xde3730 .scope module, "tb" "tb" 3 104;
 .timescale -12 -12;
L_0xdd20a0 .functor NOT 1, L_0xe1ab00, C4<0>, C4<0>, C4<0>;
L_0xdd2540 .functor XOR 16, L_0xe1a6d0, L_0xe1a790, C4<0000000000000000>, C4<0000000000000000>;
L_0xdd2c80 .functor XOR 16, L_0xdd2540, L_0xe1a950, C4<0000000000000000>, C4<0000000000000000>;
v0xe197b0_0 .net *"_ivl_10", 15 0, L_0xe1a950;  1 drivers
v0xe198b0_0 .net *"_ivl_12", 15 0, L_0xdd2c80;  1 drivers
v0xe19990_0 .net *"_ivl_2", 15 0, L_0xe1a5e0;  1 drivers
v0xe19a50_0 .net *"_ivl_4", 15 0, L_0xe1a6d0;  1 drivers
v0xe19b30_0 .net *"_ivl_6", 15 0, L_0xe1a790;  1 drivers
v0xe19c60_0 .net *"_ivl_8", 15 0, L_0xdd2540;  1 drivers
v0xe19d40_0 .net "byteena", 1 0, v0xe18620_0;  1 drivers
v0xe19e00_0 .var "clk", 0 0;
v0xe19ea0_0 .net "d", 15 0, v0xe18780_0;  1 drivers
v0xe19f60_0 .net "q_dut", 15 0, v0xe192f0_0;  1 drivers
v0xe1a020_0 .net "q_ref", 15 0, v0xdd2350_0;  1 drivers
v0xe1a0c0_0 .net "resetn", 0 0, L_0xdd22e0;  1 drivers
v0xe1a160_0 .var/2u "stats1", 159 0;
v0xe1a220_0 .var/2u "strobe", 0 0;
v0xe1a2e0_0 .net "tb_match", 0 0, L_0xe1ab00;  1 drivers
v0xe1a380_0 .net "tb_mismatch", 0 0, L_0xdd20a0;  1 drivers
v0xe1a420_0 .net "wavedrom_enable", 0 0, v0xe18ab0_0;  1 drivers
v0xe1a4c0_0 .net "wavedrom_title", 511 0, v0xe18b50_0;  1 drivers
L_0xe1a5e0 .concat [ 16 0 0 0], v0xdd2350_0;
L_0xe1a6d0 .concat [ 16 0 0 0], v0xdd2350_0;
L_0xe1a790 .concat [ 16 0 0 0], v0xe192f0_0;
L_0xe1a950 .concat [ 16 0 0 0], v0xdd2350_0;
L_0xe1ab00 .cmp/eeq 16, L_0xe1a5e0, L_0xdd2c80;
S_0xdecd70 .scope module, "good1" "reference_module" 3 147, 3 4 0, S_0xde3730;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 2 "byteena";
    .port_info 3 /INPUT 16 "d";
    .port_info 4 /OUTPUT 16 "q";
v0xdd7390_0 .net "byteena", 1 0, v0xe18620_0;  alias, 1 drivers
v0xdd7950_0 .net "clk", 0 0, v0xe19e00_0;  1 drivers
v0xdd2110_0 .net "d", 15 0, v0xe18780_0;  alias, 1 drivers
v0xdd2350_0 .var "q", 15 0;
v0xdd2610_0 .net "resetn", 0 0, L_0xdd22e0;  alias, 1 drivers
E_0xde1870 .event posedge, v0xdd7950_0;
S_0xe17a50 .scope module, "stim1" "stimulus_gen" 3 141, 3 25 0, S_0xde3730;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "d";
    .port_info 2 /OUTPUT 2 "byteena";
    .port_info 3 /OUTPUT 1 "resetn";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
    .port_info 6 /INPUT 1 "tb_match";
L_0xdd22e0 .functor NOT 1, v0xe18880_0, C4<0>, C4<0>, C4<0>;
v0xe18620_0 .var "byteena", 1 0;
v0xe186e0_0 .net "clk", 0 0, v0xe19e00_0;  alias, 1 drivers
v0xe18780_0 .var "d", 15 0;
v0xe18880_0 .var "reset", 0 0;
v0xe18920_0 .net "resetn", 0 0, L_0xdd22e0;  alias, 1 drivers
v0xe18a10_0 .net "tb_match", 0 0, L_0xe1ab00;  alias, 1 drivers
v0xe18ab0_0 .var "wavedrom_enable", 0 0;
v0xe18b50_0 .var "wavedrom_title", 511 0;
E_0xde0fe0/0 .event negedge, v0xdd7950_0;
E_0xde0fe0/1 .event posedge, v0xdd7950_0;
E_0xde0fe0 .event/or E_0xde0fe0/0, E_0xde0fe0/1;
S_0xe17d60 .scope task, "reset_test" "reset_test" 3 48, 3 48 0, S_0xe17a50;
 .timescale -12 -12;
v0xdd2dd0_0 .var/2u "arfail", 0 0;
v0xdd3290_0 .var "async", 0 0;
v0xe18000_0 .var/2u "datafail", 0 0;
v0xe180a0_0 .var/2u "srfail", 0 0;
E_0xdca9f0 .event negedge, v0xdd7950_0;
TD_tb.stim1.reset_test ;
    %wait E_0xde1870;
    %wait E_0xde1870;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe18880_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xde1870;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0xdca9f0;
    %load/vec4 v0xe18a10_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xe18000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe18880_0, 0;
    %wait E_0xde1870;
    %load/vec4 v0xe18a10_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xdd2dd0_0, 0, 1;
    %wait E_0xde1870;
    %load/vec4 v0xe18a10_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xe180a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe18880_0, 0;
    %load/vec4 v0xe180a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 62 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xdd2dd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0xdd3290_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0xe18000_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xdd3290_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 64 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0xe18160 .scope task, "wavedrom_start" "wavedrom_start" 3 40, 3 40 0, S_0xe17a50;
 .timescale -12 -12;
v0xe18360_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xe18440 .scope task, "wavedrom_stop" "wavedrom_stop" 3 43, 3 43 0, S_0xe17a50;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xe18cf0 .scope module, "top_module1" "top_module" 3 154, 4 1 0, S_0xde3730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 2 "byteena";
    .port_info 3 /INPUT 16 "d";
    .port_info 4 /OUTPUT 16 "q";
v0xe18fe0_0 .net "byteena", 1 0, v0xe18620_0;  alias, 1 drivers
v0xe190f0_0 .net "clk", 0 0, v0xe19e00_0;  alias, 1 drivers
v0xe19200_0 .net "d", 15 0, v0xe18780_0;  alias, 1 drivers
v0xe192f0_0 .var "q", 15 0;
v0xe193b0_0 .net "resetn", 0 0, L_0xdd22e0;  alias, 1 drivers
S_0xe19590 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 163, 3 163 0, S_0xde3730;
 .timescale -12 -12;
E_0xde1ce0 .event anyedge, v0xe1a220_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xe1a220_0;
    %nor/r;
    %assign/vec4 v0xe1a220_0, 0;
    %wait E_0xde1ce0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0xe17a50;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe18880_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0xe18620_0, 0;
    %pushi/vec4 43981, 0, 16;
    %assign/vec4 v0xe18780_0, 0;
    %wait E_0xde1870;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdd3290_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0xe17d60;
    %join;
    %pushi/vec4 2, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xde1870;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xe18440;
    %join;
    %wait E_0xde1870;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0xe18620_0, 0;
    %vpi_func 3 84 "$random" 32 {0 0 0};
    %pad/s 16;
    %assign/vec4 v0xe18780_0, 0;
    %wait E_0xde1870;
    %wait E_0xdca9f0;
    %pushi/vec4 10, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xde1870;
    %vpi_func 3 89 "$random" 32 {0 0 0};
    %pad/s 16;
    %assign/vec4 v0xe18780_0, 0;
    %load/vec4 v0xe18620_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xe18620_0, 0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xe18440;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xde0fe0;
    %vpi_func 3 95 "$random" 32 {0 0 0};
    %pushi/vec4 3, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xe18620_0, 4, 5;
    %vpi_func 3 96 "$random" 32 {0 0 0};
    %pushi/vec4 3, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xe18620_0, 4, 5;
    %vpi_func 3 97 "$random" 32 {0 0 0};
    %pad/s 16;
    %assign/vec4 v0xe18780_0, 0;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 99 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xdecd70;
T_5 ;
    %wait E_0xde1870;
    %load/vec4 v0xdd2610_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0xdd2350_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xdd7390_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0xdd2110_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xdd2350_0, 4, 5;
T_5.2 ;
    %load/vec4 v0xdd7390_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0xdd2110_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xdd2350_0, 4, 5;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xe18cf0;
T_6 ;
    %wait E_0xde1870;
    %load/vec4 v0xe193b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0xe192f0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xe18fe0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0xe19200_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xe192f0_0, 4, 5;
T_6.2 ;
    %load/vec4 v0xe18fe0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0xe19200_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xe192f0_0, 4, 5;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xde3730;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe19e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe1a220_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0xde3730;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0xe19e00_0;
    %inv;
    %store/vec4 v0xe19e00_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0xde3730;
T_9 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0xe186e0_0, v0xe1a380_0, v0xe19e00_0, v0xe1a0c0_0, v0xe19d40_0, v0xe19ea0_0, v0xe1a020_0, v0xe19f60_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0xde3730;
T_10 ;
    %load/vec4 v0xe1a160_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0xe1a160_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xe1a160_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 172 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 173 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_10.1 ;
    %load/vec4 v0xe1a160_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe1a160_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 175 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 176 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xe1a160_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe1a160_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 177 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0xde3730;
T_11 ;
    %wait E_0xde0fe0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe1a160_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe1a160_0, 4, 32;
    %load/vec4 v0xe1a2e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0xe1a160_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 188 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe1a160_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe1a160_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe1a160_0, 4, 32;
T_11.0 ;
    %load/vec4 v0xe1a020_0;
    %load/vec4 v0xe1a020_0;
    %load/vec4 v0xe19f60_0;
    %xor;
    %load/vec4 v0xe1a020_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0xe1a160_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 192 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe1a160_0, 4, 32;
T_11.6 ;
    %load/vec4 v0xe1a160_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe1a160_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/dff16e/dff16e_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/dff16e/iter0/response31/top_module.sv";
