##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for GLCD_SPIM_UDB_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (GLCD_SPIM_UDB_IntClock:R vs. GLCD_SPIM_UDB_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: Clock_1                 | N/A                   | Target: 0.01 MHz   | 
Clock: Clock_1(FFB)            | N/A                   | Target: 0.01 MHz   | 
Clock: CyHFClk                 | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                   | N/A                   | Target: 0.03 MHz   | 
Clock: CyIMO                   | N/A                   | Target: 24.00 MHz  | 
Clock: CyLFClk                 | N/A                   | Target: 0.03 MHz   | 
Clock: CyRouted1               | N/A                   | Target: 24.00 MHz  | 
Clock: CySysClk                | N/A                   | Target: 24.00 MHz  | 
Clock: GLCD_SPIM_UDB_IntClock  | Frequency: 60.53 MHz  | Target: 12.00 MHz  | 
Clock: I2C_SCBCLK              | N/A                   | Target: 1.60 MHz   | 
Clock: I2C_SCBCLK(FFB)         | N/A                   | Target: 1.60 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock            Capture Clock           Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------------  ----------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
GLCD_SPIM_UDB_IntClock  GLCD_SPIM_UDB_IntClock  83333.3          66812       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name           Clock to Out  Clock Name:Phase          
------------------  ------------  ------------------------  
\GLCD:MOSI(0)_PAD\  24552         GLCD_SPIM_UDB_IntClock:R  
\GLCD:SCLK(0)_PAD\  21873         GLCD_SPIM_UDB_IntClock:R  
\GLCD:SS(0)_PAD\    23227         GLCD_SPIM_UDB_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for GLCD_SPIM_UDB_IntClock
****************************************************
Clock: GLCD_SPIM_UDB_IntClock
Frequency: 60.53 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f1_blk_stat_comb
Path End       : \GLCD:SPIM_UDB:BSPIM:RxStsReg\/status_6
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:RxStsReg\/clock
Path slack     : 66812p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -1570
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14952
-------------------------------------   ----- 
End-of-path arrival time (ps)           14952
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock                    datapathcell1              0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f1_blk_stat_comb  datapathcell1   5280   5280  66812  RISE       1
\GLCD:SPIM_UDB:BSPIM:rx_status_6\/main_5           macrocell5      3457   8737  66812  RISE       1
\GLCD:SPIM_UDB:BSPIM:rx_status_6\/q                macrocell5      3350  12087  66812  RISE       1
\GLCD:SPIM_UDB:BSPIM:RxStsReg\/status_6            statusicell2    2864  14952  66812  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:RxStsReg\/clock                      statusicell2               0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (GLCD_SPIM_UDB_IntClock:R vs. GLCD_SPIM_UDB_IntClock:R)
*************************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f1_blk_stat_comb
Path End       : \GLCD:SPIM_UDB:BSPIM:RxStsReg\/status_6
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:RxStsReg\/clock
Path slack     : 66812p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -1570
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14952
-------------------------------------   ----- 
End-of-path arrival time (ps)           14952
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock                    datapathcell1              0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f1_blk_stat_comb  datapathcell1   5280   5280  66812  RISE       1
\GLCD:SPIM_UDB:BSPIM:rx_status_6\/main_5           macrocell5      3457   8737  66812  RISE       1
\GLCD:SPIM_UDB:BSPIM:rx_status_6\/q                macrocell5      3350  12087  66812  RISE       1
\GLCD:SPIM_UDB:BSPIM:RxStsReg\/status_6            statusicell2    2864  14952  66812  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:RxStsReg\/clock                      statusicell2               0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f1_blk_stat_comb
Path End       : \GLCD:SPIM_UDB:BSPIM:RxStsReg\/status_6
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:RxStsReg\/clock
Path slack     : 66812p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -1570
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14952
-------------------------------------   ----- 
End-of-path arrival time (ps)           14952
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock                    datapathcell1              0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f1_blk_stat_comb  datapathcell1   5280   5280  66812  RISE       1
\GLCD:SPIM_UDB:BSPIM:rx_status_6\/main_5           macrocell5      3457   8737  66812  RISE       1
\GLCD:SPIM_UDB:BSPIM:rx_status_6\/q                macrocell5      3350  12087  66812  RISE       1
\GLCD:SPIM_UDB:BSPIM:RxStsReg\/status_6            statusicell2    2864  14952  66812  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:RxStsReg\/clock                      statusicell2               0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2
Path End       : \GLCD:SPIM_UDB:BSPIM:TxStsReg\/status_3
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:TxStsReg\/clock
Path slack     : 69043p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -1570
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12721
-------------------------------------   ----- 
End-of-path arrival time (ps)           12721
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2   count7cell     2110   2110  69043  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_rx_data\/main_2  macrocell2     3769   5879  69043  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_rx_data\/q       macrocell2     3350   9229  69043  RISE       1
\GLCD:SPIM_UDB:BSPIM:TxStsReg\/status_3    statusicell1   3492  12721  69043  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:TxStsReg\/clock                      statusicell1               0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/so_comb
Path End       : \GLCD:Net_41\/main_4
Capture Clock  : \GLCD:Net_41\/clock_0
Path slack     : 69288p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10535
-------------------------------------   ----- 
End-of-path arrival time (ps)           10535
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/clock                    datapathcell2              0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/so_comb  datapathcell2   8300   8300  69288  RISE       1
\GLCD:Net_41\/main_4                      macrocell6      2235  10535  69288  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell6                 0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2
Path End       : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f1_load
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock
Path slack     : 69408p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -1850
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               81483

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12076
-------------------------------------   ----- 
End-of-path arrival time (ps)           12076
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2   count7cell      2110   2110  69043  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_rx_data\/main_2  macrocell2      3769   5879  69043  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_rx_data\/q       macrocell2      3350   9229  69043  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f1_load   datapathcell1   2847  12076  69408  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock                    datapathcell1              0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2
Path End       : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/f1_load
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/clock
Path slack     : 69408p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -1850
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               81483

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12075
-------------------------------------   ----- 
End-of-path arrival time (ps)           12075
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2   count7cell      2110   2110  69043  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_rx_data\/main_2  macrocell2      3769   5879  69043  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_rx_data\/q       macrocell2      3350   9229  69043  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/f1_load   datapathcell2   2847  12075  69408  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/clock                    datapathcell2              0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/cs_addr_0
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/clock
Path slack     : 69670p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -6300
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               77033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7363
-------------------------------------   ---- 
End-of-path arrival time (ps)           7363
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell9                 0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q             macrocell9      1250   1250  69670  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/cs_addr_0  datapathcell2   6113   7363  69670  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/clock                    datapathcell2              0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:TxStsReg\/status_0
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:TxStsReg\/clock
Path slack     : 69809p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -1570
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11954
-------------------------------------   ----- 
End-of-path arrival time (ps)           11954
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell9                 0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q           macrocell9     1250   1250  69670  RISE       1
\GLCD:SPIM_UDB:BSPIM:tx_status_0\/main_2  macrocell3     5037   6287  69809  RISE       1
\GLCD:SPIM_UDB:BSPIM:tx_status_0\/q       macrocell3     3350   9637  69809  RISE       1
\GLCD:SPIM_UDB:BSPIM:TxStsReg\/status_0   statusicell1   2317  11954  69809  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:TxStsReg\/clock                      statusicell1               0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb
Path End       : \GLCD:SPIM_UDB:BSPIM:state_1\/main_8
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_1\/clock_0
Path slack     : 70294p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9530
-------------------------------------   ---- 
End-of-path arrival time (ps)           9530
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock                    datapathcell1              0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  70294  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/main_8               macrocell8      4250   9530  70294  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell8                 0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/cs_addr_2
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/clock
Path slack     : 70625p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -6300
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               77033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6409
-------------------------------------   ---- 
End-of-path arrival time (ps)           6409
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell7                 0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q             macrocell7      1250   1250  70625  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/cs_addr_2  datapathcell2   5159   6409  70625  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/clock                    datapathcell2              0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/cs_addr_1
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/clock
Path slack     : 70773p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -6300
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               77033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6261
-------------------------------------   ---- 
End-of-path arrival time (ps)           6261
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell8                 0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q             macrocell8      1250   1250  70773  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/cs_addr_1  datapathcell2   5011   6261  70773  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/clock                    datapathcell2              0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/cs_addr_0
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock
Path slack     : 71106p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -6300
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               77033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5928
-------------------------------------   ---- 
End-of-path arrival time (ps)           5928
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell9                 0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q             macrocell9      1250   1250  69670  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/cs_addr_0  datapathcell1   4678   5928  71106  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock                    datapathcell1              0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/cs_addr_1
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock
Path slack     : 71158p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -6300
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               77033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5876
-------------------------------------   ---- 
End-of-path arrival time (ps)           5876
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell8                 0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q             macrocell8      1250   1250  70773  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/cs_addr_1  datapathcell1   4626   5876  71158  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock                    datapathcell1              0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb
Path End       : \GLCD:SPIM_UDB:BSPIM:state_2\/main_8
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_2\/clock_0
Path slack     : 71262p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8562
-------------------------------------   ---- 
End-of-path arrival time (ps)           8562
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock                    datapathcell1              0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  70294  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/main_8               macrocell7      3282   8562  71262  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell7                 0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb
Path End       : \GLCD:SPIM_UDB:BSPIM:state_0\/main_3
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_0\/clock_0
Path slack     : 71262p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8561
-------------------------------------   ---- 
End-of-path arrival time (ps)           8561
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock                    datapathcell1              0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  70294  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/main_3               macrocell9      3281   8561  71262  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell9                 0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2
Path End       : \GLCD:SPIM_UDB:BSPIM:state_2\/main_5
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_2\/clock_0
Path slack     : 71455p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8368
-------------------------------------   ---- 
End-of-path arrival time (ps)           8368
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2  count7cell    2110   2110  69043  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/main_5      macrocell7    6258   8368  71455  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell7                 0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2
Path End       : \GLCD:SPIM_UDB:BSPIM:load_cond\/main_5
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0
Path slack     : 71455p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8368
-------------------------------------   ---- 
End-of-path arrival time (ps)           8368
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2  count7cell    2110   2110  69043  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/main_5    macrocell11   6258   8368  71455  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0                   macrocell11                0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:ld_ident\/main_2
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0
Path slack     : 71524p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8299
-------------------------------------   ---- 
End-of-path arrival time (ps)           8299
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell9                 0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q        macrocell9    1250   1250  69670  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/main_2  macrocell12   7049   8299  71524  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell12                0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:Net_42\/main_2
Capture Clock  : \GLCD:Net_42\/clock_0
Path slack     : 71524p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8299
-------------------------------------   ---- 
End-of-path arrival time (ps)           8299
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell9                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q  macrocell9    1250   1250  69670  RISE       1
\GLCD:Net_42\/main_2             macrocell14   7049   8299  71524  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_42\/clock_0                                     macrocell14                0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/cs_addr_2
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock
Path slack     : 71758p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -6300
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               77033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5275
-------------------------------------   ---- 
End-of-path arrival time (ps)           5275
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell7                 0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q             macrocell7      1250   1250  70625  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/cs_addr_2  datapathcell1   4025   5275  71758  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock                    datapathcell1              0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:Net_41\/main_3
Capture Clock  : \GLCD:Net_41\/clock_0
Path slack     : 72455p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7369
-------------------------------------   ---- 
End-of-path arrival time (ps)           7369
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell9                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q  macrocell9    1250   1250  69670  RISE       1
\GLCD:Net_41\/main_3             macrocell6    6119   7369  72455  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell6                 0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2
Path End       : \GLCD:SPIM_UDB:BSPIM:state_1\/main_5
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_1\/clock_0
Path slack     : 72494p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7329
-------------------------------------   ---- 
End-of-path arrival time (ps)           7329
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2  count7cell    2110   2110  69043  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/main_5      macrocell8    5219   7329  72494  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell8                 0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:ld_ident\/main_0
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0
Path slack     : 72869p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6955
-------------------------------------   ---- 
End-of-path arrival time (ps)           6955
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell7                 0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q        macrocell7    1250   1250  70625  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/main_0  macrocell12   5705   6955  72869  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell12                0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:Net_42\/main_0
Capture Clock  : \GLCD:Net_42\/clock_0
Path slack     : 72869p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6955
-------------------------------------   ---- 
End-of-path arrival time (ps)           6955
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell7                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q  macrocell7    1250   1250  70625  RISE       1
\GLCD:Net_42\/main_0             macrocell14   5705   6955  72869  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_42\/clock_0                                     macrocell14                0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:Net_41\/main_2
Capture Clock  : \GLCD:Net_41\/clock_0
Path slack     : 73041p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6782
-------------------------------------   ---- 
End-of-path arrival time (ps)           6782
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell8                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q  macrocell8    1250   1250  70773  RISE       1
\GLCD:Net_41\/main_2             macrocell6    5532   6782  73041  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell6                 0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:state_0\/main_2
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_0\/clock_0
Path slack     : 73535p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6289
-------------------------------------   ---- 
End-of-path arrival time (ps)           6289
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell9                 0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q       macrocell9    1250   1250  69670  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/main_2  macrocell9    5039   6289  73535  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell9                 0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:cnt_enable\/main_2
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:cnt_enable\/clock_0
Path slack     : 73535p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6289
-------------------------------------   ---- 
End-of-path arrival time (ps)           6289
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell9                 0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q          macrocell9    1250   1250  69670  RISE       1
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/main_2  macrocell13   5039   6289  73535  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/clock_0                  macrocell13                0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:state_2\/main_2
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_2\/clock_0
Path slack     : 73536p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6287
-------------------------------------   ---- 
End-of-path arrival time (ps)           6287
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell9                 0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q       macrocell9    1250   1250  69670  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/main_2  macrocell7    5037   6287  73536  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell7                 0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:load_cond\/main_2
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0
Path slack     : 73536p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6287
-------------------------------------   ---- 
End-of-path arrival time (ps)           6287
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell9                 0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q         macrocell9    1250   1250  69670  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/main_2  macrocell11   5037   6287  73536  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0                   macrocell11                0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:state_1\/main_2
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_1\/clock_0
Path slack     : 73551p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6272
-------------------------------------   ---- 
End-of-path arrival time (ps)           6272
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell9                 0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q       macrocell9    1250   1250  69670  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/main_2  macrocell8    5022   6272  73551  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell8                 0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_0\/q
Path End       : \GLCD:Net_43\/main_2
Capture Clock  : \GLCD:Net_43\/clock_0
Path slack     : 73551p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6272
-------------------------------------   ---- 
End-of-path arrival time (ps)           6272
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell9                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_0\/q  macrocell9    1250   1250  69670  RISE       1
\GLCD:Net_43\/main_2             macrocell10   5022   6272  73551  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_43\/clock_0                                     macrocell10                0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3
Path End       : \GLCD:SPIM_UDB:BSPIM:state_2\/main_4
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_2\/clock_0
Path slack     : 73834p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5990
-------------------------------------   ---- 
End-of-path arrival time (ps)           5990
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3  count7cell    2110   2110  69795  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/main_4      macrocell7    3880   5990  73834  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell7                 0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3
Path End       : \GLCD:SPIM_UDB:BSPIM:load_cond\/main_4
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0
Path slack     : 73834p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5990
-------------------------------------   ---- 
End-of-path arrival time (ps)           5990
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3  count7cell    2110   2110  69795  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/main_4    macrocell11   3880   5990  73834  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0                   macrocell11                0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:ld_ident\/main_1
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0
Path slack     : 73934p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5889
-------------------------------------   ---- 
End-of-path arrival time (ps)           5889
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell8                 0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q        macrocell8    1250   1250  70773  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/main_1  macrocell12   4639   5889  73934  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell12                0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:Net_42\/main_1
Capture Clock  : \GLCD:Net_42\/clock_0
Path slack     : 73934p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5889
-------------------------------------   ---- 
End-of-path arrival time (ps)           5889
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell8                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q  macrocell8    1250   1250  70773  RISE       1
\GLCD:Net_42\/main_1             macrocell14   4639   5889  73934  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_42\/clock_0                                     macrocell14                0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3
Path End       : \GLCD:SPIM_UDB:BSPIM:state_1\/main_4
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_1\/clock_0
Path slack     : 73937p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5886
-------------------------------------   ---- 
End-of-path arrival time (ps)           5886
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3  count7cell    2110   2110  69795  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/main_4      macrocell8    3776   5886  73937  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell8                 0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2
Path End       : \GLCD:SPIM_UDB:BSPIM:ld_ident\/main_5
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0
Path slack     : 73945p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5879
-------------------------------------   ---- 
End-of-path arrival time (ps)           5879
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2  count7cell    2110   2110  69043  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/main_5     macrocell12   3769   5879  73945  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell12                0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2
Path End       : \GLCD:Net_41\/main_7
Capture Clock  : \GLCD:Net_41\/clock_0
Path slack     : 73955p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5868
-------------------------------------   ---- 
End-of-path arrival time (ps)           5868
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_2  count7cell    2110   2110  69043  RISE       1
\GLCD:Net_41\/main_7                      macrocell6    3758   5868  73955  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell6                 0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_1
Path End       : \GLCD:SPIM_UDB:BSPIM:state_1\/main_6
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_1\/clock_0
Path slack     : 74107p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5716
-------------------------------------   ---- 
End-of-path arrival time (ps)           5716
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_1  count7cell    2110   2110  70239  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/main_6      macrocell8    3606   5716  74107  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell8                 0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4
Path End       : \GLCD:SPIM_UDB:BSPIM:state_1\/main_3
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_1\/clock_0
Path slack     : 74113p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5711
-------------------------------------   ---- 
End-of-path arrival time (ps)           5711
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4  count7cell    2110   2110  70241  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/main_3      macrocell8    3601   5711  74113  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell8                 0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_1
Path End       : \GLCD:SPIM_UDB:BSPIM:state_2\/main_6
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_2\/clock_0
Path slack     : 74116p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5707
-------------------------------------   ---- 
End-of-path arrival time (ps)           5707
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_1  count7cell    2110   2110  70239  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/main_6      macrocell7    3597   5707  74116  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell7                 0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_1
Path End       : \GLCD:SPIM_UDB:BSPIM:load_cond\/main_6
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0
Path slack     : 74116p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5707
-------------------------------------   ---- 
End-of-path arrival time (ps)           5707
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_1  count7cell    2110   2110  70239  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/main_6    macrocell11   3597   5707  74116  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0                   macrocell11                0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4
Path End       : \GLCD:SPIM_UDB:BSPIM:state_2\/main_3
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_2\/clock_0
Path slack     : 74122p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5701
-------------------------------------   ---- 
End-of-path arrival time (ps)           5701
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4  count7cell    2110   2110  70241  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/main_3      macrocell7    3591   5701  74122  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell7                 0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4
Path End       : \GLCD:SPIM_UDB:BSPIM:load_cond\/main_3
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0
Path slack     : 74122p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5701
-------------------------------------   ---- 
End-of-path arrival time (ps)           5701
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4  count7cell    2110   2110  70241  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/main_3    macrocell11   3591   5701  74122  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0                   macrocell11                0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0
Path End       : \GLCD:SPIM_UDB:BSPIM:state_2\/main_7
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_2\/clock_0
Path slack     : 74124p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5699
-------------------------------------   ---- 
End-of-path arrival time (ps)           5699
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0  count7cell    2110   2110  70079  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/main_7      macrocell7    3589   5699  74124  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell7                 0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0
Path End       : \GLCD:SPIM_UDB:BSPIM:load_cond\/main_7
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0
Path slack     : 74124p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5699
-------------------------------------   ---- 
End-of-path arrival time (ps)           5699
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0  count7cell    2110   2110  70079  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/main_7    macrocell11   3589   5699  74124  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0                   macrocell11                0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0
Path End       : \GLCD:SPIM_UDB:BSPIM:state_1\/main_7
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_1\/clock_0
Path slack     : 74126p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5697
-------------------------------------   ---- 
End-of-path arrival time (ps)           5697
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0  count7cell    2110   2110  70079  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/main_7      macrocell8    3587   5697  74126  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell8                 0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:Net_41\/main_1
Capture Clock  : \GLCD:Net_41\/clock_0
Path slack     : 74392p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5431
-------------------------------------   ---- 
End-of-path arrival time (ps)           5431
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell7                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q  macrocell7    1250   1250  70625  RISE       1
\GLCD:Net_41\/main_1             macrocell6    4181   5431  74392  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell6                 0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3
Path End       : \GLCD:Net_41\/main_6
Capture Clock  : \GLCD:Net_41\/clock_0
Path slack     : 74691p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5132
-------------------------------------   ---- 
End-of-path arrival time (ps)           5132
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3  count7cell    2110   2110  69795  RISE       1
\GLCD:Net_41\/main_6                      macrocell6    3022   5132  74691  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell6                 0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3
Path End       : \GLCD:SPIM_UDB:BSPIM:ld_ident\/main_4
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0
Path slack     : 74697p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5126
-------------------------------------   ---- 
End-of-path arrival time (ps)           5126
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_3  count7cell    2110   2110  69795  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/main_4     macrocell12   3016   5126  74697  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell12                0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:ld_ident\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:state_1\/main_9
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_1\/clock_0
Path slack     : 74783p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5040
-------------------------------------   ---- 
End-of-path arrival time (ps)           5040
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell12                0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:ld_ident\/q      macrocell12   1250   1250  74783  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/main_9  macrocell8    3790   5040  74783  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell8                 0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:ld_ident\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:state_2\/main_9
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_2\/clock_0
Path slack     : 74804p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5020
-------------------------------------   ---- 
End-of-path arrival time (ps)           5020
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell12                0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:ld_ident\/q      macrocell12   1250   1250  74783  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/main_9  macrocell7    3770   5020  74804  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell7                 0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0
Path End       : \GLCD:SPIM_UDB:BSPIM:ld_ident\/main_7
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0
Path slack     : 74981p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4842
-------------------------------------   ---- 
End-of-path arrival time (ps)           4842
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0  count7cell    2110   2110  70079  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/main_7     macrocell12   2732   4842  74981  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell12                0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0
Path End       : \GLCD:Net_41\/main_9
Capture Clock  : \GLCD:Net_41\/clock_0
Path slack     : 75019p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4805
-------------------------------------   ---- 
End-of-path arrival time (ps)           4805
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_0  count7cell    2110   2110  70079  RISE       1
\GLCD:Net_41\/main_9                      macrocell6    2695   4805  75019  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell6                 0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:Net_43\/q
Path End       : \GLCD:Net_43\/main_3
Capture Clock  : \GLCD:Net_43\/clock_0
Path slack     : 75061p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4762
-------------------------------------   ---- 
End-of-path arrival time (ps)           4762
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_43\/clock_0                                     macrocell10                0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
\GLCD:Net_43\/q       macrocell10   1250   1250  75061  RISE       1
\GLCD:Net_43\/main_3  macrocell10   3512   4762  75061  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_43\/clock_0                                     macrocell10                0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_1
Path End       : \GLCD:SPIM_UDB:BSPIM:ld_ident\/main_6
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0
Path slack     : 75141p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4683
-------------------------------------   ---- 
End-of-path arrival time (ps)           4683
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_1  count7cell    2110   2110  70239  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/main_6     macrocell12   2573   4683  75141  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell12                0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4
Path End       : \GLCD:SPIM_UDB:BSPIM:ld_ident\/main_3
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0
Path slack     : 75142p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4681
-------------------------------------   ---- 
End-of-path arrival time (ps)           4681
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4  count7cell    2110   2110  70241  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/main_3     macrocell12   2571   4681  75142  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell12                0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/sol_msb
Path End       : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/sir
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/clock
Path slack     : 75143p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -6540
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               76793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       1650
-------------------------------------   ---- 
End-of-path arrival time (ps)           1650
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/clock                    datapathcell1              0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u0\/sol_msb  datapathcell1   1650   1650  75143  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/sir      datapathcell2      0   1650  75143  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:sR16:Dp:u1\/clock                    datapathcell2              0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:state_1\/main_0
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_1\/clock_0
Path slack     : 75144p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4680
-------------------------------------   ---- 
End-of-path arrival time (ps)           4680
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell7                 0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q       macrocell7    1250   1250  70625  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/main_0  macrocell8    3430   4680  75144  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell8                 0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:Net_43\/main_0
Capture Clock  : \GLCD:Net_43\/clock_0
Path slack     : 75144p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4680
-------------------------------------   ---- 
End-of-path arrival time (ps)           4680
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell7                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q  macrocell7    1250   1250  70625  RISE       1
\GLCD:Net_43\/main_0             macrocell10   3430   4680  75144  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_43\/clock_0                                     macrocell10                0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:state_2\/main_0
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_2\/clock_0
Path slack     : 75146p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4677
-------------------------------------   ---- 
End-of-path arrival time (ps)           4677
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell7                 0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q       macrocell7    1250   1250  70625  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/main_0  macrocell7    3427   4677  75146  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell7                 0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:load_cond\/main_0
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0
Path slack     : 75146p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4677
-------------------------------------   ---- 
End-of-path arrival time (ps)           4677
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell7                 0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q         macrocell7    1250   1250  70625  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/main_0  macrocell11   3427   4677  75146  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0                   macrocell11                0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_1
Path End       : \GLCD:Net_41\/main_8
Capture Clock  : \GLCD:Net_41\/clock_0
Path slack     : 75150p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4673
-------------------------------------   ---- 
End-of-path arrival time (ps)           4673
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_1  count7cell    2110   2110  70239  RISE       1
\GLCD:Net_41\/main_8                      macrocell6    2563   4673  75150  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell6                 0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4
Path End       : \GLCD:Net_41\/main_5
Capture Clock  : \GLCD:Net_41\/clock_0
Path slack     : 75156p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:BitCounter\/count_4  count7cell    2110   2110  70241  RISE       1
\GLCD:Net_41\/main_5                      macrocell6    2557   4667  75156  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell6                 0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:Net_42\/q
Path End       : \GLCD:Net_42\/main_3
Capture Clock  : \GLCD:Net_42\/clock_0
Path slack     : 75160p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4664
-------------------------------------   ---- 
End-of-path arrival time (ps)           4664
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_42\/clock_0                                     macrocell14                0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
\GLCD:Net_42\/q       macrocell14   1250   1250  75160  RISE       1
\GLCD:Net_42\/main_3  macrocell14   3414   4664  75160  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_42\/clock_0                                     macrocell14                0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:Net_41\/q
Path End       : \GLCD:Net_41\/main_0
Capture Clock  : \GLCD:Net_41\/clock_0
Path slack     : 75171p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4653
-------------------------------------   ---- 
End-of-path arrival time (ps)           4653
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell6                 0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
\GLCD:Net_41\/q       macrocell6    1250   1250  75171  RISE       1
\GLCD:Net_41\/main_0  macrocell6    3403   4653  75171  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell6                 0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:state_0\/main_0
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_0\/clock_0
Path slack     : 75274p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4550
-------------------------------------   ---- 
End-of-path arrival time (ps)           4550
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell7                 0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q       macrocell7    1250   1250  70625  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/main_0  macrocell9    3300   4550  75274  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell9                 0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_2\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:cnt_enable\/main_0
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:cnt_enable\/clock_0
Path slack     : 75274p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4550
-------------------------------------   ---- 
End-of-path arrival time (ps)           4550
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell7                 0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_2\/q          macrocell7    1250   1250  70625  RISE       1
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/main_0  macrocell13   3300   4550  75274  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/clock_0                  macrocell13                0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:state_1\/main_1
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_1\/clock_0
Path slack     : 75485p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell8                 0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q       macrocell8    1250   1250  70773  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/main_1  macrocell8    3088   4338  75485  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell8                 0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:Net_43\/main_1
Capture Clock  : \GLCD:Net_43\/clock_0
Path slack     : 75485p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell8                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q  macrocell8    1250   1250  70773  RISE       1
\GLCD:Net_43\/main_1             macrocell10   3088   4338  75485  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_43\/clock_0                                     macrocell10                0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:state_0\/main_1
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_0\/clock_0
Path slack     : 75491p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4332
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell8                 0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q       macrocell8    1250   1250  70773  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/main_1  macrocell9    3082   4332  75491  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_0\/clock_0                     macrocell9                 0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:cnt_enable\/main_1
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:cnt_enable\/clock_0
Path slack     : 75491p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4332
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell8                 0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q          macrocell8    1250   1250  70773  RISE       1
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/main_1  macrocell13   3082   4332  75491  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/clock_0                  macrocell13                0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:cnt_enable\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:BitCounter\/enable
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:BitCounter\/clock
Path slack     : 75585p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3340
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79993

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4409
-------------------------------------   ---- 
End-of-path arrival time (ps)           4409
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/clock_0                  macrocell13                0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/q       macrocell13   1250   1250  75585  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/enable  count7cell    3159   4409  75585  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:BitCounter\/clock                    count7cell                 0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:state_2\/main_1
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:state_2\/clock_0
Path slack     : 75644p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell8                 0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q       macrocell8    1250   1250  70773  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/main_1  macrocell7    2929   4179  75644  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_2\/clock_0                     macrocell7                 0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:state_1\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:load_cond\/main_1
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0
Path slack     : 75644p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:state_1\/clock_0                     macrocell8                 0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:state_1\/q         macrocell8    1250   1250  70773  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/main_1  macrocell11   2929   4179  75644  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0                   macrocell11                0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:ld_ident\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:ld_ident\/main_8
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0
Path slack     : 75858p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3965
-------------------------------------   ---- 
End-of-path arrival time (ps)           3965
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell12                0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:ld_ident\/q       macrocell12   1250   1250  74783  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/main_8  macrocell12   2715   3965  75858  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell12                0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:ld_ident\/q
Path End       : \GLCD:Net_41\/main_10
Capture Clock  : \GLCD:Net_41\/clock_0
Path slack     : 75859p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3964
-------------------------------------   ---- 
End-of-path arrival time (ps)           3964
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:ld_ident\/clock_0                    macrocell12                0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:ld_ident\/q  macrocell12   1250   1250  74783  RISE       1
\GLCD:Net_41\/main_10             macrocell6    2714   3964  75859  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:Net_41\/clock_0                                     macrocell6                 0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:load_cond\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:load_cond\/main_8
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0
Path slack     : 76279p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0                   macrocell11                0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:load_cond\/q       macrocell11   1250   1250  76279  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/main_8  macrocell11   2295   3545  76279  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:load_cond\/clock_0                   macrocell11                0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLCD:SPIM_UDB:BSPIM:cnt_enable\/q
Path End       : \GLCD:SPIM_UDB:BSPIM:cnt_enable\/main_3
Capture Clock  : \GLCD:SPIM_UDB:BSPIM:cnt_enable\/clock_0
Path slack     : 76279p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (GLCD_SPIM_UDB_IntClock:R#1 vs. GLCD_SPIM_UDB_IntClock:R#2)   83333
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/clock_0                  macrocell13                0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/q       macrocell13   1250   1250  75585  RISE       1
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/main_3  macrocell13   2294   3544  76279  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\GLCD:SPIM_UDB:BSPIM:cnt_enable\/clock_0                  macrocell13                0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

