{
 "Device" : "GW1NR-9C",
 "Files" : [
  {
   "Path" : "C:/Users/hgszh/Desktop/gowin_fpga_dds_spi_esp32_demo/FPGA/src/clk/gowin_rpll/gowin_rpll.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/hgszh/Desktop/gowin_fpga_dds_spi_esp32_demo/FPGA/src/dds/dac8830.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/hgszh/Desktop/gowin_fpga_dds_spi_esp32_demo/FPGA/src/dds/dds.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/hgszh/Desktop/gowin_fpga_dds_spi_esp32_demo/FPGA/src/dds/integer_multiplier/integer_multiplier.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/hgszh/Desktop/gowin_fpga_dds_spi_esp32_demo/FPGA/src/fifo_top/fifo_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/hgszh/Desktop/gowin_fpga_dds_spi_esp32_demo/FPGA/src/spi_mode0_master/spi_mode0_master.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/hgszh/Desktop/gowin_fpga_dds_spi_esp32_demo/FPGA/src/spi_mode0_slave/spi_slave.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/hgszh/Desktop/gowin_fpga_dds_spi_esp32_demo/FPGA/src/top.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "C:/Users/hgszh/Desktop/gowin_fpga_dds_spi_esp32_demo/FPGA/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}