
<html><head><title>SPICE-on-Top</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677668911" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="SPICE-on-Top" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Analog Mixed-Signal,Spectre AMS Designer," />
<meta name="prod_subfeature" content="SPICE, SPICE," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677668911" />
<meta name="NextFile" content="SPICE-in-the-Middle.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="Verilog-A_Modules_in_SPICE_Blocks.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- SPICE-on-Top" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="Verilog-A_Modules_in_SPICE_Blocks.html" title="Verilog-A_Modules_in_SPICE_Blocks">Verilog-A_Modules_in_SPICE_Blo ...</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="SPICE-in-the-Middle.html" title="SPICE-in-the-Middle">SPICE-in-the-Middle</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>SPICE-on-Top</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p><span class="confluence-anchor-link" id="SPICEonTop-1052677"></span>The AMS Designer simulator supports SPICE-on-Top configurations, where a SPICE file contains the top-level SPICE blocks or the top-level Verilog/SystemVerilog blocks.</p>

<p>To run a SPICE-on-Top design, you use the<code> -spicetop </code>option with the <code>xrun</code>&#160;command.</p>

<p>For example:</p>

<p><code> xrun xtop.scs foo.v &lt;other xrun options&gt; -spicetop </code></p>

<p>where:</p>
<ul><li><code>foo.v</code>&#160;is verilog file in which a Verilog block is defined as top level module reference in spice-on-top.&#160;</li><li><code> xtop.scs</code>&#160;contains the SPICE blocks and an amsd block as follows:</li></ul>
<p><code> amsd{</code><br /><code>&#160; &#160; &#160; &#160; portmap module=foo</code><br /><code>&#160; &#160; &#160; &#160; config cell=foo use=hdl</code><br /><code>&#160; &#160; &#160; &#160; ie vsup=1.8</code><br /><code>&#160; &#160; &#160;}</code></p>

<p>The following example illustrates a SystemVerilog block in the Spice-on-Top configurations:</p>

<p><code>xrun sv_child.sv top.scs -spicetop &#160;-timescale 1ns/1ps</code></p>

<p>where, <code>top.scs</code> contains the SPICE blocks and an amsd block as follows:</p>

<p><code>//top.scs</code></p>

<p><code>include &quot;./top.sp&quot;</code></p>

<p><code>amsd {</code><br /><code>&#160; &#160;portmap module= sv_child</code><br /><code>&#160; &#160;config cell=sv_child use=hdl</code><br /><code>&#160; &#160;ie vsup=1.8</code><br /><code>}</code></p>

<p><code>simulator lang=spectre</code><br /><code>tran tran stop=500ns</code></p>

<p><code>//top.sp</code></p>

<p><code>simulator lang=spice</code><br /><code>x1 a1 &#160;b1 &#160;c1 &#160;top_spice</code></p>

<p><code>.subckt top_spice a &#160;b &#160;c</code><br /><code>v1 ( a &#160;0) vsource dc=5</code><br /><code>v2 ( b &#160;0) vsource dc=5</code></p>

<p><code>x2&#160; a &#160;b &#160;c &#160;sv_child</code><br /><code>.ends</code></p>

<p><code>x3 a2 b2 c2 sv_child</code></p>

<p><code>.subckt sv_child&#160; a &#160;b &#160;c</code><br /><code>.ends</code></p>

<p>And, the SystemVerilog block is defined in the <code>sv_child.sv</code> file, as follows:</p>

<p><code>module&#160; sv_child (in1,in2,out);</code><br /><code>input&#160; real in1,in2;</code><br /><code>output real out;</code></p>

<p><code>always @(in1 or in2)</code><br /><code>begin</code><br /><code>out=in1 + in2;</code><br /><code>end</code></p>

<p><code>initial $monitor (&quot;Values in child::%g,\t%g,\t%g&quot;, in1, in2,out);</code><br /><code>endmodule</code></p>
<h4 id="SPICEonTop-RelatedTopics">Related Topics</h4>
<ul><li><a href="SPICE-in-the-Middle.html">SPICE-in-the-Middle</a></li><li><a href="amsd_Block.html">amsd Block</a></li><li><a href="portmap.html">portmap</a></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Verilog-A_Modules_in_SPICE_Blocks.html" id="prev" title="Verilog-A_Modules_in_SPICE_Blocks">Verilog-A_Modules_in_SPICE_Blo ...</a></em></b><b><em><a href="SPICE-in-the-Middle.html" id="nex" title="SPICE-in-the-Middle">SPICE-in-the-Middle</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>