{"vcs1":{"timestamp_begin":1713429672.465027556, "rt":0.84, "ut":0.48, "st":0.27}}
{"vcselab":{"timestamp_begin":1713429673.467562568, "rt":0.89, "ut":0.59, "st":0.25}}
{"link":{"timestamp_begin":1713429674.499653912, "rt":0.44, "ut":0.18, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1713429671.639646477}
{"VCS_COMP_START_TIME": 1713429671.639646477}
{"VCS_COMP_END_TIME": 1713429675.101575948}
{"VCS_USER_OPTIONS": "-sverilog -debug mylibrary.sv task2.sv"}
{"vcs1": {"peak_mem": 338752}}
{"stitch_vcselab": {"peak_mem": 238992}}
