INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_matrixmul_top -prj matrixmul.prj -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 --initfile /opt/Xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s matrixmul 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/sim/vhdl/matrixmul_mac_mulbkb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity matrixmul_mac_mulbkb_DSP48_0
INFO: [VRFC 10-307] analyzing entity matrixmul_mac_mulbkb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/sim/vhdl/AESL_automem_b.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/sim/vhdl/matrixmul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity matrixmul
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/sim/vhdl/AESL_automem_res.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_res
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/sim/vhdl/matrixmul.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_matrixmul_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lfvelez/Documentos/ISPR/HLS/lab1/matrixmul.prj/solution1/sim/vhdl/AESL_automem_a.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_a
Starting static elaboration
Completed static elaboration
ERROR: [XSIM 43-3316] Signal SIGSEGV received.
