 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : JAM
Version: Q-2019.12
Date   : Sat Jul  2 18:18:42 2022
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: array_reg[4][0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: array_tmp_reg[1][0]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  JAM                tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  array_reg[4][0]/CK (DFFRX1)              0.00       0.50 r
  array_reg[4][0]/QN (DFFRX1)              0.74       1.24 r
  U646/Y (INVX1)                           0.23       1.48 f
  U818/Y (AOI211X2)                        0.27       1.74 r
  U243/Y (OAI22X4)                         0.15       1.90 f
  U242/Y (OAI21X4)                         0.16       2.06 r
  U1125/Y (OAI31X4)                        0.37       2.43 f
  U803/Y (INVX16)                          0.15       2.58 r
  U775/Y (NOR2BX1)                         0.29       2.88 r
  U654/Y (BUFX4)                           0.36       3.24 r
  U701/Y (AO22XL)                          0.41       3.65 r
  U636/Y (AOI221X1)                        0.18       3.83 f
  U699/Y (OA22X2)                          0.34       4.17 f
  U603/Y (INVX6)                           0.19       4.36 r
  U747/Y (CLKINVX2)                        0.38       4.74 f
  U647/Y (AOI221XL)                        0.67       5.41 r
  U772/Y (AOI31X1)                         0.25       5.66 f
  U17/Y (OAI211X2)                         0.23       5.89 r
  U1126/Y (OAI211X4)                       0.35       6.24 f
  U633/Y (CLKINVX6)                        0.09       6.33 r
  U756/Y (NAND3X4)                         0.15       6.48 f
  U650/Y (NOR2BX2)                         0.26       6.74 f
  U11/Y (OAI211X2)                         0.12       6.86 r
  U1124/Y (NAND4X2)                        0.20       7.06 f
  U638/Y (BUFX12)                          0.22       7.28 f
  U680/Y (NAND2X4)                         0.26       7.54 r
  U1097/Y (NOR2X2)                         0.16       7.70 f
  U609/Y (BUFX8)                           0.17       7.87 f
  U1088/Y (AOI22XL)                        0.45       8.32 r
  U1096/Y (NAND4BXL)                       0.34       8.66 f
  U663/Y (AO22X1)                          0.66       9.31 f
  U625/Y (INVX8)                           0.19       9.51 r
  U624/Y (NOR2X8)                          0.10       9.60 f
  U814/Y (NAND2XL)                         0.28       9.88 r
  U971/Y (OAI221XL)                        0.28      10.16 f
  array_tmp_reg[1][0]/D (DFFSX1)           0.00      10.16 f
  data arrival time                                  10.16

  clock CLK (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  array_tmp_reg[1][0]/CK (DFFSX1)          0.00      10.40 r
  library setup time                      -0.22      10.18
  data required time                                 10.18
  -----------------------------------------------------------
  data required time                                 10.18
  data arrival time                                 -10.16
  -----------------------------------------------------------
  slack (MET)                                         0.02


1
