#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x1537371c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x15375f5b0 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x153772d60 .functor BUFZ 32, L_0x153772cc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x153710810_0 .net *"_ivl_0", 31 0, L_0x153772cc0;  1 drivers
o0x158040040 .functor BUFZ 1, C4<z>; HiZ drive
v0x15376ade0_0 .net "clk", 0 0, o0x158040040;  0 drivers
o0x158040070 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x15376ae80_0 .net "data_address", 31 0, o0x158040070;  0 drivers
o0x1580400a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x15376af20_0 .net "data_read", 0 0, o0x1580400a0;  0 drivers
v0x15376afc0_0 .net "data_readdata", 31 0, L_0x153772d60;  1 drivers
o0x158040100 .functor BUFZ 1, C4<z>; HiZ drive
v0x15376b0b0_0 .net "data_write", 0 0, o0x158040100;  0 drivers
o0x158040130 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x15376b150_0 .net "data_writedata", 31 0, o0x158040130;  0 drivers
v0x15376b200_0 .var/i "i", 31 0;
v0x15376b2b0 .array "ram", 0 65535, 31 0;
E_0x1537478f0 .event posedge, v0x15376ade0_0;
L_0x153772cc0 .array/port v0x15376b2b0, o0x158040070;
S_0x153747680 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x15374a8e0 .param/str "RAM_INIT_FILE" 0 4 7, "\000";
L_0x153772fd0 .functor BUFZ 32, L_0x153772e30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15376b690_0 .net *"_ivl_0", 31 0, L_0x153772e30;  1 drivers
v0x15376b750_0 .net *"_ivl_3", 29 0, L_0x153772ef0;  1 drivers
o0x158040340 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x15376b7f0_0 .net "instr_address", 31 0, o0x158040340;  0 drivers
v0x15376b890_0 .net "instr_readdata", 31 0, L_0x153772fd0;  1 drivers
v0x15376b940 .array "memory1", 0 65535, 31 0;
L_0x153772e30 .array/port v0x15376b940, L_0x153772ef0;
L_0x153772ef0 .part o0x158040340, 0, 30;
S_0x15376b440 .scope begin, "$unm_blk_11" "$unm_blk_11" 4 9, 4 9 0, S_0x153747680;
 .timescale 0 0;
v0x15376b600_0 .var/i "i", 31 0;
S_0x153757ea0 .scope module, "lw_tb" "lw_tb" 5 1;
 .timescale 0 0;
v0x1537724a0_0 .net "active", 0 0, v0x153770a00_0;  1 drivers
v0x153772530_0 .var "clk", 0 0;
v0x1537725c0_0 .var "clk_enable", 0 0;
v0x153772650_0 .net "data_address", 31 0, L_0x153775230;  1 drivers
v0x1537726e0_0 .net "data_read", 0 0, v0x1537714c0_0;  1 drivers
v0x1537727b0_0 .var "data_readdata", 31 0;
v0x153772840_0 .net "data_write", 0 0, v0x1537715f0_0;  1 drivers
v0x1537728f0_0 .net "data_writedata", 31 0, v0x153771690_0;  1 drivers
v0x1537729a0_0 .net "instr_address", 31 0, L_0x153776400;  1 drivers
v0x153772ad0_0 .var "instr_readdata", 31 0;
v0x153772b60_0 .net "register_v0", 31 0, L_0x153774ca0;  1 drivers
v0x153772c30_0 .var "reset", 0 0;
S_0x15376ba50 .scope module, "dut" "mips_cpu_harvard" 5 56, 6 1 0, S_0x153757ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x153774690 .functor BUFZ 1, L_0x153773a90, C4<0>, C4<0>, C4<0>;
L_0x153774df0 .functor BUFZ 32, L_0x153774900, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x153775230 .functor BUFZ 32, v0x15376c3b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x153775a30 .functor OR 1, L_0x1537756d0, L_0x153775950, C4<0>, C4<0>;
L_0x153776220 .functor OR 1, L_0x153775fb0, L_0x153775dd0, C4<0>, C4<0>;
L_0x153776310 .functor AND 1, L_0x153775c90, L_0x153776220, C4<1>, C4<1>;
L_0x153776400 .functor BUFZ 32, v0x15376e0a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x158078208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15376f7e0_0 .net/2u *"_ivl_20", 15 0, L_0x158078208;  1 drivers
v0x15376f870_0 .net *"_ivl_23", 15 0, L_0x153774ea0;  1 drivers
L_0x158078298 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x15376f900_0 .net/2u *"_ivl_30", 31 0, L_0x158078298;  1 drivers
v0x15376f990_0 .net *"_ivl_34", 31 0, L_0x153775580;  1 drivers
L_0x1580782e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15376fa20_0 .net *"_ivl_37", 25 0, L_0x1580782e0;  1 drivers
L_0x158078328 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x15376fad0_0 .net/2u *"_ivl_38", 31 0, L_0x158078328;  1 drivers
v0x15376fb80_0 .net *"_ivl_40", 0 0, L_0x1537756d0;  1 drivers
v0x15376fc20_0 .net *"_ivl_42", 31 0, L_0x1537757b0;  1 drivers
L_0x158078370 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15376fcd0_0 .net *"_ivl_45", 25 0, L_0x158078370;  1 drivers
L_0x1580783b8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x15376fde0_0 .net/2u *"_ivl_46", 31 0, L_0x1580783b8;  1 drivers
v0x15376fe90_0 .net *"_ivl_48", 0 0, L_0x153775950;  1 drivers
v0x15376ff30_0 .net *"_ivl_52", 31 0, L_0x153775b20;  1 drivers
L_0x158078400 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15376ffe0_0 .net *"_ivl_55", 25 0, L_0x158078400;  1 drivers
L_0x158078448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x153770090_0 .net/2u *"_ivl_56", 31 0, L_0x158078448;  1 drivers
v0x153770140_0 .net *"_ivl_58", 0 0, L_0x153775c90;  1 drivers
v0x1537701e0_0 .net *"_ivl_60", 31 0, L_0x153775d30;  1 drivers
L_0x158078490 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x153770290_0 .net *"_ivl_63", 25 0, L_0x158078490;  1 drivers
L_0x1580784d8 .functor BUFT 1, C4<00000000000000000000001111101001>, C4<0>, C4<0>, C4<0>;
v0x153770420_0 .net/2u *"_ivl_64", 31 0, L_0x1580784d8;  1 drivers
v0x1537704b0_0 .net *"_ivl_66", 0 0, L_0x153775fb0;  1 drivers
v0x153770550_0 .net *"_ivl_68", 31 0, L_0x153776050;  1 drivers
v0x153770600_0 .net *"_ivl_7", 4 0, L_0x153774290;  1 drivers
L_0x158078520 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1537706b0_0 .net *"_ivl_71", 25 0, L_0x158078520;  1 drivers
L_0x158078568 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0x153770760_0 .net/2u *"_ivl_72", 31 0, L_0x158078568;  1 drivers
v0x153770810_0 .net *"_ivl_74", 0 0, L_0x153775dd0;  1 drivers
v0x1537708b0_0 .net *"_ivl_77", 0 0, L_0x153776220;  1 drivers
v0x153770950_0 .net *"_ivl_9", 4 0, L_0x153774330;  1 drivers
v0x153770a00_0 .var "active", 0 0;
v0x153770aa0_0 .net "alu_control_out", 3 0, v0x15376c800_0;  1 drivers
v0x153770b80_0 .net "alu_fcode", 5 0, L_0x153774d10;  1 drivers
v0x153770c10_0 .net "alu_op", 1 0, L_0x153773eb0;  1 drivers
v0x153770ca0_0 .net "alu_op1", 31 0, L_0x153774df0;  1 drivers
v0x153770d30_0 .net "alu_op2", 31 0, L_0x153775130;  1 drivers
v0x153770dc0_0 .net "alu_out", 31 0, v0x15376c3b0_0;  1 drivers
v0x153770340_0 .net "alu_src", 0 0, L_0x1537738b0;  1 drivers
v0x153771050_0 .net "alu_z_flag", 0 0, L_0x153775360;  1 drivers
v0x1537710e0_0 .net "branch", 0 0, L_0x153773d10;  1 drivers
v0x153771190_0 .net "clk", 0 0, v0x153772530_0;  1 drivers
v0x153771260_0 .net "clk_enable", 0 0, v0x1537725c0_0;  1 drivers
v0x1537712f0_0 .net "curr_addr", 31 0, v0x15376e0a0_0;  1 drivers
v0x1537713a0_0 .net "curr_addr_p4", 31 0, L_0x153775480;  1 drivers
v0x153771430_0 .net "data_address", 31 0, L_0x153775230;  alias, 1 drivers
v0x1537714c0_0 .var "data_read", 0 0;
v0x153771550_0 .net "data_readdata", 31 0, v0x1537727b0_0;  1 drivers
v0x1537715f0_0 .var "data_write", 0 0;
v0x153771690_0 .var "data_writedata", 31 0;
v0x153771740_0 .net "instr_address", 31 0, L_0x153776400;  alias, 1 drivers
v0x1537717f0_0 .net "instr_opcode", 5 0, L_0x1537730a0;  1 drivers
v0x1537718b0_0 .net "instr_readdata", 31 0, v0x153772ad0_0;  1 drivers
v0x153771950_0 .net "j_type", 0 0, L_0x153775a30;  1 drivers
v0x1537719f0_0 .net "jr_type", 0 0, L_0x153776310;  1 drivers
v0x153771a90_0 .net "mem_read", 0 0, L_0x153773bc0;  1 drivers
v0x153771b40_0 .net "mem_to_reg", 0 0, L_0x1537739e0;  1 drivers
v0x153771bf0_0 .net "mem_write", 0 0, L_0x153773c60;  1 drivers
v0x153771ca0_0 .var "next_instr_addr", 31 0;
v0x153771d50_0 .net "offset", 31 0, L_0x153775090;  1 drivers
v0x153771de0_0 .net "reg_a_read_data", 31 0, L_0x153774900;  1 drivers
v0x153771e90_0 .net "reg_a_read_index", 4 0, L_0x153774090;  1 drivers
v0x153771f40_0 .net "reg_b_read_data", 31 0, L_0x153774bb0;  1 drivers
v0x153771ff0_0 .net "reg_b_read_index", 4 0, L_0x153774130;  1 drivers
v0x1537720a0_0 .net "reg_dst", 0 0, L_0x1537737c0;  1 drivers
v0x153772150_0 .net "reg_write", 0 0, L_0x153773a90;  1 drivers
v0x153772200_0 .net "reg_write_data", 31 0, L_0x1537744f0;  1 drivers
v0x1537722b0_0 .net "reg_write_enable", 0 0, L_0x153774690;  1 drivers
v0x153772360_0 .net "reg_write_index", 4 0, L_0x1537743d0;  1 drivers
v0x153772410_0 .net "register_v0", 31 0, L_0x153774ca0;  alias, 1 drivers
v0x153770e70_0 .net "reset", 0 0, v0x153772c30_0;  1 drivers
E_0x15376bd90/0 .event edge, v0x15376d590_0, v0x15376c4a0_0, v0x1537713a0_0, v0x153771d50_0;
E_0x15376bd90/1 .event edge, v0x153771950_0, v0x1537718b0_0, v0x1537719f0_0, v0x15376ebe0_0;
E_0x15376bd90 .event/or E_0x15376bd90/0, E_0x15376bd90/1;
L_0x1537730a0 .part v0x153772ad0_0, 26, 6;
L_0x153774090 .part v0x153772ad0_0, 21, 5;
L_0x153774130 .part v0x153772ad0_0, 16, 5;
L_0x153774290 .part v0x153772ad0_0, 11, 5;
L_0x153774330 .part v0x153772ad0_0, 16, 5;
L_0x1537743d0 .functor MUXZ 5, L_0x153774330, L_0x153774290, L_0x1537737c0, C4<>;
L_0x1537744f0 .functor MUXZ 32, v0x15376c3b0_0, v0x1537727b0_0, L_0x1537739e0, C4<>;
L_0x153774d10 .part v0x153772ad0_0, 0, 6;
L_0x153774ea0 .part v0x153772ad0_0, 0, 16;
L_0x153775090 .concat [ 16 16 0 0], L_0x153774ea0, L_0x158078208;
L_0x153775130 .functor MUXZ 32, L_0x153774bb0, L_0x153775090, L_0x1537738b0, C4<>;
L_0x153775480 .arith/sum 32, v0x15376e0a0_0, L_0x158078298;
L_0x153775580 .concat [ 6 26 0 0], L_0x1537730a0, L_0x1580782e0;
L_0x1537756d0 .cmp/eq 32, L_0x153775580, L_0x158078328;
L_0x1537757b0 .concat [ 6 26 0 0], L_0x1537730a0, L_0x158078370;
L_0x153775950 .cmp/eq 32, L_0x1537757b0, L_0x1580783b8;
L_0x153775b20 .concat [ 6 26 0 0], L_0x1537730a0, L_0x158078400;
L_0x153775c90 .cmp/eq 32, L_0x153775b20, L_0x158078448;
L_0x153775d30 .concat [ 6 26 0 0], L_0x153774d10, L_0x158078490;
L_0x153775fb0 .cmp/eq 32, L_0x153775d30, L_0x1580784d8;
L_0x153776050 .concat [ 6 26 0 0], L_0x153774d10, L_0x158078520;
L_0x153775dd0 .cmp/eq 32, L_0x153776050, L_0x158078568;
S_0x15376be00 .scope module, "cpu_alu" "alu" 6 114, 7 1 0, S_0x15376ba50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x158078250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15376c0d0_0 .net/2u *"_ivl_0", 31 0, L_0x158078250;  1 drivers
v0x15376c190_0 .net "control", 3 0, v0x15376c800_0;  alias, 1 drivers
v0x15376c240_0 .net "op1", 31 0, L_0x153774df0;  alias, 1 drivers
v0x15376c300_0 .net "op2", 31 0, L_0x153775130;  alias, 1 drivers
v0x15376c3b0_0 .var "result", 31 0;
v0x15376c4a0_0 .net "z_flag", 0 0, L_0x153775360;  alias, 1 drivers
E_0x15376c070 .event edge, v0x15376c300_0, v0x15376c240_0, v0x15376c190_0;
L_0x153775360 .cmp/eq 32, v0x15376c3b0_0, L_0x158078250;
S_0x15376c5c0 .scope module, "cpu_alu_control" "alu_control" 6 99, 8 1 0, S_0x15376ba50;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x15376c800_0 .var "alu_control_out", 3 0;
v0x15376c8c0_0 .net "alu_fcode", 5 0, L_0x153774d10;  alias, 1 drivers
v0x15376c960_0 .net "alu_opcode", 1 0, L_0x153773eb0;  alias, 1 drivers
E_0x15376c7d0 .event edge, v0x15376c960_0, v0x15376c8c0_0;
S_0x15376ca70 .scope module, "cpu_control" "control" 6 42, 9 1 0, S_0x15376ba50;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x1537737c0 .functor BUFZ 1, L_0x1537732f0, C4<0>, C4<0>, C4<0>;
L_0x1537738b0 .functor OR 1, L_0x153773410, L_0x153773570, C4<0>, C4<0>;
L_0x1537739e0 .functor BUFZ 1, L_0x153773410, C4<0>, C4<0>, C4<0>;
L_0x153773a90 .functor BUFZ 1, L_0x153773410, C4<0>, C4<0>, C4<0>;
L_0x153773bc0 .functor BUFZ 1, L_0x153773410, C4<0>, C4<0>, C4<0>;
L_0x153773c60 .functor BUFZ 1, L_0x153773570, C4<0>, C4<0>, C4<0>;
L_0x153773d10 .functor BUFZ 1, L_0x1537736b0, C4<0>, C4<0>, C4<0>;
L_0x153773e40 .functor BUFZ 1, L_0x1537732f0, C4<0>, C4<0>, C4<0>;
L_0x153773f90 .functor BUFZ 1, L_0x1537736b0, C4<0>, C4<0>, C4<0>;
v0x15376cd70_0 .net *"_ivl_0", 31 0, L_0x1537731c0;  1 drivers
L_0x1580780e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x15376ce20_0 .net/2u *"_ivl_12", 5 0, L_0x1580780e8;  1 drivers
L_0x158078130 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x15376ced0_0 .net/2u *"_ivl_16", 5 0, L_0x158078130;  1 drivers
L_0x158078010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15376cf90_0 .net *"_ivl_3", 25 0, L_0x158078010;  1 drivers
v0x15376d040_0 .net *"_ivl_37", 0 0, L_0x153773e40;  1 drivers
L_0x158078058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15376d130_0 .net/2u *"_ivl_4", 31 0, L_0x158078058;  1 drivers
v0x15376d1e0_0 .net *"_ivl_42", 0 0, L_0x153773f90;  1 drivers
L_0x1580780a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x15376d290_0 .net/2u *"_ivl_8", 5 0, L_0x1580780a0;  1 drivers
v0x15376d340_0 .net "alu_op", 1 0, L_0x153773eb0;  alias, 1 drivers
v0x15376d470_0 .net "alu_src", 0 0, L_0x1537738b0;  alias, 1 drivers
v0x15376d500_0 .net "beq", 0 0, L_0x1537736b0;  1 drivers
v0x15376d590_0 .net "branch", 0 0, L_0x153773d10;  alias, 1 drivers
v0x15376d620_0 .net "instr_opcode", 5 0, L_0x1537730a0;  alias, 1 drivers
v0x15376d6b0_0 .var "jump", 0 0;
v0x15376d740_0 .net "lw", 0 0, L_0x153773410;  1 drivers
v0x15376d7e0_0 .net "mem_read", 0 0, L_0x153773bc0;  alias, 1 drivers
v0x15376d880_0 .net "mem_to_reg", 0 0, L_0x1537739e0;  alias, 1 drivers
v0x15376da20_0 .net "mem_write", 0 0, L_0x153773c60;  alias, 1 drivers
v0x15376dac0_0 .net "r_format", 0 0, L_0x1537732f0;  1 drivers
v0x15376db60_0 .net "reg_dst", 0 0, L_0x1537737c0;  alias, 1 drivers
v0x15376dc00_0 .net "reg_write", 0 0, L_0x153773a90;  alias, 1 drivers
v0x15376dca0_0 .net "sw", 0 0, L_0x153773570;  1 drivers
L_0x1537731c0 .concat [ 6 26 0 0], L_0x1537730a0, L_0x158078010;
L_0x1537732f0 .cmp/eq 32, L_0x1537731c0, L_0x158078058;
L_0x153773410 .cmp/eq 6, L_0x1537730a0, L_0x1580780a0;
L_0x153773570 .cmp/eq 6, L_0x1537730a0, L_0x1580780e8;
L_0x1537736b0 .cmp/eq 6, L_0x1537730a0, L_0x158078130;
L_0x153773eb0 .concat8 [ 1 1 0 0], L_0x153773f90, L_0x153773e40;
S_0x15376de30 .scope module, "cpu_pc" "pc" 6 151, 10 1 0, S_0x15376ba50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x15376dff0_0 .net "clk", 0 0, v0x153772530_0;  alias, 1 drivers
v0x15376e0a0_0 .var "curr_addr", 31 0;
v0x15376e150_0 .net "next_addr", 31 0, v0x153771ca0_0;  1 drivers
v0x15376e210_0 .net "reset", 0 0, v0x153772c30_0;  alias, 1 drivers
E_0x15376dfa0 .event posedge, v0x15376dff0_0;
S_0x15376e310 .scope module, "register" "regfile" 6 73, 11 1 0, S_0x15376ba50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x153774900 .functor BUFZ 32, L_0x153774740, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x153774bb0 .functor BUFZ 32, L_0x1537749f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15376efd0_12 .array/port v0x15376efd0, 12;
L_0x153774ca0 .functor BUFZ 32, v0x15376efd0_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15376e680_0 .net *"_ivl_0", 31 0, L_0x153774740;  1 drivers
v0x15376e720_0 .net *"_ivl_10", 6 0, L_0x153774a90;  1 drivers
L_0x1580781c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15376e7c0_0 .net *"_ivl_13", 1 0, L_0x1580781c0;  1 drivers
v0x15376e870_0 .net *"_ivl_2", 6 0, L_0x1537747e0;  1 drivers
L_0x158078178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15376e920_0 .net *"_ivl_5", 1 0, L_0x158078178;  1 drivers
v0x15376ea10_0 .net *"_ivl_8", 31 0, L_0x1537749f0;  1 drivers
v0x15376eac0_0 .net "r_clk", 0 0, v0x153772530_0;  alias, 1 drivers
v0x15376eb50_0 .net "r_clk_enable", 0 0, v0x1537725c0_0;  alias, 1 drivers
v0x15376ebe0_0 .net "read_data1", 31 0, L_0x153774900;  alias, 1 drivers
v0x15376ed10_0 .net "read_data2", 31 0, L_0x153774bb0;  alias, 1 drivers
v0x15376edc0_0 .net "read_reg1", 4 0, L_0x153774090;  alias, 1 drivers
v0x15376ee70_0 .net "read_reg2", 4 0, L_0x153774130;  alias, 1 drivers
v0x15376ef20_0 .net "register_v0", 31 0, L_0x153774ca0;  alias, 1 drivers
v0x15376efd0 .array "registers", 0 31, 31 0;
v0x15376f370_0 .net "reset", 0 0, v0x153772c30_0;  alias, 1 drivers
v0x15376f420_0 .net "write_control", 0 0, L_0x153774690;  alias, 1 drivers
v0x15376f4b0_0 .net "write_data", 31 0, L_0x1537744f0;  alias, 1 drivers
v0x15376f640_0 .net "write_reg", 4 0, L_0x1537743d0;  alias, 1 drivers
L_0x153774740 .array/port v0x15376efd0, L_0x1537747e0;
L_0x1537747e0 .concat [ 5 2 0 0], L_0x153774090, L_0x158078178;
L_0x1537749f0 .array/port v0x15376efd0, L_0x153774a90;
L_0x153774a90 .concat [ 5 2 0 0], L_0x153774130, L_0x1580781c0;
    .scope S_0x15375f5b0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15376b200_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x15376b200_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x15376b200_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376b2b0, 0, 4;
    %load/vec4 v0x15376b200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15376b200_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x15375f5b0;
T_1 ;
    %wait E_0x1537478f0;
    %load/vec4 v0x15376b0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x15376b150_0;
    %ix/getv 3, v0x15376ae80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376b2b0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x153747680;
T_2 ;
    %fork t_1, S_0x15376b440;
    %jmp t_0;
    .scope S_0x15376b440;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15376b600_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x15376b600_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x15376b600_0;
    %store/vec4a v0x15376b940, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15376b600_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x15376b600_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376b940, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376b940, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376b940, 4, 0;
    %end;
    .scope S_0x153747680;
t_0 %join;
    %end;
    .thread T_2;
    .scope S_0x15376e310;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376efd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376efd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376efd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376efd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376efd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376efd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376efd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376efd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376efd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376efd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376efd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376efd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376efd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376efd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376efd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376efd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376efd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376efd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376efd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376efd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376efd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376efd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376efd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376efd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376efd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376efd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376efd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376efd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376efd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376efd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376efd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376efd0, 4, 0;
    %end;
    .thread T_3;
    .scope S_0x15376e310;
T_4 ;
    %wait E_0x15376dfa0;
    %load/vec4 v0x15376f370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376efd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376efd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376efd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376efd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376efd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376efd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376efd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376efd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376efd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376efd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376efd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376efd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376efd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376efd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376efd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376efd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376efd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376efd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376efd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376efd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376efd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376efd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376efd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376efd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376efd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376efd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376efd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376efd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376efd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376efd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376efd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376efd0, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x15376eb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x15376f420_0;
    %load/vec4 v0x15376f640_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x15376f4b0_0;
    %load/vec4 v0x15376f640_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376efd0, 0, 4;
T_4.4 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x15376c5c0;
T_5 ;
    %wait E_0x15376c7d0;
    %load/vec4 v0x15376c960_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x15376c800_0, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x15376c960_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x15376c800_0, 0, 4;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x15376c960_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x15376c8c0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %jmp T_5.11;
T_5.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x15376c800_0, 0, 4;
    %jmp T_5.11;
T_5.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x15376c800_0, 0, 4;
    %jmp T_5.11;
T_5.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x15376c800_0, 0, 4;
    %jmp T_5.11;
T_5.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x15376c800_0, 0, 4;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x15376c800_0, 0, 4;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x15376be00;
T_6 ;
    %wait E_0x15376c070;
    %load/vec4 v0x15376c190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x15376c3b0_0, 0;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v0x15376c240_0;
    %load/vec4 v0x15376c300_0;
    %and;
    %assign/vec4 v0x15376c3b0_0, 0;
    %jmp T_6.7;
T_6.1 ;
    %load/vec4 v0x15376c240_0;
    %load/vec4 v0x15376c300_0;
    %or;
    %assign/vec4 v0x15376c3b0_0, 0;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v0x15376c240_0;
    %load/vec4 v0x15376c300_0;
    %add;
    %assign/vec4 v0x15376c3b0_0, 0;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v0x15376c240_0;
    %load/vec4 v0x15376c300_0;
    %sub;
    %assign/vec4 v0x15376c3b0_0, 0;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v0x15376c240_0;
    %load/vec4 v0x15376c300_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %assign/vec4 v0x15376c3b0_0, 0;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v0x15376c240_0;
    %load/vec4 v0x15376c300_0;
    %or;
    %inv;
    %assign/vec4 v0x15376c3b0_0, 0;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x15376de30;
T_7 ;
    %wait E_0x15376dfa0;
    %load/vec4 v0x15376e210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x15376e0a0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x15376e150_0;
    %assign/vec4 v0x15376e0a0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x15376ba50;
T_8 ;
    %pushi/vec4 10, 0, 32;
T_8.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.1, 5;
    %jmp/1 T_8.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x15376dfa0;
    %delay 1, 0;
    %vpi_call/w 6 26 "$display", "mem_to_reg=%b, instr_readdate=%b, reg_write_data=%b, clk_enable=%b, reg_write_index=%b, reg_write_enable=%b", v0x153771b40_0, v0x1537718b0_0, v0x153772200_0, v0x153771260_0, v0x153772360_0, v0x1537722b0_0 {0 0 0};
    %jmp T_8.0;
T_8.1 ;
    %pop/vec4 1;
    %end;
    .thread T_8;
    .scope S_0x15376ba50;
T_9 ;
    %wait E_0x15376bd90;
    %load/vec4 v0x1537710e0_0;
    %load/vec4 v0x153771050_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1537713a0_0;
    %load/vec4 v0x153771d50_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x153771ca0_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x153771950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x1537713a0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x1537718b0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x153771ca0_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x1537719f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x153771de0_0;
    %store/vec4 v0x153771ca0_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x1537713a0_0;
    %store/vec4 v0x153771ca0_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x153757ea0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x153772530_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1000, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x153772530_0;
    %inv;
    %store/vec4 v0x153772530_0, 0, 1;
    %delay 1, 0;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %end;
    .thread T_10;
    .scope S_0x153757ea0;
T_11 ;
    %delay 1, 0;
    %pushi/vec4 2160590952, 0, 32;
    %store/vec4 v0x153772ad0_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x1537727b0_0, 0, 32;
    %delay 2, 0;
    %load/vec4 v0x153772840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 5 44 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_11.1 ;
    %load/vec4 v0x1537726e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 5 45 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_11.3 ;
    %load/vec4 v0x153772650_0;
    %cmpi/e 100, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %jmp T_11.5;
T_11.4 ;
    %vpi_call/w 5 46 "$fatal", 32'sb00000000000000000000000000000001, "address from memory being loaded, incorrect" {0 0 0};
T_11.5 ;
    %delay 2, 0;
    %pushi/vec4 2886205440, 0, 32;
    %store/vec4 v0x153772ad0_0, 0, 32;
    %load/vec4 v0x1537728f0_0;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %jmp T_11.7;
T_11.6 ;
    %vpi_call/w 5 51 "$fatal", 32'sb00000000000000000000000000000001, "incorrect value loaded to register" {0 0 0};
T_11.7 ;
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/lw_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
