// Seed: 4247928155
module module_0;
  uwire id_2 = 1 << -1;
  assign id_1 = id_2;
  assign module_1.type_2 = 0;
  assign id_1 = id_1;
  assign module_2.type_19 = 0;
endmodule
program module_1 (
    output logic id_0,
    input  tri0  id_1,
    input  wand  id_2,
    input  wire  id_3
);
  always_latch id_0 <= 1 - "";
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wire id_0,
    input tri id_1,
    output supply0 id_2,
    output wand id_3,
    input supply1 id_4,
    input tri1 id_5,
    input tri0 id_6,
    input wor id_7
);
  tri id_9 = id_0;
  id_10(
      .id_0(!id_5),
      .id_1(-1),
      .id_2(id_9),
      .id_3(1),
      .id_4(id_1),
      .id_5(),
      .id_6(id_6),
      .id_7(-1),
      .id_8(id_0)
  );
  wand id_11;
  assign id_9 = -1;
  logic [7:0][1] id_12;
  assign id_11 = (1);
  wire id_13, id_14, id_15, id_16, id_17, id_18;
  module_0 modCall_1 ();
endmodule
