#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Oct 29 20:27:21 2020
# Process ID: 1328
# Current directory: C:/Users/Eastonco/Documents/EE214/assignment7.3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1760 C:\Users\Eastonco\Documents\EE214\assignment7.3\assignment 7.3.xpr
# Log file: C:/Users/Eastonco/Documents/EE214/assignment7.3/vivado.log
# Journal file: C:/Users/Eastonco/Documents/EE214/assignment7.3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Eastonco/Documents/EE214/assignment7.3/assignment 7.3.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Eastonco/Documents/EE214/assignment 7.3' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1029.254 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Eastonco/Documents/EE214/assignment7.3/assignment 7.3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dlatchtestbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Eastonco/Documents/EE214/assignment7.3/assignment 7.3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dlatchtestbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Eastonco/Documents/EE214/assignment7.3/assignment 7.3.srcs/sources_1/new/dlatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dlatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Eastonco/Documents/EE214/assignment7.3/assignment 7.3.srcs/sim_1/new/DlatchTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dlatchtestbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Eastonco/Documents/EE214/assignment7.3/assignment 7.3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Eastonco/Documents/EE214/assignment7.3/assignment 7.3.sim/sim_1/behav/xsim'
"xelab -wto c19dc5b1ba8e4d519d3af6c3767a9b5a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot dlatchtestbench_behav xil_defaultlib.dlatchtestbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto c19dc5b1ba8e4d519d3af6c3767a9b5a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot dlatchtestbench_behav xil_defaultlib.dlatchtestbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Eastonco/Documents/EE214/assignment7.3/assignment 7.3.srcs/sources_1/new/dlatch.v" Line 1. Module dlatch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Eastonco/Documents/EE214/assignment7.3/assignment 7.3.srcs/sources_1/new/dlatch.v" Line 1. Module dlatch doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dlatch
Compiling module xil_defaultlib.dlatchtestbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot dlatchtestbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Eastonco/Documents/EE214/assignment7.3/assignment 7.3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dlatchtestbench_behav -key {Behavioral:sim_1:Functional:dlatchtestbench} -tclbatch {dlatchtestbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source dlatchtestbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 900 ns : File "C:/Users/Eastonco/Documents/EE214/assignment7.3/assignment 7.3.srcs/sim_1/new/DlatchTest.v" Line 30
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1029.254 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dlatchtestbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1029.254 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1029.254 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Eastonco/Documents/EE214/assignment7.3/assignment 7.3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dlatchtestbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Eastonco/Documents/EE214/assignment7.3/assignment 7.3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dlatchtestbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Eastonco/Documents/EE214/assignment7.3/assignment 7.3.srcs/sources_1/new/dlatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dlatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Eastonco/Documents/EE214/assignment7.3/assignment 7.3.srcs/sim_1/new/DlatchTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dlatchtestbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Eastonco/Documents/EE214/assignment7.3/assignment 7.3.sim/sim_1/behav/xsim'
"xelab -wto c19dc5b1ba8e4d519d3af6c3767a9b5a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot dlatchtestbench_behav xil_defaultlib.dlatchtestbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto c19dc5b1ba8e4d519d3af6c3767a9b5a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot dlatchtestbench_behav xil_defaultlib.dlatchtestbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Eastonco/Documents/EE214/assignment7.3/assignment 7.3.srcs/sources_1/new/dlatch.v" Line 1. Module dlatch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Eastonco/Documents/EE214/assignment7.3/assignment 7.3.srcs/sources_1/new/dlatch.v" Line 1. Module dlatch doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dlatch
Compiling module xil_defaultlib.dlatchtestbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot dlatchtestbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Eastonco/Documents/EE214/assignment7.3/assignment 7.3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dlatchtestbench_behav -key {Behavioral:sim_1:Functional:dlatchtestbench} -tclbatch {dlatchtestbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source dlatchtestbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 1 us : File "C:/Users/Eastonco/Documents/EE214/assignment7.3/assignment 7.3.srcs/sim_1/new/DlatchTest.v" Line 31
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dlatchtestbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1029.254 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 29 20:31:59 2020...
