#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x18a6020 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x18a61b0 .scope module, "tb" "tb" 3 27;
 .timescale -12 -12;
L_0x18a4190 .functor NOT 1, L_0x18d4cf0, C4<0>, C4<0>, C4<0>;
L_0x18b1860 .functor XOR 32, L_0x18d4980, L_0x18d4a40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x18a4a50 .functor XOR 32, L_0x18b1860, L_0x18d4b80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x18d36f0_0 .net *"_ivl_10", 31 0, L_0x18d4b80;  1 drivers
v0x18d37f0_0 .net *"_ivl_12", 31 0, L_0x18a4a50;  1 drivers
v0x18d38d0_0 .net *"_ivl_2", 31 0, L_0x18d48e0;  1 drivers
v0x18d3990_0 .net *"_ivl_4", 31 0, L_0x18d4980;  1 drivers
v0x18d3a70_0 .net *"_ivl_6", 31 0, L_0x18d4a40;  1 drivers
v0x18d3ba0_0 .net *"_ivl_8", 31 0, L_0x18b1860;  1 drivers
v0x18d3c80_0 .var "clk", 0 0;
v0x18d3d20_0 .net "in", 7 0, v0x18d2f30_0;  1 drivers
v0x18d3dc0_0 .net "out_dut", 31 0, v0x18d33b0_0;  1 drivers
v0x18d3e80_0 .net "out_ref", 31 0, L_0x18d4840;  1 drivers
v0x18d3f20_0 .var/2u "stats1", 159 0;
v0x18d3fe0_0 .var/2u "strobe", 0 0;
v0x18d40a0_0 .net "tb_match", 0 0, L_0x18d4cf0;  1 drivers
v0x18d4160_0 .net "tb_mismatch", 0 0, L_0x18a4190;  1 drivers
L_0x18d48e0 .concat [ 32 0 0 0], L_0x18d4840;
L_0x18d4980 .concat [ 32 0 0 0], L_0x18d4840;
L_0x18d4a40 .concat [ 32 0 0 0], v0x18d33b0_0;
L_0x18d4b80 .concat [ 32 0 0 0], L_0x18d4840;
L_0x18d4cf0 .cmp/eeq 32, L_0x18d48e0, L_0x18a4a50;
S_0x18b0d80 .scope module, "good1" "reference_module" 3 66, 3 4 0, S_0x18a61b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 32 "out";
v0x18a4400_0 .net *"_ivl_1", 0 0, L_0x18d42a0;  1 drivers
v0x18a44a0_0 .net *"_ivl_2", 23 0, L_0x18d4400;  1 drivers
v0x18d29e0_0 .net "in", 7 0, v0x18d2f30_0;  alias, 1 drivers
v0x18d2aa0_0 .net "out", 31 0, L_0x18d4840;  alias, 1 drivers
L_0x18d42a0 .part v0x18d2f30_0, 7, 1;
LS_0x18d4400_0_0 .concat [ 1 1 1 1], L_0x18d42a0, L_0x18d42a0, L_0x18d42a0, L_0x18d42a0;
LS_0x18d4400_0_4 .concat [ 1 1 1 1], L_0x18d42a0, L_0x18d42a0, L_0x18d42a0, L_0x18d42a0;
LS_0x18d4400_0_8 .concat [ 1 1 1 1], L_0x18d42a0, L_0x18d42a0, L_0x18d42a0, L_0x18d42a0;
LS_0x18d4400_0_12 .concat [ 1 1 1 1], L_0x18d42a0, L_0x18d42a0, L_0x18d42a0, L_0x18d42a0;
LS_0x18d4400_0_16 .concat [ 1 1 1 1], L_0x18d42a0, L_0x18d42a0, L_0x18d42a0, L_0x18d42a0;
LS_0x18d4400_0_20 .concat [ 1 1 1 1], L_0x18d42a0, L_0x18d42a0, L_0x18d42a0, L_0x18d42a0;
LS_0x18d4400_1_0 .concat [ 4 4 4 4], LS_0x18d4400_0_0, LS_0x18d4400_0_4, LS_0x18d4400_0_8, LS_0x18d4400_0_12;
LS_0x18d4400_1_4 .concat [ 4 4 0 0], LS_0x18d4400_0_16, LS_0x18d4400_0_20;
L_0x18d4400 .concat [ 16 8 0 0], LS_0x18d4400_1_0, LS_0x18d4400_1_4;
L_0x18d4840 .concat [ 8 24 0 0], v0x18d2f30_0, L_0x18d4400;
S_0x18d2be0 .scope module, "stim1" "stimulus_gen" 3 62, 3 14 0, S_0x18a61b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "in";
v0x18d2e50_0 .net "clk", 0 0, v0x18d3c80_0;  1 drivers
v0x18d2f30_0 .var "in", 7 0;
E_0x18af2b0/0 .event negedge, v0x18d2e50_0;
E_0x18af2b0/1 .event posedge, v0x18d2e50_0;
E_0x18af2b0 .event/or E_0x18af2b0/0, E_0x18af2b0/1;
S_0x18d3030 .scope module, "top_module1" "top_module" 3 70, 4 1 0, S_0x18a61b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 32 "out";
v0x18d3280_0 .net "in", 7 0, v0x18d2f30_0;  alias, 1 drivers
v0x18d33b0_0 .var "out", 31 0;
E_0x18aef20 .event anyedge, v0x18d29e0_0;
S_0x18d34f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 76, 3 76 0, S_0x18a61b0;
 .timescale -12 -12;
E_0x18af2f0 .event anyedge, v0x18d3fe0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18d3fe0_0;
    %nor/r;
    %assign/vec4 v0x18d3fe0_0, 0;
    %wait E_0x18af2f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18d2be0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18af2b0;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0x18d2f30_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 22 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x18d3030;
T_2 ;
    %wait E_0x18aef20;
    %load/vec4 v0x18d3280_0;
    %replicate 24;
    %load/vec4 v0x18d3280_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x18d33b0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x18a61b0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18d3c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18d3fe0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x18a61b0;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x18d3c80_0;
    %inv;
    %store/vec4 v0x18d3c80_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x18a61b0;
T_5 ;
    %vpi_call/w 3 54 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 55 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18d2e50_0, v0x18d4160_0, v0x18d3d20_0, v0x18d3e80_0, v0x18d3dc0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x18a61b0;
T_6 ;
    %load/vec4 v0x18d3f20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x18d3f20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18d3f20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 85 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 86 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_6.1 ;
    %load/vec4 v0x18d3f20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18d3f20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 88 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 89 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18d3f20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18d3f20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 90 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x18a61b0;
T_7 ;
    %wait E_0x18af2b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18d3f20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d3f20_0, 4, 32;
    %load/vec4 v0x18d40a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x18d3f20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 101 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d3f20_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18d3f20_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d3f20_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x18d3e80_0;
    %load/vec4 v0x18d3e80_0;
    %load/vec4 v0x18d3dc0_0;
    %xor;
    %load/vec4 v0x18d3e80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x18d3f20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 105 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d3f20_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x18d3f20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d3f20_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/vector4/vector4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/machine/vector4/iter1/response3/top_module.sv";
