##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for DEBUG_UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. DEBUG_UART_IntClock:R)
		5.2::Critical Path Report for (DEBUG_UART_IntClock:R vs. DEBUG_UART_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 6
Clock: CyBUS_CLK            | Frequency: 60.10 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK         | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT            | N/A                   | Target: 24.00 MHz  | 
Clock: DEBUG_UART_IntClock  | Frequency: 54.85 MHz  | Target: 0.46 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock         Capture Clock        Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------  -------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK            DEBUG_UART_IntClock  41666.7          25029       N/A              N/A         N/A              N/A         N/A              N/A         
DEBUG_UART_IntClock  DEBUG_UART_IntClock  2.16667e+006     2148436     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name    Clock to Out  Clock Name:Phase       
-----------  ------------  ---------------------  
Tx_1(0)_PAD  33467         DEBUG_UART_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 60.10 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \DEBUG_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \DEBUG_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25029p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. DEBUG_UART_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13168
-------------------------------------   ----- 
End-of-path arrival time (ps)           13168
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell7             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                    iocell7         2009   2009  25029  RISE       1
\DEBUG_UART:BUART:rx_postpoll\/main_1         macrocell6      5579   7588  25029  RISE       1
\DEBUG_UART:BUART:rx_postpoll\/q              macrocell6      3350  10938  25029  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2230  13168  25029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for DEBUG_UART_IntClock
*************************************************
Clock: DEBUG_UART_IntClock
Frequency: 54.85 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \DEBUG_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \DEBUG_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 2148436p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12871
-------------------------------------   ----- 
End-of-path arrival time (ps)           12871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_ctrl_mark_last\/q     macrocell14   1250   1250  2148436  RISE       1
\DEBUG_UART:BUART:rx_counter_load\/main_0  macrocell5    5959   7209  2148436  RISE       1
\DEBUG_UART:BUART:rx_counter_load\/q       macrocell5    3350  10559  2148436  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/load   count7cell    2312  12871  2148436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. DEBUG_UART_IntClock:R)
*********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \DEBUG_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \DEBUG_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25029p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. DEBUG_UART_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13168
-------------------------------------   ----- 
End-of-path arrival time (ps)           13168
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell7             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                    iocell7         2009   2009  25029  RISE       1
\DEBUG_UART:BUART:rx_postpoll\/main_1         macrocell6      5579   7588  25029  RISE       1
\DEBUG_UART:BUART:rx_postpoll\/q              macrocell6      3350  10938  25029  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2230  13168  25029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (DEBUG_UART_IntClock:R vs. DEBUG_UART_IntClock:R)
*******************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \DEBUG_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \DEBUG_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 2148436p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12871
-------------------------------------   ----- 
End-of-path arrival time (ps)           12871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_ctrl_mark_last\/q     macrocell14   1250   1250  2148436  RISE       1
\DEBUG_UART:BUART:rx_counter_load\/main_0  macrocell5    5959   7209  2148436  RISE       1
\DEBUG_UART:BUART:rx_counter_load\/q       macrocell5    3350  10559  2148436  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/load   count7cell    2312  12871  2148436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \DEBUG_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \DEBUG_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25029p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. DEBUG_UART_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13168
-------------------------------------   ----- 
End-of-path arrival time (ps)           13168
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell7             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                    iocell7         2009   2009  25029  RISE       1
\DEBUG_UART:BUART:rx_postpoll\/main_1         macrocell6      5579   7588  25029  RISE       1
\DEBUG_UART:BUART:rx_postpoll\/q              macrocell6      3350  10938  25029  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2230  13168  25029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \DEBUG_UART:BUART:rx_state_2\/main_8
Capture Clock  : \DEBUG_UART:BUART:rx_state_2\/clock_0
Path slack     : 29688p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. DEBUG_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8469
-------------------------------------   ---- 
End-of-path arrival time (ps)           8469
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell7             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                            iocell7       2009   2009  25029  RISE       1
\DEBUG_UART:BUART:rx_state_2\/main_8  macrocell18   6460   8469  29688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \DEBUG_UART:BUART:pollcount_1\/main_3
Capture Clock  : \DEBUG_UART:BUART:pollcount_1\/clock_0
Path slack     : 30535p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. DEBUG_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7622
-------------------------------------   ---- 
End-of-path arrival time (ps)           7622
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell7             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                             iocell7       2009   2009  25029  RISE       1
\DEBUG_UART:BUART:pollcount_1\/main_3  macrocell21   5613   7622  30535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_1\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \DEBUG_UART:BUART:rx_last\/main_0
Capture Clock  : \DEBUG_UART:BUART:rx_last\/clock_0
Path slack     : 30535p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. DEBUG_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7622
-------------------------------------   ---- 
End-of-path arrival time (ps)           7622
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell7             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell7       2009   2009  25029  RISE       1
\DEBUG_UART:BUART:rx_last\/main_0  macrocell24   5613   7622  30535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_last\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \DEBUG_UART:BUART:rx_state_0\/main_9
Capture Clock  : \DEBUG_UART:BUART:rx_state_0\/clock_0
Path slack     : 30569p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. DEBUG_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7588
-------------------------------------   ---- 
End-of-path arrival time (ps)           7588
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell7             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                            iocell7       2009   2009  25029  RISE       1
\DEBUG_UART:BUART:rx_state_0\/main_9  macrocell15   5579   7588  30569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \DEBUG_UART:BUART:pollcount_0\/main_2
Capture Clock  : \DEBUG_UART:BUART:pollcount_0\/clock_0
Path slack     : 30569p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. DEBUG_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7588
-------------------------------------   ---- 
End-of-path arrival time (ps)           7588
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell7             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                             iocell7       2009   2009  25029  RISE       1
\DEBUG_UART:BUART:pollcount_0\/main_2  macrocell22   5579   7588  30569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_0\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \DEBUG_UART:BUART:rx_status_3\/main_6
Capture Clock  : \DEBUG_UART:BUART:rx_status_3\/clock_0
Path slack     : 30569p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. DEBUG_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7588
-------------------------------------   ---- 
End-of-path arrival time (ps)           7588
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell7             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                             iocell7       2009   2009  25029  RISE       1
\DEBUG_UART:BUART:rx_status_3\/main_6  macrocell23   5579   7588  30569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_status_3\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \DEBUG_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \DEBUG_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 2148436p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12871
-------------------------------------   ----- 
End-of-path arrival time (ps)           12871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_ctrl_mark_last\/q     macrocell14   1250   1250  2148436  RISE       1
\DEBUG_UART:BUART:rx_counter_load\/main_0  macrocell5    5959   7209  2148436  RISE       1
\DEBUG_UART:BUART:rx_counter_load\/q       macrocell5    3350  10559  2148436  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/load   count7cell    2312  12871  2148436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_0\/q
Path End       : \DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2150003p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10474
-------------------------------------   ----- 
End-of-path arrival time (ps)           10474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_0\/q                      macrocell11     1250   1250  2150003  RISE       1
\DEBUG_UART:BUART:counter_load_not\/main_1           macrocell2      3641   4891  2150003  RISE       1
\DEBUG_UART:BUART:counter_load_not\/q                macrocell2      3350   8241  2150003  RISE       1
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2232  10474  2150003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \DEBUG_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \DEBUG_UART:BUART:sRX:RxSts\/clock
Path slack     : 2151078p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15089
-------------------------------------   ----- 
End-of-path arrival time (ps)           15089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  2151078  RISE       1
\DEBUG_UART:BUART:rx_status_4\/main_1                 macrocell7      2243   5823  2151078  RISE       1
\DEBUG_UART:BUART:rx_status_4\/q                      macrocell7      3350   9173  2151078  RISE       1
\DEBUG_UART:BUART:sRX:RxSts\/status_4                 statusicell2    5916  15089  2151078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \DEBUG_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \DEBUG_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2152416p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8240
-------------------------------------   ---- 
End-of-path arrival time (ps)           8240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_ctrl_mark_last\/q         macrocell14     1250   1250  2148436  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   6990   8240  2152416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \DEBUG_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \DEBUG_UART:BUART:sTX:TxSts\/clock
Path slack     : 2152725p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13442
-------------------------------------   ----- 
End-of-path arrival time (ps)           13442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2152725  RISE       1
\DEBUG_UART:BUART:tx_status_0\/main_3                 macrocell3      2313   5893  2152725  RISE       1
\DEBUG_UART:BUART:tx_status_0\/q                      macrocell3      3350   9243  2152725  RISE       1
\DEBUG_UART:BUART:sTX:TxSts\/status_0                 statusicell1    4199  13442  2152725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:TxSts\/clock                         statusicell1        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_0\/q
Path End       : \DEBUG_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \DEBUG_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2154903p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5754
-------------------------------------   ---- 
End-of-path arrival time (ps)           5754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_0\/q                macrocell15     1250   1250  2151630  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   4504   5754  2154903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \DEBUG_UART:BUART:rx_status_3\/main_0
Capture Clock  : \DEBUG_UART:BUART:rx_status_3\/clock_0
Path slack     : 2154911p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8246
-------------------------------------   ---- 
End-of-path arrival time (ps)           8246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  2148436  RISE       1
\DEBUG_UART:BUART:rx_status_3\/main_0   macrocell23   6996   8246  2154911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_status_3\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_3\/q
Path End       : \DEBUG_UART:BUART:rx_status_3\/main_3
Capture Clock  : \DEBUG_UART:BUART:rx_status_3\/clock_0
Path slack     : 2155168p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7989
-------------------------------------   ---- 
End-of-path arrival time (ps)           7989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_3\/q        macrocell17   1250   1250  2149776  RISE       1
\DEBUG_UART:BUART:rx_status_3\/main_3  macrocell23   6739   7989  2155168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_status_3\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_bitclk_enable\/q
Path End       : \DEBUG_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \DEBUG_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155416p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5241
-------------------------------------   ---- 
End-of-path arrival time (ps)           5241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_bitclk_enable\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_bitclk_enable\/q          macrocell19     1250   1250  2155416  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3991   5241  2155416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \DEBUG_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \DEBUG_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155553p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5104
-------------------------------------   ---- 
End-of-path arrival time (ps)           5104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2151884  RISE       1
\DEBUG_UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   4914   5104  2155553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_1\/q
Path End       : \DEBUG_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \DEBUG_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155632p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5025
-------------------------------------   ---- 
End-of-path arrival time (ps)           5025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_1\/q                macrocell10     1250   1250  2150969  RISE       1
\DEBUG_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3775   5025  2155632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \DEBUG_UART:BUART:txn\/main_3
Capture Clock  : \DEBUG_UART:BUART:txn\/clock_0
Path slack     : 2155892p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7264
-------------------------------------   ---- 
End-of-path arrival time (ps)           7264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  2155892  RISE       1
\DEBUG_UART:BUART:txn\/main_3                macrocell9      2894   7264  2155892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:txn\/clock_0                             macrocell9          0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \DEBUG_UART:BUART:rx_state_0\/main_0
Capture Clock  : \DEBUG_UART:BUART:rx_state_0\/clock_0
Path slack     : 2155948p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7209
-------------------------------------   ---- 
End-of-path arrival time (ps)           7209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  2148436  RISE       1
\DEBUG_UART:BUART:rx_state_0\/main_0    macrocell15   5959   7209  2155948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \DEBUG_UART:BUART:rx_state_3\/main_0
Capture Clock  : \DEBUG_UART:BUART:rx_state_3\/clock_0
Path slack     : 2155948p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7209
-------------------------------------   ---- 
End-of-path arrival time (ps)           7209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  2148436  RISE       1
\DEBUG_UART:BUART:rx_state_3\/main_0    macrocell17   5959   7209  2155948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \DEBUG_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \DEBUG_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2155948p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7209
-------------------------------------   ---- 
End-of-path arrival time (ps)           7209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_ctrl_mark_last\/q        macrocell14   1250   1250  2148436  RISE       1
\DEBUG_UART:BUART:rx_state_stop1_reg\/main_0  macrocell20   5959   7209  2155948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell20         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_0\/q
Path End       : \DEBUG_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \DEBUG_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156803p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_0\/q                macrocell11     1250   1250  2150003  RISE       1
\DEBUG_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   2604   3854  2156803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_0\/q
Path End       : \DEBUG_UART:BUART:rx_status_3\/main_1
Capture Clock  : \DEBUG_UART:BUART:rx_status_3\/clock_0
Path slack     : 2156879p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6278
-------------------------------------   ---- 
End-of-path arrival time (ps)           6278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_0\/q        macrocell15   1250   1250  2151630  RISE       1
\DEBUG_UART:BUART:rx_status_3\/main_1  macrocell23   5028   6278  2156879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_status_3\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \DEBUG_UART:BUART:pollcount_0\/main_1
Capture Clock  : \DEBUG_UART:BUART:pollcount_0\/clock_0
Path slack     : 2156900p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6257
-------------------------------------   ---- 
End-of-path arrival time (ps)           6257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2156900  RISE       1
\DEBUG_UART:BUART:pollcount_0\/main_1        macrocell22   4317   6257  2156900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_0\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_bitclk_enable\/q
Path End       : \DEBUG_UART:BUART:rx_state_0\/main_2
Capture Clock  : \DEBUG_UART:BUART:rx_state_0\/clock_0
Path slack     : 2157020p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6136
-------------------------------------   ---- 
End-of-path arrival time (ps)           6136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_bitclk_enable\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  2155416  RISE       1
\DEBUG_UART:BUART:rx_state_0\/main_2   macrocell15   4886   6136  2157020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_bitclk_enable\/q
Path End       : \DEBUG_UART:BUART:rx_state_3\/main_2
Capture Clock  : \DEBUG_UART:BUART:rx_state_3\/clock_0
Path slack     : 2157020p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6136
-------------------------------------   ---- 
End-of-path arrival time (ps)           6136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_bitclk_enable\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  2155416  RISE       1
\DEBUG_UART:BUART:rx_state_3\/main_2   macrocell17   4886   6136  2157020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \DEBUG_UART:BUART:tx_state_0\/main_3
Capture Clock  : \DEBUG_UART:BUART:tx_state_0\/clock_0
Path slack     : 2157264p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5893
-------------------------------------   ---- 
End-of-path arrival time (ps)           5893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2152725  RISE       1
\DEBUG_UART:BUART:tx_state_0\/main_3                  macrocell11     2313   5893  2157264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_3\/q
Path End       : \DEBUG_UART:BUART:rx_state_0\/main_3
Capture Clock  : \DEBUG_UART:BUART:rx_state_0\/clock_0
Path slack     : 2157288p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5869
-------------------------------------   ---- 
End-of-path arrival time (ps)           5869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_3\/q       macrocell17   1250   1250  2149776  RISE       1
\DEBUG_UART:BUART:rx_state_0\/main_3  macrocell15   4619   5869  2157288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_3\/q
Path End       : \DEBUG_UART:BUART:rx_state_3\/main_3
Capture Clock  : \DEBUG_UART:BUART:rx_state_3\/clock_0
Path slack     : 2157288p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5869
-------------------------------------   ---- 
End-of-path arrival time (ps)           5869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_3\/q       macrocell17   1250   1250  2149776  RISE       1
\DEBUG_UART:BUART:rx_state_3\/main_3  macrocell17   4619   5869  2157288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_3\/q
Path End       : \DEBUG_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \DEBUG_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157288p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5869
-------------------------------------   ---- 
End-of-path arrival time (ps)           5869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_3\/q               macrocell17   1250   1250  2149776  RISE       1
\DEBUG_UART:BUART:rx_state_stop1_reg\/main_2  macrocell20   4619   5869  2157288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell20         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \DEBUG_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \DEBUG_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2157433p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5724
-------------------------------------   ---- 
End-of-path arrival time (ps)           5724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2156900  RISE       1
\DEBUG_UART:BUART:rx_bitclk_enable\/main_1   macrocell19   3784   5724  2157433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_bitclk_enable\/clock_0                macrocell19         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \DEBUG_UART:BUART:pollcount_1\/main_1
Capture Clock  : \DEBUG_UART:BUART:pollcount_1\/clock_0
Path slack     : 2157433p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5724
-------------------------------------   ---- 
End-of-path arrival time (ps)           5724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2156900  RISE       1
\DEBUG_UART:BUART:pollcount_1\/main_1        macrocell21   3784   5724  2157433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_1\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_bitclk_enable\/q
Path End       : \DEBUG_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \DEBUG_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2157908p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5249
-------------------------------------   ---- 
End-of-path arrival time (ps)           5249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_bitclk_enable\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_bitclk_enable\/q   macrocell19   1250   1250  2155416  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/main_2  macrocell16   3999   5249  2157908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_bitclk_enable\/q
Path End       : \DEBUG_UART:BUART:rx_state_2\/main_2
Capture Clock  : \DEBUG_UART:BUART:rx_state_2\/clock_0
Path slack     : 2157908p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5249
-------------------------------------   ---- 
End-of-path arrival time (ps)           5249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_bitclk_enable\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  2155416  RISE       1
\DEBUG_UART:BUART:rx_state_2\/main_2   macrocell18   3999   5249  2157908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_3\/q
Path End       : \DEBUG_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \DEBUG_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2158116p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5040
-------------------------------------   ---- 
End-of-path arrival time (ps)           5040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_3\/q         macrocell17   1250   1250  2149776  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/main_3  macrocell16   3790   5040  2158116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_3\/q
Path End       : \DEBUG_UART:BUART:rx_state_2\/main_3
Capture Clock  : \DEBUG_UART:BUART:rx_state_2\/clock_0
Path slack     : 2158116p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5040
-------------------------------------   ---- 
End-of-path arrival time (ps)           5040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_3\/q       macrocell17   1250   1250  2149776  RISE       1
\DEBUG_UART:BUART:rx_state_2\/main_3  macrocell18   3790   5040  2158116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \DEBUG_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \DEBUG_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158147p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5010
-------------------------------------   ---- 
End-of-path arrival time (ps)           5010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158147  RISE       1
\DEBUG_UART:BUART:rx_bitclk_enable\/main_0   macrocell19   3070   5010  2158147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_bitclk_enable\/clock_0                macrocell19         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \DEBUG_UART:BUART:pollcount_1\/main_0
Capture Clock  : \DEBUG_UART:BUART:pollcount_1\/clock_0
Path slack     : 2158147p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5010
-------------------------------------   ---- 
End-of-path arrival time (ps)           5010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158147  RISE       1
\DEBUG_UART:BUART:pollcount_1\/main_0        macrocell21   3070   5010  2158147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_1\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:pollcount_0\/q
Path End       : \DEBUG_UART:BUART:rx_state_0\/main_10
Capture Clock  : \DEBUG_UART:BUART:rx_state_0\/clock_0
Path slack     : 2158155p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5002
-------------------------------------   ---- 
End-of-path arrival time (ps)           5002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_0\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:pollcount_0\/q       macrocell22   1250   1250  2153364  RISE       1
\DEBUG_UART:BUART:rx_state_0\/main_10  macrocell15   3752   5002  2158155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \DEBUG_UART:BUART:pollcount_0\/main_0
Capture Clock  : \DEBUG_UART:BUART:pollcount_0\/clock_0
Path slack     : 2158157p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4999
-------------------------------------   ---- 
End-of-path arrival time (ps)           4999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158147  RISE       1
\DEBUG_UART:BUART:pollcount_0\/main_0        macrocell22   3059   4999  2158157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_0\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_1\/q
Path End       : \DEBUG_UART:BUART:tx_state_0\/main_0
Capture Clock  : \DEBUG_UART:BUART:tx_state_0\/clock_0
Path slack     : 2158158p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4999
-------------------------------------   ---- 
End-of-path arrival time (ps)           4999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_1\/q       macrocell10   1250   1250  2150969  RISE       1
\DEBUG_UART:BUART:tx_state_0\/main_0  macrocell11   3749   4999  2158158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \DEBUG_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \DEBUG_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2158163p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4994
-------------------------------------   ---- 
End-of-path arrival time (ps)           4994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  2148436  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/main_0  macrocell16   3744   4994  2158163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \DEBUG_UART:BUART:rx_state_2\/main_0
Capture Clock  : \DEBUG_UART:BUART:rx_state_2\/clock_0
Path slack     : 2158163p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4994
-------------------------------------   ---- 
End-of-path arrival time (ps)           4994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  2148436  RISE       1
\DEBUG_UART:BUART:rx_state_2\/main_0    macrocell18   3744   4994  2158163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_2\/q
Path End       : \DEBUG_UART:BUART:tx_state_0\/main_4
Capture Clock  : \DEBUG_UART:BUART:tx_state_0\/clock_0
Path slack     : 2158172p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4985
-------------------------------------   ---- 
End-of-path arrival time (ps)           4985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_2\/q       macrocell12   1250   1250  2150663  RISE       1
\DEBUG_UART:BUART:tx_state_0\/main_4  macrocell11   3735   4985  2158172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_0\/q
Path End       : \DEBUG_UART:BUART:txn\/main_2
Capture Clock  : \DEBUG_UART:BUART:txn\/clock_0
Path slack     : 2158254p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_0\/q  macrocell11   1250   1250  2150003  RISE       1
\DEBUG_UART:BUART:txn\/main_2    macrocell9    3653   4903  2158254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:txn\/clock_0                             macrocell9          0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_0\/q
Path End       : \DEBUG_UART:BUART:tx_state_1\/main_1
Capture Clock  : \DEBUG_UART:BUART:tx_state_1\/clock_0
Path slack     : 2158254p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_0\/q       macrocell11   1250   1250  2150003  RISE       1
\DEBUG_UART:BUART:tx_state_1\/main_1  macrocell10   3653   4903  2158254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_2\/q
Path End       : \DEBUG_UART:BUART:rx_status_3\/main_4
Capture Clock  : \DEBUG_UART:BUART:rx_status_3\/clock_0
Path slack     : 2158259p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_2\/q        macrocell18   1250   1250  2151610  RISE       1
\DEBUG_UART:BUART:rx_status_3\/main_4  macrocell23   3648   4898  2158259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_status_3\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_0\/q
Path End       : \DEBUG_UART:BUART:tx_state_2\/main_1
Capture Clock  : \DEBUG_UART:BUART:tx_state_2\/clock_0
Path slack     : 2158265p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4891
-------------------------------------   ---- 
End-of-path arrival time (ps)           4891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_0\/q       macrocell11   1250   1250  2150003  RISE       1
\DEBUG_UART:BUART:tx_state_2\/main_1  macrocell12   3641   4891  2158265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_0\/q
Path End       : \DEBUG_UART:BUART:tx_bitclk\/main_1
Capture Clock  : \DEBUG_UART:BUART:tx_bitclk\/clock_0
Path slack     : 2158265p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4891
-------------------------------------   ---- 
End-of-path arrival time (ps)           4891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_0\/q      macrocell11   1250   1250  2150003  RISE       1
\DEBUG_UART:BUART:tx_bitclk\/main_1  macrocell13   3641   4891  2158265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_bitclk\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:pollcount_1\/q
Path End       : \DEBUG_UART:BUART:rx_state_0\/main_8
Capture Clock  : \DEBUG_UART:BUART:rx_state_0\/clock_0
Path slack     : 2158309p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4847
-------------------------------------   ---- 
End-of-path arrival time (ps)           4847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_1\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:pollcount_1\/q      macrocell21   1250   1250  2153678  RISE       1
\DEBUG_UART:BUART:rx_state_0\/main_8  macrocell15   3597   4847  2158309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \DEBUG_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \DEBUG_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158314p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4843
-------------------------------------   ---- 
End-of-path arrival time (ps)           4843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2158314  RISE       1
\DEBUG_UART:BUART:rx_bitclk_enable\/main_2   macrocell19   2903   4843  2158314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_bitclk_enable\/clock_0                macrocell19         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \DEBUG_UART:BUART:rx_state_0\/main_5
Capture Clock  : \DEBUG_UART:BUART:rx_state_0\/clock_0
Path slack     : 2158393p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4764
-------------------------------------   ---- 
End-of-path arrival time (ps)           4764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158393  RISE       1
\DEBUG_UART:BUART:rx_state_0\/main_5         macrocell15   2824   4764  2158393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \DEBUG_UART:BUART:rx_state_3\/main_5
Capture Clock  : \DEBUG_UART:BUART:rx_state_3\/clock_0
Path slack     : 2158393p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4764
-------------------------------------   ---- 
End-of-path arrival time (ps)           4764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158393  RISE       1
\DEBUG_UART:BUART:rx_state_3\/main_5         macrocell17   2824   4764  2158393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \DEBUG_UART:BUART:rx_state_0\/main_6
Capture Clock  : \DEBUG_UART:BUART:rx_state_0\/clock_0
Path slack     : 2158395p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158395  RISE       1
\DEBUG_UART:BUART:rx_state_0\/main_6         macrocell15   2821   4761  2158395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \DEBUG_UART:BUART:rx_state_3\/main_6
Capture Clock  : \DEBUG_UART:BUART:rx_state_3\/clock_0
Path slack     : 2158395p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158395  RISE       1
\DEBUG_UART:BUART:rx_state_3\/main_6         macrocell17   2821   4761  2158395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \DEBUG_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \DEBUG_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2158431p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158395  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/main_6       macrocell16   2786   4726  2158431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \DEBUG_UART:BUART:rx_state_2\/main_6
Capture Clock  : \DEBUG_UART:BUART:rx_state_2\/clock_0
Path slack     : 2158431p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158395  RISE       1
\DEBUG_UART:BUART:rx_state_2\/main_6         macrocell18   2786   4726  2158431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \DEBUG_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \DEBUG_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2158434p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158393  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/main_5       macrocell16   2782   4722  2158434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \DEBUG_UART:BUART:rx_state_2\/main_5
Capture Clock  : \DEBUG_UART:BUART:rx_state_2\/clock_0
Path slack     : 2158434p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158393  RISE       1
\DEBUG_UART:BUART:rx_state_2\/main_5         macrocell18   2782   4722  2158434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_bitclk_enable\/q
Path End       : \DEBUG_UART:BUART:rx_status_3\/main_2
Capture Clock  : \DEBUG_UART:BUART:rx_status_3\/clock_0
Path slack     : 2158439p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4718
-------------------------------------   ---- 
End-of-path arrival time (ps)           4718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_bitclk_enable\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  2155416  RISE       1
\DEBUG_UART:BUART:rx_status_3\/main_2  macrocell23   3468   4718  2158439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_status_3\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_bitclk\/q
Path End       : \DEBUG_UART:BUART:tx_state_0\/main_5
Capture Clock  : \DEBUG_UART:BUART:tx_state_0\/clock_0
Path slack     : 2158476p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4681
-------------------------------------   ---- 
End-of-path arrival time (ps)           4681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_bitclk\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_bitclk\/q        macrocell13   1250   1250  2158476  RISE       1
\DEBUG_UART:BUART:tx_state_0\/main_5  macrocell11   3431   4681  2158476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \DEBUG_UART:BUART:rx_state_0\/main_7
Capture Clock  : \DEBUG_UART:BUART:rx_state_0\/clock_0
Path slack     : 2158592p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4565
-------------------------------------   ---- 
End-of-path arrival time (ps)           4565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158592  RISE       1
\DEBUG_UART:BUART:rx_state_0\/main_7         macrocell15   2625   4565  2158592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \DEBUG_UART:BUART:rx_state_3\/main_7
Capture Clock  : \DEBUG_UART:BUART:rx_state_3\/clock_0
Path slack     : 2158592p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4565
-------------------------------------   ---- 
End-of-path arrival time (ps)           4565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158592  RISE       1
\DEBUG_UART:BUART:rx_state_3\/main_7         macrocell17   2625   4565  2158592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \DEBUG_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \DEBUG_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2158601p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4556
-------------------------------------   ---- 
End-of-path arrival time (ps)           4556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158592  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/main_7       macrocell16   2616   4556  2158601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \DEBUG_UART:BUART:rx_state_2\/main_7
Capture Clock  : \DEBUG_UART:BUART:rx_state_2\/clock_0
Path slack     : 2158601p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4556
-------------------------------------   ---- 
End-of-path arrival time (ps)           4556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158592  RISE       1
\DEBUG_UART:BUART:rx_state_2\/main_7         macrocell18   2616   4556  2158601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \DEBUG_UART:BUART:tx_state_0\/main_2
Capture Clock  : \DEBUG_UART:BUART:tx_state_0\/clock_0
Path slack     : 2158628p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4529
-------------------------------------   ---- 
End-of-path arrival time (ps)           4529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2151884  RISE       1
\DEBUG_UART:BUART:tx_state_0\/main_2               macrocell11     4339   4529  2158628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:txn\/q
Path End       : \DEBUG_UART:BUART:txn\/main_0
Capture Clock  : \DEBUG_UART:BUART:txn\/clock_0
Path slack     : 2158824p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:txn\/clock_0                             macrocell9          0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:txn\/q       macrocell9    1250   1250  2158824  RISE       1
\DEBUG_UART:BUART:txn\/main_0  macrocell9    3083   4333  2158824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:txn\/clock_0                             macrocell9          0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:pollcount_0\/q
Path End       : \DEBUG_UART:BUART:pollcount_0\/main_3
Capture Clock  : \DEBUG_UART:BUART:pollcount_0\/clock_0
Path slack     : 2158904p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_0\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:pollcount_0\/q       macrocell22   1250   1250  2153364  RISE       1
\DEBUG_UART:BUART:pollcount_0\/main_3  macrocell22   3002   4252  2158904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_0\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:pollcount_0\/q
Path End       : \DEBUG_UART:BUART:rx_status_3\/main_7
Capture Clock  : \DEBUG_UART:BUART:rx_status_3\/clock_0
Path slack     : 2158904p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_0\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:pollcount_0\/q       macrocell22   1250   1250  2153364  RISE       1
\DEBUG_UART:BUART:rx_status_3\/main_7  macrocell23   3002   4252  2158904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_status_3\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_2\/q
Path End       : \DEBUG_UART:BUART:txn\/main_4
Capture Clock  : \DEBUG_UART:BUART:txn\/clock_0
Path slack     : 2158906p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_2\/q  macrocell12   1250   1250  2150663  RISE       1
\DEBUG_UART:BUART:txn\/main_4    macrocell9    3000   4250  2158906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:txn\/clock_0                             macrocell9          0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_2\/q
Path End       : \DEBUG_UART:BUART:tx_state_1\/main_3
Capture Clock  : \DEBUG_UART:BUART:tx_state_1\/clock_0
Path slack     : 2158906p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_2\/q       macrocell12   1250   1250  2150663  RISE       1
\DEBUG_UART:BUART:tx_state_1\/main_3  macrocell10   3000   4250  2158906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_2\/q
Path End       : \DEBUG_UART:BUART:tx_state_2\/main_3
Capture Clock  : \DEBUG_UART:BUART:tx_state_2\/clock_0
Path slack     : 2158926p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4231
-------------------------------------   ---- 
End-of-path arrival time (ps)           4231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_2\/q       macrocell12   1250   1250  2150663  RISE       1
\DEBUG_UART:BUART:tx_state_2\/main_3  macrocell12   2981   4231  2158926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_2\/q
Path End       : \DEBUG_UART:BUART:tx_bitclk\/main_3
Capture Clock  : \DEBUG_UART:BUART:tx_bitclk\/clock_0
Path slack     : 2158926p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4231
-------------------------------------   ---- 
End-of-path arrival time (ps)           4231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_2\/q      macrocell12   1250   1250  2150663  RISE       1
\DEBUG_UART:BUART:tx_bitclk\/main_3  macrocell13   2981   4231  2158926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_bitclk\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:pollcount_0\/q
Path End       : \DEBUG_UART:BUART:pollcount_1\/main_4
Capture Clock  : \DEBUG_UART:BUART:pollcount_1\/clock_0
Path slack     : 2158938p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4218
-------------------------------------   ---- 
End-of-path arrival time (ps)           4218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_0\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:pollcount_0\/q       macrocell22   1250   1250  2153364  RISE       1
\DEBUG_UART:BUART:pollcount_1\/main_4  macrocell21   2968   4218  2158938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_1\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_last\/q
Path End       : \DEBUG_UART:BUART:rx_state_2\/main_9
Capture Clock  : \DEBUG_UART:BUART:rx_state_2\/clock_0
Path slack     : 2159037p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4119
-------------------------------------   ---- 
End-of-path arrival time (ps)           4119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_last\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_last\/q          macrocell24   1250   1250  2159037  RISE       1
\DEBUG_UART:BUART:rx_state_2\/main_9  macrocell18   2869   4119  2159037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_2\/q
Path End       : \DEBUG_UART:BUART:rx_state_0\/main_4
Capture Clock  : \DEBUG_UART:BUART:rx_state_0\/clock_0
Path slack     : 2159122p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_2\/q       macrocell18   1250   1250  2151610  RISE       1
\DEBUG_UART:BUART:rx_state_0\/main_4  macrocell15   2785   4035  2159122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_2\/q
Path End       : \DEBUG_UART:BUART:rx_state_3\/main_4
Capture Clock  : \DEBUG_UART:BUART:rx_state_3\/clock_0
Path slack     : 2159122p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_2\/q       macrocell18   1250   1250  2151610  RISE       1
\DEBUG_UART:BUART:rx_state_3\/main_4  macrocell17   2785   4035  2159122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_2\/q
Path End       : \DEBUG_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \DEBUG_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159122p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_2\/q               macrocell18   1250   1250  2151610  RISE       1
\DEBUG_UART:BUART:rx_state_stop1_reg\/main_3  macrocell20   2785   4035  2159122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell20         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_0\/q
Path End       : \DEBUG_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \DEBUG_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2159130p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_0\/q         macrocell15   1250   1250  2151630  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/main_1  macrocell16   2777   4027  2159130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_0\/q
Path End       : \DEBUG_UART:BUART:rx_state_2\/main_1
Capture Clock  : \DEBUG_UART:BUART:rx_state_2\/clock_0
Path slack     : 2159130p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_0\/q       macrocell15   1250   1250  2151630  RISE       1
\DEBUG_UART:BUART:rx_state_2\/main_1  macrocell18   2777   4027  2159130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_2\/q
Path End       : \DEBUG_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \DEBUG_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2159133p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_2\/q         macrocell18   1250   1250  2151610  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/main_4  macrocell16   2773   4023  2159133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_2\/q
Path End       : \DEBUG_UART:BUART:rx_state_2\/main_4
Capture Clock  : \DEBUG_UART:BUART:rx_state_2\/clock_0
Path slack     : 2159133p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_2\/q       macrocell18   1250   1250  2151610  RISE       1
\DEBUG_UART:BUART:rx_state_2\/main_4  macrocell18   2773   4023  2159133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_0\/q
Path End       : \DEBUG_UART:BUART:rx_state_0\/main_1
Capture Clock  : \DEBUG_UART:BUART:rx_state_0\/clock_0
Path slack     : 2159142p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_0\/q       macrocell15   1250   1250  2151630  RISE       1
\DEBUG_UART:BUART:rx_state_0\/main_1  macrocell15   2765   4015  2159142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_0\/q
Path End       : \DEBUG_UART:BUART:rx_state_3\/main_1
Capture Clock  : \DEBUG_UART:BUART:rx_state_3\/clock_0
Path slack     : 2159142p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_0\/q       macrocell15   1250   1250  2151630  RISE       1
\DEBUG_UART:BUART:rx_state_3\/main_1  macrocell17   2765   4015  2159142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_0\/q
Path End       : \DEBUG_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \DEBUG_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159142p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_0\/q               macrocell15   1250   1250  2151630  RISE       1
\DEBUG_UART:BUART:rx_state_stop1_reg\/main_1  macrocell20   2765   4015  2159142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell20         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:pollcount_1\/q
Path End       : \DEBUG_UART:BUART:pollcount_1\/main_2
Capture Clock  : \DEBUG_UART:BUART:pollcount_1\/clock_0
Path slack     : 2159210p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3947
-------------------------------------   ---- 
End-of-path arrival time (ps)           3947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_1\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:pollcount_1\/q       macrocell21   1250   1250  2153678  RISE       1
\DEBUG_UART:BUART:pollcount_1\/main_2  macrocell21   2697   3947  2159210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_1\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_1\/q
Path End       : \DEBUG_UART:BUART:txn\/main_1
Capture Clock  : \DEBUG_UART:BUART:txn\/clock_0
Path slack     : 2159215p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3942
-------------------------------------   ---- 
End-of-path arrival time (ps)           3942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_1\/q  macrocell10   1250   1250  2150969  RISE       1
\DEBUG_UART:BUART:txn\/main_1    macrocell9    2692   3942  2159215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:txn\/clock_0                             macrocell9          0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_1\/q
Path End       : \DEBUG_UART:BUART:tx_state_1\/main_0
Capture Clock  : \DEBUG_UART:BUART:tx_state_1\/clock_0
Path slack     : 2159215p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3942
-------------------------------------   ---- 
End-of-path arrival time (ps)           3942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_1\/q       macrocell10   1250   1250  2150969  RISE       1
\DEBUG_UART:BUART:tx_state_1\/main_0  macrocell10   2692   3942  2159215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:pollcount_1\/q
Path End       : \DEBUG_UART:BUART:rx_status_3\/main_5
Capture Clock  : \DEBUG_UART:BUART:rx_status_3\/clock_0
Path slack     : 2159219p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3938
-------------------------------------   ---- 
End-of-path arrival time (ps)           3938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_1\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:pollcount_1\/q       macrocell21   1250   1250  2153678  RISE       1
\DEBUG_UART:BUART:rx_status_3\/main_5  macrocell23   2688   3938  2159219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_status_3\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_1\/q
Path End       : \DEBUG_UART:BUART:tx_state_2\/main_0
Capture Clock  : \DEBUG_UART:BUART:tx_state_2\/clock_0
Path slack     : 2159231p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3925
-------------------------------------   ---- 
End-of-path arrival time (ps)           3925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_1\/q       macrocell10   1250   1250  2150969  RISE       1
\DEBUG_UART:BUART:tx_state_2\/main_0  macrocell12   2675   3925  2159231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_1\/q
Path End       : \DEBUG_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \DEBUG_UART:BUART:tx_bitclk\/clock_0
Path slack     : 2159231p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3925
-------------------------------------   ---- 
End-of-path arrival time (ps)           3925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_1\/q      macrocell10   1250   1250  2150969  RISE       1
\DEBUG_UART:BUART:tx_bitclk\/main_0  macrocell13   2675   3925  2159231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_bitclk\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_load_fifo\/q
Path End       : \DEBUG_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \DEBUG_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2159254p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3130
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4282
-------------------------------------   ---- 
End-of-path arrival time (ps)           4282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_load_fifo\/q            macrocell16     1250   1250  2152601  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   3032   4282  2159254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_0\/q
Path End       : \DEBUG_UART:BUART:tx_state_0\/main_1
Capture Clock  : \DEBUG_UART:BUART:tx_state_0\/clock_0
Path slack     : 2159316p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_0\/q       macrocell11   1250   1250  2150003  RISE       1
\DEBUG_UART:BUART:tx_state_0\/main_1  macrocell11   2591   3841  2159316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_bitclk\/q
Path End       : \DEBUG_UART:BUART:tx_state_2\/main_5
Capture Clock  : \DEBUG_UART:BUART:tx_state_2\/clock_0
Path slack     : 2159377p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           3780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_bitclk\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_bitclk\/q        macrocell13   1250   1250  2158476  RISE       1
\DEBUG_UART:BUART:tx_state_2\/main_5  macrocell12   2530   3780  2159377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_bitclk\/q
Path End       : \DEBUG_UART:BUART:txn\/main_6
Capture Clock  : \DEBUG_UART:BUART:txn\/clock_0
Path slack     : 2159382p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3775
-------------------------------------   ---- 
End-of-path arrival time (ps)           3775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_bitclk\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_bitclk\/q  macrocell13   1250   1250  2158476  RISE       1
\DEBUG_UART:BUART:txn\/main_6   macrocell9    2525   3775  2159382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:txn\/clock_0                             macrocell9          0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_bitclk\/q
Path End       : \DEBUG_UART:BUART:tx_state_1\/main_5
Capture Clock  : \DEBUG_UART:BUART:tx_state_1\/clock_0
Path slack     : 2159382p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3775
-------------------------------------   ---- 
End-of-path arrival time (ps)           3775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_bitclk\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_bitclk\/q        macrocell13   1250   1250  2158476  RISE       1
\DEBUG_UART:BUART:tx_state_1\/main_5  macrocell10   2525   3775  2159382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \DEBUG_UART:BUART:tx_state_1\/main_2
Capture Clock  : \DEBUG_UART:BUART:tx_state_1\/clock_0
Path slack     : 2160134p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3023
-------------------------------------   ---- 
End-of-path arrival time (ps)           3023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2151884  RISE       1
\DEBUG_UART:BUART:tx_state_1\/main_2               macrocell10     2833   3023  2160134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \DEBUG_UART:BUART:tx_state_2\/main_2
Capture Clock  : \DEBUG_UART:BUART:tx_state_2\/clock_0
Path slack     : 2160146p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3011
-------------------------------------   ---- 
End-of-path arrival time (ps)           3011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2151884  RISE       1
\DEBUG_UART:BUART:tx_state_2\/main_2               macrocell12     2821   3011  2160146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \DEBUG_UART:BUART:tx_bitclk\/main_2
Capture Clock  : \DEBUG_UART:BUART:tx_bitclk\/clock_0
Path slack     : 2160146p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3011
-------------------------------------   ---- 
End-of-path arrival time (ps)           3011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2151884  RISE       1
\DEBUG_UART:BUART:tx_bitclk\/main_2                macrocell13     2821   3011  2160146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_bitclk\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \DEBUG_UART:BUART:txn\/main_5
Capture Clock  : \DEBUG_UART:BUART:txn\/clock_0
Path slack     : 2160416p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2740
-------------------------------------   ---- 
End-of-path arrival time (ps)           2740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2160416  RISE       1
\DEBUG_UART:BUART:txn\/main_5                      macrocell9      2550   2740  2160416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:txn\/clock_0                             macrocell9          0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \DEBUG_UART:BUART:tx_state_1\/main_4
Capture Clock  : \DEBUG_UART:BUART:tx_state_1\/clock_0
Path slack     : 2160416p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2740
-------------------------------------   ---- 
End-of-path arrival time (ps)           2740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2160416  RISE       1
\DEBUG_UART:BUART:tx_state_1\/main_4               macrocell10     2550   2740  2160416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \DEBUG_UART:BUART:tx_state_2\/main_4
Capture Clock  : \DEBUG_UART:BUART:tx_state_2\/clock_0
Path slack     : 2160427p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2730
-------------------------------------   ---- 
End-of-path arrival time (ps)           2730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2160416  RISE       1
\DEBUG_UART:BUART:tx_state_2\/main_4               macrocell12     2540   2730  2160427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_status_3\/q
Path End       : \DEBUG_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \DEBUG_UART:BUART:sRX:RxSts\/clock
Path slack     : 2162661p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3506
-------------------------------------   ---- 
End-of-path arrival time (ps)           3506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_status_3\/clock_0                     macrocell23         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_status_3\/q       macrocell23    1250   1250  2162661  RISE       1
\DEBUG_UART:BUART:sRX:RxSts\/status_3  statusicell2   2256   3506  2162661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

