

================================================================
== Vivado HLS Report for 'Relax'
================================================================
* Date:           Fri Jan  8 20:55:10 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ISPfinal
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.741 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    16396|    16396| 0.164 ms | 0.164 ms |  16396|  16396|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- for_y_for_x  |    16394|    16394|        12|          1|          1|  16384|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    504|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     412|    645|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     75|    -|
|Register         |        0|      -|     455|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     867|   1288|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |cross_channel_debibs_U71  |cross_channel_debibs  |        0|      0|  412|  645|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      0|  412|  645|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+-----+------------+------------+
    |add_ln207_fu_161_p2        |     +    |      0|  0|   21|          15|           1|
    |add_ln215_fu_211_p2        |     +    |      0|  0|   23|          16|          16|
    |i_fu_223_p2                |     +    |      0|  0|   15|           1|           8|
    |j_fu_167_p2                |     +    |      0|  0|   15|           1|           8|
    |ret_V_fu_237_p2            |     -    |      0|  0|   15|           9|           9|
    |sh_amt_24_fu_330_p2        |     -    |      0|  0|   12|           1|          12|
    |sh_amt_fu_286_p2           |     -    |      0|  0|   12|          11|          12|
    |sub_ln461_fu_477_p2        |     -    |      0|  0|   15|           1|           8|
    |and_ln330_fu_465_p2        |    and   |      0|  0|    2|           1|           1|
    |and_ln332_fu_379_p2        |    and   |      0|  0|    2|           1|           1|
    |and_ln333_24_fu_448_p2     |    and   |      0|  0|    2|           1|           1|
    |and_ln333_fu_384_p2        |    and   |      0|  0|    2|           1|           1|
    |and_ln343_fu_407_p2        |    and   |      0|  0|    2|           1|           1|
    |icmp_ln207_fu_155_p2       |   icmp   |      0|  0|   13|          15|          16|
    |icmp_ln209_fu_173_p2       |   icmp   |      0|  0|   13|           8|           9|
    |icmp_ln326_fu_280_p2       |   icmp   |      0|  0|   29|          63|           1|
    |icmp_ln330_fu_292_p2       |   icmp   |      0|  0|   13|          11|          11|
    |icmp_ln332_fu_298_p2       |   icmp   |      0|  0|   13|          12|           1|
    |icmp_ln333_fu_304_p2       |   icmp   |      0|  0|   13|          12|           6|
    |icmp_ln343_fu_349_p2       |   icmp   |      0|  0|   11|           8|           1|
    |lshr_ln334_fu_359_p2       |   lshr   |      0|  0|  160|          53|          53|
    |or_ln330_fu_310_p2         |    or    |      0|  0|    2|           1|           1|
    |or_ln332_fu_397_p2         |    or    |      0|  0|    2|           1|           1|
    |select_ln212_1_fu_187_p3   |  select  |      0|  0|    8|           1|           8|
    |select_ln212_fu_179_p3     |  select  |      0|  0|    8|           1|           1|
    |select_ln326_fu_421_p3     |  select  |      0|  0|    8|           1|           1|
    |select_ln330_fu_470_p3     |  select  |      0|  0|    8|           1|           8|
    |select_ln333_24_fu_453_p3  |  select  |      0|  0|    8|           1|           8|
    |select_ln333_fu_389_p3     |  select  |      0|  0|    8|           1|           8|
    |select_ln336_fu_435_p3     |  select  |      0|  0|    2|           1|           2|
    |select_ln343_fu_413_p3     |  select  |      0|  0|    8|           1|           8|
    |select_ln351_fu_483_p3     |  select  |      0|  0|    8|           1|           8|
    |shl_ln345_fu_369_p2        |    shl   |      0|  0|   19|           8|           8|
    |ap_enable_pp0              |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|  0|    2|           2|           1|
    |xor_ln326_fu_460_p2        |    xor   |      0|  0|    2|           1|           2|
    |xor_ln330_fu_374_p2        |    xor   |      0|  0|    2|           1|           2|
    |xor_ln332_fu_401_p2        |    xor   |      0|  0|    2|           1|           2|
    |xor_ln333_fu_443_p2        |    xor   |      0|  0|    2|           1|           2|
    +---------------------------+----------+-------+---+-----+------------+------------+
    |Total                      |          |      0|  0|  504|         268|         250|
    +---------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter11      |   9|          2|    1|          2|
    |ap_phi_mux_j_0_phi_fu_134_p4  |   9|          2|    8|         16|
    |i_0_reg_141                   |   9|          2|    8|         16|
    |indvar_flatten_reg_119        |   9|          2|   15|         30|
    |j_0_reg_130                   |   9|          2|    8|         16|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  75|         16|   42|         86|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |and_ln332_reg_591                  |   1|   0|    1|          0|
    |ap_CS_fsm                          |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |i_0_reg_141                        |   8|   0|    8|          0|
    |icmp_ln207_reg_490                 |   1|   0|    1|          0|
    |icmp_ln326_reg_556                 |   1|   0|    1|          0|
    |icmp_ln326_reg_556_pp0_iter9_reg   |   1|   0|    1|          0|
    |icmp_ln330_reg_568                 |   1|   0|    1|          0|
    |icmp_ln330_reg_568_pp0_iter9_reg   |   1|   0|    1|          0|
    |icmp_ln332_reg_573                 |   1|   0|    1|          0|
    |icmp_ln333_reg_579                 |   1|   0|    1|          0|
    |icmp_ln333_reg_579_pp0_iter9_reg   |   1|   0|    1|          0|
    |indvar_flatten_reg_119             |  15|   0|   15|          0|
    |j_0_reg_130                        |   8|   0|    8|          0|
    |or_ln330_reg_585                   |   1|   0|    1|          0|
    |p_Result_31_reg_545                |   1|   0|    1|          0|
    |p_Result_31_reg_545_pp0_iter9_reg  |   1|   0|    1|          0|
    |reg_V_reg_539                      |  64|   0|   64|          0|
    |reg_V_reg_539_pp0_iter9_reg        |  64|   0|   64|          0|
    |ret_V_reg_524                      |   9|   0|    9|          0|
    |select_ln212_1_reg_499             |   8|   0|    8|          0|
    |select_ln326_reg_596               |   8|   0|    8|          0|
    |select_ln351_reg_601               |   8|   0|    8|          0|
    |sh_amt_reg_562                     |  12|   0|   12|          0|
    |trunc_ln331_reg_550                |   8|   0|    8|          0|
    |trunc_ln331_reg_550_pp0_iter9_reg  |   8|   0|    8|          0|
    |val_assign_reg_534                 |  64|   0|   64|          0|
    |zext_ln215_7_reg_504               |  16|   0|   64|         48|
    |icmp_ln207_reg_490                 |  64|  32|    1|          0|
    |zext_ln215_7_reg_504               |  64|  32|   64|         48|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 455|  64|  440|         96|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |     Relax    | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |     Relax    | return value |
|ap_start          |  in |    1| ap_ctrl_hs |     Relax    | return value |
|ap_done           | out |    1| ap_ctrl_hs |     Relax    | return value |
|ap_idle           | out |    1| ap_ctrl_hs |     Relax    | return value |
|ap_ready          | out |    1| ap_ctrl_hs |     Relax    | return value |
|x_V_address0      | out |   14|  ap_memory |      x_V     |     array    |
|x_V_ce0           | out |    1|  ap_memory |      x_V     |     array    |
|x_V_q0            |  in |    8|  ap_memory |      x_V     |     array    |
|x_old_V_address0  | out |   14|  ap_memory |    x_old_V   |     array    |
|x_old_V_ce0       | out |    1|  ap_memory |    x_old_V   |     array    |
|x_old_V_q0        |  in |    8|  ap_memory |    x_old_V   |     array    |
|x_bar_V_address0  | out |   14|  ap_memory |    x_bar_V   |     array    |
|x_bar_V_ce0       | out |    1|  ap_memory |    x_bar_V   |     array    |
|x_bar_V_we0       | out |    1|  ap_memory |    x_bar_V   |     array    |
|x_bar_V_d0        | out |    8|  ap_memory |    x_bar_V   |     array    |
+------------------+-----+-----+------------+--------------+--------------+

