Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/110down/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 3e9f32c4c25e4ea78ef96588989eeb4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L unisims_ver -L secureip --snapshot t_HW3_SQTA_microprogram_behav xil_defaultlib.t_HW3_SQTA_microprogram xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HW3_SQTA_microprogram
Compiling module xil_defaultlib.t_HW3_SQTA_microprogram
Compiling module xil_defaultlib.glbl
Built simulation snapshot t_HW3_SQTA_microprogram_behav
