

================================================================
== Vivado HLS Report for 'detect'
================================================================
* Date:           Thu Jun 01 00:37:47 2017

* Version:        2016.4 (Build 1722992 on Wed Mar 08 18:30:27 MST 2017)
* Project:        Signal_Detection
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.10|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  600006|  600006|  600006|  600006|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |  600004|  600004|         6|          1|          1|  600000|    yes   |
        +----------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     88|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|      75|    248|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     57|
|Register         |        -|      -|     149|     53|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     224|    446|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+-------+----+-----+
    |          Instance          |        Module        | BRAM_18K| DSP48E| FF | LUT |
    +----------------------------+----------------------+---------+-------+----+-----+
    |detect_calls_fcmpbkb_x_U14  |detect_calls_fcmpbkb  |        0|      0|  75|  248|
    +----------------------------+----------------------+---------+-------+----+-----+
    |Total                       |                      |        0|      0|  75|  248|
    +----------------------------+----------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |i_fu_147_p2             |     +    |      0|  0|  20|          20|           1|
    |tmp_14_i_i_fu_223_p2    |     +    |      0|  0|  32|          32|           1|
    |ap_block_state7         |    and   |      0|  0|   1|           1|           1|
    |tmp_26_fu_211_p2        |    and   |      0|  0|   1|           1|           1|
    |tmp_28_fu_217_p2        |    and   |      0|  0|   1|           1|           1|
    |exitcond_i_i_fu_141_p2  |   icmp   |      0|  0|   7|          20|          20|
    |notlhs1_fu_166_p2       |   icmp   |      0|  0|   3|           8|           2|
    |notlhs_fu_189_p2        |   icmp   |      0|  0|   3|           8|           2|
    |notrhs2_fu_130_p2       |   icmp   |      0|  0|   8|          23|           1|
    |notrhs_fu_195_p2        |   icmp   |      0|  0|   8|          23|           1|
    |ap_block_state1         |    or    |      0|  0|   1|           1|           1|
    |ap_enable_pp0           |    or    |      0|  0|   1|           1|           1|
    |tmp_23_fu_201_p2        |    or    |      0|  0|   1|           1|           1|
    |tmp_25_fu_207_p2        |    or    |      0|  0|   1|           1|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0|  88|         141|          35|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |   1|          4|    1|          4|
    |ap_enable_reg_pp0_iter5  |   1|          2|    1|          2|
    |hits_def_channel_fu_62   |  32|          2|   32|         64|
    |hits_out_blk_n           |   1|          2|    1|          2|
    |loc_V_blk_n              |   1|          2|    1|          2|
    |signals_V_blk_n          |   1|          2|    1|          2|
    |tmp_30_reg_102           |  20|          2|   20|         40|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  57|         16|   57|        116|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |   1|   0|    1|          0|
    |hits_def_channel_fu_62   |  32|   0|   32|          0|
    |notlhs1_reg_275          |   1|   0|    1|          0|
    |notrhs2_reg_256          |   1|   0|    1|          0|
    |p_read_to_int_reg_251    |  32|   0|   32|          0|
    |tmp_28_reg_287           |   1|   0|    1|          0|
    |tmp_29_reg_280           |  32|   0|   32|          0|
    |tmp_30_reg_102           |  20|   0|   20|          0|
    |tmp_6_reg_270            |  20|   0|   32|         12|
    |notlhs1_reg_275          |   0|   1|    1|          0|
    |tmp_29_reg_280           |   0|  32|   32|          0|
    |tmp_6_reg_270            |   0|  20|   32|         12|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 149|  53|  226|         24|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    detect    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    detect    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    detect    | return value |
|ap_done            | out |    1| ap_ctrl_hs |    detect    | return value |
|ap_continue        |  in |    1| ap_ctrl_hs |    detect    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    detect    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    detect    | return value |
|signals_V_dout     |  in |   32|   ap_fifo  |   signals_V  |    pointer   |
|signals_V_empty_n  |  in |    1|   ap_fifo  |   signals_V  |    pointer   |
|signals_V_read     | out |    1|   ap_fifo  |   signals_V  |    pointer   |
|threshold_x        |  in |   32|   ap_none  |   threshold  |    scalar    |
|loc_V_din          | out |   32|   ap_fifo  |     loc_V    |    pointer   |
|loc_V_full_n       |  in |    1|   ap_fifo  |     loc_V    |    pointer   |
|loc_V_write        | out |    1|   ap_fifo  |     loc_V    |    pointer   |
|hits_out_din       | out |   32|   ap_fifo  |   hits_out   |    pointer   |
|hits_out_full_n    |  in |    1|   ap_fifo  |   hits_out   |    pointer   |
|hits_out_write     | out |    1|   ap_fifo  |   hits_out   |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

