//------------------------------------------------------------------------------
// AXI4-Lite Package - Generated by VerifAI
//------------------------------------------------------------------------------

package {{ prefix }}_pkg;
    
    import uvm_pkg::*;
    `include "uvm_macros.svh"
    
    // AXI Response types
    typedef enum logic [1:0] {
        AXI_OKAY   = 2'b00,
        AXI_EXOKAY = 2'b01,
        AXI_SLVERR = 2'b10,
        AXI_DECERR = 2'b11
    } axi_resp_e;
    
    // Transaction type
    typedef enum bit {
        AXI_READ  = 1'b0,
        AXI_WRITE = 1'b1
    } axi_trans_type_e;
    
    // Parameters
    parameter int AXI_ADDR_WIDTH = {{ addr_width }};
    parameter int AXI_DATA_WIDTH = {{ data_width }};
    parameter int AXI_STRB_WIDTH = {{ strb_width }};
    
    // Include components
    `include "{{ prefix }}_seq_item.sv"
    `include "{{ prefix }}_driver.sv"
    `include "{{ prefix }}_monitor.sv"
    `include "{{ prefix }}_sequencer.sv"
    `include "{{ prefix }}_agent.sv"
    `include "{{ prefix }}_seq_lib.sv"
    `include "{{ prefix }}_scoreboard.sv"
    `include "{{ prefix }}_coverage.sv"
    `include "{{ prefix }}_env.sv"
    `include "{{ prefix }}_base_test.sv"
    
endpackage : {{ prefix }}_pkg
