# 
# Synthesis run script generated by Vivado
# 

  set_param gui.test TreeTableDev
set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
create_project -in_memory -part xc7z020clg484-1
set_property target_language VHDL [current_project]
set_property board em.avnet.com:zynq:zed:d [current_project]
set_param project.compositeFile.enableAutoGeneration 0
add_files /home/keith/Documents/VHDL-lib/top/lab_1/part_2/build/lab1_part2.runs/clk_base_synth_1/clk_base.dcp
set_property used_in_implementation false [get_files /home/keith/Documents/VHDL-lib/top/lab_1/part_2/build/lab1_part2.runs/clk_base_synth_1/clk_base.dcp]
set_property use_blackbox_stub false [get_files /home/keith/Documents/VHDL-lib/top/lab_1/part_2/build/lab1_part2.runs/clk_base_synth_1/clk_base.dcp]
read_verilog /home/keith/Documents/VHDL-lib/top/lab_1/part_2/ip/clk_base/clk_base_stub.v
read_vhdl /home/keith/Documents/VHDL-lib/top/lab_1/part_2/top.vhd
read_xdc /home/keith/Documents/VHDL-lib/top/lab_1/part_2/top.xdc
set_property used_in_implementation false [get_files /home/keith/Documents/VHDL-lib/top/lab_1/part_2/top.xdc]

read_xdc dont_buffer.xdc
set_property used_in_implementation false [get_files dont_buffer.xdc]
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir /home/keith/Documents/VHDL-lib/top/lab_1/part_2/build/lab1_part2.data/wt [current_project]
set_property parent.project_dir /home/keith/Documents/VHDL-lib/top/lab_1/part_2/build [current_project]
synth_design -top top -part xc7z020clg484-1
write_checkpoint top.dcp
report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
