#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x55b306a2bcf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55b306a2be80 .scope module, "clock_gen_tb" "clock_gen_tb" 3 1;
 .timescale 0 0;
v0x55b306a86db0_0 .var "clk_in", 0 0;
v0x55b306a86e70_0 .net "clk_out_sample", 0 0, v0x55b306a85d60_0;  1 drivers
v0x55b306a86f30_0 .net "clk_out_sar", 0 0, v0x55b306a86560_0;  1 drivers
v0x55b306a87020_0 .var "rst_n", 0 0;
S_0x55b306a2c010 .scope module, "uut" "clock_gen" 3 12, 4 1 0, S_0x55b306a2be80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "clk_out_sample";
    .port_info 3 /OUTPUT 1 "clk_out_sar";
v0x55b306a869e0_0 .net "clk_in", 0 0, v0x55b306a86db0_0;  1 drivers
v0x55b306a86af0_0 .net "clk_out_sample", 0 0, v0x55b306a85d60_0;  alias, 1 drivers
v0x55b306a86c00_0 .net "clk_out_sar", 0 0, v0x55b306a86560_0;  alias, 1 drivers
v0x55b306a86ca0_0 .net "rst_n", 0 0, v0x55b306a87020_0;  1 drivers
S_0x55b306a68700 .scope module, "clock_sample_inst" "clock_sample" 4 11, 5 1 0, S_0x55b306a2c010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "clk_out";
P_0x55b306a688e0 .param/l "N" 0 5 3, +C4<00000000000000000000000000001010>;
v0x55b306a689d0_0 .net "clk_in", 0 0, v0x55b306a86db0_0;  alias, 1 drivers
v0x55b306a85d60_0 .var "clk_out", 0 0;
v0x55b306a85e20_0 .var "counter", 3 0;
v0x55b306a85f10_0 .net "rst_n", 0 0, v0x55b306a87020_0;  alias, 1 drivers
E_0x55b306a677b0 .event edge, v0x55b306a85e20_0, v0x55b306a689d0_0;
E_0x55b306a67a10 .event posedge, v0x55b306a689d0_0;
S_0x55b306a86050 .scope module, "clock_sar_inst" "clock_sar" 4 19, 6 1 0, S_0x55b306a2c010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "clk_sample";
    .port_info 2 /INPUT 1 "rst_n";
    .port_info 3 /OUTPUT 1 "clk_out";
P_0x55b306a2d620 .param/l "IDLE" 1 6 10, C4<0>;
P_0x55b306a2d660 .param/l "N" 0 6 2, +C4<00000000000000000000000000001000>;
P_0x55b306a2d6a0 .param/l "START" 1 6 11, C4<1>;
v0x55b306a86470_0 .net "clk_in", 0 0, v0x55b306a86db0_0;  alias, 1 drivers
v0x55b306a86560_0 .var "clk_out", 0 0;
v0x55b306a86600_0 .net "clk_sample", 0 0, v0x55b306a85d60_0;  alias, 1 drivers
v0x55b306a86700_0 .var "counter", 2 0;
v0x55b306a867a0_0 .var "current_state", 0 0;
v0x55b306a868b0_0 .net "rst_n", 0 0, v0x55b306a87020_0;  alias, 1 drivers
E_0x55b306a67560 .event edge, v0x55b306a867a0_0, v0x55b306a689d0_0;
E_0x55b306a4ffb0 .event negedge, v0x55b306a689d0_0;
    .scope S_0x55b306a68700;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55b306a85e20_0, 0, 4;
    %end;
    .thread T_0, $init;
    .scope S_0x55b306a68700;
T_1 ;
    %wait E_0x55b306a67a10;
    %load/vec4 v0x55b306a85f10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55b306a85e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b306a85d60_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55b306a85e20_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55b306a85e20_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x55b306a85e20_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55b306a85e20_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55b306a68700;
T_2 ;
    %wait E_0x55b306a677b0;
    %load/vec4 v0x55b306a85e20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x55b306a689d0_0;
    %assign/vec4 v0x55b306a85d60_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b306a85d60_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55b306a86050;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b306a86700_0, 0, 3;
    %end;
    .thread T_3, $init;
    .scope S_0x55b306a86050;
T_4 ;
    %wait E_0x55b306a4ffb0;
    %load/vec4 v0x55b306a868b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55b306a86700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b306a86560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b306a867a0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55b306a867a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x55b306a86600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b306a867a0_0, 0;
T_4.5 ;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x55b306a86700_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_4.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b306a867a0_0, 0;
T_4.7 ;
    %load/vec4 v0x55b306a86700_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55b306a86700_0, 0;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55b306a86050;
T_5 ;
    %wait E_0x55b306a67560;
    %load/vec4 v0x55b306a867a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b306a86560_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55b306a86470_0;
    %inv;
    %store/vec4 v0x55b306a86560_0, 0, 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55b306a2be80;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b306a86db0_0, 0, 1;
T_6.0 ;
    %delay 250, 0;
    %load/vec4 v0x55b306a86db0_0;
    %inv;
    %store/vec4 v0x55b306a86db0_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0x55b306a2be80;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b306a87020_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b306a87020_0, 0, 1;
    %delay 100000, 0;
    %vpi_call/w 3 35 "$stop" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x55b306a2be80;
T_8 ;
    %vpi_call/w 3 40 "$dumpfile", "test/clock_test/clock_gen.vcd" {0 0 0};
    %vpi_call/w 3 41 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55b306a2be80 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "test/clock_test/clock_gen_tb.sv";
    "src/clock_gen.v";
    "src/clock_sample.v";
    "src/clock_sar.v";
