// Seed: 26996357
module module_0 (
    output tri1 id_0,
    output tri1 id_1,
    input wire id_2,
    input tri0 id_3,
    input wor id_4,
    output tri id_5,
    input tri id_6,
    output uwire id_7,
    input tri id_8,
    input wor id_9,
    input wor id_10,
    output supply0 id_11
);
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    output wand id_2,
    input uwire id_3,
    input supply1 id_4,
    input tri id_5,
    output wor id_6,
    input tri0 id_7,
    input uwire id_8,
    output tri1 id_9,
    input supply1 id_10,
    input wand id_11
);
  wire id_13;
  xor (id_9, id_7, id_13, id_4, id_8, id_3, id_11);
  module_0(
      id_2, id_9, id_8, id_5, id_11, id_9, id_7, id_9, id_10, id_8, id_1, id_9
  );
  wire id_14;
  initial begin
    disable id_15;
    id_15 <= 1;
  end
endmodule
