# Generated by Yosys 0.58+86 (git sha1 02c3231c6, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)
autoidx 985
attribute \src "simcells.v:158.1-162.10"
attribute \cells_not_processed 1
module \$_XOR_
  attribute \src "simcells.v:160.8-160.9"
  wire output 3 \Y
  attribute \src "simcells.v:159.10-159.11"
  wire input 2 \B
  attribute \src "simcells.v:159.7-159.8"
  wire input 1 \A
  attribute \src "simcells.v:161.12-161.17"
  cell $xor $xor$simcells.v:161$8
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \Y
    connect \B \B
    connect \A \A
  end
end
attribute \src "simcells.v:178.1-182.10"
attribute \cells_not_processed 1
module \$_XNOR_
  attribute \src "simcells.v:180.8-180.9"
  wire output 3 \Y
  attribute \src "simcells.v:179.10-179.11"
  wire input 2 \B
  attribute \src "simcells.v:179.7-179.8"
  wire input 1 \A
  attribute \src "simcells.v:181.14-181.19"
  wire $xor$simcells.v:181$9_Y
  attribute \src "simcells.v:181.14-181.19"
  cell $xor $xor$simcells.v:181$9
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $xor$simcells.v:181$9_Y
    connect \B \B
    connect \A \A
  end
  attribute \src "simcells.v:181.12-181.20"
  cell $not $not$simcells.v:181$10
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \Y
    connect \A $xor$simcells.v:181$9_Y
  end
end
attribute \src "simcells.v:473.1-477.10"
attribute \cells_not_processed 1
module \$_TBUF_
  attribute \src "simcells.v:475.8-475.9"
  wire output 3 \Y
  attribute \src "simcells.v:474.10-474.11"
  wire input 2 \E
  attribute \src "simcells.v:474.7-474.8"
  wire input 1 \A
  attribute \src "simcells.v:476.12-476.24"
  cell $mux $ternary$simcells.v:476$58
    parameter \WIDTH 1
    connect \Y \Y
    connect \S \E
    connect \B \A
    connect \A 1'z
  end
end
attribute \src "simcells.v:569.1-578.10"
attribute \cells_not_processed 1
module \$_SR_PP_
  attribute \src "simcells.v:570.7-570.8"
  wire input 1 \S
  attribute \src "simcells.v:570.10-570.11"
  wire input 2 \R
  attribute \src "simcells.v:571.12-571.13"
  wire output 3 \Q
  attribute \src "simcells.v:575.11-575.17"
  wire $eq$simcells.v:575$70_Y
  attribute \src "simcells.v:573.6-573.12"
  wire $eq$simcells.v:573$69_Y
  attribute \src "simcells.v:572.1-577.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:572.1-577.4"
  process $proc$simcells.v:572$68
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:573.2-576.10"
    attribute \full_case 1
    switch $eq$simcells.v:573$69_Y
    attribute \src "simcells.v:573.6-573.12"
      case 1'1
        assign $0\Q[0:0] 1'0
    attribute \src "simcells.v:575.2-575.6"
      case 
        attribute \src "simcells.v:575.7-576.10"
        switch $eq$simcells.v:575$70_Y
        attribute \src "simcells.v:575.11-575.17"
          case 1'1
            assign $0\Q[0:0] 1'1
        end
    end
  end
  connect \Q $0\Q[0:0]
  connect $eq$simcells.v:573$69_Y \R
  connect $eq$simcells.v:575$70_Y \S
end
attribute \src "simcells.v:545.1-554.10"
attribute \cells_not_processed 1
module \$_SR_PN_
  attribute \src "simcells.v:546.7-546.8"
  wire input 1 \S
  attribute \src "simcells.v:546.10-546.11"
  wire input 2 \R
  attribute \src "simcells.v:547.12-547.13"
  wire output 3 \Q
  attribute \src "simcells.v:551.11-551.17"
  wire $eq$simcells.v:551$67_Y
  attribute \src "simcells.v:549.6-549.12"
  wire $eq$simcells.v:549$66_Y
  attribute \src "simcells.v:548.1-553.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:549.6-549.12"
  cell $not $eq$simcells.v:549$66
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:549$66_Y
    connect \A \R
  end
  attribute \src "simcells.v:548.1-553.4"
  process $proc$simcells.v:548$65
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:549.2-552.10"
    attribute \full_case 1
    switch $eq$simcells.v:549$66_Y
    attribute \src "simcells.v:549.6-549.12"
      case 1'1
        assign $0\Q[0:0] 1'0
    attribute \src "simcells.v:551.2-551.6"
      case 
        attribute \src "simcells.v:551.7-552.10"
        switch $eq$simcells.v:551$67_Y
        attribute \src "simcells.v:551.11-551.17"
          case 1'1
            assign $0\Q[0:0] 1'1
        end
    end
  end
  connect \Q $0\Q[0:0]
  connect $eq$simcells.v:551$67_Y \S
end
attribute \src "simcells.v:521.1-530.10"
attribute \cells_not_processed 1
module \$_SR_NP_
  attribute \src "simcells.v:522.7-522.8"
  wire input 1 \S
  attribute \src "simcells.v:522.10-522.11"
  wire input 2 \R
  attribute \src "simcells.v:523.12-523.13"
  wire output 3 \Q
  attribute \src "simcells.v:527.11-527.17"
  wire $eq$simcells.v:527$64_Y
  attribute \src "simcells.v:525.6-525.12"
  wire $eq$simcells.v:525$63_Y
  attribute \src "simcells.v:524.1-529.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:527.11-527.17"
  cell $not $eq$simcells.v:527$64
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:527$64_Y
    connect \A \S
  end
  attribute \src "simcells.v:524.1-529.4"
  process $proc$simcells.v:524$62
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:525.2-528.10"
    attribute \full_case 1
    switch $eq$simcells.v:525$63_Y
    attribute \src "simcells.v:525.6-525.12"
      case 1'1
        assign $0\Q[0:0] 1'0
    attribute \src "simcells.v:527.2-527.6"
      case 
        attribute \src "simcells.v:527.7-528.10"
        switch $eq$simcells.v:527$64_Y
        attribute \src "simcells.v:527.11-527.17"
          case 1'1
            assign $0\Q[0:0] 1'1
        end
    end
  end
  connect \Q $0\Q[0:0]
  connect $eq$simcells.v:525$63_Y \R
end
attribute \src "simcells.v:497.1-506.10"
attribute \cells_not_processed 1
module \$_SR_NN_
  attribute \src "simcells.v:498.7-498.8"
  wire input 1 \S
  attribute \src "simcells.v:498.10-498.11"
  wire input 2 \R
  attribute \src "simcells.v:499.12-499.13"
  wire output 3 \Q
  attribute \src "simcells.v:503.11-503.17"
  wire $eq$simcells.v:503$61_Y
  attribute \src "simcells.v:501.6-501.12"
  wire $eq$simcells.v:501$60_Y
  attribute \src "simcells.v:500.1-505.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:503.11-503.17"
  cell $not $eq$simcells.v:503$61
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:503$61_Y
    connect \A \S
  end
  attribute \src "simcells.v:501.6-501.12"
  cell $not $eq$simcells.v:501$60
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:501$60_Y
    connect \A \R
  end
  attribute \src "simcells.v:500.1-505.4"
  process $proc$simcells.v:500$59
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:501.2-504.10"
    attribute \full_case 1
    switch $eq$simcells.v:501$60_Y
    attribute \src "simcells.v:501.6-501.12"
      case 1'1
        assign $0\Q[0:0] 1'0
    attribute \src "simcells.v:503.2-503.6"
      case 
        attribute \src "simcells.v:503.7-504.10"
        switch $eq$simcells.v:503$61_Y
        attribute \src "simcells.v:503.11-503.17"
          case 1'1
            assign $0\Q[0:0] 1'1
        end
    end
  end
  connect \Q $0\Q[0:0]
end
attribute \src "simcells.v:2459.1-2468.10"
attribute \cells_not_processed 1
module \$_SDFF_PP1_
  attribute \src "simcells.v:2460.13-2460.14"
  wire input 3 \R
  attribute \src "simcells.v:2461.12-2461.13"
  wire output 4 \Q
  attribute \src "simcells.v:2460.7-2460.8"
  wire input 1 \D
  attribute \src "simcells.v:2460.10-2460.11"
  wire input 2 \C
  attribute \src "simcells.v:2463.6-2463.12"
  wire $eq$simcells.v:2463$278_Y
  attribute \src "simcells.v:2462.1-2467.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:2462.1-2467.4"
  cell $dff $procdff$467
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
  end
  attribute \src "simcells.v:2462.1-2467.4"
  process $proc$simcells.v:2462$277
    attribute \src "simcells.v:2463.2-2466.10"
    attribute \full_case 1
    switch $eq$simcells.v:2463$278_Y
    attribute \src "simcells.v:2463.6-2463.12"
      case 1'1
        assign $0\Q[0:0] 1'1
    attribute \src "simcells.v:2465.2-2465.6"
      case 
        assign $0\Q[0:0] \D
    end
  end
  connect $eq$simcells.v:2463$278_Y \R
end
attribute \src "simcells.v:2435.1-2444.10"
attribute \cells_not_processed 1
module \$_SDFF_PP0_
  attribute \src "simcells.v:2436.13-2436.14"
  wire input 3 \R
  attribute \src "simcells.v:2437.12-2437.13"
  wire output 4 \Q
  attribute \src "simcells.v:2436.7-2436.8"
  wire input 1 \D
  attribute \src "simcells.v:2436.10-2436.11"
  wire input 2 \C
  attribute \src "simcells.v:2439.6-2439.12"
  wire $eq$simcells.v:2439$276_Y
  attribute \src "simcells.v:2438.1-2443.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:2438.1-2443.4"
  cell $dff $procdff$468
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
  end
  attribute \src "simcells.v:2438.1-2443.4"
  process $proc$simcells.v:2438$275
    attribute \src "simcells.v:2439.2-2442.10"
    attribute \full_case 1
    switch $eq$simcells.v:2439$276_Y
    attribute \src "simcells.v:2439.6-2439.12"
      case 1'1
        assign $0\Q[0:0] 1'0
    attribute \src "simcells.v:2441.2-2441.6"
      case 
        assign $0\Q[0:0] \D
    end
  end
  connect $eq$simcells.v:2439$276_Y \R
end
attribute \src "simcells.v:2411.1-2420.10"
attribute \cells_not_processed 1
module \$_SDFF_PN1_
  attribute \src "simcells.v:2412.13-2412.14"
  wire input 3 \R
  attribute \src "simcells.v:2413.12-2413.13"
  wire output 4 \Q
  attribute \src "simcells.v:2412.7-2412.8"
  wire input 1 \D
  attribute \src "simcells.v:2412.10-2412.11"
  wire input 2 \C
  attribute \src "simcells.v:2415.6-2415.12"
  wire $eq$simcells.v:2415$274_Y
  attribute \src "simcells.v:2414.1-2419.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:2414.1-2419.4"
  cell $dff $procdff$469
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
  end
  attribute \src "simcells.v:2415.6-2415.12"
  cell $not $eq$simcells.v:2415$274
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:2415$274_Y
    connect \A \R
  end
  attribute \src "simcells.v:2414.1-2419.4"
  process $proc$simcells.v:2414$273
    attribute \src "simcells.v:2415.2-2418.10"
    attribute \full_case 1
    switch $eq$simcells.v:2415$274_Y
    attribute \src "simcells.v:2415.6-2415.12"
      case 1'1
        assign $0\Q[0:0] 1'1
    attribute \src "simcells.v:2417.2-2417.6"
      case 
        assign $0\Q[0:0] \D
    end
  end
end
attribute \src "simcells.v:2387.1-2396.10"
attribute \cells_not_processed 1
module \$_SDFF_PN0_
  attribute \src "simcells.v:2388.13-2388.14"
  wire input 3 \R
  attribute \src "simcells.v:2389.12-2389.13"
  wire output 4 \Q
  attribute \src "simcells.v:2388.7-2388.8"
  wire input 1 \D
  attribute \src "simcells.v:2388.10-2388.11"
  wire input 2 \C
  attribute \src "simcells.v:2391.6-2391.12"
  wire $eq$simcells.v:2391$272_Y
  attribute \src "simcells.v:2390.1-2395.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:2390.1-2395.4"
  cell $dff $procdff$470
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
  end
  attribute \src "simcells.v:2391.6-2391.12"
  cell $not $eq$simcells.v:2391$272
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:2391$272_Y
    connect \A \R
  end
  attribute \src "simcells.v:2390.1-2395.4"
  process $proc$simcells.v:2390$271
    attribute \src "simcells.v:2391.2-2394.10"
    attribute \full_case 1
    switch $eq$simcells.v:2391$272_Y
    attribute \src "simcells.v:2391.6-2391.12"
      case 1'1
        assign $0\Q[0:0] 1'0
    attribute \src "simcells.v:2393.2-2393.6"
      case 
        assign $0\Q[0:0] \D
    end
  end
end
attribute \src "simcells.v:2363.1-2372.10"
attribute \cells_not_processed 1
module \$_SDFF_NP1_
  attribute \src "simcells.v:2364.13-2364.14"
  wire input 3 \R
  attribute \src "simcells.v:2365.12-2365.13"
  wire output 4 \Q
  attribute \src "simcells.v:2364.7-2364.8"
  wire input 1 \D
  attribute \src "simcells.v:2364.10-2364.11"
  wire input 2 \C
  attribute \src "simcells.v:2367.6-2367.12"
  wire $eq$simcells.v:2367$270_Y
  attribute \src "simcells.v:2366.1-2371.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:2366.1-2371.4"
  cell $dff $procdff$471
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'0
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
  end
  attribute \src "simcells.v:2366.1-2371.4"
  process $proc$simcells.v:2366$269
    attribute \src "simcells.v:2367.2-2370.10"
    attribute \full_case 1
    switch $eq$simcells.v:2367$270_Y
    attribute \src "simcells.v:2367.6-2367.12"
      case 1'1
        assign $0\Q[0:0] 1'1
    attribute \src "simcells.v:2369.2-2369.6"
      case 
        assign $0\Q[0:0] \D
    end
  end
  connect $eq$simcells.v:2367$270_Y \R
end
attribute \src "simcells.v:2339.1-2348.10"
attribute \cells_not_processed 1
module \$_SDFF_NP0_
  attribute \src "simcells.v:2340.13-2340.14"
  wire input 3 \R
  attribute \src "simcells.v:2341.12-2341.13"
  wire output 4 \Q
  attribute \src "simcells.v:2340.7-2340.8"
  wire input 1 \D
  attribute \src "simcells.v:2340.10-2340.11"
  wire input 2 \C
  attribute \src "simcells.v:2343.6-2343.12"
  wire $eq$simcells.v:2343$268_Y
  attribute \src "simcells.v:2342.1-2347.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:2342.1-2347.4"
  cell $dff $procdff$472
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'0
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
  end
  attribute \src "simcells.v:2342.1-2347.4"
  process $proc$simcells.v:2342$267
    attribute \src "simcells.v:2343.2-2346.10"
    attribute \full_case 1
    switch $eq$simcells.v:2343$268_Y
    attribute \src "simcells.v:2343.6-2343.12"
      case 1'1
        assign $0\Q[0:0] 1'0
    attribute \src "simcells.v:2345.2-2345.6"
      case 
        assign $0\Q[0:0] \D
    end
  end
  connect $eq$simcells.v:2343$268_Y \R
end
attribute \src "simcells.v:2315.1-2324.10"
attribute \cells_not_processed 1
module \$_SDFF_NN1_
  attribute \src "simcells.v:2316.13-2316.14"
  wire input 3 \R
  attribute \src "simcells.v:2317.12-2317.13"
  wire output 4 \Q
  attribute \src "simcells.v:2316.7-2316.8"
  wire input 1 \D
  attribute \src "simcells.v:2316.10-2316.11"
  wire input 2 \C
  attribute \src "simcells.v:2319.6-2319.12"
  wire $eq$simcells.v:2319$266_Y
  attribute \src "simcells.v:2318.1-2323.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:2318.1-2323.4"
  cell $dff $procdff$473
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'0
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
  end
  attribute \src "simcells.v:2319.6-2319.12"
  cell $not $eq$simcells.v:2319$266
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:2319$266_Y
    connect \A \R
  end
  attribute \src "simcells.v:2318.1-2323.4"
  process $proc$simcells.v:2318$265
    attribute \src "simcells.v:2319.2-2322.10"
    attribute \full_case 1
    switch $eq$simcells.v:2319$266_Y
    attribute \src "simcells.v:2319.6-2319.12"
      case 1'1
        assign $0\Q[0:0] 1'1
    attribute \src "simcells.v:2321.2-2321.6"
      case 
        assign $0\Q[0:0] \D
    end
  end
end
attribute \src "simcells.v:2291.1-2300.10"
attribute \cells_not_processed 1
module \$_SDFF_NN0_
  attribute \src "simcells.v:2292.13-2292.14"
  wire input 3 \R
  attribute \src "simcells.v:2293.12-2293.13"
  wire output 4 \Q
  attribute \src "simcells.v:2292.7-2292.8"
  wire input 1 \D
  attribute \src "simcells.v:2292.10-2292.11"
  wire input 2 \C
  attribute \src "simcells.v:2295.6-2295.12"
  wire $eq$simcells.v:2295$264_Y
  attribute \src "simcells.v:2294.1-2299.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:2294.1-2299.4"
  cell $dff $procdff$474
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'0
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
  end
  attribute \src "simcells.v:2295.6-2295.12"
  cell $not $eq$simcells.v:2295$264
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:2295$264_Y
    connect \A \R
  end
  attribute \src "simcells.v:2294.1-2299.4"
  process $proc$simcells.v:2294$263
    attribute \src "simcells.v:2295.2-2298.10"
    attribute \full_case 1
    switch $eq$simcells.v:2295$264_Y
    attribute \src "simcells.v:2295.6-2295.12"
      case 1'1
        assign $0\Q[0:0] 1'0
    attribute \src "simcells.v:2297.2-2297.6"
      case 
        assign $0\Q[0:0] \D
    end
  end
end
attribute \src "simcells.v:2859.1-2868.10"
attribute \cells_not_processed 1
module \$_SDFFE_PP1P_
  attribute \src "simcells.v:2860.13-2860.14"
  wire input 3 \R
  attribute \src "simcells.v:2861.12-2861.13"
  wire output 5 \Q
  attribute \src "simcells.v:2860.16-2860.17"
  wire input 4 \E
  attribute \src "simcells.v:2860.7-2860.8"
  wire input 1 \D
  attribute \src "simcells.v:2860.10-2860.11"
  wire input 2 \C
  attribute \src "simcells.v:2865.11-2865.17"
  wire $eq$simcells.v:2865$326_Y
  attribute \src "simcells.v:2863.6-2863.12"
  wire $eq$simcells.v:2863$325_Y
  attribute \src "simcells.v:2862.1-2867.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:2862.1-2867.4"
  cell $dff $procdff$451
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
  end
  attribute \src "simcells.v:2862.1-2867.4"
  process $proc$simcells.v:2862$324
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:2863.2-2866.10"
    attribute \full_case 1
    switch $eq$simcells.v:2863$325_Y
    attribute \src "simcells.v:2863.6-2863.12"
      case 1'1
        assign $0\Q[0:0] 1'1
    attribute \src "simcells.v:2865.2-2865.6"
      case 
        attribute \src "simcells.v:2865.7-2866.10"
        switch $eq$simcells.v:2865$326_Y
        attribute \src "simcells.v:2865.11-2865.17"
          case 1'1
            assign $0\Q[0:0] \D
        end
    end
  end
  connect $eq$simcells.v:2863$325_Y \R
  connect $eq$simcells.v:2865$326_Y \E
end
attribute \src "simcells.v:2834.1-2843.10"
attribute \cells_not_processed 1
module \$_SDFFE_PP1N_
  attribute \src "simcells.v:2835.13-2835.14"
  wire input 3 \R
  attribute \src "simcells.v:2836.12-2836.13"
  wire output 5 \Q
  attribute \src "simcells.v:2835.16-2835.17"
  wire input 4 \E
  attribute \src "simcells.v:2835.7-2835.8"
  wire input 1 \D
  attribute \src "simcells.v:2835.10-2835.11"
  wire input 2 \C
  attribute \src "simcells.v:2840.11-2840.17"
  wire $eq$simcells.v:2840$323_Y
  attribute \src "simcells.v:2838.6-2838.12"
  wire $eq$simcells.v:2838$322_Y
  attribute \src "simcells.v:2837.1-2842.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:2837.1-2842.4"
  cell $dff $procdff$452
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
  end
  attribute \src "simcells.v:2840.11-2840.17"
  cell $not $eq$simcells.v:2840$323
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:2840$323_Y
    connect \A \E
  end
  attribute \src "simcells.v:2837.1-2842.4"
  process $proc$simcells.v:2837$321
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:2838.2-2841.10"
    attribute \full_case 1
    switch $eq$simcells.v:2838$322_Y
    attribute \src "simcells.v:2838.6-2838.12"
      case 1'1
        assign $0\Q[0:0] 1'1
    attribute \src "simcells.v:2840.2-2840.6"
      case 
        attribute \src "simcells.v:2840.7-2841.10"
        switch $eq$simcells.v:2840$323_Y
        attribute \src "simcells.v:2840.11-2840.17"
          case 1'1
            assign $0\Q[0:0] \D
        end
    end
  end
  connect $eq$simcells.v:2838$322_Y \R
end
attribute \src "simcells.v:2809.1-2818.10"
attribute \cells_not_processed 1
module \$_SDFFE_PP0P_
  attribute \src "simcells.v:2810.13-2810.14"
  wire input 3 \R
  attribute \src "simcells.v:2811.12-2811.13"
  wire output 5 \Q
  attribute \src "simcells.v:2810.16-2810.17"
  wire input 4 \E
  attribute \src "simcells.v:2810.7-2810.8"
  wire input 1 \D
  attribute \src "simcells.v:2810.10-2810.11"
  wire input 2 \C
  attribute \src "simcells.v:2815.11-2815.17"
  wire $eq$simcells.v:2815$320_Y
  attribute \src "simcells.v:2813.6-2813.12"
  wire $eq$simcells.v:2813$319_Y
  attribute \src "simcells.v:2812.1-2817.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:2812.1-2817.4"
  cell $dff $procdff$453
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
  end
  attribute \src "simcells.v:2812.1-2817.4"
  process $proc$simcells.v:2812$318
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:2813.2-2816.10"
    attribute \full_case 1
    switch $eq$simcells.v:2813$319_Y
    attribute \src "simcells.v:2813.6-2813.12"
      case 1'1
        assign $0\Q[0:0] 1'0
    attribute \src "simcells.v:2815.2-2815.6"
      case 
        attribute \src "simcells.v:2815.7-2816.10"
        switch $eq$simcells.v:2815$320_Y
        attribute \src "simcells.v:2815.11-2815.17"
          case 1'1
            assign $0\Q[0:0] \D
        end
    end
  end
  connect $eq$simcells.v:2813$319_Y \R
  connect $eq$simcells.v:2815$320_Y \E
end
attribute \src "simcells.v:2784.1-2793.10"
attribute \cells_not_processed 1
module \$_SDFFE_PP0N_
  attribute \src "simcells.v:2785.13-2785.14"
  wire input 3 \R
  attribute \src "simcells.v:2786.12-2786.13"
  wire output 5 \Q
  attribute \src "simcells.v:2785.16-2785.17"
  wire input 4 \E
  attribute \src "simcells.v:2785.7-2785.8"
  wire input 1 \D
  attribute \src "simcells.v:2785.10-2785.11"
  wire input 2 \C
  attribute \src "simcells.v:2790.11-2790.17"
  wire $eq$simcells.v:2790$317_Y
  attribute \src "simcells.v:2788.6-2788.12"
  wire $eq$simcells.v:2788$316_Y
  attribute \src "simcells.v:2787.1-2792.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:2787.1-2792.4"
  cell $dff $procdff$454
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
  end
  attribute \src "simcells.v:2790.11-2790.17"
  cell $not $eq$simcells.v:2790$317
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:2790$317_Y
    connect \A \E
  end
  attribute \src "simcells.v:2787.1-2792.4"
  process $proc$simcells.v:2787$315
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:2788.2-2791.10"
    attribute \full_case 1
    switch $eq$simcells.v:2788$316_Y
    attribute \src "simcells.v:2788.6-2788.12"
      case 1'1
        assign $0\Q[0:0] 1'0
    attribute \src "simcells.v:2790.2-2790.6"
      case 
        attribute \src "simcells.v:2790.7-2791.10"
        switch $eq$simcells.v:2790$317_Y
        attribute \src "simcells.v:2790.11-2790.17"
          case 1'1
            assign $0\Q[0:0] \D
        end
    end
  end
  connect $eq$simcells.v:2788$316_Y \R
end
attribute \src "simcells.v:2759.1-2768.10"
attribute \cells_not_processed 1
module \$_SDFFE_PN1P_
  attribute \src "simcells.v:2760.13-2760.14"
  wire input 3 \R
  attribute \src "simcells.v:2761.12-2761.13"
  wire output 5 \Q
  attribute \src "simcells.v:2760.16-2760.17"
  wire input 4 \E
  attribute \src "simcells.v:2760.7-2760.8"
  wire input 1 \D
  attribute \src "simcells.v:2760.10-2760.11"
  wire input 2 \C
  attribute \src "simcells.v:2765.11-2765.17"
  wire $eq$simcells.v:2765$314_Y
  attribute \src "simcells.v:2763.6-2763.12"
  wire $eq$simcells.v:2763$313_Y
  attribute \src "simcells.v:2762.1-2767.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:2762.1-2767.4"
  cell $dff $procdff$455
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
  end
  attribute \src "simcells.v:2763.6-2763.12"
  cell $not $eq$simcells.v:2763$313
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:2763$313_Y
    connect \A \R
  end
  attribute \src "simcells.v:2762.1-2767.4"
  process $proc$simcells.v:2762$312
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:2763.2-2766.10"
    attribute \full_case 1
    switch $eq$simcells.v:2763$313_Y
    attribute \src "simcells.v:2763.6-2763.12"
      case 1'1
        assign $0\Q[0:0] 1'1
    attribute \src "simcells.v:2765.2-2765.6"
      case 
        attribute \src "simcells.v:2765.7-2766.10"
        switch $eq$simcells.v:2765$314_Y
        attribute \src "simcells.v:2765.11-2765.17"
          case 1'1
            assign $0\Q[0:0] \D
        end
    end
  end
  connect $eq$simcells.v:2765$314_Y \E
end
attribute \src "simcells.v:2734.1-2743.10"
attribute \cells_not_processed 1
module \$_SDFFE_PN1N_
  attribute \src "simcells.v:2735.13-2735.14"
  wire input 3 \R
  attribute \src "simcells.v:2736.12-2736.13"
  wire output 5 \Q
  attribute \src "simcells.v:2735.16-2735.17"
  wire input 4 \E
  attribute \src "simcells.v:2735.7-2735.8"
  wire input 1 \D
  attribute \src "simcells.v:2735.10-2735.11"
  wire input 2 \C
  attribute \src "simcells.v:2740.11-2740.17"
  wire $eq$simcells.v:2740$311_Y
  attribute \src "simcells.v:2738.6-2738.12"
  wire $eq$simcells.v:2738$310_Y
  attribute \src "simcells.v:2737.1-2742.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:2737.1-2742.4"
  cell $dff $procdff$456
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
  end
  attribute \src "simcells.v:2740.11-2740.17"
  cell $not $eq$simcells.v:2740$311
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:2740$311_Y
    connect \A \E
  end
  attribute \src "simcells.v:2738.6-2738.12"
  cell $not $eq$simcells.v:2738$310
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:2738$310_Y
    connect \A \R
  end
  attribute \src "simcells.v:2737.1-2742.4"
  process $proc$simcells.v:2737$309
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:2738.2-2741.10"
    attribute \full_case 1
    switch $eq$simcells.v:2738$310_Y
    attribute \src "simcells.v:2738.6-2738.12"
      case 1'1
        assign $0\Q[0:0] 1'1
    attribute \src "simcells.v:2740.2-2740.6"
      case 
        attribute \src "simcells.v:2740.7-2741.10"
        switch $eq$simcells.v:2740$311_Y
        attribute \src "simcells.v:2740.11-2740.17"
          case 1'1
            assign $0\Q[0:0] \D
        end
    end
  end
end
attribute \src "simcells.v:2709.1-2718.10"
attribute \cells_not_processed 1
module \$_SDFFE_PN0P_
  attribute \src "simcells.v:2710.13-2710.14"
  wire input 3 \R
  attribute \src "simcells.v:2711.12-2711.13"
  wire output 5 \Q
  attribute \src "simcells.v:2710.16-2710.17"
  wire input 4 \E
  attribute \src "simcells.v:2710.7-2710.8"
  wire input 1 \D
  attribute \src "simcells.v:2710.10-2710.11"
  wire input 2 \C
  attribute \src "simcells.v:2715.11-2715.17"
  wire $eq$simcells.v:2715$308_Y
  attribute \src "simcells.v:2713.6-2713.12"
  wire $eq$simcells.v:2713$307_Y
  attribute \src "simcells.v:2712.1-2717.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:2712.1-2717.4"
  cell $dff $procdff$457
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
  end
  attribute \src "simcells.v:2713.6-2713.12"
  cell $not $eq$simcells.v:2713$307
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:2713$307_Y
    connect \A \R
  end
  attribute \src "simcells.v:2712.1-2717.4"
  process $proc$simcells.v:2712$306
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:2713.2-2716.10"
    attribute \full_case 1
    switch $eq$simcells.v:2713$307_Y
    attribute \src "simcells.v:2713.6-2713.12"
      case 1'1
        assign $0\Q[0:0] 1'0
    attribute \src "simcells.v:2715.2-2715.6"
      case 
        attribute \src "simcells.v:2715.7-2716.10"
        switch $eq$simcells.v:2715$308_Y
        attribute \src "simcells.v:2715.11-2715.17"
          case 1'1
            assign $0\Q[0:0] \D
        end
    end
  end
  connect $eq$simcells.v:2715$308_Y \E
end
attribute \src "simcells.v:2684.1-2693.10"
attribute \cells_not_processed 1
module \$_SDFFE_PN0N_
  attribute \src "simcells.v:2685.13-2685.14"
  wire input 3 \R
  attribute \src "simcells.v:2686.12-2686.13"
  wire output 5 \Q
  attribute \src "simcells.v:2685.16-2685.17"
  wire input 4 \E
  attribute \src "simcells.v:2685.7-2685.8"
  wire input 1 \D
  attribute \src "simcells.v:2685.10-2685.11"
  wire input 2 \C
  attribute \src "simcells.v:2690.11-2690.17"
  wire $eq$simcells.v:2690$305_Y
  attribute \src "simcells.v:2688.6-2688.12"
  wire $eq$simcells.v:2688$304_Y
  attribute \src "simcells.v:2687.1-2692.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:2687.1-2692.4"
  cell $dff $procdff$458
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
  end
  attribute \src "simcells.v:2690.11-2690.17"
  cell $not $eq$simcells.v:2690$305
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:2690$305_Y
    connect \A \E
  end
  attribute \src "simcells.v:2688.6-2688.12"
  cell $not $eq$simcells.v:2688$304
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:2688$304_Y
    connect \A \R
  end
  attribute \src "simcells.v:2687.1-2692.4"
  process $proc$simcells.v:2687$303
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:2688.2-2691.10"
    attribute \full_case 1
    switch $eq$simcells.v:2688$304_Y
    attribute \src "simcells.v:2688.6-2688.12"
      case 1'1
        assign $0\Q[0:0] 1'0
    attribute \src "simcells.v:2690.2-2690.6"
      case 
        attribute \src "simcells.v:2690.7-2691.10"
        switch $eq$simcells.v:2690$305_Y
        attribute \src "simcells.v:2690.11-2690.17"
          case 1'1
            assign $0\Q[0:0] \D
        end
    end
  end
end
attribute \src "simcells.v:2659.1-2668.10"
attribute \cells_not_processed 1
module \$_SDFFE_NP1P_
  attribute \src "simcells.v:2660.13-2660.14"
  wire input 3 \R
  attribute \src "simcells.v:2661.12-2661.13"
  wire output 5 \Q
  attribute \src "simcells.v:2660.16-2660.17"
  wire input 4 \E
  attribute \src "simcells.v:2660.7-2660.8"
  wire input 1 \D
  attribute \src "simcells.v:2660.10-2660.11"
  wire input 2 \C
  attribute \src "simcells.v:2665.11-2665.17"
  wire $eq$simcells.v:2665$302_Y
  attribute \src "simcells.v:2663.6-2663.12"
  wire $eq$simcells.v:2663$301_Y
  attribute \src "simcells.v:2662.1-2667.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:2662.1-2667.4"
  cell $dff $procdff$459
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'0
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
  end
  attribute \src "simcells.v:2662.1-2667.4"
  process $proc$simcells.v:2662$300
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:2663.2-2666.10"
    attribute \full_case 1
    switch $eq$simcells.v:2663$301_Y
    attribute \src "simcells.v:2663.6-2663.12"
      case 1'1
        assign $0\Q[0:0] 1'1
    attribute \src "simcells.v:2665.2-2665.6"
      case 
        attribute \src "simcells.v:2665.7-2666.10"
        switch $eq$simcells.v:2665$302_Y
        attribute \src "simcells.v:2665.11-2665.17"
          case 1'1
            assign $0\Q[0:0] \D
        end
    end
  end
  connect $eq$simcells.v:2663$301_Y \R
  connect $eq$simcells.v:2665$302_Y \E
end
attribute \src "simcells.v:2634.1-2643.10"
attribute \cells_not_processed 1
module \$_SDFFE_NP1N_
  attribute \src "simcells.v:2635.13-2635.14"
  wire input 3 \R
  attribute \src "simcells.v:2636.12-2636.13"
  wire output 5 \Q
  attribute \src "simcells.v:2635.16-2635.17"
  wire input 4 \E
  attribute \src "simcells.v:2635.7-2635.8"
  wire input 1 \D
  attribute \src "simcells.v:2635.10-2635.11"
  wire input 2 \C
  attribute \src "simcells.v:2640.11-2640.17"
  wire $eq$simcells.v:2640$299_Y
  attribute \src "simcells.v:2638.6-2638.12"
  wire $eq$simcells.v:2638$298_Y
  attribute \src "simcells.v:2637.1-2642.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:2637.1-2642.4"
  cell $dff $procdff$460
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'0
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
  end
  attribute \src "simcells.v:2640.11-2640.17"
  cell $not $eq$simcells.v:2640$299
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:2640$299_Y
    connect \A \E
  end
  attribute \src "simcells.v:2637.1-2642.4"
  process $proc$simcells.v:2637$297
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:2638.2-2641.10"
    attribute \full_case 1
    switch $eq$simcells.v:2638$298_Y
    attribute \src "simcells.v:2638.6-2638.12"
      case 1'1
        assign $0\Q[0:0] 1'1
    attribute \src "simcells.v:2640.2-2640.6"
      case 
        attribute \src "simcells.v:2640.7-2641.10"
        switch $eq$simcells.v:2640$299_Y
        attribute \src "simcells.v:2640.11-2640.17"
          case 1'1
            assign $0\Q[0:0] \D
        end
    end
  end
  connect $eq$simcells.v:2638$298_Y \R
end
attribute \src "simcells.v:2609.1-2618.10"
attribute \cells_not_processed 1
module \$_SDFFE_NP0P_
  attribute \src "simcells.v:2610.13-2610.14"
  wire input 3 \R
  attribute \src "simcells.v:2611.12-2611.13"
  wire output 5 \Q
  attribute \src "simcells.v:2610.16-2610.17"
  wire input 4 \E
  attribute \src "simcells.v:2610.7-2610.8"
  wire input 1 \D
  attribute \src "simcells.v:2610.10-2610.11"
  wire input 2 \C
  attribute \src "simcells.v:2615.11-2615.17"
  wire $eq$simcells.v:2615$296_Y
  attribute \src "simcells.v:2613.6-2613.12"
  wire $eq$simcells.v:2613$295_Y
  attribute \src "simcells.v:2612.1-2617.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:2612.1-2617.4"
  cell $dff $procdff$461
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'0
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
  end
  attribute \src "simcells.v:2612.1-2617.4"
  process $proc$simcells.v:2612$294
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:2613.2-2616.10"
    attribute \full_case 1
    switch $eq$simcells.v:2613$295_Y
    attribute \src "simcells.v:2613.6-2613.12"
      case 1'1
        assign $0\Q[0:0] 1'0
    attribute \src "simcells.v:2615.2-2615.6"
      case 
        attribute \src "simcells.v:2615.7-2616.10"
        switch $eq$simcells.v:2615$296_Y
        attribute \src "simcells.v:2615.11-2615.17"
          case 1'1
            assign $0\Q[0:0] \D
        end
    end
  end
  connect $eq$simcells.v:2613$295_Y \R
  connect $eq$simcells.v:2615$296_Y \E
end
attribute \src "simcells.v:2584.1-2593.10"
attribute \cells_not_processed 1
module \$_SDFFE_NP0N_
  attribute \src "simcells.v:2585.13-2585.14"
  wire input 3 \R
  attribute \src "simcells.v:2586.12-2586.13"
  wire output 5 \Q
  attribute \src "simcells.v:2585.16-2585.17"
  wire input 4 \E
  attribute \src "simcells.v:2585.7-2585.8"
  wire input 1 \D
  attribute \src "simcells.v:2585.10-2585.11"
  wire input 2 \C
  attribute \src "simcells.v:2590.11-2590.17"
  wire $eq$simcells.v:2590$293_Y
  attribute \src "simcells.v:2588.6-2588.12"
  wire $eq$simcells.v:2588$292_Y
  attribute \src "simcells.v:2587.1-2592.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:2587.1-2592.4"
  cell $dff $procdff$462
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'0
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
  end
  attribute \src "simcells.v:2590.11-2590.17"
  cell $not $eq$simcells.v:2590$293
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:2590$293_Y
    connect \A \E
  end
  attribute \src "simcells.v:2587.1-2592.4"
  process $proc$simcells.v:2587$291
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:2588.2-2591.10"
    attribute \full_case 1
    switch $eq$simcells.v:2588$292_Y
    attribute \src "simcells.v:2588.6-2588.12"
      case 1'1
        assign $0\Q[0:0] 1'0
    attribute \src "simcells.v:2590.2-2590.6"
      case 
        attribute \src "simcells.v:2590.7-2591.10"
        switch $eq$simcells.v:2590$293_Y
        attribute \src "simcells.v:2590.11-2590.17"
          case 1'1
            assign $0\Q[0:0] \D
        end
    end
  end
  connect $eq$simcells.v:2588$292_Y \R
end
attribute \src "simcells.v:2559.1-2568.10"
attribute \cells_not_processed 1
module \$_SDFFE_NN1P_
  attribute \src "simcells.v:2560.13-2560.14"
  wire input 3 \R
  attribute \src "simcells.v:2561.12-2561.13"
  wire output 5 \Q
  attribute \src "simcells.v:2560.16-2560.17"
  wire input 4 \E
  attribute \src "simcells.v:2560.7-2560.8"
  wire input 1 \D
  attribute \src "simcells.v:2560.10-2560.11"
  wire input 2 \C
  attribute \src "simcells.v:2565.11-2565.17"
  wire $eq$simcells.v:2565$290_Y
  attribute \src "simcells.v:2563.6-2563.12"
  wire $eq$simcells.v:2563$289_Y
  attribute \src "simcells.v:2562.1-2567.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:2562.1-2567.4"
  cell $dff $procdff$463
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'0
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
  end
  attribute \src "simcells.v:2563.6-2563.12"
  cell $not $eq$simcells.v:2563$289
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:2563$289_Y
    connect \A \R
  end
  attribute \src "simcells.v:2562.1-2567.4"
  process $proc$simcells.v:2562$288
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:2563.2-2566.10"
    attribute \full_case 1
    switch $eq$simcells.v:2563$289_Y
    attribute \src "simcells.v:2563.6-2563.12"
      case 1'1
        assign $0\Q[0:0] 1'1
    attribute \src "simcells.v:2565.2-2565.6"
      case 
        attribute \src "simcells.v:2565.7-2566.10"
        switch $eq$simcells.v:2565$290_Y
        attribute \src "simcells.v:2565.11-2565.17"
          case 1'1
            assign $0\Q[0:0] \D
        end
    end
  end
  connect $eq$simcells.v:2565$290_Y \E
end
attribute \src "simcells.v:2534.1-2543.10"
attribute \cells_not_processed 1
module \$_SDFFE_NN1N_
  attribute \src "simcells.v:2535.13-2535.14"
  wire input 3 \R
  attribute \src "simcells.v:2536.12-2536.13"
  wire output 5 \Q
  attribute \src "simcells.v:2535.16-2535.17"
  wire input 4 \E
  attribute \src "simcells.v:2535.7-2535.8"
  wire input 1 \D
  attribute \src "simcells.v:2535.10-2535.11"
  wire input 2 \C
  attribute \src "simcells.v:2540.11-2540.17"
  wire $eq$simcells.v:2540$287_Y
  attribute \src "simcells.v:2538.6-2538.12"
  wire $eq$simcells.v:2538$286_Y
  attribute \src "simcells.v:2537.1-2542.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:2537.1-2542.4"
  cell $dff $procdff$464
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'0
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
  end
  attribute \src "simcells.v:2540.11-2540.17"
  cell $not $eq$simcells.v:2540$287
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:2540$287_Y
    connect \A \E
  end
  attribute \src "simcells.v:2538.6-2538.12"
  cell $not $eq$simcells.v:2538$286
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:2538$286_Y
    connect \A \R
  end
  attribute \src "simcells.v:2537.1-2542.4"
  process $proc$simcells.v:2537$285
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:2538.2-2541.10"
    attribute \full_case 1
    switch $eq$simcells.v:2538$286_Y
    attribute \src "simcells.v:2538.6-2538.12"
      case 1'1
        assign $0\Q[0:0] 1'1
    attribute \src "simcells.v:2540.2-2540.6"
      case 
        attribute \src "simcells.v:2540.7-2541.10"
        switch $eq$simcells.v:2540$287_Y
        attribute \src "simcells.v:2540.11-2540.17"
          case 1'1
            assign $0\Q[0:0] \D
        end
    end
  end
end
attribute \src "simcells.v:2509.1-2518.10"
attribute \cells_not_processed 1
module \$_SDFFE_NN0P_
  attribute \src "simcells.v:2510.13-2510.14"
  wire input 3 \R
  attribute \src "simcells.v:2511.12-2511.13"
  wire output 5 \Q
  attribute \src "simcells.v:2510.16-2510.17"
  wire input 4 \E
  attribute \src "simcells.v:2510.7-2510.8"
  wire input 1 \D
  attribute \src "simcells.v:2510.10-2510.11"
  wire input 2 \C
  attribute \src "simcells.v:2515.11-2515.17"
  wire $eq$simcells.v:2515$284_Y
  attribute \src "simcells.v:2513.6-2513.12"
  wire $eq$simcells.v:2513$283_Y
  attribute \src "simcells.v:2512.1-2517.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:2512.1-2517.4"
  cell $dff $procdff$465
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'0
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
  end
  attribute \src "simcells.v:2513.6-2513.12"
  cell $not $eq$simcells.v:2513$283
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:2513$283_Y
    connect \A \R
  end
  attribute \src "simcells.v:2512.1-2517.4"
  process $proc$simcells.v:2512$282
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:2513.2-2516.10"
    attribute \full_case 1
    switch $eq$simcells.v:2513$283_Y
    attribute \src "simcells.v:2513.6-2513.12"
      case 1'1
        assign $0\Q[0:0] 1'0
    attribute \src "simcells.v:2515.2-2515.6"
      case 
        attribute \src "simcells.v:2515.7-2516.10"
        switch $eq$simcells.v:2515$284_Y
        attribute \src "simcells.v:2515.11-2515.17"
          case 1'1
            assign $0\Q[0:0] \D
        end
    end
  end
  connect $eq$simcells.v:2515$284_Y \E
end
attribute \src "simcells.v:2484.1-2493.10"
attribute \cells_not_processed 1
module \$_SDFFE_NN0N_
  attribute \src "simcells.v:2485.13-2485.14"
  wire input 3 \R
  attribute \src "simcells.v:2486.12-2486.13"
  wire output 5 \Q
  attribute \src "simcells.v:2485.16-2485.17"
  wire input 4 \E
  attribute \src "simcells.v:2485.7-2485.8"
  wire input 1 \D
  attribute \src "simcells.v:2485.10-2485.11"
  wire input 2 \C
  attribute \src "simcells.v:2490.11-2490.17"
  wire $eq$simcells.v:2490$281_Y
  attribute \src "simcells.v:2488.6-2488.12"
  wire $eq$simcells.v:2488$280_Y
  attribute \src "simcells.v:2487.1-2492.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:2487.1-2492.4"
  cell $dff $procdff$466
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'0
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
  end
  attribute \src "simcells.v:2490.11-2490.17"
  cell $not $eq$simcells.v:2490$281
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:2490$281_Y
    connect \A \E
  end
  attribute \src "simcells.v:2488.6-2488.12"
  cell $not $eq$simcells.v:2488$280
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:2488$280_Y
    connect \A \R
  end
  attribute \src "simcells.v:2487.1-2492.4"
  process $proc$simcells.v:2487$279
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:2488.2-2491.10"
    attribute \full_case 1
    switch $eq$simcells.v:2488$280_Y
    attribute \src "simcells.v:2488.6-2488.12"
      case 1'1
        assign $0\Q[0:0] 1'0
    attribute \src "simcells.v:2490.2-2490.6"
      case 
        attribute \src "simcells.v:2490.7-2491.10"
        switch $eq$simcells.v:2490$281_Y
        attribute \src "simcells.v:2490.11-2490.17"
          case 1'1
            assign $0\Q[0:0] \D
        end
    end
  end
end
attribute \src "simcells.v:3289.1-3300.10"
attribute \cells_not_processed 1
module \$_SDFFCE_PP1P_
  attribute \src "simcells.v:3290.13-3290.14"
  wire input 3 \R
  attribute \src "simcells.v:3291.12-3291.13"
  wire output 5 \Q
  attribute \src "simcells.v:3290.16-3290.17"
  wire input 4 \E
  attribute \src "simcells.v:3290.7-3290.8"
  wire input 1 \D
  attribute \src "simcells.v:3290.10-3290.11"
  wire input 2 \C
  attribute \src "simcells.v:3294.7-3294.13"
  wire $eq$simcells.v:3294$374_Y
  attribute \src "simcells.v:3293.6-3293.12"
  wire $eq$simcells.v:3293$373_Y
  attribute \src "simcells.v:3292.1-3299.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:3292.1-3299.4"
  cell $dff $procdff$435
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
  end
  attribute \src "simcells.v:3292.1-3299.4"
  process $proc$simcells.v:3292$372
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:3293.2-3298.5"
    switch $eq$simcells.v:3293$373_Y
    attribute \src "simcells.v:3293.6-3293.12"
      case 1'1
        attribute \src "simcells.v:3294.3-3297.11"
        attribute \full_case 1
        switch $eq$simcells.v:3294$374_Y
        attribute \src "simcells.v:3294.7-3294.13"
          case 1'1
            assign $0\Q[0:0] 1'1
        attribute \src "simcells.v:3296.3-3296.7"
          case 
            assign $0\Q[0:0] \D
        end
    end
  end
  connect $eq$simcells.v:3293$373_Y \E
  connect $eq$simcells.v:3294$374_Y \R
end
attribute \src "simcells.v:3262.1-3273.10"
attribute \cells_not_processed 1
module \$_SDFFCE_PP1N_
  attribute \src "simcells.v:3263.13-3263.14"
  wire input 3 \R
  attribute \src "simcells.v:3264.12-3264.13"
  wire output 5 \Q
  attribute \src "simcells.v:3263.16-3263.17"
  wire input 4 \E
  attribute \src "simcells.v:3263.7-3263.8"
  wire input 1 \D
  attribute \src "simcells.v:3263.10-3263.11"
  wire input 2 \C
  attribute \src "simcells.v:3267.7-3267.13"
  wire $eq$simcells.v:3267$371_Y
  attribute \src "simcells.v:3266.6-3266.12"
  wire $eq$simcells.v:3266$370_Y
  attribute \src "simcells.v:3265.1-3272.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:3265.1-3272.4"
  cell $dff $procdff$436
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
  end
  attribute \src "simcells.v:3266.6-3266.12"
  cell $not $eq$simcells.v:3266$370
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:3266$370_Y
    connect \A \E
  end
  attribute \src "simcells.v:3265.1-3272.4"
  process $proc$simcells.v:3265$369
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:3266.2-3271.5"
    switch $eq$simcells.v:3266$370_Y
    attribute \src "simcells.v:3266.6-3266.12"
      case 1'1
        attribute \src "simcells.v:3267.3-3270.11"
        attribute \full_case 1
        switch $eq$simcells.v:3267$371_Y
        attribute \src "simcells.v:3267.7-3267.13"
          case 1'1
            assign $0\Q[0:0] 1'1
        attribute \src "simcells.v:3269.3-3269.7"
          case 
            assign $0\Q[0:0] \D
        end
    end
  end
  connect $eq$simcells.v:3267$371_Y \R
end
attribute \src "simcells.v:3235.1-3246.10"
attribute \cells_not_processed 1
module \$_SDFFCE_PP0P_
  attribute \src "simcells.v:3236.13-3236.14"
  wire input 3 \R
  attribute \src "simcells.v:3237.12-3237.13"
  wire output 5 \Q
  attribute \src "simcells.v:3236.16-3236.17"
  wire input 4 \E
  attribute \src "simcells.v:3236.7-3236.8"
  wire input 1 \D
  attribute \src "simcells.v:3236.10-3236.11"
  wire input 2 \C
  attribute \src "simcells.v:3240.7-3240.13"
  wire $eq$simcells.v:3240$368_Y
  attribute \src "simcells.v:3239.6-3239.12"
  wire $eq$simcells.v:3239$367_Y
  attribute \src "simcells.v:3238.1-3245.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:3238.1-3245.4"
  cell $dff $procdff$437
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
  end
  attribute \src "simcells.v:3238.1-3245.4"
  process $proc$simcells.v:3238$366
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:3239.2-3244.5"
    switch $eq$simcells.v:3239$367_Y
    attribute \src "simcells.v:3239.6-3239.12"
      case 1'1
        attribute \src "simcells.v:3240.3-3243.11"
        attribute \full_case 1
        switch $eq$simcells.v:3240$368_Y
        attribute \src "simcells.v:3240.7-3240.13"
          case 1'1
            assign $0\Q[0:0] 1'0
        attribute \src "simcells.v:3242.3-3242.7"
          case 
            assign $0\Q[0:0] \D
        end
    end
  end
  connect $eq$simcells.v:3239$367_Y \E
  connect $eq$simcells.v:3240$368_Y \R
end
attribute \src "simcells.v:3208.1-3219.10"
attribute \cells_not_processed 1
module \$_SDFFCE_PP0N_
  attribute \src "simcells.v:3209.13-3209.14"
  wire input 3 \R
  attribute \src "simcells.v:3210.12-3210.13"
  wire output 5 \Q
  attribute \src "simcells.v:3209.16-3209.17"
  wire input 4 \E
  attribute \src "simcells.v:3209.7-3209.8"
  wire input 1 \D
  attribute \src "simcells.v:3209.10-3209.11"
  wire input 2 \C
  attribute \src "simcells.v:3213.7-3213.13"
  wire $eq$simcells.v:3213$365_Y
  attribute \src "simcells.v:3212.6-3212.12"
  wire $eq$simcells.v:3212$364_Y
  attribute \src "simcells.v:3211.1-3218.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:3211.1-3218.4"
  cell $dff $procdff$438
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
  end
  attribute \src "simcells.v:3212.6-3212.12"
  cell $not $eq$simcells.v:3212$364
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:3212$364_Y
    connect \A \E
  end
  attribute \src "simcells.v:3211.1-3218.4"
  process $proc$simcells.v:3211$363
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:3212.2-3217.5"
    switch $eq$simcells.v:3212$364_Y
    attribute \src "simcells.v:3212.6-3212.12"
      case 1'1
        attribute \src "simcells.v:3213.3-3216.11"
        attribute \full_case 1
        switch $eq$simcells.v:3213$365_Y
        attribute \src "simcells.v:3213.7-3213.13"
          case 1'1
            assign $0\Q[0:0] 1'0
        attribute \src "simcells.v:3215.3-3215.7"
          case 
            assign $0\Q[0:0] \D
        end
    end
  end
  connect $eq$simcells.v:3213$365_Y \R
end
attribute \src "simcells.v:3181.1-3192.10"
attribute \cells_not_processed 1
module \$_SDFFCE_PN1P_
  attribute \src "simcells.v:3182.13-3182.14"
  wire input 3 \R
  attribute \src "simcells.v:3183.12-3183.13"
  wire output 5 \Q
  attribute \src "simcells.v:3182.16-3182.17"
  wire input 4 \E
  attribute \src "simcells.v:3182.7-3182.8"
  wire input 1 \D
  attribute \src "simcells.v:3182.10-3182.11"
  wire input 2 \C
  attribute \src "simcells.v:3186.7-3186.13"
  wire $eq$simcells.v:3186$362_Y
  attribute \src "simcells.v:3185.6-3185.12"
  wire $eq$simcells.v:3185$361_Y
  attribute \src "simcells.v:3184.1-3191.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:3184.1-3191.4"
  cell $dff $procdff$439
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
  end
  attribute \src "simcells.v:3186.7-3186.13"
  cell $not $eq$simcells.v:3186$362
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:3186$362_Y
    connect \A \R
  end
  attribute \src "simcells.v:3184.1-3191.4"
  process $proc$simcells.v:3184$360
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:3185.2-3190.5"
    switch $eq$simcells.v:3185$361_Y
    attribute \src "simcells.v:3185.6-3185.12"
      case 1'1
        attribute \src "simcells.v:3186.3-3189.11"
        attribute \full_case 1
        switch $eq$simcells.v:3186$362_Y
        attribute \src "simcells.v:3186.7-3186.13"
          case 1'1
            assign $0\Q[0:0] 1'1
        attribute \src "simcells.v:3188.3-3188.7"
          case 
            assign $0\Q[0:0] \D
        end
    end
  end
  connect $eq$simcells.v:3185$361_Y \E
end
attribute \src "simcells.v:3154.1-3165.10"
attribute \cells_not_processed 1
module \$_SDFFCE_PN1N_
  attribute \src "simcells.v:3155.13-3155.14"
  wire input 3 \R
  attribute \src "simcells.v:3156.12-3156.13"
  wire output 5 \Q
  attribute \src "simcells.v:3155.16-3155.17"
  wire input 4 \E
  attribute \src "simcells.v:3155.7-3155.8"
  wire input 1 \D
  attribute \src "simcells.v:3155.10-3155.11"
  wire input 2 \C
  attribute \src "simcells.v:3159.7-3159.13"
  wire $eq$simcells.v:3159$359_Y
  attribute \src "simcells.v:3158.6-3158.12"
  wire $eq$simcells.v:3158$358_Y
  attribute \src "simcells.v:3157.1-3164.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:3157.1-3164.4"
  cell $dff $procdff$440
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
  end
  attribute \src "simcells.v:3159.7-3159.13"
  cell $not $eq$simcells.v:3159$359
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:3159$359_Y
    connect \A \R
  end
  attribute \src "simcells.v:3158.6-3158.12"
  cell $not $eq$simcells.v:3158$358
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:3158$358_Y
    connect \A \E
  end
  attribute \src "simcells.v:3157.1-3164.4"
  process $proc$simcells.v:3157$357
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:3158.2-3163.5"
    switch $eq$simcells.v:3158$358_Y
    attribute \src "simcells.v:3158.6-3158.12"
      case 1'1
        attribute \src "simcells.v:3159.3-3162.11"
        attribute \full_case 1
        switch $eq$simcells.v:3159$359_Y
        attribute \src "simcells.v:3159.7-3159.13"
          case 1'1
            assign $0\Q[0:0] 1'1
        attribute \src "simcells.v:3161.3-3161.7"
          case 
            assign $0\Q[0:0] \D
        end
    end
  end
end
attribute \src "simcells.v:3127.1-3138.10"
attribute \cells_not_processed 1
module \$_SDFFCE_PN0P_
  attribute \src "simcells.v:3128.13-3128.14"
  wire input 3 \R
  attribute \src "simcells.v:3129.12-3129.13"
  wire output 5 \Q
  attribute \src "simcells.v:3128.16-3128.17"
  wire input 4 \E
  attribute \src "simcells.v:3128.7-3128.8"
  wire input 1 \D
  attribute \src "simcells.v:3128.10-3128.11"
  wire input 2 \C
  attribute \src "simcells.v:3132.7-3132.13"
  wire $eq$simcells.v:3132$356_Y
  attribute \src "simcells.v:3131.6-3131.12"
  wire $eq$simcells.v:3131$355_Y
  attribute \src "simcells.v:3130.1-3137.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:3130.1-3137.4"
  cell $dff $procdff$441
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
  end
  attribute \src "simcells.v:3132.7-3132.13"
  cell $not $eq$simcells.v:3132$356
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:3132$356_Y
    connect \A \R
  end
  attribute \src "simcells.v:3130.1-3137.4"
  process $proc$simcells.v:3130$354
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:3131.2-3136.5"
    switch $eq$simcells.v:3131$355_Y
    attribute \src "simcells.v:3131.6-3131.12"
      case 1'1
        attribute \src "simcells.v:3132.3-3135.11"
        attribute \full_case 1
        switch $eq$simcells.v:3132$356_Y
        attribute \src "simcells.v:3132.7-3132.13"
          case 1'1
            assign $0\Q[0:0] 1'0
        attribute \src "simcells.v:3134.3-3134.7"
          case 
            assign $0\Q[0:0] \D
        end
    end
  end
  connect $eq$simcells.v:3131$355_Y \E
end
attribute \src "simcells.v:3100.1-3111.10"
attribute \cells_not_processed 1
module \$_SDFFCE_PN0N_
  attribute \src "simcells.v:3101.13-3101.14"
  wire input 3 \R
  attribute \src "simcells.v:3102.12-3102.13"
  wire output 5 \Q
  attribute \src "simcells.v:3101.16-3101.17"
  wire input 4 \E
  attribute \src "simcells.v:3101.7-3101.8"
  wire input 1 \D
  attribute \src "simcells.v:3101.10-3101.11"
  wire input 2 \C
  attribute \src "simcells.v:3105.7-3105.13"
  wire $eq$simcells.v:3105$353_Y
  attribute \src "simcells.v:3104.6-3104.12"
  wire $eq$simcells.v:3104$352_Y
  attribute \src "simcells.v:3103.1-3110.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:3103.1-3110.4"
  cell $dff $procdff$442
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
  end
  attribute \src "simcells.v:3105.7-3105.13"
  cell $not $eq$simcells.v:3105$353
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:3105$353_Y
    connect \A \R
  end
  attribute \src "simcells.v:3104.6-3104.12"
  cell $not $eq$simcells.v:3104$352
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:3104$352_Y
    connect \A \E
  end
  attribute \src "simcells.v:3103.1-3110.4"
  process $proc$simcells.v:3103$351
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:3104.2-3109.5"
    switch $eq$simcells.v:3104$352_Y
    attribute \src "simcells.v:3104.6-3104.12"
      case 1'1
        attribute \src "simcells.v:3105.3-3108.11"
        attribute \full_case 1
        switch $eq$simcells.v:3105$353_Y
        attribute \src "simcells.v:3105.7-3105.13"
          case 1'1
            assign $0\Q[0:0] 1'0
        attribute \src "simcells.v:3107.3-3107.7"
          case 
            assign $0\Q[0:0] \D
        end
    end
  end
end
attribute \src "simcells.v:3073.1-3084.10"
attribute \cells_not_processed 1
module \$_SDFFCE_NP1P_
  attribute \src "simcells.v:3074.13-3074.14"
  wire input 3 \R
  attribute \src "simcells.v:3075.12-3075.13"
  wire output 5 \Q
  attribute \src "simcells.v:3074.16-3074.17"
  wire input 4 \E
  attribute \src "simcells.v:3074.7-3074.8"
  wire input 1 \D
  attribute \src "simcells.v:3074.10-3074.11"
  wire input 2 \C
  attribute \src "simcells.v:3078.7-3078.13"
  wire $eq$simcells.v:3078$350_Y
  attribute \src "simcells.v:3077.6-3077.12"
  wire $eq$simcells.v:3077$349_Y
  attribute \src "simcells.v:3076.1-3083.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:3076.1-3083.4"
  cell $dff $procdff$443
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'0
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
  end
  attribute \src "simcells.v:3076.1-3083.4"
  process $proc$simcells.v:3076$348
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:3077.2-3082.5"
    switch $eq$simcells.v:3077$349_Y
    attribute \src "simcells.v:3077.6-3077.12"
      case 1'1
        attribute \src "simcells.v:3078.3-3081.11"
        attribute \full_case 1
        switch $eq$simcells.v:3078$350_Y
        attribute \src "simcells.v:3078.7-3078.13"
          case 1'1
            assign $0\Q[0:0] 1'1
        attribute \src "simcells.v:3080.3-3080.7"
          case 
            assign $0\Q[0:0] \D
        end
    end
  end
  connect $eq$simcells.v:3077$349_Y \E
  connect $eq$simcells.v:3078$350_Y \R
end
attribute \src "simcells.v:3046.1-3057.10"
attribute \cells_not_processed 1
module \$_SDFFCE_NP1N_
  attribute \src "simcells.v:3047.13-3047.14"
  wire input 3 \R
  attribute \src "simcells.v:3048.12-3048.13"
  wire output 5 \Q
  attribute \src "simcells.v:3047.16-3047.17"
  wire input 4 \E
  attribute \src "simcells.v:3047.7-3047.8"
  wire input 1 \D
  attribute \src "simcells.v:3047.10-3047.11"
  wire input 2 \C
  attribute \src "simcells.v:3051.7-3051.13"
  wire $eq$simcells.v:3051$347_Y
  attribute \src "simcells.v:3050.6-3050.12"
  wire $eq$simcells.v:3050$346_Y
  attribute \src "simcells.v:3049.1-3056.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:3049.1-3056.4"
  cell $dff $procdff$444
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'0
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
  end
  attribute \src "simcells.v:3050.6-3050.12"
  cell $not $eq$simcells.v:3050$346
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:3050$346_Y
    connect \A \E
  end
  attribute \src "simcells.v:3049.1-3056.4"
  process $proc$simcells.v:3049$345
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:3050.2-3055.5"
    switch $eq$simcells.v:3050$346_Y
    attribute \src "simcells.v:3050.6-3050.12"
      case 1'1
        attribute \src "simcells.v:3051.3-3054.11"
        attribute \full_case 1
        switch $eq$simcells.v:3051$347_Y
        attribute \src "simcells.v:3051.7-3051.13"
          case 1'1
            assign $0\Q[0:0] 1'1
        attribute \src "simcells.v:3053.3-3053.7"
          case 
            assign $0\Q[0:0] \D
        end
    end
  end
  connect $eq$simcells.v:3051$347_Y \R
end
attribute \src "simcells.v:3019.1-3030.10"
attribute \cells_not_processed 1
module \$_SDFFCE_NP0P_
  attribute \src "simcells.v:3020.13-3020.14"
  wire input 3 \R
  attribute \src "simcells.v:3021.12-3021.13"
  wire output 5 \Q
  attribute \src "simcells.v:3020.16-3020.17"
  wire input 4 \E
  attribute \src "simcells.v:3020.7-3020.8"
  wire input 1 \D
  attribute \src "simcells.v:3020.10-3020.11"
  wire input 2 \C
  attribute \src "simcells.v:3024.7-3024.13"
  wire $eq$simcells.v:3024$344_Y
  attribute \src "simcells.v:3023.6-3023.12"
  wire $eq$simcells.v:3023$343_Y
  attribute \src "simcells.v:3022.1-3029.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:3022.1-3029.4"
  cell $dff $procdff$445
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'0
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
  end
  attribute \src "simcells.v:3022.1-3029.4"
  process $proc$simcells.v:3022$342
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:3023.2-3028.5"
    switch $eq$simcells.v:3023$343_Y
    attribute \src "simcells.v:3023.6-3023.12"
      case 1'1
        attribute \src "simcells.v:3024.3-3027.11"
        attribute \full_case 1
        switch $eq$simcells.v:3024$344_Y
        attribute \src "simcells.v:3024.7-3024.13"
          case 1'1
            assign $0\Q[0:0] 1'0
        attribute \src "simcells.v:3026.3-3026.7"
          case 
            assign $0\Q[0:0] \D
        end
    end
  end
  connect $eq$simcells.v:3023$343_Y \E
  connect $eq$simcells.v:3024$344_Y \R
end
attribute \src "simcells.v:2992.1-3003.10"
attribute \cells_not_processed 1
module \$_SDFFCE_NP0N_
  attribute \src "simcells.v:2993.13-2993.14"
  wire input 3 \R
  attribute \src "simcells.v:2994.12-2994.13"
  wire output 5 \Q
  attribute \src "simcells.v:2993.16-2993.17"
  wire input 4 \E
  attribute \src "simcells.v:2993.7-2993.8"
  wire input 1 \D
  attribute \src "simcells.v:2993.10-2993.11"
  wire input 2 \C
  attribute \src "simcells.v:2997.7-2997.13"
  wire $eq$simcells.v:2997$341_Y
  attribute \src "simcells.v:2996.6-2996.12"
  wire $eq$simcells.v:2996$340_Y
  attribute \src "simcells.v:2995.1-3002.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:2995.1-3002.4"
  cell $dff $procdff$446
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'0
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
  end
  attribute \src "simcells.v:2996.6-2996.12"
  cell $not $eq$simcells.v:2996$340
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:2996$340_Y
    connect \A \E
  end
  attribute \src "simcells.v:2995.1-3002.4"
  process $proc$simcells.v:2995$339
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:2996.2-3001.5"
    switch $eq$simcells.v:2996$340_Y
    attribute \src "simcells.v:2996.6-2996.12"
      case 1'1
        attribute \src "simcells.v:2997.3-3000.11"
        attribute \full_case 1
        switch $eq$simcells.v:2997$341_Y
        attribute \src "simcells.v:2997.7-2997.13"
          case 1'1
            assign $0\Q[0:0] 1'0
        attribute \src "simcells.v:2999.3-2999.7"
          case 
            assign $0\Q[0:0] \D
        end
    end
  end
  connect $eq$simcells.v:2997$341_Y \R
end
attribute \src "simcells.v:2965.1-2976.10"
attribute \cells_not_processed 1
module \$_SDFFCE_NN1P_
  attribute \src "simcells.v:2966.13-2966.14"
  wire input 3 \R
  attribute \src "simcells.v:2967.12-2967.13"
  wire output 5 \Q
  attribute \src "simcells.v:2966.16-2966.17"
  wire input 4 \E
  attribute \src "simcells.v:2966.7-2966.8"
  wire input 1 \D
  attribute \src "simcells.v:2966.10-2966.11"
  wire input 2 \C
  attribute \src "simcells.v:2970.7-2970.13"
  wire $eq$simcells.v:2970$338_Y
  attribute \src "simcells.v:2969.6-2969.12"
  wire $eq$simcells.v:2969$337_Y
  attribute \src "simcells.v:2968.1-2975.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:2968.1-2975.4"
  cell $dff $procdff$447
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'0
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
  end
  attribute \src "simcells.v:2970.7-2970.13"
  cell $not $eq$simcells.v:2970$338
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:2970$338_Y
    connect \A \R
  end
  attribute \src "simcells.v:2968.1-2975.4"
  process $proc$simcells.v:2968$336
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:2969.2-2974.5"
    switch $eq$simcells.v:2969$337_Y
    attribute \src "simcells.v:2969.6-2969.12"
      case 1'1
        attribute \src "simcells.v:2970.3-2973.11"
        attribute \full_case 1
        switch $eq$simcells.v:2970$338_Y
        attribute \src "simcells.v:2970.7-2970.13"
          case 1'1
            assign $0\Q[0:0] 1'1
        attribute \src "simcells.v:2972.3-2972.7"
          case 
            assign $0\Q[0:0] \D
        end
    end
  end
  connect $eq$simcells.v:2969$337_Y \E
end
attribute \src "simcells.v:2938.1-2949.10"
attribute \cells_not_processed 1
module \$_SDFFCE_NN1N_
  attribute \src "simcells.v:2939.13-2939.14"
  wire input 3 \R
  attribute \src "simcells.v:2940.12-2940.13"
  wire output 5 \Q
  attribute \src "simcells.v:2939.16-2939.17"
  wire input 4 \E
  attribute \src "simcells.v:2939.7-2939.8"
  wire input 1 \D
  attribute \src "simcells.v:2939.10-2939.11"
  wire input 2 \C
  attribute \src "simcells.v:2943.7-2943.13"
  wire $eq$simcells.v:2943$335_Y
  attribute \src "simcells.v:2942.6-2942.12"
  wire $eq$simcells.v:2942$334_Y
  attribute \src "simcells.v:2941.1-2948.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:2941.1-2948.4"
  cell $dff $procdff$448
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'0
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
  end
  attribute \src "simcells.v:2943.7-2943.13"
  cell $not $eq$simcells.v:2943$335
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:2943$335_Y
    connect \A \R
  end
  attribute \src "simcells.v:2942.6-2942.12"
  cell $not $eq$simcells.v:2942$334
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:2942$334_Y
    connect \A \E
  end
  attribute \src "simcells.v:2941.1-2948.4"
  process $proc$simcells.v:2941$333
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:2942.2-2947.5"
    switch $eq$simcells.v:2942$334_Y
    attribute \src "simcells.v:2942.6-2942.12"
      case 1'1
        attribute \src "simcells.v:2943.3-2946.11"
        attribute \full_case 1
        switch $eq$simcells.v:2943$335_Y
        attribute \src "simcells.v:2943.7-2943.13"
          case 1'1
            assign $0\Q[0:0] 1'1
        attribute \src "simcells.v:2945.3-2945.7"
          case 
            assign $0\Q[0:0] \D
        end
    end
  end
end
attribute \src "simcells.v:2911.1-2922.10"
attribute \cells_not_processed 1
module \$_SDFFCE_NN0P_
  attribute \src "simcells.v:2912.13-2912.14"
  wire input 3 \R
  attribute \src "simcells.v:2913.12-2913.13"
  wire output 5 \Q
  attribute \src "simcells.v:2912.16-2912.17"
  wire input 4 \E
  attribute \src "simcells.v:2912.7-2912.8"
  wire input 1 \D
  attribute \src "simcells.v:2912.10-2912.11"
  wire input 2 \C
  attribute \src "simcells.v:2916.7-2916.13"
  wire $eq$simcells.v:2916$332_Y
  attribute \src "simcells.v:2915.6-2915.12"
  wire $eq$simcells.v:2915$331_Y
  attribute \src "simcells.v:2914.1-2921.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:2914.1-2921.4"
  cell $dff $procdff$449
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'0
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
  end
  attribute \src "simcells.v:2916.7-2916.13"
  cell $not $eq$simcells.v:2916$332
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:2916$332_Y
    connect \A \R
  end
  attribute \src "simcells.v:2914.1-2921.4"
  process $proc$simcells.v:2914$330
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:2915.2-2920.5"
    switch $eq$simcells.v:2915$331_Y
    attribute \src "simcells.v:2915.6-2915.12"
      case 1'1
        attribute \src "simcells.v:2916.3-2919.11"
        attribute \full_case 1
        switch $eq$simcells.v:2916$332_Y
        attribute \src "simcells.v:2916.7-2916.13"
          case 1'1
            assign $0\Q[0:0] 1'0
        attribute \src "simcells.v:2918.3-2918.7"
          case 
            assign $0\Q[0:0] \D
        end
    end
  end
  connect $eq$simcells.v:2915$331_Y \E
end
attribute \src "simcells.v:2884.1-2895.10"
attribute \cells_not_processed 1
module \$_SDFFCE_NN0N_
  attribute \src "simcells.v:2885.13-2885.14"
  wire input 3 \R
  attribute \src "simcells.v:2886.12-2886.13"
  wire output 5 \Q
  attribute \src "simcells.v:2885.16-2885.17"
  wire input 4 \E
  attribute \src "simcells.v:2885.7-2885.8"
  wire input 1 \D
  attribute \src "simcells.v:2885.10-2885.11"
  wire input 2 \C
  attribute \src "simcells.v:2889.7-2889.13"
  wire $eq$simcells.v:2889$329_Y
  attribute \src "simcells.v:2888.6-2888.12"
  wire $eq$simcells.v:2888$328_Y
  attribute \src "simcells.v:2887.1-2894.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:2887.1-2894.4"
  cell $dff $procdff$450
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'0
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
  end
  attribute \src "simcells.v:2889.7-2889.13"
  cell $not $eq$simcells.v:2889$329
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:2889$329_Y
    connect \A \R
  end
  attribute \src "simcells.v:2888.6-2888.12"
  cell $not $eq$simcells.v:2888$328
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:2888$328_Y
    connect \A \E
  end
  attribute \src "simcells.v:2887.1-2894.4"
  process $proc$simcells.v:2887$327
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:2888.2-2893.5"
    switch $eq$simcells.v:2888$328_Y
    attribute \src "simcells.v:2888.6-2888.12"
      case 1'1
        attribute \src "simcells.v:2889.3-2892.11"
        attribute \full_case 1
        switch $eq$simcells.v:2889$329_Y
        attribute \src "simcells.v:2889.7-2889.13"
          case 1'1
            assign $0\Q[0:0] 1'0
        attribute \src "simcells.v:2891.3-2891.7"
          case 
            assign $0\Q[0:0] \D
        end
    end
  end
end
attribute \src "simcells.v:118.1-122.10"
attribute \cells_not_processed 1
module \$_OR_
  attribute \src "simcells.v:120.8-120.9"
  wire output 3 \Y
  attribute \src "simcells.v:119.10-119.11"
  wire input 2 \B
  attribute \src "simcells.v:119.7-119.8"
  wire input 1 \A
  attribute \src "simcells.v:121.12-121.17"
  cell $or $or$simcells.v:121$5
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \Y
    connect \B \B
    connect \A \A
  end
end
attribute \src "simcells.v:218.1-222.10"
attribute \cells_not_processed 1
module \$_ORNOT_
  attribute \src "simcells.v:220.8-220.9"
  wire output 3 \Y
  attribute \src "simcells.v:219.10-219.11"
  wire input 2 \B
  attribute \src "simcells.v:219.7-219.8"
  wire input 1 \A
  attribute \src "simcells.v:221.17-221.19"
  wire $not$simcells.v:221$13_Y
  attribute \src "simcells.v:221.12-221.20"
  cell $or $or$simcells.v:221$14
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \Y
    connect \B $not$simcells.v:221$13_Y
    connect \A \A
  end
  attribute \src "simcells.v:221.17-221.19"
  cell $not $not$simcells.v:221$13
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $not$simcells.v:221$13_Y
    connect \A \B
  end
end
attribute \src "simcells.v:455.1-459.10"
attribute \cells_not_processed 1
module \$_OAI4_
  attribute \src "simcells.v:457.8-457.9"
  wire output 5 \Y
  attribute \src "simcells.v:456.16-456.17"
  wire input 4 \D
  attribute \src "simcells.v:456.13-456.14"
  wire input 3 \C
  attribute \src "simcells.v:456.10-456.11"
  wire input 2 \B
  attribute \src "simcells.v:456.7-456.8"
  wire input 1 \A
  attribute \src "simcells.v:458.25-458.30"
  wire $or$simcells.v:458$55_Y
  attribute \src "simcells.v:458.15-458.20"
  wire $or$simcells.v:458$54_Y
  attribute \src "simcells.v:458.14-458.31"
  wire $and$simcells.v:458$56_Y
  attribute \src "simcells.v:458.25-458.30"
  cell $or $or$simcells.v:458$55
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $or$simcells.v:458$55_Y
    connect \B \D
    connect \A \C
  end
  attribute \src "simcells.v:458.15-458.20"
  cell $or $or$simcells.v:458$54
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $or$simcells.v:458$54_Y
    connect \B \B
    connect \A \A
  end
  attribute \src "simcells.v:458.12-458.32"
  cell $not $not$simcells.v:458$57
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \Y
    connect \A $and$simcells.v:458$56_Y
  end
  attribute \src "simcells.v:458.14-458.31"
  cell $and $and$simcells.v:458$56
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $and$simcells.v:458$56_Y
    connect \B $or$simcells.v:458$55_Y
    connect \A $or$simcells.v:458$54_Y
  end
end
attribute \src "simcells.v:391.1-395.10"
attribute \cells_not_processed 1
module \$_OAI3_
  attribute \src "simcells.v:393.8-393.9"
  wire output 4 \Y
  attribute \src "simcells.v:392.13-392.14"
  wire input 3 \C
  attribute \src "simcells.v:392.10-392.11"
  wire input 2 \B
  attribute \src "simcells.v:392.7-392.8"
  wire input 1 \A
  attribute \src "simcells.v:394.15-394.20"
  wire $or$simcells.v:394$47_Y
  attribute \src "simcells.v:394.14-394.25"
  wire $and$simcells.v:394$48_Y
  attribute \src "simcells.v:394.15-394.20"
  cell $or $or$simcells.v:394$47
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $or$simcells.v:394$47_Y
    connect \B \B
    connect \A \A
  end
  attribute \src "simcells.v:394.12-394.26"
  cell $not $not$simcells.v:394$49
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \Y
    connect \A $and$simcells.v:394$48_Y
  end
  attribute \src "simcells.v:394.14-394.25"
  cell $and $and$simcells.v:394$48
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $and$simcells.v:394$48_Y
    connect \B \C
    connect \A $or$simcells.v:394$47_Y
  end
end
attribute \src "simcells.v:58.1-62.10"
attribute \cells_not_processed 1
module \$_NOT_
  attribute \src "simcells.v:60.8-60.9"
  wire output 2 \Y
  attribute \src "simcells.v:59.7-59.8"
  wire input 1 \A
  attribute \src "simcells.v:61.12-61.14"
  cell $not $not$simcells.v:61$1
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \Y
    connect \A \A
  end
end
attribute \src "simcells.v:138.1-142.10"
attribute \cells_not_processed 1
module \$_NOR_
  attribute \src "simcells.v:140.8-140.9"
  wire output 3 \Y
  attribute \src "simcells.v:139.10-139.11"
  wire input 2 \B
  attribute \src "simcells.v:139.7-139.8"
  wire input 1 \A
  attribute \src "simcells.v:141.14-141.19"
  wire $or$simcells.v:141$6_Y
  attribute \src "simcells.v:141.14-141.19"
  cell $or $or$simcells.v:141$6
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $or$simcells.v:141$6_Y
    connect \B \B
    connect \A \A
  end
  attribute \src "simcells.v:141.12-141.20"
  cell $not $not$simcells.v:141$7
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \Y
    connect \A $or$simcells.v:141$6_Y
  end
end
attribute \src "simcells.v:256.1-260.10"
attribute \cells_not_processed 1
module \$_NMUX_
  attribute \src "simcells.v:258.8-258.9"
  wire output 4 \Y
  attribute \src "simcells.v:257.13-257.14"
  wire input 3 \S
  attribute \src "simcells.v:257.10-257.11"
  wire input 2 \B
  attribute \src "simcells.v:257.7-257.8"
  wire input 1 \A
  attribute \src "simcells.v:259.21-259.23"
  wire $logic_not$simcells.v:259$17_Y
  attribute \src "simcells.v:259.16-259.18"
  wire $logic_not$simcells.v:259$16_Y
  attribute \src "simcells.v:259.12-259.23"
  cell $mux $ternary$simcells.v:259$18
    parameter \WIDTH 1
    connect \Y \Y
    connect \S \S
    connect \B $logic_not$simcells.v:259$16_Y
    connect \A $logic_not$simcells.v:259$17_Y
  end
  attribute \src "simcells.v:259.21-259.23"
  cell $logic_not $logic_not$simcells.v:259$17
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$simcells.v:259$17_Y
    connect \A \A
  end
  attribute \src "simcells.v:259.16-259.18"
  cell $logic_not $logic_not$simcells.v:259$16
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$simcells.v:259$16_Y
    connect \A \B
  end
end
attribute \src "simcells.v:98.1-102.10"
attribute \cells_not_processed 1
module \$_NAND_
  attribute \src "simcells.v:100.8-100.9"
  wire output 3 \Y
  attribute \src "simcells.v:99.10-99.11"
  wire input 2 \B
  attribute \src "simcells.v:99.7-99.8"
  wire input 1 \A
  attribute \src "simcells.v:101.14-101.19"
  wire $and$simcells.v:101$3_Y
  attribute \src "simcells.v:101.12-101.20"
  cell $not $not$simcells.v:101$4
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \Y
    connect \A $and$simcells.v:101$3_Y
  end
  attribute \src "simcells.v:101.14-101.19"
  cell $and $and$simcells.v:101$3
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $and$simcells.v:101$3_Y
    connect \B \B
    connect \A \A
  end
end
attribute \src "simcells.v:236.1-240.10"
attribute \cells_not_processed 1
module \$_MUX_
  attribute \src "simcells.v:238.8-238.9"
  wire output 4 \Y
  attribute \src "simcells.v:237.13-237.14"
  wire input 3 \S
  attribute \src "simcells.v:237.10-237.11"
  wire input 2 \B
  attribute \src "simcells.v:237.7-237.8"
  wire input 1 \A
  attribute \src "simcells.v:239.12-239.21"
  cell $mux $ternary$simcells.v:239$15
    parameter \WIDTH 1
    connect \Y \Y
    connect \S \S
    connect \B \B
    connect \A \A
  end
end
attribute \src "simcells.v:301.1-308.10"
attribute \cells_not_processed 1
module \$_MUX8_
  attribute \src "simcells.v:303.8-303.9"
  wire output 12 \Y
  attribute \src "simcells.v:302.37-302.38"
  wire input 11 \U
  attribute \src "simcells.v:302.34-302.35"
  wire input 10 \T
  attribute \src "simcells.v:302.31-302.32"
  wire input 9 \S
  attribute \src "simcells.v:302.28-302.29"
  wire input 8 \H
  attribute \src "simcells.v:302.25-302.26"
  wire input 7 \G
  attribute \src "simcells.v:302.22-302.23"
  wire input 6 \F
  attribute \src "simcells.v:302.19-302.20"
  wire input 5 \E
  attribute \src "simcells.v:302.16-302.17"
  wire input 4 \D
  attribute \src "simcells.v:302.13-302.14"
  wire input 3 \C
  attribute \src "simcells.v:302.10-302.11"
  wire input 2 \B
  attribute \src "simcells.v:302.7-302.8"
  wire input 1 \A
  attribute \src "simcells.v:307.21-307.30"
  wire $ternary$simcells.v:307$26_Y
  attribute \src "simcells.v:306.16-307.31"
  wire $ternary$simcells.v:306$27_Y
  attribute \src "simcells.v:306.21-306.30"
  wire $ternary$simcells.v:306$25_Y
  attribute \src "simcells.v:305.21-305.30"
  wire $ternary$simcells.v:305$23_Y
  attribute \src "simcells.v:304.16-305.31"
  wire $ternary$simcells.v:304$24_Y
  attribute \src "simcells.v:304.21-304.30"
  wire $ternary$simcells.v:304$22_Y
  attribute \src "simcells.v:307.21-307.30"
  cell $mux $ternary$simcells.v:307$26
    parameter \WIDTH 1
    connect \Y $ternary$simcells.v:307$26_Y
    connect \S \S
    connect \B \B
    connect \A \A
  end
  attribute \src "simcells.v:306.16-307.31"
  cell $mux $ternary$simcells.v:306$27
    parameter \WIDTH 1
    connect \Y $ternary$simcells.v:306$27_Y
    connect \S \T
    connect \B $ternary$simcells.v:306$25_Y
    connect \A $ternary$simcells.v:307$26_Y
  end
  attribute \src "simcells.v:306.21-306.30"
  cell $mux $ternary$simcells.v:306$25
    parameter \WIDTH 1
    connect \Y $ternary$simcells.v:306$25_Y
    connect \S \S
    connect \B \D
    connect \A \C
  end
  attribute \src "simcells.v:305.21-305.30"
  cell $mux $ternary$simcells.v:305$23
    parameter \WIDTH 1
    connect \Y $ternary$simcells.v:305$23_Y
    connect \S \S
    connect \B \F
    connect \A \E
  end
  attribute \src "simcells.v:304.12-307.31"
  cell $mux $ternary$simcells.v:304$28
    parameter \WIDTH 1
    connect \Y \Y
    connect \S \U
    connect \B $ternary$simcells.v:304$24_Y
    connect \A $ternary$simcells.v:306$27_Y
  end
  attribute \src "simcells.v:304.16-305.31"
  cell $mux $ternary$simcells.v:304$24
    parameter \WIDTH 1
    connect \Y $ternary$simcells.v:304$24_Y
    connect \S \T
    connect \B $ternary$simcells.v:304$22_Y
    connect \A $ternary$simcells.v:305$23_Y
  end
  attribute \src "simcells.v:304.21-304.30"
  cell $mux $ternary$simcells.v:304$22
    parameter \WIDTH 1
    connect \Y $ternary$simcells.v:304$22_Y
    connect \S \S
    connect \B \H
    connect \A \G
  end
end
attribute \src "simcells.v:276.1-281.10"
attribute \cells_not_processed 1
module \$_MUX4_
  attribute \src "simcells.v:278.8-278.9"
  wire output 7 \Y
  attribute \src "simcells.v:277.22-277.23"
  wire input 6 \T
  attribute \src "simcells.v:277.19-277.20"
  wire input 5 \S
  attribute \src "simcells.v:277.16-277.17"
  wire input 4 \D
  attribute \src "simcells.v:277.13-277.14"
  wire input 3 \C
  attribute \src "simcells.v:277.10-277.11"
  wire input 2 \B
  attribute \src "simcells.v:277.7-277.8"
  wire input 1 \A
  attribute \src "simcells.v:280.17-280.26"
  wire $ternary$simcells.v:280$20_Y
  attribute \src "simcells.v:279.17-279.26"
  wire $ternary$simcells.v:279$19_Y
  attribute \src "simcells.v:280.17-280.26"
  cell $mux $ternary$simcells.v:280$20
    parameter \WIDTH 1
    connect \Y $ternary$simcells.v:280$20_Y
    connect \S \S
    connect \B \B
    connect \A \A
  end
  attribute \src "simcells.v:279.12-280.27"
  cell $mux $ternary$simcells.v:279$21
    parameter \WIDTH 1
    connect \Y \Y
    connect \S \T
    connect \B $ternary$simcells.v:279$19_Y
    connect \A $ternary$simcells.v:280$20_Y
  end
  attribute \src "simcells.v:279.17-279.26"
  cell $mux $ternary$simcells.v:279$19
    parameter \WIDTH 1
    connect \Y $ternary$simcells.v:279$19_Y
    connect \S \S
    connect \B \D
    connect \A \C
  end
end
attribute \src "simcells.v:336.1-347.10"
attribute \cells_not_processed 1
module \$_MUX16_
  attribute \src "simcells.v:338.8-338.9"
  wire output 21 \Y
  attribute \src "simcells.v:337.64-337.65"
  wire input 20 \V
  attribute \src "simcells.v:337.61-337.62"
  wire input 19 \U
  attribute \src "simcells.v:337.58-337.59"
  wire input 18 \T
  attribute \src "simcells.v:337.55-337.56"
  wire input 17 \S
  attribute \src "simcells.v:337.52-337.53"
  wire input 16 \P
  attribute \src "simcells.v:337.49-337.50"
  wire input 15 \O
  attribute \src "simcells.v:337.46-337.47"
  wire input 14 \N
  attribute \src "simcells.v:337.43-337.44"
  wire input 13 \M
  attribute \src "simcells.v:337.40-337.41"
  wire input 12 \L
  attribute \src "simcells.v:337.37-337.38"
  wire input 11 \K
  attribute \src "simcells.v:337.34-337.35"
  wire input 10 \J
  attribute \src "simcells.v:337.31-337.32"
  wire input 9 \I
  attribute \src "simcells.v:337.28-337.29"
  wire input 8 \H
  attribute \src "simcells.v:337.25-337.26"
  wire input 7 \G
  attribute \src "simcells.v:337.22-337.23"
  wire input 6 \F
  attribute \src "simcells.v:337.19-337.20"
  wire input 5 \E
  attribute \src "simcells.v:337.16-337.17"
  wire input 4 \D
  attribute \src "simcells.v:337.13-337.14"
  wire input 3 \C
  attribute \src "simcells.v:337.10-337.11"
  wire input 2 \B
  attribute \src "simcells.v:337.7-337.8"
  wire input 1 \A
  attribute \src "simcells.v:346.25-346.34"
  wire $ternary$simcells.v:346$40_Y
  attribute \src "simcells.v:345.20-346.35"
  wire $ternary$simcells.v:345$41_Y
  attribute \src "simcells.v:345.25-345.34"
  wire $ternary$simcells.v:345$39_Y
  attribute \src "simcells.v:344.25-344.34"
  wire $ternary$simcells.v:344$37_Y
  attribute \src "simcells.v:343.16-346.35"
  wire $ternary$simcells.v:343$42_Y
  attribute \src "simcells.v:343.20-344.35"
  wire $ternary$simcells.v:343$38_Y
  attribute \src "simcells.v:343.25-343.34"
  wire $ternary$simcells.v:343$36_Y
  attribute \src "simcells.v:342.25-342.34"
  wire $ternary$simcells.v:342$33_Y
  attribute \src "simcells.v:341.20-342.35"
  wire $ternary$simcells.v:341$34_Y
  attribute \src "simcells.v:341.25-341.34"
  wire $ternary$simcells.v:341$32_Y
  attribute \src "simcells.v:340.25-340.34"
  wire $ternary$simcells.v:340$30_Y
  attribute \src "simcells.v:339.16-342.35"
  wire $ternary$simcells.v:339$35_Y
  attribute \src "simcells.v:339.20-340.35"
  wire $ternary$simcells.v:339$31_Y
  attribute \src "simcells.v:339.25-339.34"
  wire $ternary$simcells.v:339$29_Y
  attribute \src "simcells.v:346.25-346.34"
  cell $mux $ternary$simcells.v:346$40
    parameter \WIDTH 1
    connect \Y $ternary$simcells.v:346$40_Y
    connect \S \S
    connect \B \B
    connect \A \A
  end
  attribute \src "simcells.v:345.20-346.35"
  cell $mux $ternary$simcells.v:345$41
    parameter \WIDTH 1
    connect \Y $ternary$simcells.v:345$41_Y
    connect \S \T
    connect \B $ternary$simcells.v:345$39_Y
    connect \A $ternary$simcells.v:346$40_Y
  end
  attribute \src "simcells.v:345.25-345.34"
  cell $mux $ternary$simcells.v:345$39
    parameter \WIDTH 1
    connect \Y $ternary$simcells.v:345$39_Y
    connect \S \S
    connect \B \D
    connect \A \C
  end
  attribute \src "simcells.v:344.25-344.34"
  cell $mux $ternary$simcells.v:344$37
    parameter \WIDTH 1
    connect \Y $ternary$simcells.v:344$37_Y
    connect \S \S
    connect \B \F
    connect \A \E
  end
  attribute \src "simcells.v:343.16-346.35"
  cell $mux $ternary$simcells.v:343$42
    parameter \WIDTH 1
    connect \Y $ternary$simcells.v:343$42_Y
    connect \S \U
    connect \B $ternary$simcells.v:343$38_Y
    connect \A $ternary$simcells.v:345$41_Y
  end
  attribute \src "simcells.v:343.20-344.35"
  cell $mux $ternary$simcells.v:343$38
    parameter \WIDTH 1
    connect \Y $ternary$simcells.v:343$38_Y
    connect \S \T
    connect \B $ternary$simcells.v:343$36_Y
    connect \A $ternary$simcells.v:344$37_Y
  end
  attribute \src "simcells.v:343.25-343.34"
  cell $mux $ternary$simcells.v:343$36
    parameter \WIDTH 1
    connect \Y $ternary$simcells.v:343$36_Y
    connect \S \S
    connect \B \H
    connect \A \G
  end
  attribute \src "simcells.v:342.25-342.34"
  cell $mux $ternary$simcells.v:342$33
    parameter \WIDTH 1
    connect \Y $ternary$simcells.v:342$33_Y
    connect \S \S
    connect \B \J
    connect \A \I
  end
  attribute \src "simcells.v:341.20-342.35"
  cell $mux $ternary$simcells.v:341$34
    parameter \WIDTH 1
    connect \Y $ternary$simcells.v:341$34_Y
    connect \S \T
    connect \B $ternary$simcells.v:341$32_Y
    connect \A $ternary$simcells.v:342$33_Y
  end
  attribute \src "simcells.v:341.25-341.34"
  cell $mux $ternary$simcells.v:341$32
    parameter \WIDTH 1
    connect \Y $ternary$simcells.v:341$32_Y
    connect \S \S
    connect \B \L
    connect \A \K
  end
  attribute \src "simcells.v:340.25-340.34"
  cell $mux $ternary$simcells.v:340$30
    parameter \WIDTH 1
    connect \Y $ternary$simcells.v:340$30_Y
    connect \S \S
    connect \B \N
    connect \A \M
  end
  attribute \src "simcells.v:339.12-346.35"
  cell $mux $ternary$simcells.v:339$43
    parameter \WIDTH 1
    connect \Y \Y
    connect \S \V
    connect \B $ternary$simcells.v:339$35_Y
    connect \A $ternary$simcells.v:343$42_Y
  end
  attribute \src "simcells.v:339.16-342.35"
  cell $mux $ternary$simcells.v:339$35
    parameter \WIDTH 1
    connect \Y $ternary$simcells.v:339$35_Y
    connect \S \U
    connect \B $ternary$simcells.v:339$31_Y
    connect \A $ternary$simcells.v:341$34_Y
  end
  attribute \src "simcells.v:339.20-340.35"
  cell $mux $ternary$simcells.v:339$31
    parameter \WIDTH 1
    connect \Y $ternary$simcells.v:339$31_Y
    connect \S \T
    connect \B $ternary$simcells.v:339$29_Y
    connect \A $ternary$simcells.v:340$30_Y
  end
  attribute \src "simcells.v:339.25-339.34"
  cell $mux $ternary$simcells.v:339$29
    parameter \WIDTH 1
    connect \Y $ternary$simcells.v:339$29_Y
    connect \S \S
    connect \B \P
    connect \A \O
  end
end
attribute \src "simcells.v:3335.1-3342.10"
attribute \cells_not_processed 1
module \$_DLATCH_P_
  attribute \src "simcells.v:3337.12-3337.13"
  wire output 3 \Q
  attribute \src "simcells.v:3336.7-3336.8"
  wire input 1 \E
  attribute \src "simcells.v:3336.10-3336.11"
  wire input 2 \D
  attribute \src "simcells.v:3339.6-3339.12"
  wire $eq$simcells.v:3339$378_Y
  attribute \src "simcells.v:3338.1-3341.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:3338.1-3341.4"
  process $proc$simcells.v:3338$377
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:3339.2-3340.10"
    switch $eq$simcells.v:3339$378_Y
    attribute \src "simcells.v:3339.6-3339.12"
      case 1'1
        assign $0\Q[0:0] \D
    end
  end
  connect \Q $0\Q[0:0]
  connect $eq$simcells.v:3339$378_Y \E
end
attribute \src "simcells.v:3525.1-3534.10"
attribute \cells_not_processed 1
module \$_DLATCH_PP1_
  attribute \src "simcells.v:3526.10-3526.11"
  wire input 2 \R
  attribute \src "simcells.v:3527.12-3527.13"
  wire output 4 \Q
  attribute \src "simcells.v:3526.7-3526.8"
  wire input 1 \E
  attribute \src "simcells.v:3526.13-3526.14"
  wire input 3 \D
  attribute \src "simcells.v:3531.11-3531.17"
  wire $eq$simcells.v:3531$402_Y
  attribute \src "simcells.v:3529.6-3529.12"
  wire $eq$simcells.v:3529$401_Y
  attribute \src "simcells.v:3528.1-3533.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:3528.1-3533.4"
  process $proc$simcells.v:3528$400
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:3529.2-3532.10"
    attribute \full_case 1
    switch $eq$simcells.v:3529$401_Y
    attribute \src "simcells.v:3529.6-3529.12"
      case 1'1
        assign $0\Q[0:0] 1'1
    attribute \src "simcells.v:3531.2-3531.6"
      case 
        attribute \src "simcells.v:3531.7-3532.10"
        switch $eq$simcells.v:3531$402_Y
        attribute \src "simcells.v:3531.11-3531.17"
          case 1'1
            assign $0\Q[0:0] \D
        end
    end
  end
  connect \Q $0\Q[0:0]
  connect $eq$simcells.v:3529$401_Y \R
  connect $eq$simcells.v:3531$402_Y \E
end
attribute \src "simcells.v:3501.1-3510.10"
attribute \cells_not_processed 1
module \$_DLATCH_PP0_
  attribute \src "simcells.v:3502.10-3502.11"
  wire input 2 \R
  attribute \src "simcells.v:3503.12-3503.13"
  wire output 4 \Q
  attribute \src "simcells.v:3502.7-3502.8"
  wire input 1 \E
  attribute \src "simcells.v:3502.13-3502.14"
  wire input 3 \D
  attribute \src "simcells.v:3507.11-3507.17"
  wire $eq$simcells.v:3507$399_Y
  attribute \src "simcells.v:3505.6-3505.12"
  wire $eq$simcells.v:3505$398_Y
  attribute \src "simcells.v:3504.1-3509.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:3504.1-3509.4"
  process $proc$simcells.v:3504$397
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:3505.2-3508.10"
    attribute \full_case 1
    switch $eq$simcells.v:3505$398_Y
    attribute \src "simcells.v:3505.6-3505.12"
      case 1'1
        assign $0\Q[0:0] 1'0
    attribute \src "simcells.v:3507.2-3507.6"
      case 
        attribute \src "simcells.v:3507.7-3508.10"
        switch $eq$simcells.v:3507$399_Y
        attribute \src "simcells.v:3507.11-3507.17"
          case 1'1
            assign $0\Q[0:0] \D
        end
    end
  end
  connect \Q $0\Q[0:0]
  connect $eq$simcells.v:3505$398_Y \R
  connect $eq$simcells.v:3507$399_Y \E
end
attribute \src "simcells.v:3477.1-3486.10"
attribute \cells_not_processed 1
module \$_DLATCH_PN1_
  attribute \src "simcells.v:3478.10-3478.11"
  wire input 2 \R
  attribute \src "simcells.v:3479.12-3479.13"
  wire output 4 \Q
  attribute \src "simcells.v:3478.7-3478.8"
  wire input 1 \E
  attribute \src "simcells.v:3478.13-3478.14"
  wire input 3 \D
  attribute \src "simcells.v:3483.11-3483.17"
  wire $eq$simcells.v:3483$396_Y
  attribute \src "simcells.v:3481.6-3481.12"
  wire $eq$simcells.v:3481$395_Y
  attribute \src "simcells.v:3480.1-3485.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:3481.6-3481.12"
  cell $not $eq$simcells.v:3481$395
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:3481$395_Y
    connect \A \R
  end
  attribute \src "simcells.v:3480.1-3485.4"
  process $proc$simcells.v:3480$394
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:3481.2-3484.10"
    attribute \full_case 1
    switch $eq$simcells.v:3481$395_Y
    attribute \src "simcells.v:3481.6-3481.12"
      case 1'1
        assign $0\Q[0:0] 1'1
    attribute \src "simcells.v:3483.2-3483.6"
      case 
        attribute \src "simcells.v:3483.7-3484.10"
        switch $eq$simcells.v:3483$396_Y
        attribute \src "simcells.v:3483.11-3483.17"
          case 1'1
            assign $0\Q[0:0] \D
        end
    end
  end
  connect \Q $0\Q[0:0]
  connect $eq$simcells.v:3483$396_Y \E
end
attribute \src "simcells.v:3453.1-3462.10"
attribute \cells_not_processed 1
module \$_DLATCH_PN0_
  attribute \src "simcells.v:3454.10-3454.11"
  wire input 2 \R
  attribute \src "simcells.v:3455.12-3455.13"
  wire output 4 \Q
  attribute \src "simcells.v:3454.7-3454.8"
  wire input 1 \E
  attribute \src "simcells.v:3454.13-3454.14"
  wire input 3 \D
  attribute \src "simcells.v:3459.11-3459.17"
  wire $eq$simcells.v:3459$393_Y
  attribute \src "simcells.v:3457.6-3457.12"
  wire $eq$simcells.v:3457$392_Y
  attribute \src "simcells.v:3456.1-3461.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:3457.6-3457.12"
  cell $not $eq$simcells.v:3457$392
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:3457$392_Y
    connect \A \R
  end
  attribute \src "simcells.v:3456.1-3461.4"
  process $proc$simcells.v:3456$391
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:3457.2-3460.10"
    attribute \full_case 1
    switch $eq$simcells.v:3457$392_Y
    attribute \src "simcells.v:3457.6-3457.12"
      case 1'1
        assign $0\Q[0:0] 1'0
    attribute \src "simcells.v:3459.2-3459.6"
      case 
        attribute \src "simcells.v:3459.7-3460.10"
        switch $eq$simcells.v:3459$393_Y
        attribute \src "simcells.v:3459.11-3459.17"
          case 1'1
            assign $0\Q[0:0] \D
        end
    end
  end
  connect \Q $0\Q[0:0]
  connect $eq$simcells.v:3459$393_Y \E
end
attribute \src "simcells.v:3314.1-3321.10"
attribute \cells_not_processed 1
module \$_DLATCH_N_
  attribute \src "simcells.v:3316.12-3316.13"
  wire output 3 \Q
  attribute \src "simcells.v:3315.7-3315.8"
  wire input 1 \E
  attribute \src "simcells.v:3315.10-3315.11"
  wire input 2 \D
  attribute \src "simcells.v:3318.6-3318.12"
  wire $eq$simcells.v:3318$376_Y
  attribute \src "simcells.v:3317.1-3320.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:3318.6-3318.12"
  cell $not $eq$simcells.v:3318$376
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:3318$376_Y
    connect \A \E
  end
  attribute \src "simcells.v:3317.1-3320.4"
  process $proc$simcells.v:3317$375
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:3318.2-3319.10"
    switch $eq$simcells.v:3318$376_Y
    attribute \src "simcells.v:3318.6-3318.12"
      case 1'1
        assign $0\Q[0:0] \D
    end
  end
  connect \Q $0\Q[0:0]
end
attribute \src "simcells.v:3429.1-3438.10"
attribute \cells_not_processed 1
module \$_DLATCH_NP1_
  attribute \src "simcells.v:3430.10-3430.11"
  wire input 2 \R
  attribute \src "simcells.v:3431.12-3431.13"
  wire output 4 \Q
  attribute \src "simcells.v:3430.7-3430.8"
  wire input 1 \E
  attribute \src "simcells.v:3430.13-3430.14"
  wire input 3 \D
  attribute \src "simcells.v:3435.11-3435.17"
  wire $eq$simcells.v:3435$390_Y
  attribute \src "simcells.v:3433.6-3433.12"
  wire $eq$simcells.v:3433$389_Y
  attribute \src "simcells.v:3432.1-3437.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:3435.11-3435.17"
  cell $not $eq$simcells.v:3435$390
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:3435$390_Y
    connect \A \E
  end
  attribute \src "simcells.v:3432.1-3437.4"
  process $proc$simcells.v:3432$388
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:3433.2-3436.10"
    attribute \full_case 1
    switch $eq$simcells.v:3433$389_Y
    attribute \src "simcells.v:3433.6-3433.12"
      case 1'1
        assign $0\Q[0:0] 1'1
    attribute \src "simcells.v:3435.2-3435.6"
      case 
        attribute \src "simcells.v:3435.7-3436.10"
        switch $eq$simcells.v:3435$390_Y
        attribute \src "simcells.v:3435.11-3435.17"
          case 1'1
            assign $0\Q[0:0] \D
        end
    end
  end
  connect \Q $0\Q[0:0]
  connect $eq$simcells.v:3433$389_Y \R
end
attribute \src "simcells.v:3405.1-3414.10"
attribute \cells_not_processed 1
module \$_DLATCH_NP0_
  attribute \src "simcells.v:3406.10-3406.11"
  wire input 2 \R
  attribute \src "simcells.v:3407.12-3407.13"
  wire output 4 \Q
  attribute \src "simcells.v:3406.7-3406.8"
  wire input 1 \E
  attribute \src "simcells.v:3406.13-3406.14"
  wire input 3 \D
  attribute \src "simcells.v:3411.11-3411.17"
  wire $eq$simcells.v:3411$387_Y
  attribute \src "simcells.v:3409.6-3409.12"
  wire $eq$simcells.v:3409$386_Y
  attribute \src "simcells.v:3408.1-3413.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:3411.11-3411.17"
  cell $not $eq$simcells.v:3411$387
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:3411$387_Y
    connect \A \E
  end
  attribute \src "simcells.v:3408.1-3413.4"
  process $proc$simcells.v:3408$385
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:3409.2-3412.10"
    attribute \full_case 1
    switch $eq$simcells.v:3409$386_Y
    attribute \src "simcells.v:3409.6-3409.12"
      case 1'1
        assign $0\Q[0:0] 1'0
    attribute \src "simcells.v:3411.2-3411.6"
      case 
        attribute \src "simcells.v:3411.7-3412.10"
        switch $eq$simcells.v:3411$387_Y
        attribute \src "simcells.v:3411.11-3411.17"
          case 1'1
            assign $0\Q[0:0] \D
        end
    end
  end
  connect \Q $0\Q[0:0]
  connect $eq$simcells.v:3409$386_Y \R
end
attribute \src "simcells.v:3381.1-3390.10"
attribute \cells_not_processed 1
module \$_DLATCH_NN1_
  attribute \src "simcells.v:3382.10-3382.11"
  wire input 2 \R
  attribute \src "simcells.v:3383.12-3383.13"
  wire output 4 \Q
  attribute \src "simcells.v:3382.7-3382.8"
  wire input 1 \E
  attribute \src "simcells.v:3382.13-3382.14"
  wire input 3 \D
  attribute \src "simcells.v:3387.11-3387.17"
  wire $eq$simcells.v:3387$384_Y
  attribute \src "simcells.v:3385.6-3385.12"
  wire $eq$simcells.v:3385$383_Y
  attribute \src "simcells.v:3384.1-3389.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:3387.11-3387.17"
  cell $not $eq$simcells.v:3387$384
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:3387$384_Y
    connect \A \E
  end
  attribute \src "simcells.v:3385.6-3385.12"
  cell $not $eq$simcells.v:3385$383
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:3385$383_Y
    connect \A \R
  end
  attribute \src "simcells.v:3384.1-3389.4"
  process $proc$simcells.v:3384$382
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:3385.2-3388.10"
    attribute \full_case 1
    switch $eq$simcells.v:3385$383_Y
    attribute \src "simcells.v:3385.6-3385.12"
      case 1'1
        assign $0\Q[0:0] 1'1
    attribute \src "simcells.v:3387.2-3387.6"
      case 
        attribute \src "simcells.v:3387.7-3388.10"
        switch $eq$simcells.v:3387$384_Y
        attribute \src "simcells.v:3387.11-3387.17"
          case 1'1
            assign $0\Q[0:0] \D
        end
    end
  end
  connect \Q $0\Q[0:0]
end
attribute \src "simcells.v:3357.1-3366.10"
attribute \cells_not_processed 1
module \$_DLATCH_NN0_
  attribute \src "simcells.v:3358.10-3358.11"
  wire input 2 \R
  attribute \src "simcells.v:3359.12-3359.13"
  wire output 4 \Q
  attribute \src "simcells.v:3358.7-3358.8"
  wire input 1 \E
  attribute \src "simcells.v:3358.13-3358.14"
  wire input 3 \D
  attribute \src "simcells.v:3363.11-3363.17"
  wire $eq$simcells.v:3363$381_Y
  attribute \src "simcells.v:3361.6-3361.12"
  wire $eq$simcells.v:3361$380_Y
  attribute \src "simcells.v:3360.1-3365.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:3363.11-3363.17"
  cell $not $eq$simcells.v:3363$381
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:3363$381_Y
    connect \A \E
  end
  attribute \src "simcells.v:3361.6-3361.12"
  cell $not $eq$simcells.v:3361$380
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:3361$380_Y
    connect \A \R
  end
  attribute \src "simcells.v:3360.1-3365.4"
  process $proc$simcells.v:3360$379
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:3361.2-3364.10"
    attribute \full_case 1
    switch $eq$simcells.v:3361$380_Y
    attribute \src "simcells.v:3361.6-3361.12"
      case 1'1
        assign $0\Q[0:0] 1'0
    attribute \src "simcells.v:3363.2-3363.6"
      case 
        attribute \src "simcells.v:3363.7-3364.10"
        switch $eq$simcells.v:3363$381_Y
        attribute \src "simcells.v:3363.11-3363.17"
          case 1'1
            assign $0\Q[0:0] \D
        end
    end
  end
  connect \Q $0\Q[0:0]
end
attribute \src "simcells.v:3747.1-3758.10"
attribute \cells_not_processed 1
module \$_DLATCHSR_PPP_
  attribute \src "simcells.v:3748.10-3748.11"
  wire input 2 \S
  attribute \src "simcells.v:3748.13-3748.14"
  wire input 3 \R
  attribute \src "simcells.v:3749.12-3749.13"
  wire output 5 \Q
  attribute \src "simcells.v:3748.7-3748.8"
  wire input 1 \E
  attribute \src "simcells.v:3748.16-3748.17"
  wire input 4 \D
  attribute \src "simcells.v:3755.11-3755.17"
  wire $eq$simcells.v:3755$434_Y
  attribute \src "simcells.v:3753.11-3753.17"
  wire $eq$simcells.v:3753$433_Y
  attribute \src "simcells.v:3751.6-3751.12"
  wire $eq$simcells.v:3751$432_Y
  attribute \src "simcells.v:3750.1-3757.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:3750.1-3757.4"
  process $proc$simcells.v:3750$431
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:3751.2-3756.10"
    attribute \full_case 1
    switch $eq$simcells.v:3751$432_Y
    attribute \src "simcells.v:3751.6-3751.12"
      case 1'1
        assign $0\Q[0:0] 1'0
    attribute \src "simcells.v:3753.2-3753.6"
      case 
        attribute \src "simcells.v:3753.7-3756.10"
        attribute \full_case 1
        switch $eq$simcells.v:3753$433_Y
        attribute \src "simcells.v:3753.11-3753.17"
          case 1'1
            assign $0\Q[0:0] 1'1
        attribute \src "simcells.v:3755.2-3755.6"
          case 
            attribute \src "simcells.v:3755.7-3756.10"
            switch $eq$simcells.v:3755$434_Y
            attribute \src "simcells.v:3755.11-3755.17"
              case 1'1
                assign $0\Q[0:0] \D
            end
        end
    end
  end
  connect \Q $0\Q[0:0]
  connect $eq$simcells.v:3751$432_Y \R
  connect $eq$simcells.v:3753$433_Y \S
  connect $eq$simcells.v:3755$434_Y \E
end
attribute \src "simcells.v:3719.1-3730.10"
attribute \cells_not_processed 1
module \$_DLATCHSR_PPN_
  attribute \src "simcells.v:3720.10-3720.11"
  wire input 2 \S
  attribute \src "simcells.v:3720.13-3720.14"
  wire input 3 \R
  attribute \src "simcells.v:3721.12-3721.13"
  wire output 5 \Q
  attribute \src "simcells.v:3720.7-3720.8"
  wire input 1 \E
  attribute \src "simcells.v:3720.16-3720.17"
  wire input 4 \D
  attribute \src "simcells.v:3727.11-3727.17"
  wire $eq$simcells.v:3727$430_Y
  attribute \src "simcells.v:3725.11-3725.17"
  wire $eq$simcells.v:3725$429_Y
  attribute \src "simcells.v:3723.6-3723.12"
  wire $eq$simcells.v:3723$428_Y
  attribute \src "simcells.v:3722.1-3729.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:3723.6-3723.12"
  cell $not $eq$simcells.v:3723$428
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:3723$428_Y
    connect \A \R
  end
  attribute \src "simcells.v:3722.1-3729.4"
  process $proc$simcells.v:3722$427
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:3723.2-3728.10"
    attribute \full_case 1
    switch $eq$simcells.v:3723$428_Y
    attribute \src "simcells.v:3723.6-3723.12"
      case 1'1
        assign $0\Q[0:0] 1'0
    attribute \src "simcells.v:3725.2-3725.6"
      case 
        attribute \src "simcells.v:3725.7-3728.10"
        attribute \full_case 1
        switch $eq$simcells.v:3725$429_Y
        attribute \src "simcells.v:3725.11-3725.17"
          case 1'1
            assign $0\Q[0:0] 1'1
        attribute \src "simcells.v:3727.2-3727.6"
          case 
            attribute \src "simcells.v:3727.7-3728.10"
            switch $eq$simcells.v:3727$430_Y
            attribute \src "simcells.v:3727.11-3727.17"
              case 1'1
                assign $0\Q[0:0] \D
            end
        end
    end
  end
  connect \Q $0\Q[0:0]
  connect $eq$simcells.v:3725$429_Y \S
  connect $eq$simcells.v:3727$430_Y \E
end
attribute \src "simcells.v:3691.1-3702.10"
attribute \cells_not_processed 1
module \$_DLATCHSR_PNP_
  attribute \src "simcells.v:3692.10-3692.11"
  wire input 2 \S
  attribute \src "simcells.v:3692.13-3692.14"
  wire input 3 \R
  attribute \src "simcells.v:3693.12-3693.13"
  wire output 5 \Q
  attribute \src "simcells.v:3692.7-3692.8"
  wire input 1 \E
  attribute \src "simcells.v:3692.16-3692.17"
  wire input 4 \D
  attribute \src "simcells.v:3699.11-3699.17"
  wire $eq$simcells.v:3699$426_Y
  attribute \src "simcells.v:3697.11-3697.17"
  wire $eq$simcells.v:3697$425_Y
  attribute \src "simcells.v:3695.6-3695.12"
  wire $eq$simcells.v:3695$424_Y
  attribute \src "simcells.v:3694.1-3701.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:3697.11-3697.17"
  cell $not $eq$simcells.v:3697$425
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:3697$425_Y
    connect \A \S
  end
  attribute \src "simcells.v:3694.1-3701.4"
  process $proc$simcells.v:3694$423
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:3695.2-3700.10"
    attribute \full_case 1
    switch $eq$simcells.v:3695$424_Y
    attribute \src "simcells.v:3695.6-3695.12"
      case 1'1
        assign $0\Q[0:0] 1'0
    attribute \src "simcells.v:3697.2-3697.6"
      case 
        attribute \src "simcells.v:3697.7-3700.10"
        attribute \full_case 1
        switch $eq$simcells.v:3697$425_Y
        attribute \src "simcells.v:3697.11-3697.17"
          case 1'1
            assign $0\Q[0:0] 1'1
        attribute \src "simcells.v:3699.2-3699.6"
          case 
            attribute \src "simcells.v:3699.7-3700.10"
            switch $eq$simcells.v:3699$426_Y
            attribute \src "simcells.v:3699.11-3699.17"
              case 1'1
                assign $0\Q[0:0] \D
            end
        end
    end
  end
  connect \Q $0\Q[0:0]
  connect $eq$simcells.v:3695$424_Y \R
  connect $eq$simcells.v:3699$426_Y \E
end
attribute \src "simcells.v:3663.1-3674.10"
attribute \cells_not_processed 1
module \$_DLATCHSR_PNN_
  attribute \src "simcells.v:3664.10-3664.11"
  wire input 2 \S
  attribute \src "simcells.v:3664.13-3664.14"
  wire input 3 \R
  attribute \src "simcells.v:3665.12-3665.13"
  wire output 5 \Q
  attribute \src "simcells.v:3664.7-3664.8"
  wire input 1 \E
  attribute \src "simcells.v:3664.16-3664.17"
  wire input 4 \D
  attribute \src "simcells.v:3671.11-3671.17"
  wire $eq$simcells.v:3671$422_Y
  attribute \src "simcells.v:3669.11-3669.17"
  wire $eq$simcells.v:3669$421_Y
  attribute \src "simcells.v:3667.6-3667.12"
  wire $eq$simcells.v:3667$420_Y
  attribute \src "simcells.v:3666.1-3673.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:3669.11-3669.17"
  cell $not $eq$simcells.v:3669$421
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:3669$421_Y
    connect \A \S
  end
  attribute \src "simcells.v:3667.6-3667.12"
  cell $not $eq$simcells.v:3667$420
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:3667$420_Y
    connect \A \R
  end
  attribute \src "simcells.v:3666.1-3673.4"
  process $proc$simcells.v:3666$419
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:3667.2-3672.10"
    attribute \full_case 1
    switch $eq$simcells.v:3667$420_Y
    attribute \src "simcells.v:3667.6-3667.12"
      case 1'1
        assign $0\Q[0:0] 1'0
    attribute \src "simcells.v:3669.2-3669.6"
      case 
        attribute \src "simcells.v:3669.7-3672.10"
        attribute \full_case 1
        switch $eq$simcells.v:3669$421_Y
        attribute \src "simcells.v:3669.11-3669.17"
          case 1'1
            assign $0\Q[0:0] 1'1
        attribute \src "simcells.v:3671.2-3671.6"
          case 
            attribute \src "simcells.v:3671.7-3672.10"
            switch $eq$simcells.v:3671$422_Y
            attribute \src "simcells.v:3671.11-3671.17"
              case 1'1
                assign $0\Q[0:0] \D
            end
        end
    end
  end
  connect \Q $0\Q[0:0]
  connect $eq$simcells.v:3671$422_Y \E
end
attribute \src "simcells.v:3635.1-3646.10"
attribute \cells_not_processed 1
module \$_DLATCHSR_NPP_
  attribute \src "simcells.v:3636.10-3636.11"
  wire input 2 \S
  attribute \src "simcells.v:3636.13-3636.14"
  wire input 3 \R
  attribute \src "simcells.v:3637.12-3637.13"
  wire output 5 \Q
  attribute \src "simcells.v:3636.7-3636.8"
  wire input 1 \E
  attribute \src "simcells.v:3636.16-3636.17"
  wire input 4 \D
  attribute \src "simcells.v:3643.11-3643.17"
  wire $eq$simcells.v:3643$418_Y
  attribute \src "simcells.v:3641.11-3641.17"
  wire $eq$simcells.v:3641$417_Y
  attribute \src "simcells.v:3639.6-3639.12"
  wire $eq$simcells.v:3639$416_Y
  attribute \src "simcells.v:3638.1-3645.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:3643.11-3643.17"
  cell $not $eq$simcells.v:3643$418
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:3643$418_Y
    connect \A \E
  end
  attribute \src "simcells.v:3638.1-3645.4"
  process $proc$simcells.v:3638$415
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:3639.2-3644.10"
    attribute \full_case 1
    switch $eq$simcells.v:3639$416_Y
    attribute \src "simcells.v:3639.6-3639.12"
      case 1'1
        assign $0\Q[0:0] 1'0
    attribute \src "simcells.v:3641.2-3641.6"
      case 
        attribute \src "simcells.v:3641.7-3644.10"
        attribute \full_case 1
        switch $eq$simcells.v:3641$417_Y
        attribute \src "simcells.v:3641.11-3641.17"
          case 1'1
            assign $0\Q[0:0] 1'1
        attribute \src "simcells.v:3643.2-3643.6"
          case 
            attribute \src "simcells.v:3643.7-3644.10"
            switch $eq$simcells.v:3643$418_Y
            attribute \src "simcells.v:3643.11-3643.17"
              case 1'1
                assign $0\Q[0:0] \D
            end
        end
    end
  end
  connect \Q $0\Q[0:0]
  connect $eq$simcells.v:3639$416_Y \R
  connect $eq$simcells.v:3641$417_Y \S
end
attribute \src "simcells.v:3607.1-3618.10"
attribute \cells_not_processed 1
module \$_DLATCHSR_NPN_
  attribute \src "simcells.v:3608.10-3608.11"
  wire input 2 \S
  attribute \src "simcells.v:3608.13-3608.14"
  wire input 3 \R
  attribute \src "simcells.v:3609.12-3609.13"
  wire output 5 \Q
  attribute \src "simcells.v:3608.7-3608.8"
  wire input 1 \E
  attribute \src "simcells.v:3608.16-3608.17"
  wire input 4 \D
  attribute \src "simcells.v:3615.11-3615.17"
  wire $eq$simcells.v:3615$414_Y
  attribute \src "simcells.v:3613.11-3613.17"
  wire $eq$simcells.v:3613$413_Y
  attribute \src "simcells.v:3611.6-3611.12"
  wire $eq$simcells.v:3611$412_Y
  attribute \src "simcells.v:3610.1-3617.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:3615.11-3615.17"
  cell $not $eq$simcells.v:3615$414
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:3615$414_Y
    connect \A \E
  end
  attribute \src "simcells.v:3611.6-3611.12"
  cell $not $eq$simcells.v:3611$412
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:3611$412_Y
    connect \A \R
  end
  attribute \src "simcells.v:3610.1-3617.4"
  process $proc$simcells.v:3610$411
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:3611.2-3616.10"
    attribute \full_case 1
    switch $eq$simcells.v:3611$412_Y
    attribute \src "simcells.v:3611.6-3611.12"
      case 1'1
        assign $0\Q[0:0] 1'0
    attribute \src "simcells.v:3613.2-3613.6"
      case 
        attribute \src "simcells.v:3613.7-3616.10"
        attribute \full_case 1
        switch $eq$simcells.v:3613$413_Y
        attribute \src "simcells.v:3613.11-3613.17"
          case 1'1
            assign $0\Q[0:0] 1'1
        attribute \src "simcells.v:3615.2-3615.6"
          case 
            attribute \src "simcells.v:3615.7-3616.10"
            switch $eq$simcells.v:3615$414_Y
            attribute \src "simcells.v:3615.11-3615.17"
              case 1'1
                assign $0\Q[0:0] \D
            end
        end
    end
  end
  connect \Q $0\Q[0:0]
  connect $eq$simcells.v:3613$413_Y \S
end
attribute \src "simcells.v:3579.1-3590.10"
attribute \cells_not_processed 1
module \$_DLATCHSR_NNP_
  attribute \src "simcells.v:3580.10-3580.11"
  wire input 2 \S
  attribute \src "simcells.v:3580.13-3580.14"
  wire input 3 \R
  attribute \src "simcells.v:3581.12-3581.13"
  wire output 5 \Q
  attribute \src "simcells.v:3580.7-3580.8"
  wire input 1 \E
  attribute \src "simcells.v:3580.16-3580.17"
  wire input 4 \D
  attribute \src "simcells.v:3587.11-3587.17"
  wire $eq$simcells.v:3587$410_Y
  attribute \src "simcells.v:3585.11-3585.17"
  wire $eq$simcells.v:3585$409_Y
  attribute \src "simcells.v:3583.6-3583.12"
  wire $eq$simcells.v:3583$408_Y
  attribute \src "simcells.v:3582.1-3589.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:3587.11-3587.17"
  cell $not $eq$simcells.v:3587$410
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:3587$410_Y
    connect \A \E
  end
  attribute \src "simcells.v:3585.11-3585.17"
  cell $not $eq$simcells.v:3585$409
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:3585$409_Y
    connect \A \S
  end
  attribute \src "simcells.v:3582.1-3589.4"
  process $proc$simcells.v:3582$407
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:3583.2-3588.10"
    attribute \full_case 1
    switch $eq$simcells.v:3583$408_Y
    attribute \src "simcells.v:3583.6-3583.12"
      case 1'1
        assign $0\Q[0:0] 1'0
    attribute \src "simcells.v:3585.2-3585.6"
      case 
        attribute \src "simcells.v:3585.7-3588.10"
        attribute \full_case 1
        switch $eq$simcells.v:3585$409_Y
        attribute \src "simcells.v:3585.11-3585.17"
          case 1'1
            assign $0\Q[0:0] 1'1
        attribute \src "simcells.v:3587.2-3587.6"
          case 
            attribute \src "simcells.v:3587.7-3588.10"
            switch $eq$simcells.v:3587$410_Y
            attribute \src "simcells.v:3587.11-3587.17"
              case 1'1
                assign $0\Q[0:0] \D
            end
        end
    end
  end
  connect \Q $0\Q[0:0]
  connect $eq$simcells.v:3583$408_Y \R
end
attribute \src "simcells.v:3551.1-3562.10"
attribute \cells_not_processed 1
module \$_DLATCHSR_NNN_
  attribute \src "simcells.v:3552.10-3552.11"
  wire input 2 \S
  attribute \src "simcells.v:3552.13-3552.14"
  wire input 3 \R
  attribute \src "simcells.v:3553.12-3553.13"
  wire output 5 \Q
  attribute \src "simcells.v:3552.7-3552.8"
  wire input 1 \E
  attribute \src "simcells.v:3552.16-3552.17"
  wire input 4 \D
  attribute \src "simcells.v:3559.11-3559.17"
  wire $eq$simcells.v:3559$406_Y
  attribute \src "simcells.v:3557.11-3557.17"
  wire $eq$simcells.v:3557$405_Y
  attribute \src "simcells.v:3555.6-3555.12"
  wire $eq$simcells.v:3555$404_Y
  attribute \src "simcells.v:3554.1-3561.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:3559.11-3559.17"
  cell $not $eq$simcells.v:3559$406
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:3559$406_Y
    connect \A \E
  end
  attribute \src "simcells.v:3557.11-3557.17"
  cell $not $eq$simcells.v:3557$405
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:3557$405_Y
    connect \A \S
  end
  attribute \src "simcells.v:3555.6-3555.12"
  cell $not $eq$simcells.v:3555$404
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:3555$404_Y
    connect \A \R
  end
  attribute \src "simcells.v:3554.1-3561.4"
  process $proc$simcells.v:3554$403
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:3555.2-3560.10"
    attribute \full_case 1
    switch $eq$simcells.v:3555$404_Y
    attribute \src "simcells.v:3555.6-3555.12"
      case 1'1
        assign $0\Q[0:0] 1'0
    attribute \src "simcells.v:3557.2-3557.6"
      case 
        attribute \src "simcells.v:3557.7-3560.10"
        attribute \full_case 1
        switch $eq$simcells.v:3557$405_Y
        attribute \src "simcells.v:3557.11-3557.17"
          case 1'1
            assign $0\Q[0:0] 1'1
        attribute \src "simcells.v:3559.2-3559.6"
          case 
            attribute \src "simcells.v:3559.7-3560.10"
            switch $eq$simcells.v:3559$406_Y
            attribute \src "simcells.v:3559.11-3559.17"
              case 1'1
                assign $0\Q[0:0] \D
            end
        end
    end
  end
  connect \Q $0\Q[0:0]
end
attribute \src "simcells.v:630.1-636.10"
attribute \cells_not_processed 1
module \$_DFF_P_
  attribute \src "simcells.v:632.12-632.13"
  wire output 3 \Q
  attribute \src "simcells.v:631.7-631.8"
  wire input 1 \D
  attribute \src "simcells.v:631.10-631.11"
  wire input 2 \C
  attribute \src "simcells.v:633.1-635.4"
  cell $dff $procdff$983
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \Q
    connect \D \D
    connect \CLK \C
  end
end
attribute \src "simcells.v:899.1-908.10"
attribute \cells_not_processed 1
module \$_DFF_PP1_
  attribute \src "simcells.v:900.13-900.14"
  wire input 3 \R
  attribute \src "simcells.v:901.12-901.13"
  wire output 4 \Q
  attribute \src "simcells.v:900.7-900.8"
  wire input 1 \D
  attribute \src "simcells.v:900.10-900.11"
  wire input 2 \C
  attribute \src "simcells.v:903.6-903.12"
  wire $eq$simcells.v:903$94_Y
  wire $auto$rtlil.cc:3139:ReduceOr$948
  attribute \src "simcells.v:902.1-907.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:902.1-907.4"
  cell $adff $procdff$949
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 1'1
    parameter \ARST_POLARITY 1'1
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
    connect \ARST $auto$rtlil.cc:3139:ReduceOr$948
  end
  attribute \src "simcells.v:902.1-907.4"
  process $proc$simcells.v:902$93
    assign $0\Q[0:0] \D
  end
  connect $eq$simcells.v:903$94_Y \R
  connect $auto$rtlil.cc:3139:ReduceOr$948 \R
end
attribute \src "simcells.v:875.1-884.10"
attribute \cells_not_processed 1
module \$_DFF_PP0_
  attribute \src "simcells.v:876.13-876.14"
  wire input 3 \R
  attribute \src "simcells.v:877.12-877.13"
  wire output 4 \Q
  attribute \src "simcells.v:876.7-876.8"
  wire input 1 \D
  attribute \src "simcells.v:876.10-876.11"
  wire input 2 \C
  attribute \src "simcells.v:879.6-879.12"
  wire $eq$simcells.v:879$92_Y
  wire $auto$rtlil.cc:3139:ReduceOr$951
  attribute \src "simcells.v:878.1-883.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:878.1-883.4"
  cell $adff $procdff$952
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 1'0
    parameter \ARST_POLARITY 1'1
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
    connect \ARST $auto$rtlil.cc:3139:ReduceOr$951
  end
  attribute \src "simcells.v:878.1-883.4"
  process $proc$simcells.v:878$91
    assign $0\Q[0:0] \D
  end
  connect $eq$simcells.v:879$92_Y \R
  connect $auto$rtlil.cc:3139:ReduceOr$951 \R
end
attribute \src "simcells.v:851.1-860.10"
attribute \cells_not_processed 1
module \$_DFF_PN1_
  attribute \src "simcells.v:852.13-852.14"
  wire input 3 \R
  attribute \src "simcells.v:853.12-853.13"
  wire output 4 \Q
  attribute \src "simcells.v:852.7-852.8"
  wire input 1 \D
  attribute \src "simcells.v:852.10-852.11"
  wire input 2 \C
  attribute \src "simcells.v:855.6-855.12"
  wire $eq$simcells.v:855$90_Y
  wire $auto$rtlil.cc:3139:ReduceOr$956
  wire $auto$rtlil.cc:3135:Not$954
  attribute \src "simcells.v:854.1-859.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:854.1-859.4"
  cell $adff $procdff$957
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 1'1
    parameter \ARST_POLARITY 0
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
    connect \ARST \R
  end
  attribute \src "simcells.v:855.6-855.12"
  cell $not $eq$simcells.v:855$90
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:855$90_Y
    connect \A \R
  end
  cell $not $auto$proc_dff.cc:220:proc_dff$953
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$954
    connect \A \R
  end
  attribute \src "simcells.v:854.1-859.4"
  process $proc$simcells.v:854$89
    assign $0\Q[0:0] \D
  end
  connect $auto$rtlil.cc:3139:ReduceOr$956 $auto$rtlil.cc:3135:Not$954
end
attribute \src "simcells.v:827.1-836.10"
attribute \cells_not_processed 1
module \$_DFF_PN0_
  attribute \src "simcells.v:828.13-828.14"
  wire input 3 \R
  attribute \src "simcells.v:829.12-829.13"
  wire output 4 \Q
  attribute \src "simcells.v:828.7-828.8"
  wire input 1 \D
  attribute \src "simcells.v:828.10-828.11"
  wire input 2 \C
  attribute \src "simcells.v:831.6-831.12"
  wire $eq$simcells.v:831$88_Y
  wire $auto$rtlil.cc:3139:ReduceOr$961
  wire $auto$rtlil.cc:3135:Not$959
  attribute \src "simcells.v:830.1-835.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:830.1-835.4"
  cell $adff $procdff$962
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 1'0
    parameter \ARST_POLARITY 0
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
    connect \ARST \R
  end
  attribute \src "simcells.v:831.6-831.12"
  cell $not $eq$simcells.v:831$88
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:831$88_Y
    connect \A \R
  end
  cell $not $auto$proc_dff.cc:220:proc_dff$958
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$959
    connect \A \R
  end
  attribute \src "simcells.v:830.1-835.4"
  process $proc$simcells.v:830$87
    assign $0\Q[0:0] \D
  end
  connect $auto$rtlil.cc:3139:ReduceOr$961 $auto$rtlil.cc:3135:Not$959
end
attribute \src "simcells.v:610.1-616.10"
attribute \cells_not_processed 1
module \$_DFF_N_
  attribute \src "simcells.v:612.12-612.13"
  wire output 3 \Q
  attribute \src "simcells.v:611.7-611.8"
  wire input 1 \D
  attribute \src "simcells.v:611.10-611.11"
  wire input 2 \C
  attribute \src "simcells.v:613.1-615.4"
  cell $dff $procdff$984
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'0
    connect \Q \Q
    connect \D \D
    connect \CLK \C
  end
end
attribute \src "simcells.v:803.1-812.10"
attribute \cells_not_processed 1
module \$_DFF_NP1_
  attribute \src "simcells.v:804.13-804.14"
  wire input 3 \R
  attribute \src "simcells.v:805.12-805.13"
  wire output 4 \Q
  attribute \src "simcells.v:804.7-804.8"
  wire input 1 \D
  attribute \src "simcells.v:804.10-804.11"
  wire input 2 \C
  attribute \src "simcells.v:807.6-807.12"
  wire $eq$simcells.v:807$86_Y
  wire $auto$rtlil.cc:3139:ReduceOr$964
  attribute \src "simcells.v:806.1-811.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:806.1-811.4"
  cell $adff $procdff$965
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'0
    parameter \ARST_VALUE 1'1
    parameter \ARST_POLARITY 1'1
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
    connect \ARST $auto$rtlil.cc:3139:ReduceOr$964
  end
  attribute \src "simcells.v:806.1-811.4"
  process $proc$simcells.v:806$85
    assign $0\Q[0:0] \D
  end
  connect $eq$simcells.v:807$86_Y \R
  connect $auto$rtlil.cc:3139:ReduceOr$964 \R
end
attribute \src "simcells.v:779.1-788.10"
attribute \cells_not_processed 1
module \$_DFF_NP0_
  attribute \src "simcells.v:780.13-780.14"
  wire input 3 \R
  attribute \src "simcells.v:781.12-781.13"
  wire output 4 \Q
  attribute \src "simcells.v:780.7-780.8"
  wire input 1 \D
  attribute \src "simcells.v:780.10-780.11"
  wire input 2 \C
  attribute \src "simcells.v:783.6-783.12"
  wire $eq$simcells.v:783$84_Y
  wire $auto$rtlil.cc:3139:ReduceOr$967
  attribute \src "simcells.v:782.1-787.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:782.1-787.4"
  cell $adff $procdff$968
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'0
    parameter \ARST_VALUE 1'0
    parameter \ARST_POLARITY 1'1
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
    connect \ARST $auto$rtlil.cc:3139:ReduceOr$967
  end
  attribute \src "simcells.v:782.1-787.4"
  process $proc$simcells.v:782$83
    assign $0\Q[0:0] \D
  end
  connect $eq$simcells.v:783$84_Y \R
  connect $auto$rtlil.cc:3139:ReduceOr$967 \R
end
attribute \src "simcells.v:755.1-764.10"
attribute \cells_not_processed 1
module \$_DFF_NN1_
  attribute \src "simcells.v:756.13-756.14"
  wire input 3 \R
  attribute \src "simcells.v:757.12-757.13"
  wire output 4 \Q
  attribute \src "simcells.v:756.7-756.8"
  wire input 1 \D
  attribute \src "simcells.v:756.10-756.11"
  wire input 2 \C
  attribute \src "simcells.v:759.6-759.12"
  wire $eq$simcells.v:759$82_Y
  wire $auto$rtlil.cc:3139:ReduceOr$972
  wire $auto$rtlil.cc:3135:Not$970
  attribute \src "simcells.v:758.1-763.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:758.1-763.4"
  cell $adff $procdff$973
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'0
    parameter \ARST_VALUE 1'1
    parameter \ARST_POLARITY 0
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
    connect \ARST \R
  end
  attribute \src "simcells.v:759.6-759.12"
  cell $not $eq$simcells.v:759$82
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:759$82_Y
    connect \A \R
  end
  cell $not $auto$proc_dff.cc:220:proc_dff$969
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$970
    connect \A \R
  end
  attribute \src "simcells.v:758.1-763.4"
  process $proc$simcells.v:758$81
    assign $0\Q[0:0] \D
  end
  connect $auto$rtlil.cc:3139:ReduceOr$972 $auto$rtlil.cc:3135:Not$970
end
attribute \src "simcells.v:731.1-740.10"
attribute \cells_not_processed 1
module \$_DFF_NN0_
  attribute \src "simcells.v:732.13-732.14"
  wire input 3 \R
  attribute \src "simcells.v:733.12-733.13"
  wire output 4 \Q
  attribute \src "simcells.v:732.7-732.8"
  wire input 1 \D
  attribute \src "simcells.v:732.10-732.11"
  wire input 2 \C
  attribute \src "simcells.v:735.6-735.12"
  wire $eq$simcells.v:735$80_Y
  wire $auto$rtlil.cc:3139:ReduceOr$977
  wire $auto$rtlil.cc:3135:Not$975
  attribute \src "simcells.v:734.1-739.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:734.1-739.4"
  cell $adff $procdff$978
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'0
    parameter \ARST_VALUE 1'0
    parameter \ARST_POLARITY 0
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
    connect \ARST \R
  end
  attribute \src "simcells.v:735.6-735.12"
  cell $not $eq$simcells.v:735$80
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:735$80_Y
    connect \A \R
  end
  cell $not $auto$proc_dff.cc:220:proc_dff$974
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$975
    connect \A \R
  end
  attribute \src "simcells.v:734.1-739.4"
  process $proc$simcells.v:734$79
    assign $0\Q[0:0] \D
  end
  connect $auto$rtlil.cc:3139:ReduceOr$977 $auto$rtlil.cc:3135:Not$975
end
attribute \src "simcells.v:1817.1-1828.10"
attribute \cells_not_processed 1
module \$_DFFSR_PPP_
  attribute \src "simcells.v:1818.10-1818.11"
  wire input 2 \S
  attribute \src "simcells.v:1818.13-1818.14"
  wire input 3 \R
  attribute \src "simcells.v:1819.12-1819.13"
  wire output 5 \Q
  attribute \src "simcells.v:1818.16-1818.17"
  wire input 4 \D
  attribute \src "simcells.v:1818.7-1818.8"
  wire input 1 \C
  attribute \src "simcells.v:1823.11-1823.17"
  wire $eq$simcells.v:1823$198_Y
  attribute \src "simcells.v:1821.6-1821.12"
  wire $eq$simcells.v:1821$197_Y
  wire $auto$rtlil.cc:3270:Mux$726
  wire $auto$rtlil.cc:3270:Mux$722
  wire $auto$rtlil.cc:3270:Mux$720
  wire $auto$rtlil.cc:3270:Mux$716
  wire $auto$rtlil.cc:3135:Not$724
  wire $auto$rtlil.cc:3135:Not$718
  attribute \src "simcells.v:1820.1-1827.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:1820.1-1827.4"
  cell $dffsr $procdff$727
    parameter \WIDTH 1
    parameter \SET_POLARITY 1
    parameter \CLR_POLARITY 1
    parameter \CLK_POLARITY 1
    connect \SET $auto$rtlil.cc:3270:Mux$722
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLR $auto$rtlil.cc:3270:Mux$726
    connect \CLK \C
  end
  cell $mux $auto$proc_dff.cc:78:gen_dffsr_complex$725
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$726
    connect \S \R
    connect \B 1'1
    connect \A 1'0
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$721
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$722
    connect \S \R
    connect \B 1'0
    connect \A $auto$rtlil.cc:3270:Mux$716
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$715
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$716
    connect \S \S
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "simcells.v:1820.1-1827.4"
  process $proc$simcells.v:1820$196
    assign $0\Q[0:0] \D
  end
  connect $eq$simcells.v:1821$197_Y \R
  connect $eq$simcells.v:1823$198_Y \S
  connect $auto$rtlil.cc:3135:Not$718 1'0
  connect $auto$rtlil.cc:3270:Mux$720 1'0
  connect $auto$rtlil.cc:3135:Not$724 1'1
end
attribute \src "simcells.v:1789.1-1800.10"
attribute \cells_not_processed 1
module \$_DFFSR_PPN_
  attribute \src "simcells.v:1790.10-1790.11"
  wire input 2 \S
  attribute \src "simcells.v:1790.13-1790.14"
  wire input 3 \R
  attribute \src "simcells.v:1791.12-1791.13"
  wire output 5 \Q
  attribute \src "simcells.v:1790.16-1790.17"
  wire input 4 \D
  attribute \src "simcells.v:1790.7-1790.8"
  wire input 1 \C
  attribute \src "simcells.v:1795.11-1795.17"
  wire $eq$simcells.v:1795$195_Y
  attribute \src "simcells.v:1793.6-1793.12"
  wire $eq$simcells.v:1793$194_Y
  wire $auto$rtlil.cc:3270:Mux$741
  wire $auto$rtlil.cc:3270:Mux$737
  wire $auto$rtlil.cc:3270:Mux$733
  wire $auto$rtlil.cc:3270:Mux$729
  wire $auto$rtlil.cc:3135:Not$739
  wire $auto$rtlil.cc:3135:Not$735
  wire $auto$rtlil.cc:3135:Not$731
  attribute \src "simcells.v:1792.1-1799.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:1792.1-1799.4"
  cell $dffsr $procdff$742
    parameter \WIDTH 1
    parameter \SET_POLARITY 1
    parameter \CLR_POLARITY 0
    parameter \CLK_POLARITY 1
    connect \SET $auto$rtlil.cc:3270:Mux$737
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLR \R
    connect \CLK \C
  end
  attribute \src "simcells.v:1793.6-1793.12"
  cell $not $eq$simcells.v:1793$194
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:1793$194_Y
    connect \A \R
  end
  cell $mux $auto$proc_dff.cc:78:gen_dffsr_complex$740
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$741
    connect \S \R
    connect \B 1'0
    connect \A 1'1
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$736
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$737
    connect \S \R
    connect \B $auto$rtlil.cc:3270:Mux$729
    connect \A 1'0
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$728
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$729
    connect \S \S
    connect \B 1'1
    connect \A 1'0
  end
  cell $not $auto$proc_dff.cc:69:gen_dffsr_complex$734
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$735
    connect \A \R
  end
  attribute \src "simcells.v:1792.1-1799.4"
  process $proc$simcells.v:1792$193
    assign $0\Q[0:0] \D
  end
  connect $eq$simcells.v:1795$195_Y \S
  connect $auto$rtlil.cc:3135:Not$731 1'0
  connect $auto$rtlil.cc:3270:Mux$733 1'0
  connect $auto$rtlil.cc:3135:Not$739 1'1
end
attribute \src "simcells.v:1761.1-1772.10"
attribute \cells_not_processed 1
module \$_DFFSR_PNP_
  attribute \src "simcells.v:1762.10-1762.11"
  wire input 2 \S
  attribute \src "simcells.v:1762.13-1762.14"
  wire input 3 \R
  attribute \src "simcells.v:1763.12-1763.13"
  wire output 5 \Q
  attribute \src "simcells.v:1762.16-1762.17"
  wire input 4 \D
  attribute \src "simcells.v:1762.7-1762.8"
  wire input 1 \C
  attribute \src "simcells.v:1767.11-1767.17"
  wire $eq$simcells.v:1767$192_Y
  attribute \src "simcells.v:1765.6-1765.12"
  wire $eq$simcells.v:1765$191_Y
  wire $auto$rtlil.cc:3270:Mux$756
  wire $auto$rtlil.cc:3270:Mux$752
  wire $auto$rtlil.cc:3270:Mux$750
  wire $auto$rtlil.cc:3270:Mux$746
  wire $auto$rtlil.cc:3135:Not$754
  wire $auto$rtlil.cc:3135:Not$748
  wire $auto$rtlil.cc:3135:Not$744
  attribute \src "simcells.v:1764.1-1771.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:1764.1-1771.4"
  cell $dffsr $procdff$757
    parameter \WIDTH 1
    parameter \SET_POLARITY 1
    parameter \CLR_POLARITY 1
    parameter \CLK_POLARITY 1
    connect \SET $auto$rtlil.cc:3270:Mux$752
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLR $auto$rtlil.cc:3270:Mux$756
    connect \CLK \C
  end
  attribute \src "simcells.v:1767.11-1767.17"
  cell $not $eq$simcells.v:1767$192
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:1767$192_Y
    connect \A \S
  end
  cell $mux $auto$proc_dff.cc:78:gen_dffsr_complex$755
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$756
    connect \S \R
    connect \B 1'1
    connect \A 1'0
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$751
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$752
    connect \S \R
    connect \B 1'0
    connect \A $auto$rtlil.cc:3270:Mux$746
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$745
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$746
    connect \S \S
    connect \B 1'0
    connect \A 1'1
  end
  cell $not $auto$proc_dff.cc:69:gen_dffsr_complex$743
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$744
    connect \A \S
  end
  attribute \src "simcells.v:1764.1-1771.4"
  process $proc$simcells.v:1764$190
    assign $0\Q[0:0] \D
  end
  connect $eq$simcells.v:1765$191_Y \R
  connect $auto$rtlil.cc:3135:Not$748 1'0
  connect $auto$rtlil.cc:3135:Not$754 1'1
  connect $auto$rtlil.cc:3270:Mux$750 $auto$rtlil.cc:3135:Not$748
end
attribute \src "simcells.v:1733.1-1744.10"
attribute \cells_not_processed 1
module \$_DFFSR_PNN_
  attribute \src "simcells.v:1734.10-1734.11"
  wire input 2 \S
  attribute \src "simcells.v:1734.13-1734.14"
  wire input 3 \R
  attribute \src "simcells.v:1735.12-1735.13"
  wire output 5 \Q
  attribute \src "simcells.v:1734.16-1734.17"
  wire input 4 \D
  attribute \src "simcells.v:1734.7-1734.8"
  wire input 1 \C
  attribute \src "simcells.v:1739.11-1739.17"
  wire $eq$simcells.v:1739$189_Y
  attribute \src "simcells.v:1737.6-1737.12"
  wire $eq$simcells.v:1737$188_Y
  wire $auto$rtlil.cc:3270:Mux$773
  wire $auto$rtlil.cc:3270:Mux$769
  wire $auto$rtlil.cc:3270:Mux$765
  wire $auto$rtlil.cc:3270:Mux$761
  wire $auto$rtlil.cc:3135:Not$771
  wire $auto$rtlil.cc:3135:Not$767
  wire $auto$rtlil.cc:3135:Not$763
  wire $auto$rtlil.cc:3135:Not$759
  attribute \src "simcells.v:1736.1-1743.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:1736.1-1743.4"
  cell $dffsr $procdff$774
    parameter \WIDTH 1
    parameter \SET_POLARITY 1
    parameter \CLR_POLARITY 0
    parameter \CLK_POLARITY 1
    connect \SET $auto$rtlil.cc:3270:Mux$769
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLR \R
    connect \CLK \C
  end
  attribute \src "simcells.v:1739.11-1739.17"
  cell $not $eq$simcells.v:1739$189
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:1739$189_Y
    connect \A \S
  end
  attribute \src "simcells.v:1737.6-1737.12"
  cell $not $eq$simcells.v:1737$188
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:1737$188_Y
    connect \A \R
  end
  cell $mux $auto$proc_dff.cc:78:gen_dffsr_complex$772
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$773
    connect \S \R
    connect \B 1'0
    connect \A 1'1
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$768
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$769
    connect \S \R
    connect \B $auto$rtlil.cc:3270:Mux$761
    connect \A 1'0
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$760
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$761
    connect \S \S
    connect \B 1'0
    connect \A 1'1
  end
  cell $not $auto$proc_dff.cc:69:gen_dffsr_complex$766
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$767
    connect \A \R
  end
  cell $not $auto$proc_dff.cc:69:gen_dffsr_complex$758
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$759
    connect \A \S
  end
  attribute \src "simcells.v:1736.1-1743.4"
  process $proc$simcells.v:1736$187
    assign $0\Q[0:0] \D
  end
  connect $auto$rtlil.cc:3135:Not$763 1'0
  connect $auto$rtlil.cc:3135:Not$771 1'1
  connect $auto$rtlil.cc:3270:Mux$765 $auto$rtlil.cc:3135:Not$763
end
attribute \src "simcells.v:1705.1-1716.10"
attribute \cells_not_processed 1
module \$_DFFSR_NPP_
  attribute \src "simcells.v:1706.10-1706.11"
  wire input 2 \S
  attribute \src "simcells.v:1706.13-1706.14"
  wire input 3 \R
  attribute \src "simcells.v:1707.12-1707.13"
  wire output 5 \Q
  attribute \src "simcells.v:1706.16-1706.17"
  wire input 4 \D
  attribute \src "simcells.v:1706.7-1706.8"
  wire input 1 \C
  attribute \src "simcells.v:1711.11-1711.17"
  wire $eq$simcells.v:1711$186_Y
  attribute \src "simcells.v:1709.6-1709.12"
  wire $eq$simcells.v:1709$185_Y
  wire $auto$rtlil.cc:3270:Mux$786
  wire $auto$rtlil.cc:3270:Mux$782
  wire $auto$rtlil.cc:3270:Mux$780
  wire $auto$rtlil.cc:3270:Mux$776
  wire $auto$rtlil.cc:3135:Not$784
  wire $auto$rtlil.cc:3135:Not$778
  attribute \src "simcells.v:1708.1-1715.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:1708.1-1715.4"
  cell $dffsr $procdff$787
    parameter \WIDTH 1
    parameter \SET_POLARITY 1
    parameter \CLR_POLARITY 1
    parameter \CLK_POLARITY 0
    connect \SET $auto$rtlil.cc:3270:Mux$782
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLR $auto$rtlil.cc:3270:Mux$786
    connect \CLK \C
  end
  cell $mux $auto$proc_dff.cc:78:gen_dffsr_complex$785
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$786
    connect \S \R
    connect \B 1'1
    connect \A 1'0
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$781
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$782
    connect \S \R
    connect \B 1'0
    connect \A $auto$rtlil.cc:3270:Mux$776
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$775
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$776
    connect \S \S
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "simcells.v:1708.1-1715.4"
  process $proc$simcells.v:1708$184
    assign $0\Q[0:0] \D
  end
  connect $eq$simcells.v:1709$185_Y \R
  connect $eq$simcells.v:1711$186_Y \S
  connect $auto$rtlil.cc:3135:Not$778 1'0
  connect $auto$rtlil.cc:3270:Mux$780 1'0
  connect $auto$rtlil.cc:3135:Not$784 1'1
end
attribute \src "simcells.v:1677.1-1688.10"
attribute \cells_not_processed 1
module \$_DFFSR_NPN_
  attribute \src "simcells.v:1678.10-1678.11"
  wire input 2 \S
  attribute \src "simcells.v:1678.13-1678.14"
  wire input 3 \R
  attribute \src "simcells.v:1679.12-1679.13"
  wire output 5 \Q
  attribute \src "simcells.v:1678.16-1678.17"
  wire input 4 \D
  attribute \src "simcells.v:1678.7-1678.8"
  wire input 1 \C
  attribute \src "simcells.v:1683.11-1683.17"
  wire $eq$simcells.v:1683$183_Y
  attribute \src "simcells.v:1681.6-1681.12"
  wire $eq$simcells.v:1681$182_Y
  wire $auto$rtlil.cc:3270:Mux$801
  wire $auto$rtlil.cc:3270:Mux$797
  wire $auto$rtlil.cc:3270:Mux$793
  wire $auto$rtlil.cc:3270:Mux$789
  wire $auto$rtlil.cc:3135:Not$799
  wire $auto$rtlil.cc:3135:Not$795
  wire $auto$rtlil.cc:3135:Not$791
  attribute \src "simcells.v:1680.1-1687.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:1680.1-1687.4"
  cell $dffsr $procdff$802
    parameter \WIDTH 1
    parameter \SET_POLARITY 1
    parameter \CLR_POLARITY 0
    parameter \CLK_POLARITY 0
    connect \SET $auto$rtlil.cc:3270:Mux$797
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLR \R
    connect \CLK \C
  end
  attribute \src "simcells.v:1681.6-1681.12"
  cell $not $eq$simcells.v:1681$182
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:1681$182_Y
    connect \A \R
  end
  cell $mux $auto$proc_dff.cc:78:gen_dffsr_complex$800
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$801
    connect \S \R
    connect \B 1'0
    connect \A 1'1
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$796
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$797
    connect \S \R
    connect \B $auto$rtlil.cc:3270:Mux$789
    connect \A 1'0
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$788
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$789
    connect \S \S
    connect \B 1'1
    connect \A 1'0
  end
  cell $not $auto$proc_dff.cc:69:gen_dffsr_complex$794
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$795
    connect \A \R
  end
  attribute \src "simcells.v:1680.1-1687.4"
  process $proc$simcells.v:1680$181
    assign $0\Q[0:0] \D
  end
  connect $eq$simcells.v:1683$183_Y \S
  connect $auto$rtlil.cc:3135:Not$791 1'0
  connect $auto$rtlil.cc:3270:Mux$793 1'0
  connect $auto$rtlil.cc:3135:Not$799 1'1
end
attribute \src "simcells.v:1649.1-1660.10"
attribute \cells_not_processed 1
module \$_DFFSR_NNP_
  attribute \src "simcells.v:1650.10-1650.11"
  wire input 2 \S
  attribute \src "simcells.v:1650.13-1650.14"
  wire input 3 \R
  attribute \src "simcells.v:1651.12-1651.13"
  wire output 5 \Q
  attribute \src "simcells.v:1650.16-1650.17"
  wire input 4 \D
  attribute \src "simcells.v:1650.7-1650.8"
  wire input 1 \C
  attribute \src "simcells.v:1655.11-1655.17"
  wire $eq$simcells.v:1655$180_Y
  attribute \src "simcells.v:1653.6-1653.12"
  wire $eq$simcells.v:1653$179_Y
  wire $auto$rtlil.cc:3270:Mux$816
  wire $auto$rtlil.cc:3270:Mux$812
  wire $auto$rtlil.cc:3270:Mux$810
  wire $auto$rtlil.cc:3270:Mux$806
  wire $auto$rtlil.cc:3135:Not$814
  wire $auto$rtlil.cc:3135:Not$808
  wire $auto$rtlil.cc:3135:Not$804
  attribute \src "simcells.v:1652.1-1659.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:1652.1-1659.4"
  cell $dffsr $procdff$817
    parameter \WIDTH 1
    parameter \SET_POLARITY 1
    parameter \CLR_POLARITY 1
    parameter \CLK_POLARITY 0
    connect \SET $auto$rtlil.cc:3270:Mux$812
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLR $auto$rtlil.cc:3270:Mux$816
    connect \CLK \C
  end
  attribute \src "simcells.v:1655.11-1655.17"
  cell $not $eq$simcells.v:1655$180
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:1655$180_Y
    connect \A \S
  end
  cell $mux $auto$proc_dff.cc:78:gen_dffsr_complex$815
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$816
    connect \S \R
    connect \B 1'1
    connect \A 1'0
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$811
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$812
    connect \S \R
    connect \B 1'0
    connect \A $auto$rtlil.cc:3270:Mux$806
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$805
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$806
    connect \S \S
    connect \B 1'0
    connect \A 1'1
  end
  cell $not $auto$proc_dff.cc:69:gen_dffsr_complex$803
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$804
    connect \A \S
  end
  attribute \src "simcells.v:1652.1-1659.4"
  process $proc$simcells.v:1652$178
    assign $0\Q[0:0] \D
  end
  connect $eq$simcells.v:1653$179_Y \R
  connect $auto$rtlil.cc:3135:Not$808 1'0
  connect $auto$rtlil.cc:3135:Not$814 1'1
  connect $auto$rtlil.cc:3270:Mux$810 $auto$rtlil.cc:3135:Not$808
end
attribute \src "simcells.v:1621.1-1632.10"
attribute \cells_not_processed 1
module \$_DFFSR_NNN_
  attribute \src "simcells.v:1622.10-1622.11"
  wire input 2 \S
  attribute \src "simcells.v:1622.13-1622.14"
  wire input 3 \R
  attribute \src "simcells.v:1623.12-1623.13"
  wire output 5 \Q
  attribute \src "simcells.v:1622.16-1622.17"
  wire input 4 \D
  attribute \src "simcells.v:1622.7-1622.8"
  wire input 1 \C
  attribute \src "simcells.v:1627.11-1627.17"
  wire $eq$simcells.v:1627$177_Y
  attribute \src "simcells.v:1625.6-1625.12"
  wire $eq$simcells.v:1625$176_Y
  wire $auto$rtlil.cc:3270:Mux$833
  wire $auto$rtlil.cc:3270:Mux$829
  wire $auto$rtlil.cc:3270:Mux$825
  wire $auto$rtlil.cc:3270:Mux$821
  wire $auto$rtlil.cc:3135:Not$831
  wire $auto$rtlil.cc:3135:Not$827
  wire $auto$rtlil.cc:3135:Not$823
  wire $auto$rtlil.cc:3135:Not$819
  attribute \src "simcells.v:1624.1-1631.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:1624.1-1631.4"
  cell $dffsr $procdff$834
    parameter \WIDTH 1
    parameter \SET_POLARITY 1
    parameter \CLR_POLARITY 0
    parameter \CLK_POLARITY 0
    connect \SET $auto$rtlil.cc:3270:Mux$829
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLR \R
    connect \CLK \C
  end
  attribute \src "simcells.v:1627.11-1627.17"
  cell $not $eq$simcells.v:1627$177
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:1627$177_Y
    connect \A \S
  end
  attribute \src "simcells.v:1625.6-1625.12"
  cell $not $eq$simcells.v:1625$176
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:1625$176_Y
    connect \A \R
  end
  cell $mux $auto$proc_dff.cc:78:gen_dffsr_complex$832
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$833
    connect \S \R
    connect \B 1'0
    connect \A 1'1
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$828
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$829
    connect \S \R
    connect \B $auto$rtlil.cc:3270:Mux$821
    connect \A 1'0
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$820
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$821
    connect \S \S
    connect \B 1'0
    connect \A 1'1
  end
  cell $not $auto$proc_dff.cc:69:gen_dffsr_complex$826
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$827
    connect \A \R
  end
  cell $not $auto$proc_dff.cc:69:gen_dffsr_complex$818
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$819
    connect \A \S
  end
  attribute \src "simcells.v:1624.1-1631.4"
  process $proc$simcells.v:1624$175
    assign $0\Q[0:0] \D
  end
  connect $auto$rtlil.cc:3135:Not$823 1'0
  connect $auto$rtlil.cc:3135:Not$831 1'1
  connect $auto$rtlil.cc:3270:Mux$825 $auto$rtlil.cc:3135:Not$823
end
attribute \src "simcells.v:2265.1-2276.10"
attribute \cells_not_processed 1
module \$_DFFSRE_PPPP_
  attribute \src "simcells.v:2266.10-2266.11"
  wire input 2 \S
  attribute \src "simcells.v:2266.13-2266.14"
  wire input 3 \R
  attribute \src "simcells.v:2267.12-2267.13"
  wire output 6 \Q
  attribute \src "simcells.v:2266.16-2266.17"
  wire input 4 \E
  attribute \src "simcells.v:2266.19-2266.20"
  wire input 5 \D
  attribute \src "simcells.v:2266.7-2266.8"
  wire input 1 \C
  attribute \src "simcells.v:2273.18-2273.24"
  wire $eq$simcells.v:2273$262_Y
  attribute \src "simcells.v:2271.11-2271.17"
  wire $eq$simcells.v:2271$261_Y
  attribute \src "simcells.v:2269.6-2269.12"
  wire $eq$simcells.v:2269$260_Y
  wire $auto$rtlil.cc:3270:Mux$486
  wire $auto$rtlil.cc:3270:Mux$482
  wire $auto$rtlil.cc:3270:Mux$480
  wire $auto$rtlil.cc:3270:Mux$476
  wire $auto$rtlil.cc:3135:Not$484
  wire $auto$rtlil.cc:3135:Not$478
  attribute \src "simcells.v:2268.1-2275.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:2268.1-2275.4"
  cell $dffsr $procdff$487
    parameter \WIDTH 1
    parameter \SET_POLARITY 1
    parameter \CLR_POLARITY 1
    parameter \CLK_POLARITY 1
    connect \SET $auto$rtlil.cc:3270:Mux$482
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLR $auto$rtlil.cc:3270:Mux$486
    connect \CLK \C
  end
  cell $mux $auto$proc_dff.cc:78:gen_dffsr_complex$485
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$486
    connect \S \R
    connect \B 1'1
    connect \A 1'0
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$481
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$482
    connect \S \R
    connect \B 1'0
    connect \A $auto$rtlil.cc:3270:Mux$476
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$475
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$476
    connect \S \S
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "simcells.v:2268.1-2275.4"
  process $proc$simcells.v:2268$259
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:2273.14-2274.10"
    switch $eq$simcells.v:2273$262_Y
    attribute \src "simcells.v:2273.18-2273.24"
      case 1'1
        assign $0\Q[0:0] \D
    end
  end
  connect $eq$simcells.v:2269$260_Y \R
  connect $eq$simcells.v:2271$261_Y \S
  connect $eq$simcells.v:2273$262_Y \E
  connect $auto$rtlil.cc:3135:Not$478 1'0
  connect $auto$rtlil.cc:3270:Mux$480 1'0
  connect $auto$rtlil.cc:3135:Not$484 1'1
end
attribute \src "simcells.v:2237.1-2248.10"
attribute \cells_not_processed 1
module \$_DFFSRE_PPPN_
  attribute \src "simcells.v:2238.10-2238.11"
  wire input 2 \S
  attribute \src "simcells.v:2238.13-2238.14"
  wire input 3 \R
  attribute \src "simcells.v:2239.12-2239.13"
  wire output 6 \Q
  attribute \src "simcells.v:2238.16-2238.17"
  wire input 4 \E
  attribute \src "simcells.v:2238.19-2238.20"
  wire input 5 \D
  attribute \src "simcells.v:2238.7-2238.8"
  wire input 1 \C
  attribute \src "simcells.v:2245.18-2245.24"
  wire $eq$simcells.v:2245$258_Y
  attribute \src "simcells.v:2243.11-2243.17"
  wire $eq$simcells.v:2243$257_Y
  attribute \src "simcells.v:2241.6-2241.12"
  wire $eq$simcells.v:2241$256_Y
  wire $auto$rtlil.cc:3270:Mux$499
  wire $auto$rtlil.cc:3270:Mux$495
  wire $auto$rtlil.cc:3270:Mux$493
  wire $auto$rtlil.cc:3270:Mux$489
  wire $auto$rtlil.cc:3135:Not$497
  wire $auto$rtlil.cc:3135:Not$491
  attribute \src "simcells.v:2240.1-2247.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:2240.1-2247.4"
  cell $dffsr $procdff$500
    parameter \WIDTH 1
    parameter \SET_POLARITY 1
    parameter \CLR_POLARITY 1
    parameter \CLK_POLARITY 1
    connect \SET $auto$rtlil.cc:3270:Mux$495
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLR $auto$rtlil.cc:3270:Mux$499
    connect \CLK \C
  end
  attribute \src "simcells.v:2245.18-2245.24"
  cell $not $eq$simcells.v:2245$258
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:2245$258_Y
    connect \A \E
  end
  cell $mux $auto$proc_dff.cc:78:gen_dffsr_complex$498
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$499
    connect \S \R
    connect \B 1'1
    connect \A 1'0
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$494
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$495
    connect \S \R
    connect \B 1'0
    connect \A $auto$rtlil.cc:3270:Mux$489
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$488
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$489
    connect \S \S
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "simcells.v:2240.1-2247.4"
  process $proc$simcells.v:2240$255
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:2245.14-2246.10"
    switch $eq$simcells.v:2245$258_Y
    attribute \src "simcells.v:2245.18-2245.24"
      case 1'1
        assign $0\Q[0:0] \D
    end
  end
  connect $eq$simcells.v:2241$256_Y \R
  connect $eq$simcells.v:2243$257_Y \S
  connect $auto$rtlil.cc:3135:Not$491 1'0
  connect $auto$rtlil.cc:3270:Mux$493 1'0
  connect $auto$rtlil.cc:3135:Not$497 1'1
end
attribute \src "simcells.v:2209.1-2220.10"
attribute \cells_not_processed 1
module \$_DFFSRE_PPNP_
  attribute \src "simcells.v:2210.10-2210.11"
  wire input 2 \S
  attribute \src "simcells.v:2210.13-2210.14"
  wire input 3 \R
  attribute \src "simcells.v:2211.12-2211.13"
  wire output 6 \Q
  attribute \src "simcells.v:2210.16-2210.17"
  wire input 4 \E
  attribute \src "simcells.v:2210.19-2210.20"
  wire input 5 \D
  attribute \src "simcells.v:2210.7-2210.8"
  wire input 1 \C
  attribute \src "simcells.v:2217.18-2217.24"
  wire $eq$simcells.v:2217$254_Y
  attribute \src "simcells.v:2215.11-2215.17"
  wire $eq$simcells.v:2215$253_Y
  attribute \src "simcells.v:2213.6-2213.12"
  wire $eq$simcells.v:2213$252_Y
  wire $auto$rtlil.cc:3270:Mux$514
  wire $auto$rtlil.cc:3270:Mux$510
  wire $auto$rtlil.cc:3270:Mux$506
  wire $auto$rtlil.cc:3270:Mux$502
  wire $auto$rtlil.cc:3135:Not$512
  wire $auto$rtlil.cc:3135:Not$508
  wire $auto$rtlil.cc:3135:Not$504
  attribute \src "simcells.v:2212.1-2219.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:2212.1-2219.4"
  cell $dffsr $procdff$515
    parameter \WIDTH 1
    parameter \SET_POLARITY 1
    parameter \CLR_POLARITY 0
    parameter \CLK_POLARITY 1
    connect \SET $auto$rtlil.cc:3270:Mux$510
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLR \R
    connect \CLK \C
  end
  attribute \src "simcells.v:2213.6-2213.12"
  cell $not $eq$simcells.v:2213$252
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:2213$252_Y
    connect \A \R
  end
  cell $mux $auto$proc_dff.cc:78:gen_dffsr_complex$513
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$514
    connect \S \R
    connect \B 1'0
    connect \A 1'1
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$509
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$510
    connect \S \R
    connect \B $auto$rtlil.cc:3270:Mux$502
    connect \A 1'0
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$501
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$502
    connect \S \S
    connect \B 1'1
    connect \A 1'0
  end
  cell $not $auto$proc_dff.cc:69:gen_dffsr_complex$507
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$508
    connect \A \R
  end
  attribute \src "simcells.v:2212.1-2219.4"
  process $proc$simcells.v:2212$251
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:2217.14-2218.10"
    switch $eq$simcells.v:2217$254_Y
    attribute \src "simcells.v:2217.18-2217.24"
      case 1'1
        assign $0\Q[0:0] \D
    end
  end
  connect $eq$simcells.v:2215$253_Y \S
  connect $eq$simcells.v:2217$254_Y \E
  connect $auto$rtlil.cc:3135:Not$504 1'0
  connect $auto$rtlil.cc:3270:Mux$506 1'0
  connect $auto$rtlil.cc:3135:Not$512 1'1
end
attribute \src "simcells.v:2181.1-2192.10"
attribute \cells_not_processed 1
module \$_DFFSRE_PPNN_
  attribute \src "simcells.v:2182.10-2182.11"
  wire input 2 \S
  attribute \src "simcells.v:2182.13-2182.14"
  wire input 3 \R
  attribute \src "simcells.v:2183.12-2183.13"
  wire output 6 \Q
  attribute \src "simcells.v:2182.16-2182.17"
  wire input 4 \E
  attribute \src "simcells.v:2182.19-2182.20"
  wire input 5 \D
  attribute \src "simcells.v:2182.7-2182.8"
  wire input 1 \C
  attribute \src "simcells.v:2189.18-2189.24"
  wire $eq$simcells.v:2189$250_Y
  attribute \src "simcells.v:2187.11-2187.17"
  wire $eq$simcells.v:2187$249_Y
  attribute \src "simcells.v:2185.6-2185.12"
  wire $eq$simcells.v:2185$248_Y
  wire $auto$rtlil.cc:3270:Mux$529
  wire $auto$rtlil.cc:3270:Mux$525
  wire $auto$rtlil.cc:3270:Mux$521
  wire $auto$rtlil.cc:3270:Mux$517
  wire $auto$rtlil.cc:3135:Not$527
  wire $auto$rtlil.cc:3135:Not$523
  wire $auto$rtlil.cc:3135:Not$519
  attribute \src "simcells.v:2184.1-2191.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:2184.1-2191.4"
  cell $dffsr $procdff$530
    parameter \WIDTH 1
    parameter \SET_POLARITY 1
    parameter \CLR_POLARITY 0
    parameter \CLK_POLARITY 1
    connect \SET $auto$rtlil.cc:3270:Mux$525
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLR \R
    connect \CLK \C
  end
  attribute \src "simcells.v:2189.18-2189.24"
  cell $not $eq$simcells.v:2189$250
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:2189$250_Y
    connect \A \E
  end
  attribute \src "simcells.v:2185.6-2185.12"
  cell $not $eq$simcells.v:2185$248
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:2185$248_Y
    connect \A \R
  end
  cell $mux $auto$proc_dff.cc:78:gen_dffsr_complex$528
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$529
    connect \S \R
    connect \B 1'0
    connect \A 1'1
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$524
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$525
    connect \S \R
    connect \B $auto$rtlil.cc:3270:Mux$517
    connect \A 1'0
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$516
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$517
    connect \S \S
    connect \B 1'1
    connect \A 1'0
  end
  cell $not $auto$proc_dff.cc:69:gen_dffsr_complex$522
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$523
    connect \A \R
  end
  attribute \src "simcells.v:2184.1-2191.4"
  process $proc$simcells.v:2184$247
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:2189.14-2190.10"
    switch $eq$simcells.v:2189$250_Y
    attribute \src "simcells.v:2189.18-2189.24"
      case 1'1
        assign $0\Q[0:0] \D
    end
  end
  connect $eq$simcells.v:2187$249_Y \S
  connect $auto$rtlil.cc:3135:Not$519 1'0
  connect $auto$rtlil.cc:3270:Mux$521 1'0
  connect $auto$rtlil.cc:3135:Not$527 1'1
end
attribute \src "simcells.v:2153.1-2164.10"
attribute \cells_not_processed 1
module \$_DFFSRE_PNPP_
  attribute \src "simcells.v:2154.10-2154.11"
  wire input 2 \S
  attribute \src "simcells.v:2154.13-2154.14"
  wire input 3 \R
  attribute \src "simcells.v:2155.12-2155.13"
  wire output 6 \Q
  attribute \src "simcells.v:2154.16-2154.17"
  wire input 4 \E
  attribute \src "simcells.v:2154.19-2154.20"
  wire input 5 \D
  attribute \src "simcells.v:2154.7-2154.8"
  wire input 1 \C
  attribute \src "simcells.v:2161.18-2161.24"
  wire $eq$simcells.v:2161$246_Y
  attribute \src "simcells.v:2159.11-2159.17"
  wire $eq$simcells.v:2159$245_Y
  attribute \src "simcells.v:2157.6-2157.12"
  wire $eq$simcells.v:2157$244_Y
  wire $auto$rtlil.cc:3270:Mux$544
  wire $auto$rtlil.cc:3270:Mux$540
  wire $auto$rtlil.cc:3270:Mux$538
  wire $auto$rtlil.cc:3270:Mux$534
  wire $auto$rtlil.cc:3135:Not$542
  wire $auto$rtlil.cc:3135:Not$536
  wire $auto$rtlil.cc:3135:Not$532
  attribute \src "simcells.v:2156.1-2163.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:2156.1-2163.4"
  cell $dffsr $procdff$545
    parameter \WIDTH 1
    parameter \SET_POLARITY 1
    parameter \CLR_POLARITY 1
    parameter \CLK_POLARITY 1
    connect \SET $auto$rtlil.cc:3270:Mux$540
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLR $auto$rtlil.cc:3270:Mux$544
    connect \CLK \C
  end
  attribute \src "simcells.v:2159.11-2159.17"
  cell $not $eq$simcells.v:2159$245
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:2159$245_Y
    connect \A \S
  end
  cell $mux $auto$proc_dff.cc:78:gen_dffsr_complex$543
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$544
    connect \S \R
    connect \B 1'1
    connect \A 1'0
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$539
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$540
    connect \S \R
    connect \B 1'0
    connect \A $auto$rtlil.cc:3270:Mux$534
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$533
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$534
    connect \S \S
    connect \B 1'0
    connect \A 1'1
  end
  cell $not $auto$proc_dff.cc:69:gen_dffsr_complex$531
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$532
    connect \A \S
  end
  attribute \src "simcells.v:2156.1-2163.4"
  process $proc$simcells.v:2156$243
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:2161.14-2162.10"
    switch $eq$simcells.v:2161$246_Y
    attribute \src "simcells.v:2161.18-2161.24"
      case 1'1
        assign $0\Q[0:0] \D
    end
  end
  connect $eq$simcells.v:2157$244_Y \R
  connect $eq$simcells.v:2161$246_Y \E
  connect $auto$rtlil.cc:3135:Not$536 1'0
  connect $auto$rtlil.cc:3135:Not$542 1'1
  connect $auto$rtlil.cc:3270:Mux$538 $auto$rtlil.cc:3135:Not$536
end
attribute \src "simcells.v:2125.1-2136.10"
attribute \cells_not_processed 1
module \$_DFFSRE_PNPN_
  attribute \src "simcells.v:2126.10-2126.11"
  wire input 2 \S
  attribute \src "simcells.v:2126.13-2126.14"
  wire input 3 \R
  attribute \src "simcells.v:2127.12-2127.13"
  wire output 6 \Q
  attribute \src "simcells.v:2126.16-2126.17"
  wire input 4 \E
  attribute \src "simcells.v:2126.19-2126.20"
  wire input 5 \D
  attribute \src "simcells.v:2126.7-2126.8"
  wire input 1 \C
  attribute \src "simcells.v:2133.18-2133.24"
  wire $eq$simcells.v:2133$242_Y
  attribute \src "simcells.v:2131.11-2131.17"
  wire $eq$simcells.v:2131$241_Y
  attribute \src "simcells.v:2129.6-2129.12"
  wire $eq$simcells.v:2129$240_Y
  wire $auto$rtlil.cc:3270:Mux$559
  wire $auto$rtlil.cc:3270:Mux$555
  wire $auto$rtlil.cc:3270:Mux$553
  wire $auto$rtlil.cc:3270:Mux$549
  wire $auto$rtlil.cc:3135:Not$557
  wire $auto$rtlil.cc:3135:Not$551
  wire $auto$rtlil.cc:3135:Not$547
  attribute \src "simcells.v:2128.1-2135.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:2128.1-2135.4"
  cell $dffsr $procdff$560
    parameter \WIDTH 1
    parameter \SET_POLARITY 1
    parameter \CLR_POLARITY 1
    parameter \CLK_POLARITY 1
    connect \SET $auto$rtlil.cc:3270:Mux$555
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLR $auto$rtlil.cc:3270:Mux$559
    connect \CLK \C
  end
  attribute \src "simcells.v:2133.18-2133.24"
  cell $not $eq$simcells.v:2133$242
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:2133$242_Y
    connect \A \E
  end
  attribute \src "simcells.v:2131.11-2131.17"
  cell $not $eq$simcells.v:2131$241
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:2131$241_Y
    connect \A \S
  end
  cell $mux $auto$proc_dff.cc:78:gen_dffsr_complex$558
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$559
    connect \S \R
    connect \B 1'1
    connect \A 1'0
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$554
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$555
    connect \S \R
    connect \B 1'0
    connect \A $auto$rtlil.cc:3270:Mux$549
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$548
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$549
    connect \S \S
    connect \B 1'0
    connect \A 1'1
  end
  cell $not $auto$proc_dff.cc:69:gen_dffsr_complex$546
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$547
    connect \A \S
  end
  attribute \src "simcells.v:2128.1-2135.4"
  process $proc$simcells.v:2128$239
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:2133.14-2134.10"
    switch $eq$simcells.v:2133$242_Y
    attribute \src "simcells.v:2133.18-2133.24"
      case 1'1
        assign $0\Q[0:0] \D
    end
  end
  connect $eq$simcells.v:2129$240_Y \R
  connect $auto$rtlil.cc:3135:Not$551 1'0
  connect $auto$rtlil.cc:3135:Not$557 1'1
  connect $auto$rtlil.cc:3270:Mux$553 $auto$rtlil.cc:3135:Not$551
end
attribute \src "simcells.v:2097.1-2108.10"
attribute \cells_not_processed 1
module \$_DFFSRE_PNNP_
  attribute \src "simcells.v:2098.10-2098.11"
  wire input 2 \S
  attribute \src "simcells.v:2098.13-2098.14"
  wire input 3 \R
  attribute \src "simcells.v:2099.12-2099.13"
  wire output 6 \Q
  attribute \src "simcells.v:2098.16-2098.17"
  wire input 4 \E
  attribute \src "simcells.v:2098.19-2098.20"
  wire input 5 \D
  attribute \src "simcells.v:2098.7-2098.8"
  wire input 1 \C
  attribute \src "simcells.v:2105.18-2105.24"
  wire $eq$simcells.v:2105$238_Y
  attribute \src "simcells.v:2103.11-2103.17"
  wire $eq$simcells.v:2103$237_Y
  attribute \src "simcells.v:2101.6-2101.12"
  wire $eq$simcells.v:2101$236_Y
  wire $auto$rtlil.cc:3270:Mux$576
  wire $auto$rtlil.cc:3270:Mux$572
  wire $auto$rtlil.cc:3270:Mux$568
  wire $auto$rtlil.cc:3270:Mux$564
  wire $auto$rtlil.cc:3135:Not$574
  wire $auto$rtlil.cc:3135:Not$570
  wire $auto$rtlil.cc:3135:Not$566
  wire $auto$rtlil.cc:3135:Not$562
  attribute \src "simcells.v:2100.1-2107.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:2100.1-2107.4"
  cell $dffsr $procdff$577
    parameter \WIDTH 1
    parameter \SET_POLARITY 1
    parameter \CLR_POLARITY 0
    parameter \CLK_POLARITY 1
    connect \SET $auto$rtlil.cc:3270:Mux$572
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLR \R
    connect \CLK \C
  end
  attribute \src "simcells.v:2103.11-2103.17"
  cell $not $eq$simcells.v:2103$237
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:2103$237_Y
    connect \A \S
  end
  attribute \src "simcells.v:2101.6-2101.12"
  cell $not $eq$simcells.v:2101$236
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:2101$236_Y
    connect \A \R
  end
  cell $mux $auto$proc_dff.cc:78:gen_dffsr_complex$575
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$576
    connect \S \R
    connect \B 1'0
    connect \A 1'1
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$571
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$572
    connect \S \R
    connect \B $auto$rtlil.cc:3270:Mux$564
    connect \A 1'0
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$563
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$564
    connect \S \S
    connect \B 1'0
    connect \A 1'1
  end
  cell $not $auto$proc_dff.cc:69:gen_dffsr_complex$569
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$570
    connect \A \R
  end
  cell $not $auto$proc_dff.cc:69:gen_dffsr_complex$561
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$562
    connect \A \S
  end
  attribute \src "simcells.v:2100.1-2107.4"
  process $proc$simcells.v:2100$235
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:2105.14-2106.10"
    switch $eq$simcells.v:2105$238_Y
    attribute \src "simcells.v:2105.18-2105.24"
      case 1'1
        assign $0\Q[0:0] \D
    end
  end
  connect $eq$simcells.v:2105$238_Y \E
  connect $auto$rtlil.cc:3135:Not$566 1'0
  connect $auto$rtlil.cc:3135:Not$574 1'1
  connect $auto$rtlil.cc:3270:Mux$568 $auto$rtlil.cc:3135:Not$566
end
attribute \src "simcells.v:2069.1-2080.10"
attribute \cells_not_processed 1
module \$_DFFSRE_PNNN_
  attribute \src "simcells.v:2070.10-2070.11"
  wire input 2 \S
  attribute \src "simcells.v:2070.13-2070.14"
  wire input 3 \R
  attribute \src "simcells.v:2071.12-2071.13"
  wire output 6 \Q
  attribute \src "simcells.v:2070.16-2070.17"
  wire input 4 \E
  attribute \src "simcells.v:2070.19-2070.20"
  wire input 5 \D
  attribute \src "simcells.v:2070.7-2070.8"
  wire input 1 \C
  attribute \src "simcells.v:2077.18-2077.24"
  wire $eq$simcells.v:2077$234_Y
  attribute \src "simcells.v:2075.11-2075.17"
  wire $eq$simcells.v:2075$233_Y
  attribute \src "simcells.v:2073.6-2073.12"
  wire $eq$simcells.v:2073$232_Y
  wire $auto$rtlil.cc:3270:Mux$593
  wire $auto$rtlil.cc:3270:Mux$589
  wire $auto$rtlil.cc:3270:Mux$585
  wire $auto$rtlil.cc:3270:Mux$581
  wire $auto$rtlil.cc:3135:Not$591
  wire $auto$rtlil.cc:3135:Not$587
  wire $auto$rtlil.cc:3135:Not$583
  wire $auto$rtlil.cc:3135:Not$579
  attribute \src "simcells.v:2072.1-2079.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:2072.1-2079.4"
  cell $dffsr $procdff$594
    parameter \WIDTH 1
    parameter \SET_POLARITY 1
    parameter \CLR_POLARITY 0
    parameter \CLK_POLARITY 1
    connect \SET $auto$rtlil.cc:3270:Mux$589
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLR \R
    connect \CLK \C
  end
  attribute \src "simcells.v:2077.18-2077.24"
  cell $not $eq$simcells.v:2077$234
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:2077$234_Y
    connect \A \E
  end
  attribute \src "simcells.v:2075.11-2075.17"
  cell $not $eq$simcells.v:2075$233
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:2075$233_Y
    connect \A \S
  end
  attribute \src "simcells.v:2073.6-2073.12"
  cell $not $eq$simcells.v:2073$232
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:2073$232_Y
    connect \A \R
  end
  cell $mux $auto$proc_dff.cc:78:gen_dffsr_complex$592
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$593
    connect \S \R
    connect \B 1'0
    connect \A 1'1
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$588
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$589
    connect \S \R
    connect \B $auto$rtlil.cc:3270:Mux$581
    connect \A 1'0
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$580
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$581
    connect \S \S
    connect \B 1'0
    connect \A 1'1
  end
  cell $not $auto$proc_dff.cc:69:gen_dffsr_complex$586
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$587
    connect \A \R
  end
  cell $not $auto$proc_dff.cc:69:gen_dffsr_complex$578
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$579
    connect \A \S
  end
  attribute \src "simcells.v:2072.1-2079.4"
  process $proc$simcells.v:2072$231
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:2077.14-2078.10"
    switch $eq$simcells.v:2077$234_Y
    attribute \src "simcells.v:2077.18-2077.24"
      case 1'1
        assign $0\Q[0:0] \D
    end
  end
  connect $auto$rtlil.cc:3135:Not$583 1'0
  connect $auto$rtlil.cc:3135:Not$591 1'1
  connect $auto$rtlil.cc:3270:Mux$585 $auto$rtlil.cc:3135:Not$583
end
attribute \src "simcells.v:2041.1-2052.10"
attribute \cells_not_processed 1
module \$_DFFSRE_NPPP_
  attribute \src "simcells.v:2042.10-2042.11"
  wire input 2 \S
  attribute \src "simcells.v:2042.13-2042.14"
  wire input 3 \R
  attribute \src "simcells.v:2043.12-2043.13"
  wire output 6 \Q
  attribute \src "simcells.v:2042.16-2042.17"
  wire input 4 \E
  attribute \src "simcells.v:2042.19-2042.20"
  wire input 5 \D
  attribute \src "simcells.v:2042.7-2042.8"
  wire input 1 \C
  attribute \src "simcells.v:2049.18-2049.24"
  wire $eq$simcells.v:2049$230_Y
  attribute \src "simcells.v:2047.11-2047.17"
  wire $eq$simcells.v:2047$229_Y
  attribute \src "simcells.v:2045.6-2045.12"
  wire $eq$simcells.v:2045$228_Y
  wire $auto$rtlil.cc:3270:Mux$606
  wire $auto$rtlil.cc:3270:Mux$602
  wire $auto$rtlil.cc:3270:Mux$600
  wire $auto$rtlil.cc:3270:Mux$596
  wire $auto$rtlil.cc:3135:Not$604
  wire $auto$rtlil.cc:3135:Not$598
  attribute \src "simcells.v:2044.1-2051.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:2044.1-2051.4"
  cell $dffsr $procdff$607
    parameter \WIDTH 1
    parameter \SET_POLARITY 1
    parameter \CLR_POLARITY 1
    parameter \CLK_POLARITY 0
    connect \SET $auto$rtlil.cc:3270:Mux$602
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLR $auto$rtlil.cc:3270:Mux$606
    connect \CLK \C
  end
  cell $mux $auto$proc_dff.cc:78:gen_dffsr_complex$605
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$606
    connect \S \R
    connect \B 1'1
    connect \A 1'0
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$601
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$602
    connect \S \R
    connect \B 1'0
    connect \A $auto$rtlil.cc:3270:Mux$596
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$595
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$596
    connect \S \S
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "simcells.v:2044.1-2051.4"
  process $proc$simcells.v:2044$227
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:2049.14-2050.10"
    switch $eq$simcells.v:2049$230_Y
    attribute \src "simcells.v:2049.18-2049.24"
      case 1'1
        assign $0\Q[0:0] \D
    end
  end
  connect $eq$simcells.v:2045$228_Y \R
  connect $eq$simcells.v:2047$229_Y \S
  connect $eq$simcells.v:2049$230_Y \E
  connect $auto$rtlil.cc:3135:Not$598 1'0
  connect $auto$rtlil.cc:3270:Mux$600 1'0
  connect $auto$rtlil.cc:3135:Not$604 1'1
end
attribute \src "simcells.v:2013.1-2024.10"
attribute \cells_not_processed 1
module \$_DFFSRE_NPPN_
  attribute \src "simcells.v:2014.10-2014.11"
  wire input 2 \S
  attribute \src "simcells.v:2014.13-2014.14"
  wire input 3 \R
  attribute \src "simcells.v:2015.12-2015.13"
  wire output 6 \Q
  attribute \src "simcells.v:2014.16-2014.17"
  wire input 4 \E
  attribute \src "simcells.v:2014.19-2014.20"
  wire input 5 \D
  attribute \src "simcells.v:2014.7-2014.8"
  wire input 1 \C
  attribute \src "simcells.v:2021.18-2021.24"
  wire $eq$simcells.v:2021$226_Y
  attribute \src "simcells.v:2019.11-2019.17"
  wire $eq$simcells.v:2019$225_Y
  attribute \src "simcells.v:2017.6-2017.12"
  wire $eq$simcells.v:2017$224_Y
  wire $auto$rtlil.cc:3270:Mux$619
  wire $auto$rtlil.cc:3270:Mux$615
  wire $auto$rtlil.cc:3270:Mux$613
  wire $auto$rtlil.cc:3270:Mux$609
  wire $auto$rtlil.cc:3135:Not$617
  wire $auto$rtlil.cc:3135:Not$611
  attribute \src "simcells.v:2016.1-2023.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:2016.1-2023.4"
  cell $dffsr $procdff$620
    parameter \WIDTH 1
    parameter \SET_POLARITY 1
    parameter \CLR_POLARITY 1
    parameter \CLK_POLARITY 0
    connect \SET $auto$rtlil.cc:3270:Mux$615
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLR $auto$rtlil.cc:3270:Mux$619
    connect \CLK \C
  end
  attribute \src "simcells.v:2021.18-2021.24"
  cell $not $eq$simcells.v:2021$226
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:2021$226_Y
    connect \A \E
  end
  cell $mux $auto$proc_dff.cc:78:gen_dffsr_complex$618
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$619
    connect \S \R
    connect \B 1'1
    connect \A 1'0
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$614
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$615
    connect \S \R
    connect \B 1'0
    connect \A $auto$rtlil.cc:3270:Mux$609
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$608
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$609
    connect \S \S
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "simcells.v:2016.1-2023.4"
  process $proc$simcells.v:2016$223
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:2021.14-2022.10"
    switch $eq$simcells.v:2021$226_Y
    attribute \src "simcells.v:2021.18-2021.24"
      case 1'1
        assign $0\Q[0:0] \D
    end
  end
  connect $eq$simcells.v:2017$224_Y \R
  connect $eq$simcells.v:2019$225_Y \S
  connect $auto$rtlil.cc:3135:Not$611 1'0
  connect $auto$rtlil.cc:3270:Mux$613 1'0
  connect $auto$rtlil.cc:3135:Not$617 1'1
end
attribute \src "simcells.v:1985.1-1996.10"
attribute \cells_not_processed 1
module \$_DFFSRE_NPNP_
  attribute \src "simcells.v:1986.10-1986.11"
  wire input 2 \S
  attribute \src "simcells.v:1986.13-1986.14"
  wire input 3 \R
  attribute \src "simcells.v:1987.12-1987.13"
  wire output 6 \Q
  attribute \src "simcells.v:1986.16-1986.17"
  wire input 4 \E
  attribute \src "simcells.v:1986.19-1986.20"
  wire input 5 \D
  attribute \src "simcells.v:1986.7-1986.8"
  wire input 1 \C
  attribute \src "simcells.v:1993.18-1993.24"
  wire $eq$simcells.v:1993$222_Y
  attribute \src "simcells.v:1991.11-1991.17"
  wire $eq$simcells.v:1991$221_Y
  attribute \src "simcells.v:1989.6-1989.12"
  wire $eq$simcells.v:1989$220_Y
  wire $auto$rtlil.cc:3270:Mux$634
  wire $auto$rtlil.cc:3270:Mux$630
  wire $auto$rtlil.cc:3270:Mux$626
  wire $auto$rtlil.cc:3270:Mux$622
  wire $auto$rtlil.cc:3135:Not$632
  wire $auto$rtlil.cc:3135:Not$628
  wire $auto$rtlil.cc:3135:Not$624
  attribute \src "simcells.v:1988.1-1995.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:1988.1-1995.4"
  cell $dffsr $procdff$635
    parameter \WIDTH 1
    parameter \SET_POLARITY 1
    parameter \CLR_POLARITY 0
    parameter \CLK_POLARITY 0
    connect \SET $auto$rtlil.cc:3270:Mux$630
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLR \R
    connect \CLK \C
  end
  attribute \src "simcells.v:1989.6-1989.12"
  cell $not $eq$simcells.v:1989$220
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:1989$220_Y
    connect \A \R
  end
  cell $mux $auto$proc_dff.cc:78:gen_dffsr_complex$633
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$634
    connect \S \R
    connect \B 1'0
    connect \A 1'1
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$629
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$630
    connect \S \R
    connect \B $auto$rtlil.cc:3270:Mux$622
    connect \A 1'0
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$621
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$622
    connect \S \S
    connect \B 1'1
    connect \A 1'0
  end
  cell $not $auto$proc_dff.cc:69:gen_dffsr_complex$627
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$628
    connect \A \R
  end
  attribute \src "simcells.v:1988.1-1995.4"
  process $proc$simcells.v:1988$219
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:1993.14-1994.10"
    switch $eq$simcells.v:1993$222_Y
    attribute \src "simcells.v:1993.18-1993.24"
      case 1'1
        assign $0\Q[0:0] \D
    end
  end
  connect $eq$simcells.v:1991$221_Y \S
  connect $eq$simcells.v:1993$222_Y \E
  connect $auto$rtlil.cc:3135:Not$624 1'0
  connect $auto$rtlil.cc:3270:Mux$626 1'0
  connect $auto$rtlil.cc:3135:Not$632 1'1
end
attribute \src "simcells.v:1957.1-1968.10"
attribute \cells_not_processed 1
module \$_DFFSRE_NPNN_
  attribute \src "simcells.v:1958.10-1958.11"
  wire input 2 \S
  attribute \src "simcells.v:1958.13-1958.14"
  wire input 3 \R
  attribute \src "simcells.v:1959.12-1959.13"
  wire output 6 \Q
  attribute \src "simcells.v:1958.16-1958.17"
  wire input 4 \E
  attribute \src "simcells.v:1958.19-1958.20"
  wire input 5 \D
  attribute \src "simcells.v:1958.7-1958.8"
  wire input 1 \C
  attribute \src "simcells.v:1965.18-1965.24"
  wire $eq$simcells.v:1965$218_Y
  attribute \src "simcells.v:1963.11-1963.17"
  wire $eq$simcells.v:1963$217_Y
  attribute \src "simcells.v:1961.6-1961.12"
  wire $eq$simcells.v:1961$216_Y
  wire $auto$rtlil.cc:3270:Mux$649
  wire $auto$rtlil.cc:3270:Mux$645
  wire $auto$rtlil.cc:3270:Mux$641
  wire $auto$rtlil.cc:3270:Mux$637
  wire $auto$rtlil.cc:3135:Not$647
  wire $auto$rtlil.cc:3135:Not$643
  wire $auto$rtlil.cc:3135:Not$639
  attribute \src "simcells.v:1960.1-1967.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:1960.1-1967.4"
  cell $dffsr $procdff$650
    parameter \WIDTH 1
    parameter \SET_POLARITY 1
    parameter \CLR_POLARITY 0
    parameter \CLK_POLARITY 0
    connect \SET $auto$rtlil.cc:3270:Mux$645
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLR \R
    connect \CLK \C
  end
  attribute \src "simcells.v:1965.18-1965.24"
  cell $not $eq$simcells.v:1965$218
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:1965$218_Y
    connect \A \E
  end
  attribute \src "simcells.v:1961.6-1961.12"
  cell $not $eq$simcells.v:1961$216
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:1961$216_Y
    connect \A \R
  end
  cell $mux $auto$proc_dff.cc:78:gen_dffsr_complex$648
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$649
    connect \S \R
    connect \B 1'0
    connect \A 1'1
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$644
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$645
    connect \S \R
    connect \B $auto$rtlil.cc:3270:Mux$637
    connect \A 1'0
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$636
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$637
    connect \S \S
    connect \B 1'1
    connect \A 1'0
  end
  cell $not $auto$proc_dff.cc:69:gen_dffsr_complex$642
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$643
    connect \A \R
  end
  attribute \src "simcells.v:1960.1-1967.4"
  process $proc$simcells.v:1960$215
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:1965.14-1966.10"
    switch $eq$simcells.v:1965$218_Y
    attribute \src "simcells.v:1965.18-1965.24"
      case 1'1
        assign $0\Q[0:0] \D
    end
  end
  connect $eq$simcells.v:1963$217_Y \S
  connect $auto$rtlil.cc:3135:Not$639 1'0
  connect $auto$rtlil.cc:3270:Mux$641 1'0
  connect $auto$rtlil.cc:3135:Not$647 1'1
end
attribute \src "simcells.v:1929.1-1940.10"
attribute \cells_not_processed 1
module \$_DFFSRE_NNPP_
  attribute \src "simcells.v:1930.10-1930.11"
  wire input 2 \S
  attribute \src "simcells.v:1930.13-1930.14"
  wire input 3 \R
  attribute \src "simcells.v:1931.12-1931.13"
  wire output 6 \Q
  attribute \src "simcells.v:1930.16-1930.17"
  wire input 4 \E
  attribute \src "simcells.v:1930.19-1930.20"
  wire input 5 \D
  attribute \src "simcells.v:1930.7-1930.8"
  wire input 1 \C
  attribute \src "simcells.v:1937.18-1937.24"
  wire $eq$simcells.v:1937$214_Y
  attribute \src "simcells.v:1935.11-1935.17"
  wire $eq$simcells.v:1935$213_Y
  attribute \src "simcells.v:1933.6-1933.12"
  wire $eq$simcells.v:1933$212_Y
  wire $auto$rtlil.cc:3270:Mux$664
  wire $auto$rtlil.cc:3270:Mux$660
  wire $auto$rtlil.cc:3270:Mux$658
  wire $auto$rtlil.cc:3270:Mux$654
  wire $auto$rtlil.cc:3135:Not$662
  wire $auto$rtlil.cc:3135:Not$656
  wire $auto$rtlil.cc:3135:Not$652
  attribute \src "simcells.v:1932.1-1939.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:1932.1-1939.4"
  cell $dffsr $procdff$665
    parameter \WIDTH 1
    parameter \SET_POLARITY 1
    parameter \CLR_POLARITY 1
    parameter \CLK_POLARITY 0
    connect \SET $auto$rtlil.cc:3270:Mux$660
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLR $auto$rtlil.cc:3270:Mux$664
    connect \CLK \C
  end
  attribute \src "simcells.v:1935.11-1935.17"
  cell $not $eq$simcells.v:1935$213
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:1935$213_Y
    connect \A \S
  end
  cell $mux $auto$proc_dff.cc:78:gen_dffsr_complex$663
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$664
    connect \S \R
    connect \B 1'1
    connect \A 1'0
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$659
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$660
    connect \S \R
    connect \B 1'0
    connect \A $auto$rtlil.cc:3270:Mux$654
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$653
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$654
    connect \S \S
    connect \B 1'0
    connect \A 1'1
  end
  cell $not $auto$proc_dff.cc:69:gen_dffsr_complex$651
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$652
    connect \A \S
  end
  attribute \src "simcells.v:1932.1-1939.4"
  process $proc$simcells.v:1932$211
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:1937.14-1938.10"
    switch $eq$simcells.v:1937$214_Y
    attribute \src "simcells.v:1937.18-1937.24"
      case 1'1
        assign $0\Q[0:0] \D
    end
  end
  connect $eq$simcells.v:1933$212_Y \R
  connect $eq$simcells.v:1937$214_Y \E
  connect $auto$rtlil.cc:3135:Not$656 1'0
  connect $auto$rtlil.cc:3135:Not$662 1'1
  connect $auto$rtlil.cc:3270:Mux$658 $auto$rtlil.cc:3135:Not$656
end
attribute \src "simcells.v:1901.1-1912.10"
attribute \cells_not_processed 1
module \$_DFFSRE_NNPN_
  attribute \src "simcells.v:1902.10-1902.11"
  wire input 2 \S
  attribute \src "simcells.v:1902.13-1902.14"
  wire input 3 \R
  attribute \src "simcells.v:1903.12-1903.13"
  wire output 6 \Q
  attribute \src "simcells.v:1902.16-1902.17"
  wire input 4 \E
  attribute \src "simcells.v:1902.19-1902.20"
  wire input 5 \D
  attribute \src "simcells.v:1902.7-1902.8"
  wire input 1 \C
  attribute \src "simcells.v:1909.18-1909.24"
  wire $eq$simcells.v:1909$210_Y
  attribute \src "simcells.v:1907.11-1907.17"
  wire $eq$simcells.v:1907$209_Y
  attribute \src "simcells.v:1905.6-1905.12"
  wire $eq$simcells.v:1905$208_Y
  wire $auto$rtlil.cc:3270:Mux$679
  wire $auto$rtlil.cc:3270:Mux$675
  wire $auto$rtlil.cc:3270:Mux$673
  wire $auto$rtlil.cc:3270:Mux$669
  wire $auto$rtlil.cc:3135:Not$677
  wire $auto$rtlil.cc:3135:Not$671
  wire $auto$rtlil.cc:3135:Not$667
  attribute \src "simcells.v:1904.1-1911.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:1904.1-1911.4"
  cell $dffsr $procdff$680
    parameter \WIDTH 1
    parameter \SET_POLARITY 1
    parameter \CLR_POLARITY 1
    parameter \CLK_POLARITY 0
    connect \SET $auto$rtlil.cc:3270:Mux$675
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLR $auto$rtlil.cc:3270:Mux$679
    connect \CLK \C
  end
  attribute \src "simcells.v:1909.18-1909.24"
  cell $not $eq$simcells.v:1909$210
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:1909$210_Y
    connect \A \E
  end
  attribute \src "simcells.v:1907.11-1907.17"
  cell $not $eq$simcells.v:1907$209
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:1907$209_Y
    connect \A \S
  end
  cell $mux $auto$proc_dff.cc:78:gen_dffsr_complex$678
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$679
    connect \S \R
    connect \B 1'1
    connect \A 1'0
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$674
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$675
    connect \S \R
    connect \B 1'0
    connect \A $auto$rtlil.cc:3270:Mux$669
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$668
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$669
    connect \S \S
    connect \B 1'0
    connect \A 1'1
  end
  cell $not $auto$proc_dff.cc:69:gen_dffsr_complex$666
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$667
    connect \A \S
  end
  attribute \src "simcells.v:1904.1-1911.4"
  process $proc$simcells.v:1904$207
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:1909.14-1910.10"
    switch $eq$simcells.v:1909$210_Y
    attribute \src "simcells.v:1909.18-1909.24"
      case 1'1
        assign $0\Q[0:0] \D
    end
  end
  connect $eq$simcells.v:1905$208_Y \R
  connect $auto$rtlil.cc:3135:Not$671 1'0
  connect $auto$rtlil.cc:3135:Not$677 1'1
  connect $auto$rtlil.cc:3270:Mux$673 $auto$rtlil.cc:3135:Not$671
end
attribute \src "simcells.v:1873.1-1884.10"
attribute \cells_not_processed 1
module \$_DFFSRE_NNNP_
  attribute \src "simcells.v:1874.10-1874.11"
  wire input 2 \S
  attribute \src "simcells.v:1874.13-1874.14"
  wire input 3 \R
  attribute \src "simcells.v:1875.12-1875.13"
  wire output 6 \Q
  attribute \src "simcells.v:1874.16-1874.17"
  wire input 4 \E
  attribute \src "simcells.v:1874.19-1874.20"
  wire input 5 \D
  attribute \src "simcells.v:1874.7-1874.8"
  wire input 1 \C
  attribute \src "simcells.v:1881.18-1881.24"
  wire $eq$simcells.v:1881$206_Y
  attribute \src "simcells.v:1879.11-1879.17"
  wire $eq$simcells.v:1879$205_Y
  attribute \src "simcells.v:1877.6-1877.12"
  wire $eq$simcells.v:1877$204_Y
  wire $auto$rtlil.cc:3270:Mux$696
  wire $auto$rtlil.cc:3270:Mux$692
  wire $auto$rtlil.cc:3270:Mux$688
  wire $auto$rtlil.cc:3270:Mux$684
  wire $auto$rtlil.cc:3135:Not$694
  wire $auto$rtlil.cc:3135:Not$690
  wire $auto$rtlil.cc:3135:Not$686
  wire $auto$rtlil.cc:3135:Not$682
  attribute \src "simcells.v:1876.1-1883.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:1876.1-1883.4"
  cell $dffsr $procdff$697
    parameter \WIDTH 1
    parameter \SET_POLARITY 1
    parameter \CLR_POLARITY 0
    parameter \CLK_POLARITY 0
    connect \SET $auto$rtlil.cc:3270:Mux$692
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLR \R
    connect \CLK \C
  end
  attribute \src "simcells.v:1879.11-1879.17"
  cell $not $eq$simcells.v:1879$205
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:1879$205_Y
    connect \A \S
  end
  attribute \src "simcells.v:1877.6-1877.12"
  cell $not $eq$simcells.v:1877$204
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:1877$204_Y
    connect \A \R
  end
  cell $mux $auto$proc_dff.cc:78:gen_dffsr_complex$695
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$696
    connect \S \R
    connect \B 1'0
    connect \A 1'1
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$691
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$692
    connect \S \R
    connect \B $auto$rtlil.cc:3270:Mux$684
    connect \A 1'0
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$683
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$684
    connect \S \S
    connect \B 1'0
    connect \A 1'1
  end
  cell $not $auto$proc_dff.cc:69:gen_dffsr_complex$689
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$690
    connect \A \R
  end
  cell $not $auto$proc_dff.cc:69:gen_dffsr_complex$681
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$682
    connect \A \S
  end
  attribute \src "simcells.v:1876.1-1883.4"
  process $proc$simcells.v:1876$203
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:1881.14-1882.10"
    switch $eq$simcells.v:1881$206_Y
    attribute \src "simcells.v:1881.18-1881.24"
      case 1'1
        assign $0\Q[0:0] \D
    end
  end
  connect $eq$simcells.v:1881$206_Y \E
  connect $auto$rtlil.cc:3135:Not$686 1'0
  connect $auto$rtlil.cc:3135:Not$694 1'1
  connect $auto$rtlil.cc:3270:Mux$688 $auto$rtlil.cc:3135:Not$686
end
attribute \src "simcells.v:1845.1-1856.10"
attribute \cells_not_processed 1
module \$_DFFSRE_NNNN_
  attribute \src "simcells.v:1846.10-1846.11"
  wire input 2 \S
  attribute \src "simcells.v:1846.13-1846.14"
  wire input 3 \R
  attribute \src "simcells.v:1847.12-1847.13"
  wire output 6 \Q
  attribute \src "simcells.v:1846.16-1846.17"
  wire input 4 \E
  attribute \src "simcells.v:1846.19-1846.20"
  wire input 5 \D
  attribute \src "simcells.v:1846.7-1846.8"
  wire input 1 \C
  attribute \src "simcells.v:1853.18-1853.24"
  wire $eq$simcells.v:1853$202_Y
  attribute \src "simcells.v:1851.11-1851.17"
  wire $eq$simcells.v:1851$201_Y
  attribute \src "simcells.v:1849.6-1849.12"
  wire $eq$simcells.v:1849$200_Y
  wire $auto$rtlil.cc:3270:Mux$713
  wire $auto$rtlil.cc:3270:Mux$709
  wire $auto$rtlil.cc:3270:Mux$705
  wire $auto$rtlil.cc:3270:Mux$701
  wire $auto$rtlil.cc:3135:Not$711
  wire $auto$rtlil.cc:3135:Not$707
  wire $auto$rtlil.cc:3135:Not$703
  wire $auto$rtlil.cc:3135:Not$699
  attribute \src "simcells.v:1848.1-1855.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:1848.1-1855.4"
  cell $dffsr $procdff$714
    parameter \WIDTH 1
    parameter \SET_POLARITY 1
    parameter \CLR_POLARITY 0
    parameter \CLK_POLARITY 0
    connect \SET $auto$rtlil.cc:3270:Mux$709
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLR \R
    connect \CLK \C
  end
  attribute \src "simcells.v:1853.18-1853.24"
  cell $not $eq$simcells.v:1853$202
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:1853$202_Y
    connect \A \E
  end
  attribute \src "simcells.v:1851.11-1851.17"
  cell $not $eq$simcells.v:1851$201
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:1851$201_Y
    connect \A \S
  end
  attribute \src "simcells.v:1849.6-1849.12"
  cell $not $eq$simcells.v:1849$200
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:1849$200_Y
    connect \A \R
  end
  cell $mux $auto$proc_dff.cc:78:gen_dffsr_complex$712
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$713
    connect \S \R
    connect \B 1'0
    connect \A 1'1
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$708
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$709
    connect \S \R
    connect \B $auto$rtlil.cc:3270:Mux$701
    connect \A 1'0
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$700
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$701
    connect \S \S
    connect \B 1'0
    connect \A 1'1
  end
  cell $not $auto$proc_dff.cc:69:gen_dffsr_complex$706
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$707
    connect \A \R
  end
  cell $not $auto$proc_dff.cc:69:gen_dffsr_complex$698
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$699
    connect \A \S
  end
  attribute \src "simcells.v:1848.1-1855.4"
  process $proc$simcells.v:1848$199
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:1853.14-1854.10"
    switch $eq$simcells.v:1853$202_Y
    attribute \src "simcells.v:1853.18-1853.24"
      case 1'1
        assign $0\Q[0:0] \D
    end
  end
  connect $auto$rtlil.cc:3135:Not$703 1'0
  connect $auto$rtlil.cc:3135:Not$711 1'1
  connect $auto$rtlil.cc:3270:Mux$705 $auto$rtlil.cc:3135:Not$703
end
attribute \src "simcells.v:710.1-716.10"
attribute \cells_not_processed 1
module \$_DFFE_PP_
  attribute \src "simcells.v:712.12-712.13"
  wire output 4 \Q
  attribute \src "simcells.v:711.13-711.14"
  wire input 3 \E
  attribute \src "simcells.v:711.7-711.8"
  wire input 1 \D
  attribute \src "simcells.v:711.10-711.11"
  wire input 2 \C
  attribute \src "simcells.v:713.1-715.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:713.1-715.4"
  cell $dff $procdff$979
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
  end
  attribute \src "simcells.v:713.1-715.4"
  process $proc$simcells.v:713$78
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:714.2-714.16"
    switch \E
    attribute \src "simcells.v:714.6-714.7"
      case 1'1
        assign $0\Q[0:0] \D
    end
  end
end
attribute \src "simcells.v:1299.1-1308.10"
attribute \cells_not_processed 1
module \$_DFFE_PP1P_
  attribute \src "simcells.v:1300.13-1300.14"
  wire input 3 \R
  attribute \src "simcells.v:1301.12-1301.13"
  wire output 5 \Q
  attribute \src "simcells.v:1300.16-1300.17"
  wire input 4 \E
  attribute \src "simcells.v:1300.7-1300.8"
  wire input 1 \D
  attribute \src "simcells.v:1300.10-1300.11"
  wire input 2 \C
  attribute \src "simcells.v:1305.11-1305.17"
  wire $eq$simcells.v:1305$142_Y
  attribute \src "simcells.v:1303.6-1303.12"
  wire $eq$simcells.v:1303$141_Y
  wire $auto$rtlil.cc:3139:ReduceOr$884
  attribute \src "simcells.v:1302.1-1307.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:1302.1-1307.4"
  cell $adff $procdff$885
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 1'1
    parameter \ARST_POLARITY 1'1
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
    connect \ARST $auto$rtlil.cc:3139:ReduceOr$884
  end
  attribute \src "simcells.v:1302.1-1307.4"
  process $proc$simcells.v:1302$140
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:1305.7-1306.10"
    switch $eq$simcells.v:1305$142_Y
    attribute \src "simcells.v:1305.11-1305.17"
      case 1'1
        assign $0\Q[0:0] \D
    end
  end
  connect $eq$simcells.v:1303$141_Y \R
  connect $eq$simcells.v:1305$142_Y \E
  connect $auto$rtlil.cc:3139:ReduceOr$884 \R
end
attribute \src "simcells.v:1274.1-1283.10"
attribute \cells_not_processed 1
module \$_DFFE_PP1N_
  attribute \src "simcells.v:1275.13-1275.14"
  wire input 3 \R
  attribute \src "simcells.v:1276.12-1276.13"
  wire output 5 \Q
  attribute \src "simcells.v:1275.16-1275.17"
  wire input 4 \E
  attribute \src "simcells.v:1275.7-1275.8"
  wire input 1 \D
  attribute \src "simcells.v:1275.10-1275.11"
  wire input 2 \C
  attribute \src "simcells.v:1280.11-1280.17"
  wire $eq$simcells.v:1280$139_Y
  attribute \src "simcells.v:1278.6-1278.12"
  wire $eq$simcells.v:1278$138_Y
  wire $auto$rtlil.cc:3139:ReduceOr$887
  attribute \src "simcells.v:1277.1-1282.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:1277.1-1282.4"
  cell $adff $procdff$888
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 1'1
    parameter \ARST_POLARITY 1'1
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
    connect \ARST $auto$rtlil.cc:3139:ReduceOr$887
  end
  attribute \src "simcells.v:1280.11-1280.17"
  cell $not $eq$simcells.v:1280$139
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:1280$139_Y
    connect \A \E
  end
  attribute \src "simcells.v:1277.1-1282.4"
  process $proc$simcells.v:1277$137
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:1280.7-1281.10"
    switch $eq$simcells.v:1280$139_Y
    attribute \src "simcells.v:1280.11-1280.17"
      case 1'1
        assign $0\Q[0:0] \D
    end
  end
  connect $eq$simcells.v:1278$138_Y \R
  connect $auto$rtlil.cc:3139:ReduceOr$887 \R
end
attribute \src "simcells.v:1249.1-1258.10"
attribute \cells_not_processed 1
module \$_DFFE_PP0P_
  attribute \src "simcells.v:1250.13-1250.14"
  wire input 3 \R
  attribute \src "simcells.v:1251.12-1251.13"
  wire output 5 \Q
  attribute \src "simcells.v:1250.16-1250.17"
  wire input 4 \E
  attribute \src "simcells.v:1250.7-1250.8"
  wire input 1 \D
  attribute \src "simcells.v:1250.10-1250.11"
  wire input 2 \C
  attribute \src "simcells.v:1255.11-1255.17"
  wire $eq$simcells.v:1255$136_Y
  attribute \src "simcells.v:1253.6-1253.12"
  wire $eq$simcells.v:1253$135_Y
  wire $auto$rtlil.cc:3139:ReduceOr$890
  attribute \src "simcells.v:1252.1-1257.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:1252.1-1257.4"
  cell $adff $procdff$891
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 1'0
    parameter \ARST_POLARITY 1'1
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
    connect \ARST $auto$rtlil.cc:3139:ReduceOr$890
  end
  attribute \src "simcells.v:1252.1-1257.4"
  process $proc$simcells.v:1252$134
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:1255.7-1256.10"
    switch $eq$simcells.v:1255$136_Y
    attribute \src "simcells.v:1255.11-1255.17"
      case 1'1
        assign $0\Q[0:0] \D
    end
  end
  connect $eq$simcells.v:1253$135_Y \R
  connect $eq$simcells.v:1255$136_Y \E
  connect $auto$rtlil.cc:3139:ReduceOr$890 \R
end
attribute \src "simcells.v:1224.1-1233.10"
attribute \cells_not_processed 1
module \$_DFFE_PP0N_
  attribute \src "simcells.v:1225.13-1225.14"
  wire input 3 \R
  attribute \src "simcells.v:1226.12-1226.13"
  wire output 5 \Q
  attribute \src "simcells.v:1225.16-1225.17"
  wire input 4 \E
  attribute \src "simcells.v:1225.7-1225.8"
  wire input 1 \D
  attribute \src "simcells.v:1225.10-1225.11"
  wire input 2 \C
  attribute \src "simcells.v:1230.11-1230.17"
  wire $eq$simcells.v:1230$133_Y
  attribute \src "simcells.v:1228.6-1228.12"
  wire $eq$simcells.v:1228$132_Y
  wire $auto$rtlil.cc:3139:ReduceOr$893
  attribute \src "simcells.v:1227.1-1232.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:1227.1-1232.4"
  cell $adff $procdff$894
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 1'0
    parameter \ARST_POLARITY 1'1
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
    connect \ARST $auto$rtlil.cc:3139:ReduceOr$893
  end
  attribute \src "simcells.v:1230.11-1230.17"
  cell $not $eq$simcells.v:1230$133
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:1230$133_Y
    connect \A \E
  end
  attribute \src "simcells.v:1227.1-1232.4"
  process $proc$simcells.v:1227$131
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:1230.7-1231.10"
    switch $eq$simcells.v:1230$133_Y
    attribute \src "simcells.v:1230.11-1230.17"
      case 1'1
        assign $0\Q[0:0] \D
    end
  end
  connect $eq$simcells.v:1228$132_Y \R
  connect $auto$rtlil.cc:3139:ReduceOr$893 \R
end
attribute \src "simcells.v:690.1-696.10"
attribute \cells_not_processed 1
module \$_DFFE_PN_
  attribute \src "simcells.v:692.12-692.13"
  wire output 4 \Q
  attribute \src "simcells.v:691.13-691.14"
  wire input 3 \E
  attribute \src "simcells.v:691.7-691.8"
  wire input 1 \D
  attribute \src "simcells.v:691.10-691.11"
  wire input 2 \C
  attribute \src "simcells.v:694.6-694.8"
  wire $logic_not$simcells.v:694$77_Y
  attribute \src "simcells.v:693.1-695.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:693.1-695.4"
  cell $dff $procdff$980
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
  end
  attribute \src "simcells.v:694.6-694.8"
  cell $logic_not $logic_not$simcells.v:694$77
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$simcells.v:694$77_Y
    connect \A \E
  end
  attribute \src "simcells.v:693.1-695.4"
  process $proc$simcells.v:693$76
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:694.2-694.17"
    switch $logic_not$simcells.v:694$77_Y
    attribute \src "simcells.v:694.6-694.8"
      case 1'1
        assign $0\Q[0:0] \D
    end
  end
end
attribute \src "simcells.v:1199.1-1208.10"
attribute \cells_not_processed 1
module \$_DFFE_PN1P_
  attribute \src "simcells.v:1200.13-1200.14"
  wire input 3 \R
  attribute \src "simcells.v:1201.12-1201.13"
  wire output 5 \Q
  attribute \src "simcells.v:1200.16-1200.17"
  wire input 4 \E
  attribute \src "simcells.v:1200.7-1200.8"
  wire input 1 \D
  attribute \src "simcells.v:1200.10-1200.11"
  wire input 2 \C
  attribute \src "simcells.v:1205.11-1205.17"
  wire $eq$simcells.v:1205$130_Y
  attribute \src "simcells.v:1203.6-1203.12"
  wire $eq$simcells.v:1203$129_Y
  wire $auto$rtlil.cc:3139:ReduceOr$898
  wire $auto$rtlil.cc:3135:Not$896
  attribute \src "simcells.v:1202.1-1207.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:1202.1-1207.4"
  cell $adff $procdff$899
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 1'1
    parameter \ARST_POLARITY 0
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
    connect \ARST \R
  end
  attribute \src "simcells.v:1203.6-1203.12"
  cell $not $eq$simcells.v:1203$129
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:1203$129_Y
    connect \A \R
  end
  cell $not $auto$proc_dff.cc:220:proc_dff$895
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$896
    connect \A \R
  end
  attribute \src "simcells.v:1202.1-1207.4"
  process $proc$simcells.v:1202$128
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:1205.7-1206.10"
    switch $eq$simcells.v:1205$130_Y
    attribute \src "simcells.v:1205.11-1205.17"
      case 1'1
        assign $0\Q[0:0] \D
    end
  end
  connect $eq$simcells.v:1205$130_Y \E
  connect $auto$rtlil.cc:3139:ReduceOr$898 $auto$rtlil.cc:3135:Not$896
end
attribute \src "simcells.v:1174.1-1183.10"
attribute \cells_not_processed 1
module \$_DFFE_PN1N_
  attribute \src "simcells.v:1175.13-1175.14"
  wire input 3 \R
  attribute \src "simcells.v:1176.12-1176.13"
  wire output 5 \Q
  attribute \src "simcells.v:1175.16-1175.17"
  wire input 4 \E
  attribute \src "simcells.v:1175.7-1175.8"
  wire input 1 \D
  attribute \src "simcells.v:1175.10-1175.11"
  wire input 2 \C
  attribute \src "simcells.v:1180.11-1180.17"
  wire $eq$simcells.v:1180$127_Y
  attribute \src "simcells.v:1178.6-1178.12"
  wire $eq$simcells.v:1178$126_Y
  wire $auto$rtlil.cc:3139:ReduceOr$903
  wire $auto$rtlil.cc:3135:Not$901
  attribute \src "simcells.v:1177.1-1182.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:1177.1-1182.4"
  cell $adff $procdff$904
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 1'1
    parameter \ARST_POLARITY 0
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
    connect \ARST \R
  end
  attribute \src "simcells.v:1180.11-1180.17"
  cell $not $eq$simcells.v:1180$127
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:1180$127_Y
    connect \A \E
  end
  attribute \src "simcells.v:1178.6-1178.12"
  cell $not $eq$simcells.v:1178$126
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:1178$126_Y
    connect \A \R
  end
  cell $not $auto$proc_dff.cc:220:proc_dff$900
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$901
    connect \A \R
  end
  attribute \src "simcells.v:1177.1-1182.4"
  process $proc$simcells.v:1177$125
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:1180.7-1181.10"
    switch $eq$simcells.v:1180$127_Y
    attribute \src "simcells.v:1180.11-1180.17"
      case 1'1
        assign $0\Q[0:0] \D
    end
  end
  connect $auto$rtlil.cc:3139:ReduceOr$903 $auto$rtlil.cc:3135:Not$901
end
attribute \src "simcells.v:1149.1-1158.10"
attribute \cells_not_processed 1
module \$_DFFE_PN0P_
  attribute \src "simcells.v:1150.13-1150.14"
  wire input 3 \R
  attribute \src "simcells.v:1151.12-1151.13"
  wire output 5 \Q
  attribute \src "simcells.v:1150.16-1150.17"
  wire input 4 \E
  attribute \src "simcells.v:1150.7-1150.8"
  wire input 1 \D
  attribute \src "simcells.v:1150.10-1150.11"
  wire input 2 \C
  attribute \src "simcells.v:1155.11-1155.17"
  wire $eq$simcells.v:1155$124_Y
  attribute \src "simcells.v:1153.6-1153.12"
  wire $eq$simcells.v:1153$123_Y
  wire $auto$rtlil.cc:3139:ReduceOr$908
  wire $auto$rtlil.cc:3135:Not$906
  attribute \src "simcells.v:1152.1-1157.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:1152.1-1157.4"
  cell $adff $procdff$909
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 1'0
    parameter \ARST_POLARITY 0
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
    connect \ARST \R
  end
  attribute \src "simcells.v:1153.6-1153.12"
  cell $not $eq$simcells.v:1153$123
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:1153$123_Y
    connect \A \R
  end
  cell $not $auto$proc_dff.cc:220:proc_dff$905
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$906
    connect \A \R
  end
  attribute \src "simcells.v:1152.1-1157.4"
  process $proc$simcells.v:1152$122
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:1155.7-1156.10"
    switch $eq$simcells.v:1155$124_Y
    attribute \src "simcells.v:1155.11-1155.17"
      case 1'1
        assign $0\Q[0:0] \D
    end
  end
  connect $eq$simcells.v:1155$124_Y \E
  connect $auto$rtlil.cc:3139:ReduceOr$908 $auto$rtlil.cc:3135:Not$906
end
attribute \src "simcells.v:1124.1-1133.10"
attribute \cells_not_processed 1
module \$_DFFE_PN0N_
  attribute \src "simcells.v:1125.13-1125.14"
  wire input 3 \R
  attribute \src "simcells.v:1126.12-1126.13"
  wire output 5 \Q
  attribute \src "simcells.v:1125.16-1125.17"
  wire input 4 \E
  attribute \src "simcells.v:1125.7-1125.8"
  wire input 1 \D
  attribute \src "simcells.v:1125.10-1125.11"
  wire input 2 \C
  attribute \src "simcells.v:1130.11-1130.17"
  wire $eq$simcells.v:1130$121_Y
  attribute \src "simcells.v:1128.6-1128.12"
  wire $eq$simcells.v:1128$120_Y
  wire $auto$rtlil.cc:3139:ReduceOr$913
  wire $auto$rtlil.cc:3135:Not$911
  attribute \src "simcells.v:1127.1-1132.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:1127.1-1132.4"
  cell $adff $procdff$914
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 1'0
    parameter \ARST_POLARITY 0
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
    connect \ARST \R
  end
  attribute \src "simcells.v:1130.11-1130.17"
  cell $not $eq$simcells.v:1130$121
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:1130$121_Y
    connect \A \E
  end
  attribute \src "simcells.v:1128.6-1128.12"
  cell $not $eq$simcells.v:1128$120
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:1128$120_Y
    connect \A \R
  end
  cell $not $auto$proc_dff.cc:220:proc_dff$910
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$911
    connect \A \R
  end
  attribute \src "simcells.v:1127.1-1132.4"
  process $proc$simcells.v:1127$119
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:1130.7-1131.10"
    switch $eq$simcells.v:1130$121_Y
    attribute \src "simcells.v:1130.11-1130.17"
      case 1'1
        assign $0\Q[0:0] \D
    end
  end
  connect $auto$rtlil.cc:3139:ReduceOr$913 $auto$rtlil.cc:3135:Not$911
end
attribute \src "simcells.v:670.1-676.10"
attribute \cells_not_processed 1
module \$_DFFE_NP_
  attribute \src "simcells.v:672.12-672.13"
  wire output 4 \Q
  attribute \src "simcells.v:671.13-671.14"
  wire input 3 \E
  attribute \src "simcells.v:671.7-671.8"
  wire input 1 \D
  attribute \src "simcells.v:671.10-671.11"
  wire input 2 \C
  attribute \src "simcells.v:673.1-675.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:673.1-675.4"
  cell $dff $procdff$981
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'0
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
  end
  attribute \src "simcells.v:673.1-675.4"
  process $proc$simcells.v:673$75
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:674.2-674.16"
    switch \E
    attribute \src "simcells.v:674.6-674.7"
      case 1'1
        assign $0\Q[0:0] \D
    end
  end
end
attribute \src "simcells.v:1099.1-1108.10"
attribute \cells_not_processed 1
module \$_DFFE_NP1P_
  attribute \src "simcells.v:1100.13-1100.14"
  wire input 3 \R
  attribute \src "simcells.v:1101.12-1101.13"
  wire output 5 \Q
  attribute \src "simcells.v:1100.16-1100.17"
  wire input 4 \E
  attribute \src "simcells.v:1100.7-1100.8"
  wire input 1 \D
  attribute \src "simcells.v:1100.10-1100.11"
  wire input 2 \C
  attribute \src "simcells.v:1105.11-1105.17"
  wire $eq$simcells.v:1105$118_Y
  attribute \src "simcells.v:1103.6-1103.12"
  wire $eq$simcells.v:1103$117_Y
  wire $auto$rtlil.cc:3139:ReduceOr$916
  attribute \src "simcells.v:1102.1-1107.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:1102.1-1107.4"
  cell $adff $procdff$917
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'0
    parameter \ARST_VALUE 1'1
    parameter \ARST_POLARITY 1'1
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
    connect \ARST $auto$rtlil.cc:3139:ReduceOr$916
  end
  attribute \src "simcells.v:1102.1-1107.4"
  process $proc$simcells.v:1102$116
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:1105.7-1106.10"
    switch $eq$simcells.v:1105$118_Y
    attribute \src "simcells.v:1105.11-1105.17"
      case 1'1
        assign $0\Q[0:0] \D
    end
  end
  connect $eq$simcells.v:1103$117_Y \R
  connect $eq$simcells.v:1105$118_Y \E
  connect $auto$rtlil.cc:3139:ReduceOr$916 \R
end
attribute \src "simcells.v:1074.1-1083.10"
attribute \cells_not_processed 1
module \$_DFFE_NP1N_
  attribute \src "simcells.v:1075.13-1075.14"
  wire input 3 \R
  attribute \src "simcells.v:1076.12-1076.13"
  wire output 5 \Q
  attribute \src "simcells.v:1075.16-1075.17"
  wire input 4 \E
  attribute \src "simcells.v:1075.7-1075.8"
  wire input 1 \D
  attribute \src "simcells.v:1075.10-1075.11"
  wire input 2 \C
  attribute \src "simcells.v:1080.11-1080.17"
  wire $eq$simcells.v:1080$115_Y
  attribute \src "simcells.v:1078.6-1078.12"
  wire $eq$simcells.v:1078$114_Y
  wire $auto$rtlil.cc:3139:ReduceOr$919
  attribute \src "simcells.v:1077.1-1082.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:1077.1-1082.4"
  cell $adff $procdff$920
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'0
    parameter \ARST_VALUE 1'1
    parameter \ARST_POLARITY 1'1
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
    connect \ARST $auto$rtlil.cc:3139:ReduceOr$919
  end
  attribute \src "simcells.v:1080.11-1080.17"
  cell $not $eq$simcells.v:1080$115
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:1080$115_Y
    connect \A \E
  end
  attribute \src "simcells.v:1077.1-1082.4"
  process $proc$simcells.v:1077$113
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:1080.7-1081.10"
    switch $eq$simcells.v:1080$115_Y
    attribute \src "simcells.v:1080.11-1080.17"
      case 1'1
        assign $0\Q[0:0] \D
    end
  end
  connect $eq$simcells.v:1078$114_Y \R
  connect $auto$rtlil.cc:3139:ReduceOr$919 \R
end
attribute \src "simcells.v:1049.1-1058.10"
attribute \cells_not_processed 1
module \$_DFFE_NP0P_
  attribute \src "simcells.v:1050.13-1050.14"
  wire input 3 \R
  attribute \src "simcells.v:1051.12-1051.13"
  wire output 5 \Q
  attribute \src "simcells.v:1050.16-1050.17"
  wire input 4 \E
  attribute \src "simcells.v:1050.7-1050.8"
  wire input 1 \D
  attribute \src "simcells.v:1050.10-1050.11"
  wire input 2 \C
  attribute \src "simcells.v:1055.11-1055.17"
  wire $eq$simcells.v:1055$112_Y
  attribute \src "simcells.v:1053.6-1053.12"
  wire $eq$simcells.v:1053$111_Y
  wire $auto$rtlil.cc:3139:ReduceOr$922
  attribute \src "simcells.v:1052.1-1057.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:1052.1-1057.4"
  cell $adff $procdff$923
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'0
    parameter \ARST_VALUE 1'0
    parameter \ARST_POLARITY 1'1
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
    connect \ARST $auto$rtlil.cc:3139:ReduceOr$922
  end
  attribute \src "simcells.v:1052.1-1057.4"
  process $proc$simcells.v:1052$110
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:1055.7-1056.10"
    switch $eq$simcells.v:1055$112_Y
    attribute \src "simcells.v:1055.11-1055.17"
      case 1'1
        assign $0\Q[0:0] \D
    end
  end
  connect $eq$simcells.v:1053$111_Y \R
  connect $eq$simcells.v:1055$112_Y \E
  connect $auto$rtlil.cc:3139:ReduceOr$922 \R
end
attribute \src "simcells.v:1024.1-1033.10"
attribute \cells_not_processed 1
module \$_DFFE_NP0N_
  attribute \src "simcells.v:1025.13-1025.14"
  wire input 3 \R
  attribute \src "simcells.v:1026.12-1026.13"
  wire output 5 \Q
  attribute \src "simcells.v:1025.16-1025.17"
  wire input 4 \E
  attribute \src "simcells.v:1025.7-1025.8"
  wire input 1 \D
  attribute \src "simcells.v:1025.10-1025.11"
  wire input 2 \C
  attribute \src "simcells.v:1030.11-1030.17"
  wire $eq$simcells.v:1030$109_Y
  attribute \src "simcells.v:1028.6-1028.12"
  wire $eq$simcells.v:1028$108_Y
  wire $auto$rtlil.cc:3139:ReduceOr$925
  attribute \src "simcells.v:1027.1-1032.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:1027.1-1032.4"
  cell $adff $procdff$926
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'0
    parameter \ARST_VALUE 1'0
    parameter \ARST_POLARITY 1'1
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
    connect \ARST $auto$rtlil.cc:3139:ReduceOr$925
  end
  attribute \src "simcells.v:1030.11-1030.17"
  cell $not $eq$simcells.v:1030$109
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:1030$109_Y
    connect \A \E
  end
  attribute \src "simcells.v:1027.1-1032.4"
  process $proc$simcells.v:1027$107
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:1030.7-1031.10"
    switch $eq$simcells.v:1030$109_Y
    attribute \src "simcells.v:1030.11-1030.17"
      case 1'1
        assign $0\Q[0:0] \D
    end
  end
  connect $eq$simcells.v:1028$108_Y \R
  connect $auto$rtlil.cc:3139:ReduceOr$925 \R
end
attribute \src "simcells.v:650.1-656.10"
attribute \cells_not_processed 1
module \$_DFFE_NN_
  attribute \src "simcells.v:652.12-652.13"
  wire output 4 \Q
  attribute \src "simcells.v:651.13-651.14"
  wire input 3 \E
  attribute \src "simcells.v:651.7-651.8"
  wire input 1 \D
  attribute \src "simcells.v:651.10-651.11"
  wire input 2 \C
  attribute \src "simcells.v:654.6-654.8"
  wire $logic_not$simcells.v:654$74_Y
  attribute \src "simcells.v:653.1-655.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:653.1-655.4"
  cell $dff $procdff$982
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'0
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
  end
  attribute \src "simcells.v:654.6-654.8"
  cell $logic_not $logic_not$simcells.v:654$74
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$simcells.v:654$74_Y
    connect \A \E
  end
  attribute \src "simcells.v:653.1-655.4"
  process $proc$simcells.v:653$73
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:654.2-654.17"
    switch $logic_not$simcells.v:654$74_Y
    attribute \src "simcells.v:654.6-654.8"
      case 1'1
        assign $0\Q[0:0] \D
    end
  end
end
attribute \src "simcells.v:999.1-1008.10"
attribute \cells_not_processed 1
module \$_DFFE_NN1P_
  attribute \src "simcells.v:1000.13-1000.14"
  wire input 3 \R
  attribute \src "simcells.v:1001.12-1001.13"
  wire output 5 \Q
  attribute \src "simcells.v:1000.16-1000.17"
  wire input 4 \E
  attribute \src "simcells.v:1000.7-1000.8"
  wire input 1 \D
  attribute \src "simcells.v:1000.10-1000.11"
  wire input 2 \C
  attribute \src "simcells.v:1005.11-1005.17"
  wire $eq$simcells.v:1005$106_Y
  attribute \src "simcells.v:1003.6-1003.12"
  wire $eq$simcells.v:1003$105_Y
  wire $auto$rtlil.cc:3139:ReduceOr$930
  wire $auto$rtlil.cc:3135:Not$928
  attribute \src "simcells.v:1002.1-1007.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:1002.1-1007.4"
  cell $adff $procdff$931
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'0
    parameter \ARST_VALUE 1'1
    parameter \ARST_POLARITY 0
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
    connect \ARST \R
  end
  attribute \src "simcells.v:1003.6-1003.12"
  cell $not $eq$simcells.v:1003$105
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:1003$105_Y
    connect \A \R
  end
  cell $not $auto$proc_dff.cc:220:proc_dff$927
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$928
    connect \A \R
  end
  attribute \src "simcells.v:1002.1-1007.4"
  process $proc$simcells.v:1002$104
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:1005.7-1006.10"
    switch $eq$simcells.v:1005$106_Y
    attribute \src "simcells.v:1005.11-1005.17"
      case 1'1
        assign $0\Q[0:0] \D
    end
  end
  connect $eq$simcells.v:1005$106_Y \E
  connect $auto$rtlil.cc:3139:ReduceOr$930 $auto$rtlil.cc:3135:Not$928
end
attribute \src "simcells.v:974.1-983.10"
attribute \cells_not_processed 1
module \$_DFFE_NN1N_
  attribute \src "simcells.v:975.13-975.14"
  wire input 3 \R
  attribute \src "simcells.v:976.12-976.13"
  wire output 5 \Q
  attribute \src "simcells.v:975.16-975.17"
  wire input 4 \E
  attribute \src "simcells.v:975.7-975.8"
  wire input 1 \D
  attribute \src "simcells.v:975.10-975.11"
  wire input 2 \C
  attribute \src "simcells.v:980.11-980.17"
  wire $eq$simcells.v:980$103_Y
  attribute \src "simcells.v:978.6-978.12"
  wire $eq$simcells.v:978$102_Y
  wire $auto$rtlil.cc:3139:ReduceOr$935
  wire $auto$rtlil.cc:3135:Not$933
  attribute \src "simcells.v:977.1-982.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:977.1-982.4"
  cell $adff $procdff$936
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'0
    parameter \ARST_VALUE 1'1
    parameter \ARST_POLARITY 0
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
    connect \ARST \R
  end
  attribute \src "simcells.v:980.11-980.17"
  cell $not $eq$simcells.v:980$103
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:980$103_Y
    connect \A \E
  end
  attribute \src "simcells.v:978.6-978.12"
  cell $not $eq$simcells.v:978$102
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:978$102_Y
    connect \A \R
  end
  cell $not $auto$proc_dff.cc:220:proc_dff$932
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$933
    connect \A \R
  end
  attribute \src "simcells.v:977.1-982.4"
  process $proc$simcells.v:977$101
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:980.7-981.10"
    switch $eq$simcells.v:980$103_Y
    attribute \src "simcells.v:980.11-980.17"
      case 1'1
        assign $0\Q[0:0] \D
    end
  end
  connect $auto$rtlil.cc:3139:ReduceOr$935 $auto$rtlil.cc:3135:Not$933
end
attribute \src "simcells.v:949.1-958.10"
attribute \cells_not_processed 1
module \$_DFFE_NN0P_
  attribute \src "simcells.v:950.13-950.14"
  wire input 3 \R
  attribute \src "simcells.v:951.12-951.13"
  wire output 5 \Q
  attribute \src "simcells.v:950.16-950.17"
  wire input 4 \E
  attribute \src "simcells.v:950.7-950.8"
  wire input 1 \D
  attribute \src "simcells.v:950.10-950.11"
  wire input 2 \C
  attribute \src "simcells.v:955.11-955.17"
  wire $eq$simcells.v:955$100_Y
  attribute \src "simcells.v:953.6-953.12"
  wire $eq$simcells.v:953$99_Y
  wire $auto$rtlil.cc:3139:ReduceOr$940
  wire $auto$rtlil.cc:3135:Not$938
  attribute \src "simcells.v:952.1-957.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:952.1-957.4"
  cell $adff $procdff$941
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'0
    parameter \ARST_VALUE 1'0
    parameter \ARST_POLARITY 0
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
    connect \ARST \R
  end
  attribute \src "simcells.v:953.6-953.12"
  cell $not $eq$simcells.v:953$99
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:953$99_Y
    connect \A \R
  end
  cell $not $auto$proc_dff.cc:220:proc_dff$937
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$938
    connect \A \R
  end
  attribute \src "simcells.v:952.1-957.4"
  process $proc$simcells.v:952$98
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:955.7-956.10"
    switch $eq$simcells.v:955$100_Y
    attribute \src "simcells.v:955.11-955.17"
      case 1'1
        assign $0\Q[0:0] \D
    end
  end
  connect $eq$simcells.v:955$100_Y \E
  connect $auto$rtlil.cc:3139:ReduceOr$940 $auto$rtlil.cc:3135:Not$938
end
attribute \src "simcells.v:924.1-933.10"
attribute \cells_not_processed 1
module \$_DFFE_NN0N_
  attribute \src "simcells.v:925.13-925.14"
  wire input 3 \R
  attribute \src "simcells.v:926.12-926.13"
  wire output 5 \Q
  attribute \src "simcells.v:925.16-925.17"
  wire input 4 \E
  attribute \src "simcells.v:925.7-925.8"
  wire input 1 \D
  attribute \src "simcells.v:925.10-925.11"
  wire input 2 \C
  attribute \src "simcells.v:930.11-930.17"
  wire $eq$simcells.v:930$97_Y
  attribute \src "simcells.v:928.6-928.12"
  wire $eq$simcells.v:928$96_Y
  wire $auto$rtlil.cc:3139:ReduceOr$945
  wire $auto$rtlil.cc:3135:Not$943
  attribute \src "simcells.v:927.1-932.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:927.1-932.4"
  cell $adff $procdff$946
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'0
    parameter \ARST_VALUE 1'0
    parameter \ARST_POLARITY 0
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
    connect \ARST \R
  end
  attribute \src "simcells.v:930.11-930.17"
  cell $not $eq$simcells.v:930$97
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:930$97_Y
    connect \A \E
  end
  attribute \src "simcells.v:928.6-928.12"
  cell $not $eq$simcells.v:928$96
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:928$96_Y
    connect \A \R
  end
  cell $not $auto$proc_dff.cc:220:proc_dff$942
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$943
    connect \A \R
  end
  attribute \src "simcells.v:927.1-932.4"
  process $proc$simcells.v:927$95
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:930.7-931.10"
    switch $eq$simcells.v:930$97_Y
    attribute \src "simcells.v:930.11-930.17"
      case 1'1
        assign $0\Q[0:0] \D
    end
  end
  connect $auto$rtlil.cc:3139:ReduceOr$945 $auto$rtlil.cc:3135:Not$943
end
attribute \src "simcells.v:40.1-44.10"
attribute \cells_not_processed 1
module \$_BUF_
  attribute \src "simcells.v:42.8-42.9"
  wire output 2 \Y
  attribute \src "simcells.v:41.7-41.8"
  wire input 1 \A
  connect \Y \A
end
attribute \src "simcells.v:423.1-427.10"
attribute \cells_not_processed 1
module \$_AOI4_
  attribute \src "simcells.v:425.8-425.9"
  wire output 5 \Y
  attribute \src "simcells.v:424.16-424.17"
  wire input 4 \D
  attribute \src "simcells.v:424.13-424.14"
  wire input 3 \C
  attribute \src "simcells.v:424.10-424.11"
  wire input 2 \B
  attribute \src "simcells.v:424.7-424.8"
  wire input 1 \A
  attribute \src "simcells.v:426.14-426.31"
  wire $or$simcells.v:426$52_Y
  attribute \src "simcells.v:426.25-426.30"
  wire $and$simcells.v:426$51_Y
  attribute \src "simcells.v:426.15-426.20"
  wire $and$simcells.v:426$50_Y
  attribute \src "simcells.v:426.14-426.31"
  cell $or $or$simcells.v:426$52
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $or$simcells.v:426$52_Y
    connect \B $and$simcells.v:426$51_Y
    connect \A $and$simcells.v:426$50_Y
  end
  attribute \src "simcells.v:426.12-426.32"
  cell $not $not$simcells.v:426$53
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \Y
    connect \A $or$simcells.v:426$52_Y
  end
  attribute \src "simcells.v:426.25-426.30"
  cell $and $and$simcells.v:426$51
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $and$simcells.v:426$51_Y
    connect \B \D
    connect \A \C
  end
  attribute \src "simcells.v:426.15-426.20"
  cell $and $and$simcells.v:426$50
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $and$simcells.v:426$50_Y
    connect \B \B
    connect \A \A
  end
end
attribute \src "simcells.v:367.1-371.10"
attribute \cells_not_processed 1
module \$_AOI3_
  attribute \src "simcells.v:369.8-369.9"
  wire output 4 \Y
  attribute \src "simcells.v:368.13-368.14"
  wire input 3 \C
  attribute \src "simcells.v:368.10-368.11"
  wire input 2 \B
  attribute \src "simcells.v:368.7-368.8"
  wire input 1 \A
  attribute \src "simcells.v:370.14-370.25"
  wire $or$simcells.v:370$45_Y
  attribute \src "simcells.v:370.15-370.20"
  wire $and$simcells.v:370$44_Y
  attribute \src "simcells.v:370.14-370.25"
  cell $or $or$simcells.v:370$45
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $or$simcells.v:370$45_Y
    connect \B \C
    connect \A $and$simcells.v:370$44_Y
  end
  attribute \src "simcells.v:370.12-370.26"
  cell $not $not$simcells.v:370$46
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \Y
    connect \A $or$simcells.v:370$45_Y
  end
  attribute \src "simcells.v:370.15-370.20"
  cell $and $and$simcells.v:370$44
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $and$simcells.v:370$44_Y
    connect \B \B
    connect \A \A
  end
end
attribute \src "simcells.v:78.1-82.10"
attribute \cells_not_processed 1
module \$_AND_
  attribute \src "simcells.v:80.8-80.9"
  wire output 3 \Y
  attribute \src "simcells.v:79.10-79.11"
  wire input 2 \B
  attribute \src "simcells.v:79.7-79.8"
  wire input 1 \A
  attribute \src "simcells.v:81.12-81.17"
  cell $and $and$simcells.v:81$2
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \Y
    connect \B \B
    connect \A \A
  end
end
attribute \src "simcells.v:198.1-202.10"
attribute \cells_not_processed 1
module \$_ANDNOT_
  attribute \src "simcells.v:200.8-200.9"
  wire output 3 \Y
  attribute \src "simcells.v:199.10-199.11"
  wire input 2 \B
  attribute \src "simcells.v:199.7-199.8"
  wire input 1 \A
  attribute \src "simcells.v:201.17-201.19"
  wire $not$simcells.v:201$11_Y
  attribute \src "simcells.v:201.17-201.19"
  cell $not $not$simcells.v:201$11
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $not$simcells.v:201$11_Y
    connect \A \B
  end
  attribute \src "simcells.v:201.12-201.20"
  cell $and $and$simcells.v:201$12
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \Y
    connect \B $not$simcells.v:201$11_Y
    connect \A \A
  end
end
attribute \src "simcells.v:1395.1-1404.10"
attribute \cells_not_processed 1
module \$_ALDFF_PP_
  attribute \src "simcells.v:1397.12-1397.13"
  wire output 5 \Q
  attribute \src "simcells.v:1396.13-1396.14"
  wire input 3 \L
  attribute \src "simcells.v:1396.7-1396.8"
  wire input 1 \D
  attribute \src "simcells.v:1396.10-1396.11"
  wire input 2 \C
  attribute \src "simcells.v:1396.16-1396.18"
  wire input 4 \AD
  attribute \src "simcells.v:1399.6-1399.12"
  wire $eq$simcells.v:1399$150_Y
  wire $auto$rtlil.cc:3139:ReduceOr$868
  attribute \src "simcells.v:1398.1-1403.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:1398.1-1403.4"
  cell $aldff $procdff$869
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    parameter \ALOAD_POLARITY 1'1
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
    connect \ALOAD $auto$rtlil.cc:3139:ReduceOr$868
    connect \AD \AD
  end
  attribute \src "simcells.v:1398.1-1403.4"
  process $proc$simcells.v:1398$149
    assign $0\Q[0:0] \D
  end
  connect $eq$simcells.v:1399$150_Y \L
  connect $auto$rtlil.cc:3139:ReduceOr$868 \L
end
attribute \src "simcells.v:1371.1-1380.10"
attribute \cells_not_processed 1
module \$_ALDFF_PN_
  attribute \src "simcells.v:1373.12-1373.13"
  wire output 5 \Q
  attribute \src "simcells.v:1372.13-1372.14"
  wire input 3 \L
  attribute \src "simcells.v:1372.7-1372.8"
  wire input 1 \D
  attribute \src "simcells.v:1372.10-1372.11"
  wire input 2 \C
  attribute \src "simcells.v:1372.16-1372.18"
  wire input 4 \AD
  attribute \src "simcells.v:1375.6-1375.12"
  wire $eq$simcells.v:1375$148_Y
  wire $auto$rtlil.cc:3139:ReduceOr$873
  wire $auto$rtlil.cc:3135:Not$871
  attribute \src "simcells.v:1374.1-1379.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:1374.1-1379.4"
  cell $aldff $procdff$874
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    parameter \ALOAD_POLARITY 0
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
    connect \ALOAD \L
    connect \AD \AD
  end
  attribute \src "simcells.v:1375.6-1375.12"
  cell $not $eq$simcells.v:1375$148
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:1375$148_Y
    connect \A \L
  end
  cell $not $auto$proc_dff.cc:220:proc_dff$870
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$871
    connect \A \L
  end
  attribute \src "simcells.v:1374.1-1379.4"
  process $proc$simcells.v:1374$147
    assign $0\Q[0:0] \D
  end
  connect $auto$rtlil.cc:3139:ReduceOr$873 $auto$rtlil.cc:3135:Not$871
end
attribute \src "simcells.v:1347.1-1356.10"
attribute \cells_not_processed 1
module \$_ALDFF_NP_
  attribute \src "simcells.v:1349.12-1349.13"
  wire output 5 \Q
  attribute \src "simcells.v:1348.13-1348.14"
  wire input 3 \L
  attribute \src "simcells.v:1348.7-1348.8"
  wire input 1 \D
  attribute \src "simcells.v:1348.10-1348.11"
  wire input 2 \C
  attribute \src "simcells.v:1348.16-1348.18"
  wire input 4 \AD
  attribute \src "simcells.v:1351.6-1351.12"
  wire $eq$simcells.v:1351$146_Y
  wire $auto$rtlil.cc:3139:ReduceOr$876
  attribute \src "simcells.v:1350.1-1355.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:1350.1-1355.4"
  cell $aldff $procdff$877
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'0
    parameter \ALOAD_POLARITY 1'1
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
    connect \ALOAD $auto$rtlil.cc:3139:ReduceOr$876
    connect \AD \AD
  end
  attribute \src "simcells.v:1350.1-1355.4"
  process $proc$simcells.v:1350$145
    assign $0\Q[0:0] \D
  end
  connect $eq$simcells.v:1351$146_Y \L
  connect $auto$rtlil.cc:3139:ReduceOr$876 \L
end
attribute \src "simcells.v:1323.1-1332.10"
attribute \cells_not_processed 1
module \$_ALDFF_NN_
  attribute \src "simcells.v:1325.12-1325.13"
  wire output 5 \Q
  attribute \src "simcells.v:1324.13-1324.14"
  wire input 3 \L
  attribute \src "simcells.v:1324.7-1324.8"
  wire input 1 \D
  attribute \src "simcells.v:1324.10-1324.11"
  wire input 2 \C
  attribute \src "simcells.v:1324.16-1324.18"
  wire input 4 \AD
  attribute \src "simcells.v:1327.6-1327.12"
  wire $eq$simcells.v:1327$144_Y
  wire $auto$rtlil.cc:3139:ReduceOr$881
  wire $auto$rtlil.cc:3135:Not$879
  attribute \src "simcells.v:1326.1-1331.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:1326.1-1331.4"
  cell $aldff $procdff$882
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'0
    parameter \ALOAD_POLARITY 0
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
    connect \ALOAD \L
    connect \AD \AD
  end
  attribute \src "simcells.v:1327.6-1327.12"
  cell $not $eq$simcells.v:1327$144
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:1327$144_Y
    connect \A \L
  end
  cell $not $auto$proc_dff.cc:220:proc_dff$878
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$879
    connect \A \L
  end
  attribute \src "simcells.v:1326.1-1331.4"
  process $proc$simcells.v:1326$143
    assign $0\Q[0:0] \D
  end
  connect $auto$rtlil.cc:3139:ReduceOr$881 $auto$rtlil.cc:3135:Not$879
end
attribute \src "simcells.v:1595.1-1604.10"
attribute \cells_not_processed 1
module \$_ALDFFE_PPP_
  attribute \src "simcells.v:1597.12-1597.13"
  wire output 6 \Q
  attribute \src "simcells.v:1596.13-1596.14"
  wire input 3 \L
  attribute \src "simcells.v:1596.20-1596.21"
  wire input 5 \E
  attribute \src "simcells.v:1596.7-1596.8"
  wire input 1 \D
  attribute \src "simcells.v:1596.10-1596.11"
  wire input 2 \C
  attribute \src "simcells.v:1596.16-1596.18"
  wire input 4 \AD
  attribute \src "simcells.v:1601.11-1601.17"
  wire $eq$simcells.v:1601$174_Y
  attribute \src "simcells.v:1599.6-1599.12"
  wire $eq$simcells.v:1599$173_Y
  wire $auto$rtlil.cc:3139:ReduceOr$836
  attribute \src "simcells.v:1598.1-1603.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:1598.1-1603.4"
  cell $aldff $procdff$837
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    parameter \ALOAD_POLARITY 1'1
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
    connect \ALOAD $auto$rtlil.cc:3139:ReduceOr$836
    connect \AD \AD
  end
  attribute \src "simcells.v:1598.1-1603.4"
  process $proc$simcells.v:1598$172
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:1601.7-1602.10"
    switch $eq$simcells.v:1601$174_Y
    attribute \src "simcells.v:1601.11-1601.17"
      case 1'1
        assign $0\Q[0:0] \D
    end
  end
  connect $eq$simcells.v:1599$173_Y \L
  connect $eq$simcells.v:1601$174_Y \E
  connect $auto$rtlil.cc:3139:ReduceOr$836 \L
end
attribute \src "simcells.v:1570.1-1579.10"
attribute \cells_not_processed 1
module \$_ALDFFE_PPN_
  attribute \src "simcells.v:1572.12-1572.13"
  wire output 6 \Q
  attribute \src "simcells.v:1571.13-1571.14"
  wire input 3 \L
  attribute \src "simcells.v:1571.20-1571.21"
  wire input 5 \E
  attribute \src "simcells.v:1571.7-1571.8"
  wire input 1 \D
  attribute \src "simcells.v:1571.10-1571.11"
  wire input 2 \C
  attribute \src "simcells.v:1571.16-1571.18"
  wire input 4 \AD
  attribute \src "simcells.v:1576.11-1576.17"
  wire $eq$simcells.v:1576$171_Y
  attribute \src "simcells.v:1574.6-1574.12"
  wire $eq$simcells.v:1574$170_Y
  wire $auto$rtlil.cc:3139:ReduceOr$839
  attribute \src "simcells.v:1573.1-1578.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:1573.1-1578.4"
  cell $aldff $procdff$840
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    parameter \ALOAD_POLARITY 1'1
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
    connect \ALOAD $auto$rtlil.cc:3139:ReduceOr$839
    connect \AD \AD
  end
  attribute \src "simcells.v:1576.11-1576.17"
  cell $not $eq$simcells.v:1576$171
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:1576$171_Y
    connect \A \E
  end
  attribute \src "simcells.v:1573.1-1578.4"
  process $proc$simcells.v:1573$169
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:1576.7-1577.10"
    switch $eq$simcells.v:1576$171_Y
    attribute \src "simcells.v:1576.11-1576.17"
      case 1'1
        assign $0\Q[0:0] \D
    end
  end
  connect $eq$simcells.v:1574$170_Y \L
  connect $auto$rtlil.cc:3139:ReduceOr$839 \L
end
attribute \src "simcells.v:1545.1-1554.10"
attribute \cells_not_processed 1
module \$_ALDFFE_PNP_
  attribute \src "simcells.v:1547.12-1547.13"
  wire output 6 \Q
  attribute \src "simcells.v:1546.13-1546.14"
  wire input 3 \L
  attribute \src "simcells.v:1546.20-1546.21"
  wire input 5 \E
  attribute \src "simcells.v:1546.7-1546.8"
  wire input 1 \D
  attribute \src "simcells.v:1546.10-1546.11"
  wire input 2 \C
  attribute \src "simcells.v:1546.16-1546.18"
  wire input 4 \AD
  attribute \src "simcells.v:1551.11-1551.17"
  wire $eq$simcells.v:1551$168_Y
  attribute \src "simcells.v:1549.6-1549.12"
  wire $eq$simcells.v:1549$167_Y
  wire $auto$rtlil.cc:3139:ReduceOr$844
  wire $auto$rtlil.cc:3135:Not$842
  attribute \src "simcells.v:1548.1-1553.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:1548.1-1553.4"
  cell $aldff $procdff$845
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    parameter \ALOAD_POLARITY 0
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
    connect \ALOAD \L
    connect \AD \AD
  end
  attribute \src "simcells.v:1549.6-1549.12"
  cell $not $eq$simcells.v:1549$167
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:1549$167_Y
    connect \A \L
  end
  cell $not $auto$proc_dff.cc:220:proc_dff$841
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$842
    connect \A \L
  end
  attribute \src "simcells.v:1548.1-1553.4"
  process $proc$simcells.v:1548$166
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:1551.7-1552.10"
    switch $eq$simcells.v:1551$168_Y
    attribute \src "simcells.v:1551.11-1551.17"
      case 1'1
        assign $0\Q[0:0] \D
    end
  end
  connect $eq$simcells.v:1551$168_Y \E
  connect $auto$rtlil.cc:3139:ReduceOr$844 $auto$rtlil.cc:3135:Not$842
end
attribute \src "simcells.v:1520.1-1529.10"
attribute \cells_not_processed 1
module \$_ALDFFE_PNN_
  attribute \src "simcells.v:1522.12-1522.13"
  wire output 6 \Q
  attribute \src "simcells.v:1521.13-1521.14"
  wire input 3 \L
  attribute \src "simcells.v:1521.20-1521.21"
  wire input 5 \E
  attribute \src "simcells.v:1521.7-1521.8"
  wire input 1 \D
  attribute \src "simcells.v:1521.10-1521.11"
  wire input 2 \C
  attribute \src "simcells.v:1521.16-1521.18"
  wire input 4 \AD
  attribute \src "simcells.v:1526.11-1526.17"
  wire $eq$simcells.v:1526$165_Y
  attribute \src "simcells.v:1524.6-1524.12"
  wire $eq$simcells.v:1524$164_Y
  wire $auto$rtlil.cc:3139:ReduceOr$849
  wire $auto$rtlil.cc:3135:Not$847
  attribute \src "simcells.v:1523.1-1528.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:1523.1-1528.4"
  cell $aldff $procdff$850
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    parameter \ALOAD_POLARITY 0
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
    connect \ALOAD \L
    connect \AD \AD
  end
  attribute \src "simcells.v:1526.11-1526.17"
  cell $not $eq$simcells.v:1526$165
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:1526$165_Y
    connect \A \E
  end
  attribute \src "simcells.v:1524.6-1524.12"
  cell $not $eq$simcells.v:1524$164
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:1524$164_Y
    connect \A \L
  end
  cell $not $auto$proc_dff.cc:220:proc_dff$846
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$847
    connect \A \L
  end
  attribute \src "simcells.v:1523.1-1528.4"
  process $proc$simcells.v:1523$163
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:1526.7-1527.10"
    switch $eq$simcells.v:1526$165_Y
    attribute \src "simcells.v:1526.11-1526.17"
      case 1'1
        assign $0\Q[0:0] \D
    end
  end
  connect $auto$rtlil.cc:3139:ReduceOr$849 $auto$rtlil.cc:3135:Not$847
end
attribute \src "simcells.v:1495.1-1504.10"
attribute \cells_not_processed 1
module \$_ALDFFE_NPP_
  attribute \src "simcells.v:1497.12-1497.13"
  wire output 6 \Q
  attribute \src "simcells.v:1496.13-1496.14"
  wire input 3 \L
  attribute \src "simcells.v:1496.20-1496.21"
  wire input 5 \E
  attribute \src "simcells.v:1496.7-1496.8"
  wire input 1 \D
  attribute \src "simcells.v:1496.10-1496.11"
  wire input 2 \C
  attribute \src "simcells.v:1496.16-1496.18"
  wire input 4 \AD
  attribute \src "simcells.v:1501.11-1501.17"
  wire $eq$simcells.v:1501$162_Y
  attribute \src "simcells.v:1499.6-1499.12"
  wire $eq$simcells.v:1499$161_Y
  wire $auto$rtlil.cc:3139:ReduceOr$852
  attribute \src "simcells.v:1498.1-1503.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:1498.1-1503.4"
  cell $aldff $procdff$853
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'0
    parameter \ALOAD_POLARITY 1'1
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
    connect \ALOAD $auto$rtlil.cc:3139:ReduceOr$852
    connect \AD \AD
  end
  attribute \src "simcells.v:1498.1-1503.4"
  process $proc$simcells.v:1498$160
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:1501.7-1502.10"
    switch $eq$simcells.v:1501$162_Y
    attribute \src "simcells.v:1501.11-1501.17"
      case 1'1
        assign $0\Q[0:0] \D
    end
  end
  connect $eq$simcells.v:1499$161_Y \L
  connect $eq$simcells.v:1501$162_Y \E
  connect $auto$rtlil.cc:3139:ReduceOr$852 \L
end
attribute \src "simcells.v:1470.1-1479.10"
attribute \cells_not_processed 1
module \$_ALDFFE_NPN_
  attribute \src "simcells.v:1472.12-1472.13"
  wire output 6 \Q
  attribute \src "simcells.v:1471.13-1471.14"
  wire input 3 \L
  attribute \src "simcells.v:1471.20-1471.21"
  wire input 5 \E
  attribute \src "simcells.v:1471.7-1471.8"
  wire input 1 \D
  attribute \src "simcells.v:1471.10-1471.11"
  wire input 2 \C
  attribute \src "simcells.v:1471.16-1471.18"
  wire input 4 \AD
  attribute \src "simcells.v:1476.11-1476.17"
  wire $eq$simcells.v:1476$159_Y
  attribute \src "simcells.v:1474.6-1474.12"
  wire $eq$simcells.v:1474$158_Y
  wire $auto$rtlil.cc:3139:ReduceOr$855
  attribute \src "simcells.v:1473.1-1478.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:1473.1-1478.4"
  cell $aldff $procdff$856
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'0
    parameter \ALOAD_POLARITY 1'1
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
    connect \ALOAD $auto$rtlil.cc:3139:ReduceOr$855
    connect \AD \AD
  end
  attribute \src "simcells.v:1476.11-1476.17"
  cell $not $eq$simcells.v:1476$159
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:1476$159_Y
    connect \A \E
  end
  attribute \src "simcells.v:1473.1-1478.4"
  process $proc$simcells.v:1473$157
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:1476.7-1477.10"
    switch $eq$simcells.v:1476$159_Y
    attribute \src "simcells.v:1476.11-1476.17"
      case 1'1
        assign $0\Q[0:0] \D
    end
  end
  connect $eq$simcells.v:1474$158_Y \L
  connect $auto$rtlil.cc:3139:ReduceOr$855 \L
end
attribute \src "simcells.v:1445.1-1454.10"
attribute \cells_not_processed 1
module \$_ALDFFE_NNP_
  attribute \src "simcells.v:1447.12-1447.13"
  wire output 6 \Q
  attribute \src "simcells.v:1446.13-1446.14"
  wire input 3 \L
  attribute \src "simcells.v:1446.20-1446.21"
  wire input 5 \E
  attribute \src "simcells.v:1446.7-1446.8"
  wire input 1 \D
  attribute \src "simcells.v:1446.10-1446.11"
  wire input 2 \C
  attribute \src "simcells.v:1446.16-1446.18"
  wire input 4 \AD
  attribute \src "simcells.v:1451.11-1451.17"
  wire $eq$simcells.v:1451$156_Y
  attribute \src "simcells.v:1449.6-1449.12"
  wire $eq$simcells.v:1449$155_Y
  wire $auto$rtlil.cc:3139:ReduceOr$860
  wire $auto$rtlil.cc:3135:Not$858
  attribute \src "simcells.v:1448.1-1453.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:1448.1-1453.4"
  cell $aldff $procdff$861
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'0
    parameter \ALOAD_POLARITY 0
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
    connect \ALOAD \L
    connect \AD \AD
  end
  attribute \src "simcells.v:1449.6-1449.12"
  cell $not $eq$simcells.v:1449$155
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:1449$155_Y
    connect \A \L
  end
  cell $not $auto$proc_dff.cc:220:proc_dff$857
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$858
    connect \A \L
  end
  attribute \src "simcells.v:1448.1-1453.4"
  process $proc$simcells.v:1448$154
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:1451.7-1452.10"
    switch $eq$simcells.v:1451$156_Y
    attribute \src "simcells.v:1451.11-1451.17"
      case 1'1
        assign $0\Q[0:0] \D
    end
  end
  connect $eq$simcells.v:1451$156_Y \E
  connect $auto$rtlil.cc:3139:ReduceOr$860 $auto$rtlil.cc:3135:Not$858
end
attribute \src "simcells.v:1420.1-1429.10"
attribute \cells_not_processed 1
module \$_ALDFFE_NNN_
  attribute \src "simcells.v:1422.12-1422.13"
  wire output 6 \Q
  attribute \src "simcells.v:1421.13-1421.14"
  wire input 3 \L
  attribute \src "simcells.v:1421.20-1421.21"
  wire input 5 \E
  attribute \src "simcells.v:1421.7-1421.8"
  wire input 1 \D
  attribute \src "simcells.v:1421.10-1421.11"
  wire input 2 \C
  attribute \src "simcells.v:1421.16-1421.18"
  wire input 4 \AD
  attribute \src "simcells.v:1426.11-1426.17"
  wire $eq$simcells.v:1426$153_Y
  attribute \src "simcells.v:1424.6-1424.12"
  wire $eq$simcells.v:1424$152_Y
  wire $auto$rtlil.cc:3139:ReduceOr$865
  wire $auto$rtlil.cc:3135:Not$863
  attribute \src "simcells.v:1423.1-1428.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:1423.1-1428.4"
  cell $aldff $procdff$866
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'0
    parameter \ALOAD_POLARITY 0
    connect \Q \Q
    connect \D $0\Q[0:0]
    connect \CLK \C
    connect \ALOAD \L
    connect \AD \AD
  end
  attribute \src "simcells.v:1426.11-1426.17"
  cell $not $eq$simcells.v:1426$153
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:1426$153_Y
    connect \A \E
  end
  attribute \src "simcells.v:1424.6-1424.12"
  cell $not $eq$simcells.v:1424$152
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$simcells.v:1424$152_Y
    connect \A \L
  end
  cell $not $auto$proc_dff.cc:220:proc_dff$862
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$863
    connect \A \L
  end
  attribute \src "simcells.v:1423.1-1428.4"
  process $proc$simcells.v:1423$151
    assign $0\Q[0:0] \Q
    attribute \src "simcells.v:1426.7-1427.10"
    switch $eq$simcells.v:1426$153_Y
    attribute \src "simcells.v:1426.11-1426.17"
      case 1'1
        assign $0\Q[0:0] \D
    end
  end
  connect $auto$rtlil.cc:3139:ReduceOr$865 $auto$rtlil.cc:3135:Not$863
end
