INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 14:55:53 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 buffer59/fifo/Memory_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.280ns period=4.560ns})
  Destination:            load0/data_tehb/dataReg_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.280ns period=4.560ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.560ns  (clk rise@4.560ns - clk rise@0.000ns)
  Data Path Delay:        4.248ns  (logic 0.684ns (16.101%)  route 3.564ns (83.899%))
  Logic Levels:           10  (LUT3=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.043 - 4.560 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2054, unset)         0.508     0.508    buffer59/fifo/clk
    SLICE_X2Y150         FDRE                                         r  buffer59/fifo/Memory_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y150         FDRE (Prop_fdre_C_Q)         0.254     0.762 f  buffer59/fifo/Memory_reg[1][0]/Q
                         net (fo=2, routed)           0.443     1.205    buffer59/fifo/Memory_reg[1]_1
    SLICE_X3Y150         LUT6 (Prop_lut6_I1_O)        0.043     1.248 f  buffer59/fifo/transmitValue_i_8__3/O
                         net (fo=2, routed)           0.593     1.841    buffer59/fifo/transmitValue_i_8__3_n_0
    SLICE_X4Y148         LUT6 (Prop_lut6_I2_O)        0.043     1.884 r  buffer59/fifo/transmitValue_i_7__8/O
                         net (fo=1, routed)           0.229     2.112    init0/control/transmitValue_i_4__21
    SLICE_X4Y146         LUT6 (Prop_lut6_I5_O)        0.043     2.155 f  init0/control/transmitValue_i_5__9/O
                         net (fo=2, routed)           0.174     2.330    buffer83/fifo/transmitValue_i_13__0
    SLICE_X3Y146         LUT6 (Prop_lut6_I2_O)        0.043     2.373 r  buffer83/fifo/transmitValue_i_21__0/O
                         net (fo=1, routed)           0.427     2.800    fork10/control/generateBlocks[5].regblock/transmitValue_i_7__5_0
    SLICE_X7Y141         LUT5 (Prop_lut5_I3_O)        0.043     2.843 r  fork10/control/generateBlocks[5].regblock/transmitValue_i_13__0/O
                         net (fo=1, routed)           0.448     3.291    fork10/control/generateBlocks[6].regblock/blockStopArray[1]
    SLICE_X13Y141        LUT6 (Prop_lut6_I5_O)        0.043     3.334 r  fork10/control/generateBlocks[6].regblock/transmitValue_i_7__5/O
                         net (fo=1, routed)           0.089     3.423    fork10/control/generateBlocks[6].regblock/transmitValue_i_7__5_n_0
    SLICE_X13Y141        LUT6 (Prop_lut6_I0_O)        0.043     3.466 r  fork10/control/generateBlocks[6].regblock/transmitValue_i_3__15/O
                         net (fo=12, routed)          0.424     3.890    fork9/control/generateBlocks[1].regblock/anyBlockStop_5
    SLICE_X13Y134        LUT3 (Prop_lut3_I2_O)        0.043     3.933 r  fork9/control/generateBlocks[1].regblock/transmitValue_i_2__22/O
                         net (fo=2, routed)           0.179     4.113    fork9/control/generateBlocks[2].regblock/dataReg_reg[31]_1
    SLICE_X13Y136        LUT6 (Prop_lut6_I5_O)        0.043     4.156 f  fork9/control/generateBlocks[2].regblock/fullReg_i_2__7/O
                         net (fo=5, routed)           0.186     4.342    fork9/control/generateBlocks[2].regblock/transmitValue_reg_1
    SLICE_X14Y135        LUT3 (Prop_lut3_I0_O)        0.043     4.385 r  fork9/control/generateBlocks[2].regblock/dataReg[31]_i_1__1/O
                         net (fo=32, routed)          0.371     4.756    load0/data_tehb/dataReg_reg[31]_1[0]
    SLICE_X12Y134        FDRE                                         r  load0/data_tehb/dataReg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.560     4.560 r  
                                                      0.000     4.560 r  clk (IN)
                         net (fo=2054, unset)         0.483     5.043    load0/data_tehb/clk
    SLICE_X12Y134        FDRE                                         r  load0/data_tehb/dataReg_reg[16]/C
                         clock pessimism              0.000     5.043    
                         clock uncertainty           -0.035     5.007    
    SLICE_X12Y134        FDRE (Setup_fdre_C_CE)      -0.169     4.838    load0/data_tehb/dataReg_reg[16]
  -------------------------------------------------------------------
                         required time                          4.838    
                         arrival time                          -4.756    
  -------------------------------------------------------------------
                         slack                                  0.082    




