library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all; 


entity sistemaGPIO is
	port(
		FPGA_CLK1_50: in  std_logic; --Hay que coger uno de los relojes con el nombre que aparece en el manual.
	);
end sistemaGPIO;

architecture a of sistemaGPIO is
	signal cont		: std_logic_vector(25 downto 0) := "00000000000000000000000000";
	signal pwm	: std_logic;

begin

	process(FPGA_CLK1_50)
	begin
		if (rising_edge(FPGA_CLK1_50)) then
			if (cont<"10111110101111000001111111")then
				go<='0';
				cont<=cont+'1';
			else
				cont<="00000000000000000000000000";
				go<='1';
			end if;
		end if;
	end process;

	
end a;