`timescale 1ns / 1ps

module task2(
		 output wire [15:0] o_w_sum,
		 output wire o_w_c_out,
		 input wire [15:0] i_w_a,
		 input wire [15:0] i_w_b,
		 input wire i_w_c_in
    );

  
	wire [2:0] l_w_carry;
	// TODO 3: implementati un adder pe 16 de biti (Hint: don't write too much code)
    
endmodule
