{"vcs1":{"timestamp_begin":1728235866.505945182, "rt":28.60, "ut":26.13, "st":1.48}}
{"vcselab":{"timestamp_begin":1728235895.185614184, "rt":5.52, "ut":4.47, "st":0.19}}
{"link":{"timestamp_begin":1728235900.786965523, "rt":0.73, "ut":0.62, "st":0.60}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728235865.731996396}
{"VCS_COMP_START_TIME": 1728235865.731996396}
{"VCS_COMP_END_TIME": 1728235911.519524002}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/umc018/Verilog/umc18_neg.v +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 698236}}
{"stitch_vcselab": {"peak_mem": 401424}}
