<html>
<head>
    <title>Roychowdhury's Publications</title>
	<style type="text/css">
	<!--
	A.thetop {font: verdana; font-size: 8pt; color: DDDDDD; text-decoration: none}
	A.thetop2 {font: verdana; font-size: 8pt; color: FF0000; font-weight: 600; text-decoration: none}
	A.thebottom {font: verdana; font-size: 7pt; color: 333333; text-decoration: none}
	A.thebottom2 {font: verdana; font-size: 7pt; color: cc3333; font-weight: 600; text-decoration: none}
	A.theside {font: verdana; font-size: 8pt; color=333333; line-height: 1.4; text-decoration: none}
	A.theside2 {font: verdana; font-size: 8pt; color=CC0000; line-height: 1.4; text-decoration: none}
	A.theside3 {font: verdana; font-size: 8pt; color=336699; line-height: 1.4; text-decoration: none}
	A.thecontent {font: verdana; font-size: 7pt; text-decoration: underline}
	A.netinstall {font: verdana; font-size: 9pt; text-decoration: none}
	A.netinstall2 {font: verdana; font-size: 8pt; text-decoration: none}
	A.netinstall3 {font: verdana; font-size: 8pt; color=cc6633; text-decoration: none}
	A.netinstall4 {font: verdana; font-size: 9pt; color=cc6633; text-decoration: none}
	A.iswi {font: verdana; font-size: 9pt; color=660000; text-decoration: none}
	A.iswi2 {font: verdana; font-size: 8pt; color=660000;text-decoration: none}
	A.iswi3 {font: verdana; font-size: 8pt; color=cc6633; text-decoration: none}
	A.iswi4 {font: verdana; font-size: 9pt; color=cc3300; text-decoration: none}
	A.netinstallcontent {font: verdana; font-size: 9pt; text-decoration: underline; color=99aa55}
	A.iswicontent {font: verdana; font-size: 9pt; text-decoration: underline; color=997722}
	font.sidenav {font: verdana; font-size: 9pt}
	font.net {font: verdana; font-size: 8pt; line-height: 1.5}
	font.net2 {font: verdana; font-size: 9pt; line-height: 2}
	font.netright {font: verdana; font-size: 7pt; line-height: 1.4}
	-->
	</style>
</head>
<strong>
	<font size="5" face="Verdana">Roychowdhury's Publications</font>
</strong>
<br>
	<font size="1" face="Verdana"><b></b></font><br>
	<font size="1" face="Verdana">Journal or Magazine = <b>JNL</b>&nbsp;&nbsp;&nbsp;Conference = <B>CNF</b>&nbsp;&nbsp;&nbsp;Standard = <b>STD</b><br>
<hr>


<table CELLPADDING="0" CELLSPACING="5" BORDER="0" bgcolor="#FFFFFF" WIDTH="600">
<tr>
		<td valign="top"></td>
		 <td valign="top"><font size="1" face="Verdana">1</font>&nbsp;&nbsp;<strong><font size="2" face="Verdana">Analyzing circuits with widely separated time scales using numerical PDE methods</font></strong></a>
	      <br><font size="2" face="Verdana"><i>Roychowdhury, J.</i></font>
	      <br><font size="2" face="Verdana">Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on</font>
      , <font size="2" face="Verdana">Volume: 48</font>
      <font size="2" face="Verdana">Issue: 5</font>
      <font size="2" face="Verdana">, May 2001</font>
	     <br><font size="2" face="Verdana">Page(s): 578</font>
	      <font size="2" face="Verdana">-594</font><br>
   <br>
	<A HREF=
	"2001-TCAS-Roychowdhury-MPDE.pdf"
	><font size="2" 	face="Verdana">[PDF Full-Text (496  KB)]</font></a>
	   <font size="2" face="Verdana"><b>JNL</b></font>
	<HR>
   </td>
</tr>
<tr>
		<td valign="top"></td>
		 <td valign="top"><font size="1" face="Verdana">2</font>&nbsp;&nbsp;<strong><font size="2" face="Verdana">Computing phase noise eigenfunctions directly from harmonic balance/shooting matrices</font></strong></a>
	      <br><font size="2" face="Verdana"><i>Demir, A.; Long, D.; Roychowdhury, J.</i></font>
	      <br><font size="2" face="Verdana">VLSI Design, 2001. Fourteenth International Conference on</font>
      <font size="2" face="Verdana">, 2001</font>
	     <br><font size="2" face="Verdana">Page(s): 283</font>
	      <font size="2" face="Verdana">-288</font><br>
   <br>
	<A HREF=
	"2001-VLSI-Demir-Long-Roychowdhury.pdf"
	><font size="2" 	face="Verdana">[PDF Full-Text (436  KB)]</font></a>
	   <font size="2" face="Verdana"><b>CNF</b></font>
	<HR>
   </td>
</tr>
<tr>
		<td valign="top"></td>
		 <td valign="top"><font size="1" face="Verdana">3</font>&nbsp;&nbsp;<strong><font size="2" face="Verdana">CAD for RF circuits</font></strong></a>
	      <br><font size="2" face="Verdana"><i>Wambacq, P.; Vandersteen, G.; Phillips, J.; Roychowdhury, J.; Eberle, W.; Baolin Yang; Long, D.; Demir, A.</i></font>
	      <br><font size="2" face="Verdana">Design, Automation and Test in Europe, 2001. Conference and Exhibition 2001. Proceedings</font>
      <font size="2" face="Verdana">, 2001</font>
	     <br><font size="2" face="Verdana">Page(s): 520</font>
	      <font size="2" face="Verdana">-527</font><br>
   <br>
	<A HREF=
	"2001-DATE-Special-Session.pdf"
	><font size="2" 	face="Verdana">[PDF Full-Text (608  KB)]</font></a>
	   <font size="2" face="Verdana"><b>CNF</b></font>
	<HR>
   </td>
</tr>
<tr>
		<td valign="top"></td>
		 <td valign="top"><font size="1" face="Verdana">4</font>&nbsp;&nbsp;<strong><font size="2" face="Verdana">Computer-aided circuit analysis tools for RFIC simulation: algorithms, features, and limitations</font></strong></a>
	      <br><font size="2" face="Verdana"><i>Mayaram, K.; Lee, D.C.; Moinian, S.; Rich, D.A.; Roychowdhury, J.</i></font>
	      <br><font size="2" face="Verdana">Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on</font>
      , <font size="2" face="Verdana">Volume: 47</font>
      <font size="2" face="Verdana">Issue: 4</font>
      <font size="2" face="Verdana">, April 2000</font>
	     <br><font size="2" face="Verdana">Page(s): 274</font>
	      <font size="2" face="Verdana">-286</font><br>
   <br>
	<A HREF=
	"2000-TCAS2-Mayaram-Lee-Moinian-Rich-Roychowdhury.pdf"
	><font size="2" 	face="Verdana">[PDF Full-Text (240  KB)]</font></a>
	   <font size="2" face="Verdana"><b>JNL</b></font>
	<HR>
   </td>
</tr>
<tr>
		<td valign="top"></td>
		 <td valign="top"><font size="1" face="Verdana">5</font>&nbsp;&nbsp;<strong><font size="2" face="Verdana">Phase noise in oscillators: a unifying theory and numerical methods for characterization</font></strong></a>
	      <br><font size="2" face="Verdana"><i>Demir, A.; Mehrotra, A.; Roychowdhury, J.</i></font>
	      <br><font size="2" face="Verdana">Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on</font>
      , <font size="2" face="Verdana">Volume: 47</font>
      <font size="2" face="Verdana">Issue: 5</font>
      <font size="2" face="Verdana">, May 2000</font>
	     <br><font size="2" face="Verdana">Page(s): 655</font>
	      <font size="2" face="Verdana">-674</font><br>
   <br>
	<A HREF=
	"2000-TCAS1-Demir-Mehrotra-Roychowdhury.pdf"
	><font size="2" 	face="Verdana">[PDF Full-Text (464  KB)]</font></a>
	   <font size="2" face="Verdana"><b>JNL</b></font>
	<HR>
   </td>
</tr>
<tr>
		<td valign="top"></td>
		 <td valign="top"><font size="1" face="Verdana">6</font>&nbsp;&nbsp;<strong><font size="2" face="Verdana">Computing phase noise eigenfunctions directly from steady-state Jacobian matrices</font></strong></a>
	      <br><font size="2" face="Verdana"><i>Demir, A.; Long, D.; Roychowdhury, J.</i></font>
	      <br><font size="2" face="Verdana">Computer Aided Design, 2000. ICCAD-2000. IEEE/ACM International Conference on</font>
      <font size="2" face="Verdana">, 2000</font>
	     <br><font size="2" face="Verdana">Page(s): 283</font>
	      <font size="2" face="Verdana">-288</font><br>
   <br>
	<A HREF=
	"2000-ICCAD-Demir-Long-Roychowdhury.pdf"
	><font size="2" 	face="Verdana">[PDF Full-Text (372  KB)]</font></a>
	   <font size="2" face="Verdana"><b>CNF</b></font>
	<HR>
   </td>
</tr>
<tr>
		<td valign="top"></td>
		 <td valign="top"><font size="1" face="Verdana">7</font>&nbsp;&nbsp;<strong><font size="2" face="Verdana">CAD of RF Communication Systems: Techniques and Challenges</font></strong></a>
	      <br><font size="2" face="Verdana"><i>Nagel, L.; Roychowdhury, J.</i></font>
	      <br><font size="2" face="Verdana">VLSI Design, 2000. Thirteenth International Conference on</font>
      <font size="2" face="Verdana">, 2000</font>
	     <br><font size="2" face="Verdana">Page(s): 6</font>
	      <font size="2" face="Verdana">-6</font><br>
   <br>
	<A HREF=
	"2000-VLSI-Nagel-Roychowdhury-tut.pdf"
	><font size="2" 	face="Verdana">[PDF Full-Text (12  KB)]</font></a>
	   <font size="2" face="Verdana"><b>CNF</b></font>
	<HR>
   </td>
</tr>
<tr>
		<td valign="top"></td>
		 <td valign="top"><font size="1" face="Verdana">8</font>&nbsp;&nbsp;<strong><font size="2" face="Verdana">Reduced-order modeling of time-varying systems</font></strong></a>
	      <br><font size="2" face="Verdana"><i>Roychowdhury, J.</i></font>
	      <br><font size="2" face="Verdana">Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on</font>
      , <font size="2" face="Verdana">Volume: 46</font>
      <font size="2" face="Verdana">Issue: 10</font>
      <font size="2" face="Verdana">, Oct. 1999</font>
	     <br><font size="2" face="Verdana">Page(s): 1273</font>
	      <font size="2" face="Verdana">-1288</font><br>
   <br>
	<A HREF=
	"1999-TCAS2-Roychowdhury-TVP.pdf"
	><font size="2" 	face="Verdana">[PDF Full-Text (368  KB)]</font></a>
	   <font size="2" face="Verdana"><b>JNL</b></font>
	<HR>
   </td>
</tr>
<tr>
		<td valign="top"></td>
		 <td valign="top"><font size="1" face="Verdana">9</font>&nbsp;&nbsp;<strong><font size="2" face="Verdana">Automated macromodelling of "nonlinear" wireless blocks</font></strong></a>
	      <br><font size="2" face="Verdana"><i>Roychowdhury, J.</i></font>
	      <br><font size="2" face="Verdana">Custom Integrated Circuits, 1999. Proceedings of the IEEE 1999</font>
      <font size="2" face="Verdana">, 1999</font>
	     <br><font size="2" face="Verdana">Page(s): 17</font>
	      <font size="2" face="Verdana">-20</font><br>
   <br>
	<A HREF=
	"1999-CICC-Roychowdhury.pdf"
	><font size="2" 	face="Verdana">[PDF Full-Text (372  KB)]</font></a>
	   <font size="2" face="Verdana"><b>CNF</b></font>
	<HR>
   </td>
</tr>
<tr>
		<td valign="top"></td>
		 <td valign="top"><font size="1" face="Verdana">10</font>&nbsp;&nbsp;<strong><font size="2" face="Verdana">Modeling and simulation of noise in analog/mixed-signal communication systems</font></strong></a>
	      <br><font size="2" face="Verdana"><i>Demir, A.; Roychowdhury, J.</i></font>
	      <br><font size="2" face="Verdana">Custom Integrated Circuits, 1999. Proceedings of the IEEE 1999</font>
      <font size="2" face="Verdana">, 1999</font>
	     <br><font size="2" face="Verdana">Page(s): 385</font>
	      <font size="2" face="Verdana">-393</font><br>
   <br>
	<A HREF=
	"1999-CICC-Demir-Roychowdhury-tut.pdf"
	><font size="2" 	face="Verdana">[PDF Full-Text (912  KB)]</font></a>
	   <font size="2" face="Verdana"><b>CNF</b></font>
	<HR>
   </td>
</tr>
<tr>
		<td valign="top"></td>
		 <td valign="top"><font size="1" face="Verdana">11</font>&nbsp;&nbsp;<strong><font size="2" face="Verdana">Analysing forced oscillators with multiple time scales</font>
		 	<br><font size="2" color="#ff7700" face="Verdana">Nominated for Best Paper</font>
	      <br><font size="2" face="Verdana"><i>Narayan, O.; Roychowdhury, J.</i></font>
	      </strong></a>
	      <br><font size="2" face="Verdana">Design Automation Conference, 1999. Proceedings of the ASP-DAC '99. Asia and South Pacific</font>
      <font size="2" face="Verdana">, 1999</font>
	     <br><font size="2" face="Verdana">Page(s): 57</font>
	      <font size="2" face="Verdana">-60 vol.1</font><br>
   <br>
	<A HREF=
	"1999-ASPDAC-Narayan-Roychowdhury.pdf"
	><font size="2" 	face="Verdana">[PDF Full-Text (436  KB)]</font></a>
	   <font size="2" face="Verdana"><b>CNF</b></font>
	<HR>
   </td>
</tr>
<tr>
		<td valign="top"></td>
		 <td valign="top"><font size="1" face="Verdana">12</font>&nbsp;&nbsp;<strong><font size="2" face="Verdana">Reduced-order modelling of time-varying systems</font> 
		 	<br><font size="2" color="red" face="Verdana">Best Paper</font>
			</strong>
	      <br><font size="2" face="Verdana"><i>Roychowdhury, J.</i></font>
	      <br><font size="2" face="Verdana">Design Automation Conference, 1999. Proceedings of the ASP-DAC '99. Asia and South Pacific</font>
      <font size="2" face="Verdana">, 1999</font>
	     <br><font size="2" face="Verdana">Page(s): 53</font>
	      <font size="2" face="Verdana">-56 vol.1</font><br>
   <br>
	<A HREF=
	"1999-DAC-Roychowdhury.pdf"
	><font size="2" 	face="Verdana">[PDF Full-Text (392  KB)]</font></a>
	   <font size="2" face="Verdana"><b>CNF</b></font>
	<HR>
   </td>
</tr>
<tr>
		<td valign="top"></td>
		 <td valign="top"><font size="1" face="Verdana">13</font>&nbsp;&nbsp;<strong><font size="2" face="Verdana">Analysing forced oscillators with multiple time scales</font> 
			</strong></a>
	      <br><font size="2" face="Verdana"><i>Narayan, O.; Roychowdhury, J.</i></font>
	      <br><font size="2" face="Verdana">VLSI Design, 1999. Proceedings. Twelfth International Conference On</font>
      <font size="2" face="Verdana">, 1999</font>
	     <br><font size="2" face="Verdana">Page(s): 621</font>
	      <font size="2" face="Verdana">-624</font><br>
   <br>
	 <A HREF=
	"1999-VLSI-Narayan-Roychowdhury.pdf"
	><font size="2" face="Verdana">[PDF Full-Text 	(1,072  KB)]</font></a>
	   <font size="2" face="Verdana"><b>CNF</b></font>
	<HR>
   </td>
</tr>
<tr>
		<td valign="top"></td>
		 <td valign="top"><font size="1" face="Verdana">14</font>&nbsp;&nbsp;<strong><font size="2" face="Verdana">Multi-time simulation of voltage-controlled oscillators</font></strong></a>
	      <br><font size="2" face="Verdana"><i>Narayan, O.; Roychowdhury, J.</i></font>
	      <br><font size="2" face="Verdana">Design Automation Conference, 1999. Proceedings. 36th</font>
      <font size="2" face="Verdana">, 1999</font>
	     <br><font size="2" face="Verdana">Page(s): 629</font>
	      <font size="2" face="Verdana">-634</font><br>
   <br>
	<A HREF=
	"1999-DAC-Narayan-Roychowdhury.pdf"
	><font size="2" 	face="Verdana">[PDF Full-Text (700  KB)]</font></a>
	   <font size="2" face="Verdana"><b>CNF</b></font>
	<HR>
   </td>
</tr>
<tr>
		<td valign="top"></td>
		 <td valign="top"><font size="1"
		 face="Verdana">15</font>&nbsp;&nbsp;<strong><font size="2"
	 face="Verdana">Cyclostationary noise analysis of large RF circuits
		 with multitone excitations</font></strong></a>
		     <br><font size="2" face="Verdana"><i>Roychowdhury, J.; Long,
		     D.; Feldmann, P.</i></font>
		    <br><font size="2" face="Verdana">Solid-State Circuits, IEEE
	    Journal of</font>
	    , <font size="2" face="Verdana">Volume: 33</font>
	    <font size="2" face="Verdana">Issue: 3</font>
		    <font size="2" face="Verdana">, March 1998</font> <br><font
	    size="2" face="Verdana">Page(s): 324</font> <font size="2"
		    face="Verdana">-336</font><br>
	   <br>
	<A HREF=
	"1998-JSSC-Roychowdhury-Long-Feldmann.pdf"
	><font
	size="2"
	face="Verdana">[PDF
	Full-Text
	(400
		KB)]</font></a>
	<font
	size="2"
		face="Verdana"><b>JNL</b></font>
	<HR>
	   </td>
</tr>
<tr>
		<td valign="top"></td>
		 <td valign="top"><font size="1" face="Verdana">16</font>&nbsp;&nbsp;<strong><font size="2" face="Verdana">Tools and methodology for RF IC design</font></strong></a>
	      <br><font size="2" face="Verdana"><i>Dunlop, A.; Demir, A.; Feldmann, P.; Kapur, S.; Long, D.; Melville, R.; Roychowdhury, J.</i></font>
	      <br><font size="2" face="Verdana">Design Automation Conference, 1998. Proceedings</font>
      <font size="2" face="Verdana">, 1998</font>
	     <br><font size="2" face="Verdana">Page(s): 414</font>
	      <font size="2" face="Verdana">-420</font><br>
   <br>
	<A HREF=
	"1998-DAC-Dunlop-et-al-RFIC-CAD-overview.pdf"
	><font size="2" 	face="Verdana">[PDF Full-Text (776  KB)]</font></a>
	   <font size="2" face="Verdana"><b>CNF</b></font>
	<HR>
   </td>
</tr>
<tr>
		<td valign="top"></td>
		 <td valign="top"><font size="1" face="Verdana">17</font>&nbsp;&nbsp;<strong><font size="2" face="Verdana">Phase noise in oscillators: a unifying theory and numerical methods for characterisation</font></strong></a>
	      <br><font size="2" face="Verdana"><i>Demir, A.; Mehrotra, A.; Roychowdhury, J.</i></font>
	      <br><font size="2" face="Verdana">Design Automation Conference, 1998. Proceedings</font>
      <font size="2" face="Verdana">, 1998</font>
	     <br><font size="2" face="Verdana">Page(s): 26</font>
	      <font size="2" face="Verdana">-31</font><br>
   <br>
	<A HREF=
	"1998-DAC-Demir-Mehrotra-Roychowdhury.pdf"
	><font size="2" 	face="Verdana">[PDF Full-Text (688  KB)]</font></a>
	   <font size="2" face="Verdana"><b>CNF</b></font>
	<HR>
   </td>
</tr>
<tr>
		<td valign="top"></td>
		 <td valign="top"><font size="1" face="Verdana">18</font>&nbsp;&nbsp;<strong><font size="2" face="Verdana">Estimating noise in RF systems</font></strong></a>
	      <br><font size="2" face="Verdana"><i>Roychowdhury, J.; Demir, A.</i></font>
	      <br><font size="2" face="Verdana">Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on</font>
      <font size="2" face="Verdana">, 1998</font>
	     <br><font size="2" face="Verdana">Page(s): 199</font>
	      <font size="2" face="Verdana">-202</font><br>
   <br>
	<A HREF=
	"1998-ICCAD-Demir-Roychowdhury-tut.pdf"
	><font size="2" 	face="Verdana">[PDF Full-Text (588  KB)]</font></a>
	   <font size="2" face="Verdana"><b>CNF</b></font>
	<HR>
   </td>
</tr>
<tr>
		<td valign="top"></td>
		 <td valign="top"><font size="1" face="Verdana">19</font>&nbsp;&nbsp;<strong><font size="2" face="Verdana">Reduced-order modelling of linear time-varying systems</font></strong></a>
	      <br><font size="2" face="Verdana"><i>Roychowdhury, J.</i></font>
	      <br><font size="2" face="Verdana">Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on</font>
      <font size="2" face="Verdana">, 1998</font>
	     <br><font size="2" face="Verdana">Page(s): 92</font>
	      <font size="2" face="Verdana">-95</font><br>
   <br>
	<A HREF=
	"1998-ICCAD-Roychowdhury.pdf"
	><font size="2" 	face="Verdana">[PDF Full-Text (428  KB)]</font></a>
	   <font size="2" face="Verdana"><b>CNF</b></font>
	<HR>
   </td>
</tr>
<tr>
		<td valign="top"></td>
		 <td valign="top"><font size="1" face="Verdana">20</font>&nbsp;&nbsp;<strong><font size="2" face="Verdana">MPDE methods for efficient analysis of wireless systems</font></strong></a>
	      <br><font size="2" face="Verdana"><i>Roychowdhury, J.</i></font>
	      <br><font size="2" face="Verdana">Custom Integrated Circuits Conference, 1998. Proceedings of the IEEE 1998</font>
      <font size="2" face="Verdana">, 1998</font>
	     <br><font size="2" face="Verdana">Page(s): 451</font>
	      <font size="2" face="Verdana">-454</font><br>
   <br>
	<A HREF=
	"1998-CICC-Roychowdhury.pdf"
	><font size="2" 	face="Verdana">[PDF Full-Text (532  KB)]</font></a>
	   <font size="2" face="Verdana"><b>CNF</b></font>
	<HR>
   </td>
</tr>
<tr>
		<td valign="top"></td>
		 <td valign="top"><font size="1" face="Verdana">21</font>&nbsp;&nbsp;<strong><font size="2" face="Verdana">Phase noise and timing jitter in oscillators</font></strong></a>
	      <br><font size="2" face="Verdana"><i>Demir, A.; Mehrotra, A.; Roychowdhury, J.</i></font>
	      <br><font size="2" face="Verdana">Custom Integrated Circuits Conference, 1998. Proceedings of the IEEE 1998</font>
      <font size="2" face="Verdana">, 1998</font>
	     <br><font size="2" face="Verdana">Page(s): 45</font>
	      <font size="2" face="Verdana">-48</font><br>
   <br>
	<A HREF=
	"1998-CICC-Demir-Mehrotra-Roychowdhury.pdf"
	><font size="2" 	face="Verdana">[PDF Full-Text (504  KB)]</font></a>
	   <font size="2" face="Verdana"><b>CNF</b></font>
	<HR>
   </td>
</tr>
<tr>
		<td valign="top"></td>
		 <td valign="top"><font size="1" face="Verdana">22</font>&nbsp;&nbsp;<strong><font size="2" face="Verdana">Efficient Methods For Simulating Highly Nonlinear Multi-rate Circuits</font>
		 	<br><font size="2" color="red" face="Verdana">Best Paper</font>
			</strong></a>
	      <br><font size="2" face="Verdana"><i>Roychowdhury, J.</i></font>
	      <br><font size="2" face="Verdana">Design Automation Conference, 1997. Proceedings of the 34th</font>
	     <br><font size="2" face="Verdana">Page(s): 269</font>
	      <font size="2" face="Verdana">-274</font><br>
   <br>
	<A HREF=
	"1997-DAC-Roychowdhury.pdf"
	><font size="2" 	face="Verdana">[PDF Full-Text (640  KB)]</font></a>
	   <font size="2" face="Verdana"><b>CNF</b></font>
	<HR>
   </td>
</tr>
<tr>
		<td valign="top"></td>
		 <td valign="top"><font size="1" face="Verdana">23</font>&nbsp;&nbsp;<strong><font size="2" face="Verdana">Cyclostationary noise analysis of large RF circuits with multi-tone excitations</font></strong></a>
	      <br><font size="2" face="Verdana"><i>Roychowdhury, J.; Long, D.; Feldmann, P.</i></font>
	      <br><font size="2" face="Verdana">Custom Integrated Circuits Conference, 1997., Proceedings of the IEEE 1997</font>
      <font size="2" face="Verdana">, 1997</font>
	     <br><font size="2" face="Verdana">Page(s): 383</font>
	      <font size="2" face="Verdana">-386</font><br>
   <br>
	<A HREF=
	"1997-CICC-Roychowdhury-Long-Feldmann.pdf"
	><font size="2" 	face="Verdana">[PDF Full-Text (360  KB)]</font></a>
	   <font size="2" face="Verdana"><b>CNF</b></font>
	<HR>
   </td>
</tr>
<tr>
		<td valign="top"></td>
		 <td valign="top"><font size="1" face="Verdana">24</font>&nbsp;&nbsp;<strong><font size="2" face="Verdana">Overview of computer-aided analysis tools for RFIC simulation: Algorithms, features, and limitations</font></strong></a>
	      <br><font size="2" face="Verdana"><i>Mayaram, K.; Lee, D.C.; Moinian, S.; Rich, D.; Roychowdhury, J.</i></font>
	      <br><font size="2" face="Verdana">Custom Integrated Circuits Conference, 1997., Proceedings of the IEEE 1997</font>
      <font size="2" face="Verdana">, 1997</font>
	     <br><font size="2" face="Verdana">Page(s): 505</font>
	      <font size="2" face="Verdana">-512</font><br>
   <br>
	<A HREF=
	"1997-CICC-Mayaram-Lee-Moinian-Rich-Roychowdhury.pdf"
	><font size="2" 	face="Verdana">[PDF Full-Text (796  KB)]</font></a>
	   <font size="2" face="Verdana"><b>CNF</b></font>
	<HR>
   </td>
</tr>
<tr>
		<td valign="top"></td>
		 <td valign="top"><font size="1" face="Verdana">25</font>&nbsp;&nbsp;<strong><font size="2" face="Verdana">A new linear-time harmonic balance algorithm for cyclostationary noise analysis in RF circuits</font>
		 	<br><font size="2" color="red" face="Verdana">Best Paper</font>
		 </strong></a>
	      <br><font size="2" face="Verdana"><i>Roychowdhury, J.S.; Feldmann, P.</i></font>
	      <br><font size="2" face="Verdana">Design Automation Conference, 1997. Proceedings of the ASP-DAC '97 Asia and South Pacific</font>
      <font size="2" face="Verdana">, 1997</font>
	     <br><font size="2" face="Verdana">Page(s): 483</font>
	      <font size="2" face="Verdana">-492</font><br>
   <br>
	<A HREF=
	"1997-ASPDAC-Roychowdhury-Feldmann.pdf"
	><font size="2" 	face="Verdana">[PDF Full-Text (760  KB)]</font></a>
	   <font size="2" face="Verdana"><b>CNF</b></font>
	<HR>
   </td>
</tr>
<tr>
		<td valign="top"></td>
		 <td valign="top"><font size="1" face="Verdana">26</font>&nbsp;&nbsp;<strong><font size="2" face="Verdana">Computation of circuit waveform envelopes using an efficient, matrix-decomposed harmonic balance algorithm</font></strong></a>
	      <br><font size="2" face="Verdana"><i>Feldmann, P.; Roychowdhury, J.</i></font>
	      <br><font size="2" face="Verdana">Computer-Aided Design, 1996. ICCAD-96. Digest of Technical Papers., 1996 IEEE/ACM International Conference on</font>
      <font size="2" face="Verdana">, 1996</font>
	     <br><font size="2" face="Verdana">Page(s): 295</font>
	      <font size="2" face="Verdana">-300</font><br>
   <br>
	<A HREF=
	"1996-ICCAD-Feldmann-Roychowdhury.pdf"
	><font size="2" 	face="Verdana">[PDF Full-Text (364  KB)]</font></a>
	   <font size="2" face="Verdana"><b>CNF</b></font>
	<HR>
   </td>
</tr>
<tr>
		<td valign="top"></td>
		 <td valign="top"><font size="1" face="Verdana">27</font>&nbsp;&nbsp;<strong><font size="2" face="Verdana">Efficient time-domain simulation of frequency-dependent elements</font></strong></a>
	      <br><font size="2" face="Verdana"><i>Kapur, S.; Long, D.E.; Roychowdhury, J.</i></font>
	      <br><font size="2" face="Verdana">Computer-Aided Design, 1996. ICCAD-96. Digest of Technical Papers., 1996 IEEE/ACM International Conference on</font>
      <font size="2" face="Verdana">, 1996</font>
	     <br><font size="2" face="Verdana">Page(s): 569</font>
	      <font size="2" face="Verdana">-573</font><br>
   <br>
	<A HREF=
	"1996-ICCAD-Kapur-Long-Roychowdhury.pdf"
	><font size="2" 	face="Verdana">[PDF Full-Text (388  KB)]</font></a>
	   <font size="2" face="Verdana"><b>CNF</b></font>
	<HR>
   </td>
</tr>
<tr>
		<td valign="top"></td>
		 <td valign="top"><font size="1" face="Verdana">27.5</font>&nbsp;&nbsp;<strong><font size="2" face="Verdana">Homotopy Techniques for obtaining a DC solution of large-scale MOS circuits</font>
		 	<br><font size="2" color="red" face="Verdana">Bell Labs Citation for Extraordinary Achievement</font>
		 </strong></a>
	      <br><font size="2" face="Verdana"><i>Roychowdhury, J.; Melville, R.C.</i></font>
	      <br><font size="2" face="Verdana">Design Automation Conference, 1996. Proceedings., 33rd ACM/IEEE</font>
      <font size="2" face="Verdana">, 1996</font>
	     <br><font size="2" face="Verdana">Page(s): 286</font>
	      <font size="2" face="Verdana">-291</font><br>
   <br>
	<A HREF=
	"1996-DAC-Roychowdhury-Melville.pdf"
	><font size="2" 	face="Verdana">[PDF Full-Text (364  KB)]</font></a>
	   <font size="2" face="Verdana"><b>CNF</b></font>
	<HR>
   </td>
</tr>
<tr>
		<td valign="top"></td>
		 <td valign="top"><font size="1" face="Verdana">28</font>&nbsp;&nbsp;<strong><font size="2" face="Verdana">A new technique for the efficient solution of singular circuits</font></strong></a>
	      <br><font size="2" face="Verdana"><i>Roychowdhury, J.</i></font>
	      <br><font size="2" face="Verdana">Custom Integrated Circuits Conference, 1996., Proceedings of the IEEE 1996</font>
      <font size="2" face="Verdana">, 1996</font>
	     <br><font size="2" face="Verdana">Page(s): 345</font>
	      <font size="2" face="Verdana">-348</font><br>
   <br>
	<A HREF=
	"1996-CICC-Roychowdhury.pdf"
	><font size="2" 	face="Verdana">[PDF Full-Text (388  KB)]</font></a>
	   <font size="2" face="Verdana"><b>CNF</b></font>
	<HR>
   </td>
</tr>
<tr>
		<td valign="top"></td>
		 <td valign="top"><font size="1" face="Verdana">29</font>&nbsp;&nbsp;<strong><font size="2" face="Verdana">Efficient multi-tone distortion analysis of analog integrated circuits</font></strong></a>
	      <br><font size="2" face="Verdana"><i>Melville, R.C.; Feldmann, P.; Roychowdhury, J.</i></font>
	      <br><font size="2" face="Verdana">Custom Integrated Circuits Conference, 1995., Proceedings of the IEEE 1995</font>
      <font size="2" face="Verdana">, 1995</font>
	     <br><font size="2" face="Verdana">Page(s): 241</font>
	      <font size="2" face="Verdana">-244</font><br>
   <br>
	<A HREF=
	"1995-CICC-Melville-Feldmann-Roychowdhury.pdf"
	><font size="2" 	face="Verdana">[PDF Full-Text (340  KB)]</font></a>
	   <font size="2" face="Verdana"><b>CNF</b></font>
	<HR>
   </td>
</tr>
<tr>
		<td valign="top"></td>
		 <td valign="top"><font size="1" face="Verdana">30</font>&nbsp;&nbsp;<strong><font size="2" face="Verdana">Avoiding dispersion in distributed RLC lines by shaping</font></strong></a>
	      <br><font size="2" face="Verdana"><i>Roychowdhury, J.S.</i></font>
	      <br><font size="2" face="Verdana">Multi-Chip Module Conference, 1995. MCMC-95, Proceedings., 1995 IEEE</font>
      <font size="2" face="Verdana">, 1994</font>
	     <br><font size="2" face="Verdana">Page(s): 111</font>
	      <font size="2" face="Verdana">-116</font><br>
   <br>
	<A HREF=
	"1994-MCMC-Roychowdhury.pdf"
	><font size="2" 	face="Verdana">[PDF Full-Text (368  KB)]</font></a>
	   <font size="2" face="Verdana"><b>CNF</b></font>
	<HR>
   </td>
</tr>
<tr>
		<td valign="top"></td>
		 <td valign="top"><font size="1" face="Verdana">31</font>&nbsp;&nbsp;<strong><font size="2" face="Verdana">Algorithms for the transient simulation of lossy interconnect</font></strong></a>
	      <br><font size="2" face="Verdana"><i>Roychowdhury, J.S.; Newton, A.R.; Pederson, D.O.</i></font>
	      <br><font size="2" face="Verdana">Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on</font>
      , <font size="2" face="Verdana">Volume: 13</font>
      <font size="2" face="Verdana">Issue: 1</font>
      <font size="2" face="Verdana">, Jan. 1994</font>
	     <br><font size="2" face="Verdana">Page(s): 96</font>
	      <font size="2" face="Verdana">-104</font><br>
   <br>
	<A HREF=
	"1994-TCAD-Roychowdhury-Newton-Pederson.pdf"
	><font size="2" 	face="Verdana">[PDF Full-Text (692  KB)]</font></a>
	   <font size="2" face="Verdana"><b>JNL</b></font>
	<HR>
   </td>
</tr>
<tr>
		<td valign="top"></td>
		 <td valign="top"><font size="1" face="Verdana">32</font>&nbsp;&nbsp;<strong><font size="2" face="Verdana">An exact analytic technique for simulating uniform RC lines</font></strong></a>
	      <br><font size="2" face="Verdana"><i>Roychowdhury, J.S.; Newton, A.R.; Pederson, D.O.</i></font>
	      <br><font size="2" face="Verdana">Design Automation Conference, 1992., EURO-VHDL '92, EURO-DAC '92. European</font>
      <font size="2" face="Verdana">, 1992</font>
	     <br><font size="2" face="Verdana">Page(s): 416</font>
	      <font size="2" face="Verdana">-420</font><br>
   <br>
	<A HREF=
	"1992-EURODAC-Roychowdhury-Newton-Pederson.pdf"
	><font size="2" 	face="Verdana">[PDF Full-Text (320  KB)]</font></a>
	   <font size="2" face="Verdana"><b>CNF</b></font>
	<HR>
   </td>
</tr>
<tr>
		<td valign="top"></td>
		 <td valign="top"><font size="1" face="Verdana">33</font>&nbsp;&nbsp;<strong><font size="2" face="Verdana">Simulating lossy interconnect with high frequency nonidealities in linear time</font>
		 	<br><font size="2" color="#ff7700" face="Verdana">Nominated for Best Paper</font>
		 </strong></a>
	      <br><font size="2" face="Verdana"><i>Roychowdhury, J.S.; Newton, A.R.; Pederson, D.O.</i></font>
	      <br><font size="2" face="Verdana">Design Automation Conference, 1992. Proceedings., 29th ACM/IEEE</font>
      <font size="2" face="Verdana">, 1992</font>
	     <br><font size="2" face="Verdana">Page(s): 75</font>
	      <font size="2" face="Verdana">-80</font><br>
   <br>
	<A HREF=
	"1992-DAC-Roychowdhury-Newton-Pederson.pdf"
	><font size="2" 	face="Verdana">[PDF Full-Text (480  KB)]</font></a>
	   <font size="2" face="Verdana"><b>CNF</b></font>
	<HR>
   </td>
</tr>
<tr>
		<td valign="top"></td>
		 <td valign="top"><font size="1" face="Verdana">34</font>&nbsp;&nbsp;<strong><font size="2" face="Verdana">An impulse-response based linear time-complexity algorithm for lossy interconnect simulation</font>
		 	<br><font size="2" color="red" face="Verdana">Distinguished Paper</font>
		 </strong></a>
	      <br><font size="2" face="Verdana"><i>Roychowdhury, J.S.; Newton, A.R.; Pederson, D.O.</i></font>
	      <br><font size="2" face="Verdana">Computer-Aided Design, 1991. ICCAD-91. Digest of Technical Papers., 1991 IEEE International Conference on</font>
      <font size="2" face="Verdana">, 1991</font>
	     <br><font size="2" face="Verdana">Page(s): 62</font>
	      <font size="2" face="Verdana">-65</font><br>
   <br>
	<A HREF=
	"1991-ICCAD-Roychowdhury-Newton-Pederson.pdf"
	><font size="2" 	face="Verdana">[PDF Full-Text (324  KB)]</font></a>
	   <font size="2" face="Verdana"><b>CNF</b></font>
	<HR>
   </td>
</tr>
<tr>
		<td valign="top"></td>
		 <td valign="top"><font size="1"
		 face="Verdana">35</font>&nbsp;&nbsp;<strong><font size="2"
		 face="Verdana">Efficient transient simulation of lossy
		 interconnect</font>
		 	<br><font size="2" color="#ff7700" face="Verdana">Nominated for Best Paper</font>
		 </strong></a>
	      <br><font size="2" face="Verdana"><i>Roychowdhury, J.S.;  Pederson, D.O.</i></font>
	      <br><font size="2" face="Verdana">Design Automation Conference, 1991. Proceedings., 28th ACM/IEEE</font>
      <font size="2" face="Verdana">, 1991</font>
	     <br><font size="2" face="Verdana">Page(s): 740</font>
	      <font size="2" face="Verdana">-745</font><br>
   <br>
	<A HREF=
	"1991-DAC-Roychowdhury-Pederson.pdf"
	><font size="2" 	face="Verdana">[PDF Full-Text (639 KB)]</font></a>
	   <font size="2" face="Verdana"><b>CNF</b></font>
	<HR>
   </td>
</tr>
</table>
</body>
</html>
