{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698549365860 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698549365860 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 28 21:16:05 2023 " "Processing started: Sat Oct 28 21:16:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698549365860 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1698549365860 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SPIlave -c SPIlave --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off SPIlave -c SPIlave --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1698549365860 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1698549366933 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1698549366933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spilave.v 1 1 " "Found 1 design units, including 1 entities, in source file spilave.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPIlave " "Found entity 1: SPIlave" {  } { { "SPIlave.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/Cursos CE/Fundamentos de Arqui S2.2023/aarroyo_compu_archi_found_2G1_2023/FPGA/TallerSPI/SPIlave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698549379633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1698549379633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_module.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_module " "Found entity 1: PWM_module" {  } { { "PWM_module.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/Cursos CE/Fundamentos de Arqui S2.2023/aarroyo_compu_archi_found_2G1_2023/FPGA/TallerSPI/PWM_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698549379635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1698549379635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_module.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_module " "Found entity 1: BCD_module" {  } { { "BCD_module.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/Cursos CE/Fundamentos de Arqui S2.2023/aarroyo_compu_archi_found_2G1_2023/FPGA/TallerSPI/BCD_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698549379637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1698549379637 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SPIlave " "Elaborating entity \"SPIlave\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1698549379690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_module PWM_module:pwm1 " "Elaborating entity \"PWM_module\" for hierarchy \"PWM_module:pwm1\"" {  } { { "SPIlave.v" "pwm1" { Text "C:/Users/maxga/OneDrive/Documentos/Cursos CE/Fundamentos de Arqui S2.2023/aarroyo_compu_archi_found_2G1_2023/FPGA/TallerSPI/SPIlave.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1698549379695 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PWM_module.v(29) " "Verilog HDL assignment warning at PWM_module.v(29): truncated value with size 32 to match size of target (4)" {  } { { "PWM_module.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/Cursos CE/Fundamentos de Arqui S2.2023/aarroyo_compu_archi_found_2G1_2023/FPGA/TallerSPI/PWM_module.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1698549379696 "|SPIlave|PWM_module:pwm1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_module BCD_module:bdc1 " "Elaborating entity \"BCD_module\" for hierarchy \"BCD_module:bdc1\"" {  } { { "SPIlave.v" "bdc1" { Text "C:/Users/maxga/OneDrive/Documentos/Cursos CE/Fundamentos de Arqui S2.2023/aarroyo_compu_archi_found_2G1_2023/FPGA/TallerSPI/SPIlave.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1698549379698 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698549379861 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 28 21:16:19 2023 " "Processing ended: Sat Oct 28 21:16:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698549379861 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698549379861 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698549379861 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1698549379861 ""}
