**************************************************************************
 *             __________               __   ___.
 *   Open      \______   \ ____   ____ |  | _\_ |__   _______  ___
 *   Source     |       _//  _ \_/ ___\|  |/ /| __ \ /  _ \  \/  /
 *   Jukebox    |    |   (  <_> )  \___|    < | \_\ (  <_> > <  <
 *   Firmware   |____|_  /\____/ \___  >__|_ \|___  /\____/__/\_ \
 *                     \/            \/     \/    \/            \/
 * $Id$
 *
 * Driver for WM8758 audio codec - based on datasheet for WM8983
 *
 * Based on code from the ipodlinux project - http://ipodlinux.org/
 * Adapted for Rockbox in December 2005
 *
 * Original file: linux/arch/armnommu/mach-ipod/audio.c
 *
 * Copyright (c) 2003-2005 Bernard Leach (leachbj@bouncycastle.org)
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
 * KIND, either express or implied.
 *
 *************************************************************************** shadow registers  convert tenth of dB volume (-89..6) to master volume register value    att  DAC  AMP  result
        +6dB    0   +6     96
         0dB    0    0     90
       -57dB    0  -57     33
       -58dB   -1  -57     32
       -89dB  -32  -57      1
       -90dB  -oo  -oo      0  helper function that calculates the register setting for amplifier and
   DAC volume out of the input from tenthdb2master()  should never happen, set max volume for amp and dac  set dac to max and set volume for amp (better snr)  set amp to min and reduce dac output  mute all  Set low bias mode  Enable HPCOM, LINECOM  Mute all Outputs and set PGAs minimum gain  Enable L/ROUT1  Enable VMID independent current bias  Enable required DACs and mixers  Enable VMIDSEL, BIASEN, BUFIOEN  Setup digital interface, input amplifiers, PLL, ADCs and DACs  WM8758 is clock master  Disable VMID independent current bias  lower the VMID power consumption  set DAC
       Important: DAC is global and will also affect lineout  set headphone amp OUT1  set lineout amp OUT2  Initialize data without lineout enabling.  Set lineout (OUT2), if enabled.  Set register.  Nice shutdown of WM8758 codec  Disable Thermal shutdown  Enable VMIDTOG  Disable VMIDSEL and BUFIOEN  Wait for VMID to discharge  Power off registers  Note: Disable output before calling this function  CLKCTRL_MCLKDIV_MASK and ADDCTRL_SR_MASK don't overlap,
       so they can both fit in one byte.  Bit 0 selects PLL
       configuration via pll_setups.
      Each PLL configuration is an array consisting of
       { PLLN, PLLK1, PLLK2, PLLK3 }.  The WM8983 datasheet requires
       5 < PLLN < 13, and states optimum is PLLN = 8, f2 = 90 MHz
      f1 = 12 MHz, R = 7.5264, f2 = 90.3168 MHz, fPLLOUT = 22.5792 MHz  f1 = 12 MHz, R = 8.192, f2 = 98.304 MHz, fPLLOUT = 24.576 MHz  PLLN, PLLK1, PLLK2, PLLK3 are contiguous (at 0x24 to 0x27)  CLKCTRL_MCLKDIV divides fPLLOUT to get SYSCLK (256 * sample rate)  set ADC and DAC filter characteristics according to sample rate  SLOWCLK enabled for zero cross timeout to work  We only have a line-in (I think)  Enable monitoring  volume in 0 .. 63, corresponds to -12dB .. +35.25dB in 0.75dB steps  fall through **************************************************************************
 *             __________               __   ___.
 *   Open      \______   \ ____   ____ |  | _\_ |__   _______  ___
 *   Source     |       _//  _ \_/ ___\|  |/ /| __ \ /  _ \  \/  /
 *   Jukebox    |    |   (  <_> )  \___|    < | \_\ (  <_> > <  <
 *   Firmware   |____|_  /\____/ \___  >__|_ \|___  /\____/__/\_ \
 *                     \/            \/     \/    \/            \/
 * $Id$
 *
 * Driver for WM8758 audio codec - based on datasheet for WM8983
 *
 * Based on code from the ipodlinux project - http://ipodlinux.org/
 * Adapted for Rockbox in December 2005
 *
 * Original file: linux/arch/armnommu/mach-ipod/audio.c
 *
 * Copyright (c) 2003-2005 Bernard Leach (leachbj@bouncycastle.org)
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
 * KIND, either express or implied.
 *
 *************************************************************************** shadow registers  convert tenth of dB volume (-89..6) to master volume register value    att  DAC  AMP  result
        +6dB    0   +6     96
         0dB    0    0     90
       -57dB    0  -57     33
       -58dB   -1  -57     32
       -89dB  -32  -57      1
       -90dB  -oo  -oo      0  helper function that calculates the register setting for amplifier and
   DAC volume out of the input from tenthdb2master()  should never happen, set max volume for amp and dac  set dac to max and set volume for amp (better snr)  set amp to min and reduce dac output  mute all  Set low bias mode  Enable HPCOM, LINECOM  Mute all Outputs and set PGAs minimum gain  Enable L/ROUT1  Enable VMID independent current bias  Enable required DACs and mixers  Enable VMIDSEL, BIASEN, BUFIOEN  Setup digital interface, input amplifiers, PLL, ADCs and DACs  WM8758 is clock master  Disable VMID independent current bias  lower the VMID power consumption  set DAC
       Important: DAC is global and will also affect lineout  set headphone amp OUT1  set lineout amp OUT2  Initialize data without lineout enabling.  Set lineout (OUT2), if enabled.  Set register.  Nice shutdown of WM8758 codec  Disable Thermal shutdown  Enable VMIDTOG  Disable VMIDSEL and BUFIOEN  Wait for VMID to discharge  Power off registers  Note: Disable output before calling this function  CLKCTRL_MCLKDIV_MASK and ADDCTRL_SR_MASK don't overlap,
       so they can both fit in one byte.  Bit 0 selects PLL
       configuration via pll_setups.
      Each PLL configuration is an array consisting of
       { PLLN, PLLK1, PLLK2, PLLK3 }.  The WM8983 datasheet requires
       5 < PLLN < 13, and states optimum is PLLN = 8, f2 = 90 MHz
      f1 = 12 MHz, R = 7.5264, f2 = 90.3168 MHz, fPLLOUT = 22.5792 MHz  f1 = 12 MHz, R = 8.192, f2 = 98.304 MHz, fPLLOUT = 24.576 MHz  PLLN, PLLK1, PLLK2, PLLK3 are contiguous (at 0x24 to 0x27)  CLKCTRL_MCLKDIV divides fPLLOUT to get SYSCLK (256 * sample rate)  set ADC and DAC filter characteristics according to sample rate  SLOWCLK enabled for zero cross timeout to work  We only have a line-in (I think)  Enable monitoring  volume in 0 .. 63, corresponds to -12dB .. +35.25dB in 0.75dB steps  fall through **************************************************************************
 *             __________               __   ___.
 *   Open      \______   \ ____   ____ |  | _\_ |__   _______  ___
 *   Source     |       _//  _ \_/ ___\|  |/ /| __ \ /  _ \  \/  /
 *   Jukebox    |    |   (  <_> )  \___|    < | \_\ (  <_> > <  <
 *   Firmware   |____|_  /\____/ \___  >__|_ \|___  /\____/__/\_ \
 *                     \/            \/     \/    \/            \/
 * $Id$
 *
 * Driver for WM8758 audio codec - based on datasheet for WM8983
 *
 * Based on code from the ipodlinux project - http://ipodlinux.org/
 * Adapted for Rockbox in December 2005
 *
 * Original file: linux/arch/armnommu/mach-ipod/audio.c
 *
 * Copyright (c) 2003-2005 Bernard Leach (leachbj@bouncycastle.org)
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
 * KIND, either express or implied.
 *
 *************************************************************************** shadow registers  convert tenth of dB volume (-89..6) to master volume register value    att  DAC  AMP  result
        +6dB    0   +6     96
         0dB    0    0     90
       -57dB    0  -57     33
       -58dB   -1  -57     32
       -89dB  -32  -57      1
       -90dB  -oo  -oo      0  helper function that calculates the register setting for amplifier and
   DAC volume out of the input from tenthdb2master()  should never happen, set max volume for amp and dac  set dac to max and set volume for amp (better snr)  set amp to min and reduce dac output  mute all  Set low bias mode  Enable HPCOM, LINECOM  Mute all Outputs and set PGAs minimum gain  Enable L/ROUT1  Enable VMID independent current bias  Enable required DACs and mixers  Enable VMIDSEL, BIASEN, BUFIOEN  Setup digital interface, input amplifiers, PLL, ADCs and DACs  WM8758 is clock master  Disable VMID independent current bias  lower the VMID power consumption  set DAC
       Important: DAC is global and will also affect lineout  set headphone amp OUT1  set lineout amp OUT2  Initialize data without lineout enabling.  Set lineout (OUT2), if enabled.  Set register.  Nice shutdown of WM8758 codec  Disable Thermal shutdown  Enable VMIDTOG  Disable VMIDSEL and BUFIOEN  Wait for VMID to discharge  Power off registers  Note: Disable output before calling this function  CLKCTRL_MCLKDIV_MASK and ADDCTRL_SR_MASK don't overlap,
       so they can both fit in one byte.  Bit 0 selects PLL
       configuration via pll_setups.
      Each PLL configuration is an array consisting of
       { PLLN, PLLK1, PLLK2, PLLK3 }.  The WM8983 datasheet requires
       5 < PLLN < 13, and states optimum is PLLN = 8, f2 = 90 MHz
      f1 = 12 MHz, R = 7.5264, f2 = 90.3168 MHz, fPLLOUT = 22.5792 MHz  f1 = 12 MHz, R = 8.192, f2 = 98.304 MHz, fPLLOUT = 24.576 MHz  PLLN, PLLK1, PLLK2, PLLK3 are contiguous (at 0x24 to 0x27)  CLKCTRL_MCLKDIV divides fPLLOUT to get SYSCLK (256 * sample rate)  set ADC and DAC filter characteristics according to sample rate  SLOWCLK enabled for zero cross timeout to work  We only have a line-in (I think)  Enable monitoring  volume in 0 .. 63, corresponds to -12dB .. +35.25dB in 0.75dB steps  fall through 