

================================================================
== Vitis HLS Report for 'sp_upsamp_ap_fixed_32_6_5_3_0_4'
================================================================
* Date:           Wed Feb 28 00:01:43 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        123
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.615 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    12547|    12547|  0.125 ms|  0.125 ms|  12547|  12547|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- UHeight_UWidth  |    12545|    12545|        18|         16|          1|   784|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     363|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     499|    -|
|Register         |        -|     -|     377|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     377|     862|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln159_1_fu_530_p2               |         +|   0|  0|  12|           5|           1|
    |add_ln159_fu_504_p2                 |         +|   0|  0|  17|          10|           1|
    |cona_col_1_fu_578_p2                |         +|   0|  0|  12|           5|           1|
    |grp_fu_377_p2                       |         +|   0|  0|  12|           5|           4|
    |grp_fu_382_p2                       |         +|   0|  0|  13|           6|           5|
    |grp_fu_387_p2                       |         +|   0|  0|  13|           6|           6|
    |grp_fu_392_p2                       |         +|   0|  0|  14|           7|           6|
    |grp_fu_397_p2                       |         +|   0|  0|  14|           7|           7|
    |grp_fu_402_p2                       |         +|   0|  0|  14|           7|           7|
    |grp_fu_407_p2                       |         +|   0|  0|  13|           6|           6|
    |grp_fu_412_p2                       |         +|   0|  0|  15|           8|           7|
    |grp_fu_417_p2                       |         +|   0|  0|  15|           8|           8|
    |grp_fu_422_p2                       |         +|   0|  0|  15|           8|           8|
    |grp_fu_427_p2                       |         +|   0|  0|  15|           8|           8|
    |grp_fu_432_p2                       |         +|   0|  0|  15|           8|           8|
    |grp_fu_437_p2                       |         +|   0|  0|  14|           7|           7|
    |grp_fu_442_p2                       |         +|   0|  0|  14|           7|           7|
    |ap_block_pp0_stage10_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage12_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage13_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage14_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage15_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0    |       and|   0|  0|   2|           1|           1|
    |ap_condition_1508                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_1514                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_1518                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_1523                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_1528                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_1534                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_1539                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_1544                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_1549                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_385                    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op107_write_state5     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op113_write_state5     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op45_read_state1       |       and|   0|  0|   2|           1|           1|
    |icmp_ln159_fu_498_p2                |      icmp|   0|  0|  11|          10|           9|
    |icmp_ln160_fu_516_p2                |      icmp|   0|  0|   9|           5|           4|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage9_iter0   |        or|   0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage10_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage11_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state13_pp0_stage12_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state14_pp0_stage13_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state15_pp0_stage14_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state16_pp0_stage15_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state17_pp0_stage0_iter1   |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0    |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0    |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage3_iter0    |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage4_iter0    |        or|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage5_iter0    |        or|   0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage6_iter0    |        or|   0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage7_iter0    |        or|   0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage8_iter0    |        or|   0|  0|   2|           1|           1|
    |empty_49_fu_562_p2                  |        or|   0|  0|   2|           1|           1|
    |select_ln159_1_fu_536_p3            |    select|   0|  0|   5|           1|           5|
    |select_ln159_fu_522_p3              |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 363|         183|         165|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  81|         17|    1|         17|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_cona_col_load        |   9|          2|    5|         10|
    |ap_sig_allocacmp_cona_row_load        |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   10|         20|
    |cona_col_fu_84                        |   9|          2|    5|         10|
    |cona_row_fu_88                        |   9|          2|    5|         10|
    |conv6_out26_blk_n                     |   9|          2|    1|          2|
    |grp_fu_382_p0                         |  14|          3|    6|         18|
    |grp_fu_392_p0                         |  14|          3|    7|         21|
    |grp_fu_412_p0                         |  14|          3|    8|         24|
    |grp_fu_417_p0                         |  14|          3|    8|         24|
    |indvar_flatten_fu_92                  |   9|          2|   10|         20|
    |reg_457                               |   9|          2|   32|         64|
    |reg_463                               |   9|          2|   32|         64|
    |reg_474                               |   9|          2|   32|         64|
    |upsam_buf_address0                    |  81|         17|    8|        136|
    |upsam_buf_address1                    |  81|         17|    8|        136|
    |upsamp6_out27_blk_n                   |   9|          2|    1|          2|
    |upsamp6_out27_din                     |  65|         12|   32|        384|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 499|        105|  220|       1044|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  16|   0|   16|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |cona_col_fu_84               |   5|   0|    5|          0|
    |cona_row_fu_88               |   5|   0|    5|          0|
    |div15_udiv_cast65_reg_912    |   4|   0|    8|          4|
    |div15_udiv_cast70_reg_856    |   4|   0|    6|          2|
    |div15_udiv_cast71_reg_873    |   4|   0|    7|          3|
    |div15_udiv_reg_837           |   4|   0|    4|          0|
    |empty_49_reg_847             |   1|   0|    1|          0|
    |icmp_ln159_reg_833           |   1|   0|    1|          0|
    |indvar_flatten_fu_92         |  10|   0|   10|          0|
    |reg_447                      |  32|   0|   32|          0|
    |reg_452                      |  32|   0|   32|          0|
    |reg_457                      |  32|   0|   32|          0|
    |reg_463                      |  32|   0|   32|          0|
    |reg_469                      |  32|   0|   32|          0|
    |reg_474                      |  32|   0|   32|          0|
    |upsam_buf_load_10_reg_936    |  32|   0|   32|          0|
    |upsam_buf_load_12_reg_951    |  32|   0|   32|          0|
    |upsam_buf_load_14_reg_966    |  32|   0|   32|          0|
    |upsam_buf_load_8_reg_921     |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 377|   0|  386|          9|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+------------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  sp_upsamp<ap_fixed<32, 6, 5, 3, 0> >.4|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  sp_upsamp<ap_fixed<32, 6, 5, 3, 0> >.4|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  sp_upsamp<ap_fixed<32, 6, 5, 3, 0> >.4|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  sp_upsamp<ap_fixed<32, 6, 5, 3, 0> >.4|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|  sp_upsamp<ap_fixed<32, 6, 5, 3, 0> >.4|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  sp_upsamp<ap_fixed<32, 6, 5, 3, 0> >.4|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  sp_upsamp<ap_fixed<32, 6, 5, 3, 0> >.4|  return value|
|conv6_out26_dout              |   in|   32|     ap_fifo|                             conv6_out26|       pointer|
|conv6_out26_num_data_valid    |   in|    2|     ap_fifo|                             conv6_out26|       pointer|
|conv6_out26_fifo_cap          |   in|    2|     ap_fifo|                             conv6_out26|       pointer|
|conv6_out26_empty_n           |   in|    1|     ap_fifo|                             conv6_out26|       pointer|
|conv6_out26_read              |  out|    1|     ap_fifo|                             conv6_out26|       pointer|
|upsamp6_out27_din             |  out|   32|     ap_fifo|                           upsamp6_out27|       pointer|
|upsamp6_out27_num_data_valid  |   in|    2|     ap_fifo|                           upsamp6_out27|       pointer|
|upsamp6_out27_fifo_cap        |   in|    2|     ap_fifo|                           upsamp6_out27|       pointer|
|upsamp6_out27_full_n          |   in|    1|     ap_fifo|                           upsamp6_out27|       pointer|
|upsamp6_out27_write           |  out|    1|     ap_fifo|                           upsamp6_out27|       pointer|
|upsam_buf_address0            |  out|    8|   ap_memory|                               upsam_buf|         array|
|upsam_buf_ce0                 |  out|    1|   ap_memory|                               upsam_buf|         array|
|upsam_buf_we0                 |  out|    1|   ap_memory|                               upsam_buf|         array|
|upsam_buf_d0                  |  out|   32|   ap_memory|                               upsam_buf|         array|
|upsam_buf_q0                  |   in|   32|   ap_memory|                               upsam_buf|         array|
|upsam_buf_address1            |  out|    8|   ap_memory|                               upsam_buf|         array|
|upsam_buf_ce1                 |  out|    1|   ap_memory|                               upsam_buf|         array|
|upsam_buf_we1                 |  out|    1|   ap_memory|                               upsam_buf|         array|
|upsam_buf_d1                  |  out|   32|   ap_memory|                               upsam_buf|         array|
|upsam_buf_q1                  |   in|   32|   ap_memory|                               upsam_buf|         array|
+------------------------------+-----+-----+------------+----------------------------------------+--------------+

