=========================================================================================================
Auto created by the td v4.6.14756
@Copy Right: Shanghai Anlogic Infotech, 2011 - 2021.
Tue Aug 30 13:53:18 2022
=========================================================================================================


Top Model:                TOP_L2_SWITCH                                                   
Device:                   eagle_s20                                                       
Timing Constraint File:   constraints/rmii_timing.sdc                                     
STA Level:                Detail                                                          
Process parameter::       TT  1.10v  85C                                                  

=========================================================================================================
Timing constraint:        clock: phy0_ref_clk                                             
Clock = phy0_ref_clk, period 20ns, rising at 0ns, falling at 10ns

572 endpoints analyzed totally, and 18858 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 12.064ns
---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13 (1850 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      7.936 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.d[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.479 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.f[1] cell                    0.262
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.c[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.475 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.c[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[10]) net (fanout = 3)        0.468 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.f[0] cell                    0.348
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8.b[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[9]) net (fanout = 3)        0.515 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8.f[0] cell                    0.431
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8.d[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[8]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8.f[1] cell                    0.262
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b5.c[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[7]) net (fanout = 4)        0.683 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b5.f[0] cell                    0.251
 _al_u2773|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.d[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[5]) net (fanout = 4)        0.759 ../common/src/FRAME_FIFO.v(123)
 _al_u2773|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.f[0] cell                    0.262
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3.d[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[4]) net (fanout = 4)        0.468 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3.f[0] cell                    0.205
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[3]) net (fanout = 3)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3.f[1] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u10554.e[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[2]) net (fanout = 2)        0.606 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u10554.fco   cell                    0.715
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u10555.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u10555.fx[0]   cell                    0.387
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_3.b[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/diff_adr_w[4]) net (fanout = 2)        0.788 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_3.fco cell                    0.539
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_5.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c5) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_5.fco cell                    0.073
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_7.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_7.fco cell                    0.073
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_9.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_9.fco cell                    0.073
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_11.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_11.fco cell                    0.073
 PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(73)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       15.400 (14 lvl)
                                                                                          (58% logic, 42% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            7.936 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      8.080 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.q[1] cell                    0.146
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.a[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_gray_sync[12]) net (fanout = 1)        0.173 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.f[1] cell                    0.424
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.c[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.475 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.c[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[10]) net (fanout = 3)        0.468 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.f[0] cell                    0.348
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8.b[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[9]) net (fanout = 3)        0.515 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8.f[0] cell                    0.431
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8.d[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[8]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8.f[1] cell                    0.262
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b5.c[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[7]) net (fanout = 4)        0.683 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b5.f[0] cell                    0.251
 _al_u2773|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.d[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[5]) net (fanout = 4)        0.759 ../common/src/FRAME_FIFO.v(123)
 _al_u2773|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.f[0] cell                    0.262
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3.d[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[4]) net (fanout = 4)        0.468 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3.f[0] cell                    0.205
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[3]) net (fanout = 3)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3.f[1] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u10554.e[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[2]) net (fanout = 2)        0.606 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u10554.fco   cell                    0.715
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u10555.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u10555.fx[0]   cell                    0.387
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_3.b[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/diff_adr_w[4]) net (fanout = 2)        0.788 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_3.fco cell                    0.539
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_5.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c5) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_5.fco cell                    0.073
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_7.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_7.fco cell                    0.073
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_9.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_9.fco cell                    0.073
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_11.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_11.fco cell                    0.073
 PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(73)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       15.256 (14 lvl)
                                                                                          (59% logic, 41% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            8.080 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      8.145 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.d[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.479 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.f[1] cell                    0.262
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.c[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.475 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.c[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[10]) net (fanout = 3)        0.468 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.f[0] cell                    0.348
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8.b[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[9]) net (fanout = 3)        0.515 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8.f[0] cell                    0.431
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8.d[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[8]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8.f[1] cell                    0.262
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b5.c[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[7]) net (fanout = 4)        0.683 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b5.f[0] cell                    0.251
 _al_u2773|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.d[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[5]) net (fanout = 4)        0.759 ../common/src/FRAME_FIFO.v(123)
 _al_u2773|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.f[0] cell                    0.262
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3.d[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[4]) net (fanout = 4)        0.468 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3.f[0] cell                    0.205
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[3]) net (fanout = 3)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3.f[1] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u10554.e[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[2]) net (fanout = 2)        0.606 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u10554.fco   cell                    0.715
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u10555.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u10555.fco     cell                    0.132
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u7_al_u10556.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u7_al_u10556.fco     cell                    0.132
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u11_al_u10557.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u11_al_u10557.fx[0]  cell                    0.387
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_11.b[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/diff_adr_w[12]) net (fanout = 2)        0.607 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_11.fco cell                    0.539
 PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(73)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       15.191 (14 lvl)
                                                                                          (58% logic, 42% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            8.145 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13 (1850 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      7.936 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.d[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.479 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.f[1] cell                    0.262
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.c[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.475 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.c[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[10]) net (fanout = 3)        0.468 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.f[0] cell                    0.348
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8.b[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[9]) net (fanout = 3)        0.515 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8.f[0] cell                    0.431
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8.d[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[8]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8.f[1] cell                    0.262
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b5.c[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[7]) net (fanout = 4)        0.683 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b5.f[0] cell                    0.251
 _al_u2773|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.d[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[5]) net (fanout = 4)        0.759 ../common/src/FRAME_FIFO.v(123)
 _al_u2773|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.f[0] cell                    0.262
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3.d[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[4]) net (fanout = 4)        0.468 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3.f[0] cell                    0.205
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[3]) net (fanout = 3)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3.f[1] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u10554.e[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[2]) net (fanout = 2)        0.606 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u10554.fco   cell                    0.715
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u10555.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u10555.fx[0]   cell                    0.387
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_3.b[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/diff_adr_w[4]) net (fanout = 2)        0.788 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_3.fco cell                    0.539
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_5.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c5) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_5.fco cell                    0.073
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_7.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_7.fco cell                    0.073
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_9.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_9.fco cell                    0.073
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_11.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_11.fco cell                    0.073
 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(72)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       15.400 (14 lvl)
                                                                                          (58% logic, 42% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            7.936 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      7.998 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.d[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.479 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.f[1] cell                    0.262
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.c[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.475 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.c[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[10]) net (fanout = 3)        0.468 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.f[0] cell                    0.348
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8.b[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[9]) net (fanout = 3)        0.515 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8.f[0] cell                    0.431
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8.d[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[8]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8.f[1] cell                    0.262
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b5.c[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[7]) net (fanout = 4)        0.683 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b5.f[0] cell                    0.251
 _al_u2773|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.d[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[5]) net (fanout = 4)        0.759 ../common/src/FRAME_FIFO.v(123)
 _al_u2773|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.f[0] cell                    0.262
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3.d[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[4]) net (fanout = 4)        0.468 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3.f[0] cell                    0.205
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[3]) net (fanout = 3)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3.f[1] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u10554.e[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[2]) net (fanout = 2)        0.606 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u10554.fco   cell                    0.715
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u10555.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u10555.fco     cell                    0.132
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u7_al_u10556.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u7_al_u10556.fco     cell                    0.132
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u11_al_u10557.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u11_al_u10557.fx[0]  cell                    0.387
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_11.b[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/diff_adr_w[12]) net (fanout = 2)        0.754 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_11.fco cell                    0.539
 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(72)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       15.338 (14 lvl)
                                                                                          (58% logic, 42% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            7.998 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      8.080 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.q[1] cell                    0.146
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.a[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_gray_sync[12]) net (fanout = 1)        0.173 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.f[1] cell                    0.424
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.c[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.475 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.c[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[10]) net (fanout = 3)        0.468 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.f[0] cell                    0.348
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8.b[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[9]) net (fanout = 3)        0.515 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8.f[0] cell                    0.431
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8.d[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[8]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8.f[1] cell                    0.262
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b5.c[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[7]) net (fanout = 4)        0.683 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b5.f[0] cell                    0.251
 _al_u2773|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.d[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[5]) net (fanout = 4)        0.759 ../common/src/FRAME_FIFO.v(123)
 _al_u2773|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.f[0] cell                    0.262
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3.d[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[4]) net (fanout = 4)        0.468 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3.f[0] cell                    0.205
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[3]) net (fanout = 3)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3.f[1] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u10554.e[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[2]) net (fanout = 2)        0.606 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u10554.fco   cell                    0.715
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u10555.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u10555.fx[0]   cell                    0.387
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_3.b[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/diff_adr_w[4]) net (fanout = 2)        0.788 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_3.fco cell                    0.539
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_5.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c5) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_5.fco cell                    0.073
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_7.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_7.fco cell                    0.073
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_9.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_9.fco cell                    0.073
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_11.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_11.fco cell                    0.073
 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(72)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       15.256 (14 lvl)
                                                                                          (59% logic, 41% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            8.080 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13 (1881 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      9.551 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b13.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13.fci (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b13.q[1] cell                    0.146
 _al_u4051|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12.b[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_gray_sync[13]) net (fanout = 2)        0.687 ../common/src/FRAME_FIFO.v(197)
 _al_u4051|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12.f[0] cell                    0.431
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.c[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[12]) net (fanout = 3)        0.561 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.f[1] cell                    0.348
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.e[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[11]) net (fanout = 3)        0.470 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.f[0] cell                    0.282
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.b[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[10]) net (fanout = 2)        0.670 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.f[1] cell                    0.333
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.d[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[9]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.f[0] cell                    0.205
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b3.d[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[8]) net (fanout = 3)        0.729 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b3.f[1] cell                    0.262
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b0.d[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[7]) net (fanout = 6)        0.323 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b0.f[1] cell                    0.262
 _al_u2823|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b4.c[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[4]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(201)
 _al_u2823|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b4.f[1]    cell                    0.348
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u1.a[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[1]) net (fanout = 2)        0.676 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u1.fco cell                    0.706
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u3.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u3.f[1] cell                    0.355
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_4|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_3.a[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/diff_adr_r[4]) net (fanout = 1)        0.795 ../common/src/FRAME_FIFO.v(212)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_4|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_3.fco cell                    0.627
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_6|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_5.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c5) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_6|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_5.fco cell                    0.073
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_7.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_7.fco cell                    0.073
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_9.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c9) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_9.fco cell                    0.073
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_11.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_11.fco cell                    0.073
 PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(286)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13 path2reg1               0.355
 Arrival time                                                                       13.785 (12 lvl)
                                                                                          (62% logic, 38% net)

 PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            9.551 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      9.683 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b13.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13.fci (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b13.q[1] cell                    0.146
 _al_u4051|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12.b[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_gray_sync[13]) net (fanout = 2)        0.687 ../common/src/FRAME_FIFO.v(197)
 _al_u4051|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12.f[0] cell                    0.431
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.c[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[12]) net (fanout = 3)        0.561 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.f[1] cell                    0.348
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.e[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[11]) net (fanout = 3)        0.470 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.f[0] cell                    0.282
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.b[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[10]) net (fanout = 2)        0.670 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.f[1] cell                    0.333
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.d[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[9]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.f[0] cell                    0.205
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b3.c[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[8]) net (fanout = 3)        0.831 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b3.f[0] cell                    0.348
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b1|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b2.c[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[3]) net (fanout = 3)        0.820 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b1|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b2.f[0] cell                    0.251
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u1.a[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[2]) net (fanout = 2)        0.468 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u1.fco cell                    0.627
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u3.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u3.f[1] cell                    0.355
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_4|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_3.a[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/diff_adr_r[4]) net (fanout = 1)        0.795 ../common/src/FRAME_FIFO.v(212)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_4|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_3.fco cell                    0.627
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_6|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_5.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c5) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_6|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_5.fco cell                    0.073
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_7.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_7.fco cell                    0.073
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_9.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c9) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_9.fco cell                    0.073
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_11.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_11.fco cell                    0.073
 PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(286)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13 path2reg1               0.355
 Arrival time                                                                       13.653 (11 lvl)
                                                                                          (60% logic, 40% net)

 PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            9.683 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      9.820 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b13.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13.fci (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b13.q[1] cell                    0.146
 _al_u4051|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12.b[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_gray_sync[13]) net (fanout = 2)        0.687 ../common/src/FRAME_FIFO.v(197)
 _al_u4051|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12.f[0] cell                    0.431
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.c[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[12]) net (fanout = 3)        0.561 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.f[1] cell                    0.348
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.e[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[11]) net (fanout = 3)        0.470 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.f[0] cell                    0.282
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.b[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[10]) net (fanout = 2)        0.670 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.f[1] cell                    0.333
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.d[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[9]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.f[0] cell                    0.205
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b3.d[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[8]) net (fanout = 3)        0.729 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b3.f[1] cell                    0.262
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b0.d[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[7]) net (fanout = 6)        0.323 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b0.f[1] cell                    0.262
 _al_u2823|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b4.c[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[4]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(201)
 _al_u2823|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b4.f[1]    cell                    0.348
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u1.a[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[1]) net (fanout = 2)        0.676 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u1.fco cell                    0.706
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u3.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u3.fco cell                    0.073
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u5.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/c5) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u5.fco cell                    0.073
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u8|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u7.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u8|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u7.fco cell                    0.073
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u10|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u9.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/c9) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u10|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u9.fco cell                    0.073
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u11.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u11.f[1] cell                    0.355
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_11.a[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/diff_adr_r[12]) net (fanout = 1)        0.526 ../common/src/FRAME_FIFO.v(212)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_11.fco cell                    0.627
 PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(286)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13 path2reg1               0.355
 Arrival time                                                                       13.516 (12 lvl)
                                                                                          (64% logic, 36% net)

 PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            9.820 ns

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[0]$frame_fifo_rx/bram32k_impl_0/inst_4096x8_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.369 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp1_reg.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/bram32k_impl_0/inst_4096x8_sub_000000_000.rsta (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp1_reg.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp1_reg.q[1] cell                    0.140
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram32k_impl_0/inst_4096x8_sub_000000_000.rsta (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_w) net (fanout = 47)       0.798 ../common/src/FRAME_FIFO.v(28)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram32k_impl_0/inst_4096x8_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.186 (1 lvl)
                                                                                          (81% logic, 19% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram32k_impl_0/inst_4096x8_sub_000000_000.clka                         3.371
 capture clock edge                                                                  0.000
 cell hold                                                                           0.650
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.817
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.369 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (22 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.384 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b9.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[9] (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b9.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b9.q[1] cell                    0.140
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[9] (PHY_RX_INTERFACE[0]$frame_fifo_rx/wadr[9]) net (fanout = 4)        0.572 ../common/src/FRAME_FIFO.v(43)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        3.960 (1 lvl)
                                                                                          (86% logic, 14% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.576
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.384 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       0.671 ns                                                        
 StartPoint:              _al_u2942|PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b12.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[12] (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 _al_u2942|PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b12.clk    clock                   3.248
 launch clock edge                                           clock                   0.000
 _al_u2942|PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b12.q[0]   cell                    0.140
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[12] (PHY_RX_INTERFACE[0]$frame_fifo_rx/wadr[12]) net (fanout = 4)        0.859 ../common/src/FRAME_FIFO.v(43)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.247 (1 lvl)
                                                                                          (80% logic, 20% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.576
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.671 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       0.732 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b3|_al_u3377.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[3] (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b3|_al_u3377.clk     clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b3|_al_u3377.q[1]    cell                    0.140
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[3] (PHY_RX_INTERFACE[0]$frame_fifo_rx/wadr[3]) net (fanout = 4)        0.920 ../common/src/FRAME_FIFO.v(43)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.308 (1 lvl)
                                                                                          (79% logic, 21% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.576
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.732 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.492 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b11.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.mi[1] (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b11.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b11.q[0] cell                    0.140
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.mi[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/temp1[11]) net (fanout = 1)        0.416 ../common/src/vec_sync_2ff.v(10)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10 path2reg1               0.138
 Arrival time                                                                        3.942 (1 lvl)
                                                                                          (90% logic, 10% net)

 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.450
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.492 ns

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   18.422 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp1_reg.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp1_reg.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp1_reg.q[1] cell                    0.146
 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_w) net (fanout = 47)       1.054 ../common/src/FRAME_FIFO.v(28)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.780 (1 lvl)
                                                                                          (78% logic, 22% net)

 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clkb                         3.248
 capture clock edge                                                                 20.000
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.202
---------------------------------------------------------------------------------------------------------
 Slack                                                                           18.422 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   18.441 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp1_reg.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp1_reg.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp1_reg.q[1] cell                    0.146
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_w) net (fanout = 47)       1.035 ../common/src/FRAME_FIFO.v(28)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.761 (1 lvl)
                                                                                          (79% logic, 21% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.248
 capture clock edge                                                                 20.000
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.202
---------------------------------------------------------------------------------------------------------
 Slack                                                                           18.441 ns

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    0.662 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp1_reg.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp1_reg.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp1_reg.q[1] cell                    0.140
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_w) net (fanout = 47)       0.900 ../common/src/FRAME_FIFO.v(28)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.288 (1 lvl)
                                                                                          (80% logic, 20% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.580
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.626
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.662 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    0.688 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp1_reg.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp1_reg.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp1_reg.q[1] cell                    0.140
 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_w) net (fanout = 47)       0.926 ../common/src/FRAME_FIFO.v(28)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.314 (1 lvl)
                                                                                          (79% logic, 21% net)

 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clkb                         3.580
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.626
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.688 ns

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: phy1_ref_clk                                             
Clock = phy1_ref_clk, period 20ns, rising at 0ns, falling at 10ns

576 endpoints analyzed totally, and 19824 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 10.896ns
---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13 (1911 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      9.104 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13.fci (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13.q[1] cell                    0.146
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13.a[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_gray_sync[12]) net (fanout = 1)        0.173 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13.f[1] cell                    0.424
 _al_u4070|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.b[0] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(201)
 _al_u4070|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.f[0] cell                    0.431
 _al_u2565|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b10.b[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[11]) net (fanout = 3)        0.475 ../common/src/FRAME_FIFO.v(201)
 _al_u2565|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b10.f[1] cell                    0.431
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.d[0] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[10]) net (fanout = 2)        0.875 ../common/src/FRAME_FIFO.v(201)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.f[0] cell                    0.262
 _al_u2685|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b8.e[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[9]) net (fanout = 3)        0.992 ../common/src/FRAME_FIFO.v(201)
 _al_u2685|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b8.f[1] cell                    0.282
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b3.d[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[8]) net (fanout = 3)        0.323 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b3.f[1] cell                    0.262
 _al_u2780|_al_u2832.b[0] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[7]) net (fanout = 7)        1.153 ../common/src/FRAME_FIFO.v(201)
 _al_u2780|_al_u2832.f[0]                                    cell                    0.333
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u5.a[0] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[5]) net (fanout = 2)        1.136 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u5.fco cell                    0.706
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u8|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u7.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u8|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u7.fco cell                    0.073
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u10|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u9.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/c9) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u10|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u9.fco cell                    0.073
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u11.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u11.f[1] cell                    0.355
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_11.a[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/diff_adr_r[12]) net (fanout = 1)        0.594 ../common/src/FRAME_FIFO.v(212)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_11.fco cell                    0.627
 PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(286)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13 path2reg1               0.355
 Arrival time                                                                       14.232 (11 lvl)
                                                                                          (59% logic, 41% net)

 PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            9.104 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      9.104 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13.fci (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13.q[1] cell                    0.146
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13.a[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_gray_sync[12]) net (fanout = 1)        0.173 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13.f[1] cell                    0.424
 _al_u4070|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.b[0] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(201)
 _al_u4070|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.f[0] cell                    0.431
 _al_u2565|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b10.b[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[11]) net (fanout = 3)        0.475 ../common/src/FRAME_FIFO.v(201)
 _al_u2565|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b10.f[1] cell                    0.431
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.d[0] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[10]) net (fanout = 2)        0.875 ../common/src/FRAME_FIFO.v(201)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.f[0] cell                    0.262
 _al_u2685|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b8.e[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[9]) net (fanout = 3)        0.992 ../common/src/FRAME_FIFO.v(201)
 _al_u2685|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b8.f[1] cell                    0.282
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b3.d[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[8]) net (fanout = 3)        0.323 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b3.f[1] cell                    0.262
 _al_u2780|_al_u2832.b[0] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[7]) net (fanout = 7)        1.153 ../common/src/FRAME_FIFO.v(201)
 _al_u2780|_al_u2832.f[0]                                    cell                    0.333
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u5.a[0] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[5]) net (fanout = 2)        1.136 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u5.fco cell                    0.706
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u8|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u7.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u8|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u7.f[1] cell                    0.355
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_7.a[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/diff_adr_r[8]) net (fanout = 1)        0.594 ../common/src/FRAME_FIFO.v(212)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_7.fco cell                    0.627
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_9.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_c9) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_9.fco cell                    0.073
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_11.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_11.fco cell                    0.073
 PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(286)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13 path2reg1               0.355
 Arrival time                                                                       14.232 (11 lvl)
                                                                                          (59% logic, 41% net)

 PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            9.104 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      9.236 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13.fci (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13.q[1] cell                    0.146
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13.a[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_gray_sync[12]) net (fanout = 1)        0.173 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13.f[1] cell                    0.424
 _al_u4070|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.b[0] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(201)
 _al_u4070|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.f[0] cell                    0.431
 _al_u2565|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b10.b[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[11]) net (fanout = 3)        0.475 ../common/src/FRAME_FIFO.v(201)
 _al_u2565|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b10.f[1] cell                    0.431
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.d[0] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[10]) net (fanout = 2)        0.875 ../common/src/FRAME_FIFO.v(201)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.f[0] cell                    0.262
 _al_u2685|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b8.e[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[9]) net (fanout = 3)        0.992 ../common/src/FRAME_FIFO.v(201)
 _al_u2685|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b8.f[1] cell                    0.282
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b3.d[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[8]) net (fanout = 3)        0.323 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b3.f[1] cell                    0.262
 _al_u2780|_al_u2832.b[0] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[7]) net (fanout = 7)        1.153 ../common/src/FRAME_FIFO.v(201)
 _al_u2780|_al_u2832.f[0]                                    cell                    0.333
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u5.a[0] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[5]) net (fanout = 2)        1.136 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u5.fco cell                    0.706
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u8|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u7.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u8|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u7.fco cell                    0.073
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u10|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u9.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/c9) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u10|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u9.fco cell                    0.073
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u11.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u11.f[0] cell                    0.144
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_11.a[0] (PHY_TX_INTERFACE[1]$frame_fifo_tx/diff_adr_r[11]) net (fanout = 1)        0.594 ../common/src/FRAME_FIFO.v(212)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_11.fco cell                    0.706
 PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(286)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13 path2reg1               0.355
 Arrival time                                                                       14.100 (11 lvl)
                                                                                          (59% logic, 41% net)

 PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            9.236 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13 (1850 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      9.436 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.q[1] cell                    0.146
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.a[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[12]) net (fanout = 1)        0.173 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.408
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.205
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2.d[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11]) net (fanout = 3)        0.473 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2.f[1] cell                    0.205
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.d[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10]) net (fanout = 2)        0.947 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.f[1] cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9]) net (fanout = 3)        0.815 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.f[1] cell                    0.431
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[8]) net (fanout = 3)        0.503 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.f[0] cell                    0.262
 _al_u2780|_al_u2832.a[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7]) net (fanout = 6)        0.598 ../common/src/FRAME_FIFO.v(123)
 _al_u2780|_al_u2832.f[1]                                    cell                    0.408
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0.e[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[4]) net (fanout = 3)        0.561 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0.f[1] cell                    0.282
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u10566.d[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[1]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u10566.fco   cell                    0.715
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u10567.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u10567.fco     cell                    0.132
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u10568.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u10568.fco     cell                    0.132
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u11_al_u10569.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u11_al_u10569.fx[0]  cell                    0.387
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_11.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[12]) net (fanout = 2)        0.754 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_11.fco cell                    0.539
 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(73)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       13.900 (12 lvl)
                                                                                          (61% logic, 39% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            9.436 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      9.571 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.q[1] cell                    0.146
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.a[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[12]) net (fanout = 1)        0.173 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.408
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.205
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2.d[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11]) net (fanout = 3)        0.473 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2.f[1] cell                    0.205
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.d[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10]) net (fanout = 2)        0.947 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.f[1] cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9]) net (fanout = 3)        0.815 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.f[1] cell                    0.431
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[8]) net (fanout = 3)        0.503 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.f[0] cell                    0.262
 _al_u2780|_al_u2832.a[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7]) net (fanout = 6)        0.598 ../common/src/FRAME_FIFO.v(123)
 _al_u2780|_al_u2832.f[1]                                    cell                    0.408
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0.e[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[4]) net (fanout = 3)        0.561 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0.f[1] cell                    0.282
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u10566.d[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[1]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u10566.fco   cell                    0.715
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u10567.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u10567.fx[0]   cell                    0.387
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_3.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[4]) net (fanout = 2)        0.591 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_3.fco cell                    0.539
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_5.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c5) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_5.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_7.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_7.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_9.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_9.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_11.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_11.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(73)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       13.765 (12 lvl)
                                                                                          (62% logic, 38% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            9.571 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      9.593 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b13.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b13.q[1] cell                    0.146
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.c[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.173 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.251
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.205
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2.d[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11]) net (fanout = 3)        0.473 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2.f[1] cell                    0.205
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.d[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10]) net (fanout = 2)        0.947 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.f[1] cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9]) net (fanout = 3)        0.815 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.f[1] cell                    0.431
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[8]) net (fanout = 3)        0.503 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.f[0] cell                    0.262
 _al_u2780|_al_u2832.a[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7]) net (fanout = 6)        0.598 ../common/src/FRAME_FIFO.v(123)
 _al_u2780|_al_u2832.f[1]                                    cell                    0.408
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0.e[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[4]) net (fanout = 3)        0.561 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0.f[1] cell                    0.282
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u10566.d[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[1]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u10566.fco   cell                    0.715
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u10567.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u10567.fco     cell                    0.132
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u10568.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u10568.fco     cell                    0.132
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u11_al_u10569.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u11_al_u10569.fx[0]  cell                    0.387
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_11.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[12]) net (fanout = 2)        0.754 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_11.fco cell                    0.539
 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(73)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       13.743 (12 lvl)
                                                                                          (61% logic, 39% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            9.593 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13 (1850 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      9.436 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.q[1] cell                    0.146
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.a[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[12]) net (fanout = 1)        0.173 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.408
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.205
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2.d[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11]) net (fanout = 3)        0.473 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2.f[1] cell                    0.205
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.d[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10]) net (fanout = 2)        0.947 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.f[1] cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9]) net (fanout = 3)        0.815 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.f[1] cell                    0.431
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[8]) net (fanout = 3)        0.503 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.f[0] cell                    0.262
 _al_u2780|_al_u2832.a[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7]) net (fanout = 6)        0.598 ../common/src/FRAME_FIFO.v(123)
 _al_u2780|_al_u2832.f[1]                                    cell                    0.408
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0.e[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[4]) net (fanout = 3)        0.561 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0.f[1] cell                    0.282
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u10566.d[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[1]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u10566.fco   cell                    0.715
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u10567.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u10567.fco     cell                    0.132
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u10568.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u10568.fco     cell                    0.132
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u11_al_u10569.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u11_al_u10569.fx[0]  cell                    0.387
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_11.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[12]) net (fanout = 2)        0.754 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_11.fco cell                    0.539
 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(72)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       13.900 (12 lvl)
                                                                                          (61% logic, 39% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            9.436 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      9.571 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.q[1] cell                    0.146
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.a[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[12]) net (fanout = 1)        0.173 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.408
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.205
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2.d[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11]) net (fanout = 3)        0.473 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2.f[1] cell                    0.205
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.d[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10]) net (fanout = 2)        0.947 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.f[1] cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9]) net (fanout = 3)        0.815 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.f[1] cell                    0.431
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[8]) net (fanout = 3)        0.503 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.f[0] cell                    0.262
 _al_u2780|_al_u2832.a[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7]) net (fanout = 6)        0.598 ../common/src/FRAME_FIFO.v(123)
 _al_u2780|_al_u2832.f[1]                                    cell                    0.408
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0.e[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[4]) net (fanout = 3)        0.561 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0.f[1] cell                    0.282
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u10566.d[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[1]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u10566.fco   cell                    0.715
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u10567.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u10567.fx[0]   cell                    0.387
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_3.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[4]) net (fanout = 2)        0.591 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_3.fco cell                    0.539
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_5.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c5) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_5.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_7.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_7.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_9.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_9.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_11.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_11.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(72)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       13.765 (12 lvl)
                                                                                          (62% logic, 38% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            9.571 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      9.593 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b13.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b13.q[1] cell                    0.146
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.c[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.173 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.251
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.205
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2.d[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11]) net (fanout = 3)        0.473 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2.f[1] cell                    0.205
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.d[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10]) net (fanout = 2)        0.947 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.f[1] cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9]) net (fanout = 3)        0.815 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.f[1] cell                    0.431
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[8]) net (fanout = 3)        0.503 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.f[0] cell                    0.262
 _al_u2780|_al_u2832.a[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7]) net (fanout = 6)        0.598 ../common/src/FRAME_FIFO.v(123)
 _al_u2780|_al_u2832.f[1]                                    cell                    0.408
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0.e[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[4]) net (fanout = 3)        0.561 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0.f[1] cell                    0.282
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u10566.d[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[1]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u10566.fco   cell                    0.715
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u10567.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u10567.fco     cell                    0.132
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u10568.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u10568.fco     cell                    0.132
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u11_al_u10569.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u11_al_u10569.fx[0]  cell                    0.387
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_11.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[12]) net (fanout = 2)        0.754 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_11.fco cell                    0.539
 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(72)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       13.743 (12 lvl)
                                                                                          (61% logic, 39% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            9.593 ns

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b0 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.454 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b0|_al_u4073.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b0.mi[0] (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b0|_al_u4073.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b0|_al_u4073.q[1] cell                    0.140
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b0.mi[0] (PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/temp1[0]) net (fanout = 1)        0.271 ../common/src/vec_sync_2ff.v(10)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b0 path2reg0               0.138
 Arrival time                                                                        3.797 (1 lvl)
                                                                                          (93% logic, 7% net)

 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b0.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.311
 Required time                                                                       3.343
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.454 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[1]$phy_rx/reg4_b0|PHY_RX_INTERFACE[1]$phy_rx/reg4_b2 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.475 ns                                                        
 StartPoint:              _al_u2956|PHY_RX_INTERFACE[1]$phy_rx/reg4_b4.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$phy_rx/reg4_b0|PHY_RX_INTERFACE[1]$phy_rx/reg4_b2.mi[0] (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 _al_u2956|PHY_RX_INTERFACE[1]$phy_rx/reg4_b4.clk            clock                   3.248
 launch clock edge                                           clock                   0.000
 _al_u2956|PHY_RX_INTERFACE[1]$phy_rx/reg4_b4.q[0]           cell                    0.140
 PHY_RX_INTERFACE[1]$phy_rx/reg4_b0|PHY_RX_INTERFACE[1]$phy_rx/reg4_b2.mi[0] (PHY_RX_INTERFACE[1]$phy_rx/seq_reg[4]) net (fanout = 3)        0.292 ../common/src/RMII_RX.v(69)
 PHY_RX_INTERFACE[1]$phy_rx/reg4_b0|PHY_RX_INTERFACE[1]$phy_rx/reg4_b2 path2reg0               0.138
 Arrival time                                                                        3.818 (1 lvl)
                                                                                          (93% logic, 7% net)

 PHY_RX_INTERFACE[1]$phy_rx/reg4_b0|PHY_RX_INTERFACE[1]$phy_rx/reg4_b2.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.311
 Required time                                                                       3.343
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.475 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b13 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.480 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b0|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b13.mi[1] (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b0|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b0|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.q[0] cell                    0.140
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b13.mi[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/temp1[13]) net (fanout = 1)        0.404 ../common/src/vec_sync_2ff.v(10)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b13 path2reg1               0.138
 Arrival time                                                                        3.930 (1 lvl)
                                                                                          (90% logic, 10% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b13.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.450
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.480 ns

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   16.486 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1_reg.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1_reg.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1_reg.q[1] cell                    0.146
 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_n_w) net (fanout = 49)       2.909 ../common/src/FRAME_FIFO.v(28)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        6.635 (1 lvl)
                                                                                          (57% logic, 43% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.248
 capture clock edge                                                                 20.000
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.123
 Required time                                                                      23.121
---------------------------------------------------------------------------------------------------------
 Slack                                                                           16.486 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   16.757 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1_reg.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1_reg.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1_reg.q[1] cell                    0.146
 PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_n_w) net (fanout = 49)       2.638 ../common/src/FRAME_FIFO.v(28)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        6.364 (1 lvl)
                                                                                          (59% logic, 41% net)

 PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clkb                         3.248
 capture clock edge                                                                 20.000
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.123
 Required time                                                                      23.121
---------------------------------------------------------------------------------------------------------
 Slack                                                                           16.757 ns

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    2.046 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1_reg.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1_reg.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1_reg.q[1] cell                    0.140
 PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_n_w) net (fanout = 49)       2.365 ../common/src/FRAME_FIFO.v(28)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        5.753 (1 lvl)
                                                                                          (59% logic, 41% net)

 PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clkb                         3.580
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.123
 Required time                                                                       3.707
---------------------------------------------------------------------------------------------------------
 Slack                                                                            2.046 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    2.261 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1_reg.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1_reg.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1_reg.q[1] cell                    0.140
 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_n_w) net (fanout = 49)       2.580 ../common/src/FRAME_FIFO.v(28)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        5.968 (1 lvl)
                                                                                          (57% logic, 43% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.580
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.123
 Required time                                                                       3.707
---------------------------------------------------------------------------------------------------------
 Slack                                                                            2.261 ns

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: phy2_ref_clk                                             
Clock = phy2_ref_clk, period 20ns, rising at 0ns, falling at 10ns

572 endpoints analyzed totally, and 18994 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 11.549ns
---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13 (1850 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      8.451 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b13.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b13.q[1] cell                    0.146
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b2.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.860 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b2.f[1] cell                    0.431
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.817 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10.f[1] cell                    0.431
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10.d[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10.f[0] cell                    0.262
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10]) net (fanout = 2)        0.525 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.f[1] cell                    0.431
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.e[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[9]) net (fanout = 3)        0.470 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.f[0] cell                    0.282
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3.d[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8]) net (fanout = 3)        0.309 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3.f[1] cell                    0.262
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[7]) net (fanout = 6)        0.395 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.f[1] cell                    0.431
 _al_u2795|_al_u3400.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[4]) net (fanout = 3)        0.671 ../common/src/FRAME_FIFO.v(123)
 _al_u2795|_al_u3400.f[1]                                    cell                    0.431
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u10578.d[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[1]) net (fanout = 2)        0.839 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u10578.fco   cell                    0.715
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u10579.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u10579.f[1]    cell                    0.264
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_5.b[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[5]) net (fanout = 2)        0.961 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_5.fco cell                    0.627
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_7.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_7.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_9.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_9.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_11.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_11.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(73)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       14.885 (12 lvl)
                                                                                          (60% logic, 40% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            8.451 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      8.500 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b13.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b13.q[1] cell                    0.146
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b2.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.860 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b2.f[1] cell                    0.431
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.817 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10.f[1] cell                    0.431
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10.d[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10.f[0] cell                    0.262
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10]) net (fanout = 2)        0.525 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.f[1] cell                    0.431
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.e[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[9]) net (fanout = 3)        0.470 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.f[0] cell                    0.282
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3.d[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8]) net (fanout = 3)        0.309 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3.f[1] cell                    0.262
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[7]) net (fanout = 6)        0.395 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.f[1] cell                    0.431
 _al_u2795|_al_u3400.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[4]) net (fanout = 3)        0.671 ../common/src/FRAME_FIFO.v(123)
 _al_u2795|_al_u3400.f[1]                                    cell                    0.431
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u10578.d[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[1]) net (fanout = 2)        0.839 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u10578.fx[1] cell                    0.825
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_2|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_1.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[2]) net (fanout = 2)        1.008 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_2|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_1.fco cell                    0.539
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_3.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_3.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_5.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c5) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_5.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_7.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_7.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_9.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_9.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_11.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_11.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(73)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       14.836 (11 lvl)
                                                                                          (60% logic, 40% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            8.500 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      8.512 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b13.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b13.q[1] cell                    0.146
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b2.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.860 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b2.f[1] cell                    0.431
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.817 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10.f[1] cell                    0.431
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10.d[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10.f[0] cell                    0.262
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10]) net (fanout = 2)        0.525 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.f[1] cell                    0.431
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.e[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[9]) net (fanout = 3)        0.470 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.f[0] cell                    0.282
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3.d[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8]) net (fanout = 3)        0.309 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3.f[1] cell                    0.262
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[7]) net (fanout = 6)        0.395 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.f[1] cell                    0.431
 _al_u2795|_al_u3400.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[4]) net (fanout = 3)        0.671 ../common/src/FRAME_FIFO.v(123)
 _al_u2795|_al_u3400.f[1]                                    cell                    0.431
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u10578.d[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[1]) net (fanout = 2)        0.839 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u10578.fco   cell                    0.715
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u10579.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u10579.fco     cell                    0.132
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u7_al_u10580.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u7_al_u10580.fco     cell                    0.132
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u11_al_u10581.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u11_al_u10581.fx[0]  cell                    0.387
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_11.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[12]) net (fanout = 2)        0.820 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_11.fco cell                    0.539
 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(73)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       14.824 (12 lvl)
                                                                                          (61% logic, 39% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            8.512 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13 (1850 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      8.713 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b13.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b13.q[1] cell                    0.146
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b2.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.860 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b2.f[1] cell                    0.431
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.817 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10.f[1] cell                    0.431
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10.d[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10.f[0] cell                    0.262
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10]) net (fanout = 2)        0.525 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.f[1] cell                    0.431
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.e[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[9]) net (fanout = 3)        0.470 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.f[0] cell                    0.282
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3.d[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8]) net (fanout = 3)        0.309 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3.f[1] cell                    0.262
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[7]) net (fanout = 6)        0.395 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.f[1] cell                    0.431
 _al_u2795|_al_u3400.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[4]) net (fanout = 3)        0.671 ../common/src/FRAME_FIFO.v(123)
 _al_u2795|_al_u3400.f[1]                                    cell                    0.431
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u10578.d[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[1]) net (fanout = 2)        0.839 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u10578.fco   cell                    0.715
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u10579.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u10579.fx[0]   cell                    0.387
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_3.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[4]) net (fanout = 2)        0.591 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_3.fco cell                    0.539
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_5.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c5) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_5.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_7.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_7.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_9.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_9.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_11.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_11.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(72)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       14.623 (12 lvl)
                                                                                          (62% logic, 38% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            8.713 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      8.818 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b13.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b13.q[1] cell                    0.146
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b2.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.860 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b2.f[1] cell                    0.431
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.817 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10.f[1] cell                    0.431
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10.d[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10.f[0] cell                    0.262
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10]) net (fanout = 2)        0.525 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.f[1] cell                    0.431
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.e[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[9]) net (fanout = 3)        0.470 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.f[0] cell                    0.282
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3.d[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8]) net (fanout = 3)        0.309 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3.f[1] cell                    0.262
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[7]) net (fanout = 6)        0.395 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.f[1] cell                    0.431
 _al_u2795|_al_u3400.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[4]) net (fanout = 3)        0.671 ../common/src/FRAME_FIFO.v(123)
 _al_u2795|_al_u3400.f[1]                                    cell                    0.431
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u10578.d[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[1]) net (fanout = 2)        0.839 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u10578.fco   cell                    0.715
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u10579.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u10579.f[1]    cell                    0.264
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_5.b[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[5]) net (fanout = 2)        0.594 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_5.fco cell                    0.627
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_7.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_7.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_9.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_9.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_11.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_11.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(72)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       14.518 (12 lvl)
                                                                                          (62% logic, 38% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            8.818 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      8.832 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b13.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b13.q[1] cell                    0.146
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b2.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.860 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b2.f[1] cell                    0.431
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.817 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10.f[1] cell                    0.431
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10.d[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10.f[0] cell                    0.262
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10]) net (fanout = 2)        0.525 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.f[1] cell                    0.431
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.e[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[9]) net (fanout = 3)        0.470 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.f[0] cell                    0.282
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3.d[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8]) net (fanout = 3)        0.309 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3.f[1] cell                    0.262
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[7]) net (fanout = 6)        0.395 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.f[1] cell                    0.431
 _al_u2795|_al_u3400.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[4]) net (fanout = 3)        0.671 ../common/src/FRAME_FIFO.v(123)
 _al_u2795|_al_u3400.f[1]                                    cell                    0.431
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u10578.d[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[1]) net (fanout = 2)        0.839 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u10578.fco   cell                    0.715
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u10579.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u10579.fco     cell                    0.132
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u7_al_u10580.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u7_al_u10580.f[1]    cell                    0.264
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_9.b[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[9]) net (fanout = 2)        0.594 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_9.fco cell                    0.627
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_11.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_11.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(72)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       14.504 (12 lvl)
                                                                                          (62% logic, 38% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            8.832 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13 (1911 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      9.434 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b13.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13.fci (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b13.q[1] cell                    0.146
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b13.a[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_gray_sync[12]) net (fanout = 1)        0.173 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b13.f[1] cell                    0.408
 _al_u4110|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b11.d[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[12]) net (fanout = 3)        0.323 ../common/src/FRAME_FIFO.v(201)
 _al_u4110|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b11.f[0] cell                    0.205
 _al_u2569|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b10.c[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[11]) net (fanout = 3)        0.475 ../common/src/FRAME_FIFO.v(201)
 _al_u2569|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b10.f[1] cell                    0.348
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.d[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[10]) net (fanout = 2)        0.307 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.f[0] cell                    0.205
 _al_u2693|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b8.e[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[9]) net (fanout = 3)        0.323 ../common/src/FRAME_FIFO.v(201)
 _al_u2693|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b8.f[1] cell                    0.282
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b6.c[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[8]) net (fanout = 2)        0.307 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b6.f[1] cell                    0.251
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b6.d[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[7]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b6.f[0] cell                    0.205
 _al_u2848|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b5.c[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[6]) net (fanout = 3)        0.631 ../common/src/FRAME_FIFO.v(201)
 _al_u2848|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b5.f[1] cell                    0.348
 _al_u2850|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.c[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[5]) net (fanout = 2)        0.158 ../common/src/FRAME_FIFO.v(201)
 _al_u2850|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.f[0] cell                    0.348
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b1|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b3.c[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[4]) net (fanout = 4)        0.323 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b1|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b3.f[1] cell                    0.348
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.c[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[1]) net (fanout = 3)        0.319 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.f[1] cell                    0.251
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/ucin.a[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[0]) net (fanout = 2)        0.468 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/ucin.fco cell                    0.627
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u1.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c1) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u1.fco cell                    0.073
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u3.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u3.fco cell                    0.073
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u5.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c5) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u5.fco cell                    0.073
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u8|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u7.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u8|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u7.fco cell                    0.073
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u10|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u9.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c9) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u10|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u9.f[0] cell                    0.144
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_9.a[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/diff_adr_r[9]) net (fanout = 1)        0.802 ../common/src/FRAME_FIFO.v(212)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_9.fco cell                    0.706
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_11.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_11.fco cell                    0.073
 PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(286)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13 path2reg1               0.355
 Arrival time                                                                       13.902 (15 lvl)
                                                                                          (66% logic, 34% net)

 PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            9.434 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      9.578 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b13.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13.fci (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b13.q[1] cell                    0.146
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b13.a[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_gray_sync[12]) net (fanout = 1)        0.173 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b13.f[1] cell                    0.408
 _al_u4110|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b11.d[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[12]) net (fanout = 3)        0.323 ../common/src/FRAME_FIFO.v(201)
 _al_u4110|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b11.f[0] cell                    0.205
 _al_u2569|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b10.c[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[11]) net (fanout = 3)        0.475 ../common/src/FRAME_FIFO.v(201)
 _al_u2569|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b10.f[1] cell                    0.348
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.d[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[10]) net (fanout = 2)        0.307 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.f[0] cell                    0.205
 _al_u2693|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b8.e[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[9]) net (fanout = 3)        0.323 ../common/src/FRAME_FIFO.v(201)
 _al_u2693|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b8.f[1] cell                    0.282
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b6.c[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[8]) net (fanout = 2)        0.307 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b6.f[1] cell                    0.251
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b6.d[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[7]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b6.f[0] cell                    0.205
 _al_u2848|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b5.c[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[6]) net (fanout = 3)        0.631 ../common/src/FRAME_FIFO.v(201)
 _al_u2848|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b5.f[1] cell                    0.348
 _al_u2850|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.c[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[5]) net (fanout = 2)        0.158 ../common/src/FRAME_FIFO.v(201)
 _al_u2850|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.f[0] cell                    0.348
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b1|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b3.c[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[4]) net (fanout = 4)        0.323 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b1|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b3.f[1] cell                    0.348
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.c[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[1]) net (fanout = 3)        0.319 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.f[1] cell                    0.251
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/ucin.a[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[0]) net (fanout = 2)        0.468 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/ucin.fco cell                    0.627
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u1.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c1) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u1.fco cell                    0.073
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u3.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u3.fco cell                    0.073
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u5.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c5) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u5.fco cell                    0.073
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u8|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u7.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u8|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u7.f[1] cell                    0.355
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_7.a[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/diff_adr_r[8]) net (fanout = 1)        0.526 ../common/src/FRAME_FIFO.v(212)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_7.fco cell                    0.627
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_9.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c9) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_9.fco cell                    0.073
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_11.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_11.fco cell                    0.073
 PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(286)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13 path2reg1               0.355
 Arrival time                                                                       13.758 (15 lvl)
                                                                                          (68% logic, 32% net)

 PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            9.578 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      9.578 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b13.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13.fci (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b13.q[1] cell                    0.146
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b13.a[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_gray_sync[12]) net (fanout = 1)        0.173 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b13.f[1] cell                    0.408
 _al_u4110|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b11.d[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[12]) net (fanout = 3)        0.323 ../common/src/FRAME_FIFO.v(201)
 _al_u4110|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b11.f[0] cell                    0.205
 _al_u2569|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b10.c[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[11]) net (fanout = 3)        0.475 ../common/src/FRAME_FIFO.v(201)
 _al_u2569|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b10.f[1] cell                    0.348
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.d[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[10]) net (fanout = 2)        0.307 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.f[0] cell                    0.205
 _al_u2693|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b8.e[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[9]) net (fanout = 3)        0.323 ../common/src/FRAME_FIFO.v(201)
 _al_u2693|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b8.f[1] cell                    0.282
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b6.c[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[8]) net (fanout = 2)        0.307 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b6.f[1] cell                    0.251
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b6.d[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[7]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b6.f[0] cell                    0.205
 _al_u2848|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b5.c[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[6]) net (fanout = 3)        0.631 ../common/src/FRAME_FIFO.v(201)
 _al_u2848|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b5.f[1] cell                    0.348
 _al_u2850|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.c[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[5]) net (fanout = 2)        0.158 ../common/src/FRAME_FIFO.v(201)
 _al_u2850|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.f[0] cell                    0.348
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b1|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b3.c[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[4]) net (fanout = 4)        0.323 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b1|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b3.f[1] cell                    0.348
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.c[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[1]) net (fanout = 3)        0.319 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.f[1] cell                    0.251
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/ucin.a[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[0]) net (fanout = 2)        0.468 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/ucin.fco cell                    0.627
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u1.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c1) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u1.fco cell                    0.073
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u3.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u3.fco cell                    0.073
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u5.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c5) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u5.f[1] cell                    0.355
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_6|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_5.a[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/diff_adr_r[6]) net (fanout = 1)        0.526 ../common/src/FRAME_FIFO.v(212)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_6|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_5.fco cell                    0.627
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_7.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_7.fco cell                    0.073
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_9.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c9) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_9.fco cell                    0.073
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_11.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_11.fco cell                    0.073
 PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(286)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13 path2reg1               0.355
 Arrival time                                                                       13.758 (15 lvl)
                                                                                          (68% logic, 32% net)

 PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            9.578 ns

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.359 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10.mi[0] (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.140
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10.mi[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/temp1[10]) net (fanout = 1)        0.283 ../common/src/vec_sync_2ff.v(10)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10 path2reg0               0.138
 Arrival time                                                                        3.809 (1 lvl)
                                                                                          (93% logic, 7% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.450
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.359 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (22 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.417 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b7.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[7] (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b7.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b7.q[0] cell                    0.140
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[7] (PHY_RX_INTERFACE[2]$frame_fifo_rx/wadr[7]) net (fanout = 4)        0.605 ../common/src/FRAME_FIFO.v(43)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        3.993 (1 lvl)
                                                                                          (85% logic, 15% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.576
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.417 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       0.432 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/add0/ucin_al_u10570.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[0] (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/add0/ucin_al_u10570.clk   clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/add0/ucin_al_u10570.q[0]  cell                    0.140
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/wadr[0]) net (fanout = 4)        0.620 ../common/src/FRAME_FIFO.v(43)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.008 (1 lvl)
                                                                                          (85% logic, 15% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.576
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.432 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       0.527 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b8.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[3] (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b8.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b8.q[1] cell                    0.140
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[3] (PHY_RX_INTERFACE[2]$frame_fifo_rx/wadr[3]) net (fanout = 4)        0.715 ../common/src/FRAME_FIFO.v(43)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.103 (1 lvl)
                                                                                          (83% logic, 17% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.576
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.527 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b6 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.454 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b6|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b2.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b6.mi[0] (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b6|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b2.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b6|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b2.q[1] cell                    0.140
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b6.mi[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/temp1[6]) net (fanout = 1)        0.271 ../common/src/vec_sync_2ff.v(10)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b6 path2reg0               0.138
 Arrival time                                                                        3.797 (1 lvl)
                                                                                          (93% logic, 7% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b6.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.311
 Required time                                                                       3.343
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.454 ns

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   17.779 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp1_reg.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp1_reg.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp1_reg.q[1] cell                    0.146
 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_n_w) net (fanout = 47)       1.697 ../common/src/FRAME_FIFO.v(28)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        5.423 (1 lvl)
                                                                                          (69% logic, 31% net)

 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clkb                         3.248
 capture clock edge                                                                 20.000
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.202
---------------------------------------------------------------------------------------------------------
 Slack                                                                           17.779 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   18.214 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp1_reg.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp1_reg.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp1_reg.q[1] cell                    0.146
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_n_w) net (fanout = 47)       1.262 ../common/src/FRAME_FIFO.v(28)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.988 (1 lvl)
                                                                                          (75% logic, 25% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.248
 capture clock edge                                                                 20.000
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.202
---------------------------------------------------------------------------------------------------------
 Slack                                                                           18.214 ns

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    0.860 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp1_reg.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp1_reg.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp1_reg.q[1] cell                    0.140
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_n_w) net (fanout = 47)       1.098 ../common/src/FRAME_FIFO.v(28)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.486 (1 lvl)
                                                                                          (76% logic, 24% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.580
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.626
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.860 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    1.281 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp1_reg.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp1_reg.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp1_reg.q[1] cell                    0.140
 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_n_w) net (fanout = 47)       1.519 ../common/src/FRAME_FIFO.v(28)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.907 (1 lvl)
                                                                                          (70% logic, 30% net)

 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clkb                         3.580
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.626
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.281 ns

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: phy3_ref_clk                                             
Clock = phy3_ref_clk, period 20ns, rising at 0ns, falling at 10ns

574 endpoints analyzed totally, and 19030 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 11.752ns
---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13 (1850 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      8.248 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   4.286
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.q[1] cell                    0.146
 _al_u4158|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12.e[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.881 ../common/src/FRAME_FIFO.v(119)
 _al_u4158|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12.f[0] cell                    0.282
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.c[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        1.740 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.251
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.c[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.251
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.e[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[10]) net (fanout = 3)        0.309 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.f[1] cell                    0.282
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.b[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[9]) net (fanout = 3)        0.360 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.f[0] cell                    0.431
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.c[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[8]) net (fanout = 3)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.f[1] cell                    0.348
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0.c[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[7]) net (fanout = 6)        0.344 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0.f[1] cell                    0.348
 _al_u2805|_al_u2799.c[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[4]) net (fanout = 3)        0.778 ../common/src/FRAME_FIFO.v(123)
 _al_u2805|_al_u2799.f[1]                                    cell                    0.251
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/ucin_al_u10590.d[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[1]) net (fanout = 2)        0.468 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/ucin_al_u10590.fco   cell                    0.715
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u10591.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u10591.fx[0]   cell                    0.387
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_3.b[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/diff_adr_w[4]) net (fanout = 2)        0.754 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_3.fco cell                    0.539
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_5.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c5) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_5.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_7.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_7.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_9.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_9.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_11.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_11.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(72)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       15.713 (12 lvl)
                                                                                          (59% logic, 41% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13.clk                         3.928
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.149
 Required time                                                                      23.961
---------------------------------------------------------------------------------------------------------
 Slack                                                                            8.248 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      8.452 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   4.286
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.q[1] cell                    0.146
 _al_u4158|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12.e[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.881 ../common/src/FRAME_FIFO.v(119)
 _al_u4158|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12.f[0] cell                    0.282
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.c[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        1.740 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.251
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.c[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.251
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.e[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[10]) net (fanout = 3)        0.309 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.f[1] cell                    0.282
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.b[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[9]) net (fanout = 3)        0.360 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.f[0] cell                    0.431
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.c[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[8]) net (fanout = 3)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.f[1] cell                    0.348
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0.c[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[7]) net (fanout = 6)        0.344 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0.f[1] cell                    0.348
 _al_u2805|_al_u2799.c[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[4]) net (fanout = 3)        0.778 ../common/src/FRAME_FIFO.v(123)
 _al_u2805|_al_u2799.f[1]                                    cell                    0.251
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/ucin_al_u10590.d[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[1]) net (fanout = 2)        0.468 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/ucin_al_u10590.fx[1] cell                    0.825
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_2|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_1.b[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/diff_adr_w[2]) net (fanout = 2)        0.754 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_2|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_1.fco cell                    0.539
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_3.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_3.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_5.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c5) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_5.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_7.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_7.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_9.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_9.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_11.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_11.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(72)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       15.509 (11 lvl)
                                                                                          (58% logic, 42% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13.clk                         3.928
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.149
 Required time                                                                      23.961
---------------------------------------------------------------------------------------------------------
 Slack                                                                            8.452 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      8.537 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   4.286
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.q[1] cell                    0.146
 _al_u4158|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12.e[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.881 ../common/src/FRAME_FIFO.v(119)
 _al_u4158|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12.f[0] cell                    0.282
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.c[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        1.740 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.251
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.c[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.251
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.e[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[10]) net (fanout = 3)        0.309 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.f[1] cell                    0.282
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.b[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[9]) net (fanout = 3)        0.360 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.f[0] cell                    0.431
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.c[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[8]) net (fanout = 3)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.f[1] cell                    0.348
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0.c[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[7]) net (fanout = 6)        0.344 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0.f[1] cell                    0.348
 _al_u2805|_al_u2799.c[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[4]) net (fanout = 3)        0.778 ../common/src/FRAME_FIFO.v(123)
 _al_u2805|_al_u2799.f[1]                                    cell                    0.251
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/ucin_al_u10590.d[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[1]) net (fanout = 2)        0.468 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/ucin_al_u10590.fco   cell                    0.715
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u10591.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u10591.fco     cell                    0.132
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u7_al_u10592.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u7_al_u10592.fco     cell                    0.132
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u11_al_u10593.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u11_al_u10593.f[0]   cell                    0.198
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_11.b[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/diff_adr_w[11]) net (fanout = 2)        0.594 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_11.fco cell                    0.627
 PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(72)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       15.424 (12 lvl)
                                                                                          (59% logic, 41% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13.clk                         3.928
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.149
 Required time                                                                      23.961
---------------------------------------------------------------------------------------------------------
 Slack                                                                            8.537 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13 (1850 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      8.323 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   4.286
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.q[1] cell                    0.146
 _al_u4158|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12.e[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.881 ../common/src/FRAME_FIFO.v(119)
 _al_u4158|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12.f[0] cell                    0.282
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.c[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        1.740 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.251
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.c[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.251
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.e[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[10]) net (fanout = 3)        0.309 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.f[1] cell                    0.282
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.b[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[9]) net (fanout = 3)        0.360 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.f[0] cell                    0.431
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.c[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[8]) net (fanout = 3)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.f[1] cell                    0.348
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0.c[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[7]) net (fanout = 6)        0.344 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0.f[1] cell                    0.348
 _al_u2805|_al_u2799.c[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[4]) net (fanout = 3)        0.778 ../common/src/FRAME_FIFO.v(123)
 _al_u2805|_al_u2799.f[1]                                    cell                    0.251
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/ucin_al_u10590.d[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[1]) net (fanout = 2)        0.468 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/ucin_al_u10590.fco   cell                    0.715
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u10591.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u10591.fco     cell                    0.132
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u7_al_u10592.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u7_al_u10592.fco     cell                    0.132
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u11_al_u10593.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u11_al_u10593.fx[0]  cell                    0.387
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_11.b[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/diff_adr_w[12]) net (fanout = 2)        0.788 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_11.fco cell                    0.539
 PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(73)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       15.719 (12 lvl)
                                                                                          (59% logic, 41% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13.clk                         3.928
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.230
 Required time                                                                      24.042
---------------------------------------------------------------------------------------------------------
 Slack                                                                            8.323 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      8.618 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   4.286
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.q[1] cell                    0.146
 _al_u4158|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12.e[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.881 ../common/src/FRAME_FIFO.v(119)
 _al_u4158|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12.f[0] cell                    0.282
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.c[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        1.740 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.251
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.c[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.251
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.e[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[10]) net (fanout = 3)        0.309 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.f[1] cell                    0.282
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.b[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[9]) net (fanout = 3)        0.360 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.f[0] cell                    0.431
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.c[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[8]) net (fanout = 3)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.f[1] cell                    0.348
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0.c[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[7]) net (fanout = 6)        0.344 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0.f[1] cell                    0.348
 _al_u2805|_al_u2799.c[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[4]) net (fanout = 3)        0.778 ../common/src/FRAME_FIFO.v(123)
 _al_u2805|_al_u2799.f[1]                                    cell                    0.251
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/ucin_al_u10590.d[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[1]) net (fanout = 2)        0.468 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/ucin_al_u10590.fco   cell                    0.715
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u10591.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u10591.fco     cell                    0.132
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u7_al_u10592.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u7_al_u10592.fco     cell                    0.132
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u11_al_u10593.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u11_al_u10593.f[0]   cell                    0.198
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_11.b[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/diff_adr_w[11]) net (fanout = 2)        0.594 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_11.fco cell                    0.627
 PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(73)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       15.424 (12 lvl)
                                                                                          (59% logic, 41% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13.clk                         3.928
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.230
 Required time                                                                      24.042
---------------------------------------------------------------------------------------------------------
 Slack                                                                            8.618 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      8.620 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   4.286
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.q[1] cell                    0.146
 _al_u4158|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12.e[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.881 ../common/src/FRAME_FIFO.v(119)
 _al_u4158|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12.f[0] cell                    0.282
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.c[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        1.740 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.251
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.c[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.251
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.e[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[10]) net (fanout = 3)        0.309 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.f[1] cell                    0.282
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.b[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[9]) net (fanout = 3)        0.360 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.f[0] cell                    0.431
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.c[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[8]) net (fanout = 3)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.f[1] cell                    0.348
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0.c[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[7]) net (fanout = 6)        0.344 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0.f[1] cell                    0.348
 _al_u2805|_al_u2799.c[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[4]) net (fanout = 3)        0.778 ../common/src/FRAME_FIFO.v(123)
 _al_u2805|_al_u2799.f[1]                                    cell                    0.251
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/ucin_al_u10590.d[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[1]) net (fanout = 2)        0.468 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/ucin_al_u10590.fco   cell                    0.715
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u10591.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u10591.fx[0]   cell                    0.387
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_3.b[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/diff_adr_w[4]) net (fanout = 2)        0.463 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_3.fco cell                    0.539
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_5.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c5) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_5.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_7.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_7.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_9.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_9.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_11.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_11.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(73)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       15.422 (12 lvl)
                                                                                          (60% logic, 40% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13.clk                         3.928
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.230
 Required time                                                                      24.042
---------------------------------------------------------------------------------------------------------
 Slack                                                                            8.620 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13 (1911 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      9.453 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13.fci (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13.clk clock                   4.286
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13.q[1] cell                    0.146
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13.a[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_gray_sync[12]) net (fanout = 1)        0.173 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13.f[1] cell                    0.408
 _al_u2572|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.c[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[12]) net (fanout = 3)        0.470 ../common/src/FRAME_FIFO.v(201)
 _al_u2572|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.f[1] cell                    0.348
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9.c[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[11]) net (fanout = 2)        0.612 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9.f[1] cell                    0.348
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9.d[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[10]) net (fanout = 3)        0.459 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9.f[0] cell                    0.262
 _al_u2701|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b8.e[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[9]) net (fanout = 3)        0.319 ../common/src/FRAME_FIFO.v(201)
 _al_u2701|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b8.f[1] cell                    0.282
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b3.d[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[8]) net (fanout = 3)        0.638 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b3.f[1] cell                    0.262
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b0.b[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[7]) net (fanout = 6)        0.196 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b0.f[1] cell                    0.431
 _al_u2869|_al_u2863.b[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[4]) net (fanout = 3)        0.468 ../common/src/FRAME_FIFO.v(201)
 _al_u2869|_al_u2863.f[1]                                    cell                    0.431
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u1.a[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[1]) net (fanout = 2)        0.977 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u1.fco cell                    0.706
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u3.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u3.fco cell                    0.073
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u5.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c5) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u5.f[1] cell                    0.355
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_6|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_5.a[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/diff_adr_r[6]) net (fanout = 1)        0.738 ../common/src/FRAME_FIFO.v(212)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_6|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_5.fco cell                    0.627
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_7.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_7.fco cell                    0.073
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_9.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c9) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_9.fco cell                    0.073
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_11.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_11.fco cell                    0.073
 PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(286)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13 path2reg1               0.355
 Arrival time                                                                       14.589 (12 lvl)
                                                                                          (66% logic, 34% net)

 PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13.clk                         3.928
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.230
 Required time                                                                      24.042
---------------------------------------------------------------------------------------------------------
 Slack                                                                            9.453 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      9.585 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13.fci (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13.clk clock                   4.286
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13.q[1] cell                    0.146
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13.a[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_gray_sync[12]) net (fanout = 1)        0.173 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13.f[1] cell                    0.408
 _al_u2572|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.c[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[12]) net (fanout = 3)        0.470 ../common/src/FRAME_FIFO.v(201)
 _al_u2572|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.f[1] cell                    0.348
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9.c[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[11]) net (fanout = 2)        0.612 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9.f[1] cell                    0.348
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9.d[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[10]) net (fanout = 3)        0.459 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9.f[0] cell                    0.262
 _al_u2701|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b8.e[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[9]) net (fanout = 3)        0.319 ../common/src/FRAME_FIFO.v(201)
 _al_u2701|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b8.f[1] cell                    0.282
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b3.d[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[8]) net (fanout = 3)        0.638 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b3.f[1] cell                    0.262
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b0.b[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[7]) net (fanout = 6)        0.196 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b0.f[1] cell                    0.431
 _al_u2869|_al_u2863.b[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[4]) net (fanout = 3)        0.468 ../common/src/FRAME_FIFO.v(201)
 _al_u2869|_al_u2863.f[1]                                    cell                    0.431
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u1.a[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[1]) net (fanout = 2)        0.977 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u1.fco cell                    0.706
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u3.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u3.fco cell                    0.073
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u5.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c5) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u5.fco cell                    0.073
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u8|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u7.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u8|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u7.fco cell                    0.073
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u9.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c9) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u9.f[0] cell                    0.144
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_9.a[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/diff_adr_r[9]) net (fanout = 1)        0.738 ../common/src/FRAME_FIFO.v(212)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_9.fco cell                    0.706
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_11.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_11.fco cell                    0.073
 PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(286)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13 path2reg1               0.355
 Arrival time                                                                       14.457 (12 lvl)
                                                                                          (66% logic, 34% net)

 PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13.clk                         3.928
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.230
 Required time                                                                      24.042
---------------------------------------------------------------------------------------------------------
 Slack                                                                            9.585 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      9.588 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13.fci (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13.clk clock                   4.286
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13.q[1] cell                    0.146
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13.a[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_gray_sync[12]) net (fanout = 1)        0.173 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13.f[1] cell                    0.408
 _al_u2572|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.c[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[12]) net (fanout = 3)        0.470 ../common/src/FRAME_FIFO.v(201)
 _al_u2572|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.f[1] cell                    0.348
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9.c[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[11]) net (fanout = 2)        0.612 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9.f[1] cell                    0.348
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9.d[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[10]) net (fanout = 3)        0.459 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9.f[0] cell                    0.262
 _al_u2701|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b8.e[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[9]) net (fanout = 3)        0.319 ../common/src/FRAME_FIFO.v(201)
 _al_u2701|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b8.f[1] cell                    0.282
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b3.d[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[8]) net (fanout = 3)        0.638 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b3.f[1] cell                    0.262
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b0.b[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[7]) net (fanout = 6)        0.196 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b0.f[1] cell                    0.431
 _al_u2869|_al_u2863.b[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[4]) net (fanout = 3)        0.468 ../common/src/FRAME_FIFO.v(201)
 _al_u2869|_al_u2863.f[1]                                    cell                    0.431
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u1.a[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[1]) net (fanout = 2)        0.977 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u1.fco cell                    0.706
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u3.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u3.fco cell                    0.073
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u5.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c5) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u5.fco cell                    0.073
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u8|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u7.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u8|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u7.fco cell                    0.073
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u9.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c9) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u9.fco cell                    0.073
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u11.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u11.f[1] cell                    0.355
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_11.a[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/diff_adr_r[12]) net (fanout = 1)        0.603 ../common/src/FRAME_FIFO.v(212)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_11.fco cell                    0.627
 PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(286)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13 path2reg1               0.355
 Arrival time                                                                       14.454 (12 lvl)
                                                                                          (66% logic, 34% net)

 PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13.clk                         3.928
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.230
 Required time                                                                      24.042
---------------------------------------------------------------------------------------------------------
 Slack                                                                            9.588 ns

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.359 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b3|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b6.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.mi[0] (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b3|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b6.clk clock                   3.928
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b3|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b6.q[1] cell                    0.140
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.mi[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/temp1[3]) net (fanout = 1)        0.283 ../common/src/vec_sync_2ff.v(10)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3 path2reg0               0.138
 Arrival time                                                                        4.489 (1 lvl)
                                                                                          (94% logic, 6% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.clk                         4.286
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.230
 Required time                                                                       4.130
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.359 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b0 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.492 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b1.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b0.mi[0] (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b1.clk clock                   3.928
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b1.q[1] cell                    0.140
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b0.mi[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/temp1[0]) net (fanout = 1)        0.416 ../common/src/vec_sync_2ff.v(10)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b0 path2reg0               0.138
 Arrival time                                                                        4.622 (1 lvl)
                                                                                          (91% logic, 9% net)

 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b0.clk                         4.286
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.230
 Required time                                                                       4.130
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.492 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.493 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b5.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0.mi[1] (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b5.clk clock                   3.928
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b5.q[1] cell                    0.140
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0.mi[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/temp1[4]) net (fanout = 1)        0.417 ../common/src/vec_sync_2ff.v(10)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0 path2reg1               0.138
 Arrival time                                                                        4.623 (1 lvl)
                                                                                          (91% logic, 9% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0.clk                         4.286
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.230
 Required time                                                                       4.130
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.493 ns

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   16.633 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   4.286
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.q[0] cell                    0.146
 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_n_w) net (fanout = 48)       2.762 ../common/src/FRAME_FIFO.v(28)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        7.194 (1 lvl)
                                                                                          (62% logic, 38% net)

 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clkb                         3.928
 capture clock edge                                                                 20.000
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.149
 Required time                                                                      23.827
---------------------------------------------------------------------------------------------------------
 Slack                                                                           16.633 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   18.098 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   4.286
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.q[0] cell                    0.146
 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_n_w) net (fanout = 48)       1.378 ../common/src/FRAME_FIFO.v(28)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        5.810 (1 lvl)
                                                                                          (77% logic, 23% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.928
 capture clock edge                                                                 20.000
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.230
 Required time                                                                      23.908
---------------------------------------------------------------------------------------------------------
 Slack                                                                           18.098 ns

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    0.973 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   3.928
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.q[0] cell                    0.140
 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_n_w) net (fanout = 48)       1.211 ../common/src/FRAME_FIFO.v(28)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        5.279 (1 lvl)
                                                                                          (78% logic, 22% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         4.286
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.230
 Required time                                                                       4.306
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.973 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    2.159 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   3.928
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.q[0] cell                    0.140
 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_n_w) net (fanout = 48)       2.478 ../common/src/FRAME_FIFO.v(28)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        6.546 (1 lvl)
                                                                                          (63% logic, 37% net)

 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clkb                         4.286
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.149
 Required time                                                                       4.387
---------------------------------------------------------------------------------------------------------
 Slack                                                                            2.159 ns

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: raw_clock                                                
Clock = raw_clock, period 41.666ns, rising at 0ns, falling at 20.833ns

0 endpoints analyzed totally, and 0 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------

=========================================================================================================
Timing constraint:        clock: pll_impl/pll_inst.clkc[0]                                
Clock = pll_impl/pll_inst.clkc[0], period 20.833ns, rising at 0ns, falling at 10.416ns

26628 endpoints analyzed totally, and 21006608 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 17.944ns
---------------------------------------------------------------------------------------------------------

Paths for end point _al_u10301|soc/cpu/reg0_b27 (239560 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      2.889 ns                                                        
 StartPoint:              reg1_b2|reg1_b1.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                _al_u10301|soc/cpu/reg0_b27.a[0] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 reg1_b2|reg1_b1.clk                                         clock                   2.134
 launch clock edge                                           clock                   0.000
 reg1_b2|reg1_b1.q[1]                                        cell                    0.146
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.d[1] (reset_cnt[2]) net (fanout = 28)       3.143 src/TOP_L2_SWITCH.v(38)
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.f[1] cell                    0.205
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_10.d[0] (_al_u2755_o) net (fanout = 27)       1.014               
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_10.f[0] cell                    0.205
 _al_u3436|soc/cpu/clear_prefetched_high_word_q_reg.d[0] (rst_n_placeOpt_10) net (fanout = 42)       1.335               
 _al_u3436|soc/cpu/clear_prefetched_high_word_q_reg.f[0]     cell                    0.262
 _al_u4911.c[1] (_al_u4910_o)                                net (fanout = 27)       0.980               
 _al_u4911.fx[0]                                             cell                    0.448
 _al_u9712|_al_u5370.a[0] (soc/cpu/mem_xfer)                 net (fanout = 98)       1.090 src/soc/rtl/picorv32.v(360)
 _al_u9712|_al_u5370.f[0]                                    cell                    0.424
 _al_u5375|_al_u5446.a[0] (_al_u5370_o)                      net (fanout = 2)        0.738               
 _al_u5375|_al_u5446.f[0]                                    cell                    0.424
 _al_u10220|_al_u9651.a[0] (_al_u5446_o)                     net (fanout = 35)       1.087               
 _al_u10220|_al_u9651.f[0]                                   cell                    0.408
 _al_u10261|_al_u9652.d[0] (_al_u9651_o)                     net (fanout = 6)        0.752               
 _al_u10261|_al_u9652.f[0]                                   cell                    0.205
 _al_u10291|_al_u10225.d[1] (_al_u9652_o)                    net (fanout = 12)       0.862               
 _al_u10291|_al_u10225.f[1]                                  cell                    0.262
 _al_u10294|_al_u10292.d[1] (_al_u10291_o)                   net (fanout = 3)        0.524               
 _al_u10294|_al_u10292.f[1]                                  cell                    0.205
 _al_u10296.a[1] (_al_u10294_o)                              net (fanout = 2)        0.675               
 _al_u10296.fx[0]                                            cell                    0.618
 _al_u10301|soc/cpu/reg0_b27.e[1] (_al_u10296_o)             net (fanout = 1)        0.625               
 _al_u10301|soc/cpu/reg0_b27.f[1]                            cell                    0.282
 _al_u10301|soc/cpu/reg0_b27.a[0] (_al_u10301_o)             net (fanout = 1)        0.158 src/soc/rtl/picorv32.v(354)
 _al_u10301|soc/cpu/reg0_b27                                 path2reg0               0.542
 Arrival time                                                                       19.753 (13 lvl)
                                                                                          (35% logic, 65% net)

 _al_u10301|soc/cpu/reg0_b27.clk                                                     1.834
 capture clock edge                                                                 20.833
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.091
 Required time                                                                      22.642
---------------------------------------------------------------------------------------------------------
 Slack                                                                            2.889 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      2.889 ns                                                        
 StartPoint:              reg1_b2|reg1_b1.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                _al_u10301|soc/cpu/reg0_b27.a[0] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 reg1_b2|reg1_b1.clk                                         clock                   2.134
 launch clock edge                                           clock                   0.000
 reg1_b2|reg1_b1.q[1]                                        cell                    0.146
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.d[1] (reset_cnt[2]) net (fanout = 28)       3.143 src/TOP_L2_SWITCH.v(38)
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.f[1] cell                    0.205
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_10.d[0] (_al_u2755_o) net (fanout = 27)       1.014               
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_10.f[0] cell                    0.205
 _al_u3436|soc/cpu/clear_prefetched_high_word_q_reg.d[0] (rst_n_placeOpt_10) net (fanout = 42)       1.335               
 _al_u3436|soc/cpu/clear_prefetched_high_word_q_reg.f[0]     cell                    0.262
 _al_u4911.c[0] (_al_u4910_o)                                net (fanout = 27)       0.980               
 _al_u4911.fx[0]                                             cell                    0.448
 _al_u9712|_al_u5370.a[0] (soc/cpu/mem_xfer)                 net (fanout = 98)       1.090 src/soc/rtl/picorv32.v(360)
 _al_u9712|_al_u5370.f[0]                                    cell                    0.424
 _al_u5375|_al_u5446.a[0] (_al_u5370_o)                      net (fanout = 2)        0.738               
 _al_u5375|_al_u5446.f[0]                                    cell                    0.424
 _al_u10220|_al_u9651.a[0] (_al_u5446_o)                     net (fanout = 35)       1.087               
 _al_u10220|_al_u9651.f[0]                                   cell                    0.408
 _al_u10261|_al_u9652.d[0] (_al_u9651_o)                     net (fanout = 6)        0.752               
 _al_u10261|_al_u9652.f[0]                                   cell                    0.205
 _al_u10291|_al_u10225.d[1] (_al_u9652_o)                    net (fanout = 12)       0.862               
 _al_u10291|_al_u10225.f[1]                                  cell                    0.262
 _al_u10294|_al_u10292.d[1] (_al_u10291_o)                   net (fanout = 3)        0.524               
 _al_u10294|_al_u10292.f[1]                                  cell                    0.205
 _al_u10296.a[1] (_al_u10294_o)                              net (fanout = 2)        0.675               
 _al_u10296.fx[0]                                            cell                    0.618
 _al_u10301|soc/cpu/reg0_b27.e[1] (_al_u10296_o)             net (fanout = 1)        0.625               
 _al_u10301|soc/cpu/reg0_b27.f[1]                            cell                    0.282
 _al_u10301|soc/cpu/reg0_b27.a[0] (_al_u10301_o)             net (fanout = 1)        0.158 src/soc/rtl/picorv32.v(354)
 _al_u10301|soc/cpu/reg0_b27                                 path2reg0               0.542
 Arrival time                                                                       19.753 (13 lvl)
                                                                                          (35% logic, 65% net)

 _al_u10301|soc/cpu/reg0_b27.clk                                                     1.834
 capture clock edge                                                                 20.833
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.091
 Required time                                                                      22.642
---------------------------------------------------------------------------------------------------------
 Slack                                                                            2.889 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      2.889 ns                                                        
 StartPoint:              reg1_b2|reg1_b1.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                _al_u10301|soc/cpu/reg0_b27.a[0] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 reg1_b2|reg1_b1.clk                                         clock                   2.134
 launch clock edge                                           clock                   0.000
 reg1_b2|reg1_b1.q[1]                                        cell                    0.146
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.d[1] (reset_cnt[2]) net (fanout = 28)       3.143 src/TOP_L2_SWITCH.v(38)
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.f[1] cell                    0.205
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_10.d[0] (_al_u2755_o) net (fanout = 27)       1.014               
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_10.f[0] cell                    0.205
 _al_u3436|soc/cpu/clear_prefetched_high_word_q_reg.d[0] (rst_n_placeOpt_10) net (fanout = 42)       1.335               
 _al_u3436|soc/cpu/clear_prefetched_high_word_q_reg.f[0]     cell                    0.262
 _al_u4911.c[1] (_al_u4910_o)                                net (fanout = 27)       0.980               
 _al_u4911.fx[0]                                             cell                    0.448
 _al_u9712|_al_u5370.a[0] (soc/cpu/mem_xfer)                 net (fanout = 98)       1.090 src/soc/rtl/picorv32.v(360)
 _al_u9712|_al_u5370.f[0]                                    cell                    0.424
 _al_u5375|_al_u5446.a[0] (_al_u5370_o)                      net (fanout = 2)        0.738               
 _al_u5375|_al_u5446.f[0]                                    cell                    0.424
 _al_u10220|_al_u9651.a[0] (_al_u5446_o)                     net (fanout = 35)       1.087               
 _al_u10220|_al_u9651.f[0]                                   cell                    0.408
 _al_u10261|_al_u9652.d[0] (_al_u9651_o)                     net (fanout = 6)        0.752               
 _al_u10261|_al_u9652.f[0]                                   cell                    0.205
 _al_u10291|_al_u10225.d[1] (_al_u9652_o)                    net (fanout = 12)       0.862               
 _al_u10291|_al_u10225.f[1]                                  cell                    0.262
 _al_u10294|_al_u10292.d[1] (_al_u10291_o)                   net (fanout = 3)        0.524               
 _al_u10294|_al_u10292.f[1]                                  cell                    0.205
 _al_u10296.a[0] (_al_u10294_o)                              net (fanout = 2)        0.675               
 _al_u10296.fx[0]                                            cell                    0.618
 _al_u10301|soc/cpu/reg0_b27.e[1] (_al_u10296_o)             net (fanout = 1)        0.625               
 _al_u10301|soc/cpu/reg0_b27.f[1]                            cell                    0.282
 _al_u10301|soc/cpu/reg0_b27.a[0] (_al_u10301_o)             net (fanout = 1)        0.158 src/soc/rtl/picorv32.v(354)
 _al_u10301|soc/cpu/reg0_b27                                 path2reg0               0.542
 Arrival time                                                                       19.753 (13 lvl)
                                                                                          (35% logic, 65% net)

 _al_u10301|soc/cpu/reg0_b27.clk                                                     1.834
 capture clock edge                                                                 20.833
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.091
 Required time                                                                      22.642
---------------------------------------------------------------------------------------------------------
 Slack                                                                            2.889 ns

---------------------------------------------------------------------------------------------------------

Paths for end point soc/cpu/reg0_b21 (506871 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      3.326 ns                                                        
 StartPoint:              soc/cpu/reg2_b17|soc/cpu/reg2_b6.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                soc/cpu/reg0_b21.a[1] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 soc/cpu/reg2_b17|soc/cpu/reg2_b6.clk                        clock                   2.134
 launch clock edge                                           clock                   0.000
 soc/cpu/reg2_b17|soc/cpu/reg2_b6.q[0]                       cell                    0.146
 _al_u4634|_al_u3896.b[0] (iomem_addr[6])                    net (fanout = 19)       1.750 src/TOP_L2_SWITCH.v(347)
 _al_u4634|_al_u3896.f[0]                                    cell                    0.333
 _al_u3897|_al_u4455.d[1] (_al_u3896_o)                      net (fanout = 6)        0.907               
 _al_u3897|_al_u4455.f[1]                                    cell                    0.205
 _al_u4641|_al_u3900.d[0] (_al_u3897_o)                      net (fanout = 5)        0.873               
 _al_u4641|_al_u3900.f[0]                                    cell                    0.262
 _al_u3901|_al_u4862.b[0] (_al_u3900_o)                      net (fanout = 10)       1.086               
 _al_u3901|_al_u4862.f[0]                                    cell                    0.431
 _al_u5361.a[0] (_al_u4862_o)                                net (fanout = 17)       0.651               
 _al_u5361.fx[0]                                             cell                    0.618
 _al_u5362|_al_u4915.b[1] (soc/n10[24]_lutinv)               net (fanout = 1)        0.625               
 _al_u5362|_al_u4915.f[1]                                    cell                    0.333
 _al_u5423|_al_u5363.a[0] (soc/mem_rdata[24]_lutinv)         net (fanout = 5)        0.723 src/soc/rtl/picosoc.v(86)
 _al_u5423|_al_u5363.f[0]                                    cell                    0.424
 _al_u5366.a[1] (soc/cpu/mem_rdata_latched_noshuffle[24]_lutinv) net (fanout = 3)        0.171 src/soc/rtl/picorv32.v(369)
 _al_u5366.fx[0]                                             cell                    0.618
 _al_u5367|soc/cpu/reg5_b8.a[1] (_al_u5366_o)                net (fanout = 1)        0.355               
 _al_u5367|soc/cpu/reg5_b8.f[1]                              cell                    0.424
 _al_u9644|_al_u9633.d[0] (_al_u5367_o)                      net (fanout = 11)       0.514               
 _al_u9644|_al_u9633.f[0]                                    cell                    0.262
 _al_u10160.d[1] (_al_u9633_o)                               net (fanout = 15)       0.912               
 _al_u10160.fx[0]                                            cell                    0.402
 _al_u10162.a[1] (_al_u10160_o)                              net (fanout = 7)        0.583               
 _al_u10162.fx[0]                                            cell                    0.618
 _al_u10163.a[1] (_al_u10162_o)                              net (fanout = 2)        0.625               
 _al_u10163.fx[0]                                            cell                    0.618
 _al_u10164|_al_u10161.c[1] (_al_u10163_o)                   net (fanout = 1)        0.355               
 _al_u10164|_al_u10161.f[1]                                  cell                    0.251
 soc/cpu/reg0_b21.a[1] (_al_u10164_o)                        net (fanout = 2)        0.456 src/soc/rtl/picorv32.v(354)
 soc/cpu/reg0_b21                                            path2reg0               0.732
 Arrival time                                                                       19.397 (15 lvl)
                                                                                          (46% logic, 54% net)

 soc/cpu/reg0_b21.clk                                                                1.834
 capture clock edge                                                                 20.833
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.172
 Required time                                                                      22.723
---------------------------------------------------------------------------------------------------------
 Slack                                                                            3.326 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      3.326 ns                                                        
 StartPoint:              soc/cpu/reg2_b17|soc/cpu/reg2_b6.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                soc/cpu/reg0_b21.a[1] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 soc/cpu/reg2_b17|soc/cpu/reg2_b6.clk                        clock                   2.134
 launch clock edge                                           clock                   0.000
 soc/cpu/reg2_b17|soc/cpu/reg2_b6.q[0]                       cell                    0.146
 _al_u4634|_al_u3896.b[0] (iomem_addr[6])                    net (fanout = 19)       1.750 src/TOP_L2_SWITCH.v(347)
 _al_u4634|_al_u3896.f[0]                                    cell                    0.333
 _al_u3897|_al_u4455.d[1] (_al_u3896_o)                      net (fanout = 6)        0.907               
 _al_u3897|_al_u4455.f[1]                                    cell                    0.205
 _al_u4641|_al_u3900.d[0] (_al_u3897_o)                      net (fanout = 5)        0.873               
 _al_u4641|_al_u3900.f[0]                                    cell                    0.262
 _al_u3901|_al_u4862.b[0] (_al_u3900_o)                      net (fanout = 10)       1.086               
 _al_u3901|_al_u4862.f[0]                                    cell                    0.431
 _al_u5361.a[0] (_al_u4862_o)                                net (fanout = 17)       0.651               
 _al_u5361.fx[0]                                             cell                    0.618
 _al_u5362|_al_u4915.b[1] (soc/n10[24]_lutinv)               net (fanout = 1)        0.625               
 _al_u5362|_al_u4915.f[1]                                    cell                    0.333
 _al_u5423|_al_u5363.a[0] (soc/mem_rdata[24]_lutinv)         net (fanout = 5)        0.723 src/soc/rtl/picosoc.v(86)
 _al_u5423|_al_u5363.f[0]                                    cell                    0.424
 _al_u5366.a[1] (soc/cpu/mem_rdata_latched_noshuffle[24]_lutinv) net (fanout = 3)        0.171 src/soc/rtl/picorv32.v(369)
 _al_u5366.fx[0]                                             cell                    0.618
 _al_u5367|soc/cpu/reg5_b8.a[1] (_al_u5366_o)                net (fanout = 1)        0.355               
 _al_u5367|soc/cpu/reg5_b8.f[1]                              cell                    0.424
 _al_u9644|_al_u9633.d[0] (_al_u5367_o)                      net (fanout = 11)       0.514               
 _al_u9644|_al_u9633.f[0]                                    cell                    0.262
 _al_u10160.d[1] (_al_u9633_o)                               net (fanout = 15)       0.912               
 _al_u10160.fx[0]                                            cell                    0.402
 _al_u10162.a[1] (_al_u10160_o)                              net (fanout = 7)        0.583               
 _al_u10162.fx[0]                                            cell                    0.618
 _al_u10163.a[0] (_al_u10162_o)                              net (fanout = 2)        0.625               
 _al_u10163.fx[0]                                            cell                    0.618
 _al_u10164|_al_u10161.c[1] (_al_u10163_o)                   net (fanout = 1)        0.355               
 _al_u10164|_al_u10161.f[1]                                  cell                    0.251
 soc/cpu/reg0_b21.a[1] (_al_u10164_o)                        net (fanout = 2)        0.456 src/soc/rtl/picorv32.v(354)
 soc/cpu/reg0_b21                                            path2reg0               0.732
 Arrival time                                                                       19.397 (15 lvl)
                                                                                          (46% logic, 54% net)

 soc/cpu/reg0_b21.clk                                                                1.834
 capture clock edge                                                                 20.833
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.172
 Required time                                                                      22.723
---------------------------------------------------------------------------------------------------------
 Slack                                                                            3.326 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      3.326 ns                                                        
 StartPoint:              soc/cpu/reg2_b17|soc/cpu/reg2_b6.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                soc/cpu/reg0_b21.a[0] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 soc/cpu/reg2_b17|soc/cpu/reg2_b6.clk                        clock                   2.134
 launch clock edge                                           clock                   0.000
 soc/cpu/reg2_b17|soc/cpu/reg2_b6.q[0]                       cell                    0.146
 _al_u4634|_al_u3896.b[0] (iomem_addr[6])                    net (fanout = 19)       1.750 src/TOP_L2_SWITCH.v(347)
 _al_u4634|_al_u3896.f[0]                                    cell                    0.333
 _al_u3897|_al_u4455.d[1] (_al_u3896_o)                      net (fanout = 6)        0.907               
 _al_u3897|_al_u4455.f[1]                                    cell                    0.205
 _al_u4641|_al_u3900.d[0] (_al_u3897_o)                      net (fanout = 5)        0.873               
 _al_u4641|_al_u3900.f[0]                                    cell                    0.262
 _al_u3901|_al_u4862.b[0] (_al_u3900_o)                      net (fanout = 10)       1.086               
 _al_u3901|_al_u4862.f[0]                                    cell                    0.431
 _al_u5361.a[0] (_al_u4862_o)                                net (fanout = 17)       0.651               
 _al_u5361.fx[0]                                             cell                    0.618
 _al_u5362|_al_u4915.b[1] (soc/n10[24]_lutinv)               net (fanout = 1)        0.625               
 _al_u5362|_al_u4915.f[1]                                    cell                    0.333
 _al_u5423|_al_u5363.a[0] (soc/mem_rdata[24]_lutinv)         net (fanout = 5)        0.723 src/soc/rtl/picosoc.v(86)
 _al_u5423|_al_u5363.f[0]                                    cell                    0.424
 _al_u5366.a[1] (soc/cpu/mem_rdata_latched_noshuffle[24]_lutinv) net (fanout = 3)        0.171 src/soc/rtl/picorv32.v(369)
 _al_u5366.fx[0]                                             cell                    0.618
 _al_u5367|soc/cpu/reg5_b8.a[1] (_al_u5366_o)                net (fanout = 1)        0.355               
 _al_u5367|soc/cpu/reg5_b8.f[1]                              cell                    0.424
 _al_u9644|_al_u9633.d[0] (_al_u5367_o)                      net (fanout = 11)       0.514               
 _al_u9644|_al_u9633.f[0]                                    cell                    0.262
 _al_u10160.d[1] (_al_u9633_o)                               net (fanout = 15)       0.912               
 _al_u10160.fx[0]                                            cell                    0.402
 _al_u10162.a[1] (_al_u10160_o)                              net (fanout = 7)        0.583               
 _al_u10162.fx[0]                                            cell                    0.618
 _al_u10163.a[1] (_al_u10162_o)                              net (fanout = 2)        0.625               
 _al_u10163.fx[0]                                            cell                    0.618
 _al_u10164|_al_u10161.c[1] (_al_u10163_o)                   net (fanout = 1)        0.355               
 _al_u10164|_al_u10161.f[1]                                  cell                    0.251
 soc/cpu/reg0_b21.a[0] (_al_u10164_o)                        net (fanout = 2)        0.456 src/soc/rtl/picorv32.v(354)
 soc/cpu/reg0_b21                                            path2reg0               0.732
 Arrival time                                                                       19.397 (15 lvl)
                                                                                          (46% logic, 54% net)

 soc/cpu/reg0_b21.clk                                                                1.834
 capture clock edge                                                                 20.833
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.172
 Required time                                                                      22.723
---------------------------------------------------------------------------------------------------------
 Slack                                                                            3.326 ns

---------------------------------------------------------------------------------------------------------

Paths for end point _al_u9938|soc/cpu/reg7_b0 (157754 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      3.410 ns                                                        
 StartPoint:              reg1_b2|reg1_b1.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                _al_u9938|soc/cpu/reg7_b0.a[0] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 reg1_b2|reg1_b1.clk                                         clock                   2.134
 launch clock edge                                           clock                   0.000
 reg1_b2|reg1_b1.q[1]                                        cell                    0.146
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.d[1] (reset_cnt[2]) net (fanout = 28)       3.143 src/TOP_L2_SWITCH.v(38)
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.f[1] cell                    0.205
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_10.d[0] (_al_u2755_o) net (fanout = 27)       1.014               
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_10.f[0] cell                    0.205
 _al_u3436|soc/cpu/clear_prefetched_high_word_q_reg.d[0] (rst_n_placeOpt_10) net (fanout = 42)       1.335               
 _al_u3436|soc/cpu/clear_prefetched_high_word_q_reg.f[0]     cell                    0.262
 _al_u4911.c[1] (_al_u4910_o)                                net (fanout = 27)       0.980               
 _al_u4911.fx[0]                                             cell                    0.448
 _al_u5223.a[1] (soc/cpu/mem_xfer)                           net (fanout = 98)       1.026 src/soc/rtl/picorv32.v(360)
 _al_u5223.fx[0]                                             cell                    0.618
 _al_u5218|soc/cpu/reg0_b6.e[0] (_al_u5223_o)                net (fanout = 1)        0.625               
 _al_u5218|soc/cpu/reg0_b6.f[0]                              cell                    0.282
 _al_u9544|_al_u10198.a[1] (soc/cpu/mem_rdata_latched[6])    net (fanout = 20)       0.648 src/soc/rtl/picorv32.v(370)
 _al_u9544|_al_u10198.f[1]                                   cell                    0.424
 _al_u9654|_al_u9945.b[1] (_al_u9544_o)                      net (fanout = 9)        0.356               
 _al_u9654|_al_u9945.f[1]                                    cell                    0.431
 _al_u10288|_al_u9658.a[0] (_al_u9654_o)                     net (fanout = 11)       0.555               
 _al_u10288|_al_u9658.f[0]                                   cell                    0.408
 _al_u10176|_al_u9941.b[1] (_al_u9658_o)                     net (fanout = 3)        0.561               
 _al_u10176|_al_u9941.f[1]                                   cell                    0.431
 _al_u10177|_al_u10268.b[1] (_al_u10176_o)                   net (fanout = 4)        0.456               
 _al_u10177|_al_u10268.f[1]                                  cell                    0.431
 _al_u10178.a[1] (_al_u10177_o)                              net (fanout = 2)        0.459               
 _al_u10178.fx[0]                                            cell                    0.618
 _al_u9938|soc/cpu/reg7_b0.a[0] (_al_u10178_o)               net (fanout = 1)        0.505 src/soc/rtl/picorv32.v(655)
 _al_u9938|soc/cpu/reg7_b0                                   path2reg0               0.526
 Arrival time                                                                       19.232 (13 lvl)
                                                                                          (40% logic, 60% net)

 _al_u9938|soc/cpu/reg7_b0.clk                                                       1.834
 capture clock edge                                                                 20.833
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.091
 Required time                                                                      22.642
---------------------------------------------------------------------------------------------------------
 Slack                                                                            3.410 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      3.410 ns                                                        
 StartPoint:              reg1_b2|reg1_b1.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                _al_u9938|soc/cpu/reg7_b0.a[0] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 reg1_b2|reg1_b1.clk                                         clock                   2.134
 launch clock edge                                           clock                   0.000
 reg1_b2|reg1_b1.q[1]                                        cell                    0.146
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.d[1] (reset_cnt[2]) net (fanout = 28)       3.143 src/TOP_L2_SWITCH.v(38)
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.f[1] cell                    0.205
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_10.d[0] (_al_u2755_o) net (fanout = 27)       1.014               
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_10.f[0] cell                    0.205
 _al_u3436|soc/cpu/clear_prefetched_high_word_q_reg.d[0] (rst_n_placeOpt_10) net (fanout = 42)       1.335               
 _al_u3436|soc/cpu/clear_prefetched_high_word_q_reg.f[0]     cell                    0.262
 _al_u4911.c[1] (_al_u4910_o)                                net (fanout = 27)       0.980               
 _al_u4911.fx[0]                                             cell                    0.448
 _al_u5223.a[0] (soc/cpu/mem_xfer)                           net (fanout = 98)       1.026 src/soc/rtl/picorv32.v(360)
 _al_u5223.fx[0]                                             cell                    0.618
 _al_u5218|soc/cpu/reg0_b6.e[0] (_al_u5223_o)                net (fanout = 1)        0.625               
 _al_u5218|soc/cpu/reg0_b6.f[0]                              cell                    0.282
 _al_u9544|_al_u10198.a[1] (soc/cpu/mem_rdata_latched[6])    net (fanout = 20)       0.648 src/soc/rtl/picorv32.v(370)
 _al_u9544|_al_u10198.f[1]                                   cell                    0.424
 _al_u9654|_al_u9945.b[1] (_al_u9544_o)                      net (fanout = 9)        0.356               
 _al_u9654|_al_u9945.f[1]                                    cell                    0.431
 _al_u10288|_al_u9658.a[0] (_al_u9654_o)                     net (fanout = 11)       0.555               
 _al_u10288|_al_u9658.f[0]                                   cell                    0.408
 _al_u10176|_al_u9941.b[1] (_al_u9658_o)                     net (fanout = 3)        0.561               
 _al_u10176|_al_u9941.f[1]                                   cell                    0.431
 _al_u10177|_al_u10268.b[1] (_al_u10176_o)                   net (fanout = 4)        0.456               
 _al_u10177|_al_u10268.f[1]                                  cell                    0.431
 _al_u10178.a[1] (_al_u10177_o)                              net (fanout = 2)        0.459               
 _al_u10178.fx[0]                                            cell                    0.618
 _al_u9938|soc/cpu/reg7_b0.a[0] (_al_u10178_o)               net (fanout = 1)        0.505 src/soc/rtl/picorv32.v(655)
 _al_u9938|soc/cpu/reg7_b0                                   path2reg0               0.526
 Arrival time                                                                       19.232 (13 lvl)
                                                                                          (40% logic, 60% net)

 _al_u9938|soc/cpu/reg7_b0.clk                                                       1.834
 capture clock edge                                                                 20.833
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.091
 Required time                                                                      22.642
---------------------------------------------------------------------------------------------------------
 Slack                                                                            3.410 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      3.410 ns                                                        
 StartPoint:              reg1_b2|reg1_b1.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                _al_u9938|soc/cpu/reg7_b0.a[0] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 reg1_b2|reg1_b1.clk                                         clock                   2.134
 launch clock edge                                           clock                   0.000
 reg1_b2|reg1_b1.q[1]                                        cell                    0.146
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.d[1] (reset_cnt[2]) net (fanout = 28)       3.143 src/TOP_L2_SWITCH.v(38)
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.f[1] cell                    0.205
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_10.d[0] (_al_u2755_o) net (fanout = 27)       1.014               
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_10.f[0] cell                    0.205
 _al_u3436|soc/cpu/clear_prefetched_high_word_q_reg.d[0] (rst_n_placeOpt_10) net (fanout = 42)       1.335               
 _al_u3436|soc/cpu/clear_prefetched_high_word_q_reg.f[0]     cell                    0.262
 _al_u4911.c[1] (_al_u4910_o)                                net (fanout = 27)       0.980               
 _al_u4911.fx[0]                                             cell                    0.448
 _al_u5223.a[1] (soc/cpu/mem_xfer)                           net (fanout = 98)       1.026 src/soc/rtl/picorv32.v(360)
 _al_u5223.fx[0]                                             cell                    0.618
 _al_u5218|soc/cpu/reg0_b6.e[0] (_al_u5223_o)                net (fanout = 1)        0.625               
 _al_u5218|soc/cpu/reg0_b6.f[0]                              cell                    0.282
 _al_u9544|_al_u10198.a[1] (soc/cpu/mem_rdata_latched[6])    net (fanout = 20)       0.648 src/soc/rtl/picorv32.v(370)
 _al_u9544|_al_u10198.f[1]                                   cell                    0.424
 _al_u9654|_al_u9945.b[1] (_al_u9544_o)                      net (fanout = 9)        0.356               
 _al_u9654|_al_u9945.f[1]                                    cell                    0.431
 _al_u10288|_al_u9658.a[0] (_al_u9654_o)                     net (fanout = 11)       0.555               
 _al_u10288|_al_u9658.f[0]                                   cell                    0.408
 _al_u10176|_al_u9941.b[1] (_al_u9658_o)                     net (fanout = 3)        0.561               
 _al_u10176|_al_u9941.f[1]                                   cell                    0.431
 _al_u10177|_al_u10268.b[1] (_al_u10176_o)                   net (fanout = 4)        0.456               
 _al_u10177|_al_u10268.f[1]                                  cell                    0.431
 _al_u10178.a[0] (_al_u10177_o)                              net (fanout = 2)        0.459               
 _al_u10178.fx[0]                                            cell                    0.618
 _al_u9938|soc/cpu/reg7_b0.a[0] (_al_u10178_o)               net (fanout = 1)        0.505 src/soc/rtl/picorv32.v(655)
 _al_u9938|soc/cpu/reg7_b0                                   path2reg0               0.526
 Arrival time                                                                       19.232 (13 lvl)
                                                                                          (40% logic, 60% net)

 _al_u9938|soc/cpu/reg7_b0.clk                                                       1.834
 capture clock edge                                                                 20.833
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.091
 Required time                                                                      22.642
---------------------------------------------------------------------------------------------------------
 Slack                                                                            3.410 ns

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_108 (79 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.095 ns                                                        
 StartPoint:              mac_dec/reg2_b106|mac_dec/reg2_b108.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_108.dib[0] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 mac_dec/reg2_b106|mac_dec/reg2_b108.clk                     clock                   1.834
 launch clock edge                                           clock                   0.000
 mac_dec/reg2_b106|mac_dec/reg2_b108.q[0]                    cell                    0.140
 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_108.dib[0] (h_fifo_din[108]) net (fanout = 2)        0.283 src/TOP_L2_SWITCH.v(124)
 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_108 path2reg                0.000
 Arrival time                                                                        2.257 (1 lvl)
                                                                                          (88% logic, 12% net)

 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_108.clkb                         2.134
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.162
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.095 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       0.095 ns                                                        
 StartPoint:              mac_dec/reg2_b105|mac_dec/reg2_b109.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_108.dib[1] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 mac_dec/reg2_b105|mac_dec/reg2_b109.clk                     clock                   1.834
 launch clock edge                                           clock                   0.000
 mac_dec/reg2_b105|mac_dec/reg2_b109.q[0]                    cell                    0.140
 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_108.dib[1] (h_fifo_din[109]) net (fanout = 2)        0.283 src/TOP_L2_SWITCH.v(124)
 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_108 path2reg                0.000
 Arrival time                                                                        2.257 (1 lvl)
                                                                                          (88% logic, 12% net)

 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_108.clkb                         2.134
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.162
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.095 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       0.095 ns                                                        
 StartPoint:              mac_dec/reg2_b104|mac_dec/reg2_b110.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_108.dib[2] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 mac_dec/reg2_b104|mac_dec/reg2_b110.clk                     clock                   1.834
 launch clock edge                                           clock                   0.000
 mac_dec/reg2_b104|mac_dec/reg2_b110.q[0]                    cell                    0.140
 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_108.dib[2] (h_fifo_din[110]) net (fanout = 2)        0.283 src/TOP_L2_SWITCH.v(124)
 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_108 path2reg                0.000
 Arrival time                                                                        2.257 (1 lvl)
                                                                                          (88% logic, 12% net)

 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_108.clkb                         2.134
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.162
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.095 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (92 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.176 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b9.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.addra[9] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b9.clk clock                   1.834
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b9.q[0] cell                    0.140
 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.addra[9] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr[9]) net (fanout = 4)        0.364 ../common/src/FRAME_FIFO.v(43)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        2.338 (1 lvl)
                                                                                          (85% logic, 15% net)

 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         2.134
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.162
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.176 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       0.289 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b8|PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b7.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.addra[8] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b8|PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b7.clk clock                   1.834
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b8|PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b7.q[1] cell                    0.140
 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.addra[8] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr[8]) net (fanout = 4)        0.477 ../common/src/FRAME_FIFO.v(43)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        2.451 (1 lvl)
                                                                                          (81% logic, 19% net)

 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         2.134
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.162
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.289 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       0.293 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b9.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.addra[10] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b9.clk clock                   1.834
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b9.q[1] cell                    0.140
 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.addra[10] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr[10]) net (fanout = 4)        0.481 ../common/src/FRAME_FIFO.v(43)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        2.455 (1 lvl)
                                                                                          (81% logic, 19% net)

 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         2.134
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.162
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.293 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[0]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.184 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_13.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000.rstb (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_13.clk clock                   1.834
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_13.q[1] cell                    0.140
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000.rstb (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_13) net (fanout = 33)       0.613               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000 path2reg                0.000
 Arrival time                                                                        2.587 (1 lvl)
                                                                                          (77% logic, 23% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000.clkb                         1.925
 capture clock edge                                                                  0.000
 cell hold                                                                           0.650
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.403
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.184 ns

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point _al_u2873|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0 (6 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   12.697 ns                                                       
 StartPoint:              reg1_b2|reg1_b1.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                _al_u2873|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0.sr (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 reg1_b2|reg1_b1.clk                                         clock                   2.134
 launch clock edge                                           clock                   0.000
 reg1_b2|reg1_b1.q[1]                                        cell                    0.146
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.d[1] (reset_cnt[2]) net (fanout = 28)       3.143 src/TOP_L2_SWITCH.v(38)
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.f[1] cell                    0.205
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_12.c[0] (_al_u2755_o) net (fanout = 27)       1.896               
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_12.f[0] cell                    0.251
 _al_u2873|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0.c[0] (rst_n_placeOpt_12) net (fanout = 58)       0.966               
 _al_u2873|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0.f[0] cell                    0.251
 _al_u2873|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0.sr (PHY_RX_INTERFACE[0]$phy_rx/n15) net (fanout = 69)       0.764               
 _al_u2873|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0 path2reg                0.086
 Arrival time                                                                        9.842 (4 lvl)
                                                                                          (32% logic, 68% net)

 _al_u2873|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0.clk                         1.834
 capture clock edge                                                                 20.833
 cell recovery                                                                      -0.300
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.172
 Required time                                                                      22.539
---------------------------------------------------------------------------------------------------------
 Slack                                                                           12.697 ns

---------------------------------------------------------------------------------------------------------

 Slack (recovery check)   12.976 ns                                                       
 StartPoint:              reg1_b4|reg1_b3.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                _al_u2873|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0.sr (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 reg1_b4|reg1_b3.clk                                         clock                   2.134
 launch clock edge                                           clock                   0.000
 reg1_b4|reg1_b3.q[1]                                        cell                    0.146
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.c[1] (reset_cnt[4]) net (fanout = 28)       2.818 src/TOP_L2_SWITCH.v(38)
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.f[1] cell                    0.251
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_12.c[0] (_al_u2755_o) net (fanout = 27)       1.896               
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_12.f[0] cell                    0.251
 _al_u2873|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0.c[0] (rst_n_placeOpt_12) net (fanout = 58)       0.966               
 _al_u2873|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0.f[0] cell                    0.251
 _al_u2873|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0.sr (PHY_RX_INTERFACE[0]$phy_rx/n15) net (fanout = 69)       0.764               
 _al_u2873|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0 path2reg                0.086
 Arrival time                                                                        9.563 (4 lvl)
                                                                                          (33% logic, 67% net)

 _al_u2873|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0.clk                         1.834
 capture clock edge                                                                 20.833
 cell recovery                                                                      -0.300
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.172
 Required time                                                                      22.539
---------------------------------------------------------------------------------------------------------
 Slack                                                                           12.976 ns

---------------------------------------------------------------------------------------------------------

 Slack (recovery check)   13.321 ns                                                       
 StartPoint:              reg1_b5_al_u10628.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                _al_u2873|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0.sr (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 reg1_b5_al_u10628.clk                                       clock                   2.134
 launch clock edge                                           clock                   0.000
 reg1_b5_al_u10628.q[0]                                      cell                    0.146
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.a[1] (reset_cnt[5]) net (fanout = 28)       2.316 src/TOP_L2_SWITCH.v(38)
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.f[1] cell                    0.408
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_12.c[0] (_al_u2755_o) net (fanout = 27)       1.896               
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_12.f[0] cell                    0.251
 _al_u2873|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0.c[0] (rst_n_placeOpt_12) net (fanout = 58)       0.966               
 _al_u2873|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0.f[0] cell                    0.251
 _al_u2873|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0.sr (PHY_RX_INTERFACE[0]$phy_rx/n15) net (fanout = 69)       0.764               
 _al_u2873|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0 path2reg                0.086
 Arrival time                                                                        9.218 (4 lvl)
                                                                                          (36% logic, 64% net)

 _al_u2873|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0.clk                         1.834
 capture clock edge                                                                 20.833
 cell recovery                                                                      -0.300
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.172
 Required time                                                                      22.539
---------------------------------------------------------------------------------------------------------
 Slack                                                                           13.321 ns

---------------------------------------------------------------------------------------------------------

Paths for end point _al_u3678|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b1 (6 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   12.842 ns                                                       
 StartPoint:              reg1_b2|reg1_b1.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                _al_u3678|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b1.sr (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 reg1_b2|reg1_b1.clk                                         clock                   2.134
 launch clock edge                                           clock                   0.000
 reg1_b2|reg1_b1.q[1]                                        cell                    0.146
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.d[1] (reset_cnt[2]) net (fanout = 28)       3.143 src/TOP_L2_SWITCH.v(38)
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.f[1] cell                    0.205
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_12.c[0] (_al_u2755_o) net (fanout = 27)       1.896               
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_12.f[0] cell                    0.251
 _al_u2873|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0.c[0] (rst_n_placeOpt_12) net (fanout = 58)       0.966               
 _al_u2873|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0.f[0] cell                    0.251
 _al_u3678|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b1.sr (PHY_RX_INTERFACE[0]$phy_rx/n15) net (fanout = 69)       0.619               
 _al_u3678|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b1 path2reg                0.086
 Arrival time                                                                        9.697 (4 lvl)
                                                                                          (32% logic, 68% net)

 _al_u3678|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b1.clk                         1.834
 capture clock edge                                                                 20.833
 cell recovery                                                                      -0.300
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.172
 Required time                                                                      22.539
---------------------------------------------------------------------------------------------------------
 Slack                                                                           12.842 ns

---------------------------------------------------------------------------------------------------------

 Slack (recovery check)   13.121 ns                                                       
 StartPoint:              reg1_b4|reg1_b3.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                _al_u3678|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b1.sr (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 reg1_b4|reg1_b3.clk                                         clock                   2.134
 launch clock edge                                           clock                   0.000
 reg1_b4|reg1_b3.q[1]                                        cell                    0.146
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.c[1] (reset_cnt[4]) net (fanout = 28)       2.818 src/TOP_L2_SWITCH.v(38)
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.f[1] cell                    0.251
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_12.c[0] (_al_u2755_o) net (fanout = 27)       1.896               
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_12.f[0] cell                    0.251
 _al_u2873|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0.c[0] (rst_n_placeOpt_12) net (fanout = 58)       0.966               
 _al_u2873|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0.f[0] cell                    0.251
 _al_u3678|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b1.sr (PHY_RX_INTERFACE[0]$phy_rx/n15) net (fanout = 69)       0.619               
 _al_u3678|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b1 path2reg                0.086
 Arrival time                                                                        9.418 (4 lvl)
                                                                                          (34% logic, 66% net)

 _al_u3678|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b1.clk                         1.834
 capture clock edge                                                                 20.833
 cell recovery                                                                      -0.300
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.172
 Required time                                                                      22.539
---------------------------------------------------------------------------------------------------------
 Slack                                                                           13.121 ns

---------------------------------------------------------------------------------------------------------

 Slack (recovery check)   13.466 ns                                                       
 StartPoint:              reg1_b5_al_u10628.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                _al_u3678|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b1.sr (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 reg1_b5_al_u10628.clk                                       clock                   2.134
 launch clock edge                                           clock                   0.000
 reg1_b5_al_u10628.q[0]                                      cell                    0.146
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.a[1] (reset_cnt[5]) net (fanout = 28)       2.316 src/TOP_L2_SWITCH.v(38)
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.f[1] cell                    0.408
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_12.c[0] (_al_u2755_o) net (fanout = 27)       1.896               
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_12.f[0] cell                    0.251
 _al_u2873|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0.c[0] (rst_n_placeOpt_12) net (fanout = 58)       0.966               
 _al_u2873|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0.f[0] cell                    0.251
 _al_u3678|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b1.sr (PHY_RX_INTERFACE[0]$phy_rx/n15) net (fanout = 69)       0.619               
 _al_u3678|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b1 path2reg                0.086
 Arrival time                                                                        9.073 (4 lvl)
                                                                                          (37% logic, 63% net)

 _al_u3678|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b1.clk                         1.834
 capture clock edge                                                                 20.833
 cell recovery                                                                      -0.300
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.172
 Required time                                                                      22.539
---------------------------------------------------------------------------------------------------------
 Slack                                                                           13.466 ns

---------------------------------------------------------------------------------------------------------

Paths for end point _al_u3689|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b2 (6 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   12.965 ns                                                       
 StartPoint:              reg1_b2|reg1_b1.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                _al_u3689|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b2.sr (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 reg1_b2|reg1_b1.clk                                         clock                   2.134
 launch clock edge                                           clock                   0.000
 reg1_b2|reg1_b1.q[1]                                        cell                    0.146
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.d[1] (reset_cnt[2]) net (fanout = 28)       3.143 src/TOP_L2_SWITCH.v(38)
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.f[1] cell                    0.205
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_12.c[0] (_al_u2755_o) net (fanout = 27)       1.896               
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_12.f[0] cell                    0.251
 _al_u2873|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0.c[0] (rst_n_placeOpt_12) net (fanout = 58)       0.966               
 _al_u2873|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0.f[0] cell                    0.251
 _al_u3689|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b2.sr (PHY_RX_INTERFACE[0]$phy_rx/n15) net (fanout = 69)       0.496               
 _al_u3689|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b2 path2reg                0.086
 Arrival time                                                                        9.574 (4 lvl)
                                                                                          (33% logic, 67% net)

 _al_u3689|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b2.clk                         1.834
 capture clock edge                                                                 20.833
 cell recovery                                                                      -0.300
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.172
 Required time                                                                      22.539
---------------------------------------------------------------------------------------------------------
 Slack                                                                           12.965 ns

---------------------------------------------------------------------------------------------------------

 Slack (recovery check)   13.244 ns                                                       
 StartPoint:              reg1_b4|reg1_b3.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                _al_u3689|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b2.sr (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 reg1_b4|reg1_b3.clk                                         clock                   2.134
 launch clock edge                                           clock                   0.000
 reg1_b4|reg1_b3.q[1]                                        cell                    0.146
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.c[1] (reset_cnt[4]) net (fanout = 28)       2.818 src/TOP_L2_SWITCH.v(38)
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.f[1] cell                    0.251
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_12.c[0] (_al_u2755_o) net (fanout = 27)       1.896               
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_12.f[0] cell                    0.251
 _al_u2873|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0.c[0] (rst_n_placeOpt_12) net (fanout = 58)       0.966               
 _al_u2873|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0.f[0] cell                    0.251
 _al_u3689|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b2.sr (PHY_RX_INTERFACE[0]$phy_rx/n15) net (fanout = 69)       0.496               
 _al_u3689|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b2 path2reg                0.086
 Arrival time                                                                        9.295 (4 lvl)
                                                                                          (34% logic, 66% net)

 _al_u3689|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b2.clk                         1.834
 capture clock edge                                                                 20.833
 cell recovery                                                                      -0.300
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.172
 Required time                                                                      22.539
---------------------------------------------------------------------------------------------------------
 Slack                                                                           13.244 ns

---------------------------------------------------------------------------------------------------------

 Slack (recovery check)   13.589 ns                                                       
 StartPoint:              reg1_b5_al_u10628.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                _al_u3689|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b2.sr (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 reg1_b5_al_u10628.clk                                       clock                   2.134
 launch clock edge                                           clock                   0.000
 reg1_b5_al_u10628.q[0]                                      cell                    0.146
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.a[1] (reset_cnt[5]) net (fanout = 28)       2.316 src/TOP_L2_SWITCH.v(38)
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.f[1] cell                    0.408
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_12.c[0] (_al_u2755_o) net (fanout = 27)       1.896               
 _al_u2755|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_12.f[0] cell                    0.251
 _al_u2873|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0.c[0] (rst_n_placeOpt_12) net (fanout = 58)       0.966               
 _al_u2873|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0.f[0] cell                    0.251
 _al_u3689|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b2.sr (PHY_RX_INTERFACE[0]$phy_rx/n15) net (fanout = 69)       0.496               
 _al_u3689|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b2 path2reg                0.086
 Arrival time                                                                        8.950 (4 lvl)
                                                                                          (37% logic, 63% net)

 _al_u3689|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b2.clk                         1.834
 capture clock edge                                                                 20.833
 cell recovery                                                                      -0.300
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.172
 Required time                                                                      22.539
---------------------------------------------------------------------------------------------------------
 Slack                                                                           13.589 ns

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    0.409 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_8.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_8.clk clock                   1.834
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_8.q[1] cell                    0.140
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_8) net (fanout = 27)       0.647               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        2.621 (1 lvl)
                                                                                          (76% logic, 24% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clkb                         2.134
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.212
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.409 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    0.415 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_8.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_8.clk clock                   1.834
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_8.q[1] cell                    0.140
 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_8) net (fanout = 27)       0.653               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        2.627 (1 lvl)
                                                                                          (76% logic, 24% net)

 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         2.134
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.212
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.415 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    0.494 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_8.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_8.clk clock                   1.834
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_8.q[1] cell                    0.140
 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_8) net (fanout = 27)       0.732               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        2.706 (1 lvl)
                                                                                          (73% logic, 27% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clkb                         2.134
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.212
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.494 ns

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        Input delay                                                     
Set input delay: , and 2ns min. 

29 endpoints analyzed totally, and 37 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       1.630 ns                                                        
 StartPoint:              PHY_CRS_DV[0] (rising edge triggered by clock phy0_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.ipad (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[0]) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(59)
 PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN                path2reg                3.179
 Arrival time                                                                        5.179 (0 lvl)
                                                                                          (100% logic, 0% net)

 PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.ipclk                                  3.371
 capture clock edge                                                                  0.000
 cell hold                                                                           0.178
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.549
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.630 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[0]$phy_rx/reg3_b14|PHY_RX_INTERFACE[0]$phy_rx/reg3_b15 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       5.378 ns                                                        
 StartPoint:              PHY_CRS_DV[0] (rising edge triggered by clock phy0_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[0]$phy_rx/reg3_b14|PHY_RX_INTERFACE[0]$phy_rx/reg3_b15.ce (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[0]) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(59)
 PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    3.628
 _al_u4956|PHY_RX_INTERFACE[0]$phy_rx/reg3_b0.d[0] (PHY_CRS_DV_pad[0]) net (fanout = 4)        2.816 src/TOP_L2_SWITCH.v(59)
 _al_u4956|PHY_RX_INTERFACE[0]$phy_rx/reg3_b0.f[0]           cell                    0.197
 PHY_RX_INTERFACE[0]$phy_rx/reg3_b14|PHY_RX_INTERFACE[0]$phy_rx/reg3_b15.ce (PHY_RX_INTERFACE[0]$phy_rx/mux12_b0_sel_is_4_o) net (fanout = 10)       0.307               
 PHY_RX_INTERFACE[0]$phy_rx/reg3_b14|PHY_RX_INTERFACE[0]$phy_rx/reg3_b15 path2reg                0.084
 Arrival time                                                                        9.032 (2 lvl)
                                                                                          (66% logic, 34% net)

 PHY_RX_INTERFACE[0]$phy_rx/reg3_b14|PHY_RX_INTERFACE[0]$phy_rx/reg3_b15.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.654
---------------------------------------------------------------------------------------------------------
 Slack                                                                            5.378 ns

---------------------------------------------------------------------------------------------------------

Paths for end point _al_u4946|PHY_RX_INTERFACE[0]$phy_rx/reg3_b3 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       5.514 ns                                                        
 StartPoint:              PHY_CRS_DV[0] (rising edge triggered by clock phy0_ref_clk)     
 EndPoint:                _al_u4946|PHY_RX_INTERFACE[0]$phy_rx/reg3_b3.ce (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[0]) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(59)
 PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    3.628
 _al_u4956|PHY_RX_INTERFACE[0]$phy_rx/reg3_b0.d[0] (PHY_CRS_DV_pad[0]) net (fanout = 4)        2.816 src/TOP_L2_SWITCH.v(59)
 _al_u4956|PHY_RX_INTERFACE[0]$phy_rx/reg3_b0.f[0]           cell                    0.197
 _al_u4946|PHY_RX_INTERFACE[0]$phy_rx/reg3_b3.ce (PHY_RX_INTERFACE[0]$phy_rx/mux12_b0_sel_is_4_o) net (fanout = 10)       0.443               
 _al_u4946|PHY_RX_INTERFACE[0]$phy_rx/reg3_b3                path2reg                0.084
 Arrival time                                                                        9.168 (2 lvl)
                                                                                          (65% logic, 35% net)

 _al_u4946|PHY_RX_INTERFACE[0]$phy_rx/reg3_b3.clk                                    3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.654
---------------------------------------------------------------------------------------------------------
 Slack                                                                            5.514 ns

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        Input delay                                                     
Set input delay: , and 2ns min. 

29 endpoints analyzed totally, and 37 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       1.630 ns                                                        
 StartPoint:              PHY_CRS_DV[1] (rising edge triggered by clock phy1_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipad (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[1]) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(59)
 PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN                path2reg                3.179
 Arrival time                                                                        5.179 (0 lvl)
                                                                                          (100% logic, 0% net)

 PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipclk                                  3.371
 capture clock edge                                                                  0.000
 cell hold                                                                           0.178
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.549
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.630 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       3.579 ns                                                        
 StartPoint:              PHY_CRS_DV[1] (rising edge triggered by clock phy1_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.dia[1] (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[1]) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(59)
 PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    3.628
 _al_u3188|_al_u2961.b[0] (PHY_CRS_DV_pad[1])                net (fanout = 4)        0.692 src/TOP_L2_SWITCH.v(59)
 _al_u3188|_al_u2961.f[0]                                    cell                    0.402
 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.dia[1] (frame_fifo_rx_EOD_in[1]) net (fanout = 3)        0.637 src/TOP_L2_SWITCH.v(74)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        7.359 (2 lvl)
                                                                                          (82% logic, 18% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.780
---------------------------------------------------------------------------------------------------------
 Slack                                                                            3.579 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1 (2 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       3.775 ns                                                        
 StartPoint:              PHY_CRS_DV[1] (rising edge triggered by clock phy1_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.b[1] (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[1]) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(59)
 PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    3.628
 PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.b[1] (PHY_CRS_DV_pad[1]) net (fanout = 4)        1.294 src/TOP_L2_SWITCH.v(59)
 PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1 path2reg1               0.507
 Arrival time                                                                        7.429 (1 lvl)
                                                                                          (83% logic, 17% net)

 PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.654
---------------------------------------------------------------------------------------------------------
 Slack                                                                            3.775 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       4.750 ns                                                        
 StartPoint:              PHY_CRS_DV[1] (rising edge triggered by clock phy1_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.a[1] (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[1]) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(59)
 PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    3.628
 _al_u3188|_al_u2961.b[0] (PHY_CRS_DV_pad[1])                net (fanout = 4)        0.692 src/TOP_L2_SWITCH.v(59)
 _al_u3188|_al_u2961.f[0]                                    cell                    0.402
 PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.a[1] (frame_fifo_rx_EOD_in[1]) net (fanout = 3)        1.182 src/TOP_L2_SWITCH.v(74)
 PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1 path2reg1               0.500
 Arrival time                                                                        8.404 (2 lvl)
                                                                                          (78% logic, 22% net)

 PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.654
---------------------------------------------------------------------------------------------------------
 Slack                                                                            4.750 ns

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        Input delay                                                     
Set input delay: , and 2ns min. 

29 endpoints analyzed totally, and 37 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       1.630 ns                                                        
 StartPoint:              PHY_CRS_DV[2] (rising edge triggered by clock phy2_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipad (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[2]) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(59)
 PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN                path2reg                3.179
 Arrival time                                                                        5.179 (0 lvl)
                                                                                          (100% logic, 0% net)

 PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipclk                                  3.371
 capture clock edge                                                                  0.000
 cell hold                                                                           0.178
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.549
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.630 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[2]$phy_rx/reg1_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       2.932 ns                                                        
 StartPoint:              PHY_CRS_DV[2] (rising edge triggered by clock phy2_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[2]$phy_rx/reg1_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1.e[0] (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[2]) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(59)
 PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    3.628
 PHY_RX_INTERFACE[2]$phy_rx/reg1_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1.e[0] (PHY_CRS_DV_pad[2]) net (fanout = 4)        0.583 src/TOP_L2_SWITCH.v(59)
 PHY_RX_INTERFACE[2]$phy_rx/reg1_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1 path2reg0               0.375
 Arrival time                                                                        6.586 (1 lvl)
                                                                                          (92% logic, 8% net)

 PHY_RX_INTERFACE[2]$phy_rx/reg1_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.654
---------------------------------------------------------------------------------------------------------
 Slack                                                                            2.932 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       3.153 ns                                                        
 StartPoint:              PHY_CRS_DV[2] (rising edge triggered by clock phy2_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.dia[1] (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[2]) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(59)
 PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    3.628
 _al_u2975|_al_u2981.e[0] (PHY_CRS_DV_pad[2])                net (fanout = 4)        0.583 src/TOP_L2_SWITCH.v(59)
 _al_u2975|_al_u2981.f[0]                                    cell                    0.270
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.dia[1] (frame_fifo_rx_EOD_in[2]) net (fanout = 3)        0.452 src/TOP_L2_SWITCH.v(74)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        6.933 (2 lvl)
                                                                                          (86% logic, 14% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.780
---------------------------------------------------------------------------------------------------------
 Slack                                                                            3.153 ns

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        Input delay                                                     
Set input delay: , and 2ns min. 

29 endpoints analyzed totally, and 37 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.924 ns                                                        
 StartPoint:              PHY_CRS_DV[3] (rising edge triggered by clock phy3_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipad (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[3]) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(59)
 PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN                path2reg                3.179
 Arrival time                                                                        5.179 (0 lvl)
                                                                                          (100% logic, 0% net)

 PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipclk                                  4.077
 capture clock edge                                                                  0.000
 cell hold                                                                           0.178
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       4.255
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.924 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[3]$phy_rx/reg3_b9 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       2.320 ns                                                        
 StartPoint:              PHY_CRS_DV[3] (rising edge triggered by clock phy3_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[3]$phy_rx/reg3_b9.ce (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[3]) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(59)
 PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    3.628
 _al_u3001|PHY_RX_INTERFACE[3]$phy_rx/reg3_b0.d[0] (PHY_CRS_DV_pad[3]) net (fanout = 4)        0.474 src/TOP_L2_SWITCH.v(59)
 _al_u3001|PHY_RX_INTERFACE[3]$phy_rx/reg3_b0.f[0]           cell                    0.197
 PHY_RX_INTERFACE[3]$phy_rx/reg3_b9.ce (PHY_RX_INTERFACE[3]$phy_rx/mux12_b0_sel_is_4_o) net (fanout = 10)       0.297               
 PHY_RX_INTERFACE[3]$phy_rx/reg3_b9                          path2reg                0.084
 Arrival time                                                                        6.680 (2 lvl)
                                                                                          (89% logic, 11% net)

 PHY_RX_INTERFACE[3]$phy_rx/reg3_b9.clk                                              4.286
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       4.360
---------------------------------------------------------------------------------------------------------
 Slack                                                                            2.320 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1 (2 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       2.518 ns                                                        
 StartPoint:              PHY_CRS_DV[3] (rising edge triggered by clock phy3_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.c[1] (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[3]) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(59)
 PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    3.628
 PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.c[1] (PHY_CRS_DV_pad[3]) net (fanout = 4)        0.848 src/TOP_L2_SWITCH.v(59)
 PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1 path2reg1               0.402
 Arrival time                                                                        6.878 (1 lvl)
                                                                                          (88% logic, 12% net)

 PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.clk                         4.286
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       4.360
---------------------------------------------------------------------------------------------------------
 Slack                                                                            2.518 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       3.565 ns                                                        
 StartPoint:              PHY_CRS_DV[3] (rising edge triggered by clock phy3_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.a[1] (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[3]) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(59)
 PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    3.628
 _al_u3001|PHY_RX_INTERFACE[3]$phy_rx/reg3_b0.a[1] (PHY_CRS_DV_pad[3]) net (fanout = 4)        0.702 src/TOP_L2_SWITCH.v(59)
 _al_u3001|PHY_RX_INTERFACE[3]$phy_rx/reg3_b0.f[1]           cell                    0.353
 PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.a[1] (frame_fifo_rx_EOD_in[3]) net (fanout = 3)        0.742 src/TOP_L2_SWITCH.v(74)
 PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1 path2reg1               0.500
 Arrival time                                                                        7.925 (2 lvl)
                                                                                          (82% logic, 18% net)

 PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.clk                         4.286
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       4.360
---------------------------------------------------------------------------------------------------------
 Slack                                                                            3.565 ns

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing summary:                                                                           
---------------------------------------------------------------------------------------------------------
Constraint path number: 21083462 (STA coverage = 99.74%)
Timing violations: 0 setup errors, and 0 hold errors.
Minimal setup slack: 2.889, minimal hold slack: 0.095

Timing group statistics: 
	Clock constraints: 
	  Clock Name                                  Min Period     Max Freq           Skew      Fanout            TNS
	  pll_impl/pll_inst.clkc[0] (48.001MHz)         17.944ns      55.729MHz        0.491ns      4746        0.000ns
	  phy3_ref_clk (50.000MHz)                      11.752ns      85.092MHz        0.488ns       170        0.000ns
	  phy2_ref_clk (50.000MHz)                      11.549ns      86.588MHz        0.399ns       145        0.000ns
	  phy1_ref_clk (50.000MHz)                      10.896ns      91.777MHz        0.399ns       144        0.000ns
	  phy0_ref_clk (50.000MHz)                      12.064ns      82.891MHz        0.399ns       142        0.000ns
	Minimum input arrival time before clock: no constraint path
	Maximum output required time after clock: no constraint path
	Maximum combinational path delay: no constraint path

---------------------------------------------------------------------------------------------------------
