
---------- Begin Simulation Statistics ----------
final_tick                               335927910500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 157641                       # Simulator instruction rate (inst/s)
host_mem_usage                                 858492                       # Number of bytes of host memory used
host_op_rate                                   164290                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   634.35                       # Real time elapsed on the host
host_tick_rate                              529561353                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     104217524                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.335928                       # Number of seconds simulated
sim_ticks                                335927910500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.546018                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                14593500                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             14660054                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  9                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            799018                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          19662563                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             106648                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          107413                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              765                       # Number of indirect misses.
system.cpu.branchPred.lookups                21861999                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  561512                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        17845                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     104217524                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.718558                       # CPI: cycles per instruction
system.cpu.discardedOps                       1544370                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           59650308                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          10883307                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11893746                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions              12642                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       444478876                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.148841                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        671855821                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                 934      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                77777462     74.63%     74.63% # Class of committed instruction
system.cpu.op_class_0::IntMult                 316058      0.30%     74.93% # Class of committed instruction
system.cpu.op_class_0::IntDiv                   31070      0.03%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     5      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    15      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    5      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     5      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                   41      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                   1896      0.00%     74.97% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     74.97% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                   3756      0.00%     74.97% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                   3728      0.00%     74.97% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     74.97% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                  2850      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::MemRead               12406465     11.90%     86.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13673234     13.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                104217524                       # Class of committed instruction
system.cpu.tickCycles                       227376945                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                   144                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8276596                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      16585960                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      9443108                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          663                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     18887497                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            663                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              18926                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8275450                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1146                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38740                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38740                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18926                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       8251698                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     16643626                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16643626                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    533319424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               533319424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8309364                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8309364    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8309364                       # Request fanout histogram
system.membus.reqLayer0.occupancy         53827736000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              16.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          308490500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 335927910500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1128178                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16617863                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1085204                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           17298                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            64504                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           64504                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1085461                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        42718                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq      8251706                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp      8251706                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      3256125                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     25075760                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              28331885                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    138922496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    540776640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              679699136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8277257                       # Total snoops (count)
system.tol2bus.snoopTraffic                 529628800                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         17721646                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000037                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006121                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               17720982    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    664      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           17721646                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        18871365500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4286686499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1628190000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 335927910500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst              1083668                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                51349                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1135017                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             1083668                       # number of overall hits
system.l2.overall_hits::.cpu.data               51349                       # number of overall hits
system.l2.overall_hits::total                 1135017                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1793                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              55873                       # number of demand (read+write) misses
system.l2.demand_misses::total                  57666                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1793                       # number of overall misses
system.l2.overall_misses::.cpu.data             55873                       # number of overall misses
system.l2.overall_misses::total                 57666                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    150363000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4673368500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4823731500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    150363000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4673368500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4823731500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          1085461                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           107222                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1192683                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         1085461                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          107222                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1192683                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.001652                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.521096                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.048350                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.001652                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.521096                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.048350                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 83861.126603                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83642.698620                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83649.490168                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 83861.126603                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83642.698620                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83649.490168                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             8275450                       # number of writebacks
system.l2.writebacks::total                   8275450                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1793                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         55873                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             57666                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1793                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        55873                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            57666                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    132433000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   4114638500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4247071500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    132433000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   4114638500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4247071500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.001652                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.521096                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.048350                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.001652                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.521096                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.048350                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 73861.126603                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73642.698620                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73649.490168                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 73861.126603                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73642.698620                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73649.490168                       # average overall mshr miss latency
system.l2.replacements                        8277257                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8342413                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8342413                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8342413                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8342413                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1085204                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1085204                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1085204                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1085204                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             25764                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 25764                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38740                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38740                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3131417500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3131417500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         64504                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             64504                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.600583                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.600583                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80831.633970                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80831.633970                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38740                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38740                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2744017500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2744017500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.600583                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.600583                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70831.633970                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70831.633970                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        1083668                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1083668                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1793                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1793                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    150363000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    150363000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      1085461                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1085461                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.001652                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001652                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 83861.126603                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83861.126603                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1793                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1793                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    132433000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    132433000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.001652                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001652                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 73861.126603                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73861.126603                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         25585                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             25585                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        17133                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17133                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1541951000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1541951000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        42718                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         42718                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.401072                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.401072                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89998.891029                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89998.891029                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        17133                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17133                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1370621000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1370621000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.401072                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.401072                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79998.891029                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79998.891029                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             8                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 8                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data      8251698                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total         8251698                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data      8251706                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total       8251706                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.999999                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.999999                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data      8251698                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total      8251698                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data 156782311000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total 156782311000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.999999                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.999999                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19000.005938                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19000.005938                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 335927910500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32651.179255                       # Cycle average of tags in use
system.l2.tags.total_refs                    10635796                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8310033                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.279874                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   26192.797281                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       148.620534                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      6309.761440                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.799341                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004536                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.192559                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996435                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          186                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2340                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        30224                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 159410001                       # Number of tag accesses
system.l2.tags.data_accesses                159410001                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 335927910500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         114752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        3575872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3690624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       114752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        114752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    529628800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       529628800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1793                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           55873                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               57666                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      8275450                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8275450                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            341597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          10644760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              10986357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       341597                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           341597                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1576614456                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1576614456                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1576614456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           341597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         10644760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1587600814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   8275450.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1793.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     55873.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002190482500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       375064                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       375064                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6896417                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            7998574                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       57666                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8275450                       # Number of write requests accepted
system.mem_ctrls.readBursts                     57666                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8275450                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            517169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            517136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            516840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            517091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            517383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            517412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            517334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            517269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            517555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            517353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           517200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           517102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           517096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           517166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           517134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           517179                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.31                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    787345500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  288330000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1868583000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13653.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32403.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    36031                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7705726                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 57666                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8275450                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   57336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 372524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 663987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 420183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 476838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 411788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 456783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 680502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 436620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 463998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 422111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 408297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 512544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 405853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 409421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 405989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 396069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 392878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 383645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  35219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  32075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  27208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  23453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  17052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  11619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       591328                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    901.897830                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   770.527651                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   290.200012                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        41323      6.99%      6.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         9430      1.59%      8.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        12517      2.12%     10.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9509      1.61%     12.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3852      0.65%     12.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11801      2.00%     14.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10166      1.72%     16.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12373      2.09%     18.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       480357     81.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       591328                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       375064                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       0.153707                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.615702                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        375063    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        375064                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       375064                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      22.064018                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     21.907056                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.782984                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2502      0.67%      0.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               26      0.01%      0.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              898      0.24%      0.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            70053     18.68%     19.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            28568      7.62%     27.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21            13260      3.54%     30.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22           174760     46.59%     77.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23             1778      0.47%     77.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24            54208     14.45%     92.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25             2843      0.76%     93.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26             3099      0.83%     93.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27             3501      0.93%     94.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28             3215      0.86%     95.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29             3474      0.93%     96.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30             2749      0.73%     97.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31             3193      0.85%     98.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32             1986      0.53%     98.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33             1610      0.43%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34              672      0.18%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35             2664      0.71%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        375064                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3690624                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               529626816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3690624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            529628800                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        10.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1576.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     10.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1576.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  335907950000                       # Total gap between requests
system.mem_ctrls.avgGap                      40310.01                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       114752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      3575872                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    529626816                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 341597.099893252249                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 10644760.045920627192                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1576608550.363367319107                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1793                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        55873                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      8275450                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     58826750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1809756250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8300629074500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32809.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32390.53                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1003042.62                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2109141720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1121035410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           207117120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        21599237700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     26517413520.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      80288264280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      61385148000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       193227357750                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        575.204833                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 157857601750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11217180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 166853128750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2112940200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1123054350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           204618120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        21598449480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     26517413520.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      80224809600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      61438583520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       193219868790                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        575.182540                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 157995551750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11217180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 166715178750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 335927910500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     46802100                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         46802100                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     46802100                       # number of overall hits
system.cpu.icache.overall_hits::total        46802100                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1085461                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1085461                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1085461                       # number of overall misses
system.cpu.icache.overall_misses::total       1085461                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  14242813000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  14242813000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  14242813000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  14242813000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     47887561                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     47887561                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     47887561                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     47887561                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.022667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.022667                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.022667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.022667                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13121.441489                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13121.441489                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13121.441489                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13121.441489                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1085204                       # number of writebacks
system.cpu.icache.writebacks::total           1085204                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1085461                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1085461                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1085461                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1085461                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  13157353000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  13157353000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  13157353000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  13157353000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.022667                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.022667                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.022667                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.022667                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12121.442410                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12121.442410                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12121.442410                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12121.442410                       # average overall mshr miss latency
system.cpu.icache.replacements                1085204                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     46802100                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        46802100                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1085461                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1085461                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  14242813000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  14242813000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     47887561                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     47887561                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.022667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.022667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13121.441489                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13121.441489                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1085461                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1085461                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  13157353000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  13157353000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.022667                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.022667                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12121.442410                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12121.442410                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 335927910500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.443991                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            47887560                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1085460                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             44.117296                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.443991                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997828                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997828                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          159                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          96860582                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         96860582                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 335927910500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 335927910500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 335927910500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     17818152                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         17818152                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     17818169                       # number of overall hits
system.cpu.dcache.overall_hits::total        17818169                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      8358927                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8358927                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      8358930                       # number of overall misses
system.cpu.dcache.overall_misses::total       8358930                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 265409724500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 265409724500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 265409724500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 265409724500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     26177079                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26177079                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     26177099                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26177099                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.319322                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.319322                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.319322                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.319322                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 31751.650002                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31751.650002                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 31751.638607                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31751.638607                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      8342413                       # number of writebacks
system.cpu.dcache.writebacks::total           8342413                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            3                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            3                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      8358924                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8358924                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      8358927                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8358927                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 257050556500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 257050556500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 257050826500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 257050826500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.319322                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.319322                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.319322                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.319322                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 30751.632208                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30751.632208                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 30751.653472                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30751.653472                       # average overall mshr miss latency
system.cpu.dcache.replacements                8357904                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     12494234                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        12494234                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        42717                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         42717                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1917635000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1917635000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     12536951                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12536951                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003407                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003407                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 44891.612239                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44891.612239                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        42714                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        42714                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1874677000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1874677000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003407                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003407                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 43889.052770                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43889.052770                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      5323911                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5323911                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        64504                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        64504                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3563441000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3563441000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      5388415                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5388415                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011971                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011971                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55243.721320                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55243.721320                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        64504                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        64504                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3498937000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3498937000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011971                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011971                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 54243.721320                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54243.721320                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           17                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            17                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           20                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           20                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.150000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.150000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       270000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       270000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.150000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.150000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        90000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        90000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data      8251706                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total      8251706                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data 259928648500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total 259928648500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data      8251713                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total      8251713                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.999999                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.999999                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31499.989033                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31499.989033                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data      8251706                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total      8251706                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data 251676942500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total 251676942500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.999999                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.999999                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30499.989033                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30499.989033                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          297                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          297                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       100000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       100000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          298                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          298                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.003356                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.003356                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       100000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       100000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        99000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        99000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.003356                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.003356                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        99000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        99000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          298                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          298                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          298                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          298                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 335927910500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.640167                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26177692                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8358928                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.131704                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            269500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.640167                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999649                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999649                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          225                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          662                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           73                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          60714318                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         60714318                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 335927910500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 335927910500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 335927910500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 335927910500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
