{"name":"CCM","description":"CCM","groupName":"CCM","baseAddress":"0x400FC000","registers":[{"name":"CCR","description":"CCM Control Register","addressOffset":0,"size":32,"access":"read-write","resetValue":"0x401107F","resetMask":"0xFFFFFFFF","fields":[{"name":"OSCNT","description":"Oscillator ready counter value. These bits define value of 32KHz counter, that serve as counter for oscillator lock time (count to n+1 ckil's). This is used for oscillator lock time. Current estimation is ~5ms. This counter will be used in ignition sequence and in wake from stop sequence if sbyos bit was defined, to notify that on chip oscillator output is ready for the dpll_ip to use and only then the gate in dpll_ip can be opened.","bitOffset":0,"bitWidth":8,"access":"read-write"},{"name":"COSC_EN","description":"On chip oscillator enable bit - this bit value is reflected on the output cosc_en","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"COSC_EN_0","description":"disable on chip oscillator","value":0},{"name":"COSC_EN_1","description":"enable on chip oscillator","value":1}]},{"name":"REG_BYPASS_COUNT","description":"Counter for analog_reg_bypass signal assertion after standby voltage request by PMIC_STBY_REQ","bitOffset":21,"bitWidth":6,"access":"read-write","enumeratedValues":[{"name":"REG_BYPASS_COUNT_0","description":"no delay","value":0},{"name":"REG_BYPASS_COUNT_1","description":"1 CKIL clock period delay","value":1},{"name":"REG_BYPASS_COUNT_63","description":"63 CKIL clock periods delay","value":63}]},{"name":"RBC_EN","description":"Enable for REG_BYPASS_COUNTER","bitOffset":27,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"RBC_EN_0","description":"REG_BYPASS_COUNTER disabled","value":0},{"name":"RBC_EN_1","description":"REG_BYPASS_COUNTER enabled.","value":1}]}]},{"name":"CSR","description":"CCM Status Register","addressOffset":8,"size":32,"access":"read-only","resetValue":"0x10","resetMask":"0xFFFFFFFF","fields":[{"name":"REF_EN_B","description":"Status of the value of CCM_REF_EN_B output of ccm","bitOffset":0,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"REF_EN_B_0","description":"value of CCM_REF_EN_B is '0'","value":0},{"name":"REF_EN_B_1","description":"value of CCM_REF_EN_B is '1'","value":1}]},{"name":"CAMP2_READY","description":"Status indication of CAMP2.","bitOffset":3,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"CAMP2_READY_0","description":"CAMP2 is not ready.","value":0},{"name":"CAMP2_READY_1","description":"CAMP2 is ready.","value":1}]},{"name":"COSC_READY","description":"Status indication of on board oscillator","bitOffset":5,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"COSC_READY_0","description":"on board oscillator is not ready.","value":0},{"name":"COSC_READY_1","description":"on board oscillator is ready.","value":1}]}]},{"name":"CCSR","description":"CCM Clock Switcher Register","addressOffset":12,"size":32,"access":"read-write","resetValue":"0x100","resetMask":"0xFFFFFFFF","fields":[{"name":"PLL3_SW_CLK_SEL","description":"Selects source to generate pll3_sw_clk. This bit should only be used for testing purposes.","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"PLL3_SW_CLK_SEL_0","description":"pll3_main_clk","value":0},{"name":"PLL3_SW_CLK_SEL_1","description":"pll3 bypass clock","value":1}]}]},{"name":"CACRR","description":"CCM Arm Clock Root Register","addressOffset":16,"size":32,"access":"read-write","resetValue":"0x1","resetMask":"0xFFFFFFFF","fields":[{"name":"ARM_PODF","description":"Divider for Arm clock root","bitOffset":0,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"ARM_PODF_0","description":"divide by 1","value":0},{"name":"ARM_PODF_1","description":"divide by 2","value":1},{"name":"ARM_PODF_2","description":"divide by 3","value":2},{"name":"ARM_PODF_3","description":"divide by 4","value":3},{"name":"ARM_PODF_4","description":"divide by 5","value":4},{"name":"ARM_PODF_5","description":"divide by 6","value":5},{"name":"ARM_PODF_6","description":"divide by 7","value":6},{"name":"ARM_PODF_7","description":"divide by 8","value":7}]}]},{"name":"CBCDR","description":"CCM Bus Clock Divider Register","addressOffset":20,"size":32,"access":"read-write","resetValue":"0xA8300","resetMask":"0xFFFFFFFF","fields":[{"name":"SEMC_CLK_SEL","description":"SEMC clock source select","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"SEMC_CLK_SEL_0","description":"Periph_clk output will be used as SEMC clock root","value":0},{"name":"SEMC_CLK_SEL_1","description":"SEMC alternative clock will be used as SEMC clock root","value":1}]},{"name":"SEMC_ALT_CLK_SEL","description":"SEMC alternative clock select","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"SEMC_ALT_CLK_SEL_0","description":"PLL2 PFD2 will be selected as alternative clock for SEMC root clock","value":0},{"name":"SEMC_ALT_CLK_SEL_1","description":"PLL3 PFD1 will be selected as alternative clock for SEMC root clock","value":1}]},{"name":"IPG_PODF","description":"Divider for ipg podf.","bitOffset":8,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"IPG_PODF_0","description":"divide by 1","value":0},{"name":"IPG_PODF_1","description":"divide by 2","value":1},{"name":"IPG_PODF_2","description":"divide by 3","value":2},{"name":"IPG_PODF_3","description":"divide by 4","value":3}]},{"name":"AHB_PODF","description":"Divider for AHB PODF","bitOffset":10,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"AHB_PODF_0","description":"divide by 1","value":0},{"name":"AHB_PODF_1","description":"divide by 2","value":1},{"name":"AHB_PODF_2","description":"divide by 3","value":2},{"name":"AHB_PODF_3","description":"divide by 4","value":3},{"name":"AHB_PODF_4","description":"divide by 5","value":4},{"name":"AHB_PODF_5","description":"divide by 6","value":5},{"name":"AHB_PODF_6","description":"divide by 7","value":6},{"name":"AHB_PODF_7","description":"divide by 8","value":7}]},{"name":"SEMC_PODF","description":"Post divider for SEMC clock","bitOffset":16,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"SEMC_PODF_0","description":"divide by 1","value":0},{"name":"SEMC_PODF_1","description":"divide by 2","value":1},{"name":"SEMC_PODF_2","description":"divide by 3","value":2},{"name":"SEMC_PODF_3","description":"divide by 4","value":3},{"name":"SEMC_PODF_4","description":"divide by 5","value":4},{"name":"SEMC_PODF_5","description":"divide by 6","value":5},{"name":"SEMC_PODF_6","description":"divide by 7","value":6},{"name":"SEMC_PODF_7","description":"divide by 8","value":7}]},{"name":"PERIPH_CLK_SEL","description":"Selector for peripheral main clock","bitOffset":25,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"PERIPH_CLK_SEL_0","description":"derive clock from pre_periph_clk_sel","value":0},{"name":"PERIPH_CLK_SEL_1","description":"derive clock from periph_clk2_clk_divided","value":1}]},{"name":"PERIPH_CLK2_PODF","description":"Divider for periph_clk2_podf.","bitOffset":27,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"PERIPH_CLK2_PODF_0","description":"divide by 1","value":0},{"name":"PERIPH_CLK2_PODF_1","description":"divide by 2","value":1},{"name":"PERIPH_CLK2_PODF_2","description":"divide by 3","value":2},{"name":"PERIPH_CLK2_PODF_3","description":"divide by 4","value":3},{"name":"PERIPH_CLK2_PODF_4","description":"divide by 5","value":4},{"name":"PERIPH_CLK2_PODF_5","description":"divide by 6","value":5},{"name":"PERIPH_CLK2_PODF_6","description":"divide by 7","value":6},{"name":"PERIPH_CLK2_PODF_7","description":"divide by 8","value":7}]}]},{"name":"CBCMR","description":"CCM Bus Clock Multiplexer Register","addressOffset":24,"size":32,"access":"read-write","resetValue":"0x2DAE8324","resetMask":"0xFFFFFFFF","fields":[{"name":"LPSPI_CLK_SEL","description":"Selector for lpspi clock multiplexer","bitOffset":4,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"LPSPI_CLK_SEL_0","description":"derive clock from PLL3 PFD1 clk","value":0},{"name":"LPSPI_CLK_SEL_1","description":"derive clock from PLL3 PFD0","value":1},{"name":"LPSPI_CLK_SEL_2","description":"derive clock from PLL2","value":2},{"name":"LPSPI_CLK_SEL_3","description":"derive clock from PLL2 PFD2","value":3}]},{"name":"FLEXSPI2_CLK_SEL","description":"Selector for flexspi2 clock multiplexer","bitOffset":8,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"FLEXSPI2_CLK_SEL_0","description":"derive clock from PLL2 PFD2","value":0},{"name":"FLEXSPI2_CLK_SEL_1","description":"derive clock from PLL3 PFD0","value":1},{"name":"FLEXSPI2_CLK_SEL_2","description":"derive clock from PLL3 PFD1","value":2},{"name":"FLEXSPI2_CLK_SEL_3","description":"derive clock from PLL2 (pll2_main_clk)","value":3}]},{"name":"PERIPH_CLK2_SEL","description":"Selector for peripheral clk2 clock multiplexer","bitOffset":12,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"PERIPH_CLK2_SEL_0","description":"derive clock from pll3_sw_clk","value":0},{"name":"PERIPH_CLK2_SEL_1","description":"derive clock from osc_clk (pll1_ref_clk)","value":1},{"name":"PERIPH_CLK2_SEL_2","description":"derive clock from pll2_bypass_clk","value":2}]},{"name":"TRACE_CLK_SEL","description":"Selector for Trace clock multiplexer","bitOffset":14,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"TRACE_CLK_SEL_0","description":"derive clock from PLL2","value":0},{"name":"TRACE_CLK_SEL_1","description":"derive clock from PLL2 PFD2","value":1},{"name":"TRACE_CLK_SEL_2","description":"derive clock from PLL2 PFD0","value":2},{"name":"TRACE_CLK_SEL_3","description":"derive clock from PLL2 PFD1","value":3}]},{"name":"PRE_PERIPH_CLK_SEL","description":"Selector for pre_periph clock multiplexer","bitOffset":18,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"PRE_PERIPH_CLK_SEL_0","description":"derive clock from PLL2","value":0},{"name":"PRE_PERIPH_CLK_SEL_1","description":"derive clock from PLL2 PFD2","value":1},{"name":"PRE_PERIPH_CLK_SEL_2","description":"derive clock from PLL2 PFD0","value":2},{"name":"PRE_PERIPH_CLK_SEL_3","description":"derive clock from divided PLL1","value":3}]},{"name":"LCDIF_PODF","description":"Post-divider for LCDIF clock.","bitOffset":23,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"LCDIF_PODF_0","description":"divide by 1","value":0},{"name":"LCDIF_PODF_1","description":"divide by 2","value":1},{"name":"LCDIF_PODF_2","description":"divide by 3","value":2},{"name":"LCDIF_PODF_3","description":"divide by 4","value":3},{"name":"LCDIF_PODF_4","description":"divide by 5","value":4},{"name":"LCDIF_PODF_5","description":"divide by 6","value":5},{"name":"LCDIF_PODF_6","description":"divide by 7","value":6},{"name":"LCDIF_PODF_7","description":"divide by 8","value":7}]},{"name":"LPSPI_PODF","description":"Divider for LPSPI. Divider should be updated when output clock is gated.","bitOffset":26,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"LPSPI_PODF_0","description":"divide by 1","value":0},{"name":"LPSPI_PODF_1","description":"divide by 2","value":1},{"name":"LPSPI_PODF_2","description":"divide by 3","value":2},{"name":"LPSPI_PODF_3","description":"divide by 4","value":3},{"name":"LPSPI_PODF_4","description":"divide by 5","value":4},{"name":"LPSPI_PODF_5","description":"divide by 6","value":5},{"name":"LPSPI_PODF_6","description":"divide by 7","value":6},{"name":"LPSPI_PODF_7","description":"divide by 8","value":7}]},{"name":"FLEXSPI2_PODF","description":"Divider for flexspi2 clock root.","bitOffset":29,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"FLEXSPI2_PODF_0","description":"divide by 1","value":0},{"name":"FLEXSPI2_PODF_1","description":"divide by 2","value":1},{"name":"FLEXSPI2_PODF_2","description":"divide by 3","value":2},{"name":"FLEXSPI2_PODF_3","description":"divide by 4","value":3},{"name":"FLEXSPI2_PODF_4","description":"divide by 5","value":4},{"name":"FLEXSPI2_PODF_5","description":"divide by 6","value":5},{"name":"FLEXSPI2_PODF_6","description":"divide by 7","value":6},{"name":"FLEXSPI2_PODF_7","description":"divide by 8","value":7}]}]},{"name":"CSCMR1","description":"CCM Serial Clock Multiplexer Register 1","addressOffset":28,"size":32,"access":"read-write","resetValue":"0x4900000","resetMask":"0xFFFFFFFF","fields":[{"name":"PERCLK_PODF","description":"Divider for perclk podf.","bitOffset":0,"bitWidth":6,"access":"read-write","enumeratedValues":[{"name":"DIVIDE_1","description":"Divide by 1","value":0},{"name":"DIVIDE_2","description":"Divide by 2","value":1},{"name":"DIVIDE_3","description":"Divide by 3","value":2},{"name":"DIVIDE_4","description":"Divide by 4","value":3},{"name":"DIVIDE_5","description":"Divide by 5","value":4},{"name":"DIVIDE_6","description":"Divide by 6","value":5},{"name":"DIVIDE_7","description":"Divide by 7","value":6},{"name":"DIVIDE_8","description":"Divide by 8","value":7},{"name":"DIVIDE_9","description":"Divide by 9","value":8},{"name":"DIVIDE_10","description":"Divide by 10","value":9},{"name":"DIVIDE_11","description":"Divide by 11","value":10},{"name":"DIVIDE_12","description":"Divide by 12","value":11},{"name":"DIVIDE_13","description":"Divide by 13","value":12},{"name":"DIVIDE_14","description":"Divide by 14","value":13},{"name":"DIVIDE_15","description":"Divide by 15","value":14},{"name":"DIVIDE_16","description":"Divide by 16","value":15},{"name":"DIVIDE_17","description":"Divide by 17","value":16},{"name":"DIVIDE_18","description":"Divide by 18","value":17},{"name":"DIVIDE_19","description":"Divide by 19","value":18},{"name":"DIVIDE_20","description":"Divide by 20","value":19},{"name":"DIVIDE_21","description":"Divide by 21","value":20},{"name":"DIVIDE_22","description":"Divide by 22","value":21},{"name":"DIVIDE_23","description":"Divide by 23","value":22},{"name":"DIVIDE_24","description":"Divide by 24","value":23},{"name":"DIVIDE_25","description":"Divide by 25","value":24},{"name":"DIVIDE_26","description":"Divide by 26","value":25},{"name":"DIVIDE_27","description":"Divide by 27","value":26},{"name":"DIVIDE_28","description":"Divide by 28","value":27},{"name":"DIVIDE_29","description":"Divide by 29","value":28},{"name":"DIVIDE_30","description":"Divide by 30","value":29},{"name":"DIVIDE_31","description":"Divide by 31","value":30},{"name":"DIVIDE_32","description":"Divide by 32","value":31},{"name":"DIVIDE_33","description":"Divide by 33","value":32},{"name":"DIVIDE_34","description":"Divide by 34","value":33},{"name":"DIVIDE_35","description":"Divide by 35","value":34},{"name":"DIVIDE_36","description":"Divide by 36","value":35},{"name":"DIVIDE_37","description":"Divide by 37","value":36},{"name":"DIVIDE_38","description":"Divide by 38","value":37},{"name":"DIVIDE_39","description":"Divide by 39","value":38},{"name":"DIVIDE_40","description":"Divide by 40","value":39},{"name":"DIVIDE_41","description":"Divide by 41","value":40},{"name":"DIVIDE_42","description":"Divide by 42","value":41},{"name":"DIVIDE_43","description":"Divide by 43","value":42},{"name":"DIVIDE_44","description":"Divide by 44","value":43},{"name":"DIVIDE_45","description":"Divide by 45","value":44},{"name":"DIVIDE_46","description":"Divide by 46","value":45},{"name":"DIVIDE_47","description":"Divide by 47","value":46},{"name":"DIVIDE_48","description":"Divide by 48","value":47},{"name":"DIVIDE_49","description":"Divide by 49","value":48},{"name":"DIVIDE_50","description":"Divide by 50","value":49},{"name":"DIVIDE_51","description":"Divide by 51","value":50},{"name":"DIVIDE_52","description":"Divide by 52","value":51},{"name":"DIVIDE_53","description":"Divide by 53","value":52},{"name":"DIVIDE_54","description":"Divide by 54","value":53},{"name":"DIVIDE_55","description":"Divide by 55","value":54},{"name":"DIVIDE_56","description":"Divide by 56","value":55},{"name":"DIVIDE_57","description":"Divide by 57","value":56},{"name":"DIVIDE_58","description":"Divide by 58","value":57},{"name":"DIVIDE_59","description":"Divide by 59","value":58},{"name":"DIVIDE_60","description":"Divide by 60","value":59},{"name":"DIVIDE_61","description":"Divide by 61","value":60},{"name":"DIVIDE_62","description":"Divide by 62","value":61},{"name":"DIVIDE_63","description":"Divide by 63","value":62},{"name":"DIVIDE_64","description":"Divide by 64","value":63}]},{"name":"PERCLK_CLK_SEL","description":"Selector for the perclk clock multiplexor","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"PERCLK_CLK_SEL_0","description":"derive clock from ipg clk root","value":0},{"name":"PERCLK_CLK_SEL_1","description":"derive clock from osc_clk","value":1}]},{"name":"SAI1_CLK_SEL","description":"Selector for sai1 clock multiplexer","bitOffset":10,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"SAI1_CLK_SEL_0","description":"derive clock from PLL3 PFD2","value":0},{"name":"SAI1_CLK_SEL_1","description":"derive clock from PLL5","value":1},{"name":"SAI1_CLK_SEL_2","description":"derive clock from PLL4","value":2}]},{"name":"SAI2_CLK_SEL","description":"Selector for sai2 clock multiplexer","bitOffset":12,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"SAI2_CLK_SEL_0","description":"derive clock from PLL3 PFD2","value":0},{"name":"SAI2_CLK_SEL_1","description":"derive clock from PLL5","value":1},{"name":"SAI2_CLK_SEL_2","description":"derive clock from PLL4","value":2}]},{"name":"SAI3_CLK_SEL","description":"Selector for sai3/adc1/adc2 clock multiplexer","bitOffset":14,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"SAI3_CLK_SEL_0","description":"derive clock from PLL3 PFD2","value":0},{"name":"SAI3_CLK_SEL_1","description":"derive clock from PLL5","value":1},{"name":"SAI3_CLK_SEL_2","description":"derive clock from PLL4","value":2}]},{"name":"USDHC1_CLK_SEL","description":"Selector for usdhc1 clock multiplexer","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"USDHC1_CLK_SEL_0","description":"derive clock from PLL2 PFD2","value":0},{"name":"USDHC1_CLK_SEL_1","description":"derive clock from PLL2 PFD0","value":1}]},{"name":"USDHC2_CLK_SEL","description":"Selector for usdhc2 clock multiplexer","bitOffset":17,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"USDHC2_CLK_SEL_0","description":"derive clock from PLL2 PFD2","value":0},{"name":"USDHC2_CLK_SEL_1","description":"derive clock from PLL2 PFD0","value":1}]},{"name":"FLEXSPI_PODF","description":"Divider for flexspi clock root.","bitOffset":23,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"FLEXSPI_PODF_0","description":"divide by 1","value":0},{"name":"FLEXSPI_PODF_1","description":"divide by 2","value":1},{"name":"FLEXSPI_PODF_2","description":"divide by 3","value":2},{"name":"FLEXSPI_PODF_3","description":"divide by 4","value":3},{"name":"FLEXSPI_PODF_4","description":"divide by 5","value":4},{"name":"FLEXSPI_PODF_5","description":"divide by 6","value":5},{"name":"FLEXSPI_PODF_6","description":"divide by 7","value":6},{"name":"FLEXSPI_PODF_7","description":"divide by 8","value":7}]},{"name":"FLEXSPI_CLK_SEL","description":"Selector for flexspi clock multiplexer","bitOffset":29,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"FLEXSPI_CLK_SEL_0","description":"derive clock from semc_clk_root_pre","value":0},{"name":"FLEXSPI_CLK_SEL_1","description":"derive clock from pll3_sw_clk","value":1},{"name":"FLEXSPI_CLK_SEL_2","description":"derive clock from PLL2 PFD2","value":2},{"name":"FLEXSPI_CLK_SEL_3","description":"derive clock from PLL3 PFD0","value":3}]}]},{"name":"CSCMR2","description":"CCM Serial Clock Multiplexer Register 2","addressOffset":32,"size":32,"access":"read-write","resetValue":"0x13192F06","resetMask":"0xFFFFFFFF","fields":[{"name":"CAN_CLK_PODF","description":"Divider for CAN/CANFD clock podf.","bitOffset":2,"bitWidth":6,"access":"read-write","enumeratedValues":[{"name":"DIVIDE_1","description":"Divide by 1","value":0},{"name":"DIVIDE_2","description":"Divide by 2","value":1},{"name":"DIVIDE_3","description":"Divide by 3","value":2},{"name":"DIVIDE_4","description":"Divide by 4","value":3},{"name":"DIVIDE_5","description":"Divide by 5","value":4},{"name":"DIVIDE_6","description":"Divide by 6","value":5},{"name":"DIVIDE_7","description":"Divide by 7","value":6},{"name":"DIVIDE_8","description":"Divide by 8","value":7},{"name":"DIVIDE_9","description":"Divide by 9","value":8},{"name":"DIVIDE_10","description":"Divide by 10","value":9},{"name":"DIVIDE_11","description":"Divide by 11","value":10},{"name":"DIVIDE_12","description":"Divide by 12","value":11},{"name":"DIVIDE_13","description":"Divide by 13","value":12},{"name":"DIVIDE_14","description":"Divide by 14","value":13},{"name":"DIVIDE_15","description":"Divide by 15","value":14},{"name":"DIVIDE_16","description":"Divide by 16","value":15},{"name":"DIVIDE_17","description":"Divide by 17","value":16},{"name":"DIVIDE_18","description":"Divide by 18","value":17},{"name":"DIVIDE_19","description":"Divide by 19","value":18},{"name":"DIVIDE_20","description":"Divide by 20","value":19},{"name":"DIVIDE_21","description":"Divide by 21","value":20},{"name":"DIVIDE_22","description":"Divide by 22","value":21},{"name":"DIVIDE_23","description":"Divide by 23","value":22},{"name":"DIVIDE_24","description":"Divide by 24","value":23},{"name":"DIVIDE_25","description":"Divide by 25","value":24},{"name":"DIVIDE_26","description":"Divide by 26","value":25},{"name":"DIVIDE_27","description":"Divide by 27","value":26},{"name":"DIVIDE_28","description":"Divide by 28","value":27},{"name":"DIVIDE_29","description":"Divide by 29","value":28},{"name":"DIVIDE_30","description":"Divide by 30","value":29},{"name":"DIVIDE_31","description":"Divide by 31","value":30},{"name":"DIVIDE_32","description":"Divide by 32","value":31},{"name":"DIVIDE_33","description":"Divide by 33","value":32},{"name":"DIVIDE_34","description":"Divide by 34","value":33},{"name":"DIVIDE_35","description":"Divide by 35","value":34},{"name":"DIVIDE_36","description":"Divide by 36","value":35},{"name":"DIVIDE_37","description":"Divide by 37","value":36},{"name":"DIVIDE_38","description":"Divide by 38","value":37},{"name":"DIVIDE_39","description":"Divide by 39","value":38},{"name":"DIVIDE_40","description":"Divide by 40","value":39},{"name":"DIVIDE_41","description":"Divide by 41","value":40},{"name":"DIVIDE_42","description":"Divide by 42","value":41},{"name":"DIVIDE_43","description":"Divide by 43","value":42},{"name":"DIVIDE_44","description":"Divide by 44","value":43},{"name":"DIVIDE_45","description":"Divide by 45","value":44},{"name":"DIVIDE_46","description":"Divide by 46","value":45},{"name":"DIVIDE_47","description":"Divide by 47","value":46},{"name":"DIVIDE_48","description":"Divide by 48","value":47},{"name":"DIVIDE_49","description":"Divide by 49","value":48},{"name":"DIVIDE_50","description":"Divide by 50","value":49},{"name":"DIVIDE_51","description":"Divide by 51","value":50},{"name":"DIVIDE_52","description":"Divide by 52","value":51},{"name":"DIVIDE_53","description":"Divide by 53","value":52},{"name":"DIVIDE_54","description":"Divide by 54","value":53},{"name":"DIVIDE_55","description":"Divide by 55","value":54},{"name":"DIVIDE_56","description":"Divide by 56","value":55},{"name":"DIVIDE_57","description":"Divide by 57","value":56},{"name":"DIVIDE_58","description":"Divide by 58","value":57},{"name":"DIVIDE_59","description":"Divide by 59","value":58},{"name":"DIVIDE_60","description":"Divide by 60","value":59},{"name":"DIVIDE_61","description":"Divide by 61","value":60},{"name":"DIVIDE_62","description":"Divide by 62","value":61},{"name":"DIVIDE_63","description":"Divide by 63","value":62},{"name":"DIVIDE_64","description":"Divide by 64","value":63}]},{"name":"CAN_CLK_SEL","description":"Selector for CAN/CANFD clock multiplexer","bitOffset":8,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"CAN_CLK_SEL_0","description":"derive clock from pll3_sw_clk divided clock (60M)","value":0},{"name":"CAN_CLK_SEL_1","description":"derive clock from osc_clk (24M)","value":1},{"name":"CAN_CLK_SEL_2","description":"derive clock from pll3_sw_clk divided clock (80M)","value":2},{"name":"CAN_CLK_SEL_3","description":"Disable FlexCAN clock","value":3}]},{"name":"FLEXIO2_CLK_SEL","description":"Selector for flexio2/flexio3 clock multiplexer","bitOffset":19,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"FLEXIO2_CLK_SEL_0","description":"derive clock from PLL4 divided clock","value":0},{"name":"FLEXIO2_CLK_SEL_1","description":"derive clock from PLL3 PFD2 clock","value":1},{"name":"FLEXIO2_CLK_SEL_2","description":"derive clock from PLL5 clock","value":2},{"name":"FLEXIO2_CLK_SEL_3","description":"derive clock from pll3_sw_clk","value":3}]}]},{"name":"CSCDR1","description":"CCM Serial Clock Divider Register 1","addressOffset":36,"size":32,"access":"read-write","resetValue":"0x6490B00","resetMask":"0xFFFFFFFF","fields":[{"name":"UART_CLK_PODF","description":"Divider for uart clock podf.","bitOffset":0,"bitWidth":6,"access":"read-write","enumeratedValues":[{"name":"DIVIDE_1","description":"Divide by 1","value":0},{"name":"DIVIDE_2","description":"Divide by 2","value":1},{"name":"DIVIDE_3","description":"Divide by 3","value":2},{"name":"DIVIDE_4","description":"Divide by 4","value":3},{"name":"DIVIDE_5","description":"Divide by 5","value":4},{"name":"DIVIDE_6","description":"Divide by 6","value":5},{"name":"DIVIDE_7","description":"Divide by 7","value":6},{"name":"DIVIDE_8","description":"Divide by 8","value":7},{"name":"DIVIDE_9","description":"Divide by 9","value":8},{"name":"DIVIDE_10","description":"Divide by 10","value":9},{"name":"DIVIDE_11","description":"Divide by 11","value":10},{"name":"DIVIDE_12","description":"Divide by 12","value":11},{"name":"DIVIDE_13","description":"Divide by 13","value":12},{"name":"DIVIDE_14","description":"Divide by 14","value":13},{"name":"DIVIDE_15","description":"Divide by 15","value":14},{"name":"DIVIDE_16","description":"Divide by 16","value":15},{"name":"DIVIDE_17","description":"Divide by 17","value":16},{"name":"DIVIDE_18","description":"Divide by 18","value":17},{"name":"DIVIDE_19","description":"Divide by 19","value":18},{"name":"DIVIDE_20","description":"Divide by 20","value":19},{"name":"DIVIDE_21","description":"Divide by 21","value":20},{"name":"DIVIDE_22","description":"Divide by 22","value":21},{"name":"DIVIDE_23","description":"Divide by 23","value":22},{"name":"DIVIDE_24","description":"Divide by 24","value":23},{"name":"DIVIDE_25","description":"Divide by 25","value":24},{"name":"DIVIDE_26","description":"Divide by 26","value":25},{"name":"DIVIDE_27","description":"Divide by 27","value":26},{"name":"DIVIDE_28","description":"Divide by 28","value":27},{"name":"DIVIDE_29","description":"Divide by 29","value":28},{"name":"DIVIDE_30","description":"Divide by 30","value":29},{"name":"DIVIDE_31","description":"Divide by 31","value":30},{"name":"DIVIDE_32","description":"Divide by 32","value":31},{"name":"DIVIDE_33","description":"Divide by 33","value":32},{"name":"DIVIDE_34","description":"Divide by 34","value":33},{"name":"DIVIDE_35","description":"Divide by 35","value":34},{"name":"DIVIDE_36","description":"Divide by 36","value":35},{"name":"DIVIDE_37","description":"Divide by 37","value":36},{"name":"DIVIDE_38","description":"Divide by 38","value":37},{"name":"DIVIDE_39","description":"Divide by 39","value":38},{"name":"DIVIDE_40","description":"Divide by 40","value":39},{"name":"DIVIDE_41","description":"Divide by 41","value":40},{"name":"DIVIDE_42","description":"Divide by 42","value":41},{"name":"DIVIDE_43","description":"Divide by 43","value":42},{"name":"DIVIDE_44","description":"Divide by 44","value":43},{"name":"DIVIDE_45","description":"Divide by 45","value":44},{"name":"DIVIDE_46","description":"Divide by 46","value":45},{"name":"DIVIDE_47","description":"Divide by 47","value":46},{"name":"DIVIDE_48","description":"Divide by 48","value":47},{"name":"DIVIDE_49","description":"Divide by 49","value":48},{"name":"DIVIDE_50","description":"Divide by 50","value":49},{"name":"DIVIDE_51","description":"Divide by 51","value":50},{"name":"DIVIDE_52","description":"Divide by 52","value":51},{"name":"DIVIDE_53","description":"Divide by 53","value":52},{"name":"DIVIDE_54","description":"Divide by 54","value":53},{"name":"DIVIDE_55","description":"Divide by 55","value":54},{"name":"DIVIDE_56","description":"Divide by 56","value":55},{"name":"DIVIDE_57","description":"Divide by 57","value":56},{"name":"DIVIDE_58","description":"Divide by 58","value":57},{"name":"DIVIDE_59","description":"Divide by 59","value":58},{"name":"DIVIDE_60","description":"Divide by 60","value":59},{"name":"DIVIDE_61","description":"Divide by 61","value":60},{"name":"DIVIDE_62","description":"Divide by 62","value":61},{"name":"DIVIDE_63","description":"Divide by 63","value":62},{"name":"DIVIDE_64","description":"Divide by 64","value":63}]},{"name":"UART_CLK_SEL","description":"Selector for the UART clock multiplexor","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"UART_CLK_SEL_0","description":"derive clock from pll3_80m","value":0},{"name":"UART_CLK_SEL_1","description":"derive clock from osc_clk","value":1}]},{"name":"USDHC1_PODF","description":"Divider for usdhc1 clock podf. Divider should be updated when output clock is gated.","bitOffset":11,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"USDHC1_PODF_0","description":"divide by 1","value":0},{"name":"USDHC1_PODF_1","description":"divide by 2","value":1},{"name":"USDHC1_PODF_2","description":"divide by 3","value":2},{"name":"USDHC1_PODF_3","description":"divide by 4","value":3},{"name":"USDHC1_PODF_4","description":"divide by 5","value":4},{"name":"USDHC1_PODF_5","description":"divide by 6","value":5},{"name":"USDHC1_PODF_6","description":"divide by 7","value":6},{"name":"USDHC1_PODF_7","description":"divide by 8","value":7}]},{"name":"USDHC2_PODF","description":"Divider for usdhc2 clock. Divider should be updated when output clock is gated.","bitOffset":16,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"USDHC2_PODF_0","description":"divide by 1","value":0},{"name":"USDHC2_PODF_1","description":"divide by 2","value":1},{"name":"USDHC2_PODF_2","description":"divide by 3","value":2},{"name":"USDHC2_PODF_3","description":"divide by 4","value":3},{"name":"USDHC2_PODF_4","description":"divide by 5","value":4},{"name":"USDHC2_PODF_5","description":"divide by 6","value":5},{"name":"USDHC2_PODF_6","description":"divide by 7","value":6},{"name":"USDHC2_PODF_7","description":"divide by 8","value":7}]},{"name":"TRACE_PODF","description":"Divider for trace clock. Divider should be updated when output clock is gated.","bitOffset":25,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"TRACE_PODF_0","description":"divide by 1","value":0},{"name":"TRACE_PODF_1","description":"divide by 2","value":1},{"name":"TRACE_PODF_2","description":"divide by 3","value":2},{"name":"TRACE_PODF_3","description":"divide by 4","value":3}]}]},{"name":"CS1CDR","description":"CCM Clock Divider Register","addressOffset":40,"size":32,"access":"read-write","resetValue":"0xEC102C1","resetMask":"0xFFFFFFFF","fields":[{"name":"SAI1_CLK_PODF","description":"Divider for sai1 clock podf. The input clock to this divider should be lower than 300Mhz, the predivider can be used to achieve this.","bitOffset":0,"bitWidth":6,"access":"read-write","enumeratedValues":[{"name":"DIVIDE_1","description":"Divide by 1","value":0},{"name":"DIVIDE_2","description":"Divide by 2","value":1},{"name":"DIVIDE_3","description":"Divide by 3","value":2},{"name":"DIVIDE_4","description":"Divide by 4","value":3},{"name":"DIVIDE_5","description":"Divide by 5","value":4},{"name":"DIVIDE_6","description":"Divide by 6","value":5},{"name":"DIVIDE_7","description":"Divide by 7","value":6},{"name":"DIVIDE_8","description":"Divide by 8","value":7},{"name":"DIVIDE_9","description":"Divide by 9","value":8},{"name":"DIVIDE_10","description":"Divide by 10","value":9},{"name":"DIVIDE_11","description":"Divide by 11","value":10},{"name":"DIVIDE_12","description":"Divide by 12","value":11},{"name":"DIVIDE_13","description":"Divide by 13","value":12},{"name":"DIVIDE_14","description":"Divide by 14","value":13},{"name":"DIVIDE_15","description":"Divide by 15","value":14},{"name":"DIVIDE_16","description":"Divide by 16","value":15},{"name":"DIVIDE_17","description":"Divide by 17","value":16},{"name":"DIVIDE_18","description":"Divide by 18","value":17},{"name":"DIVIDE_19","description":"Divide by 19","value":18},{"name":"DIVIDE_20","description":"Divide by 20","value":19},{"name":"DIVIDE_21","description":"Divide by 21","value":20},{"name":"DIVIDE_22","description":"Divide by 22","value":21},{"name":"DIVIDE_23","description":"Divide by 23","value":22},{"name":"DIVIDE_24","description":"Divide by 24","value":23},{"name":"DIVIDE_25","description":"Divide by 25","value":24},{"name":"DIVIDE_26","description":"Divide by 26","value":25},{"name":"DIVIDE_27","description":"Divide by 27","value":26},{"name":"DIVIDE_28","description":"Divide by 28","value":27},{"name":"DIVIDE_29","description":"Divide by 29","value":28},{"name":"DIVIDE_30","description":"Divide by 30","value":29},{"name":"DIVIDE_31","description":"Divide by 31","value":30},{"name":"DIVIDE_32","description":"Divide by 32","value":31},{"name":"DIVIDE_33","description":"Divide by 33","value":32},{"name":"DIVIDE_34","description":"Divide by 34","value":33},{"name":"DIVIDE_35","description":"Divide by 35","value":34},{"name":"DIVIDE_36","description":"Divide by 36","value":35},{"name":"DIVIDE_37","description":"Divide by 37","value":36},{"name":"DIVIDE_38","description":"Divide by 38","value":37},{"name":"DIVIDE_39","description":"Divide by 39","value":38},{"name":"DIVIDE_40","description":"Divide by 40","value":39},{"name":"DIVIDE_41","description":"Divide by 41","value":40},{"name":"DIVIDE_42","description":"Divide by 42","value":41},{"name":"DIVIDE_43","description":"Divide by 43","value":42},{"name":"DIVIDE_44","description":"Divide by 44","value":43},{"name":"DIVIDE_45","description":"Divide by 45","value":44},{"name":"DIVIDE_46","description":"Divide by 46","value":45},{"name":"DIVIDE_47","description":"Divide by 47","value":46},{"name":"DIVIDE_48","description":"Divide by 48","value":47},{"name":"DIVIDE_49","description":"Divide by 49","value":48},{"name":"DIVIDE_50","description":"Divide by 50","value":49},{"name":"DIVIDE_51","description":"Divide by 51","value":50},{"name":"DIVIDE_52","description":"Divide by 52","value":51},{"name":"DIVIDE_53","description":"Divide by 53","value":52},{"name":"DIVIDE_54","description":"Divide by 54","value":53},{"name":"DIVIDE_55","description":"Divide by 55","value":54},{"name":"DIVIDE_56","description":"Divide by 56","value":55},{"name":"DIVIDE_57","description":"Divide by 57","value":56},{"name":"DIVIDE_58","description":"Divide by 58","value":57},{"name":"DIVIDE_59","description":"Divide by 59","value":58},{"name":"DIVIDE_60","description":"Divide by 60","value":59},{"name":"DIVIDE_61","description":"Divide by 61","value":60},{"name":"DIVIDE_62","description":"Divide by 62","value":61},{"name":"DIVIDE_63","description":"Divide by 63","value":62},{"name":"DIVIDE_64","description":"Divide by 64","value":63}]},{"name":"SAI1_CLK_PRED","description":"Divider for sai1 clock pred.","bitOffset":6,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"SAI1_CLK_PRED_0","description":"divide by 1","value":0},{"name":"SAI1_CLK_PRED_1","description":"divide by 2","value":1},{"name":"SAI1_CLK_PRED_2","description":"divide by 3","value":2},{"name":"SAI1_CLK_PRED_3","description":"divide by 4","value":3},{"name":"SAI1_CLK_PRED_4","description":"divide by 5","value":4},{"name":"SAI1_CLK_PRED_5","description":"divide by 6","value":5},{"name":"SAI1_CLK_PRED_6","description":"divide by 7","value":6},{"name":"SAI1_CLK_PRED_7","description":"divide by 8","value":7}]},{"name":"FLEXIO2_CLK_PRED","description":"Divider for flexio2/flexio3 clock.","bitOffset":9,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"FLEXIO2_CLK_PRED_0","description":"divide by 1","value":0},{"name":"FLEXIO2_CLK_PRED_1","description":"divide by 2","value":1},{"name":"FLEXIO2_CLK_PRED_2","description":"divide by 3","value":2},{"name":"FLEXIO2_CLK_PRED_3","description":"divide by 4","value":3},{"name":"FLEXIO2_CLK_PRED_4","description":"divide by 5","value":4},{"name":"FLEXIO2_CLK_PRED_5","description":"divide by 6","value":5},{"name":"FLEXIO2_CLK_PRED_6","description":"divide by 7","value":6},{"name":"FLEXIO2_CLK_PRED_7","description":"divide by 8","value":7}]},{"name":"SAI3_CLK_PODF","description":"Divider for sai3 clock podf. The input clock to this divider should be lower than 300Mhz, the predivider can be used to achieve this.","bitOffset":16,"bitWidth":6,"access":"read-write","enumeratedValues":[{"name":"DIVIDE_1","description":"Divide by 1","value":0},{"name":"DIVIDE_2","description":"Divide by 2","value":1},{"name":"DIVIDE_3","description":"Divide by 3","value":2},{"name":"DIVIDE_4","description":"Divide by 4","value":3},{"name":"DIVIDE_5","description":"Divide by 5","value":4},{"name":"DIVIDE_6","description":"Divide by 6","value":5},{"name":"DIVIDE_7","description":"Divide by 7","value":6},{"name":"DIVIDE_8","description":"Divide by 8","value":7},{"name":"DIVIDE_9","description":"Divide by 9","value":8},{"name":"DIVIDE_10","description":"Divide by 10","value":9},{"name":"DIVIDE_11","description":"Divide by 11","value":10},{"name":"DIVIDE_12","description":"Divide by 12","value":11},{"name":"DIVIDE_13","description":"Divide by 13","value":12},{"name":"DIVIDE_14","description":"Divide by 14","value":13},{"name":"DIVIDE_15","description":"Divide by 15","value":14},{"name":"DIVIDE_16","description":"Divide by 16","value":15},{"name":"DIVIDE_17","description":"Divide by 17","value":16},{"name":"DIVIDE_18","description":"Divide by 18","value":17},{"name":"DIVIDE_19","description":"Divide by 19","value":18},{"name":"DIVIDE_20","description":"Divide by 20","value":19},{"name":"DIVIDE_21","description":"Divide by 21","value":20},{"name":"DIVIDE_22","description":"Divide by 22","value":21},{"name":"DIVIDE_23","description":"Divide by 23","value":22},{"name":"DIVIDE_24","description":"Divide by 24","value":23},{"name":"DIVIDE_25","description":"Divide by 25","value":24},{"name":"DIVIDE_26","description":"Divide by 26","value":25},{"name":"DIVIDE_27","description":"Divide by 27","value":26},{"name":"DIVIDE_28","description":"Divide by 28","value":27},{"name":"DIVIDE_29","description":"Divide by 29","value":28},{"name":"DIVIDE_30","description":"Divide by 30","value":29},{"name":"DIVIDE_31","description":"Divide by 31","value":30},{"name":"DIVIDE_32","description":"Divide by 32","value":31},{"name":"DIVIDE_33","description":"Divide by 33","value":32},{"name":"DIVIDE_34","description":"Divide by 34","value":33},{"name":"DIVIDE_35","description":"Divide by 35","value":34},{"name":"DIVIDE_36","description":"Divide by 36","value":35},{"name":"DIVIDE_37","description":"Divide by 37","value":36},{"name":"DIVIDE_38","description":"Divide by 38","value":37},{"name":"DIVIDE_39","description":"Divide by 39","value":38},{"name":"DIVIDE_40","description":"Divide by 40","value":39},{"name":"DIVIDE_41","description":"Divide by 41","value":40},{"name":"DIVIDE_42","description":"Divide by 42","value":41},{"name":"DIVIDE_43","description":"Divide by 43","value":42},{"name":"DIVIDE_44","description":"Divide by 44","value":43},{"name":"DIVIDE_45","description":"Divide by 45","value":44},{"name":"DIVIDE_46","description":"Divide by 46","value":45},{"name":"DIVIDE_47","description":"Divide by 47","value":46},{"name":"DIVIDE_48","description":"Divide by 48","value":47},{"name":"DIVIDE_49","description":"Divide by 49","value":48},{"name":"DIVIDE_50","description":"Divide by 50","value":49},{"name":"DIVIDE_51","description":"Divide by 51","value":50},{"name":"DIVIDE_52","description":"Divide by 52","value":51},{"name":"DIVIDE_53","description":"Divide by 53","value":52},{"name":"DIVIDE_54","description":"Divide by 54","value":53},{"name":"DIVIDE_55","description":"Divide by 55","value":54},{"name":"DIVIDE_56","description":"Divide by 56","value":55},{"name":"DIVIDE_57","description":"Divide by 57","value":56},{"name":"DIVIDE_58","description":"Divide by 58","value":57},{"name":"DIVIDE_59","description":"Divide by 59","value":58},{"name":"DIVIDE_60","description":"Divide by 60","value":59},{"name":"DIVIDE_61","description":"Divide by 61","value":60},{"name":"DIVIDE_62","description":"Divide by 62","value":61},{"name":"DIVIDE_63","description":"Divide by 63","value":62},{"name":"DIVIDE_64","description":"Divide by 64","value":63}]},{"name":"SAI3_CLK_PRED","description":"Divider for sai3/adc1/adc2 clock pred.","bitOffset":22,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"SAI3_CLK_PRED_0","description":"divide by 1","value":0},{"name":"SAI3_CLK_PRED_1","description":"divide by 2","value":1},{"name":"SAI3_CLK_PRED_2","description":"divide by 3","value":2},{"name":"SAI3_CLK_PRED_3","description":"divide by 4","value":3},{"name":"SAI3_CLK_PRED_4","description":"divide by 5","value":4},{"name":"SAI3_CLK_PRED_5","description":"divide by 6","value":5},{"name":"SAI3_CLK_PRED_6","description":"divide by 7","value":6},{"name":"SAI3_CLK_PRED_7","description":"divide by 8","value":7}]},{"name":"FLEXIO2_CLK_PODF","description":"Divider for flexio2/flexio3 clock. Divider should be updated when output clock is gated.","bitOffset":25,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"DIVIDE_1","description":"Divide by 1","value":0},{"name":"DIVIDE_2","description":"Divide by 2","value":1},{"name":"DIVIDE_3","description":"Divide by 3","value":2},{"name":"DIVIDE_4","description":"Divide by 4","value":3},{"name":"DIVIDE_5","description":"Divide by 5","value":4},{"name":"DIVIDE_6","description":"Divide by 6","value":5},{"name":"DIVIDE_7","description":"Divide by 7","value":6},{"name":"DIVIDE_8","description":"Divide by 8","value":7}]}]},{"name":"CS2CDR","description":"CCM Clock Divider Register","addressOffset":44,"size":32,"access":"read-write","resetValue":"0x7336C1","resetMask":"0xFFFFFFFF","fields":[{"name":"SAI2_CLK_PODF","description":"Divider for sai2 clock podf. The input clock to this divider should be lower than 300Mhz, the predivider can be used to achieve this.","bitOffset":0,"bitWidth":6,"access":"read-write","enumeratedValues":[{"name":"DIVIDE_1","description":"Divide by 1","value":0},{"name":"DIVIDE_2","description":"Divide by 2","value":1},{"name":"DIVIDE_3","description":"Divide by 3","value":2},{"name":"DIVIDE_4","description":"Divide by 4","value":3},{"name":"DIVIDE_5","description":"Divide by 5","value":4},{"name":"DIVIDE_6","description":"Divide by 6","value":5},{"name":"DIVIDE_7","description":"Divide by 7","value":6},{"name":"DIVIDE_8","description":"Divide by 8","value":7},{"name":"DIVIDE_9","description":"Divide by 9","value":8},{"name":"DIVIDE_10","description":"Divide by 10","value":9},{"name":"DIVIDE_11","description":"Divide by 11","value":10},{"name":"DIVIDE_12","description":"Divide by 12","value":11},{"name":"DIVIDE_13","description":"Divide by 13","value":12},{"name":"DIVIDE_14","description":"Divide by 14","value":13},{"name":"DIVIDE_15","description":"Divide by 15","value":14},{"name":"DIVIDE_16","description":"Divide by 16","value":15},{"name":"DIVIDE_17","description":"Divide by 17","value":16},{"name":"DIVIDE_18","description":"Divide by 18","value":17},{"name":"DIVIDE_19","description":"Divide by 19","value":18},{"name":"DIVIDE_20","description":"Divide by 20","value":19},{"name":"DIVIDE_21","description":"Divide by 21","value":20},{"name":"DIVIDE_22","description":"Divide by 22","value":21},{"name":"DIVIDE_23","description":"Divide by 23","value":22},{"name":"DIVIDE_24","description":"Divide by 24","value":23},{"name":"DIVIDE_25","description":"Divide by 25","value":24},{"name":"DIVIDE_26","description":"Divide by 26","value":25},{"name":"DIVIDE_27","description":"Divide by 27","value":26},{"name":"DIVIDE_28","description":"Divide by 28","value":27},{"name":"DIVIDE_29","description":"Divide by 29","value":28},{"name":"DIVIDE_30","description":"Divide by 30","value":29},{"name":"DIVIDE_31","description":"Divide by 31","value":30},{"name":"DIVIDE_32","description":"Divide by 32","value":31},{"name":"DIVIDE_33","description":"Divide by 33","value":32},{"name":"DIVIDE_34","description":"Divide by 34","value":33},{"name":"DIVIDE_35","description":"Divide by 35","value":34},{"name":"DIVIDE_36","description":"Divide by 36","value":35},{"name":"DIVIDE_37","description":"Divide by 37","value":36},{"name":"DIVIDE_38","description":"Divide by 38","value":37},{"name":"DIVIDE_39","description":"Divide by 39","value":38},{"name":"DIVIDE_40","description":"Divide by 40","value":39},{"name":"DIVIDE_41","description":"Divide by 41","value":40},{"name":"DIVIDE_42","description":"Divide by 42","value":41},{"name":"DIVIDE_43","description":"Divide by 43","value":42},{"name":"DIVIDE_44","description":"Divide by 44","value":43},{"name":"DIVIDE_45","description":"Divide by 45","value":44},{"name":"DIVIDE_46","description":"Divide by 46","value":45},{"name":"DIVIDE_47","description":"Divide by 47","value":46},{"name":"DIVIDE_48","description":"Divide by 48","value":47},{"name":"DIVIDE_49","description":"Divide by 49","value":48},{"name":"DIVIDE_50","description":"Divide by 50","value":49},{"name":"DIVIDE_51","description":"Divide by 51","value":50},{"name":"DIVIDE_52","description":"Divide by 52","value":51},{"name":"DIVIDE_53","description":"Divide by 53","value":52},{"name":"DIVIDE_54","description":"Divide by 54","value":53},{"name":"DIVIDE_55","description":"Divide by 55","value":54},{"name":"DIVIDE_56","description":"Divide by 56","value":55},{"name":"DIVIDE_57","description":"Divide by 57","value":56},{"name":"DIVIDE_58","description":"Divide by 58","value":57},{"name":"DIVIDE_59","description":"Divide by 59","value":58},{"name":"DIVIDE_60","description":"Divide by 60","value":59},{"name":"DIVIDE_61","description":"Divide by 61","value":60},{"name":"DIVIDE_62","description":"Divide by 62","value":61},{"name":"DIVIDE_63","description":"Divide by 63","value":62},{"name":"DIVIDE_64","description":"Divide by 64","value":63}]},{"name":"SAI2_CLK_PRED","description":"Divider for sai2 clock pred.Divider should be updated when output clock is gated.","bitOffset":6,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"SAI2_CLK_PRED_0","description":"divide by 1","value":0},{"name":"SAI2_CLK_PRED_1","description":"divide by 2","value":1},{"name":"SAI2_CLK_PRED_2","description":"divide by 3","value":2},{"name":"SAI2_CLK_PRED_3","description":"divide by 4","value":3},{"name":"SAI2_CLK_PRED_4","description":"divide by 5","value":4},{"name":"SAI2_CLK_PRED_5","description":"divide by 6","value":5},{"name":"SAI2_CLK_PRED_6","description":"divide by 7","value":6},{"name":"SAI2_CLK_PRED_7","description":"divide by 8","value":7}]}]},{"name":"CDCDR","description":"CCM D1 Clock Divider Register","addressOffset":48,"size":32,"access":"read-write","resetValue":"0x33F71F92","resetMask":"0xFFFFFFFF","fields":[{"name":"FLEXIO1_CLK_SEL","description":"Selector for flexio1 clock multiplexer","bitOffset":7,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"FLEXIO1_CLK_SEL_0","description":"derive clock from PLL4","value":0},{"name":"FLEXIO1_CLK_SEL_1","description":"derive clock from PLL3 PFD2","value":1},{"name":"FLEXIO1_CLK_SEL_2","description":"derive clock from PLL5","value":2},{"name":"FLEXIO1_CLK_SEL_3","description":"derive clock from pll3_sw_clk","value":3}]},{"name":"FLEXIO1_CLK_PODF","description":"Divider for flexio1 clock podf. Divider should be updated when output clock is gated.","bitOffset":9,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"DIVIDE_1","description":"Divide by 1","value":0},{"name":"DIVIDE_2","description":"Divide by 2","value":1},{"name":"DIVIDE_3","description":"Divide by 3","value":2},{"name":"DIVIDE_4","description":"Divide by 4","value":3},{"name":"DIVIDE_5","description":"Divide by 5","value":4},{"name":"DIVIDE_6","description":"Divide by 6","value":5},{"name":"DIVIDE_7","description":"Divide by 7","value":6},{"name":"DIVIDE_8","description":"Divide by 8","value":7}]},{"name":"FLEXIO1_CLK_PRED","description":"Divider for flexio1 clock pred. Divider should be updated when output clock is gated.","bitOffset":12,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"DIVIDE_1","description":"Divide by 1","value":0},{"name":"DIVIDE_2","description":"Divide by 2","value":1},{"name":"DIVIDE_3","description":"Divide by 3","value":2},{"name":"DIVIDE_4","description":"Divide by 4","value":3},{"name":"DIVIDE_5","description":"Divide by 5","value":4},{"name":"DIVIDE_6","description":"Divide by 6","value":5},{"name":"DIVIDE_7","description":"Divide by 7","value":6},{"name":"DIVIDE_8","description":"Divide by 8","value":7}]},{"name":"SPDIF0_CLK_SEL","description":"Selector for spdif0 clock multiplexer","bitOffset":20,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"SPDIF0_CLK_SEL_0","description":"derive clock from PLL4","value":0},{"name":"SPDIF0_CLK_SEL_1","description":"derive clock from PLL3 PFD2","value":1},{"name":"SPDIF0_CLK_SEL_2","description":"derive clock from PLL5","value":2},{"name":"SPDIF0_CLK_SEL_3","description":"derive clock from pll3_sw_clk","value":3}]},{"name":"SPDIF0_CLK_PODF","description":"Divider for spdif0 clock podf. Divider should be updated when output clock is gated.","bitOffset":22,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"DIVIDE_1","description":"Divide by 1","value":0},{"name":"DIVIDE_2","description":"Divide by 2","value":1},{"name":"DIVIDE_3","description":"Divide by 3","value":2},{"name":"DIVIDE_4","description":"Divide by 4","value":3},{"name":"DIVIDE_5","description":"Divide by 5","value":4},{"name":"DIVIDE_6","description":"Divide by 6","value":5},{"name":"DIVIDE_7","description":"Divide by 7","value":6},{"name":"DIVIDE_8","description":"Divide by 8","value":7}]},{"name":"SPDIF0_CLK_PRED","description":"Divider for spdif0 clock pred. Divider should be updated when output clock is gated.","bitOffset":25,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"DIVIDE_1","description":"Divide by 1","value":0},{"name":"DIVIDE_2","description":"Divide by 2","value":1},{"name":"DIVIDE_3","description":"Divide by 3","value":2},{"name":"DIVIDE_4","description":"Divide by 4","value":3},{"name":"DIVIDE_5","description":"Divide by 5","value":4},{"name":"DIVIDE_6","description":"Divide by 6","value":5},{"name":"DIVIDE_7","description":"Divide by 7","value":6},{"name":"DIVIDE_8","description":"Divide by 8","value":7}]}]},{"name":"CSCDR2","description":"CCM Serial Clock Divider Register 2","addressOffset":56,"size":32,"access":"read-write","resetValue":"0x29150","resetMask":"0xFFFFFFFF","fields":[{"name":"LCDIF_PRED","description":"Pre-divider for lcdif clock. Divider should be updated when output clock is gated.","bitOffset":12,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"LCDIF_PRED_0","description":"divide by 1","value":0},{"name":"LCDIF_PRED_1","description":"divide by 2","value":1},{"name":"LCDIF_PRED_2","description":"divide by 3","value":2},{"name":"LCDIF_PRED_3","description":"divide by 4","value":3},{"name":"LCDIF_PRED_4","description":"divide by 5","value":4},{"name":"LCDIF_PRED_5","description":"divide by 6","value":5},{"name":"LCDIF_PRED_6","description":"divide by 7","value":6},{"name":"LCDIF_PRED_7","description":"divide by 8","value":7}]},{"name":"LCDIF_PRE_CLK_SEL","description":"Selector for lcdif root clock pre-multiplexer","bitOffset":15,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"LCDIF_PRE_CLK_SEL_0","description":"derive clock from PLL2","value":0},{"name":"LCDIF_PRE_CLK_SEL_1","description":"derive clock from PLL3 PFD3","value":1},{"name":"LCDIF_PRE_CLK_SEL_2","description":"derive clock from PLL5","value":2},{"name":"LCDIF_PRE_CLK_SEL_3","description":"derive clock from PLL2 PFD0","value":3},{"name":"LCDIF_PRE_CLK_SEL_4","description":"derive clock from PLL2 PFD1","value":4},{"name":"LCDIF_PRE_CLK_SEL_5","description":"derive clock from PLL3 PFD1","value":5}]},{"name":"LPI2C_CLK_SEL","description":"Selector for the LPI2C clock multiplexor","bitOffset":18,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LPI2C_CLK_SEL_0","description":"derive clock from pll3_60m","value":0},{"name":"LPI2C_CLK_SEL_1","description":"derive clock from osc_clk","value":1}]},{"name":"LPI2C_CLK_PODF","description":"Divider for lpi2c clock podf. Divider should be updated when output clock is gated. The input clock to this divider should be lower than 300Mhz, the predivider can be used to achieve this.","bitOffset":19,"bitWidth":6,"access":"read-write","enumeratedValues":[{"name":"DIVIDE_1","description":"Divide by 1","value":0},{"name":"DIVIDE_2","description":"Divide by 2","value":1},{"name":"DIVIDE_3","description":"Divide by 3","value":2},{"name":"DIVIDE_4","description":"Divide by 4","value":3},{"name":"DIVIDE_5","description":"Divide by 5","value":4},{"name":"DIVIDE_6","description":"Divide by 6","value":5},{"name":"DIVIDE_7","description":"Divide by 7","value":6},{"name":"DIVIDE_8","description":"Divide by 8","value":7},{"name":"DIVIDE_9","description":"Divide by 9","value":8},{"name":"DIVIDE_10","description":"Divide by 10","value":9},{"name":"DIVIDE_11","description":"Divide by 11","value":10},{"name":"DIVIDE_12","description":"Divide by 12","value":11},{"name":"DIVIDE_13","description":"Divide by 13","value":12},{"name":"DIVIDE_14","description":"Divide by 14","value":13},{"name":"DIVIDE_15","description":"Divide by 15","value":14},{"name":"DIVIDE_16","description":"Divide by 16","value":15},{"name":"DIVIDE_17","description":"Divide by 17","value":16},{"name":"DIVIDE_18","description":"Divide by 18","value":17},{"name":"DIVIDE_19","description":"Divide by 19","value":18},{"name":"DIVIDE_20","description":"Divide by 20","value":19},{"name":"DIVIDE_21","description":"Divide by 21","value":20},{"name":"DIVIDE_22","description":"Divide by 22","value":21},{"name":"DIVIDE_23","description":"Divide by 23","value":22},{"name":"DIVIDE_24","description":"Divide by 24","value":23},{"name":"DIVIDE_25","description":"Divide by 25","value":24},{"name":"DIVIDE_26","description":"Divide by 26","value":25},{"name":"DIVIDE_27","description":"Divide by 27","value":26},{"name":"DIVIDE_28","description":"Divide by 28","value":27},{"name":"DIVIDE_29","description":"Divide by 29","value":28},{"name":"DIVIDE_30","description":"Divide by 30","value":29},{"name":"DIVIDE_31","description":"Divide by 31","value":30},{"name":"DIVIDE_32","description":"Divide by 32","value":31},{"name":"DIVIDE_33","description":"Divide by 33","value":32},{"name":"DIVIDE_34","description":"Divide by 34","value":33},{"name":"DIVIDE_35","description":"Divide by 35","value":34},{"name":"DIVIDE_36","description":"Divide by 36","value":35},{"name":"DIVIDE_37","description":"Divide by 37","value":36},{"name":"DIVIDE_38","description":"Divide by 38","value":37},{"name":"DIVIDE_39","description":"Divide by 39","value":38},{"name":"DIVIDE_40","description":"Divide by 40","value":39},{"name":"DIVIDE_41","description":"Divide by 41","value":40},{"name":"DIVIDE_42","description":"Divide by 42","value":41},{"name":"DIVIDE_43","description":"Divide by 43","value":42},{"name":"DIVIDE_44","description":"Divide by 44","value":43},{"name":"DIVIDE_45","description":"Divide by 45","value":44},{"name":"DIVIDE_46","description":"Divide by 46","value":45},{"name":"DIVIDE_47","description":"Divide by 47","value":46},{"name":"DIVIDE_48","description":"Divide by 48","value":47},{"name":"DIVIDE_49","description":"Divide by 49","value":48},{"name":"DIVIDE_50","description":"Divide by 50","value":49},{"name":"DIVIDE_51","description":"Divide by 51","value":50},{"name":"DIVIDE_52","description":"Divide by 52","value":51},{"name":"DIVIDE_53","description":"Divide by 53","value":52},{"name":"DIVIDE_54","description":"Divide by 54","value":53},{"name":"DIVIDE_55","description":"Divide by 55","value":54},{"name":"DIVIDE_56","description":"Divide by 56","value":55},{"name":"DIVIDE_57","description":"Divide by 57","value":56},{"name":"DIVIDE_58","description":"Divide by 58","value":57},{"name":"DIVIDE_59","description":"Divide by 59","value":58},{"name":"DIVIDE_60","description":"Divide by 60","value":59},{"name":"DIVIDE_61","description":"Divide by 61","value":60},{"name":"DIVIDE_62","description":"Divide by 62","value":61},{"name":"DIVIDE_63","description":"Divide by 63","value":62},{"name":"DIVIDE_64","description":"Divide by 64","value":63}]}]},{"name":"CSCDR3","description":"CCM Serial Clock Divider Register 3","addressOffset":60,"size":32,"access":"read-write","resetValue":"0x30841","resetMask":"0xFFFFFFFF","fields":[{"name":"CSI_CLK_SEL","description":"Selector for csi_mclk multiplexer","bitOffset":9,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"CSI_CLK_SEL_0","description":"derive clock from osc_clk (24M)","value":0},{"name":"CSI_CLK_SEL_1","description":"derive clock from PLL2 PFD2","value":1},{"name":"CSI_CLK_SEL_2","description":"derive clock from pll3_120M","value":2},{"name":"CSI_CLK_SEL_3","description":"derive clock from PLL3 PFD1","value":3}]},{"name":"CSI_PODF","description":"Post divider for csi_mclk. Divider should be updated when output clock is gated.","bitOffset":11,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"CSI_PODF_0","description":"divide by 1","value":0},{"name":"CSI_PODF_1","description":"divide by 2","value":1},{"name":"CSI_PODF_2","description":"divide by 3","value":2},{"name":"CSI_PODF_3","description":"divide by 4","value":3},{"name":"CSI_PODF_4","description":"divide by 5","value":4},{"name":"CSI_PODF_5","description":"divide by 6","value":5},{"name":"CSI_PODF_6","description":"divide by 7","value":6},{"name":"CSI_PODF_7","description":"divide by 8","value":7}]}]},{"name":"CDHIPR","description":"CCM Divider Handshake In-Process Register","addressOffset":72,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"SEMC_PODF_BUSY","description":"Busy indicator for semc_podf.","bitOffset":0,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"SEMC_PODF_BUSY_0","description":"divider is not busy and its value represents the actual division.","value":0},{"name":"SEMC_PODF_BUSY_1","description":"divider is busy with handshake process with module. The value read in the divider represents the previous value of the division factor, and after the handshake the written value of the semc_podf will be applied.","value":1}]},{"name":"AHB_PODF_BUSY","description":"Busy indicator for ahb_podf.","bitOffset":1,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"AHB_PODF_BUSY_0","description":"divider is not busy and its value represents the actual division.","value":0},{"name":"AHB_PODF_BUSY_1","description":"divider is busy with handshake process with module. The value read in the divider represents the previous value of the division factor, and after the handshake the written value of the ahb_podf will be applied.","value":1}]},{"name":"PERIPH2_CLK_SEL_BUSY","description":"Busy indicator for periph2_clk_sel mux control.","bitOffset":3,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"PERIPH2_CLK_SEL_BUSY_0","description":"mux is not busy and its value represents the actual division.","value":0},{"name":"PERIPH2_CLK_SEL_BUSY_1","description":"mux is busy with handshake process with module. The value read in the periph2_clk_sel represents the previous value of select, and after the handshake periph2_clk_sel value will be applied.","value":1}]},{"name":"PERIPH_CLK_SEL_BUSY","description":"Busy indicator for periph_clk_sel mux control.","bitOffset":5,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"PERIPH_CLK_SEL_BUSY_0","description":"mux is not busy and its value represents the actual division.","value":0},{"name":"PERIPH_CLK_SEL_BUSY_1","description":"mux is busy with handshake process with module. The value read in the periph_clk_sel represents the previous value of select, and after the handshake periph_clk_sel value will be applied.","value":1}]},{"name":"ARM_PODF_BUSY","description":"Busy indicator for arm_podf.","bitOffset":16,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"ARM_PODF_BUSY_0","description":"divider is not busy and its value represents the actual division.","value":0},{"name":"ARM_PODF_BUSY_1","description":"divider is busy with handshake process with module. The value read in the divider represents the previous value of the division factor, and after the handshake the written value of the arm_podf will be applied.","value":1}]}]},{"name":"CLPCR","description":"CCM Low Power Control Register","addressOffset":84,"size":32,"access":"read-write","resetValue":"0x79","resetMask":"0xFFFFFFFF","fields":[{"name":"LPM","description":"Setting the low power mode that system will enter on next assertion of dsm_request signal.","bitOffset":0,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"LPM_0","description":"Remain in run mode","value":0},{"name":"LPM_1","description":"Transfer to wait mode","value":1},{"name":"LPM_2","description":"Transfer to stop mode","value":2}]},{"name":"ARM_CLK_DIS_ON_LPM","description":"Define if Arm clocks (arm_clk, soc_mxclk, soc_pclk, soc_dbg_pclk, vl_wrck) will be disabled on wait mode","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ARM_CLK_DIS_ON_LPM_0","description":"Arm clock enabled on wait mode.","value":0},{"name":"ARM_CLK_DIS_ON_LPM_1","description":"Arm clock disabled on wait mode. .","value":1}]},{"name":"SBYOS","description":"Standby clock oscillator bit","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"SBYOS_0","description":"On-chip oscillator will not be powered down, after next entrance to STOP mode. (CCM_REF_EN_B will remain asserted - '0' and cosc_pwrdown will remain de asserted - '0')","value":0},{"name":"SBYOS_1","description":"On-chip oscillator will be powered down, after next entrance to STOP mode. (CCM_REF_EN_B will be deasserted - '1' and cosc_pwrdown will be asserted - '1'). When returning from STOP mode, external oscillator will be enabled again, on-chip oscillator will return to oscillator mode, and after oscnt count, CCM will continue with the exit from the STOP mode process.","value":1}]},{"name":"DIS_REF_OSC","description":"dis_ref_osc - in run mode, software can manually control closing of external reference oscillator clock, i","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DIS_REF_OSC_0","description":"external high frequency oscillator will be enabled, i.e. CCM_REF_EN_B = '0'.","value":0},{"name":"DIS_REF_OSC_1","description":"external high frequency oscillator will be disabled, i.e. CCM_REF_EN_B = '1'","value":1}]},{"name":"VSTBY","description":"Voltage standby request bit","bitOffset":8,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"VSTBY_0","description":"Voltage will not be changed to standby voltage after next entrance to STOP mode. ( PMIC_STBY_REQ will remain negated - '0')","value":0},{"name":"VSTBY_1","description":"Voltage will be requested to change to standby voltage after next entrance to stop mode. ( PMIC_STBY_REQ will be asserted - '1').","value":1}]},{"name":"STBY_COUNT","description":"Standby counter definition","bitOffset":9,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"STBY_COUNT_0","description":"CCM will wait (1*pmic_delay_scaler)+1 ckil clock cycles","value":0},{"name":"STBY_COUNT_1","description":"CCM will wait (3*pmic_delay_scaler)+1 ckil clock cycles","value":1},{"name":"STBY_COUNT_2","description":"CCM will wait (7*pmic_delay_scaler)+1 ckil clock cycles","value":2},{"name":"STBY_COUNT_3","description":"CCM will wait (15*pmic_delay_scaler)+1 ckil clock cycles","value":3}]},{"name":"COSC_PWRDOWN","description":"In run mode, software can manually control powering down of on chip oscillator, i","bitOffset":11,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"COSC_PWRDOWN_0","description":"On chip oscillator will not be powered down, i.e. cosc_pwrdown = '0'.","value":0},{"name":"COSC_PWRDOWN_1","description":"On chip oscillator will be powered down, i.e. cosc_pwrdown = '1'.","value":1}]},{"name":"BYPASS_LPM_HS1","description":"Bypass low power mode handshake. This bit should always be set to 1'b1 by software.","bitOffset":19,"bitWidth":1,"access":"read-write"},{"name":"BYPASS_LPM_HS0","description":"Bypass low power mode handshake. This bit should always be set to 1'b1 by software.","bitOffset":21,"bitWidth":1,"access":"read-write"},{"name":"MASK_CORE0_WFI","description":"Mask WFI of core0 for entering low power mode Assertion of all bits[27:22] will generate low power mode request","bitOffset":22,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"MASK_CORE0_WFI_0","description":"WFI of core0 is not masked","value":0},{"name":"MASK_CORE0_WFI_1","description":"WFI of core0 is masked","value":1}]},{"name":"MASK_SCU_IDLE","description":"Mask SCU IDLE for entering low power mode Assertion of all bits[27:22] will generate low power mode request","bitOffset":26,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"MASK_SCU_IDLE_0","description":"SCU IDLE is not masked","value":0},{"name":"MASK_SCU_IDLE_1","description":"SCU IDLE is masked","value":1}]},{"name":"MASK_L2CC_IDLE","description":"Mask L2CC IDLE for entering low power mode","bitOffset":27,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"MASK_L2CC_IDLE_0","description":"L2CC IDLE is not masked","value":0},{"name":"MASK_L2CC_IDLE_1","description":"L2CC IDLE is masked","value":1}]}]},{"name":"CISR","description":"CCM Interrupt Status Register","addressOffset":88,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"LRF_PLL","description":"CCM interrupt request 2 generated due to lock of all enabled and not bypaseed PLLs","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LRF_PLL_0","description":"interrupt is not generated due to lock ready of all enabled and not bypaseed PLLs","value":0},{"name":"LRF_PLL_1","description":"interrupt generated due to lock ready of all enabled and not bypaseed PLLs","value":1}]},{"name":"COSC_READY","description":"CCM interrupt request 2 generated due to on board oscillator ready, i","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"COSC_READY_0","description":"interrupt is not generated due to on board oscillator ready","value":0},{"name":"COSC_READY_1","description":"interrupt generated due to on board oscillator ready","value":1}]},{"name":"SEMC_PODF_LOADED","description":"CCM interrupt request 1 generated due to frequency change of semc_podf","bitOffset":17,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"SEMC_PODF_LOADED_0","description":"interrupt is not generated due to frequency change of semc_podf","value":0},{"name":"SEMC_PODF_LOADED_1","description":"interrupt generated due to frequency change of semc_podf","value":1}]},{"name":"PERIPH2_CLK_SEL_LOADED","description":"CCM interrupt request 1 generated due to frequency change of periph2_clk_sel","bitOffset":19,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"PERIPH2_CLK_SEL_LOADED_0","description":"interrupt is not generated due to frequency change of periph2_clk_sel","value":0},{"name":"PERIPH2_CLK_SEL_LOADED_1","description":"interrupt generated due to frequency change of periph2_clk_sel","value":1}]},{"name":"AHB_PODF_LOADED","description":"CCM interrupt request 1 generated due to frequency change of ahb_podf","bitOffset":20,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"AHB_PODF_LOADED_0","description":"interrupt is not generated due to frequency change of ahb_podf","value":0},{"name":"AHB_PODF_LOADED_1","description":"interrupt generated due to frequency change of ahb_podf","value":1}]},{"name":"PERIPH_CLK_SEL_LOADED","description":"CCM interrupt request 1 generated due to update of periph_clk_sel.","bitOffset":22,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"PERIPH_CLK_SEL_LOADED_0","description":"interrupt is not generated due to update of periph_clk_sel.","value":0},{"name":"PERIPH_CLK_SEL_LOADED_1","description":"interrupt generated due to update of periph_clk_sel.","value":1}]},{"name":"ARM_PODF_LOADED","description":"CCM interrupt request 1 generated due to frequency change of arm_podf","bitOffset":26,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ARM_PODF_LOADED_0","description":"interrupt is not generated due to frequency change of arm_podf","value":0},{"name":"ARM_PODF_LOADED_1","description":"interrupt generated due to frequency change of arm_podf","value":1}]}]},{"name":"CIMR","description":"CCM Interrupt Mask Register","addressOffset":92,"size":32,"access":"read-write","resetValue":"0xFFFFFFFF","resetMask":"0xFFFFFFFF","fields":[{"name":"MASK_LRF_PLL","description":"mask interrupt generation due to lrf of PLLs","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"MASK_LRF_PLL_0","description":"don't mask interrupt due to lrf of PLLs - interrupt will be created","value":0},{"name":"MASK_LRF_PLL_1","description":"mask interrupt due to lrf of PLLs","value":1}]},{"name":"MASK_COSC_READY","description":"mask interrupt generation due to on board oscillator ready","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"MASK_COSC_READY_0","description":"don't mask interrupt due to on board oscillator ready - interrupt will be created","value":0},{"name":"MASK_COSC_READY_1","description":"mask interrupt due to on board oscillator ready","value":1}]},{"name":"MASK_SEMC_PODF_LOADED","description":"mask interrupt generation due to frequency change of semc_podf","bitOffset":17,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"MASK_SEMC_PODF_LOADED_0","description":"don't mask interrupt due to frequency change of semc_podf - interrupt will be created","value":0},{"name":"MASK_SEMC_PODF_LOADED_1","description":"mask interrupt due to frequency change of semc_podf","value":1}]},{"name":"MASK_PERIPH2_CLK_SEL_LOADED","description":"mask interrupt generation due to update of periph2_clk_sel.","bitOffset":19,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"MASK_PERIPH2_CLK_SEL_LOADED_0","description":"don't mask interrupt due to update of periph2_clk_sel - interrupt will be created","value":0},{"name":"MASK_PERIPH2_CLK_SEL_LOADED_1","description":"mask interrupt due to update of periph2_clk_sel","value":1}]},{"name":"MASK_AHB_PODF_LOADED","description":"mask interrupt generation due to frequency change of ahb_podf","bitOffset":20,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"MASK_AHB_PODF_LOADED_0","description":"don't mask interrupt due to frequency change of ahb_podf - interrupt will be created","value":0},{"name":"MASK_AHB_PODF_LOADED_1","description":"mask interrupt due to frequency change of ahb_podf","value":1}]},{"name":"MASK_PERIPH_CLK_SEL_LOADED","description":"mask interrupt generation due to update of periph_clk_sel.","bitOffset":22,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"MASK_PERIPH_CLK_SEL_LOADED_0","description":"don't mask interrupt due to update of periph_clk_sel - interrupt will be created","value":0},{"name":"MASK_PERIPH_CLK_SEL_LOADED_1","description":"mask interrupt due to update of periph_clk_sel","value":1}]},{"name":"ARM_PODF_LOADED","description":"mask interrupt generation due to frequency change of arm_podf","bitOffset":26,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ARM_PODF_LOADED_0","description":"don't mask interrupt due to frequency change of arm_podf - interrupt will be created","value":0},{"name":"ARM_PODF_LOADED_1","description":"mask interrupt due to frequency change of arm_podf","value":1}]}]},{"name":"CCOSR","description":"CCM Clock Output Source Register","addressOffset":96,"size":32,"access":"read-write","resetValue":"0xA0001","resetMask":"0xFFFFFFFF","fields":[{"name":"CLKO1_SEL","description":"Selection of the clock to be generated on CCM_CLKO1","bitOffset":0,"bitWidth":4,"access":"read-write","enumeratedValues":[{"name":"CLKO1_SEL_0","description":"USB1 PLL clock (divided by 2)","value":0},{"name":"CLKO1_SEL_1","description":"SYS PLL clock (divided by 2)","value":1},{"name":"CLKO1_SEL_3","description":"VIDEO PLL clock (divided by 2)","value":3},{"name":"CLKO1_SEL_5","description":"semc_clk_root","value":5},{"name":"CLKO1_SEL_10","description":"lcdif_pix_clk_root","value":10},{"name":"CLKO1_SEL_11","description":"ahb_clk_root","value":11},{"name":"CLKO1_SEL_12","description":"ipg_clk_root","value":12},{"name":"CLKO1_SEL_13","description":"perclk_root","value":13},{"name":"CLKO1_SEL_14","description":"ckil_sync_clk_root","value":14},{"name":"CLKO1_SEL_15","description":"pll4_main_clk","value":15}]},{"name":"CLKO1_DIV","description":"Setting the divider of CCM_CLKO1","bitOffset":4,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"CLKO1_DIV_0","description":"divide by 1","value":0},{"name":"CLKO1_DIV_1","description":"divide by 2","value":1},{"name":"CLKO1_DIV_2","description":"divide by 3","value":2},{"name":"CLKO1_DIV_3","description":"divide by 4","value":3},{"name":"CLKO1_DIV_4","description":"divide by 5","value":4},{"name":"CLKO1_DIV_5","description":"divide by 6","value":5},{"name":"CLKO1_DIV_6","description":"divide by 7","value":6},{"name":"CLKO1_DIV_7","description":"divide by 8","value":7}]},{"name":"CLKO1_EN","description":"Enable of CCM_CLKO1 clock","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"CLKO1_EN_0","description":"CCM_CLKO1 disabled.","value":0},{"name":"CLKO1_EN_1","description":"CCM_CLKO1 enabled.","value":1}]},{"name":"CLK_OUT_SEL","description":"CCM_CLKO1 output to reflect CCM_CLKO1 or CCM_CLKO2 clocks","bitOffset":8,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"CLK_OUT_SEL_0","description":"CCM_CLKO1 output drives CCM_CLKO1 clock","value":0},{"name":"CLK_OUT_SEL_1","description":"CCM_CLKO1 output drives CCM_CLKO2 clock","value":1}]},{"name":"CLKO2_SEL","description":"Selection of the clock to be generated on CCM_CLKO2","bitOffset":16,"bitWidth":5,"access":"read-write","enumeratedValues":[{"name":"CLKO2_SEL_3","description":"usdhc1_clk_root","value":3},{"name":"CLKO2_SEL_6","description":"lpi2c_clk_root","value":6},{"name":"CLKO2_SEL_11","description":"csi_clk_root","value":11},{"name":"CLKO2_SEL_14","description":"osc_clk","value":14},{"name":"CLKO2_SEL_17","description":"usdhc2_clk_root","value":17},{"name":"CLKO2_SEL_18","description":"sai1_clk_root","value":18},{"name":"CLKO2_SEL_19","description":"sai2_clk_root","value":19},{"name":"CLKO2_SEL_20","description":"sai3_clk_root (shared with ADC1 and ADC2 alt_clk root)","value":20},{"name":"CLKO2_SEL_23","description":"can_clk_root (FlexCAN, shared with CANFD)","value":23},{"name":"CLKO2_SEL_27","description":"flexspi_clk_root","value":27},{"name":"CLKO2_SEL_28","description":"uart_clk_root","value":28},{"name":"CLKO2_SEL_29","description":"spdif0_clk_root","value":29}]},{"name":"CLKO2_DIV","description":"Setting the divider of CCM_CLKO2","bitOffset":21,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"CLKO2_DIV_0","description":"divide by 1","value":0},{"name":"CLKO2_DIV_1","description":"divide by 2","value":1},{"name":"CLKO2_DIV_2","description":"divide by 3","value":2},{"name":"CLKO2_DIV_3","description":"divide by 4","value":3},{"name":"CLKO2_DIV_4","description":"divide by 5","value":4},{"name":"CLKO2_DIV_5","description":"divide by 6","value":5},{"name":"CLKO2_DIV_6","description":"divide by 7","value":6},{"name":"CLKO2_DIV_7","description":"divide by 8","value":7}]},{"name":"CLKO2_EN","description":"Enable of CCM_CLKO2 clock","bitOffset":24,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"CLKO2_EN_0","description":"CCM_CLKO2 disabled.","value":0},{"name":"CLKO2_EN_1","description":"CCM_CLKO2 enabled.","value":1}]}]},{"name":"CGPR","description":"CCM General Purpose Register","addressOffset":100,"size":32,"access":"read-write","resetValue":"0xFE62","resetMask":"0xFFFFFFFF","fields":[{"name":"PMIC_DELAY_SCALER","description":"Defines clock dividion of clock for stby_count (pmic delay counter)","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"PMIC_DELAY_SCALER_0","description":"clock is not divided","value":0},{"name":"PMIC_DELAY_SCALER_1","description":"clock is divided /8","value":1}]},{"name":"EFUSE_PROG_SUPPLY_GATE","description":"Defines the value of the output signal cgpr_dout[4]. Gate of program supply for efuse programing","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"EFUSE_PROG_SUPPLY_GATE_0","description":"fuse programing supply voltage is gated off to the efuse module","value":0},{"name":"EFUSE_PROG_SUPPLY_GATE_1","description":"allow fuse programing.","value":1}]},{"name":"SYS_MEM_DS_CTRL","description":"System memory DS control","bitOffset":14,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"SYS_MEM_DS_CTRL_0","description":"Disable memory DS mode always","value":0},{"name":"SYS_MEM_DS_CTRL_1","description":"Enable memory (outside Arm platform) DS mode when system STOP and PLL are disabled","value":1},{"name":"SYS_MEM_DS_CTRL_2","description":"enable memory (outside Arm platform) DS mode when system is in STOP mode","value":null}]},{"name":"FPL","description":"Fast PLL enable.","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"FPL_0","description":"Engage PLL enable default way.","value":0},{"name":"FPL_1","description":"Engage PLL enable 3 CKIL clocks earlier at exiting low power mode (STOP). Should be used only if 24MHz OSC was active in low power mode.","value":1}]},{"name":"INT_MEM_CLK_LPM","description":"Control for the Deep Sleep signal to the Arm Platform memories with additional control logic based on the Arm WFI signal","bitOffset":17,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"INT_MEM_CLK_LPM_0","description":"Disable the clock to the Arm platform memories when entering Low Power Mode","value":0},{"name":"INT_MEM_CLK_LPM_1","description":"Keep the clocks to the Arm platform memories enabled only if an interrupt is pending when entering Low Power Modes (WAIT and STOP without power gating)","value":1}]}]},{"name":"CCGR0","description":"CCM Clock Gating Register 0","addressOffset":104,"size":32,"access":"read-write","resetValue":"0xFFFFFFFF","resetMask":"0xFFFFFFFF","fields":[{"name":"CG0","description":"aips_tz1 clocks (aips_tz1_clk_enable)","bitOffset":0,"bitWidth":2,"access":"read-write"},{"name":"CG1","description":"aips_tz2 clocks (aips_tz2_clk_enable)","bitOffset":2,"bitWidth":2,"access":"read-write"},{"name":"CG2","description":"mqs clock ( mqs_hmclk_clock_enable)","bitOffset":4,"bitWidth":2,"access":"read-write"},{"name":"CG3","description":"Reserved","bitOffset":6,"bitWidth":2,"access":"read-write"},{"name":"CG4","description":"sim_m or sim_main register access clock (sim_m_mainclk_r_enable)","bitOffset":8,"bitWidth":2,"access":"read-write"},{"name":"CG5","description":"dcp clock (dcp_clk_enable)","bitOffset":10,"bitWidth":2,"access":"read-write"},{"name":"CG6","description":"lpuart3 clock (lpuart3_clk_enable)","bitOffset":12,"bitWidth":2,"access":"read-write"},{"name":"CG7","description":"can1 clock (can1_clk_enable)","bitOffset":14,"bitWidth":2,"access":"read-write"},{"name":"CG8","description":"can1_serial clock (can1_serial_clk_enable)","bitOffset":16,"bitWidth":2,"access":"read-write"},{"name":"CG9","description":"can2 clock (can2_clk_enable)","bitOffset":18,"bitWidth":2,"access":"read-write"},{"name":"CG10","description":"can2_serial clock (can2_serial_clk_enable)","bitOffset":20,"bitWidth":2,"access":"read-write"},{"name":"CG11","description":"trace clock (trace_clk_enable)","bitOffset":22,"bitWidth":2,"access":"read-write"},{"name":"CG12","description":"gpt2 bus clocks (gpt2_bus_clk_enable)","bitOffset":24,"bitWidth":2,"access":"read-write"},{"name":"CG13","description":"gpt2 serial clocks (gpt2_serial_clk_enable)","bitOffset":26,"bitWidth":2,"access":"read-write"},{"name":"CG14","description":"lpuart2 clock (lpuart2_clk_enable)","bitOffset":28,"bitWidth":2,"access":"read-write"},{"name":"CG15","description":"gpio2_clocks (gpio2_clk_enable)","bitOffset":30,"bitWidth":2,"access":"read-write"}]},{"name":"CCGR1","description":"CCM Clock Gating Register 1","addressOffset":108,"size":32,"access":"read-write","resetValue":"0xFFFFFFFF","resetMask":"0xFFFFFFFF","fields":[{"name":"CG0","description":"lpspi1 clocks (lpspi1_clk_enable)","bitOffset":0,"bitWidth":2,"access":"read-write"},{"name":"CG1","description":"lpspi2 clocks (lpspi2_clk_enable)","bitOffset":2,"bitWidth":2,"access":"read-write"},{"name":"CG2","description":"lpspi3 clocks (lpspi3_clk_enable)","bitOffset":4,"bitWidth":2,"access":"read-write"},{"name":"CG3","description":"lpspi4 clocks (lpspi4_clk_enable)","bitOffset":6,"bitWidth":2,"access":"read-write"},{"name":"CG4","description":"adc2 clock (adc2_clk_enable)","bitOffset":8,"bitWidth":2,"access":"read-write"},{"name":"CG5","description":"enet clock (enet_clk_enable)","bitOffset":10,"bitWidth":2,"access":"read-write"},{"name":"CG6","description":"pit clocks (pit_clk_enable)","bitOffset":12,"bitWidth":2,"access":"read-write"},{"name":"CG7","description":"aoi2 clocks (aoi2_clk_enable)","bitOffset":14,"bitWidth":2,"access":"read-write"},{"name":"CG8","description":"adc1 clock (adc1_clk_enable)","bitOffset":16,"bitWidth":2,"access":"read-write"},{"name":"CG9","description":"semc_exsc clock (semc_exsc_clk_enable)","bitOffset":18,"bitWidth":2,"access":"read-write"},{"name":"CG10","description":"gpt1 bus clock (gpt_clk_enable)","bitOffset":20,"bitWidth":2,"access":"read-write"},{"name":"CG11","description":"gpt1 serial clock (gpt_serial_clk_enable)","bitOffset":22,"bitWidth":2,"access":"read-write"},{"name":"CG12","description":"lpuart4 clock (lpuart4_clk_enable)","bitOffset":24,"bitWidth":2,"access":"read-write"},{"name":"CG13","description":"gpio1 clock (gpio1_clk_enable)","bitOffset":26,"bitWidth":2,"access":"read-write"},{"name":"CG14","description":"csu clock (csu_clk_enable)","bitOffset":28,"bitWidth":2,"access":"read-write"},{"name":"CG15","description":"gpio5 clock (gpio5_clk_enable)","bitOffset":30,"bitWidth":2,"access":"read-write"}]},{"name":"CCGR2","description":"CCM Clock Gating Register 2","addressOffset":112,"size":32,"access":"read-write","resetValue":"0xFC3FFFFF","resetMask":"0xFFFFFFFF","fields":[{"name":"CG0","description":"ocram_exsc clock (ocram_exsc_clk_enable)","bitOffset":0,"bitWidth":2,"access":"read-write"},{"name":"CG1","description":"csi clock (csi_clk_enable)","bitOffset":2,"bitWidth":2,"access":"read-write"},{"name":"CG2","description":"iomuxc_snvs clock (iomuxc_snvs_clk_enable)","bitOffset":4,"bitWidth":2,"access":"read-write"},{"name":"CG3","description":"lpi2c1 clock (lpi2c1_clk_enable)","bitOffset":6,"bitWidth":2,"access":"read-write"},{"name":"CG4","description":"lpi2c2 clock (lpi2c2_clk_enable)","bitOffset":8,"bitWidth":2,"access":"read-write"},{"name":"CG5","description":"lpi2c3 clock (lpi2c3_clk_enable)","bitOffset":10,"bitWidth":2,"access":"read-write"},{"name":"CG6","description":"OCOTP_CTRL clock (ocotp_clk_enable)","bitOffset":12,"bitWidth":2,"access":"read-write"},{"name":"CG7","description":"xbar3 clock (xbar3_clk_enable)","bitOffset":14,"bitWidth":2,"access":"read-write"},{"name":"CG8","description":"ipmux1 clock (ipmux1_clk_enable)","bitOffset":16,"bitWidth":2,"access":"read-write"},{"name":"CG9","description":"ipmux2 clock (ipmux2_clk_enable)","bitOffset":18,"bitWidth":2,"access":"read-write"},{"name":"CG10","description":"ipmux3 clock (ipmux3_clk_enable)","bitOffset":20,"bitWidth":2,"access":"read-write"},{"name":"CG11","description":"xbar1 clock (xbar1_clk_enable)","bitOffset":22,"bitWidth":2,"access":"read-write"},{"name":"CG12","description":"xbar2 clock (xbar2_clk_enable)","bitOffset":24,"bitWidth":2,"access":"read-write"},{"name":"CG13","description":"gpio3 clock (gpio3_clk_enable)","bitOffset":26,"bitWidth":2,"access":"read-write"},{"name":"CG14","description":"lcd clocks (lcd_clk_enable)","bitOffset":28,"bitWidth":2,"access":"read-write"},{"name":"CG15","description":"pxp clocks (pxp_clk_enable)","bitOffset":30,"bitWidth":2,"access":"read-write"}]},{"name":"CCGR3","description":"CCM Clock Gating Register 3","addressOffset":116,"size":32,"access":"read-write","resetValue":"0xFFFFFFCF","resetMask":"0xFFFFFFFF","fields":[{"name":"CG0","description":"flexio2 clocks (flexio2_clk_enable)","bitOffset":0,"bitWidth":2,"access":"read-write"},{"name":"CG1","description":"lpuart5 clock (lpuart5_clk_enable)","bitOffset":2,"bitWidth":2,"access":"read-write"},{"name":"CG2","description":"semc clocks (semc_clk_enable)","bitOffset":4,"bitWidth":2,"access":"read-write"},{"name":"CG3","description":"lpuart6 clock (lpuart6_clk_enable)","bitOffset":6,"bitWidth":2,"access":"read-write"},{"name":"CG4","description":"aoi1 clock (aoi1_clk_enable)","bitOffset":8,"bitWidth":2,"access":"read-write"},{"name":"CG5","description":"lcdif pix clock (lcdif_pix_clk_enable)","bitOffset":10,"bitWidth":2,"access":"read-write"},{"name":"CG6","description":"gpio4 clock (gpio4_clk_enable)","bitOffset":12,"bitWidth":2,"access":"read-write"},{"name":"CG7","description":"ewm clocks (ewm_clk_enable)","bitOffset":14,"bitWidth":2,"access":"read-write"},{"name":"CG8","description":"wdog1 clock (wdog1_clk_enable)","bitOffset":16,"bitWidth":2,"access":"read-write"},{"name":"CG9","description":"flexram clock (flexram_clk_enable)","bitOffset":18,"bitWidth":2,"access":"read-write"},{"name":"CG10","description":"acmp1 clocks (acmp1_clk_enable)","bitOffset":20,"bitWidth":2,"access":"read-write"},{"name":"CG11","description":"acmp2 clocks (acmp2_clk_enable)","bitOffset":22,"bitWidth":2,"access":"read-write"},{"name":"CG12","description":"acmp3 clocks (acmp3_clk_enable)","bitOffset":24,"bitWidth":2,"access":"read-write"},{"name":"CG13","description":"acmp4 clocks (acmp4_clk_enable)","bitOffset":26,"bitWidth":2,"access":"read-write"},{"name":"CG14","description":"The OCRAM clock cannot be turned off when the CM cache is running on this device.","bitOffset":28,"bitWidth":2,"access":"read-write"},{"name":"CG15","description":"iomuxc_snvs_gpr clock (iomuxc_snvs_gpr_clk_enable)","bitOffset":30,"bitWidth":2,"access":"read-write"}]},{"name":"CCGR4","description":"CCM Clock Gating Register 4","addressOffset":120,"size":32,"access":"read-write","resetValue":"0xFFFFFFFF","resetMask":"0xFFFFFFFF","fields":[{"name":"CG0","description":"sim_m7 register access clock (sim_m7_mainclk_r_enable)","bitOffset":0,"bitWidth":2,"access":"read-write"},{"name":"CG1","description":"iomuxc clock (iomuxc_clk_enable)","bitOffset":2,"bitWidth":2,"access":"read-write"},{"name":"CG2","description":"iomuxc gpr clock (iomuxc_gpr_clk_enable)","bitOffset":4,"bitWidth":2,"access":"read-write"},{"name":"CG3","description":"bee clock(bee_clk_enable)","bitOffset":6,"bitWidth":2,"access":"read-write"},{"name":"CG4","description":"sim_m7 clock (sim_m7_clk_enable)","bitOffset":8,"bitWidth":2,"access":"read-write"},{"name":"CG5","description":"tsc_dig clock (tsc_clk_enable)","bitOffset":10,"bitWidth":2,"access":"read-write"},{"name":"CG6","description":"sim_m clocks (sim_m_clk_enable)","bitOffset":12,"bitWidth":2,"access":"read-write"},{"name":"CG7","description":"sim_ems clocks (sim_ems_clk_enable)","bitOffset":14,"bitWidth":2,"access":"read-write"},{"name":"CG8","description":"pwm1 clocks (pwm1_clk_enable)","bitOffset":16,"bitWidth":2,"access":"read-write"},{"name":"CG9","description":"pwm2 clocks (pwm2_clk_enable)","bitOffset":18,"bitWidth":2,"access":"read-write"},{"name":"CG10","description":"pwm3 clocks (pwm3_clk_enable)","bitOffset":20,"bitWidth":2,"access":"read-write"},{"name":"CG11","description":"pwm4 clocks (pwm4_clk_enable)","bitOffset":22,"bitWidth":2,"access":"read-write"},{"name":"CG12","description":"qdc1 clocks (qdc1_clk_enable)","bitOffset":24,"bitWidth":2,"access":"read-write"},{"name":"CG13","description":"qdc2 clocks (qdc2_clk_enable)","bitOffset":26,"bitWidth":2,"access":"read-write"},{"name":"CG14","description":"qdc3 clocks (qdc3_clk_enable)","bitOffset":28,"bitWidth":2,"access":"read-write"},{"name":"CG15","description":"qdc4 clocks (qdc4_clk_enable)","bitOffset":30,"bitWidth":2,"access":"read-write"}]},{"name":"CCGR5","description":"CCM Clock Gating Register 5","addressOffset":124,"size":32,"access":"read-write","resetValue":"0xFFFFFFFF","resetMask":"0xFFFFFFFF","fields":[{"name":"CG0","description":"rom clock (rom_clk_enable)","bitOffset":0,"bitWidth":2,"access":"read-write"},{"name":"CG1","description":"flexio1 clock (flexio1_clk_enable)","bitOffset":2,"bitWidth":2,"access":"read-write"},{"name":"CG2","description":"wdog3 clock (wdog3_clk_enable)","bitOffset":4,"bitWidth":2,"access":"read-write"},{"name":"CG3","description":"dma clock (dma_clk_enable)","bitOffset":6,"bitWidth":2,"access":"read-write"},{"name":"CG4","description":"kpp clock (kpp_clk_enable)","bitOffset":8,"bitWidth":2,"access":"read-write"},{"name":"CG5","description":"wdog2 clock (wdog2_clk_enable)","bitOffset":10,"bitWidth":2,"access":"read-write"},{"name":"CG6","description":"aipstz4 clocks (aips_tz4_clk_enable)","bitOffset":12,"bitWidth":2,"access":"read-write"},{"name":"CG7","description":"spdif clock (spdif_clk_enable)","bitOffset":14,"bitWidth":2,"access":"read-write"},{"name":"CG8","description":"sim_main clock (sim_main_clk_enable)","bitOffset":16,"bitWidth":2,"access":"read-write"},{"name":"CG9","description":"sai1 clock (sai1_clk_enable)","bitOffset":18,"bitWidth":2,"access":"read-write"},{"name":"CG10","description":"sai2 clock (sai2_clk_enable)","bitOffset":20,"bitWidth":2,"access":"read-write"},{"name":"CG11","description":"sai3 clock (sai3_clk_enable)","bitOffset":22,"bitWidth":2,"access":"read-write"},{"name":"CG12","description":"lpuart1 clock (lpuart1_clk_enable)","bitOffset":24,"bitWidth":2,"access":"read-write"},{"name":"CG13","description":"lpuart7 clock (lpuart7_clk_enable)","bitOffset":26,"bitWidth":2,"access":"read-write"},{"name":"CG14","description":"snvs_hp clock (snvs_hp_clk_enable)","bitOffset":28,"bitWidth":2,"access":"read-write"},{"name":"CG15","description":"snvs_lp clock (snvs_lp_clk_enable)","bitOffset":30,"bitWidth":2,"access":"read-write"}]},{"name":"CCGR6","description":"CCM Clock Gating Register 6","addressOffset":128,"size":32,"access":"read-write","resetValue":"0xFFFFFFFF","resetMask":"0xFFFFFFFF","fields":[{"name":"CG0","description":"usboh3 clock (usboh3_clk_enable)","bitOffset":0,"bitWidth":2,"access":"read-write"},{"name":"CG1","description":"usdhc1 clocks (usdhc1_clk_enable)","bitOffset":2,"bitWidth":2,"access":"read-write"},{"name":"CG2","description":"usdhc2 clocks (usdhc2_clk_enable)","bitOffset":4,"bitWidth":2,"access":"read-write"},{"name":"CG3","description":"dcdc clocks (dcdc_clk_enable)","bitOffset":6,"bitWidth":2,"access":"read-write"},{"name":"CG4","description":"ipmux4 clock (ipmux4_clk_enable)","bitOffset":8,"bitWidth":2,"access":"read-write"},{"name":"CG5","description":"flexspi clocks (flexspi_clk_enable) sim_ems_clk_enable must also be cleared, when flexspi_clk_enable is cleared","bitOffset":10,"bitWidth":2,"access":"read-write"},{"name":"CG6","description":"trng clock (trng_clk_enable)","bitOffset":12,"bitWidth":2,"access":"read-write"},{"name":"CG7","description":"lpuart8 clocks (lpuart8_clk_enable)","bitOffset":14,"bitWidth":2,"access":"read-write"},{"name":"CG8","description":"timer4 clocks (timer4_clk_enable)","bitOffset":16,"bitWidth":2,"access":"read-write"},{"name":"CG9","description":"aips_tz3 clock (aips_tz3_clk_enable)","bitOffset":18,"bitWidth":2,"access":"read-write"},{"name":"CG10","description":"sim_per clock (sim_per_clk_enable) sim_axbs_p_clk_enable","bitOffset":20,"bitWidth":2,"access":"read-write"},{"name":"CG11","description":"anadig clocks (anadig_clk_enable)","bitOffset":22,"bitWidth":2,"access":"read-write"},{"name":"CG12","description":"lpi2c4 serial clock (lpi2c4_serial_clk_enable)","bitOffset":24,"bitWidth":2,"access":"read-write"},{"name":"CG13","description":"timer1 clocks (timer1_clk_enable)","bitOffset":26,"bitWidth":2,"access":"read-write"},{"name":"CG14","description":"timer2 clocks (timer2_clk_enable)","bitOffset":28,"bitWidth":2,"access":"read-write"},{"name":"CG15","description":"timer3 clocks (timer3_clk_enable)","bitOffset":30,"bitWidth":2,"access":"read-write"}]},{"name":"CCGR7","description":"CCM Clock Gating Register 7","addressOffset":132,"size":32,"access":"read-write","resetValue":"0xFFFFFFFF","resetMask":"0xFFFFFFFF","fields":[{"name":"CG0","description":"enet2_clk_enable","bitOffset":0,"bitWidth":2,"access":"read-write"},{"name":"CG1","description":"flexspi2_clk_enable","bitOffset":2,"bitWidth":2,"access":"read-write"},{"name":"CG2","description":"axbs_l_clk_enable","bitOffset":4,"bitWidth":2,"access":"read-write"},{"name":"CG3","description":"can3_clk_enable","bitOffset":6,"bitWidth":2,"access":"read-write"},{"name":"CG4","description":"can3_serial_clk_enable","bitOffset":8,"bitWidth":2,"access":"read-write"},{"name":"CG5","description":"aips_lite_clk_enable","bitOffset":10,"bitWidth":2,"access":"read-write"},{"name":"CG6","description":"flexio3_clk_enable","bitOffset":12,"bitWidth":2,"access":"read-write"}]},{"name":"CMEOR","description":"CCM Module Enable Overide Register","addressOffset":136,"size":32,"access":"read-write","resetValue":"0xFFFFFFFF","resetMask":"0xFFFFFFFF","fields":[{"name":"MOD_EN_OV_GPT","description":"Overide clock enable signal from GPT - clock will not be gated based on GPT's signal 'ipg_enable_clk'","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"MOD_EN_OV_GPT_0","description":"don't override module enable signal","value":0},{"name":"MOD_EN_OV_GPT_1","description":"override module enable signal","value":1}]},{"name":"MOD_EN_OV_PIT","description":"Overide clock enable signal from PIT - clock will not be gated based on PIT's signal 'ipg_enable_clk'","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"MOD_EN_OV_PIT_0","description":"don't override module enable signal","value":0},{"name":"MOD_EN_OV_PIT_1","description":"override module enable signal","value":1}]},{"name":"MOD_EN_USDHC","description":"overide clock enable signal from USDHC.","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"MOD_EN_USDHC_0","description":"don't override module enable signal","value":0},{"name":"MOD_EN_USDHC_1","description":"override module enable signal","value":1}]},{"name":"MOD_EN_OV_TRNG","description":"Overide clock enable signal from TRNG","bitOffset":9,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"MOD_EN_OV_TRNG_0","description":"don't override module enable signal","value":0},{"name":"MOD_EN_OV_TRNG_1","description":"override module enable signal","value":1}]},{"name":"MOD_EN_OV_CANFD_CPI","description":"Overide clock enable signal from FlexCAN3(CANFD) - clock will not be gated based on CAN's signal 'enable_clk_cpi'","bitOffset":10,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"MOD_EN_OV_CANFD_CPI_0","description":"don't override module enable signal","value":0},{"name":"MOD_EN_OV_CANFD_CPI_1","description":"override module enable signal","value":1}]},{"name":"MOD_EN_OV_CAN2_CPI","description":"Overide clock enable signal from CAN2 - clock will not be gated based on CAN's signal 'enable_clk_cpi'","bitOffset":28,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"MOD_EN_OV_CAN2_CPI_0","description":"don't override module enable signal","value":0},{"name":"MOD_EN_OV_CAN2_CPI_1","description":"override module enable signal","value":1}]},{"name":"MOD_EN_OV_CAN1_CPI","description":"Overide clock enable signal from CAN1 - clock will not be gated based on CAN's signal 'enable_clk_cpi'","bitOffset":30,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"MOD_EN_OV_CAN1_CPI_0","description":"don't overide module enable signal","value":0},{"name":"MOD_EN_OV_CAN1_CPI_1","description":"overide module enable signal","value":1}]}]}],"addressBlock":{"offset":"0","size":"0x8C","usage":"registers"}}