v++ -c -k  gqeAggr  -I/home/jiong/bsc-project/components/database/include/hw  -I/home/jiong/bsc-project/components/utils/include -I/home/jiong/bsc-project/kernels/database/include/hw  -I/home/jiong/bsc-project/kernels/database/src/hw /home/jiong/bsc-project/kernels/database/src/hw/gqe_kernel_aggr_v2.cpp -o gqeAggr.xo -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/report/gqeAggr
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/log/gqeAggr
Running Dispatch Server on port:39987
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/gqeAggr.xo.compile_summary, at Sat Jan  7 02:35:31 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sat Jan  7 02:35:31 2023
Running Rule Check Server on port:45157
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/report/gqeAggr/v++_compile_gqeAggr_guidance.html', at Sat Jan  7 02:35:34 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'gqeAggr'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
ERROR: [v++ 60-300] Failed to build kernel(ip) gqeAggr, see log for details: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/_x/gqeAggr/gqeAggr/vitis_hls.log
ERROR: [v++ 60-599] Kernel compilation failed to complete
ERROR: [v++ 60-592] Failed to finish compilation
INFO: [v++ 60-1653] Closing dispatch client.

v++ -c -k  gqeAggr  -I/home/jiong/bsc-project/components/database/include/hw  -I/home/jiong/bsc-project/components/utils/include -I/home/jiong/bsc-project/kernels/database/include/hw  -I/home/jiong/bsc-project/kernels/database/src/hw /home/jiong/bsc-project/kernels/database/src/hw/gqe_kernel_aggr_v2.cpp -o gqeAggr.xo -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/report/gqeAggr
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/log/gqeAggr
Running Dispatch Server on port:43715
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/gqeAggr.xo.compile_summary, at Sat Jan  7 02:40:33 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sat Jan  7 02:40:33 2023
Running Rule Check Server on port:33509
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/report/gqeAggr/v++_compile_gqeAggr_guidance.html', at Sat Jan  7 02:40:36 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'gqeAggr'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
ERROR: [v++ 60-300] Failed to build kernel(ip) gqeAggr, see log for details: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/_x/gqeAggr/gqeAggr/vitis_hls.log
ERROR: [v++ 60-599] Kernel compilation failed to complete
ERROR: [v++ 60-592] Failed to finish compilation
INFO: [v++ 60-1653] Closing dispatch client.

v++ -c -k  gqeAggr  -I/home/jiong/bsc-project/components/database/include/hw  -I/home/jiong/bsc-project/components/utils/include -I/home/jiong/bsc-project/kernels/database/include/hw  -I/home/jiong/bsc-project/kernels/database/src/hw /home/jiong/bsc-project/kernels/database/src/hw/gqe_kernel_aggr_v2.cpp -o gqeAggr.xo -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/report/gqeAggr
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/log/gqeAggr
Running Dispatch Server on port:40441
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/gqeAggr.xo.compile_summary, at Sat Jan  7 02:54:23 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sat Jan  7 02:54:23 2023
Running Rule Check Server on port:42923
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/report/gqeAggr/v++_compile_gqeAggr_guidance.html', at Sat Jan  7 02:54:27 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'gqeAggr'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: gqeAggr Log file: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/_x/gqeAggr/gqeAggr/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_305_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_305_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_314_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_314_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_343_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_343_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_361_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_361_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_380_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_380_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_384_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_384_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_393_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_393_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_398_8'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_398_8'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_38_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_357_1.1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_357_1.1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_213_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_213_1'
INFO: [v++ 204-61] Pipelining loop 'L_VEC_SPLIT'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'L_VEC_SPLIT'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_268_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_268_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_160_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_160_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_121_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_121_1'
INFO: [v++ 204-61] Pipelining loop 'ALU_Processing'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'ALU_Processing'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_64_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_64_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_111_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_111_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_114_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_114_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_266_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_266_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_266_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_266_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_37_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_79_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_79_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_410_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'VITIS_LOOP_410_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_436_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_436_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_458_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_458_5'
INFO: [v++ 204-61] Pipelining function 'var_const_cmp<32>'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'var_const_cmp<32>'
INFO: [v++ 204-61] Pipelining function 'var_var_cmp<32>'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'var_var_cmp<32>'
INFO: [v++ 204-61] Pipelining loop 'FILTER_MAIN_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FILTER_MAIN_LOOP'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_INIT32'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'TRUE_TABLE_INIT32'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_READ'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'TRUE_TABLE_READ'
INFO: [v++ 204-61] Pipelining loop 'FILTER_PRED_PASS'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FILTER_PRED_PASS'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_149_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_149_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_114_2'.
INFO: [v++ 17-14] Message 'v++ 204-61' appears 100 times and further instances of the messages will be disabled.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_114_2'
INFO: [v++ 17-14] Message 'v++ 200-1470' appears 100 times and further instances of the messages will be disabled.
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/report/gqeAggr/system_estimate_gqeAggr.xtxt
INFO: [v++ 60-586] Created gqeAggr.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/gqeAggr.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 29m 38s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l gqeAggr.xo -o gqeAggr.xclbin -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/_x/reports/link
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/_x/logs/link
Running Dispatch Server on port:38225
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/gqeAggr.xclbin.link_summary, at Sat Jan  7 03:24:08 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sat Jan  7 03:24:08 2023
Running Rule Check Server on port:34599
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/_x/reports/link/v++_link_gqeAggr_guidance.html', at Sat Jan  7 03:24:11 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [03:24:20] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/gqeAggr.xo --config /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/_x/link/int/syslinkConfig.ini --xpfm /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --target hw --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/_x/link/int --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Sat Jan  7 03:24:24 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/gqeAggr.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [03:24:26] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/_x/link/sys_link/xilinx_zcu106_base_202010_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/_x/link/sys_link/iprepo/xilinx_com_hls_gqeAggr_1_0,gqeAggr -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [03:24:43] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1638.102 ; gain = 0.000 ; free physical = 53074 ; free virtual = 155511
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [03:24:43] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -sp gqeAggr_1.buf_in0:HP1 -sp gqeAggr_1.buf_in1:HP1 -sp gqeAggr_1.buf_in2:HP1 -sp gqeAggr_1.buf_in3:HP1 -sp gqeAggr_1.buf_in4:HP1 -sp gqeAggr_1.buf_in5:HP1 -sp gqeAggr_1.buf_in6:HP1 -sp gqeAggr_1.buf_in7:HP1 -sp gqeAggr_1.buf_metain:HP1 -sp gqeAggr_1.buf_metaout:HP0 -sp gqeAggr_1.buf_out0:HP0 -sp gqeAggr_1.buf_out1:HP0 -sp gqeAggr_1.buf_out2:HP0 -sp gqeAggr_1.buf_out3:HP0 -sp gqeAggr_1.buf_out4:HP0 -sp gqeAggr_1.buf_out5:HP0 -sp gqeAggr_1.buf_out6:HP0 -sp gqeAggr_1.buf_out7:HP0 -sp gqeAggr_1.buf_out8:HP0 -sp gqeAggr_1.buf_out9:HP0 -sp gqeAggr_1.buf_out10:HP0 -sp gqeAggr_1.buf_out11:HP0 -sp gqeAggr_1.buf_out12:HP0 -sp gqeAggr_1.buf_out13:HP0 -sp gqeAggr_1.buf_out14:HP0 -sp gqeAggr_1.buf_out15:HP0 -sp gqeAggr_1.buf_cfg:HP1 -sp gqeAggr_1.buf_result_info:HP0 -sp gqeAggr_1.ping_buf0:HP2 -sp gqeAggr_1.ping_buf1:HP2 -sp gqeAggr_1.ping_buf2:HP2 -sp gqeAggr_1.ping_buf3:HP2 -sp gqeAggr_1.pong_buf0:HP3 -sp gqeAggr_1.pong_buf1:HP3 -sp gqeAggr_1.pong_buf2:HP3 -sp gqeAggr_1.pong_buf3:HP3 -dmclkid 0 -r /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: gqeAggr, num: 1  {gqeAggr_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_in0, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_in1, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_in2, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_in3, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_in4, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_in5, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_in6, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_in7, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_metain, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_metaout, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_out0, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_out1, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_out2, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_out3, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_out4, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_out5, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_out6, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_out7, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_out8, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_out9, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_out10, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_out11, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_out12, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_out13, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_out14, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_out15, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_cfg, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: buf_result_info, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: ping_buf0, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: ping_buf1, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: ping_buf2, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: ping_buf3, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: pong_buf0, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: pong_buf1, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: pong_buf2, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeAggr_1, k_port: pong_buf3, sptag: HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_in0 to HP1 for directive gqeAggr_1.buf_in0:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_in1 to HP1 for directive gqeAggr_1.buf_in1:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_in2 to HP1 for directive gqeAggr_1.buf_in2:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_in3 to HP1 for directive gqeAggr_1.buf_in3:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_in4 to HP1 for directive gqeAggr_1.buf_in4:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_in5 to HP1 for directive gqeAggr_1.buf_in5:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_in6 to HP1 for directive gqeAggr_1.buf_in6:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_in7 to HP1 for directive gqeAggr_1.buf_in7:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_metain to HP1 for directive gqeAggr_1.buf_metain:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_metaout to HP0 for directive gqeAggr_1.buf_metaout:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_out0 to HP0 for directive gqeAggr_1.buf_out0:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_out1 to HP0 for directive gqeAggr_1.buf_out1:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_out2 to HP0 for directive gqeAggr_1.buf_out2:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_out3 to HP0 for directive gqeAggr_1.buf_out3:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_out4 to HP0 for directive gqeAggr_1.buf_out4:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_out5 to HP0 for directive gqeAggr_1.buf_out5:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_out6 to HP0 for directive gqeAggr_1.buf_out6:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_out7 to HP0 for directive gqeAggr_1.buf_out7:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_out8 to HP0 for directive gqeAggr_1.buf_out8:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_out9 to HP0 for directive gqeAggr_1.buf_out9:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_out10 to HP0 for directive gqeAggr_1.buf_out10:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_out11 to HP0 for directive gqeAggr_1.buf_out11:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_out12 to HP0 for directive gqeAggr_1.buf_out12:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_out13 to HP0 for directive gqeAggr_1.buf_out13:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_out14 to HP0 for directive gqeAggr_1.buf_out14:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_out15 to HP0 for directive gqeAggr_1.buf_out15:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_cfg to HP1 for directive gqeAggr_1.buf_cfg:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.buf_result_info to HP0 for directive gqeAggr_1.buf_result_info:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.ping_buf0 to HP2 for directive gqeAggr_1.ping_buf0:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.ping_buf1 to HP2 for directive gqeAggr_1.ping_buf1:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.ping_buf2 to HP2 for directive gqeAggr_1.ping_buf2:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.ping_buf3 to HP2 for directive gqeAggr_1.ping_buf3:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.pong_buf0 to HP3 for directive gqeAggr_1.pong_buf0:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.pong_buf1 to HP3 for directive gqeAggr_1.pong_buf1:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.pong_buf2 to HP3 for directive gqeAggr_1.pong_buf2:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeAggr_1.pong_buf3 to HP3 for directive gqeAggr_1.pong_buf3:HP3
INFO: [SYSTEM_LINK 82-37] [03:24:50] cfgen finished successfully
Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1638.102 ; gain = 0.000 ; free physical = 53063 ; free virtual = 155500
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [03:24:50] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/_x/link/sys_link --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [03:25:07] cf2bd finished successfully
Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1638.102 ; gain = 0.000 ; free physical = 52647 ; free virtual = 155336
INFO: [v++ 60-1441] [03:25:07] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:52 ; elapsed = 00:00:48 . Memory (MB): peak = 1581.316 ; gain = 0.000 ; free physical = 52729 ; free virtual = 155414
INFO: [v++ 60-1443] [03:25:07] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/_x/link/run_link
INFO: [v++ 60-1441] [03:25:26] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1581.316 ; gain = 0.000 ; free physical = 53987 ; free virtual = 156692
INFO: [v++ 60-1443] [03:25:26] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/_x/link/run_link
INFO: [v++ 60-1441] [03:25:29] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:04 . Memory (MB): peak = 1581.316 ; gain = 0.000 ; free physical = 53443 ; free virtual = 156147
INFO: [v++ 60-1443] [03:25:29] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/.ipcache --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/_x/link/int --log_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/_x/logs/link --report_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/_x/reports/link --config /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/_x/link --no-info --iprepo /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/_x/link/int/xo/ip_repo/xilinx_com_hls_gqeAggr_1_0 --messageDb /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/_x/link/run_link/vpl.pb /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[03:26:02] Run vpl: Step create_project: Started
Creating Vivado project.
[03:26:22] Run vpl: Step create_project: Completed
[03:26:22] Run vpl: Step create_bd: Started
[03:26:56] Run vpl: Step create_bd: Completed
[03:26:56] Run vpl: Step update_bd: Started
[03:26:57] Run vpl: Step update_bd: Completed
[03:26:57] Run vpl: Step generate_target: Started
[03:28:13] Run vpl: Step generate_target: RUNNING...
[03:29:28] Run vpl: Step generate_target: RUNNING...
[03:29:48] Run vpl: Step generate_target: Completed
[03:29:48] Run vpl: Step config_hw_runs: Started
[03:30:02] Run vpl: Step config_hw_runs: Completed
[03:30:02] Run vpl: Step synth: Started
[03:30:32] Block-level synthesis in progress, 0 of 55 jobs complete, 3 jobs running.
[03:31:03] Block-level synthesis in progress, 0 of 55 jobs complete, 8 jobs running.
[03:31:33] Block-level synthesis in progress, 0 of 55 jobs complete, 8 jobs running.
[03:32:04] Block-level synthesis in progress, 0 of 55 jobs complete, 8 jobs running.
[03:32:34] Block-level synthesis in progress, 0 of 55 jobs complete, 8 jobs running.
[03:33:04] Block-level synthesis in progress, 0 of 55 jobs complete, 8 jobs running.
[03:33:35] Block-level synthesis in progress, 1 of 55 jobs complete, 7 jobs running.
[03:34:05] Block-level synthesis in progress, 3 of 55 jobs complete, 6 jobs running.
[03:34:35] Block-level synthesis in progress, 5 of 55 jobs complete, 6 jobs running.
[03:35:06] Block-level synthesis in progress, 6 of 55 jobs complete, 7 jobs running.
[03:35:36] Block-level synthesis in progress, 6 of 55 jobs complete, 8 jobs running.
[03:36:06] Block-level synthesis in progress, 7 of 55 jobs complete, 7 jobs running.
[03:36:37] Block-level synthesis in progress, 7 of 55 jobs complete, 8 jobs running.
[03:37:07] Block-level synthesis in progress, 8 of 55 jobs complete, 8 jobs running.
[03:37:38] Block-level synthesis in progress, 10 of 55 jobs complete, 6 jobs running.
[03:38:08] Block-level synthesis in progress, 12 of 55 jobs complete, 6 jobs running.
[03:38:38] Block-level synthesis in progress, 12 of 55 jobs complete, 8 jobs running.
[03:39:08] Block-level synthesis in progress, 13 of 55 jobs complete, 7 jobs running.
[03:39:39] Block-level synthesis in progress, 15 of 55 jobs complete, 6 jobs running.
[03:40:09] Block-level synthesis in progress, 17 of 55 jobs complete, 6 jobs running.
[03:40:40] Block-level synthesis in progress, 19 of 55 jobs complete, 6 jobs running.
[03:41:10] Block-level synthesis in progress, 21 of 55 jobs complete, 7 jobs running.
[03:41:40] Block-level synthesis in progress, 23 of 55 jobs complete, 6 jobs running.
[03:42:11] Block-level synthesis in progress, 23 of 55 jobs complete, 8 jobs running.
[03:42:41] Block-level synthesis in progress, 26 of 55 jobs complete, 5 jobs running.
[03:43:12] Block-level synthesis in progress, 27 of 55 jobs complete, 7 jobs running.
[03:43:42] Block-level synthesis in progress, 31 of 55 jobs complete, 5 jobs running.
[03:44:13] Block-level synthesis in progress, 34 of 55 jobs complete, 5 jobs running.
[03:44:43] Block-level synthesis in progress, 36 of 55 jobs complete, 6 jobs running.
[03:45:13] Block-level synthesis in progress, 40 of 55 jobs complete, 6 jobs running.
[03:45:44] Block-level synthesis in progress, 42 of 55 jobs complete, 7 jobs running.
[03:46:14] Block-level synthesis in progress, 43 of 55 jobs complete, 7 jobs running.
[03:46:45] Block-level synthesis in progress, 44 of 55 jobs complete, 8 jobs running.
[03:47:15] Block-level synthesis in progress, 46 of 55 jobs complete, 6 jobs running.
[03:47:46] Block-level synthesis in progress, 49 of 55 jobs complete, 3 jobs running.
[03:48:16] Block-level synthesis in progress, 50 of 55 jobs complete, 5 jobs running.
[03:48:47] Block-level synthesis in progress, 53 of 55 jobs complete, 2 jobs running.
[03:49:17] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[03:49:47] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[03:50:18] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[03:50:48] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[03:51:19] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[03:51:49] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[03:52:20] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[03:52:51] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[03:53:21] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[03:53:51] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[03:54:21] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[03:54:52] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[03:55:22] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[03:55:53] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[03:56:24] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[03:56:54] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[03:57:25] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[03:57:55] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[03:58:26] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[03:58:56] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[03:59:27] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[03:59:58] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:00:28] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:00:59] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:01:29] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:02:00] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:02:31] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:03:01] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:03:32] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:04:02] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:04:33] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:05:03] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:05:34] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:06:04] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:06:35] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:07:05] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:07:36] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:08:06] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:08:37] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:09:07] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:09:38] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:10:08] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:10:38] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:11:09] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:11:39] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:12:10] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:12:40] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:13:11] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:13:42] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:14:12] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:14:43] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:15:13] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:15:44] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:16:14] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:16:44] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:17:15] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:17:46] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:18:16] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:18:47] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:19:17] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:19:47] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:20:18] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:20:48] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:21:18] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:21:49] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:22:19] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:22:50] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:23:20] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:23:51] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:24:22] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:24:52] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:25:23] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:25:53] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:26:24] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:26:55] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:27:25] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:27:56] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:28:26] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:28:57] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:29:28] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:29:58] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:30:29] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:30:59] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:31:30] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:32:00] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:32:31] Block-level synthesis in progress, 54 of 55 jobs complete, 1 job running.
[04:33:02] Top-level synthesis in progress.
[04:33:32] Top-level synthesis in progress.
[04:34:03] Top-level synthesis in progress.
[04:34:33] Top-level synthesis in progress.
[04:35:04] Top-level synthesis in progress.
[04:35:35] Top-level synthesis in progress.
[04:36:05] Top-level synthesis in progress.
[04:36:24] Run vpl: Step synth: Completed
[04:36:24] Run vpl: Step impl: Started
[04:46:35] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 01h 21m 00s 

[04:46:35] Starting logic optimization..
[04:48:07] Phase 1 Retarget
[04:48:38] Phase 2 Constant propagation
[04:49:38] Phase 3 Sweep
[04:50:39] Phase 4 BUFG optimization
[04:51:10] Phase 5 Shift Register Optimization
[04:51:10] Phase 6 Post Processing Netlist
[05:05:23] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 18m 48s 

[05:05:23] Starting logic placement..
[05:05:42] Run vpl: Step impl: Failed
[05:05:43] Run vpl: FINISHED. Run Status: impl ERROR

===>The following messages were generated while processing /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/_x/link/vivado/vpl/prj/prj.runs/impl_1 :
ERROR: [VPL UTLZ-1] Resource utilization: RAMB18 and RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB18 and RAMB36/FIFO cells than are available in the target device. This design requires 2922 of such cell types but only 624 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB36/FIFO cells than are available in the target device. This design requires 1398 of such cell types but only 312 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36E2 over-utilized in Top Level Design (This design requires more RAMB36E2 cells than are available in the target device. This design requires 1398 of such cell types but only 312 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: Slice LUTs over-utilized in Top Level Design (This design requires more Slice LUTs cells than are available in the target device. This design requires 311316 of such cell types but only 230400 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
ERROR: [VPL 4-23] Error(s) found during DRC. Placer not run.
ERROR: [VPL 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/_x/link/vivado/vpl/runme.log', caught Tcl error:  problem implementing dynamic region, impl_1: place_design ERROR, please look at the run log file '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/_x/link/vivado/vpl/prj/prj.runs/impl_1/runme.log' for more information
WARNING: [VPL 60-732] Link warning: No monitor points found for BD automation.
ERROR: [VPL 60-704] Integration error, problem implementing dynamic region, impl_1: place_design ERROR, please look at the run log file '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeAggr_1/_x/link/vivado/vpl/prj/prj.runs/impl_1/runme.log' for more information
ERROR: [VPL 60-1328] Vpl run 'vpl' failed
ERROR: [VPL 60-806] Failed to finish platform linker
INFO: [v++ 60-1442] [05:05:44] Run run_link: Step vpl: Failed
Time (s): cpu = 00:01:40 ; elapsed = 01:40:15 . Memory (MB): peak = 1581.316 ; gain = 0.000 ; free physical = 48189 ; free virtual = 153928
ERROR: [v++ 60-661] v++ link run 'run_link' failed
ERROR: [v++ 60-626] Kernel link failed to complete
ERROR: [v++ 60-703] Failed to finish linking
INFO: [v++ 60-1653] Closing dispatch client.
