#-----------------------------------------------------------
# Vivado v2014.3 (64-bit)
# SW Build 1034051 on Fri Oct  3 16:32:59 MDT 2014
# IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
# Start of session at: Sat Nov 22 14:29:50 2014
# Process ID: 11001
# Log file: /wrk/paeg/users/keshava/ultrascale/2014.3/release/package/kcu105_axis_dataplane/hardware/vivado/runs_2x10g/kcu105_axis_dataplane_2x10G/vivado.log
# Journal file: /wrk/paeg/users/keshava/ultrascale/2014.3/release/package/kcu105_axis_dataplane/hardware/vivado/runs_2x10g/kcu105_axis_dataplane_2x10G/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/keshava/.Xilinx/Vivado/init.tcl'
source "/home/keshava/.Xilinx/Vivado/init.tcl"
start_gui
open_project kcu105_axis_dataplane_2x10G.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/wrk/paeg/users/keshava/ultrascale/2014.3/release/package/kcu105_axis_dataplane/hardware/sources/ip_package'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/wrk/paeg/users/keshava/ultrascale/2014.3/release/package/kcu105_axis_dataplane/hardware/sources/ip_package/hw_sgl_prepare_v1_0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/2014.3_1004_1/installs/lin64/Vivado/2014.3/data/ip'.
WARNING: [BD 41-1303] One or more IPs have been locked in the design 'kcu105_2x10G.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 5883.125 ; gain = 167.504 ; free physical = 9067 ; free virtual = 21470
open_bd_design {/wrk/paeg/users/keshava/ultrascale/2014.3/release/package/kcu105_axis_dataplane/hardware/vivado/runs_2x10g/kcu105_axis_dataplane_2x10G/kcu105_axis_dataplane_2x10G.srcs/sources_1/bd/kcu105_2x10G/kcu105_2x10G.bd}
Adding component instance block -- xilinx.com:ip:axi_perf_mon:5.0 - axi_perf_mon_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - ch_reset_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - ch_reset_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - ch_reset_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - ch_reset_3
Adding component instance block -- xilinx.com:user:nwl_dma_x8g2_wrapper:1.0 - nwl_dma_x8g2_wrapper_0
Adding component instance block -- xilinx.com:ip:pcie3_ultrascale:3.1 - pcie3_ultrascale_0
Adding component instance block -- xilinx.com:ip:pcie_mon_gen3_128bit:1.0 - pcie_mon_gen3_128bit_0
Adding component instance block -- xilinx.com:user:pvtmon_axi_slave:1.0 - pvtmon_axi_slave_0
Adding component instance block -- xilinx.com:user:user_axilite_control:1.0 - user_axilite_control_0
Adding component instance block -- xilinx.com:ip:hw_sgl_prepare:1.0 - hw_sgl_prepare_0
Adding component instance block -- xilinx.com:ip:hw_sgl_prepare:1.0 - hw_sgl_prepare_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:1.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - m02_data_fifo
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - m01_data_fifo
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Adding component instance block -- xilinx.com:ip:hw_sgl_submit_4ch:1.0 - hw_sgl_submit_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - sgl_done_1_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - sgl_done_3_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - sgl_error_1_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - sgl_error_3_2
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - logic_high
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - logic_low
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - logic_low_8bit
Adding component instance block -- xilinx.com:ip:util_vector_logic:1.0 - reset_156_inv
Adding component instance block -- xilinx.com:ip:axis_clock_converter:1.1 - clk_250_to_156
Adding component instance block -- xilinx.com:ip:axis_dwidth_converter:1.1 - dwidth_128_to_64bit
Adding component instance block -- xilinx.com:ip:fifo_generator:12.0 - tx_packet_fifo
INFO: [xilinx.com:ip:fifo_generator:12.0-5968] /eth_pipe_1/s2c_dre/tx_packet_fifoExecuting the post_config_ip from bd
Adding component instance block -- xilinx.com:ip:ten_gig_eth_mac:14.0 - ten_gig_eth_mac_ch1
Adding component instance block -- xilinx.com:ip:ten_gig_eth_pcs_pma:5.0 - ten_gig_eth_pcs_pma_ch1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_high_2_0
Adding component instance block -- xilinx.com:ip:axis_clock_converter:1.1 - axis_clock_converter_0
Adding component instance block -- xilinx.com:ip:axis_dwidth_converter:1.1 - axis_dwidth_converter_0
Adding component instance block -- xilinx.com:user:rx_interface:1.0 - rx_interface_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - logic_high
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - logic_low
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - logic_low_8bit
Adding component instance block -- xilinx.com:ip:util_vector_logic:1.0 - reset_156_inv
Adding component instance block -- xilinx.com:ip:axis_clock_converter:1.1 - clk_250_to_156
Adding component instance block -- xilinx.com:ip:axis_dwidth_converter:1.1 - dwidth_128_to_64bit
Adding component instance block -- xilinx.com:ip:fifo_generator:12.0 - tx_packet_fifo
INFO: [xilinx.com:ip:fifo_generator:12.0-5968] /eth_pipe_0/s2c_dre/tx_packet_fifoExecuting the post_config_ip from bd
Adding component instance block -- xilinx.com:ip:ten_gig_eth_mac:14.0 - ten_gig_eth_mac_ch0
Adding component instance block -- xilinx.com:ip:ten_gig_eth_pcs_pma:5.0 - ten_gig_eth_pcs_pma_ch0
Adding component instance block -- xilinx.com:ip:axis_clock_converter:1.1 - axis_clock_converter_0
Adding component instance block -- xilinx.com:ip:axis_dwidth_converter:1.1 - axis_dwidth_converter_0
Adding component instance block -- xilinx.com:user:rx_interface:1.0 - rx_interface_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m04_regslice
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m03_regslice
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m02_regslice
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs
Successfully read diagram <kcu105_2x10G> from BD file </wrk/paeg/users/keshava/ultrascale/2014.3/release/package/kcu105_axis_dataplane/hardware/vivado/runs_2x10g/kcu105_axis_dataplane_2x10G/kcu105_axis_dataplane_2x10G.srcs/sources_1/bd/kcu105_2x10G/kcu105_2x10G.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 5917.297 ; gain = 13.688 ; free physical = 5053 ; free virtual = 17939
report_ip_status -name ip_status 
report_ip_status: Time (s): cpu = 00:00:03 ; elapsed = 00:00:43 . Memory (MB): peak = 5929.422 ; gain = 0.066 ; free physical = 11308 ; free virtual = 24306
upgrade_ip [get_ips  {kcu105_2x10G_hw_sgl_prepare_1_0 kcu105_2x10G_rx_interface_0_1 kcu105_2x10G_hw_sgl_prepare_0_0 kcu105_2x10G_rx_interface_0_0}]
Upgrading '/wrk/paeg/users/keshava/ultrascale/2014.3/release/package/kcu105_axis_dataplane/hardware/vivado/runs_2x10g/kcu105_axis_dataplane_2x10G/kcu105_axis_dataplane_2x10G.srcs/sources_1/bd/kcu105_2x10G/kcu105_2x10G.bd'
INFO: [IP_Flow 19-3422] Upgraded kcu105_2x10G_hw_sgl_prepare_0_0 (hw_sgl_prepare_v1_0 1.0) from revision 18 to revision 17
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/wrk/paeg/users/keshava/ultrascale/2014.3/release/package/kcu105_axis_dataplane/hardware/vivado/runs_2x10g/kcu105_axis_dataplane_2x10G/kcu105_axis_dataplane_2x10G.srcs/sources_1/bd/kcu105_2x10G/ip/kcu105_2x10G_hw_sgl_prepare_0_0/kcu105_2x10G_hw_sgl_prepare_0_0.upgrade_log'.
INFO: [IP_Flow 19-3422] Upgraded kcu105_2x10G_hw_sgl_prepare_1_0 (hw_sgl_prepare_v1_0 1.0) from revision 18 to revision 17
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/wrk/paeg/users/keshava/ultrascale/2014.3/release/package/kcu105_axis_dataplane/hardware/vivado/runs_2x10g/kcu105_axis_dataplane_2x10G/kcu105_axis_dataplane_2x10G.srcs/sources_1/bd/kcu105_2x10G/ip/kcu105_2x10G_hw_sgl_prepare_1_0/kcu105_2x10G_hw_sgl_prepare_1_0.upgrade_log'.
INFO: [IP_Flow 19-3422] Upgraded kcu105_2x10G_rx_interface_0_0 (Ethernet_rx_interface_v1_0 1.0) from revision 10 to revision 9
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/wrk/paeg/users/keshava/ultrascale/2014.3/release/package/kcu105_axis_dataplane/hardware/vivado/runs_2x10g/kcu105_axis_dataplane_2x10G/kcu105_axis_dataplane_2x10G.srcs/sources_1/bd/kcu105_2x10G/ip/kcu105_2x10G_rx_interface_0_0/kcu105_2x10G_rx_interface_0_0.upgrade_log'.
INFO: [IP_Flow 19-3422] Upgraded kcu105_2x10G_rx_interface_0_1 (Ethernet_rx_interface_v1_0 1.0) from revision 10 to revision 9
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/wrk/paeg/users/keshava/ultrascale/2014.3/release/package/kcu105_axis_dataplane/hardware/vivado/runs_2x10g/kcu105_axis_dataplane_2x10G/kcu105_axis_dataplane_2x10G.srcs/sources_1/bd/kcu105_2x10G/ip/kcu105_2x10G_rx_interface_0_1/kcu105_2x10G_rx_interface_0_1.upgrade_log'.
Wrote  : </wrk/paeg/users/keshava/ultrascale/2014.3/release/package/kcu105_axis_dataplane/hardware/vivado/runs_2x10g/kcu105_axis_dataplane_2x10G/kcu105_axis_dataplane_2x10G.srcs/sources_1/bd/kcu105_2x10G/kcu105_2x10G.bd> 
upgrade_ip: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 5933.355 ; gain = 3.934 ; free physical = 10870 ; free virtual = 23930
report_ip_status -name ip_status 
write_bd_tcl 2_33pm.tcl
INFO: [BD 5-148] Tcl file written out </wrk/paeg/users/keshava/ultrascale/2014.3/release/package/kcu105_axis_dataplane/hardware/vivado/runs_2x10g/kcu105_axis_dataplane_2x10G/2_33pm.tcl>.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov 22 14:33:12 2014...
