// Seed: 2143212174
module module_0;
  tri id_1;
  assign id_1 = -1 && id_1;
  integer id_2 = -1;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  inout logic [7:0] id_1;
  id_3 :
  assert property (@(1) -1) $unsigned(98);
  ;
  module_0 modCall_1 ();
  assign id_3 = 1 | -1;
  assign id_1[-1] = -1;
  wire id_4[1 'b0 : 1], id_5;
  wire [1 : ~  -1] id_6, id_7;
  parameter id_8 = "";
  wire id_9;
  assign id_3 = id_5;
  wire id_10;
endmodule
