$comment
	File created using the following command:
		vcd file EightBitALU.msim.vcd -direction
$end
$date
	Sun Dec 15 05:00:35 2019
$end
$version
	ModelSim Version 10.3d
$end
$timescale
	1ps
$end

$scope module EightBitALU_vlg_vec_tst $end
$var reg 1 ! A0 $end
$var reg 1 " A1 $end
$var reg 1 # A2 $end
$var reg 1 $ A3 $end
$var reg 1 % A4 $end
$var reg 1 & A5 $end
$var reg 1 ' A6 $end
$var reg 1 ( A7 $end
$var reg 1 ) B0 $end
$var reg 1 * B1 $end
$var reg 1 + B2 $end
$var reg 1 , B3 $end
$var reg 1 - B4 $end
$var reg 1 . B5 $end
$var reg 1 / B6 $end
$var reg 1 0 B7 $end
$var reg 1 1 Cin $end
$var reg 1 2 S0 $end
$var reg 1 3 S1 $end
$var reg 1 4 S2 $end
$var wire 1 5 Cout $end
$var wire 1 6 F0 $end
$var wire 1 7 F1 $end
$var wire 1 8 F2 $end
$var wire 1 9 F3 $end
$var wire 1 : F4 $end
$var wire 1 ; F5 $end
$var wire 1 < F6 $end
$var wire 1 = F7 $end
$var wire 1 > OVR $end
$var wire 1 ? sampler $end

$scope module i1 $end
$var wire 1 @ gnd $end
$var wire 1 A vcc $end
$var wire 1 B unknown $end
$var tri1 1 C devclrn $end
$var tri1 1 D devpor $end
$var tri1 1 E devoe $end
$var wire 1 F F0~output_o $end
$var wire 1 G F1~output_o $end
$var wire 1 H F2~output_o $end
$var wire 1 I F3~output_o $end
$var wire 1 J F4~output_o $end
$var wire 1 K F5~output_o $end
$var wire 1 L F6~output_o $end
$var wire 1 M F7~output_o $end
$var wire 1 N Cout~output_o $end
$var wire 1 O OVR~output_o $end
$var wire 1 P S2~input_o $end
$var wire 1 Q Cin~input_o $end
$var wire 1 R S0~input_o $end
$var wire 1 S inst|inst14~combout $end
$var wire 1 T S1~input_o $end
$var wire 1 U inst|inst13~combout $end
$var wire 1 V B0~input_o $end
$var wire 1 W inst|inst9~combout $end
$var wire 1 X inst|inst12~1_combout $end
$var wire 1 Y inst|inst12~0_combout $end
$var wire 1 Z A0~input_o $end
$var wire 1 [ inst|inst12~2_combout $end
$var wire 1 \ inst|inst|inst5~combout $end
$var wire 1 ] B1~input_o $end
$var wire 1 ^ inst|inst28~combout $end
$var wire 1 _ inst|inst|inst6~0_combout $end
$var wire 1 ` inst|inst33~combout $end
$var wire 1 a inst|inst34~combout $end
$var wire 1 b A1~input_o $end
$var wire 1 c inst|inst31~1_combout $end
$var wire 1 d inst|inst31~0_combout $end
$var wire 1 e inst|inst31~2_combout $end
$var wire 1 f inst|inst36|inst5~combout $end
$var wire 1 g A2~input_o $end
$var wire 1 h inst|inst50~0_combout $end
$var wire 1 i B2~input_o $end
$var wire 1 j inst|inst50~1_combout $end
$var wire 1 k inst|inst50~2_combout $end
$var wire 1 l inst|inst36|inst6~0_combout $end
$var wire 1 m inst|inst54~combout $end
$var wire 1 n inst|inst47~0_combout $end
$var wire 1 o inst|inst53~combout $end
$var wire 1 p inst|inst51|inst5~combout $end
$var wire 1 q inst|inst51|inst6~0_combout $end
$var wire 1 r inst|inst72~combout $end
$var wire 1 s inst|inst71~combout $end
$var wire 1 t B3~input_o $end
$var wire 1 u inst|inst66~0_combout $end
$var wire 1 v A3~input_o $end
$var wire 1 w inst|inst69~0_combout $end
$var wire 1 x inst|inst69~1_combout $end
$var wire 1 y inst|inst69~2_combout $end
$var wire 1 z inst|inst74|inst5~combout $end
$var wire 1 { inst|inst74|inst6~0_combout $end
$var wire 1 | inst|inst91~combout $end
$var wire 1 } inst|inst90~combout $end
$var wire 1 ~ B4~input_o $end
$var wire 1 !! inst|inst85~0_combout $end
$var wire 1 "! A4~input_o $end
$var wire 1 #! inst|inst88~1_combout $end
$var wire 1 $! inst|inst88~0_combout $end
$var wire 1 %! inst|inst88~2_combout $end
$var wire 1 &! inst|inst112|inst5~combout $end
$var wire 1 '! A5~input_o $end
$var wire 1 (! inst|inst106~0_combout $end
$var wire 1 )! B5~input_o $end
$var wire 1 *! inst|inst106~1_combout $end
$var wire 1 +! inst|inst106~2_combout $end
$var wire 1 ,! inst|inst112|inst6~0_combout $end
$var wire 1 -! inst|inst109~combout $end
$var wire 1 .! inst|inst103~0_combout $end
$var wire 1 /! inst|inst108~combout $end
$var wire 1 0! inst|inst111|inst5~combout $end
$var wire 1 1! inst|inst111|inst6~0_combout $end
$var wire 1 2! inst|inst129~combout $end
$var wire 1 3! inst|inst130~combout $end
$var wire 1 4! B6~input_o $end
$var wire 1 5! A6~input_o $end
$var wire 1 6! inst|inst127~1_combout $end
$var wire 1 7! inst|inst127~0_combout $end
$var wire 1 8! inst|inst127~2_combout $end
$var wire 1 9! inst|inst124~0_combout $end
$var wire 1 :! inst|inst114|inst5~combout $end
$var wire 1 ;! inst|inst114|inst6~0_combout $end
$var wire 1 <! inst|inst148~combout $end
$var wire 1 =! B7~input_o $end
$var wire 1 >! A7~input_o $end
$var wire 1 ?! inst|inst145~1_combout $end
$var wire 1 @! inst|inst145~0_combout $end
$var wire 1 A! inst|inst145~2_combout $end
$var wire 1 B! inst|inst142~0_combout $end
$var wire 1 C! inst|inst147~combout $end
$var wire 1 D! inst|inst150|inst5~combout $end
$var wire 1 E! inst|inst150|inst6~0_combout $end
$var wire 1 F! inst|inst151~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
1#
1$
1%
1&
1'
1(
1)
1*
1+
1,
1-
1.
1/
00
11
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
x?
0@
1A
xB
1C
1D
1E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
1Q
0R
0S
0T
0U
1V
0W
0X
0Y
0Z
0[
0\
1]
0^
0_
0`
0a
1b
1c
0d
0e
0f
1g
0h
1i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
1t
0u
1v
0w
0x
0y
0z
0{
0|
0}
1~
0!!
1"!
0#!
0$!
0%!
0&!
1'!
0(!
1)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
14!
15!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
1>!
1?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
$end
#1000000
0&
1!
10
0/
0.
0-
0,
0+
0*
0'!
1Z
1=!
04!
0)!
0~
0t
0i
0]
0?
0?!
16!
1#!
1x
1j
#2000000
01
0'
0#
0)
1&
0!
1*
0Q
05!
0g
0V
1'!
0Z
1]
1?
06!
0j
1*!
#3000000
11
1)
0&
1!
1Q
1V
0'!
1Z
0?
0*!
#4000000
0(
0"
1+
1'
1#
0*
01
0)
1&
0!
0>!
0b
1i
15!
1g
0]
0Q
0V
1'!
0Z
1?
1?!
0c
16!
1*!
#5000000
11
1)
0&
1!
1Q
1V
0'!
1Z
0?
0*!
#6000000
1"
0'
1*
01
0)
1&
0!
1b
05!
1]
0Q
0V
1'!
0Z
1?
1c
06!
1*!
#7000000
11
1)
0&
1!
1Q
1V
0'!
1Z
0?
0*!
#8000000
