(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h5c):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(2'h3):(1'h0)] wire3;
  input wire [(2'h2):(1'h0)] wire2;
  input wire signed [(4'hb):(1'h0)] wire1;
  input wire [(3'h5):(1'h0)] wire0;
  wire signed [(3'h6):(1'h0)] wire16;
  wire [(3'h6):(1'h0)] wire15;
  wire signed [(4'h9):(1'h0)] wire14;
  wire signed [(3'h6):(1'h0)] wire13;
  wire [(4'h9):(1'h0)] wire12;
  wire signed [(2'h2):(1'h0)] wire11;
  wire signed [(4'hb):(1'h0)] wire10;
  wire [(4'ha):(1'h0)] wire9;
  wire [(3'h7):(1'h0)] wire8;
  wire [(4'h8):(1'h0)] wire7;
  wire signed [(3'h5):(1'h0)] wire6;
  wire signed [(3'h4):(1'h0)] wire5;
  wire signed [(4'h8):(1'h0)] wire4;
  assign y = {wire16,
                 wire15,
                 wire14,
                 wire13,
                 wire12,
                 wire11,
                 wire10,
                 wire9,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 wire4,
                 (1'h0)};
  assign wire4 = $signed((~|{wire1}));
  assign wire5 = wire4;
  assign wire6 = wire4;
  assign wire7 = {$unsigned(($signed((8'ha6)) ? ((8'ha1) && wire6) : {wire6}))};
  assign wire8 = ((((wire2 ? wire0 : (8'hac)) >>> (&wire4)) ?
                         wire5 : (^~(wire7 + wire5))) ?
                     (|({wire5} || (wire0 - wire2))) : $unsigned(wire1[(3'h7):(1'h0)]));
  assign wire9 = (&$signed($unsigned((~wire0))));
  assign wire10 = $signed($unsigned({wire3[(1'h1):(1'h1)]}));
  assign wire11 = wire5;
  assign wire12 = $unsigned($signed((wire4 <<< $unsigned(wire8))));
  assign wire13 = (+$signed(wire10[(1'h1):(1'h1)]));
  assign wire14 = $signed((-($unsigned((8'had)) <<< (wire3 ?
                      wire11 : wire13))));
  assign wire15 = (($signed($signed((8'hae))) - wire2[(1'h1):(1'h1)]) ?
                      $signed($unsigned({wire5})) : (((wire6 ?
                          (8'hb0) : wire2) - $unsigned(wire0)) <<< (&$unsigned(wire12))));
  assign wire16 = (^~($signed((wire15 ? (8'ha2) : wire1)) * ((wire3 << wire15) ?
                      (wire9 == wire3) : wire10[(3'h5):(2'h2)])));
endmodule