%---------------------------------------------------------------------------%
%->> Frontmatter
%---------------------------------------------------------------------------%
%-
%-> 生成封面
%-
\maketitle% 生成中文封面
\MAKETITLE% 生成英文封面
%-
%-> 作者声明
%-
\makedeclaration% 生成声明页
%-
%-> 中文摘要
%-
\intobmk\chapter*{摘\quad 要}% 显示在书签但不显示在目录
\setcounter{page}{1}% 开始页码
\pagenumbering{Roman}% 页码符号

本文在已有的一种新型的二进制翻译技术——微译器上，添加RISCV多架构支持，旨在解决多架构之间指令集碎片化和性能瓶颈的问题，并验证微译器对多架构支持的可行性。
微译器结合了传统微码缓存和二进制翻译的理念，通过在硬件层面引入翻译缓存和融合微码，以及在软件层面使用静态和动态二进制翻译器，实现了多指令集的共存。
同时本文继续优化了融合微码的编码设计和翻译缓存的边界条件设计，提高微译器的性能。

微译器通过运行SPEC CPU 2017、SPEC CPU 2000 和CoreMark程序，在Gem5模拟器中验证其对X86和RISCV多架构支持的有效性。
实验结果显示微译器在性能和效果上取得显著的提升，均达到原生程序运行性能的90\%以上，
相对于多架构翻译器QEMU20\%的性能，有数倍提升，这为解决多架构环境下的软硬协同问题提供了一种创新的解决方案。

\keywords{二进制翻译，多架构，软硬协同}% 中文关键词
%-
%-> 英文摘要
%-
\intobmk\chapter*{Abstract}% 显示在书签但不显示在目录

This article adds RISCV multi-architecture support to the existing new binary translation technology - micro-translator, aiming to solve the problem of instruction set fragmentation and performance bottlenecks between multi-architectures, and verify the micro-translator's ability to support multiple architectures. feasibility of support.
The microtranslator combines the concepts of traditional microcode caching and binary translation, and achieves the coexistence of multiple instruction sets by introducing translation caching and fused microcode at the hardware level, and using static and dynamic binary translators at the software level.
At the same time, this article continues to optimize the coding design of the integrated microcode and the boundary condition design of the translation cache to improve the performance of the microtranslator.
The micro-translator verifies its effectiveness in supporting X86 and RISCV multi-architecture in the Gem5 simulator by running SPEC CPU 2017, SPEC CPU 2000 and CoreMark programs.
Experimental results show that the performance and effect of the micro-translator have been significantly improved, reaching more than 90\% of the running performance of native programs.
Compared with the performance of the multi-architecture translator QEMU 20\%, the performance is improved several times, which provides an innovative solution to solve the problem of software and hardware collaboration in a multi-architecture environment.


\KEYWORDS{Binary translation, multi-architecture, software and hardware collaboration}% 英文关键词
%---------------------------------------------------------------------------%
