Oh no...

Cycle: 3
MARS instruction number: 3	Instruction: add $10,$8,$9
Expected:	Register Write to Reg: 0x0A Val: 0x0000001E
Got     :	Register Write to Reg: 0x0A Val: 0x00000000
Incorrect write

Cycle: 4
MARS instruction number: 4	Instruction: sll $10,$10,1
Expected:	Register Write to Reg: 0x0A Val: 0x0000003C
Got     :	Register Write to Reg: 0x0B Val: 0x0000003C
Incorrect write

Cycle: 7
MARS instruction number: 5	Instruction: addi $11,$0,60
Expected:	Register Write to Reg: 0x0B Val: 0x0000003C
Got     :	Register Write to Reg: 0x0A Val: 0x00000000
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


