Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Apr 23 20:42:14 2020
| Host         : DESKTOP-LHKOAFS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 2 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.741        0.000                      0                 3275        0.055        0.000                      0                 3275        3.000        0.000                       0                   774  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clkfbout   {0.000 5.000}      10.000          100.000         
  clkout0    {0.000 5.000}      10.000          100.000         
  clkout3    {0.000 40.000}     80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clkfbout                                                                                                                                                      7.845        0.000                       0                     3  
  clkout0           5.495        0.000                      0                  840        0.055        0.000                      0                  840        4.020        0.000                       0                   388  
  clkout3          53.471        0.000                      0                 2434        0.209        0.000                      0                 2434       38.750        0.000                       0                   382  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout3       clkout0             3.741        0.000                      0                   32        0.504        0.000                      0                   32  
clkout0       clkout3             5.339        0.000                      0                   37        0.201        0.000                      0                   37  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdv/mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19   clkdv/bufclkfb/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdv/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdv/mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.495ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.495ns  (required time - arrival time)
  Source:                 sound/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 1.444ns (35.253%)  route 2.652ns (64.747%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=382, routed)         1.703    -0.837    sound/clk100
    SLICE_X4Y136         FDRE                                         r  sound/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  sound/count_reg[0]/Q
                         net (fo=5, routed)           1.402     1.021    sound/out[0]
    SLICE_X6Y139         LUT4 (Prop_lut4_I0_O)        0.124     1.145 r  sound/count[0]_i_54/O
                         net (fo=1, routed)           0.000     1.145    sound/count[0]_i_54_n_0
    SLICE_X6Y139         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.658 r  sound/count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     1.658    sound/count_reg[0]_i_25_n_0
    SLICE_X6Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.775 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.775    sound/count_reg[0]_i_13_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.892 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.892    sound/count_reg[0]_i_3_n_0
    SLICE_X6Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.009 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.250     3.259    sound/clear
    SLICE_X4Y136         FDRE                                         r  sound/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=382, routed)         1.582     8.561    sound/clk100
    SLICE_X4Y136         FDRE                                         r  sound/count_reg[0]/C
                         clock pessimism              0.602     9.163    
                         clock uncertainty           -0.074     9.089    
    SLICE_X4Y136         FDRE (Setup_fdre_C_R)       -0.335     8.754    sound/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -3.259    
  -------------------------------------------------------------------
                         slack                                  5.495    

Slack (MET) :             5.495ns  (required time - arrival time)
  Source:                 sound/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 1.444ns (35.253%)  route 2.652ns (64.747%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=382, routed)         1.703    -0.837    sound/clk100
    SLICE_X4Y136         FDRE                                         r  sound/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  sound/count_reg[0]/Q
                         net (fo=5, routed)           1.402     1.021    sound/out[0]
    SLICE_X6Y139         LUT4 (Prop_lut4_I0_O)        0.124     1.145 r  sound/count[0]_i_54/O
                         net (fo=1, routed)           0.000     1.145    sound/count[0]_i_54_n_0
    SLICE_X6Y139         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.658 r  sound/count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     1.658    sound/count_reg[0]_i_25_n_0
    SLICE_X6Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.775 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.775    sound/count_reg[0]_i_13_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.892 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.892    sound/count_reg[0]_i_3_n_0
    SLICE_X6Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.009 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.250     3.259    sound/clear
    SLICE_X4Y136         FDRE                                         r  sound/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=382, routed)         1.582     8.561    sound/clk100
    SLICE_X4Y136         FDRE                                         r  sound/count_reg[1]/C
                         clock pessimism              0.602     9.163    
                         clock uncertainty           -0.074     9.089    
    SLICE_X4Y136         FDRE (Setup_fdre_C_R)       -0.335     8.754    sound/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -3.259    
  -------------------------------------------------------------------
                         slack                                  5.495    

Slack (MET) :             5.495ns  (required time - arrival time)
  Source:                 sound/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 1.444ns (35.253%)  route 2.652ns (64.747%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=382, routed)         1.703    -0.837    sound/clk100
    SLICE_X4Y136         FDRE                                         r  sound/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  sound/count_reg[0]/Q
                         net (fo=5, routed)           1.402     1.021    sound/out[0]
    SLICE_X6Y139         LUT4 (Prop_lut4_I0_O)        0.124     1.145 r  sound/count[0]_i_54/O
                         net (fo=1, routed)           0.000     1.145    sound/count[0]_i_54_n_0
    SLICE_X6Y139         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.658 r  sound/count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     1.658    sound/count_reg[0]_i_25_n_0
    SLICE_X6Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.775 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.775    sound/count_reg[0]_i_13_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.892 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.892    sound/count_reg[0]_i_3_n_0
    SLICE_X6Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.009 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.250     3.259    sound/clear
    SLICE_X4Y136         FDRE                                         r  sound/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=382, routed)         1.582     8.561    sound/clk100
    SLICE_X4Y136         FDRE                                         r  sound/count_reg[2]/C
                         clock pessimism              0.602     9.163    
                         clock uncertainty           -0.074     9.089    
    SLICE_X4Y136         FDRE (Setup_fdre_C_R)       -0.335     8.754    sound/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -3.259    
  -------------------------------------------------------------------
                         slack                                  5.495    

Slack (MET) :             5.495ns  (required time - arrival time)
  Source:                 sound/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 1.444ns (35.253%)  route 2.652ns (64.747%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=382, routed)         1.703    -0.837    sound/clk100
    SLICE_X4Y136         FDRE                                         r  sound/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  sound/count_reg[0]/Q
                         net (fo=5, routed)           1.402     1.021    sound/out[0]
    SLICE_X6Y139         LUT4 (Prop_lut4_I0_O)        0.124     1.145 r  sound/count[0]_i_54/O
                         net (fo=1, routed)           0.000     1.145    sound/count[0]_i_54_n_0
    SLICE_X6Y139         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.658 r  sound/count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     1.658    sound/count_reg[0]_i_25_n_0
    SLICE_X6Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.775 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.775    sound/count_reg[0]_i_13_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.892 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.892    sound/count_reg[0]_i_3_n_0
    SLICE_X6Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.009 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.250     3.259    sound/clear
    SLICE_X4Y136         FDRE                                         r  sound/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=382, routed)         1.582     8.561    sound/clk100
    SLICE_X4Y136         FDRE                                         r  sound/count_reg[3]/C
                         clock pessimism              0.602     9.163    
                         clock uncertainty           -0.074     9.089    
    SLICE_X4Y136         FDRE (Setup_fdre_C_R)       -0.335     8.754    sound/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -3.259    
  -------------------------------------------------------------------
                         slack                                  5.495    

Slack (MET) :             5.529ns  (required time - arrival time)
  Source:                 sound/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 1.444ns (35.745%)  route 2.596ns (64.255%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 8.563 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=382, routed)         1.703    -0.837    sound/clk100
    SLICE_X4Y136         FDRE                                         r  sound/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  sound/count_reg[0]/Q
                         net (fo=5, routed)           1.402     1.021    sound/out[0]
    SLICE_X6Y139         LUT4 (Prop_lut4_I0_O)        0.124     1.145 r  sound/count[0]_i_54/O
                         net (fo=1, routed)           0.000     1.145    sound/count[0]_i_54_n_0
    SLICE_X6Y139         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.658 r  sound/count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     1.658    sound/count_reg[0]_i_25_n_0
    SLICE_X6Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.775 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.775    sound/count_reg[0]_i_13_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.892 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.892    sound/count_reg[0]_i_3_n_0
    SLICE_X6Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.009 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.194     3.203    sound/clear
    SLICE_X4Y138         FDRE                                         r  sound/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=382, routed)         1.584     8.563    sound/clk100
    SLICE_X4Y138         FDRE                                         r  sound/count_reg[10]/C
                         clock pessimism              0.577     9.140    
                         clock uncertainty           -0.074     9.066    
    SLICE_X4Y138         FDRE (Setup_fdre_C_R)       -0.335     8.731    sound/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.731    
                         arrival time                          -3.203    
  -------------------------------------------------------------------
                         slack                                  5.529    

Slack (MET) :             5.529ns  (required time - arrival time)
  Source:                 sound/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 1.444ns (35.745%)  route 2.596ns (64.255%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 8.563 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=382, routed)         1.703    -0.837    sound/clk100
    SLICE_X4Y136         FDRE                                         r  sound/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  sound/count_reg[0]/Q
                         net (fo=5, routed)           1.402     1.021    sound/out[0]
    SLICE_X6Y139         LUT4 (Prop_lut4_I0_O)        0.124     1.145 r  sound/count[0]_i_54/O
                         net (fo=1, routed)           0.000     1.145    sound/count[0]_i_54_n_0
    SLICE_X6Y139         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.658 r  sound/count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     1.658    sound/count_reg[0]_i_25_n_0
    SLICE_X6Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.775 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.775    sound/count_reg[0]_i_13_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.892 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.892    sound/count_reg[0]_i_3_n_0
    SLICE_X6Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.009 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.194     3.203    sound/clear
    SLICE_X4Y138         FDRE                                         r  sound/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=382, routed)         1.584     8.563    sound/clk100
    SLICE_X4Y138         FDRE                                         r  sound/count_reg[11]/C
                         clock pessimism              0.577     9.140    
                         clock uncertainty           -0.074     9.066    
    SLICE_X4Y138         FDRE (Setup_fdre_C_R)       -0.335     8.731    sound/count_reg[11]
  -------------------------------------------------------------------
                         required time                          8.731    
                         arrival time                          -3.203    
  -------------------------------------------------------------------
                         slack                                  5.529    

Slack (MET) :             5.529ns  (required time - arrival time)
  Source:                 sound/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 1.444ns (35.745%)  route 2.596ns (64.255%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 8.563 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=382, routed)         1.703    -0.837    sound/clk100
    SLICE_X4Y136         FDRE                                         r  sound/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  sound/count_reg[0]/Q
                         net (fo=5, routed)           1.402     1.021    sound/out[0]
    SLICE_X6Y139         LUT4 (Prop_lut4_I0_O)        0.124     1.145 r  sound/count[0]_i_54/O
                         net (fo=1, routed)           0.000     1.145    sound/count[0]_i_54_n_0
    SLICE_X6Y139         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.658 r  sound/count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     1.658    sound/count_reg[0]_i_25_n_0
    SLICE_X6Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.775 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.775    sound/count_reg[0]_i_13_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.892 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.892    sound/count_reg[0]_i_3_n_0
    SLICE_X6Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.009 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.194     3.203    sound/clear
    SLICE_X4Y138         FDRE                                         r  sound/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=382, routed)         1.584     8.563    sound/clk100
    SLICE_X4Y138         FDRE                                         r  sound/count_reg[8]/C
                         clock pessimism              0.577     9.140    
                         clock uncertainty           -0.074     9.066    
    SLICE_X4Y138         FDRE (Setup_fdre_C_R)       -0.335     8.731    sound/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.731    
                         arrival time                          -3.203    
  -------------------------------------------------------------------
                         slack                                  5.529    

Slack (MET) :             5.529ns  (required time - arrival time)
  Source:                 sound/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 1.444ns (35.745%)  route 2.596ns (64.255%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 8.563 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=382, routed)         1.703    -0.837    sound/clk100
    SLICE_X4Y136         FDRE                                         r  sound/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  sound/count_reg[0]/Q
                         net (fo=5, routed)           1.402     1.021    sound/out[0]
    SLICE_X6Y139         LUT4 (Prop_lut4_I0_O)        0.124     1.145 r  sound/count[0]_i_54/O
                         net (fo=1, routed)           0.000     1.145    sound/count[0]_i_54_n_0
    SLICE_X6Y139         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.658 r  sound/count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     1.658    sound/count_reg[0]_i_25_n_0
    SLICE_X6Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.775 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.775    sound/count_reg[0]_i_13_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.892 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.892    sound/count_reg[0]_i_3_n_0
    SLICE_X6Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.009 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.194     3.203    sound/clear
    SLICE_X4Y138         FDRE                                         r  sound/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=382, routed)         1.584     8.563    sound/clk100
    SLICE_X4Y138         FDRE                                         r  sound/count_reg[9]/C
                         clock pessimism              0.577     9.140    
                         clock uncertainty           -0.074     9.066    
    SLICE_X4Y138         FDRE (Setup_fdre_C_R)       -0.335     8.731    sound/count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.731    
                         arrival time                          -3.203    
  -------------------------------------------------------------------
                         slack                                  5.529    

Slack (MET) :             5.553ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/y_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 1.064ns (27.235%)  route 2.843ns (72.765%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 8.557 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=382, routed)         1.695    -0.845    display/myvgatimer/xy/clk100
    SLICE_X4Y129         FDRE                                         r  display/myvgatimer/xy/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  display/myvgatimer/xy/x_reg[3]/Q
                         net (fo=7, routed)           1.171     0.782    display/myvgatimer/xy/Q[3]
    SLICE_X4Y129         LUT5 (Prop_lut5_I3_O)        0.152     0.934 r  display/myvgatimer/xy/x[9]_i_4/O
                         net (fo=2, routed)           0.586     1.520    display/myvgatimer/xy/x[9]_i_4_n_0
    SLICE_X3Y129         LUT5 (Prop_lut5_I3_O)        0.332     1.852 r  display/myvgatimer/xy/x[9]_i_1/O
                         net (fo=21, routed)          0.450     2.301    display/myvgatimer/xy/x0
    SLICE_X0Y129         LUT6 (Prop_lut6_I0_O)        0.124     2.425 r  display/myvgatimer/xy/y[9]_i_1/O
                         net (fo=9, routed)           0.637     3.062    display/myvgatimer/xy/y0
    SLICE_X1Y129         FDRE                                         r  display/myvgatimer/xy/y_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=382, routed)         1.578     8.557    display/myvgatimer/xy/clk100
    SLICE_X1Y129         FDRE                                         r  display/myvgatimer/xy/y_reg[9]/C
                         clock pessimism              0.560     9.117    
                         clock uncertainty           -0.074     9.043    
    SLICE_X1Y129         FDRE (Setup_fdre_C_R)       -0.429     8.614    display/myvgatimer/xy/y_reg[9]
  -------------------------------------------------------------------
                         required time                          8.614    
                         arrival time                          -3.062    
  -------------------------------------------------------------------
                         slack                                  5.553    

Slack (MET) :             5.579ns  (required time - arrival time)
  Source:                 sound/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.991ns  (logic 1.444ns (36.184%)  route 2.547ns (63.816%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=382, routed)         1.703    -0.837    sound/clk100
    SLICE_X4Y136         FDRE                                         r  sound/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  sound/count_reg[0]/Q
                         net (fo=5, routed)           1.402     1.021    sound/out[0]
    SLICE_X6Y139         LUT4 (Prop_lut4_I0_O)        0.124     1.145 r  sound/count[0]_i_54/O
                         net (fo=1, routed)           0.000     1.145    sound/count[0]_i_54_n_0
    SLICE_X6Y139         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.658 r  sound/count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     1.658    sound/count_reg[0]_i_25_n_0
    SLICE_X6Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.775 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.775    sound/count_reg[0]_i_13_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.892 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.892    sound/count_reg[0]_i_3_n_0
    SLICE_X6Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.009 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.145     3.154    sound/clear
    SLICE_X4Y139         FDRE                                         r  sound/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=382, routed)         1.585     8.564    sound/clk100
    SLICE_X4Y139         FDRE                                         r  sound/count_reg[12]/C
                         clock pessimism              0.577     9.141    
                         clock uncertainty           -0.074     9.067    
    SLICE_X4Y139         FDRE (Setup_fdre_C_R)       -0.335     8.732    sound/count_reg[12]
  -------------------------------------------------------------------
                         required time                          8.732    
                         arrival time                          -3.154    
  -------------------------------------------------------------------
                         slack                                  5.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Data_Reg_reg[7][3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/ACCEL_X_SUM_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.417ns (81.446%)  route 0.095ns (18.554%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=382, routed)         0.570    -0.594    accel/accel/ADXL_Control/clk100
    SLICE_X14Y148        FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y148        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  accel/accel/ADXL_Control/Data_Reg_reg[7][3]/Q
                         net (fo=2, routed)           0.094    -0.336    accel/accel/ADXL_Control/in[3]
    SLICE_X15Y148        LUT2 (Prop_lut2_I0_O)        0.045    -0.291 r  accel/accel/ADXL_Control/ACCEL_X_SUM[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.291    accel/accel/ADXL_Control/ACCEL_X_SUM[0]_i_3_n_0
    SLICE_X15Y148        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.176 r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.176    accel/accel/ADXL_Control/ACCEL_X_SUM_reg[0]_i_2_n_0
    SLICE_X15Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.137 r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.136    accel/accel/ADXL_Control/ACCEL_X_SUM_reg[4]_i_1_n_0
    SLICE_X15Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.082 r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.082    accel/accel/ADXL_Control/ACCEL_X_SUM_reg[8]_i_1_n_7
    SLICE_X15Y150        FDRE                                         r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=382, routed)         0.927    -0.746    accel/accel/ADXL_Control/clk100
    SLICE_X15Y150        FDRE                                         r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[8]/C
                         clock pessimism              0.504    -0.242    
    SLICE_X15Y150        FDRE (Hold_fdre_C_D)         0.105    -0.137    accel/accel/ADXL_Control/ACCEL_X_SUM_reg[8]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Data_Reg_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[7][7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.241%)  route 0.171ns (54.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=382, routed)         0.652    -0.512    accel/accel/ADXL_Control/clk100
    SLICE_X13Y151        FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  accel/accel/ADXL_Control/Data_Reg_reg[6][7]/Q
                         net (fo=2, routed)           0.171    -0.200    accel/accel/ADXL_Control/in[15]
    SLICE_X14Y148        FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[7][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=382, routed)         0.841    -0.832    accel/accel/ADXL_Control/clk100
    SLICE_X14Y148        FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[7][7]/C
                         clock pessimism              0.504    -0.328    
    SLICE_X14Y148        FDRE (Hold_fdre_C_D)         0.064    -0.264    accel/accel/ADXL_Control/Data_Reg_reg[7][7]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Data_Reg_reg[7][3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/ACCEL_X_SUM_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.428ns (81.836%)  route 0.095ns (18.164%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=382, routed)         0.570    -0.594    accel/accel/ADXL_Control/clk100
    SLICE_X14Y148        FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y148        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  accel/accel/ADXL_Control/Data_Reg_reg[7][3]/Q
                         net (fo=2, routed)           0.094    -0.336    accel/accel/ADXL_Control/in[3]
    SLICE_X15Y148        LUT2 (Prop_lut2_I0_O)        0.045    -0.291 r  accel/accel/ADXL_Control/ACCEL_X_SUM[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.291    accel/accel/ADXL_Control/ACCEL_X_SUM[0]_i_3_n_0
    SLICE_X15Y148        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.176 r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.176    accel/accel/ADXL_Control/ACCEL_X_SUM_reg[0]_i_2_n_0
    SLICE_X15Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.137 r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.136    accel/accel/ADXL_Control/ACCEL_X_SUM_reg[4]_i_1_n_0
    SLICE_X15Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.071 r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.071    accel/accel/ADXL_Control/ACCEL_X_SUM_reg[8]_i_1_n_5
    SLICE_X15Y150        FDRE                                         r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=382, routed)         0.927    -0.746    accel/accel/ADXL_Control/clk100
    SLICE_X15Y150        FDRE                                         r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[10]/C
                         clock pessimism              0.504    -0.242    
    SLICE_X15Y150        FDRE (Hold_fdre_C_D)         0.105    -0.137    accel/accel/ADXL_Control/ACCEL_X_SUM_reg[10]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Data_Reg_reg[6][0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[7][0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.810%)  route 0.179ns (52.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=382, routed)         0.652    -0.512    accel/accel/ADXL_Control/clk100
    SLICE_X12Y151        FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y151        FDRE (Prop_fdre_C_Q)         0.164    -0.348 r  accel/accel/ADXL_Control/Data_Reg_reg[6][0]/Q
                         net (fo=3, routed)           0.179    -0.169    accel/accel/ADXL_Control/in[8]
    SLICE_X14Y148        FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=382, routed)         0.841    -0.832    accel/accel/ADXL_Control/clk100
    SLICE_X14Y148        FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[7][0]/C
                         clock pessimism              0.504    -0.328    
    SLICE_X14Y148        FDRE (Hold_fdre_C_D)         0.075    -0.253    accel/accel/ADXL_Control/Data_Reg_reg[7][0]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Data_Reg_reg[6][1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[7][1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.734%)  route 0.205ns (59.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=382, routed)         0.652    -0.512    accel/accel/ADXL_Control/clk100
    SLICE_X13Y151        FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[6][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  accel/accel/ADXL_Control/Data_Reg_reg[6][1]/Q
                         net (fo=3, routed)           0.205    -0.166    accel/accel/ADXL_Control/in[9]
    SLICE_X14Y148        FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=382, routed)         0.841    -0.832    accel/accel/ADXL_Control/clk100
    SLICE_X14Y148        FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[7][1]/C
                         clock pessimism              0.504    -0.328    
    SLICE_X14Y148        FDRE (Hold_fdre_C_D)         0.076    -0.252    accel/accel/ADXL_Control/Data_Reg_reg[7][1]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Data_Reg_reg[7][3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/ACCEL_X_SUM_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.453ns (82.665%)  route 0.095ns (17.335%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=382, routed)         0.570    -0.594    accel/accel/ADXL_Control/clk100
    SLICE_X14Y148        FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y148        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  accel/accel/ADXL_Control/Data_Reg_reg[7][3]/Q
                         net (fo=2, routed)           0.094    -0.336    accel/accel/ADXL_Control/in[3]
    SLICE_X15Y148        LUT2 (Prop_lut2_I0_O)        0.045    -0.291 r  accel/accel/ADXL_Control/ACCEL_X_SUM[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.291    accel/accel/ADXL_Control/ACCEL_X_SUM[0]_i_3_n_0
    SLICE_X15Y148        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.176 r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.176    accel/accel/ADXL_Control/ACCEL_X_SUM_reg[0]_i_2_n_0
    SLICE_X15Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.137 r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.136    accel/accel/ADXL_Control/ACCEL_X_SUM_reg[4]_i_1_n_0
    SLICE_X15Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.046 r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.046    accel/accel/ADXL_Control/ACCEL_X_SUM_reg[8]_i_1_n_4
    SLICE_X15Y150        FDRE                                         r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=382, routed)         0.927    -0.746    accel/accel/ADXL_Control/clk100
    SLICE_X15Y150        FDRE                                         r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[11]/C
                         clock pessimism              0.504    -0.242    
    SLICE_X15Y150        FDRE (Hold_fdre_C_D)         0.105    -0.137    accel/accel/ADXL_Control/ACCEL_X_SUM_reg[11]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Data_Reg_reg[7][3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/ACCEL_X_SUM_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.453ns (82.665%)  route 0.095ns (17.335%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=382, routed)         0.570    -0.594    accel/accel/ADXL_Control/clk100
    SLICE_X14Y148        FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y148        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  accel/accel/ADXL_Control/Data_Reg_reg[7][3]/Q
                         net (fo=2, routed)           0.094    -0.336    accel/accel/ADXL_Control/in[3]
    SLICE_X15Y148        LUT2 (Prop_lut2_I0_O)        0.045    -0.291 r  accel/accel/ADXL_Control/ACCEL_X_SUM[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.291    accel/accel/ADXL_Control/ACCEL_X_SUM[0]_i_3_n_0
    SLICE_X15Y148        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.176 r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.176    accel/accel/ADXL_Control/ACCEL_X_SUM_reg[0]_i_2_n_0
    SLICE_X15Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.137 r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.136    accel/accel/ADXL_Control/ACCEL_X_SUM_reg[4]_i_1_n_0
    SLICE_X15Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.046 r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.046    accel/accel/ADXL_Control/ACCEL_X_SUM_reg[8]_i_1_n_6
    SLICE_X15Y150        FDRE                                         r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=382, routed)         0.927    -0.746    accel/accel/ADXL_Control/clk100
    SLICE_X15Y150        FDRE                                         r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[9]/C
                         clock pessimism              0.504    -0.242    
    SLICE_X15Y150        FDRE (Hold_fdre_C_D)         0.105    -0.137    accel/accel/ADXL_Control/ACCEL_X_SUM_reg[9]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Data_Reg_reg[7][3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/ACCEL_X_SUM_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.456ns (82.759%)  route 0.095ns (17.241%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=382, routed)         0.570    -0.594    accel/accel/ADXL_Control/clk100
    SLICE_X14Y148        FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y148        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  accel/accel/ADXL_Control/Data_Reg_reg[7][3]/Q
                         net (fo=2, routed)           0.094    -0.336    accel/accel/ADXL_Control/in[3]
    SLICE_X15Y148        LUT2 (Prop_lut2_I0_O)        0.045    -0.291 r  accel/accel/ADXL_Control/ACCEL_X_SUM[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.291    accel/accel/ADXL_Control/ACCEL_X_SUM[0]_i_3_n_0
    SLICE_X15Y148        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.176 r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.176    accel/accel/ADXL_Control/ACCEL_X_SUM_reg[0]_i_2_n_0
    SLICE_X15Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.137 r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.136    accel/accel/ADXL_Control/ACCEL_X_SUM_reg[4]_i_1_n_0
    SLICE_X15Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.097 r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.097    accel/accel/ADXL_Control/ACCEL_X_SUM_reg[8]_i_1_n_0
    SLICE_X15Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.043 r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.043    accel/accel/ADXL_Control/ACCEL_X_SUM_reg[12]_i_1_n_7
    SLICE_X15Y151        FDRE                                         r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=382, routed)         0.927    -0.746    accel/accel/ADXL_Control/clk100
    SLICE_X15Y151        FDRE                                         r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[12]/C
                         clock pessimism              0.504    -0.242    
    SLICE_X15Y151        FDRE (Hold_fdre_C_D)         0.105    -0.137    accel/accel/ADXL_Control/ACCEL_X_SUM_reg[12]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Data_Reg_reg[7][3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/ACCEL_X_SUM_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.467ns (83.097%)  route 0.095ns (16.903%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=382, routed)         0.570    -0.594    accel/accel/ADXL_Control/clk100
    SLICE_X14Y148        FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y148        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  accel/accel/ADXL_Control/Data_Reg_reg[7][3]/Q
                         net (fo=2, routed)           0.094    -0.336    accel/accel/ADXL_Control/in[3]
    SLICE_X15Y148        LUT2 (Prop_lut2_I0_O)        0.045    -0.291 r  accel/accel/ADXL_Control/ACCEL_X_SUM[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.291    accel/accel/ADXL_Control/ACCEL_X_SUM[0]_i_3_n_0
    SLICE_X15Y148        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.176 r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.176    accel/accel/ADXL_Control/ACCEL_X_SUM_reg[0]_i_2_n_0
    SLICE_X15Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.137 r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.136    accel/accel/ADXL_Control/ACCEL_X_SUM_reg[4]_i_1_n_0
    SLICE_X15Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.097 r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.097    accel/accel/ADXL_Control/ACCEL_X_SUM_reg[8]_i_1_n_0
    SLICE_X15Y151        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.032 r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.032    accel/accel/ADXL_Control/ACCEL_X_SUM_reg[12]_i_1_n_5
    SLICE_X15Y151        FDRE                                         r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=382, routed)         0.927    -0.746    accel/accel/ADXL_Control/clk100
    SLICE_X15Y151        FDRE                                         r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[14]/C
                         clock pessimism              0.504    -0.242    
    SLICE_X15Y151        FDRE (Hold_fdre_C_D)         0.105    -0.137    accel/accel/ADXL_Control/ACCEL_X_SUM_reg[14]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Data_Reg_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.729%)  route 0.132ns (48.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=382, routed)         0.651    -0.513    accel/accel/ADXL_Control/clk100
    SLICE_X17Y151        FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  accel/accel/ADXL_Control/Data_Reg_reg[0][0]/Q
                         net (fo=2, routed)           0.132    -0.240    accel/accel/ADXL_Control/Adxl_Data_Ready
    SLICE_X14Y152        SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=382, routed)         0.927    -0.746    accel/accel/ADXL_Control/clk100
    SLICE_X14Y152        SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
                         clock pessimism              0.271    -0.475    
    SLICE_X14Y152        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.358    accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdv/mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clkdv/buf100/I0
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clkdv/clkout0_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y154    accel/accel/ADXL_Control/Cmd_Reg_reg[1][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y154    accel/accel/ADXL_Control/Cmd_Reg_reg[1][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y154    accel/accel/ADXL_Control/Cmd_Reg_reg[1][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y154    accel/accel/ADXL_Control/Cmd_Reg_reg[2][0]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X15Y155    accel/accel/ADXL_Control/Cmd_Reg_reg[2][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X17Y155    accel/accel/ADXL_Control/Cmd_Reg_reg[2][2]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X17Y155    accel/accel/ADXL_Control/Cmd_Reg_reg[2][3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y152    accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y152    accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y151    accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y151    accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y151    accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y151    accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y151    accel/accel/ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y151    accel/accel/ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y151    accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y151    accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y152    accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y151    accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y151    accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y151    accel/accel/ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y151    accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y151    accel/accel/ADXL_Control/Data_Reg_reg[3][5]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y151    accel/accel/ADXL_Control/Data_Reg_reg[3][6]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y152    accel/accel/ADXL_Control/Data_Reg_reg[3][7]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y152    accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y151    accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       53.471ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       38.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             53.471ns  (required time - arrival time)
  Source:                 mips/dp/pcValue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        26.281ns  (logic 4.390ns (16.704%)  route 21.891ns (83.296%))
  Logic Levels:           19  (LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 78.566 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=380, routed)         1.627    -0.913    mips/dp/clk12
    SLICE_X8Y138         FDRE                                         r  mips/dp/pcValue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y138         FDRE (Prop_fdre_C_Q)         0.478    -0.435 r  mips/dp/pcValue_reg[5]/Q
                         net (fo=239, routed)         4.389     3.954    mips/dp/regfile_instance/pc[3]
    SLICE_X13Y125        LUT6 (Prop_lut6_I3_O)        0.295     4.249 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_112/O
                         net (fo=1, routed)           0.402     4.651    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_112_n_0
    SLICE_X13Y125        LUT6 (Prop_lut6_I1_O)        0.124     4.775 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_44/O
                         net (fo=1, routed)           0.940     5.715    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_44_n_0
    SLICE_X13Y128        LUT5 (Prop_lut5_I0_O)        0.124     5.839 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_10/O
                         net (fo=40, routed)          1.914     7.753    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/ADDRC2
    SLICE_X6Y138         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     7.906 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           1.391     9.296    mips/dp/regfile_instance/ReadData10[4]
    SLICE_X0Y138         LUT5 (Prop_lut5_I1_O)        0.331     9.627 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_74/O
                         net (fo=88, routed)          1.109    10.737    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_74_n_0
    SLICE_X4Y147         LUT2 (Prop_lut2_I1_O)        0.118    10.855 r  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_127/O
                         net (fo=12, routed)          1.284    12.139    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_127_n_0
    SLICE_X4Y151         LUT3 (Prop_lut3_I0_O)        0.354    12.493 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_129/O
                         net (fo=3, routed)           0.460    12.952    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_129_n_0
    SLICE_X3Y150         LUT5 (Prop_lut5_I0_O)        0.332    13.284 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_105/O
                         net (fo=4, routed)           1.241    14.526    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_105_n_0
    SLICE_X3Y148         LUT3 (Prop_lut3_I0_O)        0.152    14.678 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_90/O
                         net (fo=4, routed)           0.458    15.135    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_90_n_0
    SLICE_X2Y148         LUT3 (Prop_lut3_I2_O)        0.318    15.453 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_84/O
                         net (fo=1, routed)           0.165    15.618    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_84_n_0
    SLICE_X2Y148         LUT6 (Prop_lut6_I5_O)        0.328    15.946 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_37/O
                         net (fo=1, routed)           0.456    16.403    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_37_n_0
    SLICE_X2Y145         LUT6 (Prop_lut6_I4_O)        0.124    16.527 r  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_8/O
                         net (fo=272, routed)         4.024    20.551    memIO/screen_mem/smem_reg_256_383_2_2/A1
    SLICE_X10Y129        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    20.675 r  memIO/screen_mem/smem_reg_256_383_2_2/SP.LOW/O
                         net (fo=1, routed)           0.000    20.675    memIO/screen_mem/smem_reg_256_383_2_2/SPO0
    SLICE_X10Y129        MUXF7 (Prop_muxf7_I0_O)      0.241    20.916 r  memIO/screen_mem/smem_reg_256_383_2_2/F7.SP/O
                         net (fo=1, routed)           0.966    21.882    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_198_0
    SLICE_X9Y130         LUT4 (Prop_lut4_I2_O)        0.298    22.180 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_212/O
                         net (fo=1, routed)           1.036    23.216    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_212_n_0
    SLICE_X7Y134         LUT6 (Prop_lut6_I1_O)        0.124    23.340 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_198/O
                         net (fo=1, routed)           0.450    23.790    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_198_n_0
    SLICE_X3Y135         LUT6 (Prop_lut6_I5_O)        0.124    23.914 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_93/O
                         net (fo=1, routed)           0.424    24.338    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_93_n_0
    SLICE_X5Y136         LUT6 (Prop_lut6_I0_O)        0.124    24.462 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_32/O
                         net (fo=1, routed)           0.149    24.611    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_32_n_0
    SLICE_X5Y136         LUT6 (Prop_lut6_I2_O)        0.124    24.735 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.633    25.368    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/DIB0
    SLICE_X2Y139         RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=380, routed)         1.587    78.566    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y139         RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMB/CLK
                         clock pessimism              0.560    79.126    
                         clock uncertainty           -0.102    79.024    
    SLICE_X2Y139         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    78.839    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         78.839    
                         arrival time                         -25.368    
  -------------------------------------------------------------------
                         slack                                 53.471    

Slack (MET) :             53.484ns  (required time - arrival time)
  Source:                 mips/dp/pcValue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        26.222ns  (logic 4.390ns (16.742%)  route 21.832ns (83.258%))
  Logic Levels:           19  (LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 78.563 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=380, routed)         1.627    -0.913    mips/dp/clk12
    SLICE_X8Y138         FDRE                                         r  mips/dp/pcValue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y138         FDRE (Prop_fdre_C_Q)         0.478    -0.435 r  mips/dp/pcValue_reg[5]/Q
                         net (fo=239, routed)         4.389     3.954    mips/dp/regfile_instance/pc[3]
    SLICE_X13Y125        LUT6 (Prop_lut6_I3_O)        0.295     4.249 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_112/O
                         net (fo=1, routed)           0.402     4.651    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_112_n_0
    SLICE_X13Y125        LUT6 (Prop_lut6_I1_O)        0.124     4.775 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_44/O
                         net (fo=1, routed)           0.940     5.715    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_44_n_0
    SLICE_X13Y128        LUT5 (Prop_lut5_I0_O)        0.124     5.839 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_10/O
                         net (fo=40, routed)          1.914     7.753    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/ADDRC2
    SLICE_X6Y138         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     7.906 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           1.391     9.296    mips/dp/regfile_instance/ReadData10[4]
    SLICE_X0Y138         LUT5 (Prop_lut5_I1_O)        0.331     9.627 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_74/O
                         net (fo=88, routed)          1.109    10.737    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_74_n_0
    SLICE_X4Y147         LUT2 (Prop_lut2_I1_O)        0.118    10.855 r  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_127/O
                         net (fo=12, routed)          1.284    12.139    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_127_n_0
    SLICE_X4Y151         LUT3 (Prop_lut3_I0_O)        0.354    12.493 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_129/O
                         net (fo=3, routed)           0.460    12.952    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_129_n_0
    SLICE_X3Y150         LUT5 (Prop_lut5_I0_O)        0.332    13.284 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_105/O
                         net (fo=4, routed)           1.241    14.526    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_105_n_0
    SLICE_X3Y148         LUT3 (Prop_lut3_I0_O)        0.152    14.678 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_90/O
                         net (fo=4, routed)           0.458    15.135    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_90_n_0
    SLICE_X2Y148         LUT3 (Prop_lut3_I2_O)        0.318    15.453 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_84/O
                         net (fo=1, routed)           0.165    15.618    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_84_n_0
    SLICE_X2Y148         LUT6 (Prop_lut6_I5_O)        0.328    15.946 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_37/O
                         net (fo=1, routed)           0.456    16.403    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_37_n_0
    SLICE_X2Y145         LUT6 (Prop_lut6_I4_O)        0.124    16.527 r  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_8/O
                         net (fo=272, routed)         3.570    20.096    memIO/screen_mem/smem_reg_256_383_3_3/A1
    SLICE_X10Y130        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    20.220 r  memIO/screen_mem/smem_reg_256_383_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000    20.220    memIO/screen_mem/smem_reg_256_383_3_3/SPO0
    SLICE_X10Y130        MUXF7 (Prop_muxf7_I0_O)      0.241    20.461 r  memIO/screen_mem/smem_reg_256_383_3_3/F7.SP/O
                         net (fo=1, routed)           0.665    21.126    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_195_0
    SLICE_X9Y131         LUT4 (Prop_lut4_I2_O)        0.298    21.424 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_210/O
                         net (fo=1, routed)           1.088    22.512    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_210_n_0
    SLICE_X7Y134         LUT6 (Prop_lut6_I1_O)        0.124    22.636 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_195/O
                         net (fo=1, routed)           0.566    23.203    memIO/screen_mem/mem_reg_r1_0_31_0_5_i_30_3
    SLICE_X5Y134         LUT6 (Prop_lut6_I5_O)        0.124    23.327 r  memIO/screen_mem/mem_reg_r1_0_31_0_5_i_91/O
                         net (fo=1, routed)           0.949    24.276    memIO/screen_mem/mem_reg_r1_0_31_0_5_i_91_n_0
    SLICE_X5Y137         LUT6 (Prop_lut6_I0_O)        0.124    24.400 r  memIO/screen_mem/mem_reg_r1_0_31_0_5_i_30/O
                         net (fo=1, routed)           0.292    24.693    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5_1
    SLICE_X5Y138         LUT6 (Prop_lut6_I2_O)        0.124    24.817 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.492    25.309    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/DIB1
    SLICE_X6Y138         RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=380, routed)         1.584    78.563    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y138         RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.560    79.123    
                         clock uncertainty           -0.102    79.021    
    SLICE_X6Y138         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    78.793    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         78.793    
                         arrival time                         -25.309    
  -------------------------------------------------------------------
                         slack                                 53.484    

Slack (MET) :             53.614ns  (required time - arrival time)
  Source:                 mips/dp/pcValue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        26.135ns  (logic 4.390ns (16.797%)  route 21.745ns (83.202%))
  Logic Levels:           19  (LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 78.563 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=380, routed)         1.627    -0.913    mips/dp/clk12
    SLICE_X8Y138         FDRE                                         r  mips/dp/pcValue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y138         FDRE (Prop_fdre_C_Q)         0.478    -0.435 r  mips/dp/pcValue_reg[5]/Q
                         net (fo=239, routed)         4.389     3.954    mips/dp/regfile_instance/pc[3]
    SLICE_X13Y125        LUT6 (Prop_lut6_I3_O)        0.295     4.249 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_112/O
                         net (fo=1, routed)           0.402     4.651    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_112_n_0
    SLICE_X13Y125        LUT6 (Prop_lut6_I1_O)        0.124     4.775 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_44/O
                         net (fo=1, routed)           0.940     5.715    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_44_n_0
    SLICE_X13Y128        LUT5 (Prop_lut5_I0_O)        0.124     5.839 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_10/O
                         net (fo=40, routed)          1.914     7.753    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/ADDRC2
    SLICE_X6Y138         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     7.906 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           1.391     9.296    mips/dp/regfile_instance/ReadData10[4]
    SLICE_X0Y138         LUT5 (Prop_lut5_I1_O)        0.331     9.627 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_74/O
                         net (fo=88, routed)          1.109    10.737    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_74_n_0
    SLICE_X4Y147         LUT2 (Prop_lut2_I1_O)        0.118    10.855 r  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_127/O
                         net (fo=12, routed)          1.284    12.139    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_127_n_0
    SLICE_X4Y151         LUT3 (Prop_lut3_I0_O)        0.354    12.493 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_129/O
                         net (fo=3, routed)           0.460    12.952    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_129_n_0
    SLICE_X3Y150         LUT5 (Prop_lut5_I0_O)        0.332    13.284 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_105/O
                         net (fo=4, routed)           1.241    14.526    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_105_n_0
    SLICE_X3Y148         LUT3 (Prop_lut3_I0_O)        0.152    14.678 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_90/O
                         net (fo=4, routed)           0.458    15.135    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_90_n_0
    SLICE_X2Y148         LUT3 (Prop_lut3_I2_O)        0.318    15.453 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_84/O
                         net (fo=1, routed)           0.165    15.618    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_84_n_0
    SLICE_X2Y148         LUT6 (Prop_lut6_I5_O)        0.328    15.946 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_37/O
                         net (fo=1, routed)           0.456    16.403    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_37_n_0
    SLICE_X2Y145         LUT6 (Prop_lut6_I4_O)        0.124    16.527 r  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_8/O
                         net (fo=272, routed)         4.024    20.551    memIO/screen_mem/smem_reg_256_383_2_2/A1
    SLICE_X10Y129        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    20.675 r  memIO/screen_mem/smem_reg_256_383_2_2/SP.LOW/O
                         net (fo=1, routed)           0.000    20.675    memIO/screen_mem/smem_reg_256_383_2_2/SPO0
    SLICE_X10Y129        MUXF7 (Prop_muxf7_I0_O)      0.241    20.916 r  memIO/screen_mem/smem_reg_256_383_2_2/F7.SP/O
                         net (fo=1, routed)           0.966    21.882    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_198_0
    SLICE_X9Y130         LUT4 (Prop_lut4_I2_O)        0.298    22.180 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_212/O
                         net (fo=1, routed)           1.036    23.216    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_212_n_0
    SLICE_X7Y134         LUT6 (Prop_lut6_I1_O)        0.124    23.340 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_198/O
                         net (fo=1, routed)           0.450    23.790    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_198_n_0
    SLICE_X3Y135         LUT6 (Prop_lut6_I5_O)        0.124    23.914 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_93/O
                         net (fo=1, routed)           0.424    24.338    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_93_n_0
    SLICE_X5Y136         LUT6 (Prop_lut6_I0_O)        0.124    24.462 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_32/O
                         net (fo=1, routed)           0.149    24.611    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_32_n_0
    SLICE_X5Y136         LUT6 (Prop_lut6_I2_O)        0.124    24.735 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.487    25.222    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/DIB0
    SLICE_X6Y138         RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=380, routed)         1.584    78.563    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y138         RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMB/CLK
                         clock pessimism              0.560    79.123    
                         clock uncertainty           -0.102    79.021    
    SLICE_X6Y138         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    78.836    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         78.836    
                         arrival time                         -25.222    
  -------------------------------------------------------------------
                         slack                                 53.614    

Slack (MET) :             53.614ns  (required time - arrival time)
  Source:                 mips/dp/pcValue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        26.095ns  (logic 4.390ns (16.823%)  route 21.705ns (83.177%))
  Logic Levels:           19  (LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 78.566 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=380, routed)         1.627    -0.913    mips/dp/clk12
    SLICE_X8Y138         FDRE                                         r  mips/dp/pcValue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y138         FDRE (Prop_fdre_C_Q)         0.478    -0.435 r  mips/dp/pcValue_reg[5]/Q
                         net (fo=239, routed)         4.389     3.954    mips/dp/regfile_instance/pc[3]
    SLICE_X13Y125        LUT6 (Prop_lut6_I3_O)        0.295     4.249 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_112/O
                         net (fo=1, routed)           0.402     4.651    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_112_n_0
    SLICE_X13Y125        LUT6 (Prop_lut6_I1_O)        0.124     4.775 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_44/O
                         net (fo=1, routed)           0.940     5.715    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_44_n_0
    SLICE_X13Y128        LUT5 (Prop_lut5_I0_O)        0.124     5.839 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_10/O
                         net (fo=40, routed)          1.914     7.753    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/ADDRC2
    SLICE_X6Y138         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     7.906 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           1.391     9.296    mips/dp/regfile_instance/ReadData10[4]
    SLICE_X0Y138         LUT5 (Prop_lut5_I1_O)        0.331     9.627 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_74/O
                         net (fo=88, routed)          1.109    10.737    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_74_n_0
    SLICE_X4Y147         LUT2 (Prop_lut2_I1_O)        0.118    10.855 r  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_127/O
                         net (fo=12, routed)          1.284    12.139    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_127_n_0
    SLICE_X4Y151         LUT3 (Prop_lut3_I0_O)        0.354    12.493 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_129/O
                         net (fo=3, routed)           0.460    12.952    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_129_n_0
    SLICE_X3Y150         LUT5 (Prop_lut5_I0_O)        0.332    13.284 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_105/O
                         net (fo=4, routed)           1.241    14.526    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_105_n_0
    SLICE_X3Y148         LUT3 (Prop_lut3_I0_O)        0.152    14.678 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_90/O
                         net (fo=4, routed)           0.458    15.135    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_90_n_0
    SLICE_X2Y148         LUT3 (Prop_lut3_I2_O)        0.318    15.453 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_84/O
                         net (fo=1, routed)           0.165    15.618    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_84_n_0
    SLICE_X2Y148         LUT6 (Prop_lut6_I5_O)        0.328    15.946 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_37/O
                         net (fo=1, routed)           0.456    16.403    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_37_n_0
    SLICE_X2Y145         LUT6 (Prop_lut6_I4_O)        0.124    16.527 r  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_8/O
                         net (fo=272, routed)         3.570    20.096    memIO/screen_mem/smem_reg_256_383_3_3/A1
    SLICE_X10Y130        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    20.220 r  memIO/screen_mem/smem_reg_256_383_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000    20.220    memIO/screen_mem/smem_reg_256_383_3_3/SPO0
    SLICE_X10Y130        MUXF7 (Prop_muxf7_I0_O)      0.241    20.461 r  memIO/screen_mem/smem_reg_256_383_3_3/F7.SP/O
                         net (fo=1, routed)           0.665    21.126    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_195_0
    SLICE_X9Y131         LUT4 (Prop_lut4_I2_O)        0.298    21.424 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_210/O
                         net (fo=1, routed)           1.088    22.512    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_210_n_0
    SLICE_X7Y134         LUT6 (Prop_lut6_I1_O)        0.124    22.636 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_195/O
                         net (fo=1, routed)           0.566    23.203    memIO/screen_mem/mem_reg_r1_0_31_0_5_i_30_3
    SLICE_X5Y134         LUT6 (Prop_lut6_I5_O)        0.124    23.327 r  memIO/screen_mem/mem_reg_r1_0_31_0_5_i_91/O
                         net (fo=1, routed)           0.949    24.276    memIO/screen_mem/mem_reg_r1_0_31_0_5_i_91_n_0
    SLICE_X5Y137         LUT6 (Prop_lut6_I0_O)        0.124    24.400 r  memIO/screen_mem/mem_reg_r1_0_31_0_5_i_30/O
                         net (fo=1, routed)           0.292    24.693    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5_1
    SLICE_X5Y138         LUT6 (Prop_lut6_I2_O)        0.124    24.817 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.365    25.181    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/DIB1
    SLICE_X2Y139         RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=380, routed)         1.587    78.566    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y139         RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.560    79.126    
                         clock uncertainty           -0.102    79.024    
    SLICE_X2Y139         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    78.796    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         78.796    
                         arrival time                         -25.181    
  -------------------------------------------------------------------
                         slack                                 53.614    

Slack (MET) :             53.655ns  (required time - arrival time)
  Source:                 mips/dp/pcValue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        26.118ns  (logic 4.618ns (17.681%)  route 21.500ns (82.319%))
  Logic Levels:           19  (LUT2=1 LUT3=3 LUT4=1 LUT5=5 LUT6=6 MUXF7=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 78.563 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=380, routed)         1.627    -0.913    mips/dp/clk12
    SLICE_X8Y138         FDRE                                         r  mips/dp/pcValue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y138         FDRE (Prop_fdre_C_Q)         0.478    -0.435 r  mips/dp/pcValue_reg[5]/Q
                         net (fo=239, routed)         4.389     3.954    mips/dp/regfile_instance/pc[3]
    SLICE_X13Y125        LUT6 (Prop_lut6_I3_O)        0.295     4.249 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_112/O
                         net (fo=1, routed)           0.402     4.651    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_112_n_0
    SLICE_X13Y125        LUT6 (Prop_lut6_I1_O)        0.124     4.775 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_44/O
                         net (fo=1, routed)           0.940     5.715    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_44_n_0
    SLICE_X13Y128        LUT5 (Prop_lut5_I0_O)        0.124     5.839 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_10/O
                         net (fo=40, routed)          1.914     7.753    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/ADDRC2
    SLICE_X6Y138         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     7.906 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           1.391     9.296    mips/dp/regfile_instance/ReadData10[4]
    SLICE_X0Y138         LUT5 (Prop_lut5_I1_O)        0.331     9.627 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_74/O
                         net (fo=88, routed)          1.109    10.737    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_74_n_0
    SLICE_X4Y147         LUT2 (Prop_lut2_I1_O)        0.118    10.855 r  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_127/O
                         net (fo=12, routed)          1.284    12.139    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_127_n_0
    SLICE_X4Y151         LUT3 (Prop_lut3_I0_O)        0.354    12.493 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_129/O
                         net (fo=3, routed)           0.460    12.952    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_129_n_0
    SLICE_X3Y150         LUT5 (Prop_lut5_I0_O)        0.332    13.284 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_105/O
                         net (fo=4, routed)           1.241    14.526    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_105_n_0
    SLICE_X3Y148         LUT3 (Prop_lut3_I0_O)        0.152    14.678 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_90/O
                         net (fo=4, routed)           0.458    15.135    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_90_n_0
    SLICE_X2Y148         LUT3 (Prop_lut3_I2_O)        0.318    15.453 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_84/O
                         net (fo=1, routed)           0.165    15.618    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_84_n_0
    SLICE_X2Y148         LUT6 (Prop_lut6_I5_O)        0.328    15.946 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_37/O
                         net (fo=1, routed)           0.456    16.403    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_37_n_0
    SLICE_X2Y145         LUT6 (Prop_lut6_I4_O)        0.124    16.527 r  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_8/O
                         net (fo=272, routed)         3.468    19.994    memIO/screen_mem/smem_reg_768_895_0_0/A1
    SLICE_X6Y130         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    20.118 r  memIO/screen_mem/smem_reg_768_895_0_0/SP.LOW/O
                         net (fo=1, routed)           0.000    20.118    memIO/screen_mem/smem_reg_768_895_0_0/SPO0
    SLICE_X6Y130         MUXF7 (Prop_muxf7_I0_O)      0.241    20.359 r  memIO/screen_mem/smem_reg_768_895_0_0/F7.SP/O
                         net (fo=1, routed)           0.807    21.166    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_191_0
    SLICE_X3Y132         LUT4 (Prop_lut4_I2_O)        0.324    21.490 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_207/O
                         net (fo=1, routed)           0.436    21.926    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_207_n_0
    SLICE_X3Y132         LUT6 (Prop_lut6_I1_O)        0.326    22.252 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_191/O
                         net (fo=1, routed)           0.808    23.060    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_191_n_0
    SLICE_X3Y133         LUT6 (Prop_lut6_I4_O)        0.124    23.184 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_87/O
                         net (fo=1, routed)           0.851    24.035    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_87_n_0
    SLICE_X0Y137         LUT5 (Prop_lut5_I0_O)        0.124    24.159 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_28/O
                         net (fo=1, routed)           0.445    24.605    mips/dp/regfile_instance/mem_readdata[0]
    SLICE_X5Y138         LUT5 (Prop_lut5_I1_O)        0.124    24.729 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.477    25.205    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/DIA0
    SLICE_X6Y138         RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=380, routed)         1.584    78.563    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y138         RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism              0.560    79.123    
                         clock uncertainty           -0.102    79.021    
    SLICE_X6Y138         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    78.860    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         78.860    
                         arrival time                         -25.205    
  -------------------------------------------------------------------
                         slack                                 53.655    

Slack (MET) :             53.759ns  (required time - arrival time)
  Source:                 mips/dp/pcValue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        25.917ns  (logic 3.834ns (14.793%)  route 22.083ns (85.207%))
  Logic Levels:           18  (LUT2=2 LUT4=2 LUT5=3 LUT6=8 MUXF7=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 78.563 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=380, routed)         1.627    -0.913    mips/dp/clk12
    SLICE_X8Y138         FDRE                                         r  mips/dp/pcValue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y138         FDRE (Prop_fdre_C_Q)         0.478    -0.435 r  mips/dp/pcValue_reg[5]/Q
                         net (fo=239, routed)         4.389     3.954    mips/dp/regfile_instance/pc[3]
    SLICE_X13Y125        LUT6 (Prop_lut6_I3_O)        0.295     4.249 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_112/O
                         net (fo=1, routed)           0.402     4.651    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_112_n_0
    SLICE_X13Y125        LUT6 (Prop_lut6_I1_O)        0.124     4.775 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_44/O
                         net (fo=1, routed)           0.940     5.715    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_44_n_0
    SLICE_X13Y128        LUT5 (Prop_lut5_I0_O)        0.124     5.839 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_10/O
                         net (fo=40, routed)          1.914     7.753    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/ADDRC2
    SLICE_X6Y138         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     7.906 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           1.391     9.296    mips/dp/regfile_instance/ReadData10[4]
    SLICE_X0Y138         LUT5 (Prop_lut5_I1_O)        0.331     9.627 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_74/O
                         net (fo=88, routed)          1.109    10.737    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_74_n_0
    SLICE_X4Y147         LUT2 (Prop_lut2_I1_O)        0.118    10.855 r  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_127/O
                         net (fo=12, routed)          1.757    12.612    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_127_n_0
    SLICE_X3Y151         LUT2 (Prop_lut2_I0_O)        0.354    12.966 r  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_113/O
                         net (fo=7, routed)           1.321    14.286    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_113_n_0
    SLICE_X0Y149         LUT4 (Prop_lut4_I1_O)        0.326    14.612 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_114/O
                         net (fo=1, routed)           0.670    15.283    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_114_n_0
    SLICE_X0Y149         LUT6 (Prop_lut6_I5_O)        0.124    15.407 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_67/O
                         net (fo=2, routed)           0.730    16.137    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_67_n_0
    SLICE_X0Y148         LUT6 (Prop_lut6_I0_O)        0.124    16.261 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_29/O
                         net (fo=1, routed)           0.793    17.054    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_29_n_0
    SLICE_X2Y144         LUT6 (Prop_lut6_I4_O)        0.124    17.178 r  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_6/O
                         net (fo=266, routed)         3.189    20.366    memIO/screen_mem/smem_reg_256_383_1_1/A3
    SLICE_X8Y129         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    20.490 r  memIO/screen_mem/smem_reg_256_383_1_1/SP.LOW/O
                         net (fo=1, routed)           0.000    20.490    memIO/screen_mem/smem_reg_256_383_1_1/SPO0
    SLICE_X8Y129         MUXF7 (Prop_muxf7_I0_O)      0.241    20.731 r  memIO/screen_mem/smem_reg_256_383_1_1/F7.SP/O
                         net (fo=1, routed)           0.954    21.685    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_182_0
    SLICE_X9Y130         LUT4 (Prop_lut4_I2_O)        0.298    21.983 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_205/O
                         net (fo=1, routed)           0.598    22.581    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_205_n_0
    SLICE_X7Y133         LUT6 (Prop_lut6_I1_O)        0.124    22.705 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_182/O
                         net (fo=1, routed)           0.414    23.119    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_182_n_0
    SLICE_X3Y133         LUT6 (Prop_lut6_I5_O)        0.124    23.243 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_79/O
                         net (fo=1, routed)           0.627    23.870    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_79_n_0
    SLICE_X3Y137         LUT6 (Prop_lut6_I2_O)        0.124    23.994 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.403    24.397    mips/dp/regfile_instance/mem_readdata[1]
    SLICE_X3Y137         LUT5 (Prop_lut5_I1_O)        0.124    24.521 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.483    25.004    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/DIA1
    SLICE_X6Y138         RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=380, routed)         1.584    78.563    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y138         RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.560    79.123    
                         clock uncertainty           -0.102    79.021    
    SLICE_X6Y138         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    78.763    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         78.763    
                         arrival time                         -25.004    
  -------------------------------------------------------------------
                         slack                                 53.759    

Slack (MET) :             53.761ns  (required time - arrival time)
  Source:                 mips/dp/pcValue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        25.918ns  (logic 3.834ns (14.793%)  route 22.084ns (85.207%))
  Logic Levels:           18  (LUT2=2 LUT4=2 LUT5=3 LUT6=8 MUXF7=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 78.566 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=380, routed)         1.627    -0.913    mips/dp/clk12
    SLICE_X8Y138         FDRE                                         r  mips/dp/pcValue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y138         FDRE (Prop_fdre_C_Q)         0.478    -0.435 r  mips/dp/pcValue_reg[5]/Q
                         net (fo=239, routed)         4.389     3.954    mips/dp/regfile_instance/pc[3]
    SLICE_X13Y125        LUT6 (Prop_lut6_I3_O)        0.295     4.249 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_112/O
                         net (fo=1, routed)           0.402     4.651    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_112_n_0
    SLICE_X13Y125        LUT6 (Prop_lut6_I1_O)        0.124     4.775 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_44/O
                         net (fo=1, routed)           0.940     5.715    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_44_n_0
    SLICE_X13Y128        LUT5 (Prop_lut5_I0_O)        0.124     5.839 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_10/O
                         net (fo=40, routed)          1.914     7.753    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/ADDRC2
    SLICE_X6Y138         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     7.906 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           1.391     9.296    mips/dp/regfile_instance/ReadData10[4]
    SLICE_X0Y138         LUT5 (Prop_lut5_I1_O)        0.331     9.627 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_74/O
                         net (fo=88, routed)          1.109    10.737    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_74_n_0
    SLICE_X4Y147         LUT2 (Prop_lut2_I1_O)        0.118    10.855 r  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_127/O
                         net (fo=12, routed)          1.757    12.612    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_127_n_0
    SLICE_X3Y151         LUT2 (Prop_lut2_I0_O)        0.354    12.966 r  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_113/O
                         net (fo=7, routed)           1.321    14.286    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_113_n_0
    SLICE_X0Y149         LUT4 (Prop_lut4_I1_O)        0.326    14.612 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_114/O
                         net (fo=1, routed)           0.670    15.283    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_114_n_0
    SLICE_X0Y149         LUT6 (Prop_lut6_I5_O)        0.124    15.407 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_67/O
                         net (fo=2, routed)           0.730    16.137    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_67_n_0
    SLICE_X0Y148         LUT6 (Prop_lut6_I0_O)        0.124    16.261 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_29/O
                         net (fo=1, routed)           0.793    17.054    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_29_n_0
    SLICE_X2Y144         LUT6 (Prop_lut6_I4_O)        0.124    17.178 r  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_6/O
                         net (fo=266, routed)         3.189    20.366    memIO/screen_mem/smem_reg_256_383_1_1/A3
    SLICE_X8Y129         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    20.490 r  memIO/screen_mem/smem_reg_256_383_1_1/SP.LOW/O
                         net (fo=1, routed)           0.000    20.490    memIO/screen_mem/smem_reg_256_383_1_1/SPO0
    SLICE_X8Y129         MUXF7 (Prop_muxf7_I0_O)      0.241    20.731 r  memIO/screen_mem/smem_reg_256_383_1_1/F7.SP/O
                         net (fo=1, routed)           0.954    21.685    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_182_0
    SLICE_X9Y130         LUT4 (Prop_lut4_I2_O)        0.298    21.983 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_205/O
                         net (fo=1, routed)           0.598    22.581    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_205_n_0
    SLICE_X7Y133         LUT6 (Prop_lut6_I1_O)        0.124    22.705 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_182/O
                         net (fo=1, routed)           0.414    23.119    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_182_n_0
    SLICE_X3Y133         LUT6 (Prop_lut6_I5_O)        0.124    23.243 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_79/O
                         net (fo=1, routed)           0.627    23.870    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_79_n_0
    SLICE_X3Y137         LUT6 (Prop_lut6_I2_O)        0.124    23.994 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.403    24.397    mips/dp/regfile_instance/mem_readdata[1]
    SLICE_X3Y137         LUT5 (Prop_lut5_I1_O)        0.124    24.521 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.483    25.004    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/DIA1
    SLICE_X2Y139         RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=380, routed)         1.587    78.566    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y139         RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.560    79.126    
                         clock uncertainty           -0.102    79.024    
    SLICE_X2Y139         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    78.766    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         78.766    
                         arrival time                         -25.004    
  -------------------------------------------------------------------
                         slack                                 53.761    

Slack (MET) :             53.783ns  (required time - arrival time)
  Source:                 mips/dp/pcValue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        25.993ns  (logic 4.618ns (17.766%)  route 21.375ns (82.234%))
  Logic Levels:           19  (LUT2=1 LUT3=3 LUT4=1 LUT5=5 LUT6=6 MUXF7=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 78.566 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=380, routed)         1.627    -0.913    mips/dp/clk12
    SLICE_X8Y138         FDRE                                         r  mips/dp/pcValue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y138         FDRE (Prop_fdre_C_Q)         0.478    -0.435 r  mips/dp/pcValue_reg[5]/Q
                         net (fo=239, routed)         4.389     3.954    mips/dp/regfile_instance/pc[3]
    SLICE_X13Y125        LUT6 (Prop_lut6_I3_O)        0.295     4.249 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_112/O
                         net (fo=1, routed)           0.402     4.651    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_112_n_0
    SLICE_X13Y125        LUT6 (Prop_lut6_I1_O)        0.124     4.775 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_44/O
                         net (fo=1, routed)           0.940     5.715    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_44_n_0
    SLICE_X13Y128        LUT5 (Prop_lut5_I0_O)        0.124     5.839 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_10/O
                         net (fo=40, routed)          1.914     7.753    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/ADDRC2
    SLICE_X6Y138         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     7.906 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           1.391     9.296    mips/dp/regfile_instance/ReadData10[4]
    SLICE_X0Y138         LUT5 (Prop_lut5_I1_O)        0.331     9.627 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_74/O
                         net (fo=88, routed)          1.109    10.737    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_74_n_0
    SLICE_X4Y147         LUT2 (Prop_lut2_I1_O)        0.118    10.855 r  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_127/O
                         net (fo=12, routed)          1.284    12.139    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_127_n_0
    SLICE_X4Y151         LUT3 (Prop_lut3_I0_O)        0.354    12.493 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_129/O
                         net (fo=3, routed)           0.460    12.952    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_129_n_0
    SLICE_X3Y150         LUT5 (Prop_lut5_I0_O)        0.332    13.284 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_105/O
                         net (fo=4, routed)           1.241    14.526    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_105_n_0
    SLICE_X3Y148         LUT3 (Prop_lut3_I0_O)        0.152    14.678 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_90/O
                         net (fo=4, routed)           0.458    15.135    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_90_n_0
    SLICE_X2Y148         LUT3 (Prop_lut3_I2_O)        0.318    15.453 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_84/O
                         net (fo=1, routed)           0.165    15.618    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_84_n_0
    SLICE_X2Y148         LUT6 (Prop_lut6_I5_O)        0.328    15.946 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_37/O
                         net (fo=1, routed)           0.456    16.403    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_37_n_0
    SLICE_X2Y145         LUT6 (Prop_lut6_I4_O)        0.124    16.527 r  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_8/O
                         net (fo=272, routed)         3.468    19.994    memIO/screen_mem/smem_reg_768_895_0_0/A1
    SLICE_X6Y130         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    20.118 r  memIO/screen_mem/smem_reg_768_895_0_0/SP.LOW/O
                         net (fo=1, routed)           0.000    20.118    memIO/screen_mem/smem_reg_768_895_0_0/SPO0
    SLICE_X6Y130         MUXF7 (Prop_muxf7_I0_O)      0.241    20.359 r  memIO/screen_mem/smem_reg_768_895_0_0/F7.SP/O
                         net (fo=1, routed)           0.807    21.166    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_191_0
    SLICE_X3Y132         LUT4 (Prop_lut4_I2_O)        0.324    21.490 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_207/O
                         net (fo=1, routed)           0.436    21.926    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_207_n_0
    SLICE_X3Y132         LUT6 (Prop_lut6_I1_O)        0.326    22.252 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_191/O
                         net (fo=1, routed)           0.808    23.060    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_191_n_0
    SLICE_X3Y133         LUT6 (Prop_lut6_I4_O)        0.124    23.184 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_87/O
                         net (fo=1, routed)           0.851    24.035    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_87_n_0
    SLICE_X0Y137         LUT5 (Prop_lut5_I0_O)        0.124    24.159 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_28/O
                         net (fo=1, routed)           0.445    24.605    mips/dp/regfile_instance/mem_readdata[0]
    SLICE_X5Y138         LUT5 (Prop_lut5_I1_O)        0.124    24.729 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.351    25.080    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/DIA0
    SLICE_X2Y139         RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=380, routed)         1.587    78.566    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y139         RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism              0.560    79.126    
                         clock uncertainty           -0.102    79.024    
    SLICE_X2Y139         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    78.863    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         78.863    
                         arrival time                         -25.080    
  -------------------------------------------------------------------
                         slack                                 53.783    

Slack (MET) :             54.119ns  (required time - arrival time)
  Source:                 mips/dp/pcValue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pcValue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        25.650ns  (logic 4.255ns (16.589%)  route 21.395ns (83.411%))
  Logic Levels:           20  (LUT2=1 LUT3=2 LUT5=2 LUT6=13 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 78.483 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=380, routed)         1.627    -0.913    mips/dp/clk12
    SLICE_X8Y138         FDRE                                         r  mips/dp/pcValue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y138         FDRE (Prop_fdre_C_Q)         0.478    -0.435 r  mips/dp/pcValue_reg[5]/Q
                         net (fo=239, routed)         4.389     3.954    mips/dp/regfile_instance/pc[3]
    SLICE_X13Y125        LUT6 (Prop_lut6_I3_O)        0.295     4.249 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_112/O
                         net (fo=1, routed)           0.402     4.651    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_112_n_0
    SLICE_X13Y125        LUT6 (Prop_lut6_I1_O)        0.124     4.775 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_44/O
                         net (fo=1, routed)           0.940     5.715    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_44_n_0
    SLICE_X13Y128        LUT5 (Prop_lut5_I0_O)        0.124     5.839 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_10/O
                         net (fo=40, routed)          1.914     7.753    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/ADDRC2
    SLICE_X6Y138         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     7.906 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           1.391     9.296    mips/dp/regfile_instance/ReadData10[4]
    SLICE_X0Y138         LUT5 (Prop_lut5_I1_O)        0.331     9.627 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_74/O
                         net (fo=88, routed)          1.109    10.737    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_74_n_0
    SLICE_X4Y147         LUT2 (Prop_lut2_I1_O)        0.118    10.855 r  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_127/O
                         net (fo=12, routed)          1.284    12.139    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_127_n_0
    SLICE_X4Y151         LUT3 (Prop_lut3_I0_O)        0.354    12.493 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_129/O
                         net (fo=3, routed)           0.480    12.972    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_129_n_0
    SLICE_X2Y150         LUT6 (Prop_lut6_I0_O)        0.332    13.304 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_137/O
                         net (fo=2, routed)           0.924    14.228    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_137_n_0
    SLICE_X2Y153         LUT3 (Prop_lut3_I0_O)        0.117    14.345 f  mips/dp/regfile_instance/mem_reg_r1_0_31_6_11_i_52/O
                         net (fo=2, routed)           0.932    15.277    mips/dp/regfile_instance/mem_reg_r1_0_31_6_11_i_52_n_0
    SLICE_X1Y150         LUT6 (Prop_lut6_I3_O)        0.331    15.608 f  mips/dp/regfile_instance/mem_reg_r1_0_31_6_11_i_45/O
                         net (fo=1, routed)           0.320    15.929    mips/dp/regfile_instance/mem_reg_r1_0_31_6_11_i_45_n_0
    SLICE_X2Y149         LUT6 (Prop_lut6_I5_O)        0.124    16.053 r  mips/dp/regfile_instance/mem_reg_r1_0_31_6_11_i_37/O
                         net (fo=1, routed)           0.668    16.721    mips/dp/regfile_instance/mem_reg_r1_0_31_6_11_i_37_n_0
    SLICE_X2Y145         LUT6 (Prop_lut6_I0_O)        0.124    16.845 r  mips/dp/regfile_instance/mem_reg_r1_0_31_6_11_i_26/O
                         net (fo=1, routed)           0.000    16.845    mips/dp/regfile_instance/mem_reg_r1_0_31_6_11_i_26_n_0
    SLICE_X2Y145         MUXF7 (Prop_muxf7_I0_O)      0.209    17.054 r  mips/dp/regfile_instance/mem_reg_r1_0_31_6_11_i_17/O
                         net (fo=21, routed)          2.096    19.150    mips/dp/regfile_instance/mem_reg_r1_0_31_6_11_i_27_0
    SLICE_X3Y142         LUT6 (Prop_lut6_I1_O)        0.297    19.447 r  mips/dp/regfile_instance/pcValue[31]_i_15/O
                         net (fo=1, routed)           0.799    20.246    mips/dp/regfile_instance/pcValue[31]_i_15_n_0
    SLICE_X5Y145         LUT6 (Prop_lut6_I3_O)        0.124    20.370 r  mips/dp/regfile_instance/pcValue[31]_i_14/O
                         net (fo=1, routed)           0.552    20.922    mips/dp/regfile_instance/pcValue[31]_i_14_n_0
    SLICE_X10Y145        LUT6 (Prop_lut6_I3_O)        0.124    21.046 r  mips/dp/regfile_instance/pcValue[31]_i_13/O
                         net (fo=1, routed)           0.686    21.732    mips/dp/regfile_instance/pcValue[31]_i_13_n_0
    SLICE_X12Y145        LUT6 (Prop_lut6_I3_O)        0.124    21.856 r  mips/dp/regfile_instance/pcValue[31]_i_12/O
                         net (fo=1, routed)           0.427    22.283    mips/dp/regfile_instance/pcValue[31]_i_12_n_0
    SLICE_X12Y146        LUT6 (Prop_lut6_I4_O)        0.124    22.407 r  mips/dp/regfile_instance/pcValue[31]_i_9/O
                         net (fo=1, routed)           0.659    23.066    mips/dp/regfile_instance/pcValue[31]_i_9_n_0
    SLICE_X10Y140        LUT6 (Prop_lut6_I4_O)        0.124    23.190 r  mips/dp/regfile_instance/pcValue[31]_i_4/O
                         net (fo=31, routed)          0.842    24.032    mips/dp/regfile_instance/pcValue_reg[2]_2
    SLICE_X10Y137        LUT6 (Prop_lut6_I2_O)        0.124    24.156 r  mips/dp/regfile_instance/pcValue[4]_i_1/O
                         net (fo=1, routed)           0.582    24.737    mips/dp/p_1_in[4]
    SLICE_X9Y137         FDRE                                         r  mips/dp/pcValue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=380, routed)         1.504    78.483    mips/dp/clk12
    SLICE_X9Y137         FDRE                                         r  mips/dp/pcValue_reg[4]/C
                         clock pessimism              0.578    79.061    
                         clock uncertainty           -0.102    78.959    
    SLICE_X9Y137         FDRE (Setup_fdre_C_D)       -0.103    78.856    mips/dp/pcValue_reg[4]
  -------------------------------------------------------------------
                         required time                         78.856    
                         arrival time                         -24.737    
  -------------------------------------------------------------------
                         slack                                 54.119    

Slack (MET) :             54.189ns  (required time - arrival time)
  Source:                 mips/dp/pcValue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pcValue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        25.611ns  (logic 4.255ns (16.614%)  route 21.356ns (83.386%))
  Logic Levels:           20  (LUT2=1 LUT3=2 LUT5=2 LUT6=13 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 78.483 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=380, routed)         1.627    -0.913    mips/dp/clk12
    SLICE_X8Y138         FDRE                                         r  mips/dp/pcValue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y138         FDRE (Prop_fdre_C_Q)         0.478    -0.435 r  mips/dp/pcValue_reg[5]/Q
                         net (fo=239, routed)         4.389     3.954    mips/dp/regfile_instance/pc[3]
    SLICE_X13Y125        LUT6 (Prop_lut6_I3_O)        0.295     4.249 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_112/O
                         net (fo=1, routed)           0.402     4.651    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_112_n_0
    SLICE_X13Y125        LUT6 (Prop_lut6_I1_O)        0.124     4.775 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_44/O
                         net (fo=1, routed)           0.940     5.715    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_44_n_0
    SLICE_X13Y128        LUT5 (Prop_lut5_I0_O)        0.124     5.839 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_10/O
                         net (fo=40, routed)          1.914     7.753    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/ADDRC2
    SLICE_X6Y138         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     7.906 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           1.391     9.296    mips/dp/regfile_instance/ReadData10[4]
    SLICE_X0Y138         LUT5 (Prop_lut5_I1_O)        0.331     9.627 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_74/O
                         net (fo=88, routed)          1.109    10.737    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_74_n_0
    SLICE_X4Y147         LUT2 (Prop_lut2_I1_O)        0.118    10.855 r  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_127/O
                         net (fo=12, routed)          1.284    12.139    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_127_n_0
    SLICE_X4Y151         LUT3 (Prop_lut3_I0_O)        0.354    12.493 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_129/O
                         net (fo=3, routed)           0.480    12.972    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_129_n_0
    SLICE_X2Y150         LUT6 (Prop_lut6_I0_O)        0.332    13.304 f  mips/dp/regfile_instance/smem_reg_0_127_0_0_i_137/O
                         net (fo=2, routed)           0.924    14.228    mips/dp/regfile_instance/smem_reg_0_127_0_0_i_137_n_0
    SLICE_X2Y153         LUT3 (Prop_lut3_I0_O)        0.117    14.345 f  mips/dp/regfile_instance/mem_reg_r1_0_31_6_11_i_52/O
                         net (fo=2, routed)           0.932    15.277    mips/dp/regfile_instance/mem_reg_r1_0_31_6_11_i_52_n_0
    SLICE_X1Y150         LUT6 (Prop_lut6_I3_O)        0.331    15.608 f  mips/dp/regfile_instance/mem_reg_r1_0_31_6_11_i_45/O
                         net (fo=1, routed)           0.320    15.929    mips/dp/regfile_instance/mem_reg_r1_0_31_6_11_i_45_n_0
    SLICE_X2Y149         LUT6 (Prop_lut6_I5_O)        0.124    16.053 r  mips/dp/regfile_instance/mem_reg_r1_0_31_6_11_i_37/O
                         net (fo=1, routed)           0.668    16.721    mips/dp/regfile_instance/mem_reg_r1_0_31_6_11_i_37_n_0
    SLICE_X2Y145         LUT6 (Prop_lut6_I0_O)        0.124    16.845 r  mips/dp/regfile_instance/mem_reg_r1_0_31_6_11_i_26/O
                         net (fo=1, routed)           0.000    16.845    mips/dp/regfile_instance/mem_reg_r1_0_31_6_11_i_26_n_0
    SLICE_X2Y145         MUXF7 (Prop_muxf7_I0_O)      0.209    17.054 r  mips/dp/regfile_instance/mem_reg_r1_0_31_6_11_i_17/O
                         net (fo=21, routed)          2.096    19.150    mips/dp/regfile_instance/mem_reg_r1_0_31_6_11_i_27_0
    SLICE_X3Y142         LUT6 (Prop_lut6_I1_O)        0.297    19.447 r  mips/dp/regfile_instance/pcValue[31]_i_15/O
                         net (fo=1, routed)           0.799    20.246    mips/dp/regfile_instance/pcValue[31]_i_15_n_0
    SLICE_X5Y145         LUT6 (Prop_lut6_I3_O)        0.124    20.370 r  mips/dp/regfile_instance/pcValue[31]_i_14/O
                         net (fo=1, routed)           0.552    20.922    mips/dp/regfile_instance/pcValue[31]_i_14_n_0
    SLICE_X10Y145        LUT6 (Prop_lut6_I3_O)        0.124    21.046 r  mips/dp/regfile_instance/pcValue[31]_i_13/O
                         net (fo=1, routed)           0.686    21.732    mips/dp/regfile_instance/pcValue[31]_i_13_n_0
    SLICE_X12Y145        LUT6 (Prop_lut6_I3_O)        0.124    21.856 r  mips/dp/regfile_instance/pcValue[31]_i_12/O
                         net (fo=1, routed)           0.427    22.283    mips/dp/regfile_instance/pcValue[31]_i_12_n_0
    SLICE_X12Y146        LUT6 (Prop_lut6_I4_O)        0.124    22.407 r  mips/dp/regfile_instance/pcValue[31]_i_9/O
                         net (fo=1, routed)           0.659    23.066    mips/dp/regfile_instance/pcValue[31]_i_9_n_0
    SLICE_X10Y140        LUT6 (Prop_lut6_I4_O)        0.124    23.190 r  mips/dp/regfile_instance/pcValue[31]_i_4/O
                         net (fo=31, routed)          0.761    23.951    mips/dp/regfile_instance/pcValue_reg[2]_2
    SLICE_X10Y137        LUT6 (Prop_lut6_I2_O)        0.124    24.075 r  mips/dp/regfile_instance/pcValue[6]_i_1/O
                         net (fo=1, routed)           0.623    24.698    mips/dp/p_1_in[6]
    SLICE_X9Y137         FDRE                                         r  mips/dp/pcValue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=380, routed)         1.504    78.483    mips/dp/clk12
    SLICE_X9Y137         FDRE                                         r  mips/dp/pcValue_reg[6]/C
                         clock pessimism              0.578    79.061    
                         clock uncertainty           -0.102    78.959    
    SLICE_X9Y137         FDRE (Setup_fdre_C_D)       -0.072    78.887    mips/dp/pcValue_reg[6]
  -------------------------------------------------------------------
                         required time                         78.887    
                         arrival time                         -24.698    
  -------------------------------------------------------------------
                         slack                                 54.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 mips/dp/pcValue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pcValue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=380, routed)         0.595    -0.569    mips/dp/clk12
    SLICE_X5Y138         FDRE                                         r  mips/dp/pcValue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  mips/dp/pcValue_reg[0]/Q
                         net (fo=2, routed)           0.114    -0.314    mips/dp/pcValue_reg_n_0_[0]
    SLICE_X5Y138         LUT6 (Prop_lut6_I3_O)        0.045    -0.269 r  mips/dp/pcValue[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    mips/dp/pcValue[0]_i_1_n_0
    SLICE_X5Y138         FDRE                                         r  mips/dp/pcValue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=380, routed)         0.866    -0.807    mips/dp/clk12
    SLICE_X5Y138         FDRE                                         r  mips/dp/pcValue_reg[0]/C
                         clock pessimism              0.238    -0.569    
    SLICE_X5Y138         FDRE (Hold_fdre_C_D)         0.091    -0.478    mips/dp/pcValue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 mips/dp/pcValue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.186ns (40.490%)  route 0.273ns (59.510%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=380, routed)         0.595    -0.569    mips/dp/clk12
    SLICE_X5Y138         FDRE                                         r  mips/dp/pcValue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  mips/dp/pcValue_reg[0]/Q
                         net (fo=2, routed)           0.145    -0.283    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5_0
    SLICE_X5Y138         LUT5 (Prop_lut5_I3_O)        0.045    -0.238 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.128    -0.110    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/DIA0
    SLICE_X2Y139         RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=380, routed)         0.869    -0.804    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y139         RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism              0.275    -0.529    
    SLICE_X2Y139         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.382    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 mips/dp/pcValue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.186ns (37.283%)  route 0.313ns (62.717%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=380, routed)         0.595    -0.569    mips/dp/clk12
    SLICE_X5Y138         FDRE                                         r  mips/dp/pcValue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  mips/dp/pcValue_reg[0]/Q
                         net (fo=2, routed)           0.145    -0.283    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5_0
    SLICE_X5Y138         LUT5 (Prop_lut5_I3_O)        0.045    -0.238 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.168    -0.070    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/DIA0
    SLICE_X6Y138         RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=380, routed)         0.866    -0.807    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y138         RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism              0.254    -0.553    
    SLICE_X6Y138         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.406    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 memIO/period_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r1_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.231ns (46.326%)  route 0.268ns (53.674%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=380, routed)         0.569    -0.595    memIO/clk12
    SLICE_X13Y144        FDRE                                         r  memIO/period_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  memIO/period_reg[27]/Q
                         net (fo=5, routed)           0.103    -0.352    memIO/data_mem/Q[6]
    SLICE_X12Y144        LUT4 (Prop_lut4_I0_O)        0.045    -0.307 r  memIO/data_mem/mem_reg_r1_0_31_24_29_i_12/O
                         net (fo=1, routed)           0.054    -0.253    mips/dp/regfile_instance/mem_reg_r2_0_31_30_31_0[3]
    SLICE_X12Y144        LUT5 (Prop_lut5_I1_O)        0.045    -0.208 r  mips/dp/regfile_instance/mem_reg_r1_0_31_24_29_i_3/O
                         net (fo=2, routed)           0.111    -0.097    mips/dp/regfile_instance/mem_reg_r1_0_31_24_29/DIB1
    SLICE_X14Y143        RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=380, routed)         0.840    -0.833    mips/dp/regfile_instance/mem_reg_r1_0_31_24_29/WCLK
    SLICE_X14Y143        RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_24_29/RAMB_D1/CLK
                         clock pessimism              0.254    -0.579    
    SLICE_X14Y143        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.455    mips/dp/regfile_instance/mem_reg_r1_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 memIO/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.231ns (41.115%)  route 0.331ns (58.885%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=380, routed)         0.593    -0.571    memIO/clk12
    SLICE_X7Y136         FDRE                                         r  memIO/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y136         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  memIO/period_reg[2]/Q
                         net (fo=5, routed)           0.116    -0.314    mips/dp/regfile_instance/Q[2]
    SLICE_X5Y136         LUT6 (Prop_lut6_I2_O)        0.045    -0.269 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_32/O
                         net (fo=1, routed)           0.049    -0.220    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_32_n_0
    SLICE_X5Y136         LUT6 (Prop_lut6_I2_O)        0.045    -0.175 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.166    -0.009    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/DIB0
    SLICE_X6Y138         RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=380, routed)         0.866    -0.807    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y138         RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMB/CLK
                         clock pessimism              0.254    -0.553    
    SLICE_X6Y138         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.407    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 memIO/period_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r2_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.231ns (41.807%)  route 0.322ns (58.193%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=380, routed)         0.569    -0.595    memIO/clk12
    SLICE_X13Y144        FDRE                                         r  memIO/period_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  memIO/period_reg[27]/Q
                         net (fo=5, routed)           0.103    -0.352    memIO/data_mem/Q[6]
    SLICE_X12Y144        LUT4 (Prop_lut4_I0_O)        0.045    -0.307 r  memIO/data_mem/mem_reg_r1_0_31_24_29_i_12/O
                         net (fo=1, routed)           0.054    -0.253    mips/dp/regfile_instance/mem_reg_r2_0_31_30_31_0[3]
    SLICE_X12Y144        LUT5 (Prop_lut5_I1_O)        0.045    -0.208 r  mips/dp/regfile_instance/mem_reg_r1_0_31_24_29_i_3/O
                         net (fo=2, routed)           0.165    -0.043    mips/dp/regfile_instance/mem_reg_r2_0_31_24_29/DIB1
    SLICE_X14Y144        RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=380, routed)         0.840    -0.833    mips/dp/regfile_instance/mem_reg_r2_0_31_24_29/WCLK
    SLICE_X14Y144        RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_24_29/RAMB_D1/CLK
                         clock pessimism              0.254    -0.579    
    SLICE_X14Y144        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.455    mips/dp/regfile_instance/mem_reg_r2_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 memIO/lights_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r1_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.231ns (41.878%)  route 0.321ns (58.122%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=380, routed)         0.597    -0.567    memIO/clk12
    SLICE_X5Y143         FDRE                                         r  memIO/lights_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  memIO/lights_reg[13]/Q
                         net (fo=1, routed)           0.158    -0.268    mips/dp/regfile_instance/mem_reg_r1_0_31_12_17_i_3_0[12]
    SLICE_X5Y143         LUT6 (Prop_lut6_I4_O)        0.045    -0.223 r  mips/dp/regfile_instance/mem_reg_r1_0_31_12_17_i_8/O
                         net (fo=1, routed)           0.049    -0.174    mips/dp/regfile_instance/mem_readdata[13]
    SLICE_X5Y143         LUT5 (Prop_lut5_I1_O)        0.045    -0.129 r  mips/dp/regfile_instance/mem_reg_r1_0_31_12_17_i_1/O
                         net (fo=2, routed)           0.114    -0.016    mips/dp/regfile_instance/mem_reg_r1_0_31_12_17/DIA1
    SLICE_X6Y143         RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=380, routed)         0.867    -0.805    mips/dp/regfile_instance/mem_reg_r1_0_31_12_17/WCLK
    SLICE_X6Y143         RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_12_17/RAMA_D1/CLK
                         clock pessimism              0.254    -0.551    
    SLICE_X6Y143         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.431    mips/dp/regfile_instance/mem_reg_r1_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 memIO/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.231ns (36.195%)  route 0.407ns (63.805%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=380, routed)         0.593    -0.571    memIO/clk12
    SLICE_X7Y136         FDRE                                         r  memIO/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y136         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  memIO/period_reg[2]/Q
                         net (fo=5, routed)           0.116    -0.314    mips/dp/regfile_instance/Q[2]
    SLICE_X5Y136         LUT6 (Prop_lut6_I2_O)        0.045    -0.269 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_32/O
                         net (fo=1, routed)           0.049    -0.220    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_32_n_0
    SLICE_X5Y136         LUT6 (Prop_lut6_I2_O)        0.045    -0.175 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.242     0.067    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/DIB0
    SLICE_X2Y139         RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=380, routed)         0.869    -0.804    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y139         RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMB/CLK
                         clock pessimism              0.275    -0.529    
    SLICE_X2Y139         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.383    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 memIO/period_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r2_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.231ns (39.232%)  route 0.358ns (60.768%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=380, routed)         0.568    -0.596    memIO/clk12
    SLICE_X13Y142        FDRE                                         r  memIO/period_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  memIO/period_reg[23]/Q
                         net (fo=5, routed)           0.124    -0.331    mips/dp/regfile_instance/Q[18]
    SLICE_X12Y141        LUT6 (Prop_lut6_I4_O)        0.045    -0.286 r  mips/dp/regfile_instance/mem_reg_r1_0_31_18_23_i_16/O
                         net (fo=1, routed)           0.122    -0.165    mips/dp/regfile_instance/mem_readdata[23]
    SLICE_X12Y141        LUT5 (Prop_lut5_I1_O)        0.045    -0.120 r  mips/dp/regfile_instance/mem_reg_r1_0_31_18_23_i_5/O
                         net (fo=2, routed)           0.112    -0.007    mips/dp/regfile_instance/mem_reg_r2_0_31_18_23/DIC1
    SLICE_X14Y142        RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=380, routed)         0.839    -0.834    mips/dp/regfile_instance/mem_reg_r2_0_31_18_23/WCLK
    SLICE_X14Y142        RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.254    -0.580    
    SLICE_X14Y142        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114    -0.466    mips/dp/regfile_instance/mem_reg_r2_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 memIO/lights_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r2_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.231ns (38.026%)  route 0.376ns (61.974%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=380, routed)         0.597    -0.567    memIO/clk12
    SLICE_X5Y143         FDRE                                         r  memIO/lights_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  memIO/lights_reg[13]/Q
                         net (fo=1, routed)           0.158    -0.268    mips/dp/regfile_instance/mem_reg_r1_0_31_12_17_i_3_0[12]
    SLICE_X5Y143         LUT6 (Prop_lut6_I4_O)        0.045    -0.223 r  mips/dp/regfile_instance/mem_reg_r1_0_31_12_17_i_8/O
                         net (fo=1, routed)           0.049    -0.174    mips/dp/regfile_instance/mem_readdata[13]
    SLICE_X5Y143         LUT5 (Prop_lut5_I1_O)        0.045    -0.129 r  mips/dp/regfile_instance/mem_reg_r1_0_31_12_17_i_1/O
                         net (fo=2, routed)           0.169     0.040    mips/dp/regfile_instance/mem_reg_r2_0_31_12_17/DIA1
    SLICE_X6Y144         RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=380, routed)         0.867    -0.805    mips/dp/regfile_instance/mem_reg_r2_0_31_12_17/WCLK
    SLICE_X6Y144         RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_12_17/RAMA_D1/CLK
                         clock pessimism              0.254    -0.551    
    SLICE_X6Y144         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.431    mips/dp/regfile_instance/mem_reg_r2_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.471    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { clkdv/mmcm/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         80.000      77.845     BUFGCTRL_X0Y17   clkdv/buf12/I0
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X3Y138     memIO/period_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X10Y139    mips/dp/pcValue_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X8Y139     mips/dp/pcValue_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X10Y140    mips/dp/pcValue_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X12Y140    mips/dp/pcValue_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X10Y140    mips/dp/pcValue_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X10Y137    mips/dp/pcValue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X12Y140    mips/dp/pcValue_reg[20]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       80.000      133.360    MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT3
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X8Y142     memIO/data_mem/mem_reg_0_63_13_13/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X8Y142     memIO/data_mem/mem_reg_0_63_14_14/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X8Y142     memIO/data_mem/mem_reg_0_63_15_15/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X10Y128    memIO/screen_mem/smem_reg_512_639_2_2/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X10Y128    memIO/screen_mem/smem_reg_512_639_2_2/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X10Y128    memIO/screen_mem/smem_reg_512_639_2_2/SP.LOW/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X2Y139     mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X2Y139     mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X2Y139     mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X2Y139     mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X6Y131     memIO/screen_mem/smem_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X6Y131     memIO/screen_mem/smem_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X8Y133     memIO/screen_mem/smem_reg_128_255_1_1/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X10Y135    memIO/screen_mem/smem_reg_128_255_2_2/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X10Y135    memIO/screen_mem/smem_reg_128_255_2_2/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X10Y135    memIO/screen_mem/smem_reg_128_255_2_2/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X10Y135    memIO/screen_mem/smem_reg_128_255_2_2/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X10Y136    memIO/screen_mem/smem_reg_128_255_3_3/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X10Y131    memIO/screen_mem/smem_reg_512_639_3_3/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X10Y131    memIO/screen_mem/smem_reg_512_639_3_3/DP.LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        3.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.504ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.741ns  (required time - arrival time)
  Source:                 memIO/period_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.492ns  (logic 2.721ns (49.543%)  route 2.771ns (50.457%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=380, routed)         1.706    -0.834    memIO/clk12
    SLICE_X5Y140         FDRE                                         r  memIO/period_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y140         FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  memIO/period_reg[4]/Q
                         net (fo=5, routed)           0.706     0.328    memIO/Q[3]
    SLICE_X7Y137         LUT1 (Prop_lut1_I0_O)        0.124     0.452 r  memIO/count[0]_i_74/O
                         net (fo=1, routed)           0.000     0.452    memIO/count[0]_i_74_n_0
    SLICE_X7Y137         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.853 r  memIO/count_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.853    memIO/count_reg[0]_i_65_n_0
    SLICE_X7Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.967 r  memIO/count_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000     0.967    memIO/count_reg[0]_i_56_n_0
    SLICE_X7Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.081 r  memIO/count_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     1.081    memIO/count_reg[0]_i_55_n_0
    SLICE_X7Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.195 r  memIO/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.195    memIO/count_reg[0]_i_35_n_0
    SLICE_X7Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.309 r  memIO/count_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.309    memIO/count_reg[0]_i_34_n_0
    SLICE_X7Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.423 r  memIO/count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.423    memIO/count_reg[0]_i_24_n_0
    SLICE_X7Y143         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.757 r  memIO/count_reg[0]_i_23/O[1]
                         net (fo=2, routed)           0.815     2.572    sound/count1[25]
    SLICE_X6Y142         LUT4 (Prop_lut4_I1_O)        0.303     2.875 r  sound/count[0]_i_10/O
                         net (fo=1, routed)           0.000     2.875    sound/count[0]_i_10_n_0
    SLICE_X6Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.408 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.250     4.658    sound/clear
    SLICE_X4Y136         FDRE                                         r  sound/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=382, routed)         1.582     8.561    sound/clk100
    SLICE_X4Y136         FDRE                                         r  sound/count_reg[0]/C
                         clock pessimism              0.395     8.956    
                         clock uncertainty           -0.222     8.734    
    SLICE_X4Y136         FDRE (Setup_fdre_C_R)       -0.335     8.399    sound/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.399    
                         arrival time                          -4.658    
  -------------------------------------------------------------------
                         slack                                  3.741    

Slack (MET) :             3.741ns  (required time - arrival time)
  Source:                 memIO/period_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.492ns  (logic 2.721ns (49.543%)  route 2.771ns (50.457%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=380, routed)         1.706    -0.834    memIO/clk12
    SLICE_X5Y140         FDRE                                         r  memIO/period_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y140         FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  memIO/period_reg[4]/Q
                         net (fo=5, routed)           0.706     0.328    memIO/Q[3]
    SLICE_X7Y137         LUT1 (Prop_lut1_I0_O)        0.124     0.452 r  memIO/count[0]_i_74/O
                         net (fo=1, routed)           0.000     0.452    memIO/count[0]_i_74_n_0
    SLICE_X7Y137         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.853 r  memIO/count_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.853    memIO/count_reg[0]_i_65_n_0
    SLICE_X7Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.967 r  memIO/count_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000     0.967    memIO/count_reg[0]_i_56_n_0
    SLICE_X7Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.081 r  memIO/count_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     1.081    memIO/count_reg[0]_i_55_n_0
    SLICE_X7Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.195 r  memIO/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.195    memIO/count_reg[0]_i_35_n_0
    SLICE_X7Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.309 r  memIO/count_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.309    memIO/count_reg[0]_i_34_n_0
    SLICE_X7Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.423 r  memIO/count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.423    memIO/count_reg[0]_i_24_n_0
    SLICE_X7Y143         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.757 r  memIO/count_reg[0]_i_23/O[1]
                         net (fo=2, routed)           0.815     2.572    sound/count1[25]
    SLICE_X6Y142         LUT4 (Prop_lut4_I1_O)        0.303     2.875 r  sound/count[0]_i_10/O
                         net (fo=1, routed)           0.000     2.875    sound/count[0]_i_10_n_0
    SLICE_X6Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.408 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.250     4.658    sound/clear
    SLICE_X4Y136         FDRE                                         r  sound/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=382, routed)         1.582     8.561    sound/clk100
    SLICE_X4Y136         FDRE                                         r  sound/count_reg[1]/C
                         clock pessimism              0.395     8.956    
                         clock uncertainty           -0.222     8.734    
    SLICE_X4Y136         FDRE (Setup_fdre_C_R)       -0.335     8.399    sound/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.399    
                         arrival time                          -4.658    
  -------------------------------------------------------------------
                         slack                                  3.741    

Slack (MET) :             3.741ns  (required time - arrival time)
  Source:                 memIO/period_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.492ns  (logic 2.721ns (49.543%)  route 2.771ns (50.457%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=380, routed)         1.706    -0.834    memIO/clk12
    SLICE_X5Y140         FDRE                                         r  memIO/period_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y140         FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  memIO/period_reg[4]/Q
                         net (fo=5, routed)           0.706     0.328    memIO/Q[3]
    SLICE_X7Y137         LUT1 (Prop_lut1_I0_O)        0.124     0.452 r  memIO/count[0]_i_74/O
                         net (fo=1, routed)           0.000     0.452    memIO/count[0]_i_74_n_0
    SLICE_X7Y137         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.853 r  memIO/count_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.853    memIO/count_reg[0]_i_65_n_0
    SLICE_X7Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.967 r  memIO/count_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000     0.967    memIO/count_reg[0]_i_56_n_0
    SLICE_X7Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.081 r  memIO/count_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     1.081    memIO/count_reg[0]_i_55_n_0
    SLICE_X7Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.195 r  memIO/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.195    memIO/count_reg[0]_i_35_n_0
    SLICE_X7Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.309 r  memIO/count_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.309    memIO/count_reg[0]_i_34_n_0
    SLICE_X7Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.423 r  memIO/count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.423    memIO/count_reg[0]_i_24_n_0
    SLICE_X7Y143         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.757 r  memIO/count_reg[0]_i_23/O[1]
                         net (fo=2, routed)           0.815     2.572    sound/count1[25]
    SLICE_X6Y142         LUT4 (Prop_lut4_I1_O)        0.303     2.875 r  sound/count[0]_i_10/O
                         net (fo=1, routed)           0.000     2.875    sound/count[0]_i_10_n_0
    SLICE_X6Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.408 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.250     4.658    sound/clear
    SLICE_X4Y136         FDRE                                         r  sound/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=382, routed)         1.582     8.561    sound/clk100
    SLICE_X4Y136         FDRE                                         r  sound/count_reg[2]/C
                         clock pessimism              0.395     8.956    
                         clock uncertainty           -0.222     8.734    
    SLICE_X4Y136         FDRE (Setup_fdre_C_R)       -0.335     8.399    sound/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.399    
                         arrival time                          -4.658    
  -------------------------------------------------------------------
                         slack                                  3.741    

Slack (MET) :             3.741ns  (required time - arrival time)
  Source:                 memIO/period_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.492ns  (logic 2.721ns (49.543%)  route 2.771ns (50.457%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=380, routed)         1.706    -0.834    memIO/clk12
    SLICE_X5Y140         FDRE                                         r  memIO/period_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y140         FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  memIO/period_reg[4]/Q
                         net (fo=5, routed)           0.706     0.328    memIO/Q[3]
    SLICE_X7Y137         LUT1 (Prop_lut1_I0_O)        0.124     0.452 r  memIO/count[0]_i_74/O
                         net (fo=1, routed)           0.000     0.452    memIO/count[0]_i_74_n_0
    SLICE_X7Y137         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.853 r  memIO/count_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.853    memIO/count_reg[0]_i_65_n_0
    SLICE_X7Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.967 r  memIO/count_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000     0.967    memIO/count_reg[0]_i_56_n_0
    SLICE_X7Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.081 r  memIO/count_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     1.081    memIO/count_reg[0]_i_55_n_0
    SLICE_X7Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.195 r  memIO/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.195    memIO/count_reg[0]_i_35_n_0
    SLICE_X7Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.309 r  memIO/count_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.309    memIO/count_reg[0]_i_34_n_0
    SLICE_X7Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.423 r  memIO/count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.423    memIO/count_reg[0]_i_24_n_0
    SLICE_X7Y143         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.757 r  memIO/count_reg[0]_i_23/O[1]
                         net (fo=2, routed)           0.815     2.572    sound/count1[25]
    SLICE_X6Y142         LUT4 (Prop_lut4_I1_O)        0.303     2.875 r  sound/count[0]_i_10/O
                         net (fo=1, routed)           0.000     2.875    sound/count[0]_i_10_n_0
    SLICE_X6Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.408 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.250     4.658    sound/clear
    SLICE_X4Y136         FDRE                                         r  sound/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=382, routed)         1.582     8.561    sound/clk100
    SLICE_X4Y136         FDRE                                         r  sound/count_reg[3]/C
                         clock pessimism              0.395     8.956    
                         clock uncertainty           -0.222     8.734    
    SLICE_X4Y136         FDRE (Setup_fdre_C_R)       -0.335     8.399    sound/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.399    
                         arrival time                          -4.658    
  -------------------------------------------------------------------
                         slack                                  3.741    

Slack (MET) :             3.800ns  (required time - arrival time)
  Source:                 memIO/period_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 2.721ns (50.057%)  route 2.715ns (49.943%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 8.563 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=380, routed)         1.706    -0.834    memIO/clk12
    SLICE_X5Y140         FDRE                                         r  memIO/period_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y140         FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  memIO/period_reg[4]/Q
                         net (fo=5, routed)           0.706     0.328    memIO/Q[3]
    SLICE_X7Y137         LUT1 (Prop_lut1_I0_O)        0.124     0.452 r  memIO/count[0]_i_74/O
                         net (fo=1, routed)           0.000     0.452    memIO/count[0]_i_74_n_0
    SLICE_X7Y137         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.853 r  memIO/count_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.853    memIO/count_reg[0]_i_65_n_0
    SLICE_X7Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.967 r  memIO/count_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000     0.967    memIO/count_reg[0]_i_56_n_0
    SLICE_X7Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.081 r  memIO/count_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     1.081    memIO/count_reg[0]_i_55_n_0
    SLICE_X7Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.195 r  memIO/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.195    memIO/count_reg[0]_i_35_n_0
    SLICE_X7Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.309 r  memIO/count_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.309    memIO/count_reg[0]_i_34_n_0
    SLICE_X7Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.423 r  memIO/count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.423    memIO/count_reg[0]_i_24_n_0
    SLICE_X7Y143         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.757 r  memIO/count_reg[0]_i_23/O[1]
                         net (fo=2, routed)           0.815     2.572    sound/count1[25]
    SLICE_X6Y142         LUT4 (Prop_lut4_I1_O)        0.303     2.875 r  sound/count[0]_i_10/O
                         net (fo=1, routed)           0.000     2.875    sound/count[0]_i_10_n_0
    SLICE_X6Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.408 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.194     4.602    sound/clear
    SLICE_X4Y138         FDRE                                         r  sound/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=382, routed)         1.584     8.563    sound/clk100
    SLICE_X4Y138         FDRE                                         r  sound/count_reg[10]/C
                         clock pessimism              0.395     8.958    
                         clock uncertainty           -0.222     8.736    
    SLICE_X4Y138         FDRE (Setup_fdre_C_R)       -0.335     8.401    sound/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.401    
                         arrival time                          -4.602    
  -------------------------------------------------------------------
                         slack                                  3.800    

Slack (MET) :             3.800ns  (required time - arrival time)
  Source:                 memIO/period_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 2.721ns (50.057%)  route 2.715ns (49.943%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 8.563 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=380, routed)         1.706    -0.834    memIO/clk12
    SLICE_X5Y140         FDRE                                         r  memIO/period_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y140         FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  memIO/period_reg[4]/Q
                         net (fo=5, routed)           0.706     0.328    memIO/Q[3]
    SLICE_X7Y137         LUT1 (Prop_lut1_I0_O)        0.124     0.452 r  memIO/count[0]_i_74/O
                         net (fo=1, routed)           0.000     0.452    memIO/count[0]_i_74_n_0
    SLICE_X7Y137         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.853 r  memIO/count_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.853    memIO/count_reg[0]_i_65_n_0
    SLICE_X7Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.967 r  memIO/count_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000     0.967    memIO/count_reg[0]_i_56_n_0
    SLICE_X7Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.081 r  memIO/count_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     1.081    memIO/count_reg[0]_i_55_n_0
    SLICE_X7Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.195 r  memIO/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.195    memIO/count_reg[0]_i_35_n_0
    SLICE_X7Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.309 r  memIO/count_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.309    memIO/count_reg[0]_i_34_n_0
    SLICE_X7Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.423 r  memIO/count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.423    memIO/count_reg[0]_i_24_n_0
    SLICE_X7Y143         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.757 r  memIO/count_reg[0]_i_23/O[1]
                         net (fo=2, routed)           0.815     2.572    sound/count1[25]
    SLICE_X6Y142         LUT4 (Prop_lut4_I1_O)        0.303     2.875 r  sound/count[0]_i_10/O
                         net (fo=1, routed)           0.000     2.875    sound/count[0]_i_10_n_0
    SLICE_X6Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.408 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.194     4.602    sound/clear
    SLICE_X4Y138         FDRE                                         r  sound/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=382, routed)         1.584     8.563    sound/clk100
    SLICE_X4Y138         FDRE                                         r  sound/count_reg[11]/C
                         clock pessimism              0.395     8.958    
                         clock uncertainty           -0.222     8.736    
    SLICE_X4Y138         FDRE (Setup_fdre_C_R)       -0.335     8.401    sound/count_reg[11]
  -------------------------------------------------------------------
                         required time                          8.401    
                         arrival time                          -4.602    
  -------------------------------------------------------------------
                         slack                                  3.800    

Slack (MET) :             3.800ns  (required time - arrival time)
  Source:                 memIO/period_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 2.721ns (50.057%)  route 2.715ns (49.943%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 8.563 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=380, routed)         1.706    -0.834    memIO/clk12
    SLICE_X5Y140         FDRE                                         r  memIO/period_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y140         FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  memIO/period_reg[4]/Q
                         net (fo=5, routed)           0.706     0.328    memIO/Q[3]
    SLICE_X7Y137         LUT1 (Prop_lut1_I0_O)        0.124     0.452 r  memIO/count[0]_i_74/O
                         net (fo=1, routed)           0.000     0.452    memIO/count[0]_i_74_n_0
    SLICE_X7Y137         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.853 r  memIO/count_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.853    memIO/count_reg[0]_i_65_n_0
    SLICE_X7Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.967 r  memIO/count_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000     0.967    memIO/count_reg[0]_i_56_n_0
    SLICE_X7Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.081 r  memIO/count_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     1.081    memIO/count_reg[0]_i_55_n_0
    SLICE_X7Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.195 r  memIO/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.195    memIO/count_reg[0]_i_35_n_0
    SLICE_X7Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.309 r  memIO/count_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.309    memIO/count_reg[0]_i_34_n_0
    SLICE_X7Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.423 r  memIO/count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.423    memIO/count_reg[0]_i_24_n_0
    SLICE_X7Y143         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.757 r  memIO/count_reg[0]_i_23/O[1]
                         net (fo=2, routed)           0.815     2.572    sound/count1[25]
    SLICE_X6Y142         LUT4 (Prop_lut4_I1_O)        0.303     2.875 r  sound/count[0]_i_10/O
                         net (fo=1, routed)           0.000     2.875    sound/count[0]_i_10_n_0
    SLICE_X6Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.408 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.194     4.602    sound/clear
    SLICE_X4Y138         FDRE                                         r  sound/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=382, routed)         1.584     8.563    sound/clk100
    SLICE_X4Y138         FDRE                                         r  sound/count_reg[8]/C
                         clock pessimism              0.395     8.958    
                         clock uncertainty           -0.222     8.736    
    SLICE_X4Y138         FDRE (Setup_fdre_C_R)       -0.335     8.401    sound/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.401    
                         arrival time                          -4.602    
  -------------------------------------------------------------------
                         slack                                  3.800    

Slack (MET) :             3.800ns  (required time - arrival time)
  Source:                 memIO/period_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 2.721ns (50.057%)  route 2.715ns (49.943%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 8.563 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=380, routed)         1.706    -0.834    memIO/clk12
    SLICE_X5Y140         FDRE                                         r  memIO/period_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y140         FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  memIO/period_reg[4]/Q
                         net (fo=5, routed)           0.706     0.328    memIO/Q[3]
    SLICE_X7Y137         LUT1 (Prop_lut1_I0_O)        0.124     0.452 r  memIO/count[0]_i_74/O
                         net (fo=1, routed)           0.000     0.452    memIO/count[0]_i_74_n_0
    SLICE_X7Y137         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.853 r  memIO/count_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.853    memIO/count_reg[0]_i_65_n_0
    SLICE_X7Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.967 r  memIO/count_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000     0.967    memIO/count_reg[0]_i_56_n_0
    SLICE_X7Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.081 r  memIO/count_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     1.081    memIO/count_reg[0]_i_55_n_0
    SLICE_X7Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.195 r  memIO/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.195    memIO/count_reg[0]_i_35_n_0
    SLICE_X7Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.309 r  memIO/count_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.309    memIO/count_reg[0]_i_34_n_0
    SLICE_X7Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.423 r  memIO/count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.423    memIO/count_reg[0]_i_24_n_0
    SLICE_X7Y143         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.757 r  memIO/count_reg[0]_i_23/O[1]
                         net (fo=2, routed)           0.815     2.572    sound/count1[25]
    SLICE_X6Y142         LUT4 (Prop_lut4_I1_O)        0.303     2.875 r  sound/count[0]_i_10/O
                         net (fo=1, routed)           0.000     2.875    sound/count[0]_i_10_n_0
    SLICE_X6Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.408 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.194     4.602    sound/clear
    SLICE_X4Y138         FDRE                                         r  sound/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=382, routed)         1.584     8.563    sound/clk100
    SLICE_X4Y138         FDRE                                         r  sound/count_reg[9]/C
                         clock pessimism              0.395     8.958    
                         clock uncertainty           -0.222     8.736    
    SLICE_X4Y138         FDRE (Setup_fdre_C_R)       -0.335     8.401    sound/count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.401    
                         arrival time                          -4.602    
  -------------------------------------------------------------------
                         slack                                  3.800    

Slack (MET) :             3.850ns  (required time - arrival time)
  Source:                 memIO/period_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.387ns  (logic 2.721ns (50.512%)  route 2.666ns (49.488%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=380, routed)         1.706    -0.834    memIO/clk12
    SLICE_X5Y140         FDRE                                         r  memIO/period_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y140         FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  memIO/period_reg[4]/Q
                         net (fo=5, routed)           0.706     0.328    memIO/Q[3]
    SLICE_X7Y137         LUT1 (Prop_lut1_I0_O)        0.124     0.452 r  memIO/count[0]_i_74/O
                         net (fo=1, routed)           0.000     0.452    memIO/count[0]_i_74_n_0
    SLICE_X7Y137         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.853 r  memIO/count_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.853    memIO/count_reg[0]_i_65_n_0
    SLICE_X7Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.967 r  memIO/count_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000     0.967    memIO/count_reg[0]_i_56_n_0
    SLICE_X7Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.081 r  memIO/count_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     1.081    memIO/count_reg[0]_i_55_n_0
    SLICE_X7Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.195 r  memIO/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.195    memIO/count_reg[0]_i_35_n_0
    SLICE_X7Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.309 r  memIO/count_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.309    memIO/count_reg[0]_i_34_n_0
    SLICE_X7Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.423 r  memIO/count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.423    memIO/count_reg[0]_i_24_n_0
    SLICE_X7Y143         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.757 r  memIO/count_reg[0]_i_23/O[1]
                         net (fo=2, routed)           0.815     2.572    sound/count1[25]
    SLICE_X6Y142         LUT4 (Prop_lut4_I1_O)        0.303     2.875 r  sound/count[0]_i_10/O
                         net (fo=1, routed)           0.000     2.875    sound/count[0]_i_10_n_0
    SLICE_X6Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.408 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.145     4.553    sound/clear
    SLICE_X4Y139         FDRE                                         r  sound/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=382, routed)         1.585     8.564    sound/clk100
    SLICE_X4Y139         FDRE                                         r  sound/count_reg[12]/C
                         clock pessimism              0.395     8.959    
                         clock uncertainty           -0.222     8.737    
    SLICE_X4Y139         FDRE (Setup_fdre_C_R)       -0.335     8.402    sound/count_reg[12]
  -------------------------------------------------------------------
                         required time                          8.402    
                         arrival time                          -4.553    
  -------------------------------------------------------------------
                         slack                                  3.850    

Slack (MET) :             3.850ns  (required time - arrival time)
  Source:                 memIO/period_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.387ns  (logic 2.721ns (50.512%)  route 2.666ns (49.488%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=380, routed)         1.706    -0.834    memIO/clk12
    SLICE_X5Y140         FDRE                                         r  memIO/period_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y140         FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  memIO/period_reg[4]/Q
                         net (fo=5, routed)           0.706     0.328    memIO/Q[3]
    SLICE_X7Y137         LUT1 (Prop_lut1_I0_O)        0.124     0.452 r  memIO/count[0]_i_74/O
                         net (fo=1, routed)           0.000     0.452    memIO/count[0]_i_74_n_0
    SLICE_X7Y137         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.853 r  memIO/count_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     0.853    memIO/count_reg[0]_i_65_n_0
    SLICE_X7Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.967 r  memIO/count_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000     0.967    memIO/count_reg[0]_i_56_n_0
    SLICE_X7Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.081 r  memIO/count_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     1.081    memIO/count_reg[0]_i_55_n_0
    SLICE_X7Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.195 r  memIO/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.195    memIO/count_reg[0]_i_35_n_0
    SLICE_X7Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.309 r  memIO/count_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.309    memIO/count_reg[0]_i_34_n_0
    SLICE_X7Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.423 r  memIO/count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.423    memIO/count_reg[0]_i_24_n_0
    SLICE_X7Y143         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.757 r  memIO/count_reg[0]_i_23/O[1]
                         net (fo=2, routed)           0.815     2.572    sound/count1[25]
    SLICE_X6Y142         LUT4 (Prop_lut4_I1_O)        0.303     2.875 r  sound/count[0]_i_10/O
                         net (fo=1, routed)           0.000     2.875    sound/count[0]_i_10_n_0
    SLICE_X6Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.408 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.145     4.553    sound/clear
    SLICE_X4Y139         FDRE                                         r  sound/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=382, routed)         1.585     8.564    sound/clk100
    SLICE_X4Y139         FDRE                                         r  sound/count_reg[13]/C
                         clock pessimism              0.395     8.959    
                         clock uncertainty           -0.222     8.737    
    SLICE_X4Y139         FDRE (Setup_fdre_C_R)       -0.335     8.402    sound/count_reg[13]
  -------------------------------------------------------------------
                         required time                          8.402    
                         arrival time                          -4.553    
  -------------------------------------------------------------------
                         slack                                  3.850    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.431ns (40.754%)  route 0.627ns (59.246%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=380, routed)         0.594    -0.570    memIO/clk12
    SLICE_X0Y136         FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y136         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  memIO/period_reg[0]/Q
                         net (fo=4, routed)           0.353    -0.077    sound/Q[0]
    SLICE_X6Y139         LUT4 (Prop_lut4_I0_O)        0.043    -0.034 r  sound/count[0]_i_50/O
                         net (fo=1, routed)           0.000    -0.034    sound/count[0]_i_50_n_0
    SLICE_X6Y139         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     0.093 r  sound/count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.093    sound/count_reg[0]_i_25_n_0
    SLICE_X6Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.133 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.133    sound/count_reg[0]_i_13_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.173 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.173    sound/count_reg[0]_i_3_n_0
    SLICE_X6Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.213 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.274     0.487    sound/clear
    SLICE_X4Y142         FDRE                                         r  sound/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=382, routed)         0.866    -0.806    sound/clk100
    SLICE_X4Y142         FDRE                                         r  sound/count_reg[24]/C
                         clock pessimism              0.557    -0.250    
                         clock uncertainty            0.222    -0.028    
    SLICE_X4Y142         FDRE (Hold_fdre_C_R)         0.011    -0.017    sound/count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.487    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.431ns (40.754%)  route 0.627ns (59.246%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=380, routed)         0.594    -0.570    memIO/clk12
    SLICE_X0Y136         FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y136         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  memIO/period_reg[0]/Q
                         net (fo=4, routed)           0.353    -0.077    sound/Q[0]
    SLICE_X6Y139         LUT4 (Prop_lut4_I0_O)        0.043    -0.034 r  sound/count[0]_i_50/O
                         net (fo=1, routed)           0.000    -0.034    sound/count[0]_i_50_n_0
    SLICE_X6Y139         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     0.093 r  sound/count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.093    sound/count_reg[0]_i_25_n_0
    SLICE_X6Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.133 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.133    sound/count_reg[0]_i_13_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.173 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.173    sound/count_reg[0]_i_3_n_0
    SLICE_X6Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.213 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.274     0.487    sound/clear
    SLICE_X4Y142         FDRE                                         r  sound/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=382, routed)         0.866    -0.806    sound/clk100
    SLICE_X4Y142         FDRE                                         r  sound/count_reg[25]/C
                         clock pessimism              0.557    -0.250    
                         clock uncertainty            0.222    -0.028    
    SLICE_X4Y142         FDRE (Hold_fdre_C_R)         0.011    -0.017    sound/count_reg[25]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.487    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.431ns (40.754%)  route 0.627ns (59.246%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=380, routed)         0.594    -0.570    memIO/clk12
    SLICE_X0Y136         FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y136         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  memIO/period_reg[0]/Q
                         net (fo=4, routed)           0.353    -0.077    sound/Q[0]
    SLICE_X6Y139         LUT4 (Prop_lut4_I0_O)        0.043    -0.034 r  sound/count[0]_i_50/O
                         net (fo=1, routed)           0.000    -0.034    sound/count[0]_i_50_n_0
    SLICE_X6Y139         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     0.093 r  sound/count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.093    sound/count_reg[0]_i_25_n_0
    SLICE_X6Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.133 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.133    sound/count_reg[0]_i_13_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.173 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.173    sound/count_reg[0]_i_3_n_0
    SLICE_X6Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.213 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.274     0.487    sound/clear
    SLICE_X4Y142         FDRE                                         r  sound/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=382, routed)         0.866    -0.806    sound/clk100
    SLICE_X4Y142         FDRE                                         r  sound/count_reg[26]/C
                         clock pessimism              0.557    -0.250    
                         clock uncertainty            0.222    -0.028    
    SLICE_X4Y142         FDRE (Hold_fdre_C_R)         0.011    -0.017    sound/count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.487    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.431ns (40.754%)  route 0.627ns (59.246%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=380, routed)         0.594    -0.570    memIO/clk12
    SLICE_X0Y136         FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y136         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  memIO/period_reg[0]/Q
                         net (fo=4, routed)           0.353    -0.077    sound/Q[0]
    SLICE_X6Y139         LUT4 (Prop_lut4_I0_O)        0.043    -0.034 r  sound/count[0]_i_50/O
                         net (fo=1, routed)           0.000    -0.034    sound/count[0]_i_50_n_0
    SLICE_X6Y139         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     0.093 r  sound/count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.093    sound/count_reg[0]_i_25_n_0
    SLICE_X6Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.133 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.133    sound/count_reg[0]_i_13_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.173 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.173    sound/count_reg[0]_i_3_n_0
    SLICE_X6Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.213 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.274     0.487    sound/clear
    SLICE_X4Y142         FDRE                                         r  sound/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=382, routed)         0.866    -0.806    sound/clk100
    SLICE_X4Y142         FDRE                                         r  sound/count_reg[27]/C
                         clock pessimism              0.557    -0.250    
                         clock uncertainty            0.222    -0.028    
    SLICE_X4Y142         FDRE (Hold_fdre_C_R)         0.011    -0.017    sound/count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.487    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.431ns (39.055%)  route 0.673ns (60.945%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=380, routed)         0.594    -0.570    memIO/clk12
    SLICE_X0Y136         FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y136         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  memIO/period_reg[0]/Q
                         net (fo=4, routed)           0.353    -0.077    sound/Q[0]
    SLICE_X6Y139         LUT4 (Prop_lut4_I0_O)        0.043    -0.034 r  sound/count[0]_i_50/O
                         net (fo=1, routed)           0.000    -0.034    sound/count[0]_i_50_n_0
    SLICE_X6Y139         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     0.093 r  sound/count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.093    sound/count_reg[0]_i_25_n_0
    SLICE_X6Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.133 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.133    sound/count_reg[0]_i_13_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.173 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.173    sound/count_reg[0]_i_3_n_0
    SLICE_X6Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.213 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.320     0.533    sound/clear
    SLICE_X4Y143         FDRE                                         r  sound/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=382, routed)         0.867    -0.805    sound/clk100
    SLICE_X4Y143         FDRE                                         r  sound/count_reg[28]/C
                         clock pessimism              0.557    -0.249    
                         clock uncertainty            0.222    -0.027    
    SLICE_X4Y143         FDRE (Hold_fdre_C_R)         0.011    -0.016    sound/count_reg[28]
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.533    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.431ns (39.055%)  route 0.673ns (60.945%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=380, routed)         0.594    -0.570    memIO/clk12
    SLICE_X0Y136         FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y136         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  memIO/period_reg[0]/Q
                         net (fo=4, routed)           0.353    -0.077    sound/Q[0]
    SLICE_X6Y139         LUT4 (Prop_lut4_I0_O)        0.043    -0.034 r  sound/count[0]_i_50/O
                         net (fo=1, routed)           0.000    -0.034    sound/count[0]_i_50_n_0
    SLICE_X6Y139         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     0.093 r  sound/count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.093    sound/count_reg[0]_i_25_n_0
    SLICE_X6Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.133 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.133    sound/count_reg[0]_i_13_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.173 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.173    sound/count_reg[0]_i_3_n_0
    SLICE_X6Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.213 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.320     0.533    sound/clear
    SLICE_X4Y143         FDRE                                         r  sound/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=382, routed)         0.867    -0.805    sound/clk100
    SLICE_X4Y143         FDRE                                         r  sound/count_reg[29]/C
                         clock pessimism              0.557    -0.249    
                         clock uncertainty            0.222    -0.027    
    SLICE_X4Y143         FDRE (Hold_fdre_C_R)         0.011    -0.016    sound/count_reg[29]
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.533    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.431ns (39.055%)  route 0.673ns (60.945%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=380, routed)         0.594    -0.570    memIO/clk12
    SLICE_X0Y136         FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y136         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  memIO/period_reg[0]/Q
                         net (fo=4, routed)           0.353    -0.077    sound/Q[0]
    SLICE_X6Y139         LUT4 (Prop_lut4_I0_O)        0.043    -0.034 r  sound/count[0]_i_50/O
                         net (fo=1, routed)           0.000    -0.034    sound/count[0]_i_50_n_0
    SLICE_X6Y139         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     0.093 r  sound/count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.093    sound/count_reg[0]_i_25_n_0
    SLICE_X6Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.133 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.133    sound/count_reg[0]_i_13_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.173 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.173    sound/count_reg[0]_i_3_n_0
    SLICE_X6Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.213 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.320     0.533    sound/clear
    SLICE_X4Y143         FDRE                                         r  sound/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=382, routed)         0.867    -0.805    sound/clk100
    SLICE_X4Y143         FDRE                                         r  sound/count_reg[30]/C
                         clock pessimism              0.557    -0.249    
                         clock uncertainty            0.222    -0.027    
    SLICE_X4Y143         FDRE (Hold_fdre_C_R)         0.011    -0.016    sound/count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.533    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.431ns (39.055%)  route 0.673ns (60.945%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=380, routed)         0.594    -0.570    memIO/clk12
    SLICE_X0Y136         FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y136         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  memIO/period_reg[0]/Q
                         net (fo=4, routed)           0.353    -0.077    sound/Q[0]
    SLICE_X6Y139         LUT4 (Prop_lut4_I0_O)        0.043    -0.034 r  sound/count[0]_i_50/O
                         net (fo=1, routed)           0.000    -0.034    sound/count[0]_i_50_n_0
    SLICE_X6Y139         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     0.093 r  sound/count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.093    sound/count_reg[0]_i_25_n_0
    SLICE_X6Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.133 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.133    sound/count_reg[0]_i_13_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.173 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.173    sound/count_reg[0]_i_3_n_0
    SLICE_X6Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.213 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.320     0.533    sound/clear
    SLICE_X4Y143         FDRE                                         r  sound/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=382, routed)         0.867    -0.805    sound/clk100
    SLICE_X4Y143         FDRE                                         r  sound/count_reg[31]/C
                         clock pessimism              0.557    -0.249    
                         clock uncertainty            0.222    -0.027    
    SLICE_X4Y143         FDRE (Hold_fdre_C_R)         0.011    -0.016    sound/count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.533    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.431ns (38.759%)  route 0.681ns (61.241%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=380, routed)         0.594    -0.570    memIO/clk12
    SLICE_X0Y136         FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y136         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  memIO/period_reg[0]/Q
                         net (fo=4, routed)           0.353    -0.077    sound/Q[0]
    SLICE_X6Y139         LUT4 (Prop_lut4_I0_O)        0.043    -0.034 r  sound/count[0]_i_50/O
                         net (fo=1, routed)           0.000    -0.034    sound/count[0]_i_50_n_0
    SLICE_X6Y139         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     0.093 r  sound/count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.093    sound/count_reg[0]_i_25_n_0
    SLICE_X6Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.133 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.133    sound/count_reg[0]_i_13_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.173 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.173    sound/count_reg[0]_i_3_n_0
    SLICE_X6Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.213 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.328     0.542    sound/clear
    SLICE_X4Y141         FDRE                                         r  sound/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=382, routed)         0.866    -0.806    sound/clk100
    SLICE_X4Y141         FDRE                                         r  sound/count_reg[20]/C
                         clock pessimism              0.557    -0.250    
                         clock uncertainty            0.222    -0.028    
    SLICE_X4Y141         FDRE (Hold_fdre_C_R)         0.011    -0.017    sound/count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.431ns (38.759%)  route 0.681ns (61.241%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=380, routed)         0.594    -0.570    memIO/clk12
    SLICE_X0Y136         FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y136         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  memIO/period_reg[0]/Q
                         net (fo=4, routed)           0.353    -0.077    sound/Q[0]
    SLICE_X6Y139         LUT4 (Prop_lut4_I0_O)        0.043    -0.034 r  sound/count[0]_i_50/O
                         net (fo=1, routed)           0.000    -0.034    sound/count[0]_i_50_n_0
    SLICE_X6Y139         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     0.093 r  sound/count_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.093    sound/count_reg[0]_i_25_n_0
    SLICE_X6Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.133 r  sound/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.133    sound/count_reg[0]_i_13_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.173 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.173    sound/count_reg[0]_i_3_n_0
    SLICE_X6Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.213 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.328     0.542    sound/clear
    SLICE_X4Y141         FDRE                                         r  sound/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=382, routed)         0.866    -0.806    sound/clk100
    SLICE_X4Y141         FDRE                                         r  sound/count_reg[21]/C
                         clock pessimism              0.557    -0.250    
                         clock uncertainty            0.222    -0.028    
    SLICE_X4Y141         FDRE (Hold_fdre_C_R)         0.011    -0.017    sound/count_reg[21]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  0.558    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack        5.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.339ns  (required time - arrival time)
  Source:                 clkdv/start_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/buf12/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        2.264ns  (logic 0.743ns (32.816%)  route 1.521ns (67.184%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.112ns = ( 76.888 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 69.070 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    67.460 r  clkdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           1.610    69.070    clkdv/clkout0_BUFG
    SLICE_X52Y100        FDRE                                         r  clkdv/start_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.419    69.489 r  clkdv/start_cnt_reg[2]/Q
                         net (fo=4, routed)           0.697    70.186    clkdv/p_0_in
    SLICE_X52Y100        LUT2 (Prop_lut2_I1_O)        0.324    70.510 f  clkdv/I1_i_1/O
                         net (fo=4, routed)           0.824    71.334    clkdv/not_clock_enable
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  clkdv/buf12/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  clkdv/buf12/I0
                         clock pessimism              0.395    77.284    
                         clock uncertainty           -0.222    77.062    
    BUFGCTRL_X0Y17       BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.388    76.674    clkdv/buf12
  -------------------------------------------------------------------
                         required time                         76.674    
                         arrival time                         -71.334    
  -------------------------------------------------------------------
                         slack                                  5.339    

Slack (MET) :             5.511ns  (required time - arrival time)
  Source:                 buttonInputDevice/downDebouncer/clean_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r1_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.917ns  (logic 0.828ns (21.136%)  route 3.089ns (78.864%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 78.567 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.849ns = ( 69.151 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=382, routed)         1.691    69.151    buttonInputDevice/downDebouncer/clk100
    SLICE_X0Y126         FDRE                                         r  buttonInputDevice/downDebouncer/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.456    69.607 f  buttonInputDevice/downDebouncer/clean_reg/Q
                         net (fo=7, routed)           1.214    70.821    buttonInputDevice/downDebouncer/down
    SLICE_X0Y136         LUT2 (Prop_lut2_I0_O)        0.124    70.945 r  buttonInputDevice/downDebouncer/mem_reg_r1_0_31_0_5_i_95/O
                         net (fo=2, routed)           0.583    71.528    mips/dp/regfile_instance/keyb_char[0]
    SLICE_X1Y136         LUT6 (Prop_lut6_I3_O)        0.124    71.652 r  mips/dp/regfile_instance/mem_reg_r1_0_31_6_11_i_9/O
                         net (fo=1, routed)           0.620    72.272    mips/dp/regfile_instance/mem_reg_r1_0_31_6_11_i_9_n_0
    SLICE_X1Y137         LUT6 (Prop_lut6_I1_O)        0.124    72.396 r  mips/dp/regfile_instance/mem_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.672    73.068    mips/dp/regfile_instance/mem_reg_r1_0_31_6_11/DIA0
    SLICE_X2Y142         RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=380, routed)         1.588    78.567    mips/dp/regfile_instance/mem_reg_r1_0_31_6_11/WCLK
    SLICE_X2Y142         RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_6_11/RAMA/CLK
                         clock pessimism              0.395    78.962    
                         clock uncertainty           -0.222    78.740    
    SLICE_X2Y142         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    78.579    mips/dp/regfile_instance/mem_reg_r1_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         78.579    
                         arrival time                         -73.068    
  -------------------------------------------------------------------
                         slack                                  5.511    

Slack (MET) :             5.517ns  (required time - arrival time)
  Source:                 buttonInputDevice/downDebouncer/clean_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.896ns  (logic 0.828ns (21.251%)  route 3.068ns (78.749%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 78.566 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.849ns = ( 69.151 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=382, routed)         1.691    69.151    buttonInputDevice/downDebouncer/clk100
    SLICE_X0Y126         FDRE                                         r  buttonInputDevice/downDebouncer/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.456    69.607 r  buttonInputDevice/downDebouncer/clean_reg/Q
                         net (fo=7, routed)           1.214    70.821    buttonInputDevice/downDebouncer/down
    SLICE_X0Y136         LUT2 (Prop_lut2_I0_O)        0.124    70.945 f  buttonInputDevice/downDebouncer/mem_reg_r1_0_31_0_5_i_95/O
                         net (fo=2, routed)           0.436    71.381    mips/dp/regfile_instance/keyb_char[0]
    SLICE_X3Y136         LUT6 (Prop_lut6_I3_O)        0.124    71.505 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_35/O
                         net (fo=1, routed)           0.684    72.189    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_35_n_0
    SLICE_X8Y137         LUT6 (Prop_lut6_I1_O)        0.124    72.313 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.734    73.047    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/DIC0
    SLICE_X2Y139         RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=380, routed)         1.587    78.566    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y139         RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMC/CLK
                         clock pessimism              0.395    78.961    
                         clock uncertainty           -0.222    78.739    
    SLICE_X2Y139         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    78.564    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         78.564    
                         arrival time                         -73.047    
  -------------------------------------------------------------------
                         slack                                  5.517    

Slack (MET) :             5.553ns  (required time - arrival time)
  Source:                 buttonInputDevice/downDebouncer/clean_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r2_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.875ns  (logic 0.828ns (21.366%)  route 3.047ns (78.634%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 78.567 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.849ns = ( 69.151 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=382, routed)         1.691    69.151    buttonInputDevice/downDebouncer/clk100
    SLICE_X0Y126         FDRE                                         r  buttonInputDevice/downDebouncer/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.456    69.607 f  buttonInputDevice/downDebouncer/clean_reg/Q
                         net (fo=7, routed)           1.214    70.821    buttonInputDevice/downDebouncer/down
    SLICE_X0Y136         LUT2 (Prop_lut2_I0_O)        0.124    70.945 r  buttonInputDevice/downDebouncer/mem_reg_r1_0_31_0_5_i_95/O
                         net (fo=2, routed)           0.583    71.528    mips/dp/regfile_instance/keyb_char[0]
    SLICE_X1Y136         LUT6 (Prop_lut6_I3_O)        0.124    71.652 r  mips/dp/regfile_instance/mem_reg_r1_0_31_6_11_i_9/O
                         net (fo=1, routed)           0.620    72.272    mips/dp/regfile_instance/mem_reg_r1_0_31_6_11_i_9_n_0
    SLICE_X1Y137         LUT6 (Prop_lut6_I1_O)        0.124    72.396 r  mips/dp/regfile_instance/mem_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.630    73.026    mips/dp/regfile_instance/mem_reg_r2_0_31_6_11/DIA0
    SLICE_X2Y141         RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=380, routed)         1.588    78.567    mips/dp/regfile_instance/mem_reg_r2_0_31_6_11/WCLK
    SLICE_X2Y141         RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_6_11/RAMA/CLK
                         clock pessimism              0.395    78.962    
                         clock uncertainty           -0.222    78.740    
    SLICE_X2Y141         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    78.579    mips/dp/regfile_instance/mem_reg_r2_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         78.579    
                         arrival time                         -73.026    
  -------------------------------------------------------------------
                         slack                                  5.553    

Slack (MET) :             5.671ns  (required time - arrival time)
  Source:                 buttonInputDevice/downDebouncer/clean_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.740ns  (logic 0.828ns (22.141%)  route 2.912ns (77.859%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 78.563 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.849ns = ( 69.151 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=382, routed)         1.691    69.151    buttonInputDevice/downDebouncer/clk100
    SLICE_X0Y126         FDRE                                         r  buttonInputDevice/downDebouncer/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.456    69.607 r  buttonInputDevice/downDebouncer/clean_reg/Q
                         net (fo=7, routed)           1.214    70.821    buttonInputDevice/downDebouncer/down
    SLICE_X0Y136         LUT2 (Prop_lut2_I0_O)        0.124    70.945 f  buttonInputDevice/downDebouncer/mem_reg_r1_0_31_0_5_i_95/O
                         net (fo=2, routed)           0.436    71.381    mips/dp/regfile_instance/keyb_char[0]
    SLICE_X3Y136         LUT6 (Prop_lut6_I3_O)        0.124    71.505 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_35/O
                         net (fo=1, routed)           0.684    72.189    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_35_n_0
    SLICE_X8Y137         LUT6 (Prop_lut6_I1_O)        0.124    72.313 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.578    72.891    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/DIC0
    SLICE_X6Y138         RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=380, routed)         1.584    78.563    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y138         RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMC/CLK
                         clock pessimism              0.395    78.958    
                         clock uncertainty           -0.222    78.736    
    SLICE_X6Y138         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    78.561    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         78.561    
                         arrival time                         -72.891    
  -------------------------------------------------------------------
                         slack                                  5.671    

Slack (MET) :             5.775ns  (required time - arrival time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.613ns  (logic 1.021ns (28.261%)  route 2.592ns (71.739%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 78.563 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.909ns = ( 69.091 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=382, routed)         1.631    69.091    accel/accel/Accel_Calculation/clk100
    SLICE_X8Y148         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y148         FDRE (Prop_fdre_C_Q)         0.478    69.569 r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[1]/Q
                         net (fo=1, routed)           1.302    70.871    mips/dp/regfile_instance/mem_reg_r1_0_31_6_11_i_1_0[1]
    SLICE_X3Y137         LUT4 (Prop_lut4_I0_O)        0.295    71.166 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_80/O
                         net (fo=1, routed)           0.403    71.569    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_80_n_0
    SLICE_X3Y137         LUT6 (Prop_lut6_I5_O)        0.124    71.693 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.403    72.096    mips/dp/regfile_instance/mem_readdata[1]
    SLICE_X3Y137         LUT5 (Prop_lut5_I1_O)        0.124    72.220 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.483    72.704    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/DIA1
    SLICE_X6Y138         RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=380, routed)         1.584    78.563    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y138         RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.395    78.958    
                         clock uncertainty           -0.222    78.736    
    SLICE_X6Y138         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    78.478    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         78.478    
                         arrival time                         -72.704    
  -------------------------------------------------------------------
                         slack                                  5.775    

Slack (MET) :             5.777ns  (required time - arrival time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.613ns  (logic 1.021ns (28.260%)  route 2.592ns (71.740%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 78.566 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.909ns = ( 69.091 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=382, routed)         1.631    69.091    accel/accel/Accel_Calculation/clk100
    SLICE_X8Y148         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y148         FDRE (Prop_fdre_C_Q)         0.478    69.569 r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[1]/Q
                         net (fo=1, routed)           1.302    70.871    mips/dp/regfile_instance/mem_reg_r1_0_31_6_11_i_1_0[1]
    SLICE_X3Y137         LUT4 (Prop_lut4_I0_O)        0.295    71.166 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_80/O
                         net (fo=1, routed)           0.403    71.569    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_80_n_0
    SLICE_X3Y137         LUT6 (Prop_lut6_I5_O)        0.124    71.693 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.403    72.096    mips/dp/regfile_instance/mem_readdata[1]
    SLICE_X3Y137         LUT5 (Prop_lut5_I1_O)        0.124    72.220 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.483    72.704    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/DIA1
    SLICE_X2Y139         RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=380, routed)         1.587    78.566    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y139         RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.395    78.961    
                         clock uncertainty           -0.222    78.739    
    SLICE_X2Y139         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    78.481    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         78.481    
                         arrival time                         -72.704    
  -------------------------------------------------------------------
                         slack                                  5.777    

Slack (MET) :             5.930ns  (required time - arrival time)
  Source:                 buttonInputDevice/downDebouncer/clean_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.495ns  (logic 1.056ns (30.217%)  route 2.439ns (69.783%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 78.563 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.849ns = ( 69.151 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=382, routed)         1.691    69.151    buttonInputDevice/downDebouncer/clk100
    SLICE_X0Y126         FDRE                                         r  buttonInputDevice/downDebouncer/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.456    69.607 f  buttonInputDevice/downDebouncer/clean_reg/Q
                         net (fo=7, routed)           1.214    70.821    mips/dp/regfile_instance/down
    SLICE_X0Y136         LUT5 (Prop_lut5_I3_O)        0.150    70.971 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_88/O
                         net (fo=1, routed)           0.303    71.274    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_88_n_0
    SLICE_X0Y137         LUT5 (Prop_lut5_I3_O)        0.326    71.600 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_28/O
                         net (fo=1, routed)           0.445    72.045    mips/dp/regfile_instance/mem_readdata[0]
    SLICE_X5Y138         LUT5 (Prop_lut5_I1_O)        0.124    72.169 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.477    72.646    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/DIA0
    SLICE_X6Y138         RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=380, routed)         1.584    78.563    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y138         RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism              0.395    78.958    
                         clock uncertainty           -0.222    78.736    
    SLICE_X6Y138         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    78.575    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         78.575    
                         arrival time                         -72.646    
  -------------------------------------------------------------------
                         slack                                  5.930    

Slack (MET) :             5.988ns  (required time - arrival time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r2_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.168ns  (logic 0.766ns (24.180%)  route 2.402ns (75.820%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 78.486 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.725ns = ( 69.275 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=382, routed)         1.815    69.275    accel/accel/Accel_Calculation/clk100
    SLICE_X10Y152        FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y152        FDRE (Prop_fdre_C_Q)         0.518    69.793 r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[5]/Q
                         net (fo=1, routed)           1.300    71.094    mips/dp/regfile_instance/mem_reg_r1_0_31_18_23_i_5_0[5]
    SLICE_X10Y141        LUT6 (Prop_lut6_I3_O)        0.124    71.218 r  mips/dp/regfile_instance/mem_reg_r1_0_31_18_23_i_12/O
                         net (fo=1, routed)           0.466    71.684    mips/dp/regfile_instance/mem_readdata[21]
    SLICE_X10Y141        LUT5 (Prop_lut5_I1_O)        0.124    71.808 r  mips/dp/regfile_instance/mem_reg_r1_0_31_18_23_i_3/O
                         net (fo=2, routed)           0.636    72.443    mips/dp/regfile_instance/mem_reg_r2_0_31_18_23/DIB1
    SLICE_X14Y142        RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=380, routed)         1.507    78.486    mips/dp/regfile_instance/mem_reg_r2_0_31_18_23/WCLK
    SLICE_X14Y142        RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.395    78.881    
                         clock uncertainty           -0.222    78.659    
    SLICE_X14Y142        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    78.431    mips/dp/regfile_instance/mem_reg_r2_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         78.431    
                         arrival time                         -72.443    
  -------------------------------------------------------------------
                         slack                                  5.988    

Slack (MET) :             6.058ns  (required time - arrival time)
  Source:                 buttonInputDevice/downDebouncer/clean_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.369ns  (logic 1.056ns (31.343%)  route 2.313ns (68.657%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 78.566 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.849ns = ( 69.151 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=382, routed)         1.691    69.151    buttonInputDevice/downDebouncer/clk100
    SLICE_X0Y126         FDRE                                         r  buttonInputDevice/downDebouncer/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.456    69.607 f  buttonInputDevice/downDebouncer/clean_reg/Q
                         net (fo=7, routed)           1.214    70.821    mips/dp/regfile_instance/down
    SLICE_X0Y136         LUT5 (Prop_lut5_I3_O)        0.150    70.971 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_88/O
                         net (fo=1, routed)           0.303    71.274    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_88_n_0
    SLICE_X0Y137         LUT5 (Prop_lut5_I3_O)        0.326    71.600 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_28/O
                         net (fo=1, routed)           0.445    72.045    mips/dp/regfile_instance/mem_readdata[0]
    SLICE_X5Y138         LUT5 (Prop_lut5_I1_O)        0.124    72.169 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.351    72.520    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/DIA0
    SLICE_X2Y139         RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=380, routed)         1.587    78.566    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y139         RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism              0.395    78.961    
                         clock uncertainty           -0.222    78.739    
    SLICE_X2Y139         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    78.578    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         78.578    
                         arrival time                         -72.520    
  -------------------------------------------------------------------
                         slack                                  6.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r1_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.292ns (33.988%)  route 0.567ns (66.012%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=382, routed)         0.570    -0.594    accel/accel/Accel_Calculation/clk100
    SLICE_X10Y148        FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y148        FDRE (Prop_fdre_C_Q)         0.148    -0.446 r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[3]/Q
                         net (fo=1, routed)           0.396    -0.051    mips/dp/regfile_instance/mem_reg_r1_0_31_18_23_i_5_0[3]
    SLICE_X13Y141        LUT6 (Prop_lut6_I3_O)        0.099     0.048 r  mips/dp/regfile_instance/mem_reg_r1_0_31_18_23_i_8/O
                         net (fo=1, routed)           0.049     0.097    mips/dp/regfile_instance/mem_readdata[19]
    SLICE_X13Y141        LUT5 (Prop_lut5_I1_O)        0.045     0.142 r  mips/dp/regfile_instance/mem_reg_r1_0_31_18_23_i_1/O
                         net (fo=2, routed)           0.123     0.265    mips/dp/regfile_instance/mem_reg_r1_0_31_18_23/DIA1
    SLICE_X12Y142        RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=380, routed)         0.839    -0.834    mips/dp/regfile_instance/mem_reg_r1_0_31_18_23/WCLK
    SLICE_X12Y142        RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_18_23/RAMA_D1/CLK
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.222    -0.056    
    SLICE_X12Y142        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     0.064    mips/dp/regfile_instance/mem_reg_r1_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r1_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.254ns (28.369%)  route 0.641ns (71.631%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=382, routed)         0.570    -0.594    accel/accel/Accel_Calculation/clk100
    SLICE_X10Y148        FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y148        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[2]/Q
                         net (fo=1, routed)           0.424    -0.007    mips/dp/regfile_instance/mem_reg_r1_0_31_18_23_i_5_0[2]
    SLICE_X15Y141        LUT6 (Prop_lut6_I3_O)        0.045     0.038 r  mips/dp/regfile_instance/mem_reg_r1_0_31_18_23_i_10/O
                         net (fo=1, routed)           0.092     0.131    mips/dp/regfile_instance/mem_readdata[18]
    SLICE_X13Y142        LUT5 (Prop_lut5_I1_O)        0.045     0.176 r  mips/dp/regfile_instance/mem_reg_r1_0_31_18_23_i_2/O
                         net (fo=2, routed)           0.126     0.301    mips/dp/regfile_instance/mem_reg_r1_0_31_18_23/DIA0
    SLICE_X12Y142        RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=380, routed)         0.839    -0.834    mips/dp/regfile_instance/mem_reg_r1_0_31_18_23/WCLK
    SLICE_X12Y142        RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_18_23/RAMA/CLK
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.222    -0.056    
    SLICE_X12Y142        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.091    mips/dp/regfile_instance/mem_reg_r1_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r1_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.271ns (29.832%)  route 0.637ns (70.168%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=382, routed)         0.570    -0.594    accel/accel/Accel_Calculation/clk100
    SLICE_X11Y148        FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y148        FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[8]/Q
                         net (fo=1, routed)           0.333    -0.133    memIO/data_mem/mem_reg_r1_0_31_24_29_i_2_0[0]
    SLICE_X13Y144        LUT6 (Prop_lut6_I3_O)        0.098    -0.035 r  memIO/data_mem/mem_reg_r1_0_31_24_29_i_10/O
                         net (fo=1, routed)           0.137     0.102    mips/dp/regfile_instance/mem_reg_r2_0_31_30_31_0[0]
    SLICE_X13Y144        LUT5 (Prop_lut5_I1_O)        0.045     0.147 r  mips/dp/regfile_instance/mem_reg_r1_0_31_24_29_i_2/O
                         net (fo=2, routed)           0.167     0.314    mips/dp/regfile_instance/mem_reg_r1_0_31_24_29/DIA0
    SLICE_X14Y143        RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=380, routed)         0.840    -0.833    mips/dp/regfile_instance/mem_reg_r1_0_31_24_29/WCLK
    SLICE_X14Y143        RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_24_29/RAMA/CLK
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.222    -0.055    
    SLICE_X14Y143        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.092    mips/dp/regfile_instance/mem_reg_r1_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r2_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.271ns (29.806%)  route 0.638ns (70.194%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=382, routed)         0.570    -0.594    accel/accel/Accel_Calculation/clk100
    SLICE_X11Y148        FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y148        FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[8]/Q
                         net (fo=1, routed)           0.333    -0.133    memIO/data_mem/mem_reg_r1_0_31_24_29_i_2_0[0]
    SLICE_X13Y144        LUT6 (Prop_lut6_I3_O)        0.098    -0.035 r  memIO/data_mem/mem_reg_r1_0_31_24_29_i_10/O
                         net (fo=1, routed)           0.137     0.102    mips/dp/regfile_instance/mem_reg_r2_0_31_30_31_0[0]
    SLICE_X13Y144        LUT5 (Prop_lut5_I1_O)        0.045     0.147 r  mips/dp/regfile_instance/mem_reg_r1_0_31_24_29_i_2/O
                         net (fo=2, routed)           0.168     0.315    mips/dp/regfile_instance/mem_reg_r2_0_31_24_29/DIA0
    SLICE_X14Y144        RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=380, routed)         0.840    -0.833    mips/dp/regfile_instance/mem_reg_r2_0_31_24_29/WCLK
    SLICE_X14Y144        RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_24_29/RAMA/CLK
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.222    -0.055    
    SLICE_X14Y144        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.092    mips/dp/regfile_instance/mem_reg_r2_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.292ns (31.641%)  route 0.631ns (68.359%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=382, routed)         0.570    -0.594    accel/accel/Accel_Calculation/clk100
    SLICE_X8Y148         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y148         FDRE (Prop_fdre_C_Q)         0.148    -0.446 r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[3]/Q
                         net (fo=1, routed)           0.398    -0.049    memIO/screen_mem/mem_reg_r1_0_31_0_5_i_4[0]
    SLICE_X5Y137         LUT6 (Prop_lut6_I3_O)        0.099     0.050 r  memIO/screen_mem/mem_reg_r1_0_31_0_5_i_30/O
                         net (fo=1, routed)           0.106     0.157    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5_1
    SLICE_X5Y138         LUT6 (Prop_lut6_I2_O)        0.045     0.202 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.127     0.329    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/DIB1
    SLICE_X2Y139         RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=380, routed)         0.869    -0.804    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y139         RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.557    -0.248    
                         clock uncertainty            0.222    -0.026    
    SLICE_X2Y139         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     0.098    mips/dp/regfile_instance/mem_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r1_0_31_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.254ns (26.674%)  route 0.698ns (73.326%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=382, routed)         0.570    -0.594    accel/accel/Accel_Calculation/clk100
    SLICE_X10Y148        FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y148        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[0]/Q
                         net (fo=1, routed)           0.340    -0.090    mips/dp/regfile_instance/mem_reg_r1_0_31_18_23_i_5_0[0]
    SLICE_X8Y140         LUT6 (Prop_lut6_I3_O)        0.045    -0.045 r  mips/dp/regfile_instance/mem_reg_r1_0_31_12_17_i_18/O
                         net (fo=1, routed)           0.054     0.009    mips/dp/regfile_instance/mem_readdata[16]
    SLICE_X8Y140         LUT5 (Prop_lut5_I1_O)        0.045     0.054 r  mips/dp/regfile_instance/mem_reg_r1_0_31_12_17_i_6/O
                         net (fo=2, routed)           0.304     0.358    mips/dp/regfile_instance/mem_reg_r1_0_31_12_17/DIC0
    SLICE_X6Y143         RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=380, routed)         0.867    -0.805    mips/dp/regfile_instance/mem_reg_r1_0_31_12_17/WCLK
    SLICE_X6Y143         RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_12_17/RAMC/CLK
                         clock pessimism              0.557    -0.249    
                         clock uncertainty            0.222    -0.027    
    SLICE_X6Y143         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     0.117    mips/dp/regfile_instance/mem_reg_r1_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r2_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.292ns (32.230%)  route 0.614ns (67.770%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=382, routed)         0.570    -0.594    accel/accel/Accel_Calculation/clk100
    SLICE_X10Y148        FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y148        FDRE (Prop_fdre_C_Q)         0.148    -0.446 r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[3]/Q
                         net (fo=1, routed)           0.396    -0.051    mips/dp/regfile_instance/mem_reg_r1_0_31_18_23_i_5_0[3]
    SLICE_X13Y141        LUT6 (Prop_lut6_I3_O)        0.099     0.048 r  mips/dp/regfile_instance/mem_reg_r1_0_31_18_23_i_8/O
                         net (fo=1, routed)           0.049     0.097    mips/dp/regfile_instance/mem_readdata[19]
    SLICE_X13Y141        LUT5 (Prop_lut5_I1_O)        0.045     0.142 r  mips/dp/regfile_instance/mem_reg_r1_0_31_18_23_i_1/O
                         net (fo=2, routed)           0.169     0.312    mips/dp/regfile_instance/mem_reg_r2_0_31_18_23/DIA1
    SLICE_X14Y142        RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=380, routed)         0.839    -0.834    mips/dp/regfile_instance/mem_reg_r2_0_31_18_23/WCLK
    SLICE_X14Y142        RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_18_23/RAMA_D1/CLK
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.222    -0.056    
    SLICE_X14Y142        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     0.064    mips/dp/regfile_instance/mem_reg_r2_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r2_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.231ns (25.539%)  route 0.674ns (74.461%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=382, routed)         0.570    -0.594    accel/accel/Accel_Calculation/clk100
    SLICE_X11Y148        FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[7]/Q
                         net (fo=1, routed)           0.439    -0.014    mips/dp/regfile_instance/mem_reg_r1_0_31_18_23_i_5_0[7]
    SLICE_X12Y141        LUT6 (Prop_lut6_I3_O)        0.045     0.031 r  mips/dp/regfile_instance/mem_reg_r1_0_31_18_23_i_16/O
                         net (fo=1, routed)           0.122     0.153    mips/dp/regfile_instance/mem_readdata[23]
    SLICE_X12Y141        LUT5 (Prop_lut5_I1_O)        0.045     0.198 r  mips/dp/regfile_instance/mem_reg_r1_0_31_18_23_i_5/O
                         net (fo=2, routed)           0.112     0.310    mips/dp/regfile_instance/mem_reg_r2_0_31_18_23/DIC1
    SLICE_X14Y142        RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=380, routed)         0.839    -0.834    mips/dp/regfile_instance/mem_reg_r2_0_31_18_23/WCLK
    SLICE_X14Y142        RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r2_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.222    -0.056    
    SLICE_X14Y142        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     0.058    mips/dp/regfile_instance/mem_reg_r2_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.310    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.254ns (26.339%)  route 0.710ns (73.661%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=382, routed)         0.570    -0.594    accel/accel/Accel_Calculation/clk100
    SLICE_X8Y148         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y148         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[2]/Q
                         net (fo=1, routed)           0.496     0.066    mips/dp/regfile_instance/mem_reg_r1_0_31_6_11_i_1_0[2]
    SLICE_X5Y136         LUT6 (Prop_lut6_I3_O)        0.045     0.111 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_32/O
                         net (fo=1, routed)           0.049     0.160    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_32_n_0
    SLICE_X5Y136         LUT6 (Prop_lut6_I2_O)        0.045     0.205 r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.166     0.370    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/DIB0
    SLICE_X6Y138         RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=380, routed)         0.866    -0.807    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y138         RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMB/CLK
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.222    -0.029    
    SLICE_X6Y138         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     0.117    mips/dp/regfile_instance/mem_reg_r1_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.370    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regfile_instance/mem_reg_r1_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.272ns (28.012%)  route 0.699ns (71.987%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=382, routed)         0.570    -0.594    accel/accel/Accel_Calculation/clk100
    SLICE_X9Y148         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y148         FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[8]/Q
                         net (fo=1, routed)           0.479     0.013    memIO/mem_reg_r1_0_31_6_11_i_4[1]
    SLICE_X0Y142         LUT4 (Prop_lut4_I2_O)        0.099     0.112 r  memIO/mem_reg_r1_0_31_6_11_i_13/O
                         net (fo=1, routed)           0.106     0.218    mips/dp/regfile_instance/mem_reg_r2_0_31_6_11_2
    SLICE_X1Y141         LUT6 (Prop_lut6_I1_O)        0.045     0.263 r  mips/dp/regfile_instance/mem_reg_r1_0_31_6_11_i_4/O
                         net (fo=2, routed)           0.114     0.377    mips/dp/regfile_instance/mem_reg_r1_0_31_6_11/DIB0
    SLICE_X2Y142         RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=380, routed)         0.870    -0.803    mips/dp/regfile_instance/mem_reg_r1_0_31_6_11/WCLK
    SLICE_X2Y142         RAMD32                                       r  mips/dp/regfile_instance/mem_reg_r1_0_31_6_11/RAMB/CLK
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.222    -0.025    
    SLICE_X2Y142         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     0.121    mips/dp/regfile_instance/mem_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.377    
  -------------------------------------------------------------------
                         slack                                  0.255    





