$date
  Wed Dec 22 23:25:12 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 4 ! adresse[0:3] $end
$var reg 32 " din[0:31] $end
$var reg 32 # do[0:31] $end
$var reg 1 $ read_write $end
$scope module testobject $end
$var reg 4 % adr[0:3] $end
$var reg 32 & din[0:31] $end
$var reg 32 ' do[0:31] $end
$var reg 1 ( read_write $end
$comment ram_m is not handled $end
$upscope $end
$enddefinitions $end
#0
b0000 !
b00000000000000000000000000000000 "
b00000000000000000000000000000000 #
1$
b0000 %
b00000000000000000000000000000000 &
b00000000000000000000000000000000 '
1(
#50000000
b00000000000000000000000000000001 "
b00000000000000000000000000000001 &
#100000000
b1000 !
b00000000000000000000000010000001 "
b1000 %
b00000000000000000000000010000001 &
#106000000
#150000000
