#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Jun 19 19:07:51 2025
# Process ID         : 19720
# Current directory  : C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelinedRV32F
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent49592 C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32F\RISCVpipelinedRV32F.xpr
# Log file           : C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelinedRV32F/vivado.log
# Journal file       : C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelinedRV32F\vivado.jou
# Running On         : QianPC
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i9-12900H
# CPU Frequency      : 2918 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 16848 MB
# Swap memory        : 26843 MB
# Total Virtual      : 43691 MB
# Available Virtual  : 9887 MB
#-----------------------------------------------------------
start_gui
open_project C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelinedRV32F/RISCVpipelinedRV32F.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelinedRV32F/RISCVpipelinedRV32F.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_wiz_0' (customized with software release 2020.2) has a different revision in the IP Catalog.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 1625.473 ; gain = 425.809
save_project_as RISCVpipelinedRV32IMF C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelinedRV32IMF -force
WARNING: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_wiz_0' (customized with software release 2020.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_wiz_0' (customized with software release 2020.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelinedRV32IMF/RISCVpipelinedRV32IMF.cache/ip 
import_files
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'clk_wiz_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'clk_wiz_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'utils_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'utils_1'
open_project C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.xpr
INFO: [Project 1-313] Project file moved from 'D:/RISCV-cpu/RTL/CPUs/RISCVrv32IM' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1877] Auto incremental dir location 'c:/home/fpgauser/C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/utils_1/imports/synth_1' of run 'synth_1' is not writable, setting it to default location 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/utils_1/imports/synth_1'.
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
INFO: [Project 1-1877] Auto incremental dir location 'c:/home/fpgauser/C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/utils_1/imports/clk_wiz_0_synth_1' of run 'clk_wiz_0_synth_1' is not writable, setting it to default location 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/utils_1/imports/clk_wiz_0_synth_1'.
WARNING: [Project 1-509] GeneratedRun file for 'clk_wiz_0_synth_1' not found
INFO: [Project 1-1877] Auto incremental dir location 'c:/home/fpgauser/C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/utils_1/imports/impl_1' of run 'impl_1' is not writable, setting it to default location 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/utils_1/imports/impl_1'.
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
INFO: [Project 1-1877] Auto incremental dir location 'c:/home/fpgauser/C:/Users/besernd1/Documents/RISCVrv32IM/RISCVrv32IM.srcs/utils_1/imports/clk_wiz_0_impl_1' of run 'clk_wiz_0_impl_1' is not writable, setting it to default location 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/utils_1/imports/clk_wiz_0_impl_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_wiz_0' (customized with software release 2020.2) has a different revision in the IP Catalog.
INFO: [Project 1-230] Project 'RISCVrv32IM.xpr' upgraded for this version of Vivado.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
ERROR: [Common 17-180] Spawn failed: No error
current_project RISCVpipelinedRV32IMF
current_project RISCVrv32IM
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sc_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sccpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sc_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sc_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_runs impl_1 -to_step write_bitstream -jobs 10
WARNING: [Project 1-576] IP 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' in run clk_wiz_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci

CRITICAL WARNING: [IP_Flow 19-4739] Writing uncustomized BOM file 'c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xml'
CRITICAL WARNING: [IP_Flow 19-194] Failed to save IP instance 'clk_wiz_0'.
WARNING: [Project 1-576] IP 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' in run clk_wiz_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
[Thu Jun 19 19:34:56 2025] Launched clk_wiz_0_synth_1, synth_1...
Run output will be captured here:
clk_wiz_0_synth_1: C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.runs/clk_wiz_0_synth_1/runme.log
synth_1: C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.runs/synth_1/runme.log
[Thu Jun 19 19:34:56 2025] Launched impl_1...
Run output will be captured here: C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.runs/impl_1/runme.log
current_project RISCVpipelinedRV32IMF
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sc_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sccpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sc_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sc_computer.v:]
current_project RISCVrv32IM
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
ERROR: [Common 17-180] Spawn failed: No error
upgrade_ip -srcset clk_wiz_0 -vlnv xilinx.com:ip:clk_wiz:6.0 [get_ips  clk_wiz_0] -log ip_upgrade.log
Upgrading 'clk_wiz_0'
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

INFO: [Project 1-386] Moving file 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' from fileset 'clk_wiz_0' to fileset 'sources_1'.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sc_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sccpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sc_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sc_computer.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
INFO: [IP_Flow 19-3422] Upgraded clk_wiz_0 (Clocking Wizard 6.0) from revision 6 to revision 15
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1926.941 ; gain = 212.148
ERROR: [Common 17-39] 'upgrade_ip' failed due to earlier errors.
current_project RISCVpipelinedRV32IMF
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
INFO: [Common 17-14] Message 'filemgmt 56-199' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
current_project RISCVrv32IM
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: clk_wiz_0
[Thu Jun 19 19:35:34 2025] Launched clk_wiz_0_synth_1, synth_1...
Run output will be captured here:
clk_wiz_0_synth_1: C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.runs/clk_wiz_0_synth_1/runme.log
synth_1: C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.runs/synth_1/runme.log
[Thu Jun 19 19:35:34 2025] Launched impl_1...
Run output will be captured here: C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sc_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sccpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sc_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sc_computer.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
current_project RISCVpipelinedRV32IMF
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sc_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sccpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sc_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sc_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
ERROR: [Common 17-180] Spawn failed: No error
current_project RISCVrv32IM
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1986.211 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2046.754 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2649.473 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2649.473 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2649.473 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2649.473 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2649.473 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2649.473 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2649.473 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2649.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3001.566 ; gain = 1033.945
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing -delay_type min_max -max_paths 10 -sort_by group -input_pins -routable_nets -name timing_2
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type min_max -sort_by group.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_3
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
set_property top mfp_nexys4_ddr [current_fileset]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
INFO: [Common 17-14] Message 'filemgmt 56-199' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
launch_runs impl_1 -jobs 10
[Thu Jun 19 19:41:43 2025] Launched synth_1...
Run output will be captured here: C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.runs/synth_1/runme.log
[Thu Jun 19 19:41:43 2025] Launched impl_1...
Run output will be captured here: C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.runs/impl_1/runme.log
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_3
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3034.289 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3034.289 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3034.289 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3034.289 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3034.289 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3034.289 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3034.289 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 3034.289 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 3034.289 ; gain = 0.000
current_project RISCVpipelinedRV32IMF
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sc_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sccpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sc_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sc_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
ERROR: [Common 17-180] Spawn failed: No error
current_project RISCVrv32IM
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Thu Jun 19 19:48:18 2025] Launched synth_1...
Run output will be captured here: C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.runs/synth_1/runme.log
[Thu Jun 19 19:48:18 2025] Launched impl_1...
Run output will be captured here: C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 3228.711 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 364 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3228.711 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3228.711 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3228.711 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 3228.711 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3228.711 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 3228.711 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.207 . Memory (MB): peak = 3228.711 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.208 . Memory (MB): peak = 3228.711 ; gain = 0.000
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
Cannot send datagram packet to /10.5.0.255
OSError: [WinError 10022] An invalid argument was supplied
  File "chipscopy\tcf\services\local\LocatorService.py", line 707, in __sendDatagramPacket


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-13:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3228.711 ; gain = 0.000
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
Cannot send datagram packet to /10.5.0.255
OSError: [WinError 10022] An invalid argument was supplied
  File "chipscopy\tcf\services\local\LocatorService.py", line 707, in __sendDatagramPacket


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-13:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
Cannot send datagram packet to /10.5.0.255
OSError: [WinError 10022] An invalid argument was supplied
  File "chipscopy\tcf\services\local\LocatorService.py", line 707, in __sendDatagramPacket


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-13:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B62160A
set_property PROGRAM.FILE {C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.runs/impl_1/mfp_nexys4_ddr.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.runs/impl_1/mfp_nexys4_ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sc_computer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sc_computer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sc_computer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/buzzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer
INFO: [VRFC 10-311] analyzing module microsCounter
INFO: [VRFC 10-311] analyzing module toggleBuzz
INFO: [VRFC 10-311] analyzing module regR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/PulseGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PulseGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/SPI_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/Start_Div_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Start_Div_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/UART_RX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_RX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/UART_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/cmdproc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmdproc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/debug_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/dffe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/dffe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/dffe5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/milliscounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module milliscounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/mux8x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/pmod_als_spi_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pmod_als_spi_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/sc_cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/sevensegdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/sevensegtimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegtimer
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/uram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/Basic_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Basic_and
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/SDivide.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SDivide
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/UDivide.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UDivide
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/branch_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpugpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/imme.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imme
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/jal_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/jalr_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jalr_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/mul_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/new/multiplysignedsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplysignedsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/new/multiplysignedunsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplysignedunsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/new/multiplyunsignedunsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplyunsignedunsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/pc4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/rv32m_fuse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32m_fuse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/rv32m_fuseALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32m_fuseALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_computer
WARNING: [VRFC 10-2938] 'dbg_imem_addr' is already implicitly declared on line 73 [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer.v:113]
WARNING: [VRFC 10-2938] 'dbg_imem_din' is already implicitly declared on line 74 [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer.v:114]
WARNING: [VRFC 10-2938] 'dbg_imem_ce' is already implicitly declared on line 75 [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer.v:115]
WARNING: [VRFC 10-2938] 'dbg_imem_we' is already implicitly declared on line 76 [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer.v:116]
WARNING: [VRFC 10-2938] 'dbg_dmem_addr' is already implicitly declared on line 78 [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer.v:118]
WARNING: [VRFC 10-2938] 'dbg_dmem_din' is already implicitly declared on line 79 [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer.v:119]
WARNING: [VRFC 10-2938] 'dbg_dmem_ce' is already implicitly declared on line 80 [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer.v:120]
WARNING: [VRFC 10-2938] 'dbg_dmem_we' is already implicitly declared on line 81 [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer.v:121]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sccomp_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sccpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/mfp_nexys4_ddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mfp_nexys4_ddr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_computer_tb
WARNING: [VRFC 10-8497] literal value 'haaaa truncated to fit in 4 bits [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer_tb.v:301]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RISC-Vrv32m/Start_Div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Start_Div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3228.711 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sc_computer_tb_behav xil_defaultlib.sc_computer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sc_computer_tb_behav xil_defaultlib.sc_computer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sc_cu
Compiling module xil_defaultlib.dffe32
Compiling module xil_defaultlib.pc4
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.dffe
Compiling module xil_defaultlib.dffe5
Compiling module xil_defaultlib.dffe3
Compiling module xil_defaultlib.mux8x32
Compiling module xil_defaultlib.rv32m_fuse
Compiling module xil_defaultlib.Start_Div_mul
Compiling module xil_defaultlib.multiplysignedsigned
Compiling module xil_defaultlib.multiplysignedunsigned
Compiling module xil_defaultlib.multiplyunsignedunsigned
Compiling module xil_defaultlib.UDivide
Compiling module xil_defaultlib.SDivide
Compiling module xil_defaultlib.Basic_and
Compiling module xil_defaultlib.mul_div
Compiling module xil_defaultlib.rv32m_fuseALU
Compiling module xil_defaultlib.jal_addr
Compiling module xil_defaultlib.jalr_addr
Compiling module xil_defaultlib.imme
Compiling module xil_defaultlib.branch_addr
Compiling module xil_defaultlib.sccpu
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/JHU...
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/JHU...
Compiling module xil_defaultlib.sccomp_decoder
Compiling module xil_defaultlib.milliscounter
Compiling module xil_defaultlib.regR
Compiling module xil_defaultlib.microsCounter
Compiling module xil_defaultlib.toggleBuzz
Compiling module xil_defaultlib.buzzer
Compiling module xil_defaultlib.SPI_Master(SPI_MODE=3,CLKS_PER_H...
Compiling module xil_defaultlib.pmod_als_spi_receiver
Compiling module xil_defaultlib.sevensegdec
Compiling module xil_defaultlib.counter(WIDTH=16)
Compiling module xil_defaultlib.counter(WIDTH=3)
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.mux8(WIDTH=4)
Compiling module xil_defaultlib.sevensegtimer
Compiling module xil_defaultlib.cpugpio
Compiling module xil_defaultlib.sc_computer
Compiling module xil_defaultlib.sc_computer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sc_computer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sc_computer_tb_behav -key {Behavioral:sim_1:Functional:sc_computer_tb} -tclbatch {sc_computer_tb.tcl} -view {C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/sc_computer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/sc_computer_tb_behav.wcfg
source sc_computer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Initialized variables sdivide.v 0
Initialized variables sdivide.v 0
Initialized variables sdivide.v 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sc_computer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 3229.094 ; gain = 0.383
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sc_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sccpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sc_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sc_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
INFO: [Common 17-14] Message 'filemgmt 56-199' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 10
[Thu Jun 19 19:57:38 2025] Launched synth_1...
Run output will be captured here: C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.runs/synth_1/runme.log
[Thu Jun 19 19:57:38 2025] Launched impl_1...
Run output will be captured here: C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
Cannot send datagram packet to /10.5.0.255
OSError: [WinError 10022] An invalid argument was supplied
  File "chipscopy\tcf\services\local\LocatorService.py", line 707, in __sendDatagramPacket


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-13:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3274.820 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B62160A
set_property PROGRAM.FILE {C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.runs/impl_1/mfp_nexys4_ddr.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.runs/impl_1/mfp_nexys4_ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.runs/impl_1/mfp_nexys4_ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sc_computer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sc_computer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sc_computer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/buzzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer
INFO: [VRFC 10-311] analyzing module microsCounter
INFO: [VRFC 10-311] analyzing module toggleBuzz
INFO: [VRFC 10-311] analyzing module regR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/PulseGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PulseGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/SPI_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/Start_Div_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Start_Div_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/UART_RX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_RX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/UART_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/cmdproc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmdproc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/debug_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/dffe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/dffe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/dffe5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/milliscounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module milliscounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/mux8x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/pmod_als_spi_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pmod_als_spi_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/sc_cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/sevensegdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/sevensegtimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegtimer
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/uram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/Basic_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Basic_and
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/SDivide.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SDivide
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/UDivide.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UDivide
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/branch_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpugpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/imme.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imme
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/jal_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/jalr_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jalr_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/mul_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/new/multiplysignedsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplysignedsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/new/multiplysignedunsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplysignedunsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/new/multiplyunsignedunsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplyunsignedunsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/pc4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/rv32m_fuse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32m_fuse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/rv32m_fuseALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32m_fuseALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_computer
WARNING: [VRFC 10-2938] 'dbg_imem_addr' is already implicitly declared on line 73 [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer.v:113]
WARNING: [VRFC 10-2938] 'dbg_imem_din' is already implicitly declared on line 74 [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer.v:114]
WARNING: [VRFC 10-2938] 'dbg_imem_ce' is already implicitly declared on line 75 [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer.v:115]
WARNING: [VRFC 10-2938] 'dbg_imem_we' is already implicitly declared on line 76 [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer.v:116]
WARNING: [VRFC 10-2938] 'dbg_dmem_addr' is already implicitly declared on line 78 [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer.v:118]
WARNING: [VRFC 10-2938] 'dbg_dmem_din' is already implicitly declared on line 79 [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer.v:119]
WARNING: [VRFC 10-2938] 'dbg_dmem_ce' is already implicitly declared on line 80 [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer.v:120]
WARNING: [VRFC 10-2938] 'dbg_dmem_we' is already implicitly declared on line 81 [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer.v:121]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sccomp_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sccpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/mfp_nexys4_ddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mfp_nexys4_ddr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_computer_tb
WARNING: [VRFC 10-8497] literal value 'haaaa truncated to fit in 4 bits [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer_tb.v:301]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RISC-Vrv32m/Start_Div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Start_Div
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3280.305 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3280.305 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sc_computer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sc_computer_tb_behav xil_defaultlib.sc_computer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sc_computer_tb_behav xil_defaultlib.sc_computer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sc_cu
Compiling module xil_defaultlib.dffe32
Compiling module xil_defaultlib.pc4
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.dffe
Compiling module xil_defaultlib.dffe5
Compiling module xil_defaultlib.dffe3
Compiling module xil_defaultlib.mux8x32
Compiling module xil_defaultlib.rv32m_fuse
Compiling module xil_defaultlib.Start_Div_mul
Compiling module xil_defaultlib.multiplysignedsigned
Compiling module xil_defaultlib.multiplysignedunsigned
Compiling module xil_defaultlib.multiplyunsignedunsigned
Compiling module xil_defaultlib.UDivide
Compiling module xil_defaultlib.SDivide
Compiling module xil_defaultlib.Basic_and
Compiling module xil_defaultlib.mul_div
Compiling module xil_defaultlib.rv32m_fuseALU
Compiling module xil_defaultlib.jal_addr
Compiling module xil_defaultlib.jalr_addr
Compiling module xil_defaultlib.imme
Compiling module xil_defaultlib.branch_addr
Compiling module xil_defaultlib.sccpu
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/JHU...
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/JHU...
Compiling module xil_defaultlib.sccomp_decoder
Compiling module xil_defaultlib.milliscounter
Compiling module xil_defaultlib.regR
Compiling module xil_defaultlib.microsCounter
Compiling module xil_defaultlib.toggleBuzz
Compiling module xil_defaultlib.buzzer
Compiling module xil_defaultlib.SPI_Master(SPI_MODE=3,CLKS_PER_H...
Compiling module xil_defaultlib.pmod_als_spi_receiver
Compiling module xil_defaultlib.sevensegdec
Compiling module xil_defaultlib.counter(WIDTH=16)
Compiling module xil_defaultlib.counter(WIDTH=3)
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.mux8(WIDTH=4)
Compiling module xil_defaultlib.sevensegtimer
Compiling module xil_defaultlib.cpugpio
Compiling module xil_defaultlib.sc_computer
Compiling module xil_defaultlib.sc_computer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sc_computer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 3280.305 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10000 ns
Initialized variables sdivide.v 0
Initialized variables sdivide.v 0
Initialized variables sdivide.v 0
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sc_computer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sc_computer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sc_computer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sc_computer_tb_behav xil_defaultlib.sc_computer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sc_computer_tb_behav xil_defaultlib.sc_computer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sc_computer_tb_behav -key {Behavioral:sim_1:Functional:sc_computer_tb} -tclbatch {sc_computer_tb.tcl} -view {C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/sc_computer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/sc_computer_tb_behav.wcfg
source sc_computer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Initialized variables sdivide.v 0
Initialized variables sdivide.v 0
Initialized variables sdivide.v 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sc_computer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3280.305 ; gain = 0.000
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
close_design
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sc_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sccpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sc_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sc_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sc_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sccpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sccpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sccpu.v:]
relaunch_sim
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-39] 'suspend_sim' failed due to earlier errors.
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'suspend_sim' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sc_computer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.sim/sim_1/behav/xsim'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sc_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sccpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sccpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sccpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sc_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sccpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
"xvlog --incr --relax -prj sc_computer_tb_vlog.prj"
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
ERROR: [Common 17-180] Spawn failed: No error
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/buzzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer
INFO: [VRFC 10-311] analyzing module microsCounter
INFO: [VRFC 10-311] analyzing module toggleBuzz
INFO: [VRFC 10-311] analyzing module regR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/PulseGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PulseGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/SPI_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/Start_Div_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Start_Div_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/UART_RX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_RX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/UART_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/cmdproc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmdproc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/3rd Party IP/uart-debug/debug_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/dffe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/dffe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/dffe5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/milliscounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module milliscounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/mux8x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/pmod_als_spi_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pmod_als_spi_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/sc_cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/sevensegdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/sevensegtimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegtimer
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/uram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/Basic_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Basic_and
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/SDivide.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SDivide
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/UDivide.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UDivide
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/branch_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RTL/Common/io/cpugpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpugpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/imme.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imme
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/jal_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/jalr_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jalr_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/mul_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/new/multiplysignedsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplysignedsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/new/multiplysignedunsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplysignedunsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/new/multiplyunsignedunsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplyunsignedunsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/pc4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/rv32m_fuse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32m_fuse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/RISC-Vrv32m/rv32m_fuseALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32m_fuseALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_computer
WARNING: [VRFC 10-2938] 'dbg_imem_addr' is already implicitly declared on line 73 [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer.v:113]
WARNING: [VRFC 10-2938] 'dbg_imem_din' is already implicitly declared on line 74 [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer.v:114]
WARNING: [VRFC 10-2938] 'dbg_imem_ce' is already implicitly declared on line 75 [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer.v:115]
WARNING: [VRFC 10-2938] 'dbg_imem_we' is already implicitly declared on line 76 [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer.v:116]
WARNING: [VRFC 10-2938] 'dbg_dmem_addr' is already implicitly declared on line 78 [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer.v:118]
WARNING: [VRFC 10-2938] 'dbg_dmem_din' is already implicitly declared on line 79 [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer.v:119]
WARNING: [VRFC 10-2938] 'dbg_dmem_ce' is already implicitly declared on line 80 [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer.v:120]
WARNING: [VRFC 10-2938] 'dbg_dmem_we' is already implicitly declared on line 81 [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer.v:121]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sccomp_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sccpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/mfp_nexys4_ddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mfp_nexys4_ddr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/Documents/cod_riscv_cpu/sc_computer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_computer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/imports/RISC-Vrv32m/Start_Div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Start_Div
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3462.691 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3462.691 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sc_computer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sc_computer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sc_computer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sc_computer_tb_behav xil_defaultlib.sc_computer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sc_computer_tb_behav xil_defaultlib.sc_computer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sc_cu
Compiling module xil_defaultlib.dffe32
Compiling module xil_defaultlib.pc4
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.dffe
Compiling module xil_defaultlib.dffe5
Compiling module xil_defaultlib.dffe3
Compiling module xil_defaultlib.mux8x32
Compiling module xil_defaultlib.rv32m_fuse
Compiling module xil_defaultlib.Start_Div_mul
Compiling module xil_defaultlib.multiplysignedsigned
Compiling module xil_defaultlib.multiplysignedunsigned
Compiling module xil_defaultlib.multiplyunsignedunsigned
Compiling module xil_defaultlib.UDivide
Compiling module xil_defaultlib.SDivide
Compiling module xil_defaultlib.Basic_and
Compiling module xil_defaultlib.mul_div
Compiling module xil_defaultlib.rv32m_fuseALU
Compiling module xil_defaultlib.jal_addr
Compiling module xil_defaultlib.jalr_addr
Compiling module xil_defaultlib.imme
Compiling module xil_defaultlib.branch_addr
Compiling module xil_defaultlib.sccpu
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/JHU...
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/JHU...
Compiling module xil_defaultlib.sccomp_decoder
Compiling module xil_defaultlib.milliscounter
Compiling module xil_defaultlib.regR
Compiling module xil_defaultlib.microsCounter
Compiling module xil_defaultlib.toggleBuzz
Compiling module xil_defaultlib.buzzer
Compiling module xil_defaultlib.SPI_Master(SPI_MODE=3,CLKS_PER_H...
Compiling module xil_defaultlib.pmod_als_spi_receiver
Compiling module xil_defaultlib.sevensegdec
Compiling module xil_defaultlib.counter(WIDTH=16)
Compiling module xil_defaultlib.counter(WIDTH=3)
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.mux8(WIDTH=4)
Compiling module xil_defaultlib.sevensegtimer
Compiling module xil_defaultlib.cpugpio
Compiling module xil_defaultlib.sc_computer
Compiling module xil_defaultlib.sc_computer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sc_computer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Initialized variables sdivide.v 0
Initialized variables sdivide.v 0
Initialized variables sdivide.v 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3462.691 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_0
set_property -dict [list \
  CONFIG.C_DATA_DEPTH {2048} \
  CONFIG.C_NUM_OF_PROBES {4} \
  CONFIG.C_PROBE0_WIDTH {32} \
  CONFIG.C_PROBE1_WIDTH {32} \
] [get_ips ila_0]
generate_target {instantiation_template} [get_files c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/ip/ila_0/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_0'...
current_project RISCVpipelinedRV32IMF
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sc_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sccpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sc_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sc_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
current_project RISCVrv32IM
generate_target all [get_files  c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/ip/ila_0/ila_0.xci]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
ERROR: [Common 17-180] Spawn failed: No error
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_0'...
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sc_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sccpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sccpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sccpu.v:]
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/ila_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_0'...
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
current_project RISCVpipelinedRV32IMF
current_project RISCVrv32IM
generate_target all [get_files  c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/ip/ila_0/ila_0.xci]
catch { config_ip_cache -export [get_ips -all ila_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ila_0
export_ip_user_files -of_objects [get_files c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/sources_1/ip/ila_0/ila_0.xci]
launch_runs ila_0_synth_1 -jobs 10
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ila_0
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sc_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sccpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sc_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sc_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sc_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sccpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.gen\sources_1\ip\ila_0\ila_0.veo:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.gen\sources_1\ip\ila_0\ila_0.veo:]
INFO: [Common 17-14] Message 'filemgmt 56-199' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
[Thu Jun 19 20:15:31 2025] Launched ila_0_synth_1...
Run output will be captured here: C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.runs/ila_0_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'ila_0'... please wait for 'ila_0_synth_1' run to finish...
wait_on_run ila_0_synth_1
[Thu Jun 19 20:15:31 2025] Waiting for ila_0_synth_1 to finish...
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
[Thu Jun 19 20:15:37 2025] Waiting for ila_0_synth_1 to finish...
[Thu Jun 19 20:15:42 2025] Waiting for ila_0_synth_1 to finish...
[Thu Jun 19 20:15:47 2025] Waiting for ila_0_synth_1 to finish...
[Thu Jun 19 20:15:57 2025] Waiting for ila_0_synth_1 to finish...
[Thu Jun 19 20:16:07 2025] Waiting for ila_0_synth_1 to finish...
[Thu Jun 19 20:16:17 2025] Waiting for ila_0_synth_1 to finish...
[Thu Jun 19 20:16:27 2025] Waiting for ila_0_synth_1 to finish...
[Thu Jun 19 20:16:47 2025] Waiting for ila_0_synth_1 to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
[Thu Jun 19 20:17:02 2025] Interrupt received

*** Running vivado
    with args -log ila_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ila_0.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Jun 19 20:15:34 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source ila_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 619.328 ; gain = 190.184
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ila_0
Command: synth_design -top ila_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30416
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1326.629 ; gain = 467.195
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:65]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:67]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:100]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:102]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:135]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:137]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:170]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:172]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:205]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:207]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:240]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:242]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:275]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:277]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:310]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:312]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:345]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:347]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:380]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:382]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:415]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:450]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:452]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:485]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:487]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:65]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:67]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:100]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:102]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:135]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:137]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:170]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:172]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:205]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:207]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:240]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:242]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:275]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:277]
INFO: [Common 17-14] Message 'Synth 8-11241' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6157] synthesizing module 'ila_0' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/synth/ila_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'CFGLUT5' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:3129]
INFO: [Synth 8-6155] done synthesizing module 'CFGLUT5' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:3129]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:3092]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:3092]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149195]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149195]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149045]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149045]
INFO: [Synth 8-6157] synthesizing module 'SRLC16E' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149134]
INFO: [Synth 8-6155] done synthesizing module 'SRLC16E' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149134]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:43188]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:43188]
WARNING: [Synth 8-7071] port 'clk_nobuf' of module 'ila_v6_2_16_ila' is unconnected for instance 'inst' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/synth/ila_0.v:3215]
WARNING: [Synth 8-7071] port 'clkdiv_out' of module 'ila_v6_2_16_ila' is unconnected for instance 'inst' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/synth/ila_0.v:3215]
WARNING: [Synth 8-7071] port 'trig_in' of module 'ila_v6_2_16_ila' is unconnected for instance 'inst' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/synth/ila_0.v:3215]
WARNING: [Synth 8-7071] port 'trig_in_ack' of module 'ila_v6_2_16_ila' is unconnected for instance 'inst' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/synth/ila_0.v:3215]
WARNING: [Synth 8-7071] port 'trig_out' of module 'ila_v6_2_16_ila' is unconnected for instance 'inst' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/synth/ila_0.v:3215]
WARNING: [Synth 8-7071] port 'trig_out_ack' of module 'ila_v6_2_16_ila' is unconnected for instance 'inst' [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/synth/ila_0.v:3215]
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_16_ila' has 1033 connections declared, but only 1027 given [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/synth/ila_0.v:3215]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (0#1) [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/synth/ila_0.v:48]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity ila_0 does not have driver. [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/synth/ila_0.v:104]
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[66] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[65] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[64] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[63] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[62] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[61] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[60] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[59] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[58] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[57] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[56] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[55] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[54] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[53] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[52] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[51] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[50] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[49] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[48] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[47] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[46] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[45] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[44] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[43] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[42] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[41] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[40] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[39] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[38] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[37] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[36] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[35] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[34] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[33] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[32] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[31] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[30] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[29] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[28] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[27] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[26] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[25] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[24] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[23] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[22] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[21] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[20] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[19] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[18] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[17] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[16] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[15] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[14] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[13] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[12] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[11] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[10] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[9] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[8] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[7] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[6] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[5] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[4] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[3] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[2] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[1] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[0] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[10] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[9] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[8] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[7] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[6] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[5] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[4] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[3] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[2] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[1] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[0] in module blk_mem_gen_v8_4_9_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[17] in module blk_mem_gen_v8_4_9_blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[16] in module blk_mem_gen_v8_4_9_blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[15] in module blk_mem_gen_v8_4_9_blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[14] in module blk_mem_gen_v8_4_9_blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[13] in module blk_mem_gen_v8_4_9_blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[12] in module blk_mem_gen_v8_4_9_blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[11] in module blk_mem_gen_v8_4_9_blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[10] in module blk_mem_gen_v8_4_9_blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[9] in module blk_mem_gen_v8_4_9_blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[8] in module blk_mem_gen_v8_4_9_blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[7] in module blk_mem_gen_v8_4_9_blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[6] in module blk_mem_gen_v8_4_9_blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[5] in module blk_mem_gen_v8_4_9_blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[4] in module blk_mem_gen_v8_4_9_blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[3] in module blk_mem_gen_v8_4_9_blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[2] in module blk_mem_gen_v8_4_9_blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[1] in module blk_mem_gen_v8_4_9_blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[0] in module blk_mem_gen_v8_4_9_blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_v8_4_9_blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1865.133 ; gain = 1005.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1865.133 ; gain = 1005.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1865.133 ; gain = 1005.699
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1865.133 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 105 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/ila_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/ila_0_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'inst'
Finished Parsing XDC File [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ila_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ila_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.runs/ila_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.runs/ila_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1865.133 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 76 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 68 instances
  CFGLUT5 => SRLC32E: 8 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 1865.133 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 1865.133 ; gain = 1005.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 1865.133 ; gain = 1005.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.runs/ila_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 1865.133 ; gain = 1005.699
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'ltlib_v1_0_2_generic_memrd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              RESET_ADDR |                          0000001 |                          0000001
            REQUEST_READ |                          0000010 |                          0000010
           WAIT_READ_ACK |                          0000100 |                          0000100
             OUTPUT_DATA |                          0001000 |                          0001000
                    IDLE |                          0010000 |                          0010000
         INCREMENT_BLOCK |                          0100000 |                          0100000
       INCREMENT_ADDRESS |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'ltlib_v1_0_2_generic_memrd'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:45 ; elapsed = 00:00:51 . Memory (MB): peak = 1865.133 ; gain = 1005.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 1865.133 ; gain = 1005.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:09 . Memory (MB): peak = 1865.133 ; gain = 1005.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:09 . Memory (MB): peak = 1865.133 ; gain = 1005.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
wait_on_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:01:30 . Memory (MB): peak = 3462.691 ; gain = 0.000
INFO: [Common 17-344] 'wait_on_runs' was cancelled
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sc_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sccpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sc_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sc_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.gen\sources_1\ip\ila_0\ila_0.veo:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.gen\sources_1\ip\ila_0\ila_0.veo:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sc_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sccpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVrv32IM\RISCVrv32IM.srcs\sources_1\imports\Documents\cod_riscv_cpu\sc_computer_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_id_cu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_computer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\FPU files\fpu\fpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplyunsignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_stage_exe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISCVpipelinecode\pl_reg_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.srcs\sources_1\imports\RISC-Vrv32m\multiplysignedunsigned.v:]
INFO: [Common 17-14] Message 'filemgmt 56-199' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Thu Jun 19 20:19:14 2025] Launched synth_1...
Run output will be captured here: C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.runs/synth_1/runme.log
[Thu Jun 19 20:19:15 2025] Launched impl_1...
Run output will be captured here: C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.runs/impl_1/runme.log
set_property PROBES.FILE {C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.runs/impl_1/mfp_nexys4_ddr.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.runs/impl_1/mfp_nexys4_ddr.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.runs/impl_1/mfp_nexys4_ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'sc_computer/Probe_CPU' at location 'uuid_B129BE653F1151468E43887BA0982C7A' from probes file, since it cannot be found on the programmed device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B62160A
et xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>
invalid command name "et"
set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>
wrong # args: should be "set varName ?newValue?"
close_hw_manager
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 3462.691 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 639 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 3462.691 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3462.691 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3462.691 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.456 . Memory (MB): peak = 3462.691 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3462.691 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.310 . Memory (MB): peak = 3462.691 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.811 . Memory (MB): peak = 3462.691 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.816 . Memory (MB): peak = 3462.691 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3462.691 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 133 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 68 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 59 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3462.691 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
set_property BITSTREAM.CONFIG.ENABLE_DEBUG_CORES true [get_runs impl_1]
ERROR: [Common 17-54] The object 'run' does not have a property 'BITSTREAM.CONFIG.ENABLE_DEBUG_CORES'.
get_property BITSTREAM.CONFIG.* [get_runs impl_1]
WARNING: [Common 17-673] Cannot get value of property 'BITSTREAM.CONFIG.*' because this property is not valid in conjunction with other property setting on this object.
set wbs [get_steps impl_1 write_bitstream]
invalid command name "get_steps"
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.076 . Memory (MB): peak = 3791.246 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 639 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 3836.395 ; gain = 0.520
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3989.527 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3989.527 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.325 . Memory (MB): peak = 3989.527 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3989.527 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 3989.527 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.456 . Memory (MB): peak = 3989.527 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.457 . Memory (MB): peak = 3989.527 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3989.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 133 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 68 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 59 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

impl_1_2
set wbs [get_steps impl_1 write_bitstream]
invalid command name "get_steps"
report_property [get_runs impl_1]
Property                                             Type     Read-only  Value
CURRENT_STEP                                         string   true       write_bitstream
CLASS                                                string   true       run
CONSTRSET                                            fileset  false      constrs_1
DESCRIPTION                                          string   false      Default settings for Implementation.
DIRECTORY                                            string   true       C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.runs/impl_1
STATS.ELAPSED                                        string   true       00:04:45
STATS.TNS                                            string   true       0.000000
STATS.THS                                            string   true       -0.797091
STATS.WNS                                            string   true       0.493520
STATS.WHS                                            string   true       -0.467854
STATS.TPWS                                           string   true       0.000000
STATS.TOTAL_POWER                                    string   true       0.212970
STATS.FAILED_NETS                                    string   true       0
FLOW                                                 string   false      Vivado Implementation 2020
IS_IMPLEMENTATION                                    bool     true       1
IS_SYNTHESIS                                         bool     true       0
NAME                                                 string   false      impl_1
NEEDS_REFRESH                                        bool     false      0
PARENT                                               run      true       synth_1
PART                                                 part     false      xc7a100tcsg324-1
PR_CONFIGURATION                                     string   false      
DFX_MODE                                             enum     false      STANDARD
PROGRESS                                             string   true       100%
SRCSET                                               fileset  false      sources_1
STATUS                                               string   true       write_bitstream Complete!
INCREMENTAL_CHECKPOINT                               file     false      
AUTO_INCREMENTAL_CHECKPOINT                          bool     false      0
GEN_REPORTS_PARALLEL                                 bool     false      1
INCREMENTAL_CHECKPOINT.DIRECTIVE                     string   false      
RQS_FILES                                            string*  false      
ML_STRATEGY_RUNS                                     string*  false      
AUTO_RQS                                             bool     false      0
AUTO_RQS.DIRECTORY                                   string   false      C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/utils_1/imports/impl_1
INCREMENTAL_CHECKPOINT.MORE_OPTIONS                  string   false      
INCLUDE_IN_ARCHIVE                                   bool     false      1
GEN_FULL_BITSTREAM                                   bool     false      1
JOB_ID                                               string   true       
AUTO_INCREMENTAL_CHECKPOINT.DIRECTORY                string   false      C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/utils_1/imports/impl_1
MIN_RQA_SCORE                                        int      false      0
REPORT_STRATEGY                                      string   false      Vivado Implementation Default Reports
STRATEGY                                             string   false      Vivado Implementation Defaults
STEPS.INIT_DESIGN.TCL.PRE                            file     false      
STEPS.INIT_DESIGN.TCL.POST                           file     false      
STEPS.INIT_DESIGN.REPORTS                            string*  true       impl_1_init_report_timing_summary_0
STEPS.INIT_DESIGN.ARGS.MORE OPTIONS                  string   false      
STEPS.OPT_DESIGN.IS_ENABLED                          bool     false      1
STEPS.OPT_DESIGN.TCL.PRE                             file     false      
STEPS.OPT_DESIGN.TCL.POST                            file     false      
STEPS.OPT_DESIGN.REPORTS                             string*  true       impl_1_opt_report_drc_0 impl_1_opt_report_timing_summary_0
STEPS.OPT_DESIGN.ARGS.VERBOSE                        bool     false      0
STEPS.OPT_DESIGN.ARGS.DIRECTIVE                      enum     false      Default
STEPS.OPT_DESIGN.ARGS.MORE OPTIONS                   string   false      
STEPS.POWER_OPT_DESIGN.IS_ENABLED                    bool     false      0
STEPS.POWER_OPT_DESIGN.TCL.PRE                       file     false      
STEPS.POWER_OPT_DESIGN.TCL.POST                      file     false      
STEPS.POWER_OPT_DESIGN.REPORTS                       string*  true       impl_1_power_opt_report_timing_summary_0
STEPS.POWER_OPT_DESIGN.ARGS.MORE OPTIONS             string   false      
STEPS.PLACE_DESIGN.TCL.PRE                           file     false      
STEPS.PLACE_DESIGN.TCL.POST                          file     false      
STEPS.PLACE_DESIGN.REPORTS                           string*  true       impl_1_place_report_io_0 impl_1_place_report_utilization_0 impl_1_place_report_control_sets_0 impl_1_place_report_incremental_reuse_0 impl_1_place_report_incremental_reuse_1 impl_1_place_report_timing_summary_0
STEPS.PLACE_DESIGN.ARGS.DIRECTIVE                    enum     false      Default
STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS                 string   false      
STEPS.POST_PLACE_POWER_OPT_DESIGN.IS_ENABLED         bool     false      0
STEPS.POST_PLACE_POWER_OPT_DESIGN.TCL.PRE            file     false      
STEPS.POST_PLACE_POWER_OPT_DESIGN.TCL.POST           file     false      
STEPS.POST_PLACE_POWER_OPT_DESIGN.REPORTS            string*  true       impl_1_post_place_power_opt_report_timing_summary_0
STEPS.POST_PLACE_POWER_OPT_DESIGN.ARGS.MORE OPTIONS  string   false      
STEPS.PHYS_OPT_DESIGN.IS_ENABLED                     bool     false      1
STEPS.PHYS_OPT_DESIGN.TCL.PRE                        file     false      
STEPS.PHYS_OPT_DESIGN.TCL.POST                       file     false      
STEPS.PHYS_OPT_DESIGN.REPORTS                        string*  true       impl_1_phys_opt_report_timing_summary_0
STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE                 enum     false      Default
STEPS.PHYS_OPT_DESIGN.ARGS.MORE OPTIONS              string   false      
STEPS.ROUTE_DESIGN.TCL.PRE                           file     false      
STEPS.ROUTE_DESIGN.TCL.POST                          file     false      
STEPS.ROUTE_DESIGN.REPORTS                           string*  true       impl_1_route_report_drc_0 impl_1_route_report_methodology_0 impl_1_route_report_power_0 impl_1_route_report_route_status_0 impl_1_route_report_timing_summary_0 impl_1_route_report_incremental_reuse_0 impl_1_route_report_clock_utilization_0 impl_1_route_report_bus_skew_0 impl_1_route_implementation_log_0
STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE                    enum     false      Default
STEPS.ROUTE_DESIGN.ARGS.MORE OPTIONS                 string   false      
STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED          bool     false      0
STEPS.POST_ROUTE_PHYS_OPT_DESIGN.TCL.PRE             file     false      
STEPS.POST_ROUTE_PHYS_OPT_DESIGN.TCL.POST            file     false      
STEPS.POST_ROUTE_PHYS_OPT_DESIGN.REPORTS             string*  true       impl_1_post_route_phys_opt_report_timing_summary_0 impl_1_post_route_phys_opt_report_bus_skew_0
STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE      enum     false      Default
STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.MORE OPTIONS   string   false      
STEPS.WRITE_BITSTREAM.TCL.PRE                        file     false      C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.srcs/utils_1/imports/Common/oledrgbpins.tcl
STEPS.WRITE_BITSTREAM.TCL.POST                       file     false      
STEPS.WRITE_BITSTREAM.REPORTS                        string*  true       impl_1_bitstream_implementation_log_0
STEPS.WRITE_BITSTREAM.ARGS.RAW_BITFILE               bool     false      0
STEPS.WRITE_BITSTREAM.ARGS.MASK_FILE                 bool     false      0
STEPS.WRITE_BITSTREAM.ARGS.NO_BINARY_BITFILE         bool     false      0
STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE                  bool     false      0
STEPS.WRITE_BITSTREAM.ARGS.READBACK_FILE             bool     false      0
STEPS.WRITE_BITSTREAM.ARGS.LOGIC_LOCATION_FILE       bool     false      0
STEPS.WRITE_BITSTREAM.ARGS.VERBOSE                   bool     false      0
STEPS.WRITE_BITSTREAM.ARGS.MORE OPTIONS              string   false      
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
Cannot send datagram packet to /10.5.0.255
OSError: [WinError 10022] An invalid argument was supplied
  File "chipscopy\tcf\services\local\LocatorService.py", line 707, in __sendDatagramPacket


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-13:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7ABE5A
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B7ABE5A
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
Cannot send datagram packet to /10.5.0.255
OSError: [WinError 10022] An invalid argument was supplied
  File "chipscopy\tcf\services\local\LocatorService.py", line 707, in __sendDatagramPacket


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-13:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B62160A
set_property PROGRAM.FILE {C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.runs/impl_1/mfp_nexys4_ddr.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.runs/impl_1/mfp_nexys4_ddr.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.runs/impl_1/mfp_nexys4_ddr.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'sc_computer/Probe_CPU' at location 'uuid_B129BE653F1151468E43887BA0982C7A' from probes file, since it cannot be found on the programmed device.
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
Cannot send datagram packet to /10.5.0.255
OSError: [WinError 10022] An invalid argument was supplied
  File "chipscopy\tcf\services\local\LocatorService.py", line 707, in __sendDatagramPacket


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-13:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Nexys A7 -100T-210292B62160Ajsn-Zybo Z7-210351B7ABE5A" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
Cannot send datagram packet to /10.5.0.255
OSError: [WinError 10022] An invalid argument was supplied
  File "chipscopy\tcf\services\local\LocatorService.py", line 707, in __sendDatagramPacket


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-13:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7ABE5A
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B7ABE5A
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
Cannot send datagram packet to /10.5.0.255
OSError: [WinError 10022] An invalid argument was supplied
  File "chipscopy\tcf\services\local\LocatorService.py", line 707, in __sendDatagramPacket


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-13:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B62160A
set_property PROGRAM.FILE {C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.runs/impl_1/mfp_nexys4_ddr.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.runs/impl_1/mfp_nexys4_ddr.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM/RISCVrv32IM.runs/impl_1/mfp_nexys4_ddr.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'sc_computer/Probe_CPU' at location 'uuid_B129BE653F1151468E43887BA0982C7A' from probes file, since it cannot be found on the programmed device.
set dsn [current_design]
impl_1_2
get_property -all {BITSTREAM.CONFIG.*} $dsn
ERROR: [Common 17-170] Unknown option '-all', please type 'get_property -help' for usage info.
get_property {BITSTREAM.CONFIG.*} $dsn
get_property -help
get_property

Description: 
Get properties of object

Syntax: 
get_property  [-min] [-max] [-quiet] [-verbose] <name> <object>

Returns: 
property value

Usage: 
  Name        Description
  -----------------------
  [-min]      Return only the minimum value
  [-max]      Return only the maximum value
  [-quiet]    Ignore command errors
  [-verbose]  Suspend message limits during command execution
  <name>      Name of property whose value is to be retrieved
  <object>    Object to query for properties

Categories: 
Object, PropertyAndParameter, XDC

Description:

  Gets the current value of the named property from the specified object or
  objects. If multiple objects are specified, a list of values is returned.

  If the property is not currently assigned to the object, or is assigned
  without a value, then the get_property command returns nothing, or the null
  string. If multiple objects are queried, the null string is added to the
  list of values returned.

  If multiple objects are passed to the get_property command, you can use the
  -min or -max options to return the smallest or greatest value of the
  property specified by name. This feature can be useful when setting timing
  constraints.

  Note: For numeric properties, the min/max determination is based on numeric
  values. For all other properties, the determination is based on string
  sorting.

  This command returns a value, or list of values, or returns an error if it
  fails.

Arguments:

  -min - (Optional) When multiple <objects> are specified, this option
  examines the values of the property specified by <name>, and returns the
  smallest value from the list of objects. Numeric properties are sorted by
  value. All other properties are sorted as strings.

  -max - (Optional) When multiple <objects> are specified, this option
  examines the values of the property specified by <name>, and returns the
  largest value from the list of objects. Numeric properties are sorted by
  value. All other properties are sorted as strings.

  -quiet - (Optional) Execute the command quietly, returning no messages from
  the command. The command also returns TCL_OK regardless of any errors
  encountered during execution.

  Note: Any errors encountered on the command-line, while launching the
  command, will be returned. Only errors occurring inside the command will be
  trapped.

  -verbose - (Optional) Temporarily override any message limits and return
  all messages from this command.

  Note: Message limits can be defined with the set_msg_config command.

  <name> - (Required) The name of the property to be returned. The name is
  not case sensitive.

  <objects> - (Required) One or more objects to examine for the specified
  property.

Examples:

  The following example gets the NAME property from the specified cell:

    get_property NAME [lindex [get_cells] 3] 
    

  The following example returns the smallest PERIOD property from the
  specified clock objects:

    get_property -min PERIOD [get_clocks] 
    

  This example demonstrates the string based sorting of the SITE property for
  the specified ports:

    get_property SITE [get_ports]  
    IOB_X1Y75 IOB_X1Y76 IOB_X1Y98 IOB_X1Y125 IOB_X0Y94 IOB_X1Y95 IOB_X1Y96  
    IOB_X1Y93 IOB_X1Y94  
     
    get_property -min SITE [get_ports]  
    IOB_X0Y94  
     
    get_property -max SITE [get_ports]  
    IOB_X1Y98 
    

  Note: While IOB_X1Y125 is the largest site value on the port objects, the
  property value IOB_X1Y98 is returned because of the sorting of the property
  values as strings.

See Also:

   *  create_property
   *  get_cells
   *  get_ports
   *  list_property
   *  list_property_value
   *  report_property
   *  reset_property
   *  set_property
puts "DEBUG_CORES_ENABLED = [get_property BITSTREAM.CONFIG.DEBUG_CORES_ENABLED $dsn]"
DEBUG_CORES_ENABLED = 
puts "ALLOW_REGISTER_REMOVAL = [get_property BITSTREAM.CONFIG.ALLOW_REGISTER_REMOVAL $dsn]"
ALLOW_REGISTER_REMOVAL = 
report_property $dsn | grep BITSTREAM.CONFIG
ERROR: [Common 17-165] Too many positional options when parsing 'BITSTREAM.CONFIG', please type 'report_property -help' for usage info.
set all_props [split [report_property $dsn] "\n"]
Property                 Type     Read-only  Value
CLASS                    string   true       design
CONSTRSET                fileset  true       constrs_1
DCP_VERSION              string   true       Vivado v2024.2 (64-bit) SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
ENABLE_AIE_NETLIST_VIEW  bool     false      1
ENABLE_NOC_NETLIST_VIEW  bool     false      1
IS_BLOCK                 bool     true       0
MLO_VERSION_NUMBER       string   false      2024.2_9
NAME                     string   true       impl_1_2
NEEDS_REFRESH            bool     true       0
NEEDS_SAVE               bool     true       0
PART                     part     true       xc7a100tcsg324-1
SRCSET                   fileset  true       sources_1
TOP                      string   true       mfp_nexys4_ddr
XLNX_PROJ_DIR            string   false      C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVrv32IM
puts "---- BITSTREAM.CONFIG Properties ----"
---- BITSTREAM.CONFIG Properties ----
foreach line $all_props {
    if {[regexp {^BITSTREAM\.CONFIG\..+} $line]} {
        puts "  $line"
    }
}
puts "-------------------------------------"
-------------------------------------
set_property BITSTREAM.CONFIG.DEBUG_CORES_ENABLED   true  $dsn  
