---
layout: page
title: Design
permalink: /design/
---
# FPGA Design
Fig. 6 top level FPGA schematic
<div style="text-align: left">
  <img src="../assets/schematics/FPGA.png" alt="logo" width="1000" />
</div>

There are three significant design blocks in the FPGA design for the random clock: the SPI shift register, the Neopixel driver, and the  multiplexed display module. You may find other helper modules in the diagrams and source codes, but they are less important in making the Random Clock function. 

## SPI Shift Registers

## Neopixel Driver

## Mutiplexed Display
<div style="text-align: left">
  <img src="../assets/schematics/Num_Distribute.jpg" alt="logo" width="1000" />
</div>



# MCU Design



# New Hardware: Neopixel Strip. 
