[2025-09-15 16:20:34] START suite=spec trace=456.hmmer-327B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/456.hmmer-327B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2200497 heartbeat IPC: 4.544 cumulative IPC: 4.544 (Simulation time: 00 hr 00 min 35 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 4436028 heartbeat IPC: 4.473 cumulative IPC: 4.509 (Simulation time: 00 hr 01 min 09 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 4436028 cumulative IPC: 4.509 (Simulation time: 00 hr 01 min 09 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 4436028 cumulative IPC: 4.509 (Simulation time: 00 hr 01 min 09 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 7893000 heartbeat IPC: 2.893 cumulative IPC: 2.893 (Simulation time: 00 hr 02 min 01 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 11357204 heartbeat IPC: 2.887 cumulative IPC: 2.89 (Simulation time: 00 hr 02 min 51 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 14798312 heartbeat IPC: 2.906 cumulative IPC: 2.895 (Simulation time: 00 hr 03 min 43 sec)
Heartbeat CPU 0 instructions: 60000014 cycles: 18242403 heartbeat IPC: 2.904 cumulative IPC: 2.897 (Simulation time: 00 hr 04 min 34 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 21686413 heartbeat IPC: 2.904 cumulative IPC: 2.898 (Simulation time: 00 hr 05 min 25 sec)
Heartbeat CPU 0 instructions: 80000018 cycles: 25132348 heartbeat IPC: 2.902 cumulative IPC: 2.899 (Simulation time: 00 hr 06 min 16 sec)
Heartbeat CPU 0 instructions: 90000019 cycles: 28630858 heartbeat IPC: 2.858 cumulative IPC: 2.893 (Simulation time: 00 hr 07 min 05 sec)
Heartbeat CPU 0 instructions: 100000020 cycles: 32069821 heartbeat IPC: 2.908 cumulative IPC: 2.895 (Simulation time: 00 hr 07 min 55 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 35514709 heartbeat IPC: 2.903 cumulative IPC: 2.896 (Simulation time: 00 hr 08 min 45 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 34528183 cumulative IPC: 2.896 (Simulation time: 00 hr 09 min 35 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 34528183 cumulative IPC: 2.896 (Simulation time: 00 hr 09 min 35 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/456.hmmer-327B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.896 instructions: 100000003 cycles: 34528183
CPU 0 Branch Prediction Accuracy: 99.38% MPKI: 0.276 Average ROB Occupancy at Mispredict: 171.5
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00011
BRANCH_INDIRECT: 0.0004
BRANCH_CONDITIONAL: 0.2752
BRANCH_DIRECT_CALL: 4e-05
BRANCH_INDIRECT_CALL: 0.0001
BRANCH_RETURN: 6e-05


====Backend Stall Breakdown====
ROB_STALL: 9908794
LQ_STALL: 161918
SQ_STALL: 7317


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 451
REPLAY_LOAD: 112.5
NON_REPLAY_LOAD: 4.8936706

== Total ==
ADDR_TRANS: 902
REPLAY_LOAD: 225
NON_REPLAY_LOAD: 9907667

== Counts ==
ADDR_TRANS: 2
REPLAY_LOAD: 2
NON_REPLAY_LOAD: 2024588

cpu0->cpu0_STLB TOTAL        ACCESS:       6501 HIT:       6209 MISS:        292 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:       6501 HIT:       6209 MISS:        292 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 586.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     680143 HIT:     407164 MISS:     272979 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     146316 HIT:     135441 MISS:      10875 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     266386 HIT:       4668 MISS:     261718 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     267073 HIT:     267036 MISS:         37 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        368 HIT:         19 MISS:        349 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 61.64 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   17385018 HIT:   17384986 MISS:         32 MSHR_MERGE:          3
cpu0->cpu0_L1I LOAD         ACCESS:   17385018 HIT:   17384986 MISS:         32 MSHR_MERGE:          3
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 128.1 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   33275803 HIT:   30524568 MISS:    2751235 MSHR_MERGE:    2338194
cpu0->cpu0_L1D LOAD         ACCESS:   22478728 HIT:   22276169 MISS:     202559 MSHR_MERGE:      56272
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   10796491 HIT:    8248185 MISS:    2548306 MSHR_MERGE:    2281920
cpu0->cpu0_L1D TRANSLATION  ACCESS:        584 HIT:        214 MISS:        370 MSHR_MERGE:          2
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 53.4 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   14528862 HIT:   14528854 MISS:          8 MSHR_MERGE:          5
cpu0->cpu0_ITLB LOAD         ACCESS:   14528862 HIT:   14528854 MISS:          8 MSHR_MERGE:          5
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 670.3 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   31413602 HIT:   31401200 MISS:      12402 MSHR_MERGE:       5904
cpu0->cpu0_DTLB LOAD         ACCESS:   31413602 HIT:   31401200 MISS:      12402 MSHR_MERGE:       5904
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 31.11 cycles
cpu0->LLC TOTAL        ACCESS:     535814 HIT:     447574 MISS:      88240 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      10875 HIT:       9178 MISS:       1697 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     261717 HIT:     175547 MISS:      86170 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     262873 HIT:     262844 MISS:         29 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        349 HIT:          5 MISS:        344 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 96.87 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         26
  ROW_BUFFER_MISS:      88185
  AVG DBUS CONGESTED CYCLE: 3.259
Channel 0 WQ ROW_BUFFER_HIT:        925
  ROW_BUFFER_MISS:      83860
  FULL:          0
Channel 0 REFRESHES ISSUED:       2878
[2025-09-15 16:30:09] END   suite=spec trace=456.hmmer-327B (rc=0)
