{"sha": "21442990fd351ab015ee7a5efba9d6f7e83af2c5", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MjE0NDI5OTBmZDM1MWFiMDE1ZWU3YTVlZmJhOWQ2ZjdlODNhZjJjNQ==", "commit": {"author": {"name": "Richard Henderson", "email": "rth@gcc.gnu.org", "date": "2002-06-10T21:03:33Z"}, "committer": {"name": "Richard Henderson", "email": "rth@gcc.gnu.org", "date": "2002-06-10T21:03:33Z"}, "message": "ev5.md: Don't combine shift and mvi insns in one reservation.\n\n        * config/alpha/ev5.md: Don't combine shift and mvi insns in one\n        reservation.\n\nFrom-SVN: r54453", "tree": {"sha": "df98fc6f89b484b760f03e9721187cb3ecfc2d38", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/df98fc6f89b484b760f03e9721187cb3ecfc2d38"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/21442990fd351ab015ee7a5efba9d6f7e83af2c5", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/21442990fd351ab015ee7a5efba9d6f7e83af2c5", "html_url": "https://github.com/Rust-GCC/gccrs/commit/21442990fd351ab015ee7a5efba9d6f7e83af2c5", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/21442990fd351ab015ee7a5efba9d6f7e83af2c5/comments", "author": null, "committer": null, "parents": [{"sha": "158d04aa2886e5b9d77aee79cfa5c9877fac5614", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/158d04aa2886e5b9d77aee79cfa5c9877fac5614", "html_url": "https://github.com/Rust-GCC/gccrs/commit/158d04aa2886e5b9d77aee79cfa5c9877fac5614"}], "stats": {"total": 11, "additions": 8, "deletions": 3}, "files": [{"sha": "69aa4a817aa3f180b6f8ba524a16af4f65dc1eb7", "filename": "gcc/config/alpha/ev5.md", "status": "modified", "additions": 8, "deletions": 3, "changes": 11, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/21442990fd351ab015ee7a5efba9d6f7e83af2c5/gcc%2Fconfig%2Falpha%2Fev5.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/21442990fd351ab015ee7a5efba9d6f7e83af2c5/gcc%2Fconfig%2Falpha%2Fev5.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Falpha%2Fev5.md?ref=21442990fd351ab015ee7a5efba9d6f7e83af2c5", "patch": "@@ -64,9 +64,14 @@\n        (eq_attr \"type\" \"jsr\"))\n   \"ev5_e1\")\n \n-(define_insn_reservation \"ev5_shiftmvi\" 2\n+(define_insn_reservation \"ev5_shift\" 1\n   (and (eq_attr \"cpu\" \"ev5\")\n-       (eq_attr \"type\" \"shift,mvi\"))\n+       (eq_attr \"type\" \"shift\"))\n+  \"ev5_e0\")\n+\n+(define_insn_reservation \"ev5_mvi\" 2\n+  (and (eq_attr \"cpu\" \"ev5\")\n+       (eq_attr \"type\" \"mvi\"))\n   \"ev5_e0\")\n \n (define_insn_reservation \"ev5_cmov\" 2\n@@ -119,7 +124,7 @@\n ; Model this instead with increased latency on the input instruction.\n \n (define_bypass 3\n-  \"ev5_ld,ev5_shiftmvi,ev5_cmov,ev5_iadd,ev5_ilogcmp\"\n+  \"ev5_ld,ev5_shift,ev5_mvi,ev5_cmov,ev5_iadd,ev5_ilogcmp\"\n   \"ev5_imull,ev5_imulq,ev5_imulh\")\n \n (define_bypass  9 \"ev5_imull\" \"ev5_imull,ev5_imulq,ev5_imulh\")"}]}