<MODULE>
Sam_Test
</MODULE>

<OPTC51>
--model-small
</OPTC51>

<PRINTF_FLOAT>
printf_float
</PRINTF_FLOAT>

<SEGMENTS>
R_GSINIT,code,0000,NO
R_BSEG,bit,0001,NO
R_XSEG,xdata,0000,NO
BIT_BANK,data,0000,OV
R_CONST,code,0114,NO
rbank0,data,0000,OV
R_PSEG,xdata,0000,NO
R_DINIT,code,00A6,NO
R_DSEG,data,004E,NO
R_OSEG,data,0001,OV
R_IXSEG,xdata,0000,NO
R_ISEG,idata,0000,NO
R_HOME,code,0000,NO
R_XINIT,code,0000,NO
R_CSEG,code,0992,NO
</SEGMENTS>

<LOCALS>
L002004?,R_CSEG,0029,0000
L016040?,R_CSEG,05FA,0000
L002001?,R_CSEG,001E,0000
L003007?,R_CSEG,0099,0000
L003004?,R_CSEG,0083,0000
_checkTime_sloc0_1_0,R_DSEG,004A,0004
L003001?,R_CSEG,008A,0000
_checkTime_overflow_count_1_73,R_DSEG,0048,0002
L010015?,R_CSEG,01F0,0000
L010014?,R_CSEG,01EB,0000
L016009?,R_CSEG,03F3,0000
L010013?,R_CSEG,01DF,0000
L010011?,R_CSEG,01DD,0000
L016004?,R_CSEG,0366,0000
L004009?,R_CSEG,00D7,0000
L016001?,R_CSEG,0334,0000
L004007?,R_CSEG,00D0,0000
L004005?,R_CSEG,00A5,0000
__str_10,R_CONST,0087,0000
__str_11,R_CONST,0095,0000
__str_12,R_CONST,00A4,0000
__str_13,R_CONST,00A9,0000
__str_14,R_CONST,0103,0000
__str_15,R_CONST,0106,0000
L004001?,R_CSEG,00AE,0000
L020009?,R_CSEG,0830,0000
L020004?,R_CSEG,0827,0000
L020001?,R_CSEG,0824,0000
L017004?,R_CSEG,0728,0000
L017001?,R_CSEG,0719,0000
L005004?,R_CSEG,00E2,0000
L005001?,R_CSEG,00DD,0000
_Timer2_ISR_sloc0_1_0,R_BSEG,0000,0001
L006002?,R_CSEG,0104,0000
L019002?,R_CSEG,07AE,0000
L010005?,R_CSEG,0211,0000
L010003?,R_CSEG,0209,0000
L010002?,R_CSEG,01FF,0000
L010001?,R_CSEG,01F5,0000
__str_0,R_CONST,0000,0000
__str_1,R_CONST,000A,0000
__str_2,R_CONST,0015,0000
__str_3,R_CONST,001C,0000
__str_4,R_CONST,0024,0000
__str_5,R_CONST,002B,0000
__str_6,R_CONST,004C,0000
__str_7,R_CONST,005E,0000
__str_8,R_CONST,006C,0000
__str_9,R_CONST,007A,0000
L016018?,R_CSEG,05FD,0000
L016014?,R_CSEG,0570,0000
L016011?,R_CSEG,045E,0000
L004018?,R_CSEG,00B1,0000
L016039?,R_CSEG,05F2,0000
L016037?,R_CSEG,0570,0000
L016035?,R_CSEG,0454,0000
L020013?,R_CSEG,081C,0000
L020011?,R_CSEG,083F,0000
L020028?,R_CSEG,0838,0000
</LOCALS>

<PUBLICS>
_InitPinADC,R_CSEG,01D2,0000
_TIMER0_Init,R_CSEG,016E,0000
_Volts_at_Pin,R_CSEG,0177,0000
_main,R_CSEG,07C6,0000
_right,R_DSEG,0038,0008
_checkTime,R_CSEG,02EB,0000
_PWMLeft,R_CSEG,026C,0000
_cartMoveB,R_DSEG,0012,0002
_cartMoveF,R_DSEG,0010,0002
__c51_external_startup,R_CSEG,0000,0000
_InitPinADC_PARM_2,R_OSEG,0000,0001
_backward,R_DSEG,0028,0008
_Timer2_ISR,R_CSEG,00EC,0000
_forward,R_DSEG,0020,0008
_detectobstacle,R_CSEG,0749,0000
_left,R_DSEG,0030,0008
_pwmSig1,R_DSEG,0004,0002
_pwmSig2,R_DSEG,0006,0002
_pwmSig3,R_DSEG,0008,0002
_pwmSig4,R_DSEG,000A,0002
_pwmSig5,R_DSEG,000C,0002
_pwmSig6,R_DSEG,000E,0002
_InitADC,R_CSEG,0156,0000
_pwm_count,R_DSEG,0000,0001
_voltsAtPeak,R_CSEG,0719,0000
_PWMRight,R_CSEG,0298,0000
_command,R_DSEG,0040,0008
_claw_flag,R_DSEG,0016,0002
_PWMforward,R_CSEG,0215,0000
_PWMStop,R_CSEG,02C4,0000
_Timer3us,R_CSEG,0069,0000
_waitquarterperiod,R_CSEG,0743,0000
_PWMbackward,R_CSEG,0240,0000
_flag,R_DSEG,0014,0002
_pwm_count1,R_DSEG,0001,0001
_pwm_count2,R_DSEG,0002,0001
_pwm_count3,R_DSEG,0003,0001
_ADC_at_Pin,R_CSEG,00D8,0000
_stop,R_DSEG,0018,0008
_waitms,R_CSEG,009D,0000
</PUBLICS>

<EXTERNALS>
___uint2fs,any,0000,0000
___fsgt,any,0000,0000
___fslt,any,0000,0000
___fsmul,any,0000,0000
___uchar2fs,any,0000,0000
___fsadd,any,0000,0000
_printf,any,0000,0000
_crt0,any,0000,0000
___sint2fs,any,0000,0000
___fsdiv,any,0000,0000
</EXTERNALS>

<CODE AT 0000>
</CODE>

<CODE R_HOME>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_CSEG>
</CODE>

<CODE AT 0000>
02 addr16(_crt0;)  
</CODE>

<CODE AT 002B>
02 addr16(_Timer2_ISR;)  
</CODE>

<CODE R_HOME>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_DINIT>
75 data8(_pwm_count;) 00
75 data8(_pwm_count1;) 00
75 data8(_pwm_count2;) 00
75 data8(_pwm_count3;) 00
E4
F5 data8(_flag;)
F5 data8(_flag;0x0001;+;)
E4
F5 data8(_claw_flag;)
F5 data8(_claw_flag;0x0001;+;)
75 data8(_stop;) 01
75 data8(_stop;0x0001;+;) 00
75 data8(_stop;0x0002;+;) 00
75 data8(_stop;0x0002;+;0x0001;+;) 00
75 data8(_stop;0x0004;+;) 00
75 data8(_stop;0x0004;+;0x0001;+;) 00
75 data8(_stop;0x0006;+;) 00
75 data8(_stop;0x0006;+;0x0001;+;) 00
75 data8(_forward;) 01
75 data8(_forward;0x0001;+;) 00
75 data8(_forward;0x0002;+;) 01
75 data8(_forward;0x0002;+;0x0001;+;) 00
75 data8(_forward;0x0004;+;) 01
75 data8(_forward;0x0004;+;0x0001;+;) 00
75 data8(_forward;0x0006;+;) 01
75 data8(_forward;0x0006;+;0x0001;+;) 00
75 data8(_backward;) 01
75 data8(_backward;0x0001;+;) 00
75 data8(_backward;0x0002;+;) 00
75 data8(_backward;0x0002;+;0x0001;+;) 00
75 data8(_backward;0x0004;+;) 00
75 data8(_backward;0x0004;+;0x0001;+;) 00
75 data8(_backward;0x0006;+;) 00
75 data8(_backward;0x0006;+;0x0001;+;) 00
75 data8(_left;) 01
75 data8(_left;0x0001;+;) 00
75 data8(_left;0x0002;+;) 00
75 data8(_left;0x0002;+;0x0001;+;) 00
75 data8(_left;0x0004;+;) 01
75 data8(_left;0x0004;+;0x0001;+;) 00
75 data8(_left;0x0006;+;) 00
75 data8(_left;0x0006;+;0x0001;+;) 00
75 data8(_right;) 01
75 data8(_right;0x0001;+;) 00
75 data8(_right;0x0002;+;) 01
75 data8(_right;0x0002;+;0x0001;+;) 00
75 data8(_right;0x0004;+;) 00
75 data8(_right;0x0004;+;0x0001;+;) 00
75 data8(_right;0x0006;+;) 01
75 data8(_right;0x0006;+;0x0001;+;) 00
75 data8(_command;) 00
75 data8(_command;0x0001;+;) 00
75 data8(_command;0x0002;+;) 00
75 data8(_command;0x0002;+;0x0001;+;) 00
75 data8(_command;0x0004;+;) 00
75 data8(_command;0x0004;+;0x0001;+;) 00
75 data8(_command;0x0006;+;) 00
75 data8(_command;0x0006;+;0x0001;+;) 00
</CODE>

<CODE R_CSEG>
75 A7 00
75 97 DE
75 97 AD
75 FF 80
75 EF 06
75 A7 10
75 C1 20
75 A7 00
75 A9 00
75 A9 00
E5 A9
30 E7 rel3(L002001?;)
75 A9 03
75 A9 03
E5 A9
30 E7 rel3(L002004?;)
43 A4 10
75 E1 01
75 E2 00
75 E3 40
75 98 10
75 8D E6
85 8D 8B
53 89 0F
43 89 20
D2 8E
D2 99
75 C8 00
43 8E 10
75 CA E0
75 CB E3
75 CE FF
75 CF FF
D2 AD
D2 CA
D2 AF
75 82 00
22
AA 82
AB 83
43 8E 40
75 92 B8
75 93 FF
85 92 94
85 93 95
75 91 04
7C 00
7D 00
C3
EC
9A
ED
9B
50 rel2(L003007?;)
E5 91
30 E7 rel3(L003001?;)
53 91 7F
0C
BC 00 rel3(L003004?;)
0D
80 rel2(L003004?;)
75 91 00
22
AA 82
AB 83
7C 00
7D 00
C3
EC
9A
ED
9B
50 rel2(L004009?;)
7E 00
BE 04 rel3(L004018?;)
50 rel2(L004007?;)
90 00 FA
C0 02
C0 03
C0 04
C0 05
C0 06
12 addr16(_Timer3us;)  
D0 06
D0 05
D0 04
D0 03
D0 02
0E
80 rel2(L004001?;)
0C
BC 00 rel3(L004005?;)
0D
80 rel2(L004005?;)
22
85 82 BB
D2 EC
20 EC rel3(L005001?;)
D2 EC
20 EC rel3(L005004?;)
85 BD 82
85 BE 83
22
C0 E0
C0 02
C0 03
C0 D0
75 D0 00
C2 CF
05 data8(_pwm_count;)
E5 data8(_pwm_count;)
24 9B
50 rel2(L006002?;)
75 data8(_pwm_count;) 00
AA data8(_pwm_count;)
7B 00
C3
E5 data8(_pwmSig1;)
9A
E5 data8(_pwmSig1;0x0001;+;)
9B
92 data8(_Timer2_ISR_sloc0_1_0;)
B3
92 94
AA data8(_pwm_count;)
7B 00
C3
E5 data8(_pwmSig2;)
9A
E5 data8(_pwmSig2;0x0001;+;)
9B
92 data8(_Timer2_ISR_sloc0_1_0;)
B3
92 95
AA data8(_pwm_count;)
7B 00
C3
E5 data8(_pwmSig3;)
9A
E5 data8(_pwmSig3;0x0001;+;)
9B
92 data8(_Timer2_ISR_sloc0_1_0;)
B3
92 92
AA data8(_pwm_count;)
7B 00
C3
E5 data8(_pwmSig4;)
9A
E5 data8(_pwmSig4;0x0001;+;)
9B
92 data8(_Timer2_ISR_sloc0_1_0;)
B3
92 93
E5 data8(_pwm_count;)
24 AF
92 data8(_Timer2_ISR_sloc0_1_0;)
B3
92 A0
D0 D0
D0 03
D0 02
D0 E0
32
75 A7 00
75 B2 80
75 BC F8
75 B9 1E
75 E8 00
75 DF 3F
75 B3 00
D2 EF
22
53 89 F0
43 89 01
C2 8C
22
12 addr16(_ADC_at_Pin;)  
12 addr16(___uint2fs;)  
AA 82
AB 83
AC F0
FD
C0 02
C0 03
C0 04
C0 05
90 6C 8B
75 F0 53
74 40
12 addr16(___fsmul;)  
AA 82
AB 83
AC F0
FD
E5 81
24 FC
F5 81
E4
C0 E0
74 FC
C0 E0
74 7F
C0 E0
74 46
C0 E0
8A 82
8B 83
8C F0
ED
12 addr16(___fsdiv;)  
AA 82
AB 83
AC F0
FD
E5 81
24 FC
F5 81
8A 82
8B 83
8C F0
ED
22
AA 82
85 data8(_InitPinADC_PARM_2;) F0
05 F0
74 01
80 rel2(L010013?;)
25 E0
D5 F0 rel3(L010011?;)
FB
75 A7 20
BA 00 rel3(L010014?;)
80 rel2(L010001?;)
BA 01 rel3(L010015?;)
80 rel2(L010002?;)
BA 02 rel3(L010005?;)
80 rel2(L010003?;)
EB
F4
FA
52 F1
EB
42 D4
80 rel2(L010005?;)
EB
F4
FA
52 F2
EB
42 D5
80 rel2(L010005?;)
EB
F4
FA
52 F3
EB
42 CC
75 A7 00
22
75 data8(_pwmSig1;) 63
E4
F5 data8(_pwmSig1;0x0001;+;)
E4
F5 data8(_pwmSig2;)
F5 data8(_pwmSig2;0x0001;+;)
F5 data8(_pwmSig3;)
F5 data8(_pwmSig3;0x0001;+;)
75 data8(_pwmSig4;) 63
E4
F5 data8(_pwmSig4;0x0001;+;)
74 data8(__str_0;)
C0 E0
74 data8(__str_0;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
15 81
15 81
15 81
22
E4
F5 data8(_pwmSig1;)
F5 data8(_pwmSig1;0x0001;+;)
75 data8(_pwmSig2;) 63
E4
F5 data8(_pwmSig2;0x0001;+;)
75 data8(_pwmSig3;) 63
E4
F5 data8(_pwmSig3;0x0001;+;)
E4
F5 data8(_pwmSig4;)
F5 data8(_pwmSig4;0x0001;+;)
74 data8(__str_1;)
C0 E0
74 data8(__str_1;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
15 81
15 81
15 81
22
E4
F5 data8(_pwmSig1;)
F5 data8(_pwmSig1;0x0001;+;)
75 data8(_pwmSig2;) 63
E4
F5 data8(_pwmSig2;0x0001;+;)
E4
F5 data8(_pwmSig3;)
F5 data8(_pwmSig3;0x0001;+;)
75 data8(_pwmSig4;) 63
E4
F5 data8(_pwmSig4;0x0001;+;)
74 data8(__str_2;)
C0 E0
74 data8(__str_2;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
15 81
15 81
15 81
22
75 data8(_pwmSig1;) 63
E4
F5 data8(_pwmSig1;0x0001;+;)
E4
F5 data8(_pwmSig2;)
F5 data8(_pwmSig2;0x0001;+;)
75 data8(_pwmSig3;) 63
E4
F5 data8(_pwmSig3;0x0001;+;)
E4
F5 data8(_pwmSig4;)
F5 data8(_pwmSig4;0x0001;+;)
74 data8(__str_3;)
C0 E0
74 data8(__str_3;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
15 81
15 81
15 81
22
E4
F5 data8(_pwmSig1;)
F5 data8(_pwmSig1;0x0001;+;)
F5 data8(_pwmSig2;)
F5 data8(_pwmSig2;0x0001;+;)
F5 data8(_pwmSig3;)
F5 data8(_pwmSig3;0x0001;+;)
F5 data8(_pwmSig4;)
F5 data8(_pwmSig4;0x0001;+;)
74 data8(__str_4;)
C0 E0
74 data8(__str_4;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
15 81
15 81
15 81
22
75 8A 00
75 8C 00
C2 8D
C2 8C
74 data8(__str_5;)
C0 E0
74 data8(__str_5;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
15 81
15 81
15 81
75 82 0C
12 addr16(_Volts_at_Pin;)  
AA 82
AB 83
AC F0
FD
C0 02
C0 03
C0 04
C0 05
74 data8(__str_6;)
C0 E0
74 data8(__str_6;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
E5 81
24 F9
F5 81
75 82 0C
12 addr16(_Volts_at_Pin;)  
AA 82
AB 83
AC F0
FD
74 CD
C0 E0
74 CC
C0 E0
74 4C
C0 E0
74 3D
C0 E0
8A 82
8B 83
8C F0
ED
12 addr16(___fslt;)  
AA 82
E5 81
24 FC
F5 81
EA
70 rel2(L016001?;)
75 82 0C
12 addr16(_Volts_at_Pin;)  
AA 82
AB 83
AC F0
FD
74 CD
C0 E0
74 CC
C0 E0
74 4C
C0 E0
74 3D
C0 E0
8A 82
8B 83
8C F0
ED
12 addr16(___fslt;)  
AA 82
E5 81
24 FC
F5 81
EA
60 rel2(L016004?;)
74 data8(__str_7;)
C0 E0
74 data8(__str_7;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
15 81
15 81
15 81
75 82 0C
12 addr16(_Volts_at_Pin;)  
AA 82
AB 83
AC F0
FD
C0 02
C0 03
C0 04
C0 05
74 data8(__str_6;)
C0 E0
74 data8(__str_6;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
E5 81
24 F9
F5 81
74 data8(__str_8;)
C0 E0
74 data8(__str_8;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
15 81
15 81
15 81
D2 8C
E4
F5 data8(_checkTime_overflow_count_1_73;)
F5 data8(_checkTime_overflow_count_1_73;0x0001;+;)
75 82 0C
12 addr16(_Volts_at_Pin;)  
AC 82
AD 83
AE F0
FF
74 CD
C0 E0
74 CC
C0 E0
74 4C
C0 E0
74 3D
C0 E0
8C 82
8D 83
8E F0
EF
12 addr16(___fslt;)  
AC 82
E5 81
24 FC
F5 81
EC
60 rel2(L016011?;)
75 82 0C
12 addr16(_Volts_at_Pin;)  
AC 82
AD 83
AE F0
FF
C0 04
C0 05
C0 06
C0 07
74 data8(__str_6;)
C0 E0
74 data8(__str_6;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
E5 81
24 F9
F5 81
10 8D rel3(L016035?;)
80 rel2(L016009?;)
05 data8(_checkTime_overflow_count_1_73;)
E4
B5 data8(_checkTime_overflow_count_1_73;) rel3(L016009?;)
05 data8(_checkTime_overflow_count_1_73;0x0001;+;)
80 rel2(L016009?;)
85 data8(_checkTime_overflow_count_1_73;) 82
85 data8(_checkTime_overflow_count_1_73;0x0001;+;) 83
12 addr16(___sint2fs;)  
AC 82
AD 83
AE F0
FF
C0 04
C0 05
C0 06
C0 07
C0 04
C0 05
C0 06
C0 07
90 00 00
75 F0 80
74 47
12 addr16(___fsmul;)  
85 82 data8(_checkTime_sloc0_1_0;)
85 83 data8(_checkTime_sloc0_1_0;0x0001;+;)
85 F0 data8(_checkTime_sloc0_1_0;0x0002;+;)
F5 data8(_checkTime_sloc0_1_0;0x0003;+;)
E5 81
24 FC
F5 81
85 8C 82
12 addr16(___uchar2fs;)  
AA 82
AB 83
A8 F0
F9
C0 02
C0 03
C0 00
C0 01
90 00 00
75 F0 80
74 43
12 addr16(___fsmul;)  
AA 82
AB 83
A8 F0
F9
E5 81
24 FC
F5 81
C0 02
C0 03
C0 00
C0 01
85 data8(_checkTime_sloc0_1_0;) 82
85 data8(_checkTime_sloc0_1_0;0x0001;+;) 83
85 data8(_checkTime_sloc0_1_0;0x0002;+;) F0
E5 data8(_checkTime_sloc0_1_0;0x0003;+;)
12 addr16(___fsadd;)  
85 82 data8(_checkTime_sloc0_1_0;)
85 83 data8(_checkTime_sloc0_1_0;0x0001;+;)
85 F0 data8(_checkTime_sloc0_1_0;0x0002;+;)
F5 data8(_checkTime_sloc0_1_0;0x0003;+;)
E5 81
24 FC
F5 81
AA 8A
7B 00
8A 82
8B 83
12 addr16(___sint2fs;)  
AA 82
AB 83
A8 F0
F9
C0 02
C0 03
C0 00
C0 01
85 data8(_checkTime_sloc0_1_0;) 82
85 data8(_checkTime_sloc0_1_0;0x0001;+;) 83
85 data8(_checkTime_sloc0_1_0;0x0002;+;) F0
E5 data8(_checkTime_sloc0_1_0;0x0003;+;)
12 addr16(___fsadd;)  
AA 82
AB 83
A8 F0
F9
E5 81
24 FC
F5 81
C0 02
C0 03
C0 00
C0 01
90 C3 3E
75 F0 2E
74 39
12 addr16(___fsmul;)  
AA 82
AB 83
A8 F0
F9
E5 81
24 FC
F5 81
E4
C0 E0
C0 E0
74 20
C0 E0
74 41
C0 E0
8A 82
8B 83
88 F0
E9
12 addr16(___fslt;)  
AA 82
E5 81
24 FC
F5 81
D0 07
D0 06
D0 05
D0 04
EA
70 rel2(L016037?;)
02 addr16(L016018?;)  
75 82 0C
C0 04
C0 05
C0 06
C0 07
12 addr16(_Volts_at_Pin;)  
A8 82
A9 83
AA F0
FB
74 CD
C0 E0
74 CC
C0 E0
74 4C
C0 E0
74 3D
C0 E0
88 82
89 83
8A F0
EB
12 addr16(___fslt;)  
AA 82
E5 81
24 FC
F5 81
D0 07
D0 06
D0 05
D0 04
EA
60 rel2(L016018?;)
75 82 0C
C0 04
C0 05
C0 06
C0 07
12 addr16(_Volts_at_Pin;)  
AA 82
AB 83
A8 F0
F9
C0 02
C0 03
C0 00
C0 01
74 data8(__str_6;)
C0 E0
74 data8(__str_6;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
E5 81
24 F9
F5 81
D0 07
D0 06
D0 05
D0 04
10 8D rel3(L016039?;)
02 addr16(L016014?;)  
05 data8(_checkTime_overflow_count_1_73;)
E4
B5 data8(_checkTime_overflow_count_1_73;) rel3(L016040?;)
05 data8(_checkTime_overflow_count_1_73;0x0001;+;)
02 addr16(L016014?;)  
C2 8C
C0 04
C0 05
C0 06
C0 07
74 data8(__str_9;)
C0 E0
74 data8(__str_9;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
15 81
15 81
15 81
90 00 00
75 F0 80
74 47
12 addr16(___fsmul;)  
AA 82
AB 83
AC F0
FD
E5 81
24 FC
F5 81
85 8C 82
C0 02
C0 03
C0 04
C0 05
12 addr16(___uchar2fs;)  
AE 82
AF 83
A8 F0
F9
C0 06
C0 07
C0 00
C0 01
90 00 00
75 F0 80
74 43
12 addr16(___fsmul;)  
AE 82
AF 83
A8 F0
F9
E5 81
24 FC
F5 81
D0 05
D0 04
D0 03
D0 02
C0 06
C0 07
C0 00
C0 01
8A 82
8B 83
8C F0
ED
12 addr16(___fsadd;)  
AA 82
AB 83
AC F0
FD
E5 81
24 FC
F5 81
AE 8A
7F 00
8E 82
8F 83
C0 02
C0 03
C0 04
C0 05
12 addr16(___sint2fs;)  
AE 82
AF 83
A8 F0
F9
D0 05
D0 04
D0 03
D0 02
C0 06
C0 07
C0 00
C0 01
8A 82
8B 83
8C F0
ED
12 addr16(___fsadd;)  
AA 82
AB 83
AC F0
FD
E5 81
24 FC
F5 81
C0 02
C0 03
C0 04
C0 05
90 F4 FC
75 F0 32
74 34
12 addr16(___fsmul;)  
AA 82
AB 83
AC F0
FD
E5 81
24 FC
F5 81
C0 02
C0 03
C0 04
C0 05
90 00 00
75 F0 7A
74 44
12 addr16(___fsmul;)  
AA 82
AB 83
AC F0
FD
E5 81
24 FC
F5 81
8A 82
8B 83
8C F0
ED
22
75 82 0C
12 addr16(_ADC_at_Pin;)  
E5 82
85 83 F0
45 F0
60 rel2(L017001?;)
75 82 0C
12 addr16(_ADC_at_Pin;)  
E5 82
85 83 F0
45 F0
60 rel2(L017004?;)
90 00 00
12 addr16(_Timer3us;)  
75 82 0C
02 addr16(_Volts_at_Pin;)  
90 00 0A
02 addr16(_waitms;)  
AA 82
AB 83
AC F0
FD
74 9A
C0 E0
74 99
C0 E0
74 19
C0 E0
74 3F
C0 E0
8A 82
8B 83
8C F0
ED
12 addr16(___fsgt;)  
AA 82
E5 81
24 FC
F5 81
EA
70 rel2(L019002?;)
74 data8(__str_10;)
C0 E0
74 data8(__str_10;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
15 81
15 81
15 81
12 addr16(_PWMRight;)  
90 01 F4
12 addr16(_waitms;)  
90 01 F4
12 addr16(_waitms;)  
90 01 2C
12 addr16(_waitms;)  
12 addr16(_PWMStop;)  
90 01 F4
12 addr16(_waitms;)  
90 00 FA
02 addr16(_waitms;)  
74 data8(__str_11;)
C0 E0
74 data8(__str_11;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
15 81
15 81
15 81
02 addr16(_PWMforward;)  
75 8A 00
75 8C 00
C2 8D
12 addr16(_TIMER0_Init;)  
75 data8(_InitPinADC_PARM_2;) 06
75 82 01
12 addr16(_InitPinADC;)  
12 addr16(_InitADC;)  
74 data8(__str_12;)
C0 E0
74 data8(__str_12;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
15 81
15 81
15 81
74 data8(__str_13;)
C0 E0
74 data8(__str_13;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
15 81
15 81
15 81
74 data8(__str_14;)
C0 E0
74 data8(__str_14;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
15 81
15 81
15 81
75 8A 00
75 8C 00
C2 8D
20 A1 rel3(L020001?;)
30 A1 rel3(L020004?;)
D2 8C
7A 00
7B 00
30 A1 rel3(L020011?;)
10 8D rel3(L020028?;)
80 rel2(L020009?;)
0A
BA 00 rel3(L020009?;)
0B
80 rel2(L020009?;)
C2 8C
8A 82
8B 83
12 addr16(___sint2fs;)  
AA 82
AB 83
AC F0
FD
C0 02
C0 03
C0 04
C0 05
90 00 00
75 F0 80
74 47
12 addr16(___fsmul;)  
AA 82
AB 83
AC F0
FD
E5 81
24 FC
F5 81
85 8C 82
C0 02
C0 03
C0 04
C0 05
12 addr16(___uchar2fs;)  
AE 82
AF 83
A8 F0
F9
C0 06
C0 07
C0 00
C0 01
90 00 00
75 F0 80
74 43
12 addr16(___fsmul;)  
AE 82
AF 83
A8 F0
F9
E5 81
24 FC
F5 81
D0 05
D0 04
D0 03
D0 02
C0 06
C0 07
C0 00
C0 01
8A 82
8B 83
8C F0
ED
12 addr16(___fsadd;)  
AA 82
AB 83
AC F0
FD
E5 81
24 FC
F5 81
AE 8A
7F 00
8E 82
8F 83
C0 02
C0 03
C0 04
C0 05
12 addr16(___sint2fs;)  
AE 82
AF 83
A8 F0
F9
D0 05
D0 04
D0 03
D0 02
C0 06
C0 07
C0 00
C0 01
8A 82
8B 83
8C F0
ED
12 addr16(___fsadd;)  
AA 82
AB 83
AC F0
FD
E5 81
24 FC
F5 81
C0 02
C0 03
C0 04
C0 05
90 F4 FC
75 F0 32
74 34
12 addr16(___fsmul;)  
AA 82
AB 83
AC F0
FD
E5 81
24 FC
F5 81
C0 02
C0 03
C0 04
C0 05
90 00 00
75 F0 7A
74 44
12 addr16(___fsmul;)  
AA 82
AB 83
AC F0
FD
E5 81
24 FC
F5 81
C0 02
C0 03
C0 04
C0 05
C0 02
C0 03
C0 04
C0 05
74 data8(__str_15;)
C0 E0
74 data8(__str_15;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
E5 81
24 F9
F5 81
90 00 32
12 addr16(_waitms;)  
D0 05
D0 04
D0 03
D0 02
8A 82
8B 83
8C F0
ED
12 addr16(_detectobstacle;)  
90 00 32
12 addr16(_waitms;)  
02 addr16(L020013?;)  
</CODE>

<CODE R_CSEG>
</CODE>

<CODE R_XINIT>
</CODE>

<CODE R_CONST>
46 6F 72 77 61 72 64 
0A
0D
00
42 61 63 6B 77 61 72 64 
0A
0D
00
4C 65 66 74 
0A
0D
00
52 69 67 68 74 
0A
0D
00
53 74 6F 70 
0A
0D
00
57 61 69 74 69 6E 67 20 66 6F 72 20 74 68 65 20 73
69 67 6E 61 6C 20 74 6F 20 62 65 20 31 
0A
0D
00
56 6F 6C 74 20 61 74 20 41 44 43 3A 20 25 66 
0A
0D
00
53 69 67 6E 61 6C 20 69 73 20 30 
0A
0D
00
53 74 61 72 74 20 54 69 6D 65 72 
0A
0D
00
53 74 6F 70 20 54 69 6D 65 72 
0A
0D
00
54 75 72 6E 20 72 69 67 68 74 20 
0D
0A
00
47 6F 20 53 74 72 61 69 67 68 74 20 
0D
0A
00
1B
5B 32 4A 
00
53 71 75 61 72 65 20 77 61 76 65 20 67 65 6E 65 72
61 74 6F 72 20 66 6F 72 20 74 68 65 20 45 46 4D
38 4C 42 31 2E 
0D
0A
43 68 65 63 6B 20 70 69 6E 73 20 50 32 2E 32 20 61
6E 64 20 
50 32 2E 31 20 77 69 74 68 20 74 68 65 20 6F 73 63
69 6C 6C 6F 73 63 6F 70 65 2E 
0D
0A
00
0A
0D
00
0D
54 3D 25 66 20 6D 73 20 20 20 
0A
20
00
</CODE>

<CODE AT 002E>
</CODE>
