{
  "module_name": "mmp_ctrl.h",
  "hash_id": "5a0d8a439141d5c794e75b464de8564c8d911e099655d69b7e6946bf23cecb62",
  "original_prompt": "Ingested from linux-6.6.14/drivers/video/fbdev/mmp/hw/mmp_ctrl.h",
  "human_readable_source": " \n \n\n#ifndef _MMP_CTRL_H_\n#define _MMP_CTRL_H_\n\n#include <video/mmp_disp.h>\n\n \nstruct lcd_regs {\n \n \n#define LCD_TVD_START_ADDR_Y0\t\t\t(0x0000)\n \n#define LCD_TVD_START_ADDR_U0\t\t\t(0x0004)\n \n#define LCD_TVD_START_ADDR_V0\t\t\t(0x0008)\n \n#define LCD_TVD_START_ADDR_C0\t\t\t(0x000C)\n \n#define LCD_TVD_START_ADDR_Y1\t\t\t(0x0010)\n \n#define LCD_TVD_START_ADDR_U1\t\t\t(0x0014)\n \n#define LCD_TVD_START_ADDR_V1\t\t\t(0x0018)\n \n#define LCD_TVD_START_ADDR_C1\t\t\t(0x001C)\n \n#define LCD_TVD_PITCH_YC\t\t\t(0x0020)\n \n#define LCD_TVD_PITCH_UV\t\t\t(0x0024)\n \n#define LCD_TVD_OVSA_HPXL_VLN\t\t\t(0x0028)\n \n#define LCD_TVD_HPXL_VLN\t\t\t(0x002C)\n \n#define LCD_TVDZM_HPXL_VLN\t\t\t(0x0030)\n\tu32 v_y0;\n\tu32 v_u0;\n\tu32 v_v0;\n\tu32 v_c0;\n\tu32 v_y1;\n\tu32 v_u1;\n\tu32 v_v1;\n\tu32 v_c1;\n\tu32 v_pitch_yc;\t\t \n\tu32 v_pitch_uv;\t\t \n\tu32 v_start;\t\t \n\tu32 v_size;\t\t\t \n\tu32 v_size_z;\t\t \n\n \n#define LCD_TVG_START_ADDR0\t\t\t\t(0x0034)\n \n#define LCD_TVG_START_ADDR1\t\t\t\t(0x0038)\n \n#define LCD_TVG_PITCH\t\t\t\t\t(0x003C)\n \n#define LCD_TVG_OVSA_HPXL_VLN\t\t\t\t(0x0040)\n \n#define LCD_TVG_HPXL_VLN\t\t\t\t(0x0044)\n \n#define LCD_TVGZM_HPXL_VLN\t\t\t\t(0x0048)\n\tu32 g_0;\t\t\t \n\tu32 g_1;\n\tu32 g_pitch;\t\t \n\tu32 g_start;\t\t \n\tu32 g_size;\t\t\t \n\tu32 g_size_z;\t\t \n\n \n#define LCD_TVC_OVSA_HPXL_VLN\t\t\t\t(0x004C)\n \n#define LCD_TVC_HPXL_VLN\t\t\t\t(0x0050)\n\tu32 hc_start;\t\t\t \n\tu32 hc_size;\t\t\t \n\n \n#define LCD_TV_V_H_TOTAL\t\t\t\t(0x0054)\n \n#define LCD_TV_V_H_ACTIVE\t\t\t\t(0x0058)\n \n#define LCD_TV_H_PORCH\t\t\t\t\t(0x005C)\n \n#define LCD_TV_V_PORCH\t\t\t\t\t(0x0060)\n\tu32 screen_size;\t\t \n\tu32 screen_active;\t\t \n\tu32 screen_h_porch;\t\t \n\tu32 screen_v_porch;\t\t \n\n \n#define LCD_TV_BLANKCOLOR\t\t\t\t(0x0064)\n \n#define LCD_TV_ALPHA_COLOR1\t\t\t\t(0x0068)\n \n#define LCD_TV_ALPHA_COLOR2\t\t\t\t(0x006C)\n\tu32 blank_color;\t\t \n\tu32 hc_Alpha_color1;\t \n\tu32 hc_Alpha_color2;\t \n\n \n#define LCD_TV_COLORKEY_Y\t\t\t\t(0x0070)\n \n#define LCD_TV_COLORKEY_U\t\t\t\t(0x0074)\n \n#define LCD_TV_COLORKEY_V\t\t\t\t(0x0078)\n\tu32 v_colorkey_y;\t\t \n\tu32 v_colorkey_u;\t\t \n\tu32 v_colorkey_v;\t\t \n\n \n#define LCD_TV_SEPXLCNT\t\t\t\t\t(0x007C)\n\tu32 vsync_ctrl;\t\t\t \n};\n\n#define intf_ctrl(id)\t\t((id) ? (((id) & 1) ? LCD_TVIF_CTRL : \\\n\t\t\t\tLCD_DUMB2_CTRL) : LCD_SPU_DUMB_CTRL)\n#define dma_ctrl0(id)\t   ((id) ? (((id) & 1) ? LCD_TV_CTRL0 : \\\n\t\t\t\tLCD_PN2_CTRL0) : LCD_SPU_DMA_CTRL0)\n#define dma_ctrl1(id)\t   ((id) ? (((id) & 1) ? LCD_TV_CTRL1 : \\\n\t\t\t\tLCD_PN2_CTRL1) : LCD_SPU_DMA_CTRL1)\n#define dma_ctrl(ctrl1, id)\t (ctrl1 ? dma_ctrl1(id) : dma_ctrl0(id))\n\n \n#define LCD_TV_CTRL0\t\t\t\t\t(0x0080)\n \n#define LCD_TV_CTRL1\t\t\t\t\t(0x0084)\n \n#define LCD_TV_CONTRAST\t\t\t\t\t(0x0088)\n \n#define LCD_TV_SATURATION\t\t\t\t(0x008C)\n \n#define LCD_TV_CBSH_HUE\t\t\t\t\t(0x0090)\n \n#define LCD_TVIF_CTRL\t\t\t\t\t(0x0094)\n#define TV_VBLNK_VALID_EN\t\t\t\t(1 << 12)\n\n \n#define LCD_TVIOPAD_CTRL\t\t\t\t(0x0098)\n \n#define LCD_TCLK_DIV\t\t\t\t\t(0x009C)\n\n#define LCD_SCLK(path) ((PATH_PN == path->id) ? LCD_CFG_SCLK_DIV :\\\n\t((PATH_TV == path->id) ? LCD_TCLK_DIV : LCD_PN2_SCLK_DIV))\n#define intf_rbswap_ctrl(id)\t((id) ? (((id) & 1) ? LCD_TVIF_CTRL : \\\n\t\t\t\tPN2_IOPAD_CONTROL) : LCD_TOP_CTRL)\n\n \n#define LCD_DITHER_CTRL\t\t\t\t(0x00A0)\n\n#define DITHER_TBL_INDEX_SEL(s)\t\t((s) << 16)\n#define DITHER_MODE2(m)\t\t\t\t((m) << 12)\n#define DITHER_MODE2_SHIFT\t\t\t(12)\n#define DITHER_4X8_EN2\t\t\t\t(1 << 9)\n#define DITHER_4X8_EN2_SHIFT\t\t(9)\n#define DITHER_EN2\t\t\t\t\t(1 << 8)\n#define DITHER_MODE1(m)\t\t\t\t((m) << 4)\n#define DITHER_MODE1_SHIFT\t\t\t(4)\n#define DITHER_4X8_EN1\t\t\t\t(1 << 1)\n#define DITHER_4X8_EN1_SHIFT\t\t(1)\n#define DITHER_EN1\t\t\t\t\t(1)\n\n \n#define DITHER_TB_4X4_INDEX0\t\t(0x3b19f7d5)\n#define DITHER_TB_4X4_INDEX1\t\t(0x082ac4e6)\n#define DITHER_TB_4X8_INDEX0\t\t(0xf7d508e6)\n#define DITHER_TB_4X8_INDEX1\t\t(0x3b194c2a)\n#define DITHER_TB_4X8_INDEX2\t\t(0xc4e6d5f7)\n#define DITHER_TB_4X8_INDEX3\t\t(0x082a193b)\n#define LCD_DITHER_TBL_DATA\t\t(0x00A4)\n\n \n#define\tLCD_SPU_DMA_START_ADDR_Y0\t0x00C0\n#define\tLCD_SPU_DMA_START_ADDR_U0\t0x00C4\n#define\tLCD_SPU_DMA_START_ADDR_V0\t0x00C8\n#define LCD_CFG_DMA_START_ADDR_0\t0x00CC  \n#define\tLCD_SPU_DMA_START_ADDR_Y1\t0x00D0\n#define\tLCD_SPU_DMA_START_ADDR_U1\t0x00D4\n#define\tLCD_SPU_DMA_START_ADDR_V1\t0x00D8\n#define LCD_CFG_DMA_START_ADDR_1\t0x00DC  \n\n \n#define LCD_SPU_DMA_PITCH_YC\t\t0x00E0\n#define\t SPU_DMA_PITCH_C(c)\t\t((c)<<16)\n#define\t SPU_DMA_PITCH_Y(y)\t\t(y)\n#define LCD_SPU_DMA_PITCH_UV\t\t0x00E4\n#define\t SPU_DMA_PITCH_V(v)\t\t((v)<<16)\n#define\t SPU_DMA_PITCH_U(u)\t\t(u)\n\n \n#define LCD_SPUT_DMA_OVSA_HPXL_VLN\t\t0x00E8\n#define\t CFG_DMA_OVSA_VLN(y)\t\t\t((y)<<16)  \n#define\t CFG_DMA_OVSA_HPXL(x)\t\t\t(x)\t  \n\n \n#define LCD_SPU_DMA_HPXL_VLN\t\t\t0x00EC\n#define\t CFG_DMA_VLN(y)\t\t\t\t((y)<<16)\n#define\t CFG_DMA_HPXL(x)\t\t\t(x)\n\n \n#define LCD_SPU_DZM_HPXL_VLN\t\t\t0x00F0\n#define\t CFG_DZM_VLN(y)\t\t\t\t((y)<<16)\n#define\t CFG_DZM_HPXL(x)\t\t\t(x)\n\n \n#define LCD_CFG_GRA_START_ADDR0\t\t\t0x00F4\n#define LCD_CFG_GRA_START_ADDR1\t\t\t0x00F8\n\n \n#define LCD_CFG_GRA_PITCH\t\t\t0x00FC\n\n \n#define LCD_SPU_GRA_OVSA_HPXL_VLN\t\t0x0100\n#define\t CFG_GRA_OVSA_VLN(y)\t\t\t((y)<<16)\n#define\t CFG_GRA_OVSA_HPXL(x)\t\t\t(x)\n\n \n#define LCD_SPU_GRA_HPXL_VLN\t\t\t0x0104\n#define\t CFG_GRA_VLN(y)\t\t\t\t((y)<<16)\n#define\t CFG_GRA_HPXL(x)\t\t\t(x)\n\n \n#define LCD_SPU_GZM_HPXL_VLN\t\t\t0x0108\n#define\t CFG_GZM_VLN(y)\t\t\t\t((y)<<16)\n#define\t CFG_GZM_HPXL(x)\t\t\t(x)\n\n \n#define LCD_SPU_HWC_OVSA_HPXL_VLN\t\t0x010C\n#define\t CFG_HWC_OVSA_VLN(y)\t\t\t((y)<<16)\n#define\t CFG_HWC_OVSA_HPXL(x)\t\t\t(x)\n\n \n#define LCD_SPU_HWC_HPXL_VLN\t\t\t0x0110\n#define\t CFG_HWC_VLN(y)\t\t\t\t((y)<<16)\n#define\t CFG_HWC_HPXL(x)\t\t\t(x)\n\n \n#define LCD_SPUT_V_H_TOTAL\t\t\t0x0114\n#define\t CFG_V_TOTAL(y)\t\t\t\t((y)<<16)\n#define\t CFG_H_TOTAL(x)\t\t\t\t(x)\n\n \n#define LCD_SPU_V_H_ACTIVE\t\t\t0x0118\n#define\t CFG_V_ACTIVE(y)\t\t\t((y)<<16)\n#define\t CFG_H_ACTIVE(x)\t\t\t(x)\n\n \n#define LCD_SPU_H_PORCH\t\t\t\t0x011C\n#define\t CFG_H_BACK_PORCH(b)\t\t\t((b)<<16)\n#define\t CFG_H_FRONT_PORCH(f)\t\t\t(f)\n#define LCD_SPU_V_PORCH\t\t\t\t0x0120\n#define\t CFG_V_BACK_PORCH(b)\t\t\t((b)<<16)\n#define\t CFG_V_FRONT_PORCH(f)\t\t\t(f)\n\n \n#define LCD_SPU_BLANKCOLOR\t\t\t0x0124\n#define  CFG_BLANKCOLOR_MASK\t\t\t0x00FFFFFF\n#define  CFG_BLANKCOLOR_R_MASK\t\t\t0x000000FF\n#define  CFG_BLANKCOLOR_G_MASK\t\t\t0x0000FF00\n#define  CFG_BLANKCOLOR_B_MASK\t\t\t0x00FF0000\n\n \n#define LCD_SPU_ALPHA_COLOR1\t\t\t0x0128\n#define\t CFG_HWC_COLOR1\t\t\t\t0x00FFFFFF\n#define\t CFG_HWC_COLOR1_R(red)\t\t\t((red)<<16)\n#define\t CFG_HWC_COLOR1_G(green)\t\t((green)<<8)\n#define\t CFG_HWC_COLOR1_B(blue)\t\t\t(blue)\n#define\t CFG_HWC_COLOR1_R_MASK\t\t\t0x000000FF\n#define\t CFG_HWC_COLOR1_G_MASK\t\t\t0x0000FF00\n#define\t CFG_HWC_COLOR1_B_MASK\t\t\t0x00FF0000\n#define LCD_SPU_ALPHA_COLOR2\t\t\t0x012C\n#define\t CFG_HWC_COLOR2\t\t\t\t0x00FFFFFF\n#define\t CFG_HWC_COLOR2_R_MASK\t\t\t0x000000FF\n#define\t CFG_HWC_COLOR2_G_MASK\t\t\t0x0000FF00\n#define\t CFG_HWC_COLOR2_B_MASK\t\t\t0x00FF0000\n\n \n#define LCD_SPU_COLORKEY_Y\t\t\t0x0130\n#define\t CFG_CKEY_Y2(y2)\t\t\t((y2)<<24)\n#define\t CFG_CKEY_Y2_MASK\t\t\t0xFF000000\n#define\t CFG_CKEY_Y1(y1)\t\t\t((y1)<<16)\n#define\t CFG_CKEY_Y1_MASK\t\t\t0x00FF0000\n#define\t CFG_CKEY_Y(y)\t\t\t\t((y)<<8)\n#define\t CFG_CKEY_Y_MASK\t\t\t0x0000FF00\n#define\t CFG_ALPHA_Y(y)\t\t\t\t(y)\n#define\t CFG_ALPHA_Y_MASK\t\t\t0x000000FF\n#define LCD_SPU_COLORKEY_U\t\t\t0x0134\n#define\t CFG_CKEY_U2(u2)\t\t\t((u2)<<24)\n#define\t CFG_CKEY_U2_MASK\t\t\t0xFF000000\n#define\t CFG_CKEY_U1(u1)\t\t\t((u1)<<16)\n#define\t CFG_CKEY_U1_MASK\t\t\t0x00FF0000\n#define\t CFG_CKEY_U(u)\t\t\t\t((u)<<8)\n#define\t CFG_CKEY_U_MASK\t\t\t0x0000FF00\n#define\t CFG_ALPHA_U(u)\t\t\t\t(u)\n#define\t CFG_ALPHA_U_MASK\t\t\t0x000000FF\n#define LCD_SPU_COLORKEY_V\t\t\t0x0138\n#define\t CFG_CKEY_V2(v2)\t\t\t((v2)<<24)\n#define\t CFG_CKEY_V2_MASK\t\t\t0xFF000000\n#define\t CFG_CKEY_V1(v1)\t\t\t((v1)<<16)\n#define\t CFG_CKEY_V1_MASK\t\t\t0x00FF0000\n#define\t CFG_CKEY_V(v)\t\t\t\t((v)<<8)\n#define\t CFG_CKEY_V_MASK\t\t\t0x0000FF00\n#define\t CFG_ALPHA_V(v)\t\t\t\t(v)\n#define\t CFG_ALPHA_V_MASK\t\t\t0x000000FF\n\n \n#define\t CFG_CKEY_GRA\t\t\t\t0x2\n#define\t CFG_CKEY_DMA\t\t\t\t0x1\n\n \n#define     CFG_TV_INTERLACE_EN                 (1 << 22)\n#define     CFG_TV_NIB                          (1 << 0)\n\n#define LCD_PN_SEPXLCNT\t\t\t\t0x013c  \n\n \n#define LCD_SPU_SPI_RXDATA\t\t\t0x0140\n\n \n#define LCD_SPU_ISA_RSDATA\t\t\t0x0144\n#define\t ISA_RXDATA_16BIT_1_DATA_MASK\t\t0x000000FF\n#define\t ISA_RXDATA_16BIT_2_DATA_MASK\t\t0x0000FF00\n#define\t ISA_RXDATA_16BIT_3_DATA_MASK\t\t0x00FF0000\n#define\t ISA_RXDATA_16BIT_4_DATA_MASK\t\t0xFF000000\n#define\t ISA_RXDATA_32BIT_1_DATA_MASK\t\t0x00FFFFFF\n\n#define LCD_SPU_DBG_ISA\t\t\t\t(0x0148)  \n#define LCD_SPU_DMAVLD_YC\t\t\t(0x014C)\n#define LCD_SPU_DMAVLD_UV\t\t\t(0x0150)\n#define LCD_SPU_DMAVLD_UVSPU_GRAVLD\t\t(0x0154)\n\n#define LCD_READ_IOPAD\t\t\t\t(0x0148)  \n#define LCD_DMAVLD_YC\t\t\t\t(0x014C)\n#define LCD_DMAVLD_UV\t\t\t\t(0x0150)\n#define LCD_TVGGRAVLD_HLEN\t\t\t(0x0154)\n\n \n#define LCD_SPU_HWC_RDDAT\t\t\t0x0158\n\n \n#define LCD_SPU_GAMMA_RDDAT\t\t\t0x015c\n#define\t CFG_GAMMA_RDDAT_MASK\t\t\t0x000000FF\n\n \n#define LCD_SPU_PALETTE_RDDAT\t\t\t0x0160\n#define\t CFG_PALETTE_RDDAT_MASK\t\t\t0x00FFFFFF\n\n#define LCD_SPU_DBG_DMATOP\t\t\t(0x0164)  \n#define LCD_SPU_DBG_GRATOP\t\t\t(0x0168)\n#define LCD_SPU_DBG_TXCTRL\t\t\t(0x016C)\n#define LCD_SPU_DBG_SLVTOP\t\t\t(0x0170)\n#define LCD_SPU_DBG_MUXTOP\t\t\t(0x0174)\n\n#define LCD_SLV_DBG\t\t\t\t(0x0164)  \n#define LCD_TVDVLD_YC\t\t\t\t(0x0168)\n#define LCD_TVDVLD_UV\t\t\t\t(0x016C)\n#define LCD_TVC_RDDAT\t\t\t\t(0x0170)\n#define LCD_TV_GAMMA_RDDAT\t\t\t(0x0174)\n\n \n#define LCD_SPU_IOPAD_IN\t\t\t0x0178\n#define\t CFG_IOPAD_IN_MASK\t\t\t0x0FFFFFFF\n\n#define LCD_TV_PALETTE_RDDAT\t\t\t(0x0178)  \n\n \n#define LCD_CFG_RDREG5F\t\t\t\t0x017C\n#define\t IRE_FRAME_CNT_MASK\t\t\t0x000000C0\n#define\t IPE_FRAME_CNT_MASK\t\t\t0x00000030\n#define\t GRA_FRAME_CNT_MASK\t\t\t0x0000000C  \n#define\t DMA_FRAME_CNT_MASK\t\t\t0x00000003  \n\n#define LCD_FRAME_CNT\t\t\t\t(0x017C)  \n\n \n#define LCD_SPU_SPI_CTRL\t\t\t0x0180\n#define\t CFG_SCLKCNT(div)\t\t\t((div)<<24)  \n#define\t CFG_SCLKCNT_MASK\t\t\t0xFF000000\n#define\t CFG_RXBITS(rx)\t\t\t\t(((rx) - 1)<<16)  \n#define\t CFG_RXBITS_MASK\t\t\t0x00FF0000\n#define\t CFG_TXBITS(tx)\t\t\t\t(((tx) - 1)<<8)  \n#define\t CFG_TXBITS_MASK\t\t\t0x0000FF00\n#define\t CFG_CLKINV(clk)\t\t\t((clk)<<7)\n#define\t CFG_CLKINV_MASK\t\t\t0x00000080\n#define\t CFG_KEEPXFER(transfer)\t\t\t((transfer)<<6)\n#define\t CFG_KEEPXFER_MASK\t\t\t0x00000040\n#define\t CFG_RXBITSTO0(rx)\t\t\t((rx)<<5)\n#define\t CFG_RXBITSTO0_MASK\t\t\t0x00000020\n#define\t CFG_TXBITSTO0(tx)\t\t\t((tx)<<4)\n#define\t CFG_TXBITSTO0_MASK\t\t\t0x00000010\n#define\t CFG_SPI_ENA(spi)\t\t\t((spi)<<3)\n#define\t CFG_SPI_ENA_MASK\t\t\t0x00000008\n#define\t CFG_SPI_SEL(spi)\t\t\t((spi)<<2)\n#define\t CFG_SPI_SEL_MASK\t\t\t0x00000004\n#define\t CFG_SPI_3W4WB(wire)\t\t\t((wire)<<1)\n#define\t CFG_SPI_3W4WB_MASK\t\t\t0x00000002\n#define\t CFG_SPI_START(start)\t\t\t(start)\n#define\t CFG_SPI_START_MASK\t\t\t0x00000001\n\n \n#define LCD_SPU_SPI_TXDATA\t\t\t0x0184\n\n \n#define LCD_SPU_SMPN_CTRL\t\t\t0x0188\n\n \n#define LCD_SPU_DMA_CTRL0\t\t\t0x0190\n#define\t CFG_NOBLENDING(nb)\t\t\t((nb)<<31)\n#define\t CFG_NOBLENDING_MASK\t\t\t0x80000000\n#define\t CFG_GAMMA_ENA(gn)\t\t\t((gn)<<30)\n#define\t CFG_GAMMA_ENA_MASK\t\t\t0x40000000\n#define\t CFG_CBSH_ENA(cn)\t\t\t((cn)<<29)\n#define\t CFG_CBSH_ENA_MASK\t\t\t0x20000000\n#define\t CFG_PALETTE_ENA(pn)\t\t\t((pn)<<28)\n#define\t CFG_PALETTE_ENA_MASK\t\t\t0x10000000\n#define\t CFG_ARBFAST_ENA(an)\t\t\t((an)<<27)\n#define\t CFG_ARBFAST_ENA_MASK\t\t\t0x08000000\n#define\t CFG_HWC_1BITMOD(mode)\t\t\t((mode)<<26)\n#define\t CFG_HWC_1BITMOD_MASK\t\t\t0x04000000\n#define\t CFG_HWC_1BITENA(mn)\t\t\t((mn)<<25)\n#define\t CFG_HWC_1BITENA_MASK\t\t\t0x02000000\n#define\t CFG_HWC_ENA(cn)\t\t\t((cn)<<24)\n#define\t CFG_HWC_ENA_MASK\t\t\t0x01000000\n#define\t CFG_DMAFORMAT(dmaformat)\t\t((dmaformat)<<20)\n#define\t CFG_DMAFORMAT_MASK\t\t\t0x00F00000\n#define\t CFG_GRAFORMAT(graformat)\t\t((graformat)<<16)\n#define\t CFG_GRAFORMAT_MASK\t\t\t0x000F0000\n \n#define\t CFG_GRA_FTOGGLE(toggle)\t\t((toggle)<<15)\n#define\t CFG_GRA_FTOGGLE_MASK\t\t\t0x00008000\n#define\t CFG_GRA_HSMOOTH(smooth)\t\t((smooth)<<14)\n#define\t CFG_GRA_HSMOOTH_MASK\t\t\t0x00004000\n#define\t CFG_GRA_TSTMODE(test)\t\t\t((test)<<13)\n#define\t CFG_GRA_TSTMODE_MASK\t\t\t0x00002000\n#define\t CFG_GRA_SWAPRB(swap)\t\t\t((swap)<<12)\n#define\t CFG_GRA_SWAPRB_MASK\t\t\t0x00001000\n#define\t CFG_GRA_SWAPUV(swap)\t\t\t((swap)<<11)\n#define\t CFG_GRA_SWAPUV_MASK\t\t\t0x00000800\n#define\t CFG_GRA_SWAPYU(swap)\t\t\t((swap)<<10)\n#define\t CFG_GRA_SWAPYU_MASK\t\t\t0x00000400\n#define\t CFG_GRA_SWAP_MASK\t\t\t0x00001C00\n#define\t CFG_YUV2RGB_GRA(cvrt)\t\t\t((cvrt)<<9)\n#define\t CFG_YUV2RGB_GRA_MASK\t\t\t0x00000200\n#define\t CFG_GRA_ENA(gra)\t\t\t((gra)<<8)\n#define\t CFG_GRA_ENA_MASK\t\t\t0x00000100\n#define dma0_gfx_masks\t(CFG_GRAFORMAT_MASK | CFG_GRA_FTOGGLE_MASK | \\\n\tCFG_GRA_HSMOOTH_MASK | CFG_GRA_TSTMODE_MASK | CFG_GRA_SWAP_MASK | \\\n\tCFG_YUV2RGB_GRA_MASK | CFG_GRA_ENA_MASK)\n \n#define\t CFG_DMA_FTOGGLE(toggle)\t\t((toggle)<<7)\n#define\t CFG_DMA_FTOGGLE_MASK\t\t\t0x00000080\n#define\t CFG_DMA_HSMOOTH(smooth)\t\t((smooth)<<6)\n#define\t CFG_DMA_HSMOOTH_MASK\t\t\t0x00000040\n#define\t CFG_DMA_TSTMODE(test)\t\t\t((test)<<5)\n#define\t CFG_DMA_TSTMODE_MASK\t\t\t0x00000020\n#define\t CFG_DMA_SWAPRB(swap)\t\t\t((swap)<<4)\n#define\t CFG_DMA_SWAPRB_MASK\t\t\t0x00000010\n#define\t CFG_DMA_SWAPUV(swap)\t\t\t((swap)<<3)\n#define\t CFG_DMA_SWAPUV_MASK\t\t\t0x00000008\n#define\t CFG_DMA_SWAPYU(swap)\t\t\t((swap)<<2)\n#define\t CFG_DMA_SWAPYU_MASK\t\t\t0x00000004\n#define\t CFG_DMA_SWAP_MASK\t\t\t0x0000001C\n#define\t CFG_YUV2RGB_DMA(cvrt)\t\t\t((cvrt)<<1)\n#define\t CFG_YUV2RGB_DMA_MASK\t\t\t0x00000002\n#define\t CFG_DMA_ENA(video)\t\t\t(video)\n#define\t CFG_DMA_ENA_MASK\t\t\t0x00000001\n#define dma0_vid_masks\t(CFG_DMAFORMAT_MASK | CFG_DMA_FTOGGLE_MASK | \\\n\tCFG_DMA_HSMOOTH_MASK | CFG_DMA_TSTMODE_MASK | CFG_DMA_SWAP_MASK | \\\n\tCFG_YUV2RGB_DMA_MASK | CFG_DMA_ENA_MASK)\n#define dma_palette(val)\t\t((val ? 1 : 0) << 28)\n#define dma_fmt(vid, val)\t\t((val & 0xf) << ((vid) ? 20 : 16))\n#define dma_swaprb(vid, val)\t\t((val ? 1 : 0) << ((vid) ? 4 : 12))\n#define dma_swapuv(vid, val)\t\t((val ? 1 : 0) << ((vid) ? 3 : 11))\n#define dma_swapyuv(vid, val)\t\t((val ? 1 : 0) << ((vid) ? 2 : 10))\n#define dma_csc(vid, val)\t\t((val ? 1 : 0) << ((vid) ? 1 : 9))\n#define dma_hsmooth(vid, val)\t\t((val ? 1 : 0) << ((vid) ? 6 : 14))\n#define dma_mask(vid)\t(dma_palette(1) | dma_fmt(vid, 0xf) | dma_csc(vid, 1) \\\n\t| dma_swaprb(vid, 1) | dma_swapuv(vid, 1) | dma_swapyuv(vid, 1))\n\n \n#define LCD_SPU_DMA_CTRL1\t\t\t0x0194\n#define\t CFG_FRAME_TRIG(trig)\t\t\t((trig)<<31)\n#define\t CFG_FRAME_TRIG_MASK\t\t\t0x80000000\n#define\t CFG_VSYNC_TRIG(trig)\t\t\t((trig)<<28)\n#define\t CFG_VSYNC_TRIG_MASK\t\t\t0x70000000\n#define\t CFG_VSYNC_INV(inv)\t\t\t((inv)<<27)\n#define\t CFG_VSYNC_INV_MASK\t\t\t0x08000000\n#define\t CFG_COLOR_KEY_MODE(cmode)\t\t((cmode)<<24)\n#define\t CFG_COLOR_KEY_MASK\t\t\t0x07000000\n#define\t CFG_CARRY(carry)\t\t\t((carry)<<23)\n#define\t CFG_CARRY_MASK\t\t\t\t0x00800000\n#define\t CFG_LNBUF_ENA(lnbuf)\t\t\t((lnbuf)<<22)\n#define\t CFG_LNBUF_ENA_MASK\t\t\t0x00400000\n#define\t CFG_GATED_ENA(gated)\t\t\t((gated)<<21)\n#define\t CFG_GATED_ENA_MASK\t\t\t0x00200000\n#define\t CFG_PWRDN_ENA(power)\t\t\t((power)<<20)\n#define\t CFG_PWRDN_ENA_MASK\t\t\t0x00100000\n#define\t CFG_DSCALE(dscale)\t\t\t((dscale)<<18)\n#define\t CFG_DSCALE_MASK\t\t\t0x000C0000\n#define\t CFG_ALPHA_MODE(amode)\t\t\t((amode)<<16)\n#define\t CFG_ALPHA_MODE_MASK\t\t\t0x00030000\n#define\t CFG_ALPHA(alpha)\t\t\t((alpha)<<8)\n#define\t CFG_ALPHA_MASK\t\t\t\t0x0000FF00\n#define\t CFG_PXLCMD(pxlcmd)\t\t\t(pxlcmd)\n#define\t CFG_PXLCMD_MASK\t\t\t0x000000FF\n\n \n#define LCD_SPU_SRAM_CTRL\t\t\t0x0198\n#define\t CFG_SRAM_INIT_WR_RD(mode)\t\t((mode)<<14)\n#define\t CFG_SRAM_INIT_WR_RD_MASK\t\t0x0000C000\n#define\t CFG_SRAM_ADDR_LCDID(id)\t\t((id)<<8)\n#define\t CFG_SRAM_ADDR_LCDID_MASK\t\t0x00000F00\n#define\t CFG_SRAM_ADDR(addr)\t\t\t(addr)\n#define\t CFG_SRAM_ADDR_MASK\t\t\t0x000000FF\n\n \n#define LCD_SPU_SRAM_WRDAT\t\t\t0x019C\n\n \n#define LCD_SPU_SRAM_PARA0\t\t\t0x01A0\n\n \n#define LCD_SPU_SRAM_PARA1\t\t\t0x01A4\n#define\t CFG_CSB_256x32(hwc)\t\t\t((hwc)<<15)\t \n#define\t CFG_CSB_256x32_MASK\t\t\t0x00008000\n#define\t CFG_CSB_256x24(palette)\t\t((palette)<<14)\t \n#define\t CFG_CSB_256x24_MASK\t\t\t0x00004000\n#define\t CFG_CSB_256x8(gamma)\t\t\t((gamma)<<13)\t \n#define\t CFG_CSB_256x8_MASK\t\t\t0x00002000\n#define\t CFG_PDWN256x32(pdwn)\t\t\t((pdwn)<<7)\t \n#define\t CFG_PDWN256x32_MASK\t\t\t0x00000080\n#define\t CFG_PDWN256x24(pdwn)\t\t\t((pdwn)<<6)\t \n#define\t CFG_PDWN256x24_MASK\t\t\t0x00000040\n#define\t CFG_PDWN256x8(pdwn)\t\t\t((pdwn)<<5)\t \n#define\t CFG_PDWN256x8_MASK\t\t\t0x00000020\n#define\t CFG_PDWN32x32(pdwn)\t\t\t((pdwn)<<3)\n#define\t CFG_PDWN32x32_MASK\t\t\t0x00000008\n#define\t CFG_PDWN16x66(pdwn)\t\t\t((pdwn)<<2)\n#define\t CFG_PDWN16x66_MASK\t\t\t0x00000004\n#define\t CFG_PDWN32x66(pdwn)\t\t\t((pdwn)<<1)\n#define\t CFG_PDWN32x66_MASK\t\t\t0x00000002\n#define\t CFG_PDWN64x66(pdwn)\t\t\t(pdwn)\n#define\t CFG_PDWN64x66_MASK\t\t\t0x00000001\n\n \n#define LCD_CFG_SCLK_DIV\t\t\t0x01A8\n#define\t SCLK_SRC_SEL(src)\t\t((src)<<31)\n#define\t SCLK_SRC_SEL_MASK\t\t0x80000000\n#define  SCLK_DISABLE\t\t\t\t(1<<28)\n#define\t CLK_FRACDIV(frac)\t\t\t((frac)<<16)\n#define\t CLK_FRACDIV_MASK\t\t\t0x0FFF0000\n#define\t DSI1_BITCLK_DIV(div)\t\t\t(div<<8)\n#define\t DSI1_BITCLK_DIV_MASK\t\t\t0x00000F00\n#define\t CLK_INT_DIV(div)\t\t\t(div)\n#define\t CLK_INT_DIV_MASK\t\t\t0x000000FF\n\n \n#define LCD_SPU_CONTRAST\t\t\t0x01AC\n#define\t CFG_BRIGHTNESS(bright)\t\t\t((bright)<<16)\n#define\t CFG_BRIGHTNESS_MASK\t\t\t0xFFFF0000\n#define\t CFG_CONTRAST(contrast)\t\t\t(contrast)\n#define\t CFG_CONTRAST_MASK\t\t\t0x0000FFFF\n\n \n#define LCD_SPU_SATURATION\t\t\t0x01B0\n#define\t CFG_C_MULTS(mult)\t\t\t((mult)<<16)\n#define\t CFG_C_MULTS_MASK\t\t\t0xFFFF0000\n#define\t CFG_SATURATION(sat)\t\t\t(sat)\n#define\t CFG_SATURATION_MASK\t\t\t0x0000FFFF\n\n \n#define LCD_SPU_CBSH_HUE\t\t\t0x01B4\n#define\t CFG_SIN0(sin0)\t\t\t\t((sin0)<<16)\n#define\t CFG_SIN0_MASK\t\t\t\t0xFFFF0000\n#define\t CFG_COS0(con0)\t\t\t\t(con0)\n#define\t CFG_COS0_MASK\t\t\t\t0x0000FFFF\n\n \n#define LCD_SPU_DUMB_CTRL\t\t\t0x01B8\n#define\t CFG_DUMBMODE(mode)\t\t\t((mode)<<28)\n#define\t CFG_DUMBMODE_MASK\t\t\t0xF0000000\n#define\t CFG_INTFRBSWAP(mode)\t\t\t((mode)<<24)\n#define\t CFG_INTFRBSWAP_MASK\t\t\t0x0F000000\n#define\t CFG_LCDGPIO_O(data)\t\t\t((data)<<20)\n#define\t CFG_LCDGPIO_O_MASK\t\t\t0x0FF00000\n#define\t CFG_LCDGPIO_ENA(gpio)\t\t\t((gpio)<<12)\n#define\t CFG_LCDGPIO_ENA_MASK\t\t\t0x000FF000\n#define\t CFG_BIAS_OUT(bias)\t\t\t((bias)<<8)\n#define\t CFG_BIAS_OUT_MASK\t\t\t0x00000100\n#define\t CFG_REVERSE_RGB(RGB)\t\t\t((RGB)<<7)\n#define\t CFG_REVERSE_RGB_MASK\t\t\t0x00000080\n#define\t CFG_INV_COMPBLANK(blank)\t\t((blank)<<6)\n#define\t CFG_INV_COMPBLANK_MASK\t\t\t0x00000040\n#define\t CFG_INV_COMPSYNC(sync)\t\t\t((sync)<<5)\n#define\t CFG_INV_COMPSYNC_MASK\t\t\t0x00000020\n#define\t CFG_INV_HENA(hena)\t\t\t((hena)<<4)\n#define\t CFG_INV_HENA_MASK\t\t\t0x00000010\n#define\t CFG_INV_VSYNC(vsync)\t\t\t((vsync)<<3)\n#define\t CFG_INV_VSYNC_MASK\t\t\t0x00000008\n#define\t CFG_INV_HSYNC(hsync)\t\t\t((hsync)<<2)\n#define\t CFG_INV_HSYNC_MASK\t\t\t0x00000004\n#define\t CFG_INV_PCLK(pclk)\t\t\t((pclk)<<1)\n#define\t CFG_INV_PCLK_MASK\t\t\t0x00000002\n#define\t CFG_DUMB_ENA(dumb)\t\t\t(dumb)\n#define\t CFG_DUMB_ENA_MASK\t\t\t0x00000001\n\n \n#define SPU_IOPAD_CONTROL\t\t\t0x01BC\n#define\t CFG_GRA_VM_ENA(vm)\t\t\t((vm)<<15)\n#define\t CFG_GRA_VM_ENA_MASK\t\t\t0x00008000\n#define\t CFG_DMA_VM_ENA(vm)\t\t\t((vm)<<13)\n#define\t CFG_DMA_VM_ENA_MASK\t\t\t0x00002000\n#define\t CFG_CMD_VM_ENA(vm)\t\t\t((vm)<<12)\n#define\t CFG_CMD_VM_ENA_MASK\t\t\t0x00001000\n#define\t CFG_CSC(csc)\t\t\t\t((csc)<<8)\n#define\t CFG_CSC_MASK\t\t\t\t0x00000300\n#define\t CFG_BOUNDARY(size)\t\t\t((size)<<5)\n#define\t CFG_BOUNDARY_MASK\t\t\t0x00000020\n#define\t CFG_BURST(len)\t\t\t\t((len)<<4)\n#define\t CFG_BURST_MASK\t\t\t\t0x00000010\n#define\t CFG_IOPADMODE(iopad)\t\t\t(iopad)\n#define\t CFG_IOPADMODE_MASK\t\t\t0x0000000F\n\n \n#define SPU_IRQ_ENA\t\t\t\t0x01C0\n#define\t DMA_FRAME_IRQ0_ENA(irq)\t\t((irq)<<31)\n#define\t DMA_FRAME_IRQ0_ENA_MASK\t\t0x80000000\n#define\t DMA_FRAME_IRQ1_ENA(irq)\t\t((irq)<<30)\n#define\t DMA_FRAME_IRQ1_ENA_MASK\t\t0x40000000\n#define\t DMA_FF_UNDERFLOW_ENA(ff)\t\t((ff)<<29)\n#define\t DMA_FF_UNDERFLOW_ENA_MASK\t\t0x20000000\n#define\t AXI_BUS_ERROR_IRQ_ENA(irq)\t\t((irq)<<28)\n#define\t AXI_BUS_ERROR_IRQ_ENA_MASK\t\t0x10000000\n#define\t GRA_FRAME_IRQ0_ENA(irq)\t\t((irq)<<27)\n#define\t GRA_FRAME_IRQ0_ENA_MASK\t\t0x08000000\n#define\t GRA_FRAME_IRQ1_ENA(irq)\t\t((irq)<<26)\n#define\t GRA_FRAME_IRQ1_ENA_MASK\t\t0x04000000\n#define\t GRA_FF_UNDERFLOW_ENA(ff)\t\t((ff)<<25)\n#define\t GRA_FF_UNDERFLOW_ENA_MASK\t\t0x02000000\n#define\t VSYNC_IRQ_ENA(vsync_irq)\t\t((vsync_irq)<<23)\n#define\t VSYNC_IRQ_ENA_MASK\t\t\t0x00800000\n#define\t DUMB_FRAMEDONE_ENA(fdone)\t\t((fdone)<<22)\n#define\t DUMB_FRAMEDONE_ENA_MASK\t\t0x00400000\n#define\t TWC_FRAMEDONE_ENA(fdone)\t\t((fdone)<<21)\n#define\t TWC_FRAMEDONE_ENA_MASK\t\t\t0x00200000\n#define\t HWC_FRAMEDONE_ENA(fdone)\t\t((fdone)<<20)\n#define\t HWC_FRAMEDONE_ENA_MASK\t\t\t0x00100000\n#define\t SLV_IRQ_ENA(irq)\t\t\t((irq)<<19)\n#define\t SLV_IRQ_ENA_MASK\t\t\t0x00080000\n#define\t SPI_IRQ_ENA(irq)\t\t\t((irq)<<18)\n#define\t SPI_IRQ_ENA_MASK\t\t\t0x00040000\n#define\t PWRDN_IRQ_ENA(irq)\t\t\t((irq)<<17)\n#define\t PWRDN_IRQ_ENA_MASK\t\t\t0x00020000\n#define\t AXI_LATENCY_TOO_LONG_IRQ_ENA(irq)\t((irq)<<16)\n#define  AXI_LATENCY_TOO_LONG_IRQ_ENA_MASK\t0x00010000\n#define\t CLEAN_SPU_IRQ_ISR(irq)\t\t\t(irq)\n#define\t CLEAN_SPU_IRQ_ISR_MASK\t\t\t0x0000FFFF\n#define\t TV_DMA_FRAME_IRQ0_ENA(irq)\t\t((irq)<<15)\n#define\t TV_DMA_FRAME_IRQ0_ENA_MASK\t\t0x00008000\n#define\t TV_DMA_FRAME_IRQ1_ENA(irq)\t\t((irq)<<14)\n#define\t TV_DMA_FRAME_IRQ1_ENA_MASK\t\t0x00004000\n#define\t TV_DMA_FF_UNDERFLOW_ENA(unerrun)\t((unerrun)<<13)\n#define\t TV_DMA_FF_UNDERFLOW_ENA_MASK\t\t0x00002000\n#define\t TVSYNC_IRQ_ENA(irq)\t\t\t((irq)<<12)\n#define\t TVSYNC_IRQ_ENA_MASK\t\t\t0x00001000\n#define\t TV_FRAME_IRQ0_ENA(irq)\t\t\t((irq)<<11)\n#define\t TV_FRAME_IRQ0_ENA_MASK\t\t\t0x00000800\n#define\t TV_FRAME_IRQ1_ENA(irq)\t\t\t((irq)<<10)\n#define\t TV_FRAME_IRQ1_ENA_MASK\t\t\t0x00000400\n#define\t TV_GRA_FF_UNDERFLOW_ENA(unerrun)\t((unerrun)<<9)\n#define\t TV_GRA_FF_UNDERFLOW_ENA_MASK\t\t0x00000200\n#define\t TV_FRAMEDONE_ENA(irq)\t\t\t((irq)<<8)\n#define\t TV_FRAMEDONE_ENA_MASK\t\t\t0x00000100\n\n \n#define\t PN2_DMA_FRAME_IRQ0_ENA(irq)\t\t((irq)<<7)\n#define\t PN2_DMA_FRAME_IRQ0_ENA_MASK\t\t0x00000080\n#define\t PN2_DMA_FRAME_IRQ1_ENA(irq)\t\t((irq)<<6)\n#define\t PN2_DMA_FRAME_IRQ1_ENA_MASK\t\t0x00000040\n#define\t PN2_DMA_FF_UNDERFLOW_ENA(ff)\t\t((ff)<<5)\n#define\t PN2_DMA_FF_UNDERFLOW_ENA_MASK\t\t0x00000020\n#define\t PN2_GRA_FRAME_IRQ0_ENA(irq)\t\t((irq)<<3)\n#define\t PN2_GRA_FRAME_IRQ0_ENA_MASK\t\t0x00000008\n#define\t PN2_GRA_FRAME_IRQ1_ENA(irq)\t\t((irq)<<2)\n#define\t PN2_GRA_FRAME_IRQ1_ENA_MASK\t\t0x04000004\n#define\t PN2_GRA_FF_UNDERFLOW_ENA(ff)\t\t((ff)<<1)\n#define\t PN2_GRA_FF_UNDERFLOW_ENA_MASK\t\t0x00000002\n#define\t PN2_VSYNC_IRQ_ENA(irq)\t\t\t((irq)<<0)\n#define\t PN2_SYNC_IRQ_ENA_MASK\t\t\t0x00000001\n\n#define gf0_imask(id)\t((id) ? (((id) & 1) ? TV_FRAME_IRQ0_ENA_MASK \\\n\t\t: PN2_GRA_FRAME_IRQ0_ENA_MASK) : GRA_FRAME_IRQ0_ENA_MASK)\n#define gf1_imask(id)\t((id) ? (((id) & 1) ? TV_FRAME_IRQ1_ENA_MASK \\\n\t\t: PN2_GRA_FRAME_IRQ1_ENA_MASK) : GRA_FRAME_IRQ1_ENA_MASK)\n#define vsync_imask(id)\t((id) ? (((id) & 1) ? TVSYNC_IRQ_ENA_MASK \\\n\t\t: PN2_SYNC_IRQ_ENA_MASK) : VSYNC_IRQ_ENA_MASK)\n#define vsync_imasks\t(vsync_imask(0) | vsync_imask(1))\n\n#define display_done_imask(id)\t((id) ? (((id) & 1) ? TV_FRAMEDONE_ENA_MASK\\\n\t: (PN2_DMA_FRAME_IRQ0_ENA_MASK | PN2_DMA_FRAME_IRQ1_ENA_MASK))\\\n\t: DUMB_FRAMEDONE_ENA_MASK)\n\n#define display_done_imasks\t(display_done_imask(0) | display_done_imask(1))\n\n#define vf0_imask(id)\t((id) ? (((id) & 1) ? TV_DMA_FRAME_IRQ0_ENA_MASK \\\n\t\t: PN2_DMA_FRAME_IRQ0_ENA_MASK) : DMA_FRAME_IRQ0_ENA_MASK)\n#define vf1_imask(id)\t((id) ? (((id) & 1) ? TV_DMA_FRAME_IRQ1_ENA_MASK \\\n\t\t: PN2_DMA_FRAME_IRQ1_ENA_MASK) : DMA_FRAME_IRQ1_ENA_MASK)\n\n#define gfx_imasks\t(gf0_imask(0) | gf1_imask(0) | gf0_imask(1) | \\\n\t\tgf1_imask(1))\n#define vid_imasks\t(vf0_imask(0) | vf1_imask(0) | vf0_imask(1) | \\\n\t\tvf1_imask(1))\n#define vid_imask(id)\t(display_done_imask(id))\n\n#define pn1_imasks\t(gf0_imask(0) | gf1_imask(0) | vsync_imask(0) | \\\n\t\tdisplay_done_imask(0) | vf0_imask(0) | vf1_imask(0))\n#define tv_imasks\t(gf0_imask(1) | gf1_imask(1) | vsync_imask(1) | \\\n\t\tdisplay_done_imask(1) | vf0_imask(1) | vf1_imask(1))\n#define path_imasks(id)\t((id) ? (tv_imasks) : (pn1_imasks))\n\n \n#define vid_udflow_imask(id)\t((id) ? (((id) & 1) ? \\\n\t(TV_DMA_FF_UNDERFLOW_ENA_MASK) : (PN2_DMA_FF_UNDERFLOW_ENA_MASK)) : \\\n\t(DMA_FF_UNDERFLOW_ENA_MASK))\n#define gfx_udflow_imask(id)\t((id) ? (((id) & 1) ? \\\n\t(TV_GRA_FF_UNDERFLOW_ENA_MASK) : (PN2_GRA_FF_UNDERFLOW_ENA_MASK)) : \\\n\t(GRA_FF_UNDERFLOW_ENA_MASK))\n\n#define err_imask(id) (vid_udflow_imask(id) | gfx_udflow_imask(id) | \\\n\tAXI_BUS_ERROR_IRQ_ENA_MASK | AXI_LATENCY_TOO_LONG_IRQ_ENA_MASK)\n#define err_imasks (err_imask(0) | err_imask(1) | err_imask(2))\n \n#define SPU_IRQ_ISR\t\t\t0x01C4\n#define\t DMA_FRAME_IRQ0(irq)\t\t((irq)<<31)\n#define\t DMA_FRAME_IRQ0_MASK\t\t0x80000000\n#define\t DMA_FRAME_IRQ1(irq)\t\t((irq)<<30)\n#define\t DMA_FRAME_IRQ1_MASK\t\t0x40000000\n#define\t DMA_FF_UNDERFLOW(ff)\t\t((ff)<<29)\n#define\t DMA_FF_UNDERFLOW_MASK\t\t0x20000000\n#define\t AXI_BUS_ERROR_IRQ(irq)\t\t((irq)<<28)\n#define\t AXI_BUS_ERROR_IRQ_MASK\t\t0x10000000\n#define\t GRA_FRAME_IRQ0(irq)\t\t((irq)<<27)\n#define\t GRA_FRAME_IRQ0_MASK\t\t0x08000000\n#define\t GRA_FRAME_IRQ1(irq)\t\t((irq)<<26)\n#define\t GRA_FRAME_IRQ1_MASK\t\t0x04000000\n#define\t GRA_FF_UNDERFLOW(ff)\t\t((ff)<<25)\n#define\t GRA_FF_UNDERFLOW_MASK\t\t0x02000000\n#define\t VSYNC_IRQ(vsync_irq)\t\t((vsync_irq)<<23)\n#define\t VSYNC_IRQ_MASK\t\t\t0x00800000\n#define\t DUMB_FRAMEDONE(fdone)\t\t((fdone)<<22)\n#define\t DUMB_FRAMEDONE_MASK\t\t0x00400000\n#define\t TWC_FRAMEDONE(fdone)\t\t((fdone)<<21)\n#define\t TWC_FRAMEDONE_MASK\t\t0x00200000\n#define\t HWC_FRAMEDONE(fdone)\t\t((fdone)<<20)\n#define\t HWC_FRAMEDONE_MASK\t\t0x00100000\n#define\t SLV_IRQ(irq)\t\t\t((irq)<<19)\n#define\t SLV_IRQ_MASK\t\t\t0x00080000\n#define\t SPI_IRQ(irq)\t\t\t((irq)<<18)\n#define\t SPI_IRQ_MASK\t\t\t0x00040000\n#define\t PWRDN_IRQ(irq)\t\t\t((irq)<<17)\n#define\t PWRDN_IRQ_MASK\t\t\t0x00020000\n#define\t AXI_LATENCY_TOO_LONGR_IRQ(irq)\t((irq)<<16)\n#define\t AXI_LATENCY_TOO_LONGR_IRQ_MASK\t0x00010000\n#define\t TV_DMA_FRAME_IRQ0(irq)\t\t((irq)<<15)\n#define\t TV_DMA_FRAME_IRQ0_MASK\t\t0x00008000\n#define\t TV_DMA_FRAME_IRQ1(irq)\t\t((irq)<<14)\n#define\t TV_DMA_FRAME_IRQ1_MASK\t\t0x00004000\n#define\t TV_DMA_FF_UNDERFLOW(unerrun)\t((unerrun)<<13)\n#define\t TV_DMA_FF_UNDERFLOW_MASK\t0x00002000\n#define\t TVSYNC_IRQ(irq)\t\t((irq)<<12)\n#define\t TVSYNC_IRQ_MASK\t\t0x00001000\n#define\t TV_FRAME_IRQ0(irq)\t\t((irq)<<11)\n#define\t TV_FRAME_IRQ0_MASK\t\t0x00000800\n#define\t TV_FRAME_IRQ1(irq)\t\t((irq)<<10)\n#define\t TV_FRAME_IRQ1_MASK\t\t0x00000400\n#define\t TV_GRA_FF_UNDERFLOW(unerrun)\t((unerrun)<<9)\n#define\t TV_GRA_FF_UNDERFLOW_MASK\t0x00000200\n#define\t PN2_DMA_FRAME_IRQ0(irq)\t((irq)<<7)\n#define\t PN2_DMA_FRAME_IRQ0_MASK\t0x00000080\n#define\t PN2_DMA_FRAME_IRQ1(irq)\t((irq)<<6)\n#define\t PN2_DMA_FRAME_IRQ1_MASK\t0x00000040\n#define\t PN2_DMA_FF_UNDERFLOW(ff)\t((ff)<<5)\n#define\t PN2_DMA_FF_UNDERFLOW_MASK\t0x00000020\n#define\t PN2_GRA_FRAME_IRQ0(irq)\t((irq)<<3)\n#define\t PN2_GRA_FRAME_IRQ0_MASK\t0x00000008\n#define\t PN2_GRA_FRAME_IRQ1(irq)\t((irq)<<2)\n#define\t PN2_GRA_FRAME_IRQ1_MASK\t0x04000004\n#define\t PN2_GRA_FF_UNDERFLOW(ff)\t((ff)<<1)\n#define\t PN2_GRA_FF_UNDERFLOW_MASK\t0x00000002\n#define\t PN2_VSYNC_IRQ(irq)\t\t((irq)<<0)\n#define\t PN2_SYNC_IRQ_MASK\t\t0x00000001\n\n \n#define LCD_FIFO_DEPTH\t\t\t0x01c8\n#define\t VIDEO_FIFO(fi)\t\t\t((fi) << 0)\n#define\t VIDEO_FIFO_MASK\t\t0x00000003\n#define\t GRAPHIC_FIFO(fi)\t\t((fi) << 2)\n#define\t GRAPHIC_FIFO_MASK\t\t0x0000000c\n\n \n#define\t DMA_FRAME_IRQ0_LEVEL_MASK\t\t0x00008000\n#define\t DMA_FRAME_IRQ1_LEVEL_MASK\t\t0x00004000\n#define\t DMA_FRAME_CNT_ISR_MASK\t\t\t0x00003000\n#define\t GRA_FRAME_IRQ0_LEVEL_MASK\t\t0x00000800\n#define\t GRA_FRAME_IRQ1_LEVEL_MASK\t\t0x00000400\n#define\t GRA_FRAME_CNT_ISR_MASK\t\t\t0x00000300\n#define\t VSYNC_IRQ_LEVEL_MASK\t\t\t0x00000080\n#define\t DUMB_FRAMEDONE_LEVEL_MASK\t\t0x00000040\n#define\t TWC_FRAMEDONE_LEVEL_MASK\t\t0x00000020\n#define\t HWC_FRAMEDONE_LEVEL_MASK\t\t0x00000010\n#define\t SLV_FF_EMPTY_MASK\t\t\t0x00000008\n#define\t DMA_FF_ALLEMPTY_MASK\t\t\t0x00000004\n#define\t GRA_FF_ALLEMPTY_MASK\t\t\t0x00000002\n#define\t PWRDN_IRQ_LEVEL_MASK\t\t\t0x00000001\n\n \n#define SPU_IRQ_RSR\t\t\t\t(0x01C8)\n \n#define LCD_GRA_CUTHPXL\t\t\t\t(0x01CC)\n \n#define LCD_GRA_CUTVLN\t\t\t\t(0x01D0)\n \n#define LCD_TVG_CUTHPXL\t\t\t\t(0x01D4)\n \n#define LCD_TVG_CUTVLN\t\t\t\t(0x01D8)\n \n#define LCD_TOP_CTRL\t\t\t\t(0x01DC)\n \n#define LCD_SQULN1_CTRL\t\t\t\t(0x01E0)\n \n#define LCD_SQULN2_CTRL\t\t\t\t(0x01E4)\n#define squln_ctrl(id)\t((id) ? (((id) & 1) ? LCD_SQULN2_CTRL : \\\n\t\t\tLCD_PN2_SQULN1_CTRL) : LCD_SQULN1_CTRL)\n\n \n#define LCD_AFA_ALL2ONE\t\t\t\t(0x01E8)\n\n#define LCD_PN2_SCLK_DIV\t\t\t(0x01EC)\n#define LCD_PN2_TCLK_DIV\t\t\t(0x01F0)\n#define LCD_LVDS_SCLK_DIV_WR\t\t\t(0x01F4)\n#define LCD_LVDS_SCLK_DIV_RD\t\t\t(0x01FC)\n#define PN2_LCD_DMA_START_ADDR_Y0\t\t(0x0200)\n#define PN2_LCD_DMA_START_ADDR_U0\t\t(0x0204)\n#define PN2_LCD_DMA_START_ADDR_V0\t\t(0x0208)\n#define PN2_LCD_DMA_START_ADDR_C0\t\t(0x020C)\n#define PN2_LCD_DMA_START_ADDR_Y1\t\t(0x0210)\n#define PN2_LCD_DMA_START_ADDR_U1\t\t(0x0214)\n#define PN2_LCD_DMA_START_ADDR_V1\t\t(0x0218)\n#define PN2_LCD_DMA_START_ADDR_C1\t\t(0x021C)\n#define PN2_LCD_DMA_PITCH_YC\t\t\t(0x0220)\n#define PN2_LCD_DMA_PITCH_UV\t\t\t(0x0224)\n#define PN2_LCD_DMA_OVSA_HPXL_VLN\t\t(0x0228)\n#define PN2_LCD_DMA_HPXL_VLN\t\t\t(0x022C)\n#define PN2_LCD_DMAZM_HPXL_VLN\t\t\t(0x0230)\n#define PN2_LCD_GRA_START_ADDR0\t\t\t(0x0234)\n#define PN2_LCD_GRA_START_ADDR1\t\t\t(0x0238)\n#define PN2_LCD_GRA_PITCH\t\t\t(0x023C)\n#define PN2_LCD_GRA_OVSA_HPXL_VLN\t\t(0x0240)\n#define PN2_LCD_GRA_HPXL_VLN\t\t\t(0x0244)\n#define PN2_LCD_GRAZM_HPXL_VLN\t\t\t(0x0248)\n#define PN2_LCD_HWC_OVSA_HPXL_VLN\t\t(0x024C)\n#define PN2_LCD_HWC_HPXL_VLN\t\t\t(0x0250)\n#define LCD_PN2_V_H_TOTAL\t\t\t(0x0254)\n#define LCD_PN2_V_H_ACTIVE\t\t\t(0x0258)\n#define LCD_PN2_H_PORCH\t\t\t\t(0x025C)\n#define LCD_PN2_V_PORCH\t\t\t\t(0x0260)\n#define LCD_PN2_BLANKCOLOR\t\t\t(0x0264)\n#define LCD_PN2_ALPHA_COLOR1\t\t\t(0x0268)\n#define LCD_PN2_ALPHA_COLOR2\t\t\t(0x026C)\n#define LCD_PN2_COLORKEY_Y\t\t\t(0x0270)\n#define LCD_PN2_COLORKEY_U\t\t\t(0x0274)\n#define LCD_PN2_COLORKEY_V\t\t\t(0x0278)\n#define LCD_PN2_SEPXLCNT\t\t\t(0x027C)\n#define LCD_TV_V_H_TOTAL_FLD\t\t\t(0x0280)\n#define LCD_TV_V_PORCH_FLD\t\t\t(0x0284)\n#define LCD_TV_SEPXLCNT_FLD\t\t\t(0x0288)\n\n#define LCD_2ND_ALPHA\t\t\t\t(0x0294)\n#define LCD_PN2_CONTRAST\t\t\t(0x0298)\n#define LCD_PN2_SATURATION\t\t\t(0x029c)\n#define LCD_PN2_CBSH_HUE\t\t\t(0x02a0)\n#define LCD_TIMING_EXT\t\t\t\t(0x02C0)\n#define LCD_PN2_LAYER_ALPHA_SEL1\t\t(0x02c4)\n#define LCD_PN2_CTRL0\t\t\t\t(0x02C8)\n#define TV_LAYER_ALPHA_SEL1\t\t\t(0x02cc)\n#define LCD_SMPN2_CTRL\t\t\t\t(0x02D0)\n#define LCD_IO_OVERL_MAP_CTRL\t\t\t(0x02D4)\n#define LCD_DUMB2_CTRL\t\t\t\t(0x02d8)\n#define LCD_PN2_CTRL1\t\t\t\t(0x02DC)\n#define PN2_IOPAD_CONTROL\t\t\t(0x02E0)\n#define LCD_PN2_SQULN1_CTRL\t\t\t(0x02E4)\n#define PN2_LCD_GRA_CUTHPXL\t\t\t(0x02e8)\n#define PN2_LCD_GRA_CUTVLN\t\t\t(0x02ec)\n#define LCD_PN2_SQULN2_CTRL\t\t\t(0x02F0)\n#define ALL_LAYER_ALPHA_SEL\t\t\t(0x02F4)\n\n#define TIMING_MASTER_CONTROL\t\t\t(0x02F8)\n#define MASTER_ENH(id)\t\t\t\t(1 << (id))\n#define MASTER_ENV(id)\t\t\t\t(1 << ((id) + 4))\n\n#define DSI_START_SEL_SHIFT(id)\t\t(((id) << 1) + 8)\n#define timing_master_config(path, dsi_id, lcd_id) \\\n\t(MASTER_ENH(path) | MASTER_ENV(path) | \\\n\t(((lcd_id) + ((dsi_id) << 1)) << DSI_START_SEL_SHIFT(path)))\n\n#define LCD_2ND_BLD_CTL\t\t\t\t(0x02Fc)\n#define LVDS_SRC_MASK\t\t\t\t(3 << 30)\n#define LVDS_SRC_SHIFT\t\t\t\t(30)\n#define LVDS_FMT_MASK\t\t\t\t(1 << 28)\n#define LVDS_FMT_SHIFT\t\t\t\t(28)\n\n#define CLK_SCLK\t(1 << 0)\n#define CLK_LVDS_RD\t(1 << 1)\n#define CLK_LVDS_WR\t(1 << 2)\n\n#define gra_partdisp_ctrl_hor(id)\t((id) ? (((id) & 1) ? \\\n\tLCD_TVG_CUTHPXL : PN2_LCD_GRA_CUTHPXL) : LCD_GRA_CUTHPXL)\n#define gra_partdisp_ctrl_ver(id)\t((id) ? (((id) & 1) ? \\\n\tLCD_TVG_CUTVLN : PN2_LCD_GRA_CUTVLN) : LCD_GRA_CUTVLN)\n\n \n#define DUMB16_RGB565_0\t\t0x0\n#define DUMB16_RGB565_1\t\t0x1\n#define DUMB18_RGB666_0\t\t0x2\n#define DUMB18_RGB666_1\t\t0x3\n#define DUMB12_RGB444_0\t\t0x4\n#define DUMB12_RGB444_1\t\t0x5\n#define DUMB24_RGB888_0\t\t0x6\n#define DUMB_BLANK\t\t0x7\n\n \n#define IOPAD_DUMB24\t\t0x0\n#define IOPAD_DUMB18SPI\t\t0x1\n#define IOPAD_DUMB18GPIO\t0x2\n#define IOPAD_DUMB16SPI\t\t0x3\n#define IOPAD_DUMB16GPIO\t0x4\n#define IOPAD_DUMB12\t\t0x5\n#define IOPAD_SMART18SPI\t0x6\n#define IOPAD_SMART16SPI\t0x7\n#define IOPAD_SMART8BOTH\t0x8\n#define IOPAD_DUMB18_SMART8\t0x9\n#define IOPAD_DUMB16_SMART8SPI\t0xa\n#define IOPAD_DUMB16_SMART8GPIO\t0xb\n#define IOPAD_DUMB16_DUMB16\t0xc\n#define IOPAD_SMART8_SMART8\t0xc\n\n \n#define  CFG_BOUNDARY_1KB\t\t\t(1<<5)\n#define  CFG_BOUNDARY_4KB\t\t\t(0<<5)\n#define\t CFG_CYC_BURST_LEN16\t\t\t(1<<4)\n#define\t CFG_CYC_BURST_LEN8\t\t\t(0<<4)\n\n \n#define SRAMID_GAMMA_YR\t\t\t0x0\n#define SRAMID_GAMMA_UG\t\t\t0x1\n#define SRAMID_GAMMA_VB\t\t\t0x2\n#define SRAMID_PALATTE\t\t\t0x3\n#define SRAMID_HWC\t\t\t0xf\n\n \n#define SRAMID_INIT_READ\t\t0x0\n#define SRAMID_INIT_WRITE\t\t0x2\n#define SRAMID_INIT_DEFAULT\t\t0x3\n\n \n#define VMODE_SMPN\t\t\t0x0\n#define VMODE_SMPNIRQ\t\t\t0x1\n#define VMODE_DUMB\t\t\t0x2\n#define VMODE_IPE\t\t\t0x3\n#define VMODE_IRE\t\t\t0x4\n\n \n \n#define MODE_ALPHA_DMA\t\t\t0x0\n#define MODE_ALPHA_GRA\t\t\t0x1\n#define MODE_ALPHA_CFG\t\t\t0x2\n\n \n#define ALPHA_NOGRAPHIC\t\t\t0xFF\t   \n#define ALPHA_NOVIDEO\t\t\t0x00\t   \n#define ALPHA_GRAPHNVIDEO\t\t0x0F\t   \n\n \n#define PIXEL_CMD\t\t\t0x81\n\n \n \n#define DSI1_REGS_PHYSICAL_BASE\t\t0xD420B800\n \n#define DSI2_REGS_PHYSICAL_BASE\t\t0xD420BA00\n\n \nstruct dsi_lcd_regs {\n#define DSI_LCD1_CTRL_0  0x100    \n#define DSI_LCD1_CTRL_1  0x104    \n\tu32 ctrl0;\n\tu32 ctrl1;\n\tu32 reserved1[2];\n\n#define DSI_LCD1_TIMING_0\t\t0x110    \n#define DSI_LCD1_TIMING_1\t\t0x114    \n#define DSI_LCD1_TIMING_2\t\t0x118    \n#define DSI_LCD1_TIMING_3\t\t0x11C    \n#define DSI_LCD1_WC_0\t\t\t0x120    \n#define DSI_LCD1_WC_1\t\t\t0x124    \n#define DSI_LCD1_WC_2\t\t\t0x128\t  \n\tu32 timing0;\n\tu32 timing1;\n\tu32 timing2;\n\tu32 timing3;\n\tu32 wc0;\n\tu32 wc1;\n\tu32 wc2;\n\tu32 reserved2[1];\n\tu32 slot_cnt0;\n\tu32 slot_cnt1;\n\tu32 reserved3[2];\n\tu32 status_0;\n\tu32 status_1;\n\tu32 status_2;\n\tu32 status_3;\n\tu32 status_4;\n};\n\nstruct dsi_regs {\n#define DSI_CTRL_0\t  0x000    \n#define DSI_CTRL_1\t  0x004    \n\tu32 ctrl0;\n\tu32 ctrl1;\n\tu32 reserved1[2];\n\tu32 irq_status;\n\tu32 irq_mask;\n\tu32 reserved2[2];\n\n#define DSI_CPU_CMD_0   0x020    \n#define DSI_CPU_CMD_1   0x024    \n#define DSI_CPU_CMD_3\t0x02C    \n#define DSI_CPU_WDAT_0\t0x030    \n\tu32 cmd0;\n\tu32 cmd1;\n\tu32 cmd2;\n\tu32 cmd3;\n\tu32 dat0;\n\tu32 status0;\n\tu32 status1;\n\tu32 status2;\n\tu32 status3;\n\tu32 status4;\n\tu32 reserved3[2];\n\n\tu32 smt_cmd;\n\tu32 smt_ctrl0;\n\tu32 smt_ctrl1;\n\tu32 reserved4[1];\n\n\tu32 rx0_status;\n\n \n#define DSI_RX_PKT_HDR_0 0x064\n\tu32 rx0_header;\n\tu32 rx1_status;\n\tu32 rx1_header;\n\tu32 rx_ctrl;\n\tu32 rx_ctrl1;\n\tu32 rx2_status;\n\tu32 rx2_header;\n\tu32 reserved5[1];\n\n\tu32 phy_ctrl1;\n#define DSI_PHY_CTRL_2\t\t0x088    \n#define DSI_PHY_CTRL_3\t\t0x08C    \n\tu32 phy_ctrl2;\n\tu32 phy_ctrl3;\n\tu32 phy_status0;\n\tu32 phy_status1;\n\tu32 reserved6[5];\n\tu32 phy_status2;\n\n#define DSI_PHY_RCOMP_0\t\t0x0B0    \n\tu32 phy_rcomp0;\n\tu32 reserved7[3];\n#define DSI_PHY_TIME_0\t\t0x0C0    \n#define DSI_PHY_TIME_1\t\t0x0C4    \n#define DSI_PHY_TIME_2\t\t0x0C8    \n#define DSI_PHY_TIME_3\t\t0x0CC    \n#define DSI_PHY_TIME_4\t\t0x0D0    \n#define DSI_PHY_TIME_5\t\t0x0D4    \n\tu32 phy_timing0;\n\tu32 phy_timing1;\n\tu32 phy_timing2;\n\tu32 phy_timing3;\n\tu32 phy_code_0;\n\tu32 phy_code_1;\n\tu32 reserved8[2];\n\tu32 mem_ctrl;\n\tu32 tx_timer;\n\tu32 rx_timer;\n\tu32 turn_timer;\n\tu32 reserved9[4];\n\n#define DSI_LCD1_CTRL_0  0x100    \n#define DSI_LCD1_CTRL_1  0x104    \n#define DSI_LCD1_TIMING_0\t\t0x110    \n#define DSI_LCD1_TIMING_1\t\t0x114    \n#define DSI_LCD1_TIMING_2\t\t0x118    \n#define DSI_LCD1_TIMING_3\t\t0x11C    \n#define DSI_LCD1_WC_0\t\t\t0x120    \n#define DSI_LCD1_WC_1\t\t\t0x124    \n#define DSI_LCD1_WC_2\t\t\t0x128    \n\tstruct dsi_lcd_regs lcd1;\n\tu32 reserved10[11];\n\tstruct dsi_lcd_regs lcd2;\n};\n\n#define DSI_LCD2_CTRL_0  0x180    \n#define DSI_LCD2_CTRL_1  0x184    \n#define DSI_LCD2_TIMING_0\t\t0x190    \n#define DSI_LCD2_TIMING_1\t\t0x194    \n#define DSI_LCD2_TIMING_2\t\t0x198    \n#define DSI_LCD2_TIMING_3\t\t0x19C    \n#define DSI_LCD2_WC_0\t\t\t0x1A0    \n#define DSI_LCD2_WC_1\t\t\t0x1A4    \n#define DSI_LCD2_WC_2\t\t\t0x1A8\t  \n\n \n#define DSI_CTRL_0_CFG_SOFT_RST\t\t\t(1<<31)\n#define DSI_CTRL_0_CFG_SOFT_RST_REG\t\t(1<<30)\n#define DSI_CTRL_0_CFG_LCD1_TX_EN\t\t(1<<8)\n#define DSI_CTRL_0_CFG_LCD1_SLV\t\t\t(1<<4)\n#define DSI_CTRL_0_CFG_LCD1_EN\t\t\t(1<<0)\n\n \n#define DSI_CTRL_1_CFG_EOTP\t\t\t(1<<8)\n#define DSI_CTRL_1_CFG_RSVD\t\t\t(2<<4)\n#define DSI_CTRL_1_CFG_LCD2_VCH_NO_MASK\t\t(3<<2)\n#define DSI_CTRL_1_CFG_LCD2_VCH_NO_SHIFT\t2\n#define DSI_CTRL_1_CFG_LCD1_VCH_NO_MASK\t\t(3<<0)\n#define DSI_CTRL_1_CFG_LCD1_VCH_NO_SHIFT\t0\n\n \n \n#define\tDSI_LCD1_CTRL_1_CFG_L1_VSYNC_RST_EN\t(1<<31)\n \n#define\tDSI_LCD1_CTRL_1_CFG_L1_M2K_EN\t\t(1<<30)\n \n \n#define\tDSI_LCD1_CTRL_1_CFG_L1_HLP_PKT_EN\t(1<<22)\n \n#define\tDSI_LCD1_CTRL_1_CFG_L1_HEX_PKT_EN\t(1<<21)\n \n#define\tDSI_LCD1_CTRL_1_CFG_L1_HFP_PKT_EN\t(1<<20)\n \n#define\tDSI_LCD1_CTRL_1_CFG_L1_HACT_PKT_EN\t(1<<19)\n \n#define\tDSI_LCD1_CTRL_1_CFG_L1_HBP_PKT_EN\t(1<<18)\n \n#define\tDSI_LCD1_CTRL_1_CFG_L1_HSE_PKT_EN\t(1<<17)\n \n#define\tDSI_LCD1_CTRL_1_CFG_L1_HSA_PKT_EN\t(1<<16)\n \n#define\tDSI_LCD1_CTRL_1_CFG_L1_ALL_SLOT_EN\t(1<<15)\n \n#define\tDSI_LCD1_CTRL_1_CFG_L1_HEX_SLOT_EN\t(1<<14)\n \n \n#define\tDSI_LCD1_CTRL_1_CFG_L1_LAST_LINE_TURN\t(1<<10)\n \n#define\tDSI_LCD1_CTRL_1_CFG_L1_LPM_FRAME_EN\t(1<<9)\n \n#define\tDSI_LCD1_CTRL_1_CFG_L1_LPM_LINE_EN\t(1<<8)\n \n \n#define DSI_LCD1_CTRL_1_CFG_L1_BURST_MODE_SHIFT\t2\n#define DSI_LCD1_CTRL_1_CFG_L1_BURST_MODE_MASK\t(3<<2)\n \n#define DSI_LCD2_CTRL_1_CFG_L1_RGB_TYPE_SHIFT\t0\n#define DSI_LCD2_CTRL_1_CFG_L1_RGB_TYPE_MASK\t(3<<2)\n\n \n \n \n#define\tDSI_PHY_CTRL_2_CFG_CSR_LANE_RESC_EN_MASK\t(0xf<<8)\n#define\tDSI_PHY_CTRL_2_CFG_CSR_LANE_RESC_EN_SHIFT\t8\n \n#define\tDSI_PHY_CTRL_2_CFG_CSR_LANE_EN_MASK\t\t(0xf<<4)\n#define\tDSI_PHY_CTRL_2_CFG_CSR_LANE_EN_SHIFT\t\t4\n \n#define\tDSI_PHY_CTRL_2_CFG_CSR_LANE_TURN_MASK\t\t(0xf)\n#define\tDSI_PHY_CTRL_2_CFG_CSR_LANE_TURN_SHIFT\t\t0\n\n \n \n \n#define\tDSI_CPU_CMD_1_CFG_TXLP_LPDT_MASK\t\t(0xf<<20)\n#define\tDSI_CPU_CMD_1_CFG_TXLP_LPDT_SHIFT\t\t20\n \n#define\tDSI_CPU_CMD_1_CFG_TXLP_ULPS_MASK\t\t(0xf<<16)\n#define\tDSI_CPU_CMD_1_CFG_TXLP_ULPS_SHIFT\t\t16\n \n#define\tDSI_CPU_CMD_1_CFG_TXLP_TRIGGER_CODE_MASK\t(0xffff)\n#define\tDSI_CPU_CMD_1_CFG_TXLP_TRIGGER_CODE_SHIFT\t0\n\n \n \n#define\tDSI_PHY_TIME_0_CFG_CSR_TIME_HS_EXIT_MASK\t(0xff<<24)\n#define\tDSI_PHY_TIME_0_CFG_CSR_TIME_HS_EXIT_SHIFT\t24\n \n#define\tDSI_PHY_TIME_0_CFG_CSR_TIME_HS_TRAIL_MASK\t(0xff<<16)\n#define\tDSI_PHY_TIME_0_CFG_CSR_TIME_HS_TRAIL_SHIFT\t16\n \n#define\tDSI_PHY_TIME_0_CDG_CSR_TIME_HS_ZERO_MASK\t(0xff<<8)\n#define\tDSI_PHY_TIME_0_CDG_CSR_TIME_HS_ZERO_SHIFT\t8\n \n#define\tDSI_PHY_TIME_0_CFG_CSR_TIME_HS_PREP_MASK\t(0xff)\n#define\tDSI_PHY_TIME_0_CFG_CSR_TIME_HS_PREP_SHIFT\t0\n\n \n \n#define\tDSI_PHY_TIME_1_CFG_CSR_TIME_TA_GET_MASK\t\t(0xff<<24)\n#define\tDSI_PHY_TIME_1_CFG_CSR_TIME_TA_GET_SHIFT\t24\n \n#define\tDSI_PHY_TIME_1_CFG_CSR_TIME_TA_GO_MASK\t\t(0xff<<16)\n#define\tDSI_PHY_TIME_1_CFG_CSR_TIME_TA_GO_SHIFT\t\t16\n \n#define\tDSI_PHY_TIME_1_CFG_CSR_TIME_WAKEUP_MASK\t\t(0xffff)\n#define\tDSI_PHY_TIME_1_CFG_CSR_TIME_WAKEUP_SHIFT\t0\n\n \n \n#define\tDSI_PHY_TIME_2_CFG_CSR_TIME_CK_EXIT_MASK\t(0xff<<24)\n#define\tDSI_PHY_TIME_2_CFG_CSR_TIME_CK_EXIT_SHIFT\t24\n \n#define\tDSI_PHY_TIME_2_CFG_CSR_TIME_CK_TRAIL_MASK\t(0xff<<16)\n#define\tDSI_PHY_TIME_2_CFG_CSR_TIME_CK_TRAIL_SHIFT\t16\n \n#define\tDSI_PHY_TIME_2_CFG_CSR_TIME_CK_ZERO_MASK\t(0xff<<8)\n#define\tDSI_PHY_TIME_2_CFG_CSR_TIME_CK_ZERO_SHIFT\t8\n \n#define\tDSI_PHY_TIME_2_CFG_CSR_TIME_CK_LPX_MASK\t\t(0xff)\n#define\tDSI_PHY_TIME_2_CFG_CSR_TIME_CK_LPX_SHIFT\t0\n\n \n \n \n#define\tDSI_PHY_TIME_3_CFG_CSR_TIME_LPX_MASK\t\t(0xff<<8)\n#define\tDSI_PHY_TIME_3_CFG_CSR_TIME_LPX_SHIFT\t\t8\n \n#define\tDSI_PHY_TIME_3_CFG_CSR_TIME_REQRDY_MASK\t\t(0xff)\n#define\tDSI_PHY_TIME_3_CFG_CSR_TIME_REQRDY_SHIFT\t0\n\n#define DSI_ESC_CLK\t\t\t\t66   \n#define DSI_ESC_CLK_T\t\t\t\t15   \n\n \n \n#define LVDS_PHY_CTL\t\t\t\t0x2A4\n#define LVDS_PLL_LOCK\t\t\t\t(1 << 31)\n#define LVDS_PHY_EXT_MASK\t\t\t(7 << 28)\n#define LVDS_PHY_EXT_SHIFT\t\t\t(28)\n#define LVDS_CLK_PHASE_MASK\t\t\t(0x7f << 16)\n#define LVDS_CLK_PHASE_SHIFT\t\t\t(16)\n#define LVDS_SSC_RESET_EXT\t\t\t(1 << 13)\n#define LVDS_SSC_MODE_DOWN_SPREAD\t\t(1 << 12)\n#define LVDS_SSC_EN\t\t\t\t(1 << 11)\n#define LVDS_PU_PLL\t\t\t\t(1 << 10)\n#define LVDS_PU_TX\t\t\t\t(1 << 9)\n#define LVDS_PU_IVREF\t\t\t\t(1 << 8)\n#define LVDS_CLK_SEL\t\t\t\t(1 << 7)\n#define LVDS_CLK_SEL_LVDS_PCLK\t\t\t(1 << 7)\n#define LVDS_PD_CH_MASK\t\t\t\t(0x3f << 1)\n#define LVDS_PD_CH(ch)\t\t\t\t((ch) << 1)\n#define LVDS_RST\t\t\t\t(1 << 0)\n\n#define LVDS_PHY_CTL_EXT\t0x2A8\n\n \n#define LVDS_SSC_RNGE_MASK\t\t\t(0x7ff << 16)\n#define LVDS_SSC_RNGE_SHIFT\t\t\t(16)\n#define LVDS_RESERVE_IN_MASK\t\t\t(0xf << 12)\n#define LVDS_RESERVE_IN_SHIFT\t\t\t(12)\n#define LVDS_TEST_MON_MASK\t\t\t(0x7 << 8)\n#define LVDS_TEST_MON_SHIFT\t\t\t(8)\n#define LVDS_POL_SWAP_MASK\t\t\t(0x3f << 0)\n#define LVDS_POL_SWAP_SHIFT\t\t\t(0)\n\n \n#define LVDS_TX_DIF_AMP_MASK\t\t\t(0xf << 24)\n#define LVDS_TX_DIF_AMP_SHIFT\t\t\t(24)\n#define LVDS_TX_DIF_CM_MASK\t\t\t(0x3 << 22)\n#define LVDS_TX_DIF_CM_SHIFT\t\t\t(22)\n#define LVDS_SELLV_TXCLK_MASK\t\t\t(0x1f << 16)\n#define LVDS_SELLV_TXCLK_SHIFT\t\t\t(16)\n#define LVDS_TX_CMFB_EN\t\t\t\t(0x1 << 15)\n#define LVDS_TX_TERM_EN\t\t\t\t(0x1 << 14)\n#define LVDS_SELLV_TXDATA_MASK\t\t\t(0x1f << 8)\n#define LVDS_SELLV_TXDATA_SHIFT\t\t\t(8)\n#define LVDS_SELLV_OP7_MASK\t\t\t(0x3 << 6)\n#define LVDS_SELLV_OP7_SHIFT\t\t\t(6)\n#define LVDS_SELLV_OP6_MASK\t\t\t(0x3 << 4)\n#define LVDS_SELLV_OP6_SHIFT\t\t\t(4)\n#define LVDS_SELLV_OP9_MASK\t\t\t(0x3 << 2)\n#define LVDS_SELLV_OP9_SHIFT\t\t\t(2)\n#define LVDS_STRESSTST_EN\t\t\t(0x1 << 0)\n\n \n#define LVDS_KVCO_MASK\t\t\t\t(0xf << 28)\n#define LVDS_KVCO_SHIFT\t\t\t\t(28)\n#define LVDS_CTUNE_MASK\t\t\t\t(0x3 << 26)\n#define LVDS_CTUNE_SHIFT\t\t\t(26)\n#define LVDS_VREG_IVREF_MASK\t\t\t(0x3 << 24)\n#define LVDS_VREG_IVREF_SHIFT\t\t\t(24)\n#define LVDS_VDDL_MASK\t\t\t\t(0xf << 20)\n#define LVDS_VDDL_SHIFT\t\t\t\t(20)\n#define LVDS_VDDM_MASK\t\t\t\t(0x3 << 18)\n#define LVDS_VDDM_SHIFT\t\t\t\t(18)\n#define LVDS_FBDIV_MASK\t\t\t\t(0xf << 8)\n#define LVDS_FBDIV_SHIFT\t\t\t(8)\n#define LVDS_REFDIV_MASK\t\t\t(0x7f << 0)\n#define LVDS_REFDIV_SHIFT\t\t\t(0)\n\n \n#define LVDS_SSC_FREQ_DIV_MASK\t\t\t(0xffff << 16)\n#define LVDS_SSC_FREQ_DIV_SHIFT\t\t\t(16)\n#define LVDS_INTPI_MASK\t\t\t\t(0xf << 12)\n#define LVDS_INTPI_SHIFT\t\t\t(12)\n#define LVDS_VCODIV_SEL_SE_MASK\t\t\t(0xf << 8)\n#define LVDS_VCODIV_SEL_SE_SHIFT\t\t(8)\n#define LVDS_RESET_INTP_EXT\t\t\t(0x1 << 7)\n#define LVDS_VCO_VRNG_MASK\t\t\t(0x7 << 4)\n#define LVDS_VCO_VRNG_SHIFT\t\t\t(4)\n#define LVDS_PI_EN\t\t\t\t(0x1 << 3)\n#define LVDS_ICP_MASK\t\t\t\t(0x7 << 0)\n#define LVDS_ICP_SHIFT\t\t\t\t(0)\n\n \n#define LVDS_FREQ_OFFSET_MASK\t\t\t(0x1ffff << 15)\n#define LVDS_FREQ_OFFSET_SHIFT\t\t\t(15)\n#define LVDS_FREQ_OFFSET_VALID\t\t\t(0x1 << 2)\n#define LVDS_FREQ_OFFSET_MODE_CK_DIV4_OUT\t(0x1 << 1)\n#define LVDS_FREQ_OFFSET_MODE_EN\t\t(0x1 << 0)\n\nenum {\n\tPATH_PN = 0,\n\tPATH_TV,\n\tPATH_P2,\n};\n\n \nstruct mmphw_ctrl;\nstruct mmphw_path_plat {\n\tint id;\n\tstruct mmphw_ctrl *ctrl;\n\tstruct mmp_path *path;\n\tu32 path_config;\n\tu32 link_config;\n\tu32 dsi_rbswap;\n};\n\n \nstruct mmphw_ctrl {\n\t \n\tconst char *name;\n\tint irq;\n\tvoid __iomem *reg_base;\n\tstruct clk *clk;\n\n\t \n\tstruct device *dev;\n\n\t \n\tint open_count;\n\tint status;\n\tstruct mutex access_ok;\n\n\t \n\tint path_num;\n\tstruct mmphw_path_plat path_plats[] __counted_by(path_num);\n};\n\nstatic inline int overlay_is_vid(struct mmp_overlay *overlay)\n{\n\treturn overlay->dmafetch_id & 1;\n}\n\nstatic inline struct mmphw_path_plat *path_to_path_plat(struct mmp_path *path)\n{\n\treturn (struct mmphw_path_plat *)path->plat_data;\n}\n\nstatic inline struct mmphw_ctrl *path_to_ctrl(struct mmp_path *path)\n{\n\treturn path_to_path_plat(path)->ctrl;\n}\n\nstatic inline struct mmphw_ctrl *overlay_to_ctrl(struct mmp_overlay *overlay)\n{\n\treturn path_to_ctrl(overlay->path);\n}\n\nstatic inline void __iomem *ctrl_regs(struct mmp_path *path)\n{\n\treturn path_to_ctrl(path)->reg_base;\n}\n\n \nstatic inline struct lcd_regs *path_regs(struct mmp_path *path)\n{\n\tif (path->id == PATH_PN)\n\t\treturn (struct lcd_regs __force *)(ctrl_regs(path) + 0xc0);\n\telse if (path->id == PATH_TV)\n\t\treturn (struct lcd_regs __force  *)ctrl_regs(path);\n\telse if (path->id == PATH_P2)\n\t\treturn (struct lcd_regs __force *)(ctrl_regs(path) + 0x200);\n\telse {\n\t\tdev_err(path->dev, \"path id %d invalid\\n\", path->id);\n\t\tBUG_ON(1);\n\t\treturn NULL;\n\t}\n}\n\n#ifdef CONFIG_MMP_DISP_SPI\nextern int lcd_spi_register(struct mmphw_ctrl *ctrl);\n#endif\n#endif\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}