

================================================================
== Vivado HLS Report for 'convDSPOpt_3'
================================================================
* Date:           Tue May 10 21:15:22 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.487 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         9|          1|          1|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 12 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 3 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.75>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%firPartialRes0_V_0_3 = alloca i18"   --->   Operation 13 'alloca' 'firPartialRes0_V_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%firPartialRes0_V_1_3 = alloca i18"   --->   Operation 14 'alloca' 'firPartialRes0_V_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%firPartialRes1_0_V_4 = alloca i18"   --->   Operation 15 'alloca' 'firPartialRes1_0_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%firPartialRes1_1_V_4 = alloca i18"   --->   Operation 16 'alloca' 'firPartialRes1_1_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%outPartialArr0_0_V_4 = alloca i18"   --->   Operation 17 'alloca' 'outPartialArr0_0_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%outPartialArr0_1_V_4 = alloca i18"   --->   Operation 18 'alloca' 'outPartialArr0_1_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%outPartialArr1_V_0_3 = alloca i18"   --->   Operation 19 'alloca' 'outPartialArr1_V_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%outPartialArr1_V_1_3 = alloca i18"   --->   Operation 20 'alloca' 'outPartialArr1_V_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.75ns)   --->   "%reps_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %reps)" [./src/conv2d_DSPopt.hpp:353]   --->   Operation 21 'read' 'reps_read' <Predicate = true> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 2.46>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %vec_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %reps, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node add_ln392)   --->   "%shl_ln392 = shl i32 %reps_read, 3" [./src/conv2d_DSPopt.hpp:392->./src/conv2d_DSPopt.hpp:503]   --->   Operation 25 'shl' 'shl_ln392' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node add_ln392)   --->   "%shl_ln392_4 = shl i32 %reps_read, 1" [./src/conv2d_DSPopt.hpp:392->./src/conv2d_DSPopt.hpp:503]   --->   Operation 26 'shl' 'shl_ln392_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln392 = add i32 %shl_ln392_4, %shl_ln392" [./src/conv2d_DSPopt.hpp:392->./src/conv2d_DSPopt.hpp:503]   --->   Operation 27 'add' 'add_ln392' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_76 = call i46 @_ssdm_op_BitConcatenate.i46.i32.i14(i32 %add_ln392, i14 0)" [./src/conv2d_DSPopt.hpp:392->./src/conv2d_DSPopt.hpp:503]   --->   Operation 28 'bitconcatenate' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%p_shl = zext i46 %tmp_76 to i47" [./src/conv2d_DSPopt.hpp:392->./src/conv2d_DSPopt.hpp:503]   --->   Operation 29 'zext' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_77 = call i41 @_ssdm_op_BitConcatenate.i41.i32.i9(i32 %add_ln392, i9 0)" [./src/conv2d_DSPopt.hpp:392->./src/conv2d_DSPopt.hpp:503]   --->   Operation 30 'bitconcatenate' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_shl232 = zext i41 %tmp_77 to i47" [./src/conv2d_DSPopt.hpp:392->./src/conv2d_DSPopt.hpp:503]   --->   Operation 31 'zext' 'p_shl232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.26ns)   --->   "%bound46 = add i47 %p_shl232, %p_shl" [./src/conv2d_DSPopt.hpp:392->./src/conv2d_DSPopt.hpp:503]   --->   Operation 32 'add' 'bound46' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.75ns)   --->   "br label %.preheader324.i" [./src/conv2d_DSPopt.hpp:392->./src/conv2d_DSPopt.hpp:503]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.75>

State 3 <SV = 2> <Delay = 2.85>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten145 = phi i47 [ 0, %entry ], [ %add_ln392_4, %hls_label_58_end ]" [./src/conv2d_DSPopt.hpp:392->./src/conv2d_DSPopt.hpp:503]   --->   Operation 34 'phi' 'indvar_flatten145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%indvar_flatten33 = phi i16 [ 0, %entry ], [ %select_ln393_100, %hls_label_58_end ]" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 35 'phi' 'indvar_flatten33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%peIdx_0_i = phi i6 [ 0, %entry ], [ %select_ln393_99, %hls_label_58_end ]" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 36 'phi' 'peIdx_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %entry ], [ %select_ln394_4, %hls_label_58_end ]" [./src/conv2d_DSPopt.hpp:394->./src/conv2d_DSPopt.hpp:503]   --->   Operation 37 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%infoldIdx_0_i = phi i6 [ 0, %entry ], [ %infoldIdx, %hls_label_58_end ]"   --->   Operation 38 'phi' 'infoldIdx_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln404 = trunc i6 %peIdx_0_i to i5" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 39 'trunc' 'trunc_ln404' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln458 = zext i6 %peIdx_0_i to i64" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 40 'zext' 'zext_ln458' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%conv_5_inc_new_V_0_a = getelementptr [32 x i10]* @conv_5_inc_new_V_0, i64 0, i64 %zext_ln458" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 41 'getelementptr' 'conv_5_inc_new_V_0_a' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [2/2] (1.35ns)   --->   "%conv_5_inc_new_V_0_l = load i10* %conv_5_inc_new_V_0_a, align 2" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 42 'load' 'conv_5_inc_new_V_0_l' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1536> <ROM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%conv_5_bias_new_V_0_s = getelementptr [32 x i21]* @conv_5_bias_new_V_0, i64 0, i64 %zext_ln458" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 43 'getelementptr' 'conv_5_bias_new_V_0_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [2/2] (1.35ns)   --->   "%conv_5_bias_new_V_0_1 = load i21* %conv_5_bias_new_V_0_s, align 4" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 44 'load' 'conv_5_bias_new_V_0_1' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1536> <ROM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%conv_5_inc_new_V_1_a = getelementptr [32 x i10]* @conv_5_inc_new_V_1, i64 0, i64 %zext_ln458" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 45 'getelementptr' 'conv_5_inc_new_V_1_a' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (1.35ns)   --->   "%conv_5_inc_new_V_1_l = load i10* %conv_5_inc_new_V_1_a, align 2" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 46 'load' 'conv_5_inc_new_V_1_l' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1536> <ROM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%conv_5_bias_new_V_1_s = getelementptr [32 x i20]* @conv_5_bias_new_V_1, i64 0, i64 %zext_ln458" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 47 'getelementptr' 'conv_5_bias_new_V_1_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (1.35ns)   --->   "%conv_5_bias_new_V_1_1 = load i20* %conv_5_bias_new_V_1_s, align 4" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 48 'load' 'conv_5_bias_new_V_1_1' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1536> <ROM>
ST_3 : Operation 49 [1/1] (1.30ns)   --->   "%icmp_ln392 = icmp eq i47 %indvar_flatten145, %bound46" [./src/conv2d_DSPopt.hpp:392->./src/conv2d_DSPopt.hpp:503]   --->   Operation 49 'icmp' 'icmp_ln392' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (1.26ns)   --->   "%add_ln392_4 = add i47 1, %indvar_flatten145" [./src/conv2d_DSPopt.hpp:392->./src/conv2d_DSPopt.hpp:503]   --->   Operation 50 'add' 'add_ln392_4' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.86ns)   --->   "%icmp_ln393 = icmp eq i16 %indvar_flatten33, 16896" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 51 'icmp' 'icmp_ln393' <Predicate = (!icmp_ln392)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.44ns)   --->   "%select_ln393 = select i1 %icmp_ln393, i6 0, i6 %peIdx_0_i" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 52 'select' 'select_ln393' <Predicate = (!icmp_ln392)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.33ns)   --->   "%xor_ln393 = xor i1 %icmp_ln393, true" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 53 'xor' 'xor_ln393' <Predicate = (!icmp_ln392)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.87ns)   --->   "%icmp_ln395 = icmp eq i6 %infoldIdx_0_i, -16" [./src/conv2d_DSPopt.hpp:395->./src/conv2d_DSPopt.hpp:503]   --->   Operation 54 'icmp' 'icmp_ln395' <Predicate = (!icmp_ln392)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln393_16)   --->   "%and_ln393_13 = and i1 %icmp_ln395, %xor_ln393" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 55 'and' 'and_ln393_13' <Predicate = (!icmp_ln392)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.85ns)   --->   "%icmp_ln394 = icmp eq i10 %indvar_flatten, -496" [./src/conv2d_DSPopt.hpp:394->./src/conv2d_DSPopt.hpp:503]   --->   Operation 56 'icmp' 'icmp_ln394' <Predicate = (!icmp_ln392)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.33ns)   --->   "%and_ln393_14 = and i1 %icmp_ln394, %xor_ln393" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 57 'and' 'and_ln393_14' <Predicate = (!icmp_ln392)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.88ns)   --->   "%peIdx = add i6 1, %select_ln393" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 58 'add' 'peIdx' <Predicate = (!icmp_ln392)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.33ns)   --->   "%or_ln393 = or i1 %and_ln393_14, %icmp_ln393" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 59 'or' 'or_ln393' <Predicate = (!icmp_ln392)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln404_4 = trunc i6 %peIdx to i5" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 60 'trunc' 'trunc_ln404_4' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node or_ln393_4)   --->   "%xor_ln393_4 = xor i1 %icmp_ln394, true" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 61 'xor' 'xor_ln393_4' <Predicate = (!icmp_ln392)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln393_4 = or i1 %icmp_ln393, %xor_ln393_4" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 62 'or' 'or_ln393_4' <Predicate = (!icmp_ln392)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln393_16 = and i1 %and_ln393_13, %or_ln393_4" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 63 'and' 'and_ln393_16' <Predicate = (!icmp_ln392)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.44ns)   --->   "%select_ln393_99 = select i1 %and_ln393_14, i6 %peIdx, i6 %select_ln393" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 64 'select' 'select_ln393_99' <Predicate = (!icmp_ln392)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln399)   --->   "%or_ln399 = or i1 %and_ln393_16, %and_ln393_14" [./src/conv2d_DSPopt.hpp:399->./src/conv2d_DSPopt.hpp:503]   --->   Operation 65 'or' 'or_ln399' <Predicate = (!icmp_ln392)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln399)   --->   "%or_ln399_4 = or i1 %or_ln399, %icmp_ln393" [./src/conv2d_DSPopt.hpp:399->./src/conv2d_DSPopt.hpp:503]   --->   Operation 66 'or' 'or_ln399_4' <Predicate = (!icmp_ln392)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln399 = select i1 %or_ln399_4, i6 0, i6 %infoldIdx_0_i" [./src/conv2d_DSPopt.hpp:399->./src/conv2d_DSPopt.hpp:503]   --->   Operation 67 'select' 'select_ln399' <Predicate = (!icmp_ln392)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str49992)" [./src/conv2d_DSPopt.hpp:395->./src/conv2d_DSPopt.hpp:503]   --->   Operation 68 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str49992, i32 %tmp_i)" [./src/conv2d_DSPopt.hpp:469->./src/conv2d_DSPopt.hpp:503]   --->   Operation 69 'specregionend' 'empty' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.88ns)   --->   "%infoldIdx = add i6 %select_ln399, 1" [./src/conv2d_DSPopt.hpp:395->./src/conv2d_DSPopt.hpp:503]   --->   Operation 70 'add' 'infoldIdx' <Predicate = (!icmp_ln392)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.93ns)   --->   "%add_ln394_4 = add i10 %indvar_flatten, 1" [./src/conv2d_DSPopt.hpp:394->./src/conv2d_DSPopt.hpp:503]   --->   Operation 71 'add' 'add_ln394_4' <Predicate = (!icmp_ln392)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.47ns)   --->   "%select_ln394_4 = select i1 %or_ln393, i10 1, i10 %add_ln394_4" [./src/conv2d_DSPopt.hpp:394->./src/conv2d_DSPopt.hpp:503]   --->   Operation 72 'select' 'select_ln394_4' <Predicate = (!icmp_ln392)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (1.01ns)   --->   "%add_ln393_4 = add i16 %indvar_flatten33, 1" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 73 'add' 'add_ln393_4' <Predicate = (!icmp_ln392)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.42ns)   --->   "%select_ln393_100 = select i1 %icmp_ln393, i16 1, i16 %add_ln393_4" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 74 'select' 'select_ln393_100' <Predicate = (!icmp_ln392)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "br label %.preheader324.i" [./src/conv2d_DSPopt.hpp:395->./src/conv2d_DSPopt.hpp:503]   --->   Operation 75 'br' <Predicate = (!icmp_ln392)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.26>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%w_0_i = phi i5 [ 0, %entry ], [ %select_ln394, %hls_label_58_end ]" [./src/conv2d_DSPopt.hpp:394->./src/conv2d_DSPopt.hpp:503]   --->   Operation 76 'phi' 'w_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln8 = call i11 @_ssdm_op_BitConcatenate.i11.i5.i6(i5 %trunc_ln404, i6 0)" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 77 'bitconcatenate' 'shl_ln8' <Predicate = (!icmp_ln393 & !and_ln393_14)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln404 = zext i11 %shl_ln8 to i12" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 78 'zext' 'zext_ln404' <Predicate = (!icmp_ln393 & !and_ln393_14)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln404_5 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %trunc_ln404, i4 0)" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 79 'bitconcatenate' 'shl_ln404_5' <Predicate = (!icmp_ln393 & !and_ln393_14)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln404_9 = zext i9 %shl_ln404_5 to i12" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 80 'zext' 'zext_ln404_9' <Predicate = (!icmp_ln393 & !and_ln393_14)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.94ns)   --->   "%sub_ln404 = sub i12 %zext_ln404, %zext_ln404_9" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 81 'sub' 'sub_ln404' <Predicate = (!icmp_ln393 & !and_ln393_14)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/2] (1.35ns)   --->   "%conv_5_inc_new_V_0_l = load i10* %conv_5_inc_new_V_0_a, align 2" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 82 'load' 'conv_5_inc_new_V_0_l' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1536> <ROM>
ST_4 : Operation 83 [1/2] (1.35ns)   --->   "%conv_5_bias_new_V_0_1 = load i21* %conv_5_bias_new_V_0_s, align 4" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 83 'load' 'conv_5_bias_new_V_0_1' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1536> <ROM>
ST_4 : Operation 84 [1/2] (1.35ns)   --->   "%conv_5_inc_new_V_1_l = load i10* %conv_5_inc_new_V_1_a, align 2" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 84 'load' 'conv_5_inc_new_V_1_l' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1536> <ROM>
ST_4 : Operation 85 [1/2] (1.35ns)   --->   "%conv_5_bias_new_V_1_1 = load i20* %conv_5_bias_new_V_1_s, align 4" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 85 'load' 'conv_5_bias_new_V_1_1' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1536> <ROM>
ST_4 : Operation 86 [1/1] (1.07ns)   --->   "%add_ln1353 = add i21 16384, %conv_5_bias_new_V_0_1" [./src/function.h:191->./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 86 'add' 'add_ln1353' <Predicate = (!icmp_ln393 & !and_ln393_14)> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (1.06ns)   --->   "%add_ln1353_35 = add i20 16384, %conv_5_bias_new_V_1_1" [./src/function.h:191->./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 87 'add' 'add_ln1353_35' <Predicate = (!icmp_ln393 & !and_ln393_14)> <Delay = 1.06> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %icmp_ln392, label %.exit, label %hls_label_58_begin" [./src/conv2d_DSPopt.hpp:392->./src/conv2d_DSPopt.hpp:503]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node add_ln404)   --->   "%select_ln393_84 = select i1 %icmp_ln393, i12 0, i12 %sub_ln404" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 89 'select' 'select_ln393_84' <Predicate = (!icmp_ln392 & !and_ln393_14)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.87ns)   --->   "%icmp_ln399 = icmp ne i5 %w_0_i, 0" [./src/conv2d_DSPopt.hpp:399->./src/conv2d_DSPopt.hpp:503]   --->   Operation 90 'icmp' 'icmp_ln399' <Predicate = (!icmp_ln392 & !and_ln393_16)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node o_out)   --->   "%and_ln393 = and i1 %icmp_ln399, %xor_ln393" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 91 'and' 'and_ln393' <Predicate = (!icmp_ln392 & !and_ln393_16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.48ns)   --->   "%select_ln393_91 = select i1 %or_ln393, i5 0, i5 %w_0_i" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 92 'select' 'select_ln393_91' <Predicate = (!icmp_ln392)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%shl_ln404_mid1 = call i11 @_ssdm_op_BitConcatenate.i11.i5.i6(i5 %trunc_ln404_4, i6 0)" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 93 'bitconcatenate' 'shl_ln404_mid1' <Predicate = (!icmp_ln392 & and_ln393_14)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln404_11 = zext i11 %shl_ln404_mid1 to i12" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 94 'zext' 'zext_ln404_11' <Predicate = (!icmp_ln392 & and_ln393_14)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%shl_ln404_5_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %trunc_ln404_4, i4 0)" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 95 'bitconcatenate' 'shl_ln404_5_mid1' <Predicate = (!icmp_ln392 & and_ln393_14)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln404_12 = zext i9 %shl_ln404_5_mid1 to i12" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 96 'zext' 'zext_ln404_12' <Predicate = (!icmp_ln392 & and_ln393_14)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.94ns)   --->   "%sub_ln404_4 = sub i12 %zext_ln404_11, %zext_ln404_12" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 97 'sub' 'sub_ln404_4' <Predicate = (!icmp_ln392 & and_ln393_14)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node add_ln404)   --->   "%select_ln393_92 = select i1 %and_ln393_14, i12 %sub_ln404_4, i12 %select_ln393_84" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 98 'select' 'select_ln393_92' <Predicate = (!icmp_ln392)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln458_4 = zext i6 %peIdx to i64" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 99 'zext' 'zext_ln458_4' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%conv_5_inc_new_V_0_a_1 = getelementptr [32 x i10]* @conv_5_inc_new_V_0, i64 0, i64 %zext_ln458_4" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 100 'getelementptr' 'conv_5_inc_new_V_0_a_1' <Predicate = (!icmp_ln392 & and_ln393_14)> <Delay = 0.00>
ST_4 : Operation 101 [2/2] (1.35ns)   --->   "%conv_5_inc_new_V_0_l_1 = load i10* %conv_5_inc_new_V_0_a_1, align 2" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 101 'load' 'conv_5_inc_new_V_0_l_1' <Predicate = (!icmp_ln392 & and_ln393_14)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1536> <ROM>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%conv_5_bias_new_V_0_2 = getelementptr [32 x i21]* @conv_5_bias_new_V_0, i64 0, i64 %zext_ln458_4" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 102 'getelementptr' 'conv_5_bias_new_V_0_2' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_4 : Operation 103 [2/2] (1.35ns)   --->   "%conv_5_bias_new_V_0_3 = load i21* %conv_5_bias_new_V_0_2, align 4" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 103 'load' 'conv_5_bias_new_V_0_3' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1536> <ROM>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%conv_5_inc_new_V_1_a_1 = getelementptr [32 x i10]* @conv_5_inc_new_V_1, i64 0, i64 %zext_ln458_4" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 104 'getelementptr' 'conv_5_inc_new_V_1_a_1' <Predicate = (!icmp_ln392 & and_ln393_14)> <Delay = 0.00>
ST_4 : Operation 105 [2/2] (1.35ns)   --->   "%conv_5_inc_new_V_1_l_1 = load i10* %conv_5_inc_new_V_1_a_1, align 2" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 105 'load' 'conv_5_inc_new_V_1_l_1' <Predicate = (!icmp_ln392 & and_ln393_14)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1536> <ROM>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%conv_5_bias_new_V_1_2 = getelementptr [32 x i20]* @conv_5_bias_new_V_1, i64 0, i64 %zext_ln458_4" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 106 'getelementptr' 'conv_5_bias_new_V_1_2' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_4 : Operation 107 [2/2] (1.35ns)   --->   "%conv_5_bias_new_V_1_3 = load i20* %conv_5_bias_new_V_1_2, align 4" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 107 'load' 'conv_5_bias_new_V_1_3' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1536> <ROM>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node o_out)   --->   "%and_ln393_15 = and i1 %and_ln393, %or_ln393_4" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 108 'and' 'and_ln393_15' <Predicate = (!icmp_ln392 & !and_ln393_16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.87ns)   --->   "%w = add i5 2, %select_ln393_91" [./src/conv2d_DSPopt.hpp:394->./src/conv2d_DSPopt.hpp:503]   --->   Operation 109 'add' 'w' <Predicate = (!icmp_ln392)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.87ns)   --->   "%icmp_ln399_7 = icmp ne i5 %w, 0" [./src/conv2d_DSPopt.hpp:399->./src/conv2d_DSPopt.hpp:503]   --->   Operation 110 'icmp' 'icmp_ln399_7' <Predicate = (!icmp_ln392 & and_ln393_16)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node o_out)   --->   "%select_ln399_4 = select i1 %and_ln393_16, i1 %icmp_ln399_7, i1 %and_ln393_15" [./src/conv2d_DSPopt.hpp:399->./src/conv2d_DSPopt.hpp:503]   --->   Operation 111 'select' 'select_ln399_4' <Predicate = (!icmp_ln392)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.48ns)   --->   "%select_ln394 = select i1 %and_ln393_16, i5 %w, i5 %select_ln393_91" [./src/conv2d_DSPopt.hpp:394->./src/conv2d_DSPopt.hpp:503]   --->   Operation 112 'select' 'select_ln394' <Predicate = (!icmp_ln392)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node add_ln404)   --->   "%zext_ln395 = zext i6 %select_ln399 to i12" [./src/conv2d_DSPopt.hpp:395->./src/conv2d_DSPopt.hpp:503]   --->   Operation 113 'zext' 'zext_ln395' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.87ns)   --->   "%icmp_ln399_5 = icmp eq i6 %select_ln399, -17" [./src/conv2d_DSPopt.hpp:399->./src/conv2d_DSPopt.hpp:503]   --->   Operation 114 'icmp' 'icmp_ln399_5' <Predicate = (!icmp_ln392)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.33ns) (out node of the LUT)   --->   "%o_out = and i1 %icmp_ln399_5, %select_ln399_4" [./src/conv2d_DSPopt.hpp:399->./src/conv2d_DSPopt.hpp:503]   --->   Operation 115 'and' 'o_out' <Predicate = (!icmp_ln392)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.96ns) (out node of the LUT)   --->   "%add_ln404 = add i12 %select_ln393_92, %zext_ln395" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 116 'add' 'add_ln404' <Predicate = (!icmp_ln392)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln404 = sext i12 %add_ln404 to i32" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 117 'sext' 'sext_ln404' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln404_10 = zext i32 %sext_ln404 to i64" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 118 'zext' 'zext_ln404_10' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%conv_5_w_new_V_0_2_a = getelementptr [1536 x i16]* @conv_5_w_new_V_0_2, i64 0, i64 %zext_ln404_10" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 119 'getelementptr' 'conv_5_w_new_V_0_2_a' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_4 : Operation 120 [2/2] (1.35ns)   --->   "%p_Val2_13 = load i16* %conv_5_w_new_V_0_2_a, align 2" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 120 'load' 'p_Val2_13' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1536> <ROM>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%conv_5_w_new_V_0_1_a = getelementptr [1536 x i16]* @conv_5_w_new_V_0_1, i64 0, i64 %zext_ln404_10" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 121 'getelementptr' 'conv_5_w_new_V_0_1_a' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_4 : Operation 122 [2/2] (1.35ns)   --->   "%p_Val2_14 = load i16* %conv_5_w_new_V_0_1_a, align 2" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 122 'load' 'p_Val2_14' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1536> <ROM>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%conv_5_w_new_V_0_0_a = getelementptr [1536 x i16]* @conv_5_w_new_V_0_0, i64 0, i64 %zext_ln404_10" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 123 'getelementptr' 'conv_5_w_new_V_0_0_a' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_4 : Operation 124 [2/2] (1.35ns)   --->   "%p_Val2_15 = load i16* %conv_5_w_new_V_0_0_a, align 2" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 124 'load' 'p_Val2_15' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1536> <ROM>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%conv_5_w_new_V_1_2_a = getelementptr [1536 x i16]* @conv_5_w_new_V_1_2, i64 0, i64 %zext_ln404_10" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 125 'getelementptr' 'conv_5_w_new_V_1_2_a' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_4 : Operation 126 [2/2] (1.35ns)   --->   "%p_Val2_16 = load i16* %conv_5_w_new_V_1_2_a, align 2" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 126 'load' 'p_Val2_16' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1536> <ROM>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%conv_5_w_new_V_1_1_a = getelementptr [1536 x i16]* @conv_5_w_new_V_1_1, i64 0, i64 %zext_ln404_10" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 127 'getelementptr' 'conv_5_w_new_V_1_1_a' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_4 : Operation 128 [2/2] (1.35ns)   --->   "%p_Val2_17 = load i16* %conv_5_w_new_V_1_1_a, align 2" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 128 'load' 'p_Val2_17' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1536> <ROM>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%conv_5_w_new_V_1_0_a = getelementptr [1536 x i16]* @conv_5_w_new_V_1_0, i64 0, i64 %zext_ln404_10" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 129 'getelementptr' 'conv_5_w_new_V_1_0_a' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_4 : Operation 130 [2/2] (1.35ns)   --->   "%p_Val2_18 = load i16* %conv_5_w_new_V_1_0_a, align 2" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 130 'load' 'p_Val2_18' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1536> <ROM>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "br i1 %o_out, label %.preheader.0.i, label %hls_label_58_end" [./src/conv2d_DSPopt.hpp:451->./src/conv2d_DSPopt.hpp:503]   --->   Operation 131 'br' <Predicate = (!icmp_ln392)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.48>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln393_93)   --->   "%select_ln393_85 = select i1 %icmp_ln393, i10 -423, i10 %conv_5_inc_new_V_0_l" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 132 'select' 'select_ln393_85' <Predicate = (!icmp_ln392 & !and_ln393_14)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln393_94)   --->   "%select_ln393_86 = select i1 %icmp_ln393, i21 233513, i21 %conv_5_bias_new_V_0_1" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 133 'select' 'select_ln393_86' <Predicate = (!icmp_ln392 & !and_ln393_14)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln393_95)   --->   "%select_ln393_87 = select i1 %icmp_ln393, i21 249897, i21 %add_ln1353" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 134 'select' 'select_ln393_87' <Predicate = (!icmp_ln392 & !and_ln393_14)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln393_96)   --->   "%select_ln393_88 = select i1 %icmp_ln393, i10 -508, i10 %conv_5_inc_new_V_1_l" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 135 'select' 'select_ln393_88' <Predicate = (!icmp_ln392 & !and_ln393_14)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln393_97)   --->   "%select_ln393_89 = select i1 %icmp_ln393, i20 63529, i20 %conv_5_bias_new_V_1_1" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 136 'select' 'select_ln393_89' <Predicate = (!icmp_ln392 & !and_ln393_14)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln393_98)   --->   "%select_ln393_90 = select i1 %icmp_ln393, i20 79913, i20 %add_ln1353_35" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 137 'select' 'select_ln393_90' <Predicate = (!icmp_ln392 & !and_ln393_14)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 138 [1/2] (1.35ns)   --->   "%conv_5_inc_new_V_0_l_1 = load i10* %conv_5_inc_new_V_0_a_1, align 2" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 138 'load' 'conv_5_inc_new_V_0_l_1' <Predicate = (!icmp_ln392 & and_ln393_14)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1536> <ROM>
ST_5 : Operation 139 [1/2] (1.35ns)   --->   "%conv_5_bias_new_V_0_3 = load i21* %conv_5_bias_new_V_0_2, align 4" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 139 'load' 'conv_5_bias_new_V_0_3' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1536> <ROM>
ST_5 : Operation 140 [1/2] (1.35ns)   --->   "%conv_5_inc_new_V_1_l_1 = load i10* %conv_5_inc_new_V_1_a_1, align 2" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 140 'load' 'conv_5_inc_new_V_1_l_1' <Predicate = (!icmp_ln392 & and_ln393_14)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1536> <ROM>
ST_5 : Operation 141 [1/2] (1.35ns)   --->   "%conv_5_bias_new_V_1_3 = load i20* %conv_5_bias_new_V_1_2, align 4" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 141 'load' 'conv_5_bias_new_V_1_3' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1536> <ROM>
ST_5 : Operation 142 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln393_93 = select i1 %and_ln393_14, i10 %conv_5_inc_new_V_0_l_1, i10 %select_ln393_85" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 142 'select' 'select_ln393_93' <Predicate = (!icmp_ln392)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln393_94 = select i1 %and_ln393_14, i21 %conv_5_bias_new_V_0_3, i21 %select_ln393_86" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 143 'select' 'select_ln393_94' <Predicate = (!icmp_ln392)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (1.07ns)   --->   "%add_ln1353_36 = add i21 16384, %conv_5_bias_new_V_0_3" [./src/function.h:191->./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 144 'add' 'add_ln1353_36' <Predicate = (!icmp_ln392 & and_ln393_14)> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln393_95 = select i1 %and_ln393_14, i21 %add_ln1353_36, i21 %select_ln393_87" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 145 'select' 'select_ln393_95' <Predicate = (!icmp_ln392)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln393_96 = select i1 %and_ln393_14, i10 %conv_5_inc_new_V_1_l_1, i10 %select_ln393_88" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 146 'select' 'select_ln393_96' <Predicate = (!icmp_ln392)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln393_97 = select i1 %and_ln393_14, i20 %conv_5_bias_new_V_1_3, i20 %select_ln393_89" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 147 'select' 'select_ln393_97' <Predicate = (!icmp_ln392)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (1.06ns)   --->   "%add_ln1353_37 = add i20 16384, %conv_5_bias_new_V_1_3" [./src/function.h:191->./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 148 'add' 'add_ln1353_37' <Predicate = (!icmp_ln392 & and_ln393_14)> <Delay = 1.06> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln393_98 = select i1 %and_ln393_14, i20 %add_ln1353_37, i20 %select_ln393_90" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 149 'select' 'select_ln393_98' <Predicate = (!icmp_ln392)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (1.75ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %vec_V_V)" [./src/conv2d_DSPopt.hpp:401->./src/conv2d_DSPopt.hpp:503]   --->   Operation 150 'read' 'tmp_V' <Predicate = (!icmp_ln392)> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i32 %tmp_V to i4" [./src/conv2d_DSPopt.hpp:188->./src/conv2d_DSPopt.hpp:402->./src/conv2d_DSPopt.hpp:503]   --->   Operation 151 'trunc' 'trunc_ln647' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%p_Result_78_i_i = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %tmp_V, i32 16, i32 19)" [./src/conv2d_DSPopt.hpp:188->./src/conv2d_DSPopt.hpp:402->./src/conv2d_DSPopt.hpp:503]   --->   Operation 152 'partselect' 'p_Result_78_i_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%p_Result_1_i_i = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %tmp_V, i32 4, i32 7)" [./src/conv2d_DSPopt.hpp:188->./src/conv2d_DSPopt.hpp:402->./src/conv2d_DSPopt.hpp:503]   --->   Operation 153 'partselect' 'p_Result_1_i_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%p_Result_78_1_i_i = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %tmp_V, i32 20, i32 23)" [./src/conv2d_DSPopt.hpp:188->./src/conv2d_DSPopt.hpp:402->./src/conv2d_DSPopt.hpp:503]   --->   Operation 154 'partselect' 'p_Result_78_1_i_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%p_Result_2_i_i = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %tmp_V, i32 8, i32 11)" [./src/conv2d_DSPopt.hpp:188->./src/conv2d_DSPopt.hpp:402->./src/conv2d_DSPopt.hpp:503]   --->   Operation 155 'partselect' 'p_Result_2_i_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%p_Result_78_2_i_i = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %tmp_V, i32 24, i32 27)" [./src/conv2d_DSPopt.hpp:188->./src/conv2d_DSPopt.hpp:402->./src/conv2d_DSPopt.hpp:503]   --->   Operation 156 'partselect' 'p_Result_78_2_i_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%p_Result_3_i_i = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %tmp_V, i32 12, i32 15)" [./src/conv2d_DSPopt.hpp:188->./src/conv2d_DSPopt.hpp:402->./src/conv2d_DSPopt.hpp:503]   --->   Operation 157 'partselect' 'p_Result_3_i_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%p_Result_78_3_i_i = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %tmp_V, i32 28, i32 31)" [./src/conv2d_DSPopt.hpp:188->./src/conv2d_DSPopt.hpp:402->./src/conv2d_DSPopt.hpp:503]   --->   Operation 158 'partselect' 'p_Result_78_3_i_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 159 [1/2] (1.35ns)   --->   "%p_Val2_13 = load i16* %conv_5_w_new_V_0_2_a, align 2" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 159 'load' 'p_Val2_13' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1536> <ROM>
ST_5 : Operation 160 [1/2] (1.35ns)   --->   "%p_Val2_14 = load i16* %conv_5_w_new_V_0_1_a, align 2" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 160 'load' 'p_Val2_14' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1536> <ROM>
ST_5 : Operation 161 [1/2] (1.35ns)   --->   "%p_Val2_15 = load i16* %conv_5_w_new_V_0_0_a, align 2" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 161 'load' 'p_Val2_15' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1536> <ROM>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln647_17 = trunc i16 %p_Val2_13 to i4" [./src/conv2d_DSPopt.hpp:199->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 162 'trunc' 'trunc_ln647_17' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln68 = trunc i16 %p_Val2_15 to i4" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 163 'trunc' 'trunc_ln68' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%shl_ln9 = call i26 @_ssdm_op_BitConcatenate.i26.i4.i22(i4 %trunc_ln68, i22 0)" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 164 'bitconcatenate' 'shl_ln9' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln68_8 = trunc i16 %p_Val2_14 to i4" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 165 'trunc' 'trunc_ln68_8' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%shl_ln68_s = call i15 @_ssdm_op_BitConcatenate.i15.i4.i11(i4 %trunc_ln68_8, i11 0)" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 166 'bitconcatenate' 'shl_ln68_s' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i15 %shl_ln68_s to i16" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 167 'sext' 'sext_ln68' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln68_138 = sext i4 %trunc_ln647_17 to i16" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 168 'sext' 'sext_ln68_138' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (1.00ns)   --->   "%add_ln68 = add i16 %sext_ln68, %sext_ln68_138" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 169 'add' 'add_ln68' <Predicate = (!icmp_ln392)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln68_139 = sext i16 %add_ln68 to i26" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 170 'sext' 'sext_ln68_139' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (1.13ns)   --->   "%wpacks_0_0_V = add i26 %shl_ln9, %sext_ln68_139" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 171 'add' 'wpacks_0_0_V' <Predicate = (!icmp_ln392)> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%p_Result_1_i8_i = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %p_Val2_13, i32 4, i32 7)" [./src/conv2d_DSPopt.hpp:199->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 172 'partselect' 'p_Result_1_i8_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_78 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %p_Val2_15, i32 4, i32 7)" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 173 'partselect' 'tmp_78' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%shl_ln68_55 = call i26 @_ssdm_op_BitConcatenate.i26.i4.i22(i4 %tmp_78, i22 0)" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 174 'bitconcatenate' 'shl_ln68_55' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_79 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %p_Val2_14, i32 4, i32 7)" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 175 'partselect' 'tmp_79' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%shl_ln68_56 = call i15 @_ssdm_op_BitConcatenate.i15.i4.i11(i4 %tmp_79, i11 0)" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 176 'bitconcatenate' 'shl_ln68_56' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln68_140 = sext i15 %shl_ln68_56 to i16" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 177 'sext' 'sext_ln68_140' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln68_141 = sext i4 %p_Result_1_i8_i to i16" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 178 'sext' 'sext_ln68_141' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (1.00ns)   --->   "%add_ln68_65 = add i16 %sext_ln68_140, %sext_ln68_141" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 179 'add' 'add_ln68_65' <Predicate = (!icmp_ln392)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln68_142 = sext i16 %add_ln68_65 to i26" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 180 'sext' 'sext_ln68_142' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (1.13ns)   --->   "%wpacks_0_1_V = add i26 %shl_ln68_55, %sext_ln68_142" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 181 'add' 'wpacks_0_1_V' <Predicate = (!icmp_ln392)> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%p_Result_2_i9_i = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %p_Val2_13, i32 8, i32 11)" [./src/conv2d_DSPopt.hpp:199->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 182 'partselect' 'p_Result_2_i9_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_80 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %p_Val2_15, i32 8, i32 11)" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 183 'partselect' 'tmp_80' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%shl_ln68_57 = call i26 @_ssdm_op_BitConcatenate.i26.i4.i22(i4 %tmp_80, i22 0)" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 184 'bitconcatenate' 'shl_ln68_57' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_81 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %p_Val2_14, i32 8, i32 11)" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 185 'partselect' 'tmp_81' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%shl_ln68_58 = call i15 @_ssdm_op_BitConcatenate.i15.i4.i11(i4 %tmp_81, i11 0)" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 186 'bitconcatenate' 'shl_ln68_58' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln68_143 = sext i15 %shl_ln68_58 to i16" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 187 'sext' 'sext_ln68_143' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln68_144 = sext i4 %p_Result_2_i9_i to i16" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 188 'sext' 'sext_ln68_144' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (1.00ns)   --->   "%add_ln68_67 = add i16 %sext_ln68_143, %sext_ln68_144" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 189 'add' 'add_ln68_67' <Predicate = (!icmp_ln392)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln68_145 = sext i16 %add_ln68_67 to i26" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 190 'sext' 'sext_ln68_145' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (1.13ns)   --->   "%wpacks_0_2_V = add i26 %shl_ln68_57, %sext_ln68_145" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 191 'add' 'wpacks_0_2_V' <Predicate = (!icmp_ln392)> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%p_Result_3_i10_i = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %p_Val2_13, i32 12, i32 15)" [./src/conv2d_DSPopt.hpp:199->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 192 'partselect' 'p_Result_3_i10_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_82 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %p_Val2_15, i32 12, i32 15)" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 193 'partselect' 'tmp_82' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%shl_ln68_59 = call i26 @_ssdm_op_BitConcatenate.i26.i4.i22(i4 %tmp_82, i22 0)" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 194 'bitconcatenate' 'shl_ln68_59' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_83 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %p_Val2_14, i32 12, i32 15)" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 195 'partselect' 'tmp_83' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%shl_ln68_60 = call i15 @_ssdm_op_BitConcatenate.i15.i4.i11(i4 %tmp_83, i11 0)" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 196 'bitconcatenate' 'shl_ln68_60' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln68_146 = sext i15 %shl_ln68_60 to i16" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 197 'sext' 'sext_ln68_146' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln68_147 = sext i4 %p_Result_3_i10_i to i16" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 198 'sext' 'sext_ln68_147' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (1.00ns)   --->   "%add_ln68_69 = add i16 %sext_ln68_146, %sext_ln68_147" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 199 'add' 'add_ln68_69' <Predicate = (!icmp_ln392)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln68_148 = sext i16 %add_ln68_69 to i26" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 200 'sext' 'sext_ln68_148' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (1.13ns)   --->   "%wpacks_0_3_V = add i26 %shl_ln68_59, %sext_ln68_148" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 201 'add' 'wpacks_0_3_V' <Predicate = (!icmp_ln392)> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 202 [1/2] (1.35ns)   --->   "%p_Val2_16 = load i16* %conv_5_w_new_V_1_2_a, align 2" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 202 'load' 'p_Val2_16' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1536> <ROM>
ST_5 : Operation 203 [1/2] (1.35ns)   --->   "%p_Val2_17 = load i16* %conv_5_w_new_V_1_1_a, align 2" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 203 'load' 'p_Val2_17' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1536> <ROM>
ST_5 : Operation 204 [1/2] (1.35ns)   --->   "%p_Val2_18 = load i16* %conv_5_w_new_V_1_0_a, align 2" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 204 'load' 'p_Val2_18' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1536> <ROM>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln647_18 = trunc i16 %p_Val2_16 to i4" [./src/conv2d_DSPopt.hpp:199->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 205 'trunc' 'trunc_ln647_18' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln68_9 = trunc i16 %p_Val2_18 to i4" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 206 'trunc' 'trunc_ln68_9' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%shl_ln68_61 = call i26 @_ssdm_op_BitConcatenate.i26.i4.i22(i4 %trunc_ln68_9, i22 0)" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 207 'bitconcatenate' 'shl_ln68_61' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln68_10 = trunc i16 %p_Val2_17 to i4" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 208 'trunc' 'trunc_ln68_10' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%shl_ln68_62 = call i15 @_ssdm_op_BitConcatenate.i15.i4.i11(i4 %trunc_ln68_10, i11 0)" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 209 'bitconcatenate' 'shl_ln68_62' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln68_149 = sext i15 %shl_ln68_62 to i16" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 210 'sext' 'sext_ln68_149' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln68_150 = sext i4 %trunc_ln647_18 to i16" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 211 'sext' 'sext_ln68_150' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 212 [1/1] (1.00ns)   --->   "%add_ln68_71 = add i16 %sext_ln68_149, %sext_ln68_150" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 212 'add' 'add_ln68_71' <Predicate = (!icmp_ln392)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln68_151 = sext i16 %add_ln68_71 to i26" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 213 'sext' 'sext_ln68_151' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (1.13ns)   --->   "%wpacks_1_0_V = add i26 %shl_ln68_61, %sext_ln68_151" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 214 'add' 'wpacks_1_0_V' <Predicate = (!icmp_ln392)> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%p_Result_1_i25_i = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %p_Val2_16, i32 4, i32 7)" [./src/conv2d_DSPopt.hpp:199->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 215 'partselect' 'p_Result_1_i25_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_84 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %p_Val2_18, i32 4, i32 7)" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 216 'partselect' 'tmp_84' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%shl_ln68_63 = call i26 @_ssdm_op_BitConcatenate.i26.i4.i22(i4 %tmp_84, i22 0)" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 217 'bitconcatenate' 'shl_ln68_63' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_85 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %p_Val2_17, i32 4, i32 7)" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 218 'partselect' 'tmp_85' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%shl_ln68_64 = call i15 @_ssdm_op_BitConcatenate.i15.i4.i11(i4 %tmp_85, i11 0)" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 219 'bitconcatenate' 'shl_ln68_64' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln68_152 = sext i15 %shl_ln68_64 to i16" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 220 'sext' 'sext_ln68_152' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln68_153 = sext i4 %p_Result_1_i25_i to i16" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 221 'sext' 'sext_ln68_153' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (1.00ns)   --->   "%add_ln68_73 = add i16 %sext_ln68_152, %sext_ln68_153" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 222 'add' 'add_ln68_73' <Predicate = (!icmp_ln392)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln68_154 = sext i16 %add_ln68_73 to i26" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 223 'sext' 'sext_ln68_154' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (1.13ns)   --->   "%wpacks_1_1_V = add i26 %shl_ln68_63, %sext_ln68_154" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 224 'add' 'wpacks_1_1_V' <Predicate = (!icmp_ln392)> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%p_Result_2_i35_i = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %p_Val2_16, i32 8, i32 11)" [./src/conv2d_DSPopt.hpp:199->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 225 'partselect' 'p_Result_2_i35_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_86 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %p_Val2_18, i32 8, i32 11)" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 226 'partselect' 'tmp_86' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 227 [1/1] (0.00ns)   --->   "%shl_ln68_65 = call i26 @_ssdm_op_BitConcatenate.i26.i4.i22(i4 %tmp_86, i22 0)" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 227 'bitconcatenate' 'shl_ln68_65' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_87 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %p_Val2_17, i32 8, i32 11)" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 228 'partselect' 'tmp_87' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%shl_ln68_66 = call i15 @_ssdm_op_BitConcatenate.i15.i4.i11(i4 %tmp_87, i11 0)" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 229 'bitconcatenate' 'shl_ln68_66' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln68_155 = sext i15 %shl_ln68_66 to i16" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 230 'sext' 'sext_ln68_155' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln68_156 = sext i4 %p_Result_2_i35_i to i16" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 231 'sext' 'sext_ln68_156' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 232 [1/1] (1.00ns)   --->   "%add_ln68_75 = add i16 %sext_ln68_155, %sext_ln68_156" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 232 'add' 'add_ln68_75' <Predicate = (!icmp_ln392)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln68_157 = sext i16 %add_ln68_75 to i26" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 233 'sext' 'sext_ln68_157' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 234 [1/1] (1.13ns)   --->   "%wpacks_1_2_V = add i26 %shl_ln68_65, %sext_ln68_157" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 234 'add' 'wpacks_1_2_V' <Predicate = (!icmp_ln392)> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 235 [1/1] (0.00ns)   --->   "%p_Result_3_i45_i = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %p_Val2_16, i32 12, i32 15)" [./src/conv2d_DSPopt.hpp:199->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 235 'partselect' 'p_Result_3_i45_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_88 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %p_Val2_18, i32 12, i32 15)" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 236 'partselect' 'tmp_88' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "%shl_ln68_67 = call i26 @_ssdm_op_BitConcatenate.i26.i4.i22(i4 %tmp_88, i22 0)" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 237 'bitconcatenate' 'shl_ln68_67' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_89 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %p_Val2_17, i32 12, i32 15)" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 238 'partselect' 'tmp_89' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 239 [1/1] (0.00ns)   --->   "%shl_ln68_68 = call i15 @_ssdm_op_BitConcatenate.i15.i4.i11(i4 %tmp_89, i11 0)" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 239 'bitconcatenate' 'shl_ln68_68' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln68_158 = sext i15 %shl_ln68_68 to i16" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 240 'sext' 'sext_ln68_158' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln68_159 = sext i4 %p_Result_3_i45_i to i16" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 241 'sext' 'sext_ln68_159' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 242 [1/1] (1.00ns)   --->   "%add_ln68_77 = add i16 %sext_ln68_158, %sext_ln68_159" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 242 'add' 'add_ln68_77' <Predicate = (!icmp_ln392)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln68_160 = sext i16 %add_ln68_77 to i26" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 243 'sext' 'sext_ln68_160' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 244 [1/1] (1.13ns)   --->   "%wpacks_1_3_V = add i26 %shl_ln68_67, %sext_ln68_160" [./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 244 'add' 'wpacks_1_3_V' <Predicate = (!icmp_ln392)> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.84>
ST_6 : Operation 245 [1/1] (0.00ns)   --->   "%ipack_0_V = call i15 @_ssdm_op_BitConcatenate.i15.i4.i7.i4(i4 %p_Result_78_i_i, i7 0, i4 %trunc_ln647)" [./src/conv2d_DSPopt.hpp:188->./src/conv2d_DSPopt.hpp:402->./src/conv2d_DSPopt.hpp:503]   --->   Operation 245 'bitconcatenate' 'ipack_0_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 246 [1/1] (0.00ns)   --->   "%ipack_1_V = call i15 @_ssdm_op_BitConcatenate.i15.i4.i7.i4(i4 %p_Result_78_1_i_i, i7 0, i4 %p_Result_1_i_i)" [./src/conv2d_DSPopt.hpp:188->./src/conv2d_DSPopt.hpp:402->./src/conv2d_DSPopt.hpp:503]   --->   Operation 246 'bitconcatenate' 'ipack_1_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "%ipack_2_V = call i15 @_ssdm_op_BitConcatenate.i15.i4.i7.i4(i4 %p_Result_78_2_i_i, i7 0, i4 %p_Result_2_i_i)" [./src/conv2d_DSPopt.hpp:188->./src/conv2d_DSPopt.hpp:402->./src/conv2d_DSPopt.hpp:503]   --->   Operation 247 'bitconcatenate' 'ipack_2_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 248 [1/1] (0.00ns)   --->   "%ipack_3_V = call i15 @_ssdm_op_BitConcatenate.i15.i4.i7.i4(i4 %p_Result_78_3_i_i, i7 0, i4 %p_Result_3_i_i)" [./src/conv2d_DSPopt.hpp:188->./src/conv2d_DSPopt.hpp:402->./src/conv2d_DSPopt.hpp:503]   --->   Operation 248 'bitconcatenate' 'ipack_3_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i26 %wpacks_0_0_V to i41" [./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 249 'sext' 'sext_ln215' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i15 %ipack_0_V to i41" [./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 250 'zext' 'zext_ln215' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 251 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1352 = mul nsw i41 %sext_ln215, %zext_ln215" [./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 251 'mul' 'mul_ln1352' <Predicate = (!icmp_ln392)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln215_55 = sext i26 %wpacks_0_1_V to i41" [./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 252 'sext' 'sext_ln215_55' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln215_30 = zext i15 %ipack_1_V to i41" [./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 253 'zext' 'zext_ln215_30' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 254 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1352_38 = mul nsw i41 %sext_ln215_55, %zext_ln215_30" [./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 254 'mul' 'mul_ln1352_38' <Predicate = (!icmp_ln392)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln700 = trunc i41 %mul_ln1352 to i21" [./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 255 'trunc' 'trunc_ln700' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 256 [1/1] (0.00ns)   --->   "%trunc_ln700_88 = trunc i41 %mul_ln1352_38 to i21" [./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 256 'trunc' 'trunc_ln700_88' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln215_56 = sext i26 %wpacks_0_2_V to i41" [./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 257 'sext' 'sext_ln215_56' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln215_31 = zext i15 %ipack_2_V to i41" [./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 258 'zext' 'zext_ln215_31' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 259 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1352_39 = mul nsw i41 %sext_ln215_56, %zext_ln215_31" [./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 259 'mul' 'mul_ln1352_39' <Predicate = (!icmp_ln392)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln700_89 = trunc i41 %mul_ln1352_39 to i21" [./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 260 'trunc' 'trunc_ln700_89' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln215_57 = sext i26 %wpacks_0_3_V to i41" [./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 261 'sext' 'sext_ln215_57' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln215_32 = zext i15 %ipack_3_V to i41" [./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 262 'zext' 'zext_ln215_32' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 263 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1352_40 = mul nsw i41 %sext_ln215_57, %zext_ln215_32" [./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 263 'mul' 'mul_ln1352_40' <Predicate = (!icmp_ln392)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln700_90 = trunc i41 %mul_ln1352_40 to i21" [./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 264 'trunc' 'trunc_ln700_90' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln215_58 = sext i26 %wpacks_1_0_V to i41" [./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 265 'sext' 'sext_ln215_58' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 266 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1352_41 = mul nsw i41 %sext_ln215_58, %zext_ln215" [./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 266 'mul' 'mul_ln1352_41' <Predicate = (!icmp_ln392)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln215_60 = sext i26 %wpacks_1_1_V to i41" [./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 267 'sext' 'sext_ln215_60' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 268 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1352_42 = mul nsw i41 %sext_ln215_60, %zext_ln215_30" [./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 268 'mul' 'mul_ln1352_42' <Predicate = (!icmp_ln392)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln700_91 = trunc i41 %mul_ln1352_41 to i21" [./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 269 'trunc' 'trunc_ln700_91' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln700_92 = trunc i41 %mul_ln1352_42 to i21" [./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 270 'trunc' 'trunc_ln700_92' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln215_61 = sext i26 %wpacks_1_2_V to i41" [./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 271 'sext' 'sext_ln215_61' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 272 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1352_43 = mul nsw i41 %sext_ln215_61, %zext_ln215_31" [./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 272 'mul' 'mul_ln1352_43' <Predicate = (!icmp_ln392)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln700_93 = trunc i41 %mul_ln1352_43 to i21" [./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 273 'trunc' 'trunc_ln700_93' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln215_62 = sext i26 %wpacks_1_3_V to i41" [./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 274 'sext' 'sext_ln215_62' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 275 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1352_44 = mul nsw i41 %sext_ln215_62, %zext_ln215_32" [./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 275 'mul' 'mul_ln1352_44' <Predicate = (!icmp_ln392)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln700_94 = trunc i41 %mul_ln1352_44 to i21" [./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 276 'trunc' 'trunc_ln700_94' <Predicate = (!icmp_ln392)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.92>
ST_7 : Operation 277 [1/1] (0.00ns)   --->   "%sext_ln215_54 = sext i41 %mul_ln1352 to i42" [./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 277 'sext' 'sext_ln215_54' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_7 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i41 %mul_ln1352_38 to i42" [./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 278 'sext' 'sext_ln700' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_7 : Operation 279 [1/1] (1.23ns)   --->   "%add_ln700 = add i42 %sext_ln700, %sext_ln215_54" [./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 279 'add' 'add_ln700' <Predicate = (!icmp_ln392)> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln700_65 = sext i41 %mul_ln1352_39 to i42" [./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 280 'sext' 'sext_ln700_65' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_7 : Operation 281 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_126 = add i21 %trunc_ln700, %trunc_ln700_88" [./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 281 'add' 'add_ln700_126' <Predicate = (!icmp_ln392)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln700_66 = sext i41 %mul_ln1352_40 to i42" [./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 282 'sext' 'sext_ln700_66' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_7 : Operation 283 [1/1] (1.23ns)   --->   "%add_ln700_127 = add i42 %sext_ln700_65, %sext_ln700_66" [./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 283 'add' 'add_ln700_127' <Predicate = (!icmp_ln392)> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 284 [1/1] (1.07ns)   --->   "%add_ln700_129 = add i21 %trunc_ln700_89, %trunc_ln700_90" [./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 284 'add' 'add_ln700_129' <Predicate = (!icmp_ln392)> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 285 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%add_ln700_130 = add i21 %add_ln700_129, %add_ln700_126" [./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 285 'add' 'add_ln700_130' <Predicate = (!icmp_ln392)> <Delay = 0.84> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln700_130, i32 10)" [./src/conv2d_DSPopt.hpp:267->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 286 'bitselect' 'tmp_54' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_7 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln215_59 = sext i41 %mul_ln1352_41 to i42" [./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 287 'sext' 'sext_ln215_59' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_7 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln700_68 = sext i41 %mul_ln1352_42 to i42" [./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 288 'sext' 'sext_ln700_68' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_7 : Operation 289 [1/1] (1.23ns)   --->   "%add_ln700_112 = add i42 %sext_ln700_68, %sext_ln215_59" [./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 289 'add' 'add_ln700_112' <Predicate = (!icmp_ln392)> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln700_70 = sext i41 %mul_ln1352_43 to i42" [./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 290 'sext' 'sext_ln700_70' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_7 : Operation 291 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_132 = add i21 %trunc_ln700_91, %trunc_ln700_92" [./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 291 'add' 'add_ln700_132' <Predicate = (!icmp_ln392)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln700_71 = sext i41 %mul_ln1352_44 to i42" [./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 292 'sext' 'sext_ln700_71' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_7 : Operation 293 [1/1] (1.23ns)   --->   "%add_ln700_133 = add i42 %sext_ln700_70, %sext_ln700_71" [./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 293 'add' 'add_ln700_133' <Predicate = (!icmp_ln392)> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 294 [1/1] (1.07ns)   --->   "%add_ln700_135 = add i21 %trunc_ln700_93, %trunc_ln700_94" [./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 294 'add' 'add_ln700_135' <Predicate = (!icmp_ln392)> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 295 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%add_ln700_136 = add i21 %add_ln700_135, %add_ln700_132" [./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 295 'add' 'add_ln700_136' <Predicate = (!icmp_ln392)> <Delay = 0.84> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln700_136, i32 10)" [./src/conv2d_DSPopt.hpp:267->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 296 'bitselect' 'tmp_57' <Predicate = (!icmp_ln392)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.23>
ST_8 : Operation 297 [1/1] (0.00ns)   --->   "%firPartialRes0_V_0_3_4 = load i18* %firPartialRes0_V_0_3" [./src/conv2d_DSPopt.hpp:436->./src/conv2d_DSPopt.hpp:503]   --->   Operation 297 'load' 'firPartialRes0_V_0_3_4' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_8 : Operation 298 [1/1] (0.00ns)   --->   "%firPartialRes0_V_1_3_4 = load i18* %firPartialRes0_V_1_3" [./src/conv2d_DSPopt.hpp:436->./src/conv2d_DSPopt.hpp:503]   --->   Operation 298 'load' 'firPartialRes0_V_1_3_4' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_8 : Operation 299 [1/1] (0.00ns)   --->   "%firPartialRes1_0_V_s = load i18* %firPartialRes1_0_V_4" [./src/conv2d_DSPopt.hpp:437->./src/conv2d_DSPopt.hpp:503]   --->   Operation 299 'load' 'firPartialRes1_0_V_s' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_8 : Operation 300 [1/1] (0.00ns)   --->   "%firPartialRes1_1_V_s = load i18* %firPartialRes1_1_V_4" [./src/conv2d_DSPopt.hpp:437->./src/conv2d_DSPopt.hpp:503]   --->   Operation 300 'load' 'firPartialRes1_1_V_s' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_8 : Operation 301 [1/1] (0.00ns)   --->   "%outPartialArr0_0_V_s = load i18* %outPartialArr0_0_V_4" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 301 'load' 'outPartialArr0_0_V_s' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_8 : Operation 302 [1/1] (0.00ns)   --->   "%outPartialArr0_1_V_s = load i18* %outPartialArr0_1_V_4" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 302 'load' 'outPartialArr0_1_V_s' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_8 : Operation 303 [1/1] (0.00ns)   --->   "%outPartialArr1_V_0_3_3 = load i18* %outPartialArr1_V_0_3" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 303 'load' 'outPartialArr1_V_0_3_3' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_8 : Operation 304 [1/1] (0.00ns)   --->   "%outPartialArr1_V_1_3_3 = load i18* %outPartialArr1_V_1_3" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 304 'load' 'outPartialArr1_V_1_3_3' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_8 : Operation 305 [1/1] (0.87ns)   --->   "%o_clear = icmp eq i6 %select_ln399, 0" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 305 'icmp' 'o_clear' <Predicate = (!icmp_ln392)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln700_64 = sext i42 %add_ln700 to i43" [./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 306 'sext' 'sext_ln700_64' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_8 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln700_67 = sext i42 %add_ln700_127 to i43" [./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 307 'sext' 'sext_ln700_67' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_8 : Operation 308 [1/1] (1.24ns)   --->   "%add_ln700_128 = add i42 %add_ln700, %add_ln700_127" [./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 308 'add' 'add_ln700_128' <Predicate = (!icmp_ln392)> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 309 [1/1] (1.24ns)   --->   "%add_ln700_108 = add i43 %sext_ln700_67, %sext_ln700_64" [./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 309 'add' 'add_ln700_108' <Predicate = (!icmp_ln392)> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node outPartialArr0_0_V)   --->   "%trunc_ln647_19 = trunc i42 %add_ln700_128 to i11" [./src/conv2d_DSPopt.hpp:266->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 310 'trunc' 'trunc_ln647_19' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_8 : Operation 311 [1/1] (0.00ns)   --->   "%p_Result_i_i_i_i2_s = call i11 @_ssdm_op_PartSelect.i11.i42.i32.i32(i42 %add_ln700_128, i32 11, i32 21)" [./src/conv2d_DSPopt.hpp:267->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 311 'partselect' 'p_Result_i_i_i_i2_s' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_8 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i1 %tmp_54 to i11" [./src/conv2d_DSPopt.hpp:267->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 312 'zext' 'zext_ln78' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_8 : Operation 313 [1/1] (0.94ns)   --->   "%add_ln78 = add i11 %p_Result_i_i_i_i2_s, %zext_ln78" [./src/conv2d_DSPopt.hpp:267->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 313 'add' 'add_ln78' <Predicate = (!icmp_ln392)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 314 [1/1] (0.00ns)   --->   "%p_Result_i_i_i_i4_s = call i11 @_ssdm_op_PartSelect.i11.i42.i32.i32(i42 %add_ln700_128, i32 22, i32 32)" [./src/conv2d_DSPopt.hpp:269->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 314 'partselect' 'p_Result_i_i_i_i4_s' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_8 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i42.i32(i42 %add_ln700_128, i32 21)" [./src/conv2d_DSPopt.hpp:269->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 315 'bitselect' 'tmp_55' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_8 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln78_17 = zext i1 %tmp_55 to i11" [./src/conv2d_DSPopt.hpp:269->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 316 'zext' 'zext_ln78_17' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_8 : Operation 317 [1/1] (0.94ns)   --->   "%add_ln78_17 = add i11 %p_Result_i_i_i_i4_s, %zext_ln78_17" [./src/conv2d_DSPopt.hpp:269->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 317 'add' 'add_ln78_17' <Predicate = (!icmp_ln392)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 318 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_PartSelect.i10.i43.i32.i32(i43 %add_ln700_108, i32 33, i32 42)" [./src/conv2d_DSPopt.hpp:271->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 318 'partselect' 'tmp' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_8 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i42.i32(i42 %add_ln700_128, i32 32)" [./src/conv2d_DSPopt.hpp:271->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 319 'bitselect' 'tmp_56' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_8 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node outPartialArr0_0_V)   --->   "%sext_ln68_161 = sext i11 %trunc_ln647_19 to i18" [./src/conv2d_DSPopt.hpp:429->./src/conv2d_DSPopt.hpp:503]   --->   Operation 320 'sext' 'sext_ln68_161' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_8 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node add_ln398)   --->   "%sext_ln68_162 = sext i11 %add_ln78 to i18" [./src/conv2d_DSPopt.hpp:430->./src/conv2d_DSPopt.hpp:503]   --->   Operation 321 'sext' 'sext_ln68_162' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_8 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node add_ln398)   --->   "%select_ln398 = select i1 %o_clear, i18 %firPartialRes1_0_V_s, i18 %outPartialArr1_V_0_3_3" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 322 'select' 'select_ln398' <Predicate = (!icmp_ln392)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 323 [1/1] (1.03ns) (out node of the LUT)   --->   "%add_ln398 = add i18 %select_ln398, %sext_ln68_162" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 323 'add' 'add_ln398' <Predicate = (!icmp_ln392)> <Delay = 1.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node outPartialArr0_0_V)   --->   "%select_ln398_37 = select i1 %o_clear, i18 %firPartialRes0_V_0_3_4, i18 %outPartialArr0_0_V_s" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 324 'select' 'select_ln398_37' <Predicate = (!icmp_ln392)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 325 [1/1] (1.03ns) (out node of the LUT)   --->   "%outPartialArr0_0_V = add i18 %select_ln398_37, %sext_ln68_161" [./src/conv2d_DSPopt.hpp:429->./src/conv2d_DSPopt.hpp:503]   --->   Operation 325 'add' 'outPartialArr0_0_V' <Predicate = (!icmp_ln392)> <Delay = 1.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln700_69 = sext i42 %add_ln700_112 to i43" [./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 326 'sext' 'sext_ln700_69' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_8 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln700_72 = sext i42 %add_ln700_133 to i43" [./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 327 'sext' 'sext_ln700_72' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_8 : Operation 328 [1/1] (1.24ns)   --->   "%add_ln700_134 = add i42 %add_ln700_112, %add_ln700_133" [./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 328 'add' 'add_ln700_134' <Predicate = (!icmp_ln392)> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 329 [1/1] (1.24ns)   --->   "%add_ln700_114 = add i43 %sext_ln700_72, %sext_ln700_69" [./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 329 'add' 'add_ln700_114' <Predicate = (!icmp_ln392)> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node outPartialArr0_1_V)   --->   "%trunc_ln647_20 = trunc i42 %add_ln700_134 to i11" [./src/conv2d_DSPopt.hpp:266->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 330 'trunc' 'trunc_ln647_20' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_8 : Operation 331 [1/1] (0.00ns)   --->   "%p_Result_i_i_i_i2_2 = call i11 @_ssdm_op_PartSelect.i11.i42.i32.i32(i42 %add_ln700_134, i32 11, i32 21)" [./src/conv2d_DSPopt.hpp:267->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 331 'partselect' 'p_Result_i_i_i_i2_2' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_8 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln78_19 = zext i1 %tmp_57 to i11" [./src/conv2d_DSPopt.hpp:267->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 332 'zext' 'zext_ln78_19' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_8 : Operation 333 [1/1] (0.94ns)   --->   "%add_ln78_19 = add i11 %p_Result_i_i_i_i2_2, %zext_ln78_19" [./src/conv2d_DSPopt.hpp:267->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 333 'add' 'add_ln78_19' <Predicate = (!icmp_ln392)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 334 [1/1] (0.00ns)   --->   "%p_Result_i_i_i_i4_2 = call i11 @_ssdm_op_PartSelect.i11.i42.i32.i32(i42 %add_ln700_134, i32 22, i32 32)" [./src/conv2d_DSPopt.hpp:269->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 334 'partselect' 'p_Result_i_i_i_i4_2' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_8 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i42.i32(i42 %add_ln700_134, i32 21)" [./src/conv2d_DSPopt.hpp:269->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 335 'bitselect' 'tmp_58' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_8 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln78_20 = zext i1 %tmp_58 to i11" [./src/conv2d_DSPopt.hpp:269->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 336 'zext' 'zext_ln78_20' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_8 : Operation 337 [1/1] (0.94ns)   --->   "%add_ln78_20 = add i11 %p_Result_i_i_i_i4_2, %zext_ln78_20" [./src/conv2d_DSPopt.hpp:269->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 337 'add' 'add_ln78_20' <Predicate = (!icmp_ln392)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_s = call i10 @_ssdm_op_PartSelect.i10.i43.i32.i32(i43 %add_ln700_114, i32 33, i32 42)" [./src/conv2d_DSPopt.hpp:271->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 338 'partselect' 'tmp_s' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_8 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i42.i32(i42 %add_ln700_134, i32 32)" [./src/conv2d_DSPopt.hpp:271->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 339 'bitselect' 'tmp_59' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_8 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node outPartialArr0_1_V)   --->   "%sext_ln68_165 = sext i11 %trunc_ln647_20 to i18" [./src/conv2d_DSPopt.hpp:429->./src/conv2d_DSPopt.hpp:503]   --->   Operation 340 'sext' 'sext_ln68_165' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_8 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node add_ln398_7)   --->   "%sext_ln68_166 = sext i11 %add_ln78_19 to i18" [./src/conv2d_DSPopt.hpp:430->./src/conv2d_DSPopt.hpp:503]   --->   Operation 341 'sext' 'sext_ln68_166' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_8 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node add_ln398_7)   --->   "%select_ln398_40 = select i1 %o_clear, i18 %firPartialRes1_1_V_s, i18 %outPartialArr1_V_1_3_3" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 342 'select' 'select_ln398_40' <Predicate = (!icmp_ln392)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 343 [1/1] (1.03ns) (out node of the LUT)   --->   "%add_ln398_7 = add i18 %select_ln398_40, %sext_ln68_166" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 343 'add' 'add_ln398_7' <Predicate = (!icmp_ln392)> <Delay = 1.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node outPartialArr0_1_V)   --->   "%select_ln398_41 = select i1 %o_clear, i18 %firPartialRes0_V_1_3_4, i18 %outPartialArr0_1_V_s" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 344 'select' 'select_ln398_41' <Predicate = (!icmp_ln392)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 345 [1/1] (1.03ns) (out node of the LUT)   --->   "%outPartialArr0_1_V = add i18 %select_ln398_41, %sext_ln68_165" [./src/conv2d_DSPopt.hpp:429->./src/conv2d_DSPopt.hpp:503]   --->   Operation 345 'add' 'outPartialArr0_1_V' <Predicate = (!icmp_ln392)> <Delay = 1.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 346 [1/1] (0.00ns)   --->   "store i18 %add_ln398_7, i18* %outPartialArr1_V_1_3" [./src/conv2d_DSPopt.hpp:451->./src/conv2d_DSPopt.hpp:503]   --->   Operation 346 'store' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_8 : Operation 347 [1/1] (0.00ns)   --->   "store i18 %add_ln398, i18* %outPartialArr1_V_0_3" [./src/conv2d_DSPopt.hpp:451->./src/conv2d_DSPopt.hpp:503]   --->   Operation 347 'store' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_8 : Operation 348 [1/1] (0.00ns)   --->   "store i18 %outPartialArr0_1_V, i18* %outPartialArr0_1_V_4" [./src/conv2d_DSPopt.hpp:451->./src/conv2d_DSPopt.hpp:503]   --->   Operation 348 'store' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_8 : Operation 349 [1/1] (0.00ns)   --->   "store i18 %outPartialArr0_0_V, i18* %outPartialArr0_0_V_4" [./src/conv2d_DSPopt.hpp:451->./src/conv2d_DSPopt.hpp:503]   --->   Operation 349 'store' <Predicate = (!icmp_ln392)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.84>
ST_9 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln393 = zext i10 %select_ln393_93 to i28" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 350 'zext' 'zext_ln393' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_9 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln393_12 = zext i10 %select_ln393_96 to i28" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 351 'zext' 'zext_ln393_12' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_9 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln647 = sext i10 %tmp to i11" [./src/conv2d_DSPopt.hpp:271->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 352 'sext' 'sext_ln647' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_9 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln78_18 = zext i1 %tmp_56 to i11" [./src/conv2d_DSPopt.hpp:271->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 353 'zext' 'zext_ln78_18' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_9 : Operation 354 [1/1] (0.93ns)   --->   "%add_ln78_18 = add i11 %sext_ln647, %zext_ln78_18" [./src/conv2d_DSPopt.hpp:271->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 354 'add' 'add_ln78_18' <Predicate = (!icmp_ln392)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 355 [1/1] (0.00ns)   --->   "%firPartialRes0_0_V = sext i11 %add_ln78_17 to i18" [./src/conv2d_DSPopt.hpp:431->./src/conv2d_DSPopt.hpp:503]   --->   Operation 355 'sext' 'firPartialRes0_0_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_9 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln68_164 = sext i11 %add_ln78_18 to i18" [./src/conv2d_DSPopt.hpp:432->./src/conv2d_DSPopt.hpp:503]   --->   Operation 356 'sext' 'sext_ln68_164' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_9 : Operation 357 [1/1] (1.03ns)   --->   "%firPartialRes0_0_V_4 = add i18 %firPartialRes0_V_0_3_4, %firPartialRes0_0_V" [./src/conv2d_DSPopt.hpp:436->./src/conv2d_DSPopt.hpp:503]   --->   Operation 357 'add' 'firPartialRes0_0_V_4' <Predicate = (!icmp_ln392 & !o_clear)> <Delay = 1.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 358 [1/1] (1.03ns)   --->   "%add_ln700_111 = add i18 %firPartialRes1_0_V_s, %sext_ln68_164" [./src/conv2d_DSPopt.hpp:437->./src/conv2d_DSPopt.hpp:503]   --->   Operation 358 'add' 'add_ln700_111' <Predicate = (!icmp_ln392 & !o_clear)> <Delay = 1.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 359 [1/1] (0.42ns)   --->   "%select_ln398_38 = select i1 %o_clear, i18 %firPartialRes0_0_V, i18 %firPartialRes0_0_V_4" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 359 'select' 'select_ln398_38' <Predicate = (!icmp_ln392)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 360 [1/1] (0.42ns)   --->   "%firPartialRes1_0_V = select i1 %o_clear, i18 %sext_ln68_164, i18 %add_ln700_111" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 360 'select' 'firPartialRes1_0_V' <Predicate = (!icmp_ln392)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln647_11 = sext i10 %tmp_s to i11" [./src/conv2d_DSPopt.hpp:271->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 361 'sext' 'sext_ln647_11' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_9 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln78_21 = zext i1 %tmp_59 to i11" [./src/conv2d_DSPopt.hpp:271->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 362 'zext' 'zext_ln78_21' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_9 : Operation 363 [1/1] (0.93ns)   --->   "%add_ln78_21 = add i11 %sext_ln647_11, %zext_ln78_21" [./src/conv2d_DSPopt.hpp:271->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 363 'add' 'add_ln78_21' <Predicate = (!icmp_ln392)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 364 [1/1] (0.00ns)   --->   "%firPartialRes0_1_V = sext i11 %add_ln78_20 to i18" [./src/conv2d_DSPopt.hpp:431->./src/conv2d_DSPopt.hpp:503]   --->   Operation 364 'sext' 'firPartialRes0_1_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_9 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln68_168 = sext i11 %add_ln78_21 to i18" [./src/conv2d_DSPopt.hpp:432->./src/conv2d_DSPopt.hpp:503]   --->   Operation 365 'sext' 'sext_ln68_168' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_9 : Operation 366 [1/1] (1.03ns)   --->   "%firPartialRes0_1_V_4 = add i18 %firPartialRes0_V_1_3_4, %firPartialRes0_1_V" [./src/conv2d_DSPopt.hpp:436->./src/conv2d_DSPopt.hpp:503]   --->   Operation 366 'add' 'firPartialRes0_1_V_4' <Predicate = (!icmp_ln392 & !o_clear)> <Delay = 1.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 367 [1/1] (1.03ns)   --->   "%add_ln700_117 = add i18 %firPartialRes1_1_V_s, %sext_ln68_168" [./src/conv2d_DSPopt.hpp:437->./src/conv2d_DSPopt.hpp:503]   --->   Operation 367 'add' 'add_ln700_117' <Predicate = (!icmp_ln392 & !o_clear)> <Delay = 1.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 368 [1/1] (0.42ns)   --->   "%select_ln398_42 = select i1 %o_clear, i18 %firPartialRes0_1_V, i18 %firPartialRes0_1_V_4" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 368 'select' 'select_ln398_42' <Predicate = (!icmp_ln392)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 369 [1/1] (0.42ns)   --->   "%firPartialRes1_1_V = select i1 %o_clear, i18 %sext_ln68_168, i18 %add_ln700_117" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 369 'select' 'firPartialRes1_1_V' <Predicate = (!icmp_ln392)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 370 [1/1] (0.00ns)   --->   "store i18 %firPartialRes1_1_V, i18* %firPartialRes1_1_V_4" [./src/conv2d_DSPopt.hpp:451->./src/conv2d_DSPopt.hpp:503]   --->   Operation 370 'store' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_9 : Operation 371 [1/1] (0.00ns)   --->   "store i18 %firPartialRes1_0_V, i18* %firPartialRes1_0_V_4" [./src/conv2d_DSPopt.hpp:451->./src/conv2d_DSPopt.hpp:503]   --->   Operation 371 'store' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_9 : Operation 372 [1/1] (0.00ns)   --->   "store i18 %select_ln398_42, i18* %firPartialRes0_V_1_3" [./src/conv2d_DSPopt.hpp:451->./src/conv2d_DSPopt.hpp:503]   --->   Operation 372 'store' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_9 : Operation 373 [1/1] (0.00ns)   --->   "store i18 %select_ln398_38, i18* %firPartialRes0_V_0_3" [./src/conv2d_DSPopt.hpp:451->./src/conv2d_DSPopt.hpp:503]   --->   Operation 373 'store' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_9 : Operation 374 [1/1] (0.00ns)   --->   "%sext_ln215_63 = sext i18 %outPartialArr0_0_V to i28" [./src/function.h:187->./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 374 'sext' 'sext_ln215_63' <Predicate = (o_out)> <Delay = 0.00>
ST_9 : Operation 375 [1/1] (2.84ns) (root node of the DSP)   --->   "%ret_V = mul i28 %zext_ln393, %sext_ln215_63" [./src/function.h:187->./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 375 'mul' 'ret_V' <Predicate = (o_out)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln215_64 = sext i18 %add_ln398 to i28" [./src/function.h:187->./src/conv2d_DSPopt.hpp:462->./src/conv2d_DSPopt.hpp:503]   --->   Operation 376 'sext' 'sext_ln215_64' <Predicate = (o_out)> <Delay = 0.00>
ST_9 : Operation 377 [1/1] (2.84ns) (root node of the DSP)   --->   "%ret_V_55 = mul i28 %zext_ln393, %sext_ln215_64" [./src/function.h:187->./src/conv2d_DSPopt.hpp:462->./src/conv2d_DSPopt.hpp:503]   --->   Operation 377 'mul' 'ret_V_55' <Predicate = (o_out)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 378 [1/1] (0.00ns)   --->   "%sext_ln215_65 = sext i18 %outPartialArr0_1_V to i28" [./src/function.h:187->./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 378 'sext' 'sext_ln215_65' <Predicate = (o_out)> <Delay = 0.00>
ST_9 : Operation 379 [1/1] (2.84ns) (root node of the DSP)   --->   "%ret_V_58 = mul i28 %zext_ln393_12, %sext_ln215_65" [./src/function.h:187->./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 379 'mul' 'ret_V_58' <Predicate = (o_out)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln215_66 = sext i18 %add_ln398_7 to i28" [./src/function.h:187->./src/conv2d_DSPopt.hpp:462->./src/conv2d_DSPopt.hpp:503]   --->   Operation 380 'sext' 'sext_ln215_66' <Predicate = (o_out)> <Delay = 0.00>
ST_9 : Operation 381 [1/1] (2.84ns) (root node of the DSP)   --->   "%ret_V_61 = mul i28 %zext_ln393_12, %sext_ln215_66" [./src/function.h:187->./src/conv2d_DSPopt.hpp:462->./src/conv2d_DSPopt.hpp:503]   --->   Operation 381 'mul' 'ret_V_61' <Predicate = (o_out)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 2.67>
ST_10 : Operation 382 [1/1] (0.00ns)   --->   "%sext_ln393 = sext i21 %select_ln393_94 to i29" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 382 'sext' 'sext_ln393' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 383 [1/1] (0.00ns)   --->   "%sext_ln393_13 = sext i21 %select_ln393_95 to i28" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 383 'sext' 'sext_ln393_13' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln393_14 = sext i20 %select_ln393_97 to i29" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 384 'sext' 'sext_ln393_14' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln393_15 = sext i20 %select_ln393_98 to i28" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 385 'sext' 'sext_ln393_15' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 386 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str49942) nounwind" [./src/conv2d_DSPopt.hpp:396->./src/conv2d_DSPopt.hpp:503]   --->   Operation 386 'specpipeline' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 387 [1/1] (0.00ns)   --->   "%sext_ln1352 = sext i28 %ret_V to i29" [./src/function.h:187->./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 387 'sext' 'sext_ln1352' <Predicate = (o_out)> <Delay = 0.00>
ST_10 : Operation 388 [1/1] (1.15ns)   --->   "%ret_V_64 = add i29 %sext_ln393, %sext_ln1352" [./src/function.h:187->./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 388 'add' 'ret_V_64' <Predicate = (o_out)> <Delay = 1.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 389 [1/1] (1.06ns)   --->   "%icmp_ln895 = icmp sgt i29 %ret_V_64, 0" [./src/function.h:190->./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 389 'icmp' 'icmp_ln895' <Predicate = (o_out)> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 390 [1/1] (1.15ns)   --->   "%ret_V_54 = add i28 %ret_V, %sext_ln393_13" [./src/function.h:191->./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 390 'add' 'ret_V_54' <Predicate = (o_out)> <Delay = 1.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_60 = call i9 @_ssdm_op_PartSelect.i9.i28.i32.i32(i28 %ret_V_54, i32 19, i32 27)" [./src/function.h:192->./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 391 'partselect' 'tmp_60' <Predicate = (o_out)> <Delay = 0.00>
ST_10 : Operation 392 [1/1] (0.85ns)   --->   "%icmp_ln895_45 = icmp ne i9 %tmp_60, 0" [./src/function.h:192->./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 392 'icmp' 'icmp_ln895_45' <Predicate = (o_out)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node res_V)   --->   "%trunc_ln = call i4 @_ssdm_op_PartSelect.i4.i28.i32.i32(i28 %ret_V_54, i32 15, i32 18)" [./src/function.h:195->./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 393 'partselect' 'trunc_ln' <Predicate = (o_out)> <Delay = 0.00>
ST_10 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node res_V)   --->   "%select_ln192 = select i1 %icmp_ln895_45, i4 -1, i4 %trunc_ln" [./src/function.h:192->./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 394 'select' 'select_ln192' <Predicate = (o_out)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 395 [1/1] (0.45ns) (out node of the LUT)   --->   "%res_V = select i1 %icmp_ln895, i4 %select_ln192, i4 0" [./src/function.h:190->./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 395 'select' 'res_V' <Predicate = (o_out)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 396 [1/1] (0.00ns)   --->   "%sext_ln1352_11 = sext i28 %ret_V_55 to i29" [./src/function.h:187->./src/conv2d_DSPopt.hpp:462->./src/conv2d_DSPopt.hpp:503]   --->   Operation 396 'sext' 'sext_ln1352_11' <Predicate = (o_out)> <Delay = 0.00>
ST_10 : Operation 397 [1/1] (1.15ns)   --->   "%ret_V_65 = add i29 %sext_ln393, %sext_ln1352_11" [./src/function.h:187->./src/conv2d_DSPopt.hpp:462->./src/conv2d_DSPopt.hpp:503]   --->   Operation 397 'add' 'ret_V_65' <Predicate = (o_out)> <Delay = 1.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 398 [1/1] (1.06ns)   --->   "%icmp_ln895_46 = icmp sgt i29 %ret_V_65, 0" [./src/function.h:190->./src/conv2d_DSPopt.hpp:462->./src/conv2d_DSPopt.hpp:503]   --->   Operation 398 'icmp' 'icmp_ln895_46' <Predicate = (o_out)> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 399 [1/1] (1.15ns)   --->   "%ret_V_57 = add i28 %ret_V_55, %sext_ln393_13" [./src/function.h:191->./src/conv2d_DSPopt.hpp:462->./src/conv2d_DSPopt.hpp:503]   --->   Operation 399 'add' 'ret_V_57' <Predicate = (o_out)> <Delay = 1.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_61 = call i9 @_ssdm_op_PartSelect.i9.i28.i32.i32(i28 %ret_V_57, i32 19, i32 27)" [./src/function.h:192->./src/conv2d_DSPopt.hpp:462->./src/conv2d_DSPopt.hpp:503]   --->   Operation 400 'partselect' 'tmp_61' <Predicate = (o_out)> <Delay = 0.00>
ST_10 : Operation 401 [1/1] (0.85ns)   --->   "%icmp_ln895_47 = icmp ne i9 %tmp_61, 0" [./src/function.h:192->./src/conv2d_DSPopt.hpp:462->./src/conv2d_DSPopt.hpp:503]   --->   Operation 401 'icmp' 'icmp_ln895_47' <Predicate = (o_out)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node res_V_11)   --->   "%trunc_ln214_s = call i4 @_ssdm_op_PartSelect.i4.i28.i32.i32(i28 %ret_V_57, i32 15, i32 18)" [./src/function.h:195->./src/conv2d_DSPopt.hpp:462->./src/conv2d_DSPopt.hpp:503]   --->   Operation 402 'partselect' 'trunc_ln214_s' <Predicate = (o_out)> <Delay = 0.00>
ST_10 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node res_V_11)   --->   "%select_ln192_11 = select i1 %icmp_ln895_47, i4 -1, i4 %trunc_ln214_s" [./src/function.h:192->./src/conv2d_DSPopt.hpp:462->./src/conv2d_DSPopt.hpp:503]   --->   Operation 403 'select' 'select_ln192_11' <Predicate = (o_out)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 404 [1/1] (0.45ns) (out node of the LUT)   --->   "%res_V_11 = select i1 %icmp_ln895_46, i4 %select_ln192_11, i4 0" [./src/function.h:190->./src/conv2d_DSPopt.hpp:462->./src/conv2d_DSPopt.hpp:503]   --->   Operation 404 'select' 'res_V_11' <Predicate = (o_out)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 405 [1/1] (0.00ns)   --->   "%sext_ln1352_12 = sext i28 %ret_V_58 to i29" [./src/function.h:187->./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 405 'sext' 'sext_ln1352_12' <Predicate = (o_out)> <Delay = 0.00>
ST_10 : Operation 406 [1/1] (1.15ns)   --->   "%ret_V_66 = add i29 %sext_ln393_14, %sext_ln1352_12" [./src/function.h:187->./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 406 'add' 'ret_V_66' <Predicate = (o_out)> <Delay = 1.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 407 [1/1] (1.06ns)   --->   "%icmp_ln895_48 = icmp sgt i29 %ret_V_66, 0" [./src/function.h:190->./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 407 'icmp' 'icmp_ln895_48' <Predicate = (o_out)> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 408 [1/1] (1.15ns)   --->   "%ret_V_60 = add i28 %ret_V_58, %sext_ln393_15" [./src/function.h:191->./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 408 'add' 'ret_V_60' <Predicate = (o_out)> <Delay = 1.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_62 = call i9 @_ssdm_op_PartSelect.i9.i28.i32.i32(i28 %ret_V_60, i32 19, i32 27)" [./src/function.h:192->./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 409 'partselect' 'tmp_62' <Predicate = (o_out)> <Delay = 0.00>
ST_10 : Operation 410 [1/1] (0.85ns)   --->   "%icmp_ln895_49 = icmp ne i9 %tmp_62, 0" [./src/function.h:192->./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 410 'icmp' 'icmp_ln895_49' <Predicate = (o_out)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node res_V_12)   --->   "%trunc_ln214_9 = call i4 @_ssdm_op_PartSelect.i4.i28.i32.i32(i28 %ret_V_60, i32 15, i32 18)" [./src/function.h:195->./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 411 'partselect' 'trunc_ln214_9' <Predicate = (o_out)> <Delay = 0.00>
ST_10 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node res_V_12)   --->   "%select_ln192_12 = select i1 %icmp_ln895_49, i4 -1, i4 %trunc_ln214_9" [./src/function.h:192->./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 412 'select' 'select_ln192_12' <Predicate = (o_out)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 413 [1/1] (0.45ns) (out node of the LUT)   --->   "%res_V_12 = select i1 %icmp_ln895_48, i4 %select_ln192_12, i4 0" [./src/function.h:190->./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 413 'select' 'res_V_12' <Predicate = (o_out)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 414 [1/1] (0.00ns)   --->   "%sext_ln1352_13 = sext i28 %ret_V_61 to i29" [./src/function.h:187->./src/conv2d_DSPopt.hpp:462->./src/conv2d_DSPopt.hpp:503]   --->   Operation 414 'sext' 'sext_ln1352_13' <Predicate = (o_out)> <Delay = 0.00>
ST_10 : Operation 415 [1/1] (1.15ns)   --->   "%ret_V_67 = add i29 %sext_ln393_14, %sext_ln1352_13" [./src/function.h:187->./src/conv2d_DSPopt.hpp:462->./src/conv2d_DSPopt.hpp:503]   --->   Operation 415 'add' 'ret_V_67' <Predicate = (o_out)> <Delay = 1.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 416 [1/1] (1.06ns)   --->   "%icmp_ln895_50 = icmp sgt i29 %ret_V_67, 0" [./src/function.h:190->./src/conv2d_DSPopt.hpp:462->./src/conv2d_DSPopt.hpp:503]   --->   Operation 416 'icmp' 'icmp_ln895_50' <Predicate = (o_out)> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 417 [1/1] (1.15ns)   --->   "%ret_V_63 = add i28 %ret_V_61, %sext_ln393_15" [./src/function.h:191->./src/conv2d_DSPopt.hpp:462->./src/conv2d_DSPopt.hpp:503]   --->   Operation 417 'add' 'ret_V_63' <Predicate = (o_out)> <Delay = 1.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 418 [1/1] (0.00ns)   --->   "%tmp_63 = call i9 @_ssdm_op_PartSelect.i9.i28.i32.i32(i28 %ret_V_63, i32 19, i32 27)" [./src/function.h:192->./src/conv2d_DSPopt.hpp:462->./src/conv2d_DSPopt.hpp:503]   --->   Operation 418 'partselect' 'tmp_63' <Predicate = (o_out)> <Delay = 0.00>
ST_10 : Operation 419 [1/1] (0.85ns)   --->   "%icmp_ln895_51 = icmp ne i9 %tmp_63, 0" [./src/function.h:192->./src/conv2d_DSPopt.hpp:462->./src/conv2d_DSPopt.hpp:503]   --->   Operation 419 'icmp' 'icmp_ln895_51' <Predicate = (o_out)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node res_V_13)   --->   "%trunc_ln214_1 = call i4 @_ssdm_op_PartSelect.i4.i28.i32.i32(i28 %ret_V_63, i32 15, i32 18)" [./src/function.h:195->./src/conv2d_DSPopt.hpp:462->./src/conv2d_DSPopt.hpp:503]   --->   Operation 420 'partselect' 'trunc_ln214_1' <Predicate = (o_out)> <Delay = 0.00>
ST_10 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node res_V_13)   --->   "%select_ln192_13 = select i1 %icmp_ln895_51, i4 -1, i4 %trunc_ln214_1" [./src/function.h:192->./src/conv2d_DSPopt.hpp:462->./src/conv2d_DSPopt.hpp:503]   --->   Operation 421 'select' 'select_ln192_13' <Predicate = (o_out)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 422 [1/1] (0.45ns) (out node of the LUT)   --->   "%res_V_13 = select i1 %icmp_ln895_50, i4 %select_ln192_13, i4 0" [./src/function.h:190->./src/conv2d_DSPopt.hpp:462->./src/conv2d_DSPopt.hpp:503]   --->   Operation 422 'select' 'res_V_13' <Predicate = (o_out)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.75>
ST_11 : Operation 423 [1/1] (0.00ns)   --->   "%p_Result_s = call i16 @_ssdm_op_BitConcatenate.i16.i4.i4.i4.i4(i4 %res_V_13, i4 %res_V_11, i4 %res_V_12, i4 %res_V)" [./src/conv2d_DSPopt.hpp:466->./src/conv2d_DSPopt.hpp:503]   --->   Operation 423 'bitconcatenate' 'p_Result_s' <Predicate = (o_out)> <Delay = 0.00>
ST_11 : Operation 424 [1/1] (1.75ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %p_Result_s)" [./src/conv2d_DSPopt.hpp:466->./src/conv2d_DSPopt.hpp:503]   --->   Operation 424 'write' <Predicate = (o_out)> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_11 : Operation 425 [1/1] (0.00ns)   --->   "br label %hls_label_58_end" [./src/conv2d_DSPopt.hpp:468->./src/conv2d_DSPopt.hpp:503]   --->   Operation 425 'br' <Predicate = (o_out)> <Delay = 0.00>

State 12 <SV = 4> <Delay = 0.00>
ST_12 : Operation 426 [1/1] (0.00ns)   --->   "ret void" [./src/conv2d_DSPopt.hpp:503]   --->   Operation 426 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 1.75ns
The critical path consists of the following:
	fifo read on port 'reps' (./src/conv2d_DSPopt.hpp:353) [35]  (1.75 ns)

 <State 2>: 2.46ns
The critical path consists of the following:
	'shl' operation ('shl_ln392', ./src/conv2d_DSPopt.hpp:392->./src/conv2d_DSPopt.hpp:503) [36]  (0 ns)
	'add' operation ('add_ln392', ./src/conv2d_DSPopt.hpp:392->./src/conv2d_DSPopt.hpp:503) [38]  (1.2 ns)
	'add' operation ('bound46', ./src/conv2d_DSPopt.hpp:392->./src/conv2d_DSPopt.hpp:503) [43]  (1.26 ns)

 <State 3>: 2.86ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten33', ./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503) with incoming values : ('select_ln393_100', ./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503) [47]  (0 ns)
	'icmp' operation ('icmp_ln393', ./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503) [81]  (0.866 ns)
	'or' operation ('or_ln393_4', ./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503) [131]  (0.331 ns)
	'and' operation ('and_ln393_16', ./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503) [133]  (0.331 ns)
	'or' operation ('or_ln399', ./src/conv2d_DSPopt.hpp:399->./src/conv2d_DSPopt.hpp:503) [136]  (0 ns)
	'or' operation ('or_ln399_4', ./src/conv2d_DSPopt.hpp:399->./src/conv2d_DSPopt.hpp:503) [137]  (0 ns)
	'select' operation ('select_ln399', ./src/conv2d_DSPopt.hpp:399->./src/conv2d_DSPopt.hpp:503) [138]  (0.44 ns)
	'add' operation ('infoldIdx', ./src/conv2d_DSPopt.hpp:395->./src/conv2d_DSPopt.hpp:503) [421]  (0.887 ns)

 <State 4>: 3.26ns
The critical path consists of the following:
	'sub' operation ('sub_ln404', ./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503) [57]  (0.948 ns)
	'select' operation ('select_ln393_84', ./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503) [83]  (0 ns)
	'select' operation ('select_ln393_92', ./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503) [106]  (0 ns)
	'add' operation ('add_ln404', ./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503) [161]  (0.962 ns)
	'getelementptr' operation ('conv_5_w_new_V_0_2_a', ./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503) [164]  (0 ns)
	'load' operation ('__Val2__', ./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503) on array 'conv_5_w_new_V_0_2' [165]  (1.35 ns)

 <State 5>: 3.49ns
The critical path consists of the following:
	'load' operation ('__Val2__', ./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503) on array 'conv_5_w_new_V_0_2' [165]  (1.35 ns)
	'add' operation ('add_ln68', ./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503) [177]  (1 ns)
	'add' operation ('wpack[0].V', ./src/conv2d_DSPopt.hpp:203->./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503) [179]  (1.13 ns)

 <State 6>: 2.85ns
The critical path consists of the following:
	'mul' operation of DSP[258] ('mul_ln1352', ./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503) [258]  (2.85 ns)

 <State 7>: 1.92ns
The critical path consists of the following:
	'add' operation ('add_ln700_129', ./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503) [283]  (1.07 ns)
	'add' operation ('add_ln700_130', ./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503) [284]  (0.848 ns)

 <State 8>: 3.23ns
The critical path consists of the following:
	'add' operation ('add_ln700_128', ./src/conv2d_DSPopt.hpp:263->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503) [281]  (1.24 ns)
	'add' operation ('add_ln78', ./src/conv2d_DSPopt.hpp:267->./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503) [289]  (0.948 ns)
	'add' operation ('add_ln398', ./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503) [306]  (1.04 ns)

 <State 9>: 2.85ns
The critical path consists of the following:
	'mul' operation of DSP[373] ('ret.V', ./src/function.h:187->./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503) [373]  (2.85 ns)

 <State 10>: 2.67ns
The critical path consists of the following:
	'add' operation ('ret.V', ./src/function.h:187->./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503) [375]  (1.16 ns)
	'icmp' operation ('icmp_ln895', ./src/function.h:190->./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503) [376]  (1.07 ns)
	'select' operation ('res.V', ./src/function.h:190->./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503) [382]  (0.45 ns)

 <State 11>: 1.75ns
The critical path consists of the following:
	fifo write on port 'out_V_V' (./src/conv2d_DSPopt.hpp:466->./src/conv2d_DSPopt.hpp:503) [417]  (1.75 ns)

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
