/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 272 176)
	(text "Memory_Control" (rect 5 0 104 12)(font "Arial" ))
	(text "inst" (rect 8 144 36 156)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 21 12)(font "Arial" ))
		(text "clk" (rect 21 27 42 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "rst" (rect 0 0 21 12)(font "Arial" ))
		(text "rst" (rect 21 43 42 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 64)
		(input)
		(text "R_out" (rect 0 0 35 12)(font "Arial" ))
		(text "R_out" (rect 21 59 56 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 1))
	)
	(port
		(pt 0 80)
		(input)
		(text "R_start" (rect 0 0 49 12)(font "Arial" ))
		(text "R_start" (rect 21 75 70 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 1))
	)
	(port
		(pt 0 96)
		(input)
		(text "WE" (rect 0 0 14 12)(font "Arial" ))
		(text "WE" (rect 21 91 35 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 1))
	)
	(port
		(pt 0 112)
		(input)
		(text "data_in[15..0]" (rect 0 0 99 12)(font "Arial" ))
		(text "data_in[15..0]" (rect 21 107 120 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 256 48)
		(output)
		(text "VGA_R[7..0]" (rect 0 0 77 12)(font "Arial" ))
		(text "VGA_R[7..0]" (rect 158 43 235 55)(font "Arial" ))
		(line (pt 256 48)(pt 240 48)(line_width 3))
	)
	(port
		(pt 256 64)
		(output)
		(text "VGA_G[7..0]" (rect 0 0 77 12)(font "Arial" ))
		(text "VGA_G[7..0]" (rect 158 59 235 71)(font "Arial" ))
		(line (pt 256 64)(pt 240 64)(line_width 3))
	)
	(port
		(pt 256 80)
		(output)
		(text "VGA_B[7..0]" (rect 0 0 77 12)(font "Arial" ))
		(text "VGA_B[7..0]" (rect 158 75 235 87)(font "Arial" ))
		(line (pt 256 80)(pt 240 80)(line_width 3))
	)
	(port
		(pt 256 96)
		(output)
		(text "addr_out[19..0]" (rect 0 0 106 12)(font "Arial" ))
		(text "addr_out[19..0]" (rect 129 91 235 103)(font "Arial" ))
		(line (pt 256 96)(pt 240 96)(line_width 3))
	)
	(port
		(pt 256 112)
		(output)
		(text "WE_out" (rect 0 0 42 12)(font "Arial" ))
		(text "WE_out" (rect 193 107 235 119)(font "Arial" ))
		(line (pt 256 112)(pt 240 112)(line_width 1))
	)
	(port
		(pt 256 32)
		(bidir)
		(text "data_mem[15..0]" (rect 0 0 106 12)(font "Arial" ))
		(text "data_mem[15..0]" (rect 129 27 235 39)(font "Arial" ))
		(line (pt 256 32)(pt 240 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 240 144)(line_width 1))
	)
)
