%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%%
%%%  IEEE Transactions, Journals
%%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
@string{COM={IEEE Transactions on Communications}}
@string{COMMAG={IEEE Communications Magazine}}
@string{IEEEDT={IEEE Design \& Test of Computers}}
@string{IEEEMICRO = "IEEE Micro"}
@string{IEEECOMP = "IEEE Computer"}
@string{IT={IEEE Transactions on Information Theory}}
@string{TODAES={IEEE Transactions on Design Automation for Embedded Systems}}
@string{JSAC={IEEE Journal on Selected Areas in Communications}}
@string{SC={IEEE Journal of Solid-State Circuits}}
@string{TOMACS={ACM Transactions on Modeling and Computer Simulation}}
@string{TRCAD={IEEE Transactions on Computer-Aided Design}}
@string{TRCOMP={IEEE Transactions on Computers}}
@string{TRVLSISYS={IEEE Transactions on Very Large Scale Integration
         (VLSI) Systems}}
@string{TRPLAS={IEEE Transactions on Programming Languages and Systems}}


%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%%
%%%  Proceedings of Conferences
%%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
@string{SIPS =   {Proc. of the IEEE Workshop on
                  Signal Processing Systems (SIPS)}}
@string{ASAP =   {Proc. of the Int. Conf. on
          Application Specific Systems, Architectures, and
          Processors (ASAP)}}
@string{ASPDAC = {Proc. of the Asia South Pacific Design Automation
          Conference (ASPDAC)}}
@string{APCHDL = {Proc. of the Asia Pacific Conference on Chip Design Language (APCHDL)}}
@string{ESSCIRC = {Proc. of the European Solid-State Circuits Conference (ESSCIRC)}}
@string{CODES = {Proc. of the Int. Workshop on Hardware/Software Codesign}}
@string{DAC = {Proc. of the Design Automation Conference (DAC)}}
@string{DATE = {Proc. of the Conference on Design,
         Automation \& Test in Europe (DATE)}}
@string{DSPD = {Proc. of the DSP Germany (DSPD)}}
@string{CASES = {Proc. of the Conference on Compilers, Architectures and Synthesis
         for Embedded Systems (CASES)}}
@string{EDAC = {Proc. of the European Conference on Design
         Automation (EDAC)}}
@string{EDTC = {Proc. of the European Design and Test Conference
          (ED\&TC)}}
@string{EURODAC = "Proc. of the European Design Automation
         Conference (EuroDAC)"}
@string{GLOBECOM={Proc. of the Global Telecommunications
         Conference GLOBECOM}}
@string{ICASSP = "Proc. of the Int. Conf. on
         Acoustics, Speech and Signal Processing (ICASSP)"}
@string{ICC={Proc. of the Int. Conf. on Communications (ICC)}}
@string{ICCAD={Proc. of the Int. Conf. on Computer Aided Design (ICCAD)}}
@string{ICCD={Proc. of the Int. Conf. on Computer Design (ICCD)}}
@string{ICSPAT = "Proc. of the Int. Conf. on Signal Processing Applications
          and Technology (ICSPAT)"}
@string{ISCAS = "Proc. of the IEEE Int. Symposium on
         Circuits and Systems (ISCAS)"}
@string{ISSS = {Proc. of the Int. Symposium on System Synthesis (ISSS)}}
@string{MAMOCS = {Proc. of the Int. Conf. on
          Measurement and Modeling of Computer Systems}}
@string{PIMRC = "Proc. of the Int. Conf. on Personal, Indoor, and Mobile
                 Radio Communications (PIMRC)"}
@string{PLDI = "Proc. of the Int. Conf. on Programming Language Design
          and Implementation (PLDI)"}
@string{VLSID= "Int. Conf. on VLSI Design"}
@string{VTC = "Proc. of the Int. Conf. on Vehicular Technology (VTC)"}
@string{WSVLSI = "Proc. of the IEEE Workshop on VLSI Signal Processing"}
@string{SCOPES = "Proc. of the Workshop on Software and Compilers for Embedded Systems (SCOPES)"}


%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%
%%  PEAS
%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
@Manual{:asipmeister,
  organization =    "{ASIP Meister}",
  title =     "http://www.eda-meister.org"
}

@ARTICLE{lisa:itoh00ieice,
  author =       "M. Itoh and Y. Takeuchi and M. Imai and A. Shiomi",
  title =        "{Synthesizable HDL Generation for Pipelined Processors from a
                  Micro-Operation Description}",
  journal =      "{IEICE Transactions on Fundamentals of Electronics, Communications
                  and Computer Sciences}",
  year =         "{2000}",
  volume =       "{E83-A}",
  number =       "{3}",
  month =        "{Mar.}",
}

@InProceedings{lisa:kitajima01aspdac,
  author =       "A. Kitajima and M. Itoh and J. Sato and A. Shiomi and Y. Takeuchi and M. Imai",
  title =        "{Effectiveness of the ASIP Design System PEAS-III in Design of Pipelined Processors}",
  booktitle =    ASPDAC,
  year =         "2001",
  month =        "Jan."
}

@InProceedings{lisa:itoh00iccd,
  author =       "M. Itoh and S. Higaki and J. Sato and A. Shiomi and Y. Takeuchi and A. Kitajima and M. Imai",
  title =        "{PEAS-III: An ASIP Design Environment}",
  booktitle =    ICCD,
  year =         "2000",
  month =        "Sep."
}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%
%%  ISDL: MIT
%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
@InProceedings{lisa:hadjiyiannis97dac,
  author =  "G. Hadjiyiannis and S. Hanono and S. Devadas",
  title =   "{ISDL: An Instruction Set Description Language for Retargetability}",
  booktitle =   DAC,
  year =        "1997",
  month =       "Jun."
}

@InProceedings{lisa:hadjiyiannis99dac,
  author =  "G. Hadjiyiannis and P. Russo and S. Devadas",
  title =   "{A Methodology for Accurate Performance Evaluation in Architecture Exploration}",
  booktitle =   DAC,
  year =        "1999",
  month =       "Jun."
}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%
%%  Expression: Irvine
%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
@TECHREPORT{lisa:expression98,
  author =       "P. Grun and A. Halambi and A. Khare and V. Ganesh and N. Dutt and A. Nicolau",
  title =        "{EXPRESSION: An ADL for System Level Design Exploration}",
  institution =  "{Department of Information and Computer Science, University of California, Irvine}",
  year =         "{1998}",
%  number =       "{98-29}",
  month =        "{Sep.}",
}

@InProceedings{lisa:halambi99date,
  author =  "A. Halambi and P. Grun and V. Ganesh and A. Khare and N. Dutt and A. Nicolau",
  title =   "{EXPRESSION: A Language for Architecture Exploration through Compiler/Simulator Retargetability}",
  booktitle = DATE,
  year =      "1999",
  month =     "Mar."
}

@InProceedings{lisa:mishra99vlsi,
  author =  "P. Mishra and P. Grun and N. Dutt and A. Nicolau",
  title =   "{Processor-Memory Co-Exploration driven by a Memory-Aware Architecture Description Language}",
  booktitle = VLSID,
  year =      "2001",
  month =     "Jan."
}

@InProceedings{lisa:mishra04vlsi,
  author =  "P. Mishra and A. Kejariwal and N. Dutt",
  title =   "{Synthesis-driven Exploration of Pipelined Embedded Processors}",
  booktitle = VLSID,
  year =      "2004",
  month =     "Jan."
}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%
%%  graph coloring
%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
@Article{ lisa:brown,
  author  = "J.R. Brown",
  title   = {Chromatic scheduling and the chromatic number problem},
  year    = "1972",
  journal = {Management Science},
  pages   = {456-463},
  volume = "19",
}

@Article{ lisa:leighton,
  author  = "F.T. Leighton",
  title   = {A graph coloring algorithm for large scheduling problems},
  year    = "1979",
  journal = {Journal of Research of the National Bureau of Standards},
  pages   = {489-506},
  volume = "84",
}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%  Berlin
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
@InProceedings{lisa:fauth95edtc,
  author =     "A. Fauth and J. Van Praet and M. Freericks",
  title =      "{Describing Instruction Set Processors Using nML}",
  booktitle =  EDTC,
  year =       "1995",
  month =      "Mar."
}

@InProceedings{lisa:fauth95kluwer,
  author =     "{A. Fauth}",
  title =      "{Beyond tool-Specific Machine Descriptions}",
  booktitle =  "{Code Generation for Embedded Processors}",
  year =       "1995",
  editor =     "P. Marwedel and G.  Goosens",
  publisher =  "{Kluwer Academic Publishers}"
}

@TECHREPORT{lisa:freericks93nml,
  author =       "{M. Freericks}",
  title =        "{The nML Machine Description Formalism}",
  institution =  "{Technical University of Berlin, Department of Computer Science}",
  year =         "{1993}",
  type =         "{Technical Report}"
}

@InProceedings{lisa:fauth93vlsi,
  author =     "A. Fauth and M. Freericks and A. Knoll",
  title =      "{Generation of Hardware machine Models from Instruction Set Descriptions}",
  booktitle =  WSVLSI,
  year =       "1993"
}


%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%  Indien
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
@InProceedings{lisa:rajesh99vlsid,
  author =    "V. Rajesh and R. Moona",
  title =     "{Processor Modeling for Hardware Software Codesign}",
  booktitle = VLSID,
  year =      "1999",
  month =     "Jan."
}

@InProceedings{ lisa:moona00retarget,
    author      = "Rajat Moona",
    title       = "{Processor Models for Retargetable Tools}",
    booktitle   = "{IEEE} International Workshop on Rapid System Prototyping",
    year        = "2000",
}

@inproceedings{lisa:basu_simhs,
  author    = "Souvik Basu and Rajat Moona",
  title     = "{High Level Synthesis from Sim-nML Processor Models.}",
  booktitle = "VLSI Design",
  year      = "2003",
  ee        = {http://csdl.computer.org/comp/proceedings/vlsid/2003/1868/00/18680255abs.htm},
  crossref  = {conf/vlsid/2003},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}
%%  pages     = {255-260},

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%
%%  ICORE
%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
@InProceedings{lisa:gloekler00asicsoc,
   author    = "T. Gloekler and S. Bitterlich and H. Meyr",
   title     = "{ICORE: A Low-Power Application Specific Instruction Set
                 Processor for DVB-T Acquisition and Tracking}",
   booktitle = "{Proc. of the ASIC/SOC conference}",
   year      = 2000,
   month     = "Sep."
}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%
%%  LISA
%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
@Manual{lisa:manual,
  title =       "{LISA Manual}",
  author =       "{A. Hoffmann and T. Kogel and A. Nohl and G. Braun and O. Schliebusch and A. Wieferink and H. Meyr}",
  organization = "{Institute for Integrated Signal Processing Systems (ISS), RWTH Aachen}",
  year       =   "2001"
}

@InProceedings{lisa:pees99dac,
  author =  "S. Pees and A. Hoffmann and V. Zivojnovic and H. Meyr",
  title =   "{LISA - Machine Description Language for Cycle-Accurate
              Models of Programmable DSP Architectures}",
  booktitle =  DAC,
  year =       1999,
  month =      "June"
}

@InProceedings{lisa:hoffmann01iccad,
  author =  "A. Hoffmann and O. Schliebusch and A. Nohl and G. Braun and O. Wahlen and H. Meyr",
  title =   "{A Methodology for the Design of Application Specific Instruction-Set
              Processors Using the Machine Description Language LISA}",
  booktitle =   ICCAD,
  year =        "2001",
  month =       "Nov."
}

@ARTICLE{lisa:hoffmann01tcad,
  author =       "A. Hoffmann and T. Kogel and A. Nohl and G. Braun and O. Schliebusch and A. Wieferink and H. Meyr",
  title =        "{A Novel Methodology for the Design of Application Specific Instruction Set Processors (ASIP) Using a Machine Description Language}",
  journal =      TRCAD,
  year =         "{2001}",
  volume =       "{20}",
  number =       "{11}",
  pages =        "{1338--1354}",
  month =        "{Nov.}"
}

@InProceedings{schliebusch:lisa_hdlgen,
  author =  "O. Schliebusch and A. Hoffmann and A. Nohl and G. Braun and H. Meyr",
  title =   "{Architecture Implementation Using the Machine Description Language LISA}",
  booktitle =   "Proc. of the ASPDAC/VLSI Design - Bangalore, India",
  year =    "2002",
  month = "Jan."
}

@InProceedings{schliebusch:lisa_hdlir,
  author =  "{O. Schliebusch, A. Chattopadhyay, D. Kammler, R. Leupers, G. Ascheid and H. Meyr}",
  title =   "{A Framework for Automated and Optimized ASIP Implementation Supporting Multiple Hardware Description Languages}",
  booktitle =   "Proc. of the ASPDAC - Shanghai, China",
  year =    "2005",
  month = "Jan."
}

@Manual{steinert:asmd,
  author =  "M. Steinert and O. Schliebusch and O. Zerres",
  title =   "{Design Flow for Processor Development using SystemC}",
  booktitle =   "SNUG Europe Proceedings - Munich, Germany",
  year =    "2003",
  month = "Mar."
}

@Manual{lisa:schliebusch04date,
  author = "O. Schliebusch and A. Chattopadhyay and M. Steinert and G. Braun and A. Nohl and R. Leupers and G. Ascheid and H. Meyr",
  title = "{{RTL} {P}rocessor {S}ynthesis for {A}rchitecture {E}xploration and {I}mplementation}",
  booktitle = "{Proceedings of the Conference on Design, Automation \& Test in Europe (DATE) - Designers Forum}",
  year = "{2004}",
  address = "{Paris, France}",
  month = "{Feb}"
}

@Book{hoffmann:lisa_book,
  author =      "A. Hoffmann and H. Meyr and R. Leupers",
  title =       "{Architecture Exploration for Embedded Processors with LISA}",
  publisher =   "Kluwer Academic Publishers",
  year =        "2002"
}

@Manual{lisa:lisatek_web,
  organization = "{CoWare/LISATek}",
  title =        "http://www.coware.com"

}
@inproceedings{schliebusch_opt_rsp,
    author = "{O. Schliebusch, A. Chattopadhyay, E. M. Witte, D. Kammler, G. Ascheid, R. Leupers and H. Meyr}",
    title = "{Optimization Techniques for ADL-Driven RTL Processor Synthesis}",
    booktitle = "{RSP '05: Proceedings of the 16th IEEE International Workshop on Rapid System Prototyping (RSP'05)}",
    year = {2005},
    isbn = {0-7695-2361-7},
    pages = {165--171},
    doi = {http://dx.doi.org/10.1109/RSP.2005.36},
    publisher = {IEEE Computer Society},
    address = {Washington, DC, USA},
}

@inproceedings{witte_opt_iccd,
    author = "{E. M. Witte, A. Chattopadhyay, O. Schliebusch, D. Kammler, G. Ascheid, R. Leupers and H. Meyr}",
    title = "{Applying Resource Sharing Algorithms to ADL-driven Automatic ASIP Implementation}",
    booktitle = "{ICCD '05: Proceedings of the 2005 International Conference on Computer Design}",
    year = {2005},
    isbn = {0-7695-2451-6},
    pages = {193--199},
    doi = {http://dx.doi.org/10.1109/ICCD.2005.25},
    publisher = {IEEE Computer Society},
    address = {Washington, DC, USA},
}

@inproceedings{lisa_operand_isolation,
    author = "{A. Chattopadhyay, B. Geukes, D. Kammler, E. M. Witte, O. Schliebusch, H. Ishebabi, R. Leupers, G. Ascheid and H. Meyr}",
    title = "{Automatic ADL-based Operand Isolation for Embedded Processors}",
    booktitle = "{DATE '06: Proceedings of the conference on Design, Automation and Test in Europe}",
    year = {2006},
    isbn = {3-9810801-0-6},
    pages = {600--605},
    location = {Munich, Germany},
    publisher = {European Design and Automation Association},
    address = {3001 Leuven, Belgium, Belgium}
}

@INPROCEEDINGS{lisa_clock_gating,
  author = "{A. Chattopadhyay, D. Kammler, E. M. Witte, O. Schliebusch, H. Ishebabi, B. Geukes, R. Leupers, G. Ascheid and H. Meyr}",
  title = "{Automatic Low Power Optimizations during ADL-driven ASIP Design}",
  booktitle = "{IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT)}",
  year = "{2006}",
  address = "{Hsinchu, Taiwan}",
  month = "{April}"
}

@INPROCEEDINGS{ora_rna,
  author = "{A. Chattopadhyay, D. Zhang, D. Kammler, E. M. Witte, R. Leupers, G. Ascheid and H. Meyr}",
  title = "{Power-efficient Instruction Encoding Optimization for Embedded Processors}",
  booktitle = "{Proceedings of VLSI Design Conference 2007}",
  year = "{2007}",
  address = "{Bangalore, India}",
  month = "{Jan}"
}

@INPROCEEDINGS{lisa:sinha_testgen,
  author = "{A. Chattopadhyay, A. Sinha, D. Zhang, R. Leupers, G. Ascheid and H. Meyr}",
  title = "{Integrated Verification Approach during ADL-driven Processor Design}",
  booktitle = "{IEEE International Workshop on Rapid System Prototyping (RSP)}",
  year = "{2006}",
  address = "{Chania, Crete}",
  month = "{June}"
}

@article{lisa:sinha_coverage,
 author = "{A. Chattopadhyay, A. Sinha, D. Zhang, R. Leupers, G. Ascheid and H. Meyr}",
 title = "{Integrated verification approach during ADL-driven processor design}",
 journal = {Microelectronics Journal},
 volume = {40},
 number = {7},
 year = {2009},
 issn = {0026-2692},
 pages = {1111--1123},
 doi = {http://dx.doi.org/10.1016/j.mejo.2008.05.009},
 publisher = {Elsevier Science Publishers B. V.},
 address = {Amsterdam, The Netherlands, The Netherlands}
}


%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%
%%  LISA student work
%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
@MASTERSTHESIS{lisa:schliebusch00master,
  author =       "O. Schliebusch",
  title =        "{Automatic Synthesis of Pipeline Structures and Instruction
                  Decoder from Abstract Machine Descriptions}",
  school =       "{Integrated Signal Processing Systems, RWTH Aachen}",
  year =         "{2000}",
  month =        "{Nov.}",
  note =         "{Advisor: A. Hoffmann}"
}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%
%%  Tensilica: Xtensa
%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
@ARTICLE{lisa:gonzales00micro,
  author =   "R. Gonzales",
  title =    "{Xtensa: A configurable and extensible processor}",
  journal =  IEEEMICRO,
  year =     "{2000}",
  month =    "{Mar.}"
}

@Manual{lisa:tensilica01web,
  organization = "{Tensilica}",
  title =        "http://www.tensilica.com"
}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%
%%  Commercial stuff: SNPS, Cadence, etc.
%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
@Manual{lisa:designware,
  organization = "{Synopsys}",
  title =        "DesignWare Components\\
                  http://www.synopsys.com/products/designware/designware.html"
}

@Manual{lisa:snps,
  organization = "{Synopsys}",
  title =        "Processor Designer\\
                  http://www.synopsys.com/Systems/BlockDesign/processorDev"
}

@Manual{lisa:physicalcompiler,
  organization = "{Synopsys}",
  year =         "2001",
  title =        "Physical Compiler\\
                  http://www.synopsys.com/products/unified\_synthesis/unified\_synthesis.html"
}

@Manual{lisa:motorola,
  organization = "{Motorola}",
  title =        "68HC11: Microcontroller\\
                  http://www.motorola.com"
}

@Manual{lisa:m68gnu,
  organization = "{GNU}",
  title =        "GNU Development Chain for 68HC11\\
                  http://www.gnu-m68hc11.org/"
}

@Manual{lisa:designcompiler,
  organization = "{Synopsys}",
  title =        "Design Compiler\\
                  http://www.synopsys.com/products/logic/design\_compiler.html"
}

@Manual{lisa:primepower,
  organization = "{Synopsys}",
  title =        "Prime Power\\
                  http://www.synopsys.com/products/power/primepower\_ds.pdf"
}

@Manual{lisa:target01web,
  organization = "{Target Compiler Technologies}",
  title =        "http://www.target.com"
}

@Manual{lisa:stretchweb,
  organization = "{Stretch}",
  title =        "http://www.stretchinc.com"
}

@TECHREPORT{lisa:bashford94mimola,
  author =       "S. Bashford and U. Bieker and B. Harking and R. Leupers and
                  P. Marwedel and A. Neumann and D. Voggenauer",
  title =        "{The MIMOLA Language, Version 4.1}",
  institution =  "{Department of Computer Science 12, Embedded System Design
                  and Didactics of Computer Science}",
  year =         "{1994}",
  type =         "{Reference Manual}"
}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%
%%  General stuff
%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
@InProceedings{lisa:jain01vlsiconf,
  author =  "M.K. Jain and M. Balakrishnan and A. Kumar",
  title =   "{ASIP Design Methodologies: Survey and Issues}",
  booktitle = VLSID,
  year =      2001,
  month =     "{Jan.}"
}

@inproceedings{misc:glokler-power,
  author = "Tilman Gloekler and Stefan Bitterlich",
  title = "Power {E}fficient {S}emi-{A}utomatic {I}nstruction {E}ncoding for {A}pplication {S}pecific
    {I}nstruction {S}et {P}rocessors",
  booktitle = ICASSP,
  year = 2001,
  month = {May},
  url = "citeseer.nj.nec.com/glokler01power.html"
}

@MastersThesis{schliebu,
  author =   {Schliebusch, Oliver},
  title =    {{A}utomatic {S}ynthesis of
                {P}ipeline {S}tructures and
                {I}nstruction {D}ecoder from
                {A}bstract {M}achine {D}escriptions},
  school =   {RWTH Aachen},
  year =     {2000},
  month =    {November},
  note =     {diploma thesis D423},
}

@MANUAL{lisaman,
  title =        {LISA 2.0 Language - Reference Manual},
  organization = {LISATek, Inc.},
  address =      {Menlo Park, CA 94025},
  year =         {2002},
  month =        {July}
}

@MANUAL{dcrm,
  title =        {Design Compiler Reference Manual: Constraints and Timing (Version 2001.08)},
  organization = {Synopsys, Inc.},
  year =         {2001},
}

@MANUAL{dwlib3,
  title =        {DesignWare Foundation Library Databook, Volume 3, January 2002 EST Release},
  organization = {Synopsys, Inc.},
  year =         {2002},
  month =        {January}
}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%
%%  Resource Sharing
%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

@inproceedings{layout-driven-synthesis,
 author = "J. Um and J. Kim and T. Kim",
 title = {Layout-driven resource sharing in high-level synthesis},
 booktitle = {Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design},
 year = {2002},
 isbn = {0-7803-7607-2},
 pages = {614--618},
 location = {San Jose, California},
 doi = {http://doi.acm.org/10.1145/774572.774663},
 publisher = {ACM Press},
 }

@inproceedings{falseloops-stok,
 author = "L. Stok",
 title = {False loops through resource sharing},
 booktitle = {Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design},
 year = {1992},
 isbn = {0-89791-540-2},
 pages = {345--348},
 location = {Santa Clara, California, United States},
 publisher = {IEEE Computer Society Press},
}

@misc{ nourani-avoiding,
  author = "M. Nourani and C. Papachristou",
  title = "Avoiding False Paths Caused by Resource Binding in RTL Delay Analysis",
  url = "citeseer.ist.psu.edu/424843.html"
}

@article{false-loops-control-path,
 author = "A. Su and Y. Hsu and T. Liu and M. T. Lee",
 title = {Eliminating false loops caused by sharing in control path},
 journal = {ACM Trans. Des. Autom. Electron. Syst.},
 volume = {3},
 number = {3},
 year = {1998},
 issn = {1084-4309},
 pages = {487--495},
 doi = {http://doi.acm.org/10.1145/293625.293635},
 publisher = {ACM Press},
}

@BOOK{arey-johnson,
  title =        {Computers and Intractability: A Guide to the Theory of NP-Completeness},
  author =       {M. R. Garey and D. S. Johnson},
  publisher =    {W.H. Freeman and Company},
  year =         {1979},
}

@Article{ pearson,
  author  = "D. Pearson and V. Vazirani",
  title   = {Efficient Sequential and Parallel Algorithms for Maximal Bipartite Sets},
  year    = "1993",
  month   = "March",
  journal = {Journal of Algorithms},
  pages   = {171-179},
  volume = "14",
  number = "2"
}

@Article{brisk04,
  author = "P. Brisk and A. Kaplan and M. Sarrafzadeh",
  title  = "Area-Efficient Instruction Set Synthesis for Reconfigurable System-on-Chip Designs",
  year   = "2004",
  month  = "June",
  journal = "DAC 2004",
}


@Book{synthesis-optimizations,
  author    = "G. D. Micheli",
  title     = "Synthesis and Optimization of Digital Circuits",
  note      = "ISBN: 0070163332",
  publisher = "McGraw-Hill",
  edition   = 1st,
  year      = 1994,
  month     = "January"
}


@article{ bhattacharya98effects,
    author = "S. Bhattacharya and S. Dey and F. Breglez",
    title = "Effects of resource sharing on circuit delay: an assignment algorithm for clock period optimization",
    journal = "ACM Transactions on Design Automation of Electronic Systems.",
    volume = "3",
    number = "2",
    pages = "285--307",
    year = "1998",
    url = "citeseer.ist.psu.edu/bhattacharya94effect.html"
}

@article{ bergamaschi97,
  author  = "S. Raje and R. A. Bergamaschi",
  title   = "Generalized Resource Sharing",
  journal = "International Conference on Computer Aided Design",
  year    = 1997,
  url     = "http://www.sigda.org/Archives/ProceedingArchives/Iccad/Iccad97/papers/1997/iccad97/pdffiles/06b_2.pdf"
}

@inproceedings{lisa:bergamaschi_bng,
  author    = "R. A. Bergamaschi",
  title     = {Behavioral Network Graph: Unifying the Domains of High-Level
               and Logic Synthesis.},
  booktitle = {DAC},
  year      = {1999},
  pages     = {213-218},
  ee        = {http://doi.acm.org/10.1145/309847.309916},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@inproceedings{ andersen97boolean,
    author = "Andersen and Hulgaard",
    title = "Boolean Expression Diagrams",
    booktitle = "{LICS}: {IEEE} Symposium on Logic in Computer Science",
    year = "1997",
    url = "citeseer.ist.psu.edu/article/andersen97boolean.html"
}

@misc{ hulgaard99equivalence,
  author = "H. Hulgaard and P. Williams and H. Andersen",
  title = "Equivalence checking of combinational circuits using boolean expression diagrams",
  text = "H. Hulgaard, P. F. Williams, and H. R. Andersen. Equivalence checking of
    combinational circuits using boolean expression diagrams. IEEE Transactions
    of Computer-Aided Design, 18(7), July 1999.",
  year = "1999",
  url = "citeseer.ist.psu.edu/hulgaard99equivalence.html"
}

@article{emucs,
  author = "C. Y. Hitchcock and D. E. Thomas",
  title  = "A method of automatic data path synthesis",
  year   = "1983",
  journal = "Proceedings of the 20th conference on Design automation",
  pages = "484-489",
}

@article{tseng,
  author = "C. J. Tseng and D. P. Siewiorek",
  title  = "Automated synthesis of data paths in digital systems",
  month  = "July",
  year   = "1986",
  journal = "IEEE Transactions on Computer-Aided Design",
  pages = "379-395",
}

@article{bringmann,
  author = "O. Bringmann and W. Rosenstiel",
  title  = "Resource sharing in hierarchical synthesis",
  year   = "1997",
  journal = "International conference on Computer-aided design",
  pages = "318-325",
}

@article{bergamaschi92,
  author = "R. A. Bergamaschi and R. Camposano and M. Payer",
  title  = "Allocation algorithms based on path analysis",
  year   = "1992",
  journal = "Integration, the VLSI Journal",
  pages = "283 - 299",
}

@inproceedings{catthoor,
  author = "W. Geurts and F. Catthoor and H. de Man",
  title = "Quadratic zero-one programming based synthesis of application specific data paths",
  booktitle = "Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design",
  year = "1993",
  isbn = "0-8186-4490-7",
  pages = "522-525",
  location = "Santa Clara, California, United States",
  publisher = "IEEE Computer Society Press",
 }

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%
%%  Reconfigurability
%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

@Book{splash,
  author =      "Duncan A. Buell, Jeffrey M. Arnold, and Walter J. Kleinfelder",
  title =       "{Splash 2: FPGAs in a Custom Computing Machine}",
  publisher =   "IEEE Computer Society Press",
  year =        "1996"
}

@article{prism1,
    author = "Peter M. Athanas and Harvey F. Silverman",
    title = "Processor Reconfiguration Through Instruction-Set Metamorphosis",
    journal = "IEEE Computer",
    volume = "26",
    number = "3",
    pages = "11-18",
    year = "1993",
    url = "citeseer.ist.psu.edu/athanas93processor.html"
}

@inproceedings{prism2,
    author = "M. Wazlowski and L. Agarwal and T. Lee and A. Smith and E. Lam and P. Athanas and H. Silverman and S. Ghosh",
    title = "{PRISM-{II}} Compiler and Architecture",
    booktitle = "{IEEE} Workshop on {FPGA}s for Custom Computing Machines",
    publisher = "{IEEE} Computer Society Press",
    address = "Los Alamitos, CA",
    editor = "Duncan A. Buell and Kenneth L. Pocek",
    pages = "9--16",
    year = "1993",
    url = "citeseer.ist.psu.edu/wazlowski93prismii.html"
}

@inproceedings{nanoprocessor,
    author = "Michael J. Wirthlin and Brad L. Hutchings and Kent L. Gilson",
    title = "The Nano Processor: {A} Low Resource Reconfigurable Processor",
    booktitle = "{IEEE} Workshop on {FPGA}s for Custom Computing Machines",
    publisher = "{IEEE} Computer Society Press",
    address = "Los Alamitos, CA",
    editor = "Duncan A. Buell and Kenneth L. Pocek",
    pages = "23--30",
    year = "1994",
    url = "citeseer.ist.psu.edu/wirthlin94nano.html"
}

@inproceedings{prisc,
    author = "R. Razdan and M. D. Smith",
    title = "A High-Performance Microarchitecture with Hardware-Programmable Functional Units",
    booktitle = "Proceedings of the 27th Annual International Symposium on Microarchitecture",
    pages = "172--80",
    year = "1994",
    url = "citeseer.ist.psu.edu/razdan94highperformance.html"
}

@inproceedings{disc,
 author = {M. J. Wirthlin},
 title = {A dynamic instruction set computer},
 booktitle = {Proceedings of the IEEE Symposium on FPGA's for Custom Computing Machines},
 year = {1995},
 isbn = {0-8186-7086-X},
 pages = {99},
 publisher = {IEEE Computer Society},
}

@inproceedings{onechip,
    author = "R. Wittig and P. Chow",
    title = "{O}ne{C}hip: An {FPGA} Processor with Reconfigurable Logic",
    booktitle = "{IEEE} Symposium on {FPGA}s for Custom Computing Machines",
    publisher = "{IEEE} Computer Society Press",
    address = "Los Alamitos, CA",
    editor = "Kenneth L. Pocek and Jeffrey Arnold",
    pages = "126--135",
    year = "1996",
    url = "citeseer.ist.psu.edu/wittig95onechip.html"
}


@inproceedings{onechip98,
 author = {Jeffrey A. Jacob and Paul Chow},
 title = {Memory interfacing and instruction specification for reconfigurable processors},
 booktitle = {Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays},
 year = {1999},
 isbn = {1-58113-088-0},
 pages = {145--154},
 location = {Monterey, California, United States},
 doi = {http://doi.acm.org/10.1145/296399.296446},
 publisher = {ACM Press}
}

@inproceedings{garp,
 author = {J. R. Hauser and J. Wawrzynek},
 title = {Garp: a MIPS processor with a reconfigurable coprocessor},
 booktitle = {Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines (FCCM '97)},
 year = {1997},
 isbn = {0-8186-8159-4},
 pages = {12},
 publisher = {IEEE Computer Society},
 }

@article{chimaera,
 author = {Scott Hauck and Thomas W. Fry and Matthew M. Hosler and Jeffrey P. Kao},
 title = {The chimaera reconfigurable functional unit},
 journal = {IEEE Trans. Very Large Scale Integr. Syst.},
 volume = {12},
 number = {2},
 year = {2004},
 issn = {1063-8210},
 pages = {206--217},
 doi = {http://dx.doi.org/10.1109/TVLSI.2003.821545},
 publisher = {IEEE Educational Activities Department},
 }

@inproceedings{napa,
 author = {C. R. Rupp and M. Landguth and T. Garverick and E. Gomersall and H. Holt and J. M. Arnold and M. Gokhale},
 title = {The NAPA Adaptive Processing Architecture},
 booktitle = {Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines},
 year = {1998},
 isbn = {0-8186-8900-5},
 pages = {28},
 publisher = {IEEE Computer Society},
 }

@inproceedings{remarc,
 author = {Takashi Miyamori and Kunle Olukotun},
 title = {REMARC (abstract): reconfigurable multimedia array coprocessor},
 booktitle = {Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays},
 year = {1998},
 isbn = {0-89791-978-5},
 pages = {261},
 location = {Monterey, California, United States},
 doi = {http://doi.acm.org/10.1145/275107.275164},
 publisher = {ACM Press},
 }

@inproceedings{piperench,
    author = "Seth Copen Goldstein and Herman Schmit and Matthew Moe and Mihai Budiu and Srihari Cadambi and R. Reed Taylor and Ronald Laufer",
    title = "PipeRench: A Coprocessor for Streaming multimedia Acceleration",
    booktitle = "{ISCA}",
    pages = "28-39",
    year = "1999",
    url = "citeseer.ist.psu.edu/goldstein99piperench.html"
}

@article{pleiades,
 author = {Marlene Wan and Hui Zhang and Varghese George and Martin Benes and Arthur Abnous and Vandana Prabhu and Jan Rabaey},
 title = {Design Methodology of a Low-Energy Reconfigurable Single-Chip DSP System},
 journal = {J. VLSI Signal Process. Syst.},
 volume = {28},
 number = {1-2},
 year = {2001},
 issn = {0922-5773},
 pages = {47--61},
 publisher = {Kluwer Academic Publishers},
 }

@inproceedings{hybrid,
 author = {Paul Graham and Brent E. Nelson},
 title = {Reconfigurable Processors for High-Performance, Embedded Digital Signal Processing},
 booktitle = {Proceedings of the 9th International Workshop on Field-Programmable Logic and Applications},
 year = {1999},
 isbn = {3-540-66457-2},
 pages = {1--10},
 publisher = {Springer-Verlag},
 }


@inproceedings{rapid,
 author = {Carl Ebeling and Darren C. Cronquist and Paul Franklin},
 title = {RaPiD - Reconfigurable Pipelined Datapath},
 booktitle = {Proceedings of the 6th International Workshop on Field-Programmable Logic, Smart Applications, New Paradigms and Compilers},
 year = {1996},
 isbn = {3-540-61730-2},
 pages = {126--135},
 publisher = {Springer-Verlag},
 }

@article{ofdm_rapid,
 author = {Carl Ebeling and Chris Fisher and Guanbin Xing and Manyuan Shen and Hui Liu},
 title = {Implementing an OFDM Receiver on the RaPiD Reconfigurable Architecture},
 journal = {IEEE Trans. Comput.},
 volume = {53},
 number = {11},
 year = {2004},
 issn = {0018-9340},
 pages = {1436--1448},
 doi = {http://dx.doi.org/10.1109/TC.2004.98},
 publisher = {IEEE Computer Society},
 }

@article{barat_overall,
 author = {Francisco Barat and Rudy Lauwereins and Geert Deconinck},
 title = {Reconfigurable Instruction Set Processors from a Hardware/Software Perspective},
 journal = {IEEE Trans. Softw. Eng.},
 volume = {28},
 number = {9},
 year = {2002},
 issn = {0098-5589},
 pages = {847--862},
 doi = {http://dx.doi.org/10.1109/TSE.2002.1033225},
 publisher = {IEEE Press},
 }

@inproceedings{huang_malik_dynamic_recon_overhead,
 author = {Z. Huang and S. Malik},
 title = {Managing dynamic reconfiguration overhead in systems-on-a-chip design using reconfigurable datapaths and optimized interconnection networks},
 booktitle = {Proceedings of the conference on Design, automation and test in Europe},
 year = {2001},
 isbn = {0-7695-0993-2},
 pages = {735},
 location = {Munich, Germany},
 publisher = {IEEE Press},
 }

@inproceedings{bringmann_high_level_fpga_synthesis,
 author = {Oliver Bringmann and Carsten Menn and Wolfgang Rosenstiel},
 title = {Target architecture oriented high-level synthesis for multi-FPGA based emulation},
 booktitle = {Proceedings of the conference on Design, automation and test in Europe},
 year = {2000},
 isbn = {1-58113-244-1},
 pages = {326--332},
 location = {Paris, France},
 doi = {http://doi.acm.org/10.1145/343647.343790},
 publisher = {ACM Press},
}

@inproceedings{li_hw_sw_codesign,
 author = {Yanbing Li and Tim Callahan and Ervan Darnell and Randolph Harr and Uday Kurkure and Jon Stockwood},
 title = {Hardware-software co-design of embedded reconfigurable architectures},
 booktitle = {Proceedings of the 37th conference on Design automation},
 year = {2000},
 isbn = {1-58113-187-9},
 pages = {507--512},
 location = {Los Angeles, California, United States},
 doi = {http://doi.acm.org/10.1145/337292.337559},
 publisher = {ACM Press},
}

@inproceedings{kressarray_xplorer,
 author = {Reiner Hartenstein and Michael Herz and Thomas Hoffmann and Ulrich Nageldinger},
 title = {KressArray Xplorer: a new CAD environment to optimize reconfigurable datapath array},
 booktitle = {Proceedings of the 2000 conference on Asia South Pacific design automation},
 year = {2000},
 isbn = {0-7803-5974-7},
 pages = {163--168},
 location = {Yokohama, Japan},
 doi = {http://doi.acm.org/10.1145/368434.368597},
 publisher = {ACM Press},
}

@article{fpga_density_advantage,
    author = "{A. DeHon}",
    title = "{The Density Advantage of Configurable Computing}",
    journal = "{Computer}",
    volume = {33},
    number = {4},
    year = {2000},
    issn = {0018-9162},
    pages = {41--49},
    doi = {http://dx.doi.org/10.1109/2.839320},
    publisher = {IEEE Computer Society Press},
    address = {Los Alamitos, CA, USA}
}

@article{adres,
    author = "{B. Mei, A. Lambrechts, D. Verkest, J. Mignolet and R. Lauwereins}",
    title = "{Architecture Exploration for a Reconfigurable Architecture Template}",
    journal = {IEEE Design and Test},
    volume = {22},
    number = {2},
    year = {2005},
    issn = {0740-7475},
    pages = {90--101},
    doi = {http://dx.doi.org/10.1109/MDT.2005.27},
    publisher = {IEEE Computer Society Press}
}

@InProceedings{adres_design_methodology,
    author = "{B. Mei, S. Vernalde, D. Verkest and R. Lauwereins}",
    title = "{Design Methodology for a Tightly Coupled VLIW/Reconfigurable Matrix Architecture: A Case Study}",
    booktitle = {DATE 2004: Proceedings of the conference on Design, automation and test in Europe},
    year = {2004}
}

@Manual{fpoa_mathstar_web,
  organization = "{MathStar}",
  title =        "http://www.mathstar.com/"
}

@InProceedings{xirisc_iss,
    author = "{C. Mucci, F. Campi, A. Deledda, A. Fazzi, M. Ferri, M. Bocchi}",
    title = "{A Cycle-Accurate ISS for a Dynamically Reconfigurable Processor Architecture}",
    booktitle = {Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05)},
    year = {2005}
}

@INPROCEEDINGS{rasip_date07,
  author = "{A. Chattopadhyay, W. Ahmed, K. Karuri, D. Kammler, R. Leupers, G. Ascheid and H. Meyr}",
  title = "{Design Space Exploration of Partially Re-configurable Embedded Processors}",
  booktitle = "{Proceedings of the conference on Design, Automation and Test in Europe}",
  year = "{2007}",
  address = "{Nice, France}",
  month = "{April}"
}

@INPROCEEDINGS{rasip_gspx,
  author = "{A. Chattopadhyay, D. Kammler, D. Zhang, G. Ascheid, R. Leupers and H. Meyr}",
  title = "{Specification-driven Exploration and Implementation of Partially Re-configurable Processors}",
  booktitle = "{GSPx}",
  year = "{2006}",
  address = "{Santa Clara, California, USA}",
  month = "{October-November}"
}

@INPROCEEDINGS{rasip_date08,
  author = "{A. Chattopadhyay, X. Chen, H. Ishebabi, R. Leupers, G. Ascheid and H. Meyr}",
  title = "{High-level Modelling and Exploration of Coarse-grained Re-configurable Architectures}",
  booktitle = "{Proceedings of the conference on Design, Automation and Test in Europe}",
  year = "{2008}",
  address = "{Munich, Germany}",
  month = "{March}"
}

@ARTICLE{rasip_trimedia,
  author = "{A. Chattopadhyay, H. Ishebabi, X. Chen, Z. Rakosi, K. Karuri, D. Kammler, R. Leupers, G. Ascheid and H. Meyr}",
  title = "{Prefabrication and Postfabrication Architecture Exploration for Partially Reconfigurable VLIW Processors}",
  journal = "{ACM Transactions on Embedded Computing Systems}",
  year = "{2008}",
  volume = "{7}",
  number = "{4}",
  pages = "{Art. 40, 1-31}",
  month = "{July}"
}

@article{xirisc,
    author = "{A. Lodi, M. Toma, F. Campi, A. Cappelli, R. Canegallo and R. Guerrieri}",
    title = "{A VLIW Processor with Reconfigurable Instruction Set for Embedded Applications}",
    journal = "{IEEE Journal of Solid-State Circuits}",
    volume = {38},
    number = {11},
    year = {2003},
    issn = {0018-9200},
    pages = {1876--1886},
    doi = {http://dx.doi.org/10.1109/JSSC.2003.818292},
    publisher = {IEEE Press}
}

@inproceedings{eecs_reconfig,
    author = "{T. von Sydow, M. Korb, B. Neumann, H. Blume and T. G. Noll}",
    title = "{Modelling and Quantitative Analysis of Coupling Mechanisms of Programmable Processor Cores and Arithmetic Oriented eFPGA Macros}",
    booktitle = {Proceedings of the IEEE International Conference on Reconfigurable Computing and FPGA's, ReConFig 2006},
    year = {2006},
    isbn = {1-4244-0690-0},
    pages = {1--10},
    doi = {http://doi.ieeecomputersociety.org/10.1109/RECONF.2006.307777}
}

@INPROCEEDINGS{kk_date_ise_syn,
  author = "{R. Leupers, K. Karuri, S. Kraemer and M. Pandey}",
  title = "{A Design Flow for Configurable Embedded Processors based on Optimized Instruction Set Extension Synthesis}",
  booktitle = "{Design, Automation  \&  Test in Europe (DATE)}",
  year = "{2006}",
  address = "{Munich, Germany}",
  month = "{March}"
}

@inproceedings{smac,
    author = "{J. Y. Lin, D. Chen and J. Cong}",
    title = "{Optimal Simultaneous Mapping and Clustering for FPGA Delay Optimization}",
    booktitle = "{DAC '06: Proceedings of the 43rd annual conference on Design automation}",
    year = {2006},
    isbn = {1-59593-381-6},
    pages = {472--477},
    location = {San Francisco, CA, USA},
    doi = {http://doi.acm.org/10.1145/1146909.1147035},
    publisher = {ACM Press},
    address = {New York, NY, USA},
}

@inproceedings{placement_np_hard,
    author = "{S. Sahni and A. Bhatt}",
    title = "{The Complexity of Design Automation Problems}",
    booktitle = "{DAC '80: Proceedings of the 17th Conference on Design Automation}",
    year = {1980},
    isbn = {0-89791-020-6},
    pages = {402--411},
    location = {Minneapolis, Minnesota, United States},
    doi = {http://doi.acm.org/10.1145/800139.804562},
    publisher = {ACM Press},
    address = {New York, NY, USA}
}

@inproceedings{sa_pr_independence,
    author = "{A. Sharma, C. Ebeling and S. Hauck}",
    title = "{Architecture Adaptive Routability-Driven Placement for FPGAs}",
    booktitle = "{FPGA '05: Proceedings of the 2005 ACM/SIGDA 13th International Symposium on Field-programmable Gate Arrays}",
    year = {2005},
    isbn = {1-59593-029-9},
    pages = {266--266},
    location = {Monterey, California, USA},
    doi = {http://doi.acm.org/10.1145/1046192.1046235},
    publisher = {ACM Press},
    address = {New York, NY, USA},
}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%
%%  Reliability
%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

@article{avizienis2004basic,
  title={{Basic concepts and taxonomy of dependable and secure computing}},
  author={Avi{\v{z}}ienis, A. and Laprie, J.C. and Randell, B. and Landwehr, C.},
  journal={IEEE transactions on dependable and secure computing},
  pages={11--33},
  year={2004},
  publisher={IEEE Computer Society}
}

@Book{pklala:selfchecking_digital_design,
  author =      "Parag K. Lala",
  title =       "{Self-checking and Fault-tolerant Digital Design}",
  publisher =   "Morgan Kauffman",
  year =        "2000"
}

@Article{ibm:ramp,
  author  = "J. Srinivasan, S. V. Adve, P. Bose, J. Rivers, and C. K. Hu",
  title   = "{RAMP: A model for reliability aware microprocessor design}",
  year    = "2003",
  journal = {IBM Research Report}
}

@article{stathis2006negative,
  title={{The negative bias temperature instability in MOS devices: A review}},
  author={Stathis, JH and Zafar, S.},
  journal={Microelectronics Reliability},
  volume={46},
  number={2-4},
  pages={270--286},
  year={2006},
  publisher={Elsevier}
}

@article{schroder2007negative,
  title={{Negative bias temperature instability: What do we understand?}},
  author={Schroder, D.K.},
  journal={Microelectronics reliability},
  volume={47},
  number={6},
  pages={841--852},
  year={2007},
  publisher={Elsevier}
}

@Article{schroder2003negative,
  author=   {Schroder, D.K. and Babcock, J.A.},
  title =    {Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing},
  journal =      {Journal of Applied Physics},
  volume = 94,
  pages =    {1},
  month =    {July},
  year =     {2003},
}



@article{morozov2000berger,
  author = {Morozov, A., Saposhnikov, V.V., Saposhnikov, Vl.V., Gossel, M.},
  title = {New self-checking circuits by use of Berger-codes},
  journal = {6th IEEE International On-Line Testing Workshop Proceedings},
  pages = {141 – 146},
  year = {2000},
  month = {July},
}

@conference{zeng1999finite,
  title={{Finite state machine synthesis with concurrent error detection}},
  author={Zeng, C. and Saxena, N.R. and McCluskey, E.J.},
  booktitle={International Test Conference},
  pages={672--679},
  year={1999},
  organization={Citeseer},
}

@article{kudekar2010threshold,
  title={{Threshold Saturation via Spatial Coupling: Why Convolutional LDPC Ensembles Perform so well over the BEC}},
  author={Kudekar, S. and Richardson, T. and Urbanke, R.},
  journal={Arxiv preprint arXiv:1001.1826},
  year={2010},
}

@article{shokrollahi2006raptor,
  title={{Raptor codes}},
  author={Shokrollahi, A.},
  journal={IEEE/ACM Transactions on Networking (TON)},
  volume={14},
  number={SI},
  pages={2567},
  year={2006},
  publisher={IEEE Press},
}

@article{guizzo2004closing,
  title={{Closing in on the perfect code}},
  author={Guizzo, E.},
  journal={IEEE Spectrum},
  volume={41},
  number={3},
  pages={36--42},
  year={2004}
}

@article{thyself2009cpu,
  title={{CPU, Heal Thyself}},
  author={David Blaauw and Shidhartha Das},
  journal={iEEE SpEctrum},
  year={2009}
}

@article{ruano2009methodology,
  title={{A Methodology for Automatic Insertion of Selective TMR in Digital Circuits Affected by SEUs}},
  author={Ruano, O. and Maestro, JA and Reviriego, P.},
  journal={IEEE Transactions on Nuclear Science},
  volume={56},
  number={4},
  pages={2091},
  year={2009}
}

@conference{bower2004tolerating,
  title={{Tolerating hard faults in microprocessor array structures}},
  author={Bower, F.A. and Shealy, P.G. and Ozev, S. and Sorin, D.J.},
  booktitle={proceedings of the 2004 International Conference on Dependable Systems and Networks},
  pages={51},
  year={2004},
  organization={Citeseer}
}



@conference{austin1999diva,
  title={{DIVA: A reliable substrate for deep submicron microarchitecture design}},
  author={Austin, T.M. and others},
  booktitle={International Symposium on Microarchitecture},
  pages={196--207},
  year={1999}
}



@article{lohn2003genetic,
  title={{A genetic representation for evolutionary fault recovery in Virtex FPGAs}},
  author={Lohn, J. and Larchev, G. and DeMara, R.},
  journal={Lecture notes in computer science},
  pages={47--56},
  year={2003},
  publisher={Springer}
}

@conference{stoica2004evolutionary,
  title={{Evolutionary recovery of electronic circuits from radiation induced faults}},
  author={Stoica, A. and Arslan, T. and Keymeulen, D. and Duong, V. and Guo, X. and Zebulum, R. and FERGU-SON, I. and Daud, T.},
  booktitle={Proc. IEEE Conference on Evolutionary Computation},
  year={2004}
}


@conference{zebulum2003experimental,
  title={{Experimental results in evolutionary fault-recovery for field programmable analog devices}},
  author={Zebulum, R.S. and Keymeulen, D. and Duong, V. and Guo, X. and Ferguson, MI and Stoica, A.},
  booktitle={Proc. The},
  pages={182--188},
  year={2003}
}



@conference{rotenberg1999ar,
  title={{AR-SMT: A microarchitectural approach to fault tolerance in microprocessors}},
  author={Rotenberg, E.},
  booktitle={FTCS},
  pages={84--93},
  year={1999},
  organization={IEEE COMPUTER SOCIETY PRESS}
}

@article{saleh1990reliability,
  title={{Reliability of scrubbing recovery-techniques for memory systems}},
  author={Saleh, AM and Serrano, JJ and Patel, JH},
  journal={IEEE Transactions on Reliability},
  volume={39},
  number={1},
  pages={114--122},
  year={1990}
}


@conference{maamar199832,
  title={{A 32 bit RISC processor with concurrent error detection}},
  author={Maamar, A. and Russell, G.},
  booktitle={Euromicro Conference, 1998. Proceedings. 24th},
  volume={1},
  year={1998}
}

@article{tiwari2005enhanced,
  title={{Enhanced reliability of finite-state machines in FPGA through efficient fault detection and correction}},
  author={Tiwari, A. and Tomko, KA and Syst, S.U.N.M. and Sunnyvale, CA},
  journal={IEEE Transactions on Reliability},
  volume={54},
  number={3},
  pages={459--467},
  year={2005}
}


@article{chen1999double,
  title={{On double-byte error-correcting codes}},
  author={Chen, C.L.},
  journal={IEEE Transactions on Information Theory},
  volume={45},
  number={6},
  pages={2207--2208},
  year={1999}
}

@conference{baggio2004neutron,
  title={{Neutron-induced SEU in bulk and SOI SRAMs in terrestrial environment}},
  author={Baggio, J. and Lambert, D. and Ferlet-Cavrois, V. and D'hose, C. and Hirose, K. and Saito, H. and Palau, JM and Saigne, F. and Sagnes, B. and Buard, N. and others},
  booktitle={2004 IEEE International Reliability Physics Symposium Proceedings, 2004. 42nd Annual},
  pages={677--678},
  year={2004}
}

@conference{zhang2004effect,
  title={{Effect of shield insertion on reducing crosstalk noise between coupled interconnects}},
  author={Zhang, J. and Friedman, E.G.},
  booktitle={Proceedings of the IEEE International Symposium on Circuits and Systems},
  volume={2},
  pages={529--532},
  year={2004},
  organization={Citeseer}
}

@conference{xiao2001gate,
  title={{Gate sizing to eliminate crosstalk induced timing violation}},
  author={Xiao, T. and Marek-Sadowska, M.},
  booktitle={Proc. ICCD},
  pages={186--191},
  year={2001}
}


@Article{guerin:hci,
  author =   {C Guerin },
  title =    {The Energy-Driven Hot-Carrier Degradation Modes of {nMOSFETs}},
  journal = IEEE_J_DMR,
  volume = 7,
  pages =    {225-235},
  month =    {June},
  year =     {2007},
}

@conference{agostinelli2005erratic,
  title={{Erratic fluctuations of SRAM cache Vmin at the 90nm process technology node}},
  author={Agostinelli, M. and Hicks, J. and Xu, J. and Woolery, B. and Mistry, K. and Zhang, K. and Jacobs, S. and Jopling, J. and Yang, W. and Lee, B. and others},
  booktitle={IEEE International Electron Devices Meeting, 2005. IEDM Technical Digest},
  pages={655--658},
  year={2005}
}


@conference{schroeder2009dram,
  title={{DRAM errors in the wild: a large-scale field study}},
  author={Schroeder, B. and Pinheiro, E. and Weber, W.D.},
  booktitle={Proceedings of the eleventh international joint conference on Measurement and modeling of computer systems},
  pages={193--204},
  year={2009},
  organization={ACM New York, NY, USA}
}

@article{constantinescu_intermittent,
  title={{Intermittent Faults in VLSI Circuits}},
  author={Constantinescu, C.}
  journal= {IEEE Workshop on Silicon Errors in Logic - System Effects (SELSE)}
  year = "2006"
}

@conference{constantinescu2008intermittent,
  title={{Intermittent faults and effects on reliability of integrated circuits}},
  author={Constantinescu, C. and Devices, A.M.},
  booktitle={Proceedings of the 2008 Annual Reliability and Maintainability Symposium-Volume 00},
  pages={370--374},
  year={2008},
  organization={IEEE Computer Society}
}

@inproceedings{epfl:thermal_data_flow,
 author = "{J. Ayala, D. Atienza and P. Brisk}",
 title = "{Thermal-aware data flow analysis}",
 booktitle = "{DAC '09: Proceedings of the 46th Annual Design Automation Conference}",
 year = {2009},
 isbn = {978-1-60558-497-3},
 pages = {613--614},
 location = {San Francisco, California},
 doi = {http://doi.acm.org/10.1145/1629911.1630069},
 publisher = {ACM},
 address = {New York, NY, USA}
}


@inproceedings{epfl:reliability_nano,
 author = "{D. Atienza, G. De Micheli, L. Benini, J. Ayala, P. G. Del Valle, M. DeBole and V. Narayanan}",
 title = "{Reliability-aware design for nanometer-scale devices}",
 booktitle = "{ASP-DAC '08: Proceedings of the 2008 Asia and South Pacific Design Automation Conference}",
 year = {2008},
 isbn = {978-1-4244-1922-7},
 pages = {549--554},
 location = {Seoul, Korea},
 publisher = {IEEE Computer Society Press},
 address = {Los Alamitos, CA, USA}
}

@inproceedings{epfl:reliability_simulation,
 author = "{A. K. Coskun, T. S. Rosing, Y. Leblebici, and G. De Micheli}",
 title = "{A simulation methodology for reliability analysis in multi-core SoCs}",
 booktitle = {GLSVLSI '06: Proceedings of the 16th ACM Great Lakes symposium on VLSI},
 year = {2006},
 isbn = {1-59593-347-6},
 pages = {95--99},
 location = {Philadelphia, PA, USA},
 doi = {http://doi.acm.org/10.1145/1127908.1127933},
 publisher = {ACM},
 address = {New York, NY, USA}
}

@article{hotspot,
 author = "{K. Skadron, M. R. Stan, K. Sankaranarayanan, W. Huang, S. Velusamy and D. Tarjan}",
 title = "{Temperature-aware microarchitecture: Modeling and implementation}",
 journal = {ACM Transactions on Architecture Code Optimization},
 volume = {1},
 number = {1},
 year = {2004},
 issn = {1544-3566},
 pages = {94--125},
 doi = {http://doi.acm.org/10.1145/980152.980157},
 publisher = {ACM},
 address = {New York, NY, USA}
}

@inproceedings{saibal:leakage,
 author = "{S. Mukhopadhyay, A. Raychowdhury and K. Roy}",
 title = "{Accurate estimation of total leakage current in scaled CMOS logic circuits based on compact current modeling}",
 booktitle = {DAC '03: Proceedings of the 40th annual Design Automation Conference},
 year = {2003},
 isbn = {1-58113-688-9},
 pages = {169--174},
 location = {Anaheim, CA, USA},
 doi = {http://doi.acm.org/10.1145/775832.775877},
 publisher = {ACM},
 address = {New York, NY, USA}
}

@article{rsim,
 author = "{C. J. Hughes, V. S. Pai, P. Ranganathan, and S. V. Adve}",
 title = "{RSIM: Simulating Shared-Memory Multiprocessors with ILP Processors}",
 journal = {Computer},
 volume = {35},
 number = {2},
 year = {2002},
 issn = {0018-9162},
 pages = {40--49},
 doi = {http://dx.doi.org/10.1109/2.982915},
 publisher = {IEEE Computer Society Press},
 address = {Los Alamitos, CA, USA}
}

@inproceedings{turandot,
 author = "{M. Moudgill, P. Bose, and J. Moreno}",
 title = "{Validation of Turandot, a fast processor model for microarchitecture exploration}",
 booktitle = {In Proceedings of the IEEE International Performance, Computing, and Communications Conference (IPCCC)},
 year = {1999},
 pages = {451--457}
}

@inproceedings{cmos_softerror,
 author = "{P. Hazucha and C. Svensson}",
 title = "{Impact of CMOS technology scaling on the atmospheric neutron softerror rate}",
 booktitle = {IEEE Transactions on Nuclear Science},
 volume = {47},
 number = {6},
 year = {2000},
 issn = {0018-9499},
 pages = {2586--2594},
 doi = {http://dx.doi.org/10.1109/23.903813}
}

@inproceedings{ser_processor,
 author = "{C. Bolchini, A. Miele, F. Salice and D. Sciuto}",
 title = "{A model of soft error effects in generic IP processors}",
 booktitle = {DFT '05: Proceedings of the 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems},
 year = {2005},
 isbn = {0-7695-2464-8},
 pages = {334--342},
 doi = {http://dx.doi.org/10.1109/DFTVS.2005.10},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA}
}

@InProceedings{techshrink_impact,
    author={Cristian Constantinescu},
    title={Impact of Deep Submicron Technology on Dependability of VLSI Circuits},
    booktitle={Proc. International Conference on Dependable Systems and Networks (DSN\u201902)},
    year = {2002},
}

@inproceedings{ser_trend,
 author = "{P. Shivakumar, M. Kistler, S. W. Keckler, D. Burger and L. Alvisi}",
 title = "{Modeling the Effect of Technology Trends on the Soft Error Rate of Combinational Logic}",
 booktitle = {DSN '02: Proceedings of the 2002 International Conference on Dependable Systems and Networks},
 year = {2002},
 isbn = {0-7695-1597-5},
 pages = {389--398},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA}
}

@inproceedings{ser_cmos_mini,
 author = "{J. C. Pickel}",
 title = "{Effect of CMOS Miniaturization on Cosmic-Ray-Induced Error Rate}",
 booktitle = {IEEE Transactions on Nuclear Science},
 year = {1982},
 pages = {2049--2054},
 doi = {http://dx.doi.org/10.1109/TNS.1982.4336494}
}

@inproceedings{mars_c,
 author = "{N. Miskov-Zivanov and D. Marculescu}",
 title = "{MARS-C: modeling and reduction of soft errors in combinational circuits}",
 booktitle = {DAC '06: Proceedings of the 43rd annual Design Automation Conference},
 year = {2006},
 isbn = {1-59593-381-6},
 pages = {767--772},
 location = {San Francisco, CA, USA},
 doi = {http://doi.acm.org/10.1145/1146909.1147104},
 publisher = {ACM},
 address = {New York, NY, USA}
}

@inproceedings{mars_s,
 author = "{N. Miskov-Zivanov and D. Marculescu}",
 title = "{MARS-S: Modeling and Reduction of Soft Errors in Sequential Circuits}",
 booktitle = {ISQED '07: Proceedings of the 8th International Symposium on Quality Electronic Design},
 year = {2007},
 isbn = {0-7695-2795-7},
 pages = {893--898},
 doi = {http://dx.doi.org/10.1109/ISQED.2007.100},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA}
}

@inproceedings{ser_comb_touba,
 author = "{K. Mohanram and N. A. Touba}",
 title = "{Cost-Effective Approach for Reducing Soft Error Failure Rate in Logic Circuits}",
 booktitle = {Proceedings of International Test Conference},
 year = {2003},
 pages = {893--901},
 isbn = {0-7803-8106-8}
}

@inproceedings{ser_cache,
 author = "{M. Rebaudengo, M. Sonza Reorda and M. Violante}",
 title = "{An Accurate Analysis of the Effects of Soft Errors in the Instruction and Data Caches of a Pipelined Microprocessor}",
 booktitle = {DATE '03: Proceedings of the conference on Design, Automation and Test in Europe},
 year = {2003},
 isbn = {0-7695-1870-2},
 pages = {10602},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA}
}

@inproceedings{ser_processor,
 author = "{N. J. Wang, J. Quek, T. M. Rafacz and S. J. Patel}",
 title = "{Characterizing the Effects of Transient Faults on a High-Performance Processor Pipeline}",
 booktitle = {DSN '04: Proceedings of the 2004 International Conference on Dependable Systems and Networks},
 year = {2004},
 isbn = {0-7695-2052-9},
 pages = {61},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA}
}

@inproceedings{ser_sim,
 author = "{M. Sugihara, T. Ishihara, M. Muroyama and K. Hashimoto}",
 title = "{A Simulation-Based Soft Error Estimation Methodology for Computer Systems}",
 booktitle = {ISQED '06: Proceedings of the 7th International Symposium on Quality Electronic Design},
 year = {2006},
 isbn = {0-7695-2523-7},
 pages = {196--203},
 doi = {http://dx.doi.org/10.1109/ISQED.2006.16},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA}
}

@INPROCEEDINGS{david_fault_injection,
  author = "{D. Kammler, J. Guan, G. Ascheid, R. Leupers and H. Meyr}",
  title = "{A fast and flexible Platform for Fault Injection and Evaluation in Verilog-based Simulations}",
  booktitle = "{Proc. 3rd IEEE International Conference on Secure Software Integration and Reliability Improvement (SSIRI '09)}",
  year = "{2009}",
  address = "{Shanghai, China}",
  month = "{Jul}"
}

@inproceedings{ser_ptm,
 author = "{S. Krishnaswamy, G. F. Viamontes, I. L. Markov, and J. P. Hayes}",
 title = "{Accurate Reliability Evaluation and Enhancement via Probabilistic Transfer Matrices}",
 booktitle = {DATE '05: Proceedings of the conference on Design, Automation and Test in Europe},
 year = {2005},
 isbn = {0-7695-2288-2},
 pages = {282--287},
 doi = {http://dx.doi.org/10.1109/DATE.2005.47},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA}
}

@article{ser_signature,
 author = "{S. Krishnaswamy, S. M. Plaza, I. L. Markov and J. P. Hayes}",
 title = "{Signature-based SER analysis and design of logic circuits}",
 journal = {Transactions on Computer-Aided Design of Integrated Circuits and Systems},
 volume = {28},
 number = {1},
 year = {2009},
 issn = {0278-0070},
 pages = {74--86},
 doi = {http://dx.doi.org/10.1109/TCAD.2008.2009139}
}

@inproceedings{ser_ion,
 author = "{R. Velazco, S. Karoui, T. Chapuis, D. Benezech and L.H. Rosier}",
 title = "{Heavy Ion Tests for the 68020 Microprocessor and the 68882 Coprocessor}",
 booktitle = {IEEE Transactions on Nuclear Science},
 year = {1992},
 volume = {39},
 number = {3}
}

@article{ph_fault_injection,
 author = "{J. A. Clark and D. K. Pradhan}",
 title = "{Fault injection: a method for validating computer-system dependability}",
 journal = {IEEE Computer},
 volume = {28},
 number = {6},
 year = {1995},
 issn = {0278-0070},
 pages = {47--56},
 doi = {http://dx.doi.org/10.1109/2.386985}
}

@inproceedings{sw_fault_injection,
 author = "{B. Nicolescu and R. Velazco}",
 title = "{Detecting Soft Errors by a Purely Software Approach: Method, Tools and Experimental Results}",
 booktitle = {DATE '03: Proceedings of the conference on Design, Automation and Test in Europe},
 year = {2003},
 isbn = {0-7695-1870-2-2},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA}
}

@inproceedings{vhdl_fault_injection,
 author = "{E. Jenn, J. Arlat, M. Rimen, J. Ohlsson and J. Karlsson}",
 title = "{Fault injection into VHDL models: the MEFISTO tool}",
 booktitle = {Twenty-Fourth International Symposium on Fault-Tolerant Computing},
 year = {1994},
 isbn = {0-8186-5520-8},
 pages = {66--75}
}

@inproceedings{fpga_fault_injection,
 author = "{M. Shokrolah-Shirazi and S. G. Miremadi}",
 title = "{FPGA-Based Fault Injection into Synthesizable Verilog HDL Models}",
 booktitle = {SSIRI '08: Proceedings of the 2008 Second International Conference on Secure System Integration and Reliability Improvement},
 year = {2008},
 isbn = {978-0-7695-3266-0},
 pages = {143--149},
 doi = {http://dx.doi.org/10.1109/SSIRI.2008.47},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA}
}

@inproceedings{hdl_fault_injection,
 author = "{H. R. Zarandi, S. G. Miremadi and A. Ejlali}",
 title = "{Dependability Analysis Using a Fault Injection Tool Based on Synthesizability of HDL Models}",
 booktitle = {DFT '03: Proceedings of the 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems},
 year = {2003},
 isbn = {0-7695-2042-1},
 pages = {485},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA}
}

@inproceedings{ser_gate_sizing,
 author = "{R. R. Rao, D. Blaauw and D. Sylvester}",
 title = "{Soft error reduction in combinational logic using gate resizing and flipflop selection}",
 booktitle = {ICCAD '06: Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design},
 year = {2006},
 isbn = {1-59593-389-1},
 pages = {502--509},
 location = {San Jose, California},
 doi = {http://doi.acm.org/10.1145/1233501.1233603},
 publisher = {ACM},
 address = {New York, NY, USA}
}

@inproceedings{ser_rewiring,
 author = "{A. Veneris and M. S. Abadir}",
 title = "{Design rewiring using ATPG}",
 booktitle = {IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
 year = {2002},
 pages = {1469--1479},
 doi = {http://doi.acm.org/10.1109/TCAD.2002.804388}
}

@inproceedings{partial_tmr,
 author = "{K. Mohanram and N. A. Touba}",
 title = "{Partial Error Masking to Reduce Soft Error Failure Rate in Logic Circuits}",
 booktitle = {DFT '03: Proceedings of the 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems},
 year = {2003},
 isbn = {0-7695-2042-1},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA}
}

@inproceedings{ser_redundant_wire,
 author = "{S. Almukhaizim and Y. Makris}",
 title = "{Soft Error Mitigation Through Selective Addition of Functionally Redundant Wires}",
 booktitle = {IEEE Transactions on Reliability},
 year = {2008},
 pages = {23--31},
 doi = {http://doi.acm.org/10.1109/TR.2008.916877}
}

@inproceedings{ser_arm,
 author = "{J. A. Blome, S. Gupta, S. Feng and S. Mahlke}",
 title = "{Cost-efficient soft error protection for embedded microprocessors}",
 booktitle = {CASES '06: Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems},
 year = {2006},
 isbn = {1-59593-543-6},
 pages = {421--431},
 location = {Seoul, Korea},
 doi = {http://doi.acm.org/10.1145/1176760.1176811},
 publisher = {ACM},
 address = {New York, NY, USA}
}

@inproceedings{perm_error_protection_device,
 author = "{X. Xuan, A. Chatterjee and A. D. Singh}",
 title = "{Application of Local Design-for-Reliability Techniques for Reducing Wear-out Degradation of CMOS Combinational Logic Circuits}",
 booktitle = {ETS '04: Proceedings of the European Test Symposium, Ninth IEEE},
 year = {2004},
 isbn = {0-7695-2119-3},
 pages = {24--29},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA}
}

@inproceedings{register_bank_temp_ctrl,
 author = "{K. Patel, W. Lee and M. Pedram}",
 title = "{Active bank switching for temperature control of the register file in a microprocessor}",
 booktitle = {GLSVLSI '07: Proceedings of the 17th ACM Great Lakes symposium on VLSI},
 year = {2007},
 isbn = {978-1-59593-605-9},
 pages = {231--234},
 location = {Stresa-Lago Maggiore, Italy},
 doi = {http://doi.acm.org/10.1145/1228784.1228844},
 publisher = {ACM},
 address = {New York, NY, USA}
}

@article{ibm:lifetime,
 author = "{J. Srinivasan, S. V. Adve, P. Bose and J. A. Rivers}",
 title = "{The Case for Lifetime Reliability-Aware Microprocessors}",
 journal = {SIGARCH Comput. Archit. News},
 volume = {32},
 number = {2},
 year = {2004},
 issn = {0163-5964},
 pages = {276},
 doi = {http://doi.acm.org/http://doi.acm.org/10.1145/1028176.1006725},
 publisher = {ACM},
 address = {New York, NY, USA}
}

@inproceedings{kundu_self_adaptive,
 author = "{O. Khan and S. Kundu}",
 title = "{A Self-Adaptive System Architecture to Address Transistor Aging}",
 booktitle = {DATE '09: Proceedings of the conference on Design, Automation and Test in Europe},
 year = {2009}
}

@inproceedings{ser_sw_detection,
 author = "{B. Nicolescu and R. Velazco}",
 title = "{Detecting Soft Errors by a Purely Software Approach: Method, Tools and Experimental Results}",
 booktitle = {DATE '03: Proceedings of the conference on Design, Automation and Test in Europe},
 year = {2003},
 isbn = {0-7695-1870-2-2},
 pages = {20057},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA}
}

@inproceedings{ser_online_detection,
 author = "{K. Constantinides, O. Mutlu, T. Austin and V. Bertacco}",
 title = "{Software-Based Online Detection of Hardware Defects: Mechanisms, Architectural Support and Evaluation}",
 booktitle = {MICRO '07: Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture},
 year = {2007},
 isbn = {0-7695-3047-8},
 pages = {97--108},
 doi = {http://dx.doi.org/10.1109/MICRO.2007.39},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA}
}

@phdthesis{fingerprint,
 author = "{J. C. Smolens}",
 title = "{Fingerprinting: hash-based error detection in microprocessors}",
 year = {2007},
 isbn = {978-0-549-40290-9},
 order_no = {AAI3295597},
 publisher = {Carnegie Mellon University},
 address = {Pittsburgh, PA, USA}
}

@inproceedings{zoltan_hotswap,
 author = "{Z. E. Rakosi, M. Hiromoto, H. Ochi and Y. Nakamura}",
 title = "{A New Architecture Extension for Mitigation of Permanent Functional Unit Faults Using Hot-Swapping Concepts}",
 booktitle = {Proceedings of the 15th Workshop on Synthesis And System Integration of Mixed Information technologies (SASIMI2009)},
 year = {2009},
 pages = {177--182}
}

@article{elastic,
 author = "{D. Sylvester, D. Blaauw and E. Karl}",
 title = "{ElastIC: An Adaptive Self-Healing Architecture for Unpredictable Silicon}",
 journal = {IEEE Design and Test},
 volume = {23},
 number = {6},
 year = {2006},
 issn = {0740-7475},
 pages = {484--490},
 doi = {http://dx.doi.org/10.1109/MDT.2006.145},
 publisher = {IEEE Computer Society Press},
 address = {Los Alamitos, CA, USA}
}

@article{self_stable_proc,
 author = "{S. Dolev and Y. A. Haviv}",
 title = "{Self-Stabilizing Microprocessor: Analyzing and Overcoming Soft Errors}",
 journal = {IEEE Transactions on Computers},
 volume = {55},
 number = {4},
 year = {2006},
 issn = {0018-9340},
 pages = {385--399},
 doi = {http://dx.doi.org/10.1109/TC.2006.61},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA}
}

@inproceedings{ser_compiler_opt,
 author = "{J. Lee and A. Shrivastava}",
 title = "{A compiler optimization to reduce soft errors in register files}",
 booktitle = {LCTES '09: Proceedings of the 2009 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems},
 year = {2009},
 isbn = {978-1-60558-356-3},
 pages = {41--49},
 location = {Dublin, Ireland},
 doi = {http://doi.acm.org/10.1145/1542452.1542459},
 publisher = {ACM},
 address = {New York, NY, USA}
}

@article{ser_compiler_detect,
 author = "{J. Hu, F. Li, V. Degalahal, M. Kandemir, N. Vijaykrishnan and M. J. Irwin}",
 title = "{Compiler-assisted soft error detection under performance and energy constraints in embedded systems}",
 journal = {ACM Transactions on Embedded Computing Systems},
 volume = {8},
 number = {4},
 year = {2009},
 issn = {1539-9087},
 pages = {1--30},
 doi = {http://doi.acm.org/10.1145/1550987.1550990},
 publisher = {ACM},
 address = {New York, NY, USA}
}

@inproceedings{flexible_rel,
 author = "{D. Alnajjar, Y. Ko, T. Imagawa, H. Konoura, M. Hiromoto, Y. Mitsuyama, M. Hashimoto, H. Ochi and T. Onoye}",
 title = "{Coarse-Grained Dynamically Reconfigurable Architecture with Flexible Reliability}",
 booktitle = {FPL '09: Proceedings of the 19th International Conference on Field Programmable Logic and Applications},
 year = {2009}
}

@inproceedings{wattch,
 author = "{D. Brooks, V. Tiwari, M. Martonosi}",
 title = "{Wattch: a framework for architectural-level power analysis and optimizations}",
 booktitle = "{ISCA '00: Proceedings of the 27th annual international symposium on Computer architecture}",
 year = {2000},
 isbn = {1-58113-232-8},
 pages = {83--94},
 location = {Vancouver, British Columbia, Canada},
 doi = {http://doi.acm.org/10.1145/339647.339657},
 publisher = {ACM},
 address = {New York, NY, USA}
}

@article{martorell2008analysis,
 title="{An analysis of internal parameter variations effects on nanoscaled gates}",
 author="{F. Martorell, S. D. Cotofana, and A. Rubio}",
 journal={IEEE Transactions on Nanotechnology},
 volume={7},
 number={1},
 pages={24},
 year={2008},
 publisher={IEEE}
}

@article{sbst_dey,
 author = "{A. Krstic, W. Lai, K. Cheng, L. Chen and S. Dey}",
 title = "{Embedded Software-Based Self-Test for Programmable Core-Based Designs}",
 journal = "{IEEE Design and Test}",
 volume = {19},
 number = {4},
 year = {2002},
 issn = {0740-7475},
 pages = {18--27},
 doi = {http://dx.doi.org/10.1109/MDT.2002.1018130},
 publisher = {IEEE Computer Society Press},
 address = {Los Alamitos, CA, USA}
}

@article{fault_inj_survey,
    author= "{M. Hsueh, T. K. Tsai and R. K. Iyer}",
    journal="{Computer}",
    title="{Fault injection techniques and tools}",
    year={1997},
    month={apr},
    volume={30},
    number={4},
    pages={75--82},
    doi={10.1109/2.585157},
    ISSN={0018-9162}
}

@article{rf_soft_err,
	author="{J. Lee and A. Shrivastava}",
	journal="{IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems}", 
	title="{Static Analysis of Register File Vulnerability}",
	year={2011},
	month={april},
	volume={30},
	number={4},
	pages={607--616},
	doi={10.1109/TCAD.2010.2095630},
	ISSN={0278-0070}
}

@inproceedings{iss_fault,
	author= "{M. Sugihara, T. Ishihara, K. Hashimoto and M. Muroyama}",
	booktitle= "{7th International Symposium on Quality Electronic Design, 2006}", 
	title = "{A Simulation-based Soft Error Estimation Methodology for Computer Systems}",
	year={2006},
	month={march}
}

@inproceedings{razor,
  author    = {D. Ernst and
               N. S. Kim and
               S. Das and
               S. Pant and
               R. R. Rao and
               T. Pham and
               C. H. Ziesler and
               D. Blaauw and
               T. M. Austin and
               K. Flautner and
               Trevor N. Mudge},
  title     = {Razor: A Low-Power Pipeline Based on Circuit-Level Timing
               Speculation},
  booktitle = {MICRO},
  year      = {2003},
  pages     = {7-18},
  ee        = {http://doi.acm.org/10.1145/956417.956571},
  crossref  = {DBLP:conf/micro/2003},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@inproceedings{swat,
    author = "{M. Li, P. Ramachandran, S. K. Sahoo, S. V. Adve, V. S. Adve and Y. Zhou}",
    title = "{Understanding the Propagation of Hard Errors to Software and Implications for Resilient System Design}",
    booktitle = "{In Proc. Intl. Conf. on Architectural Support for Programming Languages and Operating Systems(ASPLOS)}",
    year = "{2008}"
}

@inproceedings{optical_fault_attacks,
  author    = {S. P. Skorobogatov and
               R. J. Anderson},
  title     = {Optical Fault Induction Attacks},
  booktitle = {CHES},
  year      = {2002},
  pages     = {2-12},
  ee        = {http://dx.doi.org/10.1007/3-540-36400-5_2},
  crossref  = {DBLP:conf/ches/2002},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@proceedings{DBLP:conf/ches/2002,
  editor    = {Burton S. Kaliski Jr. and
               \c{C}etin Kaya Ko\c{c} and
               Christof Paar},
  title     = {Cryptographic Hardware and Embedded Systems - CHES 2002,
               4th International Workshop, Redwood Shores, CA, USA, August
               13-15, 2002, Revised Papers},
  booktitle = {CHES},
  publisher = {Springer},
  series    = {Lecture Notes in Computer Science},
  volume    = {2523},
  year      = {2003},
  isbn      = {3-540-00409-2},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@inproceedings{dehon,
  author    = {A. DeHon and
               H. M. Quinn and
               N. P. Carter},
  title     = {Vision for cross-layer optimization to address the dual
               challenges of energy and reliability},
  booktitle = {DATE},
  year      = {2010},
  pages     = {1017-1022},
  ee        = {http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5456959},
  crossref  = {DBLP:conf/date/2010},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@proceedings{DBLP:conf/date/2010,
  title     = {Design, Automation and Test in Europe, DATE 2010, Dresden,
               Germany, March 8-12, 2010},
  booktitle = {DATE},
  publisher = {IEEE},
  year      = {2010},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@book{rijndael,
  author    = {Joan Daemen and
               Vincent Rijmen},
  title     = {The Design of Rijndael: AES - The Advanced Encryption Standard},
  publisher = {Springer},
  year      = {2002},
  isbn      = {3-540-42580-2},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@inproceedings{giraud,
  author    = {Christophe Giraud},
  title     = "{DFA on AES}",
  booktitle = {AES Conference},
  year      = {2004},
  pages     = {27-41},
  ee        = {http://dx.doi.org/10.1007/11506447_4},
  crossref  = {DBLP:conf/aes/2004},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@proceedings{DBLP:conf/aes/2004,
  editor    = {Hans Dobbertin and
               Vincent Rijmen and
               Aleksandra Sowa},
  title     = {Advanced Encryption Standard - AES, 4th International Conference,
               AES 2004, Bonn, Germany, May 10-12, 2004, Revised Selected
               and Invited Papers},
  booktitle = {AES Conference},
  publisher = {Springer},
  series    = {Lecture Notes in Computer Science},
  volume    = {3373},
  year      = {2005},
  isbn      = {3-540-26557-0},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@article{trends_reliability,
  author    = {C. Constantinescu},
  title     = {Trends and Challenges in VLSI Circuit Reliability},
  journal   = {IEEE Micro},
  volume    = {23},
  number    = {4},
  year      = {2003},
  pages     = {14-19},
  ee        = {http://doi.ieeecomputersociety.org/10.1109/MM.2003.1225959},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@inproceedings{sabo_muta_1,
  author    = {E. Jenn and
               J. Arlat and
               M. Rim{\'e}n and
               J. Ohlsson and
               J. Karlsson},
  title     = {Fault Injection into VHDL Models: The MEFISTO Tool},
  booktitle = {FTCS},
  year      = {1994},
  pages     = {66-75},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@article{sabo_muta_2,
  author    = {J. Carlos Baraza and
               J. Gracia and
               D. Gil and
               P. J. Gil},
  title     = {A prototype of a VHDL-based fault injection tool: description
               and application},
  journal   = {Journal of Systems Architecture},
  volume    = {47},
  number    = {10},
  year      = {2002},
  pages     = {847-867},
  ee        = {http://dx.doi.org/10.1016/S1383-7621(01)00036-4},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@inproceedings{c_compiler_lisa,
  author    = {Manuel Hohenauer and
               Hanno Scharw{\"a}chter and
               Kingshuk Karuri and
               Oliver Wahlen and
               Tim Kogel and
               Rainer Leupers and
               Gerd Ascheid and
               Heinrich Meyr and
               Gunnar Braun and
               Hans van Someren},
  title     = {A Methodology and Tool Suite for C Compiler Generation from
               ADL Processor Models},
  booktitle = {DATE},
  year      = {2004},
  pages     = {1276-1283},
  ee        = {http://doi.ieeecomputersociety.org/10.1109/DATE.2004.1269071},
  crossref  = {DBLP:conf/date/2004},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@proceedings{DBLP:conf/date/2004,
  title     = {2004 Design, Automation and Test in Europe Conference and
               Exposition (DATE 2004), 16-20 February 2004, Paris, France},
  booktitle = {DATE},
  publisher = {IEEE Computer Society},
  year      = {2004},
  isbn      = {0-7695-2085-5},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@BOOK{leupers_simulation,
   author = {R. Leupers and O. Temam},
   title= {Processor and System-on-Chip Simulation},
   publisher = {Springer},
   year = {2010}
   }

@article{achim_jitcc,
  author    = {Gunnar Braun and
               Achim Nohl and
               Andreas Hoffmann and
               Oliver Schliebusch and
               Rainer Leupers and
               Heinrich Meyr},
  title     = {A universal technique for fast and flexible instruction-set
               architecture simulation},
  journal   = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  volume    = {23},
  number    = {12},
  year      = {2004},
  pages     = {1625-1639},
  ee        = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.836734},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@article{ground_level_signal,
  author    = "{E. Normand}",
  title     = {Single event upset at ground level},
  journal   = {IEEE Transactions on Nuclear Science},
  volume    = {43},
  number    = {6},
  year      = {1996},
  pages     = {2742-2750},
}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%
%%  AVF
%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
@inproceedings{MukherjeeWERA03,
  author    = {S. S. Mukherjee and
               C. T. Weaver and
               J. S. Emer and
               S. K. Reinhardt and
               T. M. Austin},
  title     = {A Systematic Methodology to Compute the Architectural Vulnerability
               Factors for a High-Performance Microprocessor},
  booktitle = {MICRO},
  year      = {2003},
  pages     = {29-42},
  ee        = {http://doi.acm.org/10.1145/956417.956570},
  crossref  = {DBLP:conf/micro/2003},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@inproceedings{KimS02,
  author    = {Seongwoo Kim and
               Arun K. Somani},
  title     = {Soft Error Sensitivity Characterization for Microprocessor
               Dependability Enhancement Strategy},
  booktitle = {DSN},
  year      = {2002},
  pages     = {416-428},
  ee        = {http://doi.ieeecomputersociety.org/10.1109/DSN.2002.1028927},
  crossref  = {DBLP:conf/dsn/2002},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@inproceedings{RehmanSKH11,
  author    = {S. Rehman and
               M. Shafique and
               F. Kriebel and
               J. Henkel},
  title     = {Reliable software for unreliable hardware: embedded code
               generation aiming at reliability},
  booktitle = {CODES+ISSS},
  year      = {2011},
  pages     = {237-246},
  ee        = {http://doi.acm.org/10.1145/2039370.2039408},
  crossref  = {DBLP:conf/codes/2011},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@article{BiswasREM07,
  author    = {A. Biswas and
               P. Racunas and
               J. S. Emer and
               S. S. Mukherjee},
  title     = "{Computing Accurate AVFs using ACE Analysis on Performance
               Models: A Rebuttal}",
  journal   = {Computer Architecture Letters},
  volume    = {7},
  number    = {1},
  year      = {2007},
  pages     = {21-24},
  ee        = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2007.19},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@inproceedings{WangMP07,
  author    = {Nicholas J. Wang and
               Aqeel Mahesri and
               Sanjay J. Patel},
  title     = {Examining ACE analysis reliability estimates using fault-injection},
  booktitle = {ISCA},
  year      = {2007},
  pages     = {460-469},
  ee        = {http://doi.acm.org/10.1145/1250662.1250719},
  crossref  = {DBLP:conf/isca/2007},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@article{SiewiorekDP92,
 author = "{D. P. Siewiorek and R. S. Schwartz}",
 title = "{Reliable Computer Systems Design and Evaluation}",
 journal = "{Digital Press}",
 year = {1992},
 publisher = {MA},
}

@article{Hareland01,
 author = "{S. Hareland, J. Maiz, M. Alavi, K. Mistry, S. Walstra, and C. Dai}",
 title = "{Impact of CMOS Scaling and SOI on soft error rates of logic processes}",
 journal = "{VLSI Technology Digest of Technical Papers}",
 year = {2001},
 publisher = {MA},
}

@article{LeeS11,
  author    = "{J. Lee and A. Shrivastava}",
  title     = "{Static Analysis of Register File Vulnerability}",
  journal   = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  volume    = {30},
  number    = {4},
  year      = {2011},
  pages     = {607-616},
  ee        = {http://dx.doi.org/10.1109/TCAD.2010.2095630},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@article{KrishnaswamyVMH08,
  author    = "{S. Krishnaswamy, G. F. Viamontes, I. L. Markov and J. P. Hayes}",
  title     = "{Probabilistic transfer matrices in symbolic reliability analysis of logic circuits}",
  journal   = {ACM Trans. Design Autom. Electr. Syst.},
  volume    = {13},
  number    = {1},
  year      = {2008},
  ee        = {http://doi.acm.org/10.1145/1297666.1297674},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@inproceedings{rehman_reliability_aware_scheduling,
 author = "{S. Rehman, M. Shafique and J. Henkel}",
 title = "{Instruction scheduling for reliability-aware compilation}",
 booktitle = {Proceedings of the 49th Annual Design Automation Conference},
 series = {DAC '12},
 year = {2012},
 isbn = {978-1-4503-1199-1},
 location = {San Francisco, California},
 pages = {1292--1300},
 numpages = {9},
 url = {http://doi.acm.org/10.1145/2228360.2228601},
 doi = {10.1145/2228360.2228601},
 acmid = {2228601},
 publisher = {ACM}
} 

@INPROCEEDINGS{rehman_raise,
author="{S. Rehman, M. Shafique, F. Kriebel and J. Henkel}",
%booktitle={Design Automation Conference (ASP-DAC), 2012 17th Asia and South Pacific}, 
title="{RAISE: Reliability-Aware Instruction SchEduling for unreliable hardware}",
series = {ASP-DAC '12},
year={2012},
month={30 2012-feb. 2},
volume={},
number={},
pages={671 -676},
keywords={RAISE;compilation;compile time;critical instructions;instruction execution;pipeline stages;processor resources;reliability aware instruction scheduling;software failures;spatial vulnerabilities;static reliability estimation;temporal vulnerabilities;instruction sets;pipeline processing;processor scheduling;program compilers;resource allocation;software fault tolerance;},
doi={10.1109/ASPDAC.2012.6165040},
ISSN={2153-6961}
}

@inbook{chattopadhyay08a,
author = "{A. Chattopadhyay, H. Meyr and R. Leupers}",
booktitle = {Processor Description Languages},
title = "{LISA: A Uniform ADL for Embedded Processor Modelling, Implementation and Software Toolsuite Generation}",
year = {2008},
month = {jun},
pages = {95-130},
ISBN= {978-0-12374-287-2},
chapter = {5},
publisher = {Morgan Kaufmann},
}

\bibitem{abdalla_viterbi}
R. Abdallah and N. Shanbhag.
Error-resilient Low-power Viterbi Decoder Architectures.
IEEE Trans. on Signal Processing, vol. 57, no. 12, pp. 4906-4917, Dec.2009.

\bibitem{ahmed11}
S. Ahmed.
Unequal Error Protection Using Fountain Codes With Applications to Video Communication.
IEEE Trans. on Multimedia, vol 13, issue 1, 2011, pp. 92-101.

\bibitem{amir01}
K. Amir and B. Eric.
Fast, Minimal Decoding Complexity, System Level, Binary Systematic (41, 32)
Single-Error-Correcting Codes For On-chip DRAM Applications.
Proceedings of the 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, pp. 308-313.

\bibitem{baloch05}
S. Baloch, T. Arslan and A. Stoica.
Efficient Error Correcting Codes for On-Chip DRAM Applications for Space Missions.
IEEE Aerospace, 2005, pp. 1-9.

\bibitem{berlekamp78}
E. Berlekamp, R. McEliece and H. van Tilborg.
On the Inherent Intractability of Certain Coding Problems.
IEEE Trans. on Information Theory, vol 24, issue 3, 1978,
pp. 384-386.

\bibitem{borade09}
S. Borade, B. Nakiboglu and L. Zheng.
Unequal Error Protection: An Information Theoretic Perspective.
arXiv:0803.2570v4 [cs.IT] 25 Oct 2009.

\bibitem{chang08}
Y. Chang, S. Lee and R. Komyia.
A Fast Forward Error Correction Allocation Algorithm for Unequal Error Protection of Video Transmission over Wireless Channels.
IEEE Trans. on Consumer Electronics, vol. 54, no. 3, 2008, pp. 1066-1073.

\bibitem{david_fault_injection}
D. Kammler, J. Guan, G. Ascheid, R. Leupers and H. Meyr.
A fast and flexible Platform for Fault Injection and Evaluation in Verilog-based Simulations.
Proc. 3rd IEEE International Conference on Secure Software Integration and Reliability Improvement, 2009.

\bibitem{dehon_crosslayer}
A. DeHon, H.M. Quinn, N.P. Carter.
Vision for Cross-layer Optimization to Address the Dual Challenges of Energy and Reliability.
Proceedings of DATE, pp.1017-1022, 2010.

\bibitem{ernst_razor}
D. Ernst, N. S. Kim, S. Das, S. Pant, R. Rao, T. Pham, C. Ziesler, D. Blaauw, T. Austin, K. Flautner and T. Mudge. 
Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation. 
Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture (MICRO 36), 2003. 

\bibitem{grover10}
P. Grover, H. Palaiyanur and A. Sahai.
Information-theoretic Tradeoffs of Throughput and Chip Power Consumption for Decoding Error-Correcting Codes.
ISIT 2010, Austin, Texas, U.S.A., June 13-18, 2010, pp. 2373-2377.

\bibitem{hamming50}
R. W. Hamming.
Error Detecting and Error Correcting Codes.
The Bell System Technical Journal, vol. XXVI, no. 2, April 1950, pp. 147-160.

\bibitem{hegde_ant}
R. Hegde and N.R. Shanbhag.
Energy-efficient Signal Processing via Algorithmic Noise-tolerance.
Proceedings of International Symposium on Low-Power Electronics and Design (ISPLED 99), IEEE Press, pp. 30-35, 1999.

\bibitem{kahng_vasco}
A. Kahng, S. Kang, R. Kumar, and J. Sartori.
Designing Processors from the Ground up to Allow Voltage/Reliability Tradeoffs. 
Proceedings of HPCA, 2010.

\bibitem{burg_wireless}
G. Karakonstantis, C. Roth, C. Benkeser and A. Burg. 
On the Exploitation of the Inherent Error Resilience of Wireless Systems under Unreliable Silicon. 
Proceedings of DAC, pp. 510-515, 2012.

\bibitem{karakon_unequal}
G. Karakonstantis, D. Mohapatra and K. Roy.
Logic and Memory Design Based on Unequal Error Protection for Voltage-scalable, Robust and Adaptive DSP Systems
Journal of Signal Processing Systems, vol. 68, issue 3, pp. 415-431, 2012.

\bibitem{koren_book}
I. Koren and C. M. Krishna.
Fault-Tolerant Systems, Morgan Kaufmann, Edition 1, ISBN-10: 0120885255, 2007.

\bibitem{krishnaswamy_ptm}
S. Krishnaswamy, G. F. Viamontes, I. L. Markov and J. P. Hayes. 
Probabilistic Transfer Matrices in Symbolic Reliability Analysis of Logic Circuits. 
ACM Trans. Des. Autom. Electron. Syst. vol. 13, no. 1, Article 8 (February 2008).

\bibitem{lee_video}
K. Lee, N. Dutt and N. Venkatasubramanian. 
EAVE: Error-Aware Video Encoding Supporting Extended Energy/QoS Trade-offs for Mobile Embedded Systems. 
ACM Trans. Embed. Comput. Syst. vol. 11, no.~2, Article 37 (July 2012).

\bibitem{lee_compiler_ser}
J. Lee and A. Shrivastava.
A Compiler-Microarchitecture Hybrid Approach to Soft Error Reduction for Register Files.
IEEE Trans. on Computer-Aided Design of Integrated Circuits and System. vol. 29, no.~7 (July 2010), pp.~1018-1027.

\bibitem{mitra_ersa}
L. Leem, H. Cho, J. Bau, Q. Jacobson, and S. Mitra,
Error-Resilient System Architecture for Probabilistic Applications. 
IEEE/ACM DATE, Mar. 2010.

% \bibitem{mamidi05}
% S. Mamidi, M. Schulte, D. Iancu, A. Iancu and J. Glossner.
% Instruction Set Extensions for Reed-Solomon Encoding and Decoding.
% Proceedings of the 16th International Conference on Application-Specific Systems, Architecture and Processors 2005, pp. 364--369.

\bibitem{myint12}
L. Myint and P. Supnithi.
Unequal Error Correction Strategy for Magnetic Recording Systems with Multi-track Processing.
J. Appl. Phys. vol. 111, 2012.

% \bibitem{naessens08}
% F. Naessens, B. Bougard, S. Bressinck, L. Hollevoet, P. Raghavan, L. Van der Perre and F. Catthoor.
% A Unified Instruction Set Programmable Architecture for Multistandard Advanced Forward Error Correction.
% IEEE Workshop on Signal Processing Systems (SiPS) 2008, pp. 31-36.

\bibitem{narayanan_embedded_reliability}
V. Narayanan and Y. Xie. 
Reliability Concerns in Embedded System Designs. 
Computer Vol. 39, Issue 1, pp. 118-120, 2006. 

\bibitem{nasser08}
R. Naseer.
Parallel Double Error Correcting Code Design to Mitigate Multi-bit Upsets in SRAMs.
34th European Solid-State Circuits Conference (ESSCIRC) 2008, pp. 222-225.

\bibitem{oh_duplicate}
N. Oh, P. P. Shirvani and E. J. McCluskey.
Error Detection by Duplicated Instructions in Super-scalar Processors.
IEEE Trans. on Reliability, vol. 51, no.1, pp.~63-75, Mar 2002.

\bibitem{paul11}
S. Paul, F. Cai, X. Zhang, S. Bhunia.
Reliability-Driven ECC Allocation for Multiple Bit Error Resilience in Processor Cache.
IEEE Trans. on Computers, pp. 20-34, 2011.

\bibitem{pradhan_book}
D. K. Pradhan (Ed.).
Fault-Tolerant Computing: Theory and Techniques; Vol. 1. Prentice-Hall, Inc., 1986.

\bibitem{rehman_scheduler}
S. Rehman, M. Shafique and J. Henkel. 
Instruction Scheduling for Reliability-aware Compilation. 
Proceedings of DAC, pp. 1292-1300, 2012. 

\bibitem{reinhardt_smt}
S. K. Reinhardt and S. S. Mukherjee. 
Transient Fault Detection via Simultaneous Multithreading. 
Proceedings of the 27th annual international symposium on Computer architecture (ISCA '00), 2000, pp. 25-36. 

\bibitem{shanbhag_stochastic}
N. R. Shanbhag, R. A. Abdallah, R. Kumar and D. L. Jones. 
Stochastic Computation. 
Proceedings of DAC, pp. 859-864, 2010.

\bibitem{shannon49}
C. E. Shannon.
Communication in the Presence of Noise.
Proceedings of Institute of Radio Engineers vol. 37 (1), 1949, pp. 10-21.

\bibitem{spielman96}
D. Spielman.
Linear-Time Encodable and Decodable Error-Correcting Codes.
IEEE Trans. on Information Theory, vol. 42, no. 6, 1996, pp. 1723-1731.

\bibitem{srinivasan_ramp}
J. Srinivasan, S. V. Adve, P. Bose and J. A. Rivers.
The Case for Lifetime Reliability-Aware Microprocessors. 
In Proceedings of the 31st annual international symposium on Computer architecture (ISCA '04), 2004.

\bibitem{MukhopadhyayMR05}
S. Mukhopadhyay, H. M. Meimand and K. Roy.
Modeling of failure probability and statistical design of SRAM array for yield enhancement in nanoscaled CMOS.
IEEE Trans. on CAD of Integrated Circuits and Systems Vol. 24, Issue 12, pp. 1859-1880, 2005. 

\bibitem{Bansal12}
A. Bansal, J. J. Kim and R. Rao
Usage-based degradation of SRAM arrays due to bias temperature instability.
IEEE International Reliability Physics Symposium (IRPS), pp. 2F.6.1-2F.6.4, 2012. 