{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676122372583 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676122372583 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 11 19:02:52 2023 " "Processing started: Sat Feb 11 19:02:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676122372583 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676122372583 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hydra -c hydra " "Command: quartus_map --read_settings_files=on --write_settings_files=off hydra -c hydra" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676122372584 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1676122373177 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1676122373177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_File " "Found entity 1: Reg_File" {  } { { "Reg_File.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Reg_File.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676122384465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676122384465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 Test " "Found entity 1: Test" {  } { { "Test.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676122384468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676122384468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file test_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Test_Tb " "Found entity 1: Test_Tb" {  } { { "Test_Tb.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Test_Tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676122384471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676122384471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Control_Unit " "Found entity 1: ALU_Control_Unit" {  } { { "ALU_Control_Unit.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/ALU_Control_Unit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676122384474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676122384474 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A ALU.v(4) " "Verilog HDL Declaration information at ALU.v(4): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "ALU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/ALU.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1676122384477 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B ALU.v(4) " "Verilog HDL Declaration information at ALU.v(4): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "ALU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/ALU.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1676122384478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/ALU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676122384478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676122384478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Control_Unit.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676122384482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676122384482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676122384486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676122384486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Mem " "Found entity 1: Data_Mem" {  } { { "Data_Mem.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Data_Mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676122384489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676122384489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediate_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file immediate_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 Immediate_Gen " "Found entity 1: Immediate_Gen" {  } { { "Immediate_Gen.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Immediate_Gen.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676122384492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676122384492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ins_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file ins_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ins_Mem " "Found entity 1: Ins_Mem" {  } { { "Ins_Mem.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Ins_Mem.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676122384496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676122384496 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.v " "Entity \"Mux\" obtained from \"Mux.v\" instead of from Quartus Prime megafunction library" {  } { { "Mux.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1676122384499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676122384499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676122384499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Unit " "Found entity 1: PC_Unit" {  } { { "PC_Unit.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/PC_Unit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676122384502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676122384502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_Tb " "Found entity 1: CPU_Tb" {  } { { "CPU_Tb.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU_Tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676122384504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676122384504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit.v 1 1 " "Found 1 design units, including 1 entities, in source file digit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Digit " "Found entity 1: Digit" {  } { { "Digit.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Digit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676122384507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676122384507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digits.v 1 1 " "Found 1 design units, including 1 entities, in source file digits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Digits " "Found entity 1: Digits" {  } { { "Digits.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Digits.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676122384509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676122384509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clk_Div " "Found entity 1: Clk_Div" {  } { { "Clk_Div.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Clk_Div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676122384511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676122384511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_Demo " "Found entity 1: CPU_Demo" {  } { { "CPU_Demo.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU_Demo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676122384514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676122384514 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_to_reg CPU.v(144) " "Verilog HDL Implicit Net warning at CPU.v(144): created implicit net for \"mem_to_reg\"" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 144 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676122384514 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "CPU_Tb CPU_Tb.v(19) " "Verilog HDL Parameter Declaration warning at CPU_Tb.v(19): Parameter Declaration in module \"CPU_Tb\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "CPU_Tb.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU_Tb.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1676122384518 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1676122384588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Unit PC_Unit:pc_unit " "Elaborating entity \"PC_Unit\" for hierarchy \"PC_Unit:pc_unit\"" {  } { { "CPU.v" "pc_unit" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676122384595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ins_Mem Ins_Mem:ins_mem " "Elaborating entity \"Ins_Mem\" for hierarchy \"Ins_Mem:ins_mem\"" {  } { { "CPU.v" "ins_mem" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676122384599 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "32'b00000000110000000000000110010011 Ins_Mem.v(18) " "Verilog HDL Display System Task info at Ins_Mem.v(18): 32'b00000000110000000000000110010011" {  } { { "Ins_Mem.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Ins_Mem.v" 18 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676122384601 "|CPU|Ins_Mem:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 Ins_Mem.v(8) " "Net \"mem.data_a\" at Ins_Mem.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "Ins_Mem.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Ins_Mem.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676122384602 "|CPU|Ins_Mem:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 Ins_Mem.v(8) " "Net \"mem.waddr_a\" at Ins_Mem.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "Ins_Mem.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Ins_Mem.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676122384602 "|CPU|Ins_Mem:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 Ins_Mem.v(8) " "Net \"mem.we_a\" at Ins_Mem.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "Ins_Mem.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Ins_Mem.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676122384602 "|CPU|Ins_Mem:ins_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_File Reg_File:ref_file " "Elaborating entity \"Reg_File\" for hierarchy \"Reg_File:ref_file\"" {  } { { "CPU.v" "ref_file" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676122384603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Immediate_Gen Immediate_Gen:imm_gen " "Elaborating entity \"Immediate_Gen\" for hierarchy \"Immediate_Gen:imm_gen\"" {  } { { "CPU.v" "imm_gen" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676122384623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Mux:mux0 " "Elaborating entity \"Mux\" for hierarchy \"Mux:mux0\"" {  } { { "CPU.v" "mux0" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676122384626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Control_Unit ALU_Control_Unit:alu_control_unit " "Elaborating entity \"ALU_Control_Unit\" for hierarchy \"ALU_Control_Unit:alu_control_unit\"" {  } { { "CPU.v" "alu_control_unit" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676122384628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "CPU.v" "alu" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676122384631 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.v(21) " "Verilog HDL warning at ALU.v(21): converting signed shift amount to unsigned" {  } { { "ALU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/ALU.v" 21 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1676122384635 "|CPU|ALU:alu"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.v(22) " "Verilog HDL warning at ALU.v(22): converting signed shift amount to unsigned" {  } { { "ALU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/ALU.v" 22 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1676122384635 "|CPU|ALU:alu"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.v(23) " "Verilog HDL warning at ALU.v(23): converting signed shift amount to unsigned" {  } { { "ALU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/ALU.v" 23 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1676122384635 "|CPU|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Mem Data_Mem:data_mem " "Elaborating entity \"Data_Mem\" for hierarchy \"Data_Mem:data_mem\"" {  } { { "CPU.v" "data_mem" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676122384637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Control_Unit:control_unit " "Elaborating entity \"Control_Unit\" for hierarchy \"Control_Unit:control_unit\"" {  } { { "CPU.v" "control_unit" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676122384713 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Control_Unit.v(29) " "Verilog HDL Case Statement warning at Control_Unit.v(29): incomplete case statement has no default case item" {  } { { "Control_Unit.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Control_Unit.v" 29 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1676122384715 "|CPU|Control_Unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_src Control_Unit.v(29) " "Verilog HDL Always Construct warning at Control_Unit.v(29): inferring latch(es) for variable \"alu_src\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_Unit.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Control_Unit.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1676122384715 "|CPU|Control_Unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_to_reg Control_Unit.v(29) " "Verilog HDL Always Construct warning at Control_Unit.v(29): inferring latch(es) for variable \"mem_to_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_Unit.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Control_Unit.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1676122384715 "|CPU|Control_Unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_write Control_Unit.v(29) " "Verilog HDL Always Construct warning at Control_Unit.v(29): inferring latch(es) for variable \"reg_write\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_Unit.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Control_Unit.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1676122384715 "|CPU|Control_Unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_read Control_Unit.v(29) " "Verilog HDL Always Construct warning at Control_Unit.v(29): inferring latch(es) for variable \"mem_read\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_Unit.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Control_Unit.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1676122384716 "|CPU|Control_Unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_write Control_Unit.v(29) " "Verilog HDL Always Construct warning at Control_Unit.v(29): inferring latch(es) for variable \"mem_write\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_Unit.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Control_Unit.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1676122384716 "|CPU|Control_Unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branch Control_Unit.v(29) " "Verilog HDL Always Construct warning at Control_Unit.v(29): inferring latch(es) for variable \"branch\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_Unit.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Control_Unit.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1676122384716 "|CPU|Control_Unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jump Control_Unit.v(29) " "Verilog HDL Always Construct warning at Control_Unit.v(29): inferring latch(es) for variable \"jump\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_Unit.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Control_Unit.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1676122384716 "|CPU|Control_Unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_op Control_Unit.v(29) " "Verilog HDL Always Construct warning at Control_Unit.v(29): inferring latch(es) for variable \"alu_op\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_Unit.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Control_Unit.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1676122384716 "|CPU|Control_Unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[0\] Control_Unit.v(29) " "Inferred latch for \"alu_op\[0\]\" at Control_Unit.v(29)" {  } { { "Control_Unit.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Control_Unit.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676122384716 "|CPU|Control_Unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[1\] Control_Unit.v(29) " "Inferred latch for \"alu_op\[1\]\" at Control_Unit.v(29)" {  } { { "Control_Unit.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Control_Unit.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676122384716 "|CPU|Control_Unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump Control_Unit.v(29) " "Inferred latch for \"jump\" at Control_Unit.v(29)" {  } { { "Control_Unit.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Control_Unit.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676122384717 "|CPU|Control_Unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch Control_Unit.v(29) " "Inferred latch for \"branch\" at Control_Unit.v(29)" {  } { { "Control_Unit.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Control_Unit.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676122384717 "|CPU|Control_Unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write Control_Unit.v(29) " "Inferred latch for \"mem_write\" at Control_Unit.v(29)" {  } { { "Control_Unit.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Control_Unit.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676122384717 "|CPU|Control_Unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read Control_Unit.v(29) " "Inferred latch for \"mem_read\" at Control_Unit.v(29)" {  } { { "Control_Unit.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Control_Unit.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676122384717 "|CPU|Control_Unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write Control_Unit.v(29) " "Inferred latch for \"reg_write\" at Control_Unit.v(29)" {  } { { "Control_Unit.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Control_Unit.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676122384717 "|CPU|Control_Unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_to_reg Control_Unit.v(29) " "Inferred latch for \"mem_to_reg\" at Control_Unit.v(29)" {  } { { "Control_Unit.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Control_Unit.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676122384717 "|CPU|Control_Unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src Control_Unit.v(29) " "Inferred latch for \"alu_src\" at Control_Unit.v(29)" {  } { { "Control_Unit.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Control_Unit.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676122384717 "|CPU|Control_Unit:control_unit"}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/db/hydra.ram0_Ins_Mem_87651867.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/db/hydra.ram0_Ins_Mem_87651867.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1676122389055 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[0\] GND " "Pin \"pc\[0\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|pc[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[1\] GND " "Pin \"pc\[1\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|pc[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_next\[0\] GND " "Pin \"pc_next\[0\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|pc_next[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_next\[1\] GND " "Pin \"pc_next\[1\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|pc_next[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins\[2\] GND " "Pin \"ins\[2\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|ins[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins\[3\] GND " "Pin \"ins\[3\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|ins[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins\[5\] GND " "Pin \"ins\[5\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|ins[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins\[6\] GND " "Pin \"ins\[6\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|ins[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins\[9\] GND " "Pin \"ins\[9\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|ins[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins\[10\] GND " "Pin \"ins\[10\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|ins[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins\[11\] GND " "Pin \"ins\[11\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|ins[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins\[12\] GND " "Pin \"ins\[12\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|ins[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins\[13\] GND " "Pin \"ins\[13\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|ins[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins\[14\] GND " "Pin \"ins\[14\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|ins[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins\[15\] GND " "Pin \"ins\[15\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|ins[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins\[16\] GND " "Pin \"ins\[16\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|ins[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins\[17\] GND " "Pin \"ins\[17\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|ins[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins\[18\] GND " "Pin \"ins\[18\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|ins[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins\[19\] GND " "Pin \"ins\[19\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|ins[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins\[21\] GND " "Pin \"ins\[21\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|ins[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins\[24\] GND " "Pin \"ins\[24\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|ins[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins\[25\] GND " "Pin \"ins\[25\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|ins[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins\[26\] GND " "Pin \"ins\[26\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|ins[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins\[27\] GND " "Pin \"ins\[27\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|ins[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins\[28\] GND " "Pin \"ins\[28\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|ins[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins\[29\] GND " "Pin \"ins\[29\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|ins[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins\[30\] GND " "Pin \"ins\[30\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|ins[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins\[31\] GND " "Pin \"ins\[31\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|ins[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_input_b\[1\] GND " "Pin \"alu_input_b\[1\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|alu_input_b[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_input_b\[4\] GND " "Pin \"alu_input_b\[4\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|alu_input_b[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_input_b\[5\] GND " "Pin \"alu_input_b\[5\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|alu_input_b[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_input_b\[6\] GND " "Pin \"alu_input_b\[6\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|alu_input_b[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_input_b\[7\] GND " "Pin \"alu_input_b\[7\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|alu_input_b[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_input_b\[8\] GND " "Pin \"alu_input_b\[8\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|alu_input_b[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_input_b\[9\] GND " "Pin \"alu_input_b\[9\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|alu_input_b[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_input_b\[10\] GND " "Pin \"alu_input_b\[10\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|alu_input_b[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_input_b\[11\] GND " "Pin \"alu_input_b\[11\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|alu_input_b[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_input_b\[12\] GND " "Pin \"alu_input_b\[12\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|alu_input_b[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_input_b\[13\] GND " "Pin \"alu_input_b\[13\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|alu_input_b[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_input_b\[14\] GND " "Pin \"alu_input_b\[14\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|alu_input_b[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_input_b\[15\] GND " "Pin \"alu_input_b\[15\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|alu_input_b[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_input_b\[16\] GND " "Pin \"alu_input_b\[16\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|alu_input_b[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_input_b\[17\] GND " "Pin \"alu_input_b\[17\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|alu_input_b[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_input_b\[18\] GND " "Pin \"alu_input_b\[18\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|alu_input_b[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_input_b\[19\] GND " "Pin \"alu_input_b\[19\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|alu_input_b[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_input_b\[20\] GND " "Pin \"alu_input_b\[20\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|alu_input_b[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_input_b\[21\] GND " "Pin \"alu_input_b\[21\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|alu_input_b[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_input_b\[22\] GND " "Pin \"alu_input_b\[22\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|alu_input_b[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_input_b\[23\] GND " "Pin \"alu_input_b\[23\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|alu_input_b[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_input_b\[24\] GND " "Pin \"alu_input_b\[24\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|alu_input_b[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_input_b\[25\] GND " "Pin \"alu_input_b\[25\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|alu_input_b[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_input_b\[26\] GND " "Pin \"alu_input_b\[26\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|alu_input_b[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_input_b\[27\] GND " "Pin \"alu_input_b\[27\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|alu_input_b[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_input_b\[28\] GND " "Pin \"alu_input_b\[28\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|alu_input_b[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_input_b\[29\] GND " "Pin \"alu_input_b\[29\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|alu_input_b[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_input_b\[30\] GND " "Pin \"alu_input_b\[30\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|alu_input_b[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_input_b\[31\] GND " "Pin \"alu_input_b\[31\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|alu_input_b[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm\[1\] GND " "Pin \"imm\[1\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|imm[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm\[4\] GND " "Pin \"imm\[4\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|imm[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm\[5\] GND " "Pin \"imm\[5\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|imm[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm\[6\] GND " "Pin \"imm\[6\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|imm[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm\[7\] GND " "Pin \"imm\[7\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|imm[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm\[8\] GND " "Pin \"imm\[8\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|imm[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm\[9\] GND " "Pin \"imm\[9\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|imm[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm\[10\] GND " "Pin \"imm\[10\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|imm[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm\[11\] GND " "Pin \"imm\[11\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|imm[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm\[12\] GND " "Pin \"imm\[12\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|imm[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm\[13\] GND " "Pin \"imm\[13\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|imm[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm\[14\] GND " "Pin \"imm\[14\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|imm[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm\[15\] GND " "Pin \"imm\[15\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|imm[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm\[16\] GND " "Pin \"imm\[16\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|imm[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm\[17\] GND " "Pin \"imm\[17\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|imm[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm\[18\] GND " "Pin \"imm\[18\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|imm[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm\[19\] GND " "Pin \"imm\[19\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|imm[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm\[20\] GND " "Pin \"imm\[20\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|imm[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm\[21\] GND " "Pin \"imm\[21\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|imm[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm\[22\] GND " "Pin \"imm\[22\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|imm[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm\[23\] GND " "Pin \"imm\[23\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|imm[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm\[24\] GND " "Pin \"imm\[24\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|imm[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm\[25\] GND " "Pin \"imm\[25\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|imm[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm\[26\] GND " "Pin \"imm\[26\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|imm[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm\[27\] GND " "Pin \"imm\[27\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|imm[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm\[28\] GND " "Pin \"imm\[28\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|imm[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm\[29\] GND " "Pin \"imm\[29\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|imm[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm\[30\] GND " "Pin \"imm\[30\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|imm[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm\[31\] GND " "Pin \"imm\[31\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|imm[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_src VCC " "Pin \"alu_src\" is stuck at VCC" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|alu_src"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode\[2\] GND " "Pin \"opcode\[2\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|opcode[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode\[3\] GND " "Pin \"opcode\[3\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|opcode[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode\[5\] GND " "Pin \"opcode\[5\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|opcode[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode\[6\] GND " "Pin \"opcode\[6\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|opcode[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testM\[0\] GND " "Pin \"testM\[0\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|testM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testM\[1\] GND " "Pin \"testM\[1\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|testM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testM\[2\] GND " "Pin \"testM\[2\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|testM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testM\[3\] GND " "Pin \"testM\[3\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|testM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testM\[4\] GND " "Pin \"testM\[4\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|testM[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testM\[5\] GND " "Pin \"testM\[5\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|testM[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testM\[6\] GND " "Pin \"testM\[6\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|testM[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testM\[7\] GND " "Pin \"testM\[7\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|testM[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testM\[8\] GND " "Pin \"testM\[8\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|testM[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testM\[9\] GND " "Pin \"testM\[9\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|testM[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testM\[10\] GND " "Pin \"testM\[10\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|testM[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testM\[11\] GND " "Pin \"testM\[11\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|testM[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testM\[12\] GND " "Pin \"testM\[12\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|testM[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testM\[13\] GND " "Pin \"testM\[13\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|testM[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testM\[14\] GND " "Pin \"testM\[14\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|testM[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testM\[15\] GND " "Pin \"testM\[15\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|testM[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testM\[16\] GND " "Pin \"testM\[16\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|testM[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testM\[17\] GND " "Pin \"testM\[17\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|testM[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testM\[18\] GND " "Pin \"testM\[18\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|testM[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testM\[19\] GND " "Pin \"testM\[19\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|testM[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testM\[20\] GND " "Pin \"testM\[20\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|testM[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testM\[21\] GND " "Pin \"testM\[21\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|testM[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testM\[22\] GND " "Pin \"testM\[22\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|testM[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testM\[23\] GND " "Pin \"testM\[23\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|testM[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testM\[24\] GND " "Pin \"testM\[24\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|testM[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testM\[25\] GND " "Pin \"testM\[25\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|testM[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testM\[26\] GND " "Pin \"testM\[26\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|testM[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testM\[27\] GND " "Pin \"testM\[27\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|testM[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testM\[28\] GND " "Pin \"testM\[28\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|testM[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testM\[29\] GND " "Pin \"testM\[29\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|testM[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testM\[30\] GND " "Pin \"testM\[30\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|testM[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testM\[31\] GND " "Pin \"testM\[31\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|testM[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_cnt\[0\] GND " "Pin \"alu_cnt\[0\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|alu_cnt[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_cnt\[1\] GND " "Pin \"alu_cnt\[1\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|alu_cnt[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_cnt\[2\] GND " "Pin \"alu_cnt\[2\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|alu_cnt[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_cnt\[3\] GND " "Pin \"alu_cnt\[3\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|alu_cnt[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_control_in\[0\] GND " "Pin \"alu_control_in\[0\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|alu_control_in[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_control_in\[1\] GND " "Pin \"alu_control_in\[1\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|alu_control_in[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_control_in\[2\] GND " "Pin \"alu_control_in\[2\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|alu_control_in[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_control_in\[3\] GND " "Pin \"alu_control_in\[3\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|alu_control_in[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_control_in\[4\] VCC " "Pin \"alu_control_in\[4\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|alu_control_in[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_control_in\[5\] VCC " "Pin \"alu_control_in\[5\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676122391161 "|CPU|alu_control_in[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1676122391161 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1676122391326 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "768 " "768 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1676122392359 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/output_files/hydra.map.smsg " "Generated suppressed messages file M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/output_files/hydra.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676122392600 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1676122392959 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676122392959 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "470 " "Implemented 470 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1676122393367 ""} { "Info" "ICUT_CUT_TM_OPINS" "306 " "Implemented 306 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1676122393367 ""} { "Info" "ICUT_CUT_TM_LCELLS" "163 " "Implemented 163 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1676122393367 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1676122393367 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 154 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 154 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676122393488 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 11 19:03:13 2023 " "Processing ended: Sat Feb 11 19:03:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676122393488 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676122393488 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676122393488 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1676122393488 ""}
