Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto fd100617725346bcbc1af3bd0ca4a83e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_SingleCycle_tb_behav xil_defaultlib.CPU_SingleCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Mux_5bits
Compiling module xil_defaultlib.Register_file
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Mux_32Bits
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Add_4
Compiling module xil_defaultlib.ShiftLeft_2
Compiling module xil_defaultlib.JAdd
Compiling module xil_defaultlib.ShiftLeft_26to28
Compiling module xil_defaultlib.CPU_SingleCycle
Compiling module xil_defaultlib.CPU_SingleCycle_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_SingleCycle_tb_behav
