 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 50
Design : SimpleMultiplier
Version: U-2022.12-SP7
Date   : Sun Dec 24 12:17:49 2023
****************************************

Operating Conditions: worst_low   Library: NangateOpenCellLibrary_ss0p95vn40c
Wire Load Model Mode: top

  Startpoint: registerIn2/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg[31]/Q (DFF_X1)                      0.08       0.08 f
  registerIn2/out[31] (Register32bit_1)                   0.00       0.08 f
  mult_29/B[31] (SimpleMultiplier_DW02_mult_0)            0.00       0.08 f
  mult_29/U319/ZN (INV_X1)                                0.03       0.10 r
  mult_29/U127/Z (BUF_X1)                                 0.08       0.18 r
  mult_29/U1382/ZN (NOR2_X1)                              0.05       0.22 f
  mult_29/U2/Z (XOR2_X1)                                  0.07       0.29 f
  mult_29/S2_2_29/CO (FA_X1)                              0.08       0.38 f
  mult_29/S2_3_29/S (FA_X1)                               0.13       0.51 r
  mult_29/S2_4_28/S (FA_X1)                               0.10       0.61 f
  mult_29/S2_5_27/CO (FA_X1)                              0.08       0.69 f
  mult_29/S2_6_27/S (FA_X1)                               0.13       0.82 r
  mult_29/S2_7_26/S (FA_X1)                               0.10       0.92 f
  mult_29/S2_8_25/CO (FA_X1)                              0.08       1.01 f
  mult_29/S2_9_25/S (FA_X1)                               0.13       1.14 r
  mult_29/S2_10_24/S (FA_X1)                              0.10       1.24 f
  mult_29/S2_11_23/S (FA_X1)                              0.12       1.36 r
  mult_29/S2_12_22/S (FA_X1)                              0.10       1.46 f
  mult_29/S2_13_21/S (FA_X1)                              0.12       1.58 r
  mult_29/S2_14_20/S (FA_X1)                              0.10       1.68 f
  mult_29/S2_15_19/S (FA_X1)                              0.12       1.80 r
  mult_29/S2_16_18/S (FA_X1)                              0.10       1.90 f
  mult_29/S2_17_17/CO (FA_X1)                             0.08       1.98 f
  mult_29/S2_18_17/S (FA_X1)                              0.13       2.11 r
  mult_29/S2_19_16/S (FA_X1)                              0.10       2.22 f
  mult_29/S2_20_15/S (FA_X1)                              0.12       2.33 r
  mult_29/S2_21_14/S (FA_X1)                              0.10       2.44 f
  mult_29/S2_22_13/S (FA_X1)                              0.12       2.55 r
  mult_29/S2_23_12/S (FA_X1)                              0.10       2.66 f
  mult_29/S2_24_11/S (FA_X1)                              0.12       2.77 r
  mult_29/S2_25_10/S (FA_X1)                              0.10       2.87 f
  mult_29/S2_26_9/S (FA_X1)                               0.12       2.99 r
  mult_29/S2_27_8/S (FA_X1)                               0.10       3.09 f
  mult_29/S2_28_7/S (FA_X1)                               0.12       3.21 r
  mult_29/S2_29_6/S (FA_X1)                               0.10       3.31 f
  mult_29/S2_30_5/S (FA_X1)                               0.12       3.43 r
  mult_29/S4_4/S (FA_X1)                                  0.11       3.54 f
  mult_29/U64/Z (XOR2_X1)                                 0.07       3.61 f
  mult_29/FS_1/A[33] (SimpleMultiplier_DW01_add_0)        0.00       3.61 f
  mult_29/FS_1/U199/ZN (NOR2_X1)                          0.06       3.67 r
  mult_29/FS_1/U181/ZN (OAI21_X1)                         0.04       3.71 f
  mult_29/FS_1/U180/ZN (AOI21_X1)                         0.03       3.74 r
  mult_29/FS_1/U179/ZN (OAI21_X1)                         0.03       3.78 f
  mult_29/FS_1/U108/ZN (AOI221_X1)                        0.07       3.85 r
  mult_29/FS_1/U13/ZN (INV_X1)                            0.03       3.88 f
  mult_29/FS_1/U107/ZN (AOI21_X1)                         0.03       3.91 r
  mult_29/FS_1/U106/ZN (OAI21_X1)                         0.03       3.94 f
  mult_29/FS_1/U105/ZN (AOI21_X1)                         0.04       3.98 r
  mult_29/FS_1/U104/ZN (OAI21_X1)                         0.03       4.01 f
  mult_29/FS_1/U103/ZN (AOI21_X1)                         0.05       4.05 r
  mult_29/FS_1/U101/ZN (OAI21_X1)                         0.04       4.10 f
  mult_29/FS_1/U93/ZN (AOI21_X1)                          0.05       4.15 r
  mult_29/FS_1/U91/ZN (OAI21_X1)                          0.04       4.19 f
  mult_29/FS_1/U83/ZN (AOI21_X1)                          0.05       4.24 r
  mult_29/FS_1/U81/ZN (OAI21_X1)                          0.04       4.28 f
  mult_29/FS_1/U73/ZN (AOI21_X1)                          0.05       4.33 r
  mult_29/FS_1/U71/ZN (OAI21_X1)                          0.04       4.38 f
  mult_29/FS_1/U63/ZN (AOI21_X1)                          0.05       4.43 r
  mult_29/FS_1/U61/ZN (OAI21_X1)                          0.04       4.47 f
  mult_29/FS_1/U53/ZN (AOI21_X1)                          0.05       4.52 r
  mult_29/FS_1/U51/ZN (OAI21_X1)                          0.04       4.56 f
  mult_29/FS_1/U43/ZN (AOI21_X1)                          0.05       4.61 r
  mult_29/FS_1/U41/ZN (OAI21_X1)                          0.04       4.65 f
  mult_29/FS_1/U40/Z (XOR2_X1)                            0.06       4.71 f
  mult_29/FS_1/SUM[61] (SimpleMultiplier_DW01_add_0)      0.00       4.71 f
  mult_29/PRODUCT[63] (SimpleMultiplier_DW02_mult_0)      0.00       4.71 f
  registerOut/in[63] (Register64bit)                      0.00       4.71 f
  registerOut/U7/ZN (AND2_X1)                             0.03       4.74 f
  registerOut/out_reg_63_/D (DFF_X1)                      0.01       4.75 f
  data arrival time                                                  4.75

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_63_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -4.75
  --------------------------------------------------------------------------
  slack (MET)                                                       10.12


  Startpoint: registerIn2/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg[31]/Q (DFF_X1)                      0.08       0.08 f
  registerIn2/out[31] (Register32bit_1)                   0.00       0.08 f
  mult_29/B[31] (SimpleMultiplier_DW02_mult_0)            0.00       0.08 f
  mult_29/U319/ZN (INV_X1)                                0.03       0.10 r
  mult_29/U127/Z (BUF_X1)                                 0.08       0.18 r
  mult_29/U1382/ZN (NOR2_X1)                              0.05       0.22 f
  mult_29/U2/Z (XOR2_X1)                                  0.07       0.29 f
  mult_29/S2_2_29/CO (FA_X1)                              0.08       0.38 f
  mult_29/S2_3_29/S (FA_X1)                               0.13       0.51 r
  mult_29/S2_4_28/S (FA_X1)                               0.10       0.61 f
  mult_29/S2_5_27/CO (FA_X1)                              0.08       0.69 f
  mult_29/S2_6_27/S (FA_X1)                               0.13       0.82 r
  mult_29/S2_7_26/S (FA_X1)                               0.10       0.92 f
  mult_29/S2_8_25/CO (FA_X1)                              0.08       1.01 f
  mult_29/S2_9_25/S (FA_X1)                               0.13       1.14 r
  mult_29/S2_10_24/S (FA_X1)                              0.10       1.24 f
  mult_29/S2_11_23/S (FA_X1)                              0.12       1.36 r
  mult_29/S2_12_22/S (FA_X1)                              0.10       1.46 f
  mult_29/S2_13_21/S (FA_X1)                              0.12       1.58 r
  mult_29/S2_14_20/S (FA_X1)                              0.10       1.68 f
  mult_29/S2_15_19/S (FA_X1)                              0.12       1.80 r
  mult_29/S2_16_18/S (FA_X1)                              0.10       1.90 f
  mult_29/S2_17_17/CO (FA_X1)                             0.08       1.98 f
  mult_29/S2_18_17/S (FA_X1)                              0.13       2.11 r
  mult_29/S2_19_16/S (FA_X1)                              0.10       2.22 f
  mult_29/S2_20_15/S (FA_X1)                              0.12       2.33 r
  mult_29/S2_21_14/S (FA_X1)                              0.10       2.44 f
  mult_29/S2_22_13/S (FA_X1)                              0.12       2.55 r
  mult_29/S2_23_12/S (FA_X1)                              0.10       2.66 f
  mult_29/S2_24_11/S (FA_X1)                              0.12       2.77 r
  mult_29/S2_25_10/S (FA_X1)                              0.10       2.87 f
  mult_29/S2_26_9/S (FA_X1)                               0.12       2.99 r
  mult_29/S2_27_8/S (FA_X1)                               0.10       3.09 f
  mult_29/S2_28_7/S (FA_X1)                               0.12       3.21 r
  mult_29/S2_29_6/S (FA_X1)                               0.10       3.31 f
  mult_29/S2_30_5/S (FA_X1)                               0.12       3.43 r
  mult_29/S4_4/S (FA_X1)                                  0.11       3.54 f
  mult_29/U64/Z (XOR2_X1)                                 0.07       3.61 f
  mult_29/FS_1/A[33] (SimpleMultiplier_DW01_add_0)        0.00       3.61 f
  mult_29/FS_1/U199/ZN (NOR2_X1)                          0.06       3.67 r
  mult_29/FS_1/U181/ZN (OAI21_X1)                         0.04       3.71 f
  mult_29/FS_1/U180/ZN (AOI21_X1)                         0.03       3.74 r
  mult_29/FS_1/U179/ZN (OAI21_X1)                         0.03       3.78 f
  mult_29/FS_1/U108/ZN (AOI221_X1)                        0.07       3.85 r
  mult_29/FS_1/U13/ZN (INV_X1)                            0.03       3.88 f
  mult_29/FS_1/U107/ZN (AOI21_X1)                         0.03       3.91 r
  mult_29/FS_1/U106/ZN (OAI21_X1)                         0.03       3.94 f
  mult_29/FS_1/U105/ZN (AOI21_X1)                         0.04       3.98 r
  mult_29/FS_1/U104/ZN (OAI21_X1)                         0.03       4.01 f
  mult_29/FS_1/U103/ZN (AOI21_X1)                         0.05       4.05 r
  mult_29/FS_1/U101/ZN (OAI21_X1)                         0.04       4.10 f
  mult_29/FS_1/U93/ZN (AOI21_X1)                          0.05       4.15 r
  mult_29/FS_1/U91/ZN (OAI21_X1)                          0.04       4.19 f
  mult_29/FS_1/U83/ZN (AOI21_X1)                          0.05       4.24 r
  mult_29/FS_1/U81/ZN (OAI21_X1)                          0.04       4.28 f
  mult_29/FS_1/U73/ZN (AOI21_X1)                          0.05       4.33 r
  mult_29/FS_1/U71/ZN (OAI21_X1)                          0.04       4.38 f
  mult_29/FS_1/U63/ZN (AOI21_X1)                          0.05       4.43 r
  mult_29/FS_1/U61/ZN (OAI21_X1)                          0.04       4.47 f
  mult_29/FS_1/U53/ZN (AOI21_X1)                          0.05       4.52 r
  mult_29/FS_1/U51/ZN (OAI21_X1)                          0.04       4.56 f
  mult_29/FS_1/U43/ZN (AOI21_X1)                          0.05       4.61 r
  mult_29/FS_1/U42/Z (XOR2_X1)                            0.06       4.67 r
  mult_29/FS_1/SUM[60] (SimpleMultiplier_DW01_add_0)      0.00       4.67 r
  mult_29/PRODUCT[62] (SimpleMultiplier_DW02_mult_0)      0.00       4.67 r
  registerOut/in[62] (Register64bit)                      0.00       4.67 r
  registerOut/U8/ZN (AND2_X1)                             0.04       4.71 r
  registerOut/out_reg_62_/D (DFF_X1)                      0.01       4.72 r
  data arrival time                                                  4.72

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_62_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -4.72
  --------------------------------------------------------------------------
  slack (MET)                                                       10.15


  Startpoint: registerIn2/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg[31]/Q (DFF_X1)                      0.08       0.08 f
  registerIn2/out[31] (Register32bit_1)                   0.00       0.08 f
  mult_29/B[31] (SimpleMultiplier_DW02_mult_0)            0.00       0.08 f
  mult_29/U319/ZN (INV_X1)                                0.03       0.10 r
  mult_29/U127/Z (BUF_X1)                                 0.08       0.18 r
  mult_29/U1382/ZN (NOR2_X1)                              0.05       0.22 f
  mult_29/U2/Z (XOR2_X1)                                  0.07       0.29 f
  mult_29/S2_2_29/CO (FA_X1)                              0.08       0.38 f
  mult_29/S2_3_29/S (FA_X1)                               0.13       0.51 r
  mult_29/S2_4_28/S (FA_X1)                               0.10       0.61 f
  mult_29/S2_5_27/CO (FA_X1)                              0.08       0.69 f
  mult_29/S2_6_27/S (FA_X1)                               0.13       0.82 r
  mult_29/S2_7_26/S (FA_X1)                               0.10       0.92 f
  mult_29/S2_8_25/CO (FA_X1)                              0.08       1.01 f
  mult_29/S2_9_25/S (FA_X1)                               0.13       1.14 r
  mult_29/S2_10_24/S (FA_X1)                              0.10       1.24 f
  mult_29/S2_11_23/S (FA_X1)                              0.12       1.36 r
  mult_29/S2_12_22/S (FA_X1)                              0.10       1.46 f
  mult_29/S2_13_21/S (FA_X1)                              0.12       1.58 r
  mult_29/S2_14_20/S (FA_X1)                              0.10       1.68 f
  mult_29/S2_15_19/S (FA_X1)                              0.12       1.80 r
  mult_29/S2_16_18/S (FA_X1)                              0.10       1.90 f
  mult_29/S2_17_17/CO (FA_X1)                             0.08       1.98 f
  mult_29/S2_18_17/S (FA_X1)                              0.13       2.11 r
  mult_29/S2_19_16/S (FA_X1)                              0.10       2.22 f
  mult_29/S2_20_15/S (FA_X1)                              0.12       2.33 r
  mult_29/S2_21_14/S (FA_X1)                              0.10       2.44 f
  mult_29/S2_22_13/S (FA_X1)                              0.12       2.55 r
  mult_29/S2_23_12/S (FA_X1)                              0.10       2.66 f
  mult_29/S2_24_11/S (FA_X1)                              0.12       2.77 r
  mult_29/S2_25_10/S (FA_X1)                              0.10       2.87 f
  mult_29/S2_26_9/S (FA_X1)                               0.12       2.99 r
  mult_29/S2_27_8/S (FA_X1)                               0.10       3.09 f
  mult_29/S2_28_7/S (FA_X1)                               0.12       3.21 r
  mult_29/S2_29_6/S (FA_X1)                               0.10       3.31 f
  mult_29/S2_30_5/S (FA_X1)                               0.12       3.43 r
  mult_29/S4_4/S (FA_X1)                                  0.11       3.54 f
  mult_29/U64/Z (XOR2_X1)                                 0.07       3.61 f
  mult_29/FS_1/A[33] (SimpleMultiplier_DW01_add_0)        0.00       3.61 f
  mult_29/FS_1/U199/ZN (NOR2_X1)                          0.06       3.67 r
  mult_29/FS_1/U181/ZN (OAI21_X1)                         0.04       3.71 f
  mult_29/FS_1/U180/ZN (AOI21_X1)                         0.03       3.74 r
  mult_29/FS_1/U179/ZN (OAI21_X1)                         0.03       3.78 f
  mult_29/FS_1/U108/ZN (AOI221_X1)                        0.07       3.85 r
  mult_29/FS_1/U13/ZN (INV_X1)                            0.03       3.88 f
  mult_29/FS_1/U107/ZN (AOI21_X1)                         0.03       3.91 r
  mult_29/FS_1/U106/ZN (OAI21_X1)                         0.03       3.94 f
  mult_29/FS_1/U105/ZN (AOI21_X1)                         0.04       3.98 r
  mult_29/FS_1/U104/ZN (OAI21_X1)                         0.03       4.01 f
  mult_29/FS_1/U103/ZN (AOI21_X1)                         0.05       4.05 r
  mult_29/FS_1/U101/ZN (OAI21_X1)                         0.04       4.10 f
  mult_29/FS_1/U93/ZN (AOI21_X1)                          0.05       4.15 r
  mult_29/FS_1/U91/ZN (OAI21_X1)                          0.04       4.19 f
  mult_29/FS_1/U83/ZN (AOI21_X1)                          0.05       4.24 r
  mult_29/FS_1/U81/ZN (OAI21_X1)                          0.04       4.28 f
  mult_29/FS_1/U73/ZN (AOI21_X1)                          0.05       4.33 r
  mult_29/FS_1/U71/ZN (OAI21_X1)                          0.04       4.38 f
  mult_29/FS_1/U63/ZN (AOI21_X1)                          0.05       4.43 r
  mult_29/FS_1/U61/ZN (OAI21_X1)                          0.04       4.47 f
  mult_29/FS_1/U53/ZN (AOI21_X1)                          0.05       4.52 r
  mult_29/FS_1/U51/ZN (OAI21_X1)                          0.04       4.56 f
  mult_29/FS_1/U47/Z (XOR2_X1)                            0.06       4.63 f
  mult_29/FS_1/SUM[59] (SimpleMultiplier_DW01_add_0)      0.00       4.63 f
  mult_29/PRODUCT[61] (SimpleMultiplier_DW02_mult_0)      0.00       4.63 f
  registerOut/in[61] (Register64bit)                      0.00       4.63 f
  registerOut/U9/ZN (AND2_X1)                             0.03       4.66 f
  registerOut/out_reg_61_/D (DFF_X1)                      0.01       4.67 f
  data arrival time                                                  4.67

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_61_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -4.67
  --------------------------------------------------------------------------
  slack (MET)                                                       10.20


  Startpoint: registerIn2/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_60_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg[31]/Q (DFF_X1)                      0.08       0.08 f
  registerIn2/out[31] (Register32bit_1)                   0.00       0.08 f
  mult_29/B[31] (SimpleMultiplier_DW02_mult_0)            0.00       0.08 f
  mult_29/U319/ZN (INV_X1)                                0.03       0.10 r
  mult_29/U127/Z (BUF_X1)                                 0.08       0.18 r
  mult_29/U1382/ZN (NOR2_X1)                              0.05       0.22 f
  mult_29/U2/Z (XOR2_X1)                                  0.07       0.29 f
  mult_29/S2_2_29/CO (FA_X1)                              0.08       0.38 f
  mult_29/S2_3_29/S (FA_X1)                               0.13       0.51 r
  mult_29/S2_4_28/S (FA_X1)                               0.10       0.61 f
  mult_29/S2_5_27/CO (FA_X1)                              0.08       0.69 f
  mult_29/S2_6_27/S (FA_X1)                               0.13       0.82 r
  mult_29/S2_7_26/S (FA_X1)                               0.10       0.92 f
  mult_29/S2_8_25/CO (FA_X1)                              0.08       1.01 f
  mult_29/S2_9_25/S (FA_X1)                               0.13       1.14 r
  mult_29/S2_10_24/S (FA_X1)                              0.10       1.24 f
  mult_29/S2_11_23/S (FA_X1)                              0.12       1.36 r
  mult_29/S2_12_22/S (FA_X1)                              0.10       1.46 f
  mult_29/S2_13_21/S (FA_X1)                              0.12       1.58 r
  mult_29/S2_14_20/S (FA_X1)                              0.10       1.68 f
  mult_29/S2_15_19/S (FA_X1)                              0.12       1.80 r
  mult_29/S2_16_18/S (FA_X1)                              0.10       1.90 f
  mult_29/S2_17_17/CO (FA_X1)                             0.08       1.98 f
  mult_29/S2_18_17/S (FA_X1)                              0.13       2.11 r
  mult_29/S2_19_16/S (FA_X1)                              0.10       2.22 f
  mult_29/S2_20_15/S (FA_X1)                              0.12       2.33 r
  mult_29/S2_21_14/S (FA_X1)                              0.10       2.44 f
  mult_29/S2_22_13/S (FA_X1)                              0.12       2.55 r
  mult_29/S2_23_12/S (FA_X1)                              0.10       2.66 f
  mult_29/S2_24_11/S (FA_X1)                              0.12       2.77 r
  mult_29/S2_25_10/S (FA_X1)                              0.10       2.87 f
  mult_29/S2_26_9/S (FA_X1)                               0.12       2.99 r
  mult_29/S2_27_8/S (FA_X1)                               0.10       3.09 f
  mult_29/S2_28_7/S (FA_X1)                               0.12       3.21 r
  mult_29/S2_29_6/S (FA_X1)                               0.10       3.31 f
  mult_29/S2_30_5/S (FA_X1)                               0.12       3.43 r
  mult_29/S4_4/S (FA_X1)                                  0.11       3.54 f
  mult_29/U64/Z (XOR2_X1)                                 0.07       3.61 f
  mult_29/FS_1/A[33] (SimpleMultiplier_DW01_add_0)        0.00       3.61 f
  mult_29/FS_1/U199/ZN (NOR2_X1)                          0.06       3.67 r
  mult_29/FS_1/U181/ZN (OAI21_X1)                         0.04       3.71 f
  mult_29/FS_1/U180/ZN (AOI21_X1)                         0.03       3.74 r
  mult_29/FS_1/U179/ZN (OAI21_X1)                         0.03       3.78 f
  mult_29/FS_1/U108/ZN (AOI221_X1)                        0.07       3.85 r
  mult_29/FS_1/U13/ZN (INV_X1)                            0.03       3.88 f
  mult_29/FS_1/U107/ZN (AOI21_X1)                         0.03       3.91 r
  mult_29/FS_1/U106/ZN (OAI21_X1)                         0.03       3.94 f
  mult_29/FS_1/U105/ZN (AOI21_X1)                         0.04       3.98 r
  mult_29/FS_1/U104/ZN (OAI21_X1)                         0.03       4.01 f
  mult_29/FS_1/U103/ZN (AOI21_X1)                         0.05       4.05 r
  mult_29/FS_1/U101/ZN (OAI21_X1)                         0.04       4.10 f
  mult_29/FS_1/U93/ZN (AOI21_X1)                          0.05       4.15 r
  mult_29/FS_1/U91/ZN (OAI21_X1)                          0.04       4.19 f
  mult_29/FS_1/U83/ZN (AOI21_X1)                          0.05       4.24 r
  mult_29/FS_1/U81/ZN (OAI21_X1)                          0.04       4.28 f
  mult_29/FS_1/U73/ZN (AOI21_X1)                          0.05       4.33 r
  mult_29/FS_1/U71/ZN (OAI21_X1)                          0.04       4.38 f
  mult_29/FS_1/U63/ZN (AOI21_X1)                          0.05       4.43 r
  mult_29/FS_1/U61/ZN (OAI21_X1)                          0.04       4.47 f
  mult_29/FS_1/U53/ZN (AOI21_X1)                          0.05       4.52 r
  mult_29/FS_1/U52/Z (XOR2_X1)                            0.06       4.58 r
  mult_29/FS_1/SUM[58] (SimpleMultiplier_DW01_add_0)      0.00       4.58 r
  mult_29/PRODUCT[60] (SimpleMultiplier_DW02_mult_0)      0.00       4.58 r
  registerOut/in[60] (Register64bit)                      0.00       4.58 r
  registerOut/U10/ZN (AND2_X1)                            0.04       4.62 r
  registerOut/out_reg_60_/D (DFF_X1)                      0.01       4.63 r
  data arrival time                                                  4.63

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_60_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -4.63
  --------------------------------------------------------------------------
  slack (MET)                                                       10.24


  Startpoint: registerIn2/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg[31]/Q (DFF_X1)                      0.08       0.08 f
  registerIn2/out[31] (Register32bit_1)                   0.00       0.08 f
  mult_29/B[31] (SimpleMultiplier_DW02_mult_0)            0.00       0.08 f
  mult_29/U319/ZN (INV_X1)                                0.03       0.10 r
  mult_29/U127/Z (BUF_X1)                                 0.08       0.18 r
  mult_29/U1382/ZN (NOR2_X1)                              0.05       0.22 f
  mult_29/U2/Z (XOR2_X1)                                  0.07       0.29 f
  mult_29/S2_2_29/CO (FA_X1)                              0.08       0.38 f
  mult_29/S2_3_29/S (FA_X1)                               0.13       0.51 r
  mult_29/S2_4_28/S (FA_X1)                               0.10       0.61 f
  mult_29/S2_5_27/CO (FA_X1)                              0.08       0.69 f
  mult_29/S2_6_27/S (FA_X1)                               0.13       0.82 r
  mult_29/S2_7_26/S (FA_X1)                               0.10       0.92 f
  mult_29/S2_8_25/CO (FA_X1)                              0.08       1.01 f
  mult_29/S2_9_25/S (FA_X1)                               0.13       1.14 r
  mult_29/S2_10_24/S (FA_X1)                              0.10       1.24 f
  mult_29/S2_11_23/S (FA_X1)                              0.12       1.36 r
  mult_29/S2_12_22/S (FA_X1)                              0.10       1.46 f
  mult_29/S2_13_21/S (FA_X1)                              0.12       1.58 r
  mult_29/S2_14_20/S (FA_X1)                              0.10       1.68 f
  mult_29/S2_15_19/S (FA_X1)                              0.12       1.80 r
  mult_29/S2_16_18/S (FA_X1)                              0.10       1.90 f
  mult_29/S2_17_17/CO (FA_X1)                             0.08       1.98 f
  mult_29/S2_18_17/S (FA_X1)                              0.13       2.11 r
  mult_29/S2_19_16/S (FA_X1)                              0.10       2.22 f
  mult_29/S2_20_15/S (FA_X1)                              0.12       2.33 r
  mult_29/S2_21_14/S (FA_X1)                              0.10       2.44 f
  mult_29/S2_22_13/S (FA_X1)                              0.12       2.55 r
  mult_29/S2_23_12/S (FA_X1)                              0.10       2.66 f
  mult_29/S2_24_11/S (FA_X1)                              0.12       2.77 r
  mult_29/S2_25_10/S (FA_X1)                              0.10       2.87 f
  mult_29/S2_26_9/S (FA_X1)                               0.12       2.99 r
  mult_29/S2_27_8/S (FA_X1)                               0.10       3.09 f
  mult_29/S2_28_7/S (FA_X1)                               0.12       3.21 r
  mult_29/S2_29_6/S (FA_X1)                               0.10       3.31 f
  mult_29/S2_30_5/S (FA_X1)                               0.12       3.43 r
  mult_29/S4_4/S (FA_X1)                                  0.11       3.54 f
  mult_29/U64/Z (XOR2_X1)                                 0.07       3.61 f
  mult_29/FS_1/A[33] (SimpleMultiplier_DW01_add_0)        0.00       3.61 f
  mult_29/FS_1/U199/ZN (NOR2_X1)                          0.06       3.67 r
  mult_29/FS_1/U181/ZN (OAI21_X1)                         0.04       3.71 f
  mult_29/FS_1/U180/ZN (AOI21_X1)                         0.03       3.74 r
  mult_29/FS_1/U179/ZN (OAI21_X1)                         0.03       3.78 f
  mult_29/FS_1/U108/ZN (AOI221_X1)                        0.07       3.85 r
  mult_29/FS_1/U13/ZN (INV_X1)                            0.03       3.88 f
  mult_29/FS_1/U107/ZN (AOI21_X1)                         0.03       3.91 r
  mult_29/FS_1/U106/ZN (OAI21_X1)                         0.03       3.94 f
  mult_29/FS_1/U105/ZN (AOI21_X1)                         0.04       3.98 r
  mult_29/FS_1/U104/ZN (OAI21_X1)                         0.03       4.01 f
  mult_29/FS_1/U103/ZN (AOI21_X1)                         0.05       4.05 r
  mult_29/FS_1/U101/ZN (OAI21_X1)                         0.04       4.10 f
  mult_29/FS_1/U93/ZN (AOI21_X1)                          0.05       4.15 r
  mult_29/FS_1/U91/ZN (OAI21_X1)                          0.04       4.19 f
  mult_29/FS_1/U83/ZN (AOI21_X1)                          0.05       4.24 r
  mult_29/FS_1/U81/ZN (OAI21_X1)                          0.04       4.28 f
  mult_29/FS_1/U73/ZN (AOI21_X1)                          0.05       4.33 r
  mult_29/FS_1/U71/ZN (OAI21_X1)                          0.04       4.38 f
  mult_29/FS_1/U63/ZN (AOI21_X1)                          0.05       4.43 r
  mult_29/FS_1/U61/ZN (OAI21_X1)                          0.04       4.47 f
  mult_29/FS_1/U57/Z (XOR2_X1)                            0.06       4.53 f
  mult_29/FS_1/SUM[57] (SimpleMultiplier_DW01_add_0)      0.00       4.53 f
  mult_29/PRODUCT[59] (SimpleMultiplier_DW02_mult_0)      0.00       4.53 f
  registerOut/in[59] (Register64bit)                      0.00       4.53 f
  registerOut/U11/ZN (AND2_X1)                            0.03       4.57 f
  registerOut/out_reg_59_/D (DFF_X1)                      0.01       4.57 f
  data arrival time                                                  4.57

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_59_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -4.57
  --------------------------------------------------------------------------
  slack (MET)                                                       10.30


  Startpoint: registerIn2/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg[31]/Q (DFF_X1)                      0.08       0.08 f
  registerIn2/out[31] (Register32bit_1)                   0.00       0.08 f
  mult_29/B[31] (SimpleMultiplier_DW02_mult_0)            0.00       0.08 f
  mult_29/U319/ZN (INV_X1)                                0.03       0.10 r
  mult_29/U127/Z (BUF_X1)                                 0.08       0.18 r
  mult_29/U1382/ZN (NOR2_X1)                              0.05       0.22 f
  mult_29/U2/Z (XOR2_X1)                                  0.07       0.29 f
  mult_29/S2_2_29/CO (FA_X1)                              0.08       0.38 f
  mult_29/S2_3_29/S (FA_X1)                               0.13       0.51 r
  mult_29/S2_4_28/S (FA_X1)                               0.10       0.61 f
  mult_29/S2_5_27/CO (FA_X1)                              0.08       0.69 f
  mult_29/S2_6_27/S (FA_X1)                               0.13       0.82 r
  mult_29/S2_7_26/S (FA_X1)                               0.10       0.92 f
  mult_29/S2_8_25/CO (FA_X1)                              0.08       1.01 f
  mult_29/S2_9_25/S (FA_X1)                               0.13       1.14 r
  mult_29/S2_10_24/S (FA_X1)                              0.10       1.24 f
  mult_29/S2_11_23/S (FA_X1)                              0.12       1.36 r
  mult_29/S2_12_22/S (FA_X1)                              0.10       1.46 f
  mult_29/S2_13_21/S (FA_X1)                              0.12       1.58 r
  mult_29/S2_14_20/S (FA_X1)                              0.10       1.68 f
  mult_29/S2_15_19/S (FA_X1)                              0.12       1.80 r
  mult_29/S2_16_18/S (FA_X1)                              0.10       1.90 f
  mult_29/S2_17_17/CO (FA_X1)                             0.08       1.98 f
  mult_29/S2_18_17/S (FA_X1)                              0.13       2.11 r
  mult_29/S2_19_16/S (FA_X1)                              0.10       2.22 f
  mult_29/S2_20_15/S (FA_X1)                              0.12       2.33 r
  mult_29/S2_21_14/S (FA_X1)                              0.10       2.44 f
  mult_29/S2_22_13/S (FA_X1)                              0.12       2.55 r
  mult_29/S2_23_12/S (FA_X1)                              0.10       2.66 f
  mult_29/S2_24_11/S (FA_X1)                              0.12       2.77 r
  mult_29/S2_25_10/S (FA_X1)                              0.10       2.87 f
  mult_29/S2_26_9/S (FA_X1)                               0.12       2.99 r
  mult_29/S2_27_8/S (FA_X1)                               0.10       3.09 f
  mult_29/S2_28_7/S (FA_X1)                               0.12       3.21 r
  mult_29/S2_29_6/S (FA_X1)                               0.10       3.31 f
  mult_29/S2_30_5/S (FA_X1)                               0.12       3.43 r
  mult_29/S4_4/S (FA_X1)                                  0.11       3.54 f
  mult_29/U64/Z (XOR2_X1)                                 0.07       3.61 f
  mult_29/FS_1/A[33] (SimpleMultiplier_DW01_add_0)        0.00       3.61 f
  mult_29/FS_1/U199/ZN (NOR2_X1)                          0.06       3.67 r
  mult_29/FS_1/U181/ZN (OAI21_X1)                         0.04       3.71 f
  mult_29/FS_1/U180/ZN (AOI21_X1)                         0.03       3.74 r
  mult_29/FS_1/U179/ZN (OAI21_X1)                         0.03       3.78 f
  mult_29/FS_1/U108/ZN (AOI221_X1)                        0.07       3.85 r
  mult_29/FS_1/U13/ZN (INV_X1)                            0.03       3.88 f
  mult_29/FS_1/U107/ZN (AOI21_X1)                         0.03       3.91 r
  mult_29/FS_1/U106/ZN (OAI21_X1)                         0.03       3.94 f
  mult_29/FS_1/U105/ZN (AOI21_X1)                         0.04       3.98 r
  mult_29/FS_1/U104/ZN (OAI21_X1)                         0.03       4.01 f
  mult_29/FS_1/U103/ZN (AOI21_X1)                         0.05       4.05 r
  mult_29/FS_1/U101/ZN (OAI21_X1)                         0.04       4.10 f
  mult_29/FS_1/U93/ZN (AOI21_X1)                          0.05       4.15 r
  mult_29/FS_1/U91/ZN (OAI21_X1)                          0.04       4.19 f
  mult_29/FS_1/U83/ZN (AOI21_X1)                          0.05       4.24 r
  mult_29/FS_1/U81/ZN (OAI21_X1)                          0.04       4.28 f
  mult_29/FS_1/U73/ZN (AOI21_X1)                          0.05       4.33 r
  mult_29/FS_1/U71/ZN (OAI21_X1)                          0.04       4.38 f
  mult_29/FS_1/U63/ZN (AOI21_X1)                          0.05       4.43 r
  mult_29/FS_1/U62/Z (XOR2_X1)                            0.06       4.49 r
  mult_29/FS_1/SUM[56] (SimpleMultiplier_DW01_add_0)      0.00       4.49 r
  mult_29/PRODUCT[58] (SimpleMultiplier_DW02_mult_0)      0.00       4.49 r
  registerOut/in[58] (Register64bit)                      0.00       4.49 r
  registerOut/U12/ZN (AND2_X1)                            0.04       4.53 r
  registerOut/out_reg_58_/D (DFF_X1)                      0.01       4.54 r
  data arrival time                                                  4.54

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_58_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -4.54
  --------------------------------------------------------------------------
  slack (MET)                                                       10.33


  Startpoint: registerIn2/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_57_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg[31]/Q (DFF_X1)                      0.08       0.08 f
  registerIn2/out[31] (Register32bit_1)                   0.00       0.08 f
  mult_29/B[31] (SimpleMultiplier_DW02_mult_0)            0.00       0.08 f
  mult_29/U319/ZN (INV_X1)                                0.03       0.10 r
  mult_29/U127/Z (BUF_X1)                                 0.08       0.18 r
  mult_29/U1382/ZN (NOR2_X1)                              0.05       0.22 f
  mult_29/U2/Z (XOR2_X1)                                  0.07       0.29 f
  mult_29/S2_2_29/CO (FA_X1)                              0.08       0.38 f
  mult_29/S2_3_29/S (FA_X1)                               0.13       0.51 r
  mult_29/S2_4_28/S (FA_X1)                               0.10       0.61 f
  mult_29/S2_5_27/CO (FA_X1)                              0.08       0.69 f
  mult_29/S2_6_27/S (FA_X1)                               0.13       0.82 r
  mult_29/S2_7_26/S (FA_X1)                               0.10       0.92 f
  mult_29/S2_8_25/CO (FA_X1)                              0.08       1.01 f
  mult_29/S2_9_25/S (FA_X1)                               0.13       1.14 r
  mult_29/S2_10_24/S (FA_X1)                              0.10       1.24 f
  mult_29/S2_11_23/S (FA_X1)                              0.12       1.36 r
  mult_29/S2_12_22/S (FA_X1)                              0.10       1.46 f
  mult_29/S2_13_21/S (FA_X1)                              0.12       1.58 r
  mult_29/S2_14_20/S (FA_X1)                              0.10       1.68 f
  mult_29/S2_15_19/S (FA_X1)                              0.12       1.80 r
  mult_29/S2_16_18/S (FA_X1)                              0.10       1.90 f
  mult_29/S2_17_17/CO (FA_X1)                             0.08       1.98 f
  mult_29/S2_18_17/S (FA_X1)                              0.13       2.11 r
  mult_29/S2_19_16/S (FA_X1)                              0.10       2.22 f
  mult_29/S2_20_15/S (FA_X1)                              0.12       2.33 r
  mult_29/S2_21_14/S (FA_X1)                              0.10       2.44 f
  mult_29/S2_22_13/S (FA_X1)                              0.12       2.55 r
  mult_29/S2_23_12/S (FA_X1)                              0.10       2.66 f
  mult_29/S2_24_11/S (FA_X1)                              0.12       2.77 r
  mult_29/S2_25_10/S (FA_X1)                              0.10       2.87 f
  mult_29/S2_26_9/S (FA_X1)                               0.12       2.99 r
  mult_29/S2_27_8/S (FA_X1)                               0.10       3.09 f
  mult_29/S2_28_7/S (FA_X1)                               0.12       3.21 r
  mult_29/S2_29_6/S (FA_X1)                               0.10       3.31 f
  mult_29/S2_30_5/S (FA_X1)                               0.12       3.43 r
  mult_29/S4_4/S (FA_X1)                                  0.11       3.54 f
  mult_29/U64/Z (XOR2_X1)                                 0.07       3.61 f
  mult_29/FS_1/A[33] (SimpleMultiplier_DW01_add_0)        0.00       3.61 f
  mult_29/FS_1/U199/ZN (NOR2_X1)                          0.06       3.67 r
  mult_29/FS_1/U181/ZN (OAI21_X1)                         0.04       3.71 f
  mult_29/FS_1/U180/ZN (AOI21_X1)                         0.03       3.74 r
  mult_29/FS_1/U179/ZN (OAI21_X1)                         0.03       3.78 f
  mult_29/FS_1/U108/ZN (AOI221_X1)                        0.07       3.85 r
  mult_29/FS_1/U13/ZN (INV_X1)                            0.03       3.88 f
  mult_29/FS_1/U107/ZN (AOI21_X1)                         0.03       3.91 r
  mult_29/FS_1/U106/ZN (OAI21_X1)                         0.03       3.94 f
  mult_29/FS_1/U105/ZN (AOI21_X1)                         0.04       3.98 r
  mult_29/FS_1/U104/ZN (OAI21_X1)                         0.03       4.01 f
  mult_29/FS_1/U103/ZN (AOI21_X1)                         0.05       4.05 r
  mult_29/FS_1/U101/ZN (OAI21_X1)                         0.04       4.10 f
  mult_29/FS_1/U93/ZN (AOI21_X1)                          0.05       4.15 r
  mult_29/FS_1/U91/ZN (OAI21_X1)                          0.04       4.19 f
  mult_29/FS_1/U83/ZN (AOI21_X1)                          0.05       4.24 r
  mult_29/FS_1/U81/ZN (OAI21_X1)                          0.04       4.28 f
  mult_29/FS_1/U73/ZN (AOI21_X1)                          0.05       4.33 r
  mult_29/FS_1/U71/ZN (OAI21_X1)                          0.04       4.38 f
  mult_29/FS_1/U67/Z (XOR2_X1)                            0.06       4.44 f
  mult_29/FS_1/SUM[55] (SimpleMultiplier_DW01_add_0)      0.00       4.44 f
  mult_29/PRODUCT[57] (SimpleMultiplier_DW02_mult_0)      0.00       4.44 f
  registerOut/in[57] (Register64bit)                      0.00       4.44 f
  registerOut/U13/ZN (AND2_X1)                            0.03       4.47 f
  registerOut/out_reg_57_/D (DFF_X1)                      0.01       4.48 f
  data arrival time                                                  4.48

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_57_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -4.48
  --------------------------------------------------------------------------
  slack (MET)                                                       10.39


  Startpoint: registerIn2/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg[31]/Q (DFF_X1)                      0.08       0.08 f
  registerIn2/out[31] (Register32bit_1)                   0.00       0.08 f
  mult_29/B[31] (SimpleMultiplier_DW02_mult_0)            0.00       0.08 f
  mult_29/U319/ZN (INV_X1)                                0.03       0.10 r
  mult_29/U127/Z (BUF_X1)                                 0.08       0.18 r
  mult_29/U1382/ZN (NOR2_X1)                              0.05       0.22 f
  mult_29/U2/Z (XOR2_X1)                                  0.07       0.29 f
  mult_29/S2_2_29/CO (FA_X1)                              0.08       0.38 f
  mult_29/S2_3_29/S (FA_X1)                               0.13       0.51 r
  mult_29/S2_4_28/S (FA_X1)                               0.10       0.61 f
  mult_29/S2_5_27/CO (FA_X1)                              0.08       0.69 f
  mult_29/S2_6_27/S (FA_X1)                               0.13       0.82 r
  mult_29/S2_7_26/S (FA_X1)                               0.10       0.92 f
  mult_29/S2_8_25/CO (FA_X1)                              0.08       1.01 f
  mult_29/S2_9_25/S (FA_X1)                               0.13       1.14 r
  mult_29/S2_10_24/S (FA_X1)                              0.10       1.24 f
  mult_29/S2_11_23/S (FA_X1)                              0.12       1.36 r
  mult_29/S2_12_22/S (FA_X1)                              0.10       1.46 f
  mult_29/S2_13_21/S (FA_X1)                              0.12       1.58 r
  mult_29/S2_14_20/S (FA_X1)                              0.10       1.68 f
  mult_29/S2_15_19/S (FA_X1)                              0.12       1.80 r
  mult_29/S2_16_18/S (FA_X1)                              0.10       1.90 f
  mult_29/S2_17_17/CO (FA_X1)                             0.08       1.98 f
  mult_29/S2_18_17/S (FA_X1)                              0.13       2.11 r
  mult_29/S2_19_16/S (FA_X1)                              0.10       2.22 f
  mult_29/S2_20_15/S (FA_X1)                              0.12       2.33 r
  mult_29/S2_21_14/S (FA_X1)                              0.10       2.44 f
  mult_29/S2_22_13/S (FA_X1)                              0.12       2.55 r
  mult_29/S2_23_12/S (FA_X1)                              0.10       2.66 f
  mult_29/S2_24_11/S (FA_X1)                              0.12       2.77 r
  mult_29/S2_25_10/S (FA_X1)                              0.10       2.87 f
  mult_29/S2_26_9/S (FA_X1)                               0.12       2.99 r
  mult_29/S2_27_8/S (FA_X1)                               0.10       3.09 f
  mult_29/S2_28_7/S (FA_X1)                               0.12       3.21 r
  mult_29/S2_29_6/S (FA_X1)                               0.10       3.31 f
  mult_29/S2_30_5/S (FA_X1)                               0.12       3.43 r
  mult_29/S4_4/S (FA_X1)                                  0.11       3.54 f
  mult_29/U64/Z (XOR2_X1)                                 0.07       3.61 f
  mult_29/FS_1/A[33] (SimpleMultiplier_DW01_add_0)        0.00       3.61 f
  mult_29/FS_1/U199/ZN (NOR2_X1)                          0.06       3.67 r
  mult_29/FS_1/U181/ZN (OAI21_X1)                         0.04       3.71 f
  mult_29/FS_1/U180/ZN (AOI21_X1)                         0.03       3.74 r
  mult_29/FS_1/U179/ZN (OAI21_X1)                         0.03       3.78 f
  mult_29/FS_1/U108/ZN (AOI221_X1)                        0.07       3.85 r
  mult_29/FS_1/U13/ZN (INV_X1)                            0.03       3.88 f
  mult_29/FS_1/U107/ZN (AOI21_X1)                         0.03       3.91 r
  mult_29/FS_1/U106/ZN (OAI21_X1)                         0.03       3.94 f
  mult_29/FS_1/U105/ZN (AOI21_X1)                         0.04       3.98 r
  mult_29/FS_1/U104/ZN (OAI21_X1)                         0.03       4.01 f
  mult_29/FS_1/U103/ZN (AOI21_X1)                         0.05       4.05 r
  mult_29/FS_1/U101/ZN (OAI21_X1)                         0.04       4.10 f
  mult_29/FS_1/U93/ZN (AOI21_X1)                          0.05       4.15 r
  mult_29/FS_1/U91/ZN (OAI21_X1)                          0.04       4.19 f
  mult_29/FS_1/U83/ZN (AOI21_X1)                          0.05       4.24 r
  mult_29/FS_1/U81/ZN (OAI21_X1)                          0.04       4.28 f
  mult_29/FS_1/U73/ZN (AOI21_X1)                          0.05       4.33 r
  mult_29/FS_1/U72/Z (XOR2_X1)                            0.06       4.40 r
  mult_29/FS_1/SUM[54] (SimpleMultiplier_DW01_add_0)      0.00       4.40 r
  mult_29/PRODUCT[56] (SimpleMultiplier_DW02_mult_0)      0.00       4.40 r
  registerOut/in[56] (Register64bit)                      0.00       4.40 r
  registerOut/U14/ZN (AND2_X1)                            0.04       4.44 r
  registerOut/out_reg_56_/D (DFF_X1)                      0.01       4.44 r
  data arrival time                                                  4.44

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_56_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -4.44
  --------------------------------------------------------------------------
  slack (MET)                                                       10.42


  Startpoint: registerIn2/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg[31]/Q (DFF_X1)                      0.08       0.08 f
  registerIn2/out[31] (Register32bit_1)                   0.00       0.08 f
  mult_29/B[31] (SimpleMultiplier_DW02_mult_0)            0.00       0.08 f
  mult_29/U319/ZN (INV_X1)                                0.03       0.10 r
  mult_29/U127/Z (BUF_X1)                                 0.08       0.18 r
  mult_29/U1382/ZN (NOR2_X1)                              0.05       0.22 f
  mult_29/U2/Z (XOR2_X1)                                  0.07       0.29 f
  mult_29/S2_2_29/CO (FA_X1)                              0.08       0.38 f
  mult_29/S2_3_29/S (FA_X1)                               0.13       0.51 r
  mult_29/S2_4_28/S (FA_X1)                               0.10       0.61 f
  mult_29/S2_5_27/CO (FA_X1)                              0.08       0.69 f
  mult_29/S2_6_27/S (FA_X1)                               0.13       0.82 r
  mult_29/S2_7_26/S (FA_X1)                               0.10       0.92 f
  mult_29/S2_8_25/CO (FA_X1)                              0.08       1.01 f
  mult_29/S2_9_25/S (FA_X1)                               0.13       1.14 r
  mult_29/S2_10_24/S (FA_X1)                              0.10       1.24 f
  mult_29/S2_11_23/S (FA_X1)                              0.12       1.36 r
  mult_29/S2_12_22/S (FA_X1)                              0.10       1.46 f
  mult_29/S2_13_21/S (FA_X1)                              0.12       1.58 r
  mult_29/S2_14_20/S (FA_X1)                              0.10       1.68 f
  mult_29/S2_15_19/S (FA_X1)                              0.12       1.80 r
  mult_29/S2_16_18/S (FA_X1)                              0.10       1.90 f
  mult_29/S2_17_17/CO (FA_X1)                             0.08       1.98 f
  mult_29/S2_18_17/S (FA_X1)                              0.13       2.11 r
  mult_29/S2_19_16/S (FA_X1)                              0.10       2.22 f
  mult_29/S2_20_15/S (FA_X1)                              0.12       2.33 r
  mult_29/S2_21_14/S (FA_X1)                              0.10       2.44 f
  mult_29/S2_22_13/S (FA_X1)                              0.12       2.55 r
  mult_29/S2_23_12/S (FA_X1)                              0.10       2.66 f
  mult_29/S2_24_11/S (FA_X1)                              0.12       2.77 r
  mult_29/S2_25_10/S (FA_X1)                              0.10       2.87 f
  mult_29/S2_26_9/S (FA_X1)                               0.12       2.99 r
  mult_29/S2_27_8/S (FA_X1)                               0.10       3.09 f
  mult_29/S2_28_7/S (FA_X1)                               0.12       3.21 r
  mult_29/S2_29_6/S (FA_X1)                               0.10       3.31 f
  mult_29/S2_30_5/S (FA_X1)                               0.12       3.43 r
  mult_29/S4_4/S (FA_X1)                                  0.11       3.54 f
  mult_29/U64/Z (XOR2_X1)                                 0.07       3.61 f
  mult_29/FS_1/A[33] (SimpleMultiplier_DW01_add_0)        0.00       3.61 f
  mult_29/FS_1/U199/ZN (NOR2_X1)                          0.06       3.67 r
  mult_29/FS_1/U181/ZN (OAI21_X1)                         0.04       3.71 f
  mult_29/FS_1/U180/ZN (AOI21_X1)                         0.03       3.74 r
  mult_29/FS_1/U179/ZN (OAI21_X1)                         0.03       3.78 f
  mult_29/FS_1/U108/ZN (AOI221_X1)                        0.07       3.85 r
  mult_29/FS_1/U13/ZN (INV_X1)                            0.03       3.88 f
  mult_29/FS_1/U107/ZN (AOI21_X1)                         0.03       3.91 r
  mult_29/FS_1/U106/ZN (OAI21_X1)                         0.03       3.94 f
  mult_29/FS_1/U105/ZN (AOI21_X1)                         0.04       3.98 r
  mult_29/FS_1/U104/ZN (OAI21_X1)                         0.03       4.01 f
  mult_29/FS_1/U103/ZN (AOI21_X1)                         0.05       4.05 r
  mult_29/FS_1/U101/ZN (OAI21_X1)                         0.04       4.10 f
  mult_29/FS_1/U93/ZN (AOI21_X1)                          0.05       4.15 r
  mult_29/FS_1/U91/ZN (OAI21_X1)                          0.04       4.19 f
  mult_29/FS_1/U83/ZN (AOI21_X1)                          0.05       4.24 r
  mult_29/FS_1/U81/ZN (OAI21_X1)                          0.04       4.28 f
  mult_29/FS_1/U77/Z (XOR2_X1)                            0.06       4.35 f
  mult_29/FS_1/SUM[53] (SimpleMultiplier_DW01_add_0)      0.00       4.35 f
  mult_29/PRODUCT[55] (SimpleMultiplier_DW02_mult_0)      0.00       4.35 f
  registerOut/in[55] (Register64bit)                      0.00       4.35 f
  registerOut/U15/ZN (AND2_X1)                            0.03       4.38 f
  registerOut/out_reg_55_/D (DFF_X1)                      0.01       4.39 f
  data arrival time                                                  4.39

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_55_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -4.39
  --------------------------------------------------------------------------
  slack (MET)                                                       10.48


  Startpoint: registerIn2/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg[31]/Q (DFF_X1)                      0.08       0.08 f
  registerIn2/out[31] (Register32bit_1)                   0.00       0.08 f
  mult_29/B[31] (SimpleMultiplier_DW02_mult_0)            0.00       0.08 f
  mult_29/U319/ZN (INV_X1)                                0.03       0.10 r
  mult_29/U127/Z (BUF_X1)                                 0.08       0.18 r
  mult_29/U1382/ZN (NOR2_X1)                              0.05       0.22 f
  mult_29/U2/Z (XOR2_X1)                                  0.07       0.29 f
  mult_29/S2_2_29/CO (FA_X1)                              0.08       0.38 f
  mult_29/S2_3_29/S (FA_X1)                               0.13       0.51 r
  mult_29/S2_4_28/S (FA_X1)                               0.10       0.61 f
  mult_29/S2_5_27/CO (FA_X1)                              0.08       0.69 f
  mult_29/S2_6_27/S (FA_X1)                               0.13       0.82 r
  mult_29/S2_7_26/S (FA_X1)                               0.10       0.92 f
  mult_29/S2_8_25/CO (FA_X1)                              0.08       1.01 f
  mult_29/S2_9_25/S (FA_X1)                               0.13       1.14 r
  mult_29/S2_10_24/S (FA_X1)                              0.10       1.24 f
  mult_29/S2_11_23/S (FA_X1)                              0.12       1.36 r
  mult_29/S2_12_22/S (FA_X1)                              0.10       1.46 f
  mult_29/S2_13_21/S (FA_X1)                              0.12       1.58 r
  mult_29/S2_14_20/S (FA_X1)                              0.10       1.68 f
  mult_29/S2_15_19/S (FA_X1)                              0.12       1.80 r
  mult_29/S2_16_18/S (FA_X1)                              0.10       1.90 f
  mult_29/S2_17_17/CO (FA_X1)                             0.08       1.98 f
  mult_29/S2_18_17/S (FA_X1)                              0.13       2.11 r
  mult_29/S2_19_16/S (FA_X1)                              0.10       2.22 f
  mult_29/S2_20_15/S (FA_X1)                              0.12       2.33 r
  mult_29/S2_21_14/S (FA_X1)                              0.10       2.44 f
  mult_29/S2_22_13/S (FA_X1)                              0.12       2.55 r
  mult_29/S2_23_12/S (FA_X1)                              0.10       2.66 f
  mult_29/S2_24_11/S (FA_X1)                              0.12       2.77 r
  mult_29/S2_25_10/S (FA_X1)                              0.10       2.87 f
  mult_29/S2_26_9/S (FA_X1)                               0.12       2.99 r
  mult_29/S2_27_8/S (FA_X1)                               0.10       3.09 f
  mult_29/S2_28_7/S (FA_X1)                               0.12       3.21 r
  mult_29/S2_29_6/S (FA_X1)                               0.10       3.31 f
  mult_29/S2_30_5/S (FA_X1)                               0.12       3.43 r
  mult_29/S4_4/S (FA_X1)                                  0.11       3.54 f
  mult_29/U64/Z (XOR2_X1)                                 0.07       3.61 f
  mult_29/FS_1/A[33] (SimpleMultiplier_DW01_add_0)        0.00       3.61 f
  mult_29/FS_1/U199/ZN (NOR2_X1)                          0.06       3.67 r
  mult_29/FS_1/U181/ZN (OAI21_X1)                         0.04       3.71 f
  mult_29/FS_1/U180/ZN (AOI21_X1)                         0.03       3.74 r
  mult_29/FS_1/U179/ZN (OAI21_X1)                         0.03       3.78 f
  mult_29/FS_1/U108/ZN (AOI221_X1)                        0.07       3.85 r
  mult_29/FS_1/U13/ZN (INV_X1)                            0.03       3.88 f
  mult_29/FS_1/U107/ZN (AOI21_X1)                         0.03       3.91 r
  mult_29/FS_1/U106/ZN (OAI21_X1)                         0.03       3.94 f
  mult_29/FS_1/U105/ZN (AOI21_X1)                         0.04       3.98 r
  mult_29/FS_1/U104/ZN (OAI21_X1)                         0.03       4.01 f
  mult_29/FS_1/U103/ZN (AOI21_X1)                         0.05       4.05 r
  mult_29/FS_1/U101/ZN (OAI21_X1)                         0.04       4.10 f
  mult_29/FS_1/U93/ZN (AOI21_X1)                          0.05       4.15 r
  mult_29/FS_1/U91/ZN (OAI21_X1)                          0.04       4.19 f
  mult_29/FS_1/U83/ZN (AOI21_X1)                          0.05       4.24 r
  mult_29/FS_1/U82/Z (XOR2_X1)                            0.06       4.30 r
  mult_29/FS_1/SUM[52] (SimpleMultiplier_DW01_add_0)      0.00       4.30 r
  mult_29/PRODUCT[54] (SimpleMultiplier_DW02_mult_0)      0.00       4.30 r
  registerOut/in[54] (Register64bit)                      0.00       4.30 r
  registerOut/U16/ZN (AND2_X1)                            0.04       4.34 r
  registerOut/out_reg_54_/D (DFF_X1)                      0.01       4.35 r
  data arrival time                                                  4.35

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_54_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -4.35
  --------------------------------------------------------------------------
  slack (MET)                                                       10.52


  Startpoint: registerIn2/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_53_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg[31]/Q (DFF_X1)                      0.08       0.08 f
  registerIn2/out[31] (Register32bit_1)                   0.00       0.08 f
  mult_29/B[31] (SimpleMultiplier_DW02_mult_0)            0.00       0.08 f
  mult_29/U319/ZN (INV_X1)                                0.03       0.10 r
  mult_29/U127/Z (BUF_X1)                                 0.08       0.18 r
  mult_29/U1382/ZN (NOR2_X1)                              0.05       0.22 f
  mult_29/U2/Z (XOR2_X1)                                  0.07       0.29 f
  mult_29/S2_2_29/CO (FA_X1)                              0.08       0.38 f
  mult_29/S2_3_29/S (FA_X1)                               0.13       0.51 r
  mult_29/S2_4_28/S (FA_X1)                               0.10       0.61 f
  mult_29/S2_5_27/CO (FA_X1)                              0.08       0.69 f
  mult_29/S2_6_27/S (FA_X1)                               0.13       0.82 r
  mult_29/S2_7_26/S (FA_X1)                               0.10       0.92 f
  mult_29/S2_8_25/CO (FA_X1)                              0.08       1.01 f
  mult_29/S2_9_25/S (FA_X1)                               0.13       1.14 r
  mult_29/S2_10_24/S (FA_X1)                              0.10       1.24 f
  mult_29/S2_11_23/S (FA_X1)                              0.12       1.36 r
  mult_29/S2_12_22/S (FA_X1)                              0.10       1.46 f
  mult_29/S2_13_21/S (FA_X1)                              0.12       1.58 r
  mult_29/S2_14_20/S (FA_X1)                              0.10       1.68 f
  mult_29/S2_15_19/S (FA_X1)                              0.12       1.80 r
  mult_29/S2_16_18/S (FA_X1)                              0.10       1.90 f
  mult_29/S2_17_17/CO (FA_X1)                             0.08       1.98 f
  mult_29/S2_18_17/S (FA_X1)                              0.13       2.11 r
  mult_29/S2_19_16/S (FA_X1)                              0.10       2.22 f
  mult_29/S2_20_15/S (FA_X1)                              0.12       2.33 r
  mult_29/S2_21_14/S (FA_X1)                              0.10       2.44 f
  mult_29/S2_22_13/S (FA_X1)                              0.12       2.55 r
  mult_29/S2_23_12/S (FA_X1)                              0.10       2.66 f
  mult_29/S2_24_11/S (FA_X1)                              0.12       2.77 r
  mult_29/S2_25_10/S (FA_X1)                              0.10       2.87 f
  mult_29/S2_26_9/S (FA_X1)                               0.12       2.99 r
  mult_29/S2_27_8/S (FA_X1)                               0.10       3.09 f
  mult_29/S2_28_7/S (FA_X1)                               0.12       3.21 r
  mult_29/S2_29_6/S (FA_X1)                               0.10       3.31 f
  mult_29/S2_30_5/S (FA_X1)                               0.12       3.43 r
  mult_29/S4_4/S (FA_X1)                                  0.11       3.54 f
  mult_29/U64/Z (XOR2_X1)                                 0.07       3.61 f
  mult_29/FS_1/A[33] (SimpleMultiplier_DW01_add_0)        0.00       3.61 f
  mult_29/FS_1/U199/ZN (NOR2_X1)                          0.06       3.67 r
  mult_29/FS_1/U181/ZN (OAI21_X1)                         0.04       3.71 f
  mult_29/FS_1/U180/ZN (AOI21_X1)                         0.03       3.74 r
  mult_29/FS_1/U179/ZN (OAI21_X1)                         0.03       3.78 f
  mult_29/FS_1/U108/ZN (AOI221_X1)                        0.07       3.85 r
  mult_29/FS_1/U13/ZN (INV_X1)                            0.03       3.88 f
  mult_29/FS_1/U107/ZN (AOI21_X1)                         0.03       3.91 r
  mult_29/FS_1/U106/ZN (OAI21_X1)                         0.03       3.94 f
  mult_29/FS_1/U105/ZN (AOI21_X1)                         0.04       3.98 r
  mult_29/FS_1/U104/ZN (OAI21_X1)                         0.03       4.01 f
  mult_29/FS_1/U103/ZN (AOI21_X1)                         0.05       4.05 r
  mult_29/FS_1/U101/ZN (OAI21_X1)                         0.04       4.10 f
  mult_29/FS_1/U93/ZN (AOI21_X1)                          0.05       4.15 r
  mult_29/FS_1/U91/ZN (OAI21_X1)                          0.04       4.19 f
  mult_29/FS_1/U87/Z (XOR2_X1)                            0.06       4.25 f
  mult_29/FS_1/SUM[51] (SimpleMultiplier_DW01_add_0)      0.00       4.25 f
  mult_29/PRODUCT[53] (SimpleMultiplier_DW02_mult_0)      0.00       4.25 f
  registerOut/in[53] (Register64bit)                      0.00       4.25 f
  registerOut/U17/ZN (AND2_X1)                            0.03       4.29 f
  registerOut/out_reg_53_/D (DFF_X1)                      0.01       4.29 f
  data arrival time                                                  4.29

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_53_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -4.29
  --------------------------------------------------------------------------
  slack (MET)                                                       10.58


  Startpoint: registerIn2/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg[31]/Q (DFF_X1)                      0.08       0.08 f
  registerIn2/out[31] (Register32bit_1)                   0.00       0.08 f
  mult_29/B[31] (SimpleMultiplier_DW02_mult_0)            0.00       0.08 f
  mult_29/U319/ZN (INV_X1)                                0.03       0.10 r
  mult_29/U127/Z (BUF_X1)                                 0.08       0.18 r
  mult_29/U1382/ZN (NOR2_X1)                              0.05       0.22 f
  mult_29/U2/Z (XOR2_X1)                                  0.07       0.29 f
  mult_29/S2_2_29/CO (FA_X1)                              0.08       0.38 f
  mult_29/S2_3_29/S (FA_X1)                               0.13       0.51 r
  mult_29/S2_4_28/S (FA_X1)                               0.10       0.61 f
  mult_29/S2_5_27/CO (FA_X1)                              0.08       0.69 f
  mult_29/S2_6_27/S (FA_X1)                               0.13       0.82 r
  mult_29/S2_7_26/S (FA_X1)                               0.10       0.92 f
  mult_29/S2_8_25/CO (FA_X1)                              0.08       1.01 f
  mult_29/S2_9_25/S (FA_X1)                               0.13       1.14 r
  mult_29/S2_10_24/S (FA_X1)                              0.10       1.24 f
  mult_29/S2_11_23/S (FA_X1)                              0.12       1.36 r
  mult_29/S2_12_22/S (FA_X1)                              0.10       1.46 f
  mult_29/S2_13_21/S (FA_X1)                              0.12       1.58 r
  mult_29/S2_14_20/S (FA_X1)                              0.10       1.68 f
  mult_29/S2_15_19/S (FA_X1)                              0.12       1.80 r
  mult_29/S2_16_18/S (FA_X1)                              0.10       1.90 f
  mult_29/S2_17_17/CO (FA_X1)                             0.08       1.98 f
  mult_29/S2_18_17/S (FA_X1)                              0.13       2.11 r
  mult_29/S2_19_16/S (FA_X1)                              0.10       2.22 f
  mult_29/S2_20_15/S (FA_X1)                              0.12       2.33 r
  mult_29/S2_21_14/S (FA_X1)                              0.10       2.44 f
  mult_29/S2_22_13/S (FA_X1)                              0.12       2.55 r
  mult_29/S2_23_12/S (FA_X1)                              0.10       2.66 f
  mult_29/S2_24_11/S (FA_X1)                              0.12       2.77 r
  mult_29/S2_25_10/S (FA_X1)                              0.10       2.87 f
  mult_29/S2_26_9/S (FA_X1)                               0.12       2.99 r
  mult_29/S2_27_8/S (FA_X1)                               0.10       3.09 f
  mult_29/S2_28_7/S (FA_X1)                               0.12       3.21 r
  mult_29/S2_29_6/S (FA_X1)                               0.10       3.31 f
  mult_29/S2_30_5/S (FA_X1)                               0.12       3.43 r
  mult_29/S4_4/S (FA_X1)                                  0.11       3.54 f
  mult_29/U64/Z (XOR2_X1)                                 0.07       3.61 f
  mult_29/FS_1/A[33] (SimpleMultiplier_DW01_add_0)        0.00       3.61 f
  mult_29/FS_1/U199/ZN (NOR2_X1)                          0.06       3.67 r
  mult_29/FS_1/U181/ZN (OAI21_X1)                         0.04       3.71 f
  mult_29/FS_1/U180/ZN (AOI21_X1)                         0.03       3.74 r
  mult_29/FS_1/U179/ZN (OAI21_X1)                         0.03       3.78 f
  mult_29/FS_1/U108/ZN (AOI221_X1)                        0.07       3.85 r
  mult_29/FS_1/U13/ZN (INV_X1)                            0.03       3.88 f
  mult_29/FS_1/U107/ZN (AOI21_X1)                         0.03       3.91 r
  mult_29/FS_1/U106/ZN (OAI21_X1)                         0.03       3.94 f
  mult_29/FS_1/U105/ZN (AOI21_X1)                         0.04       3.98 r
  mult_29/FS_1/U104/ZN (OAI21_X1)                         0.03       4.01 f
  mult_29/FS_1/U103/ZN (AOI21_X1)                         0.05       4.05 r
  mult_29/FS_1/U101/ZN (OAI21_X1)                         0.04       4.10 f
  mult_29/FS_1/U93/ZN (AOI21_X1)                          0.05       4.15 r
  mult_29/FS_1/U92/Z (XOR2_X1)                            0.06       4.21 r
  mult_29/FS_1/SUM[50] (SimpleMultiplier_DW01_add_0)      0.00       4.21 r
  mult_29/PRODUCT[52] (SimpleMultiplier_DW02_mult_0)      0.00       4.21 r
  registerOut/in[52] (Register64bit)                      0.00       4.21 r
  registerOut/U18/ZN (AND2_X1)                            0.04       4.25 r
  registerOut/out_reg_52_/D (DFF_X1)                      0.01       4.26 r
  data arrival time                                                  4.26

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_52_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -4.26
  --------------------------------------------------------------------------
  slack (MET)                                                       10.61


  Startpoint: registerIn2/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg[31]/Q (DFF_X1)                      0.08       0.08 f
  registerIn2/out[31] (Register32bit_1)                   0.00       0.08 f
  mult_29/B[31] (SimpleMultiplier_DW02_mult_0)            0.00       0.08 f
  mult_29/U319/ZN (INV_X1)                                0.03       0.10 r
  mult_29/U127/Z (BUF_X1)                                 0.08       0.18 r
  mult_29/U1382/ZN (NOR2_X1)                              0.05       0.22 f
  mult_29/U2/Z (XOR2_X1)                                  0.07       0.29 f
  mult_29/S2_2_29/CO (FA_X1)                              0.08       0.38 f
  mult_29/S2_3_29/S (FA_X1)                               0.13       0.51 r
  mult_29/S2_4_28/S (FA_X1)                               0.10       0.61 f
  mult_29/S2_5_27/CO (FA_X1)                              0.08       0.69 f
  mult_29/S2_6_27/S (FA_X1)                               0.13       0.82 r
  mult_29/S2_7_26/S (FA_X1)                               0.10       0.92 f
  mult_29/S2_8_25/CO (FA_X1)                              0.08       1.01 f
  mult_29/S2_9_25/S (FA_X1)                               0.13       1.14 r
  mult_29/S2_10_24/S (FA_X1)                              0.10       1.24 f
  mult_29/S2_11_23/S (FA_X1)                              0.12       1.36 r
  mult_29/S2_12_22/S (FA_X1)                              0.10       1.46 f
  mult_29/S2_13_21/S (FA_X1)                              0.12       1.58 r
  mult_29/S2_14_20/S (FA_X1)                              0.10       1.68 f
  mult_29/S2_15_19/S (FA_X1)                              0.12       1.80 r
  mult_29/S2_16_18/S (FA_X1)                              0.10       1.90 f
  mult_29/S2_17_17/CO (FA_X1)                             0.08       1.98 f
  mult_29/S2_18_17/S (FA_X1)                              0.13       2.11 r
  mult_29/S2_19_16/S (FA_X1)                              0.10       2.22 f
  mult_29/S2_20_15/S (FA_X1)                              0.12       2.33 r
  mult_29/S2_21_14/S (FA_X1)                              0.10       2.44 f
  mult_29/S2_22_13/S (FA_X1)                              0.12       2.55 r
  mult_29/S2_23_12/S (FA_X1)                              0.10       2.66 f
  mult_29/S2_24_11/S (FA_X1)                              0.12       2.77 r
  mult_29/S2_25_10/S (FA_X1)                              0.10       2.87 f
  mult_29/S2_26_9/S (FA_X1)                               0.12       2.99 r
  mult_29/S2_27_8/S (FA_X1)                               0.10       3.09 f
  mult_29/S2_28_7/S (FA_X1)                               0.12       3.21 r
  mult_29/S2_29_6/S (FA_X1)                               0.10       3.31 f
  mult_29/S2_30_5/S (FA_X1)                               0.12       3.43 r
  mult_29/S4_4/S (FA_X1)                                  0.11       3.54 f
  mult_29/U64/Z (XOR2_X1)                                 0.07       3.61 f
  mult_29/FS_1/A[33] (SimpleMultiplier_DW01_add_0)        0.00       3.61 f
  mult_29/FS_1/U199/ZN (NOR2_X1)                          0.06       3.67 r
  mult_29/FS_1/U181/ZN (OAI21_X1)                         0.04       3.71 f
  mult_29/FS_1/U180/ZN (AOI21_X1)                         0.03       3.74 r
  mult_29/FS_1/U179/ZN (OAI21_X1)                         0.03       3.78 f
  mult_29/FS_1/U108/ZN (AOI221_X1)                        0.07       3.85 r
  mult_29/FS_1/U13/ZN (INV_X1)                            0.03       3.88 f
  mult_29/FS_1/U107/ZN (AOI21_X1)                         0.03       3.91 r
  mult_29/FS_1/U106/ZN (OAI21_X1)                         0.03       3.94 f
  mult_29/FS_1/U105/ZN (AOI21_X1)                         0.04       3.98 r
  mult_29/FS_1/U104/ZN (OAI21_X1)                         0.03       4.01 f
  mult_29/FS_1/U103/ZN (AOI21_X1)                         0.05       4.05 r
  mult_29/FS_1/U101/ZN (OAI21_X1)                         0.04       4.10 f
  mult_29/FS_1/U97/Z (XOR2_X1)                            0.06       4.16 f
  mult_29/FS_1/SUM[49] (SimpleMultiplier_DW01_add_0)      0.00       4.16 f
  mult_29/PRODUCT[51] (SimpleMultiplier_DW02_mult_0)      0.00       4.16 f
  registerOut/in[51] (Register64bit)                      0.00       4.16 f
  registerOut/U19/ZN (AND2_X1)                            0.03       4.19 f
  registerOut/out_reg_51_/D (DFF_X1)                      0.01       4.20 f
  data arrival time                                                  4.20

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_51_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -4.20
  --------------------------------------------------------------------------
  slack (MET)                                                       10.67


  Startpoint: registerIn2/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_49_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg[31]/Q (DFF_X1)                      0.08       0.08 f
  registerIn2/out[31] (Register32bit_1)                   0.00       0.08 f
  mult_29/B[31] (SimpleMultiplier_DW02_mult_0)            0.00       0.08 f
  mult_29/U319/ZN (INV_X1)                                0.03       0.10 r
  mult_29/U127/Z (BUF_X1)                                 0.08       0.18 r
  mult_29/U1382/ZN (NOR2_X1)                              0.05       0.22 f
  mult_29/U2/Z (XOR2_X1)                                  0.07       0.29 f
  mult_29/S2_2_29/CO (FA_X1)                              0.08       0.38 f
  mult_29/S2_3_29/S (FA_X1)                               0.13       0.51 r
  mult_29/S2_4_28/S (FA_X1)                               0.10       0.61 f
  mult_29/S2_5_27/CO (FA_X1)                              0.08       0.69 f
  mult_29/S2_6_27/S (FA_X1)                               0.13       0.82 r
  mult_29/S2_7_26/S (FA_X1)                               0.10       0.92 f
  mult_29/S2_8_25/CO (FA_X1)                              0.08       1.01 f
  mult_29/S2_9_25/S (FA_X1)                               0.13       1.14 r
  mult_29/S2_10_24/S (FA_X1)                              0.10       1.24 f
  mult_29/S2_11_23/S (FA_X1)                              0.12       1.36 r
  mult_29/S2_12_22/S (FA_X1)                              0.10       1.46 f
  mult_29/S2_13_21/S (FA_X1)                              0.12       1.58 r
  mult_29/S2_14_20/S (FA_X1)                              0.10       1.68 f
  mult_29/S2_15_19/S (FA_X1)                              0.12       1.80 r
  mult_29/S2_16_18/S (FA_X1)                              0.10       1.90 f
  mult_29/S2_17_17/CO (FA_X1)                             0.08       1.98 f
  mult_29/S2_18_17/S (FA_X1)                              0.13       2.11 r
  mult_29/S2_19_16/S (FA_X1)                              0.10       2.22 f
  mult_29/S2_20_15/S (FA_X1)                              0.12       2.33 r
  mult_29/S2_21_14/S (FA_X1)                              0.10       2.44 f
  mult_29/S2_22_13/S (FA_X1)                              0.12       2.55 r
  mult_29/S2_23_12/S (FA_X1)                              0.10       2.66 f
  mult_29/S2_24_11/S (FA_X1)                              0.12       2.77 r
  mult_29/S2_25_10/S (FA_X1)                              0.10       2.87 f
  mult_29/S2_26_9/S (FA_X1)                               0.12       2.99 r
  mult_29/S2_27_8/S (FA_X1)                               0.10       3.09 f
  mult_29/S2_28_7/S (FA_X1)                               0.12       3.21 r
  mult_29/S2_29_6/S (FA_X1)                               0.10       3.31 f
  mult_29/S2_30_5/CO (FA_X1)                              0.08       3.40 f
  mult_29/S4_5/S (FA_X1)                                  0.13       3.53 r
  mult_29/U66/Z (XOR2_X1)                                 0.07       3.59 r
  mult_29/FS_1/A[34] (SimpleMultiplier_DW01_add_0)        0.00       3.59 r
  mult_29/FS_1/U192/ZN (NOR2_X1)                          0.03       3.63 f
  mult_29/FS_1/U14/ZN (INV_X1)                            0.03       3.66 r
  mult_29/FS_1/U178/ZN (NAND2_X1)                         0.03       3.69 f
  mult_29/FS_1/U177/ZN (NOR4_X1)                          0.09       3.77 r
  mult_29/FS_1/U176/ZN (NOR2_X1)                          0.05       3.82 f
  mult_29/FS_1/U155/ZN (OAI21_X1)                         0.06       3.88 r
  mult_29/FS_1/U128/ZN (AOI21_X1)                         0.04       3.92 f
  mult_29/FS_1/U126/ZN (OAI21_X1)                         0.05       3.98 r
  mult_29/FS_1/U118/ZN (AOI21_X1)                         0.04       4.02 f
  mult_29/FS_1/U116/ZN (OAI21_X1)                         0.04       4.06 r
  mult_29/FS_1/U112/Z (XOR2_X1)                           0.06       4.12 r
  mult_29/FS_1/SUM[47] (SimpleMultiplier_DW01_add_0)      0.00       4.12 r
  mult_29/PRODUCT[49] (SimpleMultiplier_DW02_mult_0)      0.00       4.12 r
  registerOut/in[49] (Register64bit)                      0.00       4.12 r
  registerOut/U21/ZN (AND2_X1)                            0.04       4.16 r
  registerOut/out_reg_49_/D (DFF_X1)                      0.01       4.17 r
  data arrival time                                                  4.17

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_49_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -4.17
  --------------------------------------------------------------------------
  slack (MET)                                                       10.70


  Startpoint: registerIn2/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg[31]/Q (DFF_X1)                      0.08       0.08 f
  registerIn2/out[31] (Register32bit_1)                   0.00       0.08 f
  mult_29/B[31] (SimpleMultiplier_DW02_mult_0)            0.00       0.08 f
  mult_29/U319/ZN (INV_X1)                                0.03       0.10 r
  mult_29/U127/Z (BUF_X1)                                 0.08       0.18 r
  mult_29/U1382/ZN (NOR2_X1)                              0.05       0.22 f
  mult_29/U2/Z (XOR2_X1)                                  0.07       0.29 f
  mult_29/S2_2_29/CO (FA_X1)                              0.08       0.38 f
  mult_29/S2_3_29/S (FA_X1)                               0.13       0.51 r
  mult_29/S2_4_28/S (FA_X1)                               0.10       0.61 f
  mult_29/S2_5_27/CO (FA_X1)                              0.08       0.69 f
  mult_29/S2_6_27/S (FA_X1)                               0.13       0.82 r
  mult_29/S2_7_26/S (FA_X1)                               0.10       0.92 f
  mult_29/S2_8_25/CO (FA_X1)                              0.08       1.01 f
  mult_29/S2_9_25/S (FA_X1)                               0.13       1.14 r
  mult_29/S2_10_24/S (FA_X1)                              0.10       1.24 f
  mult_29/S2_11_23/S (FA_X1)                              0.12       1.36 r
  mult_29/S2_12_22/S (FA_X1)                              0.10       1.46 f
  mult_29/S2_13_21/S (FA_X1)                              0.12       1.58 r
  mult_29/S2_14_20/S (FA_X1)                              0.10       1.68 f
  mult_29/S2_15_19/S (FA_X1)                              0.12       1.80 r
  mult_29/S2_16_18/S (FA_X1)                              0.10       1.90 f
  mult_29/S2_17_17/CO (FA_X1)                             0.08       1.98 f
  mult_29/S2_18_17/S (FA_X1)                              0.13       2.11 r
  mult_29/S2_19_16/S (FA_X1)                              0.10       2.22 f
  mult_29/S2_20_15/S (FA_X1)                              0.12       2.33 r
  mult_29/S2_21_14/S (FA_X1)                              0.10       2.44 f
  mult_29/S2_22_13/S (FA_X1)                              0.12       2.55 r
  mult_29/S2_23_12/S (FA_X1)                              0.10       2.66 f
  mult_29/S2_24_11/S (FA_X1)                              0.12       2.77 r
  mult_29/S2_25_10/S (FA_X1)                              0.10       2.87 f
  mult_29/S2_26_9/S (FA_X1)                               0.12       2.99 r
  mult_29/S2_27_8/S (FA_X1)                               0.10       3.09 f
  mult_29/S2_28_7/S (FA_X1)                               0.12       3.21 r
  mult_29/S2_29_6/S (FA_X1)                               0.10       3.31 f
  mult_29/S2_30_5/S (FA_X1)                               0.12       3.43 r
  mult_29/S4_4/S (FA_X1)                                  0.11       3.54 f
  mult_29/U64/Z (XOR2_X1)                                 0.07       3.61 f
  mult_29/FS_1/A[33] (SimpleMultiplier_DW01_add_0)        0.00       3.61 f
  mult_29/FS_1/U199/ZN (NOR2_X1)                          0.06       3.67 r
  mult_29/FS_1/U181/ZN (OAI21_X1)                         0.04       3.71 f
  mult_29/FS_1/U180/ZN (AOI21_X1)                         0.03       3.74 r
  mult_29/FS_1/U179/ZN (OAI21_X1)                         0.03       3.78 f
  mult_29/FS_1/U108/ZN (AOI221_X1)                        0.07       3.85 r
  mult_29/FS_1/U13/ZN (INV_X1)                            0.03       3.88 f
  mult_29/FS_1/U107/ZN (AOI21_X1)                         0.03       3.91 r
  mult_29/FS_1/U106/ZN (OAI21_X1)                         0.03       3.94 f
  mult_29/FS_1/U105/ZN (AOI21_X1)                         0.04       3.98 r
  mult_29/FS_1/U104/ZN (OAI21_X1)                         0.03       4.01 f
  mult_29/FS_1/U103/ZN (AOI21_X1)                         0.05       4.05 r
  mult_29/FS_1/U102/Z (XOR2_X1)                           0.06       4.12 r
  mult_29/FS_1/SUM[48] (SimpleMultiplier_DW01_add_0)      0.00       4.12 r
  mult_29/PRODUCT[50] (SimpleMultiplier_DW02_mult_0)      0.00       4.12 r
  registerOut/in[50] (Register64bit)                      0.00       4.12 r
  registerOut/U20/ZN (AND2_X1)                            0.04       4.16 r
  registerOut/out_reg_50_/D (DFF_X1)                      0.01       4.17 r
  data arrival time                                                  4.17

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_50_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -4.17
  --------------------------------------------------------------------------
  slack (MET)                                                       10.70


  Startpoint: registerIn2/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_48_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg[31]/Q (DFF_X1)                      0.08       0.08 f
  registerIn2/out[31] (Register32bit_1)                   0.00       0.08 f
  mult_29/B[31] (SimpleMultiplier_DW02_mult_0)            0.00       0.08 f
  mult_29/U319/ZN (INV_X1)                                0.03       0.10 r
  mult_29/U127/Z (BUF_X1)                                 0.08       0.18 r
  mult_29/U1382/ZN (NOR2_X1)                              0.05       0.22 f
  mult_29/U2/Z (XOR2_X1)                                  0.07       0.29 f
  mult_29/S2_2_29/CO (FA_X1)                              0.08       0.38 f
  mult_29/S2_3_29/S (FA_X1)                               0.13       0.51 r
  mult_29/S2_4_28/S (FA_X1)                               0.10       0.61 f
  mult_29/S2_5_27/CO (FA_X1)                              0.08       0.69 f
  mult_29/S2_6_27/S (FA_X1)                               0.13       0.82 r
  mult_29/S2_7_26/S (FA_X1)                               0.10       0.92 f
  mult_29/S2_8_25/CO (FA_X1)                              0.08       1.01 f
  mult_29/S2_9_25/S (FA_X1)                               0.13       1.14 r
  mult_29/S2_10_24/S (FA_X1)                              0.10       1.24 f
  mult_29/S2_11_23/S (FA_X1)                              0.12       1.36 r
  mult_29/S2_12_22/S (FA_X1)                              0.10       1.46 f
  mult_29/S2_13_21/S (FA_X1)                              0.12       1.58 r
  mult_29/S2_14_20/S (FA_X1)                              0.10       1.68 f
  mult_29/S2_15_19/S (FA_X1)                              0.12       1.80 r
  mult_29/S2_16_18/S (FA_X1)                              0.10       1.90 f
  mult_29/S2_17_17/CO (FA_X1)                             0.08       1.98 f
  mult_29/S2_18_17/S (FA_X1)                              0.13       2.11 r
  mult_29/S2_19_16/S (FA_X1)                              0.10       2.22 f
  mult_29/S2_20_15/S (FA_X1)                              0.12       2.33 r
  mult_29/S2_21_14/S (FA_X1)                              0.10       2.44 f
  mult_29/S2_22_13/S (FA_X1)                              0.12       2.55 r
  mult_29/S2_23_12/S (FA_X1)                              0.10       2.66 f
  mult_29/S2_24_11/S (FA_X1)                              0.12       2.77 r
  mult_29/S2_25_10/S (FA_X1)                              0.10       2.87 f
  mult_29/S2_26_9/S (FA_X1)                               0.12       2.99 r
  mult_29/S2_27_8/S (FA_X1)                               0.10       3.09 f
  mult_29/S2_28_7/S (FA_X1)                               0.12       3.21 r
  mult_29/S2_29_6/S (FA_X1)                               0.10       3.31 f
  mult_29/S2_30_5/S (FA_X1)                               0.12       3.43 r
  mult_29/S4_4/S (FA_X1)                                  0.11       3.54 f
  mult_29/U64/Z (XOR2_X1)                                 0.07       3.61 f
  mult_29/FS_1/A[33] (SimpleMultiplier_DW01_add_0)        0.00       3.61 f
  mult_29/FS_1/U199/ZN (NOR2_X1)                          0.06       3.67 r
  mult_29/FS_1/U181/ZN (OAI21_X1)                         0.04       3.71 f
  mult_29/FS_1/U180/ZN (AOI21_X1)                         0.03       3.74 r
  mult_29/FS_1/U179/ZN (OAI21_X1)                         0.03       3.78 f
  mult_29/FS_1/U176/ZN (NOR2_X1)                          0.05       3.83 r
  mult_29/FS_1/U155/ZN (OAI21_X1)                         0.05       3.88 f
  mult_29/FS_1/U128/ZN (AOI21_X1)                         0.05       3.93 r
  mult_29/FS_1/U126/ZN (OAI21_X1)                         0.04       3.97 f
  mult_29/FS_1/U118/ZN (AOI21_X1)                         0.05       4.02 r
  mult_29/FS_1/U117/Z (XOR2_X1)                           0.06       4.09 r
  mult_29/FS_1/SUM[46] (SimpleMultiplier_DW01_add_0)      0.00       4.09 r
  mult_29/PRODUCT[48] (SimpleMultiplier_DW02_mult_0)      0.00       4.09 r
  registerOut/in[48] (Register64bit)                      0.00       4.09 r
  registerOut/U22/ZN (AND2_X1)                            0.04       4.12 r
  registerOut/out_reg_48_/D (DFF_X1)                      0.01       4.13 r
  data arrival time                                                  4.13

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_48_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -4.13
  --------------------------------------------------------------------------
  slack (MET)                                                       10.74


  Startpoint: registerIn2/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg[31]/Q (DFF_X1)                      0.08       0.08 f
  registerIn2/out[31] (Register32bit_1)                   0.00       0.08 f
  mult_29/B[31] (SimpleMultiplier_DW02_mult_0)            0.00       0.08 f
  mult_29/U319/ZN (INV_X1)                                0.03       0.10 r
  mult_29/U127/Z (BUF_X1)                                 0.08       0.18 r
  mult_29/U1382/ZN (NOR2_X1)                              0.05       0.22 f
  mult_29/U2/Z (XOR2_X1)                                  0.07       0.29 f
  mult_29/S2_2_29/CO (FA_X1)                              0.08       0.38 f
  mult_29/S2_3_29/S (FA_X1)                               0.13       0.51 r
  mult_29/S2_4_28/S (FA_X1)                               0.10       0.61 f
  mult_29/S2_5_27/CO (FA_X1)                              0.08       0.69 f
  mult_29/S2_6_27/S (FA_X1)                               0.13       0.82 r
  mult_29/S2_7_26/S (FA_X1)                               0.10       0.92 f
  mult_29/S2_8_25/CO (FA_X1)                              0.08       1.01 f
  mult_29/S2_9_25/S (FA_X1)                               0.13       1.14 r
  mult_29/S2_10_24/S (FA_X1)                              0.10       1.24 f
  mult_29/S2_11_23/S (FA_X1)                              0.12       1.36 r
  mult_29/S2_12_22/S (FA_X1)                              0.10       1.46 f
  mult_29/S2_13_21/S (FA_X1)                              0.12       1.58 r
  mult_29/S2_14_20/S (FA_X1)                              0.10       1.68 f
  mult_29/S2_15_19/S (FA_X1)                              0.12       1.80 r
  mult_29/S2_16_18/S (FA_X1)                              0.10       1.90 f
  mult_29/S2_17_17/CO (FA_X1)                             0.08       1.98 f
  mult_29/S2_18_17/S (FA_X1)                              0.13       2.11 r
  mult_29/S2_19_16/S (FA_X1)                              0.10       2.22 f
  mult_29/S2_20_15/S (FA_X1)                              0.12       2.33 r
  mult_29/S2_21_14/S (FA_X1)                              0.10       2.44 f
  mult_29/S2_22_13/S (FA_X1)                              0.12       2.55 r
  mult_29/S2_23_12/S (FA_X1)                              0.10       2.66 f
  mult_29/S2_24_11/S (FA_X1)                              0.12       2.77 r
  mult_29/S2_25_10/S (FA_X1)                              0.10       2.87 f
  mult_29/S2_26_9/S (FA_X1)                               0.12       2.99 r
  mult_29/S2_27_8/S (FA_X1)                               0.10       3.09 f
  mult_29/S2_28_7/S (FA_X1)                               0.12       3.21 r
  mult_29/S2_29_6/S (FA_X1)                               0.10       3.31 f
  mult_29/S2_30_5/S (FA_X1)                               0.12       3.43 r
  mult_29/S4_4/S (FA_X1)                                  0.11       3.54 f
  mult_29/U64/Z (XOR2_X1)                                 0.07       3.61 f
  mult_29/FS_1/A[33] (SimpleMultiplier_DW01_add_0)        0.00       3.61 f
  mult_29/FS_1/U199/ZN (NOR2_X1)                          0.06       3.67 r
  mult_29/FS_1/U181/ZN (OAI21_X1)                         0.04       3.71 f
  mult_29/FS_1/U180/ZN (AOI21_X1)                         0.03       3.74 r
  mult_29/FS_1/U179/ZN (OAI21_X1)                         0.03       3.78 f
  mult_29/FS_1/U176/ZN (NOR2_X1)                          0.05       3.83 r
  mult_29/FS_1/U155/ZN (OAI21_X1)                         0.05       3.88 f
  mult_29/FS_1/U147/ZN (AOI21_X1)                         0.05       3.93 r
  mult_29/FS_1/U145/ZN (OAI21_X1)                         0.04       3.97 f
  mult_29/FS_1/U137/ZN (AOI21_X1)                         0.04       4.01 r
  mult_29/FS_1/U136/Z (XOR2_X1)                           0.06       4.07 r
  mult_29/FS_1/SUM[43] (SimpleMultiplier_DW01_add_0)      0.00       4.07 r
  mult_29/PRODUCT[45] (SimpleMultiplier_DW02_mult_0)      0.00       4.07 r
  registerOut/in[45] (Register64bit)                      0.00       4.07 r
  registerOut/U23/ZN (AND2_X1)                            0.04       4.11 r
  registerOut/out_reg_45_/D (DFF_X1)                      0.01       4.12 r
  data arrival time                                                  4.12

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_45_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -4.12
  --------------------------------------------------------------------------
  slack (MET)                                                       10.75


  Startpoint: registerIn2/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg[31]/Q (DFF_X1)                      0.08       0.08 f
  registerIn2/out[31] (Register32bit_1)                   0.00       0.08 f
  mult_29/B[31] (SimpleMultiplier_DW02_mult_0)            0.00       0.08 f
  mult_29/U319/ZN (INV_X1)                                0.03       0.10 r
  mult_29/U127/Z (BUF_X1)                                 0.08       0.18 r
  mult_29/U1382/ZN (NOR2_X1)                              0.05       0.22 f
  mult_29/U2/Z (XOR2_X1)                                  0.07       0.29 f
  mult_29/S2_2_29/CO (FA_X1)                              0.08       0.38 f
  mult_29/S2_3_29/S (FA_X1)                               0.13       0.51 r
  mult_29/S2_4_28/S (FA_X1)                               0.10       0.61 f
  mult_29/S2_5_27/CO (FA_X1)                              0.08       0.69 f
  mult_29/S2_6_27/S (FA_X1)                               0.13       0.82 r
  mult_29/S2_7_26/S (FA_X1)                               0.10       0.92 f
  mult_29/S2_8_25/CO (FA_X1)                              0.08       1.01 f
  mult_29/S2_9_25/S (FA_X1)                               0.13       1.14 r
  mult_29/S2_10_24/S (FA_X1)                              0.10       1.24 f
  mult_29/S2_11_23/S (FA_X1)                              0.12       1.36 r
  mult_29/S2_12_22/S (FA_X1)                              0.10       1.46 f
  mult_29/S2_13_21/S (FA_X1)                              0.12       1.58 r
  mult_29/S2_14_20/S (FA_X1)                              0.10       1.68 f
  mult_29/S2_15_19/S (FA_X1)                              0.12       1.80 r
  mult_29/S2_16_18/S (FA_X1)                              0.10       1.90 f
  mult_29/S2_17_17/CO (FA_X1)                             0.08       1.98 f
  mult_29/S2_18_17/S (FA_X1)                              0.13       2.11 r
  mult_29/S2_19_16/S (FA_X1)                              0.10       2.22 f
  mult_29/S2_20_15/S (FA_X1)                              0.12       2.33 r
  mult_29/S2_21_14/S (FA_X1)                              0.10       2.44 f
  mult_29/S2_22_13/S (FA_X1)                              0.12       2.55 r
  mult_29/S2_23_12/S (FA_X1)                              0.10       2.66 f
  mult_29/S2_24_11/S (FA_X1)                              0.12       2.77 r
  mult_29/S2_25_10/S (FA_X1)                              0.10       2.87 f
  mult_29/S2_26_9/S (FA_X1)                               0.12       2.99 r
  mult_29/S2_27_8/S (FA_X1)                               0.10       3.09 f
  mult_29/S2_28_7/S (FA_X1)                               0.12       3.21 r
  mult_29/S2_29_6/S (FA_X1)                               0.10       3.31 f
  mult_29/S2_30_5/CO (FA_X1)                              0.08       3.40 f
  mult_29/S4_5/S (FA_X1)                                  0.13       3.53 r
  mult_29/U66/Z (XOR2_X1)                                 0.07       3.59 r
  mult_29/FS_1/A[34] (SimpleMultiplier_DW01_add_0)        0.00       3.59 r
  mult_29/FS_1/U192/ZN (NOR2_X1)                          0.03       3.63 f
  mult_29/FS_1/U14/ZN (INV_X1)                            0.03       3.66 r
  mult_29/FS_1/U178/ZN (NAND2_X1)                         0.03       3.69 f
  mult_29/FS_1/U177/ZN (NOR4_X1)                          0.09       3.77 r
  mult_29/FS_1/U176/ZN (NOR2_X1)                          0.05       3.82 f
  mult_29/FS_1/U155/ZN (OAI21_X1)                         0.06       3.88 r
  mult_29/FS_1/U147/ZN (AOI21_X1)                         0.05       3.92 f
  mult_29/FS_1/U145/ZN (OAI21_X1)                         0.05       3.98 r
  mult_29/FS_1/U141/Z (XOR2_X1)                           0.06       4.04 r
  mult_29/FS_1/SUM[42] (SimpleMultiplier_DW01_add_0)      0.00       4.04 r
  mult_29/PRODUCT[44] (SimpleMultiplier_DW02_mult_0)      0.00       4.04 r
  registerOut/in[44] (Register64bit)                      0.00       4.04 r
  registerOut/U24/ZN (AND2_X1)                            0.04       4.08 r
  registerOut/out_reg_44_/D (DFF_X1)                      0.01       4.09 r
  data arrival time                                                  4.09

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_44_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -4.09
  --------------------------------------------------------------------------
  slack (MET)                                                       10.78


  Startpoint: registerIn2/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_47_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg[31]/Q (DFF_X1)                      0.08       0.08 f
  registerIn2/out[31] (Register32bit_1)                   0.00       0.08 f
  mult_29/B[31] (SimpleMultiplier_DW02_mult_0)            0.00       0.08 f
  mult_29/U319/ZN (INV_X1)                                0.03       0.10 r
  mult_29/U127/Z (BUF_X1)                                 0.08       0.18 r
  mult_29/U1382/ZN (NOR2_X1)                              0.05       0.22 f
  mult_29/U2/Z (XOR2_X1)                                  0.07       0.29 f
  mult_29/S2_2_29/CO (FA_X1)                              0.08       0.38 f
  mult_29/S2_3_29/S (FA_X1)                               0.13       0.51 r
  mult_29/S2_4_28/S (FA_X1)                               0.10       0.61 f
  mult_29/S2_5_27/CO (FA_X1)                              0.08       0.69 f
  mult_29/S2_6_27/S (FA_X1)                               0.13       0.82 r
  mult_29/S2_7_26/S (FA_X1)                               0.10       0.92 f
  mult_29/S2_8_25/CO (FA_X1)                              0.08       1.01 f
  mult_29/S2_9_25/S (FA_X1)                               0.13       1.14 r
  mult_29/S2_10_24/S (FA_X1)                              0.10       1.24 f
  mult_29/S2_11_23/S (FA_X1)                              0.12       1.36 r
  mult_29/S2_12_22/S (FA_X1)                              0.10       1.46 f
  mult_29/S2_13_21/S (FA_X1)                              0.12       1.58 r
  mult_29/S2_14_20/S (FA_X1)                              0.10       1.68 f
  mult_29/S2_15_19/S (FA_X1)                              0.12       1.80 r
  mult_29/S2_16_18/S (FA_X1)                              0.10       1.90 f
  mult_29/S2_17_17/CO (FA_X1)                             0.08       1.98 f
  mult_29/S2_18_17/S (FA_X1)                              0.13       2.11 r
  mult_29/S2_19_16/S (FA_X1)                              0.10       2.22 f
  mult_29/S2_20_15/S (FA_X1)                              0.12       2.33 r
  mult_29/S2_21_14/S (FA_X1)                              0.10       2.44 f
  mult_29/S2_22_13/S (FA_X1)                              0.12       2.55 r
  mult_29/S2_23_12/S (FA_X1)                              0.10       2.66 f
  mult_29/S2_24_11/S (FA_X1)                              0.12       2.77 r
  mult_29/S2_25_10/S (FA_X1)                              0.10       2.87 f
  mult_29/S2_26_9/S (FA_X1)                               0.12       2.99 r
  mult_29/S2_27_8/S (FA_X1)                               0.10       3.09 f
  mult_29/S2_28_7/S (FA_X1)                               0.12       3.21 r
  mult_29/S2_29_6/S (FA_X1)                               0.10       3.31 f
  mult_29/S2_30_5/CO (FA_X1)                              0.08       3.40 f
  mult_29/S4_5/S (FA_X1)                                  0.13       3.53 r
  mult_29/U66/Z (XOR2_X1)                                 0.07       3.59 r
  mult_29/FS_1/A[34] (SimpleMultiplier_DW01_add_0)        0.00       3.59 r
  mult_29/FS_1/U192/ZN (NOR2_X1)                          0.03       3.63 f
  mult_29/FS_1/U14/ZN (INV_X1)                            0.03       3.66 r
  mult_29/FS_1/U178/ZN (NAND2_X1)                         0.03       3.69 f
  mult_29/FS_1/U177/ZN (NOR4_X1)                          0.09       3.77 r
  mult_29/FS_1/U176/ZN (NOR2_X1)                          0.05       3.82 f
  mult_29/FS_1/U155/ZN (OAI21_X1)                         0.06       3.88 r
  mult_29/FS_1/U128/ZN (AOI21_X1)                         0.04       3.92 f
  mult_29/FS_1/U126/ZN (OAI21_X1)                         0.05       3.98 r
  mult_29/FS_1/U122/Z (XOR2_X1)                           0.06       4.04 r
  mult_29/FS_1/SUM[45] (SimpleMultiplier_DW01_add_0)      0.00       4.04 r
  mult_29/PRODUCT[47] (SimpleMultiplier_DW02_mult_0)      0.00       4.04 r
  registerOut/in[47] (Register64bit)                      0.00       4.04 r
  registerOut/U25/ZN (AND2_X1)                            0.04       4.08 r
  registerOut/out_reg_47_/D (DFF_X1)                      0.01       4.09 r
  data arrival time                                                  4.09

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_47_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -4.09
  --------------------------------------------------------------------------
  slack (MET)                                                       10.78


  Startpoint: registerIn2/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg[31]/Q (DFF_X1)                      0.08       0.08 f
  registerIn2/out[31] (Register32bit_1)                   0.00       0.08 f
  mult_29/B[31] (SimpleMultiplier_DW02_mult_0)            0.00       0.08 f
  mult_29/U319/ZN (INV_X1)                                0.03       0.10 r
  mult_29/U127/Z (BUF_X1)                                 0.08       0.18 r
  mult_29/U1382/ZN (NOR2_X1)                              0.05       0.22 f
  mult_29/U2/Z (XOR2_X1)                                  0.07       0.29 f
  mult_29/S2_2_29/CO (FA_X1)                              0.08       0.38 f
  mult_29/S2_3_29/S (FA_X1)                               0.13       0.51 r
  mult_29/S2_4_28/S (FA_X1)                               0.10       0.61 f
  mult_29/S2_5_27/CO (FA_X1)                              0.08       0.69 f
  mult_29/S2_6_27/S (FA_X1)                               0.13       0.82 r
  mult_29/S2_7_26/S (FA_X1)                               0.10       0.92 f
  mult_29/S2_8_25/CO (FA_X1)                              0.08       1.01 f
  mult_29/S2_9_25/S (FA_X1)                               0.13       1.14 r
  mult_29/S2_10_24/S (FA_X1)                              0.10       1.24 f
  mult_29/S2_11_23/S (FA_X1)                              0.12       1.36 r
  mult_29/S2_12_22/S (FA_X1)                              0.10       1.46 f
  mult_29/S2_13_21/S (FA_X1)                              0.12       1.58 r
  mult_29/S2_14_20/S (FA_X1)                              0.10       1.68 f
  mult_29/S2_15_19/S (FA_X1)                              0.12       1.80 r
  mult_29/S2_16_18/S (FA_X1)                              0.10       1.90 f
  mult_29/S2_17_17/CO (FA_X1)                             0.08       1.98 f
  mult_29/S2_18_17/S (FA_X1)                              0.13       2.11 r
  mult_29/S2_19_16/S (FA_X1)                              0.10       2.22 f
  mult_29/S2_20_15/S (FA_X1)                              0.12       2.33 r
  mult_29/S2_21_14/S (FA_X1)                              0.10       2.44 f
  mult_29/S2_22_13/S (FA_X1)                              0.12       2.55 r
  mult_29/S2_23_12/S (FA_X1)                              0.10       2.66 f
  mult_29/S2_24_11/S (FA_X1)                              0.12       2.77 r
  mult_29/S2_25_10/S (FA_X1)                              0.10       2.87 f
  mult_29/S2_26_9/S (FA_X1)                               0.12       2.99 r
  mult_29/S2_27_8/S (FA_X1)                               0.10       3.09 f
  mult_29/S2_28_7/S (FA_X1)                               0.12       3.21 r
  mult_29/S2_29_6/S (FA_X1)                               0.10       3.31 f
  mult_29/S2_30_5/CO (FA_X1)                              0.08       3.40 f
  mult_29/S4_5/S (FA_X1)                                  0.13       3.53 r
  mult_29/U66/Z (XOR2_X1)                                 0.07       3.59 r
  mult_29/FS_1/A[34] (SimpleMultiplier_DW01_add_0)        0.00       3.59 r
  mult_29/FS_1/U192/ZN (NOR2_X1)                          0.03       3.63 f
  mult_29/FS_1/U14/ZN (INV_X1)                            0.03       3.66 r
  mult_29/FS_1/U178/ZN (NAND2_X1)                         0.03       3.69 f
  mult_29/FS_1/U177/ZN (NOR4_X1)                          0.09       3.77 r
  mult_29/FS_1/U176/ZN (NOR2_X1)                          0.05       3.82 f
  mult_29/FS_1/U174/ZN (OAI21_X1)                         0.05       3.88 r
  mult_29/FS_1/U166/ZN (AOI21_X1)                         0.04       3.92 f
  mult_29/FS_1/U164/ZN (OAI21_X1)                         0.04       3.96 r
  mult_29/FS_1/U160/Z (XOR2_X1)                           0.06       4.02 r
  mult_29/FS_1/SUM[39] (SimpleMultiplier_DW01_add_0)      0.00       4.02 r
  mult_29/PRODUCT[41] (SimpleMultiplier_DW02_mult_0)      0.00       4.02 r
  registerOut/in[41] (Register64bit)                      0.00       4.02 r
  registerOut/U26/ZN (AND2_X1)                            0.04       4.06 r
  registerOut/out_reg_41_/D (DFF_X1)                      0.01       4.07 r
  data arrival time                                                  4.07

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_41_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -4.07
  --------------------------------------------------------------------------
  slack (MET)                                                       10.80


  Startpoint: registerIn2/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg[31]/Q (DFF_X1)                      0.08       0.08 f
  registerIn2/out[31] (Register32bit_1)                   0.00       0.08 f
  mult_29/B[31] (SimpleMultiplier_DW02_mult_0)            0.00       0.08 f
  mult_29/U319/ZN (INV_X1)                                0.03       0.10 r
  mult_29/U127/Z (BUF_X1)                                 0.08       0.18 r
  mult_29/U1382/ZN (NOR2_X1)                              0.05       0.22 f
  mult_29/U2/Z (XOR2_X1)                                  0.07       0.29 f
  mult_29/S2_2_29/CO (FA_X1)                              0.08       0.38 f
  mult_29/S2_3_29/S (FA_X1)                               0.13       0.51 r
  mult_29/S2_4_28/S (FA_X1)                               0.10       0.61 f
  mult_29/S2_5_27/CO (FA_X1)                              0.08       0.69 f
  mult_29/S2_6_27/S (FA_X1)                               0.13       0.82 r
  mult_29/S2_7_26/S (FA_X1)                               0.10       0.92 f
  mult_29/S2_8_25/CO (FA_X1)                              0.08       1.01 f
  mult_29/S2_9_25/S (FA_X1)                               0.13       1.14 r
  mult_29/S2_10_24/S (FA_X1)                              0.10       1.24 f
  mult_29/S2_11_23/S (FA_X1)                              0.12       1.36 r
  mult_29/S2_12_22/S (FA_X1)                              0.10       1.46 f
  mult_29/S2_13_21/S (FA_X1)                              0.12       1.58 r
  mult_29/S2_14_20/S (FA_X1)                              0.10       1.68 f
  mult_29/S2_15_19/S (FA_X1)                              0.12       1.80 r
  mult_29/S2_16_18/S (FA_X1)                              0.10       1.90 f
  mult_29/S2_17_17/CO (FA_X1)                             0.08       1.98 f
  mult_29/S2_18_17/S (FA_X1)                              0.13       2.11 r
  mult_29/S2_19_16/S (FA_X1)                              0.10       2.22 f
  mult_29/S2_20_15/S (FA_X1)                              0.12       2.33 r
  mult_29/S2_21_14/S (FA_X1)                              0.10       2.44 f
  mult_29/S2_22_13/S (FA_X1)                              0.12       2.55 r
  mult_29/S2_23_12/S (FA_X1)                              0.10       2.66 f
  mult_29/S2_24_11/S (FA_X1)                              0.12       2.77 r
  mult_29/S2_25_10/S (FA_X1)                              0.10       2.87 f
  mult_29/S2_26_9/S (FA_X1)                               0.12       2.99 r
  mult_29/S2_27_8/S (FA_X1)                               0.10       3.09 f
  mult_29/S2_28_7/S (FA_X1)                               0.12       3.21 r
  mult_29/S2_29_6/S (FA_X1)                               0.10       3.31 f
  mult_29/S2_30_5/S (FA_X1)                               0.12       3.43 r
  mult_29/S4_4/S (FA_X1)                                  0.11       3.54 f
  mult_29/U64/Z (XOR2_X1)                                 0.07       3.61 f
  mult_29/FS_1/A[33] (SimpleMultiplier_DW01_add_0)        0.00       3.61 f
  mult_29/FS_1/U199/ZN (NOR2_X1)                          0.06       3.67 r
  mult_29/FS_1/U181/ZN (OAI21_X1)                         0.04       3.71 f
  mult_29/FS_1/U180/ZN (AOI21_X1)                         0.03       3.74 r
  mult_29/FS_1/U179/ZN (OAI21_X1)                         0.03       3.78 f
  mult_29/FS_1/U176/ZN (NOR2_X1)                          0.05       3.83 r
  mult_29/FS_1/U155/ZN (OAI21_X1)                         0.05       3.88 f
  mult_29/FS_1/U147/ZN (AOI21_X1)                         0.05       3.93 r
  mult_29/FS_1/U146/Z (XOR2_X1)                           0.06       4.00 r
  mult_29/FS_1/SUM[41] (SimpleMultiplier_DW01_add_0)      0.00       4.00 r
  mult_29/PRODUCT[43] (SimpleMultiplier_DW02_mult_0)      0.00       4.00 r
  registerOut/in[43] (Register64bit)                      0.00       4.00 r
  registerOut/U27/ZN (AND2_X1)                            0.04       4.03 r
  registerOut/out_reg_43_/D (DFF_X1)                      0.01       4.04 r
  data arrival time                                                  4.04

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_43_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -4.04
  --------------------------------------------------------------------------
  slack (MET)                                                       10.83


  Startpoint: registerIn2/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg[31]/Q (DFF_X1)                      0.08       0.08 f
  registerIn2/out[31] (Register32bit_1)                   0.00       0.08 f
  mult_29/B[31] (SimpleMultiplier_DW02_mult_0)            0.00       0.08 f
  mult_29/U319/ZN (INV_X1)                                0.03       0.10 r
  mult_29/U127/Z (BUF_X1)                                 0.08       0.18 r
  mult_29/U1382/ZN (NOR2_X1)                              0.05       0.22 f
  mult_29/U2/Z (XOR2_X1)                                  0.07       0.29 f
  mult_29/S2_2_29/CO (FA_X1)                              0.08       0.38 f
  mult_29/S2_3_29/S (FA_X1)                               0.13       0.51 r
  mult_29/S2_4_28/S (FA_X1)                               0.10       0.61 f
  mult_29/S2_5_27/CO (FA_X1)                              0.08       0.69 f
  mult_29/S2_6_27/S (FA_X1)                               0.13       0.82 r
  mult_29/S2_7_26/S (FA_X1)                               0.10       0.92 f
  mult_29/S2_8_25/CO (FA_X1)                              0.08       1.01 f
  mult_29/S2_9_25/S (FA_X1)                               0.13       1.14 r
  mult_29/S2_10_24/S (FA_X1)                              0.10       1.24 f
  mult_29/S2_11_23/S (FA_X1)                              0.12       1.36 r
  mult_29/S2_12_22/S (FA_X1)                              0.10       1.46 f
  mult_29/S2_13_21/S (FA_X1)                              0.12       1.58 r
  mult_29/S2_14_20/S (FA_X1)                              0.10       1.68 f
  mult_29/S2_15_19/S (FA_X1)                              0.12       1.80 r
  mult_29/S2_16_18/S (FA_X1)                              0.10       1.90 f
  mult_29/S2_17_17/CO (FA_X1)                             0.08       1.98 f
  mult_29/S2_18_17/S (FA_X1)                              0.13       2.11 r
  mult_29/S2_19_16/S (FA_X1)                              0.10       2.22 f
  mult_29/S2_20_15/S (FA_X1)                              0.12       2.33 r
  mult_29/S2_21_14/S (FA_X1)                              0.10       2.44 f
  mult_29/S2_22_13/S (FA_X1)                              0.12       2.55 r
  mult_29/S2_23_12/S (FA_X1)                              0.10       2.66 f
  mult_29/S2_24_11/S (FA_X1)                              0.12       2.77 r
  mult_29/S2_25_10/S (FA_X1)                              0.10       2.87 f
  mult_29/S2_26_9/S (FA_X1)                               0.12       2.99 r
  mult_29/S2_27_8/S (FA_X1)                               0.10       3.09 f
  mult_29/S2_28_7/S (FA_X1)                               0.12       3.21 r
  mult_29/S2_29_6/S (FA_X1)                               0.10       3.31 f
  mult_29/S2_30_5/S (FA_X1)                               0.12       3.43 r
  mult_29/S4_4/S (FA_X1)                                  0.11       3.54 f
  mult_29/U64/Z (XOR2_X1)                                 0.07       3.61 f
  mult_29/FS_1/A[33] (SimpleMultiplier_DW01_add_0)        0.00       3.61 f
  mult_29/FS_1/U199/ZN (NOR2_X1)                          0.06       3.67 r
  mult_29/FS_1/U181/ZN (OAI21_X1)                         0.04       3.71 f
  mult_29/FS_1/U180/ZN (AOI21_X1)                         0.03       3.74 r
  mult_29/FS_1/U179/ZN (OAI21_X1)                         0.03       3.78 f
  mult_29/FS_1/U176/ZN (NOR2_X1)                          0.05       3.83 r
  mult_29/FS_1/U155/ZN (OAI21_X1)                         0.05       3.88 f
  mult_29/FS_1/U128/ZN (AOI21_X1)                         0.05       3.93 r
  mult_29/FS_1/U127/Z (XOR2_X1)                           0.06       3.99 r
  mult_29/FS_1/SUM[44] (SimpleMultiplier_DW01_add_0)      0.00       3.99 r
  mult_29/PRODUCT[46] (SimpleMultiplier_DW02_mult_0)      0.00       3.99 r
  registerOut/in[46] (Register64bit)                      0.00       3.99 r
  registerOut/U28/ZN (AND2_X1)                            0.04       4.03 r
  registerOut/out_reg_46_/D (DFF_X1)                      0.01       4.04 r
  data arrival time                                                  4.04

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_46_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -4.04
  --------------------------------------------------------------------------
  slack (MET)                                                       10.83


  Startpoint: registerIn2/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg[31]/Q (DFF_X1)                      0.08       0.08 f
  registerIn2/out[31] (Register32bit_1)                   0.00       0.08 f
  mult_29/B[31] (SimpleMultiplier_DW02_mult_0)            0.00       0.08 f
  mult_29/U319/ZN (INV_X1)                                0.03       0.10 r
  mult_29/U127/Z (BUF_X1)                                 0.08       0.18 r
  mult_29/U1382/ZN (NOR2_X1)                              0.05       0.22 f
  mult_29/U2/Z (XOR2_X1)                                  0.07       0.29 f
  mult_29/S2_2_29/CO (FA_X1)                              0.08       0.38 f
  mult_29/S2_3_29/S (FA_X1)                               0.13       0.51 r
  mult_29/S2_4_28/S (FA_X1)                               0.10       0.61 f
  mult_29/S2_5_27/CO (FA_X1)                              0.08       0.69 f
  mult_29/S2_6_27/S (FA_X1)                               0.13       0.82 r
  mult_29/S2_7_26/S (FA_X1)                               0.10       0.92 f
  mult_29/S2_8_25/CO (FA_X1)                              0.08       1.01 f
  mult_29/S2_9_25/S (FA_X1)                               0.13       1.14 r
  mult_29/S2_10_24/S (FA_X1)                              0.10       1.24 f
  mult_29/S2_11_23/S (FA_X1)                              0.12       1.36 r
  mult_29/S2_12_22/S (FA_X1)                              0.10       1.46 f
  mult_29/S2_13_21/S (FA_X1)                              0.12       1.58 r
  mult_29/S2_14_20/S (FA_X1)                              0.10       1.68 f
  mult_29/S2_15_19/S (FA_X1)                              0.12       1.80 r
  mult_29/S2_16_18/S (FA_X1)                              0.10       1.90 f
  mult_29/S2_17_17/CO (FA_X1)                             0.08       1.98 f
  mult_29/S2_18_17/S (FA_X1)                              0.13       2.11 r
  mult_29/S2_19_16/S (FA_X1)                              0.10       2.22 f
  mult_29/S2_20_15/S (FA_X1)                              0.12       2.33 r
  mult_29/S2_21_14/S (FA_X1)                              0.10       2.44 f
  mult_29/S2_22_13/S (FA_X1)                              0.12       2.55 r
  mult_29/S2_23_12/S (FA_X1)                              0.10       2.66 f
  mult_29/S2_24_11/S (FA_X1)                              0.12       2.77 r
  mult_29/S2_25_10/S (FA_X1)                              0.10       2.87 f
  mult_29/S2_26_9/S (FA_X1)                               0.12       2.99 r
  mult_29/S2_27_8/S (FA_X1)                               0.10       3.09 f
  mult_29/S2_28_7/S (FA_X1)                               0.12       3.21 r
  mult_29/S2_29_6/S (FA_X1)                               0.10       3.31 f
  mult_29/S2_30_5/S (FA_X1)                               0.12       3.43 r
  mult_29/S4_4/S (FA_X1)                                  0.11       3.54 f
  mult_29/U64/Z (XOR2_X1)                                 0.07       3.61 f
  mult_29/FS_1/A[33] (SimpleMultiplier_DW01_add_0)        0.00       3.61 f
  mult_29/FS_1/U199/ZN (NOR2_X1)                          0.06       3.67 r
  mult_29/FS_1/U181/ZN (OAI21_X1)                         0.04       3.71 f
  mult_29/FS_1/U180/ZN (AOI21_X1)                         0.03       3.74 r
  mult_29/FS_1/U179/ZN (OAI21_X1)                         0.03       3.78 f
  mult_29/FS_1/U176/ZN (NOR2_X1)                          0.05       3.83 r
  mult_29/FS_1/U174/ZN (OAI21_X1)                         0.05       3.88 f
  mult_29/FS_1/U166/ZN (AOI21_X1)                         0.05       3.93 r
  mult_29/FS_1/U165/Z (XOR2_X1)                           0.06       3.99 r
  mult_29/FS_1/SUM[38] (SimpleMultiplier_DW01_add_0)      0.00       3.99 r
  mult_29/PRODUCT[40] (SimpleMultiplier_DW02_mult_0)      0.00       3.99 r
  registerOut/in[40] (Register64bit)                      0.00       3.99 r
  registerOut/U29/ZN (AND2_X1)                            0.04       4.03 r
  registerOut/out_reg_40_/D (DFF_X1)                      0.01       4.04 r
  data arrival time                                                  4.04

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_40_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -4.04
  --------------------------------------------------------------------------
  slack (MET)                                                       10.83


  Startpoint: registerIn2/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg[31]/Q (DFF_X1)                      0.08       0.08 f
  registerIn2/out[31] (Register32bit_1)                   0.00       0.08 f
  mult_29/B[31] (SimpleMultiplier_DW02_mult_0)            0.00       0.08 f
  mult_29/U319/ZN (INV_X1)                                0.03       0.10 r
  mult_29/U127/Z (BUF_X1)                                 0.08       0.18 r
  mult_29/U1382/ZN (NOR2_X1)                              0.05       0.22 f
  mult_29/U2/Z (XOR2_X1)                                  0.07       0.29 f
  mult_29/S2_2_29/CO (FA_X1)                              0.08       0.38 f
  mult_29/S2_3_29/S (FA_X1)                               0.13       0.51 r
  mult_29/S2_4_28/S (FA_X1)                               0.10       0.61 f
  mult_29/S2_5_27/CO (FA_X1)                              0.08       0.69 f
  mult_29/S2_6_27/S (FA_X1)                               0.13       0.82 r
  mult_29/S2_7_26/S (FA_X1)                               0.10       0.92 f
  mult_29/S2_8_25/CO (FA_X1)                              0.08       1.01 f
  mult_29/S2_9_25/S (FA_X1)                               0.13       1.14 r
  mult_29/S2_10_24/S (FA_X1)                              0.10       1.24 f
  mult_29/S2_11_23/S (FA_X1)                              0.12       1.36 r
  mult_29/S2_12_22/S (FA_X1)                              0.10       1.46 f
  mult_29/S2_13_21/S (FA_X1)                              0.12       1.58 r
  mult_29/S2_14_20/S (FA_X1)                              0.10       1.68 f
  mult_29/S2_15_19/S (FA_X1)                              0.12       1.80 r
  mult_29/S2_16_18/S (FA_X1)                              0.10       1.90 f
  mult_29/S2_17_17/CO (FA_X1)                             0.08       1.98 f
  mult_29/S2_18_17/S (FA_X1)                              0.13       2.11 r
  mult_29/S2_19_16/S (FA_X1)                              0.10       2.22 f
  mult_29/S2_20_15/S (FA_X1)                              0.12       2.33 r
  mult_29/S2_21_14/S (FA_X1)                              0.10       2.44 f
  mult_29/S2_22_13/S (FA_X1)                              0.12       2.55 r
  mult_29/S2_23_12/S (FA_X1)                              0.10       2.66 f
  mult_29/S2_24_11/S (FA_X1)                              0.12       2.77 r
  mult_29/S2_25_10/S (FA_X1)                              0.10       2.87 f
  mult_29/S2_26_9/S (FA_X1)                               0.12       2.99 r
  mult_29/S2_27_8/S (FA_X1)                               0.10       3.09 f
  mult_29/S2_28_7/S (FA_X1)                               0.12       3.21 r
  mult_29/S2_29_6/S (FA_X1)                               0.10       3.31 f
  mult_29/S2_30_5/CO (FA_X1)                              0.08       3.40 f
  mult_29/S4_5/S (FA_X1)                                  0.13       3.53 r
  mult_29/U66/Z (XOR2_X1)                                 0.07       3.59 r
  mult_29/FS_1/A[34] (SimpleMultiplier_DW01_add_0)        0.00       3.59 r
  mult_29/FS_1/U192/ZN (NOR2_X1)                          0.03       3.63 f
  mult_29/FS_1/U14/ZN (INV_X1)                            0.03       3.66 r
  mult_29/FS_1/U178/ZN (NAND2_X1)                         0.03       3.69 f
  mult_29/FS_1/U177/ZN (NOR4_X1)                          0.09       3.77 r
  mult_29/FS_1/U176/ZN (NOR2_X1)                          0.05       3.82 f
  mult_29/FS_1/U155/ZN (OAI21_X1)                         0.06       3.88 r
  mult_29/FS_1/U151/Z (XOR2_X1)                           0.07       3.95 r
  mult_29/FS_1/SUM[40] (SimpleMultiplier_DW01_add_0)      0.00       3.95 r
  mult_29/PRODUCT[42] (SimpleMultiplier_DW02_mult_0)      0.00       3.95 r
  registerOut/in[42] (Register64bit)                      0.00       3.95 r
  registerOut/U30/ZN (AND2_X1)                            0.04       3.98 r
  registerOut/out_reg_42_/D (DFF_X1)                      0.01       3.99 r
  data arrival time                                                  3.99

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_42_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                       10.88


  Startpoint: registerIn2/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg[31]/Q (DFF_X1)                      0.08       0.08 f
  registerIn2/out[31] (Register32bit_1)                   0.00       0.08 f
  mult_29/B[31] (SimpleMultiplier_DW02_mult_0)            0.00       0.08 f
  mult_29/U319/ZN (INV_X1)                                0.03       0.10 r
  mult_29/U127/Z (BUF_X1)                                 0.08       0.18 r
  mult_29/U1382/ZN (NOR2_X1)                              0.05       0.22 f
  mult_29/U2/Z (XOR2_X1)                                  0.07       0.29 f
  mult_29/S2_2_29/CO (FA_X1)                              0.08       0.38 f
  mult_29/S2_3_29/S (FA_X1)                               0.13       0.51 r
  mult_29/S2_4_28/S (FA_X1)                               0.10       0.61 f
  mult_29/S2_5_27/CO (FA_X1)                              0.08       0.69 f
  mult_29/S2_6_27/S (FA_X1)                               0.13       0.82 r
  mult_29/S2_7_26/S (FA_X1)                               0.10       0.92 f
  mult_29/S2_8_25/CO (FA_X1)                              0.08       1.01 f
  mult_29/S2_9_25/S (FA_X1)                               0.13       1.14 r
  mult_29/S2_10_24/S (FA_X1)                              0.10       1.24 f
  mult_29/S2_11_23/S (FA_X1)                              0.12       1.36 r
  mult_29/S2_12_22/S (FA_X1)                              0.10       1.46 f
  mult_29/S2_13_21/S (FA_X1)                              0.12       1.58 r
  mult_29/S2_14_20/S (FA_X1)                              0.10       1.68 f
  mult_29/S2_15_19/S (FA_X1)                              0.12       1.80 r
  mult_29/S2_16_18/S (FA_X1)                              0.10       1.90 f
  mult_29/S2_17_17/CO (FA_X1)                             0.08       1.98 f
  mult_29/S2_18_17/S (FA_X1)                              0.13       2.11 r
  mult_29/S2_19_16/S (FA_X1)                              0.10       2.22 f
  mult_29/S2_20_15/S (FA_X1)                              0.12       2.33 r
  mult_29/S2_21_14/S (FA_X1)                              0.10       2.44 f
  mult_29/S2_22_13/S (FA_X1)                              0.12       2.55 r
  mult_29/S2_23_12/S (FA_X1)                              0.10       2.66 f
  mult_29/S2_24_11/S (FA_X1)                              0.12       2.77 r
  mult_29/S2_25_10/S (FA_X1)                              0.10       2.87 f
  mult_29/S2_26_9/S (FA_X1)                               0.12       2.99 r
  mult_29/S2_27_8/S (FA_X1)                               0.10       3.09 f
  mult_29/S2_28_7/S (FA_X1)                               0.12       3.21 r
  mult_29/S2_29_6/S (FA_X1)                               0.10       3.31 f
  mult_29/S2_30_5/CO (FA_X1)                              0.08       3.40 f
  mult_29/S4_5/S (FA_X1)                                  0.13       3.53 r
  mult_29/U66/Z (XOR2_X1)                                 0.07       3.59 r
  mult_29/FS_1/A[34] (SimpleMultiplier_DW01_add_0)        0.00       3.59 r
  mult_29/FS_1/U192/ZN (NOR2_X1)                          0.03       3.63 f
  mult_29/FS_1/U14/ZN (INV_X1)                            0.03       3.66 r
  mult_29/FS_1/U178/ZN (NAND2_X1)                         0.03       3.69 f
  mult_29/FS_1/U177/ZN (NOR4_X1)                          0.09       3.77 r
  mult_29/FS_1/U176/ZN (NOR2_X1)                          0.05       3.82 f
  mult_29/FS_1/U174/ZN (OAI21_X1)                         0.05       3.88 r
  mult_29/FS_1/U170/Z (XOR2_X1)                           0.06       3.94 r
  mult_29/FS_1/SUM[37] (SimpleMultiplier_DW01_add_0)      0.00       3.94 r
  mult_29/PRODUCT[39] (SimpleMultiplier_DW02_mult_0)      0.00       3.94 r
  registerOut/in[39] (Register64bit)                      0.00       3.94 r
  registerOut/U31/ZN (AND2_X1)                            0.04       3.98 r
  registerOut/out_reg_39_/D (DFF_X1)                      0.01       3.99 r
  data arrival time                                                  3.99

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_39_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                       10.88


  Startpoint: registerIn1/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[1]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[1]/Q (DFF_X1)                       0.08       0.08 r
  registerIn1/out[1] (Register32bit_0)                    0.00       0.08 r
  mult_29/A[1] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 r
  mult_29/U320/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U128/Z (BUF_X1)                                 0.06       0.16 f
  mult_29/U1031/ZN (NOR2_X1)                              0.06       0.22 r
  mult_29/U2/Z (XOR2_X1)                                  0.07       0.29 r
  mult_29/S2_2_29/S (FA_X1)                               0.11       0.40 f
  mult_29/S2_3_28/S (FA_X1)                               0.12       0.52 r
  mult_29/S2_4_27/S (FA_X1)                               0.10       0.62 f
  mult_29/S2_5_26/S (FA_X1)                               0.12       0.74 r
  mult_29/S2_6_25/S (FA_X1)                               0.10       0.84 f
  mult_29/S2_7_24/S (FA_X1)                               0.12       0.96 r
  mult_29/S2_8_23/S (FA_X1)                               0.10       1.06 f
  mult_29/S2_9_22/S (FA_X1)                               0.12       1.18 r
  mult_29/S2_10_21/S (FA_X1)                              0.10       1.28 f
  mult_29/S2_11_20/S (FA_X1)                              0.12       1.40 r
  mult_29/S2_12_19/S (FA_X1)                              0.10       1.50 f
  mult_29/S2_13_18/S (FA_X1)                              0.12       1.62 r
  mult_29/S2_14_17/S (FA_X1)                              0.10       1.72 f
  mult_29/S2_15_16/CO (FA_X1)                             0.08       1.80 f
  mult_29/S2_16_16/S (FA_X1)                              0.13       1.93 r
  mult_29/S2_17_15/S (FA_X1)                              0.10       2.04 f
  mult_29/S2_18_14/S (FA_X1)                              0.12       2.15 r
  mult_29/S2_19_13/S (FA_X1)                              0.10       2.26 f
  mult_29/S2_20_12/S (FA_X1)                              0.12       2.37 r
  mult_29/S2_21_11/S (FA_X1)                              0.10       2.48 f
  mult_29/S2_22_10/S (FA_X1)                              0.12       2.59 r
  mult_29/S2_23_9/S (FA_X1)                               0.10       2.70 f
  mult_29/S2_24_8/S (FA_X1)                               0.12       2.81 r
  mult_29/S2_25_7/S (FA_X1)                               0.10       2.92 f
  mult_29/S2_26_6/S (FA_X1)                               0.12       3.03 r
  mult_29/S2_27_5/S (FA_X1)                               0.10       3.14 f
  mult_29/S2_28_4/S (FA_X1)                               0.12       3.25 r
  mult_29/S2_29_3/S (FA_X1)                               0.10       3.36 f
  mult_29/S2_30_2/CO (FA_X1)                              0.08       3.44 f
  mult_29/S4_2/S (FA_X1)                                  0.13       3.57 r
  mult_29/U74/Z (XOR2_X1)                                 0.07       3.63 r
  mult_29/FS_1/A[31] (SimpleMultiplier_DW01_add_0)        0.00       3.63 r
  mult_29/FS_1/U204/ZN (NAND2_X1)                         0.05       3.68 f
  mult_29/FS_1/U196/ZN (OAI21_X1)                         0.06       3.74 r
  mult_29/FS_1/U22/ZN (INV_X1)                            0.03       3.76 f
  mult_29/FS_1/U194/ZN (OAI21_X1)                         0.05       3.81 r
  mult_29/FS_1/U186/ZN (AOI21_X1)                         0.04       3.85 f
  mult_29/FS_1/U185/Z (XOR2_X1)                           0.07       3.91 f
  mult_29/FS_1/SUM[35] (SimpleMultiplier_DW01_add_0)      0.00       3.91 f
  mult_29/PRODUCT[37] (SimpleMultiplier_DW02_mult_0)      0.00       3.91 f
  registerOut/in[37] (Register64bit)                      0.00       3.91 f
  registerOut/U32/ZN (AND2_X1)                            0.03       3.94 f
  registerOut/out_reg_37_/D (DFF_X1)                      0.01       3.95 f
  data arrival time                                                  3.95

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_37_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -3.95
  --------------------------------------------------------------------------
  slack (MET)                                                       10.92


  Startpoint: registerIn2/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg[31]/Q (DFF_X1)                      0.08       0.08 f
  registerIn2/out[31] (Register32bit_1)                   0.00       0.08 f
  mult_29/B[31] (SimpleMultiplier_DW02_mult_0)            0.00       0.08 f
  mult_29/U319/ZN (INV_X1)                                0.03       0.10 r
  mult_29/U127/Z (BUF_X1)                                 0.08       0.18 r
  mult_29/U1382/ZN (NOR2_X1)                              0.05       0.22 f
  mult_29/U2/Z (XOR2_X1)                                  0.07       0.29 f
  mult_29/S2_2_29/CO (FA_X1)                              0.08       0.38 f
  mult_29/S2_3_29/S (FA_X1)                               0.13       0.51 r
  mult_29/S2_4_28/S (FA_X1)                               0.10       0.61 f
  mult_29/S2_5_27/CO (FA_X1)                              0.08       0.69 f
  mult_29/S2_6_27/S (FA_X1)                               0.13       0.82 r
  mult_29/S2_7_26/S (FA_X1)                               0.10       0.92 f
  mult_29/S2_8_25/CO (FA_X1)                              0.08       1.01 f
  mult_29/S2_9_25/S (FA_X1)                               0.13       1.14 r
  mult_29/S2_10_24/S (FA_X1)                              0.10       1.24 f
  mult_29/S2_11_23/S (FA_X1)                              0.12       1.36 r
  mult_29/S2_12_22/S (FA_X1)                              0.10       1.46 f
  mult_29/S2_13_21/S (FA_X1)                              0.12       1.58 r
  mult_29/S2_14_20/S (FA_X1)                              0.10       1.68 f
  mult_29/S2_15_19/S (FA_X1)                              0.12       1.80 r
  mult_29/S2_16_18/S (FA_X1)                              0.10       1.90 f
  mult_29/S2_17_17/CO (FA_X1)                             0.08       1.98 f
  mult_29/S2_18_17/S (FA_X1)                              0.13       2.11 r
  mult_29/S2_19_16/S (FA_X1)                              0.10       2.22 f
  mult_29/S2_20_15/S (FA_X1)                              0.12       2.33 r
  mult_29/S2_21_14/S (FA_X1)                              0.10       2.44 f
  mult_29/S2_22_13/S (FA_X1)                              0.12       2.55 r
  mult_29/S2_23_12/S (FA_X1)                              0.10       2.66 f
  mult_29/S2_24_11/S (FA_X1)                              0.12       2.77 r
  mult_29/S2_25_10/S (FA_X1)                              0.10       2.87 f
  mult_29/S2_26_9/S (FA_X1)                               0.12       2.99 r
  mult_29/S2_27_8/S (FA_X1)                               0.10       3.09 f
  mult_29/S2_28_7/S (FA_X1)                               0.12       3.21 r
  mult_29/S2_29_6/S (FA_X1)                               0.10       3.31 f
  mult_29/S2_30_5/S (FA_X1)                               0.12       3.43 r
  mult_29/S4_4/S (FA_X1)                                  0.11       3.54 f
  mult_29/U64/Z (XOR2_X1)                                 0.07       3.61 f
  mult_29/FS_1/A[33] (SimpleMultiplier_DW01_add_0)        0.00       3.61 f
  mult_29/FS_1/U199/ZN (NOR2_X1)                          0.06       3.67 r
  mult_29/FS_1/U181/ZN (OAI21_X1)                         0.04       3.71 f
  mult_29/FS_1/U180/ZN (AOI21_X1)                         0.03       3.74 r
  mult_29/FS_1/U179/ZN (OAI21_X1)                         0.03       3.78 f
  mult_29/FS_1/U176/ZN (NOR2_X1)                          0.05       3.83 r
  mult_29/FS_1/U175/Z (XOR2_X1)                           0.07       3.90 r
  mult_29/FS_1/SUM[36] (SimpleMultiplier_DW01_add_0)      0.00       3.90 r
  mult_29/PRODUCT[38] (SimpleMultiplier_DW02_mult_0)      0.00       3.90 r
  registerOut/in[38] (Register64bit)                      0.00       3.90 r
  registerOut/U33/ZN (AND2_X1)                            0.04       3.94 r
  registerOut/out_reg_38_/D (DFF_X1)                      0.01       3.95 r
  data arrival time                                                  3.95

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_38_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -3.95
  --------------------------------------------------------------------------
  slack (MET)                                                       10.92


  Startpoint: registerIn1/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[1]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[1]/Q (DFF_X1)                       0.08       0.08 r
  registerIn1/out[1] (Register32bit_0)                    0.00       0.08 r
  mult_29/A[1] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 r
  mult_29/U320/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U128/Z (BUF_X1)                                 0.06       0.16 f
  mult_29/U1031/ZN (NOR2_X1)                              0.06       0.22 r
  mult_29/U2/Z (XOR2_X1)                                  0.07       0.29 r
  mult_29/S2_2_29/S (FA_X1)                               0.11       0.40 f
  mult_29/S2_3_28/S (FA_X1)                               0.12       0.52 r
  mult_29/S2_4_27/S (FA_X1)                               0.10       0.62 f
  mult_29/S2_5_26/S (FA_X1)                               0.12       0.74 r
  mult_29/S2_6_25/S (FA_X1)                               0.10       0.84 f
  mult_29/S2_7_24/S (FA_X1)                               0.12       0.96 r
  mult_29/S2_8_23/S (FA_X1)                               0.10       1.06 f
  mult_29/S2_9_22/S (FA_X1)                               0.12       1.18 r
  mult_29/S2_10_21/S (FA_X1)                              0.10       1.28 f
  mult_29/S2_11_20/S (FA_X1)                              0.12       1.40 r
  mult_29/S2_12_19/S (FA_X1)                              0.10       1.50 f
  mult_29/S2_13_18/S (FA_X1)                              0.12       1.62 r
  mult_29/S2_14_17/S (FA_X1)                              0.10       1.72 f
  mult_29/S2_15_16/CO (FA_X1)                             0.08       1.80 f
  mult_29/S2_16_16/S (FA_X1)                              0.13       1.93 r
  mult_29/S2_17_15/S (FA_X1)                              0.10       2.04 f
  mult_29/S2_18_14/S (FA_X1)                              0.12       2.15 r
  mult_29/S2_19_13/S (FA_X1)                              0.10       2.26 f
  mult_29/S2_20_12/S (FA_X1)                              0.12       2.37 r
  mult_29/S2_21_11/S (FA_X1)                              0.10       2.48 f
  mult_29/S2_22_10/S (FA_X1)                              0.12       2.59 r
  mult_29/S2_23_9/S (FA_X1)                               0.10       2.70 f
  mult_29/S2_24_8/S (FA_X1)                               0.12       2.81 r
  mult_29/S2_25_7/S (FA_X1)                               0.10       2.92 f
  mult_29/S2_26_6/S (FA_X1)                               0.12       3.03 r
  mult_29/S2_27_5/S (FA_X1)                               0.10       3.14 f
  mult_29/S2_28_4/S (FA_X1)                               0.12       3.25 r
  mult_29/S2_29_3/S (FA_X1)                               0.10       3.36 f
  mult_29/S2_30_2/CO (FA_X1)                              0.08       3.44 f
  mult_29/S4_2/S (FA_X1)                                  0.13       3.57 r
  mult_29/U74/Z (XOR2_X1)                                 0.07       3.63 r
  mult_29/FS_1/A[31] (SimpleMultiplier_DW01_add_0)        0.00       3.63 r
  mult_29/FS_1/U204/ZN (NAND2_X1)                         0.05       3.68 f
  mult_29/FS_1/U196/ZN (OAI21_X1)                         0.06       3.74 r
  mult_29/FS_1/U22/ZN (INV_X1)                            0.03       3.76 f
  mult_29/FS_1/U194/ZN (OAI21_X1)                         0.05       3.81 r
  mult_29/FS_1/U190/Z (XOR2_X1)                           0.06       3.87 r
  mult_29/FS_1/SUM[34] (SimpleMultiplier_DW01_add_0)      0.00       3.87 r
  mult_29/PRODUCT[36] (SimpleMultiplier_DW02_mult_0)      0.00       3.87 r
  registerOut/in[36] (Register64bit)                      0.00       3.87 r
  registerOut/U34/ZN (AND2_X1)                            0.04       3.91 r
  registerOut/out_reg_36_/D (DFF_X1)                      0.01       3.92 r
  data arrival time                                                  3.92

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_36_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -3.92
  --------------------------------------------------------------------------
  slack (MET)                                                       10.95


  Startpoint: registerIn1/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[1]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[1]/Q (DFF_X1)                       0.08       0.08 r
  registerIn1/out[1] (Register32bit_0)                    0.00       0.08 r
  mult_29/A[1] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 r
  mult_29/U320/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U128/Z (BUF_X1)                                 0.06       0.16 f
  mult_29/U1031/ZN (NOR2_X1)                              0.06       0.22 r
  mult_29/U2/Z (XOR2_X1)                                  0.07       0.29 r
  mult_29/S2_2_29/S (FA_X1)                               0.11       0.40 f
  mult_29/S2_3_28/S (FA_X1)                               0.12       0.52 r
  mult_29/S2_4_27/S (FA_X1)                               0.10       0.62 f
  mult_29/S2_5_26/S (FA_X1)                               0.12       0.74 r
  mult_29/S2_6_25/S (FA_X1)                               0.10       0.84 f
  mult_29/S2_7_24/S (FA_X1)                               0.12       0.96 r
  mult_29/S2_8_23/S (FA_X1)                               0.10       1.06 f
  mult_29/S2_9_22/S (FA_X1)                               0.12       1.18 r
  mult_29/S2_10_21/S (FA_X1)                              0.10       1.28 f
  mult_29/S2_11_20/S (FA_X1)                              0.12       1.40 r
  mult_29/S2_12_19/S (FA_X1)                              0.10       1.50 f
  mult_29/S2_13_18/S (FA_X1)                              0.12       1.62 r
  mult_29/S2_14_17/S (FA_X1)                              0.10       1.72 f
  mult_29/S2_15_16/CO (FA_X1)                             0.08       1.80 f
  mult_29/S2_16_16/S (FA_X1)                              0.13       1.93 r
  mult_29/S2_17_15/S (FA_X1)                              0.10       2.04 f
  mult_29/S2_18_14/S (FA_X1)                              0.12       2.15 r
  mult_29/S2_19_13/S (FA_X1)                              0.10       2.26 f
  mult_29/S2_20_12/S (FA_X1)                              0.12       2.37 r
  mult_29/S2_21_11/S (FA_X1)                              0.10       2.48 f
  mult_29/S2_22_10/S (FA_X1)                              0.12       2.59 r
  mult_29/S2_23_9/S (FA_X1)                               0.10       2.70 f
  mult_29/S2_24_8/S (FA_X1)                               0.12       2.81 r
  mult_29/S2_25_7/S (FA_X1)                               0.10       2.92 f
  mult_29/S2_26_6/S (FA_X1)                               0.12       3.03 r
  mult_29/S2_27_5/S (FA_X1)                               0.10       3.14 f
  mult_29/S2_28_4/S (FA_X1)                               0.12       3.25 r
  mult_29/S2_29_3/S (FA_X1)                               0.10       3.36 f
  mult_29/S2_30_2/CO (FA_X1)                              0.08       3.44 f
  mult_29/S4_2/S (FA_X1)                                  0.13       3.57 r
  mult_29/U74/Z (XOR2_X1)                                 0.07       3.63 r
  mult_29/FS_1/A[31] (SimpleMultiplier_DW01_add_0)        0.00       3.63 r
  mult_29/FS_1/U204/ZN (NAND2_X1)                         0.05       3.68 f
  mult_29/FS_1/U196/ZN (OAI21_X1)                         0.06       3.74 r
  mult_29/FS_1/U195/ZN (XNOR2_X1)                         0.06       3.80 r
  mult_29/FS_1/SUM[33] (SimpleMultiplier_DW01_add_0)      0.00       3.80 r
  mult_29/PRODUCT[35] (SimpleMultiplier_DW02_mult_0)      0.00       3.80 r
  registerOut/in[35] (Register64bit)                      0.00       3.80 r
  registerOut/U35/ZN (AND2_X1)                            0.04       3.84 r
  registerOut/out_reg_35_/D (DFF_X1)                      0.01       3.85 r
  data arrival time                                                  3.85

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_35_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -3.85
  --------------------------------------------------------------------------
  slack (MET)                                                       11.02


  Startpoint: registerIn1/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[1]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[1]/Q (DFF_X1)                       0.08       0.08 r
  registerIn1/out[1] (Register32bit_0)                    0.00       0.08 r
  mult_29/A[1] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 r
  mult_29/U320/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U128/Z (BUF_X1)                                 0.06       0.16 f
  mult_29/U1031/ZN (NOR2_X1)                              0.06       0.22 r
  mult_29/U2/Z (XOR2_X1)                                  0.07       0.29 r
  mult_29/S2_2_29/S (FA_X1)                               0.11       0.40 f
  mult_29/S2_3_28/CO (FA_X1)                              0.08       0.48 f
  mult_29/S2_4_28/S (FA_X1)                               0.13       0.61 r
  mult_29/S2_5_27/S (FA_X1)                               0.10       0.72 f
  mult_29/S2_6_26/CO (FA_X1)                              0.08       0.80 f
  mult_29/S2_7_26/S (FA_X1)                               0.13       0.93 r
  mult_29/S2_8_25/S (FA_X1)                               0.10       1.03 f
  mult_29/S2_9_24/S (FA_X1)                               0.12       1.15 r
  mult_29/S2_10_23/S (FA_X1)                              0.10       1.25 f
  mult_29/S2_11_22/S (FA_X1)                              0.12       1.37 r
  mult_29/S2_12_21/S (FA_X1)                              0.10       1.47 f
  mult_29/S2_13_20/S (FA_X1)                              0.12       1.59 r
  mult_29/S2_14_19/S (FA_X1)                              0.10       1.69 f
  mult_29/S2_15_18/S (FA_X1)                              0.12       1.81 r
  mult_29/S2_16_17/S (FA_X1)                              0.10       1.91 f
  mult_29/S2_17_16/S (FA_X1)                              0.12       2.03 r
  mult_29/S2_18_15/S (FA_X1)                              0.10       2.13 f
  mult_29/S2_19_14/S (FA_X1)                              0.12       2.25 r
  mult_29/S2_20_13/S (FA_X1)                              0.10       2.35 f
  mult_29/S2_21_12/S (FA_X1)                              0.12       2.47 r
  mult_29/S2_22_11/S (FA_X1)                              0.10       2.57 f
  mult_29/S2_23_10/S (FA_X1)                              0.12       2.69 r
  mult_29/S2_24_9/S (FA_X1)                               0.10       2.79 f
  mult_29/S2_25_8/S (FA_X1)                               0.12       2.91 r
  mult_29/S2_26_7/S (FA_X1)                               0.10       3.01 f
  mult_29/S2_27_6/S (FA_X1)                               0.12       3.13 r
  mult_29/S2_28_5/S (FA_X1)                               0.10       3.23 f
  mult_29/S2_29_4/CO (FA_X1)                              0.08       3.31 f
  mult_29/S2_30_4/S (FA_X1)                               0.13       3.44 r
  mult_29/S4_3/S (FA_X1)                                  0.11       3.55 f
  mult_29/U65/Z (XOR2_X1)                                 0.07       3.62 f
  mult_29/FS_1/A[32] (SimpleMultiplier_DW01_add_0)        0.00       3.62 f
  mult_29/FS_1/U203/ZN (NAND2_X1)                         0.04       3.66 r
  mult_29/FS_1/U39/ZN (INV_X1)                            0.03       3.68 f
  mult_29/FS_1/U201/ZN (NOR2_X1)                          0.03       3.72 r
  mult_29/FS_1/U200/ZN (XNOR2_X1)                         0.06       3.77 r
  mult_29/FS_1/SUM[32] (SimpleMultiplier_DW01_add_0)      0.00       3.77 r
  mult_29/PRODUCT[34] (SimpleMultiplier_DW02_mult_0)      0.00       3.77 r
  registerOut/in[34] (Register64bit)                      0.00       3.77 r
  registerOut/U36/ZN (AND2_X1)                            0.04       3.81 r
  registerOut/out_reg_34_/D (DFF_X1)                      0.01       3.82 r
  data arrival time                                                  3.82

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_34_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -3.82
  --------------------------------------------------------------------------
  slack (MET)                                                       11.05


  Startpoint: registerIn2/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg[31]/Q (DFF_X1)                      0.08       0.08 f
  registerIn2/out[31] (Register32bit_1)                   0.00       0.08 f
  mult_29/B[31] (SimpleMultiplier_DW02_mult_0)            0.00       0.08 f
  mult_29/U319/ZN (INV_X1)                                0.03       0.10 r
  mult_29/U127/Z (BUF_X1)                                 0.08       0.18 r
  mult_29/U1382/ZN (NOR2_X1)                              0.05       0.22 f
  mult_29/U2/Z (XOR2_X1)                                  0.07       0.29 f
  mult_29/S2_2_29/CO (FA_X1)                              0.08       0.38 f
  mult_29/S2_3_29/S (FA_X1)                               0.13       0.51 r
  mult_29/S2_4_28/S (FA_X1)                               0.10       0.61 f
  mult_29/S2_5_27/S (FA_X1)                               0.12       0.73 r
  mult_29/S2_6_26/S (FA_X1)                               0.10       0.83 f
  mult_29/S2_7_25/S (FA_X1)                               0.12       0.95 r
  mult_29/S2_8_24/S (FA_X1)                               0.10       1.05 f
  mult_29/S2_9_23/S (FA_X1)                               0.12       1.17 r
  mult_29/S2_10_22/S (FA_X1)                              0.10       1.27 f
  mult_29/S2_11_21/S (FA_X1)                              0.12       1.39 r
  mult_29/S2_12_20/S (FA_X1)                              0.10       1.49 f
  mult_29/S2_13_19/S (FA_X1)                              0.12       1.61 r
  mult_29/S2_14_18/S (FA_X1)                              0.10       1.71 f
  mult_29/S2_15_17/CO (FA_X1)                             0.08       1.79 f
  mult_29/S2_16_17/S (FA_X1)                              0.13       1.92 r
  mult_29/S2_17_16/S (FA_X1)                              0.10       2.02 f
  mult_29/S2_18_15/S (FA_X1)                              0.12       2.14 r
  mult_29/S2_19_14/S (FA_X1)                              0.10       2.24 f
  mult_29/S2_20_13/S (FA_X1)                              0.12       2.36 r
  mult_29/S2_21_12/S (FA_X1)                              0.10       2.46 f
  mult_29/S2_22_11/S (FA_X1)                              0.12       2.58 r
  mult_29/S2_23_10/S (FA_X1)                              0.10       2.68 f
  mult_29/S2_24_9/S (FA_X1)                               0.12       2.80 r
  mult_29/S2_25_8/S (FA_X1)                               0.10       2.90 f
  mult_29/S2_26_7/S (FA_X1)                               0.12       3.02 r
  mult_29/S2_27_6/S (FA_X1)                               0.10       3.12 f
  mult_29/S2_28_5/S (FA_X1)                               0.12       3.24 r
  mult_29/S2_29_4/S (FA_X1)                               0.10       3.34 f
  mult_29/S2_30_3/S (FA_X1)                               0.12       3.46 r
  mult_29/S4_2/S (FA_X1)                                  0.11       3.57 f
  mult_29/U74/Z (XOR2_X1)                                 0.07       3.64 f
  mult_29/FS_1/A[31] (SimpleMultiplier_DW01_add_0)        0.00       3.64 f
  mult_29/FS_1/U204/ZN (NAND2_X1)                         0.04       3.68 r
  mult_29/FS_1/U2/ZN (AND2_X1)                            0.04       3.72 r
  mult_29/FS_1/SUM[31] (SimpleMultiplier_DW01_add_0)      0.00       3.72 r
  mult_29/PRODUCT[33] (SimpleMultiplier_DW02_mult_0)      0.00       3.72 r
  registerOut/in[33] (Register64bit)                      0.00       3.72 r
  registerOut/U37/ZN (AND2_X1)                            0.04       3.76 r
  registerOut/out_reg_33_/D (DFF_X1)                      0.01       3.77 r
  data arrival time                                                  3.77

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_33_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                       11.10


  Startpoint: registerIn2/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg[31]/Q (DFF_X1)                      0.08       0.08 f
  registerIn2/out[31] (Register32bit_1)                   0.00       0.08 f
  mult_29/B[31] (SimpleMultiplier_DW02_mult_0)            0.00       0.08 f
  mult_29/U319/ZN (INV_X1)                                0.03       0.10 r
  mult_29/U127/Z (BUF_X1)                                 0.08       0.18 r
  mult_29/U1382/ZN (NOR2_X1)                              0.05       0.22 f
  mult_29/U2/Z (XOR2_X1)                                  0.07       0.29 f
  mult_29/S2_2_29/S (FA_X1)                               0.12       0.41 r
  mult_29/S2_3_28/S (FA_X1)                               0.10       0.51 f
  mult_29/S2_4_27/S (FA_X1)                               0.12       0.63 r
  mult_29/S2_5_26/S (FA_X1)                               0.10       0.73 f
  mult_29/S2_6_25/S (FA_X1)                               0.12       0.85 r
  mult_29/S2_7_24/S (FA_X1)                               0.10       0.95 f
  mult_29/S2_8_23/S (FA_X1)                               0.12       1.07 r
  mult_29/S2_9_22/S (FA_X1)                               0.10       1.17 f
  mult_29/S2_10_21/S (FA_X1)                              0.12       1.29 r
  mult_29/S2_11_20/S (FA_X1)                              0.10       1.39 f
  mult_29/S2_12_19/S (FA_X1)                              0.12       1.51 r
  mult_29/S2_13_18/S (FA_X1)                              0.10       1.61 f
  mult_29/S2_14_17/S (FA_X1)                              0.12       1.73 r
  mult_29/S2_15_16/S (FA_X1)                              0.10       1.83 f
  mult_29/S2_16_15/S (FA_X1)                              0.12       1.95 r
  mult_29/S2_17_14/S (FA_X1)                              0.10       2.05 f
  mult_29/S2_18_13/S (FA_X1)                              0.12       2.17 r
  mult_29/S2_19_12/S (FA_X1)                              0.10       2.27 f
  mult_29/S2_20_11/S (FA_X1)                              0.12       2.39 r
  mult_29/S2_21_10/S (FA_X1)                              0.10       2.49 f
  mult_29/S2_22_9/S (FA_X1)                               0.12       2.61 r
  mult_29/S2_23_8/S (FA_X1)                               0.10       2.71 f
  mult_29/S2_24_7/S (FA_X1)                               0.12       2.83 r
  mult_29/S2_25_6/S (FA_X1)                               0.10       2.93 f
  mult_29/S2_26_5/S (FA_X1)                               0.12       3.05 r
  mult_29/S2_27_4/S (FA_X1)                               0.10       3.15 f
  mult_29/S2_28_3/S (FA_X1)                               0.12       3.27 r
  mult_29/S2_29_2/S (FA_X1)                               0.10       3.37 f
  mult_29/S2_30_1/CO (FA_X1)                              0.08       3.46 f
  mult_29/S4_1/S (FA_X1)                                  0.13       3.59 r
  mult_29/U113/Z (XOR2_X1)                                0.06       3.64 r
  mult_29/FS_1/A[30] (SimpleMultiplier_DW01_add_0)        0.00       3.64 r
  mult_29/FS_1/SUM[30] (SimpleMultiplier_DW01_add_0)      0.00       3.64 r
  mult_29/PRODUCT[32] (SimpleMultiplier_DW02_mult_0)      0.00       3.64 r
  registerOut/in[32] (Register64bit)                      0.00       3.64 r
  registerOut/U4/ZN (AND2_X1)                             0.04       3.68 r
  registerOut/out_reg_32_/D (DFF_X1)                      0.01       3.69 r
  data arrival time                                                  3.69

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_32_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -3.69
  --------------------------------------------------------------------------
  slack (MET)                                                       11.18


  Startpoint: registerIn1/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[1]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[1]/Q (DFF_X1)                       0.08       0.08 r
  registerIn1/out[1] (Register32bit_0)                    0.00       0.08 r
  mult_29/A[1] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 r
  mult_29/U320/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U128/Z (BUF_X1)                                 0.06       0.16 f
  mult_29/U1031/ZN (NOR2_X1)                              0.06       0.22 r
  mult_29/U2/Z (XOR2_X1)                                  0.07       0.29 r
  mult_29/S2_2_29/S (FA_X1)                               0.11       0.40 f
  mult_29/S2_3_28/S (FA_X1)                               0.12       0.52 r
  mult_29/S2_4_27/S (FA_X1)                               0.10       0.62 f
  mult_29/S2_5_26/S (FA_X1)                               0.12       0.74 r
  mult_29/S2_6_25/S (FA_X1)                               0.10       0.84 f
  mult_29/S2_7_24/S (FA_X1)                               0.12       0.96 r
  mult_29/S2_8_23/S (FA_X1)                               0.10       1.06 f
  mult_29/S2_9_22/S (FA_X1)                               0.12       1.18 r
  mult_29/S2_10_21/S (FA_X1)                              0.10       1.28 f
  mult_29/S2_11_20/S (FA_X1)                              0.12       1.40 r
  mult_29/S2_12_19/S (FA_X1)                              0.10       1.50 f
  mult_29/S2_13_18/S (FA_X1)                              0.12       1.62 r
  mult_29/S2_14_17/S (FA_X1)                              0.10       1.72 f
  mult_29/S2_15_16/S (FA_X1)                              0.12       1.84 r
  mult_29/S2_16_15/S (FA_X1)                              0.10       1.94 f
  mult_29/S2_17_14/S (FA_X1)                              0.12       2.06 r
  mult_29/S2_18_13/S (FA_X1)                              0.10       2.16 f
  mult_29/S2_19_12/S (FA_X1)                              0.12       2.28 r
  mult_29/S2_20_11/S (FA_X1)                              0.10       2.38 f
  mult_29/S2_21_10/S (FA_X1)                              0.12       2.50 r
  mult_29/S2_22_9/S (FA_X1)                               0.10       2.60 f
  mult_29/S2_23_8/S (FA_X1)                               0.12       2.72 r
  mult_29/S2_24_7/S (FA_X1)                               0.10       2.82 f
  mult_29/S2_25_6/S (FA_X1)                               0.12       2.94 r
  mult_29/S2_26_5/S (FA_X1)                               0.10       3.04 f
  mult_29/S2_27_4/S (FA_X1)                               0.12       3.16 r
  mult_29/S2_28_3/S (FA_X1)                               0.10       3.26 f
  mult_29/S2_29_2/S (FA_X1)                               0.12       3.38 r
  mult_29/S2_30_1/S (FA_X1)                               0.10       3.48 f
  mult_29/S4_0/S (FA_X1)                                  0.11       3.59 r
  mult_29/FS_1/A[29] (SimpleMultiplier_DW01_add_0)        0.00       3.59 r
  mult_29/FS_1/SUM[29] (SimpleMultiplier_DW01_add_0)      0.00       3.59 r
  mult_29/PRODUCT[31] (SimpleMultiplier_DW02_mult_0)      0.00       3.59 r
  registerOut/in[31] (Register64bit)                      0.00       3.59 r
  registerOut/U38/ZN (AND2_X1)                            0.04       3.63 r
  registerOut/out_reg_31_/D (DFF_X1)                      0.01       3.64 r
  data arrival time                                                  3.64

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_31_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -3.64
  --------------------------------------------------------------------------
  slack (MET)                                                       11.23


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_0)                    0.00       0.08 f
  mult_29/A[0] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 f
  mult_29/U318/ZN (INV_X1)                                0.03       0.10 r
  mult_29/U130/Z (BUF_X1)                                 0.07       0.18 r
  mult_29/U1383/ZN (NOR2_X1)                              0.05       0.22 f
  mult_29/U3/Z (XOR2_X1)                                  0.07       0.30 f
  mult_29/S2_2_28/S (FA_X1)                               0.12       0.41 r
  mult_29/S2_3_27/S (FA_X1)                               0.10       0.52 f
  mult_29/S2_4_26/S (FA_X1)                               0.12       0.63 r
  mult_29/S2_5_25/S (FA_X1)                               0.10       0.74 f
  mult_29/S2_6_24/S (FA_X1)                               0.12       0.85 r
  mult_29/S2_7_23/S (FA_X1)                               0.10       0.96 f
  mult_29/S2_8_22/S (FA_X1)                               0.12       1.07 r
  mult_29/S2_9_21/S (FA_X1)                               0.10       1.18 f
  mult_29/S2_10_20/S (FA_X1)                              0.12       1.29 r
  mult_29/S2_11_19/S (FA_X1)                              0.10       1.40 f
  mult_29/S2_12_18/S (FA_X1)                              0.12       1.51 r
  mult_29/S2_13_17/S (FA_X1)                              0.10       1.62 f
  mult_29/S2_14_16/S (FA_X1)                              0.12       1.73 r
  mult_29/S2_15_15/S (FA_X1)                              0.10       1.84 f
  mult_29/S2_16_14/S (FA_X1)                              0.12       1.95 r
  mult_29/S2_17_13/S (FA_X1)                              0.10       2.05 f
  mult_29/S2_18_12/S (FA_X1)                              0.12       2.17 r
  mult_29/S2_19_11/S (FA_X1)                              0.10       2.27 f
  mult_29/S2_20_10/S (FA_X1)                              0.12       2.39 r
  mult_29/S2_21_9/S (FA_X1)                               0.10       2.49 f
  mult_29/S2_22_8/S (FA_X1)                               0.12       2.61 r
  mult_29/S2_23_7/S (FA_X1)                               0.10       2.71 f
  mult_29/S2_24_6/S (FA_X1)                               0.12       2.83 r
  mult_29/S2_25_5/S (FA_X1)                               0.10       2.93 f
  mult_29/S2_26_4/S (FA_X1)                               0.12       3.05 r
  mult_29/S2_27_3/S (FA_X1)                               0.10       3.15 f
  mult_29/S2_28_2/S (FA_X1)                               0.12       3.27 r
  mult_29/S2_29_1/S (FA_X1)                               0.10       3.37 f
  mult_29/S1_30_0/S (FA_X1)                               0.11       3.49 r
  mult_29/FS_1/A[28] (SimpleMultiplier_DW01_add_0)        0.00       3.49 r
  mult_29/FS_1/SUM[28] (SimpleMultiplier_DW01_add_0)      0.00       3.49 r
  mult_29/PRODUCT[30] (SimpleMultiplier_DW02_mult_0)      0.00       3.49 r
  registerOut/in[30] (Register64bit)                      0.00       3.49 r
  registerOut/U39/ZN (AND2_X1)                            0.04       3.52 r
  registerOut/out_reg_30_/D (DFF_X1)                      0.01       3.53 r
  data arrival time                                                  3.53

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_30_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -3.53
  --------------------------------------------------------------------------
  slack (MET)                                                       11.34


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 r
  registerIn1/out[0] (Register32bit_0)                    0.00       0.08 r
  mult_29/A[0] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 r
  mult_29/U318/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U130/Z (BUF_X1)                                 0.06       0.16 f
  mult_29/U1385/ZN (NOR2_X1)                              0.06       0.22 r
  mult_29/U4/Z (XOR2_X1)                                  0.07       0.29 r
  mult_29/S2_2_27/S (FA_X1)                               0.11       0.40 f
  mult_29/S2_3_26/S (FA_X1)                               0.12       0.52 r
  mult_29/S2_4_25/S (FA_X1)                               0.10       0.62 f
  mult_29/S2_5_24/S (FA_X1)                               0.12       0.74 r
  mult_29/S2_6_23/S (FA_X1)                               0.10       0.84 f
  mult_29/S2_7_22/S (FA_X1)                               0.12       0.96 r
  mult_29/S2_8_21/S (FA_X1)                               0.10       1.06 f
  mult_29/S2_9_20/S (FA_X1)                               0.12       1.18 r
  mult_29/S2_10_19/S (FA_X1)                              0.10       1.28 f
  mult_29/S2_11_18/S (FA_X1)                              0.12       1.40 r
  mult_29/S2_12_17/S (FA_X1)                              0.10       1.50 f
  mult_29/S2_13_16/S (FA_X1)                              0.12       1.62 r
  mult_29/S2_14_15/S (FA_X1)                              0.10       1.72 f
  mult_29/S2_15_14/S (FA_X1)                              0.12       1.84 r
  mult_29/S2_16_13/S (FA_X1)                              0.10       1.94 f
  mult_29/S2_17_12/S (FA_X1)                              0.12       2.06 r
  mult_29/S2_18_11/S (FA_X1)                              0.10       2.16 f
  mult_29/S2_19_10/S (FA_X1)                              0.12       2.28 r
  mult_29/S2_20_9/S (FA_X1)                               0.10       2.38 f
  mult_29/S2_21_8/S (FA_X1)                               0.12       2.50 r
  mult_29/S2_22_7/S (FA_X1)                               0.10       2.60 f
  mult_29/S2_23_6/S (FA_X1)                               0.12       2.72 r
  mult_29/S2_24_5/S (FA_X1)                               0.10       2.82 f
  mult_29/S2_25_4/S (FA_X1)                               0.12       2.94 r
  mult_29/S2_26_3/S (FA_X1)                               0.10       3.04 f
  mult_29/S2_27_2/S (FA_X1)                               0.12       3.16 r
  mult_29/S2_28_1/S (FA_X1)                               0.10       3.26 f
  mult_29/S1_29_0/S (FA_X1)                               0.11       3.37 r
  mult_29/FS_1/A[27] (SimpleMultiplier_DW01_add_0)        0.00       3.37 r
  mult_29/FS_1/SUM[27] (SimpleMultiplier_DW01_add_0)      0.00       3.37 r
  mult_29/PRODUCT[29] (SimpleMultiplier_DW02_mult_0)      0.00       3.37 r
  registerOut/in[29] (Register64bit)                      0.00       3.37 r
  registerOut/U40/ZN (AND2_X1)                            0.04       3.41 r
  registerOut/out_reg_29_/D (DFF_X1)                      0.01       3.42 r
  data arrival time                                                  3.42

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_29_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -3.42
  --------------------------------------------------------------------------
  slack (MET)                                                       11.45


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_0)                    0.00       0.08 f
  mult_29/A[0] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 f
  mult_29/U318/ZN (INV_X1)                                0.03       0.10 r
  mult_29/U130/Z (BUF_X1)                                 0.07       0.18 r
  mult_29/U1386/ZN (NOR2_X1)                              0.05       0.22 f
  mult_29/U5/Z (XOR2_X1)                                  0.07       0.30 f
  mult_29/S2_2_26/S (FA_X1)                               0.12       0.41 r
  mult_29/S2_3_25/S (FA_X1)                               0.10       0.52 f
  mult_29/S2_4_24/S (FA_X1)                               0.12       0.63 r
  mult_29/S2_5_23/S (FA_X1)                               0.10       0.74 f
  mult_29/S2_6_22/S (FA_X1)                               0.12       0.85 r
  mult_29/S2_7_21/S (FA_X1)                               0.10       0.96 f
  mult_29/S2_8_20/S (FA_X1)                               0.12       1.07 r
  mult_29/S2_9_19/S (FA_X1)                               0.10       1.18 f
  mult_29/S2_10_18/S (FA_X1)                              0.12       1.29 r
  mult_29/S2_11_17/S (FA_X1)                              0.10       1.40 f
  mult_29/S2_12_16/S (FA_X1)                              0.12       1.51 r
  mult_29/S2_13_15/S (FA_X1)                              0.10       1.62 f
  mult_29/S2_14_14/S (FA_X1)                              0.12       1.73 r
  mult_29/S2_15_13/S (FA_X1)                              0.10       1.84 f
  mult_29/S2_16_12/S (FA_X1)                              0.12       1.95 r
  mult_29/S2_17_11/S (FA_X1)                              0.10       2.05 f
  mult_29/S2_18_10/S (FA_X1)                              0.12       2.17 r
  mult_29/S2_19_9/S (FA_X1)                               0.10       2.27 f
  mult_29/S2_20_8/S (FA_X1)                               0.12       2.39 r
  mult_29/S2_21_7/S (FA_X1)                               0.10       2.49 f
  mult_29/S2_22_6/S (FA_X1)                               0.12       2.61 r
  mult_29/S2_23_5/S (FA_X1)                               0.10       2.71 f
  mult_29/S2_24_4/S (FA_X1)                               0.12       2.83 r
  mult_29/S2_25_3/S (FA_X1)                               0.10       2.93 f
  mult_29/S2_26_2/S (FA_X1)                               0.12       3.05 r
  mult_29/S2_27_1/S (FA_X1)                               0.10       3.15 f
  mult_29/S1_28_0/S (FA_X1)                               0.11       3.27 r
  mult_29/FS_1/A[26] (SimpleMultiplier_DW01_add_0)        0.00       3.27 r
  mult_29/FS_1/SUM[26] (SimpleMultiplier_DW01_add_0)      0.00       3.27 r
  mult_29/PRODUCT[28] (SimpleMultiplier_DW02_mult_0)      0.00       3.27 r
  registerOut/in[28] (Register64bit)                      0.00       3.27 r
  registerOut/U41/ZN (AND2_X1)                            0.04       3.30 r
  registerOut/out_reg_28_/D (DFF_X1)                      0.01       3.31 r
  data arrival time                                                  3.31

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_28_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -3.31
  --------------------------------------------------------------------------
  slack (MET)                                                       11.56


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 r
  registerIn1/out[0] (Register32bit_0)                    0.00       0.08 r
  mult_29/A[0] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 r
  mult_29/U318/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U130/Z (BUF_X1)                                 0.06       0.16 f
  mult_29/U1387/ZN (NOR2_X1)                              0.06       0.22 r
  mult_29/U6/Z (XOR2_X1)                                  0.07       0.29 r
  mult_29/S2_2_25/S (FA_X1)                               0.11       0.40 f
  mult_29/S2_3_24/S (FA_X1)                               0.12       0.52 r
  mult_29/S2_4_23/S (FA_X1)                               0.10       0.62 f
  mult_29/S2_5_22/S (FA_X1)                               0.12       0.74 r
  mult_29/S2_6_21/S (FA_X1)                               0.10       0.84 f
  mult_29/S2_7_20/S (FA_X1)                               0.12       0.96 r
  mult_29/S2_8_19/S (FA_X1)                               0.10       1.06 f
  mult_29/S2_9_18/S (FA_X1)                               0.12       1.18 r
  mult_29/S2_10_17/S (FA_X1)                              0.10       1.28 f
  mult_29/S2_11_16/S (FA_X1)                              0.12       1.40 r
  mult_29/S2_12_15/S (FA_X1)                              0.10       1.50 f
  mult_29/S2_13_14/S (FA_X1)                              0.12       1.62 r
  mult_29/S2_14_13/S (FA_X1)                              0.10       1.72 f
  mult_29/S2_15_12/S (FA_X1)                              0.12       1.84 r
  mult_29/S2_16_11/S (FA_X1)                              0.10       1.94 f
  mult_29/S2_17_10/S (FA_X1)                              0.12       2.06 r
  mult_29/S2_18_9/S (FA_X1)                               0.10       2.16 f
  mult_29/S2_19_8/S (FA_X1)                               0.12       2.28 r
  mult_29/S2_20_7/S (FA_X1)                               0.10       2.38 f
  mult_29/S2_21_6/S (FA_X1)                               0.12       2.50 r
  mult_29/S2_22_5/S (FA_X1)                               0.10       2.60 f
  mult_29/S2_23_4/S (FA_X1)                               0.12       2.72 r
  mult_29/S2_24_3/S (FA_X1)                               0.10       2.82 f
  mult_29/S2_25_2/S (FA_X1)                               0.12       2.94 r
  mult_29/S2_26_1/S (FA_X1)                               0.10       3.04 f
  mult_29/S1_27_0/S (FA_X1)                               0.11       3.15 r
  mult_29/FS_1/A[25] (SimpleMultiplier_DW01_add_0)        0.00       3.15 r
  mult_29/FS_1/SUM[25] (SimpleMultiplier_DW01_add_0)      0.00       3.15 r
  mult_29/PRODUCT[27] (SimpleMultiplier_DW02_mult_0)      0.00       3.15 r
  registerOut/in[27] (Register64bit)                      0.00       3.15 r
  registerOut/U42/ZN (AND2_X1)                            0.04       3.19 r
  registerOut/out_reg_27_/D (DFF_X1)                      0.01       3.20 r
  data arrival time                                                  3.20

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_27_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -3.20
  --------------------------------------------------------------------------
  slack (MET)                                                       11.67


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_0)                    0.00       0.08 f
  mult_29/A[0] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 f
  mult_29/U318/ZN (INV_X1)                                0.03       0.10 r
  mult_29/U130/Z (BUF_X1)                                 0.07       0.18 r
  mult_29/U1388/ZN (NOR2_X1)                              0.05       0.22 f
  mult_29/U7/Z (XOR2_X1)                                  0.07       0.30 f
  mult_29/S2_2_24/S (FA_X1)                               0.12       0.41 r
  mult_29/S2_3_23/S (FA_X1)                               0.10       0.52 f
  mult_29/S2_4_22/S (FA_X1)                               0.12       0.63 r
  mult_29/S2_5_21/S (FA_X1)                               0.10       0.74 f
  mult_29/S2_6_20/S (FA_X1)                               0.12       0.85 r
  mult_29/S2_7_19/S (FA_X1)                               0.10       0.96 f
  mult_29/S2_8_18/S (FA_X1)                               0.12       1.07 r
  mult_29/S2_9_17/S (FA_X1)                               0.10       1.18 f
  mult_29/S2_10_16/S (FA_X1)                              0.12       1.29 r
  mult_29/S2_11_15/S (FA_X1)                              0.10       1.40 f
  mult_29/S2_12_14/S (FA_X1)                              0.12       1.51 r
  mult_29/S2_13_13/S (FA_X1)                              0.10       1.62 f
  mult_29/S2_14_12/S (FA_X1)                              0.12       1.73 r
  mult_29/S2_15_11/S (FA_X1)                              0.10       1.84 f
  mult_29/S2_16_10/S (FA_X1)                              0.12       1.95 r
  mult_29/S2_17_9/S (FA_X1)                               0.10       2.05 f
  mult_29/S2_18_8/S (FA_X1)                               0.12       2.17 r
  mult_29/S2_19_7/S (FA_X1)                               0.10       2.27 f
  mult_29/S2_20_6/S (FA_X1)                               0.12       2.39 r
  mult_29/S2_21_5/S (FA_X1)                               0.10       2.49 f
  mult_29/S2_22_4/S (FA_X1)                               0.12       2.61 r
  mult_29/S2_23_3/S (FA_X1)                               0.10       2.71 f
  mult_29/S2_24_2/S (FA_X1)                               0.12       2.83 r
  mult_29/S2_25_1/S (FA_X1)                               0.10       2.93 f
  mult_29/S1_26_0/S (FA_X1)                               0.11       3.05 r
  mult_29/FS_1/A[24] (SimpleMultiplier_DW01_add_0)        0.00       3.05 r
  mult_29/FS_1/SUM[24] (SimpleMultiplier_DW01_add_0)      0.00       3.05 r
  mult_29/PRODUCT[26] (SimpleMultiplier_DW02_mult_0)      0.00       3.05 r
  registerOut/in[26] (Register64bit)                      0.00       3.05 r
  registerOut/U43/ZN (AND2_X1)                            0.04       3.08 r
  registerOut/out_reg_26_/D (DFF_X1)                      0.01       3.09 r
  data arrival time                                                  3.09

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_26_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -3.09
  --------------------------------------------------------------------------
  slack (MET)                                                       11.78


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 r
  registerIn1/out[0] (Register32bit_0)                    0.00       0.08 r
  mult_29/A[0] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 r
  mult_29/U318/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U130/Z (BUF_X1)                                 0.06       0.16 f
  mult_29/U1389/ZN (NOR2_X1)                              0.06       0.22 r
  mult_29/U8/Z (XOR2_X1)                                  0.07       0.29 r
  mult_29/S2_2_23/S (FA_X1)                               0.11       0.40 f
  mult_29/S2_3_22/S (FA_X1)                               0.12       0.52 r
  mult_29/S2_4_21/S (FA_X1)                               0.10       0.62 f
  mult_29/S2_5_20/S (FA_X1)                               0.12       0.74 r
  mult_29/S2_6_19/S (FA_X1)                               0.10       0.84 f
  mult_29/S2_7_18/S (FA_X1)                               0.12       0.96 r
  mult_29/S2_8_17/S (FA_X1)                               0.10       1.06 f
  mult_29/S2_9_16/S (FA_X1)                               0.12       1.18 r
  mult_29/S2_10_15/S (FA_X1)                              0.10       1.28 f
  mult_29/S2_11_14/S (FA_X1)                              0.12       1.40 r
  mult_29/S2_12_13/S (FA_X1)                              0.10       1.50 f
  mult_29/S2_13_12/S (FA_X1)                              0.12       1.62 r
  mult_29/S2_14_11/S (FA_X1)                              0.10       1.72 f
  mult_29/S2_15_10/S (FA_X1)                              0.12       1.84 r
  mult_29/S2_16_9/S (FA_X1)                               0.10       1.94 f
  mult_29/S2_17_8/S (FA_X1)                               0.12       2.06 r
  mult_29/S2_18_7/S (FA_X1)                               0.10       2.16 f
  mult_29/S2_19_6/S (FA_X1)                               0.12       2.28 r
  mult_29/S2_20_5/S (FA_X1)                               0.10       2.38 f
  mult_29/S2_21_4/S (FA_X1)                               0.12       2.50 r
  mult_29/S2_22_3/S (FA_X1)                               0.10       2.60 f
  mult_29/S2_23_2/S (FA_X1)                               0.12       2.72 r
  mult_29/S2_24_1/S (FA_X1)                               0.10       2.82 f
  mult_29/S1_25_0/S (FA_X1)                               0.11       2.93 r
  mult_29/FS_1/A[23] (SimpleMultiplier_DW01_add_0)        0.00       2.93 r
  mult_29/FS_1/SUM[23] (SimpleMultiplier_DW01_add_0)      0.00       2.93 r
  mult_29/PRODUCT[25] (SimpleMultiplier_DW02_mult_0)      0.00       2.93 r
  registerOut/in[25] (Register64bit)                      0.00       2.93 r
  registerOut/U44/ZN (AND2_X1)                            0.04       2.97 r
  registerOut/out_reg_25_/D (DFF_X1)                      0.01       2.98 r
  data arrival time                                                  2.98

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_25_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -2.98
  --------------------------------------------------------------------------
  slack (MET)                                                       11.89


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_0)                    0.00       0.08 f
  mult_29/A[0] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 f
  mult_29/U318/ZN (INV_X1)                                0.03       0.10 r
  mult_29/U130/Z (BUF_X1)                                 0.07       0.18 r
  mult_29/U1390/ZN (NOR2_X1)                              0.05       0.22 f
  mult_29/U9/Z (XOR2_X1)                                  0.07       0.30 f
  mult_29/S2_2_22/S (FA_X1)                               0.12       0.41 r
  mult_29/S2_3_21/S (FA_X1)                               0.10       0.52 f
  mult_29/S2_4_20/S (FA_X1)                               0.12       0.63 r
  mult_29/S2_5_19/S (FA_X1)                               0.10       0.74 f
  mult_29/S2_6_18/S (FA_X1)                               0.12       0.85 r
  mult_29/S2_7_17/S (FA_X1)                               0.10       0.96 f
  mult_29/S2_8_16/S (FA_X1)                               0.12       1.07 r
  mult_29/S2_9_15/S (FA_X1)                               0.10       1.18 f
  mult_29/S2_10_14/S (FA_X1)                              0.12       1.29 r
  mult_29/S2_11_13/S (FA_X1)                              0.10       1.40 f
  mult_29/S2_12_12/S (FA_X1)                              0.12       1.51 r
  mult_29/S2_13_11/S (FA_X1)                              0.10       1.62 f
  mult_29/S2_14_10/S (FA_X1)                              0.12       1.73 r
  mult_29/S2_15_9/S (FA_X1)                               0.10       1.84 f
  mult_29/S2_16_8/S (FA_X1)                               0.12       1.95 r
  mult_29/S2_17_7/S (FA_X1)                               0.10       2.05 f
  mult_29/S2_18_6/S (FA_X1)                               0.12       2.17 r
  mult_29/S2_19_5/S (FA_X1)                               0.10       2.27 f
  mult_29/S2_20_4/S (FA_X1)                               0.12       2.39 r
  mult_29/S2_21_3/S (FA_X1)                               0.10       2.49 f
  mult_29/S2_22_2/S (FA_X1)                               0.12       2.61 r
  mult_29/S2_23_1/S (FA_X1)                               0.10       2.71 f
  mult_29/S1_24_0/S (FA_X1)                               0.11       2.83 r
  mult_29/FS_1/A[22] (SimpleMultiplier_DW01_add_0)        0.00       2.83 r
  mult_29/FS_1/SUM[22] (SimpleMultiplier_DW01_add_0)      0.00       2.83 r
  mult_29/PRODUCT[24] (SimpleMultiplier_DW02_mult_0)      0.00       2.83 r
  registerOut/in[24] (Register64bit)                      0.00       2.83 r
  registerOut/U45/ZN (AND2_X1)                            0.04       2.86 r
  registerOut/out_reg_24_/D (DFF_X1)                      0.01       2.87 r
  data arrival time                                                  2.87

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_24_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -2.87
  --------------------------------------------------------------------------
  slack (MET)                                                       12.00


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 r
  registerIn1/out[0] (Register32bit_0)                    0.00       0.08 r
  mult_29/A[0] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 r
  mult_29/U318/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U130/Z (BUF_X1)                                 0.06       0.16 f
  mult_29/U1391/ZN (NOR2_X1)                              0.06       0.22 r
  mult_29/U10/Z (XOR2_X1)                                 0.07       0.29 r
  mult_29/S2_2_21/S (FA_X1)                               0.11       0.40 f
  mult_29/S2_3_20/S (FA_X1)                               0.12       0.52 r
  mult_29/S2_4_19/S (FA_X1)                               0.10       0.62 f
  mult_29/S2_5_18/S (FA_X1)                               0.12       0.74 r
  mult_29/S2_6_17/S (FA_X1)                               0.10       0.84 f
  mult_29/S2_7_16/S (FA_X1)                               0.12       0.96 r
  mult_29/S2_8_15/S (FA_X1)                               0.10       1.06 f
  mult_29/S2_9_14/S (FA_X1)                               0.12       1.18 r
  mult_29/S2_10_13/S (FA_X1)                              0.10       1.28 f
  mult_29/S2_11_12/S (FA_X1)                              0.12       1.40 r
  mult_29/S2_12_11/S (FA_X1)                              0.10       1.50 f
  mult_29/S2_13_10/S (FA_X1)                              0.12       1.62 r
  mult_29/S2_14_9/S (FA_X1)                               0.10       1.72 f
  mult_29/S2_15_8/S (FA_X1)                               0.12       1.84 r
  mult_29/S2_16_7/S (FA_X1)                               0.10       1.94 f
  mult_29/S2_17_6/S (FA_X1)                               0.12       2.06 r
  mult_29/S2_18_5/S (FA_X1)                               0.10       2.16 f
  mult_29/S2_19_4/S (FA_X1)                               0.12       2.28 r
  mult_29/S2_20_3/S (FA_X1)                               0.10       2.38 f
  mult_29/S2_21_2/S (FA_X1)                               0.12       2.50 r
  mult_29/S2_22_1/S (FA_X1)                               0.10       2.60 f
  mult_29/S1_23_0/S (FA_X1)                               0.11       2.71 r
  mult_29/FS_1/A[21] (SimpleMultiplier_DW01_add_0)        0.00       2.71 r
  mult_29/FS_1/SUM[21] (SimpleMultiplier_DW01_add_0)      0.00       2.71 r
  mult_29/PRODUCT[23] (SimpleMultiplier_DW02_mult_0)      0.00       2.71 r
  registerOut/in[23] (Register64bit)                      0.00       2.71 r
  registerOut/U46/ZN (AND2_X1)                            0.04       2.75 r
  registerOut/out_reg_23_/D (DFF_X1)                      0.01       2.76 r
  data arrival time                                                  2.76

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_23_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -2.76
  --------------------------------------------------------------------------
  slack (MET)                                                       12.11


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_0)                    0.00       0.08 f
  mult_29/A[0] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 f
  mult_29/U318/ZN (INV_X1)                                0.03       0.10 r
  mult_29/U130/Z (BUF_X1)                                 0.07       0.18 r
  mult_29/U1392/ZN (NOR2_X1)                              0.05       0.22 f
  mult_29/U11/Z (XOR2_X1)                                 0.07       0.30 f
  mult_29/S2_2_20/S (FA_X1)                               0.12       0.41 r
  mult_29/S2_3_19/S (FA_X1)                               0.10       0.52 f
  mult_29/S2_4_18/S (FA_X1)                               0.12       0.63 r
  mult_29/S2_5_17/S (FA_X1)                               0.10       0.74 f
  mult_29/S2_6_16/S (FA_X1)                               0.12       0.85 r
  mult_29/S2_7_15/S (FA_X1)                               0.10       0.96 f
  mult_29/S2_8_14/S (FA_X1)                               0.12       1.07 r
  mult_29/S2_9_13/S (FA_X1)                               0.10       1.18 f
  mult_29/S2_10_12/S (FA_X1)                              0.12       1.29 r
  mult_29/S2_11_11/S (FA_X1)                              0.10       1.40 f
  mult_29/S2_12_10/S (FA_X1)                              0.12       1.51 r
  mult_29/S2_13_9/S (FA_X1)                               0.10       1.62 f
  mult_29/S2_14_8/S (FA_X1)                               0.12       1.73 r
  mult_29/S2_15_7/S (FA_X1)                               0.10       1.84 f
  mult_29/S2_16_6/S (FA_X1)                               0.12       1.95 r
  mult_29/S2_17_5/S (FA_X1)                               0.10       2.05 f
  mult_29/S2_18_4/S (FA_X1)                               0.12       2.17 r
  mult_29/S2_19_3/S (FA_X1)                               0.10       2.27 f
  mult_29/S2_20_2/S (FA_X1)                               0.12       2.39 r
  mult_29/S2_21_1/S (FA_X1)                               0.10       2.49 f
  mult_29/S1_22_0/S (FA_X1)                               0.11       2.61 r
  mult_29/FS_1/A[20] (SimpleMultiplier_DW01_add_0)        0.00       2.61 r
  mult_29/FS_1/SUM[20] (SimpleMultiplier_DW01_add_0)      0.00       2.61 r
  mult_29/PRODUCT[22] (SimpleMultiplier_DW02_mult_0)      0.00       2.61 r
  registerOut/in[22] (Register64bit)                      0.00       2.61 r
  registerOut/U47/ZN (AND2_X1)                            0.04       2.64 r
  registerOut/out_reg_22_/D (DFF_X1)                      0.01       2.65 r
  data arrival time                                                  2.65

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_22_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -2.65
  --------------------------------------------------------------------------
  slack (MET)                                                       12.22


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 r
  registerIn1/out[0] (Register32bit_0)                    0.00       0.08 r
  mult_29/A[0] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 r
  mult_29/U318/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U130/Z (BUF_X1)                                 0.06       0.16 f
  mult_29/U1393/ZN (NOR2_X1)                              0.06       0.22 r
  mult_29/U12/Z (XOR2_X1)                                 0.07       0.29 r
  mult_29/S2_2_19/S (FA_X1)                               0.11       0.40 f
  mult_29/S2_3_18/S (FA_X1)                               0.12       0.52 r
  mult_29/S2_4_17/S (FA_X1)                               0.10       0.62 f
  mult_29/S2_5_16/S (FA_X1)                               0.12       0.74 r
  mult_29/S2_6_15/S (FA_X1)                               0.10       0.84 f
  mult_29/S2_7_14/S (FA_X1)                               0.12       0.96 r
  mult_29/S2_8_13/S (FA_X1)                               0.10       1.06 f
  mult_29/S2_9_12/S (FA_X1)                               0.12       1.18 r
  mult_29/S2_10_11/S (FA_X1)                              0.10       1.28 f
  mult_29/S2_11_10/S (FA_X1)                              0.12       1.40 r
  mult_29/S2_12_9/S (FA_X1)                               0.10       1.50 f
  mult_29/S2_13_8/S (FA_X1)                               0.12       1.62 r
  mult_29/S2_14_7/S (FA_X1)                               0.10       1.72 f
  mult_29/S2_15_6/S (FA_X1)                               0.12       1.84 r
  mult_29/S2_16_5/S (FA_X1)                               0.10       1.94 f
  mult_29/S2_17_4/S (FA_X1)                               0.12       2.06 r
  mult_29/S2_18_3/S (FA_X1)                               0.10       2.16 f
  mult_29/S2_19_2/S (FA_X1)                               0.12       2.28 r
  mult_29/S2_20_1/S (FA_X1)                               0.10       2.38 f
  mult_29/S1_21_0/S (FA_X1)                               0.11       2.49 r
  mult_29/FS_1/A[19] (SimpleMultiplier_DW01_add_0)        0.00       2.49 r
  mult_29/FS_1/SUM[19] (SimpleMultiplier_DW01_add_0)      0.00       2.49 r
  mult_29/PRODUCT[21] (SimpleMultiplier_DW02_mult_0)      0.00       2.49 r
  registerOut/in[21] (Register64bit)                      0.00       2.49 r
  registerOut/U48/ZN (AND2_X1)                            0.04       2.53 r
  registerOut/out_reg_21_/D (DFF_X1)                      0.01       2.54 r
  data arrival time                                                  2.54

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_21_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -2.54
  --------------------------------------------------------------------------
  slack (MET)                                                       12.33


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_0)                    0.00       0.08 f
  mult_29/A[0] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 f
  mult_29/U318/ZN (INV_X1)                                0.03       0.10 r
  mult_29/U130/Z (BUF_X1)                                 0.07       0.18 r
  mult_29/U1394/ZN (NOR2_X1)                              0.05       0.22 f
  mult_29/U13/Z (XOR2_X1)                                 0.07       0.30 f
  mult_29/S2_2_18/S (FA_X1)                               0.12       0.41 r
  mult_29/S2_3_17/S (FA_X1)                               0.10       0.52 f
  mult_29/S2_4_16/S (FA_X1)                               0.12       0.63 r
  mult_29/S2_5_15/S (FA_X1)                               0.10       0.74 f
  mult_29/S2_6_14/S (FA_X1)                               0.12       0.85 r
  mult_29/S2_7_13/S (FA_X1)                               0.10       0.96 f
  mult_29/S2_8_12/S (FA_X1)                               0.12       1.07 r
  mult_29/S2_9_11/S (FA_X1)                               0.10       1.18 f
  mult_29/S2_10_10/S (FA_X1)                              0.12       1.29 r
  mult_29/S2_11_9/S (FA_X1)                               0.10       1.40 f
  mult_29/S2_12_8/S (FA_X1)                               0.12       1.51 r
  mult_29/S2_13_7/S (FA_X1)                               0.10       1.62 f
  mult_29/S2_14_6/S (FA_X1)                               0.12       1.73 r
  mult_29/S2_15_5/S (FA_X1)                               0.10       1.84 f
  mult_29/S2_16_4/S (FA_X1)                               0.12       1.95 r
  mult_29/S2_17_3/S (FA_X1)                               0.10       2.05 f
  mult_29/S2_18_2/S (FA_X1)                               0.12       2.17 r
  mult_29/S2_19_1/S (FA_X1)                               0.10       2.27 f
  mult_29/S1_20_0/S (FA_X1)                               0.11       2.39 r
  mult_29/FS_1/A[18] (SimpleMultiplier_DW01_add_0)        0.00       2.39 r
  mult_29/FS_1/SUM[18] (SimpleMultiplier_DW01_add_0)      0.00       2.39 r
  mult_29/PRODUCT[20] (SimpleMultiplier_DW02_mult_0)      0.00       2.39 r
  registerOut/in[20] (Register64bit)                      0.00       2.39 r
  registerOut/U49/ZN (AND2_X1)                            0.04       2.42 r
  registerOut/out_reg_20_/D (DFF_X1)                      0.01       2.43 r
  data arrival time                                                  2.43

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_20_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (MET)                                                       12.44


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 r
  registerIn1/out[0] (Register32bit_0)                    0.00       0.08 r
  mult_29/A[0] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 r
  mult_29/U318/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U156/Z (BUF_X1)                                 0.06       0.16 f
  mult_29/U1396/ZN (NOR2_X1)                              0.06       0.22 r
  mult_29/U14/Z (XOR2_X1)                                 0.07       0.29 r
  mult_29/S2_2_17/S (FA_X1)                               0.11       0.40 f
  mult_29/S2_3_16/S (FA_X1)                               0.12       0.52 r
  mult_29/S2_4_15/S (FA_X1)                               0.10       0.62 f
  mult_29/S2_5_14/S (FA_X1)                               0.12       0.74 r
  mult_29/S2_6_13/S (FA_X1)                               0.10       0.84 f
  mult_29/S2_7_12/S (FA_X1)                               0.12       0.96 r
  mult_29/S2_8_11/S (FA_X1)                               0.10       1.06 f
  mult_29/S2_9_10/S (FA_X1)                               0.12       1.18 r
  mult_29/S2_10_9/S (FA_X1)                               0.10       1.28 f
  mult_29/S2_11_8/S (FA_X1)                               0.12       1.40 r
  mult_29/S2_12_7/S (FA_X1)                               0.10       1.50 f
  mult_29/S2_13_6/S (FA_X1)                               0.12       1.62 r
  mult_29/S2_14_5/S (FA_X1)                               0.10       1.72 f
  mult_29/S2_15_4/S (FA_X1)                               0.12       1.84 r
  mult_29/S2_16_3/S (FA_X1)                               0.10       1.94 f
  mult_29/S2_17_2/S (FA_X1)                               0.12       2.06 r
  mult_29/S2_18_1/S (FA_X1)                               0.10       2.16 f
  mult_29/S1_19_0/S (FA_X1)                               0.11       2.27 r
  mult_29/FS_1/A[17] (SimpleMultiplier_DW01_add_0)        0.00       2.27 r
  mult_29/FS_1/SUM[17] (SimpleMultiplier_DW01_add_0)      0.00       2.27 r
  mult_29/PRODUCT[19] (SimpleMultiplier_DW02_mult_0)      0.00       2.27 r
  registerOut/in[19] (Register64bit)                      0.00       2.27 r
  registerOut/U50/ZN (AND2_X1)                            0.04       2.31 r
  registerOut/out_reg_19_/D (DFF_X1)                      0.01       2.32 r
  data arrival time                                                  2.32

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_19_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -2.32
  --------------------------------------------------------------------------
  slack (MET)                                                       12.55


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_0)                    0.00       0.08 f
  mult_29/A[0] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 f
  mult_29/U318/ZN (INV_X1)                                0.03       0.10 r
  mult_29/U156/Z (BUF_X1)                                 0.07       0.18 r
  mult_29/U1397/ZN (NOR2_X1)                              0.05       0.22 f
  mult_29/U15/Z (XOR2_X1)                                 0.07       0.30 f
  mult_29/S2_2_16/S (FA_X1)                               0.12       0.41 r
  mult_29/S2_3_15/S (FA_X1)                               0.10       0.52 f
  mult_29/S2_4_14/S (FA_X1)                               0.12       0.63 r
  mult_29/S2_5_13/S (FA_X1)                               0.10       0.74 f
  mult_29/S2_6_12/S (FA_X1)                               0.12       0.85 r
  mult_29/S2_7_11/S (FA_X1)                               0.10       0.96 f
  mult_29/S2_8_10/S (FA_X1)                               0.12       1.07 r
  mult_29/S2_9_9/S (FA_X1)                                0.10       1.18 f
  mult_29/S2_10_8/S (FA_X1)                               0.12       1.29 r
  mult_29/S2_11_7/S (FA_X1)                               0.10       1.40 f
  mult_29/S2_12_6/S (FA_X1)                               0.12       1.51 r
  mult_29/S2_13_5/S (FA_X1)                               0.10       1.62 f
  mult_29/S2_14_4/S (FA_X1)                               0.12       1.73 r
  mult_29/S2_15_3/S (FA_X1)                               0.10       1.84 f
  mult_29/S2_16_2/S (FA_X1)                               0.12       1.95 r
  mult_29/S2_17_1/S (FA_X1)                               0.10       2.05 f
  mult_29/S1_18_0/S (FA_X1)                               0.11       2.17 r
  mult_29/FS_1/A[16] (SimpleMultiplier_DW01_add_0)        0.00       2.17 r
  mult_29/FS_1/SUM[16] (SimpleMultiplier_DW01_add_0)      0.00       2.17 r
  mult_29/PRODUCT[18] (SimpleMultiplier_DW02_mult_0)      0.00       2.17 r
  registerOut/in[18] (Register64bit)                      0.00       2.17 r
  registerOut/U51/ZN (AND2_X1)                            0.04       2.20 r
  registerOut/out_reg_18_/D (DFF_X1)                      0.01       2.21 r
  data arrival time                                                  2.21

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_18_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                       12.66


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 r
  registerIn1/out[0] (Register32bit_0)                    0.00       0.08 r
  mult_29/A[0] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 r
  mult_29/U318/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U156/Z (BUF_X1)                                 0.06       0.16 f
  mult_29/U1398/ZN (NOR2_X1)                              0.06       0.22 r
  mult_29/U16/Z (XOR2_X1)                                 0.07       0.29 r
  mult_29/S2_2_15/S (FA_X1)                               0.11       0.40 f
  mult_29/S2_3_14/S (FA_X1)                               0.12       0.52 r
  mult_29/S2_4_13/S (FA_X1)                               0.10       0.62 f
  mult_29/S2_5_12/S (FA_X1)                               0.12       0.74 r
  mult_29/S2_6_11/S (FA_X1)                               0.10       0.84 f
  mult_29/S2_7_10/S (FA_X1)                               0.12       0.96 r
  mult_29/S2_8_9/S (FA_X1)                                0.10       1.06 f
  mult_29/S2_9_8/S (FA_X1)                                0.12       1.18 r
  mult_29/S2_10_7/S (FA_X1)                               0.10       1.28 f
  mult_29/S2_11_6/S (FA_X1)                               0.12       1.40 r
  mult_29/S2_12_5/S (FA_X1)                               0.10       1.50 f
  mult_29/S2_13_4/S (FA_X1)                               0.12       1.62 r
  mult_29/S2_14_3/S (FA_X1)                               0.10       1.72 f
  mult_29/S2_15_2/S (FA_X1)                               0.12       1.84 r
  mult_29/S2_16_1/S (FA_X1)                               0.10       1.94 f
  mult_29/S1_17_0/S (FA_X1)                               0.11       2.05 r
  mult_29/FS_1/A[15] (SimpleMultiplier_DW01_add_0)        0.00       2.05 r
  mult_29/FS_1/SUM[15] (SimpleMultiplier_DW01_add_0)      0.00       2.05 r
  mult_29/PRODUCT[17] (SimpleMultiplier_DW02_mult_0)      0.00       2.05 r
  registerOut/in[17] (Register64bit)                      0.00       2.05 r
  registerOut/U52/ZN (AND2_X1)                            0.04       2.09 r
  registerOut/out_reg_17_/D (DFF_X1)                      0.01       2.10 r
  data arrival time                                                  2.10

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_17_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                       12.77


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_0)                    0.00       0.08 f
  mult_29/A[0] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 f
  mult_29/U318/ZN (INV_X1)                                0.03       0.10 r
  mult_29/U156/Z (BUF_X1)                                 0.07       0.18 r
  mult_29/U1399/ZN (NOR2_X1)                              0.05       0.22 f
  mult_29/U17/Z (XOR2_X1)                                 0.07       0.30 f
  mult_29/S2_2_14/S (FA_X1)                               0.12       0.41 r
  mult_29/S2_3_13/S (FA_X1)                               0.10       0.52 f
  mult_29/S2_4_12/S (FA_X1)                               0.12       0.63 r
  mult_29/S2_5_11/S (FA_X1)                               0.10       0.74 f
  mult_29/S2_6_10/S (FA_X1)                               0.12       0.85 r
  mult_29/S2_7_9/S (FA_X1)                                0.10       0.96 f
  mult_29/S2_8_8/S (FA_X1)                                0.12       1.07 r
  mult_29/S2_9_7/S (FA_X1)                                0.10       1.18 f
  mult_29/S2_10_6/S (FA_X1)                               0.12       1.29 r
  mult_29/S2_11_5/S (FA_X1)                               0.10       1.40 f
  mult_29/S2_12_4/S (FA_X1)                               0.12       1.51 r
  mult_29/S2_13_3/S (FA_X1)                               0.10       1.62 f
  mult_29/S2_14_2/S (FA_X1)                               0.12       1.73 r
  mult_29/S2_15_1/S (FA_X1)                               0.10       1.84 f
  mult_29/S1_16_0/S (FA_X1)                               0.11       1.95 r
  mult_29/FS_1/A[14] (SimpleMultiplier_DW01_add_0)        0.00       1.95 r
  mult_29/FS_1/SUM[14] (SimpleMultiplier_DW01_add_0)      0.00       1.95 r
  mult_29/PRODUCT[16] (SimpleMultiplier_DW02_mult_0)      0.00       1.95 r
  registerOut/in[16] (Register64bit)                      0.00       1.95 r
  registerOut/U53/ZN (AND2_X1)                            0.04       1.98 r
  registerOut/out_reg_16_/D (DFF_X1)                      0.01       1.99 r
  data arrival time                                                  1.99

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_16_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (MET)                                                       12.88


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 r
  registerIn1/out[0] (Register32bit_0)                    0.00       0.08 r
  mult_29/A[0] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 r
  mult_29/U318/ZN (INV_X1)                                0.02       0.10 f
  mult_29/U156/Z (BUF_X1)                                 0.06       0.16 f
  mult_29/U1400/ZN (NOR2_X1)                              0.06       0.22 r
  mult_29/U18/Z (XOR2_X1)                                 0.07       0.29 r
  mult_29/S2_2_13/S (FA_X1)                               0.11       0.40 f
  mult_29/S2_3_12/S (FA_X1)                               0.12       0.52 r
  mult_29/S2_4_11/S (FA_X1)                               0.10       0.62 f
  mult_29/S2_5_10/S (FA_X1)                               0.12       0.74 r
  mult_29/S2_6_9/S (FA_X1)                                0.10       0.84 f
  mult_29/S2_7_8/S (FA_X1)                                0.12       0.96 r
  mult_29/S2_8_7/S (FA_X1)                                0.10       1.06 f
  mult_29/S2_9_6/S (FA_X1)                                0.12       1.18 r
  mult_29/S2_10_5/S (FA_X1)                               0.10       1.28 f
  mult_29/S2_11_4/S (FA_X1)                               0.12       1.40 r
  mult_29/S2_12_3/S (FA_X1)                               0.10       1.50 f
  mult_29/S2_13_2/S (FA_X1)                               0.12       1.62 r
  mult_29/S2_14_1/S (FA_X1)                               0.10       1.72 f
  mult_29/S1_15_0/S (FA_X1)                               0.11       1.83 r
  mult_29/FS_1/A[13] (SimpleMultiplier_DW01_add_0)        0.00       1.83 r
  mult_29/FS_1/SUM[13] (SimpleMultiplier_DW01_add_0)      0.00       1.83 r
  mult_29/PRODUCT[15] (SimpleMultiplier_DW02_mult_0)      0.00       1.83 r
  registerOut/in[15] (Register64bit)                      0.00       1.83 r
  registerOut/U54/ZN (AND2_X1)                            0.04       1.87 r
  registerOut/out_reg_15_/D (DFF_X1)                      0.01       1.88 r
  data arrival time                                                  1.88

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_15_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (MET)                                                       12.99


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SimpleMultiplier   5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_0)                    0.00       0.08 f
  mult_29/A[0] (SimpleMultiplier_DW02_mult_0)             0.00       0.08 f
  mult_29/U318/ZN (INV_X1)                                0.03       0.10 r
  mult_29/U156/Z (BUF_X1)                                 0.07       0.18 r
  mult_29/U1401/ZN (NOR2_X1)                              0.05       0.22 f
  mult_29/U19/Z (XOR2_X1)                                 0.07       0.30 f
  mult_29/S2_2_12/S (FA_X1)                               0.12       0.41 r
  mult_29/S2_3_11/S (FA_X1)                               0.10       0.52 f
  mult_29/S2_4_10/S (FA_X1)                               0.12       0.63 r
  mult_29/S2_5_9/S (FA_X1)                                0.10       0.74 f
  mult_29/S2_6_8/S (FA_X1)                                0.12       0.85 r
  mult_29/S2_7_7/S (FA_X1)                                0.10       0.96 f
  mult_29/S2_8_6/S (FA_X1)                                0.12       1.07 r
  mult_29/S2_9_5/S (FA_X1)                                0.10       1.18 f
  mult_29/S2_10_4/S (FA_X1)                               0.12       1.29 r
  mult_29/S2_11_3/S (FA_X1)                               0.10       1.40 f
  mult_29/S2_12_2/S (FA_X1)                               0.12       1.51 r
  mult_29/S2_13_1/S (FA_X1)                               0.10       1.62 f
  mult_29/S1_14_0/S (FA_X1)                               0.11       1.73 r
  mult_29/FS_1/A[12] (SimpleMultiplier_DW01_add_0)        0.00       1.73 r
  mult_29/FS_1/SUM[12] (SimpleMultiplier_DW01_add_0)      0.00       1.73 r
  mult_29/PRODUCT[14] (SimpleMultiplier_DW02_mult_0)      0.00       1.73 r
  registerOut/in[14] (Register64bit)                      0.00       1.73 r
  registerOut/U55/ZN (AND2_X1)                            0.04       1.76 r
  registerOut/out_reg_14_/D (DFF_X1)                      0.01       1.77 r
  data arrival time                                                  1.77

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_14_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -1.77
  --------------------------------------------------------------------------
  slack (MET)                                                       13.10


1
