<profile>

<section name = "Vitis HLS Report for 'input_layer_Pipeline_WEIGHTS_LOOP_0'" level="0">
<item name = "Date">Mon Oct 28 16:02:34 2024
</item>
<item name = "Version">2023.1.1 (Build 3869133 on Jun 15 2023)</item>
<item name = "Project">RNI</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.108 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 65540, 20.000 ns, 0.655 ms, 2, 65540, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- WEIGHTS_LOOP_0">0, 65538, 5, 1, 1, 0 ~ 65535, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 144, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 20, -</column>
<column name="Memory">8, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 54, -</column>
<column name="Register">-, -, 171, 32, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">2, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_4_2_16_1_1_U31">mux_4_2_16_1_1, 0, 0, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_16s_8s_16ns_16_4_1_U32">mac_muladd_16s_8s_16ns_16_4_1, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="WEIGHTS_U">input_layer_Pipeline_WEIGHTS_LOOP_0_WEIGHTS_ROM_AUTO_1R, 8, 0, 0, 0, 11328, 8, 1, 90624</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln61_fu_157_p2">+, 0, 0, 71, 64, 1</column>
<column name="icmp_ln61_fu_148_p2">icmp, 0, 0, 71, 64, 64</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_conv3_i7_load">9, 2, 16, 32</column>
<column name="conv3_i7_fu_52">9, 2, 16, 32</column>
<column name="weight_index_fu_56">9, 2, 64, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="conv3_i7_fu_52">16, 0, 16, 0</column>
<column name="icmp_ln61_reg_241">1, 0, 1, 0</column>
<column name="trunc_ln63_reg_250">2, 0, 2, 0</column>
<column name="weight_index_fu_56">64, 0, 64, 0</column>
<column name="zext_ln61_1_cast_reg_236">14, 0, 64, 50</column>
<column name="icmp_ln61_reg_241">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, input_layer_Pipeline_WEIGHTS_LOOP_0, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, input_layer_Pipeline_WEIGHTS_LOOP_0, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, input_layer_Pipeline_WEIGHTS_LOOP_0, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, input_layer_Pipeline_WEIGHTS_LOOP_0, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, input_layer_Pipeline_WEIGHTS_LOOP_0, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, input_layer_Pipeline_WEIGHTS_LOOP_0, return value</column>
<column name="zext_ln61">in, 14, ap_none, zext_ln61, scalar</column>
<column name="zext_ln155">in, 1, ap_none, zext_ln155, scalar</column>
<column name="zext_ln61_1">in, 14, ap_none, zext_ln61_1, scalar</column>
<column name="p_read">in, 16, ap_none, p_read, scalar</column>
<column name="p_read1">in, 16, ap_none, p_read1, scalar</column>
<column name="p_read2">in, 16, ap_none, p_read2, scalar</column>
<column name="p_read3">in, 16, ap_none, p_read3, scalar</column>
<column name="conv3_i7_out">out, 16, ap_vld, conv3_i7_out, pointer</column>
<column name="conv3_i7_out_ap_vld">out, 1, ap_vld, conv3_i7_out, pointer</column>
</table>
</item>
</section>
</profile>
