   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "xmc_fce.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .section .text.XMC_FCE_Init,"ax",%progbits
  20              	 .align 2
  21              	 .global XMC_FCE_Init
  22              	 .thumb
  23              	 .thumb_func
  25              	XMC_FCE_Init:
  26              	.LFB190:
  27              	 .file 1 "../Libraries/XMCLib/src/xmc_fce.c"
   1:../Libraries/XMCLib/src/xmc_fce.c **** /**
   2:../Libraries/XMCLib/src/xmc_fce.c ****  * @file xmc_fce.c
   3:../Libraries/XMCLib/src/xmc_fce.c ****  * @date 2019-12-16
   4:../Libraries/XMCLib/src/xmc_fce.c ****  *
   5:../Libraries/XMCLib/src/xmc_fce.c ****  * @cond
   6:../Libraries/XMCLib/src/xmc_fce.c ****  *****************************************************************************
   7:../Libraries/XMCLib/src/xmc_fce.c ****  * XMClib v2.2.0 - XMC Peripheral Driver Library
   8:../Libraries/XMCLib/src/xmc_fce.c ****  *
   9:../Libraries/XMCLib/src/xmc_fce.c ****  * Copyright (c) 2015-2020, Infineon Technologies AG
  10:../Libraries/XMCLib/src/xmc_fce.c ****  * All rights reserved.
  11:../Libraries/XMCLib/src/xmc_fce.c ****  *
  12:../Libraries/XMCLib/src/xmc_fce.c ****  * Boost Software License - Version 1.0 - August 17th, 2003
  13:../Libraries/XMCLib/src/xmc_fce.c ****  *
  14:../Libraries/XMCLib/src/xmc_fce.c ****  * Permission is hereby granted, free of charge, to any person or organization
  15:../Libraries/XMCLib/src/xmc_fce.c ****  * obtaining a copy of the software and accompanying documentation covered by
  16:../Libraries/XMCLib/src/xmc_fce.c ****  * this license (the "Software") to use, reproduce, display, distribute,
  17:../Libraries/XMCLib/src/xmc_fce.c ****  * execute, and transmit the Software, and to prepare derivative works of the
  18:../Libraries/XMCLib/src/xmc_fce.c ****  * Software, and to permit third-parties to whom the Software is furnished to
  19:../Libraries/XMCLib/src/xmc_fce.c ****  * do so, all subject to the following:
  20:../Libraries/XMCLib/src/xmc_fce.c ****  *
  21:../Libraries/XMCLib/src/xmc_fce.c ****  * The copyright notices in the Software and this entire statement, including
  22:../Libraries/XMCLib/src/xmc_fce.c ****  * the above license grant, this restriction and the following disclaimer,
  23:../Libraries/XMCLib/src/xmc_fce.c ****  * must be included in all copies of the Software, in whole or in part, and
  24:../Libraries/XMCLib/src/xmc_fce.c ****  * all derivative works of the Software, unless such copies or derivative
  25:../Libraries/XMCLib/src/xmc_fce.c ****  * works are solely in the form of machine-executable object code generated by
  26:../Libraries/XMCLib/src/xmc_fce.c ****  * a source language processor.
  27:../Libraries/XMCLib/src/xmc_fce.c ****  *
  28:../Libraries/XMCLib/src/xmc_fce.c ****  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  29:../Libraries/XMCLib/src/xmc_fce.c ****  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  30:../Libraries/XMCLib/src/xmc_fce.c ****  * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
  31:../Libraries/XMCLib/src/xmc_fce.c ****  * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
  32:../Libraries/XMCLib/src/xmc_fce.c ****  * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
  33:../Libraries/XMCLib/src/xmc_fce.c ****  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
  34:../Libraries/XMCLib/src/xmc_fce.c ****  * DEALINGS IN THE SOFTWARE.
  35:../Libraries/XMCLib/src/xmc_fce.c ****  *
  36:../Libraries/XMCLib/src/xmc_fce.c ****  * To improve the quality of the software, users are encouraged to share
  37:../Libraries/XMCLib/src/xmc_fce.c ****  * modifications, enhancements or bug fixes with Infineon Technologies AG
  38:../Libraries/XMCLib/src/xmc_fce.c ****  * at XMCSupport@infineon.com.
  39:../Libraries/XMCLib/src/xmc_fce.c ****  *****************************************************************************
  40:../Libraries/XMCLib/src/xmc_fce.c ****  *
  41:../Libraries/XMCLib/src/xmc_fce.c ****  * Change History
  42:../Libraries/XMCLib/src/xmc_fce.c ****  * --------------
  43:../Libraries/XMCLib/src/xmc_fce.c ****  *
  44:../Libraries/XMCLib/src/xmc_fce.c ****  * 2015-02-20:
  45:../Libraries/XMCLib/src/xmc_fce.c ****  *     - Initial <br>
  46:../Libraries/XMCLib/src/xmc_fce.c ****  *
  47:../Libraries/XMCLib/src/xmc_fce.c ****  * 2015-06-20:
  48:../Libraries/XMCLib/src/xmc_fce.c ****  *     - Removed GetDriverVersion API
  49:../Libraries/XMCLib/src/xmc_fce.c ****  *
  50:../Libraries/XMCLib/src/xmc_fce.c ****  * 2017-12-14:
  51:../Libraries/XMCLib/src/xmc_fce.c ****  *     - XMC_FCE_CalculateCRC8()
  52:../Libraries/XMCLib/src/xmc_fce.c ****  *       Ensure 32bit access to IR register
  53:../Libraries/XMCLib/src/xmc_fce.c ****  *     - XMC_FCE_CalculateCRC16()
  54:../Libraries/XMCLib/src/xmc_fce.c ****  *       Ensure 32bit access to IR register
  55:../Libraries/XMCLib/src/xmc_fce.c ****  *       Remove restriction on data source allignment
  56:../Libraries/XMCLib/src/xmc_fce.c ****  *     - XMC_FCE_CalculateCRC32()
  57:../Libraries/XMCLib/src/xmc_fce.c ****  *       Ensure 32bit access to IR register
  58:../Libraries/XMCLib/src/xmc_fce.c ****  *       Remove restriction on data source allignment
  59:../Libraries/XMCLib/src/xmc_fce.c ****  *
  60:../Libraries/XMCLib/src/xmc_fce.c ****  * 2019-03-30:
  61:../Libraries/XMCLib/src/xmc_fce.c ****  *     - Added XMC_FCE_CalculateCRC16Ex() and XMC_FCE_CalculateCRC32Ex()
  62:../Libraries/XMCLib/src/xmc_fce.c ****  *
  63:../Libraries/XMCLib/src/xmc_fce.c ****  * 2019-12-16:
  64:../Libraries/XMCLib/src/xmc_fce.c ****  *     - Fix including files following the convention: angle brackets are used for standard include
  65:../Libraries/XMCLib/src/xmc_fce.c ****  *
  66:../Libraries/XMCLib/src/xmc_fce.c ****  * @endcond
  67:../Libraries/XMCLib/src/xmc_fce.c ****  *
  68:../Libraries/XMCLib/src/xmc_fce.c ****  */
  69:../Libraries/XMCLib/src/xmc_fce.c **** 
  70:../Libraries/XMCLib/src/xmc_fce.c **** /**************************************************************************************************
  71:../Libraries/XMCLib/src/xmc_fce.c ****  * HEADER FILES
  72:../Libraries/XMCLib/src/xmc_fce.c ****  **************************************************************************************************
  73:../Libraries/XMCLib/src/xmc_fce.c **** #include "xmc_fce.h"
  74:../Libraries/XMCLib/src/xmc_fce.c **** 
  75:../Libraries/XMCLib/src/xmc_fce.c **** #if defined (FCE)
  76:../Libraries/XMCLib/src/xmc_fce.c **** #include "xmc_scu.h"
  77:../Libraries/XMCLib/src/xmc_fce.c **** 
  78:../Libraries/XMCLib/src/xmc_fce.c **** /*******************************************************************************
  79:../Libraries/XMCLib/src/xmc_fce.c ****  * API IMPLEMENTATION
  80:../Libraries/XMCLib/src/xmc_fce.c ****  **************************************************************************************************
  81:../Libraries/XMCLib/src/xmc_fce.c **** 
  82:../Libraries/XMCLib/src/xmc_fce.c **** /*
  83:../Libraries/XMCLib/src/xmc_fce.c ****  * Initialize the FCE peripheral:
  84:../Libraries/XMCLib/src/xmc_fce.c ****  * Update FCE configuration and initialize seed value
  85:../Libraries/XMCLib/src/xmc_fce.c ****  */
  86:../Libraries/XMCLib/src/xmc_fce.c **** XMC_FCE_STATUS_t XMC_FCE_Init(const XMC_FCE_t *const engine)
  87:../Libraries/XMCLib/src/xmc_fce.c **** {
  28              	 .loc 1 87 0
  29              	 .cfi_startproc
  30              	 
  31              	 
  32              	 
  33 0000 80B4     	 push {r7}
  34              	.LCFI0:
  35              	 .cfi_def_cfa_offset 4
  36              	 .cfi_offset 7,-4
  37 0002 83B0     	 sub sp,sp,#12
  38              	.LCFI1:
  39              	 .cfi_def_cfa_offset 16
  40 0004 00AF     	 add r7,sp,#0
  41              	.LCFI2:
  42              	 .cfi_def_cfa_register 7
  43 0006 7860     	 str r0,[r7,#4]
  88:../Libraries/XMCLib/src/xmc_fce.c ****   engine->kernel_ptr->CFG = engine->fce_cfg_update.regval;
  44              	 .loc 1 88 0
  45 0008 7B68     	 ldr r3,[r7,#4]
  46 000a 1B68     	 ldr r3,[r3]
  47 000c 7A68     	 ldr r2,[r7,#4]
  48 000e 5268     	 ldr r2,[r2,#4]
  49 0010 9A60     	 str r2,[r3,#8]
  89:../Libraries/XMCLib/src/xmc_fce.c ****   engine->kernel_ptr->CRC = engine->seedvalue;
  50              	 .loc 1 89 0
  51 0012 7B68     	 ldr r3,[r7,#4]
  52 0014 1B68     	 ldr r3,[r3]
  53 0016 7A68     	 ldr r2,[r7,#4]
  54 0018 9268     	 ldr r2,[r2,#8]
  55 001a 9A61     	 str r2,[r3,#24]
  90:../Libraries/XMCLib/src/xmc_fce.c **** 
  91:../Libraries/XMCLib/src/xmc_fce.c ****   return XMC_FCE_STATUS_OK;
  56              	 .loc 1 91 0
  57 001c 0023     	 movs r3,#0
  92:../Libraries/XMCLib/src/xmc_fce.c **** }
  58              	 .loc 1 92 0
  59 001e 1846     	 mov r0,r3
  60 0020 0C37     	 adds r7,r7,#12
  61              	.LCFI3:
  62              	 .cfi_def_cfa_offset 4
  63 0022 BD46     	 mov sp,r7
  64              	.LCFI4:
  65              	 .cfi_def_cfa_register 13
  66              	 
  67 0024 5DF8047B 	 ldr r7,[sp],#4
  68              	.LCFI5:
  69              	 .cfi_restore 7
  70              	 .cfi_def_cfa_offset 0
  71 0028 7047     	 bx lr
  72              	 .cfi_endproc
  73              	.LFE190:
  75 002a 00BF     	 .section .text.XMC_FCE_Disable,"ax",%progbits
  76              	 .align 2
  77              	 .global XMC_FCE_Disable
  78              	 .thumb
  79              	 .thumb_func
  81              	XMC_FCE_Disable:
  82              	.LFB191:
  93:../Libraries/XMCLib/src/xmc_fce.c **** 
  94:../Libraries/XMCLib/src/xmc_fce.c **** /* Disable FCE */
  95:../Libraries/XMCLib/src/xmc_fce.c **** void XMC_FCE_Disable(void)
  96:../Libraries/XMCLib/src/xmc_fce.c **** {
  83              	 .loc 1 96 0
  84              	 .cfi_startproc
  85              	 
  86              	 
  87 0000 80B5     	 push {r7,lr}
  88              	.LCFI6:
  89              	 .cfi_def_cfa_offset 8
  90              	 .cfi_offset 7,-8
  91              	 .cfi_offset 14,-4
  92 0002 00AF     	 add r7,sp,#0
  93              	.LCFI7:
  94              	 .cfi_def_cfa_register 7
  97:../Libraries/XMCLib/src/xmc_fce.c ****   FCE->CLC |= (uint32_t)FCE_CLC_DISR_Msk;
  95              	 .loc 1 97 0
  96 0004 064A     	 ldr r2,.L4
  97 0006 064B     	 ldr r3,.L4
  98 0008 1B68     	 ldr r3,[r3]
  99 000a 43F00103 	 orr r3,r3,#1
 100 000e 1360     	 str r3,[r2]
  98:../Libraries/XMCLib/src/xmc_fce.c **** 
  99:../Libraries/XMCLib/src/xmc_fce.c ****   XMC_SCU_RESET_AssertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_FCE);
 101              	 .loc 1 99 0
 102 0010 0448     	 ldr r0,.L4+4
 103 0012 FFF7FEFF 	 bl XMC_SCU_RESET_AssertPeripheralReset
 100:../Libraries/XMCLib/src/xmc_fce.c **** 
 101:../Libraries/XMCLib/src/xmc_fce.c **** #if defined(CLOCK_GATING_SUPPORTED)
 102:../Libraries/XMCLib/src/xmc_fce.c ****   XMC_SCU_CLOCK_GatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_FCE);
 104              	 .loc 1 102 0
 105 0016 0348     	 ldr r0,.L4+4
 106 0018 FFF7FEFF 	 bl XMC_SCU_CLOCK_GatePeripheralClock
 103:../Libraries/XMCLib/src/xmc_fce.c **** #endif
 104:../Libraries/XMCLib/src/xmc_fce.c **** 
 105:../Libraries/XMCLib/src/xmc_fce.c **** }
 107              	 .loc 1 105 0
 108 001c 80BD     	 pop {r7,pc}
 109              	.L5:
 110 001e 00BF     	 .align 2
 111              	.L4:
 112 0020 00000250 	 .word 1342308352
 113 0024 40000020 	 .word 536870976
 114              	 .cfi_endproc
 115              	.LFE191:
 117              	 .section .text.XMC_FCE_Enable,"ax",%progbits
 118              	 .align 2
 119              	 .global XMC_FCE_Enable
 120              	 .thumb
 121              	 .thumb_func
 123              	XMC_FCE_Enable:
 124              	.LFB192:
 106:../Libraries/XMCLib/src/xmc_fce.c **** 
 107:../Libraries/XMCLib/src/xmc_fce.c **** /* Enable FCE */
 108:../Libraries/XMCLib/src/xmc_fce.c **** void XMC_FCE_Enable(void)
 109:../Libraries/XMCLib/src/xmc_fce.c **** {
 125              	 .loc 1 109 0
 126              	 .cfi_startproc
 127              	 
 128              	 
 129 0000 80B5     	 push {r7,lr}
 130              	.LCFI8:
 131              	 .cfi_def_cfa_offset 8
 132              	 .cfi_offset 7,-8
 133              	 .cfi_offset 14,-4
 134 0002 00AF     	 add r7,sp,#0
 135              	.LCFI9:
 136              	 .cfi_def_cfa_register 7
 110:../Libraries/XMCLib/src/xmc_fce.c **** #if defined(CLOCK_GATING_SUPPORTED)
 111:../Libraries/XMCLib/src/xmc_fce.c ****   XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_FCE);
 137              	 .loc 1 111 0
 138 0004 0648     	 ldr r0,.L7
 139 0006 FFF7FEFF 	 bl XMC_SCU_CLOCK_UngatePeripheralClock
 112:../Libraries/XMCLib/src/xmc_fce.c **** #endif
 113:../Libraries/XMCLib/src/xmc_fce.c **** 
 114:../Libraries/XMCLib/src/xmc_fce.c ****   XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_FCE);
 140              	 .loc 1 114 0
 141 000a 0548     	 ldr r0,.L7
 142 000c FFF7FEFF 	 bl XMC_SCU_RESET_DeassertPeripheralReset
 115:../Libraries/XMCLib/src/xmc_fce.c **** 
 116:../Libraries/XMCLib/src/xmc_fce.c ****   FCE->CLC &= (uint32_t)~FCE_CLC_DISR_Msk;
 143              	 .loc 1 116 0
 144 0010 044A     	 ldr r2,.L7+4
 145 0012 044B     	 ldr r3,.L7+4
 146 0014 1B68     	 ldr r3,[r3]
 147 0016 23F00103 	 bic r3,r3,#1
 148 001a 1360     	 str r3,[r2]
 117:../Libraries/XMCLib/src/xmc_fce.c **** }
 149              	 .loc 1 117 0
 150 001c 80BD     	 pop {r7,pc}
 151              	.L8:
 152 001e 00BF     	 .align 2
 153              	.L7:
 154 0020 40000020 	 .word 536870976
 155 0024 00000250 	 .word 1342308352
 156              	 .cfi_endproc
 157              	.LFE192:
 159              	 .section .text.XMC_FCE_CalculateCRC8,"ax",%progbits
 160              	 .align 2
 161              	 .global XMC_FCE_CalculateCRC8
 162              	 .thumb
 163              	 .thumb_func
 165              	XMC_FCE_CalculateCRC8:
 166              	.LFB193:
 118:../Libraries/XMCLib/src/xmc_fce.c **** 
 119:../Libraries/XMCLib/src/xmc_fce.c **** /* Calculate and return the SAE J1850 CRC8 checksum */
 120:../Libraries/XMCLib/src/xmc_fce.c **** XMC_FCE_STATUS_t XMC_FCE_CalculateCRC8(const XMC_FCE_t *const engine,
 121:../Libraries/XMCLib/src/xmc_fce.c ****                                        const uint8_t *data,
 122:../Libraries/XMCLib/src/xmc_fce.c ****                                        uint32_t length,
 123:../Libraries/XMCLib/src/xmc_fce.c ****                                        uint8_t *result)
 124:../Libraries/XMCLib/src/xmc_fce.c **** {
 167              	 .loc 1 124 0
 168              	 .cfi_startproc
 169              	 
 170              	 
 171              	 
 172 0000 80B4     	 push {r7}
 173              	.LCFI10:
 174              	 .cfi_def_cfa_offset 4
 175              	 .cfi_offset 7,-4
 176 0002 87B0     	 sub sp,sp,#28
 177              	.LCFI11:
 178              	 .cfi_def_cfa_offset 32
 179 0004 00AF     	 add r7,sp,#0
 180              	.LCFI12:
 181              	 .cfi_def_cfa_register 7
 182 0006 F860     	 str r0,[r7,#12]
 183 0008 B960     	 str r1,[r7,#8]
 184 000a 7A60     	 str r2,[r7,#4]
 185 000c 3B60     	 str r3,[r7]
 125:../Libraries/XMCLib/src/xmc_fce.c ****   XMC_FCE_STATUS_t status = XMC_FCE_STATUS_OK;
 186              	 .loc 1 125 0
 187 000e 0023     	 movs r3,#0
 188 0010 FB75     	 strb r3,[r7,#23]
 126:../Libraries/XMCLib/src/xmc_fce.c **** 
 127:../Libraries/XMCLib/src/xmc_fce.c ****   XMC_ASSERT("XMC_FCE_CalculateCRC8: Wrong FCE kernel used", (engine -> kernel_ptr == XMC_FCE_CRC8)
 128:../Libraries/XMCLib/src/xmc_fce.c **** 
 129:../Libraries/XMCLib/src/xmc_fce.c ****   if (length == 0UL)
 189              	 .loc 1 129 0
 190 0012 7B68     	 ldr r3,[r7,#4]
 191 0014 002B     	 cmp r3,#0
 192 0016 02D1     	 bne .L10
 130:../Libraries/XMCLib/src/xmc_fce.c ****   {
 131:../Libraries/XMCLib/src/xmc_fce.c ****     status = XMC_FCE_STATUS_ERROR;
 193              	 .loc 1 131 0
 194 0018 0223     	 movs r3,#2
 195 001a FB75     	 strb r3,[r7,#23]
 196 001c 14E0     	 b .L11
 197              	.L10:
 132:../Libraries/XMCLib/src/xmc_fce.c ****   }
 133:../Libraries/XMCLib/src/xmc_fce.c ****   else
 134:../Libraries/XMCLib/src/xmc_fce.c ****   {
 135:../Libraries/XMCLib/src/xmc_fce.c ****     while (0UL != length)
 198              	 .loc 1 135 0
 199 001e 0AE0     	 b .L12
 200              	.L13:
 136:../Libraries/XMCLib/src/xmc_fce.c ****     {
 137:../Libraries/XMCLib/src/xmc_fce.c ****       engine->kernel_ptr->IR = (uint32_t) * data;
 201              	 .loc 1 137 0
 202 0020 FB68     	 ldr r3,[r7,#12]
 203 0022 1B68     	 ldr r3,[r3]
 204 0024 BA68     	 ldr r2,[r7,#8]
 205 0026 1278     	 ldrb r2,[r2]
 206 0028 1A60     	 str r2,[r3]
 138:../Libraries/XMCLib/src/xmc_fce.c ****       data++;
 207              	 .loc 1 138 0
 208 002a BB68     	 ldr r3,[r7,#8]
 209 002c 0133     	 adds r3,r3,#1
 210 002e BB60     	 str r3,[r7,#8]
 139:../Libraries/XMCLib/src/xmc_fce.c ****       length -= 1U;
 211              	 .loc 1 139 0
 212 0030 7B68     	 ldr r3,[r7,#4]
 213 0032 013B     	 subs r3,r3,#1
 214 0034 7B60     	 str r3,[r7,#4]
 215              	.L12:
 135:../Libraries/XMCLib/src/xmc_fce.c ****     {
 216              	 .loc 1 135 0
 217 0036 7B68     	 ldr r3,[r7,#4]
 218 0038 002B     	 cmp r3,#0
 219 003a F1D1     	 bne .L13
 140:../Libraries/XMCLib/src/xmc_fce.c ****     }
 141:../Libraries/XMCLib/src/xmc_fce.c **** 
 142:../Libraries/XMCLib/src/xmc_fce.c ****     *result = (uint8_t)engine->kernel_ptr->CRC;
 220              	 .loc 1 142 0
 221 003c FB68     	 ldr r3,[r7,#12]
 222 003e 1B68     	 ldr r3,[r3]
 223 0040 9B69     	 ldr r3,[r3,#24]
 224 0042 DAB2     	 uxtb r2,r3
 225 0044 3B68     	 ldr r3,[r7]
 226 0046 1A70     	 strb r2,[r3]
 227              	.L11:
 143:../Libraries/XMCLib/src/xmc_fce.c ****   }
 144:../Libraries/XMCLib/src/xmc_fce.c **** 
 145:../Libraries/XMCLib/src/xmc_fce.c ****   return status;
 228              	 .loc 1 145 0
 229 0048 FB7D     	 ldrb r3,[r7,#23]
 146:../Libraries/XMCLib/src/xmc_fce.c **** }
 230              	 .loc 1 146 0
 231 004a 1846     	 mov r0,r3
 232 004c 1C37     	 adds r7,r7,#28
 233              	.LCFI13:
 234              	 .cfi_def_cfa_offset 4
 235 004e BD46     	 mov sp,r7
 236              	.LCFI14:
 237              	 .cfi_def_cfa_register 13
 238              	 
 239 0050 5DF8047B 	 ldr r7,[sp],#4
 240              	.LCFI15:
 241              	 .cfi_restore 7
 242              	 .cfi_def_cfa_offset 0
 243 0054 7047     	 bx lr
 244              	 .cfi_endproc
 245              	.LFE193:
 247 0056 00BF     	 .section .text.XMC_FCE_CalculateCRC16,"ax",%progbits
 248              	 .align 2
 249              	 .global XMC_FCE_CalculateCRC16
 250              	 .thumb
 251              	 .thumb_func
 253              	XMC_FCE_CalculateCRC16:
 254              	.LFB194:
 147:../Libraries/XMCLib/src/xmc_fce.c **** 
 148:../Libraries/XMCLib/src/xmc_fce.c **** /* Calculate and return calculated CCITT CRC16 checksum */
 149:../Libraries/XMCLib/src/xmc_fce.c **** XMC_FCE_STATUS_t XMC_FCE_CalculateCRC16(const XMC_FCE_t *const engine,
 150:../Libraries/XMCLib/src/xmc_fce.c ****                                         const uint16_t *data,
 151:../Libraries/XMCLib/src/xmc_fce.c ****                                         uint32_t length,
 152:../Libraries/XMCLib/src/xmc_fce.c ****                                         uint16_t *result)
 153:../Libraries/XMCLib/src/xmc_fce.c **** {
 255              	 .loc 1 153 0
 256              	 .cfi_startproc
 257              	 
 258              	 
 259              	 
 260 0000 80B4     	 push {r7}
 261              	.LCFI16:
 262              	 .cfi_def_cfa_offset 4
 263              	 .cfi_offset 7,-4
 264 0002 87B0     	 sub sp,sp,#28
 265              	.LCFI17:
 266              	 .cfi_def_cfa_offset 32
 267 0004 00AF     	 add r7,sp,#0
 268              	.LCFI18:
 269              	 .cfi_def_cfa_register 7
 270 0006 F860     	 str r0,[r7,#12]
 271 0008 B960     	 str r1,[r7,#8]
 272 000a 7A60     	 str r2,[r7,#4]
 273 000c 3B60     	 str r3,[r7]
 154:../Libraries/XMCLib/src/xmc_fce.c ****   XMC_FCE_STATUS_t status = XMC_FCE_STATUS_OK;
 274              	 .loc 1 154 0
 275 000e 0023     	 movs r3,#0
 276 0010 FB75     	 strb r3,[r7,#23]
 155:../Libraries/XMCLib/src/xmc_fce.c **** 
 156:../Libraries/XMCLib/src/xmc_fce.c ****   XMC_ASSERT("XMC_FCE_CalculateCRC16: Wrong FCE kernel used", (engine -> kernel_ptr == XMC_FCE_CRC1
 157:../Libraries/XMCLib/src/xmc_fce.c ****   XMC_ASSERT("XMC_FCE_CalculateCRC16: Length field is empty", (length != 0));
 158:../Libraries/XMCLib/src/xmc_fce.c ****   XMC_ASSERT("XMC_FCE_CalculateCRC16: Length is not aligned", ((length & 0x1U) == 0));
 159:../Libraries/XMCLib/src/xmc_fce.c **** 
 160:../Libraries/XMCLib/src/xmc_fce.c ****   /* Check length is a multiple of 2 */
 161:../Libraries/XMCLib/src/xmc_fce.c ****   if ((length == 0) || ((length & 0x1U) != 0U))
 277              	 .loc 1 161 0
 278 0012 7B68     	 ldr r3,[r7,#4]
 279 0014 002B     	 cmp r3,#0
 280 0016 04D0     	 beq .L16
 281              	 .loc 1 161 0 is_stmt 0 discriminator 1
 282 0018 7B68     	 ldr r3,[r7,#4]
 283 001a 03F00103 	 and r3,r3,#1
 284 001e 002B     	 cmp r3,#0
 285 0020 02D0     	 beq .L17
 286              	.L16:
 162:../Libraries/XMCLib/src/xmc_fce.c ****   {
 163:../Libraries/XMCLib/src/xmc_fce.c ****     status = XMC_FCE_STATUS_ERROR;
 287              	 .loc 1 163 0 is_stmt 1
 288 0022 0223     	 movs r3,#2
 289 0024 FB75     	 strb r3,[r7,#23]
 290 0026 14E0     	 b .L18
 291              	.L17:
 164:../Libraries/XMCLib/src/xmc_fce.c ****   }
 165:../Libraries/XMCLib/src/xmc_fce.c ****   else
 166:../Libraries/XMCLib/src/xmc_fce.c ****   {
 167:../Libraries/XMCLib/src/xmc_fce.c ****     while (0UL != length)
 292              	 .loc 1 167 0
 293 0028 0AE0     	 b .L19
 294              	.L20:
 168:../Libraries/XMCLib/src/xmc_fce.c ****     {
 169:../Libraries/XMCLib/src/xmc_fce.c ****       engine->kernel_ptr->IR = (uint32_t) * data;
 295              	 .loc 1 169 0
 296 002a FB68     	 ldr r3,[r7,#12]
 297 002c 1B68     	 ldr r3,[r3]
 298 002e BA68     	 ldr r2,[r7,#8]
 299 0030 1288     	 ldrh r2,[r2]
 300 0032 1A60     	 str r2,[r3]
 170:../Libraries/XMCLib/src/xmc_fce.c ****       data++;
 301              	 .loc 1 170 0
 302 0034 BB68     	 ldr r3,[r7,#8]
 303 0036 0233     	 adds r3,r3,#2
 304 0038 BB60     	 str r3,[r7,#8]
 171:../Libraries/XMCLib/src/xmc_fce.c ****       length -= 2U;
 305              	 .loc 1 171 0
 306 003a 7B68     	 ldr r3,[r7,#4]
 307 003c 023B     	 subs r3,r3,#2
 308 003e 7B60     	 str r3,[r7,#4]
 309              	.L19:
 167:../Libraries/XMCLib/src/xmc_fce.c ****     {
 310              	 .loc 1 167 0
 311 0040 7B68     	 ldr r3,[r7,#4]
 312 0042 002B     	 cmp r3,#0
 313 0044 F1D1     	 bne .L20
 172:../Libraries/XMCLib/src/xmc_fce.c ****     }
 173:../Libraries/XMCLib/src/xmc_fce.c **** 
 174:../Libraries/XMCLib/src/xmc_fce.c ****     *result = (uint16_t)engine->kernel_ptr->CRC;
 314              	 .loc 1 174 0
 315 0046 FB68     	 ldr r3,[r7,#12]
 316 0048 1B68     	 ldr r3,[r3]
 317 004a 9B69     	 ldr r3,[r3,#24]
 318 004c 9AB2     	 uxth r2,r3
 319 004e 3B68     	 ldr r3,[r7]
 320 0050 1A80     	 strh r2,[r3]
 321              	.L18:
 175:../Libraries/XMCLib/src/xmc_fce.c ****   }
 176:../Libraries/XMCLib/src/xmc_fce.c **** 
 177:../Libraries/XMCLib/src/xmc_fce.c ****   return status;
 322              	 .loc 1 177 0
 323 0052 FB7D     	 ldrb r3,[r7,#23]
 178:../Libraries/XMCLib/src/xmc_fce.c **** }
 324              	 .loc 1 178 0
 325 0054 1846     	 mov r0,r3
 326 0056 1C37     	 adds r7,r7,#28
 327              	.LCFI19:
 328              	 .cfi_def_cfa_offset 4
 329 0058 BD46     	 mov sp,r7
 330              	.LCFI20:
 331              	 .cfi_def_cfa_register 13
 332              	 
 333 005a 5DF8047B 	 ldr r7,[sp],#4
 334              	.LCFI21:
 335              	 .cfi_restore 7
 336              	 .cfi_def_cfa_offset 0
 337 005e 7047     	 bx lr
 338              	 .cfi_endproc
 339              	.LFE194:
 341              	 .section .text.XMC_FCE_CalculateCRC16Ex,"ax",%progbits
 342              	 .align 2
 343              	 .global XMC_FCE_CalculateCRC16Ex
 344              	 .thumb
 345              	 .thumb_func
 347              	XMC_FCE_CalculateCRC16Ex:
 348              	.LFB195:
 179:../Libraries/XMCLib/src/xmc_fce.c **** 
 180:../Libraries/XMCLib/src/xmc_fce.c **** XMC_FCE_STATUS_t XMC_FCE_CalculateCRC16Ex(const XMC_FCE_t *const engine,
 181:../Libraries/XMCLib/src/xmc_fce.c ****     const uint8_t *data,
 182:../Libraries/XMCLib/src/xmc_fce.c ****     uint32_t length,
 183:../Libraries/XMCLib/src/xmc_fce.c ****     uint16_t *const result)
 184:../Libraries/XMCLib/src/xmc_fce.c **** {
 349              	 .loc 1 184 0
 350              	 .cfi_startproc
 351              	 
 352              	 
 353              	 
 354 0000 80B4     	 push {r7}
 355              	.LCFI22:
 356              	 .cfi_def_cfa_offset 4
 357              	 .cfi_offset 7,-4
 358 0002 89B0     	 sub sp,sp,#36
 359              	.LCFI23:
 360              	 .cfi_def_cfa_offset 40
 361 0004 00AF     	 add r7,sp,#0
 362              	.LCFI24:
 363              	 .cfi_def_cfa_register 7
 364 0006 F860     	 str r0,[r7,#12]
 365 0008 B960     	 str r1,[r7,#8]
 366 000a 7A60     	 str r2,[r7,#4]
 367 000c 3B60     	 str r3,[r7]
 185:../Libraries/XMCLib/src/xmc_fce.c ****   XMC_FCE_STATUS_t status = XMC_FCE_STATUS_OK;
 368              	 .loc 1 185 0
 369 000e 0023     	 movs r3,#0
 370 0010 FB77     	 strb r3,[r7,#31]
 186:../Libraries/XMCLib/src/xmc_fce.c **** 
 187:../Libraries/XMCLib/src/xmc_fce.c ****   XMC_ASSERT("XMC_FCE_CalculateCRC16: Wrong FCE kernel used", (engine -> kernel_ptr == XMC_FCE_CRC1
 188:../Libraries/XMCLib/src/xmc_fce.c ****   XMC_ASSERT("XMC_FCE_CalculateCRC16: Length field is empty", (length != 0));
 189:../Libraries/XMCLib/src/xmc_fce.c ****   XMC_ASSERT("XMC_FCE_CalculateCRC16: Length is not aligned", ((length & 0x1U) == 0));
 190:../Libraries/XMCLib/src/xmc_fce.c **** 
 191:../Libraries/XMCLib/src/xmc_fce.c ****   /* Check length is a multiple of 2 */
 192:../Libraries/XMCLib/src/xmc_fce.c ****   if ((length == 0) || ((length & 0x1U) != 0U))
 371              	 .loc 1 192 0
 372 0012 7B68     	 ldr r3,[r7,#4]
 373 0014 002B     	 cmp r3,#0
 374 0016 04D0     	 beq .L23
 375              	 .loc 1 192 0 is_stmt 0 discriminator 1
 376 0018 7B68     	 ldr r3,[r7,#4]
 377 001a 03F00103 	 and r3,r3,#1
 378 001e 002B     	 cmp r3,#0
 379 0020 02D0     	 beq .L24
 380              	.L23:
 193:../Libraries/XMCLib/src/xmc_fce.c ****   {
 194:../Libraries/XMCLib/src/xmc_fce.c ****     status = XMC_FCE_STATUS_ERROR;
 381              	 .loc 1 194 0 is_stmt 1
 382 0022 0223     	 movs r3,#2
 383 0024 FB77     	 strb r3,[r7,#31]
 384 0026 1BE0     	 b .L25
 385              	.L24:
 386              	.LBB8:
 195:../Libraries/XMCLib/src/xmc_fce.c ****   }
 196:../Libraries/XMCLib/src/xmc_fce.c ****   else
 197:../Libraries/XMCLib/src/xmc_fce.c ****   {
 198:../Libraries/XMCLib/src/xmc_fce.c ****     const uint16_t *p = (const uint16_t *)data;
 387              	 .loc 1 198 0
 388 0028 BB68     	 ldr r3,[r7,#8]
 389 002a BB61     	 str r3,[r7,#24]
 199:../Libraries/XMCLib/src/xmc_fce.c ****     while (0UL != length)
 390              	 .loc 1 199 0
 391 002c 0FE0     	 b .L26
 392              	.L28:
 200:../Libraries/XMCLib/src/xmc_fce.c ****     {
 201:../Libraries/XMCLib/src/xmc_fce.c ****       engine->kernel_ptr->IR = __REV16(*p);
 393              	 .loc 1 201 0
 394 002e FB68     	 ldr r3,[r7,#12]
 395 0030 1B68     	 ldr r3,[r3]
 396 0032 BA69     	 ldr r2,[r7,#24]
 397 0034 1288     	 ldrh r2,[r2]
 398 0036 7A61     	 str r2,[r7,#20]
 399              	.LBB9:
 400              	.LBB10:
 401              	 .file 2 "D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include/cmsis_gcc.h"
   1:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**************************************************************************//**
   2:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @version  V5.3.0
   5:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @date     26. March 2020
   6:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  ******************************************************************************/
   7:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /*
   8:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Copyright (c) 2009-2020 Arm Limited. All rights reserved.
   9:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  10:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  12:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  16:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  18:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  * limitations under the License.
  23:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  24:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  25:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  28:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ignore some GCC warnings */
  29:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic push
  30:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  34:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __has_builtin
  36:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  38:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  39:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __ASM
  41:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __ASM                                  __asm
  42:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  43:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __INLINE
  44:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __INLINE                               inline
  45:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  46:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  49:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif                                           
  52:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  55:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __USED
  56:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  58:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __WEAK
  59:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  61:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __PACKED
  62:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  64:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  67:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  70:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  78:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  86:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  94:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 102:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 110:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __ALIGNED
 111:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 113:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __RESTRICT
 114:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 116:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 119:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 120:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 122:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 124:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 125:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****            in the used linker script.
 129:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   
 130:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 131:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 133:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   
 135:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   typedef struct {
 136:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t const* src;
 137:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t* dest;
 138:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t  wlen;
 139:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   } __copy_table_t;
 140:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   
 141:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   typedef struct {
 142:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t* dest;
 143:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t  wlen;
 144:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   } __zero_table_t;
 145:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   
 146:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 151:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****     }
 155:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   }
 156:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  
 157:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****     }
 161:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   }
 162:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  
 163:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   _start();
 164:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 165:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   
 166:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 168:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 169:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 172:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 173:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 176:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 177:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 180:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 181:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 184:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 185:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
 189:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 190:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 191:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 192:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 196:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 198:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 200:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 201:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 202:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 203:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 207:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 208:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 209:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 210:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 211:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 212:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 213:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 214:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Control Register
 215:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the Control Register.
 216:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Control Register value
 217:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 218:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 219:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 220:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 221:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 222:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 223:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 224:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 225:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 226:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 227:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 228:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 229:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 230:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 231:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               non-secure Control Register value
 232:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 233:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 234:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 235:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 236:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 237:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 238:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 239:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 240:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 241:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 242:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 243:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 244:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Control Register
 245:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 246:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 247:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 248:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 249:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 250:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 251:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 252:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 253:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 254:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 255:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 256:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 257:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 258:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 259:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 260:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 261:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 262:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 263:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 264:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 265:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 266:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 267:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 268:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get IPSR Register
 269:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 270:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               IPSR Register value
 271:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 272:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 273:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 274:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 275:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 276:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 277:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 278:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 279:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 280:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 281:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 282:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get APSR Register
 283:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 284:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               APSR Register value
 285:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 286:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 287:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 288:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 289:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 290:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 291:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 292:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 293:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 294:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 295:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 296:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get xPSR Register
 297:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 298:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               xPSR Register value
 299:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 300:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 301:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 302:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 303:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 304:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 305:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 306:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 307:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 308:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 309:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 310:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 311:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 312:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSP Register value
 313:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 314:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 315:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 316:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 317:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 318:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 319:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 320:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 321:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 322:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 323:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 324:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 325:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 326:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 327:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSP Register value
 328:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 329:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 330:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 331:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 332:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 333:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 334:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 335:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 336:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 337:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 338:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 339:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 340:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 341:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 342:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 343:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 344:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 345:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 346:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 347:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 348:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 349:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 350:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 352:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 353:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 354:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 355:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 356:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 357:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 358:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 359:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 360:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 361:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 362:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 363:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 364:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 365:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 366:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSP Register value
 367:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 368:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 369:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 370:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 371:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 372:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 373:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 374:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 375:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 376:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 377:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 378:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 379:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 380:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 381:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSP Register value
 382:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 383:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 384:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 385:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 386:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 387:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 388:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 389:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 390:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 391:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 392:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 393:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 394:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 395:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 396:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 397:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 398:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 399:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 400:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 401:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 402:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 403:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 404:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 405:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 406:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 407:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 408:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 409:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 410:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 411:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 412:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 413:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 414:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 415:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 416:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 417:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 418:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 419:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 420:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 421:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               SP Register value
 422:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 423:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 424:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 425:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 426:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 427:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 428:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 429:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 430:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 431:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 432:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 433:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 434:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 435:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 436:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 437:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 438:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 439:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 440:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 441:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 442:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 443:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 444:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 445:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Priority Mask
 446:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 447:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Priority Mask value
 448:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 449:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 450:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 451:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 452:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 453:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 454:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 455:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 456:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 457:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 458:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 459:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 460:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 461:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 462:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Priority Mask value
 463:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 464:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 465:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 466:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 467:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 468:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) );
 469:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 470:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 471:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 472:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 473:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 474:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 475:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Priority Mask
 476:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 477:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 478:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 479:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 480:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 481:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 482:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 483:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 484:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 485:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 486:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 487:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 488:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 489:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 490:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 491:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 492:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 493:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 494:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 495:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 496:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 497:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 498:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 499:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 500:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 501:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 502:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Enable FIQ
 503:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 504:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 505:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 506:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 507:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 508:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 509:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 510:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 511:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 512:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 513:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Disable FIQ
 514:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 515:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 516:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 517:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 518:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 519:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 520:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 521:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 522:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 523:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 524:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Base Priority
 525:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 526:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Base Priority register value
 527:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 528:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 529:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 530:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 531:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 532:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 533:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 534:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 535:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 536:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 537:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 538:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 539:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 540:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 541:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Base Priority register value
 542:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 543:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 544:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 545:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 546:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 547:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 548:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 549:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 550:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 551:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 552:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 553:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 554:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority
 555:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 556:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 557:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 558:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 559:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 560:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 561:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 562:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 563:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 564:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 565:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 566:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 567:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 568:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 569:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 570:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 571:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 572:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 573:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 574:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 575:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 576:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 577:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 578:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority with condition
 579:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 580:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 581:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 582:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 583:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 584:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 585:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 586:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 587:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 588:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 589:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 590:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Fault Mask
 591:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 592:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Fault Mask register value
 593:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 594:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 595:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 596:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 597:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 598:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 599:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 600:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 601:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 602:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 603:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 604:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 605:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 606:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 607:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Fault Mask register value
 608:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 609:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 610:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 611:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 612:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 613:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 614:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 615:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 616:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 617:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 618:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 619:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 620:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Fault Mask
 621:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 622:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 623:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 624:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 625:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 626:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 627:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 628:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 629:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 630:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 631:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 632:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 633:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 634:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 635:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 636:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 637:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 638:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 639:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 640:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 641:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 642:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 643:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 644:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 645:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 646:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 647:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 648:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 649:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 650:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 651:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 652:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 654:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   mode.
 655:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   
 656:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 657:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSPLIM Register value
 658:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 659:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 660:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 661:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 662:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 663:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 664:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return 0U;
 665:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 666:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 667:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 668:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return result;
 669:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 670:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 671:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 672:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 673:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 674:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 675:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 676:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 677:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 678:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 679:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSPLIM Register value
 680:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 681:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 682:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 683:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 684:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 685:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return 0U;
 686:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 687:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 688:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 689:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return result;
 690:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 691:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 692:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 693:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 694:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 695:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 696:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 697:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 698:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 699:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   mode.
 700:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   
 701:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 702:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 703:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 704:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 705:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 706:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 707:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 708:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 709:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 710:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 711:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 712:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 713:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 714:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 715:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 716:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 717:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 718:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 719:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 720:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 721:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 722:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 723:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 724:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 725:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 726:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 727:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 728:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 729:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 730:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 731:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 732:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 733:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 734:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 735:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 736:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 737:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 738:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 739:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 740:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 741:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   mode.
 742:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 743:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 744:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSPLIM Register value
 745:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 746:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 747:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 748:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 749:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 750:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 751:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return 0U;
 752:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 753:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 754:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 755:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return result;
 756:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 757:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 758:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 759:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 760:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 761:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 762:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 763:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 764:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 765:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 766:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 767:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSPLIM Register value
 768:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 769:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 770:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 771:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 772:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 773:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return 0U;
 774:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 775:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 776:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 777:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return result;
 778:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 779:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 780:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 781:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 782:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 783:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 784:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 785:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 786:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 787:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   mode.
 788:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 789:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 790:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 791:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 792:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 793:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 794:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 795:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 796:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 797:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   (void)MainStackPtrLimit;
 798:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 799:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 800:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 801:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 802:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 803:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 804:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 805:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 806:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 807:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 808:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 809:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 810:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 811:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 812:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 813:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 814:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 815:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 816:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 817:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   (void)MainStackPtrLimit;
 818:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 819:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 820:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 821:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 822:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 823:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 824:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 825:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 826:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 827:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 828:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 829:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get FPSCR
 830:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 831:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 832:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 833:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 834:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 835:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 836:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 837:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 838:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 839:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 840:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 841:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 842:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 843:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 844:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 845:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 846:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 847:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 848:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 849:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(0U);
 850:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 851:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 852:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 853:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 854:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 855:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set FPSCR
 856:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 857:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 858:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 859:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 860:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 861:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 862:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 863:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 864:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 865:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 866:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 867:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 868:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 869:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 870:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 871:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 872:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   (void)fpscr;
 873:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 874:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 875:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 876:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 877:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 878:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 879:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 880:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 881:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 882:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   Access to dedicated instructions
 883:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
 884:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** */
 885:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 886:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 887:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 888:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 889:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 890:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 891:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 892:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 893:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 894:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 895:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 896:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 897:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 898:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 899:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 900:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   No Operation
 901:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 902:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 903:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 904:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 905:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 906:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Wait For Interrupt
 907:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 908:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 909:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 910:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 911:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 912:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 913:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Wait For Event
 914:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 915:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 916:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 917:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 918:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 919:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 920:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 921:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Send Event
 922:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 923:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 924:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 925:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 926:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 927:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 928:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 929:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 930:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 931:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****            after the instruction has been completed.
 932:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 933:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 934:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 935:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 936:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 937:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 938:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 939:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 940:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 941:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 942:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 943:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 944:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 945:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 946:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 947:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 948:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 949:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 950:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 951:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Data Memory Barrier
 952:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 953:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 954:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 955:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 956:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 957:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 958:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 959:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 960:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 961:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 962:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 963:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 964:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    value  Value to reverse
 965:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Reversed value
 966:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 967:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 968:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 969:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 970:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return __builtin_bswap32(value);
 971:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 972:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 973:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 974:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 975:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return result;
 976:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 977:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 978:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 979:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 980:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 981:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 982:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 983:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    value  Value to reverse
 984:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Reversed value
 985:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 986:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 987:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 988:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 989:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 990:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 402              	 .loc 2 990 0
 403 0038 7A69     	 ldr r2,[r7,#20]
 404              	
 405 003a 52BA     	 rev16 r2,r2
 406              	
 407              	 .thumb
 408 003c 3A61     	 str r2,[r7,#16]
 991:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return result;
 409              	 .loc 2 991 0
 410 003e 3A69     	 ldr r2,[r7,#16]
 411              	.LBE10:
 412              	.LBE9:
 413              	 .loc 1 201 0
 414 0040 1A60     	 str r2,[r3]
 202:../Libraries/XMCLib/src/xmc_fce.c ****       ++p;
 415              	 .loc 1 202 0
 416 0042 BB69     	 ldr r3,[r7,#24]
 417 0044 0233     	 adds r3,r3,#2
 418 0046 BB61     	 str r3,[r7,#24]
 203:../Libraries/XMCLib/src/xmc_fce.c ****       length -= 2U;
 419              	 .loc 1 203 0
 420 0048 7B68     	 ldr r3,[r7,#4]
 421 004a 023B     	 subs r3,r3,#2
 422 004c 7B60     	 str r3,[r7,#4]
 423              	.L26:
 199:../Libraries/XMCLib/src/xmc_fce.c ****     {
 424              	 .loc 1 199 0
 425 004e 7B68     	 ldr r3,[r7,#4]
 426 0050 002B     	 cmp r3,#0
 427 0052 ECD1     	 bne .L28
 204:../Libraries/XMCLib/src/xmc_fce.c ****     }
 205:../Libraries/XMCLib/src/xmc_fce.c **** 
 206:../Libraries/XMCLib/src/xmc_fce.c ****     *result = (uint16_t)engine->kernel_ptr->CRC;
 428              	 .loc 1 206 0
 429 0054 FB68     	 ldr r3,[r7,#12]
 430 0056 1B68     	 ldr r3,[r3]
 431 0058 9B69     	 ldr r3,[r3,#24]
 432 005a 9AB2     	 uxth r2,r3
 433 005c 3B68     	 ldr r3,[r7]
 434 005e 1A80     	 strh r2,[r3]
 435              	.L25:
 436              	.LBE8:
 207:../Libraries/XMCLib/src/xmc_fce.c ****   }
 208:../Libraries/XMCLib/src/xmc_fce.c **** 
 209:../Libraries/XMCLib/src/xmc_fce.c ****   return status;
 437              	 .loc 1 209 0
 438 0060 FB7F     	 ldrb r3,[r7,#31]
 210:../Libraries/XMCLib/src/xmc_fce.c **** }
 439              	 .loc 1 210 0
 440 0062 1846     	 mov r0,r3
 441 0064 2437     	 adds r7,r7,#36
 442              	.LCFI25:
 443              	 .cfi_def_cfa_offset 4
 444 0066 BD46     	 mov sp,r7
 445              	.LCFI26:
 446              	 .cfi_def_cfa_register 13
 447              	 
 448 0068 5DF8047B 	 ldr r7,[sp],#4
 449              	.LCFI27:
 450              	 .cfi_restore 7
 451              	 .cfi_def_cfa_offset 0
 452 006c 7047     	 bx lr
 453              	 .cfi_endproc
 454              	.LFE195:
 456 006e 00BF     	 .section .text.XMC_FCE_CalculateCRC32,"ax",%progbits
 457              	 .align 2
 458              	 .global XMC_FCE_CalculateCRC32
 459              	 .thumb
 460              	 .thumb_func
 462              	XMC_FCE_CalculateCRC32:
 463              	.LFB196:
 211:../Libraries/XMCLib/src/xmc_fce.c **** 
 212:../Libraries/XMCLib/src/xmc_fce.c **** /* Calculate and return the IEEE 802.3 Ethernet CRC32 checksum */
 213:../Libraries/XMCLib/src/xmc_fce.c **** XMC_FCE_STATUS_t XMC_FCE_CalculateCRC32(const XMC_FCE_t *const engine,
 214:../Libraries/XMCLib/src/xmc_fce.c ****                                         const uint32_t *data,
 215:../Libraries/XMCLib/src/xmc_fce.c ****                                         uint32_t length,
 216:../Libraries/XMCLib/src/xmc_fce.c ****                                         uint32_t *result)
 217:../Libraries/XMCLib/src/xmc_fce.c **** {
 464              	 .loc 1 217 0
 465              	 .cfi_startproc
 466              	 
 467              	 
 468              	 
 469 0000 80B4     	 push {r7}
 470              	.LCFI28:
 471              	 .cfi_def_cfa_offset 4
 472              	 .cfi_offset 7,-4
 473 0002 87B0     	 sub sp,sp,#28
 474              	.LCFI29:
 475              	 .cfi_def_cfa_offset 32
 476 0004 00AF     	 add r7,sp,#0
 477              	.LCFI30:
 478              	 .cfi_def_cfa_register 7
 479 0006 F860     	 str r0,[r7,#12]
 480 0008 B960     	 str r1,[r7,#8]
 481 000a 7A60     	 str r2,[r7,#4]
 482 000c 3B60     	 str r3,[r7]
 218:../Libraries/XMCLib/src/xmc_fce.c ****   XMC_FCE_STATUS_t status = XMC_FCE_STATUS_OK;
 483              	 .loc 1 218 0
 484 000e 0023     	 movs r3,#0
 485 0010 FB75     	 strb r3,[r7,#23]
 219:../Libraries/XMCLib/src/xmc_fce.c **** 
 220:../Libraries/XMCLib/src/xmc_fce.c ****   XMC_ASSERT("XMC_FCE_CalculateCRC32: Wrong FCE kernel used", ((engine->kernel_ptr == XMC_FCE_CRC32
 221:../Libraries/XMCLib/src/xmc_fce.c ****              (engine->kernel_ptr == XMC_FCE_CRC32_1)));
 222:../Libraries/XMCLib/src/xmc_fce.c ****   XMC_ASSERT("XMC_FCE_CalculateCRC32: Length field is empty", (length != 0));
 223:../Libraries/XMCLib/src/xmc_fce.c ****   XMC_ASSERT("XMC_FCE_CalculateCRC32: Length is not aligned", ((length & 0x3U) == 0));
 224:../Libraries/XMCLib/src/xmc_fce.c **** 
 225:../Libraries/XMCLib/src/xmc_fce.c ****   /* Check length is a multiple of 4 */
 226:../Libraries/XMCLib/src/xmc_fce.c ****   if ((length == 0) || ((length & 0x3U) != 0U))
 486              	 .loc 1 226 0
 487 0012 7B68     	 ldr r3,[r7,#4]
 488 0014 002B     	 cmp r3,#0
 489 0016 04D0     	 beq .L31
 490              	 .loc 1 226 0 is_stmt 0 discriminator 1
 491 0018 7B68     	 ldr r3,[r7,#4]
 492 001a 03F00303 	 and r3,r3,#3
 493 001e 002B     	 cmp r3,#0
 494 0020 02D0     	 beq .L32
 495              	.L31:
 227:../Libraries/XMCLib/src/xmc_fce.c ****   {
 228:../Libraries/XMCLib/src/xmc_fce.c ****     status = XMC_FCE_STATUS_ERROR;
 496              	 .loc 1 228 0 is_stmt 1
 497 0022 0223     	 movs r3,#2
 498 0024 FB75     	 strb r3,[r7,#23]
 499 0026 13E0     	 b .L33
 500              	.L32:
 229:../Libraries/XMCLib/src/xmc_fce.c ****   }
 230:../Libraries/XMCLib/src/xmc_fce.c ****   else
 231:../Libraries/XMCLib/src/xmc_fce.c ****   {
 232:../Libraries/XMCLib/src/xmc_fce.c ****     while (0UL != length)
 501              	 .loc 1 232 0
 502 0028 0AE0     	 b .L34
 503              	.L35:
 233:../Libraries/XMCLib/src/xmc_fce.c ****     {
 234:../Libraries/XMCLib/src/xmc_fce.c ****       engine->kernel_ptr->IR = *data;
 504              	 .loc 1 234 0
 505 002a FB68     	 ldr r3,[r7,#12]
 506 002c 1B68     	 ldr r3,[r3]
 507 002e BA68     	 ldr r2,[r7,#8]
 508 0030 1268     	 ldr r2,[r2]
 509 0032 1A60     	 str r2,[r3]
 235:../Libraries/XMCLib/src/xmc_fce.c ****       data++;
 510              	 .loc 1 235 0
 511 0034 BB68     	 ldr r3,[r7,#8]
 512 0036 0433     	 adds r3,r3,#4
 513 0038 BB60     	 str r3,[r7,#8]
 236:../Libraries/XMCLib/src/xmc_fce.c ****       length -= 4U;
 514              	 .loc 1 236 0
 515 003a 7B68     	 ldr r3,[r7,#4]
 516 003c 043B     	 subs r3,r3,#4
 517 003e 7B60     	 str r3,[r7,#4]
 518              	.L34:
 232:../Libraries/XMCLib/src/xmc_fce.c ****     {
 519              	 .loc 1 232 0
 520 0040 7B68     	 ldr r3,[r7,#4]
 521 0042 002B     	 cmp r3,#0
 522 0044 F1D1     	 bne .L35
 237:../Libraries/XMCLib/src/xmc_fce.c ****     }
 238:../Libraries/XMCLib/src/xmc_fce.c **** 
 239:../Libraries/XMCLib/src/xmc_fce.c ****     *result = engine->kernel_ptr->CRC;
 523              	 .loc 1 239 0
 524 0046 FB68     	 ldr r3,[r7,#12]
 525 0048 1B68     	 ldr r3,[r3]
 526 004a 9A69     	 ldr r2,[r3,#24]
 527 004c 3B68     	 ldr r3,[r7]
 528 004e 1A60     	 str r2,[r3]
 529              	.L33:
 240:../Libraries/XMCLib/src/xmc_fce.c ****   }
 241:../Libraries/XMCLib/src/xmc_fce.c **** 
 242:../Libraries/XMCLib/src/xmc_fce.c ****   return status;
 530              	 .loc 1 242 0
 531 0050 FB7D     	 ldrb r3,[r7,#23]
 243:../Libraries/XMCLib/src/xmc_fce.c **** }
 532              	 .loc 1 243 0
 533 0052 1846     	 mov r0,r3
 534 0054 1C37     	 adds r7,r7,#28
 535              	.LCFI31:
 536              	 .cfi_def_cfa_offset 4
 537 0056 BD46     	 mov sp,r7
 538              	.LCFI32:
 539              	 .cfi_def_cfa_register 13
 540              	 
 541 0058 5DF8047B 	 ldr r7,[sp],#4
 542              	.LCFI33:
 543              	 .cfi_restore 7
 544              	 .cfi_def_cfa_offset 0
 545 005c 7047     	 bx lr
 546              	 .cfi_endproc
 547              	.LFE196:
 549 005e 00BF     	 .section .text.XMC_FCE_CalculateCRC32Ex,"ax",%progbits
 550              	 .align 2
 551              	 .global XMC_FCE_CalculateCRC32Ex
 552              	 .thumb
 553              	 .thumb_func
 555              	XMC_FCE_CalculateCRC32Ex:
 556              	.LFB197:
 244:../Libraries/XMCLib/src/xmc_fce.c **** 
 245:../Libraries/XMCLib/src/xmc_fce.c **** /* Calculate and return the IEEE 802.3 Ethernet CRC32 checksum */
 246:../Libraries/XMCLib/src/xmc_fce.c **** XMC_FCE_STATUS_t XMC_FCE_CalculateCRC32Ex(const XMC_FCE_t *const engine,
 247:../Libraries/XMCLib/src/xmc_fce.c ****     const uint8_t *data,
 248:../Libraries/XMCLib/src/xmc_fce.c ****     uint32_t length,
 249:../Libraries/XMCLib/src/xmc_fce.c ****     uint32_t *const result)
 250:../Libraries/XMCLib/src/xmc_fce.c **** {
 557              	 .loc 1 250 0
 558              	 .cfi_startproc
 559              	 
 560              	 
 561              	 
 562 0000 80B4     	 push {r7}
 563              	.LCFI34:
 564              	 .cfi_def_cfa_offset 4
 565              	 .cfi_offset 7,-4
 566 0002 89B0     	 sub sp,sp,#36
 567              	.LCFI35:
 568              	 .cfi_def_cfa_offset 40
 569 0004 00AF     	 add r7,sp,#0
 570              	.LCFI36:
 571              	 .cfi_def_cfa_register 7
 572 0006 F860     	 str r0,[r7,#12]
 573 0008 B960     	 str r1,[r7,#8]
 574 000a 7A60     	 str r2,[r7,#4]
 575 000c 3B60     	 str r3,[r7]
 251:../Libraries/XMCLib/src/xmc_fce.c ****   XMC_FCE_STATUS_t status = XMC_FCE_STATUS_OK;
 576              	 .loc 1 251 0
 577 000e 0023     	 movs r3,#0
 578 0010 FB77     	 strb r3,[r7,#31]
 252:../Libraries/XMCLib/src/xmc_fce.c **** 
 253:../Libraries/XMCLib/src/xmc_fce.c ****   XMC_ASSERT("XMC_FCE_CalculateCRC32: Wrong FCE kernel used", ((engine->kernel_ptr == XMC_FCE_CRC32
 254:../Libraries/XMCLib/src/xmc_fce.c ****              (engine->kernel_ptr == XMC_FCE_CRC32_1)));
 255:../Libraries/XMCLib/src/xmc_fce.c ****   XMC_ASSERT("XMC_FCE_CalculateCRC32: Length field is empty", (length != 0));
 256:../Libraries/XMCLib/src/xmc_fce.c ****   XMC_ASSERT("XMC_FCE_CalculateCRC32: Length is not aligned", ((length & 0x3U) == 0));
 257:../Libraries/XMCLib/src/xmc_fce.c **** 
 258:../Libraries/XMCLib/src/xmc_fce.c ****   /* Check length is a multiple of 4 */
 259:../Libraries/XMCLib/src/xmc_fce.c ****   if ((length == 0) || ((length & 0x3U) != 0U))
 579              	 .loc 1 259 0
 580 0012 7B68     	 ldr r3,[r7,#4]
 581 0014 002B     	 cmp r3,#0
 582 0016 04D0     	 beq .L38
 583              	 .loc 1 259 0 is_stmt 0 discriminator 1
 584 0018 7B68     	 ldr r3,[r7,#4]
 585 001a 03F00303 	 and r3,r3,#3
 586 001e 002B     	 cmp r3,#0
 587 0020 02D0     	 beq .L39
 588              	.L38:
 260:../Libraries/XMCLib/src/xmc_fce.c ****   {
 261:../Libraries/XMCLib/src/xmc_fce.c ****     status = XMC_FCE_STATUS_ERROR;
 589              	 .loc 1 261 0 is_stmt 1
 590 0022 0223     	 movs r3,#2
 591 0024 FB77     	 strb r3,[r7,#31]
 592 0026 18E0     	 b .L40
 593              	.L39:
 594              	.LBB11:
 262:../Libraries/XMCLib/src/xmc_fce.c ****   }
 263:../Libraries/XMCLib/src/xmc_fce.c ****   else
 264:../Libraries/XMCLib/src/xmc_fce.c ****   {
 265:../Libraries/XMCLib/src/xmc_fce.c ****     const uint32_t *p = (const uint32_t *)data;
 595              	 .loc 1 265 0
 596 0028 BB68     	 ldr r3,[r7,#8]
 597 002a BB61     	 str r3,[r7,#24]
 266:../Libraries/XMCLib/src/xmc_fce.c ****     while (0UL != length)
 598              	 .loc 1 266 0
 599 002c 0DE0     	 b .L41
 600              	.L43:
 267:../Libraries/XMCLib/src/xmc_fce.c ****     {
 268:../Libraries/XMCLib/src/xmc_fce.c ****       engine->kernel_ptr->IR = __REV(*p);
 601              	 .loc 1 268 0
 602 002e FB68     	 ldr r3,[r7,#12]
 603 0030 1B68     	 ldr r3,[r3]
 604 0032 BA69     	 ldr r2,[r7,#24]
 605 0034 1268     	 ldr r2,[r2]
 606 0036 7A61     	 str r2,[r7,#20]
 607              	.LBB12:
 608              	.LBB13:
 970:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 609              	 .loc 2 970 0
 610 0038 7A69     	 ldr r2,[r7,#20]
 611 003a 12BA     	 rev r2,r2
 612              	.LBE13:
 613              	.LBE12:
 614              	 .loc 1 268 0
 615 003c 1A60     	 str r2,[r3]
 269:../Libraries/XMCLib/src/xmc_fce.c ****       ++p;
 616              	 .loc 1 269 0
 617 003e BB69     	 ldr r3,[r7,#24]
 618 0040 0433     	 adds r3,r3,#4
 619 0042 BB61     	 str r3,[r7,#24]
 270:../Libraries/XMCLib/src/xmc_fce.c ****       length -= 4U;
 620              	 .loc 1 270 0
 621 0044 7B68     	 ldr r3,[r7,#4]
 622 0046 043B     	 subs r3,r3,#4
 623 0048 7B60     	 str r3,[r7,#4]
 624              	.L41:
 266:../Libraries/XMCLib/src/xmc_fce.c ****     {
 625              	 .loc 1 266 0
 626 004a 7B68     	 ldr r3,[r7,#4]
 627 004c 002B     	 cmp r3,#0
 628 004e EED1     	 bne .L43
 271:../Libraries/XMCLib/src/xmc_fce.c ****     }
 272:../Libraries/XMCLib/src/xmc_fce.c **** 
 273:../Libraries/XMCLib/src/xmc_fce.c ****     *result = engine->kernel_ptr->CRC;
 629              	 .loc 1 273 0
 630 0050 FB68     	 ldr r3,[r7,#12]
 631 0052 1B68     	 ldr r3,[r3]
 632 0054 9A69     	 ldr r2,[r3,#24]
 633 0056 3B68     	 ldr r3,[r7]
 634 0058 1A60     	 str r2,[r3]
 635              	.L40:
 636              	.LBE11:
 274:../Libraries/XMCLib/src/xmc_fce.c ****   }
 275:../Libraries/XMCLib/src/xmc_fce.c **** 
 276:../Libraries/XMCLib/src/xmc_fce.c ****   return status;
 637              	 .loc 1 276 0
 638 005a FB7F     	 ldrb r3,[r7,#31]
 277:../Libraries/XMCLib/src/xmc_fce.c **** }
 639              	 .loc 1 277 0
 640 005c 1846     	 mov r0,r3
 641 005e 2437     	 adds r7,r7,#36
 642              	.LCFI37:
 643              	 .cfi_def_cfa_offset 4
 644 0060 BD46     	 mov sp,r7
 645              	.LCFI38:
 646              	 .cfi_def_cfa_register 13
 647              	 
 648 0062 5DF8047B 	 ldr r7,[sp],#4
 649              	.LCFI39:
 650              	 .cfi_restore 7
 651              	 .cfi_def_cfa_offset 0
 652 0066 7047     	 bx lr
 653              	 .cfi_endproc
 654              	.LFE197:
 656              	 .section .text.XMC_FCE_TriggerMismatch,"ax",%progbits
 657              	 .align 2
 658              	 .global XMC_FCE_TriggerMismatch
 659              	 .thumb
 660              	 .thumb_func
 662              	XMC_FCE_TriggerMismatch:
 663              	.LFB198:
 278:../Libraries/XMCLib/src/xmc_fce.c **** 
 279:../Libraries/XMCLib/src/xmc_fce.c **** /* Trigger mismatch in the CRC registers */
 280:../Libraries/XMCLib/src/xmc_fce.c **** void XMC_FCE_TriggerMismatch(const XMC_FCE_t *const engine, XMC_FCE_CTR_TEST_t test)
 281:../Libraries/XMCLib/src/xmc_fce.c **** {
 664              	 .loc 1 281 0
 665              	 .cfi_startproc
 666              	 
 667              	 
 668              	 
 669 0000 80B4     	 push {r7}
 670              	.LCFI40:
 671              	 .cfi_def_cfa_offset 4
 672              	 .cfi_offset 7,-4
 673 0002 83B0     	 sub sp,sp,#12
 674              	.LCFI41:
 675              	 .cfi_def_cfa_offset 16
 676 0004 00AF     	 add r7,sp,#0
 677              	.LCFI42:
 678              	 .cfi_def_cfa_register 7
 679 0006 7860     	 str r0,[r7,#4]
 680 0008 0B46     	 mov r3,r1
 681 000a FB70     	 strb r3,[r7,#3]
 282:../Libraries/XMCLib/src/xmc_fce.c ****   /* Create a 0 to 1 transition and clear to 0 once it is done */
 283:../Libraries/XMCLib/src/xmc_fce.c ****   engine->kernel_ptr->CTR &= ~((uint32_t)test);
 682              	 .loc 1 283 0
 683 000c 7B68     	 ldr r3,[r7,#4]
 684 000e 1B68     	 ldr r3,[r3]
 685 0010 7A68     	 ldr r2,[r7,#4]
 686 0012 1268     	 ldr r2,[r2]
 687 0014 D169     	 ldr r1,[r2,#28]
 688 0016 FA78     	 ldrb r2,[r7,#3]
 689 0018 D243     	 mvns r2,r2
 690 001a 0A40     	 ands r2,r2,r1
 691 001c DA61     	 str r2,[r3,#28]
 284:../Libraries/XMCLib/src/xmc_fce.c ****   engine->kernel_ptr->CTR |= (uint32_t)test;
 692              	 .loc 1 284 0
 693 001e 7B68     	 ldr r3,[r7,#4]
 694 0020 1B68     	 ldr r3,[r3]
 695 0022 7A68     	 ldr r2,[r7,#4]
 696 0024 1268     	 ldr r2,[r2]
 697 0026 D169     	 ldr r1,[r2,#28]
 698 0028 FA78     	 ldrb r2,[r7,#3]
 699 002a 0A43     	 orrs r2,r2,r1
 700 002c DA61     	 str r2,[r3,#28]
 285:../Libraries/XMCLib/src/xmc_fce.c ****   engine->kernel_ptr->CTR &= ~((uint32_t)test);
 701              	 .loc 1 285 0
 702 002e 7B68     	 ldr r3,[r7,#4]
 703 0030 1B68     	 ldr r3,[r3]
 704 0032 7A68     	 ldr r2,[r7,#4]
 705 0034 1268     	 ldr r2,[r2]
 706 0036 D169     	 ldr r1,[r2,#28]
 707 0038 FA78     	 ldrb r2,[r7,#3]
 708 003a D243     	 mvns r2,r2
 709 003c 0A40     	 ands r2,r2,r1
 710 003e DA61     	 str r2,[r3,#28]
 286:../Libraries/XMCLib/src/xmc_fce.c **** }
 711              	 .loc 1 286 0
 712 0040 0C37     	 adds r7,r7,#12
 713              	.LCFI43:
 714              	 .cfi_def_cfa_offset 4
 715 0042 BD46     	 mov sp,r7
 716              	.LCFI44:
 717              	 .cfi_def_cfa_register 13
 718              	 
 719 0044 5DF8047B 	 ldr r7,[sp],#4
 720              	.LCFI45:
 721              	 .cfi_restore 7
 722              	 .cfi_def_cfa_offset 0
 723 0048 7047     	 bx lr
 724              	 .cfi_endproc
 725              	.LFE198:
 727 004a 00BF     	 .section .text.XMC_FCE_LittleEndian16bit,"ax",%progbits
 728              	 .align 2
 729              	 .global XMC_FCE_LittleEndian16bit
 730              	 .thumb
 731              	 .thumb_func
 733              	XMC_FCE_LittleEndian16bit:
 734              	.LFB199:
 287:../Libraries/XMCLib/src/xmc_fce.c **** 
 288:../Libraries/XMCLib/src/xmc_fce.c **** /* Change endianness of 16-bit input buffer */
 289:../Libraries/XMCLib/src/xmc_fce.c **** void XMC_FCE_LittleEndian16bit(uint8_t *inbuffer, uint16_t *outbuffer, uint16_t length)
 290:../Libraries/XMCLib/src/xmc_fce.c **** {
 735              	 .loc 1 290 0
 736              	 .cfi_startproc
 737              	 
 738              	 
 739              	 
 740 0000 80B4     	 push {r7}
 741              	.LCFI46:
 742              	 .cfi_def_cfa_offset 4
 743              	 .cfi_offset 7,-4
 744 0002 87B0     	 sub sp,sp,#28
 745              	.LCFI47:
 746              	 .cfi_def_cfa_offset 32
 747 0004 00AF     	 add r7,sp,#0
 748              	.LCFI48:
 749              	 .cfi_def_cfa_register 7
 750 0006 F860     	 str r0,[r7,#12]
 751 0008 B960     	 str r1,[r7,#8]
 752 000a 1346     	 mov r3,r2
 753 000c FB80     	 strh r3,[r7,#6]
 291:../Libraries/XMCLib/src/xmc_fce.c ****   uint16_t counter = 0U;
 754              	 .loc 1 291 0
 755 000e 0023     	 movs r3,#0
 756 0010 FB82     	 strh r3,[r7,#22]
 292:../Libraries/XMCLib/src/xmc_fce.c ****   uint16_t bytecounter = 0U;
 757              	 .loc 1 292 0
 758 0012 0023     	 movs r3,#0
 759 0014 BB82     	 strh r3,[r7,#20]
 293:../Libraries/XMCLib/src/xmc_fce.c **** 
 294:../Libraries/XMCLib/src/xmc_fce.c ****   if ((length & 0x01U)  == 0)
 760              	 .loc 1 294 0
 761 0016 FB88     	 ldrh r3,[r7,#6]
 762 0018 03F00103 	 and r3,r3,#1
 763 001c 002B     	 cmp r3,#0
 764 001e 3AD1     	 bne .L46
 295:../Libraries/XMCLib/src/xmc_fce.c ****   {
 296:../Libraries/XMCLib/src/xmc_fce.c ****     for (counter = 0U; counter < (length >> 1); counter++)
 765              	 .loc 1 296 0
 766 0020 0023     	 movs r3,#0
 767 0022 FB82     	 strh r3,[r7,#22]
 768 0024 08E0     	 b .L48
 769              	.L49:
 297:../Libraries/XMCLib/src/xmc_fce.c ****     {
 298:../Libraries/XMCLib/src/xmc_fce.c ****       outbuffer[counter] = 0U;
 770              	 .loc 1 298 0 discriminator 3
 771 0026 FB8A     	 ldrh r3,[r7,#22]
 772 0028 5B00     	 lsls r3,r3,#1
 773 002a BA68     	 ldr r2,[r7,#8]
 774 002c 1344     	 add r3,r3,r2
 775 002e 0022     	 movs r2,#0
 776 0030 1A80     	 strh r2,[r3]
 296:../Libraries/XMCLib/src/xmc_fce.c ****     {
 777              	 .loc 1 296 0 discriminator 3
 778 0032 FB8A     	 ldrh r3,[r7,#22]
 779 0034 0133     	 adds r3,r3,#1
 780 0036 FB82     	 strh r3,[r7,#22]
 781              	.L48:
 296:../Libraries/XMCLib/src/xmc_fce.c ****     {
 782              	 .loc 1 296 0 is_stmt 0 discriminator 1
 783 0038 FB88     	 ldrh r3,[r7,#6]
 784 003a 5B08     	 lsrs r3,r3,#1
 785 003c 9BB2     	 uxth r3,r3
 786 003e FA8A     	 ldrh r2,[r7,#22]
 787 0040 9A42     	 cmp r2,r3
 788 0042 F0D3     	 bcc .L49
 299:../Libraries/XMCLib/src/xmc_fce.c ****     }
 300:../Libraries/XMCLib/src/xmc_fce.c **** 
 301:../Libraries/XMCLib/src/xmc_fce.c ****     outbuffer[counter] = 0U;
 789              	 .loc 1 301 0 is_stmt 1
 790 0044 FB8A     	 ldrh r3,[r7,#22]
 791 0046 5B00     	 lsls r3,r3,#1
 792 0048 BA68     	 ldr r2,[r7,#8]
 793 004a 1344     	 add r3,r3,r2
 794 004c 0022     	 movs r2,#0
 795 004e 1A80     	 strh r2,[r3]
 302:../Libraries/XMCLib/src/xmc_fce.c ****     counter = 0U;
 796              	 .loc 1 302 0
 797 0050 0023     	 movs r3,#0
 798 0052 FB82     	 strh r3,[r7,#22]
 303:../Libraries/XMCLib/src/xmc_fce.c **** 
 304:../Libraries/XMCLib/src/xmc_fce.c ****     while (length)
 799              	 .loc 1 304 0
 800 0054 1CE0     	 b .L50
 801              	.L51:
 305:../Libraries/XMCLib/src/xmc_fce.c ****     {
 306:../Libraries/XMCLib/src/xmc_fce.c ****       outbuffer[counter] = ((uint16_t)((uint16_t)inbuffer[bytecounter] << 8U) |
 802              	 .loc 1 306 0
 803 0056 FB8A     	 ldrh r3,[r7,#22]
 804 0058 5B00     	 lsls r3,r3,#1
 805 005a BA68     	 ldr r2,[r7,#8]
 806 005c 1344     	 add r3,r3,r2
 807 005e BA8A     	 ldrh r2,[r7,#20]
 808 0060 F968     	 ldr r1,[r7,#12]
 809 0062 0A44     	 add r2,r2,r1
 810 0064 1278     	 ldrb r2,[r2]
 811 0066 92B2     	 uxth r2,r2
 812 0068 1202     	 lsls r2,r2,#8
 813 006a 91B2     	 uxth r1,r2
 307:../Libraries/XMCLib/src/xmc_fce.c ****                             (inbuffer[bytecounter + 1U]));
 814              	 .loc 1 307 0
 815 006c BA8A     	 ldrh r2,[r7,#20]
 816 006e 0132     	 adds r2,r2,#1
 817 0070 F868     	 ldr r0,[r7,#12]
 818 0072 0244     	 add r2,r2,r0
 819 0074 1278     	 ldrb r2,[r2]
 306:../Libraries/XMCLib/src/xmc_fce.c ****                             (inbuffer[bytecounter + 1U]));
 820              	 .loc 1 306 0
 821 0076 92B2     	 uxth r2,r2
 822 0078 0A43     	 orrs r2,r2,r1
 823 007a 92B2     	 uxth r2,r2
 824 007c 1A80     	 strh r2,[r3]
 308:../Libraries/XMCLib/src/xmc_fce.c ****       counter += 1U;
 825              	 .loc 1 308 0
 826 007e FB8A     	 ldrh r3,[r7,#22]
 827 0080 0133     	 adds r3,r3,#1
 828 0082 FB82     	 strh r3,[r7,#22]
 309:../Libraries/XMCLib/src/xmc_fce.c ****       bytecounter += 2U;
 829              	 .loc 1 309 0
 830 0084 BB8A     	 ldrh r3,[r7,#20]
 831 0086 0233     	 adds r3,r3,#2
 832 0088 BB82     	 strh r3,[r7,#20]
 310:../Libraries/XMCLib/src/xmc_fce.c ****       length -= 2U;
 833              	 .loc 1 310 0
 834 008a FB88     	 ldrh r3,[r7,#6]
 835 008c 023B     	 subs r3,r3,#2
 836 008e FB80     	 strh r3,[r7,#6]
 837              	.L50:
 304:../Libraries/XMCLib/src/xmc_fce.c ****     {
 838              	 .loc 1 304 0
 839 0090 FB88     	 ldrh r3,[r7,#6]
 840 0092 002B     	 cmp r3,#0
 841 0094 DFD1     	 bne .L51
 842              	.L46:
 311:../Libraries/XMCLib/src/xmc_fce.c ****     }
 312:../Libraries/XMCLib/src/xmc_fce.c ****   }
 313:../Libraries/XMCLib/src/xmc_fce.c **** }
 843              	 .loc 1 313 0
 844 0096 1C37     	 adds r7,r7,#28
 845              	.LCFI49:
 846              	 .cfi_def_cfa_offset 4
 847 0098 BD46     	 mov sp,r7
 848              	.LCFI50:
 849              	 .cfi_def_cfa_register 13
 850              	 
 851 009a 5DF8047B 	 ldr r7,[sp],#4
 852              	.LCFI51:
 853              	 .cfi_restore 7
 854              	 .cfi_def_cfa_offset 0
 855 009e 7047     	 bx lr
 856              	 .cfi_endproc
 857              	.LFE199:
 859              	 .section .text.XMC_FCE_LittleEndian32bit,"ax",%progbits
 860              	 .align 2
 861              	 .global XMC_FCE_LittleEndian32bit
 862              	 .thumb
 863              	 .thumb_func
 865              	XMC_FCE_LittleEndian32bit:
 866              	.LFB200:
 314:../Libraries/XMCLib/src/xmc_fce.c **** 
 315:../Libraries/XMCLib/src/xmc_fce.c **** /* Change endianness of 32-bit input buffer */
 316:../Libraries/XMCLib/src/xmc_fce.c **** void XMC_FCE_LittleEndian32bit(uint8_t *inbuffer, uint32_t *outbuffer, uint16_t length)
 317:../Libraries/XMCLib/src/xmc_fce.c **** {
 867              	 .loc 1 317 0
 868              	 .cfi_startproc
 869              	 
 870              	 
 871              	 
 872 0000 80B4     	 push {r7}
 873              	.LCFI52:
 874              	 .cfi_def_cfa_offset 4
 875              	 .cfi_offset 7,-4
 876 0002 87B0     	 sub sp,sp,#28
 877              	.LCFI53:
 878              	 .cfi_def_cfa_offset 32
 879 0004 00AF     	 add r7,sp,#0
 880              	.LCFI54:
 881              	 .cfi_def_cfa_register 7
 882 0006 F860     	 str r0,[r7,#12]
 883 0008 B960     	 str r1,[r7,#8]
 884 000a 1346     	 mov r3,r2
 885 000c FB80     	 strh r3,[r7,#6]
 318:../Libraries/XMCLib/src/xmc_fce.c ****   uint16_t counter = 0U;
 886              	 .loc 1 318 0
 887 000e 0023     	 movs r3,#0
 888 0010 FB82     	 strh r3,[r7,#22]
 319:../Libraries/XMCLib/src/xmc_fce.c ****   uint16_t bytecounter = 0U;
 889              	 .loc 1 319 0
 890 0012 0023     	 movs r3,#0
 891 0014 BB82     	 strh r3,[r7,#20]
 320:../Libraries/XMCLib/src/xmc_fce.c **** 
 321:../Libraries/XMCLib/src/xmc_fce.c ****   if ((length & 0x03U) == 0)
 892              	 .loc 1 321 0
 893 0016 FB88     	 ldrh r3,[r7,#6]
 894 0018 03F00303 	 and r3,r3,#3
 895 001c 002B     	 cmp r3,#0
 896 001e 44D1     	 bne .L52
 322:../Libraries/XMCLib/src/xmc_fce.c ****   {
 323:../Libraries/XMCLib/src/xmc_fce.c ****     for (counter = 0U; counter < (length >> 2U); counter++)
 897              	 .loc 1 323 0
 898 0020 0023     	 movs r3,#0
 899 0022 FB82     	 strh r3,[r7,#22]
 900 0024 08E0     	 b .L54
 901              	.L55:
 324:../Libraries/XMCLib/src/xmc_fce.c ****     {
 325:../Libraries/XMCLib/src/xmc_fce.c ****       outbuffer[counter] = 0U;
 902              	 .loc 1 325 0 discriminator 3
 903 0026 FB8A     	 ldrh r3,[r7,#22]
 904 0028 9B00     	 lsls r3,r3,#2
 905 002a BA68     	 ldr r2,[r7,#8]
 906 002c 1344     	 add r3,r3,r2
 907 002e 0022     	 movs r2,#0
 908 0030 1A60     	 str r2,[r3]
 323:../Libraries/XMCLib/src/xmc_fce.c ****     {
 909              	 .loc 1 323 0 discriminator 3
 910 0032 FB8A     	 ldrh r3,[r7,#22]
 911 0034 0133     	 adds r3,r3,#1
 912 0036 FB82     	 strh r3,[r7,#22]
 913              	.L54:
 323:../Libraries/XMCLib/src/xmc_fce.c ****     {
 914              	 .loc 1 323 0 is_stmt 0 discriminator 1
 915 0038 FB88     	 ldrh r3,[r7,#6]
 916 003a 9B08     	 lsrs r3,r3,#2
 917 003c 9BB2     	 uxth r3,r3
 918 003e FA8A     	 ldrh r2,[r7,#22]
 919 0040 9A42     	 cmp r2,r3
 920 0042 F0D3     	 bcc .L55
 326:../Libraries/XMCLib/src/xmc_fce.c ****     }
 327:../Libraries/XMCLib/src/xmc_fce.c **** 
 328:../Libraries/XMCLib/src/xmc_fce.c ****     outbuffer[counter] = 0U;
 921              	 .loc 1 328 0 is_stmt 1
 922 0044 FB8A     	 ldrh r3,[r7,#22]
 923 0046 9B00     	 lsls r3,r3,#2
 924 0048 BA68     	 ldr r2,[r7,#8]
 925 004a 1344     	 add r3,r3,r2
 926 004c 0022     	 movs r2,#0
 927 004e 1A60     	 str r2,[r3]
 329:../Libraries/XMCLib/src/xmc_fce.c ****     counter = 0U;
 928              	 .loc 1 329 0
 929 0050 0023     	 movs r3,#0
 930 0052 FB82     	 strh r3,[r7,#22]
 330:../Libraries/XMCLib/src/xmc_fce.c **** 
 331:../Libraries/XMCLib/src/xmc_fce.c ****     while (length)
 931              	 .loc 1 331 0
 932 0054 26E0     	 b .L56
 933              	.L57:
 332:../Libraries/XMCLib/src/xmc_fce.c ****     {
 333:../Libraries/XMCLib/src/xmc_fce.c ****       outbuffer[counter] = ((uint32_t)inbuffer[bytecounter]      << 24U) |
 934              	 .loc 1 333 0
 935 0056 FB8A     	 ldrh r3,[r7,#22]
 936 0058 9B00     	 lsls r3,r3,#2
 937 005a BA68     	 ldr r2,[r7,#8]
 938 005c 1344     	 add r3,r3,r2
 939 005e BA8A     	 ldrh r2,[r7,#20]
 940 0060 F968     	 ldr r1,[r7,#12]
 941 0062 0A44     	 add r2,r2,r1
 942 0064 1278     	 ldrb r2,[r2]
 943 0066 1106     	 lsls r1,r2,#24
 334:../Libraries/XMCLib/src/xmc_fce.c ****                            ((uint32_t)inbuffer[bytecounter + 1U] << 16U) |
 944              	 .loc 1 334 0
 945 0068 BA8A     	 ldrh r2,[r7,#20]
 946 006a 0132     	 adds r2,r2,#1
 947 006c F868     	 ldr r0,[r7,#12]
 948 006e 0244     	 add r2,r2,r0
 949 0070 1278     	 ldrb r2,[r2]
 950 0072 1204     	 lsls r2,r2,#16
 333:../Libraries/XMCLib/src/xmc_fce.c ****                            ((uint32_t)inbuffer[bytecounter + 1U] << 16U) |
 951              	 .loc 1 333 0
 952 0074 1143     	 orrs r1,r1,r2
 335:../Libraries/XMCLib/src/xmc_fce.c ****                            ((uint32_t)inbuffer[bytecounter + 2U] <<  8U) |
 953              	 .loc 1 335 0
 954 0076 BA8A     	 ldrh r2,[r7,#20]
 955 0078 0232     	 adds r2,r2,#2
 956 007a F868     	 ldr r0,[r7,#12]
 957 007c 0244     	 add r2,r2,r0
 958 007e 1278     	 ldrb r2,[r2]
 959 0080 1202     	 lsls r2,r2,#8
 334:../Libraries/XMCLib/src/xmc_fce.c ****                            ((uint32_t)inbuffer[bytecounter + 1U] << 16U) |
 960              	 .loc 1 334 0
 961 0082 0A43     	 orrs r2,r2,r1
 336:../Libraries/XMCLib/src/xmc_fce.c ****                            (inbuffer[bytecounter + 3U]);
 962              	 .loc 1 336 0
 963 0084 B98A     	 ldrh r1,[r7,#20]
 964 0086 0331     	 adds r1,r1,#3
 965 0088 F868     	 ldr r0,[r7,#12]
 966 008a 0144     	 add r1,r1,r0
 967 008c 0978     	 ldrb r1,[r1]
 335:../Libraries/XMCLib/src/xmc_fce.c ****                            ((uint32_t)inbuffer[bytecounter + 2U] <<  8U) |
 968              	 .loc 1 335 0
 969 008e 0A43     	 orrs r2,r2,r1
 333:../Libraries/XMCLib/src/xmc_fce.c ****                            ((uint32_t)inbuffer[bytecounter + 1U] << 16U) |
 970              	 .loc 1 333 0
 971 0090 1A60     	 str r2,[r3]
 337:../Libraries/XMCLib/src/xmc_fce.c ****       counter += 1U;
 972              	 .loc 1 337 0
 973 0092 FB8A     	 ldrh r3,[r7,#22]
 974 0094 0133     	 adds r3,r3,#1
 975 0096 FB82     	 strh r3,[r7,#22]
 338:../Libraries/XMCLib/src/xmc_fce.c ****       bytecounter += 4U;
 976              	 .loc 1 338 0
 977 0098 BB8A     	 ldrh r3,[r7,#20]
 978 009a 0433     	 adds r3,r3,#4
 979 009c BB82     	 strh r3,[r7,#20]
 339:../Libraries/XMCLib/src/xmc_fce.c ****       length -= 4U;
 980              	 .loc 1 339 0
 981 009e FB88     	 ldrh r3,[r7,#6]
 982 00a0 043B     	 subs r3,r3,#4
 983 00a2 FB80     	 strh r3,[r7,#6]
 984              	.L56:
 331:../Libraries/XMCLib/src/xmc_fce.c ****     {
 985              	 .loc 1 331 0
 986 00a4 FB88     	 ldrh r3,[r7,#6]
 987 00a6 002B     	 cmp r3,#0
 988 00a8 D5D1     	 bne .L57
 989              	.L52:
 340:../Libraries/XMCLib/src/xmc_fce.c ****     }
 341:../Libraries/XMCLib/src/xmc_fce.c ****   }
 342:../Libraries/XMCLib/src/xmc_fce.c **** }
 990              	 .loc 1 342 0
 991 00aa 1C37     	 adds r7,r7,#28
 992              	.LCFI55:
 993              	 .cfi_def_cfa_offset 4
 994 00ac BD46     	 mov sp,r7
 995              	.LCFI56:
 996              	 .cfi_def_cfa_register 13
 997              	 
 998 00ae 5DF8047B 	 ldr r7,[sp],#4
 999              	.LCFI57:
 1000              	 .cfi_restore 7
 1001              	 .cfi_def_cfa_offset 0
 1002 00b2 7047     	 bx lr
 1003              	 .cfi_endproc
 1004              	.LFE200:
 1006              	 .text
 1007              	.Letext0:
 1008              	 .file 3 "d:\\programs\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 1009              	 .file 4 "d:\\programs\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 1010              	 .file 5 "D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Infineon/XMC4800_series/Include/XMC4800.h"
 1011              	 .file 6 "D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc/xmc_fce.h"
 1012              	 .file 7 "D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc/xmc4_scu.h"
 1013              	 .file 8 "D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include/core_cm4.h"
 1014              	 .file 9 "D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Infineon/XMC4800_series/Include/system_XMC4800.h"
DEFINED SYMBOLS
                            *ABS*:00000000 xmc_fce.c
    {standard input}:20     .text.XMC_FCE_Init:00000000 $t
    {standard input}:25     .text.XMC_FCE_Init:00000000 XMC_FCE_Init
    {standard input}:76     .text.XMC_FCE_Disable:00000000 $t
    {standard input}:81     .text.XMC_FCE_Disable:00000000 XMC_FCE_Disable
    {standard input}:112    .text.XMC_FCE_Disable:00000020 $d
    {standard input}:118    .text.XMC_FCE_Enable:00000000 $t
    {standard input}:123    .text.XMC_FCE_Enable:00000000 XMC_FCE_Enable
    {standard input}:154    .text.XMC_FCE_Enable:00000020 $d
    {standard input}:160    .text.XMC_FCE_CalculateCRC8:00000000 $t
    {standard input}:165    .text.XMC_FCE_CalculateCRC8:00000000 XMC_FCE_CalculateCRC8
    {standard input}:248    .text.XMC_FCE_CalculateCRC16:00000000 $t
    {standard input}:253    .text.XMC_FCE_CalculateCRC16:00000000 XMC_FCE_CalculateCRC16
    {standard input}:342    .text.XMC_FCE_CalculateCRC16Ex:00000000 $t
    {standard input}:347    .text.XMC_FCE_CalculateCRC16Ex:00000000 XMC_FCE_CalculateCRC16Ex
    {standard input}:457    .text.XMC_FCE_CalculateCRC32:00000000 $t
    {standard input}:462    .text.XMC_FCE_CalculateCRC32:00000000 XMC_FCE_CalculateCRC32
    {standard input}:550    .text.XMC_FCE_CalculateCRC32Ex:00000000 $t
    {standard input}:555    .text.XMC_FCE_CalculateCRC32Ex:00000000 XMC_FCE_CalculateCRC32Ex
    {standard input}:657    .text.XMC_FCE_TriggerMismatch:00000000 $t
    {standard input}:662    .text.XMC_FCE_TriggerMismatch:00000000 XMC_FCE_TriggerMismatch
    {standard input}:728    .text.XMC_FCE_LittleEndian16bit:00000000 $t
    {standard input}:733    .text.XMC_FCE_LittleEndian16bit:00000000 XMC_FCE_LittleEndian16bit
    {standard input}:860    .text.XMC_FCE_LittleEndian32bit:00000000 $t
    {standard input}:865    .text.XMC_FCE_LittleEndian32bit:00000000 XMC_FCE_LittleEndian32bit
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
XMC_SCU_RESET_AssertPeripheralReset
XMC_SCU_CLOCK_GatePeripheralClock
XMC_SCU_CLOCK_UngatePeripheralClock
XMC_SCU_RESET_DeassertPeripheralReset
