
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.50
 Yosys 0.18+10 (git sha1 7a7a25778, gcc 9.1.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Tue May 31 17:39:28 2022.

yosys> verilog_defaults -add -I.

yosys> read -vhdl b10.vhd

yosys> verific -vhdl b10.vhd

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Tue May 31 17:39:28 2022.
VERIFIC-INFO [VHDL-1504] default VHDL library search path is now "/home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/share/yosys/verific/vhdl_vdbs_2008"
VERIFIC-COMMENT [VHDL-1481] Analyzing VHDL file 'b10.vhd'
VERIFIC-COMMENT [VHDL-1493] Restoring VHDL unit 'std.standard' from file '/home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/share/yosys/verific/vhdl_vdbs_2008/std/standard.vdb'
VERIFIC-INFO [VHDL-1012] b10.vhd:1: analyzing entity 'b10'
VERIFIC-INFO [VHDL-1010] b10.vhd:19: analyzing architecture 'behav'

yosys> synth_rs -top b10 -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.59

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v

3.1. Executing Verilog-2005 frontend: /home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_sim'.
Generating RTLIL representation for module `\dsp_t1_20x18x64'.
Generating RTLIL representation for module `\dsp_t1_10x9x32'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top b10

3.3. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VHDL-1067] b10.vhd:1: processing 'b10(BEHAV)'
Importing module b10.

3.3.1. Analyzing design hierarchy..
Top module:  \b10

3.3.2. Analyzing design hierarchy..
Top module:  \b10
Removed 0 unused modules.

yosys> proc

3.4. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.4.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.4.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.4.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module b10.
<suppressed ~13 debug messages>

yosys> bmuxmap

3.5. Executing BMUXMAP pass.

yosys> demuxmap

3.6. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> flatten

3.7. Executing FLATTEN pass (flatten design).

yosys> bmuxmap

3.8. Executing BMUXMAP pass.

yosys> demuxmap

3.9. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> tribuf -logic

3.10. Executing TRIBUF pass.

yosys> deminout

3.11. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module b10.
<suppressed ~59 debug messages>

yosys> opt_clean

3.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b10..
Removed 3 unused cells and 32 unused wires.
<suppressed ~18 debug messages>

yosys> check

3.14. Executing CHECK pass (checking for obvious problems).
Checking module b10...
Found and reported 0 problems.

yosys> opt -nodffe -nosdff

3.15. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module b10.

yosys> opt_merge -nomux

3.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b10'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $verific$mux_95$b10.vhd:156$160: \stato -> 4'1001
      Replacing known input bits on port A of cell $verific$mux_79$b10.vhd:139$154: \stato -> 4'0110
      Replacing known input bits on port B of cell $verific$mux_68$b10.vhd:131$144: \stato -> 4'0101
      Replacing known input bits on port A of cell $verific$mux_64$b10.vhd:127$141: \stato -> 4'0100
      Replacing known input bits on port B of cell $verific$mux_35$b10.vhd:111$119: \stato -> 4'0010
      Replacing known input bits on port A of cell $verific$mux_15$b10.vhd:83$101: \stato -> 4'0001
      Replacing known input bits on port B of cell $verific$i37$b10.vhd:111$120: \key -> 1'1
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

yosys> opt_reduce

3.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b10.
Performed a total of 0 changes.

yosys> opt_merge

3.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b10'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.15.6. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $verific$voto3_reg$b10.vhd:165$179 ($aldff) from module b10.
Changing const-value async load to async reset on $verific$voto2_reg$b10.vhd:165$178 ($aldff) from module b10.
Changing const-value async load to async reset on $verific$voto1_reg$b10.vhd:165$177 ($aldff) from module b10.
Changing const-value async load to async reset on $verific$voto0_reg$b10.vhd:165$176 ($aldff) from module b10.
Changing const-value async load to async reset on $verific$v_out_reg$b10.vhd:165$185 ($aldff) from module b10.
Changing const-value async load to async reset on $verific$stato_reg$b10.vhd:165$175 ($aldff) from module b10.
Changing const-value async load to async reset on $verific$sign_reg$b10.vhd:165$180 ($aldff) from module b10.
Changing const-value async load to async reset on $verific$last_r_reg$b10.vhd:165$182 ($aldff) from module b10.
Changing const-value async load to async reset on $verific$last_g_reg$b10.vhd:165$181 ($aldff) from module b10.
Changing const-value async load to async reset on $verific$cts_reg$b10.vhd:165$183 ($aldff) from module b10.
Changing const-value async load to async reset on $verific$ctr_reg$b10.vhd:165$184 ($aldff) from module b10.

yosys> opt_clean

3.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b10..

yosys> opt_expr

3.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module b10.

3.15.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

yosys> opt_reduce

3.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b10.
Performed a total of 0 changes.

yosys> opt_merge

3.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b10'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.15.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b10..

yosys> opt_expr

3.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module b10.

3.15.16. Finished OPT passes. (There is nothing left to do.)

yosys> fsm -encoding binary

3.16. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.16.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking b10.sign as FSM state register:
    Users of register don't seem to benefit from recoding.

yosys> fsm_extract

3.16.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.16.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.16.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b10..

yosys> fsm_opt

3.16.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.16.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.16.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.16.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt -sat -nosdff

3.17. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module b10.

yosys> opt_merge -nomux

3.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b10'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.17.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

yosys> opt_reduce

3.17.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b10.
Performed a total of 0 changes.

yosys> opt_merge

3.17.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b10'.
Removed a total of 0 cells.

yosys> opt_dff -sat -nosdff

3.17.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $verific$voto3_reg$b10.vhd:165$179 ($adff) from module b10 (D = $auto$bmuxmap.cc:58:execute$337, Q = \voto3).
Adding EN signal on $verific$voto2_reg$b10.vhd:165$178 ($adff) from module b10 (D = $auto$bmuxmap.cc:58:execute$356, Q = \voto2).
Adding EN signal on $verific$voto1_reg$b10.vhd:165$177 ($adff) from module b10 (D = $auto$bmuxmap.cc:58:execute$375, Q = \voto1).
Adding EN signal on $verific$voto0_reg$b10.vhd:165$176 ($adff) from module b10 (D = $auto$bmuxmap.cc:58:execute$394, Q = \voto0).
Adding EN signal on $verific$v_out_reg$b10.vhd:165$185 ($adff) from module b10 (D = $auto$bmuxmap.cc:58:execute$204, Q = \v_out).
Adding EN signal on $verific$stato_reg$b10.vhd:165$175 ($adff) from module b10 (D = $auto$bmuxmap.cc:58:execute$261, Q = \stato).
Adding EN signal on $verific$sign_reg$b10.vhd:165$180 ($adff) from module b10 (D = $auto$bmuxmap.cc:58:execute$280, Q = \sign).
Adding EN signal on $verific$last_r_reg$b10.vhd:165$182 ($adff) from module b10 (D = $auto$bmuxmap.cc:58:execute$223, Q = \last_r).
Adding EN signal on $verific$last_g_reg$b10.vhd:165$181 ($adff) from module b10 (D = $auto$bmuxmap.cc:58:execute$242, Q = \last_g).
Adding EN signal on $verific$cts_reg$b10.vhd:165$183 ($adff) from module b10 (D = $auto$bmuxmap.cc:58:execute$318, Q = \cts).
Adding EN signal on $verific$ctr_reg$b10.vhd:165$184 ($adff) from module b10 (D = $auto$bmuxmap.cc:58:execute$299, Q = \ctr).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$494 ($adffe) from module b10.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$494 ($adffe) from module b10.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$494 ($adffe) from module b10.

yosys> opt_clean

3.17.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b10..

yosys> opt_expr

3.17.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module b10.
<suppressed ~20 debug messages>

3.17.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.17.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

yosys> opt_reduce

3.17.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b10.
Performed a total of 0 changes.

yosys> opt_merge

3.17.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b10'.
<suppressed ~156 debug messages>
Removed a total of 52 cells.

yosys> opt_dff -sat -nosdff

3.17.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.17.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b10..
Removed 0 unused cells and 49 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.17.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module b10.

3.17.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.17.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~15 debug messages>

yosys> opt_reduce

3.17.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b10.
Performed a total of 0 changes.

yosys> opt_merge

3.17.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b10'.
Removed a total of 0 cells.

yosys> opt_dff -sat -nosdff

3.17.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.17.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b10..

yosys> opt_expr

3.17.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module b10.

3.17.23. Finished OPT passes. (There is nothing left to do.)

yosys> wreduce -keepdc

3.18. Executing WREDUCE pass (reducing word size of cells).
Removed top 2 bits (of 7) from port B of cell b10.$auto$opt_dff.cc:195:make_patterns_logic$417 ($ne).
Removed top 2 bits (of 6) from port B of cell b10.$auto$opt_dff.cc:195:make_patterns_logic$398 ($ne).
Removed top 2 bits (of 5) from port B of cell b10.$auto$opt_dff.cc:195:make_patterns_logic$400 ($ne).
Removed top 3 bits (of 5) from port B of cell b10.$auto$opt_dff.cc:195:make_patterns_logic$402 ($ne).
Removed top 1 bits (of 5) from port B of cell b10.$auto$opt_dff.cc:195:make_patterns_logic$404 ($ne).
Removed top 1 bits (of 3) from port B of cell b10.$auto$opt_dff.cc:195:make_patterns_logic$412 ($ne).
Removed top 1 bits (of 4) from port B of cell b10.$auto$opt_dff.cc:195:make_patterns_logic$410 ($ne).
Removed top 2 bits (of 7) from port B of cell b10.$auto$opt_dff.cc:195:make_patterns_logic$438 ($ne).
Removed top 2 bits (of 4) from mux cell b10.$verific$mux_15$b10.vhd:83$101 ($mux).
Removed top 3 bits (of 4) from mux cell b10.$verific$mux_35$b10.vhd:111$119 ($mux).
Removed top 2 bits (of 4) from mux cell b10.$verific$mux_68$b10.vhd:131$144 ($mux).
Removed top 3 bits (of 4) from mux cell b10.$verific$mux_79$b10.vhd:139$154 ($mux).
Removed top 2 bits (of 4) from port B of cell b10.$auto$opt_dff.cc:195:make_patterns_logic$429 ($ne).
Removed top 2 bits (of 4) from mux cell b10.$verific$mux_95$b10.vhd:156$160 ($mux).
Removed top 2 bits (of 6) from port B of cell b10.$auto$opt_dff.cc:195:make_patterns_logic$511 ($ne).
Removed top 1 bits (of 2) from port B of cell b10.$auto$opt_dff.cc:195:make_patterns_logic$506 ($ne).
Removed top 2 bits (of 3) from port B of cell b10.$auto$opt_dff.cc:195:make_patterns_logic$504 ($ne).
Removed top 3 bits (of 4) from port B of cell b10.$auto$opt_dff.cc:195:make_patterns_logic$502 ($ne).
Removed top 4 bits (of 5) from port B of cell b10.$auto$opt_dff.cc:195:make_patterns_logic$496 ($ne).
Removed top 1 bits (of 5) from port B of cell b10.$auto$opt_dff.cc:195:make_patterns_logic$491 ($ne).
Removed top 1 bits (of 4) from mux cell b10.$auto$bmuxmap.cc:60:execute$246 ($mux).
Removed top 1 bits (of 3) from port B of cell b10.$auto$opt_dff.cc:195:make_patterns_logic$482 ($ne).
Removed top 1 bits (of 4) from port B of cell b10.$auto$opt_dff.cc:195:make_patterns_logic$478 ($ne).
Removed top 1 bits (of 5) from port B of cell b10.$auto$opt_dff.cc:195:make_patterns_logic$474 ($ne).
Removed top 1 bits (of 4) from port B of cell b10.$auto$opt_dff.cc:195:make_patterns_logic$547 ($ne).
Removed top 1 bits (of 5) from port B of cell b10.$auto$opt_dff.cc:195:make_patterns_logic$560 ($ne).
Removed top 1 bits (of 4) from port B of cell b10.$auto$opt_dff.cc:195:make_patterns_logic$562 ($ne).
Removed top 12 bits (of 32) from wire b10.$auto$bmuxmap.cc:58:execute$187.
Removed top 8 bits (of 16) from wire b10.$auto$bmuxmap.cc:58:execute$196.
Removed top 4 bits (of 8) from wire b10.$auto$bmuxmap.cc:58:execute$201.
Removed top 3 bits (of 8) from wire b10.$auto$bmuxmap.cc:58:execute$206.
Removed top 2 bits (of 4) from wire b10.$auto$bmuxmap.cc:58:execute$215.
Removed top 1 bits (of 2) from wire b10.$auto$bmuxmap.cc:58:execute$220.
Removed top 3 bits (of 8) from wire b10.$auto$bmuxmap.cc:58:execute$225.
Removed top 2 bits (of 4) from wire b10.$auto$bmuxmap.cc:58:execute$234.
Removed top 1 bits (of 2) from wire b10.$auto$bmuxmap.cc:58:execute$239.
Removed top 8 bits (of 32) from wire b10.$auto$bmuxmap.cc:58:execute$244.
Removed top 4 bits (of 16) from wire b10.$auto$bmuxmap.cc:58:execute$253.
Removed top 16 bits (of 32) from wire b10.$auto$bmuxmap.cc:58:execute$263.
Removed top 4 bits (of 16) from wire b10.$auto$bmuxmap.cc:58:execute$272.
Removed top 3 bits (of 8) from wire b10.$auto$bmuxmap.cc:58:execute$282.
Removed top 2 bits (of 4) from wire b10.$auto$bmuxmap.cc:58:execute$291.
Removed top 3 bits (of 8) from wire b10.$auto$bmuxmap.cc:58:execute$301.
Removed top 1 bits (of 4) from wire b10.$auto$bmuxmap.cc:58:execute$310.
Removed top 3 bits (of 8) from wire b10.$auto$bmuxmap.cc:58:execute$320.
Removed top 1 bits (of 4) from wire b10.$auto$bmuxmap.cc:58:execute$329.
Removed top 3 bits (of 8) from wire b10.$auto$bmuxmap.cc:58:execute$339.
Removed top 1 bits (of 4) from wire b10.$auto$bmuxmap.cc:58:execute$348.
Removed top 3 bits (of 8) from wire b10.$auto$bmuxmap.cc:58:execute$358.
Removed top 1 bits (of 4) from wire b10.$auto$bmuxmap.cc:58:execute$367.
Removed top 2 bits (of 8) from wire b10.$auto$bmuxmap.cc:58:execute$377.
Removed top 1 bits (of 4) from wire b10.$auto$bmuxmap.cc:58:execute$386.
Removed top 2 bits (of 4) from wire b10.$verific$n101$80.
Removed top 2 bits (of 4) from wire b10.$verific$n144$84.
Removed top 2 bits (of 4) from wire b10.$verific$n28$75.
Removed top 1 bits (of 4) from wire b10.$verific$n82$77.

yosys> peepopt

3.19. Executing PEEPOPT pass (run peephole optimizers).

yosys> opt_clean

3.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b10..
Removed 0 unused cells and 28 unused wires.
<suppressed ~1 debug messages>

yosys> bmuxmap

3.21. Executing BMUXMAP pass.

yosys> demuxmap

3.22. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> alumacc

3.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module b10:
  created 0 $alu and 0 $macc cells.

yosys> opt_expr

3.24. Executing OPT_EXPR pass (perform const folding).
Optimizing module b10.

yosys> opt_merge -nomux

3.25. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b10'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.26. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~15 debug messages>

yosys> opt_reduce

3.27. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b10.
Performed a total of 0 changes.

yosys> opt_merge

3.28. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b10'.
Removed a total of 0 cells.

yosys> opt_share

3.29. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe -nosdff

3.30. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.31. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b10..

yosys> opt_expr

3.32. Executing OPT_EXPR pass (perform const folding).
Optimizing module b10.
MAX OPT ITERATION = 1

yosys> stat

3.33. Printing statistics.

=== b10 ===

   Number of wires:                157
   Number of wire bits:            397
   Number of public wires:          21
   Number of public wire bits:      33
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                187
     $adffe                         11
     $and                            8
     $mux                          119
     $ne                            26
     $not                            7
     $reduce_and                    10
     $reduce_bool                    2
     $xor                            4


yosys> memory -nomap

3.34. Executing MEMORY pass.

yosys> opt_mem

3.34.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.34.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.34.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

yosys> memory_bmux2rom

3.34.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.34.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

yosys> opt_clean

3.34.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b10..

yosys> memory_share

3.34.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.34.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.34.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b10..

yosys> memory_collect

3.34.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.35. Printing statistics.

=== b10 ===

   Number of wires:                157
   Number of wire bits:            397
   Number of public wires:          21
   Number of public wire bits:      33
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                187
     $adffe                         11
     $and                            8
     $mux                          119
     $ne                            26
     $not                            7
     $reduce_and                    10
     $reduce_bool                    2
     $xor                            4


yosys> muxpack

3.36. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~103 debug messages>

yosys> opt_clean

3.37. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b10..

yosys> pmuxtree

3.38. Executing PMUXTREE pass.

yosys> muxpack

3.39. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~103 debug messages>

yosys> memory_map

3.40. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

yosys> stat

3.41. Printing statistics.

=== b10 ===

   Number of wires:                157
   Number of wire bits:            397
   Number of public wires:          21
   Number of public wire bits:      33
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                187
     $adffe                         11
     $and                            8
     $mux                          119
     $ne                            26
     $not                            7
     $reduce_and                    10
     $reduce_bool                    2
     $xor                            4


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.42. Executing TECHMAP pass (map to technology primitives).

3.42.1. Executing Verilog-2005 frontend: /home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.42.2. Executing Verilog-2005 frontend: /home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.42.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_bool.
No more expansions possible.
<suppressed ~258 debug messages>

yosys> stat

3.43. Printing statistics.

=== b10 ===

   Number of wires:                279
   Number of wire bits:            662
   Number of public wires:          21
   Number of public wire bits:      33
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                507
     $_AND_                         64
     $_DFFE_PP0P_                   17
     $_MUX_                        206
     $_NOT_                          7
     $_OR_                          93
     $_XOR_                        120


yosys> opt_expr

3.44. Executing OPT_EXPR pass (perform const folding).
Optimizing module b10.
<suppressed ~124 debug messages>

yosys> opt_merge -nomux

3.45. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b10'.
<suppressed ~357 debug messages>
Removed a total of 119 cells.

yosys> opt_muxtree

3.46. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.47. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b10.
Performed a total of 0 changes.

yosys> opt_merge

3.48. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b10'.
Removed a total of 0 cells.

yosys> opt_share

3.49. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe -nosdff

3.50. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.51. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b10..
Removed 4 unused cells and 125 unused wires.
<suppressed ~5 debug messages>

yosys> opt_expr

3.52. Executing OPT_EXPR pass (perform const folding).
Optimizing module b10.

yosys> opt_muxtree

3.53. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.54. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b10.
Performed a total of 0 changes.

yosys> opt_merge

3.55. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b10'.
Removed a total of 0 cells.

yosys> opt_share

3.56. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe -nosdff

3.57. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b10..

yosys> opt_expr

3.59. Executing OPT_EXPR pass (perform const folding).
Optimizing module b10.
MAX OPT ITERATION = 2

yosys> opt -nodffe -fast -full -nosdff

3.60. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.60.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module b10.
<suppressed ~112 debug messages>

yosys> opt_merge

3.60.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b10'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_dff -nodffe -nosdff

3.60.3. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.60.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b10..
Removed 0 unused cells and 46 unused wires.
<suppressed ~1 debug messages>

3.60.5. Finished fast OPT passes.

yosys> techmap -map +/techmap.v

3.61. Executing TECHMAP pass (map to technology primitives).

3.61.1. Executing Verilog-2005 frontend: /home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.61.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

yosys> opt -nodffe -sat -nosdff

3.62. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.62.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module b10.

yosys> opt_merge -nomux

3.62.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b10'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.62.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.62.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b10.
Performed a total of 0 changes.

yosys> opt_merge

3.62.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b10'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -sat -nosdff

3.62.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.62.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b10..

yosys> opt_expr

3.62.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module b10.

3.62.9. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.63. Executing ABC pass (technology mapping using ABC).

3.63.1. Summary of detected clock domains:
  117 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$492, arst=\reset, srst={ }
  8 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$507, arst=\reset, srst={ }
  9 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$573, arst=\reset, srst={ }
  9 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$554, arst=\reset, srst={ }
  14 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$524, arst=\reset, srst={ }
  7 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$434, arst=\reset, srst={ }
  10 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$455, arst=\reset, srst={ }
  11 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$470, arst=\reset, srst={ }
  12 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$485, arst=\reset, srst={ }
  9 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$413, arst=\reset, srst={ }

3.63.2. Extracting gate netlist of module `\b10' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$492, asynchronously reset by \reset
Extracted 117 gates and 140 wires to a netlist network with 21 inputs and 31 outputs.

3.63.2.1. Executing ABC.

3.63.3. Extracting gate netlist of module `\b10' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$507, asynchronously reset by \reset
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 4 outputs.

3.63.3.1. Executing ABC.

3.63.4. Extracting gate netlist of module `\b10' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$573, asynchronously reset by \reset
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 2 outputs.

3.63.4.1. Executing ABC.

3.63.5. Extracting gate netlist of module `\b10' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$554, asynchronously reset by \reset
Extracted 9 gates and 18 wires to a netlist network with 9 inputs and 4 outputs.

3.63.5.1. Executing ABC.

3.63.6. Extracting gate netlist of module `\b10' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$524, asynchronously reset by \reset
Extracted 14 gates and 26 wires to a netlist network with 12 inputs and 4 outputs.

3.63.6.1. Executing ABC.

3.63.7. Extracting gate netlist of module `\b10' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$434, asynchronously reset by \reset
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 5 outputs.

3.63.7.1. Executing ABC.

3.63.8. Extracting gate netlist of module `\b10' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$455, asynchronously reset by \reset
Extracted 10 gates and 19 wires to a netlist network with 9 inputs and 6 outputs.

3.63.8.1. Executing ABC.

3.63.9. Extracting gate netlist of module `\b10' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$470, asynchronously reset by \reset
Extracted 11 gates and 22 wires to a netlist network with 11 inputs and 8 outputs.

3.63.9.1. Executing ABC.

3.63.10. Extracting gate netlist of module `\b10' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$485, asynchronously reset by \reset
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 8 outputs.

3.63.10.1. Executing ABC.

3.63.11. Extracting gate netlist of module `\b10' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$413, asynchronously reset by \reset
Extracted 9 gates and 18 wires to a netlist network with 9 inputs and 5 outputs.

3.63.11.1. Executing ABC.

yosys> abc -dff

3.64. Executing ABC pass (technology mapping using ABC).

3.64.1. Summary of detected clock domains:
  13 cells in clk=\clock, en=$abc$1701$auto$opt_dff.cc:219:make_patterns_logic$434, arst=\reset, srst={ }
  14 cells in clk=\clock, en=$abc$1672$auto$opt_dff.cc:219:make_patterns_logic$554, arst=\reset, srst={ }
  14 cells in clk=\clock, en=$abc$1660$auto$opt_dff.cc:219:make_patterns_logic$573, arst=\reset, srst={ }
  20 cells in clk=\clock, en=$abc$1711$auto$opt_dff.cc:219:make_patterns_logic$455, arst=\reset, srst={ }
  12 cells in clk=\clock, en=$abc$1650$auto$opt_dff.cc:219:make_patterns_logic$507, arst=\reset, srst={ }
  12 cells in clk=\clock, en=$abc$1737$auto$opt_dff.cc:219:make_patterns_logic$485, arst=\reset, srst={ }
  67 cells in clk=\clock, en=$abc$1543$auto$opt_dff.cc:219:make_patterns_logic$492, arst=\reset, srst={ }
  15 cells in clk=\clock, en=$abc$1723$auto$opt_dff.cc:219:make_patterns_logic$470, arst=\reset, srst={ }
  15 cells in clk=\clock, en=$abc$1684$auto$opt_dff.cc:219:make_patterns_logic$524, arst=\reset, srst={ }
  11 cells in clk=\clock, en=$abc$1758$auto$opt_dff.cc:219:make_patterns_logic$413, arst=\reset, srst={ }

3.64.2. Extracting gate netlist of module `\b10' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$1701$auto$opt_dff.cc:219:make_patterns_logic$434, asynchronously reset by \reset
Extracted 13 gates and 25 wires to a netlist network with 12 inputs and 4 outputs.

3.64.2.1. Executing ABC.

3.64.3. Extracting gate netlist of module `\b10' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$1672$auto$opt_dff.cc:219:make_patterns_logic$554, asynchronously reset by \reset
Extracted 14 gates and 23 wires to a netlist network with 9 inputs and 3 outputs.

3.64.3.1. Executing ABC.

3.64.4. Extracting gate netlist of module `\b10' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$1660$auto$opt_dff.cc:219:make_patterns_logic$573, asynchronously reset by \reset
Extracted 14 gates and 27 wires to a netlist network with 13 inputs and 6 outputs.

3.64.4.1. Executing ABC.

3.64.5. Extracting gate netlist of module `\b10' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$1711$auto$opt_dff.cc:219:make_patterns_logic$455, asynchronously reset by \reset
Extracted 20 gates and 35 wires to a netlist network with 15 inputs and 9 outputs.

3.64.5.1. Executing ABC.

3.64.6. Extracting gate netlist of module `\b10' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$1650$auto$opt_dff.cc:219:make_patterns_logic$507, asynchronously reset by \reset
Extracted 12 gates and 21 wires to a netlist network with 9 inputs and 6 outputs.

3.64.6.1. Executing ABC.

3.64.7. Extracting gate netlist of module `\b10' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$1737$auto$opt_dff.cc:219:make_patterns_logic$485, asynchronously reset by \reset
Extracted 12 gates and 24 wires to a netlist network with 12 inputs and 6 outputs.

3.64.7.1. Executing ABC.

3.64.8. Extracting gate netlist of module `\b10' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$1543$auto$opt_dff.cc:219:make_patterns_logic$492, asynchronously reset by \reset
Extracted 67 gates and 77 wires to a netlist network with 10 inputs and 23 outputs.

3.64.8.1. Executing ABC.

3.64.9. Extracting gate netlist of module `\b10' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$1723$auto$opt_dff.cc:219:make_patterns_logic$470, asynchronously reset by \reset
Extracted 15 gates and 29 wires to a netlist network with 14 inputs and 7 outputs.

3.64.9.1. Executing ABC.

3.64.10. Extracting gate netlist of module `\b10' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$1684$auto$opt_dff.cc:219:make_patterns_logic$524, asynchronously reset by \reset
Extracted 15 gates and 27 wires to a netlist network with 12 inputs and 5 outputs.

3.64.10.1. Executing ABC.

3.64.11. Extracting gate netlist of module `\b10' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$1758$auto$opt_dff.cc:219:make_patterns_logic$413, asynchronously reset by \reset
Extracted 11 gates and 21 wires to a netlist network with 10 inputs and 4 outputs.

3.64.11.1. Executing ABC.

yosys> abc -dff

3.65. Executing ABC pass (technology mapping using ABC).

3.65.1. Summary of detected clock domains:
  15 cells in clk=\clock, en=$abc$1954$abc$1684$auto$opt_dff.cc:219:make_patterns_logic$524, arst=\reset, srst={ }
  12 cells in clk=\clock, en=$abc$1770$abc$1701$auto$opt_dff.cc:219:make_patterns_logic$434, arst=\reset, srst={ }
  13 cells in clk=\clock, en=$abc$1784$abc$1672$auto$opt_dff.cc:219:make_patterns_logic$554, arst=\reset, srst={ }
  13 cells in clk=\clock, en=$abc$1798$abc$1660$auto$opt_dff.cc:219:make_patterns_logic$573, arst=\reset, srst={ }
  14 cells in clk=\clock, en=$abc$1815$abc$1711$auto$opt_dff.cc:219:make_patterns_logic$455, arst=\reset, srst={ }
  10 cells in clk=\clock, en=$abc$1836$abc$1650$auto$opt_dff.cc:219:make_patterns_logic$507, arst=\reset, srst={ }
  12 cells in clk=\clock, en=$abc$1850$abc$1737$auto$opt_dff.cc:219:make_patterns_logic$485, arst=\reset, srst={ }
  18 cells in clk=\clock, en=$abc$1938$abc$1723$auto$opt_dff.cc:219:make_patterns_logic$470, arst=\reset, srst={ }
  65 cells in clk=\clock, en=$abc$1870$abc$1543$auto$opt_dff.cc:219:make_patterns_logic$492, arst=\reset, srst={ }
  14 cells in clk=\clock, en=$abc$1972$abc$1758$auto$opt_dff.cc:219:make_patterns_logic$413, arst=\reset, srst={ }

3.65.2. Extracting gate netlist of module `\b10' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$1954$abc$1684$auto$opt_dff.cc:219:make_patterns_logic$524, asynchronously reset by \reset
Extracted 15 gates and 27 wires to a netlist network with 12 inputs and 5 outputs.

3.65.2.1. Executing ABC.

3.65.3. Extracting gate netlist of module `\b10' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$1770$abc$1701$auto$opt_dff.cc:219:make_patterns_logic$434, asynchronously reset by \reset
Extracted 12 gates and 24 wires to a netlist network with 12 inputs and 4 outputs.

3.65.3.1. Executing ABC.

3.65.4. Extracting gate netlist of module `\b10' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$1784$abc$1672$auto$opt_dff.cc:219:make_patterns_logic$554, asynchronously reset by \reset
Extracted 13 gates and 22 wires to a netlist network with 9 inputs and 4 outputs.

3.65.4.1. Executing ABC.

3.65.5. Extracting gate netlist of module `\b10' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$1798$abc$1660$auto$opt_dff.cc:219:make_patterns_logic$573, asynchronously reset by \reset
Extracted 13 gates and 26 wires to a netlist network with 13 inputs and 5 outputs.

3.65.5.1. Executing ABC.

3.65.6. Extracting gate netlist of module `\b10' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$1815$abc$1711$auto$opt_dff.cc:219:make_patterns_logic$455, asynchronously reset by \reset
Extracted 14 gates and 28 wires to a netlist network with 14 inputs and 5 outputs.

3.65.6.1. Executing ABC.

3.65.7. Extracting gate netlist of module `\b10' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$1836$abc$1650$auto$opt_dff.cc:219:make_patterns_logic$507, asynchronously reset by \reset
Extracted 10 gates and 19 wires to a netlist network with 9 inputs and 4 outputs.

3.65.7.1. Executing ABC.

3.65.8. Extracting gate netlist of module `\b10' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$1850$abc$1737$auto$opt_dff.cc:219:make_patterns_logic$485, asynchronously reset by \reset
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 6 outputs.

3.65.8.1. Executing ABC.

3.65.9. Extracting gate netlist of module `\b10' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$1938$abc$1723$auto$opt_dff.cc:219:make_patterns_logic$470, asynchronously reset by \reset
Extracted 18 gates and 33 wires to a netlist network with 15 inputs and 9 outputs.

3.65.9.1. Executing ABC.

3.65.10. Extracting gate netlist of module `\b10' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$1870$abc$1543$auto$opt_dff.cc:219:make_patterns_logic$492, asynchronously reset by \reset
Extracted 65 gates and 75 wires to a netlist network with 10 inputs and 23 outputs.

3.65.10.1. Executing ABC.

3.65.11. Extracting gate netlist of module `\b10' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$1972$abc$1758$auto$opt_dff.cc:219:make_patterns_logic$413, asynchronously reset by \reset
Extracted 14 gates and 27 wires to a netlist network with 13 inputs and 6 outputs.

3.65.11.1. Executing ABC.

yosys> abc -dff

3.66. Executing ABC pass (technology mapping using ABC).

3.66.1. Summary of detected clock domains:
  14 cells in clk=\clock, en=$abc$2097$abc$1938$abc$1723$auto$opt_dff.cc:219:make_patterns_logic$470, arst=\reset, srst={ }
  14 cells in clk=\clock, en=$abc$2003$abc$1770$abc$1701$auto$opt_dff.cc:219:make_patterns_logic$434, arst=\reset, srst={ }
  11 cells in clk=\clock, en=$abc$2017$abc$1784$abc$1672$auto$opt_dff.cc:219:make_patterns_logic$554, arst=\reset, srst={ }
  12 cells in clk=\clock, en=$abc$2032$abc$1798$abc$1660$auto$opt_dff.cc:219:make_patterns_logic$573, arst=\reset, srst={ }
  15 cells in clk=\clock, en=$abc$2048$abc$1815$abc$1711$auto$opt_dff.cc:219:make_patterns_logic$455, arst=\reset, srst={ }
  12 cells in clk=\clock, en=$abc$2064$abc$1836$abc$1650$auto$opt_dff.cc:219:make_patterns_logic$507, arst=\reset, srst={ }
  64 cells in clk=\clock, en=$abc$2116$abc$1870$abc$1543$auto$opt_dff.cc:219:make_patterns_logic$492, arst=\reset, srst={ }
  13 cells in clk=\clock, en=$abc$2076$abc$1850$abc$1737$auto$opt_dff.cc:219:make_patterns_logic$485, arst=\reset, srst={ }
  14 cells in clk=\clock, en=$abc$1985$abc$1954$abc$1684$auto$opt_dff.cc:219:make_patterns_logic$524, arst=\reset, srst={ }
  15 cells in clk=\clock, en=$abc$2182$abc$1972$abc$1758$auto$opt_dff.cc:219:make_patterns_logic$413, arst=\reset, srst={ }

3.66.2. Extracting gate netlist of module `\b10' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$2097$abc$1938$abc$1723$auto$opt_dff.cc:219:make_patterns_logic$470, asynchronously reset by \reset
Extracted 14 gates and 27 wires to a netlist network with 13 inputs and 6 outputs.

3.66.2.1. Executing ABC.

3.66.3. Extracting gate netlist of module `\b10' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$2003$abc$1770$abc$1701$auto$opt_dff.cc:219:make_patterns_logic$434, asynchronously reset by \reset
Extracted 14 gates and 25 wires to a netlist network with 11 inputs and 6 outputs.

3.66.3.1. Executing ABC.

3.66.4. Extracting gate netlist of module `\b10' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$2017$abc$1784$abc$1672$auto$opt_dff.cc:219:make_patterns_logic$554, asynchronously reset by \reset
Extracted 11 gates and 20 wires to a netlist network with 9 inputs and 2 outputs.

3.66.4.1. Executing ABC.

3.66.5. Extracting gate netlist of module `\b10' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$2032$abc$1798$abc$1660$auto$opt_dff.cc:219:make_patterns_logic$573, asynchronously reset by \reset
Extracted 12 gates and 24 wires to a netlist network with 12 inputs and 4 outputs.

3.66.5.1. Executing ABC.

3.66.6. Extracting gate netlist of module `\b10' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$2048$abc$1815$abc$1711$auto$opt_dff.cc:219:make_patterns_logic$455, asynchronously reset by \reset
Extracted 15 gates and 30 wires to a netlist network with 15 inputs and 6 outputs.

3.66.6.1. Executing ABC.

3.66.7. Extracting gate netlist of module `\b10' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$2064$abc$1836$abc$1650$auto$opt_dff.cc:219:make_patterns_logic$507, asynchronously reset by \reset
Extracted 12 gates and 21 wires to a netlist network with 9 inputs and 6 outputs.

3.66.7.1. Executing ABC.

3.66.8. Extracting gate netlist of module `\b10' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$2116$abc$1870$abc$1543$auto$opt_dff.cc:219:make_patterns_logic$492, asynchronously reset by \reset
Extracted 64 gates and 74 wires to a netlist network with 10 inputs and 23 outputs.

3.66.8.1. Executing ABC.

3.66.9. Extracting gate netlist of module `\b10' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$2076$abc$1850$abc$1737$auto$opt_dff.cc:219:make_patterns_logic$485, asynchronously reset by \reset
Extracted 13 gates and 26 wires to a netlist network with 13 inputs and 6 outputs.

3.66.9.1. Executing ABC.

3.66.10. Extracting gate netlist of module `\b10' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$1985$abc$1954$abc$1684$auto$opt_dff.cc:219:make_patterns_logic$524, asynchronously reset by \reset
Extracted 14 gates and 26 wires to a netlist network with 12 inputs and 4 outputs.

3.66.10.1. Executing ABC.

3.66.11. Extracting gate netlist of module `\b10' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$2182$abc$1972$abc$1758$auto$opt_dff.cc:219:make_patterns_logic$413, asynchronously reset by \reset
Extracted 15 gates and 28 wires to a netlist network with 13 inputs and 6 outputs.

3.66.11.1. Executing ABC.

yosys> opt_ffinv

3.67. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt -sat -nosdff

3.68. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.68.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module b10.

yosys> opt_merge -nomux

3.68.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b10'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_muxtree

3.68.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.68.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b10.
Performed a total of 0 changes.

yosys> opt_merge

3.68.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b10'.
Removed a total of 0 cells.

yosys> opt_dff -sat -nosdff

3.68.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.68.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b10..
Removed 0 unused cells and 1256 unused wires.
<suppressed ~3 debug messages>

yosys> opt_expr

3.68.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module b10.

3.68.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.68.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.68.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b10.
Performed a total of 0 changes.

yosys> opt_merge

3.68.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b10'.
Removed a total of 0 cells.

yosys> opt_dff -sat -nosdff

3.68.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.68.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b10..

yosys> opt_expr

3.68.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module b10.

3.68.16. Finished OPT passes. (There is nothing left to do.)

yosys> bmuxmap

3.69. Executing BMUXMAP pass.

yosys> demuxmap

3.70. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> abc -script /home/users/temp_dir/yosys_RJPHIa/abc_tmp_1.scr

3.71. Executing ABC pass (technology mapping using ABC).

3.71.1. Extracting gate netlist of module `\b10' to `<abc-temp-dir>/input.blif'..
Extracted 166 gates and 189 wires to a netlist network with 23 inputs and 20 outputs.

3.71.1.1. Executing ABC.
DE:   #PIs =  23  #Luts =    33  Max Lvl =   3  Avg Lvl =   1.70  [   0.05 sec. at Pass 0]
DE:   #PIs =  23  #Luts =    30  Max Lvl =   3  Avg Lvl =   1.85  [   0.21 sec. at Pass 1]
DE:   #PIs =  23  #Luts =    30  Max Lvl =   3  Avg Lvl =   1.85  [   0.08 sec. at Pass 2]
DE:   #PIs =  23  #Luts =    29  Max Lvl =   2  Avg Lvl =   1.60  [   0.13 sec. at Pass 3]
DE:   #PIs =  23  #Luts =    29  Max Lvl =   2  Avg Lvl =   1.60  [   0.29 sec. at Pass 4]
DE:   #PIs =  23  #Luts =    29  Max Lvl =   2  Avg Lvl =   1.60  [   0.49 sec. at Pass 5]
DE:   #PIs =  23  #Luts =    29  Max Lvl =   2  Avg Lvl =   1.60  [   1.15 sec. at Pass 6]
DE:   #PIs =  23  #Luts =    29  Max Lvl =   2  Avg Lvl =   1.60  [   2.39 sec. at Pass 7]
DE:   #PIs =  23  #Luts =    29  Max Lvl =   2  Avg Lvl =   1.60  [   1.64 sec. at Pass 8]

yosys> opt_expr

3.72. Executing OPT_EXPR pass (perform const folding).
Optimizing module b10.

yosys> opt_merge -nomux

3.73. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b10'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.74. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.75. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b10.
Performed a total of 0 changes.

yosys> opt_merge

3.76. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b10'.
Removed a total of 0 cells.

yosys> opt_share

3.77. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe -nosdff

3.78. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.79. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b10..
Removed 0 unused cells and 189 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.80. Executing OPT_EXPR pass (perform const folding).
Optimizing module b10.
MAX OPT ITERATION = 1

yosys> opt_ffinv

3.81. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> stat

3.82. Printing statistics.

=== b10 ===

   Number of wires:                 54
   Number of wire bits:             66
   Number of public wires:          19
   Number of public wire bits:      31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 46
     $_DFFE_PP0P_                   17
     $lut                           29


yosys> shregmap -minlen 8 -maxlen 20

3.83. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.84. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.85. Printing statistics.

=== b10 ===

   Number of wires:                 54
   Number of wire bits:             66
   Number of public wires:          19
   Number of public wire bits:      31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 46
     $_DFFE_PP0P_                   17
     $lut                           29


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.86. Executing TECHMAP pass (map to technology primitives).

3.86.1. Executing Verilog-2005 frontend: /home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.86.2. Executing Verilog-2005 frontend: /home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.86.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~199 debug messages>

yosys> opt_expr -mux_undef

3.87. Executing OPT_EXPR pass (perform const folding).
Optimizing module b10.
<suppressed ~880 debug messages>

yosys> simplemap

3.88. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.89. Executing OPT_EXPR pass (perform const folding).
Optimizing module b10.

yosys> opt_merge

3.90. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b10'.
<suppressed ~255 debug messages>
Removed a total of 85 cells.

yosys> opt_dff -nodffe -nosdff

3.91. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.92. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b10..
Removed 0 unused cells and 154 unused wires.
<suppressed ~1 debug messages>

yosys> opt -nodffe -nosdff

3.93. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.93.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module b10.
<suppressed ~15 debug messages>

yosys> opt_merge -nomux

3.93.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b10'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_muxtree

3.93.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.93.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b10.
Performed a total of 0 changes.

yosys> opt_merge

3.93.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b10'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.93.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.93.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b10..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.93.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module b10.

3.93.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.93.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.93.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b10.
Performed a total of 0 changes.

yosys> opt_merge

3.93.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b10'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.93.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.93.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b10..

yosys> opt_expr

3.93.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module b10.

3.93.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /home/users/temp_dir/yosys_RJPHIa/abc_tmp_2.scr

3.94. Executing ABC pass (technology mapping using ABC).

3.94.1. Extracting gate netlist of module `\b10' to `<abc-temp-dir>/input.blif'..
Extracted 147 gates and 173 wires to a netlist network with 24 inputs and 21 outputs.

3.94.1.1. Executing ABC.
DE:   #PIs =  24  #Luts =    30  Max Lvl =   2  Avg Lvl =   1.52  [   0.06 sec. at Pass 0]
DE:   #PIs =  24  #Luts =    30  Max Lvl =   2  Avg Lvl =   1.52  [   0.39 sec. at Pass 1]
DE:   #PIs =  24  #Luts =    30  Max Lvl =   2  Avg Lvl =   1.52  [   0.15 sec. at Pass 2]
DE:   #PIs =  24  #Luts =    30  Max Lvl =   2  Avg Lvl =   1.52  [   0.24 sec. at Pass 3]
DE:   #PIs =  24  #Luts =    30  Max Lvl =   2  Avg Lvl =   1.52  [   0.28 sec. at Pass 4]
DE:   #PIs =  24  #Luts =    30  Max Lvl =   2  Avg Lvl =   1.52  [   0.43 sec. at Pass 5]
DE:   #PIs =  24  #Luts =    29  Max Lvl =   2  Avg Lvl =   1.52  [   3.42 sec. at Pass 6]
DE:   #PIs =  24  #Luts =    29  Max Lvl =   2  Avg Lvl =   1.52  [   2.85 sec. at Pass 7]
DE:   #PIs =  24  #Luts =    28  Max Lvl =   2  Avg Lvl =   1.52  [   0.70 sec. at Pass 8]
DE:   #PIs =  24  #Luts =    28  Max Lvl =   2  Avg Lvl =   1.52  [   0.70 sec. at Pass 9]
DE:   #PIs =  24  #Luts =    28  Max Lvl =   2  Avg Lvl =   1.52  [   1.41 sec. at Pass 10]
DE:   #PIs =  24  #Luts =    28  Max Lvl =   2  Avg Lvl =   1.52  [   2.54 sec. at Pass 11]
DE:   #PIs =  24  #Luts =    28  Max Lvl =   2  Avg Lvl =   1.52  [   0.82 sec. at Pass 12]
DE:   #PIs =  24  #Luts =    28  Max Lvl =   2  Avg Lvl =   1.52  [   0.47 sec. at Pass 13]

yosys> opt_expr

3.95. Executing OPT_EXPR pass (perform const folding).
Optimizing module b10.

yosys> opt_merge -nomux

3.96. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b10'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.97. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.98. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b10.
Performed a total of 0 changes.

yosys> opt_merge

3.99. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b10'.
Removed a total of 0 cells.

yosys> opt_share

3.100. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe -nosdff

3.101. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.102. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b10..
Removed 0 unused cells and 134 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.103. Executing OPT_EXPR pass (perform const folding).
Optimizing module b10.
MAX OPT ITERATION = 1

yosys> hierarchy -check

3.104. Executing HIERARCHY pass (managing design hierarchy).

3.104.1. Analyzing design hierarchy..
Top module:  \b10

3.104.2. Analyzing design hierarchy..
Top module:  \b10
Removed 0 unused modules.

yosys> stat

3.105. Printing statistics.

=== b10 ===

   Number of wires:                 53
   Number of wire bits:             65
   Number of public wires:          19
   Number of public wire bits:      31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $lut                           28
     dffsre                         17


yosys> opt_clean -purge

3.106. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b10..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.107. Executing Verilog backend.
Dumping module `\b10'.

End of script. Logfile hash: 2a0aadffd1, CPU: user 0.90s system 0.23s, MEM: 23.11 MB peak
Yosys 0.18+10 (git sha1 7a7a25778, gcc 9.1.0 -fPIC -Os)
Time spent: 99% 6x abc (159 sec), 0% 29x opt_expr (0 sec), ...
real 34.06
user 72.65
sys 87.69
