INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/praktykant2/workspace_vivado/state_machine/state_machine.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
