input,winner,operation,output,merge_cond,exhaust_ws,label_cons,case_agr,wh_agr,foc_agr,cl_agr,case,wh,foc,cl,case_mt,wh_mt,foc_mt,cl_mt,LB_DP,LB_V,LB_v,LB_T,LB_C,LB_DP2
"[DP case_agr,wh,cl]",0,mtAgree,"[DP wh,cl]",0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0
"[DP case_agr,wh,cl]",1,xMerge,"[.. [V] [DP case_agr,wh,cl]]",0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
"[DP case_agr,wh,cl]",0,xMerge,"[.. [v case] [DP case_agr,wh,cl]]",1,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
"[DP case_agr,wh,cl]",0,xMerge,"[.. [T case] [DP case_agr,wh,cl]]",1,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
"[DP case_agr,wh,cl]",0,xMerge,"[.. [C cl_agr] [DP case_agr,wh,cl]]",1,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
"[DP case_agr,wh,cl]",0,xMerge,"[.. [DP2 case_agr] [DP case_agr,wh,cl]]",1,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
"[DP case_agr,wh,cl]",0,rMerge,"[DP case_agr,wh,cl]",0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
"[.. [V] [DP case_agr,wh,cl]]",1,Label,"[V [V] [DP case_agr,wh,cl]]",0,0,0,1,0,0,0,0,1,0,1,0,0,0,0,0,1,0,0,0,0
"[.. [V] [DP case_agr,wh,cl]]",0,Label,"[DP case_agr,wh,cl [V] [DP case_agr,wh,cl]]",0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0
"[.. [V] [DP case_agr,wh,cl]]",0,xMerge,"[.. [v case] [.. [V] [DP case_agr,wh,cl]]]",2,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
"[.. [V] [DP case_agr,wh,cl]]",0,xMerge,"[.. [T case] [.. [V] [DP case_agr,wh,cl]]]",2,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
"[.. [V] [DP case_agr,wh,cl]]",0,xMerge,"[.. [C cl_agr] [.. [V] [DP case_agr,wh,cl]]]",2,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
"[.. [V] [DP case_agr,wh,cl]]",0,xMerge,"[.. [DP2 case_agr] [.. [V] [DP case_agr,wh,cl]]]",2,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
"[.. [V] [DP case_agr,wh,cl]]",0,iMerge,"[.. [V] [.. [V] [DP case_agr,wh,cl]]]",2,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
"[.. [V] [DP case_agr,wh,cl]]",0,iMerge,"[.. [DP case_agr,wh,cl] [.. [V] [DP case_agr,wh,cl]]]",1,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
"[.. [V] [DP case_agr,wh,cl]]",0,rMerge,"[.. [V] [DP case_agr,wh,cl]]",0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
"[V [V] [DP case_agr,wh,cl]]",1,xMerge,"[.. [v case] [V [V] [DP case_agr,wh,cl]]]",0,0,1,1,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0
"[V [V] [DP case_agr,wh,cl]]",0,xMerge,"[.. [T case] [V [V] [DP case_agr,wh,cl]]]",1,0,1,1,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0
"[V [V] [DP case_agr,wh,cl]]",0,xMerge,"[.. [C cl_agr] [V [V] [DP case_agr,wh,cl]]]",1,0,1,1,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0
"[V [V] [DP case_agr,wh,cl]]",0,xMerge,"[.. [DP2 case_agr] [V [V] [DP case_agr,wh,cl]]]",1,0,1,1,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0
"[V [V] [DP case_agr,wh,cl]]",0,iMerge,"[.. [DP case_agr,wh,cl] [V [V] [DP case_agr,wh,cl]]]",0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
"[V [V] [DP case_agr,wh,cl]]",0,rMerge,"[V [V] [DP case_agr,wh,cl]]",0,1,0,1,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0
"[.. [v case] [V [V] [DP case_agr,wh,cl]]]",1,Label,"[v case [v case] [V [V] [DP case_agr,wh,cl]]]",0,0,0,2,0,0,0,0,2,0,2,0,0,0,0,0,0,1,0,0,0
"[.. [v case] [V [V] [DP case_agr,wh,cl]]]",0,Label,"[V [v case] [V [V] [DP case_agr,wh,cl]]]",0,0,0,1,0,0,0,1,1,0,1,0,0,0,0,0,1,0,0,0,0
"[.. [v case] [V [V] [DP case_agr,wh,cl]]]",0,xMerge,"[.. [T case] [.. [v case] [V [V] [DP case_agr,wh,cl]]]]",2,0,1,1,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0
"[.. [v case] [V [V] [DP case_agr,wh,cl]]]",0,xMerge,"[.. [C cl_agr] [.. [v case] [V [V] [DP case_agr,wh,cl]]]]",2,0,1,1,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0
"[.. [v case] [V [V] [DP case_agr,wh,cl]]]",0,xMerge,"[.. [DP2 case_agr] [.. [v case] [V [V] [DP case_agr,wh,cl]]]]",2,0,1,1,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0
"[.. [v case] [V [V] [DP case_agr,wh,cl]]]",0,iMerge,"[.. [v case] [.. [v case] [V [V] [DP case_agr,wh,cl]]]]",2,1,1,1,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0
"[.. [v case] [V [V] [DP case_agr,wh,cl]]]",0,iMerge,"[.. [V [V] [DP case_agr,wh,cl]] [.. [v case] [V [V] [DP case_agr,wh,cl]]]]",1,1,1,1,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0
"[.. [v case] [V [V] [DP case_agr,wh,cl]]]",0,iMerge,"[.. [DP case_agr,wh,cl] [.. [v case] [V [V] [DP case_agr,wh,cl]]]]",1,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
"[.. [v case] [V [V] [DP case_agr,wh,cl]]]",0,rMerge,"[.. [v case] [V [V] [DP case_agr,wh,cl]]]",0,1,1,1,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0
"[v case [v case] [V [V] [DP case_agr,wh,cl]]]",0,xMerge,"[.. [T case] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]",1,0,1,2,0,0,0,0,2,0,2,0,0,0,0,0,0,0,0,0,0
"[v case [v case] [V [V] [DP case_agr,wh,cl]]]",0,xMerge,"[.. [C cl_agr] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]",1,0,1,2,0,0,0,0,2,0,2,0,0,0,0,0,0,0,0,0,0
"[v case [v case] [V [V] [DP case_agr,wh,cl]]]",0,xMerge,"[.. [DP2 case_agr] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]",0,0,1,2,0,0,0,0,2,0,2,0,0,0,0,0,0,0,0,0,0
"[v case [v case] [V [V] [DP case_agr,wh,cl]]]",0,iMerge,"[.. [V [V] [DP case_agr,wh,cl]] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]",0,1,1,1,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0
"[v case [v case] [V [V] [DP case_agr,wh,cl]]]",1,iMerge,"[.. [DP case_agr,wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]",0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
"[v case [v case] [V [V] [DP case_agr,wh,cl]]]",0,rMerge,"[v case [v case] [V [V] [DP case_agr,wh,cl]]]",0,1,0,2,0,0,0,0,2,0,2,0,0,0,0,0,0,0,0,0,0
"[.. [DP case_agr,wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]",1,Agree,"[.. [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]",0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
"[.. [DP case_agr,wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]",0,Label,"[DP case_agr,wh,cl [DP case_agr,wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]",0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,1,0,0,0,0,0
"[.. [DP case_agr,wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]",0,Label,"[v case [DP case_agr,wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]",0,0,0,1,0,0,0,0,1,0,1,0,0,0,0,0,0,1,0,0,0
"[.. [DP case_agr,wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]",0,xMerge,"[.. [T case] [.. [DP case_agr,wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]",2,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
"[.. [DP case_agr,wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]",0,xMerge,"[.. [C cl_agr] [.. [DP case_agr,wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]",2,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
"[.. [DP case_agr,wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]",0,xMerge,"[.. [DP2 case_agr] [.. [DP case_agr,wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]",2,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
"[.. [DP case_agr,wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]",0,iMerge,"[.. [DP case_agr,wh,cl] [.. [DP case_agr,wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]",1,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
"[.. [DP case_agr,wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]",0,iMerge,"[.. [v case [v case] [V [V] [DP case_agr,wh,cl]]] [.. [DP case_agr,wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]",1,1,1,2,0,0,0,0,2,0,2,0,0,0,0,0,0,0,0,0,0
"[.. [DP case_agr,wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]",0,iMerge,"[.. [V [V] [DP case_agr,wh,cl]] [.. [DP case_agr,wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]",1,1,1,1,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0
"[.. [DP case_agr,wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]",0,rMerge,"[.. [DP case_agr,wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]",0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
"[.. [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]",0,Label,"[DP wh,cl [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]",0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,1,0,0,0,0,0
"[.. [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]",1,Label,"[v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]",0,0,0,0,0,0,0,0,1,0,1,0,0,0,0,0,0,1,0,0,0
"[.. [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]",0,xMerge,"[.. [T case] [.. [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]",2,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
"[.. [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]",0,xMerge,"[.. [C cl_agr] [.. [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]",2,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
"[.. [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]",0,xMerge,"[.. [DP2 case_agr] [.. [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]",2,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
"[.. [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]",0,iMerge,"[.. [DP wh,cl] [.. [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]",1,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
"[.. [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]",0,iMerge,"[.. [v case [v case] [V [V] [DP case_agr,wh,cl]]] [.. [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]",1,1,1,2,0,0,0,0,2,0,2,0,0,0,0,0,0,0,0,0,0
"[.. [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]",0,iMerge,"[.. [V [V] [DP case_agr,wh,cl]] [.. [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]",1,1,1,1,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0
"[.. [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]",0,rMerge,"[.. [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]",0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
"[v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]",0,xMerge,"[.. [T case] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]",1,0,1,0,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0
"[v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]",0,xMerge,"[.. [C cl_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]",1,0,1,0,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0
"[v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]",1,xMerge,"[.. [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]",0,0,1,0,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0
"[v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]",0,iMerge,"[.. [DP wh,cl] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]",0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
"[v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]",0,iMerge,"[.. [V [V] [DP case_agr,wh,cl]] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]",0,1,1,1,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0
"[v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]",0,rMerge,"[v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]",0,1,0,0,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0
"[.. [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]",1,Label,"[DP2 case_agr [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]",0,0,0,0,0,0,0,0,2,0,2,0,0,0,0,0,0,0,0,0,1
"[.. [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]",0,Label,"[v [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]",0,0,0,1,0,0,0,0,1,0,1,0,0,0,0,0,0,1,0,0,0
"[.. [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]",0,xMerge,"[.. [T case] [.. [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]",2,0,1,0,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0
"[.. [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]",0,xMerge,"[.. [C cl_agr] [.. [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]",2,0,1,0,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0
"[.. [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]",0,iMerge,"[.. [DP2 case_agr] [.. [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]",2,1,1,0,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0
"[.. [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]",0,iMerge,"[.. [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]] [.. [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]",1,1,1,0,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0
"[.. [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]",0,iMerge,"[.. [DP wh,cl] [.. [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]",1,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
"[.. [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]",0,iMerge,"[.. [V [V] [DP case_agr,wh,cl]] [.. [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]",1,1,1,1,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0
"[.. [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]",0,rMerge,"[.. [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]",0,1,1,0,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0
"[DP2 case_agr [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]",0,mtAgree,"[DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]",0,0,0,0,0,0,0,0,2,0,2,1,0,0,0,0,0,0,0,0,0
"[DP2 case_agr [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]",1,xMerge,"[.. [T case] [DP2 case_agr [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]",0,0,1,0,0,0,0,0,2,0,2,0,0,0,0,0,0,0,0,0,0
"[DP2 case_agr [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]",0,xMerge,"[.. [C cl_agr] [DP2 case_agr [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]",1,0,1,0,0,0,0,0,2,0,2,0,0,0,0,0,0,0,0,0,0
"[DP2 case_agr [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]",0,iMerge,"[.. [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]] [DP2 case_agr [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]",0,1,1,0,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0
"[DP2 case_agr [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]",0,iMerge,"[.. [DP wh,cl] [DP2 case_agr [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]",0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
"[DP2 case_agr [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]",0,iMerge,"[.. [V [V] [DP case_agr,wh,cl]] [DP2 case_agr [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]",0,1,1,1,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0
"[DP2 case_agr [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]",0,rMerge,"[DP2 case_agr [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]",0,1,0,0,0,0,0,0,2,0,2,0,0,0,0,0,0,0,0,0,0
"[.. [T case] [DP2 case_agr [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]",1,Agree,"[.. [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]",0,0,0,0,0,0,0,0,2,0,2,0,0,0,0,0,0,0,0,0,0
"[.. [T case] [DP2 case_agr [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]",0,Label,"[T case [T case] [DP2 case_agr [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]",0,0,0,1,0,0,0,0,3,0,3,0,0,0,0,0,0,0,1,0,0
"[.. [T case] [DP2 case_agr [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]",0,Label,"[DP2 case_agr [T case] [DP2 case_agr [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]",0,0,0,0,0,0,0,1,2,0,2,0,0,0,0,0,0,0,0,0,1
"[.. [T case] [DP2 case_agr [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]",0,xMerge,"[.. [C cl_agr] [.. [T case] [DP2 case_agr [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]",2,0,1,0,0,0,0,0,2,0,2,0,0,0,0,0,0,0,0,0,0
"[.. [T case] [DP2 case_agr [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]",0,iMerge,"[.. [T case] [.. [T case] [DP2 case_agr [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]",2,1,1,0,0,0,0,0,2,0,2,0,0,0,0,0,0,0,0,0,0
"[.. [T case] [DP2 case_agr [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]",0,iMerge,"[.. [DP2 case_agr [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]] [.. [T case] [DP2 case_agr [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]",1,1,1,0,0,0,0,0,2,0,2,0,0,0,0,0,0,0,0,0,0
"[.. [T case] [DP2 case_agr [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]",0,iMerge,"[.. [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]] [.. [T case] [DP2 case_agr [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]",1,1,1,0,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0
"[.. [T case] [DP2 case_agr [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]",0,iMerge,"[.. [DP wh,cl] [.. [T case] [DP2 case_agr [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]",1,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
"[.. [T case] [DP2 case_agr [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]",0,iMerge,"[.. [V [V] [DP case_agr,wh,cl]] [.. [T case] [DP2 case_agr [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]",1,1,1,1,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0
"[.. [T case] [DP2 case_agr [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]",0,rMerge,"[.. [T case] [DP2 case_agr [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]",0,1,1,0,0,0,0,0,2,0,2,0,0,0,0,0,0,0,0,0,0
"[.. [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]",1,Label,"[T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]",0,0,0,0,0,0,0,0,3,0,3,0,0,0,0,0,0,0,1,0,0
"[.. [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]",0,Label,"[DP2 [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]",0,0,0,0,0,0,0,1,2,0,2,0,0,0,0,0,0,0,0,0,1
"[.. [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]",0,xMerge,"[.. [C cl_agr] [.. [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]",2,0,1,0,0,0,0,0,2,0,2,0,0,0,0,0,0,0,0,0,0
"[.. [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]",0,iMerge,"[.. [T case] [.. [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]",2,1,1,0,0,0,0,0,2,0,2,0,0,0,0,0,0,0,0,0,0
"[.. [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]",0,iMerge,"[.. [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]] [.. [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]",1,1,1,0,0,0,0,0,2,0,2,0,0,0,0,0,0,0,0,0,0
"[.. [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]",0,iMerge,"[.. [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]] [.. [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]",1,1,1,0,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0
"[.. [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]",0,iMerge,"[.. [DP wh,cl] [.. [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]",1,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
"[.. [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]",0,iMerge,"[.. [V [V] [DP case_agr,wh,cl]] [.. [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]",1,1,1,1,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0
"[.. [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]",0,rMerge,"[.. [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]",0,1,1,0,0,0,0,0,2,0,2,0,0,0,0,0,0,0,0,0,0
"[T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]",1,xMerge,"[.. [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]",0,0,1,0,0,0,0,0,3,0,3,0,0,0,0,0,0,0,0,0,0
"[T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]",0,iMerge,"[.. [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]",0,1,1,0,0,0,0,0,2,0,2,0,0,0,0,0,0,0,0,0,0
"[T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]",0,iMerge,"[.. [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]",0,1,1,0,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0
"[T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]",0,iMerge,"[.. [DP wh,cl] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]",0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
"[T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]",0,iMerge,"[.. [V [V] [DP case_agr,wh,cl]] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]",0,1,1,1,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0
"[T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]",0,rMerge,"[T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]",0,1,0,0,0,0,0,0,3,0,3,0,0,0,0,0,0,0,0,0,0
"[.. [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]",1,Label,"[C cl_agr [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]",0,0,0,0,0,0,0,0,4,0,4,0,0,0,0,0,0,0,0,1,0
"[.. [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]",0,Label,"[T [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]",0,0,0,0,0,0,1,0,3,0,3,0,0,0,0,0,0,0,1,0,0
"[.. [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]",0,iMerge,"[.. [C cl_agr] [.. [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]]",2,1,1,0,0,0,0,0,3,0,3,0,0,0,0,0,0,0,0,0,0
"[.. [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]",0,iMerge,"[.. [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]] [.. [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]]",1,1,1,0,0,0,0,0,3,0,3,0,0,0,0,0,0,0,0,0,0
"[.. [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]",0,iMerge,"[.. [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]] [.. [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]]",1,1,1,0,0,0,0,0,2,0,2,0,0,0,0,0,0,0,0,0,0
"[.. [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]",0,iMerge,"[.. [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]] [.. [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]]",1,1,1,0,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0
"[.. [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]",0,iMerge,"[.. [DP wh,cl] [.. [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]]",1,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
"[.. [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]",0,iMerge,"[.. [V [V] [DP case_agr,wh,cl]] [.. [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]]",1,1,1,1,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0
"[.. [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]",0,rMerge,"[.. [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]",0,1,1,0,0,0,0,0,3,0,3,0,0,0,0,0,0,0,0,0,0
"[C cl_agr [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]",1,mtAgree,"[C [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]",0,0,0,0,0,0,0,0,4,0,4,0,0,0,1,0,0,0,0,0,0
"[C cl_agr [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]",0,iMerge,"[.. [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]] [C cl_agr [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]]",0,1,1,0,0,0,0,0,3,0,3,0,0,0,0,0,0,0,0,0,0
"[C cl_agr [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]",0,iMerge,"[.. [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]] [C cl_agr [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]]",0,1,1,0,0,0,0,0,2,0,2,0,0,0,0,0,0,0,0,0,0
"[C cl_agr [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]",0,iMerge,"[.. [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]] [C cl_agr [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]]",0,1,1,0,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0
"[C cl_agr [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]",0,iMerge,"[.. [DP wh,cl] [C cl_agr [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]]",0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
"[C cl_agr [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]",0,iMerge,"[.. [V [V] [DP case_agr,wh,cl]] [C cl_agr [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]]",0,1,1,1,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0
"[C cl_agr [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]",0,rMerge,"[C cl_agr [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]",0,1,0,0,0,0,0,0,4,0,4,0,0,0,0,0,0,0,0,0,0
"[C [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]",0,iMerge,"[.. [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]] [C [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]]",0,1,1,0,0,0,0,0,3,0,3,0,0,0,0,0,0,0,0,0,0
"[C [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]",0,iMerge,"[.. [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]] [C [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]]",0,1,1,0,0,0,0,0,2,0,2,0,0,0,0,0,0,0,0,0,0
"[C [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]",0,iMerge,"[.. [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]] [C [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]]",0,1,1,0,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0
"[C [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]",1,iMerge,"[.. [DP wh,cl] [C [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]]",0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
"[C [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]",0,iMerge,"[.. [V [V] [DP case_agr,wh,cl]] [C [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]]",0,1,1,1,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0
"[C [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]",0,rMerge,"[C [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]",0,1,0,0,0,0,0,0,4,0,4,0,0,0,1,0,0,0,0,0,0
"[.. [DP wh,cl] [C [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]]",0,Label,"[DP wh,cl [DP wh,cl] [C [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]]",0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0
"[.. [DP wh,cl] [C [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]]",1,Label,"[C [DP wh,cl] [C [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]]",0,0,0,0,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,1,0
"[.. [DP wh,cl] [C [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]]",0,iMerge,"[.. [DP wh,cl] [.. [DP wh,cl] [C [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]]]",1,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
"[.. [DP wh,cl] [C [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]]",0,iMerge,"[.. [C [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]] [.. [DP wh,cl] [C [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]]]",1,1,1,0,0,0,0,0,4,0,4,0,0,0,0,0,0,0,0,0,0
"[.. [DP wh,cl] [C [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]]",0,iMerge,"[.. [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]] [.. [DP wh,cl] [C [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]]]",1,1,1,0,0,0,0,0,3,0,3,0,0,0,0,0,0,0,0,0,0
"[.. [DP wh,cl] [C [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]]",0,iMerge,"[.. [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]] [.. [DP wh,cl] [C [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]]]",1,1,1,0,0,0,0,0,2,0,2,0,0,0,0,0,0,0,0,0,0
"[.. [DP wh,cl] [C [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]]",0,iMerge,"[.. [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]] [.. [DP wh,cl] [C [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]]]",1,1,1,0,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0
"[.. [DP wh,cl] [C [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]]",0,iMerge,"[.. [V [V] [DP case_agr,wh,cl]] [.. [DP wh,cl] [C [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]]]",1,1,1,1,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0
"[.. [DP wh,cl] [C [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]]",0,rMerge,"[.. [DP wh,cl] [C [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]]",0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
"[C [DP wh,cl] [C [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]]",0,iMerge,"[.. [DP wh,cl] [C [DP wh,cl] [C [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]]]",0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
"[C [DP wh,cl] [C [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]]",0,iMerge,"[.. [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]] [C [DP wh,cl] [C [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]]]",0,1,1,0,0,0,0,0,3,0,3,0,0,0,0,0,0,0,0,0,0
"[C [DP wh,cl] [C [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]]",0,iMerge,"[.. [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]] [C [DP wh,cl] [C [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]]]",0,1,1,0,0,0,0,0,2,0,2,0,0,0,0,0,0,0,0,0,0
"[C [DP wh,cl] [C [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]]",0,iMerge,"[.. [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]] [C [DP wh,cl] [C [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]]]",0,1,1,0,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0
"[C [DP wh,cl] [C [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]]",0,iMerge,"[.. [V [V] [DP case_agr,wh,cl]] [C [DP wh,cl] [C [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]]]",0,1,1,1,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0
"[C [DP wh,cl] [C [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]]",1,rMerge,"[C [DP wh,cl] [C [C cl_agr] [T [T case] [DP2 [DP2 case_agr] [v [DP wh,cl] [v case [v case] [V [V] [DP case_agr,wh,cl]]]]]]]]",0,1,0,0,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0
