$date
	Mon May 02 18:28:43 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu_behavioral_tb $end
$scope module operate $end
$var wire 3 ! control [2:0] $end
$var wire 32 " operand0 [31:0] $end
$var wire 32 # operand1 [31:0] $end
$var wire 6 $ shift [5:0] $end
$var reg 1 % C $end
$var reg 1 & N $end
$var reg 1 ' V $end
$var reg 1 ( Z $end
$var reg 1 ) op0_msb $end
$var reg 1 * op1_msb $end
$var reg 32 + result [31:0] $end
$var reg 32 , result_manip [31:0] $end
$var reg 1 - result_msb $end
$var reg 32 . twos_comp_op1 [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx .
x-
bx ,
bx +
x*
x)
x(
x'
x&
x%
bx $
bx #
bx "
bx !
$end
#20
b0 +
0&
0%
0'
0(
b0 !
#50
bx +
x%
x'
1(
0-
b1 !
#110
b1010 +
x&
0%
x(
x-
0*
0)
b11 #
b111 "
#150
b100 +
0&
1%
0'
0(
0-
1*
b100 ,
b11111111111111111111111111111101 .
b10 !
#180
b11 +
0%
b11 !
#200
b111 +
b100 !
#220
b100 +
b101 !
#240
b1 +
b111 #
b101 "
b110 !
#260
b10000000 +
b1 "
b111 !
#280
b1000100 +
1%
b1000100 ,
b11111111111111111111111111100000 .
b100000 #
b1100100 "
b10 !
#310
