#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Feb 20 14:41:19 2023
# Process ID: 25364
# Current directory: D:/Chisel/chisel_dev/doce_nf_work_sim
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24196 D:\Chisel\chisel_dev\doce_nf_work_sim\doce_nf.xpr
# Log file: D:/Chisel/chisel_dev/doce_nf_work_sim/vivado.log
# Journal file: D:/Chisel/chisel_dev/doce_nf_work_sim\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.xpr
INFO: [Project 1-313] Project file moved from 'D:/Chisel/reference_projects/doce_nf_work_sim' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/padding'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/reset'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1032.973 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'smartnic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smartnic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_c2h_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_c2h_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_h2c_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_h2c_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mpsoc_wrapper
INFO: [VRFC 10-2458] undeclared symbol QDMA_c2h_dpar, assumed default net type wire [D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:131]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/package_handler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReduceAddSync
INFO: [VRFC 10-311] analyzing module ReduceAddSync_1
INFO: [VRFC 10-311] analyzing module TxChksumGenerator
INFO: [VRFC 10-311] analyzing module TxPipeline
INFO: [VRFC 10-311] analyzing module TxBufferFifo
INFO: [VRFC 10-311] analyzing module TxHandler
INFO: [VRFC 10-311] analyzing module ReduceAddSync_3
INFO: [VRFC 10-311] analyzing module RxConverter
INFO: [VRFC 10-311] analyzing module RxChksumVerifier
INFO: [VRFC 10-311] analyzing module ReduceXorSync
INFO: [VRFC 10-311] analyzing module RxHashFilter
INFO: [VRFC 10-311] analyzing module RxMatchFilter
INFO: [VRFC 10-311] analyzing module ReduceOrSync
INFO: [VRFC 10-311] analyzing module RxRESearcher
INFO: [VRFC 10-311] analyzing module RxPipeline
INFO: [VRFC 10-311] analyzing module RxBufferFifo
INFO: [VRFC 10-311] analyzing module RxHandler
INFO: [VRFC 10-311] analyzing module PackageHandler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_fifo_lut.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_fifo_lut
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smartnic_sim
WARNING: [VRFC 10-3380] identifier 'h2c_shake_hand' is used before its declaration [D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv:142]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xelab -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <axis_data_fifo_v2_0_3_top> not found while processing module instance <inst> [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.gen/sources_1/ip/axis_data_fifo_0/sim/axis_data_fifo_0.v:106]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'smartnic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smartnic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xelab -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <axis_data_fifo_v2_0_3_top> not found while processing module instance <inst> [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.gen/sources_1/ip/axis_data_fifo_0/sim/axis_data_fifo_0.v:106]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_target all [get_files  D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0.xci]
export_ip_user_files -of_objects  [get_files  D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset axis_data_fifo_0] D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0.xci]
INFO: [Project 1-386] Moving file 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0.xci' from fileset 'axis_data_fifo_0' to fileset 'sources_1'.
generate_target all [get_files D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axis_data_fifo_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axis_data_fifo_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axis_data_fifo_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axis_data_fifo_0'...
export_ip_user_files -of_objects [get_files D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0.xci] -directory D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.ip_user_files/sim_scripts -ip_user_files_dir D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.ip_user_files -ipstatic_source_dir D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.cache/compile_simlib/modelsim} {questa=D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.cache/compile_simlib/questa} {riviera=D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.cache/compile_simlib/riviera} {activehdl=D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset axis_data_fifo_0
set_property top axis_data_fifo_0 [get_fileset axis_data_fifo_0]
move_files -fileset [get_fileset axis_data_fifo_0] [get_files -of_objects [get_fileset sources_1] D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0.xci]
launch_run axis_data_fifo_0_synth_1
[Mon Feb 20 15:36:14 2023] Launched axis_data_fifo_0_synth_1...
Run output will be captured here: D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.runs/axis_data_fifo_0_synth_1/runme.log
wait_on_run axis_data_fifo_0_synth_1

[Mon Feb 20 15:36:14 2023] Waiting for axis_data_fifo_0_synth_1 to finish...
[Mon Feb 20 15:36:19 2023] Waiting for axis_data_fifo_0_synth_1 to finish...
[Mon Feb 20 15:36:24 2023] Waiting for axis_data_fifo_0_synth_1 to finish...
[Mon Feb 20 15:36:29 2023] Waiting for axis_data_fifo_0_synth_1 to finish...
[Mon Feb 20 15:36:39 2023] Waiting for axis_data_fifo_0_synth_1 to finish...
[Mon Feb 20 15:36:49 2023] Waiting for axis_data_fifo_0_synth_1 to finish...
[Mon Feb 20 15:36:59 2023] Waiting for axis_data_fifo_0_synth_1 to finish...
[Mon Feb 20 15:37:09 2023] Waiting for axis_data_fifo_0_synth_1 to finish...

*** Running vivado
    with args -log axis_data_fifo_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axis_data_fifo_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source axis_data_fifo_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/padding'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/reset'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top axis_data_fifo_0 -part xczu19eg-ffvc1760-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu19eg'
INFO: [Device 21-403] Loading part xczu19eg-ffvc1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26884
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1771.301 ; gain = 97.328
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'axis_data_fifo_0' [d:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.gen/sources_1/ip/axis_data_fifo_0/synth/axis_data_fifo_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axis_data_fifo_v2_0_3_top' [d:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.gen/sources_1/ip/axis_data_fifo_0/hdl/axis_data_fifo_v2_0_vl_rfs.v:54]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000010011011 
	Parameter C_FIFO_DEPTH bound to: 64 - type: integer 
	Parameter C_FIFO_MODE bound to: 2 - type: integer 
	Parameter C_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_ACLKEN_CONV_MODE bound to: 0 - type: integer 
	Parameter C_ECC_MODE bound to: 0 - type: integer 
	Parameter C_FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter C_USE_ADV_FEATURES bound to: 825765944 - type: integer 
	Parameter C_PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_THRESH bound to: 59 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter LP_CDC_SYNC_STAGES bound to: 3 - type: integer 
	Parameter LP_CLOCKING_MODE bound to: common_clock - type: string 
	Parameter LP_ECC_MODE bound to: no_ecc - type: string 
	Parameter LP_FIFO_DEPTH bound to: 64 - type: integer 
	Parameter LP_FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter LP_PACKET_FIFO bound to: true - type: string 
	Parameter LP_PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter LP_PROG_FULL_THRESH bound to: 59 - type: integer 
	Parameter LP_RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter LP_RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter LP_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter LP_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter LP_TID_WIDTH bound to: 1 - type: integer 
	Parameter LP_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter LP_USE_ADV_FEATURES bound to: 825765944 - type: integer 
	Parameter LP_WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter LP_S_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter LP_M_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' [d:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.gen/sources_1/ip/axis_data_fifo_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:600]
	Parameter C_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter C_S_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter C_M_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 644 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [d:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.gen/sources_1/ip/axis_data_fifo_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
	Parameter C_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 644 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 512 - type: integer 
	Parameter P_TKEEP_INDX bound to: 576 - type: integer 
	Parameter P_TLAST_INDX bound to: 640 - type: integer 
	Parameter P_TID_INDX bound to: 641 - type: integer 
	Parameter P_TDEST_INDX bound to: 642 - type: integer 
	Parameter P_TUSER_INDX bound to: 643 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (1#1) [d:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.gen/sources_1/ip/axis_data_fifo_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [d:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.gen/sources_1/ip/axis_data_fifo_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
	Parameter C_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 644 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 512 - type: integer 
	Parameter P_TKEEP_INDX bound to: 576 - type: integer 
	Parameter P_TLAST_INDX bound to: 640 - type: integer 
	Parameter P_TID_INDX bound to: 641 - type: integer 
	Parameter P_TDEST_INDX bound to: 642 - type: integer 
	Parameter P_TUSER_INDX bound to: 643 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (2#1) [d:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.gen/sources_1/ip/axis_data_fifo_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' (3#1) [d:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.gen/sources_1/ip/axis_data_fifo_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:600]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_axis' [D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2233]
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter PACKET_FIFO bound to: true - type: string 
	Parameter FIFO_DEPTH bound to: 64 - type: integer 
	Parameter TDATA_WIDTH bound to: 512 - type: integer 
	Parameter TID_WIDTH bound to: 1 - type: integer 
	Parameter TDEST_WIDTH bound to: 1 - type: integer 
	Parameter TUSER_WIDTH bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 825765944 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 59 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 3 - type: integer 
	Parameter EN_ADV_FEATURE_AXIS bound to: 16'b0001100000001000 
	Parameter EN_ALMOST_FULL_INT bound to: 1'b1 
	Parameter EN_ALMOST_EMPTY_INT bound to: 1'b1 
	Parameter EN_DATA_VALID_INT bound to: 1'b1 
	Parameter EN_ADV_FEATURE_AXIS_INT bound to: 16'b0001100000001000 
	Parameter USE_ADV_FEATURES_INT bound to: 825765944 - type: integer 
	Parameter PKT_SIZE_LT8 bound to: 1'b0 
	Parameter LOG_DEPTH_AXIS bound to: 6 - type: integer 
	Parameter TDATA_OFFSET bound to: 512 - type: integer 
	Parameter TSTRB_OFFSET bound to: 576 - type: integer 
	Parameter TKEEP_OFFSET bound to: 640 - type: integer 
	Parameter TID_OFFSET bound to: 641 - type: integer 
	Parameter TDEST_OFFSET bound to: 642 - type: integer 
	Parameter TUSER_OFFSET bound to: 643 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 644 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_PKT_MODE bound to: 1 - type: integer 
	Parameter AXIS_FINAL_DATA_WIDTH bound to: 644 - type: integer 
	Parameter TUSER_MAX_WIDTH bound to: 3453 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (4#1) [D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 64 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 644 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 59 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 825765944 - type: integer 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 644 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: (null) - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 64 - type: integer 
	Parameter FIFO_SIZE bound to: 41216 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 10 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 6 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 57 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 3 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 59 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 59 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 7 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 7 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001100000001000 
	Parameter EN_OF bound to: 1'b0 
	Parameter EN_PF bound to: 1'b0 
	Parameter EN_WDC bound to: 1'b0 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b0 
	Parameter EN_PE bound to: 1'b0 
	Parameter EN_RDC bound to: 1'b0 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
	Parameter COUNTER_WIDTH bound to: 6 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (5#1) [D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
	Parameter COUNTER_WIDTH bound to: 6 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (5#1) [D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 41216 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 644 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 644 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 644 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 6 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 644 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 644 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 644 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 6 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: (null) - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 644 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 644 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 644 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 644 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 64 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 644 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 644 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 644 - type: integer 
	Parameter rstb_loop_iter bound to: 644 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 644 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (6#1) [D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1798]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (7#1) [D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1798]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1189]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1235]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1246]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (7#1) [D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1514]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (8#1) [D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1514]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (8#1) [D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
	Parameter COUNTER_WIDTH bound to: 6 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (8#1) [D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (9#1) [D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_axis' (10#1) [D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2233]
INFO: [Synth 8-6155] done synthesizing module 'axis_data_fifo_v2_0_3_top' (11#1) [d:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.gen/sources_1/ip/axis_data_fifo_0/hdl/axis_data_fifo_v2_0_vl_rfs.v:54]
INFO: [Synth 8-6155] done synthesizing module 'axis_data_fifo_0' (12#1) [d:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.gen/sources_1/ip/axis_data_fifo_0/synth/axis_data_fifo_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1828.227 ; gain = 154.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1846.156 ; gain = 172.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1846.156 ; gain = 172.184
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1846.156 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.gen/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.gen/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.runs/axis_data_fifo_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.runs/axis_data_fifo_0_synth_1/dont_touch.xdc]
Sourcing Tcl File [D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'inst/gen_fifo.xpm_fifo_axis_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/axis_data_fifo_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/axis_data_fifo_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1964.461 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1972.262 ; gain = 7.801
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1972.262 ; gain = 298.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu19eg-ffvc1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1972.262 ; gain = 298.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.runs/axis_data_fifo_0_synth_1/dont_touch.xdc, line 9).
Applied set_property DONT_TOUCH = true for inst/\gen_fifo.xpm_fifo_axis_inst /\gaxis_rst_sync.xpm_cdc_sync_rst_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\gen_fifo.xpm_fifo_axis_inst . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1972.262 ; gain = 298.289
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1972.262 ; gain = 298.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input    7 Bit       Adders := 2     
	   4 Input    6 Bit       Adders := 5     
	   4 Input    2 Bit       Adders := 1     
+---Registers : 
	              644 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---RAMs : 
	              40K Bit	(64 X 644 bit)          RAMs := 1     
+---Muxes : 
	   2 Input    2 Bit        Muxes := 31    
	   4 Input    2 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 7     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1968 (col length:264)
BRAMs: 1968 (col length: RAMB18 264 RAMB36 132)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5784] Optimized 66 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 644 bits, new ram width 578 bits.
RAM ("inst/\gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 64) to use URAM. Choosing BRAM instead of URAM 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1972.262 ; gain = 298.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                             | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst/\gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 64 x 644(READ_FIRST)   | W |   | 64 x 644(WRITE_FIRST)  |   | R | Port A and B     | 1      | 8      |                 | 
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 2543.113 ; gain = 869.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 2566.449 ; gain = 892.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                             | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst/\gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 64 x 644(READ_FIRST)   | W |   | 64 x 644(WRITE_FIRST)  |   | R | Port A and B     | 1      | 8      |                 | 
+----------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 2569.859 ; gain = 895.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 2574.609 ; gain = 900.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 2574.609 ; gain = 900.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2574.609 ; gain = 900.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2574.609 ; gain = 900.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2574.609 ; gain = 900.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2574.609 ; gain = 900.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |     6|
|2     |LUT1     |     5|
|3     |LUT2     |    39|
|4     |LUT3     |    10|
|5     |LUT4     |    15|
|6     |LUT5     |    17|
|7     |LUT6     |    54|
|8     |RAMB18E2 |     1|
|9     |RAMB36E2 |     8|
|10    |FDRE     |    72|
|11    |FDSE     |    11|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2574.609 ; gain = 900.637
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 2574.609 ; gain = 774.531
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2574.609 ; gain = 900.637
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2587.707 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2625.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:46 . Memory (MB): peak = 2625.270 ; gain = 1592.047
INFO: [Common 17-1381] The checkpoint 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.runs/axis_data_fifo_0_synth_1/axis_data_fifo_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP axis_data_fifo_0, cache-ID = 243724667a8471ea
INFO: [Coretcl 2-1174] Renamed 12 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.runs/axis_data_fifo_0_synth_1/axis_data_fifo_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axis_data_fifo_0_utilization_synth.rpt -pb axis_data_fifo_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb 20 15:37:11 2023...
[Mon Feb 20 15:37:14 2023] axis_data_fifo_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:00 . Memory (MB): peak = 1052.227 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'smartnic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smartnic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.gen/sources_1/ip/axis_data_fifo_0/sim/axis_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_data_fifo_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_c2h_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_c2h_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_h2c_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_h2c_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mpsoc_wrapper
INFO: [VRFC 10-2458] undeclared symbol QDMA_c2h_dpar, assumed default net type wire [D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:131]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/package_handler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReduceAddSync
INFO: [VRFC 10-311] analyzing module ReduceAddSync_1
INFO: [VRFC 10-311] analyzing module TxChksumGenerator
INFO: [VRFC 10-311] analyzing module TxPipeline
INFO: [VRFC 10-311] analyzing module TxBufferFifo
INFO: [VRFC 10-311] analyzing module TxHandler
INFO: [VRFC 10-311] analyzing module ReduceAddSync_3
INFO: [VRFC 10-311] analyzing module RxConverter
INFO: [VRFC 10-311] analyzing module RxChksumVerifier
INFO: [VRFC 10-311] analyzing module ReduceXorSync
INFO: [VRFC 10-311] analyzing module RxHashFilter
INFO: [VRFC 10-311] analyzing module RxMatchFilter
INFO: [VRFC 10-311] analyzing module ReduceOrSync
INFO: [VRFC 10-311] analyzing module RxRESearcher
INFO: [VRFC 10-311] analyzing module RxPipeline
INFO: [VRFC 10-311] analyzing module RxBufferFifo
INFO: [VRFC 10-311] analyzing module RxHandler
INFO: [VRFC 10-311] analyzing module PackageHandler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_fifo_lut.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_fifo_lut
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smartnic_sim
WARNING: [VRFC 10-3380] identifier 'h2c_shake_hand' is used before its declaration [D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv:142]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xelab -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_qdma_stm_c2h_stub_sv
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=567,OUT_BI...
Compiling module xil_defaultlib.qdma_stm_h2c_stub
Compiling module xil_defaultlib.ReduceAddSync
Compiling module xil_defaultlib.ReduceAddSync_1
Compiling module xil_defaultlib.TxChksumGenerator
Compiling module xil_defaultlib.TxPipeline
Compiling module xil_defaultlib.TxBufferFifo
Compiling module xil_defaultlib.TxHandler
Compiling module xil_defaultlib.ReduceAddSync_3
Compiling module xil_defaultlib.RxConverter
Compiling module xil_defaultlib.RxChksumVerifier
Compiling module xil_defaultlib.ReduceXorSync
Compiling module xil_defaultlib.RxHashFilter
Compiling module xil_defaultlib.RxMatchFilter
Compiling module xil_defaultlib.ReduceOrSync
Compiling module xil_defaultlib.RxRESearcher
Compiling module xil_defaultlib.RxPipeline
Compiling module xil_defaultlib.RxBufferFifo
Compiling module xil_defaultlib.RxHandler
Compiling module xil_defaultlib.PackageHandler
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=6...
Compiling module xpm.xpm_fifo_axis(PACKET_FIFO="true"...
Compiling module axis_data_fifo_v2_0_3.axis_data_fifo_v2_0_3_top(C_FAMI...
Compiling module xil_defaultlib.axis_data_fifo_0
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=514,OUT_BI...
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=174,OUT_BI...
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=615,OUT_BI...
Compiling module xil_defaultlib.qdma_stm_c2h_stub
Compiling module xil_defaultlib.mpsoc_wrapper
Compiling module xil_defaultlib.smartnic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot smartnic_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1062.629 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "smartnic_sim_behav -key {Behavioral:sim_1:Functional:smartnic_sim} -tclbatch {smartnic_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source smartnic_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /smartnic_sim/mpsoc_wrapper_sim/cmac_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_91  Scope: smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1103.781 ; gain = 10.488
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1103.781 ; gain = 41.152
INFO: [USF-XSim-96] XSim completed. Design snapshot 'smartnic_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 1103.781 ; gain = 51.555
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1113.602 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'smartnic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smartnic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xelab -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /smartnic_sim/mpsoc_wrapper_sim/cmac_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_91  Scope: smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1113.602 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1113.602 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1113.602 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1123.828 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'smartnic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smartnic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_c2h_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_c2h_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_h2c_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_h2c_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mpsoc_wrapper
INFO: [VRFC 10-2458] undeclared symbol QDMA_c2h_dpar, assumed default net type wire [D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:131]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/package_handler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReduceAddSync
INFO: [VRFC 10-311] analyzing module ReduceAddSync_1
INFO: [VRFC 10-311] analyzing module TxChksumGenerator
INFO: [VRFC 10-311] analyzing module TxPipeline
INFO: [VRFC 10-311] analyzing module TxBufferFifo
INFO: [VRFC 10-311] analyzing module TxHandler
INFO: [VRFC 10-311] analyzing module ReduceAddSync_3
INFO: [VRFC 10-311] analyzing module RxConverter
INFO: [VRFC 10-311] analyzing module RxChksumVerifier
INFO: [VRFC 10-311] analyzing module ReduceXorSync
INFO: [VRFC 10-311] analyzing module RxHashFilter
INFO: [VRFC 10-311] analyzing module RxMatchFilter
INFO: [VRFC 10-311] analyzing module ReduceOrSync
INFO: [VRFC 10-311] analyzing module RxRESearcher
INFO: [VRFC 10-311] analyzing module RxPipeline
INFO: [VRFC 10-311] analyzing module RxBufferFifo
INFO: [VRFC 10-311] analyzing module RxHandler
INFO: [VRFC 10-311] analyzing module PackageHandler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_fifo_lut.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_fifo_lut
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smartnic_sim
WARNING: [VRFC 10-3380] identifier 'h2c_shake_hand' is used before its declaration [D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv:142]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xelab -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_qdma_stm_c2h_stub_sv
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=567,OUT_BI...
Compiling module xil_defaultlib.qdma_stm_h2c_stub
Compiling module xil_defaultlib.ReduceAddSync
Compiling module xil_defaultlib.ReduceAddSync_1
Compiling module xil_defaultlib.TxChksumGenerator
Compiling module xil_defaultlib.TxPipeline
Compiling module xil_defaultlib.TxBufferFifo
Compiling module xil_defaultlib.TxHandler
Compiling module xil_defaultlib.ReduceAddSync_3
Compiling module xil_defaultlib.RxConverter
Compiling module xil_defaultlib.RxChksumVerifier
Compiling module xil_defaultlib.ReduceXorSync
Compiling module xil_defaultlib.RxHashFilter
Compiling module xil_defaultlib.RxMatchFilter
Compiling module xil_defaultlib.ReduceOrSync
Compiling module xil_defaultlib.RxRESearcher
Compiling module xil_defaultlib.RxPipeline
Compiling module xil_defaultlib.RxBufferFifo
Compiling module xil_defaultlib.RxHandler
Compiling module xil_defaultlib.PackageHandler
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=6...
Compiling module xpm.xpm_fifo_axis(PACKET_FIFO="true"...
Compiling module axis_data_fifo_v2_0_3.axis_data_fifo_v2_0_3_top(C_FAMI...
Compiling module xil_defaultlib.axis_data_fifo_0
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=514,OUT_BI...
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=174,OUT_BI...
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=615,OUT_BI...
Compiling module xil_defaultlib.qdma_stm_c2h_stub
Compiling module xil_defaultlib.mpsoc_wrapper
Compiling module xil_defaultlib.smartnic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot smartnic_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1123.828 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1123.828 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /smartnic_sim/mpsoc_wrapper_sim/cmac_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_91  Scope: smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1123.828 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1123.828 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1123.828 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Chisel\chisel_dev\doce_nf_work_sim\doce_nf.srcs\sources_1\imports\package_handler.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Chisel\chisel_dev\doce_nf_work_sim\doce_nf.srcs\sources_1\imports\mpsoc_wrapper.sv:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'smartnic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smartnic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xelab -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /smartnic_sim/mpsoc_wrapper_sim/cmac_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_91  Scope: smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1158.602 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1158.602 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1158.602 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'smartnic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smartnic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_c2h_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_c2h_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_h2c_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_h2c_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mpsoc_wrapper
INFO: [VRFC 10-2458] undeclared symbol QDMA_c2h_dpar, assumed default net type wire [D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:131]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/package_handler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReduceAddSync
INFO: [VRFC 10-311] analyzing module ReduceAddSync_1
INFO: [VRFC 10-311] analyzing module TxChksumGenerator
INFO: [VRFC 10-311] analyzing module TxPipeline
INFO: [VRFC 10-311] analyzing module TxBufferFifo
INFO: [VRFC 10-311] analyzing module TxHandler
INFO: [VRFC 10-311] analyzing module ReduceAddSync_3
INFO: [VRFC 10-311] analyzing module RxConverter
INFO: [VRFC 10-311] analyzing module RxChksumVerifier
INFO: [VRFC 10-311] analyzing module ReduceXorSync
INFO: [VRFC 10-311] analyzing module RxHashFilter
INFO: [VRFC 10-311] analyzing module RxMatchFilter
INFO: [VRFC 10-311] analyzing module ReduceOrSync
INFO: [VRFC 10-311] analyzing module RxRESearcher
INFO: [VRFC 10-311] analyzing module RxPipeline
INFO: [VRFC 10-311] analyzing module RxBufferFifo
INFO: [VRFC 10-311] analyzing module RxHandler
INFO: [VRFC 10-311] analyzing module PackageHandler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_fifo_lut.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_fifo_lut
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smartnic_sim
ERROR: [VRFC 10-4982] syntax error near 'wire' [D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv:159]
ERROR: [VRFC 10-2790] SystemVerilog keyword wire used in incorrect context [D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv:159]
ERROR: [VRFC 10-4982] syntax error near 'wire' [D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv:160]
ERROR: [VRFC 10-2790] SystemVerilog keyword wire used in incorrect context [D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv:160]
ERROR: [VRFC 10-4982] syntax error near 'wire' [D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv:161]
ERROR: [VRFC 10-2790] SystemVerilog keyword wire used in incorrect context [D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv:161]
ERROR: [VRFC 10-4982] syntax error near 'endmodule' [D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv:204]
ERROR: [VRFC 10-2790] SystemVerilog keyword endmodule used in incorrect context [D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv:204]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'smartnic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smartnic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_c2h_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_c2h_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_h2c_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_h2c_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mpsoc_wrapper
INFO: [VRFC 10-2458] undeclared symbol QDMA_c2h_dpar, assumed default net type wire [D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:131]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/package_handler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReduceAddSync
INFO: [VRFC 10-311] analyzing module ReduceAddSync_1
INFO: [VRFC 10-311] analyzing module TxChksumGenerator
INFO: [VRFC 10-311] analyzing module TxPipeline
INFO: [VRFC 10-311] analyzing module TxBufferFifo
INFO: [VRFC 10-311] analyzing module TxHandler
INFO: [VRFC 10-311] analyzing module ReduceAddSync_3
INFO: [VRFC 10-311] analyzing module RxConverter
INFO: [VRFC 10-311] analyzing module RxChksumVerifier
INFO: [VRFC 10-311] analyzing module ReduceXorSync
INFO: [VRFC 10-311] analyzing module RxHashFilter
INFO: [VRFC 10-311] analyzing module RxMatchFilter
INFO: [VRFC 10-311] analyzing module ReduceOrSync
INFO: [VRFC 10-311] analyzing module RxRESearcher
INFO: [VRFC 10-311] analyzing module RxPipeline
INFO: [VRFC 10-311] analyzing module RxBufferFifo
INFO: [VRFC 10-311] analyzing module RxHandler
INFO: [VRFC 10-311] analyzing module PackageHandler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_fifo_lut.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_fifo_lut
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smartnic_sim
WARNING: [VRFC 10-3380] identifier 'h2c_shake_hand' is used before its declaration [D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv:145]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xelab -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_qdma_stm_c2h_stub_sv
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=567,OUT_BI...
Compiling module xil_defaultlib.qdma_stm_h2c_stub
Compiling module xil_defaultlib.ReduceAddSync
Compiling module xil_defaultlib.ReduceAddSync_1
Compiling module xil_defaultlib.TxChksumGenerator
Compiling module xil_defaultlib.TxPipeline
Compiling module xil_defaultlib.TxBufferFifo
Compiling module xil_defaultlib.TxHandler
Compiling module xil_defaultlib.ReduceAddSync_3
Compiling module xil_defaultlib.RxConverter
Compiling module xil_defaultlib.RxChksumVerifier
Compiling module xil_defaultlib.ReduceXorSync
Compiling module xil_defaultlib.RxHashFilter
Compiling module xil_defaultlib.RxMatchFilter
Compiling module xil_defaultlib.ReduceOrSync
Compiling module xil_defaultlib.RxRESearcher
Compiling module xil_defaultlib.RxPipeline
Compiling module xil_defaultlib.RxBufferFifo
Compiling module xil_defaultlib.RxHandler
Compiling module xil_defaultlib.PackageHandler
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=6...
Compiling module xpm.xpm_fifo_axis(PACKET_FIFO="true"...
Compiling module axis_data_fifo_v2_0_3.axis_data_fifo_v2_0_3_top(C_FAMI...
Compiling module xil_defaultlib.axis_data_fifo_0
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=514,OUT_BI...
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=174,OUT_BI...
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=615,OUT_BI...
Compiling module xil_defaultlib.qdma_stm_c2h_stub
Compiling module xil_defaultlib.mpsoc_wrapper
Compiling module xil_defaultlib.smartnic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot smartnic_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1227.637 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1227.637 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /smartnic_sim/mpsoc_wrapper_sim/cmac_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_91  Scope: smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1227.637 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'smartnic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smartnic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xelab -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /smartnic_sim/mpsoc_wrapper_sim/cmac_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_91  Scope: smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1227.637 ; gain = 0.000
run 10 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'smartnic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smartnic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_c2h_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_c2h_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_h2c_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_h2c_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mpsoc_wrapper
INFO: [VRFC 10-2458] undeclared symbol QDMA_c2h_dpar, assumed default net type wire [D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:131]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/package_handler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReduceAddSync
INFO: [VRFC 10-311] analyzing module ReduceAddSync_1
INFO: [VRFC 10-311] analyzing module TxChksumGenerator
INFO: [VRFC 10-311] analyzing module TxPipeline
INFO: [VRFC 10-311] analyzing module TxBufferFifo
INFO: [VRFC 10-311] analyzing module TxHandler
INFO: [VRFC 10-311] analyzing module ReduceAddSync_3
INFO: [VRFC 10-311] analyzing module RxConverter
INFO: [VRFC 10-311] analyzing module RxChksumVerifier
INFO: [VRFC 10-311] analyzing module ReduceXorSync
INFO: [VRFC 10-311] analyzing module RxHashFilter
INFO: [VRFC 10-311] analyzing module RxMatchFilter
INFO: [VRFC 10-311] analyzing module ReduceOrSync
INFO: [VRFC 10-311] analyzing module RxRESearcher
INFO: [VRFC 10-311] analyzing module RxPipeline
INFO: [VRFC 10-311] analyzing module RxBufferFifo
INFO: [VRFC 10-311] analyzing module RxHandler
INFO: [VRFC 10-311] analyzing module PackageHandler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_fifo_lut.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_fifo_lut
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smartnic_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xelab -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_qdma_stm_c2h_stub_sv
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=567,OUT_BI...
Compiling module xil_defaultlib.qdma_stm_h2c_stub
Compiling module xil_defaultlib.ReduceAddSync
Compiling module xil_defaultlib.ReduceAddSync_1
Compiling module xil_defaultlib.TxChksumGenerator
Compiling module xil_defaultlib.TxPipeline
Compiling module xil_defaultlib.TxBufferFifo
Compiling module xil_defaultlib.TxHandler
Compiling module xil_defaultlib.ReduceAddSync_3
Compiling module xil_defaultlib.RxConverter
Compiling module xil_defaultlib.RxChksumVerifier
Compiling module xil_defaultlib.ReduceXorSync
Compiling module xil_defaultlib.RxHashFilter
Compiling module xil_defaultlib.RxMatchFilter
Compiling module xil_defaultlib.ReduceOrSync
Compiling module xil_defaultlib.RxRESearcher
Compiling module xil_defaultlib.RxPipeline
Compiling module xil_defaultlib.RxBufferFifo
Compiling module xil_defaultlib.RxHandler
Compiling module xil_defaultlib.PackageHandler
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=6...
Compiling module xpm.xpm_fifo_axis(PACKET_FIFO="true"...
Compiling module axis_data_fifo_v2_0_3.axis_data_fifo_v2_0_3_top(C_FAMI...
Compiling module xil_defaultlib.axis_data_fifo_0
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=514,OUT_BI...
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=174,OUT_BI...
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=615,OUT_BI...
Compiling module xil_defaultlib.qdma_stm_c2h_stub
Compiling module xil_defaultlib.mpsoc_wrapper
Compiling module xil_defaultlib.smartnic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot smartnic_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1227.637 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1227.637 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /smartnic_sim/mpsoc_wrapper_sim/cmac_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_91  Scope: smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1227.637 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'smartnic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smartnic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_c2h_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_c2h_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_h2c_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_h2c_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mpsoc_wrapper
INFO: [VRFC 10-2458] undeclared symbol QDMA_c2h_dpar, assumed default net type wire [D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:131]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/package_handler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxConverter
INFO: [VRFC 10-311] analyzing module TxPipeline
INFO: [VRFC 10-311] analyzing module TxBufferFifo
INFO: [VRFC 10-311] analyzing module TxHandler
INFO: [VRFC 10-311] analyzing module ReduceAddSync
INFO: [VRFC 10-311] analyzing module RxConverter
INFO: [VRFC 10-311] analyzing module REHandlerUnit
INFO: [VRFC 10-311] analyzing module REHandler
INFO: [VRFC 10-311] analyzing module RxRESearcher
INFO: [VRFC 10-311] analyzing module RxPipeline
INFO: [VRFC 10-311] analyzing module RxBufferFifo
INFO: [VRFC 10-311] analyzing module RxHandler
INFO: [VRFC 10-311] analyzing module PackageHandler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_fifo_lut.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_fifo_lut
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smartnic_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xelab -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'io_extern_config_c2h_match_arg3' on this module [D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:192]
ERROR: [VRFC 10-3180] cannot find port 'io_extern_config_c2h_match_arg2' on this module [D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:191]
ERROR: [VRFC 10-3180] cannot find port 'io_extern_config_c2h_match_arg1' on this module [D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:190]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'smartnic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smartnic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_c2h_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_c2h_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_h2c_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_h2c_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mpsoc_wrapper
INFO: [VRFC 10-2458] undeclared symbol QDMA_c2h_dpar, assumed default net type wire [D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:131]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/package_handler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxConverter
INFO: [VRFC 10-311] analyzing module TxPipeline
INFO: [VRFC 10-311] analyzing module TxBufferFifo
INFO: [VRFC 10-311] analyzing module TxHandler
INFO: [VRFC 10-311] analyzing module ReduceAddSync
INFO: [VRFC 10-311] analyzing module RxConverter
INFO: [VRFC 10-311] analyzing module REHandlerUnit
INFO: [VRFC 10-311] analyzing module REHandler
INFO: [VRFC 10-311] analyzing module RxRESearcher
INFO: [VRFC 10-311] analyzing module RxPipeline
INFO: [VRFC 10-311] analyzing module RxBufferFifo
INFO: [VRFC 10-311] analyzing module RxHandler
INFO: [VRFC 10-311] analyzing module PackageHandler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_fifo_lut.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_fifo_lut
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smartnic_sim
INFO: [VRFC 10-2458] undeclared symbol c2h_match_arg0, assumed default net type wire [D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv:108]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xelab -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'c2h_match_arg0' [D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv:108]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_qdma_stm_c2h_stub_sv
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=567,OUT_BI...
Compiling module xil_defaultlib.qdma_stm_h2c_stub
Compiling module xil_defaultlib.TxConverter
Compiling module xil_defaultlib.TxPipeline
Compiling module xil_defaultlib.TxBufferFifo
Compiling module xil_defaultlib.TxHandler
Compiling module xil_defaultlib.ReduceAddSync
Compiling module xil_defaultlib.RxConverter
Compiling module xil_defaultlib.REHandlerUnit
Compiling module xil_defaultlib.REHandler
Compiling module xil_defaultlib.RxRESearcher
Compiling module xil_defaultlib.RxPipeline
Compiling module xil_defaultlib.RxBufferFifo
Compiling module xil_defaultlib.RxHandler
Compiling module xil_defaultlib.PackageHandler
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=6...
Compiling module xpm.xpm_fifo_axis(PACKET_FIFO="true"...
Compiling module axis_data_fifo_v2_0_3.axis_data_fifo_v2_0_3_top(C_FAMI...
Compiling module xil_defaultlib.axis_data_fifo_0
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=514,OUT_BI...
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=174,OUT_BI...
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=615,OUT_BI...
Compiling module xil_defaultlib.qdma_stm_c2h_stub
Compiling module xil_defaultlib.mpsoc_wrapper
Compiling module xil_defaultlib.smartnic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot smartnic_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1238.262 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1238.262 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /smartnic_sim/mpsoc_wrapper_sim/cmac_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_131  Scope: smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1238.262 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'smartnic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smartnic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_c2h_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_c2h_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_h2c_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_h2c_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mpsoc_wrapper
INFO: [VRFC 10-2458] undeclared symbol QDMA_c2h_dpar, assumed default net type wire [D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:131]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/package_handler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxConverter
INFO: [VRFC 10-311] analyzing module TxPipeline
INFO: [VRFC 10-311] analyzing module TxBufferFifo
INFO: [VRFC 10-311] analyzing module TxHandler
INFO: [VRFC 10-311] analyzing module ReduceAddSync
INFO: [VRFC 10-311] analyzing module RxConverter
INFO: [VRFC 10-311] analyzing module REHandlerUnit
INFO: [VRFC 10-311] analyzing module REHandler
INFO: [VRFC 10-311] analyzing module RxRESearcher
INFO: [VRFC 10-311] analyzing module RxPipeline
INFO: [VRFC 10-311] analyzing module RxBufferFifo
INFO: [VRFC 10-311] analyzing module RxHandler
INFO: [VRFC 10-311] analyzing module PackageHandler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_fifo_lut.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_fifo_lut
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smartnic_sim
INFO: [VRFC 10-2458] undeclared symbol c2h_match_arg0, assumed default net type wire [D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv:108]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xelab -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'c2h_match_arg0' [D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv:108]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_qdma_stm_c2h_stub_sv
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=567,OUT_BI...
Compiling module xil_defaultlib.qdma_stm_h2c_stub
Compiling module xil_defaultlib.TxConverter
Compiling module xil_defaultlib.TxPipeline
Compiling module xil_defaultlib.TxBufferFifo
Compiling module xil_defaultlib.TxHandler
Compiling module xil_defaultlib.ReduceAddSync
Compiling module xil_defaultlib.RxConverter
Compiling module xil_defaultlib.REHandlerUnit
Compiling module xil_defaultlib.REHandler
Compiling module xil_defaultlib.RxRESearcher
Compiling module xil_defaultlib.RxPipeline
Compiling module xil_defaultlib.RxBufferFifo
Compiling module xil_defaultlib.RxHandler
Compiling module xil_defaultlib.PackageHandler
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=6...
Compiling module xpm.xpm_fifo_axis(PACKET_FIFO="true"...
Compiling module axis_data_fifo_v2_0_3.axis_data_fifo_v2_0_3_top(C_FAMI...
Compiling module xil_defaultlib.axis_data_fifo_0
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=514,OUT_BI...
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=174,OUT_BI...
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=615,OUT_BI...
Compiling module xil_defaultlib.qdma_stm_c2h_stub
Compiling module xil_defaultlib.mpsoc_wrapper
Compiling module xil_defaultlib.smartnic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot smartnic_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1238.262 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "smartnic_sim_behav -key {Behavioral:sim_1:Functional:smartnic_sim} -tclbatch {smartnic_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source smartnic_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'smartnic_sim_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1238.262 ; gain = 0.000
run 100 ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /smartnic_sim/mpsoc_wrapper_sim/cmac_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_131  Scope: smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'smartnic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smartnic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_c2h_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_c2h_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_h2c_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_h2c_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mpsoc_wrapper
INFO: [VRFC 10-2458] undeclared symbol QDMA_c2h_dpar, assumed default net type wire [D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:131]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/package_handler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxConverter
INFO: [VRFC 10-311] analyzing module TxPipeline
INFO: [VRFC 10-311] analyzing module TxBufferFifo
INFO: [VRFC 10-311] analyzing module TxHandler
INFO: [VRFC 10-311] analyzing module ReduceAddSync
INFO: [VRFC 10-311] analyzing module RxConverter
INFO: [VRFC 10-311] analyzing module REHandlerUnit
INFO: [VRFC 10-311] analyzing module REHandler
INFO: [VRFC 10-311] analyzing module RxRESearcher
INFO: [VRFC 10-311] analyzing module RxPipeline
INFO: [VRFC 10-311] analyzing module RxBufferFifo
INFO: [VRFC 10-311] analyzing module RxHandler
INFO: [VRFC 10-311] analyzing module PackageHandler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_fifo_lut.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_fifo_lut
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smartnic_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xelab -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_qdma_stm_c2h_stub_sv
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=567,OUT_BI...
Compiling module xil_defaultlib.qdma_stm_h2c_stub
Compiling module xil_defaultlib.TxConverter
Compiling module xil_defaultlib.TxPipeline
Compiling module xil_defaultlib.TxBufferFifo
Compiling module xil_defaultlib.TxHandler
Compiling module xil_defaultlib.ReduceAddSync
Compiling module xil_defaultlib.RxConverter
Compiling module xil_defaultlib.REHandlerUnit
Compiling module xil_defaultlib.REHandler
Compiling module xil_defaultlib.RxRESearcher
Compiling module xil_defaultlib.RxPipeline
Compiling module xil_defaultlib.RxBufferFifo
Compiling module xil_defaultlib.RxHandler
Compiling module xil_defaultlib.PackageHandler
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=6...
Compiling module xpm.xpm_fifo_axis(PACKET_FIFO="true"...
Compiling module axis_data_fifo_v2_0_3.axis_data_fifo_v2_0_3_top(C_FAMI...
Compiling module xil_defaultlib.axis_data_fifo_0
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=514,OUT_BI...
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=174,OUT_BI...
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=615,OUT_BI...
Compiling module xil_defaultlib.qdma_stm_c2h_stub
Compiling module xil_defaultlib.mpsoc_wrapper
Compiling module xil_defaultlib.smartnic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot smartnic_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1238.262 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1238.262 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1238.262 ; gain = 0.000
run 100 ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /smartnic_sim/mpsoc_wrapper_sim/cmac_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_131  Scope: smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/io_in_tdata}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/io_in_tvalid}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/io_in_tready}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/io_in_tlast}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/io_in_tuser}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/io_in_rx_info_tlen}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/io_in_extern_config_c2h_match_op}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/io_in_extern_config_c2h_match_arg_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/io_in_extern_config_c2h_match_arg_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/io_in_extern_config_c2h_match_arg_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/io_in_extern_config_c2h_match_arg_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/io_in_extern_config_c2h_match_arg_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/io_in_extern_config_c2h_match_arg_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/io_in_extern_config_c2h_match_arg_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/io_in_extern_config_c2h_match_arg_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/io_out_tdata}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/io_out_tvalid}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/io_out_tready}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/io_out_tlast}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/io_out_tuser}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/io_out_rx_info_tlen}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/io_out_rx_info_qid}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/io_out_rx_info_ip_chksum}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/io_out_rx_info_tcp_chksum}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/io_out_extern_config_c2h_match_op}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_0_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_0_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_0_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_0_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_0_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_0_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_0_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_0_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_0_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_0_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_0_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_0_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_0_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_0_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_0_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_0_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_0_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_0_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_0_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_0_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_1_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_1_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_1_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_1_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_1_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_1_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_1_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_1_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_1_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_1_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_1_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_1_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_1_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_1_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_1_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_1_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_1_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_1_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_1_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_1_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_2_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_2_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_2_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_2_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_2_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_2_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_2_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_2_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_2_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_2_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_2_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_2_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_2_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_2_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_2_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_2_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_2_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_2_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_2_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_2_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_3_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_3_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_3_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_3_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_3_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_3_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_3_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_3_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_3_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_3_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_3_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_3_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_3_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_3_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_3_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_3_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_3_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_3_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_3_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_3_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_4_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_4_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_4_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_4_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_4_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_4_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_4_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_4_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_4_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_4_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_4_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_4_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_4_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_4_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_4_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_4_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_4_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_4_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_4_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_4_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_5_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_5_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_5_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_5_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_5_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_5_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_5_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_5_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_5_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_5_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_5_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_5_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_5_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_5_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_5_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_5_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_5_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_5_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_5_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_5_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_6_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_6_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_6_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_6_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_6_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_6_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_6_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_6_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_6_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_6_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_6_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_6_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_6_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_6_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_6_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_6_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_6_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_6_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_6_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_6_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_7_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_7_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_7_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_7_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_7_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_7_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_7_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_7_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_7_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_7_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_7_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_7_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_7_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_7_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_7_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_7_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_7_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_7_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_7_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_7_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_8_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_8_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_8_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_8_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_8_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_8_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_8_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_8_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_8_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_8_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_8_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_8_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_8_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_8_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_8_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_8_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_8_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_8_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_8_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_8_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_9_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_9_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_9_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_9_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_9_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_9_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_9_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_9_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_9_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_9_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_9_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_9_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_9_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_9_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_9_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_9_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_9_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_9_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_9_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_9_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_10_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_10_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_10_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_10_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_10_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_10_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_10_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_10_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_10_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_10_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_10_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_10_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_10_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_10_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_10_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_10_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_10_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_10_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_10_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_10_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_11_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_11_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_11_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_11_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_11_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_11_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_11_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_11_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_11_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_11_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_11_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_11_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_11_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_11_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_11_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_11_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_11_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_11_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_11_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_11_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_12_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_12_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_12_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_12_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_12_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_12_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_12_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_12_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_12_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_12_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_12_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_12_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_12_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_12_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_12_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_12_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_12_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_12_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_12_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_12_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_13_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_13_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_13_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_13_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_13_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_13_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_13_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_13_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_13_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_13_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_13_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_13_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_13_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_13_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_13_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_13_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_13_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_13_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_13_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_13_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_14_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_14_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_14_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_14_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_14_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_14_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_14_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_14_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_14_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_14_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_14_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_14_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_14_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_14_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_14_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_14_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_14_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_14_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_14_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_14_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_15_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_15_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_15_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_15_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_15_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_15_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_15_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_15_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_15_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_15_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_15_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_15_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_15_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_15_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_15_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_15_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_15_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_15_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_15_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_15_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_16_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_16_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_16_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_16_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_16_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_16_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_16_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_16_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_16_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_16_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_16_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_16_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_16_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_16_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_16_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_16_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_16_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_16_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_16_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_16_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_17_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_17_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_17_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_17_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_17_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_17_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_17_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_17_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_17_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_17_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_17_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_17_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_17_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_17_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_17_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_17_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_17_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_17_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_17_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_17_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_18_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_18_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_18_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_18_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_18_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_18_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_18_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_18_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_18_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_18_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_18_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_18_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_18_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_18_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_18_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_18_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_18_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_18_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_18_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_18_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_19_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_19_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_19_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_19_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_19_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_19_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_19_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_19_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_19_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_19_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_19_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_19_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_19_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_19_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_19_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_19_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_19_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_19_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_19_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_19_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_20_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_20_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_20_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_20_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_20_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_20_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_20_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_20_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_20_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_20_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_20_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_20_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_20_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_20_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_20_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_20_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_20_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_20_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_20_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_20_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_21_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_21_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_21_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_21_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_21_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_21_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_21_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_21_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_21_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_21_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_21_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_21_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_21_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_21_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_21_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_21_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_21_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_21_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_21_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_21_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_22_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_22_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_22_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_22_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_22_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_22_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_22_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_22_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_22_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_22_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_22_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_22_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_22_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_22_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_22_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_22_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_22_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_22_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_22_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_22_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_23_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_23_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_23_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_23_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_23_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_23_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_23_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_23_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_23_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_23_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_23_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_23_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_23_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_23_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_23_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_23_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_23_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_23_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_23_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_23_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_24_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_24_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_24_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_24_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_24_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_24_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_24_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_24_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_24_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_24_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_24_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_24_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_24_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_24_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_24_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_24_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_24_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_24_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_24_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_24_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_25_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_25_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_25_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_25_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_25_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_25_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_25_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_25_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_25_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_25_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_25_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_25_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_25_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_25_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_25_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_25_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_25_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_25_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_25_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_25_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_26_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_26_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_26_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_26_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_26_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_26_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_26_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_26_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_26_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_26_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_26_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_26_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_26_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_26_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_26_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_26_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_26_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_26_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_26_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_26_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_27_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_27_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_27_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_27_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_27_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_27_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_27_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_27_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_27_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_27_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_27_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_27_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_27_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_27_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_27_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_27_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_27_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_27_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_27_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_27_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_28_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_28_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_28_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_28_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_28_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_28_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_28_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_28_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_28_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_28_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_28_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_28_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_28_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_28_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_28_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_28_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_28_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_28_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_28_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_28_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_29_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_29_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_29_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_29_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_29_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_29_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_29_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_29_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_29_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_29_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_29_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_29_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_29_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_29_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_29_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_29_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_29_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_29_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_29_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_29_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_30_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_30_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_30_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_30_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_30_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_30_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_30_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_30_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_30_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_30_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_30_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_30_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_30_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_30_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_30_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_30_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_30_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_30_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_30_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_30_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_31_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_31_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_31_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_31_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_31_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_31_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_31_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_31_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_31_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_31_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_31_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_31_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_31_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_31_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_31_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_31_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_31_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_31_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_31_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_31_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/in_shake_hand}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/out_shake_hand}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_in_reg_T_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/in_reg_r}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/in_reg_tlast}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/in_reg_tvalid}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/in_reg_tdata}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/in_reg_rx_info_qid}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_extern_config_reg_T}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/extern_config_reg_r}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/extern_config_reg_c2h_match_arg_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/extern_config_reg_c2h_match_arg_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/extern_config_reg_c2h_match_arg_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/extern_config_reg_c2h_match_arg_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/extern_config_reg_c2h_match_arg_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/extern_config_reg_c2h_match_arg_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/extern_config_reg_c2h_match_arg_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/extern_config_reg_c2h_match_arg_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/extern_config_reg_c2h_match_op}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/first_beat_reg}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/in_reg_used_reg}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_io_out_tvalid_T}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/beat_counter_reg}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/match_found_reg}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_beat_counter_reg_T_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_input_rule_T}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_16}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_17}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_18}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_19}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_20}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_21}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_22}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_23}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_24}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_25}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_26}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_27}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_28}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_29}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_30}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_31}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_16}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_17}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_18}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_19}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_20}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_21}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_22}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_23}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_24}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_25}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_26}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_27}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_28}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_29}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_30}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_31}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_32}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_33}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_34}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_35}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_36}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_37}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_38}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_match_found_reg_T}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_io_out_rx_info_qid_T_1}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'smartnic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smartnic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xelab -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1264.570 ; gain = 0.000
run 100 ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /smartnic_sim/mpsoc_wrapper_sim/cmac_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_131  Scope: smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/io_in_tdata}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/io_in_tvalid}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/io_in_tready}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/io_in_tlast}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/io_in_tuser}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/io_in_rx_info_tlen}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/io_in_extern_config_c2h_match_op}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/io_in_extern_config_c2h_match_arg_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/io_in_extern_config_c2h_match_arg_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/io_in_extern_config_c2h_match_arg_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/io_in_extern_config_c2h_match_arg_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/io_in_extern_config_c2h_match_arg_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/io_in_extern_config_c2h_match_arg_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/io_in_extern_config_c2h_match_arg_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/io_in_extern_config_c2h_match_arg_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/io_out_tdata}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/io_out_tvalid}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/io_out_tready}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/io_out_tlast}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/io_out_tuser}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/io_out_rx_info_tlen}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/io_out_rx_info_qid}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/io_out_rx_info_ip_chksum}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/io_out_rx_info_tcp_chksum}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/io_out_extern_config_c2h_match_op}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_0_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_0_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_0_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_0_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_0_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_0_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_0_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_0_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_0_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_0_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_0_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_0_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_0_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_0_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_0_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_0_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_0_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_0_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_0_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_0_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_1_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_1_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_1_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_1_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_1_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_1_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_1_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_1_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_1_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_1_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_1_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_1_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_1_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_1_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_1_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_1_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_1_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_1_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_1_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_1_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_2_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_2_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_2_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_2_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_2_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_2_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_2_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_2_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_2_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_2_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_2_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_2_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_2_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_2_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_2_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_2_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_2_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_2_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_2_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_2_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_3_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_3_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_3_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_3_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_3_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_3_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_3_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_3_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_3_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_3_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_3_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_3_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_3_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_3_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_3_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_3_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_3_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_3_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_3_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_3_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_4_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_4_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_4_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_4_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_4_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_4_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_4_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_4_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_4_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_4_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_4_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_4_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_4_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_4_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_4_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_4_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_4_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_4_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_4_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_4_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_5_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_5_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_5_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_5_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_5_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_5_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_5_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_5_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_5_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_5_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_5_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_5_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_5_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_5_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_5_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_5_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_5_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_5_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_5_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_5_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_6_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_6_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_6_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_6_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_6_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_6_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_6_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_6_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_6_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_6_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_6_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_6_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_6_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_6_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_6_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_6_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_6_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_6_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_6_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_6_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_7_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_7_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_7_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_7_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_7_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_7_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_7_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_7_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_7_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_7_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_7_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_7_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_7_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_7_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_7_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_7_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_7_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_7_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_7_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_7_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_8_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_8_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_8_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_8_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_8_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_8_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_8_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_8_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_8_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_8_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_8_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_8_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_8_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_8_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_8_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_8_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_8_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_8_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_8_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_8_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_9_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_9_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_9_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_9_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_9_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_9_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_9_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_9_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_9_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_9_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_9_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_9_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_9_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_9_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_9_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_9_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_9_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_9_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_9_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_9_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_10_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_10_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_10_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_10_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_10_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_10_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_10_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_10_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_10_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_10_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_10_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_10_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_10_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_10_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_10_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_10_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_10_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_10_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_10_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_10_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_11_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_11_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_11_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_11_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_11_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_11_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_11_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_11_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_11_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_11_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_11_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_11_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_11_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_11_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_11_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_11_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_11_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_11_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_11_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_11_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_12_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_12_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_12_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_12_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_12_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_12_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_12_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_12_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_12_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_12_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_12_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_12_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_12_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_12_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_12_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_12_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_12_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_12_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_12_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_12_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_13_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_13_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_13_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_13_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_13_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_13_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_13_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_13_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_13_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_13_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_13_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_13_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_13_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_13_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_13_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_13_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_13_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_13_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_13_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_13_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_14_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_14_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_14_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_14_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_14_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_14_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_14_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_14_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_14_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_14_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_14_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_14_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_14_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_14_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_14_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_14_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_14_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_14_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_14_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_14_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_15_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_15_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_15_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_15_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_15_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_15_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_15_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_15_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_15_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_15_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_15_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_15_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_15_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_15_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_15_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_15_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_15_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_15_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_15_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_15_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_16_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_16_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_16_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_16_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_16_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_16_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_16_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_16_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_16_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_16_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_16_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_16_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_16_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_16_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_16_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_16_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_16_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_16_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_16_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_16_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_17_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_17_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_17_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_17_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_17_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_17_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_17_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_17_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_17_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_17_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_17_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_17_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_17_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_17_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_17_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_17_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_17_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_17_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_17_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_17_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_18_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_18_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_18_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_18_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_18_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_18_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_18_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_18_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_18_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_18_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_18_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_18_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_18_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_18_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_18_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_18_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_18_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_18_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_18_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_18_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_19_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_19_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_19_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_19_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_19_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_19_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_19_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_19_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_19_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_19_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_19_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_19_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_19_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_19_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_19_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_19_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_19_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_19_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_19_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_19_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_20_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_20_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_20_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_20_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_20_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_20_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_20_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_20_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_20_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_20_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_20_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_20_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_20_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_20_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_20_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_20_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_20_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_20_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_20_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_20_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_21_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_21_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_21_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_21_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_21_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_21_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_21_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_21_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_21_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_21_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_21_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_21_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_21_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_21_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_21_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_21_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_21_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_21_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_21_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_21_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_22_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_22_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_22_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_22_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_22_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_22_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_22_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_22_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_22_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_22_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_22_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_22_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_22_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_22_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_22_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_22_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_22_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_22_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_22_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_22_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_23_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_23_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_23_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_23_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_23_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_23_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_23_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_23_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_23_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_23_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_23_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_23_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_23_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_23_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_23_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_23_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_23_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_23_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_23_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_23_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_24_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_24_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_24_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_24_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_24_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_24_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_24_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_24_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_24_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_24_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_24_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_24_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_24_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_24_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_24_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_24_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_24_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_24_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_24_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_24_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_25_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_25_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_25_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_25_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_25_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_25_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_25_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_25_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_25_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_25_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_25_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_25_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_25_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_25_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_25_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_25_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_25_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_25_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_25_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_25_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_26_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_26_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_26_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_26_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_26_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_26_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_26_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_26_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_26_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_26_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_26_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_26_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_26_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_26_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_26_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_26_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_26_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_26_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_26_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_26_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_27_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_27_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_27_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_27_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_27_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_27_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_27_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_27_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_27_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_27_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_27_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_27_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_27_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_27_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_27_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_27_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_27_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_27_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_27_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_27_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_28_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_28_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_28_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_28_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_28_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_28_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_28_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_28_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_28_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_28_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_28_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_28_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_28_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_28_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_28_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_28_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_28_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_28_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_28_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_28_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_29_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_29_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_29_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_29_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_29_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_29_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_29_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_29_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_29_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_29_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_29_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_29_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_29_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_29_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_29_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_29_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_29_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_29_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_29_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_29_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_30_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_30_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_30_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_30_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_30_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_30_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_30_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_30_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_30_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_30_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_30_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_30_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_30_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_30_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_30_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_30_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_30_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_30_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_30_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_30_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_31_clock}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_31_reset}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_31_io_in_char}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_31_io_in_rule_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_31_io_in_rule_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_31_io_in_rule_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_31_io_in_rule_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_31_io_in_rule_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_31_io_in_rule_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_31_io_in_rule_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_31_io_in_rule_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_31_io_in_rule_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_31_io_in_rule_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_31_io_in_rule_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_31_io_in_rule_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_31_io_in_rule_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_31_io_in_rule_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_31_io_in_rule_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_31_io_in_rule_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_31_io_out_state}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/in_shake_hand}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/out_shake_hand}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_in_reg_T_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/in_reg_r}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/in_reg_tlast}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/in_reg_tvalid}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/in_reg_tdata}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/in_reg_rx_info_qid}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_extern_config_reg_T}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/extern_config_reg_r}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/extern_config_reg_c2h_match_arg_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/extern_config_reg_c2h_match_arg_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/extern_config_reg_c2h_match_arg_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/extern_config_reg_c2h_match_arg_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/extern_config_reg_c2h_match_arg_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/extern_config_reg_c2h_match_arg_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/extern_config_reg_c2h_match_arg_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/extern_config_reg_c2h_match_arg_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/extern_config_reg_c2h_match_op}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/first_beat_reg}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/in_reg_used_reg}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_io_out_tvalid_T}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/beat_counter_reg}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/match_found_reg}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_beat_counter_reg_T_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_input_rule_T}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_0}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_1}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_2}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_3}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_4}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_5}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_6}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_7}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_16}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_17}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_18}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_19}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_20}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_21}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_22}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_23}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_24}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_25}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_26}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_27}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_28}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_29}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_30}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/state_accept_vec_31}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_8}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_9}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_10}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_11}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_12}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_13}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_14}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_15}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_16}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_17}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_18}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_19}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_20}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_21}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_22}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_23}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_24}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_25}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_26}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_27}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_28}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_29}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_30}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_31}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_32}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_33}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_34}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_35}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_36}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_37}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_GEN_38}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_match_found_reg_T}} {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/_io_out_rx_info_qid_T_1}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'smartnic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smartnic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_c2h_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_c2h_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_h2c_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_h2c_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mpsoc_wrapper
INFO: [VRFC 10-2458] undeclared symbol QDMA_c2h_dpar, assumed default net type wire [D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:131]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/package_handler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxConverter
INFO: [VRFC 10-311] analyzing module TxPipeline
INFO: [VRFC 10-311] analyzing module TxBufferFifo
INFO: [VRFC 10-311] analyzing module TxHandler
INFO: [VRFC 10-311] analyzing module ReduceAddSync
INFO: [VRFC 10-311] analyzing module RxConverter
INFO: [VRFC 10-311] analyzing module REHandlerUnit
INFO: [VRFC 10-311] analyzing module REHandler
INFO: [VRFC 10-311] analyzing module RxRESearcher
INFO: [VRFC 10-311] analyzing module RxPipeline
INFO: [VRFC 10-311] analyzing module RxBufferFifo
INFO: [VRFC 10-311] analyzing module RxHandler
INFO: [VRFC 10-311] analyzing module PackageHandler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_fifo_lut.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_fifo_lut
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smartnic_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xelab -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_qdma_stm_c2h_stub_sv
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=567,OUT_BI...
Compiling module xil_defaultlib.qdma_stm_h2c_stub
Compiling module xil_defaultlib.TxConverter
Compiling module xil_defaultlib.TxPipeline
Compiling module xil_defaultlib.TxBufferFifo
Compiling module xil_defaultlib.TxHandler
Compiling module xil_defaultlib.ReduceAddSync
Compiling module xil_defaultlib.RxConverter
Compiling module xil_defaultlib.REHandlerUnit
Compiling module xil_defaultlib.REHandler
Compiling module xil_defaultlib.RxRESearcher
Compiling module xil_defaultlib.RxPipeline
Compiling module xil_defaultlib.RxBufferFifo
Compiling module xil_defaultlib.RxHandler
Compiling module xil_defaultlib.PackageHandler
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=6...
Compiling module xpm.xpm_fifo_axis(PACKET_FIFO="true"...
Compiling module axis_data_fifo_v2_0_3.axis_data_fifo_v2_0_3_top(C_FAMI...
Compiling module xil_defaultlib.axis_data_fifo_0
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=514,OUT_BI...
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=174,OUT_BI...
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=615,OUT_BI...
Compiling module xil_defaultlib.qdma_stm_c2h_stub
Compiling module xil_defaultlib.mpsoc_wrapper
Compiling module xil_defaultlib.smartnic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot smartnic_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1347.711 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1347.711 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1347.711 ; gain = 0.000
run 100 ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /smartnic_sim/mpsoc_wrapper_sim/cmac_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_131  Scope: smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'smartnic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smartnic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_c2h_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_c2h_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_h2c_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_h2c_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mpsoc_wrapper
INFO: [VRFC 10-2458] undeclared symbol QDMA_c2h_dpar, assumed default net type wire [D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:131]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/package_handler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxConverter
INFO: [VRFC 10-311] analyzing module TxPipeline
INFO: [VRFC 10-311] analyzing module TxBufferFifo
INFO: [VRFC 10-311] analyzing module TxHandler
INFO: [VRFC 10-311] analyzing module ReduceAddSync
INFO: [VRFC 10-311] analyzing module RxConverter
INFO: [VRFC 10-311] analyzing module REHandlerUnit
INFO: [VRFC 10-311] analyzing module REHandler
INFO: [VRFC 10-311] analyzing module RxRESearcher
INFO: [VRFC 10-311] analyzing module RxPipeline
INFO: [VRFC 10-311] analyzing module RxBufferFifo
INFO: [VRFC 10-311] analyzing module RxHandler
INFO: [VRFC 10-311] analyzing module PackageHandler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_fifo_lut.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_fifo_lut
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smartnic_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xelab -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_qdma_stm_c2h_stub_sv
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=567,OUT_BI...
Compiling module xil_defaultlib.qdma_stm_h2c_stub
Compiling module xil_defaultlib.TxConverter
Compiling module xil_defaultlib.TxPipeline
Compiling module xil_defaultlib.TxBufferFifo
Compiling module xil_defaultlib.TxHandler
Compiling module xil_defaultlib.ReduceAddSync
Compiling module xil_defaultlib.RxConverter
Compiling module xil_defaultlib.REHandlerUnit
Compiling module xil_defaultlib.REHandler
Compiling module xil_defaultlib.RxRESearcher
Compiling module xil_defaultlib.RxPipeline
Compiling module xil_defaultlib.RxBufferFifo
Compiling module xil_defaultlib.RxHandler
Compiling module xil_defaultlib.PackageHandler
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=6...
Compiling module xpm.xpm_fifo_axis(PACKET_FIFO="true"...
Compiling module axis_data_fifo_v2_0_3.axis_data_fifo_v2_0_3_top(C_FAMI...
Compiling module xil_defaultlib.axis_data_fifo_0
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=514,OUT_BI...
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=174,OUT_BI...
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=615,OUT_BI...
Compiling module xil_defaultlib.qdma_stm_c2h_stub
Compiling module xil_defaultlib.mpsoc_wrapper
Compiling module xil_defaultlib.smartnic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot smartnic_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1347.711 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1347.711 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1347.711 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'smartnic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smartnic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xelab -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1347.711 ; gain = 0.000
run 100 ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /smartnic_sim/mpsoc_wrapper_sim/cmac_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_131  Scope: smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher/re_handler_queue_27}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'smartnic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smartnic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xelab -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1347.711 ; gain = 0.000
run 100 ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /smartnic_sim/mpsoc_wrapper_sim/cmac_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_131  Scope: smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'smartnic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smartnic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_c2h_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_c2h_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_h2c_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_h2c_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mpsoc_wrapper
INFO: [VRFC 10-2458] undeclared symbol QDMA_c2h_dpar, assumed default net type wire [D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:131]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/package_handler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxConverter
INFO: [VRFC 10-311] analyzing module TxPipeline
INFO: [VRFC 10-311] analyzing module TxBufferFifo
INFO: [VRFC 10-311] analyzing module TxHandler
INFO: [VRFC 10-311] analyzing module ReduceAddSync
INFO: [VRFC 10-311] analyzing module RxConverter
INFO: [VRFC 10-311] analyzing module REHandlerUnit
INFO: [VRFC 10-311] analyzing module REHandler
INFO: [VRFC 10-311] analyzing module RxRESearcher
INFO: [VRFC 10-311] analyzing module RxPipeline
INFO: [VRFC 10-311] analyzing module RxBufferFifo
INFO: [VRFC 10-311] analyzing module RxHandler
INFO: [VRFC 10-311] analyzing module PackageHandler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_fifo_lut.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_fifo_lut
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smartnic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xelab -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_qdma_stm_c2h_stub_sv
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=567,OUT_BI...
Compiling module xil_defaultlib.qdma_stm_h2c_stub
Compiling module xil_defaultlib.TxConverter
Compiling module xil_defaultlib.TxPipeline
Compiling module xil_defaultlib.TxBufferFifo
Compiling module xil_defaultlib.TxHandler
Compiling module xil_defaultlib.ReduceAddSync
Compiling module xil_defaultlib.RxConverter
Compiling module xil_defaultlib.REHandlerUnit
Compiling module xil_defaultlib.REHandler
Compiling module xil_defaultlib.RxRESearcher
Compiling module xil_defaultlib.RxPipeline
Compiling module xil_defaultlib.RxBufferFifo
Compiling module xil_defaultlib.RxHandler
Compiling module xil_defaultlib.PackageHandler
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=6...
Compiling module xpm.xpm_fifo_axis(PACKET_FIFO="true"...
Compiling module axis_data_fifo_v2_0_3.axis_data_fifo_v2_0_3_top(C_FAMI...
Compiling module xil_defaultlib.axis_data_fifo_0
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=514,OUT_BI...
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=174,OUT_BI...
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=615,OUT_BI...
Compiling module xil_defaultlib.qdma_stm_c2h_stub
Compiling module xil_defaultlib.mpsoc_wrapper
Compiling module xil_defaultlib.smartnic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot smartnic_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1347.711 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1347.711 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1347.711 ; gain = 0.000
run 100 ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /smartnic_sim/mpsoc_wrapper_sim/cmac_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_131  Scope: smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/smartnic_sim}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'smartnic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smartnic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_c2h_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_c2h_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_h2c_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_h2c_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mpsoc_wrapper
INFO: [VRFC 10-2458] undeclared symbol QDMA_c2h_dpar, assumed default net type wire [D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:131]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/package_handler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxConverter
INFO: [VRFC 10-311] analyzing module TxPipeline
INFO: [VRFC 10-311] analyzing module TxBufferFifo
INFO: [VRFC 10-311] analyzing module TxHandler
INFO: [VRFC 10-311] analyzing module ReduceAddSync
INFO: [VRFC 10-311] analyzing module RxConverter
INFO: [VRFC 10-311] analyzing module REHandlerUnit
INFO: [VRFC 10-311] analyzing module REHandler
INFO: [VRFC 10-311] analyzing module RxRESearcher
INFO: [VRFC 10-311] analyzing module RxPipeline
INFO: [VRFC 10-311] analyzing module RxBufferFifo
INFO: [VRFC 10-311] analyzing module RxHandler
INFO: [VRFC 10-311] analyzing module PackageHandler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_fifo_lut.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_fifo_lut
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smartnic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xelab -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_qdma_stm_c2h_stub_sv
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=567,OUT_BI...
Compiling module xil_defaultlib.qdma_stm_h2c_stub
Compiling module xil_defaultlib.TxConverter
Compiling module xil_defaultlib.TxPipeline
Compiling module xil_defaultlib.TxBufferFifo
Compiling module xil_defaultlib.TxHandler
Compiling module xil_defaultlib.ReduceAddSync
Compiling module xil_defaultlib.RxConverter
Compiling module xil_defaultlib.REHandlerUnit
Compiling module xil_defaultlib.REHandler
Compiling module xil_defaultlib.RxRESearcher
Compiling module xil_defaultlib.RxPipeline
Compiling module xil_defaultlib.RxBufferFifo
Compiling module xil_defaultlib.RxHandler
Compiling module xil_defaultlib.PackageHandler
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=6...
Compiling module xpm.xpm_fifo_axis(PACKET_FIFO="true"...
Compiling module axis_data_fifo_v2_0_3.axis_data_fifo_v2_0_3_top(C_FAMI...
Compiling module xil_defaultlib.axis_data_fifo_0
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=514,OUT_BI...
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=174,OUT_BI...
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=615,OUT_BI...
Compiling module xil_defaultlib.qdma_stm_c2h_stub
Compiling module xil_defaultlib.mpsoc_wrapper
Compiling module xil_defaultlib.smartnic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot smartnic_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1347.711 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1347.711 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1347.711 ; gain = 0.000
run 100 ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /smartnic_sim/mpsoc_wrapper_sim/cmac_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_131  Scope: smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline/rx_re_searcher}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'smartnic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smartnic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xelab -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1347.711 ; gain = 0.000
run 100 ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /smartnic_sim/mpsoc_wrapper_sim/cmac_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_131  Scope: smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'smartnic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smartnic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_c2h_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_c2h_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_h2c_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_h2c_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mpsoc_wrapper
INFO: [VRFC 10-2458] undeclared symbol QDMA_c2h_dpar, assumed default net type wire [D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:131]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/package_handler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxConverter
INFO: [VRFC 10-311] analyzing module TxPipeline
INFO: [VRFC 10-311] analyzing module TxBufferFifo
INFO: [VRFC 10-311] analyzing module TxHandler
INFO: [VRFC 10-311] analyzing module ReduceAddSync
INFO: [VRFC 10-311] analyzing module RxConverter
INFO: [VRFC 10-311] analyzing module REHandlerUnit
INFO: [VRFC 10-311] analyzing module REHandler
INFO: [VRFC 10-311] analyzing module RxRESearcher
INFO: [VRFC 10-311] analyzing module RxPipeline
INFO: [VRFC 10-311] analyzing module RxBufferFifo
INFO: [VRFC 10-311] analyzing module RxHandler
INFO: [VRFC 10-311] analyzing module PackageHandler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_fifo_lut.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_fifo_lut
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smartnic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xelab -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_qdma_stm_c2h_stub_sv
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=567,OUT_BI...
Compiling module xil_defaultlib.qdma_stm_h2c_stub
Compiling module xil_defaultlib.TxConverter
Compiling module xil_defaultlib.TxPipeline
Compiling module xil_defaultlib.TxBufferFifo
Compiling module xil_defaultlib.TxHandler
Compiling module xil_defaultlib.ReduceAddSync
Compiling module xil_defaultlib.RxConverter
Compiling module xil_defaultlib.REHandlerUnit
Compiling module xil_defaultlib.REHandler
Compiling module xil_defaultlib.RxRESearcher
Compiling module xil_defaultlib.RxPipeline
Compiling module xil_defaultlib.RxBufferFifo
Compiling module xil_defaultlib.RxHandler
Compiling module xil_defaultlib.PackageHandler
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=6...
Compiling module xpm.xpm_fifo_axis(PACKET_FIFO="true"...
Compiling module axis_data_fifo_v2_0_3.axis_data_fifo_v2_0_3_top(C_FAMI...
Compiling module xil_defaultlib.axis_data_fifo_0
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=514,OUT_BI...
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=174,OUT_BI...
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=615,OUT_BI...
Compiling module xil_defaultlib.qdma_stm_c2h_stub
Compiling module xil_defaultlib.mpsoc_wrapper
Compiling module xil_defaultlib.smartnic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot smartnic_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1514.430 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1514.430 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 1514.430 ; gain = 0.000
run 100 ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /smartnic_sim/mpsoc_wrapper_sim/cmac_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_131  Scope: smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'smartnic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smartnic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_c2h_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_c2h_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_h2c_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_h2c_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mpsoc_wrapper
INFO: [VRFC 10-2458] undeclared symbol QDMA_c2h_dpar, assumed default net type wire [D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:131]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/package_handler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxConverter
INFO: [VRFC 10-311] analyzing module TxPipeline
INFO: [VRFC 10-311] analyzing module TxBufferFifo
INFO: [VRFC 10-311] analyzing module TxHandler
INFO: [VRFC 10-311] analyzing module ReduceAddSync
INFO: [VRFC 10-311] analyzing module RxConverter
INFO: [VRFC 10-311] analyzing module REHandlerUnit
INFO: [VRFC 10-311] analyzing module REHandler
INFO: [VRFC 10-311] analyzing module RxRESearcher
INFO: [VRFC 10-311] analyzing module RxPipeline
INFO: [VRFC 10-311] analyzing module RxBufferFifo
INFO: [VRFC 10-311] analyzing module RxHandler
INFO: [VRFC 10-311] analyzing module PackageHandler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_fifo_lut.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_fifo_lut
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smartnic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xelab -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_qdma_stm_c2h_stub_sv
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=567,OUT_BI...
Compiling module xil_defaultlib.qdma_stm_h2c_stub
Compiling module xil_defaultlib.TxConverter
Compiling module xil_defaultlib.TxPipeline
Compiling module xil_defaultlib.TxBufferFifo
Compiling module xil_defaultlib.TxHandler
Compiling module xil_defaultlib.ReduceAddSync
Compiling module xil_defaultlib.RxConverter
Compiling module xil_defaultlib.REHandlerUnit
Compiling module xil_defaultlib.REHandler
Compiling module xil_defaultlib.RxRESearcher
Compiling module xil_defaultlib.RxPipeline
Compiling module xil_defaultlib.RxBufferFifo
Compiling module xil_defaultlib.RxHandler
Compiling module xil_defaultlib.PackageHandler
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=6...
Compiling module xpm.xpm_fifo_axis(PACKET_FIFO="true"...
Compiling module axis_data_fifo_v2_0_3.axis_data_fifo_v2_0_3_top(C_FAMI...
Compiling module xil_defaultlib.axis_data_fifo_0
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=514,OUT_BI...
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=174,OUT_BI...
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=615,OUT_BI...
Compiling module xil_defaultlib.qdma_stm_c2h_stub
Compiling module xil_defaultlib.mpsoc_wrapper
Compiling module xil_defaultlib.smartnic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot smartnic_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1514.430 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1514.430 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1514.430 ; gain = 0.000
run 100 ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /smartnic_sim/mpsoc_wrapper_sim/cmac_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_131  Scope: smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/smartnic_sim}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'smartnic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smartnic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xelab -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1514.430 ; gain = 0.000
run 100 ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /smartnic_sim/mpsoc_wrapper_sim/cmac_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_131  Scope: smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler/rx_handler/rx_pipeline}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'smartnic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smartnic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xelab -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1514.430 ; gain = 0.000
run 100 ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /smartnic_sim/mpsoc_wrapper_sim/cmac_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_131  Scope: smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/smartnic_sim/mpsoc_wrapper_sim/my_package_handler}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'smartnic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smartnic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xelab -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1514.430 ; gain = 0.000
run 100 ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /smartnic_sim/mpsoc_wrapper_sim/cmac_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_131  Scope: smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/smartnic_sim/mpsoc_wrapper_sim/c2h_stub}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'smartnic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smartnic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xelab -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1514.430 ; gain = 0.000
run 100 ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /smartnic_sim/mpsoc_wrapper_sim/cmac_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_131  Scope: smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/smartnic_sim}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'smartnic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smartnic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xelab -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1549.082 ; gain = 0.000
run 100 ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /smartnic_sim/mpsoc_wrapper_sim/cmac_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_131  Scope: smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/smartnic_sim/mpsoc_wrapper_sim/c2h_stub}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'smartnic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smartnic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xelab -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1549.082 ; gain = 0.000
run 100 ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /smartnic_sim/mpsoc_wrapper_sim/cmac_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_131  Scope: smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'smartnic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smartnic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_c2h_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_c2h_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_h2c_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_h2c_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mpsoc_wrapper
INFO: [VRFC 10-2458] undeclared symbol QDMA_c2h_dpar, assumed default net type wire [D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:131]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/package_handler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxConverter
INFO: [VRFC 10-311] analyzing module TxPipeline
INFO: [VRFC 10-311] analyzing module TxBufferFifo
INFO: [VRFC 10-311] analyzing module TxHandler
INFO: [VRFC 10-311] analyzing module ReduceAddSync
INFO: [VRFC 10-311] analyzing module RxConverter
INFO: [VRFC 10-311] analyzing module REHandlerUnit
INFO: [VRFC 10-311] analyzing module REHandler
INFO: [VRFC 10-311] analyzing module RxRESearcher
INFO: [VRFC 10-311] analyzing module RxPipeline
INFO: [VRFC 10-311] analyzing module RxBufferFifo
INFO: [VRFC 10-311] analyzing module RxHandler
INFO: [VRFC 10-311] analyzing module PackageHandler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_fifo_lut.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_fifo_lut
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smartnic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xelab -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_qdma_stm_c2h_stub_sv
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=567,OUT_BI...
Compiling module xil_defaultlib.qdma_stm_h2c_stub
Compiling module xil_defaultlib.TxConverter
Compiling module xil_defaultlib.TxPipeline
Compiling module xil_defaultlib.TxBufferFifo
Compiling module xil_defaultlib.TxHandler
Compiling module xil_defaultlib.ReduceAddSync
Compiling module xil_defaultlib.RxConverter
Compiling module xil_defaultlib.REHandlerUnit
Compiling module xil_defaultlib.REHandler
Compiling module xil_defaultlib.RxRESearcher
Compiling module xil_defaultlib.RxPipeline
Compiling module xil_defaultlib.RxBufferFifo
Compiling module xil_defaultlib.RxHandler
Compiling module xil_defaultlib.PackageHandler
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=6...
Compiling module xpm.xpm_fifo_axis(PACKET_FIFO="true"...
Compiling module axis_data_fifo_v2_0_3.axis_data_fifo_v2_0_3_top(C_FAMI...
Compiling module xil_defaultlib.axis_data_fifo_0
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=514,OUT_BI...
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=174,OUT_BI...
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=615,OUT_BI...
Compiling module xil_defaultlib.qdma_stm_c2h_stub
Compiling module xil_defaultlib.mpsoc_wrapper
Compiling module xil_defaultlib.smartnic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot smartnic_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1549.082 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1549.082 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1549.082 ; gain = 0.000
run 100 ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /smartnic_sim/mpsoc_wrapper_sim/cmac_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_131  Scope: smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'smartnic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smartnic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_c2h_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_c2h_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_h2c_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_h2c_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mpsoc_wrapper
INFO: [VRFC 10-2458] undeclared symbol QDMA_c2h_dpar, assumed default net type wire [D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:131]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/package_handler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxConverter
INFO: [VRFC 10-311] analyzing module TxPipeline
INFO: [VRFC 10-311] analyzing module TxBufferFifo
INFO: [VRFC 10-311] analyzing module TxHandler
INFO: [VRFC 10-311] analyzing module ReduceAddSync
INFO: [VRFC 10-311] analyzing module RxConverter
INFO: [VRFC 10-311] analyzing module REHandlerUnit
INFO: [VRFC 10-311] analyzing module REHandler
INFO: [VRFC 10-311] analyzing module RxRESearcher
INFO: [VRFC 10-311] analyzing module RxPipeline
INFO: [VRFC 10-311] analyzing module RxBufferFifo
INFO: [VRFC 10-311] analyzing module RxHandler
INFO: [VRFC 10-311] analyzing module PackageHandler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_fifo_lut.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_fifo_lut
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smartnic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xelab -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_qdma_stm_c2h_stub_sv
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=567,OUT_BI...
Compiling module xil_defaultlib.qdma_stm_h2c_stub
Compiling module xil_defaultlib.TxConverter
Compiling module xil_defaultlib.TxPipeline
Compiling module xil_defaultlib.TxBufferFifo
Compiling module xil_defaultlib.TxHandler
Compiling module xil_defaultlib.ReduceAddSync
Compiling module xil_defaultlib.RxConverter
Compiling module xil_defaultlib.REHandlerUnit
Compiling module xil_defaultlib.REHandler
Compiling module xil_defaultlib.RxRESearcher
Compiling module xil_defaultlib.RxPipeline
Compiling module xil_defaultlib.RxBufferFifo
Compiling module xil_defaultlib.RxHandler
Compiling module xil_defaultlib.PackageHandler
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=6...
Compiling module xpm.xpm_fifo_axis(PACKET_FIFO="true"...
Compiling module axis_data_fifo_v2_0_3.axis_data_fifo_v2_0_3_top(C_FAMI...
Compiling module xil_defaultlib.axis_data_fifo_0
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=514,OUT_BI...
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=174,OUT_BI...
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=615,OUT_BI...
Compiling module xil_defaultlib.qdma_stm_c2h_stub
Compiling module xil_defaultlib.mpsoc_wrapper
Compiling module xil_defaultlib.smartnic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot smartnic_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1571.926 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1571.926 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1571.926 ; gain = 0.000
run 100 ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /smartnic_sim/mpsoc_wrapper_sim/cmac_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_131  Scope: smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/smartnic_sim/mpsoc_wrapper_sim/c2h_stub/u_inp_fifo}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'smartnic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smartnic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xelab -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1571.926 ; gain = 0.000
run 100 ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /smartnic_sim/mpsoc_wrapper_sim/cmac_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_131  Scope: smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/smartnic_sim/QDMA_axi_aclk}} {{/smartnic_sim/QDMA_axi_aresetn}} {{/smartnic_sim/QDMA_h2c_err}} {{/smartnic_sim/QDMA_h2c_mdata}} {{/smartnic_sim/QDMA_h2c_mty}} {{/smartnic_sim/QDMA_h2c_port_id}} {{/smartnic_sim/QDMA_h2c_qid}} {{/smartnic_sim/QDMA_h2c_tdata}} {{/smartnic_sim/QDMA_h2c_tlast}} {{/smartnic_sim/QDMA_h2c_tready}} {{/smartnic_sim/QDMA_h2c_tvalid}} {{/smartnic_sim/QDMA_h2c_zero_byte}} {{/smartnic_sim/QDMA_c2h_cmpt_cmpt_type}} {{/smartnic_sim/QDMA_c2h_cmpt_col_idx}} {{/smartnic_sim/QDMA_c2h_cmpt_data}} {{/smartnic_sim/QDMA_c2h_cmpt_dpar}} {{/smartnic_sim/QDMA_c2h_cmpt_err_idx}} {{/smartnic_sim/QDMA_c2h_cmpt_marker}} {{/smartnic_sim/QDMA_c2h_cmpt_qid}} {{/smartnic_sim/QDMA_c2h_cmpt_size}} {{/smartnic_sim/QDMA_c2h_cmpt_tready}} {{/smartnic_sim/QDMA_c2h_cmpt_tvalid}} {{/smartnic_sim/QDMA_c2h_cmpt_user_trig}} {{/smartnic_sim/QDMA_c2h_cmpt_wait_pld_pkt_id}} {{/smartnic_sim/QDMA_c2h_ctrl_has_cmpt}} {{/smartnic_sim/QDMA_c2h_ctrl_len}} {{/smartnic_sim/QDMA_c2h_ctrl_marker}} {{/smartnic_sim/QDMA_c2h_ctrl_qid}} {{/smartnic_sim/QDMA_c2h_mty}} {{/smartnic_sim/QDMA_c2h_tdata}} {{/smartnic_sim/QDMA_c2h_tlast}} {{/smartnic_sim/QDMA_c2h_tready}} {{/smartnic_sim/QDMA_c2h_tvalid}} {{/smartnic_sim/QDMA_h2c_pack_counter}} {{/smartnic_sim/QDMA_h2c_err_counter}} {{/smartnic_sim/QDMA_c2h_pack_counter}} {{/smartnic_sim/QDMA_c2h_err_counter}} {{/smartnic_sim/c2h_match_op}} {{/smartnic_sim/c2h_match_arg0}} {{/smartnic_sim/c2h_match_arg1}} {{/smartnic_sim/c2h_match_arg2}} {{/smartnic_sim/c2h_match_arg3}} {{/smartnic_sim/c2h_match_arg4}} {{/smartnic_sim/c2h_match_arg5}} {{/smartnic_sim/c2h_match_arg6}} {{/smartnic_sim/c2h_match_arg7}} {{/smartnic_sim/reset_counter}} {{/smartnic_sim/beat_counter}} {{/smartnic_sim/wait_timer}} {{/smartnic_sim/wait_status}} {{/smartnic_sim/h2c_shake_hand}} {{/smartnic_sim/c2h_shake_hand}} {{/smartnic_sim/c2h_cmpt_shake_hand}} {{/smartnic_sim/pkt_burst_len}} 
relaunch_sim
