{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530672685799 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530672685799 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 03 23:51:25 2018 " "Processing started: Tue Jul 03 23:51:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530672685799 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530672685799 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex_01 -c ex_01 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex_01 -c ex_01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530672685809 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1530672686262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-arch " "Found design unit 1: debounce-arch" {  } { { "debounce.vhd" "" { Text "C:/Users/allan/Documents/18_06_06/ex_01/debounce.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530672686746 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "C:/Users/allan/Documents/18_06_06/ex_01/debounce.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530672686746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530672686746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex_01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex_01-ex_01 " "Found design unit 1: ex_01-ex_01" {  } { { "ex_01.vhd" "" { Text "C:/Users/allan/Documents/18_06_06/ex_01/ex_01.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530672686746 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex_01 " "Found entity 1: ex_01" {  } { { "ex_01.vhd" "" { Text "C:/Users/allan/Documents/18_06_06/ex_01/ex_01.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530672686746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530672686746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_02.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex_02.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex_02-ex_02 " "Found design unit 1: ex_02-ex_02" {  } { { "ex_02.vhd" "" { Text "C:/Users/allan/Documents/18_06_06/ex_01/ex_02.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530672686746 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex_02 " "Found entity 1: ex_02" {  } { { "ex_02.vhd" "" { Text "C:/Users/allan/Documents/18_06_06/ex_01/ex_02.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530672686746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530672686746 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex_01 " "Elaborating entity \"ex_01\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1530672686793 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "final ex_01.vhd(28) " "Verilog HDL or VHDL warning at ex_01.vhd(28): object \"final\" assigned a value but never read" {  } { { "ex_01.vhd" "" { Text "C:/Users/allan/Documents/18_06_06/ex_01/ex_01.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1530672686793 "|ex_01"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "botao_inc_db ex_01.vhd(31) " "Verilog HDL or VHDL warning at ex_01.vhd(31): object \"botao_inc_db\" assigned a value but never read" {  } { { "ex_01.vhd" "" { Text "C:/Users/allan/Documents/18_06_06/ex_01/ex_01.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1530672686793 "|ex_01"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "botao_dec_db ex_01.vhd(32) " "Verilog HDL or VHDL warning at ex_01.vhd(32): object \"botao_dec_db\" assigned a value but never read" {  } { { "ex_01.vhd" "" { Text "C:/Users/allan/Documents/18_06_06/ex_01/ex_01.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1530672686793 "|ex_01"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saidadecbin_water ex_01.vhd(38) " "Verilog HDL or VHDL warning at ex_01.vhd(38): object \"saidadecbin_water\" assigned a value but never read" {  } { { "ex_01.vhd" "" { Text "C:/Users/allan/Documents/18_06_06/ex_01/ex_01.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1530672686793 "|ex_01"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count_level ex_01.vhd(78) " "Verilog HDL or VHDL warning at ex_01.vhd(78): object \"count_level\" assigned a value but never read" {  } { { "ex_01.vhd" "" { Text "C:/Users/allan/Documents/18_06_06/ex_01/ex_01.vhd" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1530672686793 "|ex_01"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enchimento ex_01.vhd(79) " "Verilog HDL or VHDL warning at ex_01.vhd(79): object \"enchimento\" assigned a value but never read" {  } { { "ex_01.vhd" "" { Text "C:/Users/allan/Documents/18_06_06/ex_01/ex_01.vhd" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1530672686793 "|ex_01"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "trigger ex_01.vhd(80) " "Verilog HDL or VHDL warning at ex_01.vhd(80): object \"trigger\" assigned a value but never read" {  } { { "ex_01.vhd" "" { Text "C:/Users/allan/Documents/18_06_06/ex_01/ex_01.vhd" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1530672686793 "|ex_01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:Inc_Buttondb " "Elaborating entity \"debounce\" for hierarchy \"debounce:Inc_Buttondb\"" {  } { { "ex_01.vhd" "Inc_Buttondb" { Text "C:/Users/allan/Documents/18_06_06/ex_01/ex_01.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530672686871 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "aux_level\[0\] Low " "Register aux_level\[0\] will power up to Low" {  } { { "ex_01.vhd" "" { Text "C:/Users/allan/Documents/18_06_06/ex_01/ex_01.vhd" 85 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1530672688856 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "up_down_pos\[0\] Low " "Register up_down_pos\[0\] will power up to Low" {  } { { "ex_01.vhd" "" { Text "C:/Users/allan/Documents/18_06_06/ex_01/ex_01.vhd" 85 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1530672688856 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "up_down_pos\[31\] Low " "Register up_down_pos\[31\] will power up to Low" {  } { { "ex_01.vhd" "" { Text "C:/Users/allan/Documents/18_06_06/ex_01/ex_01.vhd" 85 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1530672688856 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "aux_level\[31\] Low " "Register aux_level\[31\] will power up to Low" {  } { { "ex_01.vhd" "" { Text "C:/Users/allan/Documents/18_06_06/ex_01/ex_01.vhd" 85 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1530672688856 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter_level\[31\] Low " "Register counter_level\[31\] will power up to Low" {  } { { "ex_01.vhd" "" { Text "C:/Users/allan/Documents/18_06_06/ex_01/ex_01.vhd" 85 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1530672688856 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter_level\[0\] Low " "Register counter_level\[0\] will power up to Low" {  } { { "ex_01.vhd" "" { Text "C:/Users/allan/Documents/18_06_06/ex_01/ex_01.vhd" 85 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1530672688856 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "queue_pos\[0\] Low " "Register queue_pos\[0\] will power up to Low" {  } { { "ex_01.vhd" "" { Text "C:/Users/allan/Documents/18_06_06/ex_01/ex_01.vhd" 85 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1530672688856 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter\[31\] Low " "Register counter\[31\] will power up to Low" {  } { { "ex_01.vhd" "" { Text "C:/Users/allan/Documents/18_06_06/ex_01/ex_01.vhd" 85 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1530672688856 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter\[0\] Low " "Register counter\[0\] will power up to Low" {  } { { "ex_01.vhd" "" { Text "C:/Users/allan/Documents/18_06_06/ex_01/ex_01.vhd" 85 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1530672688856 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "queue_pos\[31\] Low " "Register queue_pos\[31\] will power up to Low" {  } { { "ex_01.vhd" "" { Text "C:/Users/allan/Documents/18_06_06/ex_01/ex_01.vhd" 85 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1530672688856 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1530672688856 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1530672688996 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1530672689465 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1530672689637 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530672689637 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "801 " "Implemented 801 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1530672689762 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1530672689762 ""} { "Info" "ICUT_CUT_TM_LCELLS" "766 " "Implemented 766 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1530672689762 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1530672689762 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530672689793 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 03 23:51:29 2018 " "Processing ended: Tue Jul 03 23:51:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530672689793 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530672689793 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530672689793 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530672689793 ""}
