// Seed: 1019186022
module module_0 (
    input uwire id_0,
    output wire id_1,
    input wand id_2
    , id_8,
    output wor id_3,
    output uwire id_4,
    input wand id_5,
    input supply1 id_6
);
  logic id_9;
  logic id_10;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    input wire id_2,
    input uwire id_3
    , id_7,
    output wand id_4,
    output wand id_5
);
  logic id_8;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_3,
      id_5,
      id_4,
      id_1,
      id_1
  );
endmodule
module module_2 (
    input wire id_0,
    output logic id_1,
    input tri id_2,
    input wor id_3,
    input supply0 id_4
);
  initial begin : LABEL_0
    id_1 = -1'h0;
  end
  wire id_6;
endmodule
module module_3 (
    output logic id_0,
    input tri1 id_1,
    input wire id_2,
    output logic id_3,
    input supply1 id_4,
    input wor id_5
);
  always @(-1) begin : LABEL_0
    id_0 <= id_4 < id_4;
  end
  final begin : LABEL_1
    id_3 <= id_3++ < -1;
  end
  module_2 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_1,
      id_2
  );
endmodule
