
# simulate using typica timings
iverilog -Ttyp -Wall -g2012 -gspecify -o test_74670.vvp  test_74670.v && vvp -i test_74670.vvp
