===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 34.8601 seconds

  ----Wall Time----  ----Name----
    4.0607 ( 11.6%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    Parse OMIR
    3.3887 (  9.7%)    Parse modules
    0.6458 (  1.9%)    Verify circuit
   20.0823 ( 57.6%)  'firrtl.circuit' Pipeline
    0.6118 (  1.8%)    LowerFIRRTLAnnotations
    0.0618 (  0.2%)    LowerIntrinsics
    0.0618 (  0.2%)      (A) circt::firrtl::InstanceGraph
    2.1745 (  6.2%)    'firrtl.module' Pipeline
    0.7006 (  2.0%)      DropName
    1.4738 (  4.2%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0660 (  0.2%)    'firrtl.module' Pipeline
    0.0660 (  0.2%)      LowerCHIRRTLPass
    0.1138 (  0.3%)    InferWidths
    0.6240 (  1.8%)    MemToRegOfVec
    0.8488 (  2.4%)    InferResets
    0.0605 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0850 (  0.2%)    WireDFT
    0.5428 (  1.6%)    'firrtl.module' Pipeline
    0.5428 (  1.6%)      FlattenMemory
    0.7746 (  2.2%)    LowerFIRRTLTypes
    0.8156 (  2.3%)    'firrtl.module' Pipeline
    0.7821 (  2.2%)      ExpandWhens
    0.0335 (  0.1%)      SFCCompat
    0.7494 (  2.1%)    Inliner
    0.8419 (  2.4%)    'firrtl.module' Pipeline
    0.8419 (  2.4%)      RandomizeRegisterInit
    0.4120 (  1.2%)    CheckCombCycles
    0.0588 (  0.2%)      (A) circt::firrtl::InstanceGraph
    7.5011 ( 21.5%)    'firrtl.module' Pipeline
    7.0650 ( 20.3%)      Canonicalizer
    0.4361 (  1.3%)      InferReadWrite
    0.1790 (  0.5%)    PrefixModules
    0.0761 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    1.1544 (  3.3%)    IMConstProp
    0.0694 (  0.2%)    AddSeqMemPorts
    0.0694 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.4436 (  1.3%)    CreateSiFiveMetadata
    0.0339 (  0.1%)    ExtractInstances
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    GrandCentral
    0.0000 (  0.0%)    GrandCentralSignalMappings
    0.6196 (  1.8%)    SymbolDCE
    0.0687 (  0.2%)    BlackBoxReader
    0.0687 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.3686 (  1.1%)    'firrtl.module' Pipeline
    0.3686 (  1.1%)      DropName
    0.5495 (  1.6%)  InnerSymbolDCE
    5.9557 ( 17.1%)  'firrtl.circuit' Pipeline
    4.9675 ( 14.2%)    'firrtl.module' Pipeline
    4.9675 ( 14.2%)      Canonicalizer
    0.5972 (  1.7%)    IMDeadCodeElim
    0.0715 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    EmitOMIR
    0.0362 (  0.1%)    ResolveTraces
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.2244 (  0.6%)    LowerXMR
    0.0292 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.6063 (  1.7%)  LowerFIRRTLToHW
    0.0266 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.9595 (  2.8%)  'hw.module' Pipeline
    0.1540 (  0.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.2558 (  0.7%)    Canonicalizer
    0.1291 (  0.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.4205 (  1.2%)    LowerSeqFIRRTLToSV
    0.0000 (  0.0%)  HWMemSimImpl
    0.8003 (  2.3%)  'hw.module' Pipeline
    0.2376 (  0.7%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.2815 (  0.8%)    Canonicalizer
    0.1186 (  0.3%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.1626 (  0.5%)    HWCleanup
    0.2045 (  0.6%)  'hw.module' Pipeline
    0.0250 (  0.1%)    HWLegalizeModules
    0.1794 (  0.5%)    PrettifyVerilog
    0.1699 (  0.5%)  StripDebugInfoWithPred
    1.3911 (  4.0%)  ExportVerilog
    0.4389 (  1.3%)  'builtin.module' Pipeline
    0.4031 (  1.2%)    'hw.module' Pipeline
    0.4030 (  1.2%)      PrepareForEmission
   -0.4355 ( -1.2%)  Rest
   34.8601 (100.0%)  Total

{
  totalTime: 34.891,
  maxMemory: 615772160
}
