$date
	Wed Aug  9 01:52:47 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testclkbench $end
$var reg 1 ! a $end
$scope module myclk $end
$var wire 1 ! a $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
$end
#1
1!
#2
0!
#3
1!
#4
0!
#5
1!
#6
0!
#7
1!
#8
0!
#9
1!
#10
0!
#11
1!
#12
0!
#13
1!
#14
0!
#15
1!
#16
0!
