
LED_Control.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000014  00800200  000008f8  0000098c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000008f8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000b1c  00800214  00800214  000009a0  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000009a0  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000009d0  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000170  00000000  00000000  00000a10  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001e12  00000000  00000000  00000b80  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001186  00000000  00000000  00002992  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000ea5  00000000  00000000  00003b18  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000400  00000000  00000000  000049c0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000009e6  00000000  00000000  00004dc0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000b6a  00000000  00000000  000057a6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000138  00000000  00000000  00006310  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	78 c0       	rjmp	.+240    	; 0xf2 <__ctors_end>
   2:	00 00       	nop
   4:	95 c0       	rjmp	.+298    	; 0x130 <__bad_interrupt>
   6:	00 00       	nop
   8:	93 c0       	rjmp	.+294    	; 0x130 <__bad_interrupt>
   a:	00 00       	nop
   c:	91 c0       	rjmp	.+290    	; 0x130 <__bad_interrupt>
   e:	00 00       	nop
  10:	8f c0       	rjmp	.+286    	; 0x130 <__bad_interrupt>
  12:	00 00       	nop
  14:	8d c0       	rjmp	.+282    	; 0x130 <__bad_interrupt>
  16:	00 00       	nop
  18:	8b c0       	rjmp	.+278    	; 0x130 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	89 c0       	rjmp	.+274    	; 0x130 <__bad_interrupt>
  1e:	00 00       	nop
  20:	87 c0       	rjmp	.+270    	; 0x130 <__bad_interrupt>
  22:	00 00       	nop
  24:	85 c0       	rjmp	.+266    	; 0x130 <__bad_interrupt>
  26:	00 00       	nop
  28:	83 c0       	rjmp	.+262    	; 0x130 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	81 c0       	rjmp	.+258    	; 0x130 <__bad_interrupt>
  2e:	00 00       	nop
  30:	7f c0       	rjmp	.+254    	; 0x130 <__bad_interrupt>
  32:	00 00       	nop
  34:	7d c0       	rjmp	.+250    	; 0x130 <__bad_interrupt>
  36:	00 00       	nop
  38:	7b c0       	rjmp	.+246    	; 0x130 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	79 c0       	rjmp	.+242    	; 0x130 <__bad_interrupt>
  3e:	00 00       	nop
  40:	77 c0       	rjmp	.+238    	; 0x130 <__bad_interrupt>
  42:	00 00       	nop
  44:	ea c0       	rjmp	.+468    	; 0x21a <__vector_17>
  46:	00 00       	nop
  48:	f3 c0       	rjmp	.+486    	; 0x230 <__vector_18>
  4a:	00 00       	nop
  4c:	71 c0       	rjmp	.+226    	; 0x130 <__bad_interrupt>
  4e:	00 00       	nop
  50:	6f c0       	rjmp	.+222    	; 0x130 <__bad_interrupt>
  52:	00 00       	nop
  54:	22 c2       	rjmp	.+1092   	; 0x49a <__vector_21>
  56:	00 00       	nop
  58:	6b c0       	rjmp	.+214    	; 0x130 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	69 c0       	rjmp	.+210    	; 0x130 <__bad_interrupt>
  5e:	00 00       	nop
  60:	67 c0       	rjmp	.+206    	; 0x130 <__bad_interrupt>
  62:	00 00       	nop
  64:	b2 c3       	rjmp	.+1892   	; 0x7ca <__vector_25>
  66:	00 00       	nop
  68:	73 c3       	rjmp	.+1766   	; 0x750 <__vector_26>
  6a:	00 00       	nop
  6c:	61 c0       	rjmp	.+194    	; 0x130 <__bad_interrupt>
  6e:	00 00       	nop
  70:	5f c0       	rjmp	.+190    	; 0x130 <__bad_interrupt>
  72:	00 00       	nop
  74:	5d c0       	rjmp	.+186    	; 0x130 <__bad_interrupt>
  76:	00 00       	nop
  78:	5b c0       	rjmp	.+182    	; 0x130 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	59 c0       	rjmp	.+178    	; 0x130 <__bad_interrupt>
  7e:	00 00       	nop
  80:	e2 c0       	rjmp	.+452    	; 0x246 <__vector_32>
  82:	00 00       	nop
  84:	eb c0       	rjmp	.+470    	; 0x25c <__vector_33>
  86:	00 00       	nop
  88:	53 c0       	rjmp	.+166    	; 0x130 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	51 c0       	rjmp	.+162    	; 0x130 <__bad_interrupt>
  8e:	00 00       	nop
  90:	4f c0       	rjmp	.+158    	; 0x130 <__bad_interrupt>
  92:	00 00       	nop
  94:	4d c0       	rjmp	.+154    	; 0x130 <__bad_interrupt>
  96:	00 00       	nop
  98:	4b c0       	rjmp	.+150    	; 0x130 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	49 c0       	rjmp	.+146    	; 0x130 <__bad_interrupt>
  9e:	00 00       	nop
  a0:	47 c0       	rjmp	.+142    	; 0x130 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	45 c0       	rjmp	.+138    	; 0x130 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	e4 c0       	rjmp	.+456    	; 0x272 <__vector_42>
  aa:	00 00       	nop
  ac:	ed c0       	rjmp	.+474    	; 0x288 <__vector_43>
  ae:	00 00       	nop
  b0:	3f c0       	rjmp	.+126    	; 0x130 <__bad_interrupt>
  b2:	00 00       	nop
  b4:	3d c0       	rjmp	.+122    	; 0x130 <__bad_interrupt>
  b6:	00 00       	nop
  b8:	3b c0       	rjmp	.+118    	; 0x130 <__bad_interrupt>
  ba:	00 00       	nop
  bc:	f0 c0       	rjmp	.+480    	; 0x29e <__vector_47>
  be:	00 00       	nop
  c0:	f9 c0       	rjmp	.+498    	; 0x2b4 <__vector_48>
  c2:	00 00       	nop
  c4:	35 c0       	rjmp	.+106    	; 0x130 <__bad_interrupt>
  c6:	00 00       	nop
  c8:	33 c0       	rjmp	.+102    	; 0x130 <__bad_interrupt>
  ca:	00 00       	nop
  cc:	31 c0       	rjmp	.+98     	; 0x130 <__bad_interrupt>
  ce:	00 00       	nop
  d0:	2f c0       	rjmp	.+94     	; 0x130 <__bad_interrupt>
  d2:	00 00       	nop
  d4:	2d c0       	rjmp	.+90     	; 0x130 <__bad_interrupt>
  d6:	00 00       	nop
  d8:	2b c0       	rjmp	.+86     	; 0x130 <__bad_interrupt>
  da:	00 00       	nop
  dc:	29 c0       	rjmp	.+82     	; 0x130 <__bad_interrupt>
  de:	00 00       	nop
  e0:	27 c0       	rjmp	.+78     	; 0x130 <__bad_interrupt>
  e2:	00 00       	nop
  e4:	72 01       	movw	r14, r4
  e6:	92 01       	movw	r18, r4
  e8:	b1 01       	movw	r22, r2
  ea:	d1 01       	movw	r26, r2
  ec:	f0 01       	movw	r30, r0
  ee:	10 02       	muls	r17, r16
  f0:	2c 02       	muls	r18, r28

000000f2 <__ctors_end>:
  f2:	11 24       	eor	r1, r1
  f4:	1f be       	out	0x3f, r1	; 63
  f6:	cf ef       	ldi	r28, 0xFF	; 255
  f8:	d1 e2       	ldi	r29, 0x21	; 33
  fa:	de bf       	out	0x3e, r29	; 62
  fc:	cd bf       	out	0x3d, r28	; 61
  fe:	00 e0       	ldi	r16, 0x00	; 0
 100:	0c bf       	out	0x3c, r16	; 60

00000102 <__do_copy_data>:
 102:	12 e0       	ldi	r17, 0x02	; 2
 104:	a0 e0       	ldi	r26, 0x00	; 0
 106:	b2 e0       	ldi	r27, 0x02	; 2
 108:	e8 ef       	ldi	r30, 0xF8	; 248
 10a:	f8 e0       	ldi	r31, 0x08	; 8
 10c:	00 e0       	ldi	r16, 0x00	; 0
 10e:	0b bf       	out	0x3b, r16	; 59
 110:	02 c0       	rjmp	.+4      	; 0x116 <__do_copy_data+0x14>
 112:	07 90       	elpm	r0, Z+
 114:	0d 92       	st	X+, r0
 116:	a4 31       	cpi	r26, 0x14	; 20
 118:	b1 07       	cpc	r27, r17
 11a:	d9 f7       	brne	.-10     	; 0x112 <__do_copy_data+0x10>

0000011c <__do_clear_bss>:
 11c:	2d e0       	ldi	r18, 0x0D	; 13
 11e:	a4 e1       	ldi	r26, 0x14	; 20
 120:	b2 e0       	ldi	r27, 0x02	; 2
 122:	01 c0       	rjmp	.+2      	; 0x126 <.do_clear_bss_start>

00000124 <.do_clear_bss_loop>:
 124:	1d 92       	st	X+, r1

00000126 <.do_clear_bss_start>:
 126:	a0 33       	cpi	r26, 0x30	; 48
 128:	b2 07       	cpc	r27, r18
 12a:	e1 f7       	brne	.-8      	; 0x124 <.do_clear_bss_loop>
 12c:	79 d3       	rcall	.+1778   	; 0x820 <main>
 12e:	e2 c3       	rjmp	.+1988   	; 0x8f4 <_exit>

00000130 <__bad_interrupt>:
 130:	67 cf       	rjmp	.-306    	; 0x0 <__vectors>

00000132 <PWM_init>:
    PWM_init();
}

void PWM_init(void)
{
    TIMER_CONTROL_REGISTER_A_RAINBOW |= (1<<WGM01);                 // CTC-Mode
 132:	84 b5       	in	r24, 0x24	; 36
 134:	82 60       	ori	r24, 0x02	; 2
 136:	84 bd       	out	0x24, r24	; 36
    TIMER_CONTROL_REGISTER_B_RAINBOW |= (1<<CS02)|(1<<CS00);        // Prescaler 1024
 138:	85 b5       	in	r24, 0x25	; 37
 13a:	85 60       	ori	r24, 0x05	; 5
 13c:	85 bd       	out	0x25, r24	; 37
    PWM_PERIOD_RAINBOW = 48;                                        // 160Hz
 13e:	80 e3       	ldi	r24, 0x30	; 48
 140:	87 bd       	out	0x27, r24	; 39
    INTERRUPT_MASK_REGISTER_RAINBOW |= (1<<OCIE0A);                 // Interrupt OCR0A
 142:	ee e6       	ldi	r30, 0x6E	; 110
 144:	f0 e0       	ldi	r31, 0x00	; 0
 146:	80 81       	ld	r24, Z
 148:	82 60       	ori	r24, 0x02	; 2
 14a:	80 83       	st	Z, r24

    TIMER_CONTROL_REGISTER_B_WHITE |= (1 << WGM12);     // CTC-Mode, disabled
 14c:	e1 e8       	ldi	r30, 0x81	; 129
 14e:	f0 e0       	ldi	r31, 0x00	; 0
 150:	80 81       	ld	r24, Z
 152:	88 60       	ori	r24, 0x08	; 8
 154:	80 83       	st	Z, r24
	LEDW_PORT &= ~LEDW_BIT;
 156:	8b 98       	cbi	0x11, 3	; 17
    INTERRUPT_MASK_REGISTER_WHITE |= (1 << OCIE1A);     // Interrupt OCR1A, Interupt OCR1B
 158:	ef e6       	ldi	r30, 0x6F	; 111
 15a:	f0 e0       	ldi	r31, 0x00	; 0
 15c:	80 81       	ld	r24, Z
 15e:	82 60       	ori	r24, 0x02	; 2
 160:	80 83       	st	Z, r24
    PWM_PERIOD_WHITE = MAX_STEPS;                                   // 10kHz
 162:	8f e3       	ldi	r24, 0x3F	; 63
 164:	96 e0       	ldi	r25, 0x06	; 6
 166:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x700089>
 16a:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x700088>
    PWM_DUTY_WHITE = 0;                                             // Duty Cycle = 0;
 16e:	10 92 8b 00 	sts	0x008B, r1	; 0x80008b <__TEXT_REGION_LENGTH__+0x70008b>
 172:	10 92 8a 00 	sts	0x008A, r1	; 0x80008a <__TEXT_REGION_LENGTH__+0x70008a>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 176:	25 e8       	ldi	r18, 0x85	; 133
 178:	2a 95       	dec	r18
 17a:	f1 f7       	brne	.-4      	; 0x178 <PWM_init+0x46>
 17c:	00 00       	nop
	_delay_us(25);

    TIMER_CONTROL_REGISTER_B_RED |= (1 << WGM32)|(1 << CS30);       // CTC-Mode, prescaler 1
 17e:	e1 e9       	ldi	r30, 0x91	; 145
 180:	f0 e0       	ldi	r31, 0x00	; 0
 182:	20 81       	ld	r18, Z
 184:	29 60       	ori	r18, 0x09	; 9
 186:	20 83       	st	Z, r18
    INTERRUPT_MASK_REGISTER_RED |= (1 << OCIE3A)|(1<<OCIE3B);       // Interrupt OCR3A, Interrupt OCR3B
 188:	e1 e7       	ldi	r30, 0x71	; 113
 18a:	f0 e0       	ldi	r31, 0x00	; 0
 18c:	20 81       	ld	r18, Z
 18e:	26 60       	ori	r18, 0x06	; 6
 190:	20 83       	st	Z, r18
    PWM_PERIOD_RED = MAX_STEPS;                                     // 10kHz
 192:	90 93 99 00 	sts	0x0099, r25	; 0x800099 <__TEXT_REGION_LENGTH__+0x700099>
 196:	80 93 98 00 	sts	0x0098, r24	; 0x800098 <__TEXT_REGION_LENGTH__+0x700098>
    PWM_DUTY_RED = 0;                                               // Duty-Cycle = 0;
 19a:	10 92 9b 00 	sts	0x009B, r1	; 0x80009b <__TEXT_REGION_LENGTH__+0x70009b>
 19e:	10 92 9a 00 	sts	0x009A, r1	; 0x80009a <__TEXT_REGION_LENGTH__+0x70009a>
 1a2:	25 e8       	ldi	r18, 0x85	; 133
 1a4:	2a 95       	dec	r18
 1a6:	f1 f7       	brne	.-4      	; 0x1a4 <PWM_init+0x72>
 1a8:	00 00       	nop
	_delay_us(25);

    TIMER_CONTROL_REGISTER_B_GREEN |= (1 << WGM42)|(1 << CS40);     // CTC-Mode, prescaler 1
 1aa:	e1 ea       	ldi	r30, 0xA1	; 161
 1ac:	f0 e0       	ldi	r31, 0x00	; 0
 1ae:	20 81       	ld	r18, Z
 1b0:	29 60       	ori	r18, 0x09	; 9
 1b2:	20 83       	st	Z, r18
    INTERRUPT_MASK_REGISTER_GREEN |= (1 << OCIE4A)|(1<<OCIE4B);     // Interrupt OCR4A, Interrupt OCR4B
 1b4:	e2 e7       	ldi	r30, 0x72	; 114
 1b6:	f0 e0       	ldi	r31, 0x00	; 0
 1b8:	20 81       	ld	r18, Z
 1ba:	26 60       	ori	r18, 0x06	; 6
 1bc:	20 83       	st	Z, r18
    PWM_PERIOD_GREEN = MAX_STEPS;
 1be:	90 93 a9 00 	sts	0x00A9, r25	; 0x8000a9 <__TEXT_REGION_LENGTH__+0x7000a9>
 1c2:	80 93 a8 00 	sts	0x00A8, r24	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7000a8>
    PWM_DUTY_GREEN = 0;
 1c6:	10 92 ab 00 	sts	0x00AB, r1	; 0x8000ab <__TEXT_REGION_LENGTH__+0x7000ab>
 1ca:	10 92 aa 00 	sts	0x00AA, r1	; 0x8000aa <__TEXT_REGION_LENGTH__+0x7000aa>
 1ce:	25 e8       	ldi	r18, 0x85	; 133
 1d0:	2a 95       	dec	r18
 1d2:	f1 f7       	brne	.-4      	; 0x1d0 <PWM_init+0x9e>
 1d4:	00 00       	nop
	_delay_us(25);

    TIMER_CONTROL_REGISTER_B_BLUE |= (1 << WGM52)|(1 << CS50);      // CTC-Mode, prescaler 1
 1d6:	e1 e2       	ldi	r30, 0x21	; 33
 1d8:	f1 e0       	ldi	r31, 0x01	; 1
 1da:	20 81       	ld	r18, Z
 1dc:	29 60       	ori	r18, 0x09	; 9
 1de:	20 83       	st	Z, r18
    INTERRUPT_MASK_REGISTER_BLUE |= (1 << OCIE5A)|(1<<OCIE5B);      // Interrupt OCR5A, Interrupt OCR5B
 1e0:	e3 e7       	ldi	r30, 0x73	; 115
 1e2:	f0 e0       	ldi	r31, 0x00	; 0
 1e4:	20 81       	ld	r18, Z
 1e6:	26 60       	ori	r18, 0x06	; 6
 1e8:	20 83       	st	Z, r18
    PWM_PERIOD_BLUE = MAX_STEPS;                                    // 10kHz
 1ea:	90 93 29 01 	sts	0x0129, r25	; 0x800129 <__TEXT_REGION_LENGTH__+0x700129>
 1ee:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <__TEXT_REGION_LENGTH__+0x700128>
    PWM_DUTY_BLUE = 0;                                              // Duty-Cycle = 0;
 1f2:	10 92 2b 01 	sts	0x012B, r1	; 0x80012b <__TEXT_REGION_LENGTH__+0x70012b>
 1f6:	10 92 2a 01 	sts	0x012A, r1	; 0x80012a <__TEXT_REGION_LENGTH__+0x70012a>
 1fa:	08 95       	ret

000001fc <init_LED>:
#include <util/delay.h>
#include "../UART/UART.h"

void init_LED(void)
{
    state = 6;
 1fc:	86 e0       	ldi	r24, 0x06	; 6
 1fe:	90 e0       	ldi	r25, 0x00	; 0
 200:	90 93 1c 03 	sts	0x031C, r25	; 0x80031c <state+0x1>
 204:	80 93 1b 03 	sts	0x031B, r24	; 0x80031b <state>
    rainbow_i = 0;
 208:	10 92 18 03 	sts	0x0318, r1	; 0x800318 <rainbow_i+0x1>
 20c:	10 92 17 03 	sts	0x0317, r1	; 0x800317 <rainbow_i>
    light = RAINBOW_LED;
 210:	81 e0       	ldi	r24, 0x01	; 1
 212:	80 93 1d 03 	sts	0x031D, r24	; 0x80031d <light>
    PWM_init();
 216:	8d cf       	rjmp	.-230    	; 0x132 <PWM_init>
 218:	08 95       	ret

0000021a <__vector_17>:
    PWM_PERIOD_BLUE = MAX_STEPS;                                    // 10kHz
    PWM_DUTY_BLUE = 0;                                              // Duty-Cycle = 0;
}

ISR(TIMER1_COMPA_vect)
{
 21a:	1f 92       	push	r1
 21c:	0f 92       	push	r0
 21e:	0f b6       	in	r0, 0x3f	; 63
 220:	0f 92       	push	r0
 222:	11 24       	eor	r1, r1
    LEDW_PORT |= (LEDW_BIT);
 224:	8b 9a       	sbi	0x11, 3	; 17
}
 226:	0f 90       	pop	r0
 228:	0f be       	out	0x3f, r0	; 63
 22a:	0f 90       	pop	r0
 22c:	1f 90       	pop	r1
 22e:	18 95       	reti

00000230 <__vector_18>:

ISR(TIMER1_COMPB_vect)
{
 230:	1f 92       	push	r1
 232:	0f 92       	push	r0
 234:	0f b6       	in	r0, 0x3f	; 63
 236:	0f 92       	push	r0
 238:	11 24       	eor	r1, r1
    LEDW_PORT &= ~LEDW_BIT;
 23a:	8b 98       	cbi	0x11, 3	; 17
}
 23c:	0f 90       	pop	r0
 23e:	0f be       	out	0x3f, r0	; 63
 240:	0f 90       	pop	r0
 242:	1f 90       	pop	r1
 244:	18 95       	reti

00000246 <__vector_32>:

ISR(TIMER3_COMPA_vect)
{
 246:	1f 92       	push	r1
 248:	0f 92       	push	r0
 24a:	0f b6       	in	r0, 0x3f	; 63
 24c:	0f 92       	push	r0
 24e:	11 24       	eor	r1, r1
    LEDR_PORT |= (LEDR_BIT);
 250:	8e 9a       	sbi	0x11, 6	; 17
}
 252:	0f 90       	pop	r0
 254:	0f be       	out	0x3f, r0	; 63
 256:	0f 90       	pop	r0
 258:	1f 90       	pop	r1
 25a:	18 95       	reti

0000025c <__vector_33>:

ISR(TIMER3_COMPB_vect)
{
 25c:	1f 92       	push	r1
 25e:	0f 92       	push	r0
 260:	0f b6       	in	r0, 0x3f	; 63
 262:	0f 92       	push	r0
 264:	11 24       	eor	r1, r1
    LEDR_PORT &= ~LEDR_BIT;
 266:	8e 98       	cbi	0x11, 6	; 17
}
 268:	0f 90       	pop	r0
 26a:	0f be       	out	0x3f, r0	; 63
 26c:	0f 90       	pop	r0
 26e:	1f 90       	pop	r1
 270:	18 95       	reti

00000272 <__vector_42>:

ISR(TIMER4_COMPA_vect)
{
 272:	1f 92       	push	r1
 274:	0f 92       	push	r0
 276:	0f b6       	in	r0, 0x3f	; 63
 278:	0f 92       	push	r0
 27a:	11 24       	eor	r1, r1
    LEDG_PORT |= (LEDG_BIT);
 27c:	8d 9a       	sbi	0x11, 5	; 17
}
 27e:	0f 90       	pop	r0
 280:	0f be       	out	0x3f, r0	; 63
 282:	0f 90       	pop	r0
 284:	1f 90       	pop	r1
 286:	18 95       	reti

00000288 <__vector_43>:

ISR(TIMER4_COMPB_vect)
{
 288:	1f 92       	push	r1
 28a:	0f 92       	push	r0
 28c:	0f b6       	in	r0, 0x3f	; 63
 28e:	0f 92       	push	r0
 290:	11 24       	eor	r1, r1
    LEDG_PORT &= ~LEDG_BIT;
 292:	8d 98       	cbi	0x11, 5	; 17
}
 294:	0f 90       	pop	r0
 296:	0f be       	out	0x3f, r0	; 63
 298:	0f 90       	pop	r0
 29a:	1f 90       	pop	r1
 29c:	18 95       	reti

0000029e <__vector_47>:

ISR(TIMER5_COMPA_vect)
{
 29e:	1f 92       	push	r1
 2a0:	0f 92       	push	r0
 2a2:	0f b6       	in	r0, 0x3f	; 63
 2a4:	0f 92       	push	r0
 2a6:	11 24       	eor	r1, r1
    LEDB_PORT |= (LEDB_BIT);
 2a8:	8c 9a       	sbi	0x11, 4	; 17
}
 2aa:	0f 90       	pop	r0
 2ac:	0f be       	out	0x3f, r0	; 63
 2ae:	0f 90       	pop	r0
 2b0:	1f 90       	pop	r1
 2b2:	18 95       	reti

000002b4 <__vector_48>:

ISR(TIMER5_COMPB_vect)
{
 2b4:	1f 92       	push	r1
 2b6:	0f 92       	push	r0
 2b8:	0f b6       	in	r0, 0x3f	; 63
 2ba:	0f 92       	push	r0
 2bc:	11 24       	eor	r1, r1
    LEDB_PORT &= ~LEDB_BIT;
 2be:	8c 98       	cbi	0x11, 4	; 17
}
 2c0:	0f 90       	pop	r0
 2c2:	0f be       	out	0x3f, r0	; 63
 2c4:	0f 90       	pop	r0
 2c6:	1f 90       	pop	r1
 2c8:	18 95       	reti

000002ca <rainbow>:
void rainbow (void)
{
    switch (state)
 2ca:	e0 91 1b 03 	lds	r30, 0x031B	; 0x80031b <state>
 2ce:	f0 91 1c 03 	lds	r31, 0x031C	; 0x80031c <state+0x1>
 2d2:	e7 30       	cpi	r30, 0x07	; 7
 2d4:	f1 05       	cpc	r31, r1
 2d6:	08 f0       	brcs	.+2      	; 0x2da <rainbow+0x10>
 2d8:	df c0       	rjmp	.+446    	; 0x498 <__LOCK_REGION_LENGTH__+0x98>
 2da:	88 27       	eor	r24, r24
 2dc:	ee 58       	subi	r30, 0x8E	; 142
 2de:	ff 4f       	sbci	r31, 0xFF	; 255
 2e0:	8f 4f       	sbci	r24, 0xFF	; 255
 2e2:	00 c3       	rjmp	.+1536   	; 0x8e4 <__tablejump2__>
    {
    case 0:
        rainbow_i += STEP;
 2e4:	80 91 17 03 	lds	r24, 0x0317	; 0x800317 <rainbow_i>
 2e8:	90 91 18 03 	lds	r25, 0x0318	; 0x800318 <rainbow_i+0x1>
 2ec:	01 96       	adiw	r24, 0x01	; 1
 2ee:	90 93 18 03 	sts	0x0318, r25	; 0x800318 <rainbow_i+0x1>
 2f2:	80 93 17 03 	sts	0x0317, r24	; 0x800317 <rainbow_i>
        PWM_DUTY_RED = rainbow_i;
 2f6:	80 91 17 03 	lds	r24, 0x0317	; 0x800317 <rainbow_i>
 2fa:	90 91 18 03 	lds	r25, 0x0318	; 0x800318 <rainbow_i+0x1>
 2fe:	90 93 9b 00 	sts	0x009B, r25	; 0x80009b <__TEXT_REGION_LENGTH__+0x70009b>
 302:	80 93 9a 00 	sts	0x009A, r24	; 0x80009a <__TEXT_REGION_LENGTH__+0x70009a>
        if (rainbow_i == MAX_CNT)
 306:	80 91 17 03 	lds	r24, 0x0317	; 0x800317 <rainbow_i>
 30a:	90 91 18 03 	lds	r25, 0x0318	; 0x800318 <rainbow_i+0x1>
 30e:	8d 30       	cpi	r24, 0x0D	; 13
 310:	96 40       	sbci	r25, 0x06	; 6
 312:	09 f0       	breq	.+2      	; 0x316 <rainbow+0x4c>
 314:	c1 c0       	rjmp	.+386    	; 0x498 <__LOCK_REGION_LENGTH__+0x98>
        {
            state = 1;
 316:	81 e0       	ldi	r24, 0x01	; 1
 318:	90 e0       	ldi	r25, 0x00	; 0
 31a:	90 93 1c 03 	sts	0x031C, r25	; 0x80031c <state+0x1>
 31e:	80 93 1b 03 	sts	0x031B, r24	; 0x80031b <state>
 322:	08 95       	ret
        }
        break;

    case 1:
        rainbow_i -= STEP;
 324:	80 91 17 03 	lds	r24, 0x0317	; 0x800317 <rainbow_i>
 328:	90 91 18 03 	lds	r25, 0x0318	; 0x800318 <rainbow_i+0x1>
 32c:	01 97       	sbiw	r24, 0x01	; 1
 32e:	90 93 18 03 	sts	0x0318, r25	; 0x800318 <rainbow_i+0x1>
 332:	80 93 17 03 	sts	0x0317, r24	; 0x800317 <rainbow_i>
        PWM_DUTY_GREEN = rainbow_i;
 336:	80 91 17 03 	lds	r24, 0x0317	; 0x800317 <rainbow_i>
 33a:	90 91 18 03 	lds	r25, 0x0318	; 0x800318 <rainbow_i+0x1>
 33e:	90 93 ab 00 	sts	0x00AB, r25	; 0x8000ab <__TEXT_REGION_LENGTH__+0x7000ab>
 342:	80 93 aa 00 	sts	0x00AA, r24	; 0x8000aa <__TEXT_REGION_LENGTH__+0x7000aa>
        if (rainbow_i == 0)
 346:	80 91 17 03 	lds	r24, 0x0317	; 0x800317 <rainbow_i>
 34a:	90 91 18 03 	lds	r25, 0x0318	; 0x800318 <rainbow_i+0x1>
 34e:	89 2b       	or	r24, r25
 350:	09 f0       	breq	.+2      	; 0x354 <rainbow+0x8a>
 352:	a2 c0       	rjmp	.+324    	; 0x498 <__LOCK_REGION_LENGTH__+0x98>
        {
            state = 2;
 354:	82 e0       	ldi	r24, 0x02	; 2
 356:	90 e0       	ldi	r25, 0x00	; 0
 358:	90 93 1c 03 	sts	0x031C, r25	; 0x80031c <state+0x1>
 35c:	80 93 1b 03 	sts	0x031B, r24	; 0x80031b <state>
 360:	08 95       	ret
        }
        break;

    case 2:
        rainbow_i += STEP;
 362:	80 91 17 03 	lds	r24, 0x0317	; 0x800317 <rainbow_i>
 366:	90 91 18 03 	lds	r25, 0x0318	; 0x800318 <rainbow_i+0x1>
 36a:	01 96       	adiw	r24, 0x01	; 1
 36c:	90 93 18 03 	sts	0x0318, r25	; 0x800318 <rainbow_i+0x1>
 370:	80 93 17 03 	sts	0x0317, r24	; 0x800317 <rainbow_i>
        PWM_DUTY_BLUE = rainbow_i;
 374:	80 91 17 03 	lds	r24, 0x0317	; 0x800317 <rainbow_i>
 378:	90 91 18 03 	lds	r25, 0x0318	; 0x800318 <rainbow_i+0x1>
 37c:	90 93 2b 01 	sts	0x012B, r25	; 0x80012b <__TEXT_REGION_LENGTH__+0x70012b>
 380:	80 93 2a 01 	sts	0x012A, r24	; 0x80012a <__TEXT_REGION_LENGTH__+0x70012a>
        if (rainbow_i == MAX_CNT)
 384:	80 91 17 03 	lds	r24, 0x0317	; 0x800317 <rainbow_i>
 388:	90 91 18 03 	lds	r25, 0x0318	; 0x800318 <rainbow_i+0x1>
 38c:	8d 30       	cpi	r24, 0x0D	; 13
 38e:	96 40       	sbci	r25, 0x06	; 6
 390:	09 f0       	breq	.+2      	; 0x394 <rainbow+0xca>
 392:	82 c0       	rjmp	.+260    	; 0x498 <__LOCK_REGION_LENGTH__+0x98>
        {
            state = 3;
 394:	83 e0       	ldi	r24, 0x03	; 3
 396:	90 e0       	ldi	r25, 0x00	; 0
 398:	90 93 1c 03 	sts	0x031C, r25	; 0x80031c <state+0x1>
 39c:	80 93 1b 03 	sts	0x031B, r24	; 0x80031b <state>
 3a0:	08 95       	ret
        }
        break;

    case 3:
        rainbow_i -= STEP;
 3a2:	80 91 17 03 	lds	r24, 0x0317	; 0x800317 <rainbow_i>
 3a6:	90 91 18 03 	lds	r25, 0x0318	; 0x800318 <rainbow_i+0x1>
 3aa:	01 97       	sbiw	r24, 0x01	; 1
 3ac:	90 93 18 03 	sts	0x0318, r25	; 0x800318 <rainbow_i+0x1>
 3b0:	80 93 17 03 	sts	0x0317, r24	; 0x800317 <rainbow_i>
        PWM_DUTY_RED = rainbow_i;
 3b4:	80 91 17 03 	lds	r24, 0x0317	; 0x800317 <rainbow_i>
 3b8:	90 91 18 03 	lds	r25, 0x0318	; 0x800318 <rainbow_i+0x1>
 3bc:	90 93 9b 00 	sts	0x009B, r25	; 0x80009b <__TEXT_REGION_LENGTH__+0x70009b>
 3c0:	80 93 9a 00 	sts	0x009A, r24	; 0x80009a <__TEXT_REGION_LENGTH__+0x70009a>
        if (rainbow_i == 0)
 3c4:	80 91 17 03 	lds	r24, 0x0317	; 0x800317 <rainbow_i>
 3c8:	90 91 18 03 	lds	r25, 0x0318	; 0x800318 <rainbow_i+0x1>
 3cc:	89 2b       	or	r24, r25
 3ce:	09 f0       	breq	.+2      	; 0x3d2 <rainbow+0x108>
 3d0:	63 c0       	rjmp	.+198    	; 0x498 <__LOCK_REGION_LENGTH__+0x98>
        {
            state = 4;
 3d2:	84 e0       	ldi	r24, 0x04	; 4
 3d4:	90 e0       	ldi	r25, 0x00	; 0
 3d6:	90 93 1c 03 	sts	0x031C, r25	; 0x80031c <state+0x1>
 3da:	80 93 1b 03 	sts	0x031B, r24	; 0x80031b <state>
 3de:	08 95       	ret
        }
        break;

    case 4:
        rainbow_i += STEP;
 3e0:	80 91 17 03 	lds	r24, 0x0317	; 0x800317 <rainbow_i>
 3e4:	90 91 18 03 	lds	r25, 0x0318	; 0x800318 <rainbow_i+0x1>
 3e8:	01 96       	adiw	r24, 0x01	; 1
 3ea:	90 93 18 03 	sts	0x0318, r25	; 0x800318 <rainbow_i+0x1>
 3ee:	80 93 17 03 	sts	0x0317, r24	; 0x800317 <rainbow_i>
        PWM_DUTY_GREEN = rainbow_i;
 3f2:	80 91 17 03 	lds	r24, 0x0317	; 0x800317 <rainbow_i>
 3f6:	90 91 18 03 	lds	r25, 0x0318	; 0x800318 <rainbow_i+0x1>
 3fa:	90 93 ab 00 	sts	0x00AB, r25	; 0x8000ab <__TEXT_REGION_LENGTH__+0x7000ab>
 3fe:	80 93 aa 00 	sts	0x00AA, r24	; 0x8000aa <__TEXT_REGION_LENGTH__+0x7000aa>
        if (rainbow_i == MAX_CNT)
 402:	80 91 17 03 	lds	r24, 0x0317	; 0x800317 <rainbow_i>
 406:	90 91 18 03 	lds	r25, 0x0318	; 0x800318 <rainbow_i+0x1>
 40a:	8d 30       	cpi	r24, 0x0D	; 13
 40c:	96 40       	sbci	r25, 0x06	; 6
 40e:	09 f0       	breq	.+2      	; 0x412 <__LOCK_REGION_LENGTH__+0x12>
 410:	43 c0       	rjmp	.+134    	; 0x498 <__LOCK_REGION_LENGTH__+0x98>
        {
            state = 5;
 412:	85 e0       	ldi	r24, 0x05	; 5
 414:	90 e0       	ldi	r25, 0x00	; 0
 416:	90 93 1c 03 	sts	0x031C, r25	; 0x80031c <state+0x1>
 41a:	80 93 1b 03 	sts	0x031B, r24	; 0x80031b <state>
 41e:	08 95       	ret
        }
        break;

    case 5:
        rainbow_i -= STEP;
 420:	80 91 17 03 	lds	r24, 0x0317	; 0x800317 <rainbow_i>
 424:	90 91 18 03 	lds	r25, 0x0318	; 0x800318 <rainbow_i+0x1>
 428:	01 97       	sbiw	r24, 0x01	; 1
 42a:	90 93 18 03 	sts	0x0318, r25	; 0x800318 <rainbow_i+0x1>
 42e:	80 93 17 03 	sts	0x0317, r24	; 0x800317 <rainbow_i>
        PWM_DUTY_BLUE = rainbow_i;
 432:	80 91 17 03 	lds	r24, 0x0317	; 0x800317 <rainbow_i>
 436:	90 91 18 03 	lds	r25, 0x0318	; 0x800318 <rainbow_i+0x1>
 43a:	90 93 2b 01 	sts	0x012B, r25	; 0x80012b <__TEXT_REGION_LENGTH__+0x70012b>
 43e:	80 93 2a 01 	sts	0x012A, r24	; 0x80012a <__TEXT_REGION_LENGTH__+0x70012a>
        if (rainbow_i == 0)
 442:	80 91 17 03 	lds	r24, 0x0317	; 0x800317 <rainbow_i>
 446:	90 91 18 03 	lds	r25, 0x0318	; 0x800318 <rainbow_i+0x1>
 44a:	89 2b       	or	r24, r25
 44c:	29 f5       	brne	.+74     	; 0x498 <__LOCK_REGION_LENGTH__+0x98>
        {
            state = 0;
 44e:	10 92 1c 03 	sts	0x031C, r1	; 0x80031c <state+0x1>
 452:	10 92 1b 03 	sts	0x031B, r1	; 0x80031b <state>
 456:	08 95       	ret
        }
        break;

    case 6:
        rainbow_i += STEP;
 458:	80 91 17 03 	lds	r24, 0x0317	; 0x800317 <rainbow_i>
 45c:	90 91 18 03 	lds	r25, 0x0318	; 0x800318 <rainbow_i+0x1>
 460:	01 96       	adiw	r24, 0x01	; 1
 462:	90 93 18 03 	sts	0x0318, r25	; 0x800318 <rainbow_i+0x1>
 466:	80 93 17 03 	sts	0x0317, r24	; 0x800317 <rainbow_i>
        PWM_DUTY_GREEN = rainbow_i;
 46a:	80 91 17 03 	lds	r24, 0x0317	; 0x800317 <rainbow_i>
 46e:	90 91 18 03 	lds	r25, 0x0318	; 0x800318 <rainbow_i+0x1>
 472:	90 93 ab 00 	sts	0x00AB, r25	; 0x8000ab <__TEXT_REGION_LENGTH__+0x7000ab>
 476:	80 93 aa 00 	sts	0x00AA, r24	; 0x8000aa <__TEXT_REGION_LENGTH__+0x7000aa>
        if (rainbow_i == MAX_CNT)
 47a:	80 91 17 03 	lds	r24, 0x0317	; 0x800317 <rainbow_i>
 47e:	90 91 18 03 	lds	r25, 0x0318	; 0x800318 <rainbow_i+0x1>
 482:	8d 30       	cpi	r24, 0x0D	; 13
 484:	96 40       	sbci	r25, 0x06	; 6
 486:	41 f4       	brne	.+16     	; 0x498 <__LOCK_REGION_LENGTH__+0x98>
        {
            state = 0;
 488:	10 92 1c 03 	sts	0x031C, r1	; 0x80031c <state+0x1>
 48c:	10 92 1b 03 	sts	0x031B, r1	; 0x80031b <state>
            rainbow_i = 0;
 490:	10 92 18 03 	sts	0x0318, r1	; 0x800318 <rainbow_i+0x1>
 494:	10 92 17 03 	sts	0x0317, r1	; 0x800317 <rainbow_i>
 498:	08 95       	ret

0000049a <__vector_21>:
        break;
    }
}

ISR(TIMER0_COMPA_vect)
{
 49a:	1f 92       	push	r1
 49c:	0f 92       	push	r0
 49e:	0f b6       	in	r0, 0x3f	; 63
 4a0:	0f 92       	push	r0
 4a2:	11 24       	eor	r1, r1
 4a4:	0b b6       	in	r0, 0x3b	; 59
 4a6:	0f 92       	push	r0
 4a8:	2f 93       	push	r18
 4aa:	3f 93       	push	r19
 4ac:	4f 93       	push	r20
 4ae:	5f 93       	push	r21
 4b0:	6f 93       	push	r22
 4b2:	7f 93       	push	r23
 4b4:	8f 93       	push	r24
 4b6:	9f 93       	push	r25
 4b8:	af 93       	push	r26
 4ba:	bf 93       	push	r27
 4bc:	ef 93       	push	r30
 4be:	ff 93       	push	r31
    switch (light)
 4c0:	80 91 1d 03 	lds	r24, 0x031D	; 0x80031d <light>
 4c4:	81 30       	cpi	r24, 0x01	; 1
 4c6:	09 f4       	brne	.+2      	; 0x4ca <__vector_21+0x30>
    {
    case RAINBOW_LED:
        // Rainbow-Algorithmus
        rainbow();
 4c8:	00 df       	rcall	.-512    	; 0x2ca <rainbow>
        break;
		
    case WEISS_LED:
        break;
    }
}
 4ca:	ff 91       	pop	r31
 4cc:	ef 91       	pop	r30
 4ce:	bf 91       	pop	r27
 4d0:	af 91       	pop	r26
 4d2:	9f 91       	pop	r25
 4d4:	8f 91       	pop	r24
 4d6:	7f 91       	pop	r23
 4d8:	6f 91       	pop	r22
 4da:	5f 91       	pop	r21
 4dc:	4f 91       	pop	r20
 4de:	3f 91       	pop	r19
 4e0:	2f 91       	pop	r18
 4e2:	0f 90       	pop	r0
 4e4:	0b be       	out	0x3b, r0	; 59
 4e6:	0f 90       	pop	r0
 4e8:	0f be       	out	0x3f, r0	; 63
 4ea:	0f 90       	pop	r0
 4ec:	1f 90       	pop	r1
 4ee:	18 95       	reti

000004f0 <IO_init>:

//Init_IO

void IO_init(void)
{
    LED_DDR = LED_OUTPUT_MASK;
 4f0:	88 e7       	ldi	r24, 0x78	; 120
 4f2:	80 bb       	out	0x10, r24	; 16
	process = 0;
 4f4:	10 92 2a 09 	sts	0x092A, r1	; 0x80092a <process>
 4f8:	10 92 2b 09 	sts	0x092B, r1	; 0x80092b <process+0x1>
 4fc:	10 92 2c 09 	sts	0x092C, r1	; 0x80092c <process+0x2>
 500:	10 92 2d 09 	sts	0x092D, r1	; 0x80092d <process+0x3>
 504:	08 95       	ret

00000506 <interfaces_init>:
}

void interfaces_init(void)
{
// Initialisierungen Interfaces
    IO_init();                                              // Ein-/Ausgangspins initialisieren
 506:	f4 df       	rcall	.-24     	; 0x4f0 <IO_init>
    UART_init();                                            // UART-Schnittstelle initialisieren
 508:	d6 c0       	rjmp	.+428    	; 0x6b6 <UART_init>
 50a:	08 95       	ret

0000050c <check_Communication_Input_UART_0>:
 50c:	1f 93       	push	r17
}

char check_Communication_Input_UART_0(void)
{
 50e:	cf 93       	push	r28
 510:	df 93       	push	r29
    char ret = 0;
 512:	d0 e0       	ldi	r29, 0x00	; 0
        }
        else
        {
            INPUT_UART_0[cntr_UART_0]=ch;
            cntr_UART_0++;
            ret = 0;
 514:	c0 e0       	ldi	r28, 0x00	; 0
        if (ch == 13)
        {
            INPUT_UART_0[cntr_UART_0] = 0;
            cntr_UART_0 = 0;
            cntr_End_UART_0 = 0;
            ret = 1;
 516:	11 e0       	ldi	r17, 0x01	; 1

char check_Communication_Input_UART_0(void)
{
    char ret = 0;
    // Check Buffer auf Einkommende Daten
    while(RB_length(&rb_rx_PC)>0)
 518:	1c c0       	rjmp	.+56     	; 0x552 <check_Communication_Input_UART_0+0x46>
    {
        unsigned char ch = RB_readByte(&rb_rx_PC);
 51a:	85 e2       	ldi	r24, 0x25	; 37
 51c:	96 e0       	ldi	r25, 0x06	; 6
 51e:	65 d0       	rcall	.+202    	; 0x5ea <RB_readByte>
        if (ch == 13)
 520:	8d 30       	cpi	r24, 0x0D	; 13
 522:	61 f4       	brne	.+24     	; 0x53c <check_Communication_Input_UART_0+0x30>
        {
            INPUT_UART_0[cntr_UART_0] = 0;
 524:	e0 91 15 02 	lds	r30, 0x0215	; 0x800215 <cntr_UART_0>
 528:	f0 e0       	ldi	r31, 0x00	; 0
 52a:	e2 5d       	subi	r30, 0xD2	; 210
 52c:	f6 4f       	sbci	r31, 0xF6	; 246
 52e:	10 82       	st	Z, r1
            cntr_UART_0 = 0;
 530:	c0 93 15 02 	sts	0x0215, r28	; 0x800215 <cntr_UART_0>
            cntr_End_UART_0 = 0;
 534:	c0 93 14 02 	sts	0x0214, r28	; 0x800214 <__data_end>
            ret = 1;
 538:	d1 2f       	mov	r29, r17
 53a:	0b c0       	rjmp	.+22     	; 0x552 <check_Communication_Input_UART_0+0x46>
        }
        else
        {
            INPUT_UART_0[cntr_UART_0]=ch;
 53c:	90 91 15 02 	lds	r25, 0x0215	; 0x800215 <cntr_UART_0>
 540:	e9 2f       	mov	r30, r25
 542:	f0 e0       	ldi	r31, 0x00	; 0
 544:	e2 5d       	subi	r30, 0xD2	; 210
 546:	f6 4f       	sbci	r31, 0xF6	; 246
 548:	80 83       	st	Z, r24
            cntr_UART_0++;
 54a:	9f 5f       	subi	r25, 0xFF	; 255
 54c:	90 93 15 02 	sts	0x0215, r25	; 0x800215 <cntr_UART_0>
            ret = 0;
 550:	dc 2f       	mov	r29, r28

char check_Communication_Input_UART_0(void)
{
    char ret = 0;
    // Check Buffer auf Einkommende Daten
    while(RB_length(&rb_rx_PC)>0)
 552:	85 e2       	ldi	r24, 0x25	; 37
 554:	96 e0       	ldi	r25, 0x06	; 6
 556:	3d d0       	rcall	.+122    	; 0x5d2 <RB_length>
 558:	81 11       	cpse	r24, r1
 55a:	df cf       	rjmp	.-66     	; 0x51a <check_Communication_Input_UART_0+0xe>
            cntr_UART_0++;
            ret = 0;
        }
    }
    return ret;
}
 55c:	8d 2f       	mov	r24, r29
 55e:	df 91       	pop	r29
 560:	cf 91       	pop	r28
 562:	1f 91       	pop	r17
 564:	08 95       	ret

00000566 <proceed_Communication_Input_UART_0>:


void proceed_Communication_Input_UART_0(void)
{
	char * ch = "Proceed UART 0: \n\r";
	Uart_Transmit_IT_PC(ch);
 566:	80 e0       	ldi	r24, 0x00	; 0
 568:	92 e0       	ldi	r25, 0x02	; 2
 56a:	e0 d0       	rcall	.+448    	; 0x72c <Uart_Transmit_IT_PC>
	
	
	if (INPUT_UART_0[0]=='0')
 56c:	80 91 2e 09 	lds	r24, 0x092E	; 0x80092e <INPUT_UART_0>
 570:	80 33       	cpi	r24, 0x30	; 48
 572:	69 f4       	brne	.+26     	; 0x58e <proceed_Communication_Input_UART_0+0x28>
	{
		process = 1;
 574:	81 e0       	ldi	r24, 0x01	; 1
 576:	90 e0       	ldi	r25, 0x00	; 0
 578:	a0 e0       	ldi	r26, 0x00	; 0
 57a:	b0 e0       	ldi	r27, 0x00	; 0
 57c:	80 93 2a 09 	sts	0x092A, r24	; 0x80092a <process>
 580:	90 93 2b 09 	sts	0x092B, r25	; 0x80092b <process+0x1>
 584:	a0 93 2c 09 	sts	0x092C, r26	; 0x80092c <process+0x2>
 588:	b0 93 2d 09 	sts	0x092D, r27	; 0x80092d <process+0x3>
 58c:	08 95       	ret
	}
	else if (INPUT_UART_0[0]=='1')
 58e:	81 33       	cpi	r24, 0x31	; 49
 590:	61 f4       	brne	.+24     	; 0x5aa <proceed_Communication_Input_UART_0+0x44>
	{
		process = 2;
 592:	82 e0       	ldi	r24, 0x02	; 2
 594:	90 e0       	ldi	r25, 0x00	; 0
 596:	a0 e0       	ldi	r26, 0x00	; 0
 598:	b0 e0       	ldi	r27, 0x00	; 0
 59a:	80 93 2a 09 	sts	0x092A, r24	; 0x80092a <process>
 59e:	90 93 2b 09 	sts	0x092B, r25	; 0x80092b <process+0x1>
 5a2:	a0 93 2c 09 	sts	0x092C, r26	; 0x80092c <process+0x2>
 5a6:	b0 93 2d 09 	sts	0x092D, r27	; 0x80092d <process+0x3>
 5aa:	08 95       	ret

000005ac <check_Communication_Input_UART>:
	}
}

void check_Communication_Input_UART(void)
{
    if (check_Communication_Input_UART_0())             // Check UART_0 (USB), ob vollständige Übertragung stattgefunden hat (Ende = "\r")
 5ac:	af df       	rcall	.-162    	; 0x50c <check_Communication_Input_UART_0>
 5ae:	81 11       	cpse	r24, r1
    {
        proceed_Communication_Input_UART_0();               // Vollständige Übertragung des USB verarbeiten
 5b0:	da cf       	rjmp	.-76     	; 0x566 <proceed_Communication_Input_UART_0>
 5b2:	08 95       	ret

000005b4 <RB_init>:
 5b4:	fc 01       	movw	r30, r24
        }
    }
    rb->tail = tail;

    return 1;
}
 5b6:	11 82       	std	Z+1, r1	; 0x01
 5b8:	10 82       	st	Z, r1
 5ba:	08 95       	ret

000005bc <RB_free>:
 5bc:	fc 01       	movw	r30, r24
 5be:	90 81       	ld	r25, Z
 5c0:	81 81       	ldd	r24, Z+1	; 0x01
 5c2:	98 17       	cp	r25, r24
 5c4:	20 f0       	brcs	.+8      	; 0x5ce <RB_free+0x12>
 5c6:	98 1b       	sub	r25, r24
 5c8:	89 2f       	mov	r24, r25
 5ca:	80 95       	com	r24
 5cc:	08 95       	ret
 5ce:	89 1b       	sub	r24, r25
 5d0:	08 95       	ret

000005d2 <RB_length>:
 5d2:	fc 01       	movw	r30, r24
 5d4:	20 81       	ld	r18, Z
 5d6:	91 81       	ldd	r25, Z+1	; 0x01
 5d8:	29 17       	cp	r18, r25
 5da:	18 f0       	brcs	.+6      	; 0x5e2 <RB_length+0x10>
 5dc:	82 2f       	mov	r24, r18
 5de:	89 1b       	sub	r24, r25
 5e0:	08 95       	ret
 5e2:	89 2f       	mov	r24, r25
 5e4:	82 1b       	sub	r24, r18
 5e6:	80 95       	com	r24
 5e8:	08 95       	ret

000005ea <RB_readByte>:
 5ea:	cf 93       	push	r28
 5ec:	df 93       	push	r29
 5ee:	ec 01       	movw	r28, r24
 5f0:	f0 df       	rcall	.-32     	; 0x5d2 <RB_length>
 5f2:	88 23       	and	r24, r24
 5f4:	59 f0       	breq	.+22     	; 0x60c <RB_readByte+0x22>
 5f6:	89 81       	ldd	r24, Y+1	; 0x01
 5f8:	91 e0       	ldi	r25, 0x01	; 1
 5fa:	98 0f       	add	r25, r24
 5fc:	fe 01       	movw	r30, r28
 5fe:	e8 0f       	add	r30, r24
 600:	f1 1d       	adc	r31, r1
 602:	82 81       	ldd	r24, Z+2	; 0x02
 604:	9f 3f       	cpi	r25, 0xFF	; 255
 606:	09 f4       	brne	.+2      	; 0x60a <RB_readByte+0x20>
 608:	90 e0       	ldi	r25, 0x00	; 0
 60a:	99 83       	std	Y+1, r25	; 0x01
 60c:	df 91       	pop	r29
 60e:	cf 91       	pop	r28
 610:	08 95       	ret

00000612 <RB_writeByte>:
 612:	0f 93       	push	r16
 614:	1f 93       	push	r17
 616:	cf 93       	push	r28
 618:	df 93       	push	r29
 61a:	ec 01       	movw	r28, r24
 61c:	16 2f       	mov	r17, r22
 61e:	08 81       	ld	r16, Y
 620:	cd df       	rcall	.-102    	; 0x5bc <RB_free>
 622:	88 23       	and	r24, r24
 624:	f1 f3       	breq	.-4      	; 0x622 <RB_writeByte+0x10>
 626:	11 11       	cpse	r17, r1
 628:	01 c0       	rjmp	.+2      	; 0x62c <RB_writeByte+0x1a>
 62a:	1f ef       	ldi	r17, 0xFF	; 255
 62c:	81 e0       	ldi	r24, 0x01	; 1
 62e:	80 0f       	add	r24, r16
 630:	fe 01       	movw	r30, r28
 632:	e0 0f       	add	r30, r16
 634:	f1 1d       	adc	r31, r1
 636:	12 83       	std	Z+2, r17	; 0x02
 638:	8f 3f       	cpi	r24, 0xFF	; 255
 63a:	09 f4       	brne	.+2      	; 0x63e <RB_writeByte+0x2c>
 63c:	80 e0       	ldi	r24, 0x00	; 0
 63e:	88 83       	st	Y, r24
 640:	81 e0       	ldi	r24, 0x01	; 1
 642:	df 91       	pop	r29
 644:	cf 91       	pop	r28
 646:	1f 91       	pop	r17
 648:	0f 91       	pop	r16
 64a:	08 95       	ret

0000064c <RB_write>:

unsigned char RB_write( ring_buffer_t *rb, char *data, unsigned char datal )
{
 64c:	ff 92       	push	r15
 64e:	0f 93       	push	r16
 650:	1f 93       	push	r17
 652:	cf 93       	push	r28
 654:	df 93       	push	r29
    unsigned char head;

    head = rb->head;

    if (datal == 0)
 656:	44 23       	and	r20, r20
 658:	d9 f0       	breq	.+54     	; 0x690 <RB_write+0x44>
 65a:	c4 2f       	mov	r28, r20
 65c:	d7 2f       	mov	r29, r23
 65e:	f6 2e       	mov	r15, r22
 660:	8c 01       	movw	r16, r24
    {
        return  0;
    }

    while(RB_free(rb) < datal);
 662:	ac df       	rcall	.-168    	; 0x5bc <RB_free>
 664:	8c 17       	cp	r24, r28
 666:	f0 f3       	brcs	.-4      	; 0x664 <RB_write+0x18>
 668:	15 c0       	rjmp	.+42     	; 0x694 <RB_write+0x48>

    while(datal--)
    {
        rb->data[head++] = *data++;
 66a:	21 e0       	ldi	r18, 0x01	; 1
 66c:	29 0f       	add	r18, r25
 66e:	31 91       	ld	r19, Z+
 670:	d8 01       	movw	r26, r16
 672:	a9 0f       	add	r26, r25
 674:	b1 1d       	adc	r27, r1
 676:	12 96       	adiw	r26, 0x02	; 2
 678:	3c 93       	st	X, r19
        if (head >= RING_BUFFER_SIZE)
 67a:	2f 3f       	cpi	r18, 0xFF	; 255
 67c:	11 f4       	brne	.+4      	; 0x682 <RB_write+0x36>
        {
            head = 0;
 67e:	98 2f       	mov	r25, r24
 680:	01 c0       	rjmp	.+2      	; 0x684 <RB_write+0x38>

    while(RB_free(rb) < datal);

    while(datal--)
    {
        rb->data[head++] = *data++;
 682:	92 2f       	mov	r25, r18
        return  0;
    }

    while(RB_free(rb) < datal);

    while(datal--)
 684:	41 50       	subi	r20, 0x01	; 1
 686:	88 f7       	brcc	.-30     	; 0x66a <RB_write+0x1e>
        {
            head = 0;
        }
    }

    rb->head = head;
 688:	f8 01       	movw	r30, r16
 68a:	90 83       	st	Z, r25

    return 1;
 68c:	81 e0       	ldi	r24, 0x01	; 1
 68e:	0a c0       	rjmp	.+20     	; 0x6a4 <RB_write+0x58>

    head = rb->head;

    if (datal == 0)
    {
        return  0;
 690:	80 e0       	ldi	r24, 0x00	; 0
 692:	08 c0       	rjmp	.+16     	; 0x6a4 <RB_write+0x58>

unsigned char RB_write( ring_buffer_t *rb, char *data, unsigned char datal )
{
    unsigned char head;

    head = rb->head;
 694:	f8 01       	movw	r30, r16
 696:	90 81       	ld	r25, Z
        return  0;
    }

    while(RB_free(rb) < datal);

    while(datal--)
 698:	4f ef       	ldi	r20, 0xFF	; 255
 69a:	4c 0f       	add	r20, r28
 69c:	ef 2d       	mov	r30, r15
 69e:	fd 2f       	mov	r31, r29
    {
        rb->data[head++] = *data++;
        if (head >= RING_BUFFER_SIZE)
        {
            head = 0;
 6a0:	80 e0       	ldi	r24, 0x00	; 0
 6a2:	e3 cf       	rjmp	.-58     	; 0x66a <RB_write+0x1e>
    }

    rb->head = head;

    return 1;
}
 6a4:	df 91       	pop	r29
 6a6:	cf 91       	pop	r28
 6a8:	1f 91       	pop	r17
 6aa:	0f 91       	pop	r16
 6ac:	ff 90       	pop	r15
 6ae:	08 95       	ret

000006b0 <tx_completed>:
void tx_completed()
{
    /*
        - Warte zwei Arbeitsschritte (Nulloperation) wenn Übertragung zu Ende
    */
    asm("nop");
 6b0:	00 00       	nop
    asm("nop");
 6b2:	00 00       	nop
 6b4:	08 95       	ret

000006b6 <UART_init>:




void UART_init()
{
 6b6:	cf 93       	push	r28
 6b8:	df 93       	push	r29
#define BRC74880 ((F_CPU/16/BAUD74880) -1)
    /******************************************************************************************************************************/


    /******************************************************************************************************************************/
    UBRR0H = (BRC57600>>8);                                      // Baudrate Register1 (9600) UART0
 6ba:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7000c5>
    UBRR0L = (BRC57600);                                         // Baudrate Register2 (9600) UART0
 6be:	80 e1       	ldi	r24, 0x10	; 16
 6c0:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7000c4>
    UCSR0B = (1<<RXEN0)|(1<<TXEN0);                             // Enable RX und TX UART 0
 6c4:	c1 ec       	ldi	r28, 0xC1	; 193
 6c6:	d0 e0       	ldi	r29, 0x00	; 0
 6c8:	98 e1       	ldi	r25, 0x18	; 24
 6ca:	98 83       	st	Y, r25
    UCSR0C = (1<<UCSZ00)|(1<<UCSZ01);                           // Übertragene Bits: 8 und parity disabled UART0
 6cc:	86 e0       	ldi	r24, 0x06	; 6
 6ce:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7000c2>

    UBRR1H = (BRC9600>>8);                                      // Baudrate Register1 (9600) UART1
 6d2:	10 92 cd 00 	sts	0x00CD, r1	; 0x8000cd <__TEXT_REGION_LENGTH__+0x7000cd>
    UBRR1L = BRC9600;                                           // Baudrate Register2 (9600) UART1
 6d6:	27 e6       	ldi	r18, 0x67	; 103
 6d8:	20 93 cc 00 	sts	0x00CC, r18	; 0x8000cc <__TEXT_REGION_LENGTH__+0x7000cc>
    UCSR1B = (1<<RXEN1)|(1<<TXEN1);                             // Enable RX und TX UART 1
 6dc:	90 93 c9 00 	sts	0x00C9, r25	; 0x8000c9 <__TEXT_REGION_LENGTH__+0x7000c9>
    UCSR1C = (1<<UCSZ10)|(1<<UCSZ11);                           // Übertragene Bits: 8 und parity disabled UART1
 6e0:	80 93 ca 00 	sts	0x00CA, r24	; 0x8000ca <__TEXT_REGION_LENGTH__+0x7000ca>

    UBRR2H = (BRC74880>>8);                                     // Baudrate Register1 (9600) UART2
 6e4:	10 92 d5 00 	sts	0x00D5, r1	; 0x8000d5 <__TEXT_REGION_LENGTH__+0x7000d5>
    UBRR2L = BRC74880;                                          // Baudrate Register2 (9600) UART2
 6e8:	3c e0       	ldi	r19, 0x0C	; 12
 6ea:	30 93 d4 00 	sts	0x00D4, r19	; 0x8000d4 <__TEXT_REGION_LENGTH__+0x7000d4>
    UCSR2B = (1<<RXEN2)|(1<<TXEN2);                             // Enable RX und TX UART 2
 6ee:	90 93 d1 00 	sts	0x00D1, r25	; 0x8000d1 <__TEXT_REGION_LENGTH__+0x7000d1>
    UCSR2C = (1<<UCSZ20)|(1<<UCSZ21);                           // Übertragene Bits: 8 und parity disabled UART2
 6f2:	80 93 d2 00 	sts	0x00D2, r24	; 0x8000d2 <__TEXT_REGION_LENGTH__+0x7000d2>

    UBRR3H = (BRC9600>>8);                                      // Baudrate Register1 (9600) UART3
 6f6:	10 92 35 01 	sts	0x0135, r1	; 0x800135 <__TEXT_REGION_LENGTH__+0x700135>
    UBRR3L = BRC9600;                                           // Baudrate Register2 (9600) UART3
 6fa:	20 93 34 01 	sts	0x0134, r18	; 0x800134 <__TEXT_REGION_LENGTH__+0x700134>
    UCSR3B = (1<<RXEN3)|(1<<TXEN3);                             // Enable RX und TX UART 3
 6fe:	90 93 31 01 	sts	0x0131, r25	; 0x800131 <__TEXT_REGION_LENGTH__+0x700131>
    UCSR3C = (1<<UCSZ30)|(1<<UCSZ31);                           // Übertragene Bits: 8 und parity disabled UART3
 702:	80 93 32 01 	sts	0x0132, r24	; 0x800132 <__TEXT_REGION_LENGTH__+0x700132>
    /******************************************************************************************************************************/


    /******************************************************************************************************************************/
    RB_init(&rb_tx_PC);                                         // Initialisiere Ring-Buffer (head = 0, tail = 0) TX UART0
 706:	86 e1       	ldi	r24, 0x16	; 22
 708:	92 e0       	ldi	r25, 0x02	; 2
 70a:	54 df       	rcall	.-344    	; 0x5b4 <RB_init>
    RB_init(&rb_rx_PC);                                         // Initialisiere Ring-Buffer (head = 0, tail = 0) RX UART0
 70c:	85 e2       	ldi	r24, 0x25	; 37
 70e:	96 e0       	ldi	r25, 0x06	; 6
 710:	51 df       	rcall	.-350    	; 0x5b4 <RB_init>
    /******************************************************************************************************************************/


    /******************************************************************************************************************************/
    Uart_EnableRxIT_0();                                        // Enable RX-Interrupt: Receive Complete UART 0
 712:	88 81       	ld	r24, Y
 714:	80 68       	ori	r24, 0x80	; 128
 716:	88 83       	st	Y, r24
    /******************************************************************************************************************************/


    /******************************************************************************************************************************/
    sei();                                                      // Enable globale Interrupts
 718:	78 94       	sei
    /******************************************************************************************************************************/


    /******************************************************************************************************************************/
    ptr_tx_completed_0=tx_completed;                            // Pointer tx Completed UART0 auf Funktion (Kurz warten) setzen
 71a:	88 e5       	ldi	r24, 0x58	; 88
 71c:	93 e0       	ldi	r25, 0x03	; 3
 71e:	90 93 29 09 	sts	0x0929, r25	; 0x800929 <ptr_tx_completed_0+0x1>
 722:	80 93 28 09 	sts	0x0928, r24	; 0x800928 <ptr_tx_completed_0>
    /******************************************************************************************************************************/

}
 726:	df 91       	pop	r29
 728:	cf 91       	pop	r28
 72a:	08 95       	ret

0000072c <Uart_Transmit_IT_PC>:
        - Schreibe n Bytes in den Buffer für PC
        - Enable Interrupt wenn Datenregister leer ist

        PROBLEM: Buffer overflow wenn lange Strings gesendet werden.
    */
    uint8_t nbytes = strlen((const char *)data);
 72c:	fc 01       	movw	r30, r24
 72e:	01 90       	ld	r0, Z+
 730:	00 20       	and	r0, r0
 732:	e9 f7       	brne	.-6      	; 0x72e <Uart_Transmit_IT_PC+0x2>
 734:	31 97       	sbiw	r30, 0x01	; 1
 736:	af 01       	movw	r20, r30
 738:	48 1b       	sub	r20, r24
 73a:	59 0b       	sbc	r21, r25
    RB_write(&rb_tx_PC, data, nbytes);
 73c:	bc 01       	movw	r22, r24
 73e:	86 e1       	ldi	r24, 0x16	; 22
 740:	92 e0       	ldi	r25, 0x02	; 2
 742:	84 df       	rcall	.-248    	; 0x64c <RB_write>
    Uart_EnableTransmitIT_0();
 744:	e1 ec       	ldi	r30, 0xC1	; 193
 746:	f0 e0       	ldi	r31, 0x00	; 0
 748:	80 81       	ld	r24, Z
 74a:	80 62       	ori	r24, 0x20	; 32
 74c:	80 83       	st	Z, r24
 74e:	08 95       	ret

00000750 <__vector_26>:
    asm("nop");
    asm("nop");
}

ISR(USART0_UDRE_vect)
{
 750:	1f 92       	push	r1
 752:	0f 92       	push	r0
 754:	0f b6       	in	r0, 0x3f	; 63
 756:	0f 92       	push	r0
 758:	11 24       	eor	r1, r1
 75a:	0b b6       	in	r0, 0x3b	; 59
 75c:	0f 92       	push	r0
 75e:	2f 93       	push	r18
 760:	3f 93       	push	r19
 762:	4f 93       	push	r20
 764:	5f 93       	push	r21
 766:	6f 93       	push	r22
 768:	7f 93       	push	r23
 76a:	8f 93       	push	r24
 76c:	9f 93       	push	r25
 76e:	af 93       	push	r26
 770:	bf 93       	push	r27
 772:	ef 93       	push	r30
 774:	ff 93       	push	r31
    /*
        - Befinden sich Daten im Buffer, wird das nächste Byte aus dem Buffer gesendet
        - Ansonsten wird das Interrupt deaktiviert und zwei Schritte gewartet
    */
    if (RB_length(&rb_tx_PC) > 0)
 776:	86 e1       	ldi	r24, 0x16	; 22
 778:	92 e0       	ldi	r25, 0x02	; 2
 77a:	2b df       	rcall	.-426    	; 0x5d2 <RB_length>
 77c:	88 23       	and	r24, r24
 77e:	31 f0       	breq	.+12     	; 0x78c <__vector_26+0x3c>
    {
        UDR0 = RB_readByte(&rb_tx_PC);
 780:	86 e1       	ldi	r24, 0x16	; 22
 782:	92 e0       	ldi	r25, 0x02	; 2
 784:	32 df       	rcall	.-412    	; 0x5ea <RB_readByte>
 786:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
 78a:	0c c0       	rjmp	.+24     	; 0x7a4 <__vector_26+0x54>
    }
    else
    {
        Uart_DisableTransmitIT_0();
 78c:	e1 ec       	ldi	r30, 0xC1	; 193
 78e:	f0 e0       	ldi	r31, 0x00	; 0
 790:	80 81       	ld	r24, Z
 792:	8f 7d       	andi	r24, 0xDF	; 223
 794:	80 83       	st	Z, r24
        if(ptr_tx_completed_0 != 0)
 796:	e0 91 28 09 	lds	r30, 0x0928	; 0x800928 <ptr_tx_completed_0>
 79a:	f0 91 29 09 	lds	r31, 0x0929	; 0x800929 <ptr_tx_completed_0+0x1>
 79e:	30 97       	sbiw	r30, 0x00	; 0
 7a0:	09 f0       	breq	.+2      	; 0x7a4 <__vector_26+0x54>
            ptr_tx_completed_0();
 7a2:	19 95       	eicall
    }
}
 7a4:	ff 91       	pop	r31
 7a6:	ef 91       	pop	r30
 7a8:	bf 91       	pop	r27
 7aa:	af 91       	pop	r26
 7ac:	9f 91       	pop	r25
 7ae:	8f 91       	pop	r24
 7b0:	7f 91       	pop	r23
 7b2:	6f 91       	pop	r22
 7b4:	5f 91       	pop	r21
 7b6:	4f 91       	pop	r20
 7b8:	3f 91       	pop	r19
 7ba:	2f 91       	pop	r18
 7bc:	0f 90       	pop	r0
 7be:	0b be       	out	0x3b, r0	; 59
 7c0:	0f 90       	pop	r0
 7c2:	0f be       	out	0x3f, r0	; 63
 7c4:	0f 90       	pop	r0
 7c6:	1f 90       	pop	r1
 7c8:	18 95       	reti

000007ca <__vector_25>:

ISR(USART0_RX_vect)
{
 7ca:	1f 92       	push	r1
 7cc:	0f 92       	push	r0
 7ce:	0f b6       	in	r0, 0x3f	; 63
 7d0:	0f 92       	push	r0
 7d2:	11 24       	eor	r1, r1
 7d4:	0b b6       	in	r0, 0x3b	; 59
 7d6:	0f 92       	push	r0
 7d8:	2f 93       	push	r18
 7da:	3f 93       	push	r19
 7dc:	4f 93       	push	r20
 7de:	5f 93       	push	r21
 7e0:	6f 93       	push	r22
 7e2:	7f 93       	push	r23
 7e4:	8f 93       	push	r24
 7e6:	9f 93       	push	r25
 7e8:	af 93       	push	r26
 7ea:	bf 93       	push	r27
 7ec:	ef 93       	push	r30
 7ee:	ff 93       	push	r31
    /*
        - Wird ein Empfangs-Interrupt seitens PC ausgelöst, wird das empfangene Byte in den PC-Buffer geschrieben
    */
    char ch = UDR0;
 7f0:	60 91 c6 00 	lds	r22, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
    RB_writeByte(&rb_rx_PC,ch);
 7f4:	85 e2       	ldi	r24, 0x25	; 37
 7f6:	96 e0       	ldi	r25, 0x06	; 6
 7f8:	0c df       	rcall	.-488    	; 0x612 <RB_writeByte>
 7fa:	ff 91       	pop	r31
 7fc:	ef 91       	pop	r30
 7fe:	bf 91       	pop	r27
 800:	af 91       	pop	r26
 802:	9f 91       	pop	r25
 804:	8f 91       	pop	r24
 806:	7f 91       	pop	r23
 808:	6f 91       	pop	r22
 80a:	5f 91       	pop	r21
 80c:	4f 91       	pop	r20
 80e:	3f 91       	pop	r19
 810:	2f 91       	pop	r18
 812:	0f 90       	pop	r0
 814:	0b be       	out	0x3b, r0	; 59
 816:	0f 90       	pop	r0
 818:	0f be       	out	0x3f, r0	; 63
 81a:	0f 90       	pop	r0
 81c:	1f 90       	pop	r1
 81e:	18 95       	reti

00000820 <main>:
#include "libraries/Main_functions/Main_Func.h"             // Wird benötigt für Funktionen, welche im Hauptprogrammfluss aufgerufen werden (z. B IO_init, Check_communication, SD_Startup(), zutaten_init(), cocktails_init()...)

// MainLoop
int main(void)
{
	init_LED();
 820:	ed dc       	rcall	.-1574   	; 0x1fc <init_LED>

	interfaces_init();
 822:	71 de       	rcall	.-798    	; 0x506 <interfaces_init>
 824:	10 92 2a 09 	sts	0x092A, r1	; 0x80092a <process>
	
	process = 0;
 828:	10 92 2b 09 	sts	0x092B, r1	; 0x80092b <process+0x1>
 82c:	10 92 2c 09 	sts	0x092C, r1	; 0x80092c <process+0x2>
 830:	10 92 2d 09 	sts	0x092D, r1	; 0x80092d <process+0x3>
 834:	0f 2e       	mov	r0, r31
		// Wird per serieller Monitor '0' oder '1' eingegeben, so wechselt der Modus auf Weiss oder Rainbow 
		if (process == 1)
		{
			light = RAINBOW_LED;
			// Timer 1 wird von System Clock abgehängt und zugehörige LED ausgeschaltet
			TIMER_CONTROL_REGISTER_B_WHITE &= ~(1 << CS10);        // CTC-Mode, prescaler 1
 836:	f1 e8       	ldi	r31, 0x81	; 129
 838:	cf 2e       	mov	r12, r31
 83a:	d1 2c       	mov	r13, r1
 83c:	f0 2d       	mov	r31, r0
 83e:	0f 2e       	mov	r0, r31
			LEDW_PORT &= ~LEDW_BIT;

			// Timer 3/4/5 wird an System Clock angehängt
			TIMER_CONTROL_REGISTER_B_RED |= (1 << CS30);        // CTC-Mode, prescaler 1
 840:	f1 e9       	ldi	r31, 0x91	; 145
 842:	ef 2e       	mov	r14, r31
 844:	f1 2c       	mov	r15, r1
 846:	f0 2d       	mov	r31, r0
 848:	01 ea       	ldi	r16, 0xA1	; 161
			TIMER_CONTROL_REGISTER_B_GREEN |= (1 << CS40);      // CTC-Mode, prescaler 1
 84a:	10 e0       	ldi	r17, 0x00	; 0
 84c:	c1 e2       	ldi	r28, 0x21	; 33
			TIMER_CONTROL_REGISTER_B_BLUE |= (1 << CS50);       // CTC-Mode, prescaler 1
 84e:	d1 e0       	ldi	r29, 0x01	; 1
 850:	bb 24       	eor	r11, r11
		check_Communication_Input_UART();                   // Prüfen. ob über UART einen Befehl geesendet wurde
		
		// Wird per serieller Monitor '0' oder '1' eingegeben, so wechselt der Modus auf Weiss oder Rainbow 
		if (process == 1)
		{
			light = RAINBOW_LED;
 852:	b3 94       	inc	r11

	// Mainroutine
	while (1)
	{

		check_Communication_Input_UART();                   // Prüfen. ob über UART einen Befehl geesendet wurde
 854:	ab de       	rcall	.-682    	; 0x5ac <check_Communication_Input_UART>
 856:	80 91 2a 09 	lds	r24, 0x092A	; 0x80092a <process>
		
		// Wird per serieller Monitor '0' oder '1' eingegeben, so wechselt der Modus auf Weiss oder Rainbow 
		if (process == 1)
 85a:	90 91 2b 09 	lds	r25, 0x092B	; 0x80092b <process+0x1>
 85e:	a0 91 2c 09 	lds	r26, 0x092C	; 0x80092c <process+0x2>
 862:	b0 91 2d 09 	lds	r27, 0x092D	; 0x80092d <process+0x3>
 866:	81 30       	cpi	r24, 0x01	; 1
 868:	91 05       	cpc	r25, r1
 86a:	a1 05       	cpc	r26, r1
 86c:	b1 05       	cpc	r27, r1
 86e:	d9 f4       	brne	.+54     	; 0x8a6 <main+0x86>
 870:	b0 92 1d 03 	sts	0x031D, r11	; 0x80031d <light>
		{
			light = RAINBOW_LED;
 874:	f6 01       	movw	r30, r12
			// Timer 1 wird von System Clock abgehängt und zugehörige LED ausgeschaltet
			TIMER_CONTROL_REGISTER_B_WHITE &= ~(1 << CS10);        // CTC-Mode, prescaler 1
 876:	80 81       	ld	r24, Z
 878:	8e 7f       	andi	r24, 0xFE	; 254
 87a:	80 83       	st	Z, r24
 87c:	8b 98       	cbi	0x11, 3	; 17
			LEDW_PORT &= ~LEDW_BIT;
 87e:	f7 01       	movw	r30, r14

			// Timer 3/4/5 wird an System Clock angehängt
			TIMER_CONTROL_REGISTER_B_RED |= (1 << CS30);        // CTC-Mode, prescaler 1
 880:	80 81       	ld	r24, Z
 882:	81 60       	ori	r24, 0x01	; 1
 884:	80 83       	st	Z, r24
 886:	f8 01       	movw	r30, r16
			TIMER_CONTROL_REGISTER_B_GREEN |= (1 << CS40);      // CTC-Mode, prescaler 1
 888:	80 81       	ld	r24, Z
 88a:	81 60       	ori	r24, 0x01	; 1
 88c:	80 83       	st	Z, r24
 88e:	88 81       	ld	r24, Y
			TIMER_CONTROL_REGISTER_B_BLUE |= (1 << CS50);       // CTC-Mode, prescaler 1
 890:	81 60       	ori	r24, 0x01	; 1
 892:	88 83       	st	Y, r24
 894:	10 92 2a 09 	sts	0x092A, r1	; 0x80092a <process>
			process = 0;
 898:	10 92 2b 09 	sts	0x092B, r1	; 0x80092b <process+0x1>
 89c:	10 92 2c 09 	sts	0x092C, r1	; 0x80092c <process+0x2>
 8a0:	10 92 2d 09 	sts	0x092D, r1	; 0x80092d <process+0x3>
 8a4:	d7 cf       	rjmp	.-82     	; 0x854 <main+0x34>
 8a6:	02 97       	sbiw	r24, 0x02	; 2
		}
		if (process == 2)
 8a8:	a1 05       	cpc	r26, r1
 8aa:	b1 05       	cpc	r27, r1
 8ac:	99 f6       	brne	.-90     	; 0x854 <main+0x34>
 8ae:	f6 01       	movw	r30, r12
		{
			// Timer 1 wird an System Clock angehängt
			TIMER_CONTROL_REGISTER_B_WHITE |= (1<<CS10);        // Prescaler 1024
 8b0:	80 81       	ld	r24, Z
 8b2:	81 60       	ori	r24, 0x01	; 1
 8b4:	80 83       	st	Z, r24
 8b6:	f7 01       	movw	r30, r14

			// Timer 3/4/5 wird von System Clock angehängt und zugehörige LEDs ausgeschaltet
			TIMER_CONTROL_REGISTER_B_RED &= ~(1 << CS30);
 8b8:	80 81       	ld	r24, Z
 8ba:	8e 7f       	andi	r24, 0xFE	; 254
 8bc:	80 83       	st	Z, r24
 8be:	f8 01       	movw	r30, r16
			TIMER_CONTROL_REGISTER_B_GREEN &= ~(1 << CS40);
 8c0:	80 81       	ld	r24, Z
 8c2:	8e 7f       	andi	r24, 0xFE	; 254
 8c4:	80 83       	st	Z, r24
 8c6:	88 81       	ld	r24, Y
			TIMER_CONTROL_REGISTER_B_BLUE &= ~(1 << CS50);
 8c8:	8e 7f       	andi	r24, 0xFE	; 254
 8ca:	88 83       	st	Y, r24
 8cc:	8e 98       	cbi	0x11, 6	; 17
			LEDR_PORT &= ~LEDR_BIT;
 8ce:	8d 98       	cbi	0x11, 5	; 17
			LEDG_PORT &= ~LEDG_BIT;
 8d0:	8c 98       	cbi	0x11, 4	; 17
			LEDB_PORT &= ~LEDB_BIT;
 8d2:	10 92 2a 09 	sts	0x092A, r1	; 0x80092a <process>
			process = 0;
 8d6:	10 92 2b 09 	sts	0x092B, r1	; 0x80092b <process+0x1>
 8da:	10 92 2c 09 	sts	0x092C, r1	; 0x80092c <process+0x2>
 8de:	10 92 2d 09 	sts	0x092D, r1	; 0x80092d <process+0x3>
 8e2:	b8 cf       	rjmp	.-144    	; 0x854 <main+0x34>

000008e4 <__tablejump2__>:
 8e4:	ee 0f       	add	r30, r30
 8e6:	ff 1f       	adc	r31, r31
 8e8:	88 1f       	adc	r24, r24
 8ea:	8b bf       	out	0x3b, r24	; 59
 8ec:	07 90       	elpm	r0, Z+
 8ee:	f6 91       	elpm	r31, Z
 8f0:	e0 2d       	mov	r30, r0
 8f2:	19 94       	eijmp

000008f4 <_exit>:
 8f4:	f8 94       	cli

000008f6 <__stop_program>:
 8f6:	ff cf       	rjmp	.-2      	; 0x8f6 <__stop_program>
