#ifndef __AW_PID_2049_REG_H__
#define __AW_PID_2049_REG_H__

/* registers list */
#define AW_PID_2049_ID_REG			(0x00)
#define AW_PID_2049_SYSST_REG			(0x01)
#define AW_PID_2049_SYSINT_REG			(0x02)
#define AW_PID_2049_SYSINTM_REG			(0x03)
#define AW_PID_2049_SYSCTRL_REG			(0x04)
#define AW_PID_2049_SYSCTRL2_REG		(0x05)
#define AW_PID_2049_I2SCTRL_REG			(0x06)
#define AW_PID_2049_I2SCFG1_REG			(0x07)
#define AW_PID_2049_I2SCFG2_REG			(0x08)
#define AW_PID_2049_HAGCCFG1_REG		(0x09)
#define AW_PID_2049_HAGCCFG2_REG		(0x0A)
#define AW_PID_2049_HAGCCFG3_REG		(0x0B)
#define AW_PID_2049_HAGCCFG4_REG		(0x0C)
#define AW_PID_2049_HAGCCFG5_REG		(0x0D)
#define AW_PID_2049_HAGCCFG6_REG		(0x0E)
#define AW_PID_2049_HAGCCFG7_REG		(0x0F)
#define AW_PID_2049_MPDCFG_REG			(0x10)
#define AW_PID_2049_PWMCTRL_REG			(0x11)
#define AW_PID_2049_I2SCFG3_REG			(0x12)
#define AW_PID_2049_DBGCTRL_REG			(0x13)
#define AW_PID_2049_HAGCST_REG			(0x20)
#define AW_PID_2049_VBAT_REG			(0x21)
#define AW_PID_2049_TEMP_REG			(0x22)
#define AW_PID_2049_PVDD_REG			(0x23)
#define AW_PID_2049_ISNDAT_REG			(0x24)
#define AW_PID_2049_VSNDAT_REG			(0x25)
#define AW_PID_2049_I2SINT_REG			(0x26)
#define AW_PID_2049_I2SCAPCNT_REG		(0x27)
#define AW_PID_2049_ANASTA1_REG			(0x28)
#define AW_PID_2049_ANASTA2_REG			(0x29)
#define AW_PID_2049_ANASTA3_REG			(0x2A)
#define AW_PID_2049_ANASTA4_REG			(0x2B)
#define AW_PID_2049_TESTDET_REG			(0x2C)
#define AW_PID_2049_TESTIN_REG			(0x38)
#define AW_PID_2049_TESTOUT_REG			(0x39)
#define AW_PID_2049_DSPMADD_REG			(0x40)
#define AW_PID_2049_DSPMDAT_REG			(0x41)
#define AW_PID_2049_WDT_REG			(0x42)
#define AW_PID_2049_ACR1_REG			(0x43)
#define AW_PID_2049_ACR2_REG			(0x44)
#define AW_PID_2049_ASR1_REG			(0x45)
#define AW_PID_2049_ASR2_REG			(0x46)
#define AW_PID_2049_DSPCFG_REG			(0x47)
#define AW_PID_2049_ASR3_REG			(0x48)
#define AW_PID_2049_ASR4_REG			(0x49)
#define AW_PID_2049_VSNCTRL1_REG		(0x50)
#define AW_PID_2049_ISNCTRL1_REG		(0x51)
#define AW_PID_2049_PLLCTRL1_REG		(0x52)
#define AW_PID_2049_PLLCTRL2_REG		(0x53)
#define AW_PID_2049_PLLCTRL3_REG		(0x54)
#define AW_PID_2049_CDACTRL1_REG		(0x55)
#define AW_PID_2049_CDACTRL2_REG		(0x56)
#define AW_PID_2049_SADCCTRL1_REG		(0x57)
#define AW_PID_2049_SADCCTRL2_REG		(0x58)
#define AW_PID_2049_CPCTRL1_REG			(0x59)
#define AW_PID_2049_BSTCTRL1_REG		(0x60)
#define AW_PID_2049_BSTCTRL2_REG		(0x61)
#define AW_PID_2049_BSTCTRL3_REG		(0x62)
#define AW_PID_2049_BSTCTRL4_REG		(0x63)
#define AW_PID_2049_BSTCTRL5_REG		(0x64)
#define AW_PID_2049_BSTCTRL6_REG		(0x65)
#define AW_PID_2049_BSTCTRL7_REG		(0x66)
#define AW_PID_2049_DSMCFG1_REG			(0x67)
#define AW_PID_2049_DSMCFG2_REG			(0x68)
#define AW_PID_2049_DSMCFG3_REG			(0x69)
#define AW_PID_2049_DSMCFG4_REG			(0x6A)
#define AW_PID_2049_DSMCFG5_REG			(0x6B)
#define AW_PID_2049_DSMCFG6_REG			(0x6C)
#define AW_PID_2049_DSMCFG7_REG			(0x6D)
#define AW_PID_2049_DSMCFG8_REG			(0x6E)
#define AW_PID_2049_TESTCTRL1_REG		(0x70)
#define AW_PID_2049_TESTCTRL2_REG		(0x71)
#define AW_PID_2049_EFCTRL1_REG			(0x72)
#define AW_PID_2049_EFCTRL2_REG			(0x73)
#define AW_PID_2049_EFWH_REG			(0x74)
#define AW_PID_2049_EFWM2_REG			(0x75)
#define AW_PID_2049_EFWM1_REG			(0x76)
#define AW_PID_2049_EFWL_REG			(0x77)
#define AW_PID_2049_EFRH_REG			(0x78)
#define AW_PID_2049_EFRM2_REG			(0x79)
#define AW_PID_2049_EFRM1_REG			(0x7A)
#define AW_PID_2049_EFRL_REG			(0x7B)
#define AW_PID_2049_TM_REG			(0x7C)

/********************************************
 * Register Access
 *******************************************/
enum aw883xx_id {
	AW883XX_PID_2049 = 0x2049,
};

#define AW_PID_2049_REG_MAX				(0x7D)

#define REG_NONE_ACCESS					(0)
#define REG_RD_ACCESS					(1 << 0)
#define REG_WR_ACCESS					(1 << 1)

static const unsigned char aw_pid_2049_reg_access[AW_PID_2049_REG_MAX] = {
	[AW_PID_2049_ID_REG]		= (REG_RD_ACCESS),
	[AW_PID_2049_SYSST_REG]		= (REG_RD_ACCESS),
	[AW_PID_2049_SYSINT_REG]	= (REG_RD_ACCESS),
	[AW_PID_2049_SYSINTM_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_SYSCTRL_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_SYSCTRL2_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_I2SCTRL_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_I2SCFG1_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_I2SCFG2_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_HAGCCFG1_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_HAGCCFG2_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_HAGCCFG3_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_HAGCCFG4_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_HAGCCFG5_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_HAGCCFG6_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_HAGCCFG7_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_MPDCFG_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_PWMCTRL_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_I2SCFG3_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_DBGCTRL_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_HAGCST_REG]	= (REG_RD_ACCESS),
	[AW_PID_2049_VBAT_REG]		= (REG_RD_ACCESS),
	[AW_PID_2049_TEMP_REG]		= (REG_RD_ACCESS),
	[AW_PID_2049_PVDD_REG]		= (REG_RD_ACCESS),
	[AW_PID_2049_ISNDAT_REG]	= (REG_RD_ACCESS),
	[AW_PID_2049_VSNDAT_REG]	= (REG_RD_ACCESS),
	[AW_PID_2049_I2SINT_REG]	= (REG_RD_ACCESS),
	[AW_PID_2049_I2SCAPCNT_REG]	= (REG_RD_ACCESS),
	[AW_PID_2049_ANASTA1_REG]	= (REG_RD_ACCESS),
	[AW_PID_2049_ANASTA2_REG]	= (REG_RD_ACCESS),
	[AW_PID_2049_ANASTA3_REG]	= (REG_RD_ACCESS),
	[AW_PID_2049_ANASTA4_REG]	= (REG_RD_ACCESS),
	[AW_PID_2049_TESTDET_REG]	= (REG_RD_ACCESS),
	[AW_PID_2049_TESTIN_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_TESTOUT_REG]	= (REG_RD_ACCESS),
	[AW_PID_2049_DSPMADD_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_DSPMDAT_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_WDT_REG]		= (REG_RD_ACCESS),
	[AW_PID_2049_ACR1_REG]		= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_ACR2_REG]		= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_ASR1_REG]		= (REG_RD_ACCESS),
	[AW_PID_2049_ASR2_REG]		= (REG_RD_ACCESS),
	[AW_PID_2049_DSPCFG_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_ASR3_REG]		= (REG_RD_ACCESS),
	[AW_PID_2049_ASR4_REG]		= (REG_RD_ACCESS),
	[AW_PID_2049_VSNCTRL1_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_ISNCTRL1_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_PLLCTRL1_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_PLLCTRL2_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_PLLCTRL3_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_CDACTRL1_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_CDACTRL2_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_SADCCTRL1_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_SADCCTRL2_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_CPCTRL1_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_BSTCTRL1_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_BSTCTRL2_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_BSTCTRL3_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_BSTCTRL4_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_BSTCTRL5_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_BSTCTRL6_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_BSTCTRL7_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_DSMCFG1_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_DSMCFG2_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_DSMCFG3_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_DSMCFG4_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_DSMCFG5_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_DSMCFG6_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_DSMCFG7_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_DSMCFG8_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_TESTCTRL1_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_TESTCTRL2_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_EFCTRL1_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_EFCTRL2_REG]	= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_EFWH_REG]		= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_EFWM2_REG]		= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_EFWM1_REG]		= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_EFWL_REG]		= (REG_RD_ACCESS | REG_WR_ACCESS),
	[AW_PID_2049_EFRH_REG]		= (REG_RD_ACCESS),
	[AW_PID_2049_EFRM2_REG]		= (REG_RD_ACCESS),
	[AW_PID_2049_EFRM1_REG]		= (REG_RD_ACCESS),
	[AW_PID_2049_EFRL_REG]		= (REG_RD_ACCESS),
	[AW_PID_2049_TM_REG]		= (REG_NONE_ACCESS),
};

#define AW_PID_2049_VOLUME_STEP_DB	(6 * 8)


/* detail information of registers begin */
/* ID (0x00) detail */
/* IDCODE bit 15:0 (ID 0x00) */
#define AW_PID_2049_IDCODE_START_BIT	(0)
#define AW_PID_2049_IDCODE_BITS_LEN		(16)
#define AW_PID_2049_IDCODE_MASK			\
	(~(((1<<AW_PID_2049_IDCODE_BITS_LEN)-1) << AW_PID_2049_IDCODE_START_BIT))

#define AW_PID_2049_IDCODE_DEFAULT_VALUE	(0x2049)
#define AW_PID_2049_IDCODE_DEFAULT		\
	(AW_PID_2049_IDCODE_DEFAULT_VALUE << AW_PID_2049_IDCODE_START_BIT)

#define AW_PID_2049_SOFT_RESET_VALUE	(0x55aa)

/* default value of ID (0x00) */
/* #define AW_PID_2049_ID_DEFAULT		(0x2049) */

/* SYSST (0x01) detail */
/* OVP2S bit 15 (SYSST 0x01) */
#define AW_PID_2049_OVP2S_START_BIT		(15)
#define AW_PID_2049_OVP2S_BITS_LEN		(1)
#define AW_PID_2049_OVP2S_MASK			\
	(~(((1<<AW_PID_2049_OVP2S_BITS_LEN)-1) << AW_PID_2049_OVP2S_START_BIT))

#define AW_PID_2049_OVP2S_NORMAL		(0)
#define AW_PID_2049_OVP2S_NORMAL_VALUE	\
	(AW_PID_2049_OVP2S_NORMAL << AW_PID_2049_OVP2S_START_BIT)

#define AW_PID_2049_OVP2S_OVP			(1)
#define AW_PID_2049_OVP2S_OVP_VALUE		\
	(AW_PID_2049_OVP2S_OVP << AW_PID_2049_OVP2S_START_BIT)

#define AW_PID_2049_OVP2S_DEFAULT_VALUE	(0)
#define AW_PID_2049_OVP2S_DEFAULT		\
	(AW_PID_2049_OVP2S_DEFAULT_VALUE << AW_PID_2049_OVP2S_START_BIT)

/* UVLS bit 14 (SYSST 0x01) */
#define AW_PID_2049_UVLS_START_BIT		(14)
#define AW_PID_2049_UVLS_BITS_LEN		(1)
#define AW_PID_2049_UVLS_MASK			\
	(~(((1<<AW_PID_2049_UVLS_BITS_LEN)-1) << AW_PID_2049_UVLS_START_BIT))

#define AW_PID_2049_UVLS_NORMAL			(0)
#define AW_PID_2049_UVLS_NORMAL_VALUE	\
	(AW_PID_2049_UVLS_NORMAL << AW_PID_2049_UVLS_START_BIT)

#define AW_PID_2049_UVLS_UVLO			(1)
#define AW_PID_2049_UVLS_UVLO_VALUE		\
	(AW_PID_2049_UVLS_UVLO << AW_PID_2049_UVLS_START_BIT)

#define AW_PID_2049_UVLS_DEFAULT_VALUE	(0)
#define AW_PID_2049_UVLS_DEFAULT		\
	(AW_PID_2049_UVLS_DEFAULT_VALUE << AW_PID_2049_UVLS_START_BIT)

/* ADPS bit 13 (SYSST 0x01) */
#define AW_PID_2049_ADPS_START_BIT		(13)
#define AW_PID_2049_ADPS_BITS_LEN		(1)
#define AW_PID_2049_ADPS_MASK			\
	(~(((1<<AW_PID_2049_ADPS_BITS_LEN)-1) << AW_PID_2049_ADPS_START_BIT))

#define AW_PID_2049_ADPS_TRANSPARENT	(0)
#define AW_PID_2049_ADPS_TRANSPARENT_VALUE	\
	(AW_PID_2049_ADPS_TRANSPARENT << AW_PID_2049_ADPS_START_BIT)

#define AW_PID_2049_ADPS_BOOST			(1)
#define AW_PID_2049_ADPS_BOOST_VALUE	\
	(AW_PID_2049_ADPS_BOOST << AW_PID_2049_ADPS_START_BIT)

#define AW_PID_2049_ADPS_DEFAULT_VALUE	(0)
#define AW_PID_2049_ADPS_DEFAULT		\
	(AW_PID_2049_ADPS_DEFAULT_VALUE << AW_PID_2049_ADPS_START_BIT)

/* DSPS bit 12 (SYSST 0x01) */
#define AW_PID_2049_DSPS_START_BIT		(12)
#define AW_PID_2049_DSPS_BITS_LEN		(1)
#define AW_PID_2049_DSPS_MASK			\
	(~(((1<<AW_PID_2049_DSPS_BITS_LEN)-1) << AW_PID_2049_DSPS_START_BIT))

#define AW_PID_2049_DSPS_NORMAL			(0)
#define AW_PID_2049_DSPS_NORMAL_VALUE	\
	(AW_PID_2049_DSPS_NORMAL << AW_PID_2049_DSPS_START_BIT)

#define AW_PID_2049_DSPS_DSP_STABLE		(1)
#define AW_PID_2049_DSPS_DSP_STABLE_VALUE	\
	(AW_PID_2049_DSPS_DSP_STABLE << AW_PID_2049_DSPS_START_BIT)

#define AW_PID_2049_DSPS_DEFAULT_VALUE	(0)
#define AW_PID_2049_DSPS_DEFAULT		\
	(AW_PID_2049_DSPS_DEFAULT_VALUE << AW_PID_2049_DSPS_START_BIT)

/* BSTOCS bit 11 (SYSST 0x01) */
#define AW_PID_2049_BSTOCS_START_BIT	(11)
#define AW_PID_2049_BSTOCS_BITS_LEN		(1)
#define AW_PID_2049_BSTOCS_MASK			\
	(~(((1<<AW_PID_2049_BSTOCS_BITS_LEN)-1) << AW_PID_2049_BSTOCS_START_BIT))

#define AW_PID_2049_BSTOCS_NORMAL		(0)
#define AW_PID_2049_BSTOCS_NORMAL_VALUE	\
	(AW_PID_2049_BSTOCS_NORMAL << AW_PID_2049_BSTOCS_START_BIT)

#define AW_PID_2049_BSTOCS_OVER_CURRENT	(1)
#define AW_PID_2049_BSTOCS_OVER_CURRENT_VALUE	\
	(AW_PID_2049_BSTOCS_OVER_CURRENT << AW_PID_2049_BSTOCS_START_BIT)

#define AW_PID_2049_BSTOCS_DEFAULT_VALUE	(0)
#define AW_PID_2049_BSTOCS_DEFAULT		\
	(AW_PID_2049_BSTOCS_DEFAULT_VALUE << AW_PID_2049_BSTOCS_START_BIT)

/* OVPS bit 10 (SYSST 0x01) */
#define AW_PID_2049_OVPS_START_BIT		(10)
#define AW_PID_2049_OVPS_BITS_LEN		(1)
#define AW_PID_2049_OVPS_MASK			\
	(~(((1<<AW_PID_2049_OVPS_BITS_LEN)-1) << AW_PID_2049_OVPS_START_BIT))

#define AW_PID_2049_OVPS_NORMAL			(0)
#define AW_PID_2049_OVPS_NORMAL_VALUE	\
	(AW_PID_2049_OVPS_NORMAL << AW_PID_2049_OVPS_START_BIT)

#define AW_PID_2049_OVPS_OVP			(1)
#define AW_PID_2049_OVPS_OVP_VALUE		\
	(AW_PID_2049_OVPS_OVP << AW_PID_2049_OVPS_START_BIT)

#define AW_PID_2049_OVPS_DEFAULT_VALUE	(0)
#define AW_PID_2049_OVPS_DEFAULT		\
	(AW_PID_2049_OVPS_DEFAULT_VALUE << AW_PID_2049_OVPS_START_BIT)

/* BSTS bit 9 (SYSST 0x01) */
#define AW_PID_2049_BSTS_START_BIT		(9)
#define AW_PID_2049_BSTS_BITS_LEN		(1)
#define AW_PID_2049_BSTS_MASK			\
	(~(((1<<AW_PID_2049_BSTS_BITS_LEN)-1) << AW_PID_2049_BSTS_START_BIT))

#define AW_PID_2049_BSTS_NOT_FINISHED	(0)
#define AW_PID_2049_BSTS_NOT_FINISHED_VALUE	\
	(AW_PID_2049_BSTS_NOT_FINISHED << AW_PID_2049_BSTS_START_BIT)

#define AW_PID_2049_BSTS_FINISHED		(1)
#define AW_PID_2049_BSTS_FINISHED_VALUE	\
	(AW_PID_2049_BSTS_FINISHED << AW_PID_2049_BSTS_START_BIT)

#define AW_PID_2049_BSTS_DEFAULT_VALUE	(0)
#define AW_PID_2049_BSTS_DEFAULT		\
	(AW_PID_2049_BSTS_DEFAULT_VALUE << AW_PID_2049_BSTS_START_BIT)

/* SWS bit 8 (SYSST 0x01) */
#define AW_PID_2049_SWS_START_BIT		(8)
#define AW_PID_2049_SWS_BITS_LEN		(1)
#define AW_PID_2049_SWS_MASK			\
	(~(((1<<AW_PID_2049_SWS_BITS_LEN)-1) << AW_PID_2049_SWS_START_BIT))

#define AW_PID_2049_SWS_NOT_SWITCHING	(0)
#define AW_PID_2049_SWS_NOT_SWITCHING_VALUE	\
	(AW_PID_2049_SWS_NOT_SWITCHING << AW_PID_2049_SWS_START_BIT)

#define AW_PID_2049_SWS_SWITCHING		(1)
#define AW_PID_2049_SWS_SWITCHING_VALUE	\
	(AW_PID_2049_SWS_SWITCHING << AW_PID_2049_SWS_START_BIT)

#define AW_PID_2049_SWS_DEFAULT_VALUE	(0)
#define AW_PID_2049_SWS_DEFAULT			\
	(AW_PID_2049_SWS_DEFAULT_VALUE << AW_PID_2049_SWS_START_BIT)

/* CLIPS bit 7 (SYSST 0x01) */
#define AW_PID_2049_CLIPS_START_BIT		(7)
#define AW_PID_2049_CLIPS_BITS_LEN		(1)
#define AW_PID_2049_CLIPS_MASK			\
	(~(((1<<AW_PID_2049_CLIPS_BITS_LEN)-1) << AW_PID_2049_CLIPS_START_BIT))

#define AW_PID_2049_CLIPS_NOT_CLIPPING	(0)
#define AW_PID_2049_CLIPS_NOT_CLIPPING_VALUE	\
	(AW_PID_2049_CLIPS_NOT_CLIPPING << AW_PID_2049_CLIPS_START_BIT)

#define AW_PID_2049_CLIPS_CLIPPING		(1)
#define AW_PID_2049_CLIPS_CLIPPING_VALUE	\
	(AW_PID_2049_CLIPS_CLIPPING << AW_PID_2049_CLIPS_START_BIT)

#define AW_PID_2049_CLIPS_DEFAULT_VALUE	(0)
#define AW_PID_2049_CLIPS_DEFAULT		\
	(AW_PID_2049_CLIPS_DEFAULT_VALUE << AW_PID_2049_CLIPS_START_BIT)

/* WDS bit 6 (SYSST 0x01) */
#define AW_PID_2049_WDS_START_BIT		(6)
#define AW_PID_2049_WDS_BITS_LEN		(1)
#define AW_PID_2049_WDS_MASK			\
	(~(((1<<AW_PID_2049_WDS_BITS_LEN)-1) << AW_PID_2049_WDS_START_BIT))

#define AW_PID_2049_WDS_NORMAL			(0)
#define AW_PID_2049_WDS_NORMAL_VALUE	\
	(AW_PID_2049_WDS_NORMAL << AW_PID_2049_WDS_START_BIT)

#define AW_PID_2049_WDS_ABNORMAL		(1)
#define AW_PID_2049_WDS_ABNORMAL_VALUE	\
	(AW_PID_2049_WDS_ABNORMAL << AW_PID_2049_WDS_START_BIT)

#define AW_PID_2049_WDS_DEFAULT_VALUE	(0)
#define AW_PID_2049_WDS_DEFAULT			\
	(AW_PID_2049_WDS_DEFAULT_VALUE << AW_PID_2049_WDS_START_BIT)

/* NOCLKS bit 5 (SYSST 0x01) */
#define AW_PID_2049_NOCLKS_START_BIT	(5)
#define AW_PID_2049_NOCLKS_BITS_LEN		(1)
#define AW_PID_2049_NOCLKS_MASK			\
	(~(((1<<AW_PID_2049_NOCLKS_BITS_LEN)-1) << AW_PID_2049_NOCLKS_START_BIT))

#define AW_PID_2049_NOCLKS_CLOCK_OK		(0)
#define AW_PID_2049_NOCLKS_CLOCK_OK_VALUE	\
	(AW_PID_2049_NOCLKS_CLOCK_OK << AW_PID_2049_NOCLKS_START_BIT)

#define AW_PID_2049_NOCLKS_NO_CLOCK		(1)
#define AW_PID_2049_NOCLKS_NO_CLOCK_VALUE	\
	(AW_PID_2049_NOCLKS_NO_CLOCK << AW_PID_2049_NOCLKS_START_BIT)

#define AW_PID_2049_NOCLKS_DEFAULT_VALUE	(0)
#define AW_PID_2049_NOCLKS_DEFAULT		\
	(AW_PID_2049_NOCLKS_DEFAULT_VALUE << AW_PID_2049_NOCLKS_START_BIT)

/* CLKS bit 4 (SYSST 0x01) */
#define AW_PID_2049_CLKS_START_BIT		(4)
#define AW_PID_2049_CLKS_BITS_LEN		(1)
#define AW_PID_2049_CLKS_MASK			\
	(~(((1<<AW_PID_2049_CLKS_BITS_LEN)-1) << AW_PID_2049_CLKS_START_BIT))

#define AW_PID_2049_CLKS_NOT_STABLE		(0)
#define AW_PID_2049_CLKS_NOT_STABLE_VALUE	\
	(AW_PID_2049_CLKS_NOT_STABLE << AW_PID_2049_CLKS_START_BIT)

#define AW_PID_2049_CLKS_STABLE			(1)
#define AW_PID_2049_CLKS_STABLE_VALUE	\
	(AW_PID_2049_CLKS_STABLE << AW_PID_2049_CLKS_START_BIT)

#define AW_PID_2049_CLKS_DEFAULT_VALUE	(0)
#define AW_PID_2049_CLKS_DEFAULT		\
	(AW_PID_2049_CLKS_DEFAULT_VALUE << AW_PID_2049_CLKS_START_BIT)

/* OCDS bit 3 (SYSST 0x01) */
#define AW_PID_2049_OCDS_START_BIT		(3)
#define AW_PID_2049_OCDS_BITS_LEN		(1)
#define AW_PID_2049_OCDS_MASK			\
	(~(((1<<AW_PID_2049_OCDS_BITS_LEN)-1) << AW_PID_2049_OCDS_START_BIT))

#define AW_PID_2049_OCDS_NORAML			(0)
#define AW_PID_2049_OCDS_NORAML_VALUE	\
	(AW_PID_2049_OCDS_NORAML << AW_PID_2049_OCDS_START_BIT)

#define AW_PID_2049_OCDS_OC				(1)
#define AW_PID_2049_OCDS_OC_VALUE		\
	(AW_PID_2049_OCDS_OC << AW_PID_2049_OCDS_START_BIT)

#define AW_PID_2049_OCDS_DEFAULT_VALUE	(0)
#define AW_PID_2049_OCDS_DEFAULT		\
	(AW_PID_2049_OCDS_DEFAULT_VALUE << AW_PID_2049_OCDS_START_BIT)

/* CLIP_PRES bit 2 (SYSST 0x01) */
#define AW_PID_2049_CLIP_PRES_START_BIT	(2)
#define AW_PID_2049_CLIP_PRES_BITS_LEN	(1)
#define AW_PID_2049_CLIP_PRES_MASK		\
	(~(((1<<AW_PID_2049_CLIP_PRES_BITS_LEN)-1) << AW_PID_2049_CLIP_PRES_START_BIT))

#define AW_PID_2049_CLIP_PRES_NOT_CLIPPING	(0)
#define AW_PID_2049_CLIP_PRES_NOT_CLIPPING_VALUE	\
	(AW_PID_2049_CLIP_PRES_NOT_CLIPPING << AW_PID_2049_CLIP_PRES_START_BIT)

#define AW_PID_2049_CLIP_PRES_CLIPPING	(1)
#define AW_PID_2049_CLIP_PRES_CLIPPING_VALUE	\
	(AW_PID_2049_CLIP_PRES_CLIPPING << AW_PID_2049_CLIP_PRES_START_BIT)

#define AW_PID_2049_CLIP_PRES_DEFAULT_VALUE	(0)
#define AW_PID_2049_CLIP_PRES_DEFAULT	\
	(AW_PID_2049_CLIP_PRES_DEFAULT_VALUE << AW_PID_2049_CLIP_PRES_START_BIT)

/* OTHS bit 1 (SYSST 0x01) */
#define AW_PID_2049_OTHS_START_BIT		(1)
#define AW_PID_2049_OTHS_BITS_LEN		(1)
#define AW_PID_2049_OTHS_MASK			\
	(~(((1<<AW_PID_2049_OTHS_BITS_LEN)-1) << AW_PID_2049_OTHS_START_BIT))

#define AW_PID_2049_OTHS_NORMAL			(0)
#define AW_PID_2049_OTHS_NORMAL_VALUE	\
	(AW_PID_2049_OTHS_NORMAL << AW_PID_2049_OTHS_START_BIT)

#define AW_PID_2049_OTHS_OT				(1)
#define AW_PID_2049_OTHS_OT_VALUE		\
	(AW_PID_2049_OTHS_OT << AW_PID_2049_OTHS_START_BIT)

#define AW_PID_2049_OTHS_DEFAULT_VALUE	(0)
#define AW_PID_2049_OTHS_DEFAULT		\
	(AW_PID_2049_OTHS_DEFAULT_VALUE << AW_PID_2049_OTHS_START_BIT)

/* PLLS bit 0 (SYSST 0x01) */
#define AW_PID_2049_PLLS_START_BIT		(0)
#define AW_PID_2049_PLLS_BITS_LEN		(1)
#define AW_PID_2049_PLLS_MASK			\
	(~(((1<<AW_PID_2049_PLLS_BITS_LEN)-1) << AW_PID_2049_PLLS_START_BIT))

#define AW_PID_2049_PLLS_UNLOCKED		(0)
#define AW_PID_2049_PLLS_UNLOCKED_VALUE	\
	(AW_PID_2049_PLLS_UNLOCKED << AW_PID_2049_PLLS_START_BIT)

#define AW_PID_2049_PLLS_LOCKED			(1)
#define AW_PID_2049_PLLS_LOCKED_VALUE	\
	(AW_PID_2049_PLLS_LOCKED << AW_PID_2049_PLLS_START_BIT)

#define AW_PID_2049_PLLS_DEFAULT_VALUE	(0)
#define AW_PID_2049_PLLS_DEFAULT		\
	(AW_PID_2049_PLLS_DEFAULT_VALUE << AW_PID_2049_PLLS_START_BIT)



#define AW_PID_2049_BIT_PLL_CHECK \
		(AW_PID_2049_CLKS_STABLE_VALUE | \
		AW_PID_2049_PLLS_LOCKED_VALUE)


#define AW_PID_2049_BIT_SYSST_CHECK_MASK \
		(~(AW_PID_2049_UVLS_NORMAL_VALUE | \
		AW_PID_2049_BSTOCS_OVER_CURRENT_VALUE | \
		AW_PID_2049_BSTS_FINISHED_VALUE | \
		AW_PID_2049_SWS_SWITCHING_VALUE | \
		AW_PID_2049_NOCLKS_NO_CLOCK_VALUE | \
		AW_PID_2049_CLKS_STABLE_VALUE | \
		AW_PID_2049_OCDS_OC_VALUE | \
		AW_PID_2049_OTHS_OT_VALUE | \
		AW_PID_2049_PLLS_LOCKED_VALUE))

#define AW_PID_2049_BIT_SYSST_CHECK \
		(AW_PID_2049_BSTS_FINISHED_VALUE | \
		AW_PID_2049_SWS_SWITCHING_VALUE | \
		AW_PID_2049_CLKS_STABLE_VALUE | \
		AW_PID_2049_PLLS_LOCKED_VALUE)


/* default value of SYSST (0x01) */
/* #define AW_PID_2049_SYSST_DEFAULT		(0x0000) */

/* SYSINT (0x02) detail */
/* OVP2I bit 15 (SYSINT 0x02) */
#define AW_PID_2049_OVP2I_START_BIT		(15)
#define AW_PID_2049_OVP2I_BITS_LEN		(1)
#define AW_PID_2049_OVP2I_MASK			\
	(~(((1<<AW_PID_2049_OVP2I_BITS_LEN)-1) << AW_PID_2049_OVP2I_START_BIT))

#define AW_PID_2049_OVP2I_DEFAULT_VALUE	(0)
#define AW_PID_2049_OVP2I_DEFAULT		\
	(AW_PID_2049_OVP2I_DEFAULT_VALUE << AW_PID_2049_OVP2I_START_BIT)

/* UVLI bit 14 (SYSINT 0x02) */
#define AW_PID_2049_UVLI_START_BIT		(14)
#define AW_PID_2049_UVLI_BITS_LEN		(1)
#define AW_PID_2049_UVLI_MASK			\
	(~(((1<<AW_PID_2049_UVLI_BITS_LEN)-1) << AW_PID_2049_UVLI_START_BIT))

#define AW_PID_2049_UVLI_DEFAULT_VALUE	(0)
#define AW_PID_2049_UVLI_DEFAULT		\
	(AW_PID_2049_UVLI_DEFAULT_VALUE << AW_PID_2049_UVLI_START_BIT)

/* ADPI bit 13 (SYSINT 0x02) */
#define AW_PID_2049_ADPI_START_BIT		(13)
#define AW_PID_2049_ADPI_BITS_LEN		(1)
#define AW_PID_2049_ADPI_MASK			\
	(~(((1<<AW_PID_2049_ADPI_BITS_LEN)-1) << AW_PID_2049_ADPI_START_BIT))

#define AW_PID_2049_ADPI_DEFAULT_VALUE	(0)
#define AW_PID_2049_ADPI_DEFAULT		\
	(AW_PID_2049_ADPI_DEFAULT_VALUE << AW_PID_2049_ADPI_START_BIT)

/* DSPI bit 12 (SYSINT 0x02) */
#define AW_PID_2049_DSPI_START_BIT		(12)
#define AW_PID_2049_DSPI_BITS_LEN		(1)
#define AW_PID_2049_DSPI_MASK			\
	(~(((1<<AW_PID_2049_DSPI_BITS_LEN)-1) << AW_PID_2049_DSPI_START_BIT))

#define AW_PID_2049_DSPI_DEFAULT_VALUE	(0)
#define AW_PID_2049_DSPI_DEFAULT		\
	(AW_PID_2049_DSPI_DEFAULT_VALUE << AW_PID_2049_DSPI_START_BIT)

/* BSTOCI bit 11 (SYSINT 0x02) */
#define AW_PID_2049_BSTOCI_START_BIT	(11)
#define AW_PID_2049_BSTOCI_BITS_LEN		(1)
#define AW_PID_2049_BSTOCI_MASK			\
	(~(((1<<AW_PID_2049_BSTOCI_BITS_LEN)-1) << AW_PID_2049_BSTOCI_START_BIT))

#define AW_PID_2049_BSTOCI_DEFAULT_VALUE	(0)
#define AW_PID_2049_BSTOCI_DEFAULT		\
	(AW_PID_2049_BSTOCI_DEFAULT_VALUE << AW_PID_2049_BSTOCI_START_BIT)

/* OVPI bit 10 (SYSINT 0x02) */
#define AW_PID_2049_OVPI_START_BIT		(10)
#define AW_PID_2049_OVPI_BITS_LEN		(1)
#define AW_PID_2049_OVPI_MASK			\
	(~(((1<<AW_PID_2049_OVPI_BITS_LEN)-1) << AW_PID_2049_OVPI_START_BIT))

#define AW_PID_2049_OVPI_DEFAULT_VALUE	(0)
#define AW_PID_2049_OVPI_DEFAULT		\
	(AW_PID_2049_OVPI_DEFAULT_VALUE << AW_PID_2049_OVPI_START_BIT)

/* BSTI bit 9 (SYSINT 0x02) */
#define AW_PID_2049_BSTI_START_BIT		(9)
#define AW_PID_2049_BSTI_BITS_LEN		(1)
#define AW_PID_2049_BSTI_MASK			\
	(~(((1<<AW_PID_2049_BSTI_BITS_LEN)-1) << AW_PID_2049_BSTI_START_BIT))

#define AW_PID_2049_BSTI_DEFAULT_VALUE	(0)
#define AW_PID_2049_BSTI_DEFAULT		\
	(AW_PID_2049_BSTI_DEFAULT_VALUE << AW_PID_2049_BSTI_START_BIT)

/* SWI bit 8 (SYSINT 0x02) */
#define AW_PID_2049_SWI_START_BIT		(8)
#define AW_PID_2049_SWI_BITS_LEN		(1)
#define AW_PID_2049_SWI_MASK			\
	(~(((1<<AW_PID_2049_SWI_BITS_LEN)-1) << AW_PID_2049_SWI_START_BIT))

#define AW_PID_2049_SWI_DEFAULT_VALUE	(0)
#define AW_PID_2049_SWI_DEFAULT			\
	(AW_PID_2049_SWI_DEFAULT_VALUE << AW_PID_2049_SWI_START_BIT)

/* CLIPI bit 7 (SYSINT 0x02) */
#define AW_PID_2049_CLIPI_START_BIT		(7)
#define AW_PID_2049_CLIPI_BITS_LEN		(1)
#define AW_PID_2049_CLIPI_MASK			\
	(~(((1<<AW_PID_2049_CLIPI_BITS_LEN)-1) << AW_PID_2049_CLIPI_START_BIT))

#define AW_PID_2049_CLIPI_DEFAULT_VALUE	(0)
#define AW_PID_2049_CLIPI_DEFAULT		\
	(AW_PID_2049_CLIPI_DEFAULT_VALUE << AW_PID_2049_CLIPI_START_BIT)

/* WDI bit 6 (SYSINT 0x02) */
#define AW_PID_2049_WDI_START_BIT		(6)
#define AW_PID_2049_WDI_BITS_LEN		(1)
#define AW_PID_2049_WDI_MASK			\
	(~(((1<<AW_PID_2049_WDI_BITS_LEN)-1) << AW_PID_2049_WDI_START_BIT))

#define AW_PID_2049_WDI_DEFAULT_VALUE	(0)
#define AW_PID_2049_WDI_INT_VALUE	(1)
#define AW_PID_2049_WDI_DEFAULT			\
	(AW_PID_2049_WDI_DEFAULT_VALUE << AW_PID_2049_WDI_START_BIT)
#define AW_PID_2049_WDI_INTERRUPT		\
	(AW_PID_2049_WDI_INT_VALUE << AW_PID_2049_WDI_START_BIT)

/* NOCLKI bit 5 (SYSINT 0x02) */
#define AW_PID_2049_NOCLKI_START_BIT	(5)
#define AW_PID_2049_NOCLKI_BITS_LEN		(1)
#define AW_PID_2049_NOCLKI_MASK			\
	(~(((1<<AW_PID_2049_NOCLKI_BITS_LEN)-1) << AW_PID_2049_NOCLKI_START_BIT))

#define AW_PID_2049_NOCLKI_DEFAULT_VALUE	(0)
#define AW_PID_2049_NOCLKI_INT_VALUE	(1)
#define AW_PID_2049_NOCLKI_DEFAULT		\
	(AW_PID_2049_NOCLKI_DEFAULT_VALUE << AW_PID_2049_NOCLKI_START_BIT)
#define AW_PID_2049_NOCLKI_INTERRUPT		\
	(AW_PID_2049_NOCLKI_INT_VALUE << AW_PID_2049_NOCLKI_START_BIT)

/* CLKI bit 4 (SYSINT 0x02) */
#define AW_PID_2049_CLKI_START_BIT		(4)
#define AW_PID_2049_CLKI_BITS_LEN		(1)
#define AW_PID_2049_CLKI_MASK			\
	(~(((1<<AW_PID_2049_CLKI_BITS_LEN)-1) << AW_PID_2049_CLKI_START_BIT))

#define AW_PID_2049_CLKI_DEFAULT_VALUE	(0)
#define AW_PID_2049_CLKI_INT_VALUE	(1)
#define AW_PID_2049_CLKI_DEFAULT		\
	(AW_PID_2049_CLKI_DEFAULT_VALUE << AW_PID_2049_CLKI_START_BIT)
#define AW_PID_2049_CLKI_INTERRUPT		\
	(AW_PID_2049_CLKI_INT_VALUE << AW_PID_2049_CLKI_START_BIT)

/* OCDI bit 3 (SYSINT 0x02) */
#define AW_PID_2049_OCDI_START_BIT		(3)
#define AW_PID_2049_OCDI_BITS_LEN		(1)
#define AW_PID_2049_OCDI_MASK			\
	(~(((1<<AW_PID_2049_OCDI_BITS_LEN)-1) << AW_PID_2049_OCDI_START_BIT))

#define AW_PID_2049_OCDI_DEFAULT_VALUE	(0)
#define AW_PID_2049_OCDI_DEFAULT		\
	(AW_PID_2049_OCDI_DEFAULT_VALUE << AW_PID_2049_OCDI_START_BIT)

/* CLIP_PREI bit 2 (SYSINT 0x02) */
#define AW_PID_2049_CLIP_PREI_START_BIT	(2)
#define AW_PID_2049_CLIP_PREI_BITS_LEN	(1)
#define AW_PID_2049_CLIP_PREI_MASK		\
	(~(((1<<AW_PID_2049_CLIP_PREI_BITS_LEN)-1) << AW_PID_2049_CLIP_PREI_START_BIT))

#define AW_PID_2049_CLIP_PREI_DEFAULT_VALUE	(0)
#define AW_PID_2049_CLIP_PREI_DEFAULT	\
	(AW_PID_2049_CLIP_PREI_DEFAULT_VALUE << AW_PID_2049_CLIP_PREI_START_BIT)

/* OTHI bit 1 (SYSINT 0x02) */
#define AW_PID_2049_OTHI_START_BIT		(1)
#define AW_PID_2049_OTHI_BITS_LEN		(1)
#define AW_PID_2049_OTHI_MASK			\
	(~(((1<<AW_PID_2049_OTHI_BITS_LEN)-1) << AW_PID_2049_OTHI_START_BIT))

#define AW_PID_2049_OTHI_DEFAULT_VALUE	(0)
#define AW_PID_2049_OTHI_DEFAULT		\
	(AW_PID_2049_OTHI_DEFAULT_VALUE << AW_PID_2049_OTHI_START_BIT)

/* PLLI bit 0 (SYSINT 0x02) */
#define AW_PID_2049_PLLI_START_BIT		(0)
#define AW_PID_2049_PLLI_BITS_LEN		(1)
#define AW_PID_2049_PLLI_MASK			\
	(~(((1<<AW_PID_2049_PLLI_BITS_LEN)-1) << AW_PID_2049_PLLI_START_BIT))

#define AW_PID_2049_PLLI_DEFAULT_VALUE	(0)
#define AW_PID_2049_PLLI_INT_VALUE	(1)
#define AW_PID_2049_PLLI_DEFAULT		\
	(AW_PID_2049_PLLI_DEFAULT_VALUE << AW_PID_2049_PLLI_START_BIT)
#define AW_PID_2049_PLLI_INTERRUPT		\
	(AW_PID_2049_PLLI_INT_VALUE << AW_PID_2049_PLLI_START_BIT)

/* default value of SYSINT (0x02) */
/* #define AW_PID_2049_SYSINT_DEFAULT		(0x0000) */

#define AW_PID_2049_BIT_SYSINT_CHECK \
		(AW_PID_2049_WDI_INTERRUPT | \
		AW_PID_2049_CLKI_INTERRUPT | \
		AW_PID_2049_NOCLKI_INTERRUPT | \
		AW_PID_2049_PLLI_INTERRUPT)

/* SYSINTM (0x03) detail */
/* OVP2M bit 15 (SYSINTM 0x03) */
#define AW_PID_2049_OVP2M_START_BIT		(15)
#define AW_PID_2049_OVP2M_BITS_LEN		(1)
#define AW_PID_2049_OVP2M_MASK			\
	(~(((1<<AW_PID_2049_OVP2M_BITS_LEN)-1) << AW_PID_2049_OVP2M_START_BIT))

#define AW_PID_2049_OVP2M_DEFAULT_VALUE	(1)
#define AW_PID_2049_OVP2M_DEFAULT		\
	(AW_PID_2049_OVP2M_DEFAULT_VALUE << AW_PID_2049_OVP2M_START_BIT)

/* UVLM bit 14 (SYSINTM 0x03) */
#define AW_PID_2049_UVLM_START_BIT		(14)
#define AW_PID_2049_UVLM_BITS_LEN		(1)
#define AW_PID_2049_UVLM_MASK			\
	(~(((1<<AW_PID_2049_UVLM_BITS_LEN)-1) << AW_PID_2049_UVLM_START_BIT))

#define AW_PID_2049_UVLM_DEFAULT_VALUE	(1)
#define AW_PID_2049_UVLM_DEFAULT		\
	(AW_PID_2049_UVLM_DEFAULT_VALUE << AW_PID_2049_UVLM_START_BIT)

/* ADPM bit 13 (SYSINTM 0x03) */
#define AW_PID_2049_ADPM_START_BIT		(13)
#define AW_PID_2049_ADPM_BITS_LEN		(1)
#define AW_PID_2049_ADPM_MASK			\
	(~(((1<<AW_PID_2049_ADPM_BITS_LEN)-1) << AW_PID_2049_ADPM_START_BIT))

#define AW_PID_2049_ADPM_DEFAULT_VALUE	(1)
#define AW_PID_2049_ADPM_DEFAULT		\
	(AW_PID_2049_ADPM_DEFAULT_VALUE << AW_PID_2049_ADPM_START_BIT)

/* DSPM bit 12 (SYSINTM 0x03) */
#define AW_PID_2049_DSPM_START_BIT		(12)
#define AW_PID_2049_DSPM_BITS_LEN		(1)
#define AW_PID_2049_DSPM_MASK			\
	(~(((1<<AW_PID_2049_DSPM_BITS_LEN)-1) << AW_PID_2049_DSPM_START_BIT))

#define AW_PID_2049_DSPM_DEFAULT_VALUE	(1)
#define AW_PID_2049_DSPM_DEFAULT		\
	(AW_PID_2049_DSPM_DEFAULT_VALUE << AW_PID_2049_DSPM_START_BIT)

/* BSTOCM bit 11 (SYSINTM 0x03) */
#define AW_PID_2049_BSTOCM_START_BIT	(11)
#define AW_PID_2049_BSTOCM_BITS_LEN		(1)
#define AW_PID_2049_BSTOCM_MASK			\
	(~(((1<<AW_PID_2049_BSTOCM_BITS_LEN)-1) << AW_PID_2049_BSTOCM_START_BIT))

#define AW_PID_2049_BSTOCM_DEFAULT_VALUE	(1)
#define AW_PID_2049_BSTOCM_DEFAULT		\
	(AW_PID_2049_BSTOCM_DEFAULT_VALUE << AW_PID_2049_BSTOCM_START_BIT)

/* OVPM bit 10 (SYSINTM 0x03) */
#define AW_PID_2049_OVPM_START_BIT		(10)
#define AW_PID_2049_OVPM_BITS_LEN		(1)
#define AW_PID_2049_OVPM_MASK			\
	(~(((1<<AW_PID_2049_OVPM_BITS_LEN)-1) << AW_PID_2049_OVPM_START_BIT))

#define AW_PID_2049_OVPM_DEFAULT_VALUE	(1)
#define AW_PID_2049_OVPM_DEFAULT		\
	(AW_PID_2049_OVPM_DEFAULT_VALUE << AW_PID_2049_OVPM_START_BIT)

/* BSTM bit 9 (SYSINTM 0x03) */
#define AW_PID_2049_BSTM_START_BIT		(9)
#define AW_PID_2049_BSTM_BITS_LEN		(1)
#define AW_PID_2049_BSTM_MASK			\
	(~(((1<<AW_PID_2049_BSTM_BITS_LEN)-1) << AW_PID_2049_BSTM_START_BIT))

#define AW_PID_2049_BSTM_DEFAULT_VALUE	(1)
#define AW_PID_2049_BSTM_DEFAULT		\
	(AW_PID_2049_BSTM_DEFAULT_VALUE << AW_PID_2049_BSTM_START_BIT)

/* SWM bit 8 (SYSINTM 0x03) */
#define AW_PID_2049_SWM_START_BIT		(8)
#define AW_PID_2049_SWM_BITS_LEN		(1)
#define AW_PID_2049_SWM_MASK			\
	(~(((1<<AW_PID_2049_SWM_BITS_LEN)-1) << AW_PID_2049_SWM_START_BIT))

#define AW_PID_2049_SWM_DEFAULT_VALUE	(1)
#define AW_PID_2049_SWM_DEFAULT			\
	(AW_PID_2049_SWM_DEFAULT_VALUE << AW_PID_2049_SWM_START_BIT)

/* CLIPM bit 7 (SYSINTM 0x03) */
#define AW_PID_2049_CLIPM_START_BIT		(7)
#define AW_PID_2049_CLIPM_BITS_LEN		(1)
#define AW_PID_2049_CLIPM_MASK			\
	(~(((1<<AW_PID_2049_CLIPM_BITS_LEN)-1) << AW_PID_2049_CLIPM_START_BIT))

#define AW_PID_2049_CLIPM_DEFAULT_VALUE	(1)
#define AW_PID_2049_CLIPM_DEFAULT		\
	(AW_PID_2049_CLIPM_DEFAULT_VALUE << AW_PID_2049_CLIPM_START_BIT)

/* WDM bit 6 (SYSINTM 0x03) */
#define AW_PID_2049_WDM_START_BIT		(6)
#define AW_PID_2049_WDM_BITS_LEN		(1)
#define AW_PID_2049_WDM_MASK			\
	(~(((1<<AW_PID_2049_WDM_BITS_LEN)-1) << AW_PID_2049_WDM_START_BIT))

#define AW_PID_2049_WDM_DEFAULT_VALUE	(1)
#define AW_PID_2049_WDM_DEFAULT			\
	(AW_PID_2049_WDM_DEFAULT_VALUE << AW_PID_2049_WDM_START_BIT)

/* NOCLKM bit 5 (SYSINTM 0x03) */
#define AW_PID_2049_NOCLKM_START_BIT	(5)
#define AW_PID_2049_NOCLKM_BITS_LEN		(1)
#define AW_PID_2049_NOCLKM_MASK			\
	(~(((1<<AW_PID_2049_NOCLKM_BITS_LEN)-1) << AW_PID_2049_NOCLKM_START_BIT))

#define AW_PID_2049_NOCLKM_DEFAULT_VALUE	(1)
#define AW_PID_2049_NOCLKM_DEFAULT		\
	(AW_PID_2049_NOCLKM_DEFAULT_VALUE << AW_PID_2049_NOCLKM_START_BIT)

/* CLKM bit 4 (SYSINTM 0x03) */
#define AW_PID_2049_CLKM_START_BIT		(4)
#define AW_PID_2049_CLKM_BITS_LEN		(1)
#define AW_PID_2049_CLKM_MASK			\
	(~(((1<<AW_PID_2049_CLKM_BITS_LEN)-1) << AW_PID_2049_CLKM_START_BIT))

#define AW_PID_2049_CLKM_DEFAULT_VALUE	(1)
#define AW_PID_2049_CLKM_DEFAULT		\
	(AW_PID_2049_CLKM_DEFAULT_VALUE << AW_PID_2049_CLKM_START_BIT)

/* OCDM bit 3 (SYSINTM 0x03) */
#define AW_PID_2049_OCDM_START_BIT		(3)
#define AW_PID_2049_OCDM_BITS_LEN		(1)
#define AW_PID_2049_OCDM_MASK			\
	(~(((1<<AW_PID_2049_OCDM_BITS_LEN)-1) << AW_PID_2049_OCDM_START_BIT))

#define AW_PID_2049_OCDM_DEFAULT_VALUE	(1)
#define AW_PID_2049_OCDM_DEFAULT		\
	(AW_PID_2049_OCDM_DEFAULT_VALUE << AW_PID_2049_OCDM_START_BIT)

/* CLIP_PREM bit 2 (SYSINTM 0x03) */
#define AW_PID_2049_CLIP_PREM_START_BIT	(2)
#define AW_PID_2049_CLIP_PREM_BITS_LEN	(1)
#define AW_PID_2049_CLIP_PREM_MASK		\
	(~(((1<<AW_PID_2049_CLIP_PREM_BITS_LEN)-1) << AW_PID_2049_CLIP_PREM_START_BIT))

#define AW_PID_2049_CLIP_PREM_DEFAULT_VALUE	(1)
#define AW_PID_2049_CLIP_PREM_DEFAULT	\
	(AW_PID_2049_CLIP_PREM_DEFAULT_VALUE << AW_PID_2049_CLIP_PREM_START_BIT)

/* OTHM bit 1 (SYSINTM 0x03) */
#define AW_PID_2049_OTHM_START_BIT		(1)
#define AW_PID_2049_OTHM_BITS_LEN		(1)
#define AW_PID_2049_OTHM_MASK			\
	(~(((1<<AW_PID_2049_OTHM_BITS_LEN)-1) << AW_PID_2049_OTHM_START_BIT))

#define AW_PID_2049_OTHM_DEFAULT_VALUE	(1)
#define AW_PID_2049_OTHM_DEFAULT		\
	(AW_PID_2049_OTHM_DEFAULT_VALUE << AW_PID_2049_OTHM_START_BIT)

/* PLLM bit 0 (SYSINTM 0x03) */
#define AW_PID_2049_PLLM_START_BIT		(0)
#define AW_PID_2049_PLLM_BITS_LEN		(1)
#define AW_PID_2049_PLLM_MASK			\
	(~(((1<<AW_PID_2049_PLLM_BITS_LEN)-1) << AW_PID_2049_PLLM_START_BIT))

#define AW_PID_2049_PLLM_DEFAULT_VALUE	(1)
#define AW_PID_2049_PLLM_DEFAULT		\
	(AW_PID_2049_PLLM_DEFAULT_VALUE << AW_PID_2049_PLLM_START_BIT)

/* default value of SYSINTM (0x03) */
#define AW_PID_2049_SYSINTM_DEFAULT		(0xFFFF)

/* SYSCTRL (0x04) detail */
/* SPK_GAIN bit 14:12 (SYSCTRL 0x04) */
#define AW_PID_2049_SPK_GAIN_START_BIT	(12)
#define AW_PID_2049_SPK_GAIN_BITS_LEN	(3)
#define AW_PID_2049_SPK_GAIN_MASK		\
	(~(((1<<AW_PID_2049_SPK_GAIN_BITS_LEN)-1) << AW_PID_2049_SPK_GAIN_START_BIT))

#define AW_PID_2049_SPK_GAIN_4_AV		(0)
#define AW_PID_2049_SPK_GAIN_4_AV_VALUE	\
	(AW_PID_2049_SPK_GAIN_4_AV << AW_PID_2049_SPK_GAIN_START_BIT)

#define AW_PID_2049_SPK_GAIN_4P67_AV	(1)
#define AW_PID_2049_SPK_GAIN_4P67_AV_VALUE	\
	(AW_PID_2049_SPK_GAIN_4P67_AV << AW_PID_2049_SPK_GAIN_START_BIT)

#define AW_PID_2049_SPK_GAIN_6_AV		(2)
#define AW_PID_2049_SPK_GAIN_6_AV_VALUE	\
	(AW_PID_2049_SPK_GAIN_6_AV << AW_PID_2049_SPK_GAIN_START_BIT)

#define AW_PID_2049_SPK_GAIN_7_AV		(3)
#define AW_PID_2049_SPK_GAIN_7_AV_VALUE	\
	(AW_PID_2049_SPK_GAIN_7_AV << AW_PID_2049_SPK_GAIN_START_BIT)

#define AW_PID_2049_SPK_GAIN_12_AV		(4)
#define AW_PID_2049_SPK_GAIN_12_AV_VALUE	\
	(AW_PID_2049_SPK_GAIN_12_AV << AW_PID_2049_SPK_GAIN_START_BIT)

#define AW_PID_2049_SPK_GAIN_14_AV		(5)
#define AW_PID_2049_SPK_GAIN_14_AV_VALUE	\
	(AW_PID_2049_SPK_GAIN_14_AV << AW_PID_2049_SPK_GAIN_START_BIT)

#define AW_PID_2049_SPK_GAIN_DEFAULT_VALUE	(0x5)
#define AW_PID_2049_SPK_GAIN_DEFAULT	\
	(AW_PID_2049_SPK_GAIN_DEFAULT_VALUE << AW_PID_2049_SPK_GAIN_START_BIT)

/* RMSE bit 11 (SYSCTRL 0x04) */
#define AW_PID_2049_RMSE_START_BIT		(11)
#define AW_PID_2049_RMSE_BITS_LEN		(1)
#define AW_PID_2049_RMSE_MASK			\
	(~(((1<<AW_PID_2049_RMSE_BITS_LEN)-1) << AW_PID_2049_RMSE_START_BIT))

#define AW_PID_2049_RMSE_PEAK_AGC		(0)
#define AW_PID_2049_RMSE_PEAK_AGC_VALUE	\
	(AW_PID_2049_RMSE_PEAK_AGC << AW_PID_2049_RMSE_START_BIT)

#define AW_PID_2049_RMSE_RMS_AGC		(1)
#define AW_PID_2049_RMSE_RMS_AGC_VALUE	\
	(AW_PID_2049_RMSE_RMS_AGC << AW_PID_2049_RMSE_START_BIT)

#define AW_PID_2049_RMSE_DEFAULT_VALUE	(0)
#define AW_PID_2049_RMSE_DEFAULT		\
	(AW_PID_2049_RMSE_DEFAULT_VALUE << AW_PID_2049_RMSE_START_BIT)

/* HAGCE bit 10 (SYSCTRL 0x04) */
#define AW_PID_2049_HAGCE_START_BIT		(10)
#define AW_PID_2049_HAGCE_BITS_LEN		(1)
#define AW_PID_2049_HAGCE_MASK			\
	(~(((1<<AW_PID_2049_HAGCE_BITS_LEN)-1) << AW_PID_2049_HAGCE_START_BIT))

#define AW_PID_2049_HAGCE_DISABLE		(0)
#define AW_PID_2049_HAGCE_DISABLE_VALUE	\
	(AW_PID_2049_HAGCE_DISABLE << AW_PID_2049_HAGCE_START_BIT)

#define AW_PID_2049_HAGCE_ENABLE		(1)
#define AW_PID_2049_HAGCE_ENABLE_VALUE	\
	(AW_PID_2049_HAGCE_ENABLE << AW_PID_2049_HAGCE_START_BIT)

#define AW_PID_2049_HAGCE_DEFAULT_VALUE	(0)
#define AW_PID_2049_HAGCE_DEFAULT		\
	(AW_PID_2049_HAGCE_DEFAULT_VALUE << AW_PID_2049_HAGCE_START_BIT)

/* HDCCE bit 9 (SYSCTRL 0x04) */
#define AW_PID_2049_HDCCE_START_BIT		(9)
#define AW_PID_2049_HDCCE_BITS_LEN		(1)
#define AW_PID_2049_HDCCE_MASK			\
	(~(((1<<AW_PID_2049_HDCCE_BITS_LEN)-1) << AW_PID_2049_HDCCE_START_BIT))

#define AW_PID_2049_HDCCE_DISABLE		(0)
#define AW_PID_2049_HDCCE_DISABLE_VALUE	\
	(AW_PID_2049_HDCCE_DISABLE << AW_PID_2049_HDCCE_START_BIT)

#define AW_PID_2049_HDCCE_ENABLE		(1)
#define AW_PID_2049_HDCCE_ENABLE_VALUE	\
	(AW_PID_2049_HDCCE_ENABLE << AW_PID_2049_HDCCE_START_BIT)

#define AW_PID_2049_HDCCE_DEFAULT_VALUE	(1)
#define AW_PID_2049_HDCCE_DEFAULT		\
	(AW_PID_2049_HDCCE_DEFAULT_VALUE << AW_PID_2049_HDCCE_START_BIT)

/* HMUTE bit 8 (SYSCTRL 0x04) */
#define AW_PID_2049_HMUTE_START_BIT		(8)
#define AW_PID_2049_HMUTE_BITS_LEN		(1)
#define AW_PID_2049_HMUTE_MASK			\
	(~(((1<<AW_PID_2049_HMUTE_BITS_LEN)-1) << AW_PID_2049_HMUTE_START_BIT))

#define AW_PID_2049_HMUTE_DISABLE		(0)
#define AW_PID_2049_HMUTE_DISABLE_VALUE	\
	(AW_PID_2049_HMUTE_DISABLE << AW_PID_2049_HMUTE_START_BIT)

#define AW_PID_2049_HMUTE_ENABLE		(1)
#define AW_PID_2049_HMUTE_ENABLE_VALUE	\
	(AW_PID_2049_HMUTE_ENABLE << AW_PID_2049_HMUTE_START_BIT)

#define AW_PID_2049_HMUTE_DEFAULT_VALUE	(1)
#define AW_PID_2049_HMUTE_DEFAULT		\
	(AW_PID_2049_HMUTE_DEFAULT_VALUE << AW_PID_2049_HMUTE_START_BIT)

/* RCV_MODE bit 7 (SYSCTRL 0x04) */
#define AW_PID_2049_RCV_MODE_START_BIT	(7)
#define AW_PID_2049_RCV_MODE_BITS_LEN	(1)
#define AW_PID_2049_RCV_MODE_MASK		\
	(~(((1<<AW_PID_2049_RCV_MODE_BITS_LEN)-1) << AW_PID_2049_RCV_MODE_START_BIT))

#define AW_PID_2049_RCV_MODE_SPEAKER	(0)
#define AW_PID_2049_RCV_MODE_SPEAKER_VALUE	\
	(AW_PID_2049_RCV_MODE_SPEAKER << AW_PID_2049_RCV_MODE_START_BIT)

#define AW_PID_2049_RCV_MODE_RECEIVER	(1)
#define AW_PID_2049_RCV_MODE_RECEIVER_VALUE	\
	(AW_PID_2049_RCV_MODE_RECEIVER << AW_PID_2049_RCV_MODE_START_BIT)

#define AW_PID_2049_RCV_MODE_DEFAULT_VALUE	(0)
#define AW_PID_2049_RCV_MODE_DEFAULT	\
	(AW_PID_2049_RCV_MODE_DEFAULT_VALUE << AW_PID_2049_RCV_MODE_START_BIT)

/* I2SEN bit 6 (SYSCTRL 0x04) */
#define AW_PID_2049_I2SEN_START_BIT		(6)
#define AW_PID_2049_I2SEN_BITS_LEN		(1)
#define AW_PID_2049_I2SEN_MASK			\
	(~(((1<<AW_PID_2049_I2SEN_BITS_LEN)-1) << AW_PID_2049_I2SEN_START_BIT))

#define AW_PID_2049_I2SEN_DISABLE		(0)
#define AW_PID_2049_I2SEN_DISABLE_VALUE	\
	(AW_PID_2049_I2SEN_DISABLE << AW_PID_2049_I2SEN_START_BIT)

#define AW_PID_2049_I2SEN_ENABLE		(1)
#define AW_PID_2049_I2SEN_ENABLE_VALUE	\
	(AW_PID_2049_I2SEN_ENABLE << AW_PID_2049_I2SEN_START_BIT)

#define AW_PID_2049_I2SEN_DEFAULT_VALUE	(0)
#define AW_PID_2049_I2SEN_DEFAULT		\
	(AW_PID_2049_I2SEN_DEFAULT_VALUE << AW_PID_2049_I2SEN_START_BIT)

/* WSINV bit 5 (SYSCTRL 0x04) */
#define AW_PID_2049_WSINV_START_BIT		(5)
#define AW_PID_2049_WSINV_BITS_LEN		(1)
#define AW_PID_2049_WSINV_MASK			\
	(~(((1<<AW_PID_2049_WSINV_BITS_LEN)-1) << AW_PID_2049_WSINV_START_BIT))

#define AW_PID_2049_WSINV_NOT_SWITCH	(0)
#define AW_PID_2049_WSINV_NOT_SWITCH_VALUE	\
	(AW_PID_2049_WSINV_NOT_SWITCH << AW_PID_2049_WSINV_START_BIT)

#define AW_PID_2049_WSINV_SWITCH		(1)
#define AW_PID_2049_WSINV_SWITCH_VALUE	\
	(AW_PID_2049_WSINV_SWITCH << AW_PID_2049_WSINV_START_BIT)

#define AW_PID_2049_WSINV_DEFAULT_VALUE	(0)
#define AW_PID_2049_WSINV_DEFAULT		\
	(AW_PID_2049_WSINV_DEFAULT_VALUE << AW_PID_2049_WSINV_START_BIT)

/* BCKINV bit 4 (SYSCTRL 0x04) */
#define AW_PID_2049_BCKINV_START_BIT	(4)
#define AW_PID_2049_BCKINV_BITS_LEN		(1)
#define AW_PID_2049_BCKINV_MASK			\
	(~(((1<<AW_PID_2049_BCKINV_BITS_LEN)-1) << AW_PID_2049_BCKINV_START_BIT))

#define AW_PID_2049_BCKINV_NOT_INVERT	(0)
#define AW_PID_2049_BCKINV_NOT_INVERT_VALUE	\
	(AW_PID_2049_BCKINV_NOT_INVERT << AW_PID_2049_BCKINV_START_BIT)

#define AW_PID_2049_BCKINV_INVERTED		(1)
#define AW_PID_2049_BCKINV_INVERTED_VALUE	\
	(AW_PID_2049_BCKINV_INVERTED << AW_PID_2049_BCKINV_START_BIT)

#define AW_PID_2049_BCKINV_DEFAULT_VALUE	(0)
#define AW_PID_2049_BCKINV_DEFAULT		\
	(AW_PID_2049_BCKINV_DEFAULT_VALUE << AW_PID_2049_BCKINV_START_BIT)

/* IPLL bit 3 (SYSCTRL 0x04) */
#define AW_PID_2049_IPLL_START_BIT		(3)
#define AW_PID_2049_IPLL_BITS_LEN		(1)
#define AW_PID_2049_IPLL_MASK			\
	(~(((1<<AW_PID_2049_IPLL_BITS_LEN)-1) << AW_PID_2049_IPLL_START_BIT))

#define AW_PID_2049_IPLL_BCK			(0)
#define AW_PID_2049_IPLL_BCK_VALUE		\
	(AW_PID_2049_IPLL_BCK << AW_PID_2049_IPLL_START_BIT)

#define AW_PID_2049_IPLL_WCK			(1)
#define AW_PID_2049_IPLL_WCK_VALUE		\
	(AW_PID_2049_IPLL_WCK << AW_PID_2049_IPLL_START_BIT)

#define AW_PID_2049_IPLL_DEFAULT_VALUE	(0)
#define AW_PID_2049_IPLL_DEFAULT		\
	(AW_PID_2049_IPLL_DEFAULT_VALUE << AW_PID_2049_IPLL_START_BIT)

/* DSPBY bit 2 (SYSCTRL 0x04) */
#define AW_PID_2049_DSPBY_START_BIT		(2)
#define AW_PID_2049_DSPBY_BITS_LEN		(1)
#define AW_PID_2049_DSPBY_MASK			\
	(~(((1<<AW_PID_2049_DSPBY_BITS_LEN)-1) << AW_PID_2049_DSPBY_START_BIT))

#define AW_PID_2049_DSPBY_WORKING		(0)
#define AW_PID_2049_DSPBY_WORKING_VALUE	\
	(AW_PID_2049_DSPBY_WORKING << AW_PID_2049_DSPBY_START_BIT)

#define AW_PID_2049_DSPBY_BYPASS		(1)
#define AW_PID_2049_DSPBY_BYPASS_VALUE	\
	(AW_PID_2049_DSPBY_BYPASS << AW_PID_2049_DSPBY_START_BIT)

#define AW_PID_2049_DSPBY_DEFAULT_VALUE	(1)
#define AW_PID_2049_DSPBY_DEFAULT		\
	(AW_PID_2049_DSPBY_DEFAULT_VALUE << AW_PID_2049_DSPBY_START_BIT)

/* AMPPD bit 1 (SYSCTRL 0x04) */
#define AW_PID_2049_AMPPD_START_BIT		(1)
#define AW_PID_2049_AMPPD_BITS_LEN		(1)
#define AW_PID_2049_AMPPD_MASK			\
	(~(((1<<AW_PID_2049_AMPPD_BITS_LEN)-1) << AW_PID_2049_AMPPD_START_BIT))

#define AW_PID_2049_AMPPD_WORKING		(0)
#define AW_PID_2049_AMPPD_WORKING_VALUE	\
	(AW_PID_2049_AMPPD_WORKING << AW_PID_2049_AMPPD_START_BIT)

#define AW_PID_2049_AMPPD_POWER_DOWN	(1)
#define AW_PID_2049_AMPPD_POWER_DOWN_VALUE	\
	(AW_PID_2049_AMPPD_POWER_DOWN << AW_PID_2049_AMPPD_START_BIT)

#define AW_PID_2049_AMPPD_DEFAULT_VALUE	(1)
#define AW_PID_2049_AMPPD_DEFAULT		\
	(AW_PID_2049_AMPPD_DEFAULT_VALUE << AW_PID_2049_AMPPD_START_BIT)

/* PWDN bit 0 (SYSCTRL 0x04) */
#define AW_PID_2049_PWDN_START_BIT		(0)
#define AW_PID_2049_PWDN_BITS_LEN		(1)
#define AW_PID_2049_PWDN_MASK			\
	(~(((1<<AW_PID_2049_PWDN_BITS_LEN)-1) << AW_PID_2049_PWDN_START_BIT))

#define AW_PID_2049_PWDN_WORKING		(0)
#define AW_PID_2049_PWDN_WORKING_VALUE	\
	(AW_PID_2049_PWDN_WORKING << AW_PID_2049_PWDN_START_BIT)

#define AW_PID_2049_PWDN_POWER_DOWN		(1)
#define AW_PID_2049_PWDN_POWER_DOWN_VALUE	\
	(AW_PID_2049_PWDN_POWER_DOWN << AW_PID_2049_PWDN_START_BIT)

#define AW_PID_2049_PWDN_DEFAULT_VALUE	(1)
#define AW_PID_2049_PWDN_DEFAULT		\
	(AW_PID_2049_PWDN_DEFAULT_VALUE << AW_PID_2049_PWDN_START_BIT)

/* default value of SYSCTRL (0x04) */
/* #define AW_PID_2049_SYSCTRL_DEFAULT		(0x5307) */

/* SYSCTRL2 (0x05) detail */
/* VOL bit 15:6 (SYSCTRL2 0x05) */
#define AW_PID_2049_MUTE_VOL		(90 * 8)
#define AW_PID_2049_VOLUME_STEP_DB		(6 * 8)

#define AW_PID_2049_VOL_6DB_START				(6)
#define AW_PID_2049_VOL_START_BIT		(6)
#define AW_PID_2049_VOL_BITS_LEN		(10)
#define AW_PID_2049_VOL_MASK			\
	(~(((1<<AW_PID_2049_VOL_BITS_LEN)-1) << AW_PID_2049_VOL_START_BIT))

#define AW_PID_2049_VOL_DEFAULT_VALUE	(0)
#define AW_PID_2049_VOL_DEFAULT			\
	(AW_PID_2049_VOL_DEFAULT_VALUE << AW_PID_2049_VOL_START_BIT)

/* INTMODE bit 5 (SYSCTRL2 0x05) */
#define AW_PID_2049_INTMODE_START_BIT	(5)
#define AW_PID_2049_INTMODE_BITS_LEN	(1)
#define AW_PID_2049_INTMODE_MASK		\
	(~(((1<<AW_PID_2049_INTMODE_BITS_LEN)-1) << AW_PID_2049_INTMODE_START_BIT))

#define AW_PID_2049_INTMODE_OPENMINUS_DRAIN	(0)
#define AW_PID_2049_INTMODE_OPENMINUS_DRAIN_VALUE	\
	(AW_PID_2049_INTMODE_OPENMINUS_DRAIN << AW_PID_2049_INTMODE_START_BIT)

#define AW_PID_2049_INTMODE_PUSHPULL	(1)
#define AW_PID_2049_INTMODE_PUSHPULL_VALUE	\
	(AW_PID_2049_INTMODE_PUSHPULL << AW_PID_2049_INTMODE_START_BIT)

#define AW_PID_2049_INTMODE_DEFAULT_VALUE	(0)
#define AW_PID_2049_INTMODE_DEFAULT		\
	(AW_PID_2049_INTMODE_DEFAULT_VALUE << AW_PID_2049_INTMODE_START_BIT)

/* INTN bit 4 (SYSCTRL2 0x05) */
#define AW_PID_2049_INTN_START_BIT		(4)
#define AW_PID_2049_INTN_BITS_LEN		(1)
#define AW_PID_2049_INTN_MASK			\
	(~(((1<<AW_PID_2049_INTN_BITS_LEN)-1) << AW_PID_2049_INTN_START_BIT))

#define AW_PID_2049_INTN_SYSINT			(0)
#define AW_PID_2049_INTN_SYSINT_VALUE	\
	(AW_PID_2049_INTN_SYSINT << AW_PID_2049_INTN_START_BIT)

#define AW_PID_2049_INTN_SYSST			(1)
#define AW_PID_2049_INTN_SYSST_VALUE	\
	(AW_PID_2049_INTN_SYSST << AW_PID_2049_INTN_START_BIT)

#define AW_PID_2049_INTN_DEFAULT_VALUE	(0)
#define AW_PID_2049_INTN_DEFAULT		\
	(AW_PID_2049_INTN_DEFAULT_VALUE << AW_PID_2049_INTN_START_BIT)

/* BST_IPEAK bit 3:0 (SYSCTRL2 0x05) */
#define AW_PID_2049_BST_IPEAK_START_BIT	(0)
#define AW_PID_2049_BST_IPEAK_BITS_LEN	(4)
#define AW_PID_2049_BST_IPEAK_MASK		\
	(~(((1<<AW_PID_2049_BST_IPEAK_BITS_LEN)-1) << AW_PID_2049_BST_IPEAK_START_BIT))

#define AW_PID_2049_BST_IPEAK_1P50A		(0)
#define AW_PID_2049_BST_IPEAK_1P50A_VALUE	\
	(AW_PID_2049_BST_IPEAK_1P50A << AW_PID_2049_BST_IPEAK_START_BIT)

#define AW_PID_2049_BST_IPEAK_1P75A		(1)
#define AW_PID_2049_BST_IPEAK_1P75A_VALUE	\
	(AW_PID_2049_BST_IPEAK_1P75A << AW_PID_2049_BST_IPEAK_START_BIT)

#define AW_PID_2049_BST_IPEAK_2P00A		(2)
#define AW_PID_2049_BST_IPEAK_2P00A_VALUE	\
	(AW_PID_2049_BST_IPEAK_2P00A << AW_PID_2049_BST_IPEAK_START_BIT)

#define AW_PID_2049_BST_IPEAK_2P25A		(3)
#define AW_PID_2049_BST_IPEAK_2P25A_VALUE	\
	(AW_PID_2049_BST_IPEAK_2P25A << AW_PID_2049_BST_IPEAK_START_BIT)

#define AW_PID_2049_BST_IPEAK_2P50A		(4)
#define AW_PID_2049_BST_IPEAK_2P50A_VALUE	\
	(AW_PID_2049_BST_IPEAK_2P50A << AW_PID_2049_BST_IPEAK_START_BIT)

#define AW_PID_2049_BST_IPEAK_2P75A		(5)
#define AW_PID_2049_BST_IPEAK_2P75A_VALUE	\
	(AW_PID_2049_BST_IPEAK_2P75A << AW_PID_2049_BST_IPEAK_START_BIT)

#define AW_PID_2049_BST_IPEAK_3P00A		(6)
#define AW_PID_2049_BST_IPEAK_3P00A_VALUE	\
	(AW_PID_2049_BST_IPEAK_3P00A << AW_PID_2049_BST_IPEAK_START_BIT)

#define AW_PID_2049_BST_IPEAK_3P25A		(7)
#define AW_PID_2049_BST_IPEAK_3P25A_VALUE	\
	(AW_PID_2049_BST_IPEAK_3P25A << AW_PID_2049_BST_IPEAK_START_BIT)

#define AW_PID_2049_BST_IPEAK_3P50A		(8)
#define AW_PID_2049_BST_IPEAK_3P50A_VALUE	\
	(AW_PID_2049_BST_IPEAK_3P50A << AW_PID_2049_BST_IPEAK_START_BIT)

#define AW_PID_2049_BST_IPEAK_3P75A		(9)
#define AW_PID_2049_BST_IPEAK_3P75A_VALUE	\
	(AW_PID_2049_BST_IPEAK_3P75A << AW_PID_2049_BST_IPEAK_START_BIT)

#define AW_PID_2049_BST_IPEAK_4P00A		(10)
#define AW_PID_2049_BST_IPEAK_4P00A_VALUE	\
	(AW_PID_2049_BST_IPEAK_4P00A << AW_PID_2049_BST_IPEAK_START_BIT)

#define AW_PID_2049_BST_IPEAK_4P25A		(11)
#define AW_PID_2049_BST_IPEAK_4P25A_VALUE	\
	(AW_PID_2049_BST_IPEAK_4P25A << AW_PID_2049_BST_IPEAK_START_BIT)

#define AW_PID_2049_BST_IPEAK_4P50A		(12)
#define AW_PID_2049_BST_IPEAK_4P50A_VALUE	\
	(AW_PID_2049_BST_IPEAK_4P50A << AW_PID_2049_BST_IPEAK_START_BIT)

#define AW_PID_2049_BST_IPEAK_DEFAULT_VALUE	(9)
#define AW_PID_2049_BST_IPEAK_DEFAULT	\
	(AW_PID_2049_BST_IPEAK_DEFAULT_VALUE << AW_PID_2049_BST_IPEAK_START_BIT)

/* default value of SYSCTRL2 (0x05) */
/* #define AW_PID_2049_SYSCTRL2_DEFAULT		(0x0009) */

/* I2SCTRL (0x06) detail */
/* SLOT_NUM bit 14:12 (I2SCTRL 0x06) */
#define AW_PID_2049_SLOT_NUM_START_BIT	(12)
#define AW_PID_2049_SLOT_NUM_BITS_LEN	(3)
#define AW_PID_2049_SLOT_NUM_MASK		\
	(~(((1<<AW_PID_2049_SLOT_NUM_BITS_LEN)-1) << AW_PID_2049_SLOT_NUM_START_BIT))

#define AW_PID_2049_SLOT_NUM_I2S_MODE	(0)
#define AW_PID_2049_SLOT_NUM_I2S_MODE_VALUE	\
	(AW_PID_2049_SLOT_NUM_I2S_MODE << AW_PID_2049_SLOT_NUM_START_BIT)

#define AW_PID_2049_SLOT_NUM_TDM1S		(1)
#define AW_PID_2049_SLOT_NUM_TDM1S_VALUE	\
	(AW_PID_2049_SLOT_NUM_TDM1S << AW_PID_2049_SLOT_NUM_START_BIT)

#define AW_PID_2049_SLOT_NUM_TDM2S		(2)
#define AW_PID_2049_SLOT_NUM_TDM2S_VALUE	\
	(AW_PID_2049_SLOT_NUM_TDM2S << AW_PID_2049_SLOT_NUM_START_BIT)

#define AW_PID_2049_SLOT_NUM_TDM4S		(3)
#define AW_PID_2049_SLOT_NUM_TDM4S_VALUE	\
	(AW_PID_2049_SLOT_NUM_TDM4S << AW_PID_2049_SLOT_NUM_START_BIT)

#define AW_PID_2049_SLOT_NUM_TDM6S		(4)
#define AW_PID_2049_SLOT_NUM_TDM6S_VALUE	\
	(AW_PID_2049_SLOT_NUM_TDM6S << AW_PID_2049_SLOT_NUM_START_BIT)

#define AW_PID_2049_SLOT_NUM_TDM8S		(5)
#define AW_PID_2049_SLOT_NUM_TDM8S_VALUE	\
	(AW_PID_2049_SLOT_NUM_TDM8S << AW_PID_2049_SLOT_NUM_START_BIT)

#define AW_PID_2049_SLOT_NUM_TDM16S		(6)
#define AW_PID_2049_SLOT_NUM_TDM16S_VALUE	\
	(AW_PID_2049_SLOT_NUM_TDM16S << AW_PID_2049_SLOT_NUM_START_BIT)

#define AW_PID_2049_SLOT_NUM_RESERVED	(7)
#define AW_PID_2049_SLOT_NUM_RESERVED_VALUE	\
	(AW_PID_2049_SLOT_NUM_RESERVED << AW_PID_2049_SLOT_NUM_START_BIT)

#define AW_PID_2049_SLOT_NUM_DEFAULT_VALUE	(0)
#define AW_PID_2049_SLOT_NUM_DEFAULT	\
	(AW_PID_2049_SLOT_NUM_DEFAULT_VALUE << AW_PID_2049_SLOT_NUM_START_BIT)

/* CHSEL bit 11:10 (I2SCTRL 0x06) */
#define AW_PID_2049_CHSEL_START_BIT		(10)
#define AW_PID_2049_CHSEL_BITS_LEN		(2)
#define AW_PID_2049_CHSEL_MASK			\
	(~(((1<<AW_PID_2049_CHSEL_BITS_LEN)-1) << AW_PID_2049_CHSEL_START_BIT))

#define AW_PID_2049_CHSEL_RESERVED		(0)
#define AW_PID_2049_CHSEL_RESERVED_VALUE	\
	(AW_PID_2049_CHSEL_RESERVED << AW_PID_2049_CHSEL_START_BIT)

#define AW_PID_2049_CHSEL_LEFT			(1)
#define AW_PID_2049_CHSEL_LEFT_VALUE	\
	(AW_PID_2049_CHSEL_LEFT << AW_PID_2049_CHSEL_START_BIT)

#define AW_PID_2049_CHSEL_RIGHT			(2)
#define AW_PID_2049_CHSEL_RIGHT_VALUE	\
	(AW_PID_2049_CHSEL_RIGHT << AW_PID_2049_CHSEL_START_BIT)

#define AW_PID_2049_CHSEL_MONO			(3)
#define AW_PID_2049_CHSEL_MONO_VALUE	\
	(AW_PID_2049_CHSEL_MONO << AW_PID_2049_CHSEL_START_BIT)

#define AW_PID_2049_CHSEL_DEFAULT_VALUE	(1)
#define AW_PID_2049_CHSEL_DEFAULT		\
	(AW_PID_2049_CHSEL_DEFAULT_VALUE << AW_PID_2049_CHSEL_START_BIT)

/* I2SMD bit 9:8 (I2SCTRL 0x06) */
#define AW_PID_2049_I2SMD_START_BIT		(8)
#define AW_PID_2049_I2SMD_BITS_LEN		(2)
#define AW_PID_2049_I2SMD_MASK			\
	(~(((1<<AW_PID_2049_I2SMD_BITS_LEN)-1) << AW_PID_2049_I2SMD_START_BIT))

#define AW_PID_2049_I2SMD_PHILIP_STANDARD	(0)
#define AW_PID_2049_I2SMD_PHILIP_STANDARD_VALUE	\
	(AW_PID_2049_I2SMD_PHILIP_STANDARD << AW_PID_2049_I2SMD_START_BIT)

#define AW_PID_2049_I2SMD_MSB_JUSTIFIED	(1)
#define AW_PID_2049_I2SMD_MSB_JUSTIFIED_VALUE	\
	(AW_PID_2049_I2SMD_MSB_JUSTIFIED << AW_PID_2049_I2SMD_START_BIT)

#define AW_PID_2049_I2SMD_LSB_JUSTIFIED	(2)
#define AW_PID_2049_I2SMD_LSB_JUSTIFIED_VALUE	\
	(AW_PID_2049_I2SMD_LSB_JUSTIFIED << AW_PID_2049_I2SMD_START_BIT)

#define AW_PID_2049_I2SMD_RESERVED		(3)
#define AW_PID_2049_I2SMD_RESERVED_VALUE	\
	(AW_PID_2049_I2SMD_RESERVED << AW_PID_2049_I2SMD_START_BIT)

#define AW_PID_2049_I2SMD_DEFAULT_VALUE	(0)
#define AW_PID_2049_I2SMD_DEFAULT		\
	(AW_PID_2049_I2SMD_DEFAULT_VALUE << AW_PID_2049_I2SMD_START_BIT)

/* I2SFS bit 7:6 (I2SCTRL 0x06) */
#define AW_PID_2049_I2SFS_START_BIT		(6)
#define AW_PID_2049_I2SFS_BITS_LEN		(2)
#define AW_PID_2049_I2SFS_MASK			\
	(~(((1<<AW_PID_2049_I2SFS_BITS_LEN)-1) << AW_PID_2049_I2SFS_START_BIT))

#define AW_PID_2049_I2SFS_16_BITS		(0)
#define AW_PID_2049_I2SFS_16_BITS_VALUE	\
	(AW_PID_2049_I2SFS_16_BITS << AW_PID_2049_I2SFS_START_BIT)

#define AW_PID_2049_I2SFS_20_BITS		(1)
#define AW_PID_2049_I2SFS_20_BITS_VALUE	\
	(AW_PID_2049_I2SFS_20_BITS << AW_PID_2049_I2SFS_START_BIT)

#define AW_PID_2049_I2SFS_24_BITS		(2)
#define AW_PID_2049_I2SFS_24_BITS_VALUE	\
	(AW_PID_2049_I2SFS_24_BITS << AW_PID_2049_I2SFS_START_BIT)

#define AW_PID_2049_I2SFS_32_BITS		(3)
#define AW_PID_2049_I2SFS_32_BITS_VALUE	\
	(AW_PID_2049_I2SFS_32_BITS << AW_PID_2049_I2SFS_START_BIT)

#define AW_PID_2049_I2SFS_DEFAULT_VALUE	(3)
#define AW_PID_2049_I2SFS_DEFAULT		\
	(AW_PID_2049_I2SFS_DEFAULT_VALUE << AW_PID_2049_I2SFS_START_BIT)

/* I2SBCK bit 5:4 (I2SCTRL 0x06) */
#define AW_PID_2049_I2SBCK_START_BIT	(4)
#define AW_PID_2049_I2SBCK_BITS_LEN		(2)
#define AW_PID_2049_I2SBCK_MASK			\
	(~(((1<<AW_PID_2049_I2SBCK_BITS_LEN)-1) << AW_PID_2049_I2SBCK_START_BIT))

#define AW_PID_2049_I2SBCK_32FS			(0)
#define AW_PID_2049_I2SBCK_32FS_VALUE	\
	(AW_PID_2049_I2SBCK_32FS << AW_PID_2049_I2SBCK_START_BIT)

#define AW_PID_2049_I2SBCK_48FS			(1)
#define AW_PID_2049_I2SBCK_48FS_VALUE	\
	(AW_PID_2049_I2SBCK_48FS << AW_PID_2049_I2SBCK_START_BIT)

#define AW_PID_2049_I2SBCK_64FS			(2)
#define AW_PID_2049_I2SBCK_64FS_VALUE	\
	(AW_PID_2049_I2SBCK_64FS << AW_PID_2049_I2SBCK_START_BIT)

#define AW_PID_2049_I2SBCK_RESERVED		(3)
#define AW_PID_2049_I2SBCK_RESERVED_VALUE	\
	(AW_PID_2049_I2SBCK_RESERVED << AW_PID_2049_I2SBCK_START_BIT)

#define AW_PID_2049_I2SBCK_DEFAULT_VALUE	(2)
#define AW_PID_2049_I2SBCK_DEFAULT		\
	(AW_PID_2049_I2SBCK_DEFAULT_VALUE << AW_PID_2049_I2SBCK_START_BIT)

/* I2SSR bit 3:0 (I2SCTRL 0x06) */
#define AW_PID_2049_I2SSR_START_BIT		(0)
#define AW_PID_2049_I2SSR_BITS_LEN		(4)
#define AW_PID_2049_I2SSR_MASK			\
	(~(((1<<AW_PID_2049_I2SSR_BITS_LEN)-1) << AW_PID_2049_I2SSR_START_BIT))

#define AW_PID_2049_I2SSR_8_KHZ			(0)
#define AW_PID_2049_I2SSR_8_KHZ_VALUE	\
	(AW_PID_2049_I2SSR_8_KHZ << AW_PID_2049_I2SSR_START_BIT)

#define AW_PID_2049_I2SSR_11_KHZ		(1)
#define AW_PID_2049_I2SSR_11_KHZ_VALUE	\
	(AW_PID_2049_I2SSR_11_KHZ << AW_PID_2049_I2SSR_START_BIT)

#define AW_PID_2049_I2SSR_12_KHZ		(2)
#define AW_PID_2049_I2SSR_12_KHZ_VALUE	\
	(AW_PID_2049_I2SSR_12_KHZ << AW_PID_2049_I2SSR_START_BIT)

#define AW_PID_2049_I2SSR_16_KHZ		(3)
#define AW_PID_2049_I2SSR_16_KHZ_VALUE	\
	(AW_PID_2049_I2SSR_16_KHZ << AW_PID_2049_I2SSR_START_BIT)

#define AW_PID_2049_I2SSR_22_KHZ		(4)
#define AW_PID_2049_I2SSR_22_KHZ_VALUE	\
	(AW_PID_2049_I2SSR_22_KHZ << AW_PID_2049_I2SSR_START_BIT)

#define AW_PID_2049_I2SSR_24_KHZ		(5)
#define AW_PID_2049_I2SSR_24_KHZ_VALUE	\
	(AW_PID_2049_I2SSR_24_KHZ << AW_PID_2049_I2SSR_START_BIT)

#define AW_PID_2049_I2SSR_32_KHZ		(6)
#define AW_PID_2049_I2SSR_32_KHZ_VALUE	\
	(AW_PID_2049_I2SSR_32_KHZ << AW_PID_2049_I2SSR_START_BIT)

#define AW_PID_2049_I2SSR_44_KHZ		(7)
#define AW_PID_2049_I2SSR_44_KHZ_VALUE	\
	(AW_PID_2049_I2SSR_44_KHZ << AW_PID_2049_I2SSR_START_BIT)

#define AW_PID_2049_I2SSR_48_KHZ		(8)
#define AW_PID_2049_I2SSR_48_KHZ_VALUE	\
	(AW_PID_2049_I2SSR_48_KHZ << AW_PID_2049_I2SSR_START_BIT)

#define AW_PID_2049_I2SSR_96_KHZ		(9)
#define AW_PID_2049_I2SSR_96_KHZ_VALUE	\
	(AW_PID_2049_I2SSR_96_KHZ << AW_PID_2049_I2SSR_START_BIT)

#define AW_PID_2049_I2SSR_192KHZ		(10)
#define AW_PID_2049_I2SSR_192KHZ_VALUE	\
	(AW_PID_2049_I2SSR_192KHZ << AW_PID_2049_I2SSR_START_BIT)

#define AW_PID_2049_I2SSR_DEFAULT_VALUE	(8)
#define AW_PID_2049_I2SSR_DEFAULT		\
	(AW_PID_2049_I2SSR_DEFAULT_VALUE << AW_PID_2049_I2SSR_START_BIT)

/* default value of I2SCTRL (0x06) */
/* #define AW_PID_2049_I2SCTRL_DEFAULT		(0x04E8) */

/* I2SCFG1 (0x07) detail */
/* I2S_RXL_SLOTVLD bit 15:12 (I2SCFG1 0x07) */
#define AW_PID_2049_I2S_RXL_SLOTVLD_START_BIT	(12)
#define AW_PID_2049_I2S_RXL_SLOTVLD_BITS_LEN	(4)
#define AW_PID_2049_I2S_RXL_SLOTVLD_MASK	\
	(~(((1<<AW_PID_2049_I2S_RXL_SLOTVLD_BITS_LEN)-1) << AW_PID_2049_I2S_RXL_SLOTVLD_START_BIT))

#define AW_PID_2049_I2S_RXL_SLOTVLD_SLOT_0	(0)
#define AW_PID_2049_I2S_RXL_SLOTVLD_SLOT_0_VALUE	\
	(AW_PID_2049_I2S_RXL_SLOTVLD_SLOT_0 << AW_PID_2049_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2049_I2S_RXL_SLOTVLD_SLOT_1	(1)
#define AW_PID_2049_I2S_RXL_SLOTVLD_SLOT_1_VALUE	\
	(AW_PID_2049_I2S_RXL_SLOTVLD_SLOT_1 << AW_PID_2049_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2049_I2S_RXL_SLOTVLD_SLOT_2	(2)
#define AW_PID_2049_I2S_RXL_SLOTVLD_SLOT_2_VALUE	\
	(AW_PID_2049_I2S_RXL_SLOTVLD_SLOT_2 << AW_PID_2049_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2049_I2S_RXL_SLOTVLD_SLOT_3	(3)
#define AW_PID_2049_I2S_RXL_SLOTVLD_SLOT_3_VALUE	\
	(AW_PID_2049_I2S_RXL_SLOTVLD_SLOT_3 << AW_PID_2049_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2049_I2S_RXL_SLOTVLD_SLOT_15	(15)
#define AW_PID_2049_I2S_RXL_SLOTVLD_SLOT_15_VALUE	\
	(AW_PID_2049_I2S_RXL_SLOTVLD_SLOT_15 << AW_PID_2049_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2049_I2S_RXL_SLOTVLD_DEFAULT_VALUE	(0)
#define AW_PID_2049_I2S_RXL_SLOTVLD_DEFAULT	\
	(AW_PID_2049_I2S_RXL_SLOTVLD_DEFAULT_VALUE << AW_PID_2049_I2S_RXL_SLOTVLD_START_BIT)

/* I2S_RXR_SLOTVLD bit 11:8 (I2SCFG1 0x07) */
#define AW_PID_2049_I2S_RXR_SLOTVLD_START_BIT	(8)
#define AW_PID_2049_I2S_RXR_SLOTVLD_BITS_LEN	(4)
#define AW_PID_2049_I2S_RXR_SLOTVLD_MASK	\
	(~(((1<<AW_PID_2049_I2S_RXR_SLOTVLD_BITS_LEN)-1) << AW_PID_2049_I2S_RXR_SLOTVLD_START_BIT))

#define AW_PID_2049_I2S_RXR_SLOTVLD_SLOT_0	(0)
#define AW_PID_2049_I2S_RXR_SLOTVLD_SLOT_0_VALUE	\
	(AW_PID_2049_I2S_RXR_SLOTVLD_SLOT_0 << AW_PID_2049_I2S_RXR_SLOTVLD_START_BIT)

#define AW_PID_2049_I2S_RXR_SLOTVLD_SLOT_1	(1)
#define AW_PID_2049_I2S_RXR_SLOTVLD_SLOT_1_VALUE	\
	(AW_PID_2049_I2S_RXR_SLOTVLD_SLOT_1 << AW_PID_2049_I2S_RXR_SLOTVLD_START_BIT)

#define AW_PID_2049_I2S_RXR_SLOTVLD_SLOT_2	(2)
#define AW_PID_2049_I2S_RXR_SLOTVLD_SLOT_2_VALUE	\
	(AW_PID_2049_I2S_RXR_SLOTVLD_SLOT_2 << AW_PID_2049_I2S_RXR_SLOTVLD_START_BIT)

#define AW_PID_2049_I2S_RXR_SLOTVLD_SLOT_3	(3)
#define AW_PID_2049_I2S_RXR_SLOTVLD_SLOT_3_VALUE	\
	(AW_PID_2049_I2S_RXR_SLOTVLD_SLOT_3 << AW_PID_2049_I2S_RXR_SLOTVLD_START_BIT)

#define AW_PID_2049_I2S_RXR_SLOTVLD_SLOT_15	(15)
#define AW_PID_2049_I2S_RXR_SLOTVLD_SLOT_15_VALUE	\
	(AW_PID_2049_I2S_RXR_SLOTVLD_SLOT_15 << AW_PID_2049_I2S_RXR_SLOTVLD_START_BIT)

#define AW_PID_2049_I2S_RXR_SLOTVLD_DEFAULT_VALUE	(1)
#define AW_PID_2049_I2S_RXR_SLOTVLD_DEFAULT	\
	(AW_PID_2049_I2S_RXR_SLOTVLD_DEFAULT_VALUE << AW_PID_2049_I2S_RXR_SLOTVLD_START_BIT)

/* I2S_TX_SLOTVLD bit 7:4 (I2SCFG1 0x07) */
#define AW_PID_2049_I2S_TX_SLOTVLD_START_BIT	(4)
#define AW_PID_2049_I2S_TX_SLOTVLD_BITS_LEN	(4)
#define AW_PID_2049_I2S_TX_SLOTVLD_MASK	\
	(~(((1<<AW_PID_2049_I2S_TX_SLOTVLD_BITS_LEN)-1) << AW_PID_2049_I2S_TX_SLOTVLD_START_BIT))

#define AW_PID_2049_I2S_TX_SLOTVLD_SLOT_0	(0)
#define AW_PID_2049_I2S_TX_SLOTVLD_SLOT_0_VALUE	\
	(AW_PID_2049_I2S_TX_SLOTVLD_SLOT_0 << AW_PID_2049_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2049_I2S_TX_SLOTVLD_SLOT_1	(1)
#define AW_PID_2049_I2S_TX_SLOTVLD_SLOT_1_VALUE	\
	(AW_PID_2049_I2S_TX_SLOTVLD_SLOT_1 << AW_PID_2049_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2049_I2S_TX_SLOTVLD_SLOT_2	(2)
#define AW_PID_2049_I2S_TX_SLOTVLD_SLOT_2_VALUE	\
	(AW_PID_2049_I2S_TX_SLOTVLD_SLOT_2 << AW_PID_2049_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2049_I2S_TX_SLOTVLD_SLOT_3	(3)
#define AW_PID_2049_I2S_TX_SLOTVLD_SLOT_3_VALUE	\
	(AW_PID_2049_I2S_TX_SLOTVLD_SLOT_3 << AW_PID_2049_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2049_I2S_TX_SLOTVLD_SLOT_15	(15)
#define AW_PID_2049_I2S_TX_SLOTVLD_SLOT_15_VALUE	\
	(AW_PID_2049_I2S_TX_SLOTVLD_SLOT_15 << AW_PID_2049_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2049_I2S_TX_SLOTVLD_DEFAULT_VALUE	(0)
#define AW_PID_2049_I2S_TX_SLOTVLD_DEFAULT	\
	(AW_PID_2049_I2S_TX_SLOTVLD_DEFAULT_VALUE << AW_PID_2049_I2S_TX_SLOTVLD_START_BIT)

/* FSYNC_TYPE bit 3 (I2SCFG1 0x07) */
#define AW_PID_2049_FSYNC_TYPE_START_BIT	(3)
#define AW_PID_2049_FSYNC_TYPE_BITS_LEN	(1)
#define AW_PID_2049_FSYNC_TYPE_MASK		\
	(~(((1<<AW_PID_2049_FSYNC_TYPE_BITS_LEN)-1) << AW_PID_2049_FSYNC_TYPE_START_BIT))

#define AW_PID_2049_FSYNC_TYPE_ONEMINUS_SLOT	(0)
#define AW_PID_2049_FSYNC_TYPE_ONEMINUS_SLOT_VALUE	\
	(AW_PID_2049_FSYNC_TYPE_ONEMINUS_SLOT << AW_PID_2049_FSYNC_TYPE_START_BIT)

#define AW_PID_2049_FSYNC_TYPE_ONEMINUS_BCK	(1)
#define AW_PID_2049_FSYNC_TYPE_ONEMINUS_BCK_VALUE	\
	(AW_PID_2049_FSYNC_TYPE_ONEMINUS_BCK << AW_PID_2049_FSYNC_TYPE_START_BIT)

#define AW_PID_2049_FSYNC_TYPE_DEFAULT_VALUE	(0)
#define AW_PID_2049_FSYNC_TYPE_DEFAULT	\
	(AW_PID_2049_FSYNC_TYPE_DEFAULT_VALUE << AW_PID_2049_FSYNC_TYPE_START_BIT)

/* I2SCHS bit 2 (I2SCFG1 0x07) */
#define AW_PID_2049_I2SCHS_START_BIT	(2)
#define AW_PID_2049_I2SCHS_BITS_LEN		(1)
#define AW_PID_2049_I2SCHS_MASK			\
	(~(((1<<AW_PID_2049_I2SCHS_BITS_LEN)-1) << AW_PID_2049_I2SCHS_START_BIT))

#define AW_PID_2049_I2SCHS_LEFT			(0)
#define AW_PID_2049_I2SCHS_LEFT_VALUE	\
	(AW_PID_2049_I2SCHS_LEFT << AW_PID_2049_I2SCHS_START_BIT)

#define AW_PID_2049_I2SCHS_RIGHT		(1)
#define AW_PID_2049_I2SCHS_RIGHT_VALUE	\
	(AW_PID_2049_I2SCHS_RIGHT << AW_PID_2049_I2SCHS_START_BIT)

#define AW_PID_2049_I2SCHS_DEFAULT_VALUE	(0)
#define AW_PID_2049_I2SCHS_DEFAULT		\
	(AW_PID_2049_I2SCHS_DEFAULT_VALUE << AW_PID_2049_I2SCHS_START_BIT)

/* I2SRXEN bit 1 (I2SCFG1 0x07) */
#define AW_PID_2049_I2SRXEN_START_BIT	(1)
#define AW_PID_2049_I2SRXEN_BITS_LEN	(1)
#define AW_PID_2049_I2SRXEN_MASK		\
	(~(((1<<AW_PID_2049_I2SRXEN_BITS_LEN)-1) << AW_PID_2049_I2SRXEN_START_BIT))

#define AW_PID_2049_I2SRXEN_DISABLE		(0)
#define AW_PID_2049_I2SRXEN_DISABLE_VALUE	\
	(AW_PID_2049_I2SRXEN_DISABLE << AW_PID_2049_I2SRXEN_START_BIT)

#define AW_PID_2049_I2SRXEN_ENABLE		(1)
#define AW_PID_2049_I2SRXEN_ENABLE_VALUE	\
	(AW_PID_2049_I2SRXEN_ENABLE << AW_PID_2049_I2SRXEN_START_BIT)

#define AW_PID_2049_I2SRXEN_DEFAULT_VALUE	(1)
#define AW_PID_2049_I2SRXEN_DEFAULT		\
	(AW_PID_2049_I2SRXEN_DEFAULT_VALUE << AW_PID_2049_I2SRXEN_START_BIT)

/* I2STXEN bit 0 (I2SCFG1 0x07) */
#define AW_PID_2049_I2STXEN_START_BIT	(0)
#define AW_PID_2049_I2STXEN_BITS_LEN	(1)
#define AW_PID_2049_I2STXEN_MASK		\
	(~(((1<<AW_PID_2049_I2STXEN_BITS_LEN)-1) << AW_PID_2049_I2STXEN_START_BIT))

#define AW_PID_2049_I2STXEN_DISABLE		(0)
#define AW_PID_2049_I2STXEN_DISABLE_VALUE	\
	(AW_PID_2049_I2STXEN_DISABLE << AW_PID_2049_I2STXEN_START_BIT)

#define AW_PID_2049_I2STXEN_ENABLE		(1)
#define AW_PID_2049_I2STXEN_ENABLE_VALUE	\
	(AW_PID_2049_I2STXEN_ENABLE << AW_PID_2049_I2STXEN_START_BIT)

#define AW_PID_2049_I2STXEN_DEFAULT_VALUE	(0)
#define AW_PID_2049_I2STXEN_DEFAULT		\
	(AW_PID_2049_I2STXEN_DEFAULT_VALUE << AW_PID_2049_I2STXEN_START_BIT)

/* default value of I2SCFG1 (0x07) */
/* #define AW_PID_2049_I2SCFG1_DEFAULT		(0x0102) */

/* I2SCFG2 (0x08) detail */
/* ULS_FIR_MD bit 14 (I2SCFG2 0x08) */
#define AW_PID_2049_ULS_FIR_MD_START_BIT	(14)
#define AW_PID_2049_ULS_FIR_MD_BITS_LEN	(1)
#define AW_PID_2049_ULS_FIR_MD_MASK		\
	(~(((1<<AW_PID_2049_ULS_FIR_MD_BITS_LEN)-1) << AW_PID_2049_ULS_FIR_MD_START_BIT))

#define AW_PID_2049_ULS_FIR_MD_NOTMINUS_USED	(0)
#define AW_PID_2049_ULS_FIR_MD_NOTMINUS_USED_VALUE	\
	(AW_PID_2049_ULS_FIR_MD_NOTMINUS_USED << AW_PID_2049_ULS_FIR_MD_START_BIT)

#define AW_PID_2049_ULS_FIR_MD_USED		(1)
#define AW_PID_2049_ULS_FIR_MD_USED_VALUE	\
	(AW_PID_2049_ULS_FIR_MD_USED << AW_PID_2049_ULS_FIR_MD_START_BIT)

#define AW_PID_2049_ULS_FIR_MD_DEFAULT_VALUE	(0)
#define AW_PID_2049_ULS_FIR_MD_DEFAULT	\
	(AW_PID_2049_ULS_FIR_MD_DEFAULT_VALUE << AW_PID_2049_ULS_FIR_MD_START_BIT)

/* ULS_MODE bit 13 (I2SCFG2 0x08) */
#define AW_PID_2049_ULS_MODE_START_BIT	(13)
#define AW_PID_2049_ULS_MODE_BITS_LEN	(1)
#define AW_PID_2049_ULS_MODE_MASK		\
	(~(((1<<AW_PID_2049_ULS_MODE_BITS_LEN)-1) << AW_PID_2049_ULS_MODE_START_BIT))

#define AW_PID_2049_ULS_MODE_LOWPASS	(0)
#define AW_PID_2049_ULS_MODE_LOWPASS_VALUE	\
	(AW_PID_2049_ULS_MODE_LOWPASS << AW_PID_2049_ULS_MODE_START_BIT)

#define AW_PID_2049_ULS_MODE_TDM		(1)
#define AW_PID_2049_ULS_MODE_TDM_VALUE	\
	(AW_PID_2049_ULS_MODE_TDM << AW_PID_2049_ULS_MODE_START_BIT)

#define AW_PID_2049_ULS_MODE_DEFAULT_VALUE	(0)
#define AW_PID_2049_ULS_MODE_DEFAULT	\
	(AW_PID_2049_ULS_MODE_DEFAULT_VALUE << AW_PID_2049_ULS_MODE_START_BIT)

/* ULS_EN bit 12 (I2SCFG2 0x08) */
#define AW_PID_2049_ULS_EN_START_BIT	(12)
#define AW_PID_2049_ULS_EN_BITS_LEN		(1)
#define AW_PID_2049_ULS_EN_MASK			\
	(~(((1<<AW_PID_2049_ULS_EN_BITS_LEN)-1) << AW_PID_2049_ULS_EN_START_BIT))

#define AW_PID_2049_ULS_EN_DISABLE		(0)
#define AW_PID_2049_ULS_EN_DISABLE_VALUE	\
	(AW_PID_2049_ULS_EN_DISABLE << AW_PID_2049_ULS_EN_START_BIT)

#define AW_PID_2049_ULS_EN_ENABLE		(1)
#define AW_PID_2049_ULS_EN_ENABLE_VALUE	\
	(AW_PID_2049_ULS_EN_ENABLE << AW_PID_2049_ULS_EN_START_BIT)

#define AW_PID_2049_ULS_EN_DEFAULT_VALUE	(0)
#define AW_PID_2049_ULS_EN_DEFAULT		\
	(AW_PID_2049_ULS_EN_DEFAULT_VALUE << AW_PID_2049_ULS_EN_START_BIT)

/* IV2CH bit 9 (I2SCFG2 0x08) */
#define AW_PID_2049_IV2CH_START_BIT		(9)
#define AW_PID_2049_IV2CH_BITS_LEN		(1)
#define AW_PID_2049_IV2CH_MASK			\
	(~(((1<<AW_PID_2049_IV2CH_BITS_LEN)-1) << AW_PID_2049_IV2CH_START_BIT))

#define AW_PID_2049_IV2CH_LEGACY		(0)
#define AW_PID_2049_IV2CH_LEGACY_VALUE	\
	(AW_PID_2049_IV2CH_LEGACY << AW_PID_2049_IV2CH_START_BIT)

#define AW_PID_2049_IV2CH_SPECIAL		(1)
#define AW_PID_2049_IV2CH_SPECIAL_VALUE	\
	(AW_PID_2049_IV2CH_SPECIAL << AW_PID_2049_IV2CH_START_BIT)

#define AW_PID_2049_IV2CH_DEFAULT_VALUE	(0)
#define AW_PID_2049_IV2CH_DEFAULT		\
	(AW_PID_2049_IV2CH_DEFAULT_VALUE << AW_PID_2049_IV2CH_START_BIT)

/* I2S_TXEDGE bit 8 (I2SCFG2 0x08) */
#define AW_PID_2049_I2S_TXEDGE_START_BIT	(8)
#define AW_PID_2049_I2S_TXEDGE_BITS_LEN	(1)
#define AW_PID_2049_I2S_TXEDGE_MASK		\
	(~(((1<<AW_PID_2049_I2S_TXEDGE_BITS_LEN)-1) << AW_PID_2049_I2S_TXEDGE_START_BIT))

#define AW_PID_2049_I2S_TXEDGE_NEGEDGE	(0)
#define AW_PID_2049_I2S_TXEDGE_NEGEDGE_VALUE	\
	(AW_PID_2049_I2S_TXEDGE_NEGEDGE << AW_PID_2049_I2S_TXEDGE_START_BIT)

#define AW_PID_2049_I2S_TXEDGE_POSEDGE	(1)
#define AW_PID_2049_I2S_TXEDGE_POSEDGE_VALUE	\
	(AW_PID_2049_I2S_TXEDGE_POSEDGE << AW_PID_2049_I2S_TXEDGE_START_BIT)

#define AW_PID_2049_I2S_TXEDGE_DEFAULT_VALUE	(0)
#define AW_PID_2049_I2S_TXEDGE_DEFAULT	\
	(AW_PID_2049_I2S_TXEDGE_DEFAULT_VALUE << AW_PID_2049_I2S_TXEDGE_START_BIT)

/* I2SDOSEL bit 7 (I2SCFG2 0x08) */
#define AW_PID_2049_I2SDOSEL_START_BIT	(7)
#define AW_PID_2049_I2SDOSEL_BITS_LEN	(1)
#define AW_PID_2049_I2SDOSEL_MASK		\
	(~(((1<<AW_PID_2049_I2SDOSEL_BITS_LEN)-1) << AW_PID_2049_I2SDOSEL_START_BIT))

#define AW_PID_2049_I2SDOSEL_ZEROS		(0)
#define AW_PID_2049_I2SDOSEL_ZEROS_VALUE	\
	(AW_PID_2049_I2SDOSEL_ZEROS << AW_PID_2049_I2SDOSEL_START_BIT)

#define AW_PID_2049_I2SDOSEL_TXDATA		(1)
#define AW_PID_2049_I2SDOSEL_TXDATA_VALUE	\
	(AW_PID_2049_I2SDOSEL_TXDATA << AW_PID_2049_I2SDOSEL_START_BIT)

#define AW_PID_2049_I2SDOSEL_DEFAULT_VALUE	(0)
#define AW_PID_2049_I2SDOSEL_DEFAULT	\
	(AW_PID_2049_I2SDOSEL_DEFAULT_VALUE << AW_PID_2049_I2SDOSEL_START_BIT)

/* DOHZ bit 6 (I2SCFG2 0x08) */
#define AW_PID_2049_DOHZ_START_BIT		(6)
#define AW_PID_2049_DOHZ_BITS_LEN		(1)
#define AW_PID_2049_DOHZ_MASK			\
	(~(((1<<AW_PID_2049_DOHZ_BITS_LEN)-1) << AW_PID_2049_DOHZ_START_BIT))

#define AW_PID_2049_DOHZ_ALL			(0)
#define AW_PID_2049_DOHZ_ALL_VALUE		\
	(AW_PID_2049_DOHZ_ALL << AW_PID_2049_DOHZ_START_BIT)

#define AW_PID_2049_DOHZ_HIZ			(1)
#define AW_PID_2049_DOHZ_HIZ_VALUE		\
	(AW_PID_2049_DOHZ_HIZ << AW_PID_2049_DOHZ_START_BIT)

#define AW_PID_2049_DOHZ_DEFAULT_VALUE	(1)
#define AW_PID_2049_DOHZ_DEFAULT		\
	(AW_PID_2049_DOHZ_DEFAULT_VALUE << AW_PID_2049_DOHZ_START_BIT)

/* DRVSTREN bit 5 (I2SCFG2 0x08) */
#define AW_PID_2049_DRVSTREN_START_BIT	(5)
#define AW_PID_2049_DRVSTREN_BITS_LEN	(1)
#define AW_PID_2049_DRVSTREN_MASK		\
	(~(((1<<AW_PID_2049_DRVSTREN_BITS_LEN)-1) << AW_PID_2049_DRVSTREN_START_BIT))

#define AW_PID_2049_DRVSTREN_4MA		(0)
#define AW_PID_2049_DRVSTREN_4MA_VALUE	\
	(AW_PID_2049_DRVSTREN_4MA << AW_PID_2049_DRVSTREN_START_BIT)

#define AW_PID_2049_DRVSTREN_12MA		(1)
#define AW_PID_2049_DRVSTREN_12MA_VALUE	\
	(AW_PID_2049_DRVSTREN_12MA << AW_PID_2049_DRVSTREN_START_BIT)

#define AW_PID_2049_DRVSTREN_DEFAULT_VALUE	(1)
#define AW_PID_2049_DRVSTREN_DEFAULT	\
	(AW_PID_2049_DRVSTREN_DEFAULT_VALUE << AW_PID_2049_DRVSTREN_START_BIT)

/* INPLEV bit 4 (I2SCFG2 0x08) */
#define AW_PID_2049_INPLEV_START_BIT	(4)
#define AW_PID_2049_INPLEV_BITS_LEN		(1)
#define AW_PID_2049_INPLEV_MASK			\
	(~(((1<<AW_PID_2049_INPLEV_BITS_LEN)-1) << AW_PID_2049_INPLEV_START_BIT))

#define AW_PID_2049_INPLEV_NOT_ATTENUATED	(0)
#define AW_PID_2049_INPLEV_NOT_ATTENUATED_VALUE	\
	(AW_PID_2049_INPLEV_NOT_ATTENUATED << AW_PID_2049_INPLEV_START_BIT)

#define AW_PID_2049_INPLEV_ATTENUATED	(1)
#define AW_PID_2049_INPLEV_ATTENUATED_VALUE	\
	(AW_PID_2049_INPLEV_ATTENUATED << AW_PID_2049_INPLEV_START_BIT)

#define AW_PID_2049_INPLEV_DEFAULT_VALUE	(0)
#define AW_PID_2049_INPLEV_DEFAULT		\
	(AW_PID_2049_INPLEV_DEFAULT_VALUE << AW_PID_2049_INPLEV_START_BIT)

/* CFSEL bit 2:0 (I2SCFG2 0x08) */
#define AW_PID_2049_CFSEL_START_BIT		(0)
#define AW_PID_2049_CFSEL_BITS_LEN		(3)
#define AW_PID_2049_CFSEL_MASK			\
	(~(((1<<AW_PID_2049_CFSEL_BITS_LEN)-1) << AW_PID_2049_CFSEL_START_BIT))

#define AW_PID_2049_CFSEL_HAGC			(0)
#define AW_PID_2049_CFSEL_HAGC_VALUE	\
	(AW_PID_2049_CFSEL_HAGC << AW_PID_2049_CFSEL_START_BIT)

#define AW_PID_2049_CFSEL_DFIFO			(1)
#define AW_PID_2049_CFSEL_DFIFO_VALUE	\
	(AW_PID_2049_CFSEL_DFIFO << AW_PID_2049_CFSEL_START_BIT)

#define AW_PID_2049_CFSEL_IVT_FS		(2)
#define AW_PID_2049_CFSEL_IVT_FS_VALUE	\
	(AW_PID_2049_CFSEL_IVT_FS << AW_PID_2049_CFSEL_START_BIT)

#define AW_PID_2049_CFSEL_IVT_IPVT		(3)
#define AW_PID_2049_CFSEL_IVT_IPVT_VALUE	\
	(AW_PID_2049_CFSEL_IVT_IPVT << AW_PID_2049_CFSEL_START_BIT)

#define AW_PID_2049_CFSEL_DEFAULT_VALUE	(0)
#define AW_PID_2049_CFSEL_DEFAULT		\
	(AW_PID_2049_CFSEL_DEFAULT_VALUE << AW_PID_2049_CFSEL_START_BIT)

/* default value of I2SCFG2 (0x08) */
/* #define AW_PID_2049_I2SCFG2_DEFAULT		(0x0060) */

/* HAGCCFG1 (0x09) detail */
/* RVTH bit 15:8 (HAGCCFG1 0x09) */
#define AW_PID_2049_RVTH_START_BIT		(8)
#define AW_PID_2049_RVTH_BITS_LEN		(8)
#define AW_PID_2049_RVTH_MASK			\
	(~(((1<<AW_PID_2049_RVTH_BITS_LEN)-1) << AW_PID_2049_RVTH_START_BIT))

#define AW_PID_2049_RVTH_DEFAULT_VALUE	(0x39)
#define AW_PID_2049_RVTH_DEFAULT		\
	(AW_PID_2049_RVTH_DEFAULT_VALUE << AW_PID_2049_RVTH_START_BIT)

/* AVTH bit 7:0 (HAGCCFG1 0x09) */
#define AW_PID_2049_AVTH_START_BIT		(0)
#define AW_PID_2049_AVTH_BITS_LEN		(8)
#define AW_PID_2049_AVTH_MASK			\
	(~(((1<<AW_PID_2049_AVTH_BITS_LEN)-1) << AW_PID_2049_AVTH_START_BIT))

#define AW_PID_2049_AVTH_DEFAULT_VALUE	(0x40)
#define AW_PID_2049_AVTH_DEFAULT		\
	(AW_PID_2049_AVTH_DEFAULT_VALUE << AW_PID_2049_AVTH_START_BIT)

/* default value of HAGCCFG1 (0x09) */
/* #define AW_PID_2049_HAGCCFG1_DEFAULT		(0x3940) */

/* HAGCCFG2 (0x0A) detail */
/* ATTH bit 15:0 (HAGCCFG2 0x0A) */
#define AW_PID_2049_ATTH_START_BIT		(0)
#define AW_PID_2049_ATTH_BITS_LEN		(16)
#define AW_PID_2049_ATTH_MASK			\
	(~(((1<<AW_PID_2049_ATTH_BITS_LEN)-1) << AW_PID_2049_ATTH_START_BIT))

#define AW_PID_2049_ATTH_RESERVED		(0)
#define AW_PID_2049_ATTH_RESERVED_VALUE	\
	(AW_PID_2049_ATTH_RESERVED << AW_PID_2049_ATTH_START_BIT)

#define AW_PID_2049_ATTH_DEFAULT_VALUE	(0x0030)
#define AW_PID_2049_ATTH_DEFAULT		\
	(AW_PID_2049_ATTH_DEFAULT_VALUE << AW_PID_2049_ATTH_START_BIT)

/* default value of HAGCCFG2 (0x0A) */
/* #define AW_PID_2049_HAGCCFG2_DEFAULT		(0x0030) */

/* HAGCCFG3 (0x0B) detail */
/* RTTH bit 15:0 (HAGCCFG3 0x0B) */
#define AW_PID_2049_RTTH_START_BIT		(0)
#define AW_PID_2049_RTTH_BITS_LEN		(16)
#define AW_PID_2049_RTTH_MASK			\
	(~(((1<<AW_PID_2049_RTTH_BITS_LEN)-1) << AW_PID_2049_RTTH_START_BIT))

#define AW_PID_2049_RTTH_RESERVED		(0)
#define AW_PID_2049_RTTH_RESERVED_VALUE	\
	(AW_PID_2049_RTTH_RESERVED << AW_PID_2049_RTTH_START_BIT)

#define AW_PID_2049_RTTH_DEFAULT_VALUE	(0x01E0)
#define AW_PID_2049_RTTH_DEFAULT		\
	(AW_PID_2049_RTTH_DEFAULT_VALUE << AW_PID_2049_RTTH_START_BIT)

/* default value of HAGCCFG3 (0x0B) */
/* #define AW_PID_2049_HAGCCFG3_DEFAULT		(0x01E0) */

/* HAGCCFG4 (0x0C) detail */
/* IIC_GEN_ADDR bit 15:9 (HAGCCFG4 0x0C) */
#define AW_PID_2049_IIC_GEN_ADDR_START_BIT	(9)
#define AW_PID_2049_IIC_GEN_ADDR_BITS_LEN	(7)
#define AW_PID_2049_IIC_GEN_ADDR_MASK	\
	(~(((1<<AW_PID_2049_IIC_GEN_ADDR_BITS_LEN)-1) << AW_PID_2049_IIC_GEN_ADDR_START_BIT))

#define AW_PID_2049_IIC_GEN_ADDR_DEFAULT_VALUE	(0x0E)
#define AW_PID_2049_IIC_GEN_ADDR_DEFAULT	\
	(AW_PID_2049_IIC_GEN_ADDR_DEFAULT_VALUE << AW_PID_2049_IIC_GEN_ADDR_START_BIT)

/* IIC_GEN_EN bit 8 (HAGCCFG4 0x0C) */
#define AW_PID_2049_IIC_GEN_EN_START_BIT	(8)
#define AW_PID_2049_IIC_GEN_EN_BITS_LEN	(1)
#define AW_PID_2049_IIC_GEN_EN_MASK		\
	(~(((1<<AW_PID_2049_IIC_GEN_EN_BITS_LEN)-1) << AW_PID_2049_IIC_GEN_EN_START_BIT))

#define AW_PID_2049_IIC_GEN_EN_DISABLE	(0)
#define AW_PID_2049_IIC_GEN_EN_DISABLE_VALUE	\
	(AW_PID_2049_IIC_GEN_EN_DISABLE << AW_PID_2049_IIC_GEN_EN_START_BIT)

#define AW_PID_2049_IIC_GEN_EN_ENABLE	(1)
#define AW_PID_2049_IIC_GEN_EN_ENABLE_VALUE	\
	(AW_PID_2049_IIC_GEN_EN_ENABLE << AW_PID_2049_IIC_GEN_EN_START_BIT)

#define AW_PID_2049_IIC_GEN_EN_DEFAULT_VALUE	(0)
#define AW_PID_2049_IIC_GEN_EN_DEFAULT	\
	(AW_PID_2049_IIC_GEN_EN_DEFAULT_VALUE << AW_PID_2049_IIC_GEN_EN_START_BIT)

/* HOLDTH bit 7:0 (HAGCCFG4 0x0C) */
#define AW_PID_2049_HOLDTH_START_BIT	(0)
#define AW_PID_2049_HOLDTH_BITS_LEN		(8)
#define AW_PID_2049_HOLDTH_MASK			\
	(~(((1<<AW_PID_2049_HOLDTH_BITS_LEN)-1) << AW_PID_2049_HOLDTH_START_BIT))

#define AW_PID_2049_HOLDTH_RESERVED		(0)
#define AW_PID_2049_HOLDTH_RESERVED_VALUE	\
	(AW_PID_2049_HOLDTH_RESERVED << AW_PID_2049_HOLDTH_START_BIT)

#define AW_PID_2049_HOLDTH_DEFAULT_VALUE	(0x64)
#define AW_PID_2049_HOLDTH_DEFAULT		\
	(AW_PID_2049_HOLDTH_DEFAULT_VALUE << AW_PID_2049_HOLDTH_START_BIT)

/* default value of HAGCCFG4 (0x0C) */
/* #define AW_PID_2049_HAGCCFG4_DEFAULT		(0x1C64) */

/* HAGCCFG5 (0x0D) detail */
/* INIT_GAIN bit 14:8 (HAGCCFG5 0x0D) */
#define AW_PID_2049_INIT_GAIN_START_BIT	(8)
#define AW_PID_2049_INIT_GAIN_BITS_LEN	(7)
#define AW_PID_2049_INIT_GAIN_MASK		\
	(~(((1<<AW_PID_2049_INIT_GAIN_BITS_LEN)-1) << AW_PID_2049_INIT_GAIN_START_BIT))

#define AW_PID_2049_INIT_GAIN_DEFAULT_VALUE	(0)
#define AW_PID_2049_INIT_GAIN_DEFAULT	\
	(AW_PID_2049_INIT_GAIN_DEFAULT_VALUE << AW_PID_2049_INIT_GAIN_START_BIT)

/* MAX_AGC_LEV bit 5:0 (HAGCCFG5 0x0D) */
#define AW_PID_2049_MAX_AGC_LEV_START_BIT	(0)
#define AW_PID_2049_MAX_AGC_LEV_BITS_LEN	(6)
#define AW_PID_2049_MAX_AGC_LEV_MASK	\
	(~(((1<<AW_PID_2049_MAX_AGC_LEV_BITS_LEN)-1) << AW_PID_2049_MAX_AGC_LEV_START_BIT))

#define AW_PID_2049_MAX_AGC_LEV_0		(0)
#define AW_PID_2049_MAX_AGC_LEV_0_VALUE	\
	(AW_PID_2049_MAX_AGC_LEV_0 << AW_PID_2049_MAX_AGC_LEV_START_BIT)

#define AW_PID_2049_MAX_AGC_LEV_1		(1)
#define AW_PID_2049_MAX_AGC_LEV_1_VALUE	\
	(AW_PID_2049_MAX_AGC_LEV_1 << AW_PID_2049_MAX_AGC_LEV_START_BIT)

#define AW_PID_2049_MAX_AGC_LEV_48		(48)
#define AW_PID_2049_MAX_AGC_LEV_48_VALUE	\
	(AW_PID_2049_MAX_AGC_LEV_48 << AW_PID_2049_MAX_AGC_LEV_START_BIT)

#define AW_PID_2049_MAX_AGC_LEV_DEFAULT_VALUE	(0x1B)
#define AW_PID_2049_MAX_AGC_LEV_DEFAULT	\
	(AW_PID_2049_MAX_AGC_LEV_DEFAULT_VALUE << AW_PID_2049_MAX_AGC_LEV_START_BIT)

/* default value of HAGCCFG5 (0x0D) */
/* #define AW_PID_2049_HAGCCFG5_DEFAULT		(0x001B) */

/* HAGCCFG6 (0x0E) detail */
/* HYSTROOM bit 15:12 (HAGCCFG6 0x0E) */
#define AW_PID_2049_HYSTROOM_START_BIT	(12)
#define AW_PID_2049_HYSTROOM_BITS_LEN	(4)
#define AW_PID_2049_HYSTROOM_MASK		\
	(~(((1<<AW_PID_2049_HYSTROOM_BITS_LEN)-1) << AW_PID_2049_HYSTROOM_START_BIT))

#define AW_PID_2049_HYSTROOM_DEFAULT_VALUE	(0x4)
#define AW_PID_2049_HYSTROOM_DEFAULT	\
	(AW_PID_2049_HYSTROOM_DEFAULT_VALUE << AW_PID_2049_HYSTROOM_START_BIT)

/* RMS_DS bit 11:8 (HAGCCFG6 0x0E) */
#define AW_PID_2049_RMS_DS_START_BIT	(8)
#define AW_PID_2049_RMS_DS_BITS_LEN		(4)
#define AW_PID_2049_RMS_DS_MASK			\
	(~(((1<<AW_PID_2049_RMS_DS_BITS_LEN)-1) << AW_PID_2049_RMS_DS_START_BIT))

#define AW_PID_2049_RMS_DS_DEFAULT_VALUE	(0xA)
#define AW_PID_2049_RMS_DS_DEFAULT		\
	(AW_PID_2049_RMS_DS_DEFAULT_VALUE << AW_PID_2049_RMS_DS_START_BIT)

/* HEADROOM bit 4:0 (HAGCCFG6 0x0E) */
#define AW_PID_2049_HEADROOM_START_BIT	(0)
#define AW_PID_2049_HEADROOM_BITS_LEN	(5)
#define AW_PID_2049_HEADROOM_MASK		\
	(~(((1<<AW_PID_2049_HEADROOM_BITS_LEN)-1) << AW_PID_2049_HEADROOM_START_BIT))

#define AW_PID_2049_HEADROOM_DEFAULT_VALUE	(0x8)
#define AW_PID_2049_HEADROOM_DEFAULT	\
	(AW_PID_2049_HEADROOM_DEFAULT_VALUE << AW_PID_2049_HEADROOM_START_BIT)

/* default value of HAGCCFG6 (0x0E) */
/* #define AW_PID_2049_HAGCCFG6_DEFAULT		(0x4A08) */

/* HAGCCFG7 (0x0F) detail */
/* AGC_DSP_CTL bit 15 (HAGCCFG7 0x0F) */
#define AW_PID_2049_AGC_DSP_CTL_START_BIT	(15)
#define AW_PID_2049_AGC_DSP_CTL_BITS_LEN	(1)
#define AW_PID_2049_AGC_DSP_CTL_MASK	\
	(~(((1<<AW_PID_2049_AGC_DSP_CTL_BITS_LEN)-1) << AW_PID_2049_AGC_DSP_CTL_START_BIT))

#define AW_PID_2049_AGC_DSP_CTL_DISABLE	(0)
#define AW_PID_2049_AGC_DSP_CTL_DISABLE_VALUE	\
	(AW_PID_2049_AGC_DSP_CTL_DISABLE << AW_PID_2049_AGC_DSP_CTL_START_BIT)

#define AW_PID_2049_AGC_DSP_CTL_ENABLE	(1)
#define AW_PID_2049_AGC_DSP_CTL_ENABLE_VALUE	\
	(AW_PID_2049_AGC_DSP_CTL_ENABLE << AW_PID_2049_AGC_DSP_CTL_START_BIT)

#define AW_PID_2049_AGC_DSP_CTL_DEFAULT_VALUE	(0)
#define AW_PID_2049_AGC_DSP_CTL_DEFAULT	\
	(AW_PID_2049_AGC_DSP_CTL_DEFAULT_VALUE << AW_PID_2049_AGC_DSP_CTL_START_BIT)

/* EN_MPD bit 14 (HAGCCFG7 0x0F) */
#define AW_PID_2049_EN_MPD_START_BIT	(14)
#define AW_PID_2049_EN_MPD_BITS_LEN		(1)
#define AW_PID_2049_EN_MPD_MASK			\
	(~(((1<<AW_PID_2049_EN_MPD_BITS_LEN)-1) << AW_PID_2049_EN_MPD_START_BIT))

#define AW_PID_2049_EN_MPD_DISABLE		(0)
#define AW_PID_2049_EN_MPD_DISABLE_VALUE	\
	(AW_PID_2049_EN_MPD_DISABLE << AW_PID_2049_EN_MPD_START_BIT)

#define AW_PID_2049_EN_MPD_ENABLE		(1)
#define AW_PID_2049_EN_MPD_ENABLE_VALUE	\
	(AW_PID_2049_EN_MPD_ENABLE << AW_PID_2049_EN_MPD_START_BIT)

#define AW_PID_2049_EN_MPD_DEFAULT_VALUE	(1)
#define AW_PID_2049_EN_MPD_DEFAULT		\
	(AW_PID_2049_EN_MPD_DEFAULT_VALUE << AW_PID_2049_EN_MPD_START_BIT)

/* ULM_EN bit 13 (HAGCCFG7 0x0F) */
#define AW_PID_2049_ULM_EN_START_BIT	(13)
#define AW_PID_2049_ULM_EN_BITS_LEN		(1)
#define AW_PID_2049_ULM_EN_MASK			\
	(~(((1<<AW_PID_2049_ULM_EN_BITS_LEN)-1) << AW_PID_2049_ULM_EN_START_BIT))

#define AW_PID_2049_ULM_EN_DISABLE		(0)
#define AW_PID_2049_ULM_EN_DISABLE_VALUE	\
	(AW_PID_2049_ULM_EN_DISABLE << AW_PID_2049_ULM_EN_START_BIT)

#define AW_PID_2049_ULM_EN_ENABLE		(1)
#define AW_PID_2049_ULM_EN_ENABLE_VALUE	\
	(AW_PID_2049_ULM_EN_ENABLE << AW_PID_2049_ULM_EN_START_BIT)

#define AW_PID_2049_ULM_EN_DEFAULT_VALUE	(0)
#define AW_PID_2049_ULM_EN_DEFAULT		\
	(AW_PID_2049_ULM_EN_DEFAULT_VALUE << AW_PID_2049_ULM_EN_START_BIT)

/* SPK_GAIN_DEC bit 12:8 (HAGCCFG7 0x0F) */
#define AW_PID_2049_SPK_GAIN_DEC_START_BIT	(8)
#define AW_PID_2049_SPK_GAIN_DEC_BITS_LEN	(5)
#define AW_PID_2049_SPK_GAIN_DEC_MASK	\
	(~(((1<<AW_PID_2049_SPK_GAIN_DEC_BITS_LEN)-1) << AW_PID_2049_SPK_GAIN_DEC_START_BIT))

#define AW_PID_2049_SPK_GAIN_DEC_DEFAULT_VALUE	(0x14)
#define AW_PID_2049_SPK_GAIN_DEC_DEFAULT	\
	(AW_PID_2049_SPK_GAIN_DEC_DEFAULT_VALUE << AW_PID_2049_SPK_GAIN_DEC_START_BIT)

/* ADP_GAIN bit 7 (HAGCCFG7 0x0F) */
#define AW_PID_2049_ADP_GAIN_START_BIT	(7)
#define AW_PID_2049_ADP_GAIN_BITS_LEN	(1)
#define AW_PID_2049_ADP_GAIN_MASK		\
	(~(((1<<AW_PID_2049_ADP_GAIN_BITS_LEN)-1) << AW_PID_2049_ADP_GAIN_START_BIT))

#define AW_PID_2049_ADP_GAIN_REG		(0)
#define AW_PID_2049_ADP_GAIN_REG_VALUE	\
	(AW_PID_2049_ADP_GAIN_REG << AW_PID_2049_ADP_GAIN_START_BIT)

#define AW_PID_2049_ADP_GAIN_GEN		(1)
#define AW_PID_2049_ADP_GAIN_GEN_VALUE	\
	(AW_PID_2049_ADP_GAIN_GEN << AW_PID_2049_ADP_GAIN_START_BIT)

#define AW_PID_2049_ADP_GAIN_DEFAULT_VALUE	(1)
#define AW_PID_2049_ADP_GAIN_DEFAULT	\
	(AW_PID_2049_ADP_GAIN_DEFAULT_VALUE << AW_PID_2049_ADP_GAIN_START_BIT)

/* PWM_SRC bit 6 (HAGCCFG7 0x0F) */
#define AW_PID_2049_PWM_SRC_START_BIT	(6)
#define AW_PID_2049_PWM_SRC_BITS_LEN	(1)
#define AW_PID_2049_PWM_SRC_MASK		\
	(~(((1<<AW_PID_2049_PWM_SRC_BITS_LEN)-1) << AW_PID_2049_PWM_SRC_START_BIT))

#define AW_PID_2049_PWM_SRC_EFUSE_WL	(0)
#define AW_PID_2049_PWM_SRC_EFUSE_WL_VALUE	\
	(AW_PID_2049_PWM_SRC_EFUSE_WL << AW_PID_2049_PWM_SRC_START_BIT)

#define AW_PID_2049_PWM_SRC_I2S_PORTS	(1)
#define AW_PID_2049_PWM_SRC_I2S_PORTS_VALUE	\
	(AW_PID_2049_PWM_SRC_I2S_PORTS << AW_PID_2049_PWM_SRC_START_BIT)

#define AW_PID_2049_PWM_SRC_DEFAULT_VALUE	(0)
#define AW_PID_2049_PWM_SRC_DEFAULT		\
	(AW_PID_2049_PWM_SRC_DEFAULT_VALUE << AW_PID_2049_PWM_SRC_START_BIT)

/* PWM_ADJUST bit 5 (HAGCCFG7 0x0F) */
#define AW_PID_2049_PWM_ADJUST_START_BIT	(5)
#define AW_PID_2049_PWM_ADJUST_BITS_LEN	(1)
#define AW_PID_2049_PWM_ADJUST_MASK		\
	(~(((1<<AW_PID_2049_PWM_ADJUST_BITS_LEN)-1) << AW_PID_2049_PWM_ADJUST_START_BIT))

#define AW_PID_2049_PWM_ADJUST_DISABLE	(0)
#define AW_PID_2049_PWM_ADJUST_DISABLE_VALUE	\
	(AW_PID_2049_PWM_ADJUST_DISABLE << AW_PID_2049_PWM_ADJUST_START_BIT)

#define AW_PID_2049_PWM_ADJUST_ENABLE	(1)
#define AW_PID_2049_PWM_ADJUST_ENABLE_VALUE	\
	(AW_PID_2049_PWM_ADJUST_ENABLE << AW_PID_2049_PWM_ADJUST_START_BIT)

#define AW_PID_2049_PWM_ADJUST_DEFAULT_VALUE	(0)
#define AW_PID_2049_PWM_ADJUST_DEFAULT	\
	(AW_PID_2049_PWM_ADJUST_DEFAULT_VALUE << AW_PID_2049_PWM_ADJUST_START_BIT)

/* PWM_OFE bit 4 (HAGCCFG7 0x0F) */
#define AW_PID_2049_PWM_OFE_START_BIT	(4)
#define AW_PID_2049_PWM_OFE_BITS_LEN	(1)
#define AW_PID_2049_PWM_OFE_MASK		\
	(~(((1<<AW_PID_2049_PWM_OFE_BITS_LEN)-1) << AW_PID_2049_PWM_OFE_START_BIT))

#define AW_PID_2049_PWM_OFE_DISABLE		(0)
#define AW_PID_2049_PWM_OFE_DISABLE_VALUE	\
	(AW_PID_2049_PWM_OFE_DISABLE << AW_PID_2049_PWM_OFE_START_BIT)

#define AW_PID_2049_PWM_OFE_ENABLE		(1)
#define AW_PID_2049_PWM_OFE_ENABLE_VALUE	\
	(AW_PID_2049_PWM_OFE_ENABLE << AW_PID_2049_PWM_OFE_START_BIT)

#define AW_PID_2049_PWM_OFE_DEFAULT_VALUE	(0)
#define AW_PID_2049_PWM_OFE_DEFAULT		\
	(AW_PID_2049_PWM_OFE_DEFAULT_VALUE << AW_PID_2049_PWM_OFE_START_BIT)

/* DSMZTH bit 3:0 (HAGCCFG7 0x0F) */
#define AW_PID_2049_DSMZTH_START_BIT	(0)
#define AW_PID_2049_DSMZTH_BITS_LEN		(4)
#define AW_PID_2049_DSMZTH_MASK			\
	(~(((1<<AW_PID_2049_DSMZTH_BITS_LEN)-1) << AW_PID_2049_DSMZTH_START_BIT))

#define AW_PID_2049_DSMZTH_NO_RESET		(0)
#define AW_PID_2049_DSMZTH_NO_RESET_VALUE	\
	(AW_PID_2049_DSMZTH_NO_RESET << AW_PID_2049_DSMZTH_START_BIT)

#define AW_PID_2049_DSMZTH_64			(1)
#define AW_PID_2049_DSMZTH_64_VALUE		\
	(AW_PID_2049_DSMZTH_64 << AW_PID_2049_DSMZTH_START_BIT)

#define AW_PID_2049_DSMZTH_128			(2)
#define AW_PID_2049_DSMZTH_128_VALUE	\
	(AW_PID_2049_DSMZTH_128 << AW_PID_2049_DSMZTH_START_BIT)

#define AW_PID_2049_DSMZTH_256			(3)
#define AW_PID_2049_DSMZTH_256_VALUE	\
	(AW_PID_2049_DSMZTH_256 << AW_PID_2049_DSMZTH_START_BIT)

#define AW_PID_2049_DSMZTH_512			(4)
#define AW_PID_2049_DSMZTH_512_VALUE	\
	(AW_PID_2049_DSMZTH_512 << AW_PID_2049_DSMZTH_START_BIT)

#define AW_PID_2049_DSMZTH_1024			(5)
#define AW_PID_2049_DSMZTH_1024_VALUE	\
	(AW_PID_2049_DSMZTH_1024 << AW_PID_2049_DSMZTH_START_BIT)

#define AW_PID_2049_DSMZTH_2048			(6)
#define AW_PID_2049_DSMZTH_2048_VALUE	\
	(AW_PID_2049_DSMZTH_2048 << AW_PID_2049_DSMZTH_START_BIT)

#define AW_PID_2049_DSMZTH_4096			(7)
#define AW_PID_2049_DSMZTH_4096_VALUE	\
	(AW_PID_2049_DSMZTH_4096 << AW_PID_2049_DSMZTH_START_BIT)

#define AW_PID_2049_DSMZTH_8192			(8)
#define AW_PID_2049_DSMZTH_8192_VALUE	\
	(AW_PID_2049_DSMZTH_8192 << AW_PID_2049_DSMZTH_START_BIT)

#define AW_PID_2049_DSMZTH_16384		(9)
#define AW_PID_2049_DSMZTH_16384_VALUE	\
	(AW_PID_2049_DSMZTH_16384 << AW_PID_2049_DSMZTH_START_BIT)

#define AW_PID_2049_DSMZTH_32768		(10)
#define AW_PID_2049_DSMZTH_32768_VALUE	\
	(AW_PID_2049_DSMZTH_32768 << AW_PID_2049_DSMZTH_START_BIT)

#define AW_PID_2049_DSMZTH_65520		(11)
#define AW_PID_2049_DSMZTH_65520_VALUE	\
	(AW_PID_2049_DSMZTH_65520 << AW_PID_2049_DSMZTH_START_BIT)

#define AW_PID_2049_DSMZTH_DEFAULT_VALUE	(0)
#define AW_PID_2049_DSMZTH_DEFAULT		\
	(AW_PID_2049_DSMZTH_DEFAULT_VALUE << AW_PID_2049_DSMZTH_START_BIT)

/* default value of HAGCCFG7 (0x0F) */
/* #define AW_PID_2049_HAGCCFG7_DEFAULT		(0x5480) */

/* MPDCFG (0x10) detail */
/* MPD_ATH bit 15:13 (MPDCFG 0x10) */
#define AW_PID_2049_MPD_ATH_START_BIT	(13)
#define AW_PID_2049_MPD_ATH_BITS_LEN	(3)
#define AW_PID_2049_MPD_ATH_MASK		\
	(~(((1<<AW_PID_2049_MPD_ATH_BITS_LEN)-1) << AW_PID_2049_MPD_ATH_START_BIT))

#define AW_PID_2049_MPD_ATH_MINUS_45DB	(0)
#define AW_PID_2049_MPD_ATH_MINUS_45DB_VALUE	\
	(AW_PID_2049_MPD_ATH_MINUS_45DB << AW_PID_2049_MPD_ATH_START_BIT)

#define AW_PID_2049_MPD_ATH_MINUS_48DB	(1)
#define AW_PID_2049_MPD_ATH_MINUS_48DB_VALUE	\
	(AW_PID_2049_MPD_ATH_MINUS_48DB << AW_PID_2049_MPD_ATH_START_BIT)

#define AW_PID_2049_MPD_ATH_MINUS_51DB	(2)
#define AW_PID_2049_MPD_ATH_MINUS_51DB_VALUE	\
	(AW_PID_2049_MPD_ATH_MINUS_51DB << AW_PID_2049_MPD_ATH_START_BIT)

#define AW_PID_2049_MPD_ATH_MINUS_54DB	(3)
#define AW_PID_2049_MPD_ATH_MINUS_54DB_VALUE	\
	(AW_PID_2049_MPD_ATH_MINUS_54DB << AW_PID_2049_MPD_ATH_START_BIT)

#define AW_PID_2049_MPD_ATH_MINUS_57DB	(4)
#define AW_PID_2049_MPD_ATH_MINUS_57DB_VALUE	\
	(AW_PID_2049_MPD_ATH_MINUS_57DB << AW_PID_2049_MPD_ATH_START_BIT)

#define AW_PID_2049_MPD_ATH_MINUS_59DB	(5)
#define AW_PID_2049_MPD_ATH_MINUS_59DB_VALUE	\
	(AW_PID_2049_MPD_ATH_MINUS_59DB << AW_PID_2049_MPD_ATH_START_BIT)

#define AW_PID_2049_MPD_ATH_MINUS_62DB	(6)
#define AW_PID_2049_MPD_ATH_MINUS_62DB_VALUE	\
	(AW_PID_2049_MPD_ATH_MINUS_62DB << AW_PID_2049_MPD_ATH_START_BIT)

#define AW_PID_2049_MPD_ATH_MINUS_66DB	(7)
#define AW_PID_2049_MPD_ATH_MINUS_66DB_VALUE	\
	(AW_PID_2049_MPD_ATH_MINUS_66DB << AW_PID_2049_MPD_ATH_START_BIT)

#define AW_PID_2049_MPD_ATH_DEFAULT_VALUE	(5)
#define AW_PID_2049_MPD_ATH_DEFAULT		\
	(AW_PID_2049_MPD_ATH_DEFAULT_VALUE << AW_PID_2049_MPD_ATH_START_BIT)

/* MPD_TTH bit 12:11 (MPDCFG 0x10) */
#define AW_PID_2049_MPD_TTH_START_BIT	(11)
#define AW_PID_2049_MPD_TTH_BITS_LEN	(2)
#define AW_PID_2049_MPD_TTH_MASK		\
	(~(((1<<AW_PID_2049_MPD_TTH_BITS_LEN)-1) << AW_PID_2049_MPD_TTH_START_BIT))

#define AW_PID_2049_MPD_TTH_0P18S		(0)
#define AW_PID_2049_MPD_TTH_0P18S_VALUE	\
	(AW_PID_2049_MPD_TTH_0P18S << AW_PID_2049_MPD_TTH_START_BIT)

#define AW_PID_2049_MPD_TTH_0P36S		(1)
#define AW_PID_2049_MPD_TTH_0P36S_VALUE	\
	(AW_PID_2049_MPD_TTH_0P36S << AW_PID_2049_MPD_TTH_START_BIT)

#define AW_PID_2049_MPD_TTH_0P72S		(2)
#define AW_PID_2049_MPD_TTH_0P72S_VALUE	\
	(AW_PID_2049_MPD_TTH_0P72S << AW_PID_2049_MPD_TTH_START_BIT)

#define AW_PID_2049_MPD_TTH_1P40S		(3)
#define AW_PID_2049_MPD_TTH_1P40S_VALUE	\
	(AW_PID_2049_MPD_TTH_1P40S << AW_PID_2049_MPD_TTH_START_BIT)

#define AW_PID_2049_MPD_TTH_DEFAULT_VALUE	(3)
#define AW_PID_2049_MPD_TTH_DEFAULT		\
	(AW_PID_2049_MPD_TTH_DEFAULT_VALUE << AW_PID_2049_MPD_TTH_START_BIT)

/* MPD_RTH bit 10:8 (MPDCFG 0x10) */
#define AW_PID_2049_MPD_RTH_START_BIT	(8)
#define AW_PID_2049_MPD_RTH_BITS_LEN	(3)
#define AW_PID_2049_MPD_RTH_MASK		\
	(~(((1<<AW_PID_2049_MPD_RTH_BITS_LEN)-1) << AW_PID_2049_MPD_RTH_START_BIT))

#define AW_PID_2049_MPD_RTH_MINUS_45DB	(0)
#define AW_PID_2049_MPD_RTH_MINUS_45DB_VALUE	\
	(AW_PID_2049_MPD_RTH_MINUS_45DB << AW_PID_2049_MPD_RTH_START_BIT)

#define AW_PID_2049_MPD_RTH_MINUS_48DB	(1)
#define AW_PID_2049_MPD_RTH_MINUS_48DB_VALUE	\
	(AW_PID_2049_MPD_RTH_MINUS_48DB << AW_PID_2049_MPD_RTH_START_BIT)

#define AW_PID_2049_MPD_RTH_MINUS_51DB	(2)
#define AW_PID_2049_MPD_RTH_MINUS_51DB_VALUE	\
	(AW_PID_2049_MPD_RTH_MINUS_51DB << AW_PID_2049_MPD_RTH_START_BIT)

#define AW_PID_2049_MPD_RTH_MINUS_54DB	(3)
#define AW_PID_2049_MPD_RTH_MINUS_54DB_VALUE	\
	(AW_PID_2049_MPD_RTH_MINUS_54DB << AW_PID_2049_MPD_RTH_START_BIT)

#define AW_PID_2049_MPD_RTH_MINUS_57DB	(4)
#define AW_PID_2049_MPD_RTH_MINUS_57DB_VALUE	\
	(AW_PID_2049_MPD_RTH_MINUS_57DB << AW_PID_2049_MPD_RTH_START_BIT)

#define AW_PID_2049_MPD_RTH_MINUS_59DB	(5)
#define AW_PID_2049_MPD_RTH_MINUS_59DB_VALUE	\
	(AW_PID_2049_MPD_RTH_MINUS_59DB << AW_PID_2049_MPD_RTH_START_BIT)

#define AW_PID_2049_MPD_RTH_MINUS_62DB	(6)
#define AW_PID_2049_MPD_RTH_MINUS_62DB_VALUE	\
	(AW_PID_2049_MPD_RTH_MINUS_62DB << AW_PID_2049_MPD_RTH_START_BIT)

#define AW_PID_2049_MPD_RTH_MINUS_66DB	(7)
#define AW_PID_2049_MPD_RTH_MINUS_66DB_VALUE	\
	(AW_PID_2049_MPD_RTH_MINUS_66DB << AW_PID_2049_MPD_RTH_START_BIT)

#define AW_PID_2049_MPD_RTH_DEFAULT_VALUE	(3)
#define AW_PID_2049_MPD_RTH_DEFAULT		\
	(AW_PID_2049_MPD_RTH_DEFAULT_VALUE << AW_PID_2049_MPD_RTH_START_BIT)

/* ULM_ATH bit 7:5 (MPDCFG 0x10) */
#define AW_PID_2049_ULM_ATH_START_BIT	(5)
#define AW_PID_2049_ULM_ATH_BITS_LEN	(3)
#define AW_PID_2049_ULM_ATH_MASK		\
	(~(((1<<AW_PID_2049_ULM_ATH_BITS_LEN)-1) << AW_PID_2049_ULM_ATH_START_BIT))

#define AW_PID_2049_ULM_ATH_MINUS_45DB	(0)
#define AW_PID_2049_ULM_ATH_MINUS_45DB_VALUE	\
	(AW_PID_2049_ULM_ATH_MINUS_45DB << AW_PID_2049_ULM_ATH_START_BIT)

#define AW_PID_2049_ULM_ATH_MINUS_48DB	(1)
#define AW_PID_2049_ULM_ATH_MINUS_48DB_VALUE	\
	(AW_PID_2049_ULM_ATH_MINUS_48DB << AW_PID_2049_ULM_ATH_START_BIT)

#define AW_PID_2049_ULM_ATH_MINUS_51DB	(2)
#define AW_PID_2049_ULM_ATH_MINUS_51DB_VALUE	\
	(AW_PID_2049_ULM_ATH_MINUS_51DB << AW_PID_2049_ULM_ATH_START_BIT)

#define AW_PID_2049_ULM_ATH_MINUS_54DB	(3)
#define AW_PID_2049_ULM_ATH_MINUS_54DB_VALUE	\
	(AW_PID_2049_ULM_ATH_MINUS_54DB << AW_PID_2049_ULM_ATH_START_BIT)

#define AW_PID_2049_ULM_ATH_MINUS_57DB	(4)
#define AW_PID_2049_ULM_ATH_MINUS_57DB_VALUE	\
	(AW_PID_2049_ULM_ATH_MINUS_57DB << AW_PID_2049_ULM_ATH_START_BIT)

#define AW_PID_2049_ULM_ATH_MINUS_59DB	(5)
#define AW_PID_2049_ULM_ATH_MINUS_59DB_VALUE	\
	(AW_PID_2049_ULM_ATH_MINUS_59DB << AW_PID_2049_ULM_ATH_START_BIT)

#define AW_PID_2049_ULM_ATH_MINUS_62DB	(6)
#define AW_PID_2049_ULM_ATH_MINUS_62DB_VALUE	\
	(AW_PID_2049_ULM_ATH_MINUS_62DB << AW_PID_2049_ULM_ATH_START_BIT)

#define AW_PID_2049_ULM_ATH_MINUS_66DB	(7)
#define AW_PID_2049_ULM_ATH_MINUS_66DB_VALUE	\
	(AW_PID_2049_ULM_ATH_MINUS_66DB << AW_PID_2049_ULM_ATH_START_BIT)

#define AW_PID_2049_ULM_ATH_DEFAULT_VALUE	(5)
#define AW_PID_2049_ULM_ATH_DEFAULT		\
	(AW_PID_2049_ULM_ATH_DEFAULT_VALUE << AW_PID_2049_ULM_ATH_START_BIT)

/* ULM_TTH bit 4:3 (MPDCFG 0x10) */
#define AW_PID_2049_ULM_TTH_START_BIT	(3)
#define AW_PID_2049_ULM_TTH_BITS_LEN	(2)
#define AW_PID_2049_ULM_TTH_MASK		\
	(~(((1<<AW_PID_2049_ULM_TTH_BITS_LEN)-1) << AW_PID_2049_ULM_TTH_START_BIT))

#define AW_PID_2049_ULM_TTH_0P36S		(0)
#define AW_PID_2049_ULM_TTH_0P36S_VALUE	\
	(AW_PID_2049_ULM_TTH_0P36S << AW_PID_2049_ULM_TTH_START_BIT)

#define AW_PID_2049_ULM_TTH_0P72S		(1)
#define AW_PID_2049_ULM_TTH_0P72S_VALUE	\
	(AW_PID_2049_ULM_TTH_0P72S << AW_PID_2049_ULM_TTH_START_BIT)

#define AW_PID_2049_ULM_TTH_1P40S		(2)
#define AW_PID_2049_ULM_TTH_1P40S_VALUE	\
	(AW_PID_2049_ULM_TTH_1P40S << AW_PID_2049_ULM_TTH_START_BIT)

#define AW_PID_2049_ULM_TTH_2P80S		(3)
#define AW_PID_2049_ULM_TTH_2P80S_VALUE	\
	(AW_PID_2049_ULM_TTH_2P80S << AW_PID_2049_ULM_TTH_START_BIT)

#define AW_PID_2049_ULM_TTH_DEFAULT_VALUE	(3)
#define AW_PID_2049_ULM_TTH_DEFAULT		\
	(AW_PID_2049_ULM_TTH_DEFAULT_VALUE << AW_PID_2049_ULM_TTH_START_BIT)

/* ULM_RTH bit 2:0 (MPDCFG 0x10) */
#define AW_PID_2049_ULM_RTH_START_BIT	(0)
#define AW_PID_2049_ULM_RTH_BITS_LEN	(3)
#define AW_PID_2049_ULM_RTH_MASK		\
	(~(((1<<AW_PID_2049_ULM_RTH_BITS_LEN)-1) << AW_PID_2049_ULM_RTH_START_BIT))

#define AW_PID_2049_ULM_RTH_MINUS_45DB	(0)
#define AW_PID_2049_ULM_RTH_MINUS_45DB_VALUE	\
	(AW_PID_2049_ULM_RTH_MINUS_45DB << AW_PID_2049_ULM_RTH_START_BIT)

#define AW_PID_2049_ULM_RTH_MINUS_48DB	(1)
#define AW_PID_2049_ULM_RTH_MINUS_48DB_VALUE	\
	(AW_PID_2049_ULM_RTH_MINUS_48DB << AW_PID_2049_ULM_RTH_START_BIT)

#define AW_PID_2049_ULM_RTH_MINUS_51DB	(2)
#define AW_PID_2049_ULM_RTH_MINUS_51DB_VALUE	\
	(AW_PID_2049_ULM_RTH_MINUS_51DB << AW_PID_2049_ULM_RTH_START_BIT)

#define AW_PID_2049_ULM_RTH_MINUS_54DB	(3)
#define AW_PID_2049_ULM_RTH_MINUS_54DB_VALUE	\
	(AW_PID_2049_ULM_RTH_MINUS_54DB << AW_PID_2049_ULM_RTH_START_BIT)

#define AW_PID_2049_ULM_RTH_MINUS_57DB	(4)
#define AW_PID_2049_ULM_RTH_MINUS_57DB_VALUE	\
	(AW_PID_2049_ULM_RTH_MINUS_57DB << AW_PID_2049_ULM_RTH_START_BIT)

#define AW_PID_2049_ULM_RTH_MINUS_59DB	(5)
#define AW_PID_2049_ULM_RTH_MINUS_59DB_VALUE	\
	(AW_PID_2049_ULM_RTH_MINUS_59DB << AW_PID_2049_ULM_RTH_START_BIT)

#define AW_PID_2049_ULM_RTH_MINUS_62DB	(6)
#define AW_PID_2049_ULM_RTH_MINUS_62DB_VALUE	\
	(AW_PID_2049_ULM_RTH_MINUS_62DB << AW_PID_2049_ULM_RTH_START_BIT)

#define AW_PID_2049_ULM_RTH_MINUS_66DB	(7)
#define AW_PID_2049_ULM_RTH_MINUS_66DB_VALUE	\
	(AW_PID_2049_ULM_RTH_MINUS_66DB << AW_PID_2049_ULM_RTH_START_BIT)

#define AW_PID_2049_ULM_RTH_DEFAULT_VALUE	(3)
#define AW_PID_2049_ULM_RTH_DEFAULT		\
	(AW_PID_2049_ULM_RTH_DEFAULT_VALUE << AW_PID_2049_ULM_RTH_START_BIT)

/* default value of MPDCFG (0x10) */
/* #define AW_PID_2049_MPDCFG_DEFAULT		(0xBBBB) */

/* PWMCTRL (0x11) detail */
/* PWMPSC bit 15:11 (PWMCTRL 0x11) */
#define AW_PID_2049_PWMPSC_START_BIT	(11)
#define AW_PID_2049_PWMPSC_BITS_LEN		(5)
#define AW_PID_2049_PWMPSC_MASK			\
	(~(((1<<AW_PID_2049_PWMPSC_BITS_LEN)-1) << AW_PID_2049_PWMPSC_START_BIT))

#define AW_PID_2049_PWMPSC_DEFAULT_VALUE	(0)
#define AW_PID_2049_PWMPSC_DEFAULT		\
	(AW_PID_2049_PWMPSC_DEFAULT_VALUE << AW_PID_2049_PWMPSC_START_BIT)

/* PWMSH bit 10 (PWMCTRL 0x11) */
#define AW_PID_2049_PWMSH_START_BIT		(10)
#define AW_PID_2049_PWMSH_BITS_LEN		(1)
#define AW_PID_2049_PWMSH_MASK			\
	(~(((1<<AW_PID_2049_PWMSH_BITS_LEN)-1) << AW_PID_2049_PWMSH_START_BIT))

#define AW_PID_2049_PWMSH_SAWTOOTH		(0)
#define AW_PID_2049_PWMSH_SAWTOOTH_VALUE	\
	(AW_PID_2049_PWMSH_SAWTOOTH << AW_PID_2049_PWMSH_START_BIT)

#define AW_PID_2049_PWMSH_TRIANGLE		(1)
#define AW_PID_2049_PWMSH_TRIANGLE_VALUE	\
	(AW_PID_2049_PWMSH_TRIANGLE << AW_PID_2049_PWMSH_START_BIT)

#define AW_PID_2049_PWMSH_DEFAULT_VALUE	(1)
#define AW_PID_2049_PWMSH_DEFAULT		\
	(AW_PID_2049_PWMSH_DEFAULT_VALUE << AW_PID_2049_PWMSH_START_BIT)

/* PWMRE bit 9 (PWMCTRL 0x11) */
#define AW_PID_2049_PWMRE_START_BIT		(9)
#define AW_PID_2049_PWMRE_BITS_LEN		(1)
#define AW_PID_2049_PWMRE_MASK			\
	(~(((1<<AW_PID_2049_PWMRE_BITS_LEN)-1) << AW_PID_2049_PWMRE_START_BIT))

#define AW_PID_2049_PWMRE_7BIT			(0)
#define AW_PID_2049_PWMRE_7BIT_VALUE	\
	(AW_PID_2049_PWMRE_7BIT << AW_PID_2049_PWMRE_START_BIT)

#define AW_PID_2049_PWMRE_8BIT			(1)
#define AW_PID_2049_PWMRE_8BIT_VALUE	\
	(AW_PID_2049_PWMRE_8BIT << AW_PID_2049_PWMRE_START_BIT)

#define AW_PID_2049_PWMRE_DEFAULT_VALUE	(1)
#define AW_PID_2049_PWMRE_DEFAULT		\
	(AW_PID_2049_PWMRE_DEFAULT_VALUE << AW_PID_2049_PWMRE_START_BIT)

/* PWM_DEM bit 8 (PWMCTRL 0x11) */
#define AW_PID_2049_PWM_DEM_START_BIT	(8)
#define AW_PID_2049_PWM_DEM_BITS_LEN	(1)
#define AW_PID_2049_PWM_DEM_MASK		\
	(~(((1<<AW_PID_2049_PWM_DEM_BITS_LEN)-1) << AW_PID_2049_PWM_DEM_START_BIT))

#define AW_PID_2049_PWM_DEM_DISABLE		(0)
#define AW_PID_2049_PWM_DEM_DISABLE_VALUE	\
	(AW_PID_2049_PWM_DEM_DISABLE << AW_PID_2049_PWM_DEM_START_BIT)

#define AW_PID_2049_PWM_DEM_ENABLE		(1)
#define AW_PID_2049_PWM_DEM_ENABLE_VALUE	\
	(AW_PID_2049_PWM_DEM_ENABLE << AW_PID_2049_PWM_DEM_START_BIT)

#define AW_PID_2049_PWM_DEM_DEFAULT_VALUE	(1)
#define AW_PID_2049_PWM_DEM_DEFAULT		\
	(AW_PID_2049_PWM_DEM_DEFAULT_VALUE << AW_PID_2049_PWM_DEM_START_BIT)

/* PWMDELA bit 7:4 (PWMCTRL 0x11) */
#define AW_PID_2049_PWMDELA_START_BIT	(4)
#define AW_PID_2049_PWMDELA_BITS_LEN	(4)
#define AW_PID_2049_PWMDELA_MASK		\
	(~(((1<<AW_PID_2049_PWMDELA_BITS_LEN)-1) << AW_PID_2049_PWMDELA_START_BIT))

#define AW_PID_2049_PWMDELA_DEFAULT_VALUE	(0)
#define AW_PID_2049_PWMDELA_DEFAULT		\
	(AW_PID_2049_PWMDELA_DEFAULT_VALUE << AW_PID_2049_PWMDELA_START_BIT)

/* PWMDELB bit 3:0 (PWMCTRL 0x11) */
#define AW_PID_2049_PWMDELB_START_BIT	(0)
#define AW_PID_2049_PWMDELB_BITS_LEN	(4)
#define AW_PID_2049_PWMDELB_MASK		\
	(~(((1<<AW_PID_2049_PWMDELB_BITS_LEN)-1) << AW_PID_2049_PWMDELB_START_BIT))

#define AW_PID_2049_PWMDELB_DEFAULT_VALUE	(0)
#define AW_PID_2049_PWMDELB_DEFAULT		\
	(AW_PID_2049_PWMDELB_DEFAULT_VALUE << AW_PID_2049_PWMDELB_START_BIT)

/* default value of PWMCTRL (0x11) */
/* #define AW_PID_2049_PWMCTRL_DEFAULT		(0x0700) */

/* I2SCFG3 (0x12) detail */
/* RX_FLS bit 15 (I2SCFG3 0x12) */
#define AW_PID_2049_RX_FLS_START_BIT	(15)
#define AW_PID_2049_RX_FLS_BITS_LEN		(1)
#define AW_PID_2049_RX_FLS_MASK			\
	(~(((1<<AW_PID_2049_RX_FLS_BITS_LEN)-1) << AW_PID_2049_RX_FLS_START_BIT))

#define AW_PID_2049_RX_FLS_NORMAL		(0)
#define AW_PID_2049_RX_FLS_NORMAL_VALUE	\
	(AW_PID_2049_RX_FLS_NORMAL << AW_PID_2049_RX_FLS_START_BIT)

#define AW_PID_2049_RX_FLS_FLUSH		(1)
#define AW_PID_2049_RX_FLS_FLUSH_VALUE	\
	(AW_PID_2049_RX_FLS_FLUSH << AW_PID_2049_RX_FLS_START_BIT)

#define AW_PID_2049_RX_FLS_DEFAULT_VALUE	(0)
#define AW_PID_2049_RX_FLS_DEFAULT		\
	(AW_PID_2049_RX_FLS_DEFAULT_VALUE << AW_PID_2049_RX_FLS_START_BIT)

/* RX_THRS bit 13:12 (I2SCFG3 0x12) */
#define AW_PID_2049_RX_THRS_START_BIT	(12)
#define AW_PID_2049_RX_THRS_BITS_LEN	(2)
#define AW_PID_2049_RX_THRS_MASK		\
	(~(((1<<AW_PID_2049_RX_THRS_BITS_LEN)-1) << AW_PID_2049_RX_THRS_START_BIT))

#define AW_PID_2049_RX_THRS_0			(0)
#define AW_PID_2049_RX_THRS_0_VALUE		\
	(AW_PID_2049_RX_THRS_0 << AW_PID_2049_RX_THRS_START_BIT)

#define AW_PID_2049_RX_THRS_1			(1)
#define AW_PID_2049_RX_THRS_1_VALUE		\
	(AW_PID_2049_RX_THRS_1 << AW_PID_2049_RX_THRS_START_BIT)

#define AW_PID_2049_RX_THRS_2			(2)
#define AW_PID_2049_RX_THRS_2_VALUE		\
	(AW_PID_2049_RX_THRS_2 << AW_PID_2049_RX_THRS_START_BIT)

#define AW_PID_2049_RX_THRS_3			(3)
#define AW_PID_2049_RX_THRS_3_VALUE		\
	(AW_PID_2049_RX_THRS_3 << AW_PID_2049_RX_THRS_START_BIT)

#define AW_PID_2049_RX_THRS_DEFAULT_VALUE	(2)
#define AW_PID_2049_RX_THRS_DEFAULT		\
	(AW_PID_2049_RX_THRS_DEFAULT_VALUE << AW_PID_2049_RX_THRS_START_BIT)

/* TX_FLS bit 11 (I2SCFG3 0x12) */
#define AW_PID_2049_TX_FLS_START_BIT	(11)
#define AW_PID_2049_TX_FLS_BITS_LEN		(1)
#define AW_PID_2049_TX_FLS_MASK			\
	(~(((1<<AW_PID_2049_TX_FLS_BITS_LEN)-1) << AW_PID_2049_TX_FLS_START_BIT))

#define AW_PID_2049_TX_FLS_NORMAL		(0)
#define AW_PID_2049_TX_FLS_NORMAL_VALUE	\
	(AW_PID_2049_TX_FLS_NORMAL << AW_PID_2049_TX_FLS_START_BIT)

#define AW_PID_2049_TX_FLS_FLUSH		(1)
#define AW_PID_2049_TX_FLS_FLUSH_VALUE	\
	(AW_PID_2049_TX_FLS_FLUSH << AW_PID_2049_TX_FLS_START_BIT)

#define AW_PID_2049_TX_FLS_DEFAULT_VALUE	(0)
#define AW_PID_2049_TX_FLS_DEFAULT		\
	(AW_PID_2049_TX_FLS_DEFAULT_VALUE << AW_PID_2049_TX_FLS_START_BIT)

/* TX_THRS bit 9:8 (I2SCFG3 0x12) */
#define AW_PID_2049_TX_THRS_START_BIT	(8)
#define AW_PID_2049_TX_THRS_BITS_LEN	(2)
#define AW_PID_2049_TX_THRS_MASK		\
	(~(((1<<AW_PID_2049_TX_THRS_BITS_LEN)-1) << AW_PID_2049_TX_THRS_START_BIT))

#define AW_PID_2049_TX_THRS_0			(0)
#define AW_PID_2049_TX_THRS_0_VALUE		\
	(AW_PID_2049_TX_THRS_0 << AW_PID_2049_TX_THRS_START_BIT)

#define AW_PID_2049_TX_THRS_1			(1)
#define AW_PID_2049_TX_THRS_1_VALUE		\
	(AW_PID_2049_TX_THRS_1 << AW_PID_2049_TX_THRS_START_BIT)

#define AW_PID_2049_TX_THRS_2			(2)
#define AW_PID_2049_TX_THRS_2_VALUE		\
	(AW_PID_2049_TX_THRS_2 << AW_PID_2049_TX_THRS_START_BIT)

#define AW_PID_2049_TX_THRS_3			(3)
#define AW_PID_2049_TX_THRS_3_VALUE		\
	(AW_PID_2049_TX_THRS_3 << AW_PID_2049_TX_THRS_START_BIT)

#define AW_PID_2049_TX_THRS_DEFAULT_VALUE	(1)
#define AW_PID_2049_TX_THRS_DEFAULT		\
	(AW_PID_2049_TX_THRS_DEFAULT_VALUE << AW_PID_2049_TX_THRS_START_BIT)

/* LPBK bit 5:4 (I2SCFG3 0x12) */
#define AW_PID_2049_LPBK_START_BIT		(4)
#define AW_PID_2049_LPBK_BITS_LEN		(2)
#define AW_PID_2049_LPBK_MASK			\
	(~(((1<<AW_PID_2049_LPBK_BITS_LEN)-1) << AW_PID_2049_LPBK_START_BIT))

#define AW_PID_2049_LPBK_DISABLE		(0)
#define AW_PID_2049_LPBK_DISABLE_VALUE	\
	(AW_PID_2049_LPBK_DISABLE << AW_PID_2049_LPBK_START_BIT)

#define AW_PID_2049_LPBK_FARMINUS_BACK	(1)
#define AW_PID_2049_LPBK_FARMINUS_BACK_VALUE	\
	(AW_PID_2049_LPBK_FARMINUS_BACK << AW_PID_2049_LPBK_START_BIT)

#define AW_PID_2049_LPBK_NEARMINUS_BACK	(2)
#define AW_PID_2049_LPBK_NEARMINUS_BACK_VALUE	\
	(AW_PID_2049_LPBK_NEARMINUS_BACK << AW_PID_2049_LPBK_START_BIT)

#define AW_PID_2049_LPBK_RESERVED		(3)
#define AW_PID_2049_LPBK_RESERVED_VALUE	\
	(AW_PID_2049_LPBK_RESERVED << AW_PID_2049_LPBK_START_BIT)

#define AW_PID_2049_LPBK_DEFAULT_VALUE	(0)
#define AW_PID_2049_LPBK_DEFAULT		\
	(AW_PID_2049_LPBK_DEFAULT_VALUE << AW_PID_2049_LPBK_START_BIT)

/* VDSEL bit 0 (I2SCFG3 0x12) */
#define AW_PID_2049_VDSEL_START_BIT		(0)
#define AW_PID_2049_VDSEL_BITS_LEN		(1)
#define AW_PID_2049_VDSEL_MASK			\
	(~(((1<<AW_PID_2049_VDSEL_BITS_LEN)-1) << AW_PID_2049_VDSEL_START_BIT))

#define AW_PID_2049_VDSEL_DAC			(0)
#define AW_PID_2049_VDSEL_DAC_VALUE		\
	(AW_PID_2049_VDSEL_DAC << AW_PID_2049_VDSEL_START_BIT)

#define AW_PID_2049_VDSEL_VSENSE		(1)
#define AW_PID_2049_VDSEL_VSENSE_VALUE	\
	(AW_PID_2049_VDSEL_VSENSE << AW_PID_2049_VDSEL_START_BIT)

#define AW_PID_2049_VDSEL_DEFAULT_VALUE	(1)
#define AW_PID_2049_VDSEL_DEFAULT		\
	(AW_PID_2049_VDSEL_DEFAULT_VALUE << AW_PID_2049_VDSEL_START_BIT)

/* default value of I2SCFG3 (0x12) */
/* #define AW_PID_2049_I2SCFG3_DEFAULT		(0x2101) */

/* DBGCTRL (0x13) detail */
/* DITHER_EN bit 15 (DBGCTRL 0x13) */
#define AW_PID_2049_DITHER_EN_START_BIT	(15)
#define AW_PID_2049_DITHER_EN_BITS_LEN	(1)
#define AW_PID_2049_DITHER_EN_MASK		\
	(~(((1<<AW_PID_2049_DITHER_EN_BITS_LEN)-1) << AW_PID_2049_DITHER_EN_START_BIT))

#define AW_PID_2049_DITHER_EN_DISABLE	(0)
#define AW_PID_2049_DITHER_EN_DISABLE_VALUE	\
	(AW_PID_2049_DITHER_EN_DISABLE << AW_PID_2049_DITHER_EN_START_BIT)

#define AW_PID_2049_DITHER_EN_ENABLE	(1)
#define AW_PID_2049_DITHER_EN_ENABLE_VALUE	\
	(AW_PID_2049_DITHER_EN_ENABLE << AW_PID_2049_DITHER_EN_START_BIT)

#define AW_PID_2049_DITHER_EN_DEFAULT_VALUE	(0)
#define AW_PID_2049_DITHER_EN_DEFAULT	\
	(AW_PID_2049_DITHER_EN_DEFAULT_VALUE << AW_PID_2049_DITHER_EN_START_BIT)

/* DSM_CLKSEL bit 14 (DBGCTRL 0x13) */
#define AW_PID_2049_DSM_CLKSEL_START_BIT	(14)
#define AW_PID_2049_DSM_CLKSEL_BITS_LEN	(1)
#define AW_PID_2049_DSM_CLKSEL_MASK		\
	(~(((1<<AW_PID_2049_DSM_CLKSEL_BITS_LEN)-1) << AW_PID_2049_DSM_CLKSEL_START_BIT))

#define AW_PID_2049_DSM_CLKSEL_384KHZ	(0)
#define AW_PID_2049_DSM_CLKSEL_384KHZ_VALUE	\
	(AW_PID_2049_DSM_CLKSEL_384KHZ << AW_PID_2049_DSM_CLKSEL_START_BIT)

#define AW_PID_2049_DSM_CLKSEL_768KHZ	(1)
#define AW_PID_2049_DSM_CLKSEL_768KHZ_VALUE	\
	(AW_PID_2049_DSM_CLKSEL_768KHZ << AW_PID_2049_DSM_CLKSEL_START_BIT)

#define AW_PID_2049_DSM_CLKSEL_DEFAULT_VALUE	(0)
#define AW_PID_2049_DSM_CLKSEL_DEFAULT	\
	(AW_PID_2049_DSM_CLKSEL_DEFAULT_VALUE << AW_PID_2049_DSM_CLKSEL_START_BIT)

/* DSM_DBG bit 13 (DBGCTRL 0x13) */
#define AW_PID_2049_DSM_DBG_START_BIT	(13)
#define AW_PID_2049_DSM_DBG_BITS_LEN	(1)
#define AW_PID_2049_DSM_DBG_MASK		\
	(~(((1<<AW_PID_2049_DSM_DBG_BITS_LEN)-1) << AW_PID_2049_DSM_DBG_START_BIT))

#define AW_PID_2049_DSM_DBG_DISABLE		(0)
#define AW_PID_2049_DSM_DBG_DISABLE_VALUE	\
	(AW_PID_2049_DSM_DBG_DISABLE << AW_PID_2049_DSM_DBG_START_BIT)

#define AW_PID_2049_DSM_DBG_ENABLE		(1)
#define AW_PID_2049_DSM_DBG_ENABLE_VALUE	\
	(AW_PID_2049_DSM_DBG_ENABLE << AW_PID_2049_DSM_DBG_START_BIT)

#define AW_PID_2049_DSM_DBG_DEFAULT_VALUE	(0)
#define AW_PID_2049_DSM_DBG_DEFAULT		\
	(AW_PID_2049_DSM_DBG_DEFAULT_VALUE << AW_PID_2049_DSM_DBG_START_BIT)

/* DSME bit 12 (DBGCTRL 0x13) */
#define AW_PID_2049_DSME_START_BIT		(12)
#define AW_PID_2049_DSME_BITS_LEN		(1)
#define AW_PID_2049_DSME_MASK			\
	(~(((1<<AW_PID_2049_DSME_BITS_LEN)-1) << AW_PID_2049_DSME_START_BIT))

#define AW_PID_2049_DSME_DISABLE		(0)
#define AW_PID_2049_DSME_DISABLE_VALUE	\
	(AW_PID_2049_DSME_DISABLE << AW_PID_2049_DSME_START_BIT)

#define AW_PID_2049_DSME_ENABLE			(1)
#define AW_PID_2049_DSME_ENABLE_VALUE	\
	(AW_PID_2049_DSME_ENABLE << AW_PID_2049_DSME_START_BIT)

#define AW_PID_2049_DSME_DEFAULT_VALUE	(1)
#define AW_PID_2049_DSME_DEFAULT		\
	(AW_PID_2049_DSME_DEFAULT_VALUE << AW_PID_2049_DSME_START_BIT)

/* DISNCKRST bit 11 (DBGCTRL 0x13) */
#define AW_PID_2049_DISNCKRST_START_BIT	(11)
#define AW_PID_2049_DISNCKRST_BITS_LEN	(1)
#define AW_PID_2049_DISNCKRST_MASK		\
	(~(((1<<AW_PID_2049_DISNCKRST_BITS_LEN)-1) << AW_PID_2049_DISNCKRST_START_BIT))

#define AW_PID_2049_DISNCKRST_AUTO_RESET	(0)
#define AW_PID_2049_DISNCKRST_AUTO_RESET_VALUE	\
	(AW_PID_2049_DISNCKRST_AUTO_RESET << AW_PID_2049_DISNCKRST_START_BIT)

#define AW_PID_2049_DISNCKRST_NO_RESET	(1)
#define AW_PID_2049_DISNCKRST_NO_RESET_VALUE	\
	(AW_PID_2049_DISNCKRST_NO_RESET << AW_PID_2049_DISNCKRST_START_BIT)

#define AW_PID_2049_DISNCKRST_DEFAULT_VALUE	(0)
#define AW_PID_2049_DISNCKRST_DEFAULT	\
	(AW_PID_2049_DISNCKRST_DEFAULT_VALUE << AW_PID_2049_DISNCKRST_START_BIT)

/* DISPLLRST bit 10 (DBGCTRL 0x13) */
#define AW_PID_2049_DISPLLRST_START_BIT	(10)
#define AW_PID_2049_DISPLLRST_BITS_LEN	(1)
#define AW_PID_2049_DISPLLRST_MASK		\
	(~(((1<<AW_PID_2049_DISPLLRST_BITS_LEN)-1) << AW_PID_2049_DISPLLRST_START_BIT))

#define AW_PID_2049_DISPLLRST_AUTO_RESET	(0)
#define AW_PID_2049_DISPLLRST_AUTO_RESET_VALUE	\
	(AW_PID_2049_DISPLLRST_AUTO_RESET << AW_PID_2049_DISPLLRST_START_BIT)

#define AW_PID_2049_DISPLLRST_NO_RESET	(1)
#define AW_PID_2049_DISPLLRST_NO_RESET_VALUE	\
	(AW_PID_2049_DISPLLRST_NO_RESET << AW_PID_2049_DISPLLRST_START_BIT)

#define AW_PID_2049_DISPLLRST_DEFAULT_VALUE	(0)
#define AW_PID_2049_DISPLLRST_DEFAULT	\
	(AW_PID_2049_DISPLLRST_DEFAULT_VALUE << AW_PID_2049_DISPLLRST_START_BIT)

/* CLKMD bit 9 (DBGCTRL 0x13) */
#define AW_PID_2049_CLKMD_START_BIT		(9)
#define AW_PID_2049_CLKMD_BITS_LEN		(1)
#define AW_PID_2049_CLKMD_MASK			\
	(~(((1<<AW_PID_2049_CLKMD_BITS_LEN)-1) << AW_PID_2049_CLKMD_START_BIT))

#define AW_PID_2049_CLKMD_98MHZ			(0)
#define AW_PID_2049_CLKMD_98MHZ_VALUE	\
	(AW_PID_2049_CLKMD_98MHZ << AW_PID_2049_CLKMD_START_BIT)

#define AW_PID_2049_CLKMD_49MHZ			(1)
#define AW_PID_2049_CLKMD_49MHZ_VALUE	\
	(AW_PID_2049_CLKMD_49MHZ << AW_PID_2049_CLKMD_START_BIT)

#define AW_PID_2049_CLKMD_DEFAULT_VALUE	(0)
#define AW_PID_2049_CLKMD_DEFAULT		\
	(AW_PID_2049_CLKMD_DEFAULT_VALUE << AW_PID_2049_CLKMD_START_BIT)

/* NAMUTE bit 8 (DBGCTRL 0x13) */
#define AW_PID_2049_NAMUTE_START_BIT	(8)
#define AW_PID_2049_NAMUTE_BITS_LEN		(1)
#define AW_PID_2049_NAMUTE_MASK			\
	(~(((1<<AW_PID_2049_NAMUTE_BITS_LEN)-1) << AW_PID_2049_NAMUTE_START_BIT))

#define AW_PID_2049_NAMUTE_AUTO_MUTE	(0)
#define AW_PID_2049_NAMUTE_AUTO_MUTE_VALUE	\
	(AW_PID_2049_NAMUTE_AUTO_MUTE << AW_PID_2049_NAMUTE_START_BIT)

#define AW_PID_2049_NAMUTE_NO_MUTE		(1)
#define AW_PID_2049_NAMUTE_NO_MUTE_VALUE	\
	(AW_PID_2049_NAMUTE_NO_MUTE << AW_PID_2049_NAMUTE_START_BIT)

#define AW_PID_2049_NAMUTE_DEFAULT_VALUE	(0)
#define AW_PID_2049_NAMUTE_DEFAULT		\
	(AW_PID_2049_NAMUTE_DEFAULT_VALUE << AW_PID_2049_NAMUTE_START_BIT)

/* BSTPD bit 7 (DBGCTRL 0x13) */
#define AW_PID_2049_BSTPD_START_BIT		(7)
#define AW_PID_2049_BSTPD_BITS_LEN		(1)
#define AW_PID_2049_BSTPD_MASK			\
	(~(((1<<AW_PID_2049_BSTPD_BITS_LEN)-1) << AW_PID_2049_BSTPD_START_BIT))

#define AW_PID_2049_BSTPD_WORKING		(0)
#define AW_PID_2049_BSTPD_WORKING_VALUE	\
	(AW_PID_2049_BSTPD_WORKING << AW_PID_2049_BSTPD_START_BIT)

#define AW_PID_2049_BSTPD_POWER_DOWN	(1)
#define AW_PID_2049_BSTPD_POWER_DOWN_VALUE	\
	(AW_PID_2049_BSTPD_POWER_DOWN << AW_PID_2049_BSTPD_START_BIT)

#define AW_PID_2049_BSTPD_DEFAULT_VALUE	(0)
#define AW_PID_2049_BSTPD_DEFAULT		\
	(AW_PID_2049_BSTPD_DEFAULT_VALUE << AW_PID_2049_BSTPD_START_BIT)

/* CDAPD bit 6 (DBGCTRL 0x13) */
#define AW_PID_2049_CDAPD_START_BIT		(6)
#define AW_PID_2049_CDAPD_BITS_LEN		(1)
#define AW_PID_2049_CDAPD_MASK			\
	(~(((1<<AW_PID_2049_CDAPD_BITS_LEN)-1) << AW_PID_2049_CDAPD_START_BIT))

#define AW_PID_2049_CDAPD_WORKING		(0)
#define AW_PID_2049_CDAPD_WORKING_VALUE	\
	(AW_PID_2049_CDAPD_WORKING << AW_PID_2049_CDAPD_START_BIT)

#define AW_PID_2049_CDAPD_POWER_DOWN	(1)
#define AW_PID_2049_CDAPD_POWER_DOWN_VALUE	\
	(AW_PID_2049_CDAPD_POWER_DOWN << AW_PID_2049_CDAPD_START_BIT)

#define AW_PID_2049_CDAPD_DEFAULT_VALUE	(0)
#define AW_PID_2049_CDAPD_DEFAULT		\
	(AW_PID_2049_CDAPD_DEFAULT_VALUE << AW_PID_2049_CDAPD_START_BIT)

/* I2SRST bit 5 (DBGCTRL 0x13) */
#define AW_PID_2049_I2SRST_START_BIT	(5)
#define AW_PID_2049_I2SRST_BITS_LEN		(1)
#define AW_PID_2049_I2SRST_MASK			\
	(~(((1<<AW_PID_2049_I2SRST_BITS_LEN)-1) << AW_PID_2049_I2SRST_START_BIT))

#define AW_PID_2049_I2SRST_WORKING		(0)
#define AW_PID_2049_I2SRST_WORKING_VALUE	\
	(AW_PID_2049_I2SRST_WORKING << AW_PID_2049_I2SRST_START_BIT)

#define AW_PID_2049_I2SRST_RESET		(1)
#define AW_PID_2049_I2SRST_RESET_VALUE	\
	(AW_PID_2049_I2SRST_RESET << AW_PID_2049_I2SRST_START_BIT)

#define AW_PID_2049_I2SRST_DEFAULT_VALUE	(0)
#define AW_PID_2049_I2SRST_DEFAULT		\
	(AW_PID_2049_I2SRST_DEFAULT_VALUE << AW_PID_2049_I2SRST_START_BIT)

/* SYSRST bit 4 (DBGCTRL 0x13) */
#define AW_PID_2049_SYSRST_START_BIT	(4)
#define AW_PID_2049_SYSRST_BITS_LEN		(1)
#define AW_PID_2049_SYSRST_MASK			\
	(~(((1<<AW_PID_2049_SYSRST_BITS_LEN)-1) << AW_PID_2049_SYSRST_START_BIT))

#define AW_PID_2049_SYSRST_WORKING		(0)
#define AW_PID_2049_SYSRST_WORKING_VALUE	\
	(AW_PID_2049_SYSRST_WORKING << AW_PID_2049_SYSRST_START_BIT)

#define AW_PID_2049_SYSRST_RESET		(1)
#define AW_PID_2049_SYSRST_RESET_VALUE	\
	(AW_PID_2049_SYSRST_RESET << AW_PID_2049_SYSRST_START_BIT)

#define AW_PID_2049_SYSRST_DEFAULT_VALUE	(0)
#define AW_PID_2049_SYSRST_DEFAULT		\
	(AW_PID_2049_SYSRST_DEFAULT_VALUE << AW_PID_2049_SYSRST_START_BIT)

/* MEM_CLKSEL bit 3 (DBGCTRL 0x13) */
#define AW_PID_2049_MEM_CLKSEL_START_BIT	(3)
#define AW_PID_2049_MEM_CLKSEL_BITS_LEN	(1)
#define AW_PID_2049_MEM_CLKSEL_MASK		\
	(~(((1<<AW_PID_2049_MEM_CLKSEL_BITS_LEN)-1) << AW_PID_2049_MEM_CLKSEL_START_BIT))

#define AW_PID_2049_MEM_CLKSEL_OSC_CLK	(0)
#define AW_PID_2049_MEM_CLKSEL_OSC_CLK_VALUE	\
	(AW_PID_2049_MEM_CLKSEL_OSC_CLK << AW_PID_2049_MEM_CLKSEL_START_BIT)

#define AW_PID_2049_MEM_CLKSEL_DAP_HCLK	(1)
#define AW_PID_2049_MEM_CLKSEL_DAP_HCLK_VALUE	\
	(AW_PID_2049_MEM_CLKSEL_DAP_HCLK << AW_PID_2049_MEM_CLKSEL_START_BIT)

#define AW_PID_2049_MEM_CLKSEL_DEFAULT_VALUE	(1)
#define AW_PID_2049_MEM_CLKSEL_DEFAULT	\
	(AW_PID_2049_MEM_CLKSEL_DEFAULT_VALUE << AW_PID_2049_MEM_CLKSEL_START_BIT)

/* BST_LMT_ST bit 2 (DBGCTRL 0x13) */
#define AW_PID_2049_BST_LMT_ST_START_BIT	(2)
#define AW_PID_2049_BST_LMT_ST_BITS_LEN	(1)
#define AW_PID_2049_BST_LMT_ST_MASK		\
	(~(((1<<AW_PID_2049_BST_LMT_ST_BITS_LEN)-1) << AW_PID_2049_BST_LMT_ST_START_BIT))

#define AW_PID_2049_BST_LMT_ST_SS_FINISH	(0)
#define AW_PID_2049_BST_LMT_ST_SS_FINISH_VALUE	\
	(AW_PID_2049_BST_LMT_ST_SS_FINISH << AW_PID_2049_BST_LMT_ST_START_BIT)

#define AW_PID_2049_BST_LMT_ST_NORMAL	(1)
#define AW_PID_2049_BST_LMT_ST_NORMAL_VALUE	\
	(AW_PID_2049_BST_LMT_ST_NORMAL << AW_PID_2049_BST_LMT_ST_START_BIT)

#define AW_PID_2049_BST_LMT_ST_DEFAULT_VALUE	(0)
#define AW_PID_2049_BST_LMT_ST_DEFAULT	\
	(AW_PID_2049_BST_LMT_ST_DEFAULT_VALUE << AW_PID_2049_BST_LMT_ST_START_BIT)

/* DSPFCE bit 1 (DBGCTRL 0x13) */
#define AW_PID_2049_DSPFCE_START_BIT	(1)
#define AW_PID_2049_DSPFCE_BITS_LEN		(1)
#define AW_PID_2049_DSPFCE_MASK			\
	(~(((1<<AW_PID_2049_DSPFCE_BITS_LEN)-1) << AW_PID_2049_DSPFCE_START_BIT))

#define AW_PID_2049_DSPFCE_DISABLE		(0)
#define AW_PID_2049_DSPFCE_DISABLE_VALUE	\
	(AW_PID_2049_DSPFCE_DISABLE << AW_PID_2049_DSPFCE_START_BIT)

#define AW_PID_2049_DSPFCE_ENABLE		(1)
#define AW_PID_2049_DSPFCE_ENABLE_VALUE	\
	(AW_PID_2049_DSPFCE_ENABLE << AW_PID_2049_DSPFCE_START_BIT)

#define AW_PID_2049_DSPFCE_DEFAULT_VALUE	(1)
#define AW_PID_2049_DSPFCE_DEFAULT		\
	(AW_PID_2049_DSPFCE_DEFAULT_VALUE << AW_PID_2049_DSPFCE_START_BIT)

/* SYSCE bit 0 (DBGCTRL 0x13) */
#define AW_PID_2049_SYSCE_START_BIT		(0)
#define AW_PID_2049_SYSCE_BITS_LEN		(1)
#define AW_PID_2049_SYSCE_MASK			\
	(~(((1<<AW_PID_2049_SYSCE_BITS_LEN)-1) << AW_PID_2049_SYSCE_START_BIT))

#define AW_PID_2049_SYSCE_DISABLE		(0)
#define AW_PID_2049_SYSCE_DISABLE_VALUE	\
	(AW_PID_2049_SYSCE_DISABLE << AW_PID_2049_SYSCE_START_BIT)

#define AW_PID_2049_SYSCE_ENBALE		(1)
#define AW_PID_2049_SYSCE_ENBALE_VALUE	\
	(AW_PID_2049_SYSCE_ENBALE << AW_PID_2049_SYSCE_START_BIT)

#define AW_PID_2049_SYSCE_DEFAULT_VALUE	(1)
#define AW_PID_2049_SYSCE_DEFAULT		\
	(AW_PID_2049_SYSCE_DEFAULT_VALUE << AW_PID_2049_SYSCE_START_BIT)

/* default value of DBGCTRL (0x13) */
/* #define AW_PID_2049_DBGCTRL_DEFAULT		(0x100B) */

/* HAGCST (0x20) detail */
/* SPK_GAIN_ST bit 10:8 (HAGCST 0x20) */
#define AW_PID_2049_SPK_GAIN_ST_START_BIT	(8)
#define AW_PID_2049_SPK_GAIN_ST_BITS_LEN	(3)
#define AW_PID_2049_SPK_GAIN_ST_MASK	\
	(~(((1<<AW_PID_2049_SPK_GAIN_ST_BITS_LEN)-1) << AW_PID_2049_SPK_GAIN_ST_START_BIT))

#define AW_PID_2049_SPK_GAIN_ST_4_AV	(0)
#define AW_PID_2049_SPK_GAIN_ST_4_AV_VALUE	\
	(AW_PID_2049_SPK_GAIN_ST_4_AV << AW_PID_2049_SPK_GAIN_ST_START_BIT)

#define AW_PID_2049_SPK_GAIN_ST_4P67_AV	(1)
#define AW_PID_2049_SPK_GAIN_ST_4P67_AV_VALUE	\
	(AW_PID_2049_SPK_GAIN_ST_4P67_AV << AW_PID_2049_SPK_GAIN_ST_START_BIT)

#define AW_PID_2049_SPK_GAIN_ST_6_AV	(2)
#define AW_PID_2049_SPK_GAIN_ST_6_AV_VALUE	\
	(AW_PID_2049_SPK_GAIN_ST_6_AV << AW_PID_2049_SPK_GAIN_ST_START_BIT)

#define AW_PID_2049_SPK_GAIN_ST_7_AV	(3)
#define AW_PID_2049_SPK_GAIN_ST_7_AV_VALUE	\
	(AW_PID_2049_SPK_GAIN_ST_7_AV << AW_PID_2049_SPK_GAIN_ST_START_BIT)

#define AW_PID_2049_SPK_GAIN_ST_12_AV	(4)
#define AW_PID_2049_SPK_GAIN_ST_12_AV_VALUE	\
	(AW_PID_2049_SPK_GAIN_ST_12_AV << AW_PID_2049_SPK_GAIN_ST_START_BIT)

#define AW_PID_2049_SPK_GAIN_ST_14_AV	(5)
#define AW_PID_2049_SPK_GAIN_ST_14_AV_VALUE	\
	(AW_PID_2049_SPK_GAIN_ST_14_AV << AW_PID_2049_SPK_GAIN_ST_START_BIT)

#define AW_PID_2049_SPK_GAIN_ST_DEFAULT_VALUE	(5)
#define AW_PID_2049_SPK_GAIN_ST_DEFAULT	\
	(AW_PID_2049_SPK_GAIN_ST_DEFAULT_VALUE << AW_PID_2049_SPK_GAIN_ST_START_BIT)

/* BSTVOUT_ST bit 5:0 (HAGCST 0x20) */
#define AW_PID_2049_BSTVOUT_ST_START_BIT	(0)
#define AW_PID_2049_BSTVOUT_ST_BITS_LEN	(6)
#define AW_PID_2049_BSTVOUT_ST_MASK		\
	(~(((1<<AW_PID_2049_BSTVOUT_ST_BITS_LEN)-1) << AW_PID_2049_BSTVOUT_ST_START_BIT))

#define AW_PID_2049_BSTVOUT_ST_3P125V	(0)
#define AW_PID_2049_BSTVOUT_ST_3P125V_VALUE	\
	(AW_PID_2049_BSTVOUT_ST_3P125V << AW_PID_2049_BSTVOUT_ST_START_BIT)

#define AW_PID_2049_BSTVOUT_ST_3P250V	(1)
#define AW_PID_2049_BSTVOUT_ST_3P250V_VALUE	\
	(AW_PID_2049_BSTVOUT_ST_3P250V << AW_PID_2049_BSTVOUT_ST_START_BIT)

#define AW_PID_2049_BSTVOUT_ST_3P375V	(2)
#define AW_PID_2049_BSTVOUT_ST_3P375V_VALUE	\
	(AW_PID_2049_BSTVOUT_ST_3P375V << AW_PID_2049_BSTVOUT_ST_START_BIT)

#define AW_PID_2049_BSTVOUT_ST_3P500V	(3)
#define AW_PID_2049_BSTVOUT_ST_3P500V_VALUE	\
	(AW_PID_2049_BSTVOUT_ST_3P500V << AW_PID_2049_BSTVOUT_ST_START_BIT)

#define AW_PID_2049_BSTVOUT_ST_3P625V	(4)
#define AW_PID_2049_BSTVOUT_ST_3P625V_VALUE	\
	(AW_PID_2049_BSTVOUT_ST_3P625V << AW_PID_2049_BSTVOUT_ST_START_BIT)

#define AW_PID_2049_BSTVOUT_ST_3P750V	(5)
#define AW_PID_2049_BSTVOUT_ST_3P750V_VALUE	\
	(AW_PID_2049_BSTVOUT_ST_3P750V << AW_PID_2049_BSTVOUT_ST_START_BIT)

#define AW_PID_2049_BSTVOUT_ST_11P000V	(63)
#define AW_PID_2049_BSTVOUT_ST_11P000V_VALUE	\
	(AW_PID_2049_BSTVOUT_ST_11P000V << AW_PID_2049_BSTVOUT_ST_START_BIT)

#define AW_PID_2049_BSTVOUT_ST_DEFAULT_VALUE	(0)
#define AW_PID_2049_BSTVOUT_ST_DEFAULT	\
	(AW_PID_2049_BSTVOUT_ST_DEFAULT_VALUE << AW_PID_2049_BSTVOUT_ST_START_BIT)

/* default value of HAGCST (0x20) */
/* #define AW_PID_2049_HAGCST_DEFAULT		(0x0500) */

/* VBAT (0x21) detail */
/* VBAT_DET bit 9:0 (VBAT 0x21) */
#define AW_PID_2049_VBAT_DET_START_BIT	(0)
#define AW_PID_2049_VBAT_DET_BITS_LEN	(10)
#define AW_PID_2049_VBAT_DET_MASK		\
	(~(((1<<AW_PID_2049_VBAT_DET_BITS_LEN)-1) << AW_PID_2049_VBAT_DET_START_BIT))

#define AW_PID_2049_VBAT_DET_DEFAULT_VALUE	(0x263)
#define AW_PID_2049_VBAT_DET_DEFAULT	\
	(AW_PID_2049_VBAT_DET_DEFAULT_VALUE << AW_PID_2049_VBAT_DET_START_BIT)

#define AW_PID_2049_VBAT_RANGE	(6025)
#define AW_PID_2049_INT_10BIT	(1023)
/* default value of VBAT (0x21) */
/* #define AW_PID_2049_VBAT_DEFAULT		(0x0263) */

/* TEMP (0x22) detail */
/* TEMP_DET bit 9:0 (TEMP 0x22) */
#define AW_PID_2049_TEMP_DET_START_BIT	(0)
#define AW_PID_2049_TEMP_DET_BITS_LEN	(10)
#define AW_PID_2049_TEMP_DET_MASK		\
	(~(((1<<AW_PID_2049_TEMP_DET_BITS_LEN)-1) << AW_PID_2049_TEMP_DET_START_BIT))

#define AW_PID_2049_TEMP_DET_MINUS_40_DEGREE	(0x3D8)
#define AW_PID_2049_TEMP_DET_MINUS_40_DEGREE_VALUE	\
	(AW_PID_2049_TEMP_DET_MINUS_40_DEGREE << AW_PID_2049_TEMP_DET_START_BIT)

#define AW_PID_2049_TEMP_DET_0_DEGREE	(0x00)
#define AW_PID_2049_TEMP_DET_0_DEGREE_VALUE	\
	(AW_PID_2049_TEMP_DET_0_DEGREE << AW_PID_2049_TEMP_DET_START_BIT)

#define AW_PID_2049_TEMP_DET_1_DEGREE	(0x01)
#define AW_PID_2049_TEMP_DET_1_DEGREE_VALUE	\
	(AW_PID_2049_TEMP_DET_1_DEGREE << AW_PID_2049_TEMP_DET_START_BIT)

#define AW_PID_2049_TEMP_DET_25_DEGREE	(0x19)
#define AW_PID_2049_TEMP_DET_25_DEGREE_VALUE	\
	(AW_PID_2049_TEMP_DET_25_DEGREE << AW_PID_2049_TEMP_DET_START_BIT)

#define AW_PID_2049_TEMP_DET_55_DEGREE	(0x37)
#define AW_PID_2049_TEMP_DET_55_DEGREE_VALUE	\
	(AW_PID_2049_TEMP_DET_55_DEGREE << AW_PID_2049_TEMP_DET_START_BIT)

#define AW_PID_2049_TEMP_DET_DEFAULT_VALUE	(0x019)
#define AW_PID_2049_TEMP_DET_DEFAULT	\
	(AW_PID_2049_TEMP_DET_DEFAULT_VALUE << AW_PID_2049_TEMP_DET_START_BIT)

#define AW_PID_2049_TEMP_SIGN_MASK 	(~(1 << 9))
#define AW_PID_2049_TEMP_NEG_MASK 	(0XFC00)


/* default value of TEMP (0x22) */
/* #define AW_PID_2049_TEMP_DEFAULT		(0x0019) */

/* PVDD (0x23) detail */
/* PVDD_DET bit 9:0 (PVDD 0x23) */
#define AW_PID_2049_PVDD_DET_START_BIT	(0)
#define AW_PID_2049_PVDD_DET_BITS_LEN	(10)
#define AW_PID_2049_PVDD_DET_MASK		\
	(~(((1<<AW_PID_2049_PVDD_DET_BITS_LEN)-1) << AW_PID_2049_PVDD_DET_START_BIT))

#define AW_PID_2049_PVDD_DET_DEFAULT_VALUE	(0x263)
#define AW_PID_2049_PVDD_DET_DEFAULT	\
	(AW_PID_2049_PVDD_DET_DEFAULT_VALUE << AW_PID_2049_PVDD_DET_START_BIT)

/* default value of PVDD (0x23) */
/* #define AW_PID_2049_PVDD_DEFAULT		(0x0263) */

/* ISNDAT (0x24) detail */
/* ISENSE_DATA bit 15:0 (ISNDAT 0x24) */
#define AW_PID_2049_ISENSE_DATA_START_BIT	(0)
#define AW_PID_2049_ISENSE_DATA_BITS_LEN	(16)
#define AW_PID_2049_ISENSE_DATA_MASK	\
	(~(((1<<AW_PID_2049_ISENSE_DATA_BITS_LEN)-1) << AW_PID_2049_ISENSE_DATA_START_BIT))

#define AW_PID_2049_ISENSE_DATA_DEFAULT_VALUE	(0)
#define AW_PID_2049_ISENSE_DATA_DEFAULT	\
	(AW_PID_2049_ISENSE_DATA_DEFAULT_VALUE << AW_PID_2049_ISENSE_DATA_START_BIT)

/* default value of ISNDAT (0x24) */
/* #define AW_PID_2049_ISNDAT_DEFAULT		(0x0000) */

/* VSNDAT (0x25) detail */
/* VSENSE_DATA bit 15:0 (VSNDAT 0x25) */
#define AW_PID_2049_VSENSE_DATA_START_BIT	(0)
#define AW_PID_2049_VSENSE_DATA_BITS_LEN	(16)
#define AW_PID_2049_VSENSE_DATA_MASK	\
	(~(((1<<AW_PID_2049_VSENSE_DATA_BITS_LEN)-1) << AW_PID_2049_VSENSE_DATA_START_BIT))

#define AW_PID_2049_VSENSE_DATA_DEFAULT_VALUE	(0)
#define AW_PID_2049_VSENSE_DATA_DEFAULT	\
	(AW_PID_2049_VSENSE_DATA_DEFAULT_VALUE << AW_PID_2049_VSENSE_DATA_START_BIT)

/* default value of VSNDAT (0x25) */
/* #define AW_PID_2049_VSNDAT_DEFAULT		(0x0000) */

/* I2SINT (0x26) detail */
/* DPSTAT bit 2 (I2SINT 0x26) */
#define AW_PID_2049_DPSTAT_START_BIT	(2)
#define AW_PID_2049_DPSTAT_BITS_LEN		(1)
#define AW_PID_2049_DPSTAT_MASK			\
	(~(((1<<AW_PID_2049_DPSTAT_BITS_LEN)-1) << AW_PID_2049_DPSTAT_START_BIT))

#define AW_PID_2049_DPSTAT_NOTMINUS_READY	(0)
#define AW_PID_2049_DPSTAT_NOTMINUS_READY_VALUE	\
	(AW_PID_2049_DPSTAT_NOTMINUS_READY << AW_PID_2049_DPSTAT_START_BIT)

#define AW_PID_2049_DPSTAT_READY		(1)
#define AW_PID_2049_DPSTAT_READY_VALUE	\
	(AW_PID_2049_DPSTAT_READY << AW_PID_2049_DPSTAT_START_BIT)

#define AW_PID_2049_DPSTAT_DEFAULT_VALUE	(0)
#define AW_PID_2049_DPSTAT_DEFAULT		\
	(AW_PID_2049_DPSTAT_DEFAULT_VALUE << AW_PID_2049_DPSTAT_START_BIT)

/* I2SROVS bit 1 (I2SINT 0x26) */
#define AW_PID_2049_I2SROVS_START_BIT	(1)
#define AW_PID_2049_I2SROVS_BITS_LEN	(1)
#define AW_PID_2049_I2SROVS_MASK		\
	(~(((1<<AW_PID_2049_I2SROVS_BITS_LEN)-1) << AW_PID_2049_I2SROVS_START_BIT))

#define AW_PID_2049_I2SROVS_DEFAULT_VALUE	(0)
#define AW_PID_2049_I2SROVS_DEFAULT		\
	(AW_PID_2049_I2SROVS_DEFAULT_VALUE << AW_PID_2049_I2SROVS_START_BIT)

/* I2STOVS bit 0 (I2SINT 0x26) */
#define AW_PID_2049_I2STOVS_START_BIT	(0)
#define AW_PID_2049_I2STOVS_BITS_LEN	(1)
#define AW_PID_2049_I2STOVS_MASK		\
	(~(((1<<AW_PID_2049_I2STOVS_BITS_LEN)-1) << AW_PID_2049_I2STOVS_START_BIT))

#define AW_PID_2049_I2STOVS_DEFAULT_VALUE	(0)
#define AW_PID_2049_I2STOVS_DEFAULT		\
	(AW_PID_2049_I2STOVS_DEFAULT_VALUE << AW_PID_2049_I2STOVS_START_BIT)

/* default value of I2SINT (0x26) */
/* #define AW_PID_2049_I2SINT_DEFAULT		(0x0000) */

/* I2SCAPCNT (0x27) detail */
/* CAP_BCK_CNT bit 15:6 (I2SCAPCNT 0x27) */
#define AW_PID_2049_CAP_BCK_CNT_START_BIT	(6)
#define AW_PID_2049_CAP_BCK_CNT_BITS_LEN	(10)
#define AW_PID_2049_CAP_BCK_CNT_MASK	\
	(~(((1<<AW_PID_2049_CAP_BCK_CNT_BITS_LEN)-1) << AW_PID_2049_CAP_BCK_CNT_START_BIT))

#define AW_PID_2049_CAP_BCK_CNT_DEFAULT_VALUE	(0)
#define AW_PID_2049_CAP_BCK_CNT_DEFAULT	\
	(AW_PID_2049_CAP_BCK_CNT_DEFAULT_VALUE << AW_PID_2049_CAP_BCK_CNT_START_BIT)

/* CAP_WCK_CNT bit 5:0 (I2SCAPCNT 0x27) */
#define AW_PID_2049_CAP_WCK_CNT_START_BIT	(0)
#define AW_PID_2049_CAP_WCK_CNT_BITS_LEN	(6)
#define AW_PID_2049_CAP_WCK_CNT_MASK	\
	(~(((1<<AW_PID_2049_CAP_WCK_CNT_BITS_LEN)-1) << AW_PID_2049_CAP_WCK_CNT_START_BIT))

#define AW_PID_2049_CAP_WCK_CNT_DEFAULT_VALUE	(0)
#define AW_PID_2049_CAP_WCK_CNT_DEFAULT	\
	(AW_PID_2049_CAP_WCK_CNT_DEFAULT_VALUE << AW_PID_2049_CAP_WCK_CNT_START_BIT)

/* default value of I2SCAPCNT (0x27) */
/* #define AW_PID_2049_I2SCAPCNT_DEFAULT		(0x0000) */

/* ANASTA1 (0x28) detail */
/* TEST_ENCRY_STA bit 15 (ANASTA1 0x28) */
#define AW_PID_2049_TEST_ENCRY_STA_START_BIT	(15)
#define AW_PID_2049_TEST_ENCRY_STA_BITS_LEN	(1)
#define AW_PID_2049_TEST_ENCRY_STA_MASK	\
	(~(((1<<AW_PID_2049_TEST_ENCRY_STA_BITS_LEN)-1) << AW_PID_2049_TEST_ENCRY_STA_START_BIT))

#define AW_PID_2049_TEST_ENCRY_STA_ENCRYPTED	(0)
#define AW_PID_2049_TEST_ENCRY_STA_ENCRYPTED_VALUE	\
	(AW_PID_2049_TEST_ENCRY_STA_ENCRYPTED << AW_PID_2049_TEST_ENCRY_STA_START_BIT)

#define AW_PID_2049_TEST_ENCRY_STA_OPEN	(1)
#define AW_PID_2049_TEST_ENCRY_STA_OPEN_VALUE	\
	(AW_PID_2049_TEST_ENCRY_STA_OPEN << AW_PID_2049_TEST_ENCRY_STA_START_BIT)

#define AW_PID_2049_TEST_ENCRY_STA_DEFAULT_VALUE	(0)
#define AW_PID_2049_TEST_ENCRY_STA_DEFAULT	\
	(AW_PID_2049_TEST_ENCRY_STA_DEFAULT_VALUE << AW_PID_2049_TEST_ENCRY_STA_START_BIT)

/* PDPLL_STA bit 12 (ANASTA1 0x28) */
#define AW_PID_2049_PDPLL_STA_START_BIT	(12)
#define AW_PID_2049_PDPLL_STA_BITS_LEN	(1)
#define AW_PID_2049_PDPLL_STA_MASK		\
	(~(((1<<AW_PID_2049_PDPLL_STA_BITS_LEN)-1) << AW_PID_2049_PDPLL_STA_START_BIT))

#define AW_PID_2049_PDPLL_STA_NORMAL	(0)
#define AW_PID_2049_PDPLL_STA_NORMAL_VALUE	\
	(AW_PID_2049_PDPLL_STA_NORMAL << AW_PID_2049_PDPLL_STA_START_BIT)

#define AW_PID_2049_PDPLL_STA_POWERDOWN	(1)
#define AW_PID_2049_PDPLL_STA_POWERDOWN_VALUE	\
	(AW_PID_2049_PDPLL_STA_POWERDOWN << AW_PID_2049_PDPLL_STA_START_BIT)

#define AW_PID_2049_PDPLL_STA_DEFAULT_VALUE	(0)
#define AW_PID_2049_PDPLL_STA_DEFAULT	\
	(AW_PID_2049_PDPLL_STA_DEFAULT_VALUE << AW_PID_2049_PDPLL_STA_START_BIT)

/* PLL_CP2_SEL_STA bit 11:8 (ANASTA1 0x28) */
#define AW_PID_2049_PLL_CP2_SEL_STA_START_BIT	(8)
#define AW_PID_2049_PLL_CP2_SEL_STA_BITS_LEN	(4)
#define AW_PID_2049_PLL_CP2_SEL_STA_MASK	\
	(~(((1<<AW_PID_2049_PLL_CP2_SEL_STA_BITS_LEN)-1) << AW_PID_2049_PLL_CP2_SEL_STA_START_BIT))

#define AW_PID_2049_PLL_CP2_SEL_STA_DEFAULT_VALUE	(0xF)
#define AW_PID_2049_PLL_CP2_SEL_STA_DEFAULT	\
	(AW_PID_2049_PLL_CP2_SEL_STA_DEFAULT_VALUE << AW_PID_2049_PLL_CP2_SEL_STA_START_BIT)

/* PLL_DIV_FB_STA bit 7:5 (ANASTA1 0x28) */
#define AW_PID_2049_PLL_DIV_FB_STA_START_BIT	(5)
#define AW_PID_2049_PLL_DIV_FB_STA_BITS_LEN	(3)
#define AW_PID_2049_PLL_DIV_FB_STA_MASK	\
	(~(((1<<AW_PID_2049_PLL_DIV_FB_STA_BITS_LEN)-1) << AW_PID_2049_PLL_DIV_FB_STA_START_BIT))

#define AW_PID_2049_PLL_DIV_FB_STA_64	(0)
#define AW_PID_2049_PLL_DIV_FB_STA_64_VALUE	\
	(AW_PID_2049_PLL_DIV_FB_STA_64 << AW_PID_2049_PLL_DIV_FB_STA_START_BIT)

#define AW_PID_2049_PLL_DIV_FB_STA_128	(1)
#define AW_PID_2049_PLL_DIV_FB_STA_128_VALUE	\
	(AW_PID_2049_PLL_DIV_FB_STA_128 << AW_PID_2049_PLL_DIV_FB_STA_START_BIT)

#define AW_PID_2049_PLL_DIV_FB_STA_256	(2)
#define AW_PID_2049_PLL_DIV_FB_STA_256_VALUE	\
	(AW_PID_2049_PLL_DIV_FB_STA_256 << AW_PID_2049_PLL_DIV_FB_STA_START_BIT)

#define AW_PID_2049_PLL_DIV_FB_STA_512	(3)
#define AW_PID_2049_PLL_DIV_FB_STA_512_VALUE	\
	(AW_PID_2049_PLL_DIV_FB_STA_512 << AW_PID_2049_PLL_DIV_FB_STA_START_BIT)

#define AW_PID_2049_PLL_DIV_FB_STA_1024	(4)
#define AW_PID_2049_PLL_DIV_FB_STA_1024_VALUE	\
	(AW_PID_2049_PLL_DIV_FB_STA_1024 << AW_PID_2049_PLL_DIV_FB_STA_START_BIT)

#define AW_PID_2049_PLL_DIV_FB_STA_2048	(5)
#define AW_PID_2049_PLL_DIV_FB_STA_2048_VALUE	\
	(AW_PID_2049_PLL_DIV_FB_STA_2048 << AW_PID_2049_PLL_DIV_FB_STA_START_BIT)

#define AW_PID_2049_PLL_DIV_FB_STA_4096	(6)
#define AW_PID_2049_PLL_DIV_FB_STA_4096_VALUE	\
	(AW_PID_2049_PLL_DIV_FB_STA_4096 << AW_PID_2049_PLL_DIV_FB_STA_START_BIT)

#define AW_PID_2049_PLL_DIV_FB_STA_8192	(7)
#define AW_PID_2049_PLL_DIV_FB_STA_8192_VALUE	\
	(AW_PID_2049_PLL_DIV_FB_STA_8192 << AW_PID_2049_PLL_DIV_FB_STA_START_BIT)

#define AW_PID_2049_PLL_DIV_FB_STA_DEFAULT_VALUE	(0)
#define AW_PID_2049_PLL_DIV_FB_STA_DEFAULT	\
	(AW_PID_2049_PLL_DIV_FB_STA_DEFAULT_VALUE << AW_PID_2049_PLL_DIV_FB_STA_START_BIT)

/* PLL_CP1_SEL_STA bit 4:0 (ANASTA1 0x28) */
#define AW_PID_2049_PLL_CP1_SEL_STA_START_BIT	(0)
#define AW_PID_2049_PLL_CP1_SEL_STA_BITS_LEN	(5)
#define AW_PID_2049_PLL_CP1_SEL_STA_MASK	\
	(~(((1<<AW_PID_2049_PLL_CP1_SEL_STA_BITS_LEN)-1) << AW_PID_2049_PLL_CP1_SEL_STA_START_BIT))

#define AW_PID_2049_PLL_CP1_SEL_STA_DEFAULT_VALUE	(8)
#define AW_PID_2049_PLL_CP1_SEL_STA_DEFAULT	\
	(AW_PID_2049_PLL_CP1_SEL_STA_DEFAULT_VALUE << AW_PID_2049_PLL_CP1_SEL_STA_START_BIT)

/* default value of ANASTA1 (0x28) */
/* #define AW_PID_2049_ANASTA1_DEFAULT		(0x0F08) */

/* ANASTA2 (0x29) detail */
/* PLL_IDFT_STA bit 13:8 (ANASTA2 0x29) */
#define AW_PID_2049_PLL_IDFT_STA_START_BIT	(8)
#define AW_PID_2049_PLL_IDFT_STA_BITS_LEN	(6)
#define AW_PID_2049_PLL_IDFT_STA_MASK	\
	(~(((1<<AW_PID_2049_PLL_IDFT_STA_BITS_LEN)-1) << AW_PID_2049_PLL_IDFT_STA_START_BIT))

#define AW_PID_2049_PLL_IDFT_STA_0UA	(63)
#define AW_PID_2049_PLL_IDFT_STA_0UA_VALUE	\
	(AW_PID_2049_PLL_IDFT_STA_0UA << AW_PID_2049_PLL_IDFT_STA_START_BIT)

#define AW_PID_2049_PLL_IDFT_STA_20UA	(62)
#define AW_PID_2049_PLL_IDFT_STA_20UA_VALUE	\
	(AW_PID_2049_PLL_IDFT_STA_20UA << AW_PID_2049_PLL_IDFT_STA_START_BIT)

#define AW_PID_2049_PLL_IDFT_STA_40UA	(61)
#define AW_PID_2049_PLL_IDFT_STA_40UA_VALUE	\
	(AW_PID_2049_PLL_IDFT_STA_40UA << AW_PID_2049_PLL_IDFT_STA_START_BIT)

#define AW_PID_2049_PLL_IDFT_STA_60UA	(60)
#define AW_PID_2049_PLL_IDFT_STA_60UA_VALUE	\
	(AW_PID_2049_PLL_IDFT_STA_60UA << AW_PID_2049_PLL_IDFT_STA_START_BIT)

#define AW_PID_2049_PLL_IDFT_STA_80UA	(59)
#define AW_PID_2049_PLL_IDFT_STA_80UA_VALUE	\
	(AW_PID_2049_PLL_IDFT_STA_80UA << AW_PID_2049_PLL_IDFT_STA_START_BIT)

#define AW_PID_2049_PLL_IDFT_STA_100UA	(58)
#define AW_PID_2049_PLL_IDFT_STA_100UA_VALUE	\
	(AW_PID_2049_PLL_IDFT_STA_100UA << AW_PID_2049_PLL_IDFT_STA_START_BIT)

#define AW_PID_2049_PLL_IDFT_STA_120UA	(57)
#define AW_PID_2049_PLL_IDFT_STA_120UA_VALUE	\
	(AW_PID_2049_PLL_IDFT_STA_120UA << AW_PID_2049_PLL_IDFT_STA_START_BIT)

#define AW_PID_2049_PLL_IDFT_STA_140UA	(56)
#define AW_PID_2049_PLL_IDFT_STA_140UA_VALUE	\
	(AW_PID_2049_PLL_IDFT_STA_140UA << AW_PID_2049_PLL_IDFT_STA_START_BIT)

#define AW_PID_2049_PLL_IDFT_STA_DEFAULT_VALUE	(0)
#define AW_PID_2049_PLL_IDFT_STA_DEFAULT	\
	(AW_PID_2049_PLL_IDFT_STA_DEFAULT_VALUE << AW_PID_2049_PLL_IDFT_STA_START_BIT)

/* PLL_RSEL_STA bit 7:0 (ANASTA2 0x29) */
#define AW_PID_2049_PLL_RSEL_STA_START_BIT	(0)
#define AW_PID_2049_PLL_RSEL_STA_BITS_LEN	(8)
#define AW_PID_2049_PLL_RSEL_STA_MASK	\
	(~(((1<<AW_PID_2049_PLL_RSEL_STA_BITS_LEN)-1) << AW_PID_2049_PLL_RSEL_STA_START_BIT))

#define AW_PID_2049_PLL_RSEL_STA_DEFAULT_VALUE	(2)
#define AW_PID_2049_PLL_RSEL_STA_DEFAULT	\
	(AW_PID_2049_PLL_RSEL_STA_DEFAULT_VALUE << AW_PID_2049_PLL_RSEL_STA_START_BIT)

/* default value of ANASTA2 (0x29) */
/* #define AW_PID_2049_ANASTA2_DEFAULT		(0x0002) */

/* ANASTA3 (0x2A) detail */
/* PLL_DIV_IN_STA bit 6:0 (ANASTA3 0x2A) */
#define AW_PID_2049_PLL_DIV_IN_STA_START_BIT	(0)
#define AW_PID_2049_PLL_DIV_IN_STA_BITS_LEN	(7)
#define AW_PID_2049_PLL_DIV_IN_STA_MASK	\
	(~(((1<<AW_PID_2049_PLL_DIV_IN_STA_BITS_LEN)-1) << AW_PID_2049_PLL_DIV_IN_STA_START_BIT))

#define AW_PID_2049_PLL_DIV_IN_STA_0	(0)
#define AW_PID_2049_PLL_DIV_IN_STA_0_VALUE	\
	(AW_PID_2049_PLL_DIV_IN_STA_0 << AW_PID_2049_PLL_DIV_IN_STA_START_BIT)

#define AW_PID_2049_PLL_DIV_IN_STA_1	(1)
#define AW_PID_2049_PLL_DIV_IN_STA_1_VALUE	\
	(AW_PID_2049_PLL_DIV_IN_STA_1 << AW_PID_2049_PLL_DIV_IN_STA_START_BIT)

#define AW_PID_2049_PLL_DIV_IN_STA_2	(2)
#define AW_PID_2049_PLL_DIV_IN_STA_2_VALUE	\
	(AW_PID_2049_PLL_DIV_IN_STA_2 << AW_PID_2049_PLL_DIV_IN_STA_START_BIT)

#define AW_PID_2049_PLL_DIV_IN_STA_127	(127)
#define AW_PID_2049_PLL_DIV_IN_STA_127_VALUE	\
	(AW_PID_2049_PLL_DIV_IN_STA_127 << AW_PID_2049_PLL_DIV_IN_STA_START_BIT)

#define AW_PID_2049_PLL_DIV_IN_STA_DEFAULT_VALUE	(2)
#define AW_PID_2049_PLL_DIV_IN_STA_DEFAULT	\
	(AW_PID_2049_PLL_DIV_IN_STA_DEFAULT_VALUE << AW_PID_2049_PLL_DIV_IN_STA_START_BIT)

/* default value of ANASTA3 (0x2A) */
/* #define AW_PID_2049_ANASTA3_DEFAULT		(0x0002) */

/* ANASTA4 (0x2B) detail */
/* BST_OVPVTH_STA bit 13 (ANASTA4 0x2B) */
#define AW_PID_2049_BST_OVPVTH_STA_START_BIT	(13)
#define AW_PID_2049_BST_OVPVTH_STA_BITS_LEN	(1)
#define AW_PID_2049_BST_OVPVTH_STA_MASK	\
	(~(((1<<AW_PID_2049_BST_OVPVTH_STA_BITS_LEN)-1) << AW_PID_2049_BST_OVPVTH_STA_START_BIT))

#define AW_PID_2049_BST_OVPVTH_STA_3MINUS_6P875V	(0)
#define AW_PID_2049_BST_OVPVTH_STA_3MINUS_6P875V_VALUE	\
	(AW_PID_2049_BST_OVPVTH_STA_3MINUS_6P875V << AW_PID_2049_BST_OVPVTH_STA_START_BIT)

#define AW_PID_2049_BST_OVPVTH_STA_7MINUS_11V	(1)
#define AW_PID_2049_BST_OVPVTH_STA_7MINUS_11V_VALUE	\
	(AW_PID_2049_BST_OVPVTH_STA_7MINUS_11V << AW_PID_2049_BST_OVPVTH_STA_START_BIT)

#define AW_PID_2049_BST_OVPVTH_STA_DEFAULT_VALUE	(0)
#define AW_PID_2049_BST_OVPVTH_STA_DEFAULT	\
	(AW_PID_2049_BST_OVPVTH_STA_DEFAULT_VALUE << AW_PID_2049_BST_OVPVTH_STA_START_BIT)

/* BURST_SS_IPEAK_STA bit 12:10 (ANASTA4 0x2B) */
#define AW_PID_2049_BURST_SS_IPEAK_STA_START_BIT	(10)
#define AW_PID_2049_BURST_SS_IPEAK_STA_BITS_LEN	(3)
#define AW_PID_2049_BURST_SS_IPEAK_STA_MASK	\
	(~(((1<<AW_PID_2049_BURST_SS_IPEAK_STA_BITS_LEN)-1) << AW_PID_2049_BURST_SS_IPEAK_STA_START_BIT))

#define AW_PID_2049_BURST_SS_IPEAK_STA_10MA	(0)
#define AW_PID_2049_BURST_SS_IPEAK_STA_10MA_VALUE	\
	(AW_PID_2049_BURST_SS_IPEAK_STA_10MA << AW_PID_2049_BURST_SS_IPEAK_STA_START_BIT)

#define AW_PID_2049_BURST_SS_IPEAK_STA_20MA	(1)
#define AW_PID_2049_BURST_SS_IPEAK_STA_20MA_VALUE	\
	(AW_PID_2049_BURST_SS_IPEAK_STA_20MA << AW_PID_2049_BURST_SS_IPEAK_STA_START_BIT)

#define AW_PID_2049_BURST_SS_IPEAK_STA_30MA	(2)
#define AW_PID_2049_BURST_SS_IPEAK_STA_30MA_VALUE	\
	(AW_PID_2049_BURST_SS_IPEAK_STA_30MA << AW_PID_2049_BURST_SS_IPEAK_STA_START_BIT)

#define AW_PID_2049_BURST_SS_IPEAK_STA_50MA	(3)
#define AW_PID_2049_BURST_SS_IPEAK_STA_50MA_VALUE	\
	(AW_PID_2049_BURST_SS_IPEAK_STA_50MA << AW_PID_2049_BURST_SS_IPEAK_STA_START_BIT)

#define AW_PID_2049_BURST_SS_IPEAK_STA_70MA	(4)
#define AW_PID_2049_BURST_SS_IPEAK_STA_70MA_VALUE	\
	(AW_PID_2049_BURST_SS_IPEAK_STA_70MA << AW_PID_2049_BURST_SS_IPEAK_STA_START_BIT)

#define AW_PID_2049_BURST_SS_IPEAK_STA_100MA	(5)
#define AW_PID_2049_BURST_SS_IPEAK_STA_100MA_VALUE	\
	(AW_PID_2049_BURST_SS_IPEAK_STA_100MA << AW_PID_2049_BURST_SS_IPEAK_STA_START_BIT)

#define AW_PID_2049_BURST_SS_IPEAK_STA_130MA	(6)
#define AW_PID_2049_BURST_SS_IPEAK_STA_130MA_VALUE	\
	(AW_PID_2049_BURST_SS_IPEAK_STA_130MA << AW_PID_2049_BURST_SS_IPEAK_STA_START_BIT)

#define AW_PID_2049_BURST_SS_IPEAK_STA_160MA	(7)
#define AW_PID_2049_BURST_SS_IPEAK_STA_160MA_VALUE	\
	(AW_PID_2049_BURST_SS_IPEAK_STA_160MA << AW_PID_2049_BURST_SS_IPEAK_STA_START_BIT)

#define AW_PID_2049_BURST_SS_IPEAK_STA_DEFAULT_VALUE	(0)
#define AW_PID_2049_BURST_SS_IPEAK_STA_DEFAULT	\
	(AW_PID_2049_BURST_SS_IPEAK_STA_DEFAULT_VALUE << AW_PID_2049_BURST_SS_IPEAK_STA_START_BIT)

/* BST_IPEAK_STA bit 9:6 (ANASTA4 0x2B) */
#define AW_PID_2049_BST_IPEAK_STA_START_BIT	(6)
#define AW_PID_2049_BST_IPEAK_STA_BITS_LEN	(4)
#define AW_PID_2049_BST_IPEAK_STA_MASK	\
	(~(((1<<AW_PID_2049_BST_IPEAK_STA_BITS_LEN)-1) << AW_PID_2049_BST_IPEAK_STA_START_BIT))

#define AW_PID_2049_BST_IPEAK_STA_1P50A	(0)
#define AW_PID_2049_BST_IPEAK_STA_1P50A_VALUE	\
	(AW_PID_2049_BST_IPEAK_STA_1P50A << AW_PID_2049_BST_IPEAK_STA_START_BIT)

#define AW_PID_2049_BST_IPEAK_STA_1P75A	(1)
#define AW_PID_2049_BST_IPEAK_STA_1P75A_VALUE	\
	(AW_PID_2049_BST_IPEAK_STA_1P75A << AW_PID_2049_BST_IPEAK_STA_START_BIT)

#define AW_PID_2049_BST_IPEAK_STA_2P00A	(2)
#define AW_PID_2049_BST_IPEAK_STA_2P00A_VALUE	\
	(AW_PID_2049_BST_IPEAK_STA_2P00A << AW_PID_2049_BST_IPEAK_STA_START_BIT)

#define AW_PID_2049_BST_IPEAK_STA_2P25A	(3)
#define AW_PID_2049_BST_IPEAK_STA_2P25A_VALUE	\
	(AW_PID_2049_BST_IPEAK_STA_2P25A << AW_PID_2049_BST_IPEAK_STA_START_BIT)

#define AW_PID_2049_BST_IPEAK_STA_2P50A	(4)
#define AW_PID_2049_BST_IPEAK_STA_2P50A_VALUE	\
	(AW_PID_2049_BST_IPEAK_STA_2P50A << AW_PID_2049_BST_IPEAK_STA_START_BIT)

#define AW_PID_2049_BST_IPEAK_STA_2P75A	(5)
#define AW_PID_2049_BST_IPEAK_STA_2P75A_VALUE	\
	(AW_PID_2049_BST_IPEAK_STA_2P75A << AW_PID_2049_BST_IPEAK_STA_START_BIT)

#define AW_PID_2049_BST_IPEAK_STA_3P00A	(6)
#define AW_PID_2049_BST_IPEAK_STA_3P00A_VALUE	\
	(AW_PID_2049_BST_IPEAK_STA_3P00A << AW_PID_2049_BST_IPEAK_STA_START_BIT)

#define AW_PID_2049_BST_IPEAK_STA_3P25A	(7)
#define AW_PID_2049_BST_IPEAK_STA_3P25A_VALUE	\
	(AW_PID_2049_BST_IPEAK_STA_3P25A << AW_PID_2049_BST_IPEAK_STA_START_BIT)

#define AW_PID_2049_BST_IPEAK_STA_3P50A	(8)
#define AW_PID_2049_BST_IPEAK_STA_3P50A_VALUE	\
	(AW_PID_2049_BST_IPEAK_STA_3P50A << AW_PID_2049_BST_IPEAK_STA_START_BIT)

#define AW_PID_2049_BST_IPEAK_STA_3P75A	(9)
#define AW_PID_2049_BST_IPEAK_STA_3P75A_VALUE	\
	(AW_PID_2049_BST_IPEAK_STA_3P75A << AW_PID_2049_BST_IPEAK_STA_START_BIT)

#define AW_PID_2049_BST_IPEAK_STA_4P00A	(10)
#define AW_PID_2049_BST_IPEAK_STA_4P00A_VALUE	\
	(AW_PID_2049_BST_IPEAK_STA_4P00A << AW_PID_2049_BST_IPEAK_STA_START_BIT)

#define AW_PID_2049_BST_IPEAK_STA_4P25A	(11)
#define AW_PID_2049_BST_IPEAK_STA_4P25A_VALUE	\
	(AW_PID_2049_BST_IPEAK_STA_4P25A << AW_PID_2049_BST_IPEAK_STA_START_BIT)

#define AW_PID_2049_BST_IPEAK_STA_4P50A	(12)
#define AW_PID_2049_BST_IPEAK_STA_4P50A_VALUE	\
	(AW_PID_2049_BST_IPEAK_STA_4P50A << AW_PID_2049_BST_IPEAK_STA_START_BIT)

#define AW_PID_2049_BST_IPEAK_STA_DEFAULT_VALUE	(8)
#define AW_PID_2049_BST_IPEAK_STA_DEFAULT	\
	(AW_PID_2049_BST_IPEAK_STA_DEFAULT_VALUE << AW_PID_2049_BST_IPEAK_STA_START_BIT)

/* BST_SLOPE_LIMIT_STA bit 5:3 (ANASTA4 0x2B) */
#define AW_PID_2049_BST_SLOPE_LIMIT_STA_START_BIT	(3)
#define AW_PID_2049_BST_SLOPE_LIMIT_STA_BITS_LEN	(3)
#define AW_PID_2049_BST_SLOPE_LIMIT_STA_MASK	\
	(~(((1<<AW_PID_2049_BST_SLOPE_LIMIT_STA_BITS_LEN)-1) << AW_PID_2049_BST_SLOPE_LIMIT_STA_START_BIT))

#define AW_PID_2049_BST_SLOPE_LIMIT_STA_0ISLOPE	(0)
#define AW_PID_2049_BST_SLOPE_LIMIT_STA_0ISLOPE_VALUE	\
	(AW_PID_2049_BST_SLOPE_LIMIT_STA_0ISLOPE << AW_PID_2049_BST_SLOPE_LIMIT_STA_START_BIT)

#define AW_PID_2049_BST_SLOPE_LIMIT_STA_0P25ISLOPE	(1)
#define AW_PID_2049_BST_SLOPE_LIMIT_STA_0P25ISLOPE_VALUE	\
	(AW_PID_2049_BST_SLOPE_LIMIT_STA_0P25ISLOPE << AW_PID_2049_BST_SLOPE_LIMIT_STA_START_BIT)

#define AW_PID_2049_BST_SLOPE_LIMIT_STA_0P50ISLOPE	(2)
#define AW_PID_2049_BST_SLOPE_LIMIT_STA_0P50ISLOPE_VALUE	\
	(AW_PID_2049_BST_SLOPE_LIMIT_STA_0P50ISLOPE << AW_PID_2049_BST_SLOPE_LIMIT_STA_START_BIT)

#define AW_PID_2049_BST_SLOPE_LIMIT_STA_0P75ISLOPE	(3)
#define AW_PID_2049_BST_SLOPE_LIMIT_STA_0P75ISLOPE_VALUE	\
	(AW_PID_2049_BST_SLOPE_LIMIT_STA_0P75ISLOPE << AW_PID_2049_BST_SLOPE_LIMIT_STA_START_BIT)

#define AW_PID_2049_BST_SLOPE_LIMIT_STA_1P00ISLOPE	(4)
#define AW_PID_2049_BST_SLOPE_LIMIT_STA_1P00ISLOPE_VALUE	\
	(AW_PID_2049_BST_SLOPE_LIMIT_STA_1P00ISLOPE << AW_PID_2049_BST_SLOPE_LIMIT_STA_START_BIT)

#define AW_PID_2049_BST_SLOPE_LIMIT_STA_1P25ISLOPE	(5)
#define AW_PID_2049_BST_SLOPE_LIMIT_STA_1P25ISLOPE_VALUE	\
	(AW_PID_2049_BST_SLOPE_LIMIT_STA_1P25ISLOPE << AW_PID_2049_BST_SLOPE_LIMIT_STA_START_BIT)

#define AW_PID_2049_BST_SLOPE_LIMIT_STA_1P50ISLOPE	(6)
#define AW_PID_2049_BST_SLOPE_LIMIT_STA_1P50ISLOPE_VALUE	\
	(AW_PID_2049_BST_SLOPE_LIMIT_STA_1P50ISLOPE << AW_PID_2049_BST_SLOPE_LIMIT_STA_START_BIT)

#define AW_PID_2049_BST_SLOPE_LIMIT_STA_1P75ISLOPE	(7)
#define AW_PID_2049_BST_SLOPE_LIMIT_STA_1P75ISLOPE_VALUE	\
	(AW_PID_2049_BST_SLOPE_LIMIT_STA_1P75ISLOPE << AW_PID_2049_BST_SLOPE_LIMIT_STA_START_BIT)

#define AW_PID_2049_BST_SLOPE_LIMIT_STA_DEFAULT_VALUE	(0)
#define AW_PID_2049_BST_SLOPE_LIMIT_STA_DEFAULT	\
	(AW_PID_2049_BST_SLOPE_LIMIT_STA_DEFAULT_VALUE << AW_PID_2049_BST_SLOPE_LIMIT_STA_START_BIT)

/* BURST_PEAK_STA bit 2:0 (ANASTA4 0x2B) */
#define AW_PID_2049_BURST_PEAK_STA_START_BIT	(0)
#define AW_PID_2049_BURST_PEAK_STA_BITS_LEN	(3)
#define AW_PID_2049_BURST_PEAK_STA_MASK	\
	(~(((1<<AW_PID_2049_BURST_PEAK_STA_BITS_LEN)-1) << AW_PID_2049_BURST_PEAK_STA_START_BIT))

#define AW_PID_2049_BURST_PEAK_STA_10MA	(0)
#define AW_PID_2049_BURST_PEAK_STA_10MA_VALUE	\
	(AW_PID_2049_BURST_PEAK_STA_10MA << AW_PID_2049_BURST_PEAK_STA_START_BIT)

#define AW_PID_2049_BURST_PEAK_STA_20MA	(1)
#define AW_PID_2049_BURST_PEAK_STA_20MA_VALUE	\
	(AW_PID_2049_BURST_PEAK_STA_20MA << AW_PID_2049_BURST_PEAK_STA_START_BIT)

#define AW_PID_2049_BURST_PEAK_STA_30MA	(2)
#define AW_PID_2049_BURST_PEAK_STA_30MA_VALUE	\
	(AW_PID_2049_BURST_PEAK_STA_30MA << AW_PID_2049_BURST_PEAK_STA_START_BIT)

#define AW_PID_2049_BURST_PEAK_STA_50MA	(3)
#define AW_PID_2049_BURST_PEAK_STA_50MA_VALUE	\
	(AW_PID_2049_BURST_PEAK_STA_50MA << AW_PID_2049_BURST_PEAK_STA_START_BIT)

#define AW_PID_2049_BURST_PEAK_STA_70MA	(4)
#define AW_PID_2049_BURST_PEAK_STA_70MA_VALUE	\
	(AW_PID_2049_BURST_PEAK_STA_70MA << AW_PID_2049_BURST_PEAK_STA_START_BIT)

#define AW_PID_2049_BURST_PEAK_STA_100MA	(5)
#define AW_PID_2049_BURST_PEAK_STA_100MA_VALUE	\
	(AW_PID_2049_BURST_PEAK_STA_100MA << AW_PID_2049_BURST_PEAK_STA_START_BIT)

#define AW_PID_2049_BURST_PEAK_STA_130MA	(6)
#define AW_PID_2049_BURST_PEAK_STA_130MA_VALUE	\
	(AW_PID_2049_BURST_PEAK_STA_130MA << AW_PID_2049_BURST_PEAK_STA_START_BIT)

#define AW_PID_2049_BURST_PEAK_STA_160MA	(7)
#define AW_PID_2049_BURST_PEAK_STA_160MA_VALUE	\
	(AW_PID_2049_BURST_PEAK_STA_160MA << AW_PID_2049_BURST_PEAK_STA_START_BIT)

#define AW_PID_2049_BURST_PEAK_STA_DEFAULT_VALUE	(0)
#define AW_PID_2049_BURST_PEAK_STA_DEFAULT	\
	(AW_PID_2049_BURST_PEAK_STA_DEFAULT_VALUE << AW_PID_2049_BURST_PEAK_STA_START_BIT)

/* default value of ANASTA4 (0x2B) */
/* #define AW_PID_2049_ANASTA4_DEFAULT		(0x0200) */

/* TESTDET (0x2C) detail */
/* TEST_DET bit 9:0 (TESTDET 0x2C) */
#define AW_PID_2049_TEST_DET_START_BIT	(0)
#define AW_PID_2049_TEST_DET_BITS_LEN	(10)
#define AW_PID_2049_TEST_DET_MASK		\
	(~(((1<<AW_PID_2049_TEST_DET_BITS_LEN)-1) << AW_PID_2049_TEST_DET_START_BIT))

#define AW_PID_2049_TEST_DET_DEFAULT_VALUE	(0)
#define AW_PID_2049_TEST_DET_DEFAULT	\
	(AW_PID_2049_TEST_DET_DEFAULT_VALUE << AW_PID_2049_TEST_DET_START_BIT)

/* default value of TESTDET (0x2C) */
/* #define AW_PID_2049_TESTDET_DEFAULT		(0x0000) */

/* TESTIN (0x38) detail */
/* TEST_IN bit 15:0 (TESTIN 0x38) */
#define AW_PID_2049_TEST_IN_START_BIT	(0)
#define AW_PID_2049_TEST_IN_BITS_LEN	(16)
#define AW_PID_2049_TEST_IN_MASK		\
	(~(((1<<AW_PID_2049_TEST_IN_BITS_LEN)-1) << AW_PID_2049_TEST_IN_START_BIT))

#define AW_PID_2049_TEST_IN_DEFAULT_VALUE	(0)
#define AW_PID_2049_TEST_IN_DEFAULT		\
	(AW_PID_2049_TEST_IN_DEFAULT_VALUE << AW_PID_2049_TEST_IN_START_BIT)

/* default value of TESTIN (0x38) */
/* #define AW_PID_2049_TESTIN_DEFAULT		(0x0000) */

/* TESTOUT (0x39) detail */
/* TEST_OUT bit 15:0 (TESTOUT 0x39) */
#define AW_PID_2049_TEST_OUT_START_BIT	(0)
#define AW_PID_2049_TEST_OUT_BITS_LEN	(16)
#define AW_PID_2049_TEST_OUT_MASK		\
	(~(((1<<AW_PID_2049_TEST_OUT_BITS_LEN)-1) << AW_PID_2049_TEST_OUT_START_BIT))

#define AW_PID_2049_TEST_OUT_DEFAULT_VALUE	(0x8005)
#define AW_PID_2049_TEST_OUT_DEFAULT	\
	(AW_PID_2049_TEST_OUT_DEFAULT_VALUE << AW_PID_2049_TEST_OUT_START_BIT)

/* default value of TESTOUT (0x39) */
/* #define AW_PID_2049_TESTOUT_DEFAULT		(0x8005) */

/* DSPMADD (0x40) detail */
/* MEM_ADDR bit 15:0 (DSPMADD 0x40) */
#define AW_PID_2049_MEM_ADDR_START_BIT	(0)
#define AW_PID_2049_MEM_ADDR_BITS_LEN	(16)
#define AW_PID_2049_MEM_ADDR_MASK		\
	(~(((1<<AW_PID_2049_MEM_ADDR_BITS_LEN)-1) << AW_PID_2049_MEM_ADDR_START_BIT))

#define AW_PID_2049_MEM_ADDR_DEFAULT_VALUE	(0)
#define AW_PID_2049_MEM_ADDR_DEFAULT	\
	(AW_PID_2049_MEM_ADDR_DEFAULT_VALUE << AW_PID_2049_MEM_ADDR_START_BIT)

/* default value of DSPMADD (0x40) */
/* #define AW_PID_2049_DSPMADD_DEFAULT		(0x0000) */

/* DSPMDAT (0x41) detail */
/* MEM_DATA bit 15:0 (DSPMDAT 0x41) */
#define AW_PID_2049_MEM_DATA_START_BIT	(0)
#define AW_PID_2049_MEM_DATA_BITS_LEN	(16)
#define AW_PID_2049_MEM_DATA_MASK		\
	(~(((1<<AW_PID_2049_MEM_DATA_BITS_LEN)-1) << AW_PID_2049_MEM_DATA_START_BIT))

#define AW_PID_2049_MEM_DATA_DEFAULT_VALUE	(0)
#define AW_PID_2049_MEM_DATA_DEFAULT	\
	(AW_PID_2049_MEM_DATA_DEFAULT_VALUE << AW_PID_2049_MEM_DATA_START_BIT)

/* default value of DSPMDAT (0x41) */
/* #define AW_PID_2049_DSPMDAT_DEFAULT		(0x0000) */

/* WDT (0x42) detail */
/* PRO_INTR_CNT bit 15:10 (WDT 0x42) */
#define AW_PID_2049_PRO_INTR_CNT_START_BIT	(10)
#define AW_PID_2049_PRO_INTR_CNT_BITS_LEN	(6)
#define AW_PID_2049_PRO_INTR_CNT_MASK	\
	(~(((1<<AW_PID_2049_PRO_INTR_CNT_BITS_LEN)-1) << AW_PID_2049_PRO_INTR_CNT_START_BIT))

#define AW_PID_2049_PRO_INTR_CNT_DEFAULT_VALUE	(0)
#define AW_PID_2049_PRO_INTR_CNT_DEFAULT	\
	(AW_PID_2049_PRO_INTR_CNT_DEFAULT_VALUE << AW_PID_2049_PRO_INTR_CNT_START_BIT)

/* STA_ZERO bit 9 (WDT 0x42) */
#define AW_PID_2049_STA_ZERO_START_BIT	(9)
#define AW_PID_2049_STA_ZERO_BITS_LEN	(1)
#define AW_PID_2049_STA_ZERO_MASK		\
	(~(((1<<AW_PID_2049_STA_ZERO_BITS_LEN)-1) << AW_PID_2049_STA_ZERO_START_BIT))

#define AW_PID_2049_STA_ZERO_NORMAL		(0)
#define AW_PID_2049_STA_ZERO_NORMAL_VALUE	\
	(AW_PID_2049_STA_ZERO_NORMAL << AW_PID_2049_STA_ZERO_START_BIT)

#define AW_PID_2049_STA_ZERO_ALLMINUS_ZERO	(1)
#define AW_PID_2049_STA_ZERO_ALLMINUS_ZERO_VALUE	\
	(AW_PID_2049_STA_ZERO_ALLMINUS_ZERO << AW_PID_2049_STA_ZERO_START_BIT)

#define AW_PID_2049_STA_ZERO_DEFAULT_VALUE	(0)
#define AW_PID_2049_STA_ZERO_DEFAULT	\
	(AW_PID_2049_STA_ZERO_DEFAULT_VALUE << AW_PID_2049_STA_ZERO_START_BIT)

/* DATA_ZERO bit 8 (WDT 0x42) */
#define AW_PID_2049_DATA_ZERO_START_BIT	(8)
#define AW_PID_2049_DATA_ZERO_BITS_LEN	(1)
#define AW_PID_2049_DATA_ZERO_MASK		\
	(~(((1<<AW_PID_2049_DATA_ZERO_BITS_LEN)-1) << AW_PID_2049_DATA_ZERO_START_BIT))

#define AW_PID_2049_DATA_ZERO_NORMAL	(0)
#define AW_PID_2049_DATA_ZERO_NORMAL_VALUE	\
	(AW_PID_2049_DATA_ZERO_NORMAL << AW_PID_2049_DATA_ZERO_START_BIT)

#define AW_PID_2049_DATA_ZERO_ALLMINUS_ZERO	(1)
#define AW_PID_2049_DATA_ZERO_ALLMINUS_ZERO_VALUE	\
	(AW_PID_2049_DATA_ZERO_ALLMINUS_ZERO << AW_PID_2049_DATA_ZERO_START_BIT)

#define AW_PID_2049_DATA_ZERO_DEFAULT_VALUE	(0)
#define AW_PID_2049_DATA_ZERO_DEFAULT	\
	(AW_PID_2049_DATA_ZERO_DEFAULT_VALUE << AW_PID_2049_DATA_ZERO_START_BIT)

/* WDT_CNT bit 7:0 (WDT 0x42) */
#define AW_PID_2049_WDT_CNT_START_BIT	(0)
#define AW_PID_2049_WDT_CNT_BITS_LEN	(8)
#define AW_PID_2049_WDT_CNT_MASK		\
	(~(((1<<AW_PID_2049_WDT_CNT_BITS_LEN)-1) << AW_PID_2049_WDT_CNT_START_BIT))

#define AW_PID_2049_WDT_CNT_DEFAULT_VALUE	(0)
#define AW_PID_2049_WDT_CNT_DEFAULT		\
	(AW_PID_2049_WDT_CNT_DEFAULT_VALUE << AW_PID_2049_WDT_CNT_START_BIT)

/* default value of WDT (0x42) */
/* #define AW_PID_2049_WDT_DEFAULT		(0x0000) */

/* ACR1 (0x43) detail */
/* DSP_CTRL_L bit 15:0 (ACR1 0x43) */
#define AW_PID_2049_DSP_CTRL_L_START_BIT	(0)
#define AW_PID_2049_DSP_CTRL_L_BITS_LEN	(16)
#define AW_PID_2049_DSP_CTRL_L_MASK		\
	(~(((1<<AW_PID_2049_DSP_CTRL_L_BITS_LEN)-1) << AW_PID_2049_DSP_CTRL_L_START_BIT))

#define AW_PID_2049_DSP_CTRL_L_DEFAULT_VALUE	(0)
#define AW_PID_2049_DSP_CTRL_L_DEFAULT	\
	(AW_PID_2049_DSP_CTRL_L_DEFAULT_VALUE << AW_PID_2049_DSP_CTRL_L_START_BIT)

/* default value of ACR1 (0x43) */
/* #define AW_PID_2049_ACR1_DEFAULT		(0x0000) */

/* ACR2 (0x44) detail */
/* DSP_CTRL_H bit 15:0 (ACR2 0x44) */
#define AW_PID_2049_DSP_CTRL_H_START_BIT	(0)
#define AW_PID_2049_DSP_CTRL_H_BITS_LEN	(16)
#define AW_PID_2049_DSP_CTRL_H_MASK		\
	(~(((1<<AW_PID_2049_DSP_CTRL_H_BITS_LEN)-1) << AW_PID_2049_DSP_CTRL_H_START_BIT))

#define AW_PID_2049_DSP_CTRL_H_DEFAULT_VALUE	(0)
#define AW_PID_2049_DSP_CTRL_H_DEFAULT	\
	(AW_PID_2049_DSP_CTRL_H_DEFAULT_VALUE << AW_PID_2049_DSP_CTRL_H_START_BIT)

/* default value of ACR2 (0x44) */
/* #define AW_PID_2049_ACR2_DEFAULT		(0x0000) */

/* ASR1 (0x45) detail */
/* PD_CDA_OUT bit 13 (ASR1 0x45) */
#define AW_PID_2049_PD_CDA_OUT_START_BIT	(13)
#define AW_PID_2049_PD_CDA_OUT_BITS_LEN	(1)
#define AW_PID_2049_PD_CDA_OUT_MASK		\
	(~(((1<<AW_PID_2049_PD_CDA_OUT_BITS_LEN)-1) << AW_PID_2049_PD_CDA_OUT_START_BIT))

#define AW_PID_2049_PD_CDA_OUT_NORMAL	(0)
#define AW_PID_2049_PD_CDA_OUT_NORMAL_VALUE	\
	(AW_PID_2049_PD_CDA_OUT_NORMAL << AW_PID_2049_PD_CDA_OUT_START_BIT)

#define AW_PID_2049_PD_CDA_OUT_POWER_DOWN	(1)
#define AW_PID_2049_PD_CDA_OUT_POWER_DOWN_VALUE	\
	(AW_PID_2049_PD_CDA_OUT_POWER_DOWN << AW_PID_2049_PD_CDA_OUT_START_BIT)

#define AW_PID_2049_PD_CDA_OUT_DEFAULT_VALUE	(0)
#define AW_PID_2049_PD_CDA_OUT_DEFAULT	\
	(AW_PID_2049_PD_CDA_OUT_DEFAULT_VALUE << AW_PID_2049_PD_CDA_OUT_START_BIT)

/* HAGCE_DSP bit 12 (ASR1 0x45) */
#define AW_PID_2049_HAGCE_DSP_START_BIT	(12)
#define AW_PID_2049_HAGCE_DSP_BITS_LEN	(1)
#define AW_PID_2049_HAGCE_DSP_MASK		\
	(~(((1<<AW_PID_2049_HAGCE_DSP_BITS_LEN)-1) << AW_PID_2049_HAGCE_DSP_START_BIT))

#define AW_PID_2049_HAGCE_DSP_DISABLE	(0)
#define AW_PID_2049_HAGCE_DSP_DISABLE_VALUE	\
	(AW_PID_2049_HAGCE_DSP_DISABLE << AW_PID_2049_HAGCE_DSP_START_BIT)

#define AW_PID_2049_HAGCE_DSP_ENABLE	(1)
#define AW_PID_2049_HAGCE_DSP_ENABLE_VALUE	\
	(AW_PID_2049_HAGCE_DSP_ENABLE << AW_PID_2049_HAGCE_DSP_START_BIT)

#define AW_PID_2049_HAGCE_DSP_DEFAULT_VALUE	(0)
#define AW_PID_2049_HAGCE_DSP_DEFAULT	\
	(AW_PID_2049_HAGCE_DSP_DEFAULT_VALUE << AW_PID_2049_HAGCE_DSP_START_BIT)

/* BST_IPEAK_DSP bit 11:8 (ASR1 0x45) */
#define AW_PID_2049_BST_IPEAK_DSP_START_BIT	(8)
#define AW_PID_2049_BST_IPEAK_DSP_BITS_LEN	(4)
#define AW_PID_2049_BST_IPEAK_DSP_MASK	\
	(~(((1<<AW_PID_2049_BST_IPEAK_DSP_BITS_LEN)-1) << AW_PID_2049_BST_IPEAK_DSP_START_BIT))

#define AW_PID_2049_BST_IPEAK_DSP_1P50A	(0)
#define AW_PID_2049_BST_IPEAK_DSP_1P50A_VALUE	\
	(AW_PID_2049_BST_IPEAK_DSP_1P50A << AW_PID_2049_BST_IPEAK_DSP_START_BIT)

#define AW_PID_2049_BST_IPEAK_DSP_1P75A	(1)
#define AW_PID_2049_BST_IPEAK_DSP_1P75A_VALUE	\
	(AW_PID_2049_BST_IPEAK_DSP_1P75A << AW_PID_2049_BST_IPEAK_DSP_START_BIT)

#define AW_PID_2049_BST_IPEAK_DSP_2P00A	(2)
#define AW_PID_2049_BST_IPEAK_DSP_2P00A_VALUE	\
	(AW_PID_2049_BST_IPEAK_DSP_2P00A << AW_PID_2049_BST_IPEAK_DSP_START_BIT)

#define AW_PID_2049_BST_IPEAK_DSP_2P25A	(3)
#define AW_PID_2049_BST_IPEAK_DSP_2P25A_VALUE	\
	(AW_PID_2049_BST_IPEAK_DSP_2P25A << AW_PID_2049_BST_IPEAK_DSP_START_BIT)

#define AW_PID_2049_BST_IPEAK_DSP_2P50A	(4)
#define AW_PID_2049_BST_IPEAK_DSP_2P50A_VALUE	\
	(AW_PID_2049_BST_IPEAK_DSP_2P50A << AW_PID_2049_BST_IPEAK_DSP_START_BIT)

#define AW_PID_2049_BST_IPEAK_DSP_2P75A	(5)
#define AW_PID_2049_BST_IPEAK_DSP_2P75A_VALUE	\
	(AW_PID_2049_BST_IPEAK_DSP_2P75A << AW_PID_2049_BST_IPEAK_DSP_START_BIT)

#define AW_PID_2049_BST_IPEAK_DSP_3P00A	(6)
#define AW_PID_2049_BST_IPEAK_DSP_3P00A_VALUE	\
	(AW_PID_2049_BST_IPEAK_DSP_3P00A << AW_PID_2049_BST_IPEAK_DSP_START_BIT)

#define AW_PID_2049_BST_IPEAK_DSP_3P25A	(7)
#define AW_PID_2049_BST_IPEAK_DSP_3P25A_VALUE	\
	(AW_PID_2049_BST_IPEAK_DSP_3P25A << AW_PID_2049_BST_IPEAK_DSP_START_BIT)

#define AW_PID_2049_BST_IPEAK_DSP_3P50A	(8)
#define AW_PID_2049_BST_IPEAK_DSP_3P50A_VALUE	\
	(AW_PID_2049_BST_IPEAK_DSP_3P50A << AW_PID_2049_BST_IPEAK_DSP_START_BIT)

#define AW_PID_2049_BST_IPEAK_DSP_3P75A	(9)
#define AW_PID_2049_BST_IPEAK_DSP_3P75A_VALUE	\
	(AW_PID_2049_BST_IPEAK_DSP_3P75A << AW_PID_2049_BST_IPEAK_DSP_START_BIT)

#define AW_PID_2049_BST_IPEAK_DSP_4P00A	(10)
#define AW_PID_2049_BST_IPEAK_DSP_4P00A_VALUE	\
	(AW_PID_2049_BST_IPEAK_DSP_4P00A << AW_PID_2049_BST_IPEAK_DSP_START_BIT)

#define AW_PID_2049_BST_IPEAK_DSP_4P25A	(11)
#define AW_PID_2049_BST_IPEAK_DSP_4P25A_VALUE	\
	(AW_PID_2049_BST_IPEAK_DSP_4P25A << AW_PID_2049_BST_IPEAK_DSP_START_BIT)

#define AW_PID_2049_BST_IPEAK_DSP_4P50A	(12)
#define AW_PID_2049_BST_IPEAK_DSP_4P50A_VALUE	\
	(AW_PID_2049_BST_IPEAK_DSP_4P50A << AW_PID_2049_BST_IPEAK_DSP_START_BIT)

#define AW_PID_2049_BST_IPEAK_DSP_DEFAULT_VALUE	(0)
#define AW_PID_2049_BST_IPEAK_DSP_DEFAULT	\
	(AW_PID_2049_BST_IPEAK_DSP_DEFAULT_VALUE << AW_PID_2049_BST_IPEAK_DSP_START_BIT)

/* ACT bit 4 (ASR1 0x45) */
#define AW_PID_2049_ACT_START_BIT		(4)
#define AW_PID_2049_ACT_BITS_LEN		(1)
#define AW_PID_2049_ACT_MASK			\
	(~(((1<<AW_PID_2049_ACT_BITS_LEN)-1) << AW_PID_2049_ACT_START_BIT))

#define AW_PID_2049_ACT_DEFAULT_VALUE	(0)
#define AW_PID_2049_ACT_DEFAULT			\
	(AW_PID_2049_ACT_DEFAULT_VALUE << AW_PID_2049_ACT_START_BIT)

/* ReAbs bit 3 (ASR1 0x45) */
#define AW_PID_2049_ReAbs_START_BIT		(3)
#define AW_PID_2049_ReAbs_BITS_LEN		(1)
#define AW_PID_2049_ReAbs_MASK			\
	(~(((1<<AW_PID_2049_ReAbs_BITS_LEN)-1) << AW_PID_2049_ReAbs_START_BIT))

#define AW_PID_2049_ReAbs_DEFAULT_VALUE	(0)
#define AW_PID_2049_ReAbs_DEFAULT		\
	(AW_PID_2049_ReAbs_DEFAULT_VALUE << AW_PID_2049_ReAbs_START_BIT)


/* STone bit 2 (ASR1 0x45) */
#define AW_PID_2049_STone_START_BIT		(2)
#define AW_PID_2049_STone_BITS_LEN		(1)
#define AW_PID_2049_STone_MASK			\
	(~(((1<<AW_PID_2049_STone_BITS_LEN)-1) << AW_PID_2049_STone_START_BIT))

#define AW_PID_2049_STone_DEFAULT_VALUE	(0)
#define AW_PID_2049_STone_DEFAULT		\
	(AW_PID_2049_STone_DEFAULT_VALUE << AW_PID_2049_STone_START_BIT)

/* Noise bit 1 (ASR1 0x45) */
#define AW_PID_2049_Noise_START_BIT		(1)
#define AW_PID_2049_Noise_BITS_LEN		(1)
#define AW_PID_2049_Noise_MASK			\
	(~(((1<<AW_PID_2049_Noise_BITS_LEN)-1) << AW_PID_2049_Noise_START_BIT))

#define AW_PID_2049_Noise_DEFAULT_VALUE	(0)
#define AW_PID_2049_Noise_DEFAULT		\
	(AW_PID_2049_Noise_DEFAULT_VALUE << AW_PID_2049_Noise_START_BIT)

/* DSP_INTR bit 0 (ASR1 0x45) */
#define AW_PID_2049_DSP_INTR_START_BIT	(0)
#define AW_PID_2049_DSP_INTR_BITS_LEN	(1)
#define AW_PID_2049_DSP_INTR_MASK		\
	(~(((1<<AW_PID_2049_DSP_INTR_BITS_LEN)-1) << AW_PID_2049_DSP_INTR_START_BIT))

#define AW_PID_2049_DSP_INTR_DEFAULT_VALUE	(0)
#define AW_PID_2049_DSP_INTR_DEFAULT	\
	(AW_PID_2049_DSP_INTR_DEFAULT_VALUE << AW_PID_2049_DSP_INTR_START_BIT)

/* default value of ASR1 (0x45) */
/* #define AW_PID_2049_ASR1_DEFAULT		(0x0000) */

/* ASR2 (0x46) detail */
/* Te bit 15:0 (ASR2 0x46) */
#define AW_PID_2049_Te_START_BIT		(0)
#define AW_PID_2049_Te_BITS_LEN			(16)
#define AW_PID_2049_Te_MASK				\
	(~(((1<<AW_PID_2049_Te_BITS_LEN)-1) << AW_PID_2049_Te_START_BIT))

#define AW_PID_2049_Te_DEFAULT_VALUE	(0)
#define AW_PID_2049_Te_DEFAULT			\
	(AW_PID_2049_Te_DEFAULT_VALUE << AW_PID_2049_Te_START_BIT)

/* default value of ASR2 (0x46) */
/* #define AW_PID_2049_ASR2_DEFAULT		(0x0000) */

/* DSPCFG (0x47) detail */
/* DSP_VOL bit 15:8 (DSPCFG 0x47) */
#define AW_PID_2049_DSP_VOL_START_BIT	(8)
#define AW_PID_2049_DSP_VOL_BITS_LEN	(8)
#define AW_PID_2049_DSP_VOL_MASK		\
	(~(((1<<AW_PID_2049_DSP_VOL_BITS_LEN)-1) << AW_PID_2049_DSP_VOL_START_BIT))

#define AW_PID_2049_DSP_VOL_MUTE			(0XFF00)
#define AW_PID_2049_DSP_VOL_NOISE_ST		(0X1800)

#define AW_PID_2049_DSP_VOL_DEFAULT_VALUE	(0)
#define AW_PID_2049_DSP_VOL_DEFAULT		\
	(AW_PID_2049_DSP_VOL_DEFAULT_VALUE << AW_PID_2049_DSP_VOL_START_BIT)

/* DSP_SMODE bit 7 (DSPCFG 0x47) */
#define AW_PID_2049_DSP_SMODE_START_BIT	(7)
#define AW_PID_2049_DSP_SMODE_BITS_LEN	(1)
#define AW_PID_2049_DSP_SMODE_MASK		\
	(~(((1<<AW_PID_2049_DSP_SMODE_BITS_LEN)-1) << AW_PID_2049_DSP_SMODE_START_BIT))

#define AW_PID_2049_DSP_SMODE_DIABLE	(0)
#define AW_PID_2049_DSP_SMODE_DIABLE_VALUE	\
	(AW_PID_2049_DSP_SMODE_DIABLE << AW_PID_2049_DSP_SMODE_START_BIT)

#define AW_PID_2049_DSP_SMODE_ENABLE	(1)
#define AW_PID_2049_DSP_SMODE_ENABLE_VALUE	\
	(AW_PID_2049_DSP_SMODE_ENABLE << AW_PID_2049_DSP_SMODE_START_BIT)

#define AW_PID_2049_DSP_SMODE_DEFAULT_VALUE	(1)
#define AW_PID_2049_DSP_SMODE_DEFAULT	\
	(AW_PID_2049_DSP_SMODE_DEFAULT_VALUE << AW_PID_2049_DSP_SMODE_START_BIT)

/* DSP_SMAT bit 6:1 (DSPCFG 0x47) */
#define AW_PID_2049_DSP_SMAT_START_BIT	(1)
#define AW_PID_2049_DSP_SMAT_BITS_LEN	(6)
#define AW_PID_2049_DSP_SMAT_MASK		\
	(~(((1<<AW_PID_2049_DSP_SMAT_BITS_LEN)-1) << AW_PID_2049_DSP_SMAT_START_BIT))

#define AW_PID_2049_DSP_SMAT_0			(0)
#define AW_PID_2049_DSP_SMAT_0_VALUE	\
	(AW_PID_2049_DSP_SMAT_0 << AW_PID_2049_DSP_SMAT_START_BIT)

#define AW_PID_2049_DSP_SMAT_1			(1)
#define AW_PID_2049_DSP_SMAT_1_VALUE	\
	(AW_PID_2049_DSP_SMAT_1 << AW_PID_2049_DSP_SMAT_START_BIT)

#define AW_PID_2049_DSP_SMAT_63			(63)
#define AW_PID_2049_DSP_SMAT_63_VALUE	\
	(AW_PID_2049_DSP_SMAT_63 << AW_PID_2049_DSP_SMAT_START_BIT)

#define AW_PID_2049_DSP_SMAT_DEFAULT_VALUE	(0x10)
#define AW_PID_2049_DSP_SMAT_DEFAULT	\
	(AW_PID_2049_DSP_SMAT_DEFAULT_VALUE << AW_PID_2049_DSP_SMAT_START_BIT)

/* DSP_SMUTE bit 0 (DSPCFG 0x47) */
#define AW_PID_2049_DSP_SMUTE_START_BIT	(0)
#define AW_PID_2049_DSP_SMUTE_BITS_LEN	(1)
#define AW_PID_2049_DSP_SMUTE_MASK		\
	(~(((1<<AW_PID_2049_DSP_SMUTE_BITS_LEN)-1) << AW_PID_2049_DSP_SMUTE_START_BIT))

#define AW_PID_2049_DSP_SMUTE_DISABLE	(0)
#define AW_PID_2049_DSP_SMUTE_DISABLE_VALUE	\
	(AW_PID_2049_DSP_SMUTE_DISABLE << AW_PID_2049_DSP_SMUTE_START_BIT)

#define AW_PID_2049_DSP_SMUTE_ENABLE	(1)
#define AW_PID_2049_DSP_SMUTE_ENABLE_VALUE	\
	(AW_PID_2049_DSP_SMUTE_ENABLE << AW_PID_2049_DSP_SMUTE_START_BIT)

#define AW_PID_2049_DSP_SMUTE_DEFAULT_VALUE	(0)
#define AW_PID_2049_DSP_SMUTE_DEFAULT	\
	(AW_PID_2049_DSP_SMUTE_DEFAULT_VALUE << AW_PID_2049_DSP_SMUTE_START_BIT)

/* default value of DSPCFG (0x47) */
/* #define AW_PID_2049_DSPCFG_DEFAULT		(0x00A0) */

/* ASR3 (0x48) detail */
/* A2 bit 15:0 (ASR3 0x48) */
#define AW_PID_2049_A2_START_BIT		(0)
#define AW_PID_2049_A2_BITS_LEN			(16)
#define AW_PID_2049_A2_MASK				\
	(~(((1<<AW_PID_2049_A2_BITS_LEN)-1) << AW_PID_2049_A2_START_BIT))

#define AW_PID_2049_A2_DEFAULT_VALUE	(0)
#define AW_PID_2049_A2_DEFAULT			\
	(AW_PID_2049_A2_DEFAULT_VALUE << AW_PID_2049_A2_START_BIT)

/* default value of ASR3 (0x48) */
/* #define AW_PID_2049_ASR3_DEFAULT		(0x0000) */

/* ASR4 (0x49) detail */
/* A1 bit 15:0 (ASR4 0x49) */
#define AW_PID_2049_A1_START_BIT		(0)
#define AW_PID_2049_A1_BITS_LEN			(16)
#define AW_PID_2049_A1_MASK				\
	(~(((1<<AW_PID_2049_A1_BITS_LEN)-1) << AW_PID_2049_A1_START_BIT))

#define AW_PID_2049_A1_DEFAULT_VALUE	(0)
#define AW_PID_2049_A1_DEFAULT			\
	(AW_PID_2049_A1_DEFAULT_VALUE << AW_PID_2049_A1_START_BIT)

/* default value of ASR4 (0x49) */
/* #define AW_PID_2049_ASR4_DEFAULT		(0x0000) */

/* VSNCTRL1 (0x50) detail */
/* LOW_BAT_RTH bit 15:12 (VSNCTRL1 0x50) */
#define AW_PID_2049_LOW_BAT_RTH_START_BIT	(12)
#define AW_PID_2049_LOW_BAT_RTH_BITS_LEN	(4)
#define AW_PID_2049_LOW_BAT_RTH_MASK	\
	(~(((1<<AW_PID_2049_LOW_BAT_RTH_BITS_LEN)-1) << AW_PID_2049_LOW_BAT_RTH_START_BIT))

#define AW_PID_2049_LOW_BAT_RTH_DEFAULT_VALUE	(0xF)
#define AW_PID_2049_LOW_BAT_RTH_DEFAULT	\
	(AW_PID_2049_LOW_BAT_RTH_DEFAULT_VALUE << AW_PID_2049_LOW_BAT_RTH_START_BIT)

/* LOW_BAT_ATH bit 11:8 (VSNCTRL1 0x50) */
#define AW_PID_2049_LOW_BAT_ATH_START_BIT	(8)
#define AW_PID_2049_LOW_BAT_ATH_BITS_LEN	(4)
#define AW_PID_2049_LOW_BAT_ATH_MASK	\
	(~(((1<<AW_PID_2049_LOW_BAT_ATH_BITS_LEN)-1) << AW_PID_2049_LOW_BAT_ATH_START_BIT))

#define AW_PID_2049_LOW_BAT_ATH_DEFAULT_VALUE	(0xF)
#define AW_PID_2049_LOW_BAT_ATH_DEFAULT	\
	(AW_PID_2049_LOW_BAT_ATH_DEFAULT_VALUE << AW_PID_2049_LOW_BAT_ATH_START_BIT)

/* VSNPD bit 7 (VSNCTRL1 0x50) */
#define AW_PID_2049_VSNPD_START_BIT		(7)
#define AW_PID_2049_VSNPD_BITS_LEN		(1)
#define AW_PID_2049_VSNPD_MASK			\
	(~(((1<<AW_PID_2049_VSNPD_BITS_LEN)-1) << AW_PID_2049_VSNPD_START_BIT))

#define AW_PID_2049_VSNPD_WORKING		(0)
#define AW_PID_2049_VSNPD_WORKING_VALUE	\
	(AW_PID_2049_VSNPD_WORKING << AW_PID_2049_VSNPD_START_BIT)

#define AW_PID_2049_VSNPD_POWER_DOWN	(1)
#define AW_PID_2049_VSNPD_POWER_DOWN_VALUE	\
	(AW_PID_2049_VSNPD_POWER_DOWN << AW_PID_2049_VSNPD_START_BIT)

#define AW_PID_2049_VSNPD_DEFAULT_VALUE	(0)
#define AW_PID_2049_VSNPD_DEFAULT		\
	(AW_PID_2049_VSNPD_DEFAULT_VALUE << AW_PID_2049_VSNPD_START_BIT)

/* VSN_HDCCE bit 6 (VSNCTRL1 0x50) */
#define AW_PID_2049_VSN_HDCCE_START_BIT	(6)
#define AW_PID_2049_VSN_HDCCE_BITS_LEN	(1)
#define AW_PID_2049_VSN_HDCCE_MASK		\
	(~(((1<<AW_PID_2049_VSN_HDCCE_BITS_LEN)-1) << AW_PID_2049_VSN_HDCCE_START_BIT))

#define AW_PID_2049_VSN_HDCCE_DISABLE	(0)
#define AW_PID_2049_VSN_HDCCE_DISABLE_VALUE	\
	(AW_PID_2049_VSN_HDCCE_DISABLE << AW_PID_2049_VSN_HDCCE_START_BIT)

#define AW_PID_2049_VSN_HDCCE_ENABLE	(1)
#define AW_PID_2049_VSN_HDCCE_ENABLE_VALUE	\
	(AW_PID_2049_VSN_HDCCE_ENABLE << AW_PID_2049_VSN_HDCCE_START_BIT)

#define AW_PID_2049_VSN_HDCCE_DEFAULT_VALUE	(1)
#define AW_PID_2049_VSN_HDCCE_DEFAULT	\
	(AW_PID_2049_VSN_HDCCE_DEFAULT_VALUE << AW_PID_2049_VSN_HDCCE_START_BIT)

/* FLT_FRC bit 5 (VSNCTRL1 0x50) */
#define AW_PID_2049_FLT_FRC_START_BIT	(5)
#define AW_PID_2049_FLT_FRC_BITS_LEN	(1)
#define AW_PID_2049_FLT_FRC_MASK		\
	(~(((1<<AW_PID_2049_FLT_FRC_BITS_LEN)-1) << AW_PID_2049_FLT_FRC_START_BIT))

#define AW_PID_2049_FLT_FRC_POP			(0)
#define AW_PID_2049_FLT_FRC_POP_VALUE	\
	(AW_PID_2049_FLT_FRC_POP << AW_PID_2049_FLT_FRC_START_BIT)

#define AW_PID_2049_FLT_FRC_FORCEON		(1)
#define AW_PID_2049_FLT_FRC_FORCEON_VALUE	\
	(AW_PID_2049_FLT_FRC_FORCEON << AW_PID_2049_FLT_FRC_START_BIT)

#define AW_PID_2049_FLT_FRC_DEFAULT_VALUE	(0)
#define AW_PID_2049_FLT_FRC_DEFAULT		\
	(AW_PID_2049_FLT_FRC_DEFAULT_VALUE << AW_PID_2049_FLT_FRC_START_BIT)

/* VSN_OINV_EN bit 4 (VSNCTRL1 0x50) */
#define AW_PID_2049_VSN_OINV_EN_START_BIT	(4)
#define AW_PID_2049_VSN_OINV_EN_BITS_LEN	(1)
#define AW_PID_2049_VSN_OINV_EN_MASK	\
	(~(((1<<AW_PID_2049_VSN_OINV_EN_BITS_LEN)-1) << AW_PID_2049_VSN_OINV_EN_START_BIT))

#define AW_PID_2049_VSN_OINV_EN_NORMAL	(0)
#define AW_PID_2049_VSN_OINV_EN_NORMAL_VALUE	\
	(AW_PID_2049_VSN_OINV_EN_NORMAL << AW_PID_2049_VSN_OINV_EN_START_BIT)

#define AW_PID_2049_VSN_OINV_EN_INVERTED	(1)
#define AW_PID_2049_VSN_OINV_EN_INVERTED_VALUE	\
	(AW_PID_2049_VSN_OINV_EN_INVERTED << AW_PID_2049_VSN_OINV_EN_START_BIT)

#define AW_PID_2049_VSN_OINV_EN_DEFAULT_VALUE	(0)
#define AW_PID_2049_VSN_OINV_EN_DEFAULT	\
	(AW_PID_2049_VSN_OINV_EN_DEFAULT_VALUE << AW_PID_2049_VSN_OINV_EN_START_BIT)

/* FRAC_VDLY bit 3:0 (VSNCTRL1 0x50) */
#define AW_PID_2049_FRAC_VDLY_START_BIT	(0)
#define AW_PID_2049_FRAC_VDLY_BITS_LEN	(4)
#define AW_PID_2049_FRAC_VDLY_MASK		\
	(~(((1<<AW_PID_2049_FRAC_VDLY_BITS_LEN)-1) << AW_PID_2049_FRAC_VDLY_START_BIT))

#define AW_PID_2049_FRAC_VDLY_DEFAULT_VALUE	(0)
#define AW_PID_2049_FRAC_VDLY_DEFAULT	\
	(AW_PID_2049_FRAC_VDLY_DEFAULT_VALUE << AW_PID_2049_FRAC_VDLY_START_BIT)

/* default value of VSNCTRL1 (0x50) */
/* #define AW_PID_2049_VSNCTRL1_DEFAULT		(0xFF40) */

/* ISNCTRL1 (0x51) detail */
/* VOTA1_VCM bit 15:14 (ISNCTRL1 0x51) */
#define AW_PID_2049_VOTA1_VCM_START_BIT	(14)
#define AW_PID_2049_VOTA1_VCM_BITS_LEN	(2)
#define AW_PID_2049_VOTA1_VCM_MASK		\
	(~(((1<<AW_PID_2049_VOTA1_VCM_BITS_LEN)-1) << AW_PID_2049_VOTA1_VCM_START_BIT))

#define AW_PID_2049_VOTA1_VCM_730MV		(0)
#define AW_PID_2049_VOTA1_VCM_730MV_VALUE	\
	(AW_PID_2049_VOTA1_VCM_730MV << AW_PID_2049_VOTA1_VCM_START_BIT)

#define AW_PID_2049_VOTA1_VCM_690MV		(1)
#define AW_PID_2049_VOTA1_VCM_690MV_VALUE	\
	(AW_PID_2049_VOTA1_VCM_690MV << AW_PID_2049_VOTA1_VCM_START_BIT)

#define AW_PID_2049_VOTA1_VCM_660MV		(2)
#define AW_PID_2049_VOTA1_VCM_660MV_VALUE	\
	(AW_PID_2049_VOTA1_VCM_660MV << AW_PID_2049_VOTA1_VCM_START_BIT)

#define AW_PID_2049_VOTA1_VCM_620MV		(3)
#define AW_PID_2049_VOTA1_VCM_620MV_VALUE	\
	(AW_PID_2049_VOTA1_VCM_620MV << AW_PID_2049_VOTA1_VCM_START_BIT)

#define AW_PID_2049_VOTA1_VCM_DEFAULT_VALUE	(1)
#define AW_PID_2049_VOTA1_VCM_DEFAULT	\
	(AW_PID_2049_VOTA1_VCM_DEFAULT_VALUE << AW_PID_2049_VOTA1_VCM_START_BIT)

/* FRAC_IDLY bit 13:8 (ISNCTRL1 0x51) */
#define AW_PID_2049_FRAC_IDLY_START_BIT	(8)
#define AW_PID_2049_FRAC_IDLY_BITS_LEN	(6)
#define AW_PID_2049_FRAC_IDLY_MASK		\
	(~(((1<<AW_PID_2049_FRAC_IDLY_BITS_LEN)-1) << AW_PID_2049_FRAC_IDLY_START_BIT))

#define AW_PID_2049_FRAC_IDLY_DEFAULT_VALUE	(0)
#define AW_PID_2049_FRAC_IDLY_DEFAULT	\
	(AW_PID_2049_FRAC_IDLY_DEFAULT_VALUE << AW_PID_2049_FRAC_IDLY_START_BIT)

/* EN_ISENSE bit 7 (ISNCTRL1 0x51) */
#define AW_PID_2049_EN_ISENSE_START_BIT	(7)
#define AW_PID_2049_EN_ISENSE_BITS_LEN	(1)
#define AW_PID_2049_EN_ISENSE_MASK		\
	(~(((1<<AW_PID_2049_EN_ISENSE_BITS_LEN)-1) << AW_PID_2049_EN_ISENSE_START_BIT))

#define AW_PID_2049_EN_ISENSE_DISABLE	(0)
#define AW_PID_2049_EN_ISENSE_DISABLE_VALUE	\
	(AW_PID_2049_EN_ISENSE_DISABLE << AW_PID_2049_EN_ISENSE_START_BIT)

#define AW_PID_2049_EN_ISENSE_ENABLE	(1)
#define AW_PID_2049_EN_ISENSE_ENABLE_VALUE	\
	(AW_PID_2049_EN_ISENSE_ENABLE << AW_PID_2049_EN_ISENSE_START_BIT)

#define AW_PID_2049_EN_ISENSE_DEFAULT_VALUE	(1)
#define AW_PID_2049_EN_ISENSE_DEFAULT	\
	(AW_PID_2049_EN_ISENSE_DEFAULT_VALUE << AW_PID_2049_EN_ISENSE_START_BIT)

/* ISN_HDCCE bit 6 (ISNCTRL1 0x51) */
#define AW_PID_2049_ISN_HDCCE_START_BIT	(6)
#define AW_PID_2049_ISN_HDCCE_BITS_LEN	(1)
#define AW_PID_2049_ISN_HDCCE_MASK		\
	(~(((1<<AW_PID_2049_ISN_HDCCE_BITS_LEN)-1) << AW_PID_2049_ISN_HDCCE_START_BIT))

#define AW_PID_2049_ISN_HDCCE_DISABLE	(0)
#define AW_PID_2049_ISN_HDCCE_DISABLE_VALUE	\
	(AW_PID_2049_ISN_HDCCE_DISABLE << AW_PID_2049_ISN_HDCCE_START_BIT)

#define AW_PID_2049_ISN_HDCCE_ENABLE	(1)
#define AW_PID_2049_ISN_HDCCE_ENABLE_VALUE	\
	(AW_PID_2049_ISN_HDCCE_ENABLE << AW_PID_2049_ISN_HDCCE_START_BIT)

#define AW_PID_2049_ISN_HDCCE_DEFAULT_VALUE	(1)
#define AW_PID_2049_ISN_HDCCE_DEFAULT	\
	(AW_PID_2049_ISN_HDCCE_DEFAULT_VALUE << AW_PID_2049_ISN_HDCCE_START_BIT)

/* SD_G bit 5 (ISNCTRL1 0x51) */
#define AW_PID_2049_SD_G_START_BIT		(5)
#define AW_PID_2049_SD_G_BITS_LEN		(1)
#define AW_PID_2049_SD_G_MASK			\
	(~(((1<<AW_PID_2049_SD_G_BITS_LEN)-1) << AW_PID_2049_SD_G_START_BIT))

#define AW_PID_2049_SD_G_DISABLE		(0)
#define AW_PID_2049_SD_G_DISABLE_VALUE	\
	(AW_PID_2049_SD_G_DISABLE << AW_PID_2049_SD_G_START_BIT)

#define AW_PID_2049_SD_G_ENABLE			(1)
#define AW_PID_2049_SD_G_ENABLE_VALUE	\
	(AW_PID_2049_SD_G_ENABLE << AW_PID_2049_SD_G_START_BIT)

#define AW_PID_2049_SD_G_DEFAULT_VALUE	(1)
#define AW_PID_2049_SD_G_DEFAULT		\
	(AW_PID_2049_SD_G_DEFAULT_VALUE << AW_PID_2049_SD_G_START_BIT)

/* ISN_OINV_EN bit 4 (ISNCTRL1 0x51) */
#define AW_PID_2049_ISN_OINV_EN_START_BIT	(4)
#define AW_PID_2049_ISN_OINV_EN_BITS_LEN	(1)
#define AW_PID_2049_ISN_OINV_EN_MASK	\
	(~(((1<<AW_PID_2049_ISN_OINV_EN_BITS_LEN)-1) << AW_PID_2049_ISN_OINV_EN_START_BIT))

#define AW_PID_2049_ISN_OINV_EN_NORMAL	(0)
#define AW_PID_2049_ISN_OINV_EN_NORMAL_VALUE	\
	(AW_PID_2049_ISN_OINV_EN_NORMAL << AW_PID_2049_ISN_OINV_EN_START_BIT)

#define AW_PID_2049_ISN_OINV_EN_INVERTED	(1)
#define AW_PID_2049_ISN_OINV_EN_INVERTED_VALUE	\
	(AW_PID_2049_ISN_OINV_EN_INVERTED << AW_PID_2049_ISN_OINV_EN_START_BIT)

#define AW_PID_2049_ISN_OINV_EN_DEFAULT_VALUE	(0)
#define AW_PID_2049_ISN_OINV_EN_DEFAULT	\
	(AW_PID_2049_ISN_OINV_EN_DEFAULT_VALUE << AW_PID_2049_ISN_OINV_EN_START_BIT)

/* IOTA1_VCM bit 3:2 (ISNCTRL1 0x51) */
#define AW_PID_2049_IOTA1_VCM_START_BIT	(2)
#define AW_PID_2049_IOTA1_VCM_BITS_LEN	(2)
#define AW_PID_2049_IOTA1_VCM_MASK		\
	(~(((1<<AW_PID_2049_IOTA1_VCM_BITS_LEN)-1) << AW_PID_2049_IOTA1_VCM_START_BIT))

#define AW_PID_2049_IOTA1_VCM_730MV		(0)
#define AW_PID_2049_IOTA1_VCM_730MV_VALUE	\
	(AW_PID_2049_IOTA1_VCM_730MV << AW_PID_2049_IOTA1_VCM_START_BIT)

#define AW_PID_2049_IOTA1_VCM_690MV		(1)
#define AW_PID_2049_IOTA1_VCM_690MV_VALUE	\
	(AW_PID_2049_IOTA1_VCM_690MV << AW_PID_2049_IOTA1_VCM_START_BIT)

#define AW_PID_2049_IOTA1_VCM_660MV		(2)
#define AW_PID_2049_IOTA1_VCM_660MV_VALUE	\
	(AW_PID_2049_IOTA1_VCM_660MV << AW_PID_2049_IOTA1_VCM_START_BIT)

#define AW_PID_2049_IOTA1_VCM_620MV		(3)
#define AW_PID_2049_IOTA1_VCM_620MV_VALUE	\
	(AW_PID_2049_IOTA1_VCM_620MV << AW_PID_2049_IOTA1_VCM_START_BIT)

#define AW_PID_2049_IOTA1_VCM_DEFAULT_VALUE	(2)
#define AW_PID_2049_IOTA1_VCM_DEFAULT	\
	(AW_PID_2049_IOTA1_VCM_DEFAULT_VALUE << AW_PID_2049_IOTA1_VCM_START_BIT)

/* CLK_CTRL bit 1:0 (ISNCTRL1 0x51) */
#define AW_PID_2049_CLK_CTRL_START_BIT	(0)
#define AW_PID_2049_CLK_CTRL_BITS_LEN	(2)
#define AW_PID_2049_CLK_CTRL_MASK		\
	(~(((1<<AW_PID_2049_CLK_CTRL_BITS_LEN)-1) << AW_PID_2049_CLK_CTRL_START_BIT))

#define AW_PID_2049_CLK_CTRL_4P186NS	(0)
#define AW_PID_2049_CLK_CTRL_4P186NS_VALUE	\
	(AW_PID_2049_CLK_CTRL_4P186NS << AW_PID_2049_CLK_CTRL_START_BIT)

#define AW_PID_2049_CLK_CTRL_10P744NS	(1)
#define AW_PID_2049_CLK_CTRL_10P744NS_VALUE	\
	(AW_PID_2049_CLK_CTRL_10P744NS << AW_PID_2049_CLK_CTRL_START_BIT)

#define AW_PID_2049_CLK_CTRL_4P969NS	(2)
#define AW_PID_2049_CLK_CTRL_4P969NS_VALUE	\
	(AW_PID_2049_CLK_CTRL_4P969NS << AW_PID_2049_CLK_CTRL_START_BIT)

#define AW_PID_2049_CLK_CTRL_20P857NS	(3)
#define AW_PID_2049_CLK_CTRL_20P857NS_VALUE	\
	(AW_PID_2049_CLK_CTRL_20P857NS << AW_PID_2049_CLK_CTRL_START_BIT)

#define AW_PID_2049_CLK_CTRL_DEFAULT_VALUE	(0)
#define AW_PID_2049_CLK_CTRL_DEFAULT	\
	(AW_PID_2049_CLK_CTRL_DEFAULT_VALUE << AW_PID_2049_CLK_CTRL_START_BIT)

/* default value of ISNCTRL1 (0x51) */
/* #define AW_PID_2049_ISNCTRL1_DEFAULT		(0x40E8) */

/* PLLCTRL1 (0x52) detail */
/* PLL_PAR_SEL bit 15 (PLLCTRL1 0x52) */
#define AW_PID_2049_PLL_PAR_SEL_START_BIT	(15)
#define AW_PID_2049_PLL_PAR_SEL_BITS_LEN	(1)
#define AW_PID_2049_PLL_PAR_SEL_MASK	\
	(~(((1<<AW_PID_2049_PLL_PAR_SEL_BITS_LEN)-1) << AW_PID_2049_PLL_PAR_SEL_START_BIT))

#define AW_PID_2049_PLL_PAR_SEL_1921	(0)
#define AW_PID_2049_PLL_PAR_SEL_1921_VALUE	\
	(AW_PID_2049_PLL_PAR_SEL_1921 << AW_PID_2049_PLL_PAR_SEL_START_BIT)

#define AW_PID_2049_PLL_PAR_SEL_1852	(1)
#define AW_PID_2049_PLL_PAR_SEL_1852_VALUE	\
	(AW_PID_2049_PLL_PAR_SEL_1852 << AW_PID_2049_PLL_PAR_SEL_START_BIT)

#define AW_PID_2049_PLL_PAR_SEL_DEFAULT_VALUE	(0)
#define AW_PID_2049_PLL_PAR_SEL_DEFAULT	\
	(AW_PID_2049_PLL_PAR_SEL_DEFAULT_VALUE << AW_PID_2049_PLL_PAR_SEL_START_BIT)

/* CCO_MUX bit 14 (PLLCTRL1 0x52) */
#define AW_PID_2049_CCO_MUX_START_BIT	(14)
#define AW_PID_2049_CCO_MUX_BITS_LEN	(1)
#define AW_PID_2049_CCO_MUX_MASK		\
	(~(((1<<AW_PID_2049_CCO_MUX_BITS_LEN)-1) << AW_PID_2049_CCO_MUX_START_BIT))

#define AW_PID_2049_CCO_MUX_DIVIDED		(0)
#define AW_PID_2049_CCO_MUX_DIVIDED_VALUE	\
	(AW_PID_2049_CCO_MUX_DIVIDED << AW_PID_2049_CCO_MUX_START_BIT)

#define AW_PID_2049_CCO_MUX_BYPASS		(1)
#define AW_PID_2049_CCO_MUX_BYPASS_VALUE	\
	(AW_PID_2049_CCO_MUX_BYPASS << AW_PID_2049_CCO_MUX_START_BIT)

#define AW_PID_2049_CCO_MUX_DEFAULT_VALUE	(1)
#define AW_PID_2049_CCO_MUX_DEFAULT		\
	(AW_PID_2049_CCO_MUX_DEFAULT_VALUE << AW_PID_2049_CCO_MUX_START_BIT)

/* PLL_PFD_DLY bit 13:12 (PLLCTRL1 0x52) */
#define AW_PID_2049_PLL_PFD_DLY_START_BIT	(12)
#define AW_PID_2049_PLL_PFD_DLY_BITS_LEN	(2)
#define AW_PID_2049_PLL_PFD_DLY_MASK	\
	(~(((1<<AW_PID_2049_PLL_PFD_DLY_BITS_LEN)-1) << AW_PID_2049_PLL_PFD_DLY_START_BIT))

#define AW_PID_2049_PLL_PFD_DLY_50NS	(0)
#define AW_PID_2049_PLL_PFD_DLY_50NS_VALUE	\
	(AW_PID_2049_PLL_PFD_DLY_50NS << AW_PID_2049_PLL_PFD_DLY_START_BIT)

#define AW_PID_2049_PLL_PFD_DLY_85NS	(1)
#define AW_PID_2049_PLL_PFD_DLY_85NS_VALUE	\
	(AW_PID_2049_PLL_PFD_DLY_85NS << AW_PID_2049_PLL_PFD_DLY_START_BIT)

#define AW_PID_2049_PLL_PFD_DLY_100NS	(2)
#define AW_PID_2049_PLL_PFD_DLY_100NS_VALUE	\
	(AW_PID_2049_PLL_PFD_DLY_100NS << AW_PID_2049_PLL_PFD_DLY_START_BIT)

#define AW_PID_2049_PLL_PFD_DLY_150NS	(3)
#define AW_PID_2049_PLL_PFD_DLY_150NS_VALUE	\
	(AW_PID_2049_PLL_PFD_DLY_150NS << AW_PID_2049_PLL_PFD_DLY_START_BIT)

#define AW_PID_2049_PLL_PFD_DLY_DEFAULT_VALUE	(1)
#define AW_PID_2049_PLL_PFD_DLY_DEFAULT	\
	(AW_PID_2049_PLL_PFD_DLY_DEFAULT_VALUE << AW_PID_2049_PLL_PFD_DLY_START_BIT)

/* PLL_CP2_SEL bit 11:8 (PLLCTRL1 0x52) */
#define AW_PID_2049_PLL_CP2_SEL_START_BIT	(8)
#define AW_PID_2049_PLL_CP2_SEL_BITS_LEN	(4)
#define AW_PID_2049_PLL_CP2_SEL_MASK	\
	(~(((1<<AW_PID_2049_PLL_CP2_SEL_BITS_LEN)-1) << AW_PID_2049_PLL_CP2_SEL_START_BIT))

#define AW_PID_2049_PLL_CP2_SEL_0NA		(0)
#define AW_PID_2049_PLL_CP2_SEL_0NA_VALUE	\
	(AW_PID_2049_PLL_CP2_SEL_0NA << AW_PID_2049_PLL_CP2_SEL_START_BIT)

#define AW_PID_2049_PLL_CP2_SEL_40NA	(1)
#define AW_PID_2049_PLL_CP2_SEL_40NA_VALUE	\
	(AW_PID_2049_PLL_CP2_SEL_40NA << AW_PID_2049_PLL_CP2_SEL_START_BIT)

#define AW_PID_2049_PLL_CP2_SEL_80NA	(2)
#define AW_PID_2049_PLL_CP2_SEL_80NA_VALUE	\
	(AW_PID_2049_PLL_CP2_SEL_80NA << AW_PID_2049_PLL_CP2_SEL_START_BIT)

#define AW_PID_2049_PLL_CP2_SEL_120NA	(3)
#define AW_PID_2049_PLL_CP2_SEL_120NA_VALUE	\
	(AW_PID_2049_PLL_CP2_SEL_120NA << AW_PID_2049_PLL_CP2_SEL_START_BIT)

#define AW_PID_2049_PLL_CP2_SEL_160NA	(4)
#define AW_PID_2049_PLL_CP2_SEL_160NA_VALUE	\
	(AW_PID_2049_PLL_CP2_SEL_160NA << AW_PID_2049_PLL_CP2_SEL_START_BIT)

#define AW_PID_2049_PLL_CP2_SEL_600NA	(15)
#define AW_PID_2049_PLL_CP2_SEL_600NA_VALUE	\
	(AW_PID_2049_PLL_CP2_SEL_600NA << AW_PID_2049_PLL_CP2_SEL_START_BIT)

#define AW_PID_2049_PLL_CP2_SEL_DEFAULT_VALUE	(0xF)
#define AW_PID_2049_PLL_CP2_SEL_DEFAULT	\
	(AW_PID_2049_PLL_CP2_SEL_DEFAULT_VALUE << AW_PID_2049_PLL_CP2_SEL_START_BIT)

/* BPQB bit 7 (PLLCTRL1 0x52) */
#define AW_PID_2049_BPQB_START_BIT		(7)
#define AW_PID_2049_BPQB_BITS_LEN		(1)
#define AW_PID_2049_BPQB_MASK			\
	(~(((1<<AW_PID_2049_BPQB_BITS_LEN)-1) << AW_PID_2049_BPQB_START_BIT))

#define AW_PID_2049_BPQB_DISABLE		(0)
#define AW_PID_2049_BPQB_DISABLE_VALUE	\
	(AW_PID_2049_BPQB_DISABLE << AW_PID_2049_BPQB_START_BIT)

#define AW_PID_2049_BPQB_ENABLE			(1)
#define AW_PID_2049_BPQB_ENABLE_VALUE	\
	(AW_PID_2049_BPQB_ENABLE << AW_PID_2049_BPQB_START_BIT)

#define AW_PID_2049_BPQB_DEFAULT_VALUE	(0)
#define AW_PID_2049_BPQB_DEFAULT		\
	(AW_PID_2049_BPQB_DEFAULT_VALUE << AW_PID_2049_BPQB_START_BIT)

/* BPQA bit 6 (PLLCTRL1 0x52) */
#define AW_PID_2049_BPQA_START_BIT		(6)
#define AW_PID_2049_BPQA_BITS_LEN		(1)
#define AW_PID_2049_BPQA_MASK			\
	(~(((1<<AW_PID_2049_BPQA_BITS_LEN)-1) << AW_PID_2049_BPQA_START_BIT))

#define AW_PID_2049_BPQA_DISABLE		(0)
#define AW_PID_2049_BPQA_DISABLE_VALUE	\
	(AW_PID_2049_BPQA_DISABLE << AW_PID_2049_BPQA_START_BIT)

#define AW_PID_2049_BPQA_ENABLE			(1)
#define AW_PID_2049_BPQA_ENABLE_VALUE	\
	(AW_PID_2049_BPQA_ENABLE << AW_PID_2049_BPQA_START_BIT)

#define AW_PID_2049_BPQA_DEFAULT_VALUE	(0)
#define AW_PID_2049_BPQA_DEFAULT		\
	(AW_PID_2049_BPQA_DEFAULT_VALUE << AW_PID_2049_BPQA_START_BIT)

/* PLLDBG bit 5 (PLLCTRL1 0x52) */
#define AW_PID_2049_PLLDBG_START_BIT	(5)
#define AW_PID_2049_PLLDBG_BITS_LEN		(1)
#define AW_PID_2049_PLLDBG_MASK			\
	(~(((1<<AW_PID_2049_PLLDBG_BITS_LEN)-1) << AW_PID_2049_PLLDBG_START_BIT))

#define AW_PID_2049_PLLDBG_DEFAULT_VALUE	(0)
#define AW_PID_2049_PLLDBG_DEFAULT		\
	(AW_PID_2049_PLLDBG_DEFAULT_VALUE << AW_PID_2049_PLLDBG_START_BIT)

/* PLL_CP1_SEL bit 4:0 (PLLCTRL1 0x52) */
#define AW_PID_2049_PLL_CP1_SEL_START_BIT	(0)
#define AW_PID_2049_PLL_CP1_SEL_BITS_LEN	(5)
#define AW_PID_2049_PLL_CP1_SEL_MASK	\
	(~(((1<<AW_PID_2049_PLL_CP1_SEL_BITS_LEN)-1) << AW_PID_2049_PLL_CP1_SEL_START_BIT))

#define AW_PID_2049_PLL_CP1_SEL_0UA		(0)
#define AW_PID_2049_PLL_CP1_SEL_0UA_VALUE	\
	(AW_PID_2049_PLL_CP1_SEL_0UA << AW_PID_2049_PLL_CP1_SEL_START_BIT)

#define AW_PID_2049_PLL_CP1_SEL_40UA	(1)
#define AW_PID_2049_PLL_CP1_SEL_40UA_VALUE	\
	(AW_PID_2049_PLL_CP1_SEL_40UA << AW_PID_2049_PLL_CP1_SEL_START_BIT)

#define AW_PID_2049_PLL_CP1_SEL_80UA	(2)
#define AW_PID_2049_PLL_CP1_SEL_80UA_VALUE	\
	(AW_PID_2049_PLL_CP1_SEL_80UA << AW_PID_2049_PLL_CP1_SEL_START_BIT)

#define AW_PID_2049_PLL_CP1_SEL_120UA	(3)
#define AW_PID_2049_PLL_CP1_SEL_120UA_VALUE	\
	(AW_PID_2049_PLL_CP1_SEL_120UA << AW_PID_2049_PLL_CP1_SEL_START_BIT)

#define AW_PID_2049_PLL_CP1_SEL_160UA	(4)
#define AW_PID_2049_PLL_CP1_SEL_160UA_VALUE	\
	(AW_PID_2049_PLL_CP1_SEL_160UA << AW_PID_2049_PLL_CP1_SEL_START_BIT)

#define AW_PID_2049_PLL_CP1_SEL_1240UA	(31)
#define AW_PID_2049_PLL_CP1_SEL_1240UA_VALUE	\
	(AW_PID_2049_PLL_CP1_SEL_1240UA << AW_PID_2049_PLL_CP1_SEL_START_BIT)

#define AW_PID_2049_PLL_CP1_SEL_DEFAULT_VALUE	(0x8)
#define AW_PID_2049_PLL_CP1_SEL_DEFAULT	\
	(AW_PID_2049_PLL_CP1_SEL_DEFAULT_VALUE << AW_PID_2049_PLL_CP1_SEL_START_BIT)

/* default value of PLLCTRL1 (0x52) */
/* #define AW_PID_2049_PLLCTRL1_DEFAULT		(0x5F08) */

/* PLLCTRL2 (0x53) detail */
/* PLL_IDFT bit 13:8 (PLLCTRL2 0x53) */
#define AW_PID_2049_PLL_IDFT_START_BIT	(8)
#define AW_PID_2049_PLL_IDFT_BITS_LEN	(6)
#define AW_PID_2049_PLL_IDFT_MASK		\
	(~(((1<<AW_PID_2049_PLL_IDFT_BITS_LEN)-1) << AW_PID_2049_PLL_IDFT_START_BIT))

#define AW_PID_2049_PLL_IDFT_0UA		(63)
#define AW_PID_2049_PLL_IDFT_0UA_VALUE	\
	(AW_PID_2049_PLL_IDFT_0UA << AW_PID_2049_PLL_IDFT_START_BIT)

#define AW_PID_2049_PLL_IDFT_20UA		(62)
#define AW_PID_2049_PLL_IDFT_20UA_VALUE	\
	(AW_PID_2049_PLL_IDFT_20UA << AW_PID_2049_PLL_IDFT_START_BIT)

#define AW_PID_2049_PLL_IDFT_40UA		(61)
#define AW_PID_2049_PLL_IDFT_40UA_VALUE	\
	(AW_PID_2049_PLL_IDFT_40UA << AW_PID_2049_PLL_IDFT_START_BIT)

#define AW_PID_2049_PLL_IDFT_60UA		(60)
#define AW_PID_2049_PLL_IDFT_60UA_VALUE	\
	(AW_PID_2049_PLL_IDFT_60UA << AW_PID_2049_PLL_IDFT_START_BIT)

#define AW_PID_2049_PLL_IDFT_80UA		(59)
#define AW_PID_2049_PLL_IDFT_80UA_VALUE	\
	(AW_PID_2049_PLL_IDFT_80UA << AW_PID_2049_PLL_IDFT_START_BIT)

#define AW_PID_2049_PLL_IDFT_100UA		(58)
#define AW_PID_2049_PLL_IDFT_100UA_VALUE	\
	(AW_PID_2049_PLL_IDFT_100UA << AW_PID_2049_PLL_IDFT_START_BIT)

#define AW_PID_2049_PLL_IDFT_120UA		(57)
#define AW_PID_2049_PLL_IDFT_120UA_VALUE	\
	(AW_PID_2049_PLL_IDFT_120UA << AW_PID_2049_PLL_IDFT_START_BIT)

#define AW_PID_2049_PLL_IDFT_140UA		(56)
#define AW_PID_2049_PLL_IDFT_140UA_VALUE	\
	(AW_PID_2049_PLL_IDFT_140UA << AW_PID_2049_PLL_IDFT_START_BIT)

#define AW_PID_2049_PLL_IDFT_DEFAULT_VALUE	(0)
#define AW_PID_2049_PLL_IDFT_DEFAULT	\
	(AW_PID_2049_PLL_IDFT_DEFAULT_VALUE << AW_PID_2049_PLL_IDFT_START_BIT)

/* PLL_RSEL bit 7:0 (PLLCTRL2 0x53) */
#define AW_PID_2049_PLL_RSEL_START_BIT	(0)
#define AW_PID_2049_PLL_RSEL_BITS_LEN	(8)
#define AW_PID_2049_PLL_RSEL_MASK		\
	(~(((1<<AW_PID_2049_PLL_RSEL_BITS_LEN)-1) << AW_PID_2049_PLL_RSEL_START_BIT))

#define AW_PID_2049_PLL_RSEL_0_KOHM		(0)
#define AW_PID_2049_PLL_RSEL_0_KOHM_VALUE	\
	(AW_PID_2049_PLL_RSEL_0_KOHM << AW_PID_2049_PLL_RSEL_START_BIT)

#define AW_PID_2049_PLL_RSEL_2_KOHM		(1)
#define AW_PID_2049_PLL_RSEL_2_KOHM_VALUE	\
	(AW_PID_2049_PLL_RSEL_2_KOHM << AW_PID_2049_PLL_RSEL_START_BIT)

#define AW_PID_2049_PLL_RSEL_510_KOHM	(255)
#define AW_PID_2049_PLL_RSEL_510_KOHM_VALUE	\
	(AW_PID_2049_PLL_RSEL_510_KOHM << AW_PID_2049_PLL_RSEL_START_BIT)

#define AW_PID_2049_PLL_RSEL_DEFAULT_VALUE	(0x2)
#define AW_PID_2049_PLL_RSEL_DEFAULT	\
	(AW_PID_2049_PLL_RSEL_DEFAULT_VALUE << AW_PID_2049_PLL_RSEL_START_BIT)

/* default value of PLLCTRL2 (0x53) */
/* #define AW_PID_2049_PLLCTRL2_DEFAULT		(0x0002) */

/* PLLCTRL3 (0x54) detail */
/* PDPLL bit 15 (PLLCTRL3 0x54) */
#define AW_PID_2049_PDPLL_START_BIT		(15)
#define AW_PID_2049_PDPLL_BITS_LEN		(1)
#define AW_PID_2049_PDPLL_MASK			\
	(~(((1<<AW_PID_2049_PDPLL_BITS_LEN)-1) << AW_PID_2049_PDPLL_START_BIT))

#define AW_PID_2049_PDPLL_DISABLE		(0)
#define AW_PID_2049_PDPLL_DISABLE_VALUE	\
	(AW_PID_2049_PDPLL_DISABLE << AW_PID_2049_PDPLL_START_BIT)

#define AW_PID_2049_PDPLL_ENABLE		(1)
#define AW_PID_2049_PDPLL_ENABLE_VALUE	\
	(AW_PID_2049_PDPLL_ENABLE << AW_PID_2049_PDPLL_START_BIT)

#define AW_PID_2049_PDPLL_DEFAULT_VALUE	(1)
#define AW_PID_2049_PDPLL_DEFAULT		\
	(AW_PID_2049_PDPLL_DEFAULT_VALUE << AW_PID_2049_PDPLL_START_BIT)

/* PLL_RZEROS bit 14:12 (PLLCTRL3 0x54) */
#define AW_PID_2049_PLL_RZEROS_START_BIT	(12)
#define AW_PID_2049_PLL_RZEROS_BITS_LEN	(3)
#define AW_PID_2049_PLL_RZEROS_MASK		\
	(~(((1<<AW_PID_2049_PLL_RZEROS_BITS_LEN)-1) << AW_PID_2049_PLL_RZEROS_START_BIT))

#define AW_PID_2049_PLL_RZEROS_0		(0)
#define AW_PID_2049_PLL_RZEROS_0_VALUE	\
	(AW_PID_2049_PLL_RZEROS_0 << AW_PID_2049_PLL_RZEROS_START_BIT)

#define AW_PID_2049_PLL_RZEROS_1		(1)
#define AW_PID_2049_PLL_RZEROS_1_VALUE	\
	(AW_PID_2049_PLL_RZEROS_1 << AW_PID_2049_PLL_RZEROS_START_BIT)

#define AW_PID_2049_PLL_RZEROS_2		(2)
#define AW_PID_2049_PLL_RZEROS_2_VALUE	\
	(AW_PID_2049_PLL_RZEROS_2 << AW_PID_2049_PLL_RZEROS_START_BIT)

#define AW_PID_2049_PLL_RZEROS_3		(3)
#define AW_PID_2049_PLL_RZEROS_3_VALUE	\
	(AW_PID_2049_PLL_RZEROS_3 << AW_PID_2049_PLL_RZEROS_START_BIT)

#define AW_PID_2049_PLL_RZEROS_4		(4)
#define AW_PID_2049_PLL_RZEROS_4_VALUE	\
	(AW_PID_2049_PLL_RZEROS_4 << AW_PID_2049_PLL_RZEROS_START_BIT)

#define AW_PID_2049_PLL_RZEROS_5		(5)
#define AW_PID_2049_PLL_RZEROS_5_VALUE	\
	(AW_PID_2049_PLL_RZEROS_5 << AW_PID_2049_PLL_RZEROS_START_BIT)

#define AW_PID_2049_PLL_RZEROS_6		(6)
#define AW_PID_2049_PLL_RZEROS_6_VALUE	\
	(AW_PID_2049_PLL_RZEROS_6 << AW_PID_2049_PLL_RZEROS_START_BIT)

#define AW_PID_2049_PLL_RZEROS_7		(7)
#define AW_PID_2049_PLL_RZEROS_7_VALUE	\
	(AW_PID_2049_PLL_RZEROS_7 << AW_PID_2049_PLL_RZEROS_START_BIT)

#define AW_PID_2049_PLL_RZEROS_DEFAULT_VALUE	(3)
#define AW_PID_2049_PLL_RZEROS_DEFAULT	\
	(AW_PID_2049_PLL_RZEROS_DEFAULT_VALUE << AW_PID_2049_PLL_RZEROS_START_BIT)

/* PLL_DIV_FB bit 10:8 (PLLCTRL3 0x54) */
#define AW_PID_2049_PLL_DIV_FB_START_BIT	(8)
#define AW_PID_2049_PLL_DIV_FB_BITS_LEN	(3)
#define AW_PID_2049_PLL_DIV_FB_MASK		\
	(~(((1<<AW_PID_2049_PLL_DIV_FB_BITS_LEN)-1) << AW_PID_2049_PLL_DIV_FB_START_BIT))

#define AW_PID_2049_PLL_DIV_FB_64		(0)
#define AW_PID_2049_PLL_DIV_FB_64_VALUE	\
	(AW_PID_2049_PLL_DIV_FB_64 << AW_PID_2049_PLL_DIV_FB_START_BIT)

#define AW_PID_2049_PLL_DIV_FB_128		(1)
#define AW_PID_2049_PLL_DIV_FB_128_VALUE	\
	(AW_PID_2049_PLL_DIV_FB_128 << AW_PID_2049_PLL_DIV_FB_START_BIT)

#define AW_PID_2049_PLL_DIV_FB_256		(2)
#define AW_PID_2049_PLL_DIV_FB_256_VALUE	\
	(AW_PID_2049_PLL_DIV_FB_256 << AW_PID_2049_PLL_DIV_FB_START_BIT)

#define AW_PID_2049_PLL_DIV_FB_512		(3)
#define AW_PID_2049_PLL_DIV_FB_512_VALUE	\
	(AW_PID_2049_PLL_DIV_FB_512 << AW_PID_2049_PLL_DIV_FB_START_BIT)

#define AW_PID_2049_PLL_DIV_FB_1024		(4)
#define AW_PID_2049_PLL_DIV_FB_1024_VALUE	\
	(AW_PID_2049_PLL_DIV_FB_1024 << AW_PID_2049_PLL_DIV_FB_START_BIT)

#define AW_PID_2049_PLL_DIV_FB_2048		(5)
#define AW_PID_2049_PLL_DIV_FB_2048_VALUE	\
	(AW_PID_2049_PLL_DIV_FB_2048 << AW_PID_2049_PLL_DIV_FB_START_BIT)

#define AW_PID_2049_PLL_DIV_FB_4096		(6)
#define AW_PID_2049_PLL_DIV_FB_4096_VALUE	\
	(AW_PID_2049_PLL_DIV_FB_4096 << AW_PID_2049_PLL_DIV_FB_START_BIT)

#define AW_PID_2049_PLL_DIV_FB_8192		(7)
#define AW_PID_2049_PLL_DIV_FB_8192_VALUE	\
	(AW_PID_2049_PLL_DIV_FB_8192 << AW_PID_2049_PLL_DIV_FB_START_BIT)

#define AW_PID_2049_PLL_DIV_FB_DEFAULT_VALUE	(0)
#define AW_PID_2049_PLL_DIV_FB_DEFAULT	\
	(AW_PID_2049_PLL_DIV_FB_DEFAULT_VALUE << AW_PID_2049_PLL_DIV_FB_START_BIT)

/* PLL_DIV_IN bit 6:0 (PLLCTRL3 0x54) */
#define AW_PID_2049_PLL_DIV_IN_START_BIT	(0)
#define AW_PID_2049_PLL_DIV_IN_BITS_LEN	(7)
#define AW_PID_2049_PLL_DIV_IN_MASK		\
	(~(((1<<AW_PID_2049_PLL_DIV_IN_BITS_LEN)-1) << AW_PID_2049_PLL_DIV_IN_START_BIT))

#define AW_PID_2049_PLL_DIV_IN_0		(0)
#define AW_PID_2049_PLL_DIV_IN_0_VALUE	\
	(AW_PID_2049_PLL_DIV_IN_0 << AW_PID_2049_PLL_DIV_IN_START_BIT)

#define AW_PID_2049_PLL_DIV_IN_1		(1)
#define AW_PID_2049_PLL_DIV_IN_1_VALUE	\
	(AW_PID_2049_PLL_DIV_IN_1 << AW_PID_2049_PLL_DIV_IN_START_BIT)

#define AW_PID_2049_PLL_DIV_IN_2		(2)
#define AW_PID_2049_PLL_DIV_IN_2_VALUE	\
	(AW_PID_2049_PLL_DIV_IN_2 << AW_PID_2049_PLL_DIV_IN_START_BIT)

#define AW_PID_2049_PLL_DIV_IN_127		(127)
#define AW_PID_2049_PLL_DIV_IN_127_VALUE	\
	(AW_PID_2049_PLL_DIV_IN_127 << AW_PID_2049_PLL_DIV_IN_START_BIT)

#define AW_PID_2049_PLL_DIV_IN_DEFAULT_VALUE	(2)
#define AW_PID_2049_PLL_DIV_IN_DEFAULT	\
	(AW_PID_2049_PLL_DIV_IN_DEFAULT_VALUE << AW_PID_2049_PLL_DIV_IN_START_BIT)

/* default value of PLLCTRL3 (0x54) */
/* #define AW_PID_2049_PLLCTRL3_DEFAULT		(0xB002) */

/* CDACTRL1 (0x55) detail */
/* DDT_GTDR bit 15:14 (CDACTRL1 0x55) */
#define AW_PID_2049_DDT_GTDR_START_BIT	(14)
#define AW_PID_2049_DDT_GTDR_BITS_LEN	(2)
#define AW_PID_2049_DDT_GTDR_MASK		\
	(~(((1<<AW_PID_2049_DDT_GTDR_BITS_LEN)-1) << AW_PID_2049_DDT_GTDR_START_BIT))

#define AW_PID_2049_DDT_GTDR_15NS		(0)
#define AW_PID_2049_DDT_GTDR_15NS_VALUE	\
	(AW_PID_2049_DDT_GTDR_15NS << AW_PID_2049_DDT_GTDR_START_BIT)

#define AW_PID_2049_DDT_GTDR_20NS		(1)
#define AW_PID_2049_DDT_GTDR_20NS_VALUE	\
	(AW_PID_2049_DDT_GTDR_20NS << AW_PID_2049_DDT_GTDR_START_BIT)

#define AW_PID_2049_DDT_GTDR_25NS		(2)
#define AW_PID_2049_DDT_GTDR_25NS_VALUE	\
	(AW_PID_2049_DDT_GTDR_25NS << AW_PID_2049_DDT_GTDR_START_BIT)

#define AW_PID_2049_DDT_GTDR_30NS		(3)
#define AW_PID_2049_DDT_GTDR_30NS_VALUE	\
	(AW_PID_2049_DDT_GTDR_30NS << AW_PID_2049_DDT_GTDR_START_BIT)

#define AW_PID_2049_DDT_GTDR_DEFAULT_VALUE	(0)
#define AW_PID_2049_DDT_GTDR_DEFAULT	\
	(AW_PID_2049_DDT_GTDR_DEFAULT_VALUE << AW_PID_2049_DDT_GTDR_START_BIT)

/* SR_CTRL bit 13 (CDACTRL1 0x55) */
#define AW_PID_2049_SR_CTRL_START_BIT	(13)
#define AW_PID_2049_SR_CTRL_BITS_LEN	(1)
#define AW_PID_2049_SR_CTRL_MASK		\
	(~(((1<<AW_PID_2049_SR_CTRL_BITS_LEN)-1) << AW_PID_2049_SR_CTRL_START_BIT))

#define AW_PID_2049_SR_CTRL_3P5NS		(0)
#define AW_PID_2049_SR_CTRL_3P5NS_VALUE	\
	(AW_PID_2049_SR_CTRL_3P5NS << AW_PID_2049_SR_CTRL_START_BIT)

#define AW_PID_2049_SR_CTRL_10NS		(1)
#define AW_PID_2049_SR_CTRL_10NS_VALUE	\
	(AW_PID_2049_SR_CTRL_10NS << AW_PID_2049_SR_CTRL_START_BIT)

#define AW_PID_2049_SR_CTRL_DEFAULT_VALUE	(0)
#define AW_PID_2049_SR_CTRL_DEFAULT		\
	(AW_PID_2049_SR_CTRL_DEFAULT_VALUE << AW_PID_2049_SR_CTRL_START_BIT)

/* T_OCP bit 12 (CDACTRL1 0x55) */
#define AW_PID_2049_T_OCP_START_BIT		(12)
#define AW_PID_2049_T_OCP_BITS_LEN		(1)
#define AW_PID_2049_T_OCP_MASK			\
	(~(((1<<AW_PID_2049_T_OCP_BITS_LEN)-1) << AW_PID_2049_T_OCP_START_BIT))

#define AW_PID_2049_T_OCP_0MS			(0)
#define AW_PID_2049_T_OCP_0MS_VALUE		\
	(AW_PID_2049_T_OCP_0MS << AW_PID_2049_T_OCP_START_BIT)

#define AW_PID_2049_T_OCP_200MS			(1)
#define AW_PID_2049_T_OCP_200MS_VALUE	\
	(AW_PID_2049_T_OCP_200MS << AW_PID_2049_T_OCP_START_BIT)

#define AW_PID_2049_T_OCP_DEFAULT_VALUE	(1)
#define AW_PID_2049_T_OCP_DEFAULT		\
	(AW_PID_2049_T_OCP_DEFAULT_VALUE << AW_PID_2049_T_OCP_START_BIT)

/* VCOM_FLT_RC bit 11 (CDACTRL1 0x55) */
#define AW_PID_2049_VCOM_FLT_RC_START_BIT	(11)
#define AW_PID_2049_VCOM_FLT_RC_BITS_LEN	(1)
#define AW_PID_2049_VCOM_FLT_RC_MASK	\
	(~(((1<<AW_PID_2049_VCOM_FLT_RC_BITS_LEN)-1) << AW_PID_2049_VCOM_FLT_RC_START_BIT))

#define AW_PID_2049_VCOM_FLT_RC_3KHZ	(0)
#define AW_PID_2049_VCOM_FLT_RC_3KHZ_VALUE	\
	(AW_PID_2049_VCOM_FLT_RC_3KHZ << AW_PID_2049_VCOM_FLT_RC_START_BIT)

#define AW_PID_2049_VCOM_FLT_RC_10KHZ	(1)
#define AW_PID_2049_VCOM_FLT_RC_10KHZ_VALUE	\
	(AW_PID_2049_VCOM_FLT_RC_10KHZ << AW_PID_2049_VCOM_FLT_RC_START_BIT)

#define AW_PID_2049_VCOM_FLT_RC_DEFAULT_VALUE	(0)
#define AW_PID_2049_VCOM_FLT_RC_DEFAULT	\
	(AW_PID_2049_VCOM_FLT_RC_DEFAULT_VALUE << AW_PID_2049_VCOM_FLT_RC_START_BIT)

/* AMP_OPD bit 10 (CDACTRL1 0x55) */
#define AW_PID_2049_AMP_OPD_START_BIT	(10)
#define AW_PID_2049_AMP_OPD_BITS_LEN	(1)
#define AW_PID_2049_AMP_OPD_MASK		\
	(~(((1<<AW_PID_2049_AMP_OPD_BITS_LEN)-1) << AW_PID_2049_AMP_OPD_START_BIT))

#define AW_PID_2049_AMP_OPD_DISABLE		(0)
#define AW_PID_2049_AMP_OPD_DISABLE_VALUE	\
	(AW_PID_2049_AMP_OPD_DISABLE << AW_PID_2049_AMP_OPD_START_BIT)

#define AW_PID_2049_AMP_OPD_ENABLE		(1)
#define AW_PID_2049_AMP_OPD_ENABLE_VALUE	\
	(AW_PID_2049_AMP_OPD_ENABLE << AW_PID_2049_AMP_OPD_START_BIT)

#define AW_PID_2049_AMP_OPD_DEFAULT_VALUE	(1)
#define AW_PID_2049_AMP_OPD_DEFAULT		\
	(AW_PID_2049_AMP_OPD_DEFAULT_VALUE << AW_PID_2049_AMP_OPD_START_BIT)

/* AMP_POPT bit 9:8 (CDACTRL1 0x55) */
#define AW_PID_2049_AMP_POPT_START_BIT	(8)
#define AW_PID_2049_AMP_POPT_BITS_LEN	(2)
#define AW_PID_2049_AMP_POPT_MASK		\
	(~(((1<<AW_PID_2049_AMP_POPT_BITS_LEN)-1) << AW_PID_2049_AMP_POPT_START_BIT))

#define AW_PID_2049_AMP_POPT_0P4MS		(0)
#define AW_PID_2049_AMP_POPT_0P4MS_VALUE	\
	(AW_PID_2049_AMP_POPT_0P4MS << AW_PID_2049_AMP_POPT_START_BIT)

#define AW_PID_2049_AMP_POPT_1P6MS		(1)
#define AW_PID_2049_AMP_POPT_1P6MS_VALUE	\
	(AW_PID_2049_AMP_POPT_1P6MS << AW_PID_2049_AMP_POPT_START_BIT)

#define AW_PID_2049_AMP_POPT_6P4MS		(2)
#define AW_PID_2049_AMP_POPT_6P4MS_VALUE	\
	(AW_PID_2049_AMP_POPT_6P4MS << AW_PID_2049_AMP_POPT_START_BIT)

#define AW_PID_2049_AMP_POPT_12P8MS		(3)
#define AW_PID_2049_AMP_POPT_12P8MS_VALUE	\
	(AW_PID_2049_AMP_POPT_12P8MS << AW_PID_2049_AMP_POPT_START_BIT)

#define AW_PID_2049_AMP_POPT_DEFAULT_VALUE	(0)
#define AW_PID_2049_AMP_POPT_DEFAULT	\
	(AW_PID_2049_AMP_POPT_DEFAULT_VALUE << AW_PID_2049_AMP_POPT_START_BIT)

/* COMP_CUR bit 7:6 (CDACTRL1 0x55) */
#define AW_PID_2049_COMP_CUR_START_BIT	(6)
#define AW_PID_2049_COMP_CUR_BITS_LEN	(2)
#define AW_PID_2049_COMP_CUR_MASK		\
	(~(((1<<AW_PID_2049_COMP_CUR_BITS_LEN)-1) << AW_PID_2049_COMP_CUR_START_BIT))

#define AW_PID_2049_COMP_CUR_AMP15UA_COMP_PWM5UA	(0)
#define AW_PID_2049_COMP_CUR_AMP15UA_COMP_PWM5UA_VALUE	\
	(AW_PID_2049_COMP_CUR_AMP15UA_COMP_PWM5UA << AW_PID_2049_COMP_CUR_START_BIT)

#define AW_PID_2049_COMP_CUR_AMP110UA_COMP_PWM5UA	(1)
#define AW_PID_2049_COMP_CUR_AMP110UA_COMP_PWM5UA_VALUE	\
	(AW_PID_2049_COMP_CUR_AMP110UA_COMP_PWM5UA << AW_PID_2049_COMP_CUR_START_BIT)

#define AW_PID_2049_COMP_CUR_AMP15UA_COMP_PWM10UA	(2)
#define AW_PID_2049_COMP_CUR_AMP15UA_COMP_PWM10UA_VALUE	\
	(AW_PID_2049_COMP_CUR_AMP15UA_COMP_PWM10UA << AW_PID_2049_COMP_CUR_START_BIT)

#define AW_PID_2049_COMP_CUR_AMP110UA_COMP_PWM10UA	(3)
#define AW_PID_2049_COMP_CUR_AMP110UA_COMP_PWM10UA_VALUE	\
	(AW_PID_2049_COMP_CUR_AMP110UA_COMP_PWM10UA << AW_PID_2049_COMP_CUR_START_BIT)

#define AW_PID_2049_COMP_CUR_DEFAULT_VALUE	(0)
#define AW_PID_2049_COMP_CUR_DEFAULT	\
	(AW_PID_2049_COMP_CUR_DEFAULT_VALUE << AW_PID_2049_COMP_CUR_START_BIT)

/* AMP_R2 bit 5:4 (CDACTRL1 0x55) */
#define AW_PID_2049_AMP_R2_START_BIT	(4)
#define AW_PID_2049_AMP_R2_BITS_LEN		(2)
#define AW_PID_2049_AMP_R2_MASK			\
	(~(((1<<AW_PID_2049_AMP_R2_BITS_LEN)-1) << AW_PID_2049_AMP_R2_START_BIT))

#define AW_PID_2049_AMP_R2_120_KHZ		(0)
#define AW_PID_2049_AMP_R2_120_KHZ_VALUE	\
	(AW_PID_2049_AMP_R2_120_KHZ << AW_PID_2049_AMP_R2_START_BIT)

#define AW_PID_2049_AMP_R2_80_KHZ		(1)
#define AW_PID_2049_AMP_R2_80_KHZ_VALUE	\
	(AW_PID_2049_AMP_R2_80_KHZ << AW_PID_2049_AMP_R2_START_BIT)

#define AW_PID_2049_AMP_R2_60_KHZ		(2)
#define AW_PID_2049_AMP_R2_60_KHZ_VALUE	\
	(AW_PID_2049_AMP_R2_60_KHZ << AW_PID_2049_AMP_R2_START_BIT)

#define AW_PID_2049_AMP_R2_40_KHZ		(3)
#define AW_PID_2049_AMP_R2_40_KHZ_VALUE	\
	(AW_PID_2049_AMP_R2_40_KHZ << AW_PID_2049_AMP_R2_START_BIT)

#define AW_PID_2049_AMP_R2_DEFAULT_VALUE	(0)
#define AW_PID_2049_AMP_R2_DEFAULT		\
	(AW_PID_2049_AMP_R2_DEFAULT_VALUE << AW_PID_2049_AMP_R2_START_BIT)

/* HN_DLYB bit 3 (CDACTRL1 0x55) */
#define AW_PID_2049_HN_DLYB_START_BIT	(3)
#define AW_PID_2049_HN_DLYB_BITS_LEN	(1)
#define AW_PID_2049_HN_DLYB_MASK		\
	(~(((1<<AW_PID_2049_HN_DLYB_BITS_LEN)-1) << AW_PID_2049_HN_DLYB_START_BIT))

#define AW_PID_2049_HN_DLYB_1P2NS		(0)
#define AW_PID_2049_HN_DLYB_1P2NS_VALUE	\
	(AW_PID_2049_HN_DLYB_1P2NS << AW_PID_2049_HN_DLYB_START_BIT)

#define AW_PID_2049_HN_DLYB_2P5NS		(1)
#define AW_PID_2049_HN_DLYB_2P5NS_VALUE	\
	(AW_PID_2049_HN_DLYB_2P5NS << AW_PID_2049_HN_DLYB_START_BIT)

#define AW_PID_2049_HN_DLYB_DEFAULT_VALUE	(0)
#define AW_PID_2049_HN_DLYB_DEFAULT		\
	(AW_PID_2049_HN_DLYB_DEFAULT_VALUE << AW_PID_2049_HN_DLYB_START_BIT)

/* LN_DLYB bit 2 (CDACTRL1 0x55) */
#define AW_PID_2049_LN_DLYB_START_BIT	(2)
#define AW_PID_2049_LN_DLYB_BITS_LEN	(1)
#define AW_PID_2049_LN_DLYB_MASK		\
	(~(((1<<AW_PID_2049_LN_DLYB_BITS_LEN)-1) << AW_PID_2049_LN_DLYB_START_BIT))

#define AW_PID_2049_LN_DLYB_1P2NS		(0)
#define AW_PID_2049_LN_DLYB_1P2NS_VALUE	\
	(AW_PID_2049_LN_DLYB_1P2NS << AW_PID_2049_LN_DLYB_START_BIT)

#define AW_PID_2049_LN_DLYB_2P5NS		(1)
#define AW_PID_2049_LN_DLYB_2P5NS_VALUE	\
	(AW_PID_2049_LN_DLYB_2P5NS << AW_PID_2049_LN_DLYB_START_BIT)

#define AW_PID_2049_LN_DLYB_DEFAULT_VALUE	(0)
#define AW_PID_2049_LN_DLYB_DEFAULT		\
	(AW_PID_2049_LN_DLYB_DEFAULT_VALUE << AW_PID_2049_LN_DLYB_START_BIT)

/* CLASSD_LDO bit 1 (CDACTRL1 0x55) */
#define AW_PID_2049_CLASSD_LDO_START_BIT	(1)
#define AW_PID_2049_CLASSD_LDO_BITS_LEN	(1)
#define AW_PID_2049_CLASSD_LDO_MASK		\
	(~(((1<<AW_PID_2049_CLASSD_LDO_BITS_LEN)-1) << AW_PID_2049_CLASSD_LDO_START_BIT))

#define AW_PID_2049_CLASSD_LDO_5P0V		(0)
#define AW_PID_2049_CLASSD_LDO_5P0V_VALUE	\
	(AW_PID_2049_CLASSD_LDO_5P0V << AW_PID_2049_CLASSD_LDO_START_BIT)

#define AW_PID_2049_CLASSD_LDO_5P4V		(1)
#define AW_PID_2049_CLASSD_LDO_5P4V_VALUE	\
	(AW_PID_2049_CLASSD_LDO_5P4V << AW_PID_2049_CLASSD_LDO_START_BIT)

#define AW_PID_2049_CLASSD_LDO_DEFAULT_VALUE	(0)
#define AW_PID_2049_CLASSD_LDO_DEFAULT	\
	(AW_PID_2049_CLASSD_LDO_DEFAULT_VALUE << AW_PID_2049_CLASSD_LDO_START_BIT)

/* EN_CLIP bit 0 (CDACTRL1 0x55) */
#define AW_PID_2049_EN_CLIP_START_BIT	(0)
#define AW_PID_2049_EN_CLIP_BITS_LEN	(1)
#define AW_PID_2049_EN_CLIP_MASK		\
	(~(((1<<AW_PID_2049_EN_CLIP_BITS_LEN)-1) << AW_PID_2049_EN_CLIP_START_BIT))

#define AW_PID_2049_EN_CLIP_DISABLE		(0)
#define AW_PID_2049_EN_CLIP_DISABLE_VALUE	\
	(AW_PID_2049_EN_CLIP_DISABLE << AW_PID_2049_EN_CLIP_START_BIT)

#define AW_PID_2049_EN_CLIP_ENABLE		(1)
#define AW_PID_2049_EN_CLIP_ENABLE_VALUE	\
	(AW_PID_2049_EN_CLIP_ENABLE << AW_PID_2049_EN_CLIP_START_BIT)

#define AW_PID_2049_EN_CLIP_DEFAULT_VALUE	(0)
#define AW_PID_2049_EN_CLIP_DEFAULT		\
	(AW_PID_2049_EN_CLIP_DEFAULT_VALUE << AW_PID_2049_EN_CLIP_START_BIT)

/* default value of CDACTRL1 (0x55) */
/* #define AW_PID_2049_CDACTRL1_DEFAULT		(0x1400) */

/* CDACTRL2 (0x56) detail */
/* AMP_IPWM bit 15 (CDACTRL2 0x56) */
#define AW_PID_2049_AMP_IPWM_START_BIT	(15)
#define AW_PID_2049_AMP_IPWM_BITS_LEN	(1)
#define AW_PID_2049_AMP_IPWM_MASK		\
	(~(((1<<AW_PID_2049_AMP_IPWM_BITS_LEN)-1) << AW_PID_2049_AMP_IPWM_START_BIT))

#define AW_PID_2049_AMP_IPWM_33UA		(0)
#define AW_PID_2049_AMP_IPWM_33UA_VALUE	\
	(AW_PID_2049_AMP_IPWM_33UA << AW_PID_2049_AMP_IPWM_START_BIT)

#define AW_PID_2049_AMP_IPWM_30UA		(1)
#define AW_PID_2049_AMP_IPWM_30UA_VALUE	\
	(AW_PID_2049_AMP_IPWM_30UA << AW_PID_2049_AMP_IPWM_START_BIT)

#define AW_PID_2049_AMP_IPWM_DEFAULT_VALUE	(0)
#define AW_PID_2049_AMP_IPWM_DEFAULT	\
	(AW_PID_2049_AMP_IPWM_DEFAULT_VALUE << AW_PID_2049_AMP_IPWM_START_BIT)

/* BYP_PWMSYNC bit 14 (CDACTRL2 0x56) */
#define AW_PID_2049_BYP_PWMSYNC_START_BIT	(14)
#define AW_PID_2049_BYP_PWMSYNC_BITS_LEN	(1)
#define AW_PID_2049_BYP_PWMSYNC_MASK	\
	(~(((1<<AW_PID_2049_BYP_PWMSYNC_BITS_LEN)-1) << AW_PID_2049_BYP_PWMSYNC_START_BIT))

#define AW_PID_2049_BYP_PWMSYNC_DISABLE	(0)
#define AW_PID_2049_BYP_PWMSYNC_DISABLE_VALUE	\
	(AW_PID_2049_BYP_PWMSYNC_DISABLE << AW_PID_2049_BYP_PWMSYNC_START_BIT)

#define AW_PID_2049_BYP_PWMSYNC_ENABLE	(1)
#define AW_PID_2049_BYP_PWMSYNC_ENABLE_VALUE	\
	(AW_PID_2049_BYP_PWMSYNC_ENABLE << AW_PID_2049_BYP_PWMSYNC_START_BIT)

#define AW_PID_2049_BYP_PWMSYNC_DEFAULT_VALUE	(0)
#define AW_PID_2049_BYP_PWMSYNC_DEFAULT	\
	(AW_PID_2049_BYP_PWMSYNC_DEFAULT_VALUE << AW_PID_2049_BYP_PWMSYNC_START_BIT)

/* EN_PWM_DIFF bit 13 (CDACTRL2 0x56) */
#define AW_PID_2049_EN_PWM_DIFF_START_BIT	(13)
#define AW_PID_2049_EN_PWM_DIFF_BITS_LEN	(1)
#define AW_PID_2049_EN_PWM_DIFF_MASK	\
	(~(((1<<AW_PID_2049_EN_PWM_DIFF_BITS_LEN)-1) << AW_PID_2049_EN_PWM_DIFF_START_BIT))

#define AW_PID_2049_EN_PWM_DIFF_DIFFERENTIAL	(0)
#define AW_PID_2049_EN_PWM_DIFF_DIFFERENTIAL_VALUE	\
	(AW_PID_2049_EN_PWM_DIFF_DIFFERENTIAL << AW_PID_2049_EN_PWM_DIFF_START_BIT)

#define AW_PID_2049_EN_PWM_DIFF_INVERTED	(1)
#define AW_PID_2049_EN_PWM_DIFF_INVERTED_VALUE	\
	(AW_PID_2049_EN_PWM_DIFF_INVERTED << AW_PID_2049_EN_PWM_DIFF_START_BIT)

#define AW_PID_2049_EN_PWM_DIFF_DEFAULT_VALUE	(0)
#define AW_PID_2049_EN_PWM_DIFF_DEFAULT	\
	(AW_PID_2049_EN_PWM_DIFF_DEFAULT_VALUE << AW_PID_2049_EN_PWM_DIFF_START_BIT)

/* PWM_SYN_INV bit 12 (CDACTRL2 0x56) */
#define AW_PID_2049_PWM_SYN_INV_START_BIT	(12)
#define AW_PID_2049_PWM_SYN_INV_BITS_LEN	(1)
#define AW_PID_2049_PWM_SYN_INV_MASK	\
	(~(((1<<AW_PID_2049_PWM_SYN_INV_BITS_LEN)-1) << AW_PID_2049_PWM_SYN_INV_START_BIT))

#define AW_PID_2049_PWM_SYN_INV_DISABLE	(0)
#define AW_PID_2049_PWM_SYN_INV_DISABLE_VALUE	\
	(AW_PID_2049_PWM_SYN_INV_DISABLE << AW_PID_2049_PWM_SYN_INV_START_BIT)

#define AW_PID_2049_PWM_SYN_INV_ENABLE	(1)
#define AW_PID_2049_PWM_SYN_INV_ENABLE_VALUE	\
	(AW_PID_2049_PWM_SYN_INV_ENABLE << AW_PID_2049_PWM_SYN_INV_START_BIT)

#define AW_PID_2049_PWM_SYN_INV_DEFAULT_VALUE	(0)
#define AW_PID_2049_PWM_SYN_INV_DEFAULT	\
	(AW_PID_2049_PWM_SYN_INV_DEFAULT_VALUE << AW_PID_2049_PWM_SYN_INV_START_BIT)

/* OCDT_DOUB bit 11 (CDACTRL2 0x56) */
#define AW_PID_2049_OCDT_DOUB_START_BIT	(11)
#define AW_PID_2049_OCDT_DOUB_BITS_LEN	(1)
#define AW_PID_2049_OCDT_DOUB_MASK		\
	(~(((1<<AW_PID_2049_OCDT_DOUB_BITS_LEN)-1) << AW_PID_2049_OCDT_DOUB_START_BIT))

#define AW_PID_2049_OCDT_DOUB_DISABLE	(0)
#define AW_PID_2049_OCDT_DOUB_DISABLE_VALUE	\
	(AW_PID_2049_OCDT_DOUB_DISABLE << AW_PID_2049_OCDT_DOUB_START_BIT)

#define AW_PID_2049_OCDT_DOUB_ENABLE	(1)
#define AW_PID_2049_OCDT_DOUB_ENABLE_VALUE	\
	(AW_PID_2049_OCDT_DOUB_ENABLE << AW_PID_2049_OCDT_DOUB_START_BIT)

#define AW_PID_2049_OCDT_DOUB_DEFAULT_VALUE	(0)
#define AW_PID_2049_OCDT_DOUB_DEFAULT	\
	(AW_PID_2049_OCDT_DOUB_DEFAULT_VALUE << AW_PID_2049_OCDT_DOUB_START_BIT)

/* PDUVL bit 10 (CDACTRL2 0x56) */
#define AW_PID_2049_PDUVL_START_BIT		(10)
#define AW_PID_2049_PDUVL_BITS_LEN		(1)
#define AW_PID_2049_PDUVL_MASK			\
	(~(((1<<AW_PID_2049_PDUVL_BITS_LEN)-1) << AW_PID_2049_PDUVL_START_BIT))

#define AW_PID_2049_PDUVL_NORMAL_WORKING	(0)
#define AW_PID_2049_PDUVL_NORMAL_WORKING_VALUE	\
	(AW_PID_2049_PDUVL_NORMAL_WORKING << AW_PID_2049_PDUVL_START_BIT)

#define AW_PID_2049_PDUVL_POWER_DOWN	(1)
#define AW_PID_2049_PDUVL_POWER_DOWN_VALUE	\
	(AW_PID_2049_PDUVL_POWER_DOWN << AW_PID_2049_PDUVL_START_BIT)

#define AW_PID_2049_PDUVL_DEFAULT_VALUE	(0)
#define AW_PID_2049_PDUVL_DEFAULT		\
	(AW_PID_2049_PDUVL_DEFAULT_VALUE << AW_PID_2049_PDUVL_START_BIT)

/* SET_UVLO bit 9:8 (CDACTRL2 0x56) */
#define AW_PID_2049_SET_UVLO_START_BIT	(8)
#define AW_PID_2049_SET_UVLO_BITS_LEN	(2)
#define AW_PID_2049_SET_UVLO_MASK		\
	(~(((1<<AW_PID_2049_SET_UVLO_BITS_LEN)-1) << AW_PID_2049_SET_UVLO_START_BIT))

#define AW_PID_2049_SET_UVLO_2P5V2P3V	(0)
#define AW_PID_2049_SET_UVLO_2P5V2P3V_VALUE	\
	(AW_PID_2049_SET_UVLO_2P5V2P3V << AW_PID_2049_SET_UVLO_START_BIT)

#define AW_PID_2049_SET_UVLO_2P6V2P4V	(1)
#define AW_PID_2049_SET_UVLO_2P6V2P4V_VALUE	\
	(AW_PID_2049_SET_UVLO_2P6V2P4V << AW_PID_2049_SET_UVLO_START_BIT)

#define AW_PID_2049_SET_UVLO_2P7V2P5V	(2)
#define AW_PID_2049_SET_UVLO_2P7V2P5V_VALUE	\
	(AW_PID_2049_SET_UVLO_2P7V2P5V << AW_PID_2049_SET_UVLO_START_BIT)

#define AW_PID_2049_SET_UVLO_2P8V2P6V	(3)
#define AW_PID_2049_SET_UVLO_2P8V2P6V_VALUE	\
	(AW_PID_2049_SET_UVLO_2P8V2P6V << AW_PID_2049_SET_UVLO_START_BIT)

#define AW_PID_2049_SET_UVLO_DEFAULT_VALUE	(1)
#define AW_PID_2049_SET_UVLO_DEFAULT	\
	(AW_PID_2049_SET_UVLO_DEFAULT_VALUE << AW_PID_2049_SET_UVLO_START_BIT)

/* EN_PDCDAOUT bit 7 (CDACTRL2 0x56) */
#define AW_PID_2049_EN_PDCDAOUT_START_BIT	(7)
#define AW_PID_2049_EN_PDCDAOUT_BITS_LEN	(1)
#define AW_PID_2049_EN_PDCDAOUT_MASK	\
	(~(((1<<AW_PID_2049_EN_PDCDAOUT_BITS_LEN)-1) << AW_PID_2049_EN_PDCDAOUT_START_BIT))

#define AW_PID_2049_EN_PDCDAOUT_DISABLE	(0)
#define AW_PID_2049_EN_PDCDAOUT_DISABLE_VALUE	\
	(AW_PID_2049_EN_PDCDAOUT_DISABLE << AW_PID_2049_EN_PDCDAOUT_START_BIT)

#define AW_PID_2049_EN_PDCDAOUT_ENABLE	(1)
#define AW_PID_2049_EN_PDCDAOUT_ENABLE_VALUE	\
	(AW_PID_2049_EN_PDCDAOUT_ENABLE << AW_PID_2049_EN_PDCDAOUT_START_BIT)

#define AW_PID_2049_EN_PDCDAOUT_DEFAULT_VALUE	(0)
#define AW_PID_2049_EN_PDCDAOUT_DEFAULT	\
	(AW_PID_2049_EN_PDCDAOUT_DEFAULT_VALUE << AW_PID_2049_EN_PDCDAOUT_START_BIT)

/* IDAC_SPLIT bit 6 (CDACTRL2 0x56) */
#define AW_PID_2049_IDAC_SPLIT_START_BIT	(6)
#define AW_PID_2049_IDAC_SPLIT_BITS_LEN	(1)
#define AW_PID_2049_IDAC_SPLIT_MASK		\
	(~(((1<<AW_PID_2049_IDAC_SPLIT_BITS_LEN)-1) << AW_PID_2049_IDAC_SPLIT_START_BIT))

#define AW_PID_2049_IDAC_SPLIT_WORKING	(0)
#define AW_PID_2049_IDAC_SPLIT_WORKING_VALUE	\
	(AW_PID_2049_IDAC_SPLIT_WORKING << AW_PID_2049_IDAC_SPLIT_START_BIT)

#define AW_PID_2049_IDAC_SPLIT_SHORTED	(1)
#define AW_PID_2049_IDAC_SPLIT_SHORTED_VALUE	\
	(AW_PID_2049_IDAC_SPLIT_SHORTED << AW_PID_2049_IDAC_SPLIT_START_BIT)

#define AW_PID_2049_IDAC_SPLIT_DEFAULT_VALUE	(1)
#define AW_PID_2049_IDAC_SPLIT_DEFAULT	\
	(AW_PID_2049_IDAC_SPLIT_DEFAULT_VALUE << AW_PID_2049_IDAC_SPLIT_START_BIT)

/* OT_SEL bit 5 (CDACTRL2 0x56) */
#define AW_PID_2049_OT_SEL_START_BIT	(5)
#define AW_PID_2049_OT_SEL_BITS_LEN		(1)
#define AW_PID_2049_OT_SEL_MASK			\
	(~(((1<<AW_PID_2049_OT_SEL_BITS_LEN)-1) << AW_PID_2049_OT_SEL_START_BIT))

#define AW_PID_2049_OT_SEL_160			(0)
#define AW_PID_2049_OT_SEL_160_VALUE	\
	(AW_PID_2049_OT_SEL_160 << AW_PID_2049_OT_SEL_START_BIT)

#define AW_PID_2049_OT_SEL_150			(1)
#define AW_PID_2049_OT_SEL_150_VALUE	\
	(AW_PID_2049_OT_SEL_150 << AW_PID_2049_OT_SEL_START_BIT)

#define AW_PID_2049_OT_SEL_DEFAULT_VALUE	(0)
#define AW_PID_2049_OT_SEL_DEFAULT		\
	(AW_PID_2049_OT_SEL_DEFAULT_VALUE << AW_PID_2049_OT_SEL_START_BIT)

/* OCSWD bit 4 (CDACTRL2 0x56) */
#define AW_PID_2049_OCSWD_START_BIT		(4)
#define AW_PID_2049_OCSWD_BITS_LEN		(1)
#define AW_PID_2049_OCSWD_MASK			\
	(~(((1<<AW_PID_2049_OCSWD_BITS_LEN)-1) << AW_PID_2049_OCSWD_START_BIT))

#define AW_PID_2049_OCSWD_GATEDRIVER	(0)
#define AW_PID_2049_OCSWD_GATEDRIVER_VALUE	\
	(AW_PID_2049_OCSWD_GATEDRIVER << AW_PID_2049_OCSWD_START_BIT)

#define AW_PID_2049_OCSWD_PULLMINUS_DOWN_TRANSISTOR	(1)
#define AW_PID_2049_OCSWD_PULLMINUS_DOWN_TRANSISTOR_VALUE	\
	(AW_PID_2049_OCSWD_PULLMINUS_DOWN_TRANSISTOR << AW_PID_2049_OCSWD_START_BIT)

#define AW_PID_2049_OCSWD_DEFAULT_VALUE	(0)
#define AW_PID_2049_OCSWD_DEFAULT		\
	(AW_PID_2049_OCSWD_DEFAULT_VALUE << AW_PID_2049_OCSWD_START_BIT)

/* SET_OC_DT bit 3:2 (CDACTRL2 0x56) */
#define AW_PID_2049_SET_OC_DT_START_BIT	(2)
#define AW_PID_2049_SET_OC_DT_BITS_LEN	(2)
#define AW_PID_2049_SET_OC_DT_MASK		\
	(~(((1<<AW_PID_2049_SET_OC_DT_BITS_LEN)-1) << AW_PID_2049_SET_OC_DT_START_BIT))

#define AW_PID_2049_SET_OC_DT_40NS		(0)
#define AW_PID_2049_SET_OC_DT_40NS_VALUE	\
	(AW_PID_2049_SET_OC_DT_40NS << AW_PID_2049_SET_OC_DT_START_BIT)

#define AW_PID_2049_SET_OC_DT_90NS		(1)
#define AW_PID_2049_SET_OC_DT_90NS_VALUE	\
	(AW_PID_2049_SET_OC_DT_90NS << AW_PID_2049_SET_OC_DT_START_BIT)

#define AW_PID_2049_SET_OC_DT_130NS		(2)
#define AW_PID_2049_SET_OC_DT_130NS_VALUE	\
	(AW_PID_2049_SET_OC_DT_130NS << AW_PID_2049_SET_OC_DT_START_BIT)

#define AW_PID_2049_SET_OC_DT_180NS		(3)
#define AW_PID_2049_SET_OC_DT_180NS_VALUE	\
	(AW_PID_2049_SET_OC_DT_180NS << AW_PID_2049_SET_OC_DT_START_BIT)

#define AW_PID_2049_SET_OC_DT_DEFAULT_VALUE	(2)
#define AW_PID_2049_SET_OC_DT_DEFAULT	\
	(AW_PID_2049_SET_OC_DT_DEFAULT_VALUE << AW_PID_2049_SET_OC_DT_START_BIT)

/* SET_IOC bit 1:0 (CDACTRL2 0x56) */
#define AW_PID_2049_SET_IOC_START_BIT	(0)
#define AW_PID_2049_SET_IOC_BITS_LEN	(2)
#define AW_PID_2049_SET_IOC_MASK		\
	(~(((1<<AW_PID_2049_SET_IOC_BITS_LEN)-1) << AW_PID_2049_SET_IOC_START_BIT))

#define AW_PID_2049_SET_IOC_3P5A		(0)
#define AW_PID_2049_SET_IOC_3P5A_VALUE	\
	(AW_PID_2049_SET_IOC_3P5A << AW_PID_2049_SET_IOC_START_BIT)

#define AW_PID_2049_SET_IOC_4P2A		(1)
#define AW_PID_2049_SET_IOC_4P2A_VALUE	\
	(AW_PID_2049_SET_IOC_4P2A << AW_PID_2049_SET_IOC_START_BIT)

#define AW_PID_2049_SET_IOC_5P0A		(2)
#define AW_PID_2049_SET_IOC_5P0A_VALUE	\
	(AW_PID_2049_SET_IOC_5P0A << AW_PID_2049_SET_IOC_START_BIT)

#define AW_PID_2049_SET_IOC_5P4A		(3)
#define AW_PID_2049_SET_IOC_5P4A_VALUE	\
	(AW_PID_2049_SET_IOC_5P4A << AW_PID_2049_SET_IOC_START_BIT)

#define AW_PID_2049_SET_IOC_DEFAULT_VALUE	(1)
#define AW_PID_2049_SET_IOC_DEFAULT		\
	(AW_PID_2049_SET_IOC_DEFAULT_VALUE << AW_PID_2049_SET_IOC_START_BIT)

/* default value of CDACTRL2 (0x56) */
/* #define AW_PID_2049_CDACTRL2_DEFAULT		(0x0149) */

/* SADCCTRL1 (0x57) detail */
/* BAT_HYST bit 15:13 (SADCCTRL1 0x57) */
#define AW_PID_2049_BAT_HYST_START_BIT	(13)
#define AW_PID_2049_BAT_HYST_BITS_LEN	(3)
#define AW_PID_2049_BAT_HYST_MASK		\
	(~(((1<<AW_PID_2049_BAT_HYST_BITS_LEN)-1) << AW_PID_2049_BAT_HYST_START_BIT))

#define AW_PID_2049_BAT_HYST_50_MV		(0)
#define AW_PID_2049_BAT_HYST_50_MV_VALUE	\
	(AW_PID_2049_BAT_HYST_50_MV << AW_PID_2049_BAT_HYST_START_BIT)

#define AW_PID_2049_BAT_HYST_100_MV		(1)
#define AW_PID_2049_BAT_HYST_100_MV_VALUE	\
	(AW_PID_2049_BAT_HYST_100_MV << AW_PID_2049_BAT_HYST_START_BIT)

#define AW_PID_2049_BAT_HYST_150_MV		(2)
#define AW_PID_2049_BAT_HYST_150_MV_VALUE	\
	(AW_PID_2049_BAT_HYST_150_MV << AW_PID_2049_BAT_HYST_START_BIT)

#define AW_PID_2049_BAT_HYST_200_MV		(3)
#define AW_PID_2049_BAT_HYST_200_MV_VALUE	\
	(AW_PID_2049_BAT_HYST_200_MV << AW_PID_2049_BAT_HYST_START_BIT)

#define AW_PID_2049_BAT_HYST_250_MV		(4)
#define AW_PID_2049_BAT_HYST_250_MV_VALUE	\
	(AW_PID_2049_BAT_HYST_250_MV << AW_PID_2049_BAT_HYST_START_BIT)

#define AW_PID_2049_BAT_HYST_300_MV		(5)
#define AW_PID_2049_BAT_HYST_300_MV_VALUE	\
	(AW_PID_2049_BAT_HYST_300_MV << AW_PID_2049_BAT_HYST_START_BIT)

#define AW_PID_2049_BAT_HYST_400_MV		(6)
#define AW_PID_2049_BAT_HYST_400_MV_VALUE	\
	(AW_PID_2049_BAT_HYST_400_MV << AW_PID_2049_BAT_HYST_START_BIT)

#define AW_PID_2049_BAT_HYST_500_MV		(7)
#define AW_PID_2049_BAT_HYST_500_MV_VALUE	\
	(AW_PID_2049_BAT_HYST_500_MV << AW_PID_2049_BAT_HYST_START_BIT)

#define AW_PID_2049_BAT_HYST_DEFAULT_VALUE	(0)
#define AW_PID_2049_BAT_HYST_DEFAULT	\
	(AW_PID_2049_BAT_HYST_DEFAULT_VALUE << AW_PID_2049_BAT_HYST_START_BIT)

/* TSEN_CTRL bit 12 (SADCCTRL1 0x57) */
#define AW_PID_2049_TSEN_CTRL_START_BIT	(12)
#define AW_PID_2049_TSEN_CTRL_BITS_LEN	(1)
#define AW_PID_2049_TSEN_CTRL_MASK		\
	(~(((1<<AW_PID_2049_TSEN_CTRL_BITS_LEN)-1) << AW_PID_2049_TSEN_CTRL_START_BIT))

#define AW_PID_2049_TSEN_CTRL_OSMINUS_TRIM	(0)
#define AW_PID_2049_TSEN_CTRL_OSMINUS_TRIM_VALUE	\
	(AW_PID_2049_TSEN_CTRL_OSMINUS_TRIM << AW_PID_2049_TSEN_CTRL_START_BIT)

#define AW_PID_2049_TSEN_CTRL_NORMAL	(1)
#define AW_PID_2049_TSEN_CTRL_NORMAL_VALUE	\
	(AW_PID_2049_TSEN_CTRL_NORMAL << AW_PID_2049_TSEN_CTRL_START_BIT)

#define AW_PID_2049_TSEN_CTRL_DEFAULT_VALUE	(1)
#define AW_PID_2049_TSEN_CTRL_DEFAULT	\
	(AW_PID_2049_TSEN_CTRL_DEFAULT_VALUE << AW_PID_2049_TSEN_CTRL_START_BIT)

/* TEMP_SEN bit 11 (SADCCTRL1 0x57) */
#define AW_PID_2049_TEMP_SEN_START_BIT	(11)
#define AW_PID_2049_TEMP_SEN_BITS_LEN	(1)
#define AW_PID_2049_TEMP_SEN_MASK		\
	(~(((1<<AW_PID_2049_TEMP_SEN_BITS_LEN)-1) << AW_PID_2049_TEMP_SEN_START_BIT))

#define AW_PID_2049_TEMP_SEN_DISABLE	(0)
#define AW_PID_2049_TEMP_SEN_DISABLE_VALUE	\
	(AW_PID_2049_TEMP_SEN_DISABLE << AW_PID_2049_TEMP_SEN_START_BIT)

#define AW_PID_2049_TEMP_SEN_ENABLE		(1)
#define AW_PID_2049_TEMP_SEN_ENABLE_VALUE	\
	(AW_PID_2049_TEMP_SEN_ENABLE << AW_PID_2049_TEMP_SEN_START_BIT)

#define AW_PID_2049_TEMP_SEN_DEFAULT_VALUE	(1)
#define AW_PID_2049_TEMP_SEN_DEFAULT	\
	(AW_PID_2049_TEMP_SEN_DEFAULT_VALUE << AW_PID_2049_TEMP_SEN_START_BIT)

/* TEMP_VAREN bit 10 (SADCCTRL1 0x57) */
#define AW_PID_2049_TEMP_VAREN_START_BIT	(10)
#define AW_PID_2049_TEMP_VAREN_BITS_LEN	(1)
#define AW_PID_2049_TEMP_VAREN_MASK		\
	(~(((1<<AW_PID_2049_TEMP_VAREN_BITS_LEN)-1) << AW_PID_2049_TEMP_VAREN_START_BIT))

#define AW_PID_2049_TEMP_VAREN_DISABLE	(0)
#define AW_PID_2049_TEMP_VAREN_DISABLE_VALUE	\
	(AW_PID_2049_TEMP_VAREN_DISABLE << AW_PID_2049_TEMP_VAREN_START_BIT)

#define AW_PID_2049_TEMP_VAREN_ENABLE	(1)
#define AW_PID_2049_TEMP_VAREN_ENABLE_VALUE	\
	(AW_PID_2049_TEMP_VAREN_ENABLE << AW_PID_2049_TEMP_VAREN_START_BIT)

#define AW_PID_2049_TEMP_VAREN_DEFAULT_VALUE	(0)
#define AW_PID_2049_TEMP_VAREN_DEFAULT	\
	(AW_PID_2049_TEMP_VAREN_DEFAULT_VALUE << AW_PID_2049_TEMP_VAREN_START_BIT)

/* TEMP_VAR bit 9:8 (SADCCTRL1 0x57) */
#define AW_PID_2049_TEMP_VAR_START_BIT	(8)
#define AW_PID_2049_TEMP_VAR_BITS_LEN	(2)
#define AW_PID_2049_TEMP_VAR_MASK		\
	(~(((1<<AW_PID_2049_TEMP_VAR_BITS_LEN)-1) << AW_PID_2049_TEMP_VAR_START_BIT))

#define AW_PID_2049_TEMP_VAR_2			(0)
#define AW_PID_2049_TEMP_VAR_2_VALUE	\
	(AW_PID_2049_TEMP_VAR_2 << AW_PID_2049_TEMP_VAR_START_BIT)

#define AW_PID_2049_TEMP_VAR_4			(1)
#define AW_PID_2049_TEMP_VAR_4_VALUE	\
	(AW_PID_2049_TEMP_VAR_4 << AW_PID_2049_TEMP_VAR_START_BIT)

#define AW_PID_2049_TEMP_VAR_8			(2)
#define AW_PID_2049_TEMP_VAR_8_VALUE	\
	(AW_PID_2049_TEMP_VAR_8 << AW_PID_2049_TEMP_VAR_START_BIT)

#define AW_PID_2049_TEMP_VAR_16			(3)
#define AW_PID_2049_TEMP_VAR_16_VALUE	\
	(AW_PID_2049_TEMP_VAR_16 << AW_PID_2049_TEMP_VAR_START_BIT)

#define AW_PID_2049_TEMP_VAR_DEFAULT_VALUE	(0)
#define AW_PID_2049_TEMP_VAR_DEFAULT	\
	(AW_PID_2049_TEMP_VAR_DEFAULT_VALUE << AW_PID_2049_TEMP_VAR_START_BIT)

/* SADC_EN bit 7 (SADCCTRL1 0x57) */
#define AW_PID_2049_SADC_EN_START_BIT	(7)
#define AW_PID_2049_SADC_EN_BITS_LEN	(1)
#define AW_PID_2049_SADC_EN_MASK		\
	(~(((1<<AW_PID_2049_SADC_EN_BITS_LEN)-1) << AW_PID_2049_SADC_EN_START_BIT))

#define AW_PID_2049_SADC_EN_DISABLE		(0)
#define AW_PID_2049_SADC_EN_DISABLE_VALUE	\
	(AW_PID_2049_SADC_EN_DISABLE << AW_PID_2049_SADC_EN_START_BIT)

#define AW_PID_2049_SADC_EN_ENABLE		(1)
#define AW_PID_2049_SADC_EN_ENABLE_VALUE	\
	(AW_PID_2049_SADC_EN_ENABLE << AW_PID_2049_SADC_EN_START_BIT)

#define AW_PID_2049_SADC_EN_DEFAULT_VALUE	(1)
#define AW_PID_2049_SADC_EN_DEFAULT		\
	(AW_PID_2049_SADC_EN_DEFAULT_VALUE << AW_PID_2049_SADC_EN_START_BIT)

/* ADO_SLMD bit 6 (SADCCTRL1 0x57) */
#define AW_PID_2049_ADO_SLMD_START_BIT	(6)
#define AW_PID_2049_ADO_SLMD_BITS_LEN	(1)
#define AW_PID_2049_ADO_SLMD_MASK		\
	(~(((1<<AW_PID_2049_ADO_SLMD_BITS_LEN)-1) << AW_PID_2049_ADO_SLMD_START_BIT))

#define AW_PID_2049_ADO_SLMD_32			(0)
#define AW_PID_2049_ADO_SLMD_32_VALUE	\
	(AW_PID_2049_ADO_SLMD_32 << AW_PID_2049_ADO_SLMD_START_BIT)

#define AW_PID_2049_ADO_SLMD_64			(1)
#define AW_PID_2049_ADO_SLMD_64_VALUE	\
	(AW_PID_2049_ADO_SLMD_64 << AW_PID_2049_ADO_SLMD_START_BIT)

#define AW_PID_2049_ADO_SLMD_DEFAULT_VALUE	(0)
#define AW_PID_2049_ADO_SLMD_DEFAULT	\
	(AW_PID_2049_ADO_SLMD_DEFAULT_VALUE << AW_PID_2049_ADO_SLMD_START_BIT)

/* SADC_MDSEL bit 5 (SADCCTRL1 0x57) */
#define AW_PID_2049_SADC_MDSEL_START_BIT	(5)
#define AW_PID_2049_SADC_MDSEL_BITS_LEN	(1)
#define AW_PID_2049_SADC_MDSEL_MASK		\
	(~(((1<<AW_PID_2049_SADC_MDSEL_BITS_LEN)-1) << AW_PID_2049_SADC_MDSEL_START_BIT))

#define AW_PID_2049_SADC_MDSEL_AVERAGE	(0)
#define AW_PID_2049_SADC_MDSEL_AVERAGE_VALUE	\
	(AW_PID_2049_SADC_MDSEL_AVERAGE << AW_PID_2049_SADC_MDSEL_START_BIT)

#define AW_PID_2049_SADC_MDSEL_REALTIME	(1)
#define AW_PID_2049_SADC_MDSEL_REALTIME_VALUE	\
	(AW_PID_2049_SADC_MDSEL_REALTIME << AW_PID_2049_SADC_MDSEL_START_BIT)

#define AW_PID_2049_SADC_MDSEL_DEFAULT_VALUE	(0)
#define AW_PID_2049_SADC_MDSEL_DEFAULT	\
	(AW_PID_2049_SADC_MDSEL_DEFAULT_VALUE << AW_PID_2049_SADC_MDSEL_START_BIT)

/* SADC_CLKSEL bit 4 (SADCCTRL1 0x57) */
#define AW_PID_2049_SADC_CLKSEL_START_BIT	(4)
#define AW_PID_2049_SADC_CLKSEL_BITS_LEN	(1)
#define AW_PID_2049_SADC_CLKSEL_MASK	\
	(~(((1<<AW_PID_2049_SADC_CLKSEL_BITS_LEN)-1) << AW_PID_2049_SADC_CLKSEL_START_BIT))

#define AW_PID_2049_SADC_CLKSEL_64FS	(0)
#define AW_PID_2049_SADC_CLKSEL_64FS_VALUE	\
	(AW_PID_2049_SADC_CLKSEL_64FS << AW_PID_2049_SADC_CLKSEL_START_BIT)

#define AW_PID_2049_SADC_CLKSEL_128FS	(1)
#define AW_PID_2049_SADC_CLKSEL_128FS_VALUE	\
	(AW_PID_2049_SADC_CLKSEL_128FS << AW_PID_2049_SADC_CLKSEL_START_BIT)

#define AW_PID_2049_SADC_CLKSEL_DEFAULT_VALUE	(0)
#define AW_PID_2049_SADC_CLKSEL_DEFAULT	\
	(AW_PID_2049_SADC_CLKSEL_DEFAULT_VALUE << AW_PID_2049_SADC_CLKSEL_START_BIT)

/* CHOP_MDLY bit 3:2 (SADCCTRL1 0x57) */
#define AW_PID_2049_CHOP_MDLY_START_BIT	(2)
#define AW_PID_2049_CHOP_MDLY_BITS_LEN	(2)
#define AW_PID_2049_CHOP_MDLY_MASK		\
	(~(((1<<AW_PID_2049_CHOP_MDLY_BITS_LEN)-1) << AW_PID_2049_CHOP_MDLY_START_BIT))

#define AW_PID_2049_CHOP_MDLY_DEFAULT_VALUE	(1)
#define AW_PID_2049_CHOP_MDLY_DEFAULT	\
	(AW_PID_2049_CHOP_MDLY_DEFAULT_VALUE << AW_PID_2049_CHOP_MDLY_START_BIT)

/* CHOP_LDLY bit 1:0 (SADCCTRL1 0x57) */
#define AW_PID_2049_CHOP_LDLY_START_BIT	(0)
#define AW_PID_2049_CHOP_LDLY_BITS_LEN	(2)
#define AW_PID_2049_CHOP_LDLY_MASK		\
	(~(((1<<AW_PID_2049_CHOP_LDLY_BITS_LEN)-1) << AW_PID_2049_CHOP_LDLY_START_BIT))

#define AW_PID_2049_CHOP_LDLY_2			(0)
#define AW_PID_2049_CHOP_LDLY_2_VALUE	\
	(AW_PID_2049_CHOP_LDLY_2 << AW_PID_2049_CHOP_LDLY_START_BIT)

#define AW_PID_2049_CHOP_LDLY_8			(1)
#define AW_PID_2049_CHOP_LDLY_8_VALUE	\
	(AW_PID_2049_CHOP_LDLY_8 << AW_PID_2049_CHOP_LDLY_START_BIT)

#define AW_PID_2049_CHOP_LDLY_32		(2)
#define AW_PID_2049_CHOP_LDLY_32_VALUE	\
	(AW_PID_2049_CHOP_LDLY_32 << AW_PID_2049_CHOP_LDLY_START_BIT)

#define AW_PID_2049_CHOP_LDLY_128		(3)
#define AW_PID_2049_CHOP_LDLY_128_VALUE	\
	(AW_PID_2049_CHOP_LDLY_128 << AW_PID_2049_CHOP_LDLY_START_BIT)

#define AW_PID_2049_CHOP_LDLY_DEFAULT_VALUE	(0)
#define AW_PID_2049_CHOP_LDLY_DEFAULT	\
	(AW_PID_2049_CHOP_LDLY_DEFAULT_VALUE << AW_PID_2049_CHOP_LDLY_START_BIT)

/* default value of SADCCTRL1 (0x57) */
/* #define AW_PID_2049_SADCCTRL1_DEFAULT		(0x1884) */

/* SADCCTRL2 (0x58) detail */
/* CP_HVBAT bit 15 (SADCCTRL2 0x58) */
#define AW_PID_2049_CP_HVBAT_START_BIT	(15)
#define AW_PID_2049_CP_HVBAT_BITS_LEN	(1)
#define AW_PID_2049_CP_HVBAT_MASK		\
	(~(((1<<AW_PID_2049_CP_HVBAT_BITS_LEN)-1) << AW_PID_2049_CP_HVBAT_START_BIT))

#define AW_PID_2049_CP_HVBAT_DISABLE	(0)
#define AW_PID_2049_CP_HVBAT_DISABLE_VALUE	\
	(AW_PID_2049_CP_HVBAT_DISABLE << AW_PID_2049_CP_HVBAT_START_BIT)

#define AW_PID_2049_CP_HVBAT_ENABLE		(1)
#define AW_PID_2049_CP_HVBAT_ENABLE_VALUE	\
	(AW_PID_2049_CP_HVBAT_ENABLE << AW_PID_2049_CP_HVBAT_START_BIT)

#define AW_PID_2049_CP_HVBAT_DEFAULT_VALUE	(0)
#define AW_PID_2049_CP_HVBAT_DEFAULT	\
	(AW_PID_2049_CP_HVBAT_DEFAULT_VALUE << AW_PID_2049_CP_HVBAT_START_BIT)

/* BAT_SFGD bit 14:12 (SADCCTRL2 0x58) */
#define AW_PID_2049_BAT_SFGD_START_BIT	(12)
#define AW_PID_2049_BAT_SFGD_BITS_LEN	(3)
#define AW_PID_2049_BAT_SFGD_MASK		\
	(~(((1<<AW_PID_2049_BAT_SFGD_BITS_LEN)-1) << AW_PID_2049_BAT_SFGD_START_BIT))

#define AW_PID_2049_BAT_SFGD_2P6V		(0)
#define AW_PID_2049_BAT_SFGD_2P6V_VALUE	\
	(AW_PID_2049_BAT_SFGD_2P6V << AW_PID_2049_BAT_SFGD_START_BIT)

#define AW_PID_2049_BAT_SFGD_2P7V		(1)
#define AW_PID_2049_BAT_SFGD_2P7V_VALUE	\
	(AW_PID_2049_BAT_SFGD_2P7V << AW_PID_2049_BAT_SFGD_START_BIT)

#define AW_PID_2049_BAT_SFGD_2P8V		(2)
#define AW_PID_2049_BAT_SFGD_2P8V_VALUE	\
	(AW_PID_2049_BAT_SFGD_2P8V << AW_PID_2049_BAT_SFGD_START_BIT)

#define AW_PID_2049_BAT_SFGD_2P9V		(3)
#define AW_PID_2049_BAT_SFGD_2P9V_VALUE	\
	(AW_PID_2049_BAT_SFGD_2P9V << AW_PID_2049_BAT_SFGD_START_BIT)

#define AW_PID_2049_BAT_SFGD_3P0V		(4)
#define AW_PID_2049_BAT_SFGD_3P0V_VALUE	\
	(AW_PID_2049_BAT_SFGD_3P0V << AW_PID_2049_BAT_SFGD_START_BIT)

#define AW_PID_2049_BAT_SFGD_3P1V		(5)
#define AW_PID_2049_BAT_SFGD_3P1V_VALUE	\
	(AW_PID_2049_BAT_SFGD_3P1V << AW_PID_2049_BAT_SFGD_START_BIT)

#define AW_PID_2049_BAT_SFGD_3P2V		(6)
#define AW_PID_2049_BAT_SFGD_3P2V_VALUE	\
	(AW_PID_2049_BAT_SFGD_3P2V << AW_PID_2049_BAT_SFGD_START_BIT)

#define AW_PID_2049_BAT_SFGD_3P3V		(7)
#define AW_PID_2049_BAT_SFGD_3P3V_VALUE	\
	(AW_PID_2049_BAT_SFGD_3P3V << AW_PID_2049_BAT_SFGD_START_BIT)

#define AW_PID_2049_BAT_SFGD_DEFAULT_VALUE	(2)
#define AW_PID_2049_BAT_SFGD_DEFAULT	\
	(AW_PID_2049_BAT_SFGD_DEFAULT_VALUE << AW_PID_2049_BAT_SFGD_START_BIT)

/* IPEAK_LBEN bit 11 (SADCCTRL2 0x58) */
#define AW_PID_2049_IPEAK_LBEN_START_BIT	(11)
#define AW_PID_2049_IPEAK_LBEN_BITS_LEN	(1)
#define AW_PID_2049_IPEAK_LBEN_MASK		\
	(~(((1<<AW_PID_2049_IPEAK_LBEN_BITS_LEN)-1) << AW_PID_2049_IPEAK_LBEN_START_BIT))

#define AW_PID_2049_IPEAK_LBEN_DISABLE	(0)
#define AW_PID_2049_IPEAK_LBEN_DISABLE_VALUE	\
	(AW_PID_2049_IPEAK_LBEN_DISABLE << AW_PID_2049_IPEAK_LBEN_START_BIT)

#define AW_PID_2049_IPEAK_LBEN_ENABLE	(1)
#define AW_PID_2049_IPEAK_LBEN_ENABLE_VALUE	\
	(AW_PID_2049_IPEAK_LBEN_ENABLE << AW_PID_2049_IPEAK_LBEN_START_BIT)

#define AW_PID_2049_IPEAK_LBEN_DEFAULT_VALUE	(0)
#define AW_PID_2049_IPEAK_LBEN_DEFAULT	\
	(AW_PID_2049_IPEAK_LBEN_DEFAULT_VALUE << AW_PID_2049_IPEAK_LBEN_START_BIT)

/* IPEAK_LB bit 10:8 (SADCCTRL2 0x58) */
#define AW_PID_2049_IPEAK_LB_START_BIT	(8)
#define AW_PID_2049_IPEAK_LB_BITS_LEN	(3)
#define AW_PID_2049_IPEAK_LB_MASK		\
	(~(((1<<AW_PID_2049_IPEAK_LB_BITS_LEN)-1) << AW_PID_2049_IPEAK_LB_START_BIT))

#define AW_PID_2049_IPEAK_LB_1P50A		(0)
#define AW_PID_2049_IPEAK_LB_1P50A_VALUE	\
	(AW_PID_2049_IPEAK_LB_1P50A << AW_PID_2049_IPEAK_LB_START_BIT)

#define AW_PID_2049_IPEAK_LB_1P75A		(1)
#define AW_PID_2049_IPEAK_LB_1P75A_VALUE	\
	(AW_PID_2049_IPEAK_LB_1P75A << AW_PID_2049_IPEAK_LB_START_BIT)

#define AW_PID_2049_IPEAK_LB_2P00A		(2)
#define AW_PID_2049_IPEAK_LB_2P00A_VALUE	\
	(AW_PID_2049_IPEAK_LB_2P00A << AW_PID_2049_IPEAK_LB_START_BIT)

#define AW_PID_2049_IPEAK_LB_2P25A		(3)
#define AW_PID_2049_IPEAK_LB_2P25A_VALUE	\
	(AW_PID_2049_IPEAK_LB_2P25A << AW_PID_2049_IPEAK_LB_START_BIT)

#define AW_PID_2049_IPEAK_LB_2P50A		(4)
#define AW_PID_2049_IPEAK_LB_2P50A_VALUE	\
	(AW_PID_2049_IPEAK_LB_2P50A << AW_PID_2049_IPEAK_LB_START_BIT)

#define AW_PID_2049_IPEAK_LB_2P75A		(5)
#define AW_PID_2049_IPEAK_LB_2P75A_VALUE	\
	(AW_PID_2049_IPEAK_LB_2P75A << AW_PID_2049_IPEAK_LB_START_BIT)

#define AW_PID_2049_IPEAK_LB_3P00A		(6)
#define AW_PID_2049_IPEAK_LB_3P00A_VALUE	\
	(AW_PID_2049_IPEAK_LB_3P00A << AW_PID_2049_IPEAK_LB_START_BIT)

#define AW_PID_2049_IPEAK_LB_3P25A		(7)
#define AW_PID_2049_IPEAK_LB_3P25A_VALUE	\
	(AW_PID_2049_IPEAK_LB_3P25A << AW_PID_2049_IPEAK_LB_START_BIT)

#define AW_PID_2049_IPEAK_LB_DEFAULT_VALUE	(0)
#define AW_PID_2049_IPEAK_LB_DEFAULT	\
	(AW_PID_2049_IPEAK_LB_DEFAULT_VALUE << AW_PID_2049_IPEAK_LB_START_BIT)

/* IPEAK_TDEGH bit 7:4 (SADCCTRL2 0x58) */
#define AW_PID_2049_IPEAK_TDEGH_START_BIT	(4)
#define AW_PID_2049_IPEAK_TDEGH_BITS_LEN	(4)
#define AW_PID_2049_IPEAK_TDEGH_MASK	\
	(~(((1<<AW_PID_2049_IPEAK_TDEGH_BITS_LEN)-1) << AW_PID_2049_IPEAK_TDEGH_START_BIT))

#define AW_PID_2049_IPEAK_TDEGH_DEFAULT_VALUE	(0xF)
#define AW_PID_2049_IPEAK_TDEGH_DEFAULT	\
	(AW_PID_2049_IPEAK_TDEGH_DEFAULT_VALUE << AW_PID_2049_IPEAK_TDEGH_START_BIT)

/* IPEAK_TDEGL bit 3:0 (SADCCTRL2 0x58) */
#define AW_PID_2049_IPEAK_TDEGL_START_BIT	(0)
#define AW_PID_2049_IPEAK_TDEGL_BITS_LEN	(4)
#define AW_PID_2049_IPEAK_TDEGL_MASK	\
	(~(((1<<AW_PID_2049_IPEAK_TDEGL_BITS_LEN)-1) << AW_PID_2049_IPEAK_TDEGL_START_BIT))

#define AW_PID_2049_IPEAK_TDEGL_DEFAULT_VALUE	(0xF)
#define AW_PID_2049_IPEAK_TDEGL_DEFAULT	\
	(AW_PID_2049_IPEAK_TDEGL_DEFAULT_VALUE << AW_PID_2049_IPEAK_TDEGL_START_BIT)

/* default value of SADCCTRL2 (0x58) */
/* #define AW_PID_2049_SADCCTRL2_DEFAULT		(0x20FF) */

/* CPCTRL1 (0x59) detail */
/* BST_OVPTH_DBG bit 15 (CPCTRL1 0x59) */
#define AW_PID_2049_BST_OVPTH_DBG_START_BIT	(15)
#define AW_PID_2049_BST_OVPTH_DBG_BITS_LEN	(1)
#define AW_PID_2049_BST_OVPTH_DBG_MASK	\
	(~(((1<<AW_PID_2049_BST_OVPTH_DBG_BITS_LEN)-1) << AW_PID_2049_BST_OVPTH_DBG_START_BIT))

#define AW_PID_2049_BST_OVPTH_DBG_DISABLE	(0)
#define AW_PID_2049_BST_OVPTH_DBG_DISABLE_VALUE	\
	(AW_PID_2049_BST_OVPTH_DBG_DISABLE << AW_PID_2049_BST_OVPTH_DBG_START_BIT)

#define AW_PID_2049_BST_OVPTH_DBG_ENABLE	(1)
#define AW_PID_2049_BST_OVPTH_DBG_ENABLE_VALUE	\
	(AW_PID_2049_BST_OVPTH_DBG_ENABLE << AW_PID_2049_BST_OVPTH_DBG_START_BIT)

#define AW_PID_2049_BST_OVPTH_DBG_DEFAULT_VALUE	(1)
#define AW_PID_2049_BST_OVPTH_DBG_DEFAULT	\
	(AW_PID_2049_BST_OVPTH_DBG_DEFAULT_VALUE << AW_PID_2049_BST_OVPTH_DBG_START_BIT)

/* BST_NGD_DLY bit 14 (CPCTRL1 0x59) */
#define AW_PID_2049_BST_NGD_DLY_START_BIT	(14)
#define AW_PID_2049_BST_NGD_DLY_BITS_LEN	(1)
#define AW_PID_2049_BST_NGD_DLY_MASK	\
	(~(((1<<AW_PID_2049_BST_NGD_DLY_BITS_LEN)-1) << AW_PID_2049_BST_NGD_DLY_START_BIT))

#define AW_PID_2049_BST_NGD_DLY_3NS		(0)
#define AW_PID_2049_BST_NGD_DLY_3NS_VALUE	\
	(AW_PID_2049_BST_NGD_DLY_3NS << AW_PID_2049_BST_NGD_DLY_START_BIT)

#define AW_PID_2049_BST_NGD_DLY_6NS		(1)
#define AW_PID_2049_BST_NGD_DLY_6NS_VALUE	\
	(AW_PID_2049_BST_NGD_DLY_6NS << AW_PID_2049_BST_NGD_DLY_START_BIT)

#define AW_PID_2049_BST_NGD_DLY_DEFAULT_VALUE	(0)
#define AW_PID_2049_BST_NGD_DLY_DEFAULT	\
	(AW_PID_2049_BST_NGD_DLY_DEFAULT_VALUE << AW_PID_2049_BST_NGD_DLY_START_BIT)

/* BST_LVDRV_DLY bit 13 (CPCTRL1 0x59) */
#define AW_PID_2049_BST_LVDRV_DLY_START_BIT	(13)
#define AW_PID_2049_BST_LVDRV_DLY_BITS_LEN	(1)
#define AW_PID_2049_BST_LVDRV_DLY_MASK	\
	(~(((1<<AW_PID_2049_BST_LVDRV_DLY_BITS_LEN)-1) << AW_PID_2049_BST_LVDRV_DLY_START_BIT))

#define AW_PID_2049_BST_LVDRV_DLY_USED	(0)
#define AW_PID_2049_BST_LVDRV_DLY_USED_VALUE	\
	(AW_PID_2049_BST_LVDRV_DLY_USED << AW_PID_2049_BST_LVDRV_DLY_START_BIT)

#define AW_PID_2049_BST_LVDRV_DLY_NOTUSED	(1)
#define AW_PID_2049_BST_LVDRV_DLY_NOTUSED_VALUE	\
	(AW_PID_2049_BST_LVDRV_DLY_NOTUSED << AW_PID_2049_BST_LVDRV_DLY_START_BIT)

#define AW_PID_2049_BST_LVDRV_DLY_DEFAULT_VALUE	(0)
#define AW_PID_2049_BST_LVDRV_DLY_DEFAULT	\
	(AW_PID_2049_BST_LVDRV_DLY_DEFAULT_VALUE << AW_PID_2049_BST_LVDRV_DLY_START_BIT)

/* BST_PGD_DLY bit 12 (CPCTRL1 0x59) */
#define AW_PID_2049_BST_PGD_DLY_START_BIT	(12)
#define AW_PID_2049_BST_PGD_DLY_BITS_LEN	(1)
#define AW_PID_2049_BST_PGD_DLY_MASK	\
	(~(((1<<AW_PID_2049_BST_PGD_DLY_BITS_LEN)-1) << AW_PID_2049_BST_PGD_DLY_START_BIT))

#define AW_PID_2049_BST_PGD_DLY_3NS		(0)
#define AW_PID_2049_BST_PGD_DLY_3NS_VALUE	\
	(AW_PID_2049_BST_PGD_DLY_3NS << AW_PID_2049_BST_PGD_DLY_START_BIT)

#define AW_PID_2049_BST_PGD_DLY_6NS		(1)
#define AW_PID_2049_BST_PGD_DLY_6NS_VALUE	\
	(AW_PID_2049_BST_PGD_DLY_6NS << AW_PID_2049_BST_PGD_DLY_START_BIT)

#define AW_PID_2049_BST_PGD_DLY_DEFAULT_VALUE	(0)
#define AW_PID_2049_BST_PGD_DLY_DEFAULT	\
	(AW_PID_2049_BST_PGD_DLY_DEFAULT_VALUE << AW_PID_2049_BST_PGD_DLY_START_BIT)

/* CDA_EDGE_SD bit 11 (CPCTRL1 0x59) */
#define AW_PID_2049_CDA_EDGE_SD_START_BIT	(11)
#define AW_PID_2049_CDA_EDGE_SD_BITS_LEN	(1)
#define AW_PID_2049_CDA_EDGE_SD_MASK	\
	(~(((1<<AW_PID_2049_CDA_EDGE_SD_BITS_LEN)-1) << AW_PID_2049_CDA_EDGE_SD_START_BIT))

#define AW_PID_2049_CDA_EDGE_SD_FAST	(0)
#define AW_PID_2049_CDA_EDGE_SD_FAST_VALUE	\
	(AW_PID_2049_CDA_EDGE_SD_FAST << AW_PID_2049_CDA_EDGE_SD_START_BIT)

#define AW_PID_2049_CDA_EDGE_SD_SLOW	(1)
#define AW_PID_2049_CDA_EDGE_SD_SLOW_VALUE	\
	(AW_PID_2049_CDA_EDGE_SD_SLOW << AW_PID_2049_CDA_EDGE_SD_START_BIT)

#define AW_PID_2049_CDA_EDGE_SD_DEFAULT_VALUE	(1)
#define AW_PID_2049_CDA_EDGE_SD_DEFAULT	\
	(AW_PID_2049_CDA_EDGE_SD_DEFAULT_VALUE << AW_PID_2049_CDA_EDGE_SD_START_BIT)

/* CDA_HN_DEG bit 10 (CPCTRL1 0x59) */
#define AW_PID_2049_CDA_HN_DEG_START_BIT	(10)
#define AW_PID_2049_CDA_HN_DEG_BITS_LEN	(1)
#define AW_PID_2049_CDA_HN_DEG_MASK		\
	(~(((1<<AW_PID_2049_CDA_HN_DEG_BITS_LEN)-1) << AW_PID_2049_CDA_HN_DEG_START_BIT))

#define AW_PID_2049_CDA_HN_DEG_DISABLE	(0)
#define AW_PID_2049_CDA_HN_DEG_DISABLE_VALUE	\
	(AW_PID_2049_CDA_HN_DEG_DISABLE << AW_PID_2049_CDA_HN_DEG_START_BIT)

#define AW_PID_2049_CDA_HN_DEG_ENABLE	(1)
#define AW_PID_2049_CDA_HN_DEG_ENABLE_VALUE	\
	(AW_PID_2049_CDA_HN_DEG_ENABLE << AW_PID_2049_CDA_HN_DEG_START_BIT)

#define AW_PID_2049_CDA_HN_DEG_DEFAULT_VALUE	(1)
#define AW_PID_2049_CDA_HN_DEG_DEFAULT	\
	(AW_PID_2049_CDA_HN_DEG_DEFAULT_VALUE << AW_PID_2049_CDA_HN_DEG_START_BIT)

/* CDA_LSDEG bit 9 (CPCTRL1 0x59) */
#define AW_PID_2049_CDA_LSDEG_START_BIT	(9)
#define AW_PID_2049_CDA_LSDEG_BITS_LEN	(1)
#define AW_PID_2049_CDA_LSDEG_MASK		\
	(~(((1<<AW_PID_2049_CDA_LSDEG_BITS_LEN)-1) << AW_PID_2049_CDA_LSDEG_START_BIT))

#define AW_PID_2049_CDA_LSDEG_3P5NS		(0)
#define AW_PID_2049_CDA_LSDEG_3P5NS_VALUE	\
	(AW_PID_2049_CDA_LSDEG_3P5NS << AW_PID_2049_CDA_LSDEG_START_BIT)

#define AW_PID_2049_CDA_LSDEG_6P5NS		(1)
#define AW_PID_2049_CDA_LSDEG_6P5NS_VALUE	\
	(AW_PID_2049_CDA_LSDEG_6P5NS << AW_PID_2049_CDA_LSDEG_START_BIT)

#define AW_PID_2049_CDA_LSDEG_DEFAULT_VALUE	(0)
#define AW_PID_2049_CDA_LSDEG_DEFAULT	\
	(AW_PID_2049_CDA_LSDEG_DEFAULT_VALUE << AW_PID_2049_CDA_LSDEG_START_BIT)

/* BST_EN_CSMOS bit 8 (CPCTRL1 0x59) */
#define AW_PID_2049_BST_EN_CSMOS_START_BIT	(8)
#define AW_PID_2049_BST_EN_CSMOS_BITS_LEN	(1)
#define AW_PID_2049_BST_EN_CSMOS_MASK	\
	(~(((1<<AW_PID_2049_BST_EN_CSMOS_BITS_LEN)-1) << AW_PID_2049_BST_EN_CSMOS_START_BIT))

#define AW_PID_2049_BST_EN_CSMOS_DISABLE	(0)
#define AW_PID_2049_BST_EN_CSMOS_DISABLE_VALUE	\
	(AW_PID_2049_BST_EN_CSMOS_DISABLE << AW_PID_2049_BST_EN_CSMOS_START_BIT)

#define AW_PID_2049_BST_EN_CSMOS_ENABLE	(1)
#define AW_PID_2049_BST_EN_CSMOS_ENABLE_VALUE	\
	(AW_PID_2049_BST_EN_CSMOS_ENABLE << AW_PID_2049_BST_EN_CSMOS_START_BIT)

#define AW_PID_2049_BST_EN_CSMOS_DEFAULT_VALUE	(1)
#define AW_PID_2049_BST_EN_CSMOS_DEFAULT	\
	(AW_PID_2049_BST_EN_CSMOS_DEFAULT_VALUE << AW_PID_2049_BST_EN_CSMOS_START_BIT)

/* CPOK_TM bit 7 (CPCTRL1 0x59) */
#define AW_PID_2049_CPOK_TM_START_BIT	(7)
#define AW_PID_2049_CPOK_TM_BITS_LEN	(1)
#define AW_PID_2049_CPOK_TM_MASK		\
	(~(((1<<AW_PID_2049_CPOK_TM_BITS_LEN)-1) << AW_PID_2049_CPOK_TM_START_BIT))

#define AW_PID_2049_CPOK_TM_1MS			(0)
#define AW_PID_2049_CPOK_TM_1MS_VALUE	\
	(AW_PID_2049_CPOK_TM_1MS << AW_PID_2049_CPOK_TM_START_BIT)

#define AW_PID_2049_CPOK_TM_0P8MS		(1)
#define AW_PID_2049_CPOK_TM_0P8MS_VALUE	\
	(AW_PID_2049_CPOK_TM_0P8MS << AW_PID_2049_CPOK_TM_START_BIT)

#define AW_PID_2049_CPOK_TM_DEFAULT_VALUE	(0)
#define AW_PID_2049_CPOK_TM_DEFAULT		\
	(AW_PID_2049_CPOK_TM_DEFAULT_VALUE << AW_PID_2049_CPOK_TM_START_BIT)

/* DDT_CP bit 6 (CPCTRL1 0x59) */
#define AW_PID_2049_DDT_CP_START_BIT	(6)
#define AW_PID_2049_DDT_CP_BITS_LEN		(1)
#define AW_PID_2049_DDT_CP_MASK			\
	(~(((1<<AW_PID_2049_DDT_CP_BITS_LEN)-1) << AW_PID_2049_DDT_CP_START_BIT))

#define AW_PID_2049_DDT_CP_0NS			(0)
#define AW_PID_2049_DDT_CP_0NS_VALUE	\
	(AW_PID_2049_DDT_CP_0NS << AW_PID_2049_DDT_CP_START_BIT)

#define AW_PID_2049_DDT_CP_10NS			(1)
#define AW_PID_2049_DDT_CP_10NS_VALUE	\
	(AW_PID_2049_DDT_CP_10NS << AW_PID_2049_DDT_CP_START_BIT)

#define AW_PID_2049_DDT_CP_DEFAULT_VALUE	(0)
#define AW_PID_2049_DDT_CP_DEFAULT		\
	(AW_PID_2049_DDT_CP_DEFAULT_VALUE << AW_PID_2049_DDT_CP_START_BIT)

/* CP_LDO bit 5:4 (CPCTRL1 0x59) */
#define AW_PID_2049_CP_LDO_START_BIT	(4)
#define AW_PID_2049_CP_LDO_BITS_LEN		(2)
#define AW_PID_2049_CP_LDO_MASK			\
	(~(((1<<AW_PID_2049_CP_LDO_BITS_LEN)-1) << AW_PID_2049_CP_LDO_START_BIT))

#define AW_PID_2049_CP_LDO_4P8V			(0)
#define AW_PID_2049_CP_LDO_4P8V_VALUE	\
	(AW_PID_2049_CP_LDO_4P8V << AW_PID_2049_CP_LDO_START_BIT)

#define AW_PID_2049_CP_LDO_5P0V			(1)
#define AW_PID_2049_CP_LDO_5P0V_VALUE	\
	(AW_PID_2049_CP_LDO_5P0V << AW_PID_2049_CP_LDO_START_BIT)

#define AW_PID_2049_CP_LDO_5P3V			(2)
#define AW_PID_2049_CP_LDO_5P3V_VALUE	\
	(AW_PID_2049_CP_LDO_5P3V << AW_PID_2049_CP_LDO_START_BIT)

#define AW_PID_2049_CP_LDO_5P5V			(3)
#define AW_PID_2049_CP_LDO_5P5V_VALUE	\
	(AW_PID_2049_CP_LDO_5P5V << AW_PID_2049_CP_LDO_START_BIT)

#define AW_PID_2049_CP_LDO_DEFAULT_VALUE	(1)
#define AW_PID_2049_CP_LDO_DEFAULT		\
	(AW_PID_2049_CP_LDO_DEFAULT_VALUE << AW_PID_2049_CP_LDO_START_BIT)

/* VOS_CP bit 3:2 (CPCTRL1 0x59) */
#define AW_PID_2049_VOS_CP_START_BIT	(2)
#define AW_PID_2049_VOS_CP_BITS_LEN		(2)
#define AW_PID_2049_VOS_CP_MASK			\
	(~(((1<<AW_PID_2049_VOS_CP_BITS_LEN)-1) << AW_PID_2049_VOS_CP_START_BIT))

#define AW_PID_2049_VOS_CP_0MV			(0)
#define AW_PID_2049_VOS_CP_0MV_VALUE	\
	(AW_PID_2049_VOS_CP_0MV << AW_PID_2049_VOS_CP_START_BIT)

#define AW_PID_2049_VOS_CP_50MV			(1)
#define AW_PID_2049_VOS_CP_50MV_VALUE	\
	(AW_PID_2049_VOS_CP_50MV << AW_PID_2049_VOS_CP_START_BIT)

#define AW_PID_2049_VOS_CP_100MV		(2)
#define AW_PID_2049_VOS_CP_100MV_VALUE	\
	(AW_PID_2049_VOS_CP_100MV << AW_PID_2049_VOS_CP_START_BIT)

#define AW_PID_2049_VOS_CP_150MV		(3)
#define AW_PID_2049_VOS_CP_150MV_VALUE	\
	(AW_PID_2049_VOS_CP_150MV << AW_PID_2049_VOS_CP_START_BIT)

#define AW_PID_2049_VOS_CP_DEFAULT_VALUE	(1)
#define AW_PID_2049_VOS_CP_DEFAULT		\
	(AW_PID_2049_VOS_CP_DEFAULT_VALUE << AW_PID_2049_VOS_CP_START_BIT)

/* CP_CLKS bit 1:0 (CPCTRL1 0x59) */
#define AW_PID_2049_CP_CLKS_START_BIT	(0)
#define AW_PID_2049_CP_CLKS_BITS_LEN	(2)
#define AW_PID_2049_CP_CLKS_MASK		\
	(~(((1<<AW_PID_2049_CP_CLKS_BITS_LEN)-1) << AW_PID_2049_CP_CLKS_START_BIT))

#define AW_PID_2049_CP_CLKS_4P8MHZ		(0)
#define AW_PID_2049_CP_CLKS_4P8MHZ_VALUE	\
	(AW_PID_2049_CP_CLKS_4P8MHZ << AW_PID_2049_CP_CLKS_START_BIT)

#define AW_PID_2049_CP_CLKS_6P4MHZ		(1)
#define AW_PID_2049_CP_CLKS_6P4MHZ_VALUE	\
	(AW_PID_2049_CP_CLKS_6P4MHZ << AW_PID_2049_CP_CLKS_START_BIT)

#define AW_PID_2049_CP_CLKS_8P0MHZ		(2)
#define AW_PID_2049_CP_CLKS_8P0MHZ_VALUE	\
	(AW_PID_2049_CP_CLKS_8P0MHZ << AW_PID_2049_CP_CLKS_START_BIT)

#define AW_PID_2049_CP_CLKS_9P6MHZ		(3)
#define AW_PID_2049_CP_CLKS_9P6MHZ_VALUE	\
	(AW_PID_2049_CP_CLKS_9P6MHZ << AW_PID_2049_CP_CLKS_START_BIT)

#define AW_PID_2049_CP_CLKS_DEFAULT_VALUE	(1)
#define AW_PID_2049_CP_CLKS_DEFAULT		\
	(AW_PID_2049_CP_CLKS_DEFAULT_VALUE << AW_PID_2049_CP_CLKS_START_BIT)

/* default value of CPCTRL1 (0x59) */
/* #define AW_PID_2049_CPCTRL1_DEFAULT		(0x8D15) */

/* BSTCTRL1 (0x60) detail */
/* BST_RTH bit 13:8 (BSTCTRL1 0x60) */
#define AW_PID_2049_BST_RTH_START_BIT	(8)
#define AW_PID_2049_BST_RTH_BITS_LEN	(6)
#define AW_PID_2049_BST_RTH_MASK		\
	(~(((1<<AW_PID_2049_BST_RTH_BITS_LEN)-1) << AW_PID_2049_BST_RTH_START_BIT))

#define AW_PID_2049_BST_RTH_DEFAULT_VALUE	(4)
#define AW_PID_2049_BST_RTH_DEFAULT		\
	(AW_PID_2049_BST_RTH_DEFAULT_VALUE << AW_PID_2049_BST_RTH_START_BIT)

/* BST_ATH bit 5:0 (BSTCTRL1 0x60) */
#define AW_PID_2049_BST_ATH_START_BIT	(0)
#define AW_PID_2049_BST_ATH_BITS_LEN	(6)
#define AW_PID_2049_BST_ATH_MASK		\
	(~(((1<<AW_PID_2049_BST_ATH_BITS_LEN)-1) << AW_PID_2049_BST_ATH_START_BIT))

#define AW_PID_2049_BST_ATH_DEFAULT_VALUE	(2)
#define AW_PID_2049_BST_ATH_DEFAULT		\
	(AW_PID_2049_BST_ATH_DEFAULT_VALUE << AW_PID_2049_BST_ATH_START_BIT)

/* default value of BSTCTRL1 (0x60) */
/* #define AW_PID_2049_BSTCTRL1_DEFAULT		(0x0402) */

/* BSTCTRL2 (0x61) detail */
/* BST_MODE bit 14:12 (BSTCTRL2 0x61) */
#define AW_PID_2049_BST_MODE_START_BIT	(12)
#define AW_PID_2049_BST_MODE_BITS_LEN	(3)
#define AW_PID_2049_BST_MODE_MASK		\
	(~(((1<<AW_PID_2049_BST_MODE_BITS_LEN)-1) << AW_PID_2049_BST_MODE_START_BIT))

#define AW_PID_2049_BST_MODE_TRANSPARENT	(0)
#define AW_PID_2049_BST_MODE_TRANSPARENT_VALUE	\
	(AW_PID_2049_BST_MODE_TRANSPARENT << AW_PID_2049_BST_MODE_START_BIT)

#define AW_PID_2049_BST_MODE_FORCE_BOOST	(1)
#define AW_PID_2049_BST_MODE_FORCE_BOOST_VALUE	\
	(AW_PID_2049_BST_MODE_FORCE_BOOST << AW_PID_2049_BST_MODE_START_BIT)

#define AW_PID_2049_BST_MODE_CLASS_G	(5)
#define AW_PID_2049_BST_MODE_CLASS_G_VALUE	\
	(AW_PID_2049_BST_MODE_CLASS_G << AW_PID_2049_BST_MODE_START_BIT)

#define AW_PID_2049_BST_MODE_CLASS_H	(6)
#define AW_PID_2049_BST_MODE_CLASS_H_VALUE	\
	(AW_PID_2049_BST_MODE_CLASS_H << AW_PID_2049_BST_MODE_START_BIT)

#define AW_PID_2049_BST_MODE_DEFAULT_VALUE	(0x6)
#define AW_PID_2049_BST_MODE_DEFAULT	\
	(AW_PID_2049_BST_MODE_DEFAULT_VALUE << AW_PID_2049_BST_MODE_START_BIT)

/* BST_TDEG bit 11:8 (BSTCTRL2 0x61) */
#define AW_PID_2049_BST_TDEG_START_BIT	(8)
#define AW_PID_2049_BST_TDEG_BITS_LEN	(4)
#define AW_PID_2049_BST_TDEG_MASK		\
	(~(((1<<AW_PID_2049_BST_TDEG_BITS_LEN)-1) << AW_PID_2049_BST_TDEG_START_BIT))

#define AW_PID_2049_BST_TDEG_0P50_MS	(0)
#define AW_PID_2049_BST_TDEG_0P50_MS_VALUE	\
	(AW_PID_2049_BST_TDEG_0P50_MS << AW_PID_2049_BST_TDEG_START_BIT)

#define AW_PID_2049_BST_TDEG_1P00_MS	(1)
#define AW_PID_2049_BST_TDEG_1P00_MS_VALUE	\
	(AW_PID_2049_BST_TDEG_1P00_MS << AW_PID_2049_BST_TDEG_START_BIT)

#define AW_PID_2049_BST_TDEG_2P00_MS	(2)
#define AW_PID_2049_BST_TDEG_2P00_MS_VALUE	\
	(AW_PID_2049_BST_TDEG_2P00_MS << AW_PID_2049_BST_TDEG_START_BIT)

#define AW_PID_2049_BST_TDEG_4P00_MS	(3)
#define AW_PID_2049_BST_TDEG_4P00_MS_VALUE	\
	(AW_PID_2049_BST_TDEG_4P00_MS << AW_PID_2049_BST_TDEG_START_BIT)

#define AW_PID_2049_BST_TDEG_8P00_MS	(4)
#define AW_PID_2049_BST_TDEG_8P00_MS_VALUE	\
	(AW_PID_2049_BST_TDEG_8P00_MS << AW_PID_2049_BST_TDEG_START_BIT)

#define AW_PID_2049_BST_TDEG_10P7_MS	(5)
#define AW_PID_2049_BST_TDEG_10P7_MS_VALUE	\
	(AW_PID_2049_BST_TDEG_10P7_MS << AW_PID_2049_BST_TDEG_START_BIT)

#define AW_PID_2049_BST_TDEG_13P3_MS	(6)
#define AW_PID_2049_BST_TDEG_13P3_MS_VALUE	\
	(AW_PID_2049_BST_TDEG_13P3_MS << AW_PID_2049_BST_TDEG_START_BIT)

#define AW_PID_2049_BST_TDEG_16P0_MS	(7)
#define AW_PID_2049_BST_TDEG_16P0_MS_VALUE	\
	(AW_PID_2049_BST_TDEG_16P0_MS << AW_PID_2049_BST_TDEG_START_BIT)

#define AW_PID_2049_BST_TDEG_18P6_MS	(8)
#define AW_PID_2049_BST_TDEG_18P6_MS_VALUE	\
	(AW_PID_2049_BST_TDEG_18P6_MS << AW_PID_2049_BST_TDEG_START_BIT)

#define AW_PID_2049_BST_TDEG_21P3_MS	(9)
#define AW_PID_2049_BST_TDEG_21P3_MS_VALUE	\
	(AW_PID_2049_BST_TDEG_21P3_MS << AW_PID_2049_BST_TDEG_START_BIT)

#define AW_PID_2049_BST_TDEG_24P0_MS	(10)
#define AW_PID_2049_BST_TDEG_24P0_MS_VALUE	\
	(AW_PID_2049_BST_TDEG_24P0_MS << AW_PID_2049_BST_TDEG_START_BIT)

#define AW_PID_2049_BST_TDEG_32P0_MS	(11)
#define AW_PID_2049_BST_TDEG_32P0_MS_VALUE	\
	(AW_PID_2049_BST_TDEG_32P0_MS << AW_PID_2049_BST_TDEG_START_BIT)

#define AW_PID_2049_BST_TDEG_64P0_MS	(12)
#define AW_PID_2049_BST_TDEG_64P0_MS_VALUE	\
	(AW_PID_2049_BST_TDEG_64P0_MS << AW_PID_2049_BST_TDEG_START_BIT)

#define AW_PID_2049_BST_TDEG_128_MS		(13)
#define AW_PID_2049_BST_TDEG_128_MS_VALUE	\
	(AW_PID_2049_BST_TDEG_128_MS << AW_PID_2049_BST_TDEG_START_BIT)

#define AW_PID_2049_BST_TDEG_256_MS		(14)
#define AW_PID_2049_BST_TDEG_256_MS_VALUE	\
	(AW_PID_2049_BST_TDEG_256_MS << AW_PID_2049_BST_TDEG_START_BIT)

#define AW_PID_2049_BST_TDEG_1200_MS	(15)
#define AW_PID_2049_BST_TDEG_1200_MS_VALUE	\
	(AW_PID_2049_BST_TDEG_1200_MS << AW_PID_2049_BST_TDEG_START_BIT)

#define AW_PID_2049_BST_TDEG_DEFAULT_VALUE	(11)
#define AW_PID_2049_BST_TDEG_DEFAULT	\
	(AW_PID_2049_BST_TDEG_DEFAULT_VALUE << AW_PID_2049_BST_TDEG_START_BIT)

/* VOUT_VREFSET bit 5:0 (BSTCTRL2 0x61) */
#define AW_PID_2049_VOUT_VREFSET_START_BIT	(0)
#define AW_PID_2049_VOUT_VREFSET_BITS_LEN	(6)
#define AW_PID_2049_VOUT_VREFSET_MASK	\
	(~(((1<<AW_PID_2049_VOUT_VREFSET_BITS_LEN)-1) << AW_PID_2049_VOUT_VREFSET_START_BIT))

#define AW_PID_2049_VOUT_VREFSET_3P125V	(0)
#define AW_PID_2049_VOUT_VREFSET_3P125V_VALUE	\
	(AW_PID_2049_VOUT_VREFSET_3P125V << AW_PID_2049_VOUT_VREFSET_START_BIT)

#define AW_PID_2049_VOUT_VREFSET_3P250V	(1)
#define AW_PID_2049_VOUT_VREFSET_3P250V_VALUE	\
	(AW_PID_2049_VOUT_VREFSET_3P250V << AW_PID_2049_VOUT_VREFSET_START_BIT)

#define AW_PID_2049_VOUT_VREFSET_3P375V	(2)
#define AW_PID_2049_VOUT_VREFSET_3P375V_VALUE	\
	(AW_PID_2049_VOUT_VREFSET_3P375V << AW_PID_2049_VOUT_VREFSET_START_BIT)

#define AW_PID_2049_VOUT_VREFSET_3P500V	(3)
#define AW_PID_2049_VOUT_VREFSET_3P500V_VALUE	\
	(AW_PID_2049_VOUT_VREFSET_3P500V << AW_PID_2049_VOUT_VREFSET_START_BIT)

#define AW_PID_2049_VOUT_VREFSET_3P625V	(4)
#define AW_PID_2049_VOUT_VREFSET_3P625V_VALUE	\
	(AW_PID_2049_VOUT_VREFSET_3P625V << AW_PID_2049_VOUT_VREFSET_START_BIT)

#define AW_PID_2049_VOUT_VREFSET_3P750V	(5)
#define AW_PID_2049_VOUT_VREFSET_3P750V_VALUE	\
	(AW_PID_2049_VOUT_VREFSET_3P750V << AW_PID_2049_VOUT_VREFSET_START_BIT)

#define AW_PID_2049_VOUT_VREFSET_11P000V	(63)
#define AW_PID_2049_VOUT_VREFSET_11P000V_VALUE	\
	(AW_PID_2049_VOUT_VREFSET_11P000V << AW_PID_2049_VOUT_VREFSET_START_BIT)

#define AW_PID_2049_VOUT_VREFSET_DEFAULT_VALUE	(0x33)
#define AW_PID_2049_VOUT_VREFSET_DEFAULT	\
	(AW_PID_2049_VOUT_VREFSET_DEFAULT_VALUE << AW_PID_2049_VOUT_VREFSET_START_BIT)

/* default value of BSTCTRL2 (0x61) */
/* #define AW_PID_2049_BSTCTRL2_DEFAULT		(0x6B33) */

/* BSTCTRL3 (0x62) detail */
/* BST_TDEG2 bit 15:12 (BSTCTRL3 0x62) */
#define AW_PID_2049_BST_TDEG2_START_BIT	(12)
#define AW_PID_2049_BST_TDEG2_BITS_LEN	(4)
#define AW_PID_2049_BST_TDEG2_MASK		\
	(~(((1<<AW_PID_2049_BST_TDEG2_BITS_LEN)-1) << AW_PID_2049_BST_TDEG2_START_BIT))

#define AW_PID_2049_BST_TDEG2_0P04_MS	(0)
#define AW_PID_2049_BST_TDEG2_0P04_MS_VALUE	\
	(AW_PID_2049_BST_TDEG2_0P04_MS << AW_PID_2049_BST_TDEG2_START_BIT)

#define AW_PID_2049_BST_TDEG2_0P06_MS	(1)
#define AW_PID_2049_BST_TDEG2_0P06_MS_VALUE	\
	(AW_PID_2049_BST_TDEG2_0P06_MS << AW_PID_2049_BST_TDEG2_START_BIT)

#define AW_PID_2049_BST_TDEG2_0P10_MS	(2)
#define AW_PID_2049_BST_TDEG2_0P10_MS_VALUE	\
	(AW_PID_2049_BST_TDEG2_0P10_MS << AW_PID_2049_BST_TDEG2_START_BIT)

#define AW_PID_2049_BST_TDEG2_0P20_MS	(3)
#define AW_PID_2049_BST_TDEG2_0P20_MS_VALUE	\
	(AW_PID_2049_BST_TDEG2_0P20_MS << AW_PID_2049_BST_TDEG2_START_BIT)

#define AW_PID_2049_BST_TDEG2_0P35_MS	(4)
#define AW_PID_2049_BST_TDEG2_0P35_MS_VALUE	\
	(AW_PID_2049_BST_TDEG2_0P35_MS << AW_PID_2049_BST_TDEG2_START_BIT)

#define AW_PID_2049_BST_TDEG2_0P52_MS	(5)
#define AW_PID_2049_BST_TDEG2_0P52_MS_VALUE	\
	(AW_PID_2049_BST_TDEG2_0P52_MS << AW_PID_2049_BST_TDEG2_START_BIT)

#define AW_PID_2049_BST_TDEG2_0P65_MS	(6)
#define AW_PID_2049_BST_TDEG2_0P65_MS_VALUE	\
	(AW_PID_2049_BST_TDEG2_0P65_MS << AW_PID_2049_BST_TDEG2_START_BIT)

#define AW_PID_2049_BST_TDEG2_0P70_MS	(7)
#define AW_PID_2049_BST_TDEG2_0P70_MS_VALUE	\
	(AW_PID_2049_BST_TDEG2_0P70_MS << AW_PID_2049_BST_TDEG2_START_BIT)

#define AW_PID_2049_BST_TDEG2_0P85_MS	(8)
#define AW_PID_2049_BST_TDEG2_0P85_MS_VALUE	\
	(AW_PID_2049_BST_TDEG2_0P85_MS << AW_PID_2049_BST_TDEG2_START_BIT)

#define AW_PID_2049_BST_TDEG2_1P00_MS	(9)
#define AW_PID_2049_BST_TDEG2_1P00_MS_VALUE	\
	(AW_PID_2049_BST_TDEG2_1P00_MS << AW_PID_2049_BST_TDEG2_START_BIT)

#define AW_PID_2049_BST_TDEG2_1P33_MS	(10)
#define AW_PID_2049_BST_TDEG2_1P33_MS_VALUE	\
	(AW_PID_2049_BST_TDEG2_1P33_MS << AW_PID_2049_BST_TDEG2_START_BIT)

#define AW_PID_2049_BST_TDEG2_2P67_MS	(11)
#define AW_PID_2049_BST_TDEG2_2P67_MS_VALUE	\
	(AW_PID_2049_BST_TDEG2_2P67_MS << AW_PID_2049_BST_TDEG2_START_BIT)

#define AW_PID_2049_BST_TDEG2_5P34_MS	(12)
#define AW_PID_2049_BST_TDEG2_5P34_MS_VALUE	\
	(AW_PID_2049_BST_TDEG2_5P34_MS << AW_PID_2049_BST_TDEG2_START_BIT)

#define AW_PID_2049_BST_TDEG2_10P7_MS	(13)
#define AW_PID_2049_BST_TDEG2_10P7_MS_VALUE	\
	(AW_PID_2049_BST_TDEG2_10P7_MS << AW_PID_2049_BST_TDEG2_START_BIT)

#define AW_PID_2049_BST_TDEG2_42P8_MS	(14)
#define AW_PID_2049_BST_TDEG2_42P8_MS_VALUE	\
	(AW_PID_2049_BST_TDEG2_42P8_MS << AW_PID_2049_BST_TDEG2_START_BIT)

#define AW_PID_2049_BST_TDEG2_170_MS	(15)
#define AW_PID_2049_BST_TDEG2_170_MS_VALUE	\
	(AW_PID_2049_BST_TDEG2_170_MS << AW_PID_2049_BST_TDEG2_START_BIT)

#define AW_PID_2049_BST_TDEG2_DEFAULT_VALUE	(9)
#define AW_PID_2049_BST_TDEG2_DEFAULT	\
	(AW_PID_2049_BST_TDEG2_DEFAULT_VALUE << AW_PID_2049_BST_TDEG2_START_BIT)

/* PWM_SHORT bit 11 (BSTCTRL3 0x62) */
#define AW_PID_2049_PWM_SHORT_START_BIT	(11)
#define AW_PID_2049_PWM_SHORT_BITS_LEN	(1)
#define AW_PID_2049_PWM_SHORT_MASK		\
	(~(((1<<AW_PID_2049_PWM_SHORT_BITS_LEN)-1) << AW_PID_2049_PWM_SHORT_START_BIT))

#define AW_PID_2049_PWM_SHORT_VDD		(0)
#define AW_PID_2049_PWM_SHORT_VDD_VALUE	\
	(AW_PID_2049_PWM_SHORT_VDD << AW_PID_2049_PWM_SHORT_START_BIT)

#define AW_PID_2049_PWM_SHORT_VDDMINUS_VTH	(1)
#define AW_PID_2049_PWM_SHORT_VDDMINUS_VTH_VALUE	\
	(AW_PID_2049_PWM_SHORT_VDDMINUS_VTH << AW_PID_2049_PWM_SHORT_START_BIT)

#define AW_PID_2049_PWM_SHORT_DEFAULT_VALUE	(1)
#define AW_PID_2049_PWM_SHORT_DEFAULT	\
	(AW_PID_2049_PWM_SHORT_DEFAULT_VALUE << AW_PID_2049_PWM_SHORT_START_BIT)

/* BST_IPK_SEL bit 10 (BSTCTRL3 0x62) */
#define AW_PID_2049_BST_IPK_SEL_START_BIT	(10)
#define AW_PID_2049_BST_IPK_SEL_BITS_LEN	(1)
#define AW_PID_2049_BST_IPK_SEL_MASK	\
	(~(((1<<AW_PID_2049_BST_IPK_SEL_BITS_LEN)-1) << AW_PID_2049_BST_IPK_SEL_START_BIT))

#define AW_PID_2049_BST_IPK_SEL_HARDWARE	(0)
#define AW_PID_2049_BST_IPK_SEL_HARDWARE_VALUE	\
	(AW_PID_2049_BST_IPK_SEL_HARDWARE << AW_PID_2049_BST_IPK_SEL_START_BIT)

#define AW_PID_2049_BST_IPK_SEL_DSP		(1)
#define AW_PID_2049_BST_IPK_SEL_DSP_VALUE	\
	(AW_PID_2049_BST_IPK_SEL_DSP << AW_PID_2049_BST_IPK_SEL_START_BIT)

#define AW_PID_2049_BST_IPK_SEL_DEFAULT_VALUE	(0)
#define AW_PID_2049_BST_IPK_SEL_DEFAULT	\
	(AW_PID_2049_BST_IPK_SEL_DEFAULT_VALUE << AW_PID_2049_BST_IPK_SEL_START_BIT)

/* BST_MIN_MD bit 9 (BSTCTRL3 0x62) */
#define AW_PID_2049_BST_MIN_MD_START_BIT	(9)
#define AW_PID_2049_BST_MIN_MD_BITS_LEN	(1)
#define AW_PID_2049_BST_MIN_MD_MASK		\
	(~(((1<<AW_PID_2049_BST_MIN_MD_BITS_LEN)-1) << AW_PID_2049_BST_MIN_MD_START_BIT))

#define AW_PID_2049_BST_MIN_MD_VBAT__V1ST	(0)
#define AW_PID_2049_BST_MIN_MD_VBAT__V1ST_VALUE	\
	(AW_PID_2049_BST_MIN_MD_VBAT__V1ST << AW_PID_2049_BST_MIN_MD_START_BIT)

#define AW_PID_2049_BST_MIN_MD_V1ST		(1)
#define AW_PID_2049_BST_MIN_MD_V1ST_VALUE	\
	(AW_PID_2049_BST_MIN_MD_V1ST << AW_PID_2049_BST_MIN_MD_START_BIT)

#define AW_PID_2049_BST_MIN_MD_DEFAULT_VALUE	(0)
#define AW_PID_2049_BST_MIN_MD_DEFAULT	\
	(AW_PID_2049_BST_MIN_MD_DEFAULT_VALUE << AW_PID_2049_BST_MIN_MD_START_BIT)

/* BST_FIRST_VSTEP bit 8:4 (BSTCTRL3 0x62) */
#define AW_PID_2049_BST_FIRST_VSTEP_START_BIT	(4)
#define AW_PID_2049_BST_FIRST_VSTEP_BITS_LEN	(5)
#define AW_PID_2049_BST_FIRST_VSTEP_MASK	\
	(~(((1<<AW_PID_2049_BST_FIRST_VSTEP_BITS_LEN)-1) << AW_PID_2049_BST_FIRST_VSTEP_START_BIT))

#define AW_PID_2049_BST_FIRST_VSTEP_DEFAULT_VALUE	(2)
#define AW_PID_2049_BST_FIRST_VSTEP_DEFAULT	\
	(AW_PID_2049_BST_FIRST_VSTEP_DEFAULT_VALUE << AW_PID_2049_BST_FIRST_VSTEP_START_BIT)

/* FORCE_PWM bit 3 (BSTCTRL3 0x62) */
#define AW_PID_2049_FORCE_PWM_START_BIT	(3)
#define AW_PID_2049_FORCE_PWM_BITS_LEN	(1)
#define AW_PID_2049_FORCE_PWM_MASK		\
	(~(((1<<AW_PID_2049_FORCE_PWM_BITS_LEN)-1) << AW_PID_2049_FORCE_PWM_START_BIT))

#define AW_PID_2049_FORCE_PWM_BURST		(0)
#define AW_PID_2049_FORCE_PWM_BURST_VALUE	\
	(AW_PID_2049_FORCE_PWM_BURST << AW_PID_2049_FORCE_PWM_START_BIT)

#define AW_PID_2049_FORCE_PWM_FORCEMINUS_PWM	(1)
#define AW_PID_2049_FORCE_PWM_FORCEMINUS_PWM_VALUE	\
	(AW_PID_2049_FORCE_PWM_FORCEMINUS_PWM << AW_PID_2049_FORCE_PWM_START_BIT)

#define AW_PID_2049_FORCE_PWM_DEFAULT_VALUE	(0)
#define AW_PID_2049_FORCE_PWM_DEFAULT	\
	(AW_PID_2049_FORCE_PWM_DEFAULT_VALUE << AW_PID_2049_FORCE_PWM_START_BIT)

/* BST_PHS_EN bit 2 (BSTCTRL3 0x62) */
#define AW_PID_2049_BST_PHS_EN_START_BIT	(2)
#define AW_PID_2049_BST_PHS_EN_BITS_LEN	(1)
#define AW_PID_2049_BST_PHS_EN_MASK		\
	(~(((1<<AW_PID_2049_BST_PHS_EN_BITS_LEN)-1) << AW_PID_2049_BST_PHS_EN_START_BIT))

#define AW_PID_2049_BST_PHS_EN_DISABLE	(0)
#define AW_PID_2049_BST_PHS_EN_DISABLE_VALUE	\
	(AW_PID_2049_BST_PHS_EN_DISABLE << AW_PID_2049_BST_PHS_EN_START_BIT)

#define AW_PID_2049_BST_PHS_EN_ENABLE	(1)
#define AW_PID_2049_BST_PHS_EN_ENABLE_VALUE	\
	(AW_PID_2049_BST_PHS_EN_ENABLE << AW_PID_2049_BST_PHS_EN_START_BIT)

#define AW_PID_2049_BST_PHS_EN_DEFAULT_VALUE	(0)
#define AW_PID_2049_BST_PHS_EN_DEFAULT	\
	(AW_PID_2049_BST_PHS_EN_DEFAULT_VALUE << AW_PID_2049_BST_PHS_EN_START_BIT)

/* BST_CLK_PHASE bit 1:0 (BSTCTRL3 0x62) */
#define AW_PID_2049_BST_CLK_PHASE_START_BIT	(0)
#define AW_PID_2049_BST_CLK_PHASE_BITS_LEN	(2)
#define AW_PID_2049_BST_CLK_PHASE_MASK	\
	(~(((1<<AW_PID_2049_BST_CLK_PHASE_BITS_LEN)-1) << AW_PID_2049_BST_CLK_PHASE_START_BIT))

#define AW_PID_2049_BST_CLK_PHASE_3_DEGREE	(0)
#define AW_PID_2049_BST_CLK_PHASE_3_DEGREE_VALUE	\
	(AW_PID_2049_BST_CLK_PHASE_3_DEGREE << AW_PID_2049_BST_CLK_PHASE_START_BIT)

#define AW_PID_2049_BST_CLK_PHASE_90_DEGREE	(1)
#define AW_PID_2049_BST_CLK_PHASE_90_DEGREE_VALUE	\
	(AW_PID_2049_BST_CLK_PHASE_90_DEGREE << AW_PID_2049_BST_CLK_PHASE_START_BIT)

#define AW_PID_2049_BST_CLK_PHASE_180_DEGREE	(2)
#define AW_PID_2049_BST_CLK_PHASE_180_DEGREE_VALUE	\
	(AW_PID_2049_BST_CLK_PHASE_180_DEGREE << AW_PID_2049_BST_CLK_PHASE_START_BIT)

#define AW_PID_2049_BST_CLK_PHASE_270_DEGREE	(3)
#define AW_PID_2049_BST_CLK_PHASE_270_DEGREE_VALUE	\
	(AW_PID_2049_BST_CLK_PHASE_270_DEGREE << AW_PID_2049_BST_CLK_PHASE_START_BIT)

#define AW_PID_2049_BST_CLK_PHASE_DEFAULT_VALUE	(0)
#define AW_PID_2049_BST_CLK_PHASE_DEFAULT	\
	(AW_PID_2049_BST_CLK_PHASE_DEFAULT_VALUE << AW_PID_2049_BST_CLK_PHASE_START_BIT)

/* default value of BSTCTRL3 (0x62) */
/* #define AW_PID_2049_BSTCTRL3_DEFAULT		(0x9820) */

/* BSTCTRL4 (0x63) detail */
/* SLOPE_LIMIT bit 15:13 (BSTCTRL4 0x63) */
#define AW_PID_2049_SLOPE_LIMIT_START_BIT	(13)
#define AW_PID_2049_SLOPE_LIMIT_BITS_LEN	(3)
#define AW_PID_2049_SLOPE_LIMIT_MASK	\
	(~(((1<<AW_PID_2049_SLOPE_LIMIT_BITS_LEN)-1) << AW_PID_2049_SLOPE_LIMIT_START_BIT))

#define AW_PID_2049_SLOPE_LIMIT_0P50ISLOPE	(0)
#define AW_PID_2049_SLOPE_LIMIT_0P50ISLOPE_VALUE	\
	(AW_PID_2049_SLOPE_LIMIT_0P50ISLOPE << AW_PID_2049_SLOPE_LIMIT_START_BIT)

#define AW_PID_2049_SLOPE_LIMIT_1P00ISLOPE	(1)
#define AW_PID_2049_SLOPE_LIMIT_1P00ISLOPE_VALUE	\
	(AW_PID_2049_SLOPE_LIMIT_1P00ISLOPE << AW_PID_2049_SLOPE_LIMIT_START_BIT)

#define AW_PID_2049_SLOPE_LIMIT_1P25ISLOPE	(2)
#define AW_PID_2049_SLOPE_LIMIT_1P25ISLOPE_VALUE	\
	(AW_PID_2049_SLOPE_LIMIT_1P25ISLOPE << AW_PID_2049_SLOPE_LIMIT_START_BIT)

#define AW_PID_2049_SLOPE_LIMIT_1P50ISLOPE	(3)
#define AW_PID_2049_SLOPE_LIMIT_1P50ISLOPE_VALUE	\
	(AW_PID_2049_SLOPE_LIMIT_1P50ISLOPE << AW_PID_2049_SLOPE_LIMIT_START_BIT)

#define AW_PID_2049_SLOPE_LIMIT_1P75ISLOPE	(4)
#define AW_PID_2049_SLOPE_LIMIT_1P75ISLOPE_VALUE	\
	(AW_PID_2049_SLOPE_LIMIT_1P75ISLOPE << AW_PID_2049_SLOPE_LIMIT_START_BIT)

#define AW_PID_2049_SLOPE_LIMIT_2P00ISLOPE	(5)
#define AW_PID_2049_SLOPE_LIMIT_2P00ISLOPE_VALUE	\
	(AW_PID_2049_SLOPE_LIMIT_2P00ISLOPE << AW_PID_2049_SLOPE_LIMIT_START_BIT)

#define AW_PID_2049_SLOPE_LIMIT_2P25ISLOPE	(6)
#define AW_PID_2049_SLOPE_LIMIT_2P25ISLOPE_VALUE	\
	(AW_PID_2049_SLOPE_LIMIT_2P25ISLOPE << AW_PID_2049_SLOPE_LIMIT_START_BIT)

#define AW_PID_2049_SLOPE_LIMIT_2P50ISLOPE	(7)
#define AW_PID_2049_SLOPE_LIMIT_2P50ISLOPE_VALUE	\
	(AW_PID_2049_SLOPE_LIMIT_2P50ISLOPE << AW_PID_2049_SLOPE_LIMIT_START_BIT)

#define AW_PID_2049_SLOPE_LIMIT_DEFAULT_VALUE	(4)
#define AW_PID_2049_SLOPE_LIMIT_DEFAULT	\
	(AW_PID_2049_SLOPE_LIMIT_DEFAULT_VALUE << AW_PID_2049_SLOPE_LIMIT_START_BIT)

/* BST_SLOPE bit 12:11 (BSTCTRL4 0x63) */
#define AW_PID_2049_BST_SLOPE_START_BIT	(11)
#define AW_PID_2049_BST_SLOPE_BITS_LEN	(2)
#define AW_PID_2049_BST_SLOPE_MASK		\
	(~(((1<<AW_PID_2049_BST_SLOPE_BITS_LEN)-1) << AW_PID_2049_BST_SLOPE_START_BIT))

#define AW_PID_2049_BST_SLOPE_1P75ISLOPE	(0)
#define AW_PID_2049_BST_SLOPE_1P75ISLOPE_VALUE	\
	(AW_PID_2049_BST_SLOPE_1P75ISLOPE << AW_PID_2049_BST_SLOPE_START_BIT)

#define AW_PID_2049_BST_SLOPE_2P00ISLOPE	(1)
#define AW_PID_2049_BST_SLOPE_2P00ISLOPE_VALUE	\
	(AW_PID_2049_BST_SLOPE_2P00ISLOPE << AW_PID_2049_BST_SLOPE_START_BIT)

#define AW_PID_2049_BST_SLOPE_2P25ISLOPE	(2)
#define AW_PID_2049_BST_SLOPE_2P25ISLOPE_VALUE	\
	(AW_PID_2049_BST_SLOPE_2P25ISLOPE << AW_PID_2049_BST_SLOPE_START_BIT)

#define AW_PID_2049_BST_SLOPE_2P50ISLOPE	(3)
#define AW_PID_2049_BST_SLOPE_2P50ISLOPE_VALUE	\
	(AW_PID_2049_BST_SLOPE_2P50ISLOPE << AW_PID_2049_BST_SLOPE_START_BIT)

#define AW_PID_2049_BST_SLOPE_DEFAULT_VALUE	(0)
#define AW_PID_2049_BST_SLOPE_DEFAULT	\
	(AW_PID_2049_BST_SLOPE_DEFAULT_VALUE << AW_PID_2049_BST_SLOPE_START_BIT)

/* IPEAK_ADJ bit 10 (BSTCTRL4 0x63) */
#define AW_PID_2049_IPEAK_ADJ_START_BIT	(10)
#define AW_PID_2049_IPEAK_ADJ_BITS_LEN	(1)
#define AW_PID_2049_IPEAK_ADJ_MASK		\
	(~(((1<<AW_PID_2049_IPEAK_ADJ_BITS_LEN)-1) << AW_PID_2049_IPEAK_ADJ_START_BIT))

#define AW_PID_2049_IPEAK_ADJ_IPEAK		(0)
#define AW_PID_2049_IPEAK_ADJ_IPEAK_VALUE	\
	(AW_PID_2049_IPEAK_ADJ_IPEAK << AW_PID_2049_IPEAK_ADJ_START_BIT)

#define AW_PID_2049_IPEAK_ADJ_IPEAK0P5A	(1)
#define AW_PID_2049_IPEAK_ADJ_IPEAK0P5A_VALUE	\
	(AW_PID_2049_IPEAK_ADJ_IPEAK0P5A << AW_PID_2049_IPEAK_ADJ_START_BIT)

#define AW_PID_2049_IPEAK_ADJ_DEFAULT_VALUE	(0)
#define AW_PID_2049_IPEAK_ADJ_DEFAULT	\
	(AW_PID_2049_IPEAK_ADJ_DEFAULT_VALUE << AW_PID_2049_IPEAK_ADJ_START_BIT)

/* GD_DLY bit 9:8 (BSTCTRL4 0x63) */
#define AW_PID_2049_GD_DLY_START_BIT	(8)
#define AW_PID_2049_GD_DLY_BITS_LEN		(2)
#define AW_PID_2049_GD_DLY_MASK			\
	(~(((1<<AW_PID_2049_GD_DLY_BITS_LEN)-1) << AW_PID_2049_GD_DLY_START_BIT))

#define AW_PID_2049_GD_DLY_HS_1P2NS_LS_1P2NS	(0)
#define AW_PID_2049_GD_DLY_HS_1P2NS_LS_1P2NS_VALUE	\
	(AW_PID_2049_GD_DLY_HS_1P2NS_LS_1P2NS << AW_PID_2049_GD_DLY_START_BIT)

#define AW_PID_2049_GD_DLY_HS_1P2NS_LS_2P5NS	(1)
#define AW_PID_2049_GD_DLY_HS_1P2NS_LS_2P5NS_VALUE	\
	(AW_PID_2049_GD_DLY_HS_1P2NS_LS_2P5NS << AW_PID_2049_GD_DLY_START_BIT)

#define AW_PID_2049_GD_DLY_HS_2P5NS_LS_1P2NS	(2)
#define AW_PID_2049_GD_DLY_HS_2P5NS_LS_1P2NS_VALUE	\
	(AW_PID_2049_GD_DLY_HS_2P5NS_LS_1P2NS << AW_PID_2049_GD_DLY_START_BIT)

#define AW_PID_2049_GD_DLY_HS_2P5NS_LS_2P5NS	(3)
#define AW_PID_2049_GD_DLY_HS_2P5NS_LS_2P5NS_VALUE	\
	(AW_PID_2049_GD_DLY_HS_2P5NS_LS_2P5NS << AW_PID_2049_GD_DLY_START_BIT)

#define AW_PID_2049_GD_DLY_DEFAULT_VALUE	(0)
#define AW_PID_2049_GD_DLY_DEFAULT		\
	(AW_PID_2049_GD_DLY_DEFAULT_VALUE << AW_PID_2049_GD_DLY_START_BIT)

/* BST_SRC bit 7:6 (BSTCTRL4 0x63) */
#define AW_PID_2049_BST_SRC_START_BIT	(6)
#define AW_PID_2049_BST_SRC_BITS_LEN	(2)
#define AW_PID_2049_BST_SRC_MASK		\
	(~(((1<<AW_PID_2049_BST_SRC_BITS_LEN)-1) << AW_PID_2049_BST_SRC_START_BIT))

#define AW_PID_2049_BST_SRC_3P5NS		(0)
#define AW_PID_2049_BST_SRC_3P5NS_VALUE	\
	(AW_PID_2049_BST_SRC_3P5NS << AW_PID_2049_BST_SRC_START_BIT)

#define AW_PID_2049_BST_SRC_4P5NS		(1)
#define AW_PID_2049_BST_SRC_4P5NS_VALUE	\
	(AW_PID_2049_BST_SRC_4P5NS << AW_PID_2049_BST_SRC_START_BIT)

#define AW_PID_2049_BST_SRC_8P0NS		(2)
#define AW_PID_2049_BST_SRC_8P0NS_VALUE	\
	(AW_PID_2049_BST_SRC_8P0NS << AW_PID_2049_BST_SRC_START_BIT)

#define AW_PID_2049_BST_SRC_12P0NS		(3)
#define AW_PID_2049_BST_SRC_12P0NS_VALUE	\
	(AW_PID_2049_BST_SRC_12P0NS << AW_PID_2049_BST_SRC_START_BIT)

#define AW_PID_2049_BST_SRC_DEFAULT_VALUE	(0)
#define AW_PID_2049_BST_SRC_DEFAULT		\
	(AW_PID_2049_BST_SRC_DEFAULT_VALUE << AW_PID_2049_BST_SRC_START_BIT)

/* BST_COMPMAX bit 5:4 (BSTCTRL4 0x63) */
#define AW_PID_2049_BST_COMPMAX_START_BIT	(4)
#define AW_PID_2049_BST_COMPMAX_BITS_LEN	(2)
#define AW_PID_2049_BST_COMPMAX_MASK	\
	(~(((1<<AW_PID_2049_BST_COMPMAX_BITS_LEN)-1) << AW_PID_2049_BST_COMPMAX_START_BIT))

#define AW_PID_2049_BST_COMPMAX_2P0V	(0)
#define AW_PID_2049_BST_COMPMAX_2P0V_VALUE	\
	(AW_PID_2049_BST_COMPMAX_2P0V << AW_PID_2049_BST_COMPMAX_START_BIT)

#define AW_PID_2049_BST_COMPMAX_2P2V	(1)
#define AW_PID_2049_BST_COMPMAX_2P2V_VALUE	\
	(AW_PID_2049_BST_COMPMAX_2P2V << AW_PID_2049_BST_COMPMAX_START_BIT)

#define AW_PID_2049_BST_COMPMAX_2P4V	(2)
#define AW_PID_2049_BST_COMPMAX_2P4V_VALUE	\
	(AW_PID_2049_BST_COMPMAX_2P4V << AW_PID_2049_BST_COMPMAX_START_BIT)

#define AW_PID_2049_BST_COMPMAX_2P6V	(3)
#define AW_PID_2049_BST_COMPMAX_2P6V_VALUE	\
	(AW_PID_2049_BST_COMPMAX_2P6V << AW_PID_2049_BST_COMPMAX_START_BIT)

#define AW_PID_2049_BST_COMPMAX_DEFAULT_VALUE	(3)
#define AW_PID_2049_BST_COMPMAX_DEFAULT	\
	(AW_PID_2049_BST_COMPMAX_DEFAULT_VALUE << AW_PID_2049_BST_COMPMAX_START_BIT)

/* LIMIT_SPMD bit 3:2 (BSTCTRL4 0x63) */
#define AW_PID_2049_LIMIT_SPMD_START_BIT	(2)
#define AW_PID_2049_LIMIT_SPMD_BITS_LEN	(2)
#define AW_PID_2049_LIMIT_SPMD_MASK		\
	(~(((1<<AW_PID_2049_LIMIT_SPMD_BITS_LEN)-1) << AW_PID_2049_LIMIT_SPMD_START_BIT))

#define AW_PID_2049_LIMIT_SPMD_4MINUS_LEVELS	(0)
#define AW_PID_2049_LIMIT_SPMD_4MINUS_LEVELS_VALUE	\
	(AW_PID_2049_LIMIT_SPMD_4MINUS_LEVELS << AW_PID_2049_LIMIT_SPMD_START_BIT)

#define AW_PID_2049_LIMIT_SPMD_2MINUS_LEVELS	(1)
#define AW_PID_2049_LIMIT_SPMD_2MINUS_LEVELS_VALUE	\
	(AW_PID_2049_LIMIT_SPMD_2MINUS_LEVELS << AW_PID_2049_LIMIT_SPMD_START_BIT)

#define AW_PID_2049_LIMIT_SPMD_BACK		(2)
#define AW_PID_2049_LIMIT_SPMD_BACK_VALUE	\
	(AW_PID_2049_LIMIT_SPMD_BACK << AW_PID_2049_LIMIT_SPMD_START_BIT)

#define AW_PID_2049_LIMIT_SPMD_DEFAULT_VALUE	(0)
#define AW_PID_2049_LIMIT_SPMD_DEFAULT	\
	(AW_PID_2049_LIMIT_SPMD_DEFAULT_VALUE << AW_PID_2049_LIMIT_SPMD_START_BIT)

/* BST_DFPWM bit 1:0 (BSTCTRL4 0x63) */
#define AW_PID_2049_BST_DFPWM_START_BIT	(0)
#define AW_PID_2049_BST_DFPWM_BITS_LEN	(2)
#define AW_PID_2049_BST_DFPWM_MASK		\
	(~(((1<<AW_PID_2049_BST_DFPWM_BITS_LEN)-1) << AW_PID_2049_BST_DFPWM_START_BIT))

#define AW_PID_2049_BST_DFPWM_40US		(0)
#define AW_PID_2049_BST_DFPWM_40US_VALUE	\
	(AW_PID_2049_BST_DFPWM_40US << AW_PID_2049_BST_DFPWM_START_BIT)

#define AW_PID_2049_BST_DFPWM_80US		(1)
#define AW_PID_2049_BST_DFPWM_80US_VALUE	\
	(AW_PID_2049_BST_DFPWM_80US << AW_PID_2049_BST_DFPWM_START_BIT)

#define AW_PID_2049_BST_DFPWM_160US		(2)
#define AW_PID_2049_BST_DFPWM_160US_VALUE	\
	(AW_PID_2049_BST_DFPWM_160US << AW_PID_2049_BST_DFPWM_START_BIT)

#define AW_PID_2049_BST_DFPWM_320US		(3)
#define AW_PID_2049_BST_DFPWM_320US_VALUE	\
	(AW_PID_2049_BST_DFPWM_320US << AW_PID_2049_BST_DFPWM_START_BIT)

#define AW_PID_2049_BST_DFPWM_DEFAULT_VALUE	(1)
#define AW_PID_2049_BST_DFPWM_DEFAULT	\
	(AW_PID_2049_BST_DFPWM_DEFAULT_VALUE << AW_PID_2049_BST_DFPWM_START_BIT)

/* default value of BSTCTRL4 (0x63) */
/* #define AW_PID_2049_BSTCTRL4_DEFAULT		(0x8031) */

/* BSTCTRL5 (0x64) detail */
/* LOW_CLAMP bit 15 (BSTCTRL5 0x64) */
#define AW_PID_2049_LOW_CLAMP_START_BIT	(15)
#define AW_PID_2049_LOW_CLAMP_BITS_LEN	(1)
#define AW_PID_2049_LOW_CLAMP_MASK		\
	(~(((1<<AW_PID_2049_LOW_CLAMP_BITS_LEN)-1) << AW_PID_2049_LOW_CLAMP_START_BIT))

#define AW_PID_2049_LOW_CLAMP_NOTMINUS_USED	(0)
#define AW_PID_2049_LOW_CLAMP_NOTMINUS_USED_VALUE	\
	(AW_PID_2049_LOW_CLAMP_NOTMINUS_USED << AW_PID_2049_LOW_CLAMP_START_BIT)

#define AW_PID_2049_LOW_CLAMP_USED		(1)
#define AW_PID_2049_LOW_CLAMP_USED_VALUE	\
	(AW_PID_2049_LOW_CLAMP_USED << AW_PID_2049_LOW_CLAMP_START_BIT)

#define AW_PID_2049_LOW_CLAMP_DEFAULT_VALUE	(1)
#define AW_PID_2049_LOW_CLAMP_DEFAULT	\
	(AW_PID_2049_LOW_CLAMP_DEFAULT_VALUE << AW_PID_2049_LOW_CLAMP_START_BIT)

/* BST_GTDR_DDT bit 14 (BSTCTRL5 0x64) */
#define AW_PID_2049_BST_GTDR_DDT_START_BIT	(14)
#define AW_PID_2049_BST_GTDR_DDT_BITS_LEN	(1)
#define AW_PID_2049_BST_GTDR_DDT_MASK	\
	(~(((1<<AW_PID_2049_BST_GTDR_DDT_BITS_LEN)-1) << AW_PID_2049_BST_GTDR_DDT_START_BIT))

#define AW_PID_2049_BST_GTDR_DDT_3NS	(0)
#define AW_PID_2049_BST_GTDR_DDT_3NS_VALUE	\
	(AW_PID_2049_BST_GTDR_DDT_3NS << AW_PID_2049_BST_GTDR_DDT_START_BIT)

#define AW_PID_2049_BST_GTDR_DDT_9NS	(1)
#define AW_PID_2049_BST_GTDR_DDT_9NS_VALUE	\
	(AW_PID_2049_BST_GTDR_DDT_9NS << AW_PID_2049_BST_GTDR_DDT_START_BIT)

#define AW_PID_2049_BST_GTDR_DDT_DEFAULT_VALUE	(1)
#define AW_PID_2049_BST_GTDR_DDT_DEFAULT	\
	(AW_PID_2049_BST_GTDR_DDT_DEFAULT_VALUE << AW_PID_2049_BST_GTDR_DDT_START_BIT)

/* SKIP_EN bit 13 (BSTCTRL5 0x64) */
#define AW_PID_2049_SKIP_EN_START_BIT	(13)
#define AW_PID_2049_SKIP_EN_BITS_LEN	(1)
#define AW_PID_2049_SKIP_EN_MASK		\
	(~(((1<<AW_PID_2049_SKIP_EN_BITS_LEN)-1) << AW_PID_2049_SKIP_EN_START_BIT))

#define AW_PID_2049_SKIP_EN_SKIP		(0)
#define AW_PID_2049_SKIP_EN_SKIP_VALUE	\
	(AW_PID_2049_SKIP_EN_SKIP << AW_PID_2049_SKIP_EN_START_BIT)

#define AW_PID_2049_SKIP_EN_NOMINUS_SKIP	(1)
#define AW_PID_2049_SKIP_EN_NOMINUS_SKIP_VALUE	\
	(AW_PID_2049_SKIP_EN_NOMINUS_SKIP << AW_PID_2049_SKIP_EN_START_BIT)

#define AW_PID_2049_SKIP_EN_DEFAULT_VALUE	(0)
#define AW_PID_2049_SKIP_EN_DEFAULT		\
	(AW_PID_2049_SKIP_EN_DEFAULT_VALUE << AW_PID_2049_SKIP_EN_START_BIT)

/* SOFT_MODE bit 12 (BSTCTRL5 0x64) */
#define AW_PID_2049_SOFT_MODE_START_BIT	(12)
#define AW_PID_2049_SOFT_MODE_BITS_LEN	(1)
#define AW_PID_2049_SOFT_MODE_MASK		\
	(~(((1<<AW_PID_2049_SOFT_MODE_BITS_LEN)-1) << AW_PID_2049_SOFT_MODE_START_BIT))

#define AW_PID_2049_SOFT_MODE_BURST		(0)
#define AW_PID_2049_SOFT_MODE_BURST_VALUE	\
	(AW_PID_2049_SOFT_MODE_BURST << AW_PID_2049_SOFT_MODE_START_BIT)

#define AW_PID_2049_SOFT_MODE_IMINUS_LIMIT	(1)
#define AW_PID_2049_SOFT_MODE_IMINUS_LIMIT_VALUE	\
	(AW_PID_2049_SOFT_MODE_IMINUS_LIMIT << AW_PID_2049_SOFT_MODE_START_BIT)

#define AW_PID_2049_SOFT_MODE_DEFAULT_VALUE	(0)
#define AW_PID_2049_SOFT_MODE_DEFAULT	\
	(AW_PID_2049_SOFT_MODE_DEFAULT_VALUE << AW_PID_2049_SOFT_MODE_START_BIT)

/* LMD_VTH bit 11:10 (BSTCTRL5 0x64) */
#define AW_PID_2049_LMD_VTH_START_BIT	(10)
#define AW_PID_2049_LMD_VTH_BITS_LEN	(2)
#define AW_PID_2049_LMD_VTH_MASK		\
	(~(((1<<AW_PID_2049_LMD_VTH_BITS_LEN)-1) << AW_PID_2049_LMD_VTH_START_BIT))

#define AW_PID_2049_LMD_VTH_1P1V		(0)
#define AW_PID_2049_LMD_VTH_1P1V_VALUE	\
	(AW_PID_2049_LMD_VTH_1P1V << AW_PID_2049_LMD_VTH_START_BIT)

#define AW_PID_2049_LMD_VTH_1P5V		(1)
#define AW_PID_2049_LMD_VTH_1P5V_VALUE	\
	(AW_PID_2049_LMD_VTH_1P5V << AW_PID_2049_LMD_VTH_START_BIT)

#define AW_PID_2049_LMD_VTH_1P9V		(2)
#define AW_PID_2049_LMD_VTH_1P9V_VALUE	\
	(AW_PID_2049_LMD_VTH_1P9V << AW_PID_2049_LMD_VTH_START_BIT)

#define AW_PID_2049_LMD_VTH_2P3V		(3)
#define AW_PID_2049_LMD_VTH_2P3V_VALUE	\
	(AW_PID_2049_LMD_VTH_2P3V << AW_PID_2049_LMD_VTH_START_BIT)

#define AW_PID_2049_LMD_VTH_DEFAULT_VALUE	(0)
#define AW_PID_2049_LMD_VTH_DEFAULT		\
	(AW_PID_2049_LMD_VTH_DEFAULT_VALUE << AW_PID_2049_LMD_VTH_START_BIT)

/* NCD_ITH bit 9:8 (BSTCTRL5 0x64) */
#define AW_PID_2049_NCD_ITH_START_BIT	(8)
#define AW_PID_2049_NCD_ITH_BITS_LEN	(2)
#define AW_PID_2049_NCD_ITH_MASK		\
	(~(((1<<AW_PID_2049_NCD_ITH_BITS_LEN)-1) << AW_PID_2049_NCD_ITH_START_BIT))

#define AW_PID_2049_NCD_ITH_150MA		(0)
#define AW_PID_2049_NCD_ITH_150MA_VALUE	\
	(AW_PID_2049_NCD_ITH_150MA << AW_PID_2049_NCD_ITH_START_BIT)

#define AW_PID_2049_NCD_ITH_200MA		(1)
#define AW_PID_2049_NCD_ITH_200MA_VALUE	\
	(AW_PID_2049_NCD_ITH_200MA << AW_PID_2049_NCD_ITH_START_BIT)

#define AW_PID_2049_NCD_ITH_250MA		(2)
#define AW_PID_2049_NCD_ITH_250MA_VALUE	\
	(AW_PID_2049_NCD_ITH_250MA << AW_PID_2049_NCD_ITH_START_BIT)

#define AW_PID_2049_NCD_ITH_300MA		(3)
#define AW_PID_2049_NCD_ITH_300MA_VALUE	\
	(AW_PID_2049_NCD_ITH_300MA << AW_PID_2049_NCD_ITH_START_BIT)

#define AW_PID_2049_NCD_ITH_DEFAULT_VALUE	(1)
#define AW_PID_2049_NCD_ITH_DEFAULT		\
	(AW_PID_2049_NCD_ITH_DEFAULT_VALUE << AW_PID_2049_NCD_ITH_START_BIT)

/* EN_DLY bit 7:6 (BSTCTRL5 0x64) */
#define AW_PID_2049_EN_DLY_START_BIT	(6)
#define AW_PID_2049_EN_DLY_BITS_LEN		(2)
#define AW_PID_2049_EN_DLY_MASK			\
	(~(((1<<AW_PID_2049_EN_DLY_BITS_LEN)-1) << AW_PID_2049_EN_DLY_START_BIT))

#define AW_PID_2049_EN_DLY_8NS			(0)
#define AW_PID_2049_EN_DLY_8NS_VALUE	\
	(AW_PID_2049_EN_DLY_8NS << AW_PID_2049_EN_DLY_START_BIT)

#define AW_PID_2049_EN_DLY_80NS			(1)
#define AW_PID_2049_EN_DLY_80NS_VALUE	\
	(AW_PID_2049_EN_DLY_80NS << AW_PID_2049_EN_DLY_START_BIT)

#define AW_PID_2049_EN_DLY_130NS		(2)
#define AW_PID_2049_EN_DLY_130NS_VALUE	\
	(AW_PID_2049_EN_DLY_130NS << AW_PID_2049_EN_DLY_START_BIT)

#define AW_PID_2049_EN_DLY_200NS		(3)
#define AW_PID_2049_EN_DLY_200NS_VALUE	\
	(AW_PID_2049_EN_DLY_200NS << AW_PID_2049_EN_DLY_START_BIT)

#define AW_PID_2049_EN_DLY_DEFAULT_VALUE	(2)
#define AW_PID_2049_EN_DLY_DEFAULT		\
	(AW_PID_2049_EN_DLY_DEFAULT_VALUE << AW_PID_2049_EN_DLY_START_BIT)

/* SOFT_DLY bit 5:4 (BSTCTRL5 0x64) */
#define AW_PID_2049_SOFT_DLY_START_BIT	(4)
#define AW_PID_2049_SOFT_DLY_BITS_LEN	(2)
#define AW_PID_2049_SOFT_DLY_MASK		\
	(~(((1<<AW_PID_2049_SOFT_DLY_BITS_LEN)-1) << AW_PID_2049_SOFT_DLY_START_BIT))

#define AW_PID_2049_SOFT_DLY_1P28MS		(0)
#define AW_PID_2049_SOFT_DLY_1P28MS_VALUE	\
	(AW_PID_2049_SOFT_DLY_1P28MS << AW_PID_2049_SOFT_DLY_START_BIT)

#define AW_PID_2049_SOFT_DLY_2P56MS		(1)
#define AW_PID_2049_SOFT_DLY_2P56MS_VALUE	\
	(AW_PID_2049_SOFT_DLY_2P56MS << AW_PID_2049_SOFT_DLY_START_BIT)

#define AW_PID_2049_SOFT_DLY_5P12MS		(2)
#define AW_PID_2049_SOFT_DLY_5P12MS_VALUE	\
	(AW_PID_2049_SOFT_DLY_5P12MS << AW_PID_2049_SOFT_DLY_START_BIT)

#define AW_PID_2049_SOFT_DLY_10P24MS	(3)
#define AW_PID_2049_SOFT_DLY_10P24MS_VALUE	\
	(AW_PID_2049_SOFT_DLY_10P24MS << AW_PID_2049_SOFT_DLY_START_BIT)

#define AW_PID_2049_SOFT_DLY_DEFAULT_VALUE	(0)
#define AW_PID_2049_SOFT_DLY_DEFAULT	\
	(AW_PID_2049_SOFT_DLY_DEFAULT_VALUE << AW_PID_2049_SOFT_DLY_START_BIT)

/* BURST_OUT_DLY bit 3:2 (BSTCTRL5 0x64) */
#define AW_PID_2049_BURST_OUT_DLY_START_BIT	(2)
#define AW_PID_2049_BURST_OUT_DLY_BITS_LEN	(2)
#define AW_PID_2049_BURST_OUT_DLY_MASK	\
	(~(((1<<AW_PID_2049_BURST_OUT_DLY_BITS_LEN)-1) << AW_PID_2049_BURST_OUT_DLY_START_BIT))

#define AW_PID_2049_BURST_OUT_DLY_2P0US	(0)
#define AW_PID_2049_BURST_OUT_DLY_2P0US_VALUE	\
	(AW_PID_2049_BURST_OUT_DLY_2P0US << AW_PID_2049_BURST_OUT_DLY_START_BIT)

#define AW_PID_2049_BURST_OUT_DLY_4P0US	(1)
#define AW_PID_2049_BURST_OUT_DLY_4P0US_VALUE	\
	(AW_PID_2049_BURST_OUT_DLY_4P0US << AW_PID_2049_BURST_OUT_DLY_START_BIT)

#define AW_PID_2049_BURST_OUT_DLY_1P3US	(2)
#define AW_PID_2049_BURST_OUT_DLY_1P3US_VALUE	\
	(AW_PID_2049_BURST_OUT_DLY_1P3US << AW_PID_2049_BURST_OUT_DLY_START_BIT)

#define AW_PID_2049_BURST_OUT_DLY_1P0US	(3)
#define AW_PID_2049_BURST_OUT_DLY_1P0US_VALUE	\
	(AW_PID_2049_BURST_OUT_DLY_1P0US << AW_PID_2049_BURST_OUT_DLY_START_BIT)

#define AW_PID_2049_BURST_OUT_DLY_DEFAULT_VALUE	(3)
#define AW_PID_2049_BURST_OUT_DLY_DEFAULT	\
	(AW_PID_2049_BURST_OUT_DLY_DEFAULT_VALUE << AW_PID_2049_BURST_OUT_DLY_START_BIT)

/* BURST_IN_DLY bit 1:0 (BSTCTRL5 0x64) */
#define AW_PID_2049_BURST_IN_DLY_START_BIT	(0)
#define AW_PID_2049_BURST_IN_DLY_BITS_LEN	(2)
#define AW_PID_2049_BURST_IN_DLY_MASK	\
	(~(((1<<AW_PID_2049_BURST_IN_DLY_BITS_LEN)-1) << AW_PID_2049_BURST_IN_DLY_START_BIT))

#define AW_PID_2049_BURST_IN_DLY_8US	(0)
#define AW_PID_2049_BURST_IN_DLY_8US_VALUE	\
	(AW_PID_2049_BURST_IN_DLY_8US << AW_PID_2049_BURST_IN_DLY_START_BIT)

#define AW_PID_2049_BURST_IN_DLY_12US	(1)
#define AW_PID_2049_BURST_IN_DLY_12US_VALUE	\
	(AW_PID_2049_BURST_IN_DLY_12US << AW_PID_2049_BURST_IN_DLY_START_BIT)

#define AW_PID_2049_BURST_IN_DLY_4US	(2)
#define AW_PID_2049_BURST_IN_DLY_4US_VALUE	\
	(AW_PID_2049_BURST_IN_DLY_4US << AW_PID_2049_BURST_IN_DLY_START_BIT)

#define AW_PID_2049_BURST_IN_DLY_2US	(3)
#define AW_PID_2049_BURST_IN_DLY_2US_VALUE	\
	(AW_PID_2049_BURST_IN_DLY_2US << AW_PID_2049_BURST_IN_DLY_START_BIT)

#define AW_PID_2049_BURST_IN_DLY_DEFAULT_VALUE	(3)
#define AW_PID_2049_BURST_IN_DLY_DEFAULT	\
	(AW_PID_2049_BURST_IN_DLY_DEFAULT_VALUE << AW_PID_2049_BURST_IN_DLY_START_BIT)

/* default value of BSTCTRL5 (0x64) */
/* #define AW_PID_2049_BSTCTRL5_DEFAULT		(0xC18F) */

/* BSTCTRL6 (0x65) detail */
/* EA_CUR bit 15 (BSTCTRL6 0x65) */
#define AW_PID_2049_EA_CUR_START_BIT	(15)
#define AW_PID_2049_EA_CUR_BITS_LEN		(1)
#define AW_PID_2049_EA_CUR_MASK			\
	(~(((1<<AW_PID_2049_EA_CUR_BITS_LEN)-1) << AW_PID_2049_EA_CUR_START_BIT))

#define AW_PID_2049_EA_CUR_1UA			(0)
#define AW_PID_2049_EA_CUR_1UA_VALUE	\
	(AW_PID_2049_EA_CUR_1UA << AW_PID_2049_EA_CUR_START_BIT)

#define AW_PID_2049_EA_CUR_4UA			(1)
#define AW_PID_2049_EA_CUR_4UA_VALUE	\
	(AW_PID_2049_EA_CUR_4UA << AW_PID_2049_EA_CUR_START_BIT)

#define AW_PID_2049_EA_CUR_DEFAULT_VALUE	(0)
#define AW_PID_2049_EA_CUR_DEFAULT		\
	(AW_PID_2049_EA_CUR_DEFAULT_VALUE << AW_PID_2049_EA_CUR_START_BIT)

/* OVP_DEGLITCH bit 14 (BSTCTRL6 0x65) */
#define AW_PID_2049_OVP_DEGLITCH_START_BIT	(14)
#define AW_PID_2049_OVP_DEGLITCH_BITS_LEN	(1)
#define AW_PID_2049_OVP_DEGLITCH_MASK	\
	(~(((1<<AW_PID_2049_OVP_DEGLITCH_BITS_LEN)-1) << AW_PID_2049_OVP_DEGLITCH_START_BIT))

#define AW_PID_2049_OVP_DEGLITCH_DISABLE	(0)
#define AW_PID_2049_OVP_DEGLITCH_DISABLE_VALUE	\
	(AW_PID_2049_OVP_DEGLITCH_DISABLE << AW_PID_2049_OVP_DEGLITCH_START_BIT)

#define AW_PID_2049_OVP_DEGLITCH_ENABLE	(1)
#define AW_PID_2049_OVP_DEGLITCH_ENABLE_VALUE	\
	(AW_PID_2049_OVP_DEGLITCH_ENABLE << AW_PID_2049_OVP_DEGLITCH_START_BIT)

#define AW_PID_2049_OVP_DEGLITCH_DEFAULT_VALUE	(0)
#define AW_PID_2049_OVP_DEGLITCH_DEFAULT	\
	(AW_PID_2049_OVP_DEGLITCH_DEFAULT_VALUE << AW_PID_2049_OVP_DEGLITCH_START_BIT)

/* OVP2_EN bit 13 (BSTCTRL6 0x65) */
#define AW_PID_2049_OVP2_EN_START_BIT	(13)
#define AW_PID_2049_OVP2_EN_BITS_LEN	(1)
#define AW_PID_2049_OVP2_EN_MASK		\
	(~(((1<<AW_PID_2049_OVP2_EN_BITS_LEN)-1) << AW_PID_2049_OVP2_EN_START_BIT))

#define AW_PID_2049_OVP2_EN_DISABLE		(0)
#define AW_PID_2049_OVP2_EN_DISABLE_VALUE	\
	(AW_PID_2049_OVP2_EN_DISABLE << AW_PID_2049_OVP2_EN_START_BIT)

#define AW_PID_2049_OVP2_EN_ENABLE		(1)
#define AW_PID_2049_OVP2_EN_ENABLE_VALUE	\
	(AW_PID_2049_OVP2_EN_ENABLE << AW_PID_2049_OVP2_EN_START_BIT)

#define AW_PID_2049_OVP2_EN_DEFAULT_VALUE	(0)
#define AW_PID_2049_OVP2_EN_DEFAULT		\
	(AW_PID_2049_OVP2_EN_DEFAULT_VALUE << AW_PID_2049_OVP2_EN_START_BIT)

/* HEAVY_EN bit 12 (BSTCTRL6 0x65) */
#define AW_PID_2049_HEAVY_EN_START_BIT	(12)
#define AW_PID_2049_HEAVY_EN_BITS_LEN	(1)
#define AW_PID_2049_HEAVY_EN_MASK		\
	(~(((1<<AW_PID_2049_HEAVY_EN_BITS_LEN)-1) << AW_PID_2049_HEAVY_EN_START_BIT))

#define AW_PID_2049_HEAVY_EN_8OHM		(0)
#define AW_PID_2049_HEAVY_EN_8OHM_VALUE	\
	(AW_PID_2049_HEAVY_EN_8OHM << AW_PID_2049_HEAVY_EN_START_BIT)

#define AW_PID_2049_HEAVY_EN_4OHM		(1)
#define AW_PID_2049_HEAVY_EN_4OHM_VALUE	\
	(AW_PID_2049_HEAVY_EN_4OHM << AW_PID_2049_HEAVY_EN_START_BIT)

#define AW_PID_2049_HEAVY_EN_DEFAULT_VALUE	(0)
#define AW_PID_2049_HEAVY_EN_DEFAULT	\
	(AW_PID_2049_HEAVY_EN_DEFAULT_VALUE << AW_PID_2049_HEAVY_EN_START_BIT)

/* OVP2_ITH bit 11:10 (BSTCTRL6 0x65) */
#define AW_PID_2049_OVP2_ITH_START_BIT	(10)
#define AW_PID_2049_OVP2_ITH_BITS_LEN	(2)
#define AW_PID_2049_OVP2_ITH_MASK		\
	(~(((1<<AW_PID_2049_OVP2_ITH_BITS_LEN)-1) << AW_PID_2049_OVP2_ITH_START_BIT))

#define AW_PID_2049_OVP2_ITH_28MA		(0)
#define AW_PID_2049_OVP2_ITH_28MA_VALUE	\
	(AW_PID_2049_OVP2_ITH_28MA << AW_PID_2049_OVP2_ITH_START_BIT)

#define AW_PID_2049_OVP2_ITH_56MA		(1)
#define AW_PID_2049_OVP2_ITH_56MA_VALUE	\
	(AW_PID_2049_OVP2_ITH_56MA << AW_PID_2049_OVP2_ITH_START_BIT)

#define AW_PID_2049_OVP2_ITH_84MA		(2)
#define AW_PID_2049_OVP2_ITH_84MA_VALUE	\
	(AW_PID_2049_OVP2_ITH_84MA << AW_PID_2049_OVP2_ITH_START_BIT)

#define AW_PID_2049_OVP2_ITH_112MA		(3)
#define AW_PID_2049_OVP2_ITH_112MA_VALUE	\
	(AW_PID_2049_OVP2_ITH_112MA << AW_PID_2049_OVP2_ITH_START_BIT)

#define AW_PID_2049_OVP2_ITH_DEFAULT_VALUE	(1)
#define AW_PID_2049_OVP2_ITH_DEFAULT	\
	(AW_PID_2049_OVP2_ITH_DEFAULT_VALUE << AW_PID_2049_OVP2_ITH_START_BIT)

/* OVP2_VTH bit 9:8 (BSTCTRL6 0x65) */
#define AW_PID_2049_OVP2_VTH_START_BIT	(8)
#define AW_PID_2049_OVP2_VTH_BITS_LEN	(2)
#define AW_PID_2049_OVP2_VTH_MASK		\
	(~(((1<<AW_PID_2049_OVP2_VTH_BITS_LEN)-1) << AW_PID_2049_OVP2_VTH_START_BIT))

#define AW_PID_2049_OVP2_VTH_13P5V		(0)
#define AW_PID_2049_OVP2_VTH_13P5V_VALUE	\
	(AW_PID_2049_OVP2_VTH_13P5V << AW_PID_2049_OVP2_VTH_START_BIT)

#define AW_PID_2049_OVP2_VTH_14P0V		(1)
#define AW_PID_2049_OVP2_VTH_14P0V_VALUE	\
	(AW_PID_2049_OVP2_VTH_14P0V << AW_PID_2049_OVP2_VTH_START_BIT)

#define AW_PID_2049_OVP2_VTH_14P5V		(2)
#define AW_PID_2049_OVP2_VTH_14P5V_VALUE	\
	(AW_PID_2049_OVP2_VTH_14P5V << AW_PID_2049_OVP2_VTH_START_BIT)

#define AW_PID_2049_OVP2_VTH_15P0V		(3)
#define AW_PID_2049_OVP2_VTH_15P0V_VALUE	\
	(AW_PID_2049_OVP2_VTH_15P0V << AW_PID_2049_OVP2_VTH_START_BIT)

#define AW_PID_2049_OVP2_VTH_DEFAULT_VALUE	(1)
#define AW_PID_2049_OVP2_VTH_DEFAULT	\
	(AW_PID_2049_OVP2_VTH_DEFAULT_VALUE << AW_PID_2049_OVP2_VTH_START_BIT)

/* KICK_ITH bit 7:6 (BSTCTRL6 0x65) */
#define AW_PID_2049_KICK_ITH_START_BIT	(6)
#define AW_PID_2049_KICK_ITH_BITS_LEN	(2)
#define AW_PID_2049_KICK_ITH_MASK		\
	(~(((1<<AW_PID_2049_KICK_ITH_BITS_LEN)-1) << AW_PID_2049_KICK_ITH_START_BIT))

#define AW_PID_2049_KICK_ITH_28MA		(0)
#define AW_PID_2049_KICK_ITH_28MA_VALUE	\
	(AW_PID_2049_KICK_ITH_28MA << AW_PID_2049_KICK_ITH_START_BIT)

#define AW_PID_2049_KICK_ITH_56MA		(1)
#define AW_PID_2049_KICK_ITH_56MA_VALUE	\
	(AW_PID_2049_KICK_ITH_56MA << AW_PID_2049_KICK_ITH_START_BIT)

#define AW_PID_2049_KICK_ITH_84MA		(2)
#define AW_PID_2049_KICK_ITH_84MA_VALUE	\
	(AW_PID_2049_KICK_ITH_84MA << AW_PID_2049_KICK_ITH_START_BIT)

#define AW_PID_2049_KICK_ITH_112MA		(3)
#define AW_PID_2049_KICK_ITH_112MA_VALUE	\
	(AW_PID_2049_KICK_ITH_112MA << AW_PID_2049_KICK_ITH_START_BIT)

#define AW_PID_2049_KICK_ITH_DEFAULT_VALUE	(0)
#define AW_PID_2049_KICK_ITH_DEFAULT	\
	(AW_PID_2049_KICK_ITH_DEFAULT_VALUE << AW_PID_2049_KICK_ITH_START_BIT)

/* RSQN_DLY bit 5:4 (BSTCTRL6 0x65) */
#define AW_PID_2049_RSQN_DLY_START_BIT	(4)
#define AW_PID_2049_RSQN_DLY_BITS_LEN	(2)
#define AW_PID_2049_RSQN_DLY_MASK		\
	(~(((1<<AW_PID_2049_RSQN_DLY_BITS_LEN)-1) << AW_PID_2049_RSQN_DLY_START_BIT))

#define AW_PID_2049_RSQN_DLY_15NS		(0)
#define AW_PID_2049_RSQN_DLY_15NS_VALUE	\
	(AW_PID_2049_RSQN_DLY_15NS << AW_PID_2049_RSQN_DLY_START_BIT)

#define AW_PID_2049_RSQN_DLY_25NS		(1)
#define AW_PID_2049_RSQN_DLY_25NS_VALUE	\
	(AW_PID_2049_RSQN_DLY_25NS << AW_PID_2049_RSQN_DLY_START_BIT)

#define AW_PID_2049_RSQN_DLY_35NS		(2)
#define AW_PID_2049_RSQN_DLY_35NS_VALUE	\
	(AW_PID_2049_RSQN_DLY_35NS << AW_PID_2049_RSQN_DLY_START_BIT)

#define AW_PID_2049_RSQN_DLY_45NS		(3)
#define AW_PID_2049_RSQN_DLY_45NS_VALUE	\
	(AW_PID_2049_RSQN_DLY_45NS << AW_PID_2049_RSQN_DLY_START_BIT)

#define AW_PID_2049_RSQN_DLY_DEFAULT_VALUE	(2)
#define AW_PID_2049_RSQN_DLY_DEFAULT	\
	(AW_PID_2049_RSQN_DLY_DEFAULT_VALUE << AW_PID_2049_RSQN_DLY_START_BIT)

/* EN_RSQN_DLY bit 3 (BSTCTRL6 0x65) */
#define AW_PID_2049_EN_RSQN_DLY_START_BIT	(3)
#define AW_PID_2049_EN_RSQN_DLY_BITS_LEN	(1)
#define AW_PID_2049_EN_RSQN_DLY_MASK	\
	(~(((1<<AW_PID_2049_EN_RSQN_DLY_BITS_LEN)-1) << AW_PID_2049_EN_RSQN_DLY_START_BIT))

#define AW_PID_2049_EN_RSQN_DLY_DISABLE	(0)
#define AW_PID_2049_EN_RSQN_DLY_DISABLE_VALUE	\
	(AW_PID_2049_EN_RSQN_DLY_DISABLE << AW_PID_2049_EN_RSQN_DLY_START_BIT)

#define AW_PID_2049_EN_RSQN_DLY_ENABLE	(1)
#define AW_PID_2049_EN_RSQN_DLY_ENABLE_VALUE	\
	(AW_PID_2049_EN_RSQN_DLY_ENABLE << AW_PID_2049_EN_RSQN_DLY_START_BIT)

#define AW_PID_2049_EN_RSQN_DLY_DEFAULT_VALUE	(0)
#define AW_PID_2049_EN_RSQN_DLY_DEFAULT	\
	(AW_PID_2049_EN_RSQN_DLY_DEFAULT_VALUE << AW_PID_2049_EN_RSQN_DLY_START_BIT)

/* BST_OS_WIDTH bit 2:0 (BSTCTRL6 0x65) */
#define AW_PID_2049_BST_OS_WIDTH_START_BIT	(0)
#define AW_PID_2049_BST_OS_WIDTH_BITS_LEN	(3)
#define AW_PID_2049_BST_OS_WIDTH_MASK	\
	(~(((1<<AW_PID_2049_BST_OS_WIDTH_BITS_LEN)-1) << AW_PID_2049_BST_OS_WIDTH_START_BIT))

#define AW_PID_2049_BST_OS_WIDTH_10NS	(0)
#define AW_PID_2049_BST_OS_WIDTH_10NS_VALUE	\
	(AW_PID_2049_BST_OS_WIDTH_10NS << AW_PID_2049_BST_OS_WIDTH_START_BIT)

#define AW_PID_2049_BST_OS_WIDTH_20NS	(1)
#define AW_PID_2049_BST_OS_WIDTH_20NS_VALUE	\
	(AW_PID_2049_BST_OS_WIDTH_20NS << AW_PID_2049_BST_OS_WIDTH_START_BIT)

#define AW_PID_2049_BST_OS_WIDTH_30NS	(2)
#define AW_PID_2049_BST_OS_WIDTH_30NS_VALUE	\
	(AW_PID_2049_BST_OS_WIDTH_30NS << AW_PID_2049_BST_OS_WIDTH_START_BIT)

#define AW_PID_2049_BST_OS_WIDTH_40NS	(3)
#define AW_PID_2049_BST_OS_WIDTH_40NS_VALUE	\
	(AW_PID_2049_BST_OS_WIDTH_40NS << AW_PID_2049_BST_OS_WIDTH_START_BIT)

#define AW_PID_2049_BST_OS_WIDTH_50NS	(4)
#define AW_PID_2049_BST_OS_WIDTH_50NS_VALUE	\
	(AW_PID_2049_BST_OS_WIDTH_50NS << AW_PID_2049_BST_OS_WIDTH_START_BIT)

#define AW_PID_2049_BST_OS_WIDTH_60NS	(5)
#define AW_PID_2049_BST_OS_WIDTH_60NS_VALUE	\
	(AW_PID_2049_BST_OS_WIDTH_60NS << AW_PID_2049_BST_OS_WIDTH_START_BIT)

#define AW_PID_2049_BST_OS_WIDTH_DEFAULT_VALUE	(1)
#define AW_PID_2049_BST_OS_WIDTH_DEFAULT	\
	(AW_PID_2049_BST_OS_WIDTH_DEFAULT_VALUE << AW_PID_2049_BST_OS_WIDTH_START_BIT)

/* default value of BSTCTRL6 (0x65) */
/* #define AW_PID_2049_BSTCTRL6_DEFAULT		(0x0521) */

/* BSTCTRL7 (0x66) detail */
/* BST_PKCAP_EN bit 15 (BSTCTRL7 0x66) */
#define AW_PID_2049_BST_PKCAP_EN_START_BIT	(15)
#define AW_PID_2049_BST_PKCAP_EN_BITS_LEN	(1)
#define AW_PID_2049_BST_PKCAP_EN_MASK	\
	(~(((1<<AW_PID_2049_BST_PKCAP_EN_BITS_LEN)-1) << AW_PID_2049_BST_PKCAP_EN_START_BIT))

#define AW_PID_2049_BST_PKCAP_EN_DISABLE	(0)
#define AW_PID_2049_BST_PKCAP_EN_DISABLE_VALUE	\
	(AW_PID_2049_BST_PKCAP_EN_DISABLE << AW_PID_2049_BST_PKCAP_EN_START_BIT)

#define AW_PID_2049_BST_PKCAP_EN_ENABLE	(1)
#define AW_PID_2049_BST_PKCAP_EN_ENABLE_VALUE	\
	(AW_PID_2049_BST_PKCAP_EN_ENABLE << AW_PID_2049_BST_PKCAP_EN_START_BIT)

#define AW_PID_2049_BST_PKCAP_EN_DEFAULT_VALUE	(0)
#define AW_PID_2049_BST_PKCAP_EN_DEFAULT	\
	(AW_PID_2049_BST_PKCAP_EN_DEFAULT_VALUE << AW_PID_2049_BST_PKCAP_EN_START_BIT)

/* BST_CLKS bit 14:13 (BSTCTRL7 0x66) */
#define AW_PID_2049_BST_CLKS_START_BIT	(13)
#define AW_PID_2049_BST_CLKS_BITS_LEN	(2)
#define AW_PID_2049_BST_CLKS_MASK		\
	(~(((1<<AW_PID_2049_BST_CLKS_BITS_LEN)-1) << AW_PID_2049_BST_CLKS_START_BIT))

#define AW_PID_2049_BST_CLKS_1P6MHZ		(0)
#define AW_PID_2049_BST_CLKS_1P6MHZ_VALUE	\
	(AW_PID_2049_BST_CLKS_1P6MHZ << AW_PID_2049_BST_CLKS_START_BIT)

#define AW_PID_2049_BST_CLKS_2P0MHZ		(1)
#define AW_PID_2049_BST_CLKS_2P0MHZ_VALUE	\
	(AW_PID_2049_BST_CLKS_2P0MHZ << AW_PID_2049_BST_CLKS_START_BIT)

#define AW_PID_2049_BST_CLKS_2P5MHZ		(2)
#define AW_PID_2049_BST_CLKS_2P5MHZ_VALUE	\
	(AW_PID_2049_BST_CLKS_2P5MHZ << AW_PID_2049_BST_CLKS_START_BIT)

#define AW_PID_2049_BST_CLKS_3P0MHZ		(3)
#define AW_PID_2049_BST_CLKS_3P0MHZ_VALUE	\
	(AW_PID_2049_BST_CLKS_3P0MHZ << AW_PID_2049_BST_CLKS_START_BIT)

#define AW_PID_2049_BST_CLKS_DEFAULT_VALUE	(1)
#define AW_PID_2049_BST_CLKS_DEFAULT	\
	(AW_PID_2049_BST_CLKS_DEFAULT_VALUE << AW_PID_2049_BST_CLKS_START_BIT)

/* BURST_SSMODE bit 12 (BSTCTRL7 0x66) */
#define AW_PID_2049_BURST_SSMODE_START_BIT	(12)
#define AW_PID_2049_BURST_SSMODE_BITS_LEN	(1)
#define AW_PID_2049_BURST_SSMODE_MASK	\
	(~(((1<<AW_PID_2049_BURST_SSMODE_BITS_LEN)-1) << AW_PID_2049_BURST_SSMODE_START_BIT))

#define AW_PID_2049_BURST_SSMODE_FAST	(0)
#define AW_PID_2049_BURST_SSMODE_FAST_VALUE	\
	(AW_PID_2049_BURST_SSMODE_FAST << AW_PID_2049_BURST_SSMODE_START_BIT)

#define AW_PID_2049_BURST_SSMODE_SLOW	(1)
#define AW_PID_2049_BURST_SSMODE_SLOW_VALUE	\
	(AW_PID_2049_BURST_SSMODE_SLOW << AW_PID_2049_BURST_SSMODE_START_BIT)

#define AW_PID_2049_BURST_SSMODE_DEFAULT_VALUE	(0)
#define AW_PID_2049_BURST_SSMODE_DEFAULT	\
	(AW_PID_2049_BURST_SSMODE_DEFAULT_VALUE << AW_PID_2049_BURST_SSMODE_START_BIT)

/* BURST_SS_DBG bit 11 (BSTCTRL7 0x66) */
#define AW_PID_2049_BURST_SS_DBG_START_BIT	(11)
#define AW_PID_2049_BURST_SS_DBG_BITS_LEN	(1)
#define AW_PID_2049_BURST_SS_DBG_MASK	\
	(~(((1<<AW_PID_2049_BURST_SS_DBG_BITS_LEN)-1) << AW_PID_2049_BURST_SS_DBG_START_BIT))

#define AW_PID_2049_BURST_SS_DBG_DECODED	(0)
#define AW_PID_2049_BURST_SS_DBG_DECODED_VALUE	\
	(AW_PID_2049_BURST_SS_DBG_DECODED << AW_PID_2049_BURST_SS_DBG_START_BIT)

#define AW_PID_2049_BURST_SS_DBG_IICMINUS_REG	(1)
#define AW_PID_2049_BURST_SS_DBG_IICMINUS_REG_VALUE	\
	(AW_PID_2049_BURST_SS_DBG_IICMINUS_REG << AW_PID_2049_BURST_SS_DBG_START_BIT)

#define AW_PID_2049_BURST_SS_DBG_DEFAULT_VALUE	(0)
#define AW_PID_2049_BURST_SS_DBG_DEFAULT	\
	(AW_PID_2049_BURST_SS_DBG_DEFAULT_VALUE << AW_PID_2049_BURST_SS_DBG_START_BIT)

/* BURST_SS_IPEAK bit 10:8 (BSTCTRL7 0x66) */
#define AW_PID_2049_BURST_SS_IPEAK_START_BIT	(8)
#define AW_PID_2049_BURST_SS_IPEAK_BITS_LEN	(3)
#define AW_PID_2049_BURST_SS_IPEAK_MASK	\
	(~(((1<<AW_PID_2049_BURST_SS_IPEAK_BITS_LEN)-1) << AW_PID_2049_BURST_SS_IPEAK_START_BIT))

#define AW_PID_2049_BURST_SS_IPEAK_10MA	(0)
#define AW_PID_2049_BURST_SS_IPEAK_10MA_VALUE	\
	(AW_PID_2049_BURST_SS_IPEAK_10MA << AW_PID_2049_BURST_SS_IPEAK_START_BIT)

#define AW_PID_2049_BURST_SS_IPEAK_20MA	(1)
#define AW_PID_2049_BURST_SS_IPEAK_20MA_VALUE	\
	(AW_PID_2049_BURST_SS_IPEAK_20MA << AW_PID_2049_BURST_SS_IPEAK_START_BIT)

#define AW_PID_2049_BURST_SS_IPEAK_30MA	(2)
#define AW_PID_2049_BURST_SS_IPEAK_30MA_VALUE	\
	(AW_PID_2049_BURST_SS_IPEAK_30MA << AW_PID_2049_BURST_SS_IPEAK_START_BIT)

#define AW_PID_2049_BURST_SS_IPEAK_50MA	(3)
#define AW_PID_2049_BURST_SS_IPEAK_50MA_VALUE	\
	(AW_PID_2049_BURST_SS_IPEAK_50MA << AW_PID_2049_BURST_SS_IPEAK_START_BIT)

#define AW_PID_2049_BURST_SS_IPEAK_70MA	(4)
#define AW_PID_2049_BURST_SS_IPEAK_70MA_VALUE	\
	(AW_PID_2049_BURST_SS_IPEAK_70MA << AW_PID_2049_BURST_SS_IPEAK_START_BIT)

#define AW_PID_2049_BURST_SS_IPEAK_100MA	(5)
#define AW_PID_2049_BURST_SS_IPEAK_100MA_VALUE	\
	(AW_PID_2049_BURST_SS_IPEAK_100MA << AW_PID_2049_BURST_SS_IPEAK_START_BIT)

#define AW_PID_2049_BURST_SS_IPEAK_130MA	(6)
#define AW_PID_2049_BURST_SS_IPEAK_130MA_VALUE	\
	(AW_PID_2049_BURST_SS_IPEAK_130MA << AW_PID_2049_BURST_SS_IPEAK_START_BIT)

#define AW_PID_2049_BURST_SS_IPEAK_160MA	(7)
#define AW_PID_2049_BURST_SS_IPEAK_160MA_VALUE	\
	(AW_PID_2049_BURST_SS_IPEAK_160MA << AW_PID_2049_BURST_SS_IPEAK_START_BIT)

#define AW_PID_2049_BURST_SS_IPEAK_DEFAULT_VALUE	(5)
#define AW_PID_2049_BURST_SS_IPEAK_DEFAULT	\
	(AW_PID_2049_BURST_SS_IPEAK_DEFAULT_VALUE << AW_PID_2049_BURST_SS_IPEAK_START_BIT)

/* BURST_DBG bit 7 (BSTCTRL7 0x66) */
#define AW_PID_2049_BURST_DBG_START_BIT	(7)
#define AW_PID_2049_BURST_DBG_BITS_LEN	(1)
#define AW_PID_2049_BURST_DBG_MASK		\
	(~(((1<<AW_PID_2049_BURST_DBG_BITS_LEN)-1) << AW_PID_2049_BURST_DBG_START_BIT))

#define AW_PID_2049_BURST_DBG_DECODED	(0)
#define AW_PID_2049_BURST_DBG_DECODED_VALUE	\
	(AW_PID_2049_BURST_DBG_DECODED << AW_PID_2049_BURST_DBG_START_BIT)

#define AW_PID_2049_BURST_DBG_IICMINUS_REG	(1)
#define AW_PID_2049_BURST_DBG_IICMINUS_REG_VALUE	\
	(AW_PID_2049_BURST_DBG_IICMINUS_REG << AW_PID_2049_BURST_DBG_START_BIT)

#define AW_PID_2049_BURST_DBG_DEFAULT_VALUE	(1)
#define AW_PID_2049_BURST_DBG_DEFAULT	\
	(AW_PID_2049_BURST_DBG_DEFAULT_VALUE << AW_PID_2049_BURST_DBG_START_BIT)

/* BURST_PEAK bit 6:4 (BSTCTRL7 0x66) */
#define AW_PID_2049_BURST_PEAK_START_BIT	(4)
#define AW_PID_2049_BURST_PEAK_BITS_LEN	(3)
#define AW_PID_2049_BURST_PEAK_MASK		\
	(~(((1<<AW_PID_2049_BURST_PEAK_BITS_LEN)-1) << AW_PID_2049_BURST_PEAK_START_BIT))

#define AW_PID_2049_BURST_PEAK_10MA		(0)
#define AW_PID_2049_BURST_PEAK_10MA_VALUE	\
	(AW_PID_2049_BURST_PEAK_10MA << AW_PID_2049_BURST_PEAK_START_BIT)

#define AW_PID_2049_BURST_PEAK_20MA		(1)
#define AW_PID_2049_BURST_PEAK_20MA_VALUE	\
	(AW_PID_2049_BURST_PEAK_20MA << AW_PID_2049_BURST_PEAK_START_BIT)

#define AW_PID_2049_BURST_PEAK_30MA		(2)
#define AW_PID_2049_BURST_PEAK_30MA_VALUE	\
	(AW_PID_2049_BURST_PEAK_30MA << AW_PID_2049_BURST_PEAK_START_BIT)

#define AW_PID_2049_BURST_PEAK_50MA		(3)
#define AW_PID_2049_BURST_PEAK_50MA_VALUE	\
	(AW_PID_2049_BURST_PEAK_50MA << AW_PID_2049_BURST_PEAK_START_BIT)

#define AW_PID_2049_BURST_PEAK_70MA		(4)
#define AW_PID_2049_BURST_PEAK_70MA_VALUE	\
	(AW_PID_2049_BURST_PEAK_70MA << AW_PID_2049_BURST_PEAK_START_BIT)

#define AW_PID_2049_BURST_PEAK_100MA	(5)
#define AW_PID_2049_BURST_PEAK_100MA_VALUE	\
	(AW_PID_2049_BURST_PEAK_100MA << AW_PID_2049_BURST_PEAK_START_BIT)

#define AW_PID_2049_BURST_PEAK_130MA	(6)
#define AW_PID_2049_BURST_PEAK_130MA_VALUE	\
	(AW_PID_2049_BURST_PEAK_130MA << AW_PID_2049_BURST_PEAK_START_BIT)

#define AW_PID_2049_BURST_PEAK_160MA	(7)
#define AW_PID_2049_BURST_PEAK_160MA_VALUE	\
	(AW_PID_2049_BURST_PEAK_160MA << AW_PID_2049_BURST_PEAK_START_BIT)

#define AW_PID_2049_BURST_PEAK_DEFAULT_VALUE	(0)
#define AW_PID_2049_BURST_PEAK_DEFAULT	\
	(AW_PID_2049_BURST_PEAK_DEFAULT_VALUE << AW_PID_2049_BURST_PEAK_START_BIT)

/* BST_LOOPC bit 3:2 (BSTCTRL7 0x66) */
#define AW_PID_2049_BST_LOOPC_START_BIT	(2)
#define AW_PID_2049_BST_LOOPC_BITS_LEN	(2)
#define AW_PID_2049_BST_LOOPC_MASK		\
	(~(((1<<AW_PID_2049_BST_LOOPC_BITS_LEN)-1) << AW_PID_2049_BST_LOOPC_START_BIT))

#define AW_PID_2049_BST_LOOPC_28PF		(0)
#define AW_PID_2049_BST_LOOPC_28PF_VALUE	\
	(AW_PID_2049_BST_LOOPC_28PF << AW_PID_2049_BST_LOOPC_START_BIT)

#define AW_PID_2049_BST_LOOPC_50PF		(1)
#define AW_PID_2049_BST_LOOPC_50PF_VALUE	\
	(AW_PID_2049_BST_LOOPC_50PF << AW_PID_2049_BST_LOOPC_START_BIT)

#define AW_PID_2049_BST_LOOPC_78PF		(2)
#define AW_PID_2049_BST_LOOPC_78PF_VALUE	\
	(AW_PID_2049_BST_LOOPC_78PF << AW_PID_2049_BST_LOOPC_START_BIT)

#define AW_PID_2049_BST_LOOPC_100PF		(3)
#define AW_PID_2049_BST_LOOPC_100PF_VALUE	\
	(AW_PID_2049_BST_LOOPC_100PF << AW_PID_2049_BST_LOOPC_START_BIT)

#define AW_PID_2049_BST_LOOPC_DEFAULT_VALUE	(3)
#define AW_PID_2049_BST_LOOPC_DEFAULT	\
	(AW_PID_2049_BST_LOOPC_DEFAULT_VALUE << AW_PID_2049_BST_LOOPC_START_BIT)

/* BST_LOOPR bit 1:0 (BSTCTRL7 0x66) */
#define AW_PID_2049_BST_LOOPR_START_BIT	(0)
#define AW_PID_2049_BST_LOOPR_BITS_LEN	(2)
#define AW_PID_2049_BST_LOOPR_MASK		\
	(~(((1<<AW_PID_2049_BST_LOOPR_BITS_LEN)-1) << AW_PID_2049_BST_LOOPR_START_BIT))

#define AW_PID_2049_BST_LOOPR_80K		(0)
#define AW_PID_2049_BST_LOOPR_80K_VALUE	\
	(AW_PID_2049_BST_LOOPR_80K << AW_PID_2049_BST_LOOPR_START_BIT)

#define AW_PID_2049_BST_LOOPR_120K		(1)
#define AW_PID_2049_BST_LOOPR_120K_VALUE	\
	(AW_PID_2049_BST_LOOPR_120K << AW_PID_2049_BST_LOOPR_START_BIT)

#define AW_PID_2049_BST_LOOPR_180K		(2)
#define AW_PID_2049_BST_LOOPR_180K_VALUE	\
	(AW_PID_2049_BST_LOOPR_180K << AW_PID_2049_BST_LOOPR_START_BIT)

#define AW_PID_2049_BST_LOOPR_220K		(3)
#define AW_PID_2049_BST_LOOPR_220K_VALUE	\
	(AW_PID_2049_BST_LOOPR_220K << AW_PID_2049_BST_LOOPR_START_BIT)

#define AW_PID_2049_BST_LOOPR_DEFAULT_VALUE	(0)
#define AW_PID_2049_BST_LOOPR_DEFAULT	\
	(AW_PID_2049_BST_LOOPR_DEFAULT_VALUE << AW_PID_2049_BST_LOOPR_START_BIT)

/* default value of BSTCTRL7 (0x66) */
/* #define AW_PID_2049_BSTCTRL7_DEFAULT		(0x258C) */

/* DSMCFG1 (0x67) detail */
/* DSM_PAR1 bit 15:0 (DSMCFG1 0x67) */
#define AW_PID_2049_DSM_PAR1_START_BIT	(0)
#define AW_PID_2049_DSM_PAR1_BITS_LEN	(16)
#define AW_PID_2049_DSM_PAR1_MASK		\
	(~(((1<<AW_PID_2049_DSM_PAR1_BITS_LEN)-1) << AW_PID_2049_DSM_PAR1_START_BIT))

#define AW_PID_2049_DSM_PAR1_DEFAULT_VALUE	(17932)
#define AW_PID_2049_DSM_PAR1_DEFAULT	\
	(AW_PID_2049_DSM_PAR1_DEFAULT_VALUE << AW_PID_2049_DSM_PAR1_START_BIT)

/* default value of DSMCFG1 (0x67) */
/* #define AW_PID_2049_DSMCFG1_DEFAULT		(0x460C) */

/* DSMCFG2 (0x68) detail */
/* DSM_PAR2 bit 15:0 (DSMCFG2 0x68) */
#define AW_PID_2049_DSM_PAR2_START_BIT	(0)
#define AW_PID_2049_DSM_PAR2_BITS_LEN	(16)
#define AW_PID_2049_DSM_PAR2_MASK		\
	(~(((1<<AW_PID_2049_DSM_PAR2_BITS_LEN)-1) << AW_PID_2049_DSM_PAR2_START_BIT))

#define AW_PID_2049_DSM_PAR2_DEFAULT_VALUE	(51593)
#define AW_PID_2049_DSM_PAR2_DEFAULT	\
	(AW_PID_2049_DSM_PAR2_DEFAULT_VALUE << AW_PID_2049_DSM_PAR2_START_BIT)

/* default value of DSMCFG2 (0x68) */
/* #define AW_PID_2049_DSMCFG2_DEFAULT		(0xC989) */

/* DSMCFG3 (0x69) detail */
/* DSM_PAR3 bit 15:0 (DSMCFG3 0x69) */
#define AW_PID_2049_DSM_PAR3_START_BIT	(0)
#define AW_PID_2049_DSM_PAR3_BITS_LEN	(16)
#define AW_PID_2049_DSM_PAR3_MASK		\
	(~(((1<<AW_PID_2049_DSM_PAR3_BITS_LEN)-1) << AW_PID_2049_DSM_PAR3_START_BIT))

#define AW_PID_2049_DSM_PAR3_DEFAULT_VALUE	(13633)
#define AW_PID_2049_DSM_PAR3_DEFAULT	\
	(AW_PID_2049_DSM_PAR3_DEFAULT_VALUE << AW_PID_2049_DSM_PAR3_START_BIT)

/* default value of DSMCFG3 (0x69) */
/* #define AW_PID_2049_DSMCFG3_DEFAULT		(0x3541) */

/* DSMCFG4 (0x6A) detail */
/* DSM_PAR4 bit 15:0 (DSMCFG4 0x6A) */
#define AW_PID_2049_DSM_PAR4_START_BIT	(0)
#define AW_PID_2049_DSM_PAR4_BITS_LEN	(16)
#define AW_PID_2049_DSM_PAR4_MASK		\
	(~(((1<<AW_PID_2049_DSM_PAR4_BITS_LEN)-1) << AW_PID_2049_DSM_PAR4_START_BIT))

#define AW_PID_2049_DSM_PAR4_DEFAULT_VALUE	(19896)
#define AW_PID_2049_DSM_PAR4_DEFAULT	\
	(AW_PID_2049_DSM_PAR4_DEFAULT_VALUE << AW_PID_2049_DSM_PAR4_START_BIT)

/* default value of DSMCFG4 (0x6A) */
/* #define AW_PID_2049_DSMCFG4_DEFAULT		(0x4DB8) */

/* DSMCFG5 (0x6B) detail */
/* DSM_PAR5 bit 15:0 (DSMCFG5 0x6B) */
#define AW_PID_2049_DSM_PAR5_START_BIT	(0)
#define AW_PID_2049_DSM_PAR5_BITS_LEN	(16)
#define AW_PID_2049_DSM_PAR5_MASK		\
	(~(((1<<AW_PID_2049_DSM_PAR5_BITS_LEN)-1) << AW_PID_2049_DSM_PAR5_START_BIT))

#define AW_PID_2049_DSM_PAR5_DEFAULT_VALUE	(55033)
#define AW_PID_2049_DSM_PAR5_DEFAULT	\
	(AW_PID_2049_DSM_PAR5_DEFAULT_VALUE << AW_PID_2049_DSM_PAR5_START_BIT)

/* default value of DSMCFG5 (0x6B) */
/* #define AW_PID_2049_DSMCFG5_DEFAULT		(0xD6F9) */

/* DSMCFG6 (0x6C) detail */
/* DSM_PAR6 bit 15:0 (DSMCFG6 0x6C) */
#define AW_PID_2049_DSM_PAR6_START_BIT	(0)
#define AW_PID_2049_DSM_PAR6_BITS_LEN	(16)
#define AW_PID_2049_DSM_PAR6_MASK		\
	(~(((1<<AW_PID_2049_DSM_PAR6_BITS_LEN)-1) << AW_PID_2049_DSM_PAR6_START_BIT))

#define AW_PID_2049_DSM_PAR6_DEFAULT_VALUE	(31438)
#define AW_PID_2049_DSM_PAR6_DEFAULT	\
	(AW_PID_2049_DSM_PAR6_DEFAULT_VALUE << AW_PID_2049_DSM_PAR6_START_BIT)

/* default value of DSMCFG6 (0x6C) */
/* #define AW_PID_2049_DSMCFG6_DEFAULT		(0x7ACE) */

/* DSMCFG7 (0x6D) detail */
/* DSM_PAR7 bit 15:0 (DSMCFG7 0x6D) */
#define AW_PID_2049_DSM_PAR7_START_BIT	(0)
#define AW_PID_2049_DSM_PAR7_BITS_LEN	(16)
#define AW_PID_2049_DSM_PAR7_MASK		\
	(~(((1<<AW_PID_2049_DSM_PAR7_BITS_LEN)-1) << AW_PID_2049_DSM_PAR7_START_BIT))

#define AW_PID_2049_DSM_PAR7_DEFAULT_VALUE	(60540)
#define AW_PID_2049_DSM_PAR7_DEFAULT	\
	(AW_PID_2049_DSM_PAR7_DEFAULT_VALUE << AW_PID_2049_DSM_PAR7_START_BIT)

/* default value of DSMCFG7 (0x6D) */
/* #define AW_PID_2049_DSMCFG7_DEFAULT		(0xEC7C) */

/* DSMCFG8 (0x6E) detail */
/* DSM_G1 bit 5:0 (DSMCFG8 0x6E) */
#define AW_PID_2049_DSM_G1_START_BIT	(0)
#define AW_PID_2049_DSM_G1_BITS_LEN		(6)
#define AW_PID_2049_DSM_G1_MASK			\
	(~(((1<<AW_PID_2049_DSM_G1_BITS_LEN)-1) << AW_PID_2049_DSM_G1_START_BIT))

#define AW_PID_2049_DSM_G1_DEFAULT_VALUE	(12)
#define AW_PID_2049_DSM_G1_DEFAULT		\
	(AW_PID_2049_DSM_G1_DEFAULT_VALUE << AW_PID_2049_DSM_G1_START_BIT)

/* default value of DSMCFG8 (0x6E) */
/* #define AW_PID_2049_DSMCFG8_DEFAULT		(0x000C) */

/* TESTCTRL1 (0x70) detail */
/* PWM_FRC bit 10:9 (TESTCTRL1 0x70) */
#define AW_PID_2049_PWM_FRC_START_BIT	(9)
#define AW_PID_2049_PWM_FRC_BITS_LEN	(2)
#define AW_PID_2049_PWM_FRC_MASK		\
	(~(((1<<AW_PID_2049_PWM_FRC_BITS_LEN)-1) << AW_PID_2049_PWM_FRC_START_BIT))

#define AW_PID_2049_PWM_FRC_DEFAULT_VALUE	(0)
#define AW_PID_2049_PWM_FRC_DEFAULT		\
	(AW_PID_2049_PWM_FRC_DEFAULT_VALUE << AW_PID_2049_PWM_FRC_START_BIT)

/* PWM_FRCE bit 8 (TESTCTRL1 0x70) */
#define AW_PID_2049_PWM_FRCE_START_BIT	(8)
#define AW_PID_2049_PWM_FRCE_BITS_LEN	(1)
#define AW_PID_2049_PWM_FRCE_MASK		\
	(~(((1<<AW_PID_2049_PWM_FRCE_BITS_LEN)-1) << AW_PID_2049_PWM_FRCE_START_BIT))

#define AW_PID_2049_PWM_FRCE_NORMAL		(0)
#define AW_PID_2049_PWM_FRCE_NORMAL_VALUE	\
	(AW_PID_2049_PWM_FRCE_NORMAL << AW_PID_2049_PWM_FRCE_START_BIT)

#define AW_PID_2049_PWM_FRCE_FORCED		(1)
#define AW_PID_2049_PWM_FRCE_FORCED_VALUE	\
	(AW_PID_2049_PWM_FRCE_FORCED << AW_PID_2049_PWM_FRCE_START_BIT)

#define AW_PID_2049_PWM_FRCE_DEFAULT_VALUE	(0)
#define AW_PID_2049_PWM_FRCE_DEFAULT	\
	(AW_PID_2049_PWM_FRCE_DEFAULT_VALUE << AW_PID_2049_PWM_FRCE_START_BIT)

/* PLL_DFO_SEL bit 7 (TESTCTRL1 0x70) */
#define AW_PID_2049_PLL_DFO_SEL_START_BIT	(7)
#define AW_PID_2049_PLL_DFO_SEL_BITS_LEN	(1)
#define AW_PID_2049_PLL_DFO_SEL_MASK	\
	(~(((1<<AW_PID_2049_PLL_DFO_SEL_BITS_LEN)-1) << AW_PID_2049_PLL_DFO_SEL_START_BIT))

#define AW_PID_2049_PLL_DFO_SEL_32		(0)
#define AW_PID_2049_PLL_DFO_SEL_32_VALUE	\
	(AW_PID_2049_PLL_DFO_SEL_32 << AW_PID_2049_PLL_DFO_SEL_START_BIT)

#define AW_PID_2049_PLL_DFO_SEL_8		(1)
#define AW_PID_2049_PLL_DFO_SEL_8_VALUE	\
	(AW_PID_2049_PLL_DFO_SEL_8 << AW_PID_2049_PLL_DFO_SEL_START_BIT)

#define AW_PID_2049_PLL_DFO_SEL_DEFAULT_VALUE	(1)
#define AW_PID_2049_PLL_DFO_SEL_DEFAULT	\
	(AW_PID_2049_PLL_DFO_SEL_DEFAULT_VALUE << AW_PID_2049_PLL_DFO_SEL_START_BIT)

/* EN_SDO bit 6 (TESTCTRL1 0x70) */
#define AW_PID_2049_EN_SDO_START_BIT	(6)
#define AW_PID_2049_EN_SDO_BITS_LEN		(1)
#define AW_PID_2049_EN_SDO_MASK			\
	(~(((1<<AW_PID_2049_EN_SDO_BITS_LEN)-1) << AW_PID_2049_EN_SDO_START_BIT))

#define AW_PID_2049_EN_SDO_I2S			(0)
#define AW_PID_2049_EN_SDO_I2S_VALUE	\
	(AW_PID_2049_EN_SDO_I2S << AW_PID_2049_EN_SDO_START_BIT)

#define AW_PID_2049_EN_SDO_TEST			(1)
#define AW_PID_2049_EN_SDO_TEST_VALUE	\
	(AW_PID_2049_EN_SDO_TEST << AW_PID_2049_EN_SDO_START_BIT)

#define AW_PID_2049_EN_SDO_DEFAULT_VALUE	(0)
#define AW_PID_2049_EN_SDO_DEFAULT		\
	(AW_PID_2049_EN_SDO_DEFAULT_VALUE << AW_PID_2049_EN_SDO_START_BIT)

/* SADC_TEST bit 4 (TESTCTRL1 0x70) */
#define AW_PID_2049_SADC_TEST_START_BIT	(4)
#define AW_PID_2049_SADC_TEST_BITS_LEN	(1)
#define AW_PID_2049_SADC_TEST_MASK		\
	(~(((1<<AW_PID_2049_SADC_TEST_BITS_LEN)-1) << AW_PID_2049_SADC_TEST_START_BIT))

#define AW_PID_2049_SADC_TEST_DISABLE	(0)
#define AW_PID_2049_SADC_TEST_DISABLE_VALUE	\
	(AW_PID_2049_SADC_TEST_DISABLE << AW_PID_2049_SADC_TEST_START_BIT)

#define AW_PID_2049_SADC_TEST_ENABLE	(1)
#define AW_PID_2049_SADC_TEST_ENABLE_VALUE	\
	(AW_PID_2049_SADC_TEST_ENABLE << AW_PID_2049_SADC_TEST_START_BIT)

#define AW_PID_2049_SADC_TEST_DEFAULT_VALUE	(0)
#define AW_PID_2049_SADC_TEST_DEFAULT	\
	(AW_PID_2049_SADC_TEST_DEFAULT_VALUE << AW_PID_2049_SADC_TEST_START_BIT)

/* EN_TEST3_O bit 3 (TESTCTRL1 0x70) */
#define AW_PID_2049_EN_TEST3_O_START_BIT	(3)
#define AW_PID_2049_EN_TEST3_O_BITS_LEN	(1)
#define AW_PID_2049_EN_TEST3_O_MASK		\
	(~(((1<<AW_PID_2049_EN_TEST3_O_BITS_LEN)-1) << AW_PID_2049_EN_TEST3_O_START_BIT))

#define AW_PID_2049_EN_TEST3_O_DISABLE	(0)
#define AW_PID_2049_EN_TEST3_O_DISABLE_VALUE	\
	(AW_PID_2049_EN_TEST3_O_DISABLE << AW_PID_2049_EN_TEST3_O_START_BIT)

#define AW_PID_2049_EN_TEST3_O_ENABLE	(1)
#define AW_PID_2049_EN_TEST3_O_ENABLE_VALUE	\
	(AW_PID_2049_EN_TEST3_O_ENABLE << AW_PID_2049_EN_TEST3_O_START_BIT)

#define AW_PID_2049_EN_TEST3_O_DEFAULT_VALUE	(0)
#define AW_PID_2049_EN_TEST3_O_DEFAULT	\
	(AW_PID_2049_EN_TEST3_O_DEFAULT_VALUE << AW_PID_2049_EN_TEST3_O_START_BIT)

/* SEL_IV bit 2 (TESTCTRL1 0x70) */
#define AW_PID_2049_SEL_IV_START_BIT	(2)
#define AW_PID_2049_SEL_IV_BITS_LEN		(1)
#define AW_PID_2049_SEL_IV_MASK			\
	(~(((1<<AW_PID_2049_SEL_IV_BITS_LEN)-1) << AW_PID_2049_SEL_IV_START_BIT))

#define AW_PID_2049_SEL_IV_ISENSE		(0)
#define AW_PID_2049_SEL_IV_ISENSE_VALUE	\
	(AW_PID_2049_SEL_IV_ISENSE << AW_PID_2049_SEL_IV_START_BIT)

#define AW_PID_2049_SEL_IV_VSENSE		(1)
#define AW_PID_2049_SEL_IV_VSENSE_VALUE	\
	(AW_PID_2049_SEL_IV_VSENSE << AW_PID_2049_SEL_IV_START_BIT)

#define AW_PID_2049_SEL_IV_DEFAULT_VALUE	(0)
#define AW_PID_2049_SEL_IV_DEFAULT		\
	(AW_PID_2049_SEL_IV_DEFAULT_VALUE << AW_PID_2049_SEL_IV_START_BIT)

/* EN_INTN bit 1 (TESTCTRL1 0x70) */
#define AW_PID_2049_EN_INTN_START_BIT	(1)
#define AW_PID_2049_EN_INTN_BITS_LEN	(1)
#define AW_PID_2049_EN_INTN_MASK		\
	(~(((1<<AW_PID_2049_EN_INTN_BITS_LEN)-1) << AW_PID_2049_EN_INTN_START_BIT))

#define AW_PID_2049_EN_INTN_DISABLE		(0)
#define AW_PID_2049_EN_INTN_DISABLE_VALUE	\
	(AW_PID_2049_EN_INTN_DISABLE << AW_PID_2049_EN_INTN_START_BIT)

#define AW_PID_2049_EN_INTN_ENABLE		(1)
#define AW_PID_2049_EN_INTN_ENABLE_VALUE	\
	(AW_PID_2049_EN_INTN_ENABLE << AW_PID_2049_EN_INTN_START_BIT)

#define AW_PID_2049_EN_INTN_DEFAULT_VALUE	(0)
#define AW_PID_2049_EN_INTN_DEFAULT		\
	(AW_PID_2049_EN_INTN_DEFAULT_VALUE << AW_PID_2049_EN_INTN_START_BIT)

/* EF_TRIM_SRC bit 0 (TESTCTRL1 0x70) */
#define AW_PID_2049_EF_TRIM_SRC_START_BIT	(0)
#define AW_PID_2049_EF_TRIM_SRC_BITS_LEN	(1)
#define AW_PID_2049_EF_TRIM_SRC_MASK	\
	(~(((1<<AW_PID_2049_EF_TRIM_SRC_BITS_LEN)-1) << AW_PID_2049_EF_TRIM_SRC_START_BIT))

#define AW_PID_2049_EF_TRIM_SRC_EFUSE	(0)
#define AW_PID_2049_EF_TRIM_SRC_EFUSE_VALUE	\
	(AW_PID_2049_EF_TRIM_SRC_EFUSE << AW_PID_2049_EF_TRIM_SRC_START_BIT)

#define AW_PID_2049_EF_TRIM_SRC_I2C		(1)
#define AW_PID_2049_EF_TRIM_SRC_I2C_VALUE	\
	(AW_PID_2049_EF_TRIM_SRC_I2C << AW_PID_2049_EF_TRIM_SRC_START_BIT)

#define AW_PID_2049_EF_TRIM_SRC_DEFAULT_VALUE	(0)
#define AW_PID_2049_EF_TRIM_SRC_DEFAULT	\
	(AW_PID_2049_EF_TRIM_SRC_DEFAULT_VALUE << AW_PID_2049_EF_TRIM_SRC_START_BIT)

/* default value of TESTCTRL1 (0x70) */
/* #define AW_PID_2049_TESTCTRL1_DEFAULT		(0x0080) */

/* TESTCTRL2 (0x71) detail */
/* EN_TEST_ANA bit 13 (TESTCTRL2 0x71) */
#define AW_PID_2049_EN_TEST_ANA_START_BIT	(13)
#define AW_PID_2049_EN_TEST_ANA_BITS_LEN	(1)
#define AW_PID_2049_EN_TEST_ANA_MASK	\
	(~(((1<<AW_PID_2049_EN_TEST_ANA_BITS_LEN)-1) << AW_PID_2049_EN_TEST_ANA_START_BIT))

#define AW_PID_2049_EN_TEST_ANA_DISABLE	(0)
#define AW_PID_2049_EN_TEST_ANA_DISABLE_VALUE	\
	(AW_PID_2049_EN_TEST_ANA_DISABLE << AW_PID_2049_EN_TEST_ANA_START_BIT)

#define AW_PID_2049_EN_TEST_ANA_ENABLE	(1)
#define AW_PID_2049_EN_TEST_ANA_ENABLE_VALUE	\
	(AW_PID_2049_EN_TEST_ANA_ENABLE << AW_PID_2049_EN_TEST_ANA_START_BIT)

#define AW_PID_2049_EN_TEST_ANA_DEFAULT_VALUE	(0)
#define AW_PID_2049_EN_TEST_ANA_DEFAULT	\
	(AW_PID_2049_EN_TEST_ANA_DEFAULT_VALUE << AW_PID_2049_EN_TEST_ANA_START_BIT)

/* TEST_ANA bit 12:8 (TESTCTRL2 0x71) */
#define AW_PID_2049_TEST_ANA_START_BIT	(8)
#define AW_PID_2049_TEST_ANA_BITS_LEN	(5)
#define AW_PID_2049_TEST_ANA_MASK		\
	(~(((1<<AW_PID_2049_TEST_ANA_BITS_LEN)-1) << AW_PID_2049_TEST_ANA_START_BIT))

#define AW_PID_2049_TEST_ANA_0			(0)
#define AW_PID_2049_TEST_ANA_0_VALUE	\
	(AW_PID_2049_TEST_ANA_0 << AW_PID_2049_TEST_ANA_START_BIT)

#define AW_PID_2049_TEST_ANA_1			(1)
#define AW_PID_2049_TEST_ANA_1_VALUE	\
	(AW_PID_2049_TEST_ANA_1 << AW_PID_2049_TEST_ANA_START_BIT)

#define AW_PID_2049_TEST_ANA_31			(31)
#define AW_PID_2049_TEST_ANA_31_VALUE	\
	(AW_PID_2049_TEST_ANA_31 << AW_PID_2049_TEST_ANA_START_BIT)

#define AW_PID_2049_TEST_ANA_DEFAULT_VALUE	(0)
#define AW_PID_2049_TEST_ANA_DEFAULT	\
	(AW_PID_2049_TEST_ANA_DEFAULT_VALUE << AW_PID_2049_TEST_ANA_START_BIT)

/* PWM_DBG bit 7 (TESTCTRL2 0x71) */
#define AW_PID_2049_PWM_DBG_START_BIT	(7)
#define AW_PID_2049_PWM_DBG_BITS_LEN	(1)
#define AW_PID_2049_PWM_DBG_MASK		\
	(~(((1<<AW_PID_2049_PWM_DBG_BITS_LEN)-1) << AW_PID_2049_PWM_DBG_START_BIT))

#define AW_PID_2049_PWM_DBG_DISABLE		(0)
#define AW_PID_2049_PWM_DBG_DISABLE_VALUE	\
	(AW_PID_2049_PWM_DBG_DISABLE << AW_PID_2049_PWM_DBG_START_BIT)

#define AW_PID_2049_PWM_DBG_ENABLE		(1)
#define AW_PID_2049_PWM_DBG_ENABLE_VALUE	\
	(AW_PID_2049_PWM_DBG_ENABLE << AW_PID_2049_PWM_DBG_START_BIT)

#define AW_PID_2049_PWM_DBG_DEFAULT_VALUE	(0)
#define AW_PID_2049_PWM_DBG_DEFAULT		\
	(AW_PID_2049_PWM_DBG_DEFAULT_VALUE << AW_PID_2049_PWM_DBG_START_BIT)

/* PLL_DFT bit 6 (TESTCTRL2 0x71) */
#define AW_PID_2049_PLL_DFT_START_BIT	(6)
#define AW_PID_2049_PLL_DFT_BITS_LEN	(1)
#define AW_PID_2049_PLL_DFT_MASK		\
	(~(((1<<AW_PID_2049_PLL_DFT_BITS_LEN)-1) << AW_PID_2049_PLL_DFT_START_BIT))

#define AW_PID_2049_PLL_DFT_DISABLE		(0)
#define AW_PID_2049_PLL_DFT_DISABLE_VALUE	\
	(AW_PID_2049_PLL_DFT_DISABLE << AW_PID_2049_PLL_DFT_START_BIT)

#define AW_PID_2049_PLL_DFT_ENABLE		(1)
#define AW_PID_2049_PLL_DFT_ENABLE_VALUE	\
	(AW_PID_2049_PLL_DFT_ENABLE << AW_PID_2049_PLL_DFT_START_BIT)

#define AW_PID_2049_PLL_DFT_DEFAULT_VALUE	(0)
#define AW_PID_2049_PLL_DFT_DEFAULT		\
	(AW_PID_2049_PLL_DFT_DEFAULT_VALUE << AW_PID_2049_PLL_DFT_START_BIT)

/* PA_FORCE bit 5 (TESTCTRL2 0x71) */
#define AW_PID_2049_PA_FORCE_START_BIT	(5)
#define AW_PID_2049_PA_FORCE_BITS_LEN	(1)
#define AW_PID_2049_PA_FORCE_MASK		\
	(~(((1<<AW_PID_2049_PA_FORCE_BITS_LEN)-1) << AW_PID_2049_PA_FORCE_START_BIT))

#define AW_PID_2049_PA_FORCE_DISABLE	(0)
#define AW_PID_2049_PA_FORCE_DISABLE_VALUE	\
	(AW_PID_2049_PA_FORCE_DISABLE << AW_PID_2049_PA_FORCE_START_BIT)

#define AW_PID_2049_PA_FORCE_ENABLE		(1)
#define AW_PID_2049_PA_FORCE_ENABLE_VALUE	\
	(AW_PID_2049_PA_FORCE_ENABLE << AW_PID_2049_PA_FORCE_START_BIT)

#define AW_PID_2049_PA_FORCE_DEFAULT_VALUE	(0)
#define AW_PID_2049_PA_FORCE_DEFAULT	\
	(AW_PID_2049_PA_FORCE_DEFAULT_VALUE << AW_PID_2049_PA_FORCE_START_BIT)

/* BST_FORCE bit 4 (TESTCTRL2 0x71) */
#define AW_PID_2049_BST_FORCE_START_BIT	(4)
#define AW_PID_2049_BST_FORCE_BITS_LEN	(1)
#define AW_PID_2049_BST_FORCE_MASK		\
	(~(((1<<AW_PID_2049_BST_FORCE_BITS_LEN)-1) << AW_PID_2049_BST_FORCE_START_BIT))

#define AW_PID_2049_BST_FORCE_DISABLE	(0)
#define AW_PID_2049_BST_FORCE_DISABLE_VALUE	\
	(AW_PID_2049_BST_FORCE_DISABLE << AW_PID_2049_BST_FORCE_START_BIT)

#define AW_PID_2049_BST_FORCE_ENABLE	(1)
#define AW_PID_2049_BST_FORCE_ENABLE_VALUE	\
	(AW_PID_2049_BST_FORCE_ENABLE << AW_PID_2049_BST_FORCE_START_BIT)

#define AW_PID_2049_BST_FORCE_DEFAULT_VALUE	(0)
#define AW_PID_2049_BST_FORCE_DEFAULT	\
	(AW_PID_2049_BST_FORCE_DEFAULT_VALUE << AW_PID_2049_BST_FORCE_START_BIT)

/* TEST_A_MUX bit 3 (TESTCTRL2 0x71) */
#define AW_PID_2049_TEST_A_MUX_START_BIT	(3)
#define AW_PID_2049_TEST_A_MUX_BITS_LEN	(1)
#define AW_PID_2049_TEST_A_MUX_MASK		\
	(~(((1<<AW_PID_2049_TEST_A_MUX_BITS_LEN)-1) << AW_PID_2049_TEST_A_MUX_START_BIT))

#define AW_PID_2049_TEST_A_MUX_NORMAL	(0)
#define AW_PID_2049_TEST_A_MUX_NORMAL_VALUE	\
	(AW_PID_2049_TEST_A_MUX_NORMAL << AW_PID_2049_TEST_A_MUX_START_BIT)

#define AW_PID_2049_TEST_A_MUX_BYPASS_ANA	(1)
#define AW_PID_2049_TEST_A_MUX_BYPASS_ANA_VALUE	\
	(AW_PID_2049_TEST_A_MUX_BYPASS_ANA << AW_PID_2049_TEST_A_MUX_START_BIT)

#define AW_PID_2049_TEST_A_MUX_DEFAULT_VALUE	(0)
#define AW_PID_2049_TEST_A_MUX_DEFAULT	\
	(AW_PID_2049_TEST_A_MUX_DEFAULT_VALUE << AW_PID_2049_TEST_A_MUX_START_BIT)

/* TEST_D_MUX bit 2 (TESTCTRL2 0x71) */
#define AW_PID_2049_TEST_D_MUX_START_BIT	(2)
#define AW_PID_2049_TEST_D_MUX_BITS_LEN	(1)
#define AW_PID_2049_TEST_D_MUX_MASK		\
	(~(((1<<AW_PID_2049_TEST_D_MUX_BITS_LEN)-1) << AW_PID_2049_TEST_D_MUX_START_BIT))

#define AW_PID_2049_TEST_D_MUX_NORMAL	(0)
#define AW_PID_2049_TEST_D_MUX_NORMAL_VALUE	\
	(AW_PID_2049_TEST_D_MUX_NORMAL << AW_PID_2049_TEST_D_MUX_START_BIT)

#define AW_PID_2049_TEST_D_MUX_BYPASS_ANA	(1)
#define AW_PID_2049_TEST_D_MUX_BYPASS_ANA_VALUE	\
	(AW_PID_2049_TEST_D_MUX_BYPASS_ANA << AW_PID_2049_TEST_D_MUX_START_BIT)

#define AW_PID_2049_TEST_D_MUX_DEFAULT_VALUE	(0)
#define AW_PID_2049_TEST_D_MUX_DEFAULT	\
	(AW_PID_2049_TEST_D_MUX_DEFAULT_VALUE << AW_PID_2049_TEST_D_MUX_START_BIT)

/* BST_RON_TEST bit 1 (TESTCTRL2 0x71) */
#define AW_PID_2049_BST_RON_TEST_START_BIT	(1)
#define AW_PID_2049_BST_RON_TEST_BITS_LEN	(1)
#define AW_PID_2049_BST_RON_TEST_MASK	\
	(~(((1<<AW_PID_2049_BST_RON_TEST_BITS_LEN)-1) << AW_PID_2049_BST_RON_TEST_START_BIT))

#define AW_PID_2049_BST_RON_TEST_NORMAL	(0)
#define AW_PID_2049_BST_RON_TEST_NORMAL_VALUE	\
	(AW_PID_2049_BST_RON_TEST_NORMAL << AW_PID_2049_BST_RON_TEST_START_BIT)

#define AW_PID_2049_BST_RON_TEST_TEST	(1)
#define AW_PID_2049_BST_RON_TEST_TEST_VALUE	\
	(AW_PID_2049_BST_RON_TEST_TEST << AW_PID_2049_BST_RON_TEST_START_BIT)

#define AW_PID_2049_BST_RON_TEST_DEFAULT_VALUE	(0)
#define AW_PID_2049_BST_RON_TEST_DEFAULT	\
	(AW_PID_2049_BST_RON_TEST_DEFAULT_VALUE << AW_PID_2049_BST_RON_TEST_START_BIT)

/* LN_RTEST bit 0 (TESTCTRL2 0x71) */
#define AW_PID_2049_LN_RTEST_START_BIT	(0)
#define AW_PID_2049_LN_RTEST_BITS_LEN	(1)
#define AW_PID_2049_LN_RTEST_MASK		\
	(~(((1<<AW_PID_2049_LN_RTEST_BITS_LEN)-1) << AW_PID_2049_LN_RTEST_START_BIT))

#define AW_PID_2049_LN_RTEST_HIGHMINUS_SIDE	(0)
#define AW_PID_2049_LN_RTEST_HIGHMINUS_SIDE_VALUE	\
	(AW_PID_2049_LN_RTEST_HIGHMINUS_SIDE << AW_PID_2049_LN_RTEST_START_BIT)

#define AW_PID_2049_LN_RTEST_LOWMINUS_SIDE	(1)
#define AW_PID_2049_LN_RTEST_LOWMINUS_SIDE_VALUE	\
	(AW_PID_2049_LN_RTEST_LOWMINUS_SIDE << AW_PID_2049_LN_RTEST_START_BIT)

#define AW_PID_2049_LN_RTEST_DEFAULT_VALUE	(0)
#define AW_PID_2049_LN_RTEST_DEFAULT	\
	(AW_PID_2049_LN_RTEST_DEFAULT_VALUE << AW_PID_2049_LN_RTEST_START_BIT)

/* default value of TESTCTRL2 (0x71) */
/* #define AW_PID_2049_TESTCTRL2_DEFAULT		(0x0000) */

/* EFCTRL1 (0x72) detail */
/* WR_WIDTH bit 15:8 (EFCTRL1 0x72) */
#define AW_PID_2049_WR_WIDTH_START_BIT	(8)
#define AW_PID_2049_WR_WIDTH_BITS_LEN	(8)
#define AW_PID_2049_WR_WIDTH_MASK		\
	(~(((1<<AW_PID_2049_WR_WIDTH_BITS_LEN)-1) << AW_PID_2049_WR_WIDTH_START_BIT))

#define AW_PID_2049_WR_WIDTH_0			(0)
#define AW_PID_2049_WR_WIDTH_0_VALUE	\
	(AW_PID_2049_WR_WIDTH_0 << AW_PID_2049_WR_WIDTH_START_BIT)

#define AW_PID_2049_WR_WIDTH_1			(1)
#define AW_PID_2049_WR_WIDTH_1_VALUE	\
	(AW_PID_2049_WR_WIDTH_1 << AW_PID_2049_WR_WIDTH_START_BIT)

#define AW_PID_2049_WR_WIDTH_255		(255)
#define AW_PID_2049_WR_WIDTH_255_VALUE	\
	(AW_PID_2049_WR_WIDTH_255 << AW_PID_2049_WR_WIDTH_START_BIT)

#define AW_PID_2049_WR_WIDTH_DEFAULT_VALUE	(0x3C)
#define AW_PID_2049_WR_WIDTH_DEFAULT	\
	(AW_PID_2049_WR_WIDTH_DEFAULT_VALUE << AW_PID_2049_WR_WIDTH_START_BIT)

/* RD_WIDTH bit 7:0 (EFCTRL1 0x72) */
#define AW_PID_2049_RD_WIDTH_START_BIT	(0)
#define AW_PID_2049_RD_WIDTH_BITS_LEN	(8)
#define AW_PID_2049_RD_WIDTH_MASK		\
	(~(((1<<AW_PID_2049_RD_WIDTH_BITS_LEN)-1) << AW_PID_2049_RD_WIDTH_START_BIT))

#define AW_PID_2049_RD_WIDTH_0			(0)
#define AW_PID_2049_RD_WIDTH_0_VALUE	\
	(AW_PID_2049_RD_WIDTH_0 << AW_PID_2049_RD_WIDTH_START_BIT)

#define AW_PID_2049_RD_WIDTH_1			(1)
#define AW_PID_2049_RD_WIDTH_1_VALUE	\
	(AW_PID_2049_RD_WIDTH_1 << AW_PID_2049_RD_WIDTH_START_BIT)

#define AW_PID_2049_RD_WIDTH_255		(255)
#define AW_PID_2049_RD_WIDTH_255_VALUE	\
	(AW_PID_2049_RD_WIDTH_255 << AW_PID_2049_RD_WIDTH_START_BIT)

#define AW_PID_2049_RD_WIDTH_DEFAULT_VALUE	(0x04)
#define AW_PID_2049_RD_WIDTH_DEFAULT	\
	(AW_PID_2049_RD_WIDTH_DEFAULT_VALUE << AW_PID_2049_RD_WIDTH_START_BIT)

/* default value of EFCTRL1 (0x72) */
/* #define AW_PID_2049_EFCTRL1_DEFAULT		(0x3C04) */

/* EFCTRL2 (0x73) detail */
/* EFRST bit 11 (EFCTRL2 0x73) */
#define AW_PID_2049_EFRST_START_BIT		(11)
#define AW_PID_2049_EFRST_BITS_LEN		(1)
#define AW_PID_2049_EFRST_MASK			\
	(~(((1<<AW_PID_2049_EFRST_BITS_LEN)-1) << AW_PID_2049_EFRST_START_BIT))

#define AW_PID_2049_EFRST_DISABLE		(0)
#define AW_PID_2049_EFRST_DISABLE_VALUE	\
	(AW_PID_2049_EFRST_DISABLE << AW_PID_2049_EFRST_START_BIT)

#define AW_PID_2049_EFRST_ENABLE		(1)
#define AW_PID_2049_EFRST_ENABLE_VALUE	\
	(AW_PID_2049_EFRST_ENABLE << AW_PID_2049_EFRST_START_BIT)

#define AW_PID_2049_EFRST_DEFAULT_VALUE	(0)
#define AW_PID_2049_EFRST_DEFAULT		\
	(AW_PID_2049_EFRST_DEFAULT_VALUE << AW_PID_2049_EFRST_START_BIT)

/* OSC_EN bit 10 (EFCTRL2 0x73) */
#define AW_PID_2049_OSC_EN_START_BIT	(10)
#define AW_PID_2049_OSC_EN_BITS_LEN		(1)
#define AW_PID_2049_OSC_EN_MASK			\
	(~(((1<<AW_PID_2049_OSC_EN_BITS_LEN)-1) << AW_PID_2049_OSC_EN_START_BIT))

#define AW_PID_2049_OSC_EN_DISABLE		(0)
#define AW_PID_2049_OSC_EN_DISABLE_VALUE	\
	(AW_PID_2049_OSC_EN_DISABLE << AW_PID_2049_OSC_EN_START_BIT)

#define AW_PID_2049_OSC_EN_ENABLE		(1)
#define AW_PID_2049_OSC_EN_ENABLE_VALUE	\
	(AW_PID_2049_OSC_EN_ENABLE << AW_PID_2049_OSC_EN_START_BIT)

#define AW_PID_2049_OSC_EN_DEFAULT_VALUE	(0)
#define AW_PID_2049_OSC_EN_DEFAULT		\
	(AW_PID_2049_OSC_EN_DEFAULT_VALUE << AW_PID_2049_OSC_EN_START_BIT)

/* EF_WR bit 9 (EFCTRL2 0x73) */
#define AW_PID_2049_EF_WR_START_BIT		(9)
#define AW_PID_2049_EF_WR_BITS_LEN		(1)
#define AW_PID_2049_EF_WR_MASK			\
	(~(((1<<AW_PID_2049_EF_WR_BITS_LEN)-1) << AW_PID_2049_EF_WR_START_BIT))

#define AW_PID_2049_EF_WR_READ			(0)
#define AW_PID_2049_EF_WR_READ_VALUE	\
	(AW_PID_2049_EF_WR_READ << AW_PID_2049_EF_WR_START_BIT)

#define AW_PID_2049_EF_WR_WRITE			(1)
#define AW_PID_2049_EF_WR_WRITE_VALUE	\
	(AW_PID_2049_EF_WR_WRITE << AW_PID_2049_EF_WR_START_BIT)

#define AW_PID_2049_EF_WR_DEFAULT_VALUE	(0)
#define AW_PID_2049_EF_WR_DEFAULT		\
	(AW_PID_2049_EF_WR_DEFAULT_VALUE << AW_PID_2049_EF_WR_START_BIT)

/* EF_START bit 8 (EFCTRL2 0x73) */
#define AW_PID_2049_EF_START_START_BIT	(8)
#define AW_PID_2049_EF_START_BITS_LEN	(1)
#define AW_PID_2049_EF_START_MASK		\
	(~(((1<<AW_PID_2049_EF_START_BITS_LEN)-1) << AW_PID_2049_EF_START_START_BIT))

#define AW_PID_2049_EF_START_STANDBY	(0)
#define AW_PID_2049_EF_START_STANDBY_VALUE	\
	(AW_PID_2049_EF_START_STANDBY << AW_PID_2049_EF_START_START_BIT)

#define AW_PID_2049_EF_START_START		(1)
#define AW_PID_2049_EF_START_START_VALUE	\
	(AW_PID_2049_EF_START_START << AW_PID_2049_EF_START_START_BIT)

#define AW_PID_2049_EF_START_DEFAULT_VALUE	(0)
#define AW_PID_2049_EF_START_DEFAULT	\
	(AW_PID_2049_EF_START_DEFAULT_VALUE << AW_PID_2049_EF_START_START_BIT)

/* EF_DLY bit 7:0 (EFCTRL2 0x73) */
#define AW_PID_2049_EF_DLY_START_BIT	(0)
#define AW_PID_2049_EF_DLY_BITS_LEN		(8)
#define AW_PID_2049_EF_DLY_MASK			\
	(~(((1<<AW_PID_2049_EF_DLY_BITS_LEN)-1) << AW_PID_2049_EF_DLY_START_BIT))

#define AW_PID_2049_EF_DLY_0			(0)
#define AW_PID_2049_EF_DLY_0_VALUE		\
	(AW_PID_2049_EF_DLY_0 << AW_PID_2049_EF_DLY_START_BIT)

#define AW_PID_2049_EF_DLY_1			(1)
#define AW_PID_2049_EF_DLY_1_VALUE		\
	(AW_PID_2049_EF_DLY_1 << AW_PID_2049_EF_DLY_START_BIT)

#define AW_PID_2049_EF_DLY_255			(255)
#define AW_PID_2049_EF_DLY_255_VALUE	\
	(AW_PID_2049_EF_DLY_255 << AW_PID_2049_EF_DLY_START_BIT)

#define AW_PID_2049_EF_DLY_DEFAULT_VALUE	(0x10)
#define AW_PID_2049_EF_DLY_DEFAULT		\
	(AW_PID_2049_EF_DLY_DEFAULT_VALUE << AW_PID_2049_EF_DLY_START_BIT)

/* default value of EFCTRL2 (0x73) */
/* #define AW_PID_2049_EFCTRL2_DEFAULT		(0x0010) */

/* EFWH (0x74) detail */
/* LOCK_TRIM bit 15 (EFWH 0x74) */
#define AW_PID_2049_LOCK_TRIM_START_BIT	(15)
#define AW_PID_2049_LOCK_TRIM_BITS_LEN	(1)
#define AW_PID_2049_LOCK_TRIM_MASK		\
	(~(((1<<AW_PID_2049_LOCK_TRIM_BITS_LEN)-1) << AW_PID_2049_LOCK_TRIM_START_BIT))

#define AW_PID_2049_LOCK_TRIM_DEFAULT_VALUE	(0)
#define AW_PID_2049_LOCK_TRIM_DEFAULT	\
	(AW_PID_2049_LOCK_TRIM_DEFAULT_VALUE << AW_PID_2049_LOCK_TRIM_START_BIT)

/* EFUSE_CHECK_TRIM bit 14:10 (EFWH 0x74) */
#define AW_PID_2049_EFUSE_CHECK_TRIM_START_BIT	(10)
#define AW_PID_2049_EFUSE_CHECK_TRIM_BITS_LEN	(5)
#define AW_PID_2049_EFUSE_CHECK_TRIM_MASK	\
	(~(((1<<AW_PID_2049_EFUSE_CHECK_TRIM_BITS_LEN)-1) << AW_PID_2049_EFUSE_CHECK_TRIM_START_BIT))

#define AW_PID_2049_EFUSE_CHECK_TRIM_DEFAULT_VALUE	(0)
#define AW_PID_2049_EFUSE_CHECK_TRIM_DEFAULT	\
	(AW_PID_2049_EFUSE_CHECK_TRIM_DEFAULT_VALUE << AW_PID_2049_EFUSE_CHECK_TRIM_START_BIT)

/* VSN_GESLP_TRIM bit 9:0 (EFWH 0x74) */
#define AW_PID_2049_VSN_GESLP_TRIM_START_BIT	(0)
#define AW_PID_2049_VSN_GESLP_TRIM_BITS_LEN	(10)
#define AW_PID_2049_VSN_GESLP_TRIM_MASK	\
	(~(((1<<AW_PID_2049_VSN_GESLP_TRIM_BITS_LEN)-1) << AW_PID_2049_VSN_GESLP_TRIM_START_BIT))

#define AW_PID_2049_VSN_GESLP_TRIM_DEFAULT_VALUE	(0)
#define AW_PID_2049_VSN_GESLP_TRIM_DEFAULT	\
	(AW_PID_2049_VSN_GESLP_TRIM_DEFAULT_VALUE << AW_PID_2049_VSN_GESLP_TRIM_START_BIT)

/* default value of EFWH (0x74) */
/* #define AW_PID_2049_EFWH_DEFAULT		(0x0000) */

/* EFWM2 (0x75) detail */
/* TEM1 bit 15:10 (EFWM2 0x75) */
#define AW_PID_2049_TEM1_START_BIT		(10)
#define AW_PID_2049_TEM1_BITS_LEN		(6)
#define AW_PID_2049_TEM1_MASK			\
	(~(((1<<AW_PID_2049_TEM1_BITS_LEN)-1) << AW_PID_2049_TEM1_START_BIT))

#define AW_PID_2049_TEM1_DEFAULT_VALUE	(0)
#define AW_PID_2049_TEM1_DEFAULT		\
	(AW_PID_2049_TEM1_DEFAULT_VALUE << AW_PID_2049_TEM1_START_BIT)

/* ISN_GESLP_TRIM bit 9:0 (EFWM2 0x75) */
#define AW_PID_2049_ISN_GESLP_TRIM_START_BIT	(0)
#define AW_PID_2049_ISN_GESLP_TRIM_BITS_LEN	(10)
#define AW_PID_2049_ISN_GESLP_TRIM_MASK	\
	(~(((1<<AW_PID_2049_ISN_GESLP_TRIM_BITS_LEN)-1) << AW_PID_2049_ISN_GESLP_TRIM_START_BIT))

#define AW_PID_2049_ISN_GESLP_TRIM_DEFAULT_VALUE	(0)
#define AW_PID_2049_ISN_GESLP_TRIM_DEFAULT	\
	(AW_PID_2049_ISN_GESLP_TRIM_DEFAULT_VALUE << AW_PID_2049_ISN_GESLP_TRIM_START_BIT)

/* default value of EFWM2 (0x75) */
/* #define AW_PID_2049_EFWM2_DEFAULT		(0x0000) */

/* EFWM1 (0x76) detail */
/* TEM2 bit 15:9 (EFWM1 0x76) */
#define AW_PID_2049_TEM2_START_BIT		(9)
#define AW_PID_2049_TEM2_BITS_LEN		(7)
#define AW_PID_2049_TEM2_MASK			\
	(~(((1<<AW_PID_2049_TEM2_BITS_LEN)-1) << AW_PID_2049_TEM2_START_BIT))

#define AW_PID_2049_TEM2_DEFAULT_VALUE	(0)
#define AW_PID_2049_TEM2_DEFAULT		\
	(AW_PID_2049_TEM2_DEFAULT_VALUE << AW_PID_2049_TEM2_START_BIT)

/* VBAT_TRIM bit 8:4 (EFWM1 0x76) */
#define AW_PID_2049_VBAT_TRIM_START_BIT	(4)
#define AW_PID_2049_VBAT_TRIM_BITS_LEN	(5)
#define AW_PID_2049_VBAT_TRIM_MASK		\
	(~(((1<<AW_PID_2049_VBAT_TRIM_BITS_LEN)-1) << AW_PID_2049_VBAT_TRIM_START_BIT))

#define AW_PID_2049_VBAT_TRIM_DEFAULT_VALUE	(0)
#define AW_PID_2049_VBAT_TRIM_DEFAULT	\
	(AW_PID_2049_VBAT_TRIM_DEFAULT_VALUE << AW_PID_2049_VBAT_TRIM_START_BIT)

/* BST_IPEAK_TRIM bit 3:0 (EFWM1 0x76) */
#define AW_PID_2049_BST_IPEAK_TRIM_START_BIT	(0)
#define AW_PID_2049_BST_IPEAK_TRIM_BITS_LEN	(4)
#define AW_PID_2049_BST_IPEAK_TRIM_MASK	\
	(~(((1<<AW_PID_2049_BST_IPEAK_TRIM_BITS_LEN)-1) << AW_PID_2049_BST_IPEAK_TRIM_START_BIT))

#define AW_PID_2049_BST_IPEAK_TRIM_0P0A	(0)
#define AW_PID_2049_BST_IPEAK_TRIM_0P0A_VALUE	\
	(AW_PID_2049_BST_IPEAK_TRIM_0P0A << AW_PID_2049_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2049_BST_IPEAK_TRIM_0P2A	(1)
#define AW_PID_2049_BST_IPEAK_TRIM_0P2A_VALUE	\
	(AW_PID_2049_BST_IPEAK_TRIM_0P2A << AW_PID_2049_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2049_BST_IPEAK_TRIM_0P4A	(2)
#define AW_PID_2049_BST_IPEAK_TRIM_0P4A_VALUE	\
	(AW_PID_2049_BST_IPEAK_TRIM_0P4A << AW_PID_2049_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2049_BST_IPEAK_TRIM_0P6A	(3)
#define AW_PID_2049_BST_IPEAK_TRIM_0P6A_VALUE	\
	(AW_PID_2049_BST_IPEAK_TRIM_0P6A << AW_PID_2049_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2049_BST_IPEAK_TRIM_0P8A	(4)
#define AW_PID_2049_BST_IPEAK_TRIM_0P8A_VALUE	\
	(AW_PID_2049_BST_IPEAK_TRIM_0P8A << AW_PID_2049_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2049_BST_IPEAK_TRIM_1P0A	(5)
#define AW_PID_2049_BST_IPEAK_TRIM_1P0A_VALUE	\
	(AW_PID_2049_BST_IPEAK_TRIM_1P0A << AW_PID_2049_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2049_BST_IPEAK_TRIM_1P2A	(6)
#define AW_PID_2049_BST_IPEAK_TRIM_1P2A_VALUE	\
	(AW_PID_2049_BST_IPEAK_TRIM_1P2A << AW_PID_2049_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2049_BST_IPEAK_TRIM_1P4A	(7)
#define AW_PID_2049_BST_IPEAK_TRIM_1P4A_VALUE	\
	(AW_PID_2049_BST_IPEAK_TRIM_1P4A << AW_PID_2049_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2049_BST_IPEAK_TRIM_MINUS_1P6A	(8)
#define AW_PID_2049_BST_IPEAK_TRIM_MINUS_1P6A_VALUE	\
	(AW_PID_2049_BST_IPEAK_TRIM_MINUS_1P6A << AW_PID_2049_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2049_BST_IPEAK_TRIM_MINUS_1P4A	(9)
#define AW_PID_2049_BST_IPEAK_TRIM_MINUS_1P4A_VALUE	\
	(AW_PID_2049_BST_IPEAK_TRIM_MINUS_1P4A << AW_PID_2049_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2049_BST_IPEAK_TRIM_MINUS_1P2A	(10)
#define AW_PID_2049_BST_IPEAK_TRIM_MINUS_1P2A_VALUE	\
	(AW_PID_2049_BST_IPEAK_TRIM_MINUS_1P2A << AW_PID_2049_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2049_BST_IPEAK_TRIM_MINUS_1P0A	(11)
#define AW_PID_2049_BST_IPEAK_TRIM_MINUS_1P0A_VALUE	\
	(AW_PID_2049_BST_IPEAK_TRIM_MINUS_1P0A << AW_PID_2049_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2049_BST_IPEAK_TRIM_MINUS_0P8A	(12)
#define AW_PID_2049_BST_IPEAK_TRIM_MINUS_0P8A_VALUE	\
	(AW_PID_2049_BST_IPEAK_TRIM_MINUS_0P8A << AW_PID_2049_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2049_BST_IPEAK_TRIM_MINUS_0P6A	(13)
#define AW_PID_2049_BST_IPEAK_TRIM_MINUS_0P6A_VALUE	\
	(AW_PID_2049_BST_IPEAK_TRIM_MINUS_0P6A << AW_PID_2049_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2049_BST_IPEAK_TRIM_MINUS_0P4A	(14)
#define AW_PID_2049_BST_IPEAK_TRIM_MINUS_0P4A_VALUE	\
	(AW_PID_2049_BST_IPEAK_TRIM_MINUS_0P4A << AW_PID_2049_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2049_BST_IPEAK_TRIM_MINUS_0P2A	(15)
#define AW_PID_2049_BST_IPEAK_TRIM_MINUS_0P2A_VALUE	\
	(AW_PID_2049_BST_IPEAK_TRIM_MINUS_0P2A << AW_PID_2049_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2049_BST_IPEAK_TRIM_DEFAULT_VALUE	(0)
#define AW_PID_2049_BST_IPEAK_TRIM_DEFAULT	\
	(AW_PID_2049_BST_IPEAK_TRIM_DEFAULT_VALUE << AW_PID_2049_BST_IPEAK_TRIM_START_BIT)

/* default value of EFWM1 (0x76) */
/* #define AW_PID_2049_EFWM1_DEFAULT		(0x0000) */

/* EFWL (0x77) detail */
/* BSTVOUT_TRIM bit 15:10 (EFWL 0x77) */
#define AW_PID_2049_BSTVOUT_TRIM_START_BIT	(10)
#define AW_PID_2049_BSTVOUT_TRIM_BITS_LEN	(6)
#define AW_PID_2049_BSTVOUT_TRIM_MASK	\
	(~(((1<<AW_PID_2049_BSTVOUT_TRIM_BITS_LEN)-1) << AW_PID_2049_BSTVOUT_TRIM_START_BIT))

#define AW_PID_2049_BSTVOUT_TRIM_DEFAULT_VALUE	(0)
#define AW_PID_2049_BSTVOUT_TRIM_DEFAULT	\
	(AW_PID_2049_BSTVOUT_TRIM_DEFAULT_VALUE << AW_PID_2049_BSTVOUT_TRIM_START_BIT)

/* TEMP_TRIM bit 9:3 (EFWL 0x77) */
#define AW_PID_2049_TEMP_TRIM_START_BIT	(3)
#define AW_PID_2049_TEMP_TRIM_BITS_LEN	(7)
#define AW_PID_2049_TEMP_TRIM_MASK		\
	(~(((1<<AW_PID_2049_TEMP_TRIM_BITS_LEN)-1) << AW_PID_2049_TEMP_TRIM_START_BIT))

#define AW_PID_2049_TEMP_TRIM_DEFAULT_VALUE	(0)
#define AW_PID_2049_TEMP_TRIM_DEFAULT	\
	(AW_PID_2049_TEMP_TRIM_DEFAULT_VALUE << AW_PID_2049_TEMP_TRIM_START_BIT)

/* VERSION_TRIM bit 2:0 (EFWL 0x77) */
#define AW_PID_2049_VERSION_TRIM_START_BIT	(0)
#define AW_PID_2049_VERSION_TRIM_BITS_LEN	(3)
#define AW_PID_2049_VERSION_TRIM_MASK	\
	(~(((1<<AW_PID_2049_VERSION_TRIM_BITS_LEN)-1) << AW_PID_2049_VERSION_TRIM_START_BIT))

#define AW_PID_2049_VERSION_TRIM_DEFAULT_VALUE	(0)
#define AW_PID_2049_VERSION_TRIM_DEFAULT	\
	(AW_PID_2049_VERSION_TRIM_DEFAULT_VALUE << AW_PID_2049_VERSION_TRIM_START_BIT)

/* default value of EFWL (0x77) */
/* #define AW_PID_2049_EFWL_DEFAULT		(0x0000) */

/* EFRH (0x78) detail */
/* EF_LOCK bit 15 (EFRH 0x78) */
#define AW_PID_2049_EF_LOCK_START_BIT	(15)
#define AW_PID_2049_EF_LOCK_BITS_LEN	(1)
#define AW_PID_2049_EF_LOCK_MASK		\
	(~(((1<<AW_PID_2049_EF_LOCK_BITS_LEN)-1) << AW_PID_2049_EF_LOCK_START_BIT))

#define AW_PID_2049_EF_LOCK_UNLOCKED	(0)
#define AW_PID_2049_EF_LOCK_UNLOCKED_VALUE	\
	(AW_PID_2049_EF_LOCK_UNLOCKED << AW_PID_2049_EF_LOCK_START_BIT)

#define AW_PID_2049_EF_LOCK_LOCKED		(1)
#define AW_PID_2049_EF_LOCK_LOCKED_VALUE	\
	(AW_PID_2049_EF_LOCK_LOCKED << AW_PID_2049_EF_LOCK_START_BIT)

#define AW_PID_2049_EF_LOCK_DEFAULT_VALUE	(0)
#define AW_PID_2049_EF_LOCK_DEFAULT		\
	(AW_PID_2049_EF_LOCK_DEFAULT_VALUE << AW_PID_2049_EF_LOCK_START_BIT)

/* EF_EFUSE_CHECK bit 14:10 (EFRH 0x78) */
#define AW_PID_2049_EF_EFUSE_CHECK_START_BIT	(10)
#define AW_PID_2049_EF_EFUSE_CHECK_BITS_LEN	(5)
#define AW_PID_2049_EF_EFUSE_CHECK_MASK	\
	(~(((1<<AW_PID_2049_EF_EFUSE_CHECK_BITS_LEN)-1) << AW_PID_2049_EF_EFUSE_CHECK_START_BIT))

#define AW_PID_2049_EF_EFUSE_CHECK_DEFAULT_VALUE	(0)
#define AW_PID_2049_EF_EFUSE_CHECK_DEFAULT	\
	(AW_PID_2049_EF_EFUSE_CHECK_DEFAULT_VALUE << AW_PID_2049_EF_EFUSE_CHECK_START_BIT)

/* EF_VSN_GESLP bit 9:0 (EFRH 0x78) */
#define AW_PID_2049_EF_VSN_GESLP_START_BIT	(0)
#define AW_PID_2049_EF_VSN_GESLP_BITS_LEN	(10)
#define AW_PID_2049_EF_VSN_GESLP_MASK	\
	(~(((1<<AW_PID_2049_EF_VSN_GESLP_BITS_LEN)-1) << AW_PID_2049_EF_VSN_GESLP_START_BIT))

#define AW_PID_2049_EF_VSN_GESLP_SIGN_MASK		(~(1 << 9))
#define AW_PID_2049_EF_VSN_GESLP_SIGN_NEG		(0xfe00)

#define AW_PID_2049_EF_VSN_GESLP_DEFAULT_VALUE	(0)
#define AW_PID_2049_EF_VSN_GESLP_DEFAULT	\
	(AW_PID_2049_EF_VSN_GESLP_DEFAULT_VALUE << AW_PID_2049_EF_VSN_GESLP_START_BIT)

/* default value of EFRH (0x78) */
/* #define AW_PID_2049_EFRH_DEFAULT		(0x0000) */

/* EFRM2 (0x79) detail */
/* TEM3 bit 15:10 (EFRM2 0x79) */
#define AW_PID_2049_TEM3_START_BIT		(10)
#define AW_PID_2049_TEM3_BITS_LEN		(6)
#define AW_PID_2049_TEM3_MASK			\
	(~(((1<<AW_PID_2049_TEM3_BITS_LEN)-1) << AW_PID_2049_TEM3_START_BIT))

#define AW_PID_2049_TEM3_DEFAULT_VALUE	(0)
#define AW_PID_2049_TEM3_DEFAULT		\
	(AW_PID_2049_TEM3_DEFAULT_VALUE << AW_PID_2049_TEM3_START_BIT)

/* EF_ISN_GESLP bit 9:0 (EFRM2 0x79) */
#define AW_PID_2049_EF_ISN_GESLP_START_BIT	(0)
#define AW_PID_2049_EF_ISN_GESLP_BITS_LEN	(10)
#define AW_PID_2049_EF_ISN_GESLP_MASK	\
	(~(((1<<AW_PID_2049_EF_ISN_GESLP_BITS_LEN)-1) << AW_PID_2049_EF_ISN_GESLP_START_BIT))

#define AW_PID_2049_EF_ISN_GESLP_SIGN_MASK		(~(1 << 9))
#define AW_PID_2049_EF_ISN_GESLP_SIGN_NEG		(0xfe00)

#define AW_PID_2049_EF_ISN_GESLP_DEFAULT_VALUE	(0)
#define AW_PID_2049_EF_ISN_GESLP_DEFAULT	\
	(AW_PID_2049_EF_ISN_GESLP_DEFAULT_VALUE << AW_PID_2049_EF_ISN_GESLP_START_BIT)

/* default value of EFRM2 (0x79) */
/* #define AW_PID_2049_EFRM2_DEFAULT		(0x0000) */

/* EFRM1 (0x7A) detail */
/* TEM4 bit 15:9 (EFRM1 0x7A) */
#define AW_PID_2049_TEM4_START_BIT		(9)
#define AW_PID_2049_TEM4_BITS_LEN		(7)
#define AW_PID_2049_TEM4_MASK			\
	(~(((1<<AW_PID_2049_TEM4_BITS_LEN)-1) << AW_PID_2049_TEM4_START_BIT))

#define AW_PID_2049_TEM4_DEFAULT_VALUE	(0)
#define AW_PID_2049_TEM4_DEFAULT		\
	(AW_PID_2049_TEM4_DEFAULT_VALUE << AW_PID_2049_TEM4_START_BIT)

/* EF_VBAT bit 8:4 (EFRM1 0x7A) */
#define AW_PID_2049_EF_VBAT_START_BIT	(4)
#define AW_PID_2049_EF_VBAT_BITS_LEN	(5)
#define AW_PID_2049_EF_VBAT_MASK		\
	(~(((1<<AW_PID_2049_EF_VBAT_BITS_LEN)-1) << AW_PID_2049_EF_VBAT_START_BIT))

#define AW_PID_2049_EF_VBAT_DEFAULT_VALUE	(0)
#define AW_PID_2049_EF_VBAT_DEFAULT		\
	(AW_PID_2049_EF_VBAT_DEFAULT_VALUE << AW_PID_2049_EF_VBAT_START_BIT)

/* EF_BST_IPEAK bit 3:0 (EFRM1 0x7A) */
#define AW_PID_2049_EF_BST_IPEAK_START_BIT	(0)
#define AW_PID_2049_EF_BST_IPEAK_BITS_LEN	(4)
#define AW_PID_2049_EF_BST_IPEAK_MASK	\
	(~(((1<<AW_PID_2049_EF_BST_IPEAK_BITS_LEN)-1) << AW_PID_2049_EF_BST_IPEAK_START_BIT))

#define AW_PID_2049_EF_BST_IPEAK_0P0A	(0)
#define AW_PID_2049_EF_BST_IPEAK_0P0A_VALUE	\
	(AW_PID_2049_EF_BST_IPEAK_0P0A << AW_PID_2049_EF_BST_IPEAK_START_BIT)

#define AW_PID_2049_EF_BST_IPEAK_0P2A	(1)
#define AW_PID_2049_EF_BST_IPEAK_0P2A_VALUE	\
	(AW_PID_2049_EF_BST_IPEAK_0P2A << AW_PID_2049_EF_BST_IPEAK_START_BIT)

#define AW_PID_2049_EF_BST_IPEAK_0P4A	(2)
#define AW_PID_2049_EF_BST_IPEAK_0P4A_VALUE	\
	(AW_PID_2049_EF_BST_IPEAK_0P4A << AW_PID_2049_EF_BST_IPEAK_START_BIT)

#define AW_PID_2049_EF_BST_IPEAK_0P6A	(3)
#define AW_PID_2049_EF_BST_IPEAK_0P6A_VALUE	\
	(AW_PID_2049_EF_BST_IPEAK_0P6A << AW_PID_2049_EF_BST_IPEAK_START_BIT)

#define AW_PID_2049_EF_BST_IPEAK_0P8A	(4)
#define AW_PID_2049_EF_BST_IPEAK_0P8A_VALUE	\
	(AW_PID_2049_EF_BST_IPEAK_0P8A << AW_PID_2049_EF_BST_IPEAK_START_BIT)

#define AW_PID_2049_EF_BST_IPEAK_1P0A	(5)
#define AW_PID_2049_EF_BST_IPEAK_1P0A_VALUE	\
	(AW_PID_2049_EF_BST_IPEAK_1P0A << AW_PID_2049_EF_BST_IPEAK_START_BIT)

#define AW_PID_2049_EF_BST_IPEAK_1P2A	(6)
#define AW_PID_2049_EF_BST_IPEAK_1P2A_VALUE	\
	(AW_PID_2049_EF_BST_IPEAK_1P2A << AW_PID_2049_EF_BST_IPEAK_START_BIT)

#define AW_PID_2049_EF_BST_IPEAK_1P4A	(7)
#define AW_PID_2049_EF_BST_IPEAK_1P4A_VALUE	\
	(AW_PID_2049_EF_BST_IPEAK_1P4A << AW_PID_2049_EF_BST_IPEAK_START_BIT)

#define AW_PID_2049_EF_BST_IPEAK_MINUS_1P6A	(8)
#define AW_PID_2049_EF_BST_IPEAK_MINUS_1P6A_VALUE	\
	(AW_PID_2049_EF_BST_IPEAK_MINUS_1P6A << AW_PID_2049_EF_BST_IPEAK_START_BIT)

#define AW_PID_2049_EF_BST_IPEAK_MINUS_1P4A	(9)
#define AW_PID_2049_EF_BST_IPEAK_MINUS_1P4A_VALUE	\
	(AW_PID_2049_EF_BST_IPEAK_MINUS_1P4A << AW_PID_2049_EF_BST_IPEAK_START_BIT)

#define AW_PID_2049_EF_BST_IPEAK_MINUS_1P2A	(10)
#define AW_PID_2049_EF_BST_IPEAK_MINUS_1P2A_VALUE	\
	(AW_PID_2049_EF_BST_IPEAK_MINUS_1P2A << AW_PID_2049_EF_BST_IPEAK_START_BIT)

#define AW_PID_2049_EF_BST_IPEAK_MINUS_1P0A	(11)
#define AW_PID_2049_EF_BST_IPEAK_MINUS_1P0A_VALUE	\
	(AW_PID_2049_EF_BST_IPEAK_MINUS_1P0A << AW_PID_2049_EF_BST_IPEAK_START_BIT)

#define AW_PID_2049_EF_BST_IPEAK_MINUS_0P8A	(12)
#define AW_PID_2049_EF_BST_IPEAK_MINUS_0P8A_VALUE	\
	(AW_PID_2049_EF_BST_IPEAK_MINUS_0P8A << AW_PID_2049_EF_BST_IPEAK_START_BIT)

#define AW_PID_2049_EF_BST_IPEAK_MINUS_0P6A	(13)
#define AW_PID_2049_EF_BST_IPEAK_MINUS_0P6A_VALUE	\
	(AW_PID_2049_EF_BST_IPEAK_MINUS_0P6A << AW_PID_2049_EF_BST_IPEAK_START_BIT)

#define AW_PID_2049_EF_BST_IPEAK_MINUS_0P4A	(14)
#define AW_PID_2049_EF_BST_IPEAK_MINUS_0P4A_VALUE	\
	(AW_PID_2049_EF_BST_IPEAK_MINUS_0P4A << AW_PID_2049_EF_BST_IPEAK_START_BIT)

#define AW_PID_2049_EF_BST_IPEAK_MINUS_0P2A	(15)
#define AW_PID_2049_EF_BST_IPEAK_MINUS_0P2A_VALUE	\
	(AW_PID_2049_EF_BST_IPEAK_MINUS_0P2A << AW_PID_2049_EF_BST_IPEAK_START_BIT)

#define AW_PID_2049_EF_BST_IPEAK_DEFAULT_VALUE	(0)
#define AW_PID_2049_EF_BST_IPEAK_DEFAULT	\
	(AW_PID_2049_EF_BST_IPEAK_DEFAULT_VALUE << AW_PID_2049_EF_BST_IPEAK_START_BIT)

/* default value of EFRM1 (0x7A) */
/* #define AW_PID_2049_EFRM1_DEFAULT		(0x0000) */

/* EFRL (0x7B) detail */
/* EF_BSTVOUT bit 15:10 (EFRL 0x7B) */
#define AW_PID_2049_EF_BSTVOUT_START_BIT	(10)
#define AW_PID_2049_EF_BSTVOUT_BITS_LEN	(6)
#define AW_PID_2049_EF_BSTVOUT_MASK		\
	(~(((1<<AW_PID_2049_EF_BSTVOUT_BITS_LEN)-1) << AW_PID_2049_EF_BSTVOUT_START_BIT))

#define AW_PID_2049_EF_BSTVOUT_DEFAULT_VALUE	(0)
#define AW_PID_2049_EF_BSTVOUT_DEFAULT	\
	(AW_PID_2049_EF_BSTVOUT_DEFAULT_VALUE << AW_PID_2049_EF_BSTVOUT_START_BIT)

/* EF_TEMP bit 9:3 (EFRL 0x7B) */
#define AW_PID_2049_EF_TEMP_START_BIT	(3)
#define AW_PID_2049_EF_TEMP_BITS_LEN	(7)
#define AW_PID_2049_EF_TEMP_MASK		\
	(~(((1<<AW_PID_2049_EF_TEMP_BITS_LEN)-1) << AW_PID_2049_EF_TEMP_START_BIT))

#define AW_PID_2049_EF_TEMP_DEFAULT_VALUE	(0)
#define AW_PID_2049_EF_TEMP_DEFAULT		\
	(AW_PID_2049_EF_TEMP_DEFAULT_VALUE << AW_PID_2049_EF_TEMP_START_BIT)

/* EF_VERSION bit 2:0 (EFRL 0x7B) */
#define AW_PID_2049_EF_VERSION_START_BIT	(0)
#define AW_PID_2049_EF_VERSION_BITS_LEN	(3)
#define AW_PID_2049_EF_VERSION_MASK		\
	(~(((1<<AW_PID_2049_EF_VERSION_BITS_LEN)-1) << AW_PID_2049_EF_VERSION_START_BIT))

#define AW_PID_2049_EF_VERSION_DEFAULT_VALUE	(0)
#define AW_PID_2049_EF_VERSION_DEFAULT	\
	(AW_PID_2049_EF_VERSION_DEFAULT_VALUE << AW_PID_2049_EF_VERSION_START_BIT)

/* default value of EFRL (0x7B) */
/* #define AW_PID_2049_EFRL_DEFAULT		(0x0000) */

/* TM (0x7C) detail */
/* TEST_ENCRY bit 1 (TM 0x7C) */
#define AW_PID_2049_TEST_ENCRY_START_BIT	(1)
#define AW_PID_2049_TEST_ENCRY_BITS_LEN	(1)
#define AW_PID_2049_TEST_ENCRY_MASK		\
	(~(((1<<AW_PID_2049_TEST_ENCRY_BITS_LEN)-1) << AW_PID_2049_TEST_ENCRY_START_BIT))

#define AW_PID_2049_TEST_ENCRY_DEFAULT_VALUE	(0)
#define AW_PID_2049_TEST_ENCRY_DEFAULT	\
	(AW_PID_2049_TEST_ENCRY_DEFAULT_VALUE << AW_PID_2049_TEST_ENCRY_START_BIT)

/* BISTEN bit 0 (TM 0x7C) */
#define AW_PID_2049_BISTEN_START_BIT	(0)
#define AW_PID_2049_BISTEN_BITS_LEN		(1)
#define AW_PID_2049_BISTEN_MASK			\
	(~(((1<<AW_PID_2049_BISTEN_BITS_LEN)-1) << AW_PID_2049_BISTEN_START_BIT))

#define AW_PID_2049_BISTEN_DEFAULT_VALUE	(0)
#define AW_PID_2049_BISTEN_DEFAULT		\
	(AW_PID_2049_BISTEN_DEFAULT_VALUE << AW_PID_2049_BISTEN_START_BIT)

/* default value of TM (0x7C) */
/* #define AW_PID_2049_TM_DEFAULT		(0x0000) */

/* detail information of registers end */

/********************************************
 * Vcalb
 *******************************************/

#define AW_PID_2049_CABL_BASE_VALUE			(1000)
#define AW_PID_2049_ICABLK_FACTOR			(1)
#define AW_PID_2049_VCABLK_FACTOR			(1)
#define AW_PID_2049_VCAL_FACTOR				(1 << 12)
#define AW_PID_2049_VSCAL_FACTOR			(16500)
#define AW_PID_2049_ISCAL_FACTOR			(3667)
#define AW_PID_2049_EF_VSENSE_GAIN_SHIFT		(0)

#define AW_PID_2049_VCABLK_FACTOR_DAC			(2)
#define AW_PID_2049_VSCAL_FACTOR_DAC			(11790)
#define AW_PID_2049_EF_DAC_GESLP_SHIFT			(10)
#define AW_PID_2049_EF_DAC_GESLP_SIGN_MASK		(1 << 5)
#define AW_PID_2049_EF_DAC_GESLP_SIGN_NEG		(0xffc0)

#define AW_PID_2049_VCALB_ADJ_FACTOR			(12)

/********************************************
 * AW883XX DSP
 *******************************************/
#define AW_PID_2049_DSP_CFG_ADDR			(0x9C80)
#define AW_PID_2049_DSP_FW_ADDR				(0x8C00)

#define AW_PID_2049_DSP_REG_RESULT_F0			(0x9C58)
#define AW_PID_2049_DSP_F0_SHIFT			(1)

#define AW_PID_2049_DSP_REG_CALRE			(0x9C5A)
#define AW_PID_2049_DSP_REG_CALRE_SHIFT			(10)
#define AW_PID_2049_DSP_REG_RESULT_Q			(0x9C5C)
#define AW_PID_2049_DSP_Q_SHIFT				(11)

#define AW_PID_2049_DSP_REG_VMAX			(0x9C94)


#define AW_PID_2049_DSP_REG_CFG_MBMEC_GLBCFG		(0x9CE2)
/* bit 0 */
#define AW_PID_2049_DSP_MONITOR_MASK			(~(1 << 0))
#define AW_PID_2049_DSP_MONITOR_ENABLE			(1 << 0)
#define AW_PID_2049_DSP_MONITOR_DISABLE			(0 << 0)
/*bit 4*/
#define AW_PID_2049_DSP_REG_NOISE_MASK			(~(1 << 4))

#define AW_PID_2049_DSP_REG_CFG_MBMEC_ACTAMPTH		(0x9CE4)/*32bit*/
#define AW_PID_2049_DSP_REG_CFG_MBMEC_NOISEAMPTH	(0x9CE6)/*32bit*/
#define AW_PID_2049_DSP_REG_VCALB			(0x9CF7)

#define AW_PID_2049_DSP_REG_CFG_ADPZ_RE			(0x9D00)/*32bit*/
#define AW_PID_2049_DSP_RE_SHIFT			(12)

#define AW_PID_2049_DSP_REG_CFG_ADPZ_RA			(0x9D02)/*32bit*/

#define AW_PID_2049_DSP_REG_CFG_ADPZ_USTEPN		(0x9D08)


#define AW_PID_2049_DSP_REG_CRC_ADDR			(0x9F42)/*32bit*/
#define AW_PID_2049_DSP_REG_CFGF0_FS			(0x9F44)/*32bit*/
#define AW_PID_2049_DSP_REG_CFG_RE_ALPHA		(0x9F47)



#endif  /* #ifndef  __AW883XX_REG_H__ */
