# fpga-timer
Implemented a timer for the BASYS3 FPGA in Verilog

The purpose of this project was to relearn verilog, fpga programming, and development in Xilinx Vivado.
