#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fa804406430 .scope module, "testbench" "testbench" 2 56;
 .timescale 0 0;
v0x7fa804420eb0_0 .var "A", 3 0;
v0x7fa804420f60_0 .var "B", 3 0;
v0x7fa804421040_0 .net "CMP1", 0 0, v0x7fa804420ac0_0;  1 drivers
v0x7fa8044210d0_0 .net "CMP2", 0 0, v0x7fa804420b70_0;  1 drivers
v0x7fa804421180_0 .net "CMP3", 0 0, v0x7fa804420c00_0;  1 drivers
v0x7fa804421250_0 .net "signA", 0 0, v0x7fa8044204c0_0;  1 drivers
v0x7fa804421320_0 .net "signB", 0 0, v0x7fa804420880_0;  1 drivers
S_0x7fa804410600 .scope module, "c1" "compar" 2 72, 2 17 0, S_0x7fa804406430;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A"
    .port_info 1 /INPUT 4 "B"
    .port_info 2 /OUTPUT 1 "signA"
    .port_info 3 /OUTPUT 1 "signB"
    .port_info 4 /OUTPUT 1 "CMP1"
    .port_info 5 /OUTPUT 1 "CMP2"
    .port_info 6 /OUTPUT 1 "CMP3"
v0x7fa804420950_0 .net "A", 3 0, v0x7fa804420eb0_0;  1 drivers
v0x7fa804420a10_0 .net "B", 3 0, v0x7fa804420f60_0;  1 drivers
v0x7fa804420ac0_0 .var "CMP1", 0 0;
v0x7fa804420b70_0 .var "CMP2", 0 0;
v0x7fa804420c00_0 .var "CMP3", 0 0;
v0x7fa804420ce0_0 .net "signA", 0 0, v0x7fa8044204c0_0;  alias, 1 drivers
v0x7fa804420d70_0 .net "signB", 0 0, v0x7fa804420880_0;  alias, 1 drivers
E_0x7fa80440abb0 .event edge, v0x7fa804420880_0, v0x7fa8044204c0_0, v0x7fa8044207c0_0, v0x7fa804406640_0;
S_0x7fa804410760 .scope module, "forA" "signa" 2 23, 2 1 0, S_0x7fa804410600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "neg"
    .port_info 1 /INPUT 4 "A"
v0x7fa804406640_0 .net "A", 3 0, v0x7fa804420eb0_0;  alias, 1 drivers
v0x7fa8044204c0_0 .var "neg", 0 0;
E_0x7fa804407110 .event edge, v0x7fa804406640_0;
S_0x7fa804420590 .scope module, "forB" "signa" 2 24, 2 1 0, S_0x7fa804410600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "neg"
    .port_info 1 /INPUT 4 "A"
v0x7fa8044207c0_0 .net "A", 3 0, v0x7fa804420f60_0;  alias, 1 drivers
v0x7fa804420880_0 .var "neg", 0 0;
E_0x7fa804420770 .event edge, v0x7fa8044207c0_0;
    .scope S_0x7fa804410760;
T_0 ;
    %wait E_0x7fa804407110;
    %load/vec4 v0x7fa804406640_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa8044204c0_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa8044204c0_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fa804420590;
T_1 ;
    %wait E_0x7fa804420770;
    %load/vec4 v0x7fa8044207c0_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa804420880_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa804420880_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fa804410600;
T_2 ;
    %wait E_0x7fa80440abb0;
    %load/vec4 v0x7fa804420ce0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa804420d70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa804420ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa804420b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa804420c00_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fa804420ce0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa804420d70_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa804420ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa804420b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa804420c00_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x7fa804420a10_0;
    %load/vec4 v0x7fa804420950_0;
    %cmp/u;
    %jmp/0xz  T_2.4, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa804420ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa804420b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa804420c00_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x7fa804420950_0;
    %load/vec4 v0x7fa804420a10_0;
    %cmp/e;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa804420ac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa804420b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa804420c00_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa804420ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa804420b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa804420c00_0, 0, 1;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fa804406430;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa804420eb0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa804420f60_0, 0, 4;
    %end;
    .thread T_3;
    .scope S_0x7fa804406430;
T_4 ;
    %delay 1, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fa804420eb0_0, 0, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7fa804420f60_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fa804420eb0_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fa804420f60_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fa804420eb0_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7fa804420f60_0, 0, 4;
    %end;
    .thread T_4;
    .scope S_0x7fa804406430;
T_5 ;
    %vpi_call 2 76 "$monitor", $time, "A=%b, B=%b AgrB=%b, AeqB=%b, AltB=%b", v0x7fa804420eb0_0, v0x7fa804420f60_0, v0x7fa804421040_0, v0x7fa8044210d0_0, v0x7fa804421180_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x7fa804406430;
T_6 ;
    %delay 5, 0;
    %vpi_call 2 81 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "solution.v";
