<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p767" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_767{left:532px;bottom:933px;letter-spacing:0.1px;word-spacing:-0.87px;}
#t2_767{left:95px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t3_767{left:215px;bottom:51px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t4_767{left:712px;bottom:51px;letter-spacing:0.1px;}
#t5_767{left:95px;bottom:878px;letter-spacing:0.14px;}
#t6_767{left:160px;bottom:878px;letter-spacing:0.15px;word-spacing:-0.06px;}
#t7_767{left:160px;bottom:850px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t8_767{left:160px;bottom:834px;letter-spacing:-0.12px;word-spacing:-0.14px;}
#t9_767{left:160px;bottom:817px;letter-spacing:-0.12px;word-spacing:0.03px;}
#ta_767{left:160px;bottom:800px;letter-spacing:-0.12px;}
#tb_767{left:160px;bottom:772px;letter-spacing:-0.12px;word-spacing:-0.74px;}
#tc_767{left:160px;bottom:756px;letter-spacing:-0.11px;word-spacing:-0.56px;}
#td_767{left:653px;bottom:756px;letter-spacing:-0.19px;word-spacing:-0.46px;}
#te_767{left:160px;bottom:739px;letter-spacing:-0.21px;word-spacing:0.1px;}
#tf_767{left:330px;bottom:739px;letter-spacing:-0.12px;word-spacing:0.04px;}
#tg_767{left:160px;bottom:696px;letter-spacing:0.12px;word-spacing:0.01px;}
#th_767{left:160px;bottom:669px;letter-spacing:-0.1px;word-spacing:-0.27px;}
#ti_767{left:160px;bottom:652px;letter-spacing:-0.12px;word-spacing:-0.57px;}
#tj_767{left:160px;bottom:635px;letter-spacing:-0.11px;word-spacing:-0.35px;}
#tk_767{left:160px;bottom:618px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tl_767{left:160px;bottom:575px;letter-spacing:0.14px;word-spacing:-0.03px;}
#tm_767{left:160px;bottom:548px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#tn_767{left:160px;bottom:531px;letter-spacing:-0.12px;word-spacing:0.01px;}
#to_767{left:160px;bottom:514px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tp_767{left:160px;bottom:497px;letter-spacing:-0.15px;}
#tq_767{left:160px;bottom:470px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tr_767{left:160px;bottom:453px;letter-spacing:-0.12px;word-spacing:-0.67px;}
#ts_767{left:160px;bottom:436px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tt_767{left:160px;bottom:420px;letter-spacing:-0.12px;word-spacing:0.04px;}
#tu_767{left:160px;bottom:403px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tv_767{left:160px;bottom:375px;letter-spacing:-0.11px;word-spacing:-0.49px;}
#tw_767{left:160px;bottom:358px;letter-spacing:-0.12px;word-spacing:-0.01px;}

.s1_767{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_767{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_767{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_767{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s5_767{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts767" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg767Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg767" style="-webkit-user-select: none;"><object width="825" height="990" data="767/767.svg" type="image/svg+xml" id="pdf767" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_767" class="t s1_767">Protected Memory System Architecture </span>
<span id="t2_767" class="t s2_767">ARM DDI 0100I </span><span id="t3_767" class="t s1_767">Copyright Â© 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_767" class="t s2_767">B5-15 </span>
<span id="t5_767" class="t s3_767">B5.5.3 </span><span id="t6_767" class="t s3_767">External abort </span>
<span id="t7_767" class="t s4_767">External memory errors are defined as those that occur in the memory system other than those that are </span>
<span id="t8_767" class="t s4_767">detected by a MPU. It is expected that external memory errors will be extremely rare and they are likely to </span>
<span id="t9_767" class="t s4_767">be fatal to the running process. An example of an event that could cause an external memory error is an </span>
<span id="ta_767" class="t s4_767">uncorrectable parity or ECC failure on a Level 2 memory structure. </span>
<span id="tb_767" class="t s4_767">The presence of an external abort is signaled in the Data or Instruction Fault Status Register. Data aborts can </span>
<span id="tc_767" class="t s4_767">be precise or imprecise, and the type is identified from the encoded value in the DFSR (see </span><span id="td_767" class="t s5_767">Fault Status and </span>
<span id="te_767" class="t s5_767">Fault Address register support </span><span id="tf_767" class="t s4_767">on page B5-16). </span>
<span id="tg_767" class="t s3_767">External abort on instruction fetch </span>
<span id="th_767" class="t s4_767">Externally generated errors during an instruction prefetch are precise in nature, and are only recognized by </span>
<span id="ti_767" class="t s4_767">the CPU if it attempts to execute the instruction fetched from the location that caused the error. the resulting </span>
<span id="tj_767" class="t s4_767">failure is reported in the Instruction Fault Status Register if no higher priority abort (including a data abort) </span>
<span id="tk_767" class="t s4_767">has taken place. </span>
<span id="tl_767" class="t s3_767">External abort on data read/write </span>
<span id="tm_767" class="t s4_767">Externally generated errors during a data read or write can be precise or imprecise. This means that </span>
<span id="tn_767" class="t s4_767">R14_ABORT on entry into the abort handler on an external imprecise abort is not guaranteed to hold an </span>
<span id="to_767" class="t s4_767">address that is related to the instruction that caused the exception. correspondingly, external aborts can be </span>
<span id="tp_767" class="t s4_767">unrecoverable. </span>
<span id="tq_767" class="t s4_767">If an imprecise external abort causes entry into the abort state while the abort state is not re-entrant, the </span>
<span id="tr_767" class="t s4_767">processor is in an unrecoverable state as the R14 and SPSR values will have been corrupted. For this reason, </span>
<span id="ts_767" class="t s4_767">the existence of an imprecise external abort must only be recognized by the processor at a point when the </span>
<span id="tt_767" class="t s4_767">abort state is re-entrant. This is managed by the provision of a mask for imprecise external aborts in the </span>
<span id="tu_767" class="t s4_767">CPSR. The mask is referred to as the A bit. </span>
<span id="tv_767" class="t s4_767">Entry into the abort state caused by an imprecise external abort causes the DFSR to indicate the presence of </span>
<span id="tw_767" class="t s4_767">an imprecise external abort. The FAR is not updated on an imprecise external abort on a data access. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
