Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/dborquez/XilinxProjects/RK4/testbench_isim_beh.exe -prj /home/dborquez/XilinxProjects/RK4/testbench_beh.prj work.testbench 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/dborquez/XilinxProjects/RK4/Mux.vhd" into library work
Parsing VHDL file "/home/dborquez/XilinxProjects/RK4/Zero.vhd" into library work
Parsing VHDL file "/home/dborquez/XilinxProjects/RK4/shift_left.vhd" into library work
Parsing VHDL file "/home/dborquez/XilinxProjects/RK4/Shift.vhd" into library work
Parsing VHDL file "/home/dborquez/XilinxProjects/RK4/round.vhd" into library work
Parsing VHDL file "/home/dborquez/XilinxProjects/RK4/Comp_Exp.vhd" into library work
Parsing VHDL file "/home/dborquez/XilinxProjects/RK4/Comp.vhd" into library work
Parsing VHDL file "/home/dborquez/XilinxProjects/RK4/CLA.vhd" into library work
Parsing VHDL file "/home/dborquez/XilinxProjects/RK4/vector.vhd" into library work
Parsing VHDL file "/home/dborquez/XilinxProjects/RK4/signout.vhd" into library work
Parsing VHDL file "/home/dborquez/XilinxProjects/RK4/Select.vhd" into library work
Parsing VHDL file "/home/dborquez/XilinxProjects/RK4/n_subn.vhd" into library work
Parsing VHDL file "/home/dborquez/XilinxProjects/RK4/n_normal.vhd" into library work
Parsing VHDL file "/home/dborquez/XilinxProjects/RK4/norm.vhd" into library work
Parsing VHDL file "/home/dborquez/XilinxProjects/RK4/mux_ns.vhd" into library work
Parsing VHDL file "/home/dborquez/XilinxProjects/RK4/mux_adder.vhd" into library work
Parsing VHDL file "/home/dborquez/XilinxProjects/RK4/demux.vhd" into library work
Parsing VHDL file "/home/dborquez/XilinxProjects/RK4/block_norm.vhd" into library work
Parsing VHDL file "/home/dborquez/XilinxProjects/RK4/adder.vhd" into library work
Parsing VHDL file "/home/dborquez/XilinxProjects/RK4/specialCases.vhd" into library work
Parsing VHDL file "/home/dborquez/XilinxProjects/RK4/preadder.vhd" into library work
Parsing VHDL file "/home/dborquez/XilinxProjects/RK4/norm_vector.vhd" into library work
Parsing VHDL file "/home/dborquez/XilinxProjects/RK4/mux_fpadder.vhd" into library work
Parsing VHDL file "/home/dborquez/XilinxProjects/RK4/block_adder.vhd" into library work
Parsing VHDL file "/home/dborquez/XilinxProjects/RK4/fpadder.vhd" into library work
Parsing VHDL file "/home/dborquez/XilinxProjects/RK4/testAdder.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 103084 KB
Fuse CPU Usage: 1070 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity Comp_Exp [comp_exp_default]
Compiling architecture behavioral of entity Mux [mux_default]
Compiling architecture behavioral of entity Shift [shift_default]
Compiling architecture behavioral of entity n_normal [n_normal_default]
Compiling architecture behavioral of entity mux_ns [mux_ns_default]
Compiling architecture behavioral of entity demux [demux_default]
Compiling architecture behavioral of entity mux_adder [mux_adder_default]
Compiling architecture behavioral of entity Zero [zero_default]
Compiling architecture behavioral of entity shift_left [shift_left_default]
Compiling architecture behavioral of entity Comp [comp_default]
Compiling architecture behavioral of entity norm [norm_default]
Compiling architecture behavioral of entity n_subn [n_subn_default]
Compiling architecture behavioral of entity selector [selector_default]
Compiling architecture behavioral of entity preadder [preadder_default]
Compiling architecture behavioral of entity signout [signout_default]
Compiling architecture behavioral of entity CLA [cla_default]
Compiling architecture behavioral of entity adder [adder_default]
Compiling architecture behavioral of entity block_adder [block_adder_default]
Compiling architecture behavioral of entity round [round_default]
Compiling architecture behavioral of entity block_norm [block_norm_default]
Compiling architecture behavioral of entity vector [vector_default]
Compiling architecture behavioral of entity norm_vector [norm_vector_default]
Compiling architecture behavioral of entity mux_fpadder [mux_fpadder_default]
Compiling architecture behavioral of entity n_case [n_case_default]
Compiling architecture behavioral of entity fpadder [fpadder_default]
Compiling architecture behavior of entity testbench
Time Resolution for simulation is 1ps.
Waiting for 5 sub-compilation(s) to finish...
Compiled 56 VHDL Units
Built simulation executable /home/dborquez/XilinxProjects/RK4/testbench_isim_beh.exe
Fuse Memory Usage: 1203476 KB
Fuse CPU Usage: 1270 ms
GCC CPU Usage: 1370 ms
