#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Dec  1 12:38:01 2021
# Process ID: 15916
# Current directory: C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23520 C:\Users\pskon\Workbench_repo\Fall2021_EE118_labs_repo\labG_allparts\labG_part3.xpr
# Log file: C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/vivado.log
# Journal file: C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/013162916/EE118_Fall2021/labG_part3' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
file mkdir C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/sources_1/new
close [ open C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/sources_1/new/part1.v w ]
add_files C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/sources_1/new/part1.v
update_compile_order -fileset sources_1
close [ open C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/constrs_1/new/part1_const_Artix7.xdc w ]
add_files -fileset constrs_1 C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/constrs_1/new/part1_const_Artix7.xdc
export_ip_user_files -of_objects  [get_files C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/constrs_1/new/constraints_Artix7.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/constrs_1/new/constraints_Artix7.xdc
add_files -fileset constrs_1 -norecurse C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/constrs_1/new/part3_constraints_Artix7.xdc
import_files -norecurse C:/Users/pskon/Downloads/2/de.v
update_compile_order -fileset sources_1
WARNING: [filemgmt 20-1445] Cannot import file 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/sources_1/imports/2/de_pt2.v' on top of itself. Importing a file from the imported source directory can cause this problem.
add_files -norecurse C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/sources_1/imports/2/de_pt2.v
update_compile_order -fileset sources_1
close [ open C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/constrs_1/new/part2_constraints_Artix7.xdc w ]
add_files -fileset constrs_1 C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/constrs_1/new/part2_constraints_Artix7.xdc
export_ip_user_files -of_objects  [get_files C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/constrs_1/new/part1_const_Artix7.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/constrs_1/new/part1_const_Artix7.xdc
add_files -fileset constrs_1 -norecurse C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/constrs_1/new/part1_constraints_Artix7.xdc
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/sources_1/imports/2/de_pt2.v]
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/sources_1/imports/Downloads/de.v]
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/sources_1/imports/Downloads/de.v]
set_property is_enabled true [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/sources_1/imports/2/de_pt2.v]
update_compile_order -fileset sources_1
update_files -from_files C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/sources_1/imports/Downloads/de_pt3.v -to_files C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/sources_1/imports/Downloads/de.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/sources_1/imports/Downloads/de.v' with file 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/sources_1/imports/Downloads/de_pt3.v'.
INFO: [filemgmt 20-1080] Importing file from 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/sources_1/imports/Downloads/de_pt3.v' to 'C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/sources_1/imports/Downloads/de_pt3.v'.
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/constrs_1/new/part2_constraints_Artix7.xdc]
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/constrs_1/new/part3_constraints_Artix7.xdc]
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/sources_1/imports/2/de_pt2.v]
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/sources_1/imports/Downloads/de_pt3.v]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: LabG_part1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 883.535 ; gain = 70.551
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'LabG_part1' [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/sources_1/new/part1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'LabG_part1' (1#1) [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/sources_1/new/part1.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 926.480 ; gain = 113.496
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 926.480 ; gain = 113.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 926.480 ; gain = 113.496
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/constrs_1/new/part1_constraints_Artix7.xdc]
Finished Parsing XDC File [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/constrs_1/new/part1_constraints_Artix7.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1249.566 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1378.016 ; gain = 565.031
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1378.016 ; gain = 565.031
close_design
set_property is_enabled true [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/sources_1/imports/2/de_pt2.v]
set_property is_enabled true [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/constrs_1/new/part2_constraints_Artix7.xdc]
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/constrs_1/new/part1_constraints_Artix7.xdc]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/sources_1/new/part1.v]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: LabG_pt2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1378.016 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'LabG_pt2' [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/sources_1/imports/2/de_pt2.v:24]
INFO: [Synth 8-226] default block is never used [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/sources_1/imports/2/de_pt2.v:36]
INFO: [Synth 8-6155] done synthesizing module 'LabG_pt2' (1#1) [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/sources_1/imports/2/de_pt2.v:24]
WARNING: [Synth 8-3917] design LabG_pt2 has port an[7] driven by constant 1
WARNING: [Synth 8-3917] design LabG_pt2 has port an[6] driven by constant 1
WARNING: [Synth 8-3917] design LabG_pt2 has port an[5] driven by constant 1
WARNING: [Synth 8-3917] design LabG_pt2 has port an[4] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1378.016 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1378.016 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1378.016 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/constrs_1/new/part2_constraints_Artix7.xdc]
WARNING: [Vivado 12-584] No ports matched 'mlk'. [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/constrs_1/new/part2_constraints_Artix7.xdc:6]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports mlk]'. [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/constrs_1/new/part2_constraints_Artix7.xdc:6]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'DP'. [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/constrs_1/new/part2_constraints_Artix7.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/constrs_1/new/part2_constraints_Artix7.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/constrs_1/new/part2_constraints_Artix7.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1378.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1378.016 ; gain = 0.000
7 Infos, 6 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/constrs_1/new/part2_constraints_Artix7.xdc]
Finished Parsing XDC File [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/constrs_1/new/part2_constraints_Artix7.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/constrs_1/new/part2_constraints_Artix7.xdc]
WARNING: [Vivado 12-584] No ports matched 'DP'. [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/constrs_1/new/part2_constraints_Artix7.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/constrs_1/new/part2_constraints_Artix7.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/constrs_1/new/part2_constraints_Artix7.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/constrs_1/new/part2_constraints_Artix7.xdc]
Finished Parsing XDC File [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/constrs_1/new/part2_constraints_Artix7.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run synth_1
launch_runs impl_1 -jobs 8
[Wed Dec  1 14:52:27 2021] Launched synth_1...
Run output will be captured here: C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.runs/synth_1/runme.log
[Wed Dec  1 14:52:27 2021] Launched impl_1...
Run output will be captured here: C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.runs/impl_1/runme.log
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: LabG_pt2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1686.523 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'LabG_pt2' [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/sources_1/imports/2/de_pt2.v:24]
INFO: [Synth 8-226] default block is never used [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/sources_1/imports/2/de_pt2.v:36]
INFO: [Synth 8-6155] done synthesizing module 'LabG_pt2' (1#1) [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/sources_1/imports/2/de_pt2.v:24]
WARNING: [Synth 8-3917] design LabG_pt2 has port an[7] driven by constant 1
WARNING: [Synth 8-3917] design LabG_pt2 has port an[6] driven by constant 1
WARNING: [Synth 8-3917] design LabG_pt2 has port an[5] driven by constant 1
WARNING: [Synth 8-3917] design LabG_pt2 has port an[4] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1686.523 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1686.523 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1686.523 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/constrs_1/new/part2_constraints_Artix7.xdc]
Finished Parsing XDC File [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/constrs_1/new/part2_constraints_Artix7.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1686.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1686.523 ; gain = 0.000
7 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
close_design
set_property is_enabled true [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/sources_1/imports/Downloads/de_pt3.v]
set_property is_enabled true [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/constrs_1/new/part3_constraints_Artix7.xdc]
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/constrs_1/new/part2_constraints_Artix7.xdc]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/sources_1/imports/2/de_pt2.v]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: part3
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1686.523 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'part3' [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/sources_1/imports/Downloads/de_pt3.v:24]
INFO: [Synth 8-226] default block is never used [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/sources_1/imports/Downloads/de_pt3.v:37]
INFO: [Synth 8-6155] done synthesizing module 'part3' (1#1) [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/sources_1/imports/Downloads/de_pt3.v:24]
WARNING: [Synth 8-3917] design part3 has port an[7] driven by constant 1
WARNING: [Synth 8-3917] design part3 has port an[6] driven by constant 1
WARNING: [Synth 8-3917] design part3 has port an[5] driven by constant 1
WARNING: [Synth 8-3917] design part3 has port an[4] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1686.523 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1686.523 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1686.523 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/constrs_1/new/part3_constraints_Artix7.xdc]
WARNING: [Vivado 12-584] No ports matched 'DP'. [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/constrs_1/new/part3_constraints_Artix7.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/constrs_1/new/part3_constraints_Artix7.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/constrs_1/new/part3_constraints_Artix7.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1686.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1686.523 ; gain = 0.000
7 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/constrs_1/new/part3_constraints_Artix7.xdc]
Finished Parsing XDC File [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/constrs_1/new/part3_constraints_Artix7.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/constrs_1/new/part3_constraints_Artix7.xdc]
WARNING: [Vivado 12-584] No ports matched 'DP'. [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/constrs_1/new/part3_constraints_Artix7.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/constrs_1/new/part3_constraints_Artix7.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/constrs_1/new/part3_constraints_Artix7.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/constrs_1/new/part3_constraints_Artix7.xdc]
Finished Parsing XDC File [C:/Users/pskon/Workbench_repo/Fall2021_EE118_labs_repo/labG_allparts/labG_part3.srcs/constrs_1/new/part3_constraints_Artix7.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec  1 21:37:16 2021...
