{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1656354397528 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656354397529 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 27 15:26:37 2022 " "Processing started: Mon Jun 27 15:26:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656354397529 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656354397529 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PBL4 -c PBL4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PBL4 -c PBL4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656354397529 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1656354398436 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1656354398436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste.v 1 1 " "Found 1 design units, including 1 entities, in source file teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 teste " "Found entity 1: teste" {  } { { "teste.v" "" { Text "D:/workspace/2022/verilog/PBL-4/teste.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656354413180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656354413180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entrada_cedula.v 1 1 " "Found 1 design units, including 1 entities, in source file entrada_cedula.v" { { "Info" "ISGN_ENTITY_NAME" "1 entrada_cedula " "Found entity 1: entrada_cedula" {  } { { "entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/entrada_cedula.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656354413184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656354413184 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "entrada_cedula " "Elaborating entity \"entrada_cedula\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1656354413467 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "entrada_cedula.v(28) " "Verilog HDL Case Statement warning at entrada_cedula.v(28): case item expression never matches the case expression" {  } { { "entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/entrada_cedula.v" 28 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1656354413587 "|entrada_cedula"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "entrada_cedula.v(31) " "Verilog HDL Case Statement warning at entrada_cedula.v(31): case item expression never matches the case expression" {  } { { "entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/entrada_cedula.v" 31 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1656354413587 "|entrada_cedula"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "entrada_cedula.v(34) " "Verilog HDL Case Statement warning at entrada_cedula.v(34): case item expression never matches the case expression" {  } { { "entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/entrada_cedula.v" 34 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1656354413587 "|entrada_cedula"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "entrada_cedula.v(37) " "Verilog HDL Case Statement warning at entrada_cedula.v(37): case item expression never matches the case expression" {  } { { "entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/entrada_cedula.v" 37 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1656354413587 "|entrada_cedula"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "entrada_cedula.v(40) " "Verilog HDL Case Statement warning at entrada_cedula.v(40): case item expression never matches the case expression" {  } { { "entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/entrada_cedula.v" 40 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1656354413588 "|entrada_cedula"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "entrada_cedula.v(43) " "Verilog HDL Case Statement warning at entrada_cedula.v(43): case item expression never matches the case expression" {  } { { "entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/entrada_cedula.v" 43 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1656354413588 "|entrada_cedula"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "valor_saida entrada_cedula.v(17) " "Verilog HDL Always Construct warning at entrada_cedula.v(17): inferring latch(es) for variable \"valor_saida\", which holds its previous value in one or more paths through the always construct" {  } { { "entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/entrada_cedula.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656354413591 "|entrada_cedula"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "state_saida entrada_cedula.v(13) " "Output port \"state_saida\" at entrada_cedula.v(13) has no driver" {  } { { "entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/entrada_cedula.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656354413591 "|entrada_cedula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_saida\[0\] entrada_cedula.v(19) " "Inferred latch for \"valor_saida\[0\]\" at entrada_cedula.v(19)" {  } { { "entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/entrada_cedula.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656354413592 "|entrada_cedula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_saida\[1\] entrada_cedula.v(19) " "Inferred latch for \"valor_saida\[1\]\" at entrada_cedula.v(19)" {  } { { "entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/entrada_cedula.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656354413593 "|entrada_cedula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_saida\[2\] entrada_cedula.v(19) " "Inferred latch for \"valor_saida\[2\]\" at entrada_cedula.v(19)" {  } { { "entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/entrada_cedula.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656354413593 "|entrada_cedula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_saida\[3\] entrada_cedula.v(19) " "Inferred latch for \"valor_saida\[3\]\" at entrada_cedula.v(19)" {  } { { "entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/entrada_cedula.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656354413593 "|entrada_cedula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_saida\[4\] entrada_cedula.v(19) " "Inferred latch for \"valor_saida\[4\]\" at entrada_cedula.v(19)" {  } { { "entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/entrada_cedula.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656354413593 "|entrada_cedula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_saida\[5\] entrada_cedula.v(19) " "Inferred latch for \"valor_saida\[5\]\" at entrada_cedula.v(19)" {  } { { "entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/entrada_cedula.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656354413593 "|entrada_cedula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_saida\[6\] entrada_cedula.v(19) " "Inferred latch for \"valor_saida\[6\]\" at entrada_cedula.v(19)" {  } { { "entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/entrada_cedula.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656354413593 "|entrada_cedula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_saida\[7\] entrada_cedula.v(19) " "Inferred latch for \"valor_saida\[7\]\" at entrada_cedula.v(19)" {  } { { "entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/entrada_cedula.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656354413593 "|entrada_cedula"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "valor_saida\[0\] GND " "Pin \"valor_saida\[0\]\" is stuck at GND" {  } { { "entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/entrada_cedula.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656354414510 "|entrada_cedula|valor_saida[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valor_saida\[2\] GND " "Pin \"valor_saida\[2\]\" is stuck at GND" {  } { { "entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/entrada_cedula.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656354414510 "|entrada_cedula|valor_saida[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valor_saida\[3\] GND " "Pin \"valor_saida\[3\]\" is stuck at GND" {  } { { "entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/entrada_cedula.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656354414510 "|entrada_cedula|valor_saida[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valor_saida\[4\] GND " "Pin \"valor_saida\[4\]\" is stuck at GND" {  } { { "entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/entrada_cedula.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656354414510 "|entrada_cedula|valor_saida[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valor_saida\[5\] GND " "Pin \"valor_saida\[5\]\" is stuck at GND" {  } { { "entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/entrada_cedula.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656354414510 "|entrada_cedula|valor_saida[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valor_saida\[6\] GND " "Pin \"valor_saida\[6\]\" is stuck at GND" {  } { { "entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/entrada_cedula.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656354414510 "|entrada_cedula|valor_saida[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valor_saida\[7\] GND " "Pin \"valor_saida\[7\]\" is stuck at GND" {  } { { "entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/entrada_cedula.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656354414510 "|entrada_cedula|valor_saida[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state_saida\[0\] GND " "Pin \"state_saida\[0\]\" is stuck at GND" {  } { { "entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/entrada_cedula.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656354414510 "|entrada_cedula|state_saida[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state_saida\[1\] GND " "Pin \"state_saida\[1\]\" is stuck at GND" {  } { { "entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/entrada_cedula.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656354414510 "|entrada_cedula|state_saida[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state_saida\[2\] GND " "Pin \"state_saida\[2\]\" is stuck at GND" {  } { { "entrada_cedula.v" "" { Text "D:/workspace/2022/verilog/PBL-4/entrada_cedula.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656354414510 "|entrada_cedula|state_saida[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1656354414510 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1656354414856 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1656354414856 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1656354414856 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1656354414856 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656354415855 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 27 15:26:55 2022 " "Processing ended: Mon Jun 27 15:26:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656354415855 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656354415855 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656354415855 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1656354415855 ""}
