* Name of circuit:  circuits/s349.bench
* Primary inputs :
  START B0 B1 B2 B3 A0 A1 A2 A3 CT2 CT1 CT0 ACVQN3 
  ACVQN2 ACVQN1 ACVQN0 MRVQN3 MRVQN2 MRVQN1 MRVQN0 AX3 AX2 AX1 AX0 
  
* Primary outputs:
  READY_EXTRA P7_EXTRA P6_EXTRA P5_EXTRA P4_EXTRA P3_EXTRA P2_EXTRA P1_EXTRA P0_EXTRA AM3 AM2 AM1 AM0 
  CNTVCON2 ACVG4VD1 ACVG3VD1 ACVG2VD1 ACVG1VD1 CNTVCO2 CNTVG3VD CNTVG2VD CNTVG1VD MRVG4VD MRVG3VD 
  MRVG2VD MRVG1VD 
  

* Test patterns and fault free responses:

   1: 000101111100000000001010 01111111110101001101010000
   2: 011111011101001110111111 11100010011111001101011011
   3: 011001011010000111000001 01110001100011100000110110
   4: 011111011000101001000001 00101101111011101000010000
   5: 010001111111110101010100 00010101001000111010001010
   6: 101001100000010111001001 01010001100111111100001101
   7: 010011001100100101111110 00110100011101110001011011
   8: 011110001000101111001101 00100001110001101100010000
   9: 011111001100001000100110 01101110101101011001010001
  10: 011111101110100011101101 00111000111011010101111111
  11: 001110100111011001101111 01001100111110001110001011
  12: 001111001000010101111111 01010100010011010100010001
  13: 100110000101100001000001 10111101100011111100000100
  14: 011011101010111001100101 00001100101011110000111011
  15: 011011000011010010001011 01011011110111010001001100
  16: 001110111100101100100100 00100110101001101101011001
  17: 000111011001110010001001 00011011110011100100101100
  18: 101001100001010010111011 01011010010111111100000101
  19: 000000000000000000000000 01111111100001000000011111
