0-prep 0h0m0s265ms
1-yosys 0h0m2s99ms
2-opensta 0h0m0s768ms
3-verilog2def_openroad 0h0m0s914ms
4-ioPlacer 0h0m0s727ms
5-tapcell 0h0m0s736ms
6-klayout_scrot 0h0m3s917ms
7-pdn 0h0m0s957ms
8-replace 0h0m4s12ms
8-resizer 0h0m3s584ms
9-write_verilog 0h0m0s724ms
10-opensta_post_resizer 0h0m0s761ms
11-opendp 0h0m0s754ms
12-klayout_scrot 0h0m4s65ms
13-cts 0h0m56s277ms
14-write_verilog 0h0m0s906ms
15-klayout_scrot 0h0m4s72ms
15-resizer_timing 0h0m3s544ms
16-write_verilog 0h0m0s945ms
17-opensta_post_resizer_timing 0h0m0s983ms
18-fastroute 0h0m5s430ms
19-addspacers 0h0m0s930ms
20-write_verilog 0h0m0s971ms
21-tritonRoute 0h0m38s661ms
22-klayout_scrot 0h0m4s264ms
23-spef_extraction 0h0m0s609ms
24-opensta_spef 0h0m0s835ms
26-write_verilog 0h0m0s759ms
28-klayout_scrot 0h0m4s275ms
31-magic_gen 0h0m5s733ms
32-klayout 0h0m3s837ms
33-klayout_scrot 0h0m4s270ms
35-klayout_scrot 0h0m4s301ms
36-klayout_xor 0h0m12s894ms
37-magic_ext_spice 0h0m1s653ms
38-lvs 0h0m0s181ms
39-magic_drc 0h0m4s126ms
41-or_antenna 0h0m1s16ms
42-cvc 0h0m0s153ms