design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_MAX_FANOUT,SYNTH_STRATEGY
/home/hosni/mpc/openlane/user_project_wrapper,user_project_wrapper,23_03_31_06_43,flow completed,0h43m58s0ms,0h26m3s0ms,1863.5196139476961,10.2784,931.7598069738481,6.85,83.0,4788.83,944,0,0,0,0,0,0,0,8,8,0,-1,-1,2317568,92129,-1.31,-2.45,-1,-4.3,0.0,-1.31,-2.45,-1,-9.15,0.0,2222955116.0,0.0,20.81,25.03,7.64,12.2,0.96,748,1903,44,1199,0,0,0,848,0,0,1,1,280,0,0,140,562,140,3,117287,28862,11693,17816,9577,185235,10173980.1536,-1,-1,-1,-1,-1,-1,-1,-1,-1,3.8199999999999985,20.0,50.0,20,1,50,100,100,0.15,1,0.24,1,sky130_fd_sc_hd,10,DELAY 1
