# Reading pref.tcl
# do alu_4bit_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits {C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/adder_4bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:04:49 on Mar 04,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits" C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/adder_4bit.sv 
# -- Compiling module adder_4bit
# 
# Top level modules:
# 	adder_4bit
# End time: 19:04:50 on Mar 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits {C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/subtractor_4bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:04:50 on Mar 04,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits" C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/subtractor_4bit.sv 
# -- Compiling module subtractor_4bit
# 
# Top level modules:
# 	subtractor_4bit
# End time: 19:04:50 on Mar 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits {C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/alu_4bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:04:50 on Mar 04,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits" C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/alu_4bit.sv 
# -- Compiling module alu_4bit
# 
# Top level modules:
# 	alu_4bit
# End time: 19:04:50 on Mar 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits {C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/multiplier_4bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:04:50 on Mar 04,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits" C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/multiplier_4bit.sv 
# -- Compiling module multiplier_4bit
# 
# Top level modules:
# 	multiplier_4bit
# End time: 19:04:50 on Mar 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits {C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/DigitExtractor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:04:50 on Mar 04,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits" C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/DigitExtractor.sv 
# -- Compiling module DigitExtractor
# 
# Top level modules:
# 	DigitExtractor
# End time: 19:04:50 on Mar 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits {C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/segmentOutput.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:04:50 on Mar 04,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits" C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/segmentOutput.sv 
# -- Compiling module segmentOutput
# 
# Top level modules:
# 	segmentOutput
# End time: 19:04:50 on Mar 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits {C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/alu_4bit_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:04:50 on Mar 04,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits" C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/alu_4bit_tb.sv 
# -- Compiling module alu_4bit_tb
# 
# Top level modules:
# 	alu_4bit_tb
# End time: 19:04:50 on Mar 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  alu_4bit_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" alu_4bit_tb 
# Start time: 19:04:50 on Mar 04,2024
# Loading sv_std.std
# Loading work.alu_4bit_tb
# Loading work.alu_4bit
# Loading work.adder_4bit
# Loading work.subtractor_4bit
# Loading work.multiplier_4bit
# Loading work.DigitExtractor
# Loading work.segmentOutput
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ale-r  Hostname: ALE_XPS  ProcessID: 33076
#           Attempting to use alternate WLF file "./wlftyzdjtw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftyzdjtw
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 19:05:07 on Mar 04,2024, Elapsed time: 0:00:17
# Errors: 0, Warnings: 2
