// Seed: 1653363111
module module_0 (
    output tri id_0,
    input wand id_1,
    input supply1 id_2,
    input tri0 id_3,
    output tri id_4,
    input tri0 id_5,
    input tri1 id_6,
    input supply0 id_7,
    output wand id_8,
    output uwire id_9,
    input tri1 id_10,
    input supply1 id_11,
    output wand id_12,
    output tri1 id_13,
    input uwire id_14,
    input tri0 id_15,
    input tri1 id_16,
    input wor id_17,
    input wor id_18,
    output tri0 id_19,
    input tri1 id_20,
    input wire id_21,
    output tri1 id_22,
    output tri0 id_23,
    output wand id_24
);
  wire id_26;
endmodule
module module_1 (
    output supply0 id_0,
    output tri0 id_1,
    input supply1 id_2,
    output wor id_3,
    output tri1 id_4,
    input supply1 id_5,
    input wand id_6,
    input tri1 id_7,
    output logic id_8,
    input supply1 id_9,
    input tri0 id_10,
    output tri id_11,
    input tri1 id_12,
    input tri0 id_13
    , id_20,
    input uwire id_14,
    input tri1 id_15
    , id_21,
    input tri0 id_16,
    input supply0 id_17,
    input wire id_18
);
  module_0(
      id_0,
      id_15,
      id_7,
      id_5,
      id_3,
      id_18,
      id_14,
      id_18,
      id_0,
      id_4,
      id_12,
      id_12,
      id_4,
      id_4,
      id_10,
      id_7,
      id_12,
      id_7,
      id_12,
      id_1,
      id_15,
      id_6,
      id_0,
      id_4,
      id_4
  );
  always if ("" * id_7) @(1 or negedge 1 or posedge 1) id_8 <= !1;
endmodule
