TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE    1

       1                    ;******************************************************************************
       2                    ;* TI ARM C/C++ Codegen                                      Unix v18.1.1.LTS *
       3                    ;* Date/Time created: Fri Jul  3 20:08:25 2020                                *
       4                    ;******************************************************************************
       5                            .compiler_opts --abi=eabi --arm_vmrs_si_workaround=off --code_state=16 --diag_wrap=off --embed
       6 00000000                   .thumb
       7                    
       8                    $C$DW$CU        .dwtag  DW_TAG_compile_unit
       9                            .dwattr $C$DW$CU, DW_AT_name("../driverlib/shamd5.c")
      10                            .dwattr $C$DW$CU, DW_AT_producer("TI TI ARM C/C++ Codegen Unix v18.1.1.LTS Copyright (c) 1996-
      11                            .dwattr $C$DW$CU, DW_AT_TI_version(0x01)
      12                            .dwattr $C$DW$CU, DW_AT_comp_dir("/home/pola/workspace_v8/Microwave/Debug")
      13                    
      14                    $C$DW$1 .dwtag  DW_TAG_subprogram
      15                            .dwattr $C$DW$1, DW_AT_name("IntRegister")
      16                            .dwattr $C$DW$1, DW_AT_TI_symbol_name("IntRegister")
      17                            .dwattr $C$DW$1, DW_AT_declaration
      18                            .dwattr $C$DW$1, DW_AT_external
      19                            .dwattr $C$DW$1, DW_AT_decl_file("/home/pola/workspace_v8/Microwave/driverlib/interrupt.h")
      20                            .dwattr $C$DW$1, DW_AT_decl_line(0x45)
      21                            .dwattr $C$DW$1, DW_AT_decl_column(0x0d)
      22                    $C$DW$2 .dwtag  DW_TAG_formal_parameter
      23                            .dwattr $C$DW$2, DW_AT_type(*$C$DW$T$27)
      24                    
      25                    $C$DW$3 .dwtag  DW_TAG_formal_parameter
      26                            .dwattr $C$DW$3, DW_AT_type(*$C$DW$T$25)
      27                    
      28                            .dwendtag $C$DW$1
      29                    
      30                    
      31                    $C$DW$4 .dwtag  DW_TAG_subprogram
      32                            .dwattr $C$DW$4, DW_AT_name("IntEnable")
      33                            .dwattr $C$DW$4, DW_AT_TI_symbol_name("IntEnable")
      34                            .dwattr $C$DW$4, DW_AT_declaration
      35                            .dwattr $C$DW$4, DW_AT_external
      36                            .dwattr $C$DW$4, DW_AT_decl_file("/home/pola/workspace_v8/Microwave/driverlib/interrupt.h")
      37                            .dwattr $C$DW$4, DW_AT_decl_line(0x4c)
      38                            .dwattr $C$DW$4, DW_AT_decl_column(0x0d)
      39                    $C$DW$5 .dwtag  DW_TAG_formal_parameter
      40                            .dwattr $C$DW$5, DW_AT_type(*$C$DW$T$27)
      41                    
      42                            .dwendtag $C$DW$4
      43                    
      44                    
      45                    $C$DW$6 .dwtag  DW_TAG_subprogram
      46                            .dwattr $C$DW$6, DW_AT_name("IntDisable")
      47                            .dwattr $C$DW$6, DW_AT_TI_symbol_name("IntDisable")
      48                            .dwattr $C$DW$6, DW_AT_declaration
      49                            .dwattr $C$DW$6, DW_AT_external
      50                            .dwattr $C$DW$6, DW_AT_decl_file("/home/pola/workspace_v8/Microwave/driverlib/interrupt.h")
      51                            .dwattr $C$DW$6, DW_AT_decl_line(0x4d)
      52                            .dwattr $C$DW$6, DW_AT_decl_column(0x0d)
      53                    $C$DW$7 .dwtag  DW_TAG_formal_parameter
      54                            .dwattr $C$DW$7, DW_AT_type(*$C$DW$T$27)
      55                    
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE    2

      56                            .dwendtag $C$DW$6
      57                    
      58                    
      59                    $C$DW$8 .dwtag  DW_TAG_subprogram
      60                            .dwattr $C$DW$8, DW_AT_name("IntUnregister")
      61                            .dwattr $C$DW$8, DW_AT_TI_symbol_name("IntUnregister")
      62                            .dwattr $C$DW$8, DW_AT_declaration
      63                            .dwattr $C$DW$8, DW_AT_external
      64                            .dwattr $C$DW$8, DW_AT_decl_file("/home/pola/workspace_v8/Microwave/driverlib/interrupt.h")
      65                            .dwattr $C$DW$8, DW_AT_decl_line(0x46)
      66                            .dwattr $C$DW$8, DW_AT_decl_column(0x0d)
      67                    $C$DW$9 .dwtag  DW_TAG_formal_parameter
      68                            .dwattr $C$DW$9, DW_AT_type(*$C$DW$T$27)
      69                    
      70                            .dwendtag $C$DW$8
      71                    
      72                    ;       /home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/bin/armacpia -@/tmp/TI3RpuO9tlx 
      73 00000000                   .sect   ".text"
      74                            .clink
      75                            .thumbfunc SHAMD5Reset
      76 00000000                   .thumb
      77                            .global SHAMD5Reset
      78                    
      79                    $C$DW$10        .dwtag  DW_TAG_subprogram
      80                            .dwattr $C$DW$10, DW_AT_name("SHAMD5Reset")
      81                            .dwattr $C$DW$10, DW_AT_low_pc(SHAMD5Reset)
      82                            .dwattr $C$DW$10, DW_AT_high_pc(0x00)
      83                            .dwattr $C$DW$10, DW_AT_TI_symbol_name("SHAMD5Reset")
      84                            .dwattr $C$DW$10, DW_AT_external
      85                            .dwattr $C$DW$10, DW_AT_TI_begin_file("../driverlib/shamd5.c")
      86                            .dwattr $C$DW$10, DW_AT_TI_begin_line(0x47)
      87                            .dwattr $C$DW$10, DW_AT_TI_begin_column(0x01)
      88                            .dwattr $C$DW$10, DW_AT_decl_file("../driverlib/shamd5.c")
      89                            .dwattr $C$DW$10, DW_AT_decl_line(0x47)
      90                            .dwattr $C$DW$10, DW_AT_decl_column(0x01)
      91                            .dwattr $C$DW$10, DW_AT_TI_max_frame_size(0x08)
      92                            .dwpsn  file "../driverlib/shamd5.c",line 72,column 1,is_stmt,address SHAMD5Reset,isa 1
      93                    
      94                            .dwfde $C$DW$CIE, SHAMD5Reset
      95                    $C$DW$11        .dwtag  DW_TAG_formal_parameter
      96                            .dwattr $C$DW$11, DW_AT_name("ui32Base")
      97                            .dwattr $C$DW$11, DW_AT_TI_symbol_name("ui32Base")
      98                            .dwattr $C$DW$11, DW_AT_type(*$C$DW$T$27)
      99                            .dwattr $C$DW$11, DW_AT_location[DW_OP_reg0]
     100                    
     101                    ;----------------------------------------------------------------------
     102                    ;  71 | SHAMD5Reset(uint32_t ui32Base)                                         
     103                    ;----------------------------------------------------------------------
     104                    
     105                    ;*****************************************************************************
     106                    ;* FUNCTION NAME: SHAMD5Reset                                                *
     107                    ;*                                                                           *
     108                    ;*   Regs Modified     : A1,A2,SP,SR                                         *
     109                    ;*   Regs Used         : A1,A2,SP,LR,SR                                      *
     110                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE    3

     111                    ;*****************************************************************************
     112 00000000           SHAMD5Reset:
     113                    ;* --------------------------------------------------------------------------*
     114                            .dwcfi  cfa_offset, 0
     115 00000000 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
     116                            .dwcfi  cfa_offset, 8
     117                    $C$DW$12        .dwtag  DW_TAG_variable
     118                            .dwattr $C$DW$12, DW_AT_name("ui32Base")
     119                            .dwattr $C$DW$12, DW_AT_TI_symbol_name("ui32Base")
     120                            .dwattr $C$DW$12, DW_AT_type(*$C$DW$T$27)
     121                            .dwattr $C$DW$12, DW_AT_location[DW_OP_breg13 0]
     122                    
     123                    ;----------------------------------------------------------------------
     124                    ;  73 | //                                                                     
     125                    ;  74 | // Check the arguments.                                                
     126                    ;  75 | //                                                                     
     127                    ;  76 | ASSERT(ui32Base == SHAMD5_BASE);                                       
     128                    ;  78 | //                                                                     
     129                    ;  79 | // Set the soft-reset bit.                                             
     130                    ;  80 | //                                                                     
     131                    ;----------------------------------------------------------------------
     132 00000004 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |72|  ; [ORIG 16-BIT INS]
     133                            .dwpsn  file "../driverlib/shamd5.c",line 81,column 5,is_stmt,isa 1
     134                    ;----------------------------------------------------------------------
     135                    ;  81 | HWREG(ui32Base + SHAMD5_O_SYSCONFIG) |= SHAMD5_SYSCONFIG_SOFTRESET;    
     136                    ;  83 | //                                                                     
     137                    ;  84 | // Wait for the reset to complete.                                     
     138                    ;  85 | //                                                                     
     139                    ;----------------------------------------------------------------------
     140 00000006 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |81|  ; [ORIG 16-BIT INS]
     141 00000008 7088F500          ADD       A1, A1, #272          ; [DPU_V7M3_PIPE] |81|  ; [KEEP 32-BIT INS]
     142 0000000c 6801              LDR       A2, [A1, #0]          ; [DPU_V7M3_PIPE] |81|  ; [ORIG 16-BIT INS]
     143 0000000e 0102F041          ORR       A2, A2, #2            ; [DPU_V7M3_PIPE] |81|  ; [KEEP 32-BIT INS]
     144 00000012 6001              STR       A2, [A1, #0]          ; [DPU_V7M3_PIPE] |81|  ; [ORIG 16-BIT INS]
     145                            .dwpsn  file "../driverlib/shamd5.c",line 86,column 5,is_stmt,isa 1
     146                    ;----------------------------------------------------------------------
     147                    ;  86 | while((HWREG(ui32Base + SHAMD5_O_SYSSTATUS) &                          
     148                    ;----------------------------------------------------------------------
     149                    ;* --------------------------------------------------------------------------*
     150                    ;*   BEGIN LOOP ||$C$L1||
     151                    ;*
     152                    ;*   Loop source line                : 86
     153                    ;*   Loop closing brace source line  : 89
     154                    ;*   Known Minimum Trip Count        : 1
     155                    ;*   Known Maximum Trip Count        : 4294967295
     156                    ;*   Known Max Trip Count Factor     : 1
     157                    ;* --------------------------------------------------------------------------*
     158 00000014           ||$C$L1||:    
     159                            .dwpsn  file "../driverlib/shamd5.c",line 86,column 11,is_stmt,isa 1
     160                    ;----------------------------------------------------------------------
     161                    ;  87 | SHAMD5_SYSSTATUS_RESETDONE) == 0)                                      
     162                    ;  91 | //                                                                     
     163                    ;  92 | // Force idle mode.                                                    
     164                    ;  93 | //                                                                     
     165                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE    4

     166 00000014 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |86|  ; [ORIG 16-BIT INS]
     167 00000016 0114F8D0          LDR       A1, [A1, #276]        ; [DPU_V7M3_PIPE] |86|  ; [KEEP 32-BIT INS]
     168 0000001a 0840              LSRS      A1, A1, #1            ; [DPU_V7M3_PIPE] |86|  ; [ORIG 16-BIT INS]
     169 0000001c D3FA              BCC       ||$C$L1||             ; [DPU_V7M3_PIPE] |86|  ; [ORIG 16-BIT INS]
     170                            ; BRANCHCC OCCURS {||$C$L1||}    ; [] |86| 
     171                    ;* --------------------------------------------------------------------------*
     172                            .dwpsn  file "../driverlib/shamd5.c",line 94,column 5,is_stmt,isa 1
     173                    ;----------------------------------------------------------------------
     174                    ;  94 | HWREG(ui32Base + SHAMD5_O_SYSCONFIG) =                                 
     175                    ;  95 |     ((HWREG(ui32Base + SHAMD5_O_SYSCONFIG) & ~SHAMD5_SYSCONFIG_SIDLE_M)
     176                    ;     |  |                                                                     
     177                    ;  96 |      SHAMD5_SYSCONFIG_SIDLE_FORCE);                                    
     178                    ;----------------------------------------------------------------------
     179 0000001e 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |94|  ; [ORIG 16-BIT INS]
     180 00000020 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |94|  ; [ORIG 16-BIT INS]
     181 00000022 0110F8D0          LDR       A1, [A1, #272]        ; [DPU_V7M3_PIPE] |94|  ; [KEEP 32-BIT INS]
     182 00000026 0030F020          BIC       A1, A1, #48           ; [DPU_V7M3_PIPE] |94|  ; [KEEP 32-BIT INS]
     183 0000002a 0110F8C1          STR       A1, [A2, #272]        ; [DPU_V7M3_PIPE] |94|  ; [KEEP 32-BIT INS]
     184                            .dwpsn  file "../driverlib/shamd5.c",line 97,column 1,is_stmt,isa 1
     185 0000002e B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     186                            .dwcfi  cfa_offset, 0
     187                    $C$DW$13        .dwtag  DW_TAG_TI_branch
     188                            .dwattr $C$DW$13, DW_AT_low_pc(0x00)
     189                            .dwattr $C$DW$13, DW_AT_TI_return
     190                    
     191 00000030 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     192                            ; BRANCH OCCURS                  ; [] 
     193                            .dwattr $C$DW$10, DW_AT_TI_end_file("../driverlib/shamd5.c")
     194                            .dwattr $C$DW$10, DW_AT_TI_end_line(0x61)
     195                            .dwattr $C$DW$10, DW_AT_TI_end_column(0x01)
     196                            .dwendentry
     197                            .dwendtag $C$DW$10
     198                    
     199 00000032                   .sect   ".text"
     200                            .clink
     201                            .thumbfunc SHAMD5DMAEnable
     202 00000032                   .thumb
     203                            .global SHAMD5DMAEnable
     204                    
     205                    $C$DW$14        .dwtag  DW_TAG_subprogram
     206                            .dwattr $C$DW$14, DW_AT_name("SHAMD5DMAEnable")
     207                            .dwattr $C$DW$14, DW_AT_low_pc(SHAMD5DMAEnable)
     208                            .dwattr $C$DW$14, DW_AT_high_pc(0x00)
     209                            .dwattr $C$DW$14, DW_AT_TI_symbol_name("SHAMD5DMAEnable")
     210                            .dwattr $C$DW$14, DW_AT_external
     211                            .dwattr $C$DW$14, DW_AT_TI_begin_file("../driverlib/shamd5.c")
     212                            .dwattr $C$DW$14, DW_AT_TI_begin_line(0x6f)
     213                            .dwattr $C$DW$14, DW_AT_TI_begin_column(0x01)
     214                            .dwattr $C$DW$14, DW_AT_decl_file("../driverlib/shamd5.c")
     215                            .dwattr $C$DW$14, DW_AT_decl_line(0x6f)
     216                            .dwattr $C$DW$14, DW_AT_decl_column(0x01)
     217                            .dwattr $C$DW$14, DW_AT_TI_max_frame_size(0x08)
     218                            .dwpsn  file "../driverlib/shamd5.c",line 112,column 1,is_stmt,address SHAMD5DMAEnable,isa 1
     219                    
     220                            .dwfde $C$DW$CIE, SHAMD5DMAEnable
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE    5

     221                    $C$DW$15        .dwtag  DW_TAG_formal_parameter
     222                            .dwattr $C$DW$15, DW_AT_name("ui32Base")
     223                            .dwattr $C$DW$15, DW_AT_TI_symbol_name("ui32Base")
     224                            .dwattr $C$DW$15, DW_AT_type(*$C$DW$T$27)
     225                            .dwattr $C$DW$15, DW_AT_location[DW_OP_reg0]
     226                    
     227                    ;----------------------------------------------------------------------
     228                    ; 111 | SHAMD5DMAEnable(uint32_t ui32Base)                                     
     229                    ;----------------------------------------------------------------------
     230                    
     231                    ;*****************************************************************************
     232                    ;* FUNCTION NAME: SHAMD5DMAEnable                                            *
     233                    ;*                                                                           *
     234                    ;*   Regs Modified     : A1,A2,SP                                            *
     235                    ;*   Regs Used         : A1,A2,SP,LR                                         *
     236                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
     237                    ;*****************************************************************************
     238 00000032           SHAMD5DMAEnable:
     239                    ;* --------------------------------------------------------------------------*
     240                            .dwcfi  cfa_offset, 0
     241 00000032 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
     242                            .dwcfi  cfa_offset, 8
     243                    $C$DW$16        .dwtag  DW_TAG_variable
     244                            .dwattr $C$DW$16, DW_AT_name("ui32Base")
     245                            .dwattr $C$DW$16, DW_AT_TI_symbol_name("ui32Base")
     246                            .dwattr $C$DW$16, DW_AT_type(*$C$DW$T$27)
     247                            .dwattr $C$DW$16, DW_AT_location[DW_OP_breg13 0]
     248                    
     249                    ;----------------------------------------------------------------------
     250                    ; 113 | //                                                                     
     251                    ; 114 | // Check the arguments.                                                
     252                    ; 115 | //                                                                     
     253                    ; 116 | ASSERT(ui32Base == SHAMD5_BASE);                                       
     254                    ; 118 | //                                                                     
     255                    ; 119 | // Write the new configuration into the register.                      
     256                    ; 120 | //                                                                     
     257                    ;----------------------------------------------------------------------
     258 00000036 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |112|  ; [ORIG 16-BIT INS]
     259                            .dwpsn  file "../driverlib/shamd5.c",line 121,column 5,is_stmt,isa 1
     260                    ;----------------------------------------------------------------------
     261                    ; 121 | HWREG(ui32Base + SHAMD5_O_SYSCONFIG) |=                                
     262                    ; 122 |     SHAMD5_SYSCONFIG_SADVANCED | SHAMD5_SYSCONFIG_DMA_EN;              
     263                    ;----------------------------------------------------------------------
     264 00000038 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |121|  ; [ORIG 16-BIT INS]
     265 0000003a 7088F500          ADD       A1, A1, #272          ; [DPU_V7M3_PIPE] |121|  ; [KEEP 32-BIT INS]
     266 0000003e 6801              LDR       A2, [A1, #0]          ; [DPU_V7M3_PIPE] |121|  ; [ORIG 16-BIT INS]
     267 00000040 0188F041          ORR       A2, A2, #136          ; [DPU_V7M3_PIPE] |121|  ; [KEEP 32-BIT INS]
     268 00000044 6001              STR       A2, [A1, #0]          ; [DPU_V7M3_PIPE] |121|  ; [ORIG 16-BIT INS]
     269                            .dwpsn  file "../driverlib/shamd5.c",line 123,column 1,is_stmt,isa 1
     270 00000046 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     271                            .dwcfi  cfa_offset, 0
     272                    $C$DW$17        .dwtag  DW_TAG_TI_branch
     273                            .dwattr $C$DW$17, DW_AT_low_pc(0x00)
     274                            .dwattr $C$DW$17, DW_AT_TI_return
     275                    
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE    6

     276 00000048 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     277                            ; BRANCH OCCURS                  ; [] 
     278                            .dwattr $C$DW$14, DW_AT_TI_end_file("../driverlib/shamd5.c")
     279                            .dwattr $C$DW$14, DW_AT_TI_end_line(0x7b)
     280                            .dwattr $C$DW$14, DW_AT_TI_end_column(0x01)
     281                            .dwendentry
     282                            .dwendtag $C$DW$14
     283                    
     284 0000004a                   .sect   ".text"
     285                            .clink
     286                            .thumbfunc SHAMD5DMADisable
     287 0000004a                   .thumb
     288                            .global SHAMD5DMADisable
     289                    
     290                    $C$DW$18        .dwtag  DW_TAG_subprogram
     291                            .dwattr $C$DW$18, DW_AT_name("SHAMD5DMADisable")
     292                            .dwattr $C$DW$18, DW_AT_low_pc(SHAMD5DMADisable)
     293                            .dwattr $C$DW$18, DW_AT_high_pc(0x00)
     294                            .dwattr $C$DW$18, DW_AT_TI_symbol_name("SHAMD5DMADisable")
     295                            .dwattr $C$DW$18, DW_AT_external
     296                            .dwattr $C$DW$18, DW_AT_TI_begin_file("../driverlib/shamd5.c")
     297                            .dwattr $C$DW$18, DW_AT_TI_begin_line(0x89)
     298                            .dwattr $C$DW$18, DW_AT_TI_begin_column(0x01)
     299                            .dwattr $C$DW$18, DW_AT_decl_file("../driverlib/shamd5.c")
     300                            .dwattr $C$DW$18, DW_AT_decl_line(0x89)
     301                            .dwattr $C$DW$18, DW_AT_decl_column(0x01)
     302                            .dwattr $C$DW$18, DW_AT_TI_max_frame_size(0x08)
     303                            .dwpsn  file "../driverlib/shamd5.c",line 138,column 1,is_stmt,address SHAMD5DMADisable,isa 1
     304                    
     305                            .dwfde $C$DW$CIE, SHAMD5DMADisable
     306                    $C$DW$19        .dwtag  DW_TAG_formal_parameter
     307                            .dwattr $C$DW$19, DW_AT_name("ui32Base")
     308                            .dwattr $C$DW$19, DW_AT_TI_symbol_name("ui32Base")
     309                            .dwattr $C$DW$19, DW_AT_type(*$C$DW$T$27)
     310                            .dwattr $C$DW$19, DW_AT_location[DW_OP_reg0]
     311                    
     312                    ;----------------------------------------------------------------------
     313                    ; 137 | SHAMD5DMADisable(uint32_t ui32Base)                                    
     314                    ;----------------------------------------------------------------------
     315                    
     316                    ;*****************************************************************************
     317                    ;* FUNCTION NAME: SHAMD5DMADisable                                           *
     318                    ;*                                                                           *
     319                    ;*   Regs Modified     : A1,A2,SP                                            *
     320                    ;*   Regs Used         : A1,A2,SP,LR                                         *
     321                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
     322                    ;*****************************************************************************
     323 0000004a           SHAMD5DMADisable:
     324                    ;* --------------------------------------------------------------------------*
     325                            .dwcfi  cfa_offset, 0
     326 0000004a 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
     327                            .dwcfi  cfa_offset, 8
     328                    $C$DW$20        .dwtag  DW_TAG_variable
     329                            .dwattr $C$DW$20, DW_AT_name("ui32Base")
     330                            .dwattr $C$DW$20, DW_AT_TI_symbol_name("ui32Base")
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE    7

     331                            .dwattr $C$DW$20, DW_AT_type(*$C$DW$T$27)
     332                            .dwattr $C$DW$20, DW_AT_location[DW_OP_breg13 0]
     333                    
     334                    ;----------------------------------------------------------------------
     335                    ; 139 | //                                                                     
     336                    ; 140 | // Check the arguments.                                                
     337                    ; 141 | //                                                                     
     338                    ; 142 | ASSERT(ui32Base == SHAMD5_BASE);                                       
     339                    ; 144 | //                                                                     
     340                    ; 145 | // Write the new configuration into the register.                      
     341                    ; 146 | //                                                                     
     342                    ;----------------------------------------------------------------------
     343 0000004e 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |138|  ; [ORIG 16-BIT INS]
     344                            .dwpsn  file "../driverlib/shamd5.c",line 147,column 5,is_stmt,isa 1
     345                    ;----------------------------------------------------------------------
     346                    ; 147 | HWREG(ui32Base + SHAMD5_O_SYSCONFIG) &=                                
     347                    ; 148 |     ~(SHAMD5_SYSCONFIG_SADVANCED | SHAMD5_SYSCONFIG_DMA_EN);           
     348                    ;----------------------------------------------------------------------
     349 00000050 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |147|  ; [ORIG 16-BIT INS]
     350 00000052 7088F500          ADD       A1, A1, #272          ; [DPU_V7M3_PIPE] |147|  ; [KEEP 32-BIT INS]
     351 00000056 6801              LDR       A2, [A1, #0]          ; [DPU_V7M3_PIPE] |147|  ; [ORIG 16-BIT INS]
     352 00000058 0188F021          BIC       A2, A2, #136          ; [DPU_V7M3_PIPE] |147|  ; [KEEP 32-BIT INS]
     353 0000005c 6001              STR       A2, [A1, #0]          ; [DPU_V7M3_PIPE] |147|  ; [ORIG 16-BIT INS]
     354                            .dwpsn  file "../driverlib/shamd5.c",line 149,column 1,is_stmt,isa 1
     355 0000005e B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     356                            .dwcfi  cfa_offset, 0
     357                    $C$DW$21        .dwtag  DW_TAG_TI_branch
     358                            .dwattr $C$DW$21, DW_AT_low_pc(0x00)
     359                            .dwattr $C$DW$21, DW_AT_TI_return
     360                    
     361 00000060 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     362                            ; BRANCH OCCURS                  ; [] 
     363                            .dwattr $C$DW$18, DW_AT_TI_end_file("../driverlib/shamd5.c")
     364                            .dwattr $C$DW$18, DW_AT_TI_end_line(0x95)
     365                            .dwattr $C$DW$18, DW_AT_TI_end_column(0x01)
     366                            .dwendentry
     367                            .dwendtag $C$DW$18
     368                    
     369 00000062                   .sect   ".text"
     370                            .clink
     371                            .thumbfunc SHAMD5IntStatus
     372 00000062                   .thumb
     373                            .global SHAMD5IntStatus
     374                    
     375                    $C$DW$22        .dwtag  DW_TAG_subprogram
     376                            .dwattr $C$DW$22, DW_AT_name("SHAMD5IntStatus")
     377                            .dwattr $C$DW$22, DW_AT_low_pc(SHAMD5IntStatus)
     378                            .dwattr $C$DW$22, DW_AT_high_pc(0x00)
     379                            .dwattr $C$DW$22, DW_AT_TI_symbol_name("SHAMD5IntStatus")
     380                            .dwattr $C$DW$22, DW_AT_external
     381                            .dwattr $C$DW$22, DW_AT_type(*$C$DW$T$27)
     382                            .dwattr $C$DW$22, DW_AT_TI_begin_file("../driverlib/shamd5.c")
     383                            .dwattr $C$DW$22, DW_AT_TI_begin_line(0xac)
     384                            .dwattr $C$DW$22, DW_AT_TI_begin_column(0x01)
     385                            .dwattr $C$DW$22, DW_AT_decl_file("../driverlib/shamd5.c")
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE    8

     386                            .dwattr $C$DW$22, DW_AT_decl_line(0xac)
     387                            .dwattr $C$DW$22, DW_AT_decl_column(0x01)
     388                            .dwattr $C$DW$22, DW_AT_TI_max_frame_size(0x20)
     389                            .dwpsn  file "../driverlib/shamd5.c",line 173,column 1,is_stmt,address SHAMD5IntStatus,isa 1
     390                    
     391                            .dwfde $C$DW$CIE, SHAMD5IntStatus
     392                    $C$DW$23        .dwtag  DW_TAG_formal_parameter
     393                            .dwattr $C$DW$23, DW_AT_name("ui32Base")
     394                            .dwattr $C$DW$23, DW_AT_TI_symbol_name("ui32Base")
     395                            .dwattr $C$DW$23, DW_AT_type(*$C$DW$T$27)
     396                            .dwattr $C$DW$23, DW_AT_location[DW_OP_reg0]
     397                    
     398                    $C$DW$24        .dwtag  DW_TAG_formal_parameter
     399                            .dwattr $C$DW$24, DW_AT_name("bMasked")
     400                            .dwattr $C$DW$24, DW_AT_TI_symbol_name("bMasked")
     401                            .dwattr $C$DW$24, DW_AT_type(*$C$DW$T$117)
     402                            .dwattr $C$DW$24, DW_AT_location[DW_OP_reg1]
     403                    
     404                    ;----------------------------------------------------------------------
     405                    ; 172 | SHAMD5IntStatus(uint32_t ui32Base, bool bMasked)                       
     406                    ;----------------------------------------------------------------------
     407                    
     408                    ;*****************************************************************************
     409                    ;* FUNCTION NAME: SHAMD5IntStatus                                            *
     410                    ;*                                                                           *
     411                    ;*   Regs Modified     : A1,A2,A3,A4,V1,SP,SR                                *
     412                    ;*   Regs Used         : A1,A2,A3,A4,V1,SP,LR,SR                             *
     413                    ;*   Local Frame Size  : 0 Args + 20 Auto + 8 Save = 28 byte                 *
     414                    ;*****************************************************************************
     415 00000062           SHAMD5IntStatus:
     416                    ;* --------------------------------------------------------------------------*
     417                            .dwcfi  cfa_offset, 0
     418 00000062 B510              PUSH      {V1, LR}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     419                            .dwcfi  cfa_offset, 8
     420                            .dwcfi  save_reg_to_mem, 14, -4
     421                            .dwcfi  save_reg_to_mem, 4, -8
     422 00000064 0D18F1AD          SUB       SP, SP, #24           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
     423                            .dwcfi  cfa_offset, 32
     424                    $C$DW$25        .dwtag  DW_TAG_variable
     425                            .dwattr $C$DW$25, DW_AT_name("ui32Base")
     426                            .dwattr $C$DW$25, DW_AT_TI_symbol_name("ui32Base")
     427                            .dwattr $C$DW$25, DW_AT_type(*$C$DW$T$27)
     428                            .dwattr $C$DW$25, DW_AT_location[DW_OP_breg13 0]
     429                    
     430                    $C$DW$26        .dwtag  DW_TAG_variable
     431                            .dwattr $C$DW$26, DW_AT_name("ui32Status")
     432                            .dwattr $C$DW$26, DW_AT_TI_symbol_name("ui32Status")
     433                            .dwattr $C$DW$26, DW_AT_type(*$C$DW$T$27)
     434                            .dwattr $C$DW$26, DW_AT_location[DW_OP_breg13 4]
     435                    
     436                    $C$DW$27        .dwtag  DW_TAG_variable
     437                            .dwattr $C$DW$27, DW_AT_name("ui32Enable")
     438                            .dwattr $C$DW$27, DW_AT_TI_symbol_name("ui32Enable")
     439                            .dwattr $C$DW$27, DW_AT_type(*$C$DW$T$27)
     440                            .dwattr $C$DW$27, DW_AT_location[DW_OP_breg13 8]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE    9

     441                    
     442                    $C$DW$28        .dwtag  DW_TAG_variable
     443                            .dwattr $C$DW$28, DW_AT_name("ui32Temp")
     444                            .dwattr $C$DW$28, DW_AT_TI_symbol_name("ui32Temp")
     445                            .dwattr $C$DW$28, DW_AT_type(*$C$DW$T$27)
     446                            .dwattr $C$DW$28, DW_AT_location[DW_OP_breg13 12]
     447                    
     448                    $C$DW$29        .dwtag  DW_TAG_variable
     449                            .dwattr $C$DW$29, DW_AT_name("bMasked")
     450                            .dwattr $C$DW$29, DW_AT_TI_symbol_name("bMasked")
     451                            .dwattr $C$DW$29, DW_AT_type(*$C$DW$T$117)
     452                            .dwattr $C$DW$29, DW_AT_location[DW_OP_breg13 16]
     453                    
     454                    ;----------------------------------------------------------------------
     455                    ; 174 | uint32_t ui32Status, ui32Enable, ui32Temp;                             
     456                    ; 176 | //                                                                     
     457                    ; 177 | // Check the arguments.                                                
     458                    ; 178 | //                                                                     
     459                    ; 179 | ASSERT(ui32Base == SHAMD5_BASE);                                       
     460                    ; 181 | //                                                                     
     461                    ; 182 | // Return the value of the IRQSTATUS register.                         
     462                    ; 183 | //                                                                     
     463                    ;----------------------------------------------------------------------
     464 00000068 1010F88D          STRB      A2, [SP, #16]         ; [DPU_V7M3_PIPE] |173|  ; [KEEP 32-BIT INS]
     465 0000006c 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |173|  ; [ORIG 16-BIT INS]
     466                            .dwpsn  file "../driverlib/shamd5.c",line 184,column 5,is_stmt,isa 1
     467                    ;----------------------------------------------------------------------
     468                    ; 184 | ui32Status = HWREG(ui32Base + SHAMD5_O_IRQSTATUS);                     
     469                    ;----------------------------------------------------------------------
     470 0000006e 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |184|  ; [ORIG 16-BIT INS]
     471 00000070 0118F8D0          LDR       A1, [A1, #280]        ; [DPU_V7M3_PIPE] |184|  ; [KEEP 32-BIT INS]
     472 00000074 9001              STR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |184|  ; [ORIG 16-BIT INS]
     473                            .dwpsn  file "../driverlib/shamd5.c",line 185,column 5,is_stmt,isa 1
     474                    ;----------------------------------------------------------------------
     475                    ; 185 | if(bMasked)                                                            
     476                    ;----------------------------------------------------------------------
     477 00000076 0010F89D          LDRB      A1, [SP, #16]         ; [DPU_V7M3_PIPE] |185|  ; [KEEP 32-BIT INS]
     478 0000007a B1D0              CBZ       A1, ||$C$L2||         ; []  ; [ORIG 16-BIT INS]
     479                            ; BRANCHCC OCCURS {||$C$L2||}    ; [] |185| 
     480                    ;* --------------------------------------------------------------------------*
     481                            .dwpsn  file "../driverlib/shamd5.c",line 187,column 9,is_stmt,isa 1
     482                    ;----------------------------------------------------------------------
     483                    ; 187 | ui32Enable = HWREG(ui32Base + SHAMD5_O_IRQENABLE);                     
     484                    ;----------------------------------------------------------------------
     485 0000007c 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |187|  ; [ORIG 16-BIT INS]
     486 0000007e 011CF8D0          LDR       A1, [A1, #284]        ; [DPU_V7M3_PIPE] |187|  ; [KEEP 32-BIT INS]
     487 00000082 9002              STR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |187|  ; [ORIG 16-BIT INS]
     488                            .dwpsn  file "../driverlib/shamd5.c",line 188,column 9,is_stmt,isa 1
     489                    ;----------------------------------------------------------------------
     490                    ; 188 | ui32Temp = HWREG(ui32Base + SHAMD5_O_DMAMIS);                          
     491                    ;----------------------------------------------------------------------
     492 00000084 4998              LDR       A2, $C$CON1           ; [DPU_V7M3_PIPE] |188|  ; [ORIG 16-BIT INS]
     493 00000086 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |188|  ; [ORIG 16-BIT INS]
     494 00000088 5808              LDR       A1, [A2, +A1]         ; [DPU_V7M3_PIPE] |188|  ; [ORIG 16-BIT INS]
     495 0000008a 9003              STR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |188|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   10

     496                            .dwpsn  file "../driverlib/shamd5.c",line 189,column 9,is_stmt,isa 1
     497                    ;----------------------------------------------------------------------
     498                    ; 189 | return((ui32Status & ui32Enable) |                                     
     499                    ; 190 |        ((ui32Temp & 0x00000001) << 19) |                               
     500                    ; 191 |        ((ui32Temp & 0x00000002) << 16) |                               
     501                    ; 192 |        ((ui32Temp & 0x00000004) << 14));                               
     502                    ; 194 | else                                                                   
     503                    ;----------------------------------------------------------------------
     504 0000008c 9B03              LDR       A4, [SP, #12]         ; [DPU_V7M3_PIPE] |189|  ; [ORIG 16-BIT INS]
     505 0000008e 9C01              LDR       V1, [SP, #4]          ; [DPU_V7M3_PIPE] |189|  ; [ORIG 16-BIT INS]
     506 00000090 9A03              LDR       A3, [SP, #12]         ; [DPU_V7M3_PIPE] |189|  ; [ORIG 16-BIT INS]
     507 00000092 9903              LDR       A2, [SP, #12]         ; [DPU_V7M3_PIPE] |189|  ; [ORIG 16-BIT INS]
     508 00000094 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |189|  ; [ORIG 16-BIT INS]
     509 00000096 0301F003          AND       A4, A4, #1            ; [DPU_V7M3_PIPE] |189|  ; [KEEP 32-BIT INS]
     510 0000009a 0202F002          AND       A3, A3, #2            ; [DPU_V7M3_PIPE] |189|  ; [KEEP 32-BIT INS]
     511 0000009e 0104F001          AND       A2, A2, #4            ; [DPU_V7M3_PIPE] |189|  ; [KEEP 32-BIT INS]
     512 000000a2 4020              ANDS      A1, A1, V1            ; [DPU_V7M3_PIPE] |189|  ; [ORIG 16-BIT INS]
     513 000000a4 40C3EA40          ORR       A1, A1, A4, LSL #19   ; [DPU_V7M3_PIPE] |189|  ; [KEEP 32-BIT INS]
     514 000000a8 4002EA40          ORR       A1, A1, A3, LSL #16   ; [DPU_V7M3_PIPE] |189|  ; [KEEP 32-BIT INS]
     515 000000ac 3081EA40          ORR       A1, A1, A2, LSL #14   ; [DPU_V7M3_PIPE] |189|  ; [KEEP 32-BIT INS]
     516 000000b0 E013              B         ||$C$L3||             ; [DPU_V7M3_PIPE] |189|  ; [ORIG 16-BIT INS]
     517                            ; BRANCH OCCURS {||$C$L3||}      ; [] |189| 
     518                    ;* --------------------------------------------------------------------------*
     519                    ;* --------------------------------------------------------------------------*
     520 000000b2           ||$C$L2||:    
     521                            .dwpsn  file "../driverlib/shamd5.c",line 196,column 9,is_stmt,isa 1
     522                    ;----------------------------------------------------------------------
     523                    ; 196 | ui32Temp = HWREG(ui32Base + SHAMD5_O_DMARIS);                          
     524                    ;----------------------------------------------------------------------
     525 000000b2 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |196|  ; [ORIG 16-BIT INS]
     526 000000b4 498D              LDR       A2, $C$CON2           ; [DPU_V7M3_PIPE] |196|  ; [ORIG 16-BIT INS]
     527 000000b6 5808              LDR       A1, [A2, +A1]         ; [DPU_V7M3_PIPE] |196|  ; [ORIG 16-BIT INS]
     528 000000b8 9003              STR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |196|  ; [ORIG 16-BIT INS]
     529                            .dwpsn  file "../driverlib/shamd5.c",line 197,column 9,is_stmt,isa 1
     530                    ;----------------------------------------------------------------------
     531                    ; 197 | return(ui32Status |                                                    
     532                    ; 198 |        ((ui32Temp & 0x00000001) << 19) |                               
     533                    ; 199 |        ((ui32Temp & 0x00000002) << 16) |                               
     534                    ; 200 |        ((ui32Temp & 0x00000004) << 14));                               
     535                    ;----------------------------------------------------------------------
     536 000000ba 9B03              LDR       A4, [SP, #12]         ; [DPU_V7M3_PIPE] |197|  ; [ORIG 16-BIT INS]
     537 000000bc 9A03              LDR       A3, [SP, #12]         ; [DPU_V7M3_PIPE] |197|  ; [ORIG 16-BIT INS]
     538 000000be 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |197|  ; [ORIG 16-BIT INS]
     539 000000c0 9903              LDR       A2, [SP, #12]         ; [DPU_V7M3_PIPE] |197|  ; [ORIG 16-BIT INS]
     540 000000c2 0301F003          AND       A4, A4, #1            ; [DPU_V7M3_PIPE] |197|  ; [KEEP 32-BIT INS]
     541 000000c6 0202F002          AND       A3, A3, #2            ; [DPU_V7M3_PIPE] |197|  ; [KEEP 32-BIT INS]
     542 000000ca 0104F001          AND       A2, A2, #4            ; [DPU_V7M3_PIPE] |197|  ; [KEEP 32-BIT INS]
     543 000000ce 40C3EA40          ORR       A1, A1, A4, LSL #19   ; [DPU_V7M3_PIPE] |197|  ; [KEEP 32-BIT INS]
     544 000000d2 4002EA40          ORR       A1, A1, A3, LSL #16   ; [DPU_V7M3_PIPE] |197|  ; [KEEP 32-BIT INS]
     545 000000d6 3081EA40          ORR       A1, A1, A2, LSL #14   ; [DPU_V7M3_PIPE] |197|  ; [KEEP 32-BIT INS]
     546                    ;* --------------------------------------------------------------------------*
     547 000000da           ||$C$L3||:    
     548                            .dwpsn  file "../driverlib/shamd5.c",line 202,column 1,is_stmt,isa 1
     549 000000da B006              ADD       SP, SP, #24           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     550                            .dwcfi  cfa_offset, 8
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   11

     551                    $C$DW$30        .dwtag  DW_TAG_TI_branch
     552                            .dwattr $C$DW$30, DW_AT_low_pc(0x00)
     553                            .dwattr $C$DW$30, DW_AT_TI_return
     554                    
     555 000000dc BD10              POP       {V1, PC}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     556                            .dwcfi  cfa_offset, 0
     557                            .dwcfi  restore_reg, 4
     558                            ; BRANCH OCCURS                  ; [] 
     559                            .dwattr $C$DW$22, DW_AT_TI_end_file("../driverlib/shamd5.c")
     560                            .dwattr $C$DW$22, DW_AT_TI_end_line(0xca)
     561                            .dwattr $C$DW$22, DW_AT_TI_end_column(0x01)
     562                            .dwendentry
     563                            .dwendtag $C$DW$22
     564                    
     565 000000de                   .sect   ".text"
     566                            .clink
     567                            .thumbfunc SHAMD5IntEnable
     568 000000de                   .thumb
     569                            .global SHAMD5IntEnable
     570                    
     571                    $C$DW$31        .dwtag  DW_TAG_subprogram
     572                            .dwattr $C$DW$31, DW_AT_name("SHAMD5IntEnable")
     573                            .dwattr $C$DW$31, DW_AT_low_pc(SHAMD5IntEnable)
     574                            .dwattr $C$DW$31, DW_AT_high_pc(0x00)
     575                            .dwattr $C$DW$31, DW_AT_TI_symbol_name("SHAMD5IntEnable")
     576                            .dwattr $C$DW$31, DW_AT_external
     577                            .dwattr $C$DW$31, DW_AT_TI_begin_file("../driverlib/shamd5.c")
     578                            .dwattr $C$DW$31, DW_AT_TI_begin_line(0xe1)
     579                            .dwattr $C$DW$31, DW_AT_TI_begin_column(0x01)
     580                            .dwattr $C$DW$31, DW_AT_decl_file("../driverlib/shamd5.c")
     581                            .dwattr $C$DW$31, DW_AT_decl_line(0xe1)
     582                            .dwattr $C$DW$31, DW_AT_decl_column(0x01)
     583                            .dwattr $C$DW$31, DW_AT_TI_max_frame_size(0x10)
     584                            .dwpsn  file "../driverlib/shamd5.c",line 226,column 1,is_stmt,address SHAMD5IntEnable,isa 1
     585                    
     586                            .dwfde $C$DW$CIE, SHAMD5IntEnable
     587                    $C$DW$32        .dwtag  DW_TAG_formal_parameter
     588                            .dwattr $C$DW$32, DW_AT_name("ui32Base")
     589                            .dwattr $C$DW$32, DW_AT_TI_symbol_name("ui32Base")
     590                            .dwattr $C$DW$32, DW_AT_type(*$C$DW$T$27)
     591                            .dwattr $C$DW$32, DW_AT_location[DW_OP_reg0]
     592                    
     593                    $C$DW$33        .dwtag  DW_TAG_formal_parameter
     594                            .dwattr $C$DW$33, DW_AT_name("ui32IntFlags")
     595                            .dwattr $C$DW$33, DW_AT_TI_symbol_name("ui32IntFlags")
     596                            .dwattr $C$DW$33, DW_AT_type(*$C$DW$T$27)
     597                            .dwattr $C$DW$33, DW_AT_location[DW_OP_reg1]
     598                    
     599                    ;----------------------------------------------------------------------
     600                    ; 225 | SHAMD5IntEnable(uint32_t ui32Base, uint32_t ui32IntFlags)              
     601                    ;----------------------------------------------------------------------
     602                    
     603                    ;*****************************************************************************
     604                    ;* FUNCTION NAME: SHAMD5IntEnable                                            *
     605                    ;*                                                                           *
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   12

     606                    ;*   Regs Modified     : A1,A2,A3,A4,V1,SP,SR                                *
     607                    ;*   Regs Used         : A1,A2,A3,A4,V1,SP,LR,SR                             *
     608                    ;*   Local Frame Size  : 0 Args + 8 Auto + 8 Save = 16 byte                  *
     609                    ;*****************************************************************************
     610 000000de           SHAMD5IntEnable:
     611                    ;* --------------------------------------------------------------------------*
     612                            .dwcfi  cfa_offset, 0
     613 000000de B51C              PUSH      {A3, A4, V1, LR}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     614                            .dwcfi  cfa_offset, 16
     615                            .dwcfi  save_reg_to_mem, 14, -4
     616                            .dwcfi  save_reg_to_mem, 4, -8
     617                            .dwcfi  save_reg_to_mem, 3, -12
     618                            .dwcfi  save_reg_to_mem, 2, -16
     619                    $C$DW$34        .dwtag  DW_TAG_variable
     620                            .dwattr $C$DW$34, DW_AT_name("ui32Base")
     621                            .dwattr $C$DW$34, DW_AT_TI_symbol_name("ui32Base")
     622                            .dwattr $C$DW$34, DW_AT_type(*$C$DW$T$27)
     623                            .dwattr $C$DW$34, DW_AT_location[DW_OP_breg13 0]
     624                    
     625                    $C$DW$35        .dwtag  DW_TAG_variable
     626                            .dwattr $C$DW$35, DW_AT_name("ui32IntFlags")
     627                            .dwattr $C$DW$35, DW_AT_TI_symbol_name("ui32IntFlags")
     628                            .dwattr $C$DW$35, DW_AT_type(*$C$DW$T$27)
     629                            .dwattr $C$DW$35, DW_AT_location[DW_OP_breg13 4]
     630                    
     631                    ;----------------------------------------------------------------------
     632                    ; 227 | //                                                                     
     633                    ; 228 | // Check the arguments.                                                
     634                    ; 229 | //                                                                     
     635                    ; 230 | ASSERT(ui32Base == SHAMD5_BASE);                                       
     636                    ; 231 | ASSERT((ui32IntFlags == SHAMD5_INT_CONTEXT_READY) ||                   
     637                    ; 232 |        (ui32IntFlags == SHAMD5_INT_PARTHASH_READY) ||                  
     638                    ; 233 |        (ui32IntFlags == SHAMD5_INT_INPUT_READY) ||                     
     639                    ; 234 |        (ui32IntFlags == SHAMD5_INT_OUTPUT_READY));                     
     640                    ; 236 | //                                                                     
     641                    ; 237 | // Enable the interrupt sources.                                       
     642                    ; 238 | //                                                                     
     643                    ;----------------------------------------------------------------------
     644 000000e0 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |226|  ; [ORIG 16-BIT INS]
     645 000000e2 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |226|  ; [ORIG 16-BIT INS]
     646                            .dwpsn  file "../driverlib/shamd5.c",line 239,column 5,is_stmt,isa 1
     647                    ;----------------------------------------------------------------------
     648                    ; 239 | HWREG(ui32Base + SHAMD5_O_DMAIM) |= (((ui32IntFlags & 0x00010000) >> 14
     649                    ;     | ) |                                                                    
     650                    ; 240 |                                      ((ui32IntFlags & 0x00020000) >> 16
     651                    ;     | ) |                                                                    
     652                    ; 241 |                                      ((ui32IntFlags & 0x00040000) >> 19
     653                    ;     | ));                                                                    
     654                    ;----------------------------------------------------------------------
     655 000000e4 49A2              LDR       A2, $C$CON3           ; [DPU_V7M3_PIPE] |239|  ; [ORIG 16-BIT INS]
     656 000000e6 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |239|  ; [ORIG 16-BIT INS]
     657 000000e8 9C01              LDR       V1, [SP, #4]          ; [DPU_V7M3_PIPE] |239|  ; [ORIG 16-BIT INS]
     658 000000ea 9B01              LDR       A4, [SP, #4]          ; [DPU_V7M3_PIPE] |239|  ; [ORIG 16-BIT INS]
     659 000000ec 9A01              LDR       A3, [SP, #4]          ; [DPU_V7M3_PIPE] |239|  ; [ORIG 16-BIT INS]
     660 000000ee 1840              ADDS      A1, A1, A2            ; [DPU_V7M3_PIPE] |239|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   13

     661 000000f0 6801              LDR       A2, [A1, #0]          ; [DPU_V7M3_PIPE] |239|  ; [ORIG 16-BIT INS]
     662 000000f2 3480F404          AND       V1, V1, #65536        ; [DPU_V7M3_PIPE] |239|  ; [KEEP 32-BIT INS]
     663 000000f6 3300F403          AND       A4, A4, #131072       ; [DPU_V7M3_PIPE] |239|  ; [KEEP 32-BIT INS]
     664 000000fa 2280F402          AND       A3, A3, #262144       ; [DPU_V7M3_PIPE] |239|  ; [KEEP 32-BIT INS]
     665 000000fe 3194EA41          ORR       A2, A2, V1, LSR #14   ; [DPU_V7M3_PIPE] |239|  ; [KEEP 32-BIT INS]
     666 00000102 4113EA41          ORR       A2, A2, A4, LSR #16   ; [DPU_V7M3_PIPE] |239|  ; [KEEP 32-BIT INS]
     667 00000106 41D2EA41          ORR       A2, A2, A3, LSR #19   ; [DPU_V7M3_PIPE] |239|  ; [KEEP 32-BIT INS]
     668 0000010a 6001              STR       A2, [A1, #0]          ; [DPU_V7M3_PIPE] |239|  ; [ORIG 16-BIT INS]
     669                            .dwpsn  file "../driverlib/shamd5.c",line 242,column 5,is_stmt,isa 1
     670                    ;----------------------------------------------------------------------
     671                    ; 242 | HWREG(ui32Base + SHAMD5_O_IRQENABLE) |= ui32IntFlags & 0x0000ffff;     
     672                    ; 244 | //                                                                     
     673                    ; 245 | // Enable all interrupts.                                              
     674                    ; 246 | //                                                                     
     675                    ;----------------------------------------------------------------------
     676 0000010c 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |242|  ; [ORIG 16-BIT INS]
     677 0000010e 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |242|  ; [ORIG 16-BIT INS]
     678 00000110 718EF501          ADD       A2, A2, #284          ; [DPU_V7M3_PIPE] |242|  ; [KEEP 32-BIT INS]
     679 00000114 680A              LDR       A3, [A2, #0]          ; [DPU_V7M3_PIPE] |242|  ; [ORIG 16-BIT INS]
     680 00000116 401FF36F          BFC       A1, #16, #16          ; [DPU_V7M3_PIPE] |242|  ; [KEEP 32-BIT INS]
     681 0000011a 4310              ORRS      A1, A1, A3            ; [DPU_V7M3_PIPE] |242|  ; [ORIG 16-BIT INS]
     682 0000011c 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |242|  ; [ORIG 16-BIT INS]
     683                            .dwpsn  file "../driverlib/shamd5.c",line 247,column 5,is_stmt,isa 1
     684                    ;----------------------------------------------------------------------
     685                    ; 247 | HWREG(ui32Base + SHAMD5_O_SYSCONFIG) |= SHAMD5_SYSCONFIG_IT_EN;        
     686                    ;----------------------------------------------------------------------
     687 0000011e 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |247|  ; [ORIG 16-BIT INS]
     688 00000120 7088F500          ADD       A1, A1, #272          ; [DPU_V7M3_PIPE] |247|  ; [KEEP 32-BIT INS]
     689 00000124 6801              LDR       A2, [A1, #0]          ; [DPU_V7M3_PIPE] |247|  ; [ORIG 16-BIT INS]
     690 00000126 0104F041          ORR       A2, A2, #4            ; [DPU_V7M3_PIPE] |247|  ; [KEEP 32-BIT INS]
     691 0000012a 6001              STR       A2, [A1, #0]          ; [DPU_V7M3_PIPE] |247|  ; [ORIG 16-BIT INS]
     692                            .dwpsn  file "../driverlib/shamd5.c",line 248,column 1,is_stmt,isa 1
     693                    $C$DW$36        .dwtag  DW_TAG_TI_branch
     694                            .dwattr $C$DW$36, DW_AT_low_pc(0x00)
     695                            .dwattr $C$DW$36, DW_AT_TI_return
     696                    
     697 0000012c BD1C              POP       {A3, A4, V1, PC}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     698                            .dwcfi  cfa_offset, 0
     699                            .dwcfi  restore_reg, 4
     700                            .dwcfi  restore_reg, 3
     701                            .dwcfi  restore_reg, 2
     702                            ; BRANCH OCCURS                  ; [] 
     703                            .dwattr $C$DW$31, DW_AT_TI_end_file("../driverlib/shamd5.c")
     704                            .dwattr $C$DW$31, DW_AT_TI_end_line(0xf8)
     705                            .dwattr $C$DW$31, DW_AT_TI_end_column(0x01)
     706                            .dwendentry
     707                            .dwendtag $C$DW$31
     708                    
     709 0000012e                   .sect   ".text"
     710                            .clink
     711                            .thumbfunc SHAMD5IntDisable
     712 0000012e                   .thumb
     713                            .global SHAMD5IntDisable
     714                    
     715                    $C$DW$37        .dwtag  DW_TAG_subprogram
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   14

     716                            .dwattr $C$DW$37, DW_AT_name("SHAMD5IntDisable")
     717                            .dwattr $C$DW$37, DW_AT_low_pc(SHAMD5IntDisable)
     718                            .dwattr $C$DW$37, DW_AT_high_pc(0x00)
     719                            .dwattr $C$DW$37, DW_AT_TI_symbol_name("SHAMD5IntDisable")
     720                            .dwattr $C$DW$37, DW_AT_external
     721                            .dwattr $C$DW$37, DW_AT_TI_begin_file("../driverlib/shamd5.c")
     722                            .dwattr $C$DW$37, DW_AT_TI_begin_line(0x10e)
     723                            .dwattr $C$DW$37, DW_AT_TI_begin_column(0x01)
     724                            .dwattr $C$DW$37, DW_AT_decl_file("../driverlib/shamd5.c")
     725                            .dwattr $C$DW$37, DW_AT_decl_line(0x10e)
     726                            .dwattr $C$DW$37, DW_AT_decl_column(0x01)
     727                            .dwattr $C$DW$37, DW_AT_TI_max_frame_size(0x10)
     728                            .dwpsn  file "../driverlib/shamd5.c",line 271,column 1,is_stmt,address SHAMD5IntDisable,isa 1
     729                    
     730                            .dwfde $C$DW$CIE, SHAMD5IntDisable
     731                    $C$DW$38        .dwtag  DW_TAG_formal_parameter
     732                            .dwattr $C$DW$38, DW_AT_name("ui32Base")
     733                            .dwattr $C$DW$38, DW_AT_TI_symbol_name("ui32Base")
     734                            .dwattr $C$DW$38, DW_AT_type(*$C$DW$T$27)
     735                            .dwattr $C$DW$38, DW_AT_location[DW_OP_reg0]
     736                    
     737                    $C$DW$39        .dwtag  DW_TAG_formal_parameter
     738                            .dwattr $C$DW$39, DW_AT_name("ui32IntFlags")
     739                            .dwattr $C$DW$39, DW_AT_TI_symbol_name("ui32IntFlags")
     740                            .dwattr $C$DW$39, DW_AT_type(*$C$DW$T$27)
     741                            .dwattr $C$DW$39, DW_AT_location[DW_OP_reg1]
     742                    
     743                    ;----------------------------------------------------------------------
     744                    ; 270 | SHAMD5IntDisable(uint32_t ui32Base, uint32_t ui32IntFlags)             
     745                    ;----------------------------------------------------------------------
     746                    
     747                    ;*****************************************************************************
     748                    ;* FUNCTION NAME: SHAMD5IntDisable                                           *
     749                    ;*                                                                           *
     750                    ;*   Regs Modified     : A1,A2,A3,A4,V1,SP,SR                                *
     751                    ;*   Regs Used         : A1,A2,A3,A4,V1,SP,LR,SR                             *
     752                    ;*   Local Frame Size  : 0 Args + 8 Auto + 8 Save = 16 byte                  *
     753                    ;*****************************************************************************
     754 0000012e           SHAMD5IntDisable:
     755                    ;* --------------------------------------------------------------------------*
     756                            .dwcfi  cfa_offset, 0
     757 0000012e B51C              PUSH      {A3, A4, V1, LR}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     758                            .dwcfi  cfa_offset, 16
     759                            .dwcfi  save_reg_to_mem, 14, -4
     760                            .dwcfi  save_reg_to_mem, 4, -8
     761                            .dwcfi  save_reg_to_mem, 3, -12
     762                            .dwcfi  save_reg_to_mem, 2, -16
     763                    $C$DW$40        .dwtag  DW_TAG_variable
     764                            .dwattr $C$DW$40, DW_AT_name("ui32Base")
     765                            .dwattr $C$DW$40, DW_AT_TI_symbol_name("ui32Base")
     766                            .dwattr $C$DW$40, DW_AT_type(*$C$DW$T$27)
     767                            .dwattr $C$DW$40, DW_AT_location[DW_OP_breg13 0]
     768                    
     769                    $C$DW$41        .dwtag  DW_TAG_variable
     770                            .dwattr $C$DW$41, DW_AT_name("ui32IntFlags")
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   15

     771                            .dwattr $C$DW$41, DW_AT_TI_symbol_name("ui32IntFlags")
     772                            .dwattr $C$DW$41, DW_AT_type(*$C$DW$T$27)
     773                            .dwattr $C$DW$41, DW_AT_location[DW_OP_breg13 4]
     774                    
     775                    ;----------------------------------------------------------------------
     776                    ; 272 | //                                                                     
     777                    ; 273 | // Check the arguments.                                                
     778                    ; 274 | //                                                                     
     779                    ; 275 | ASSERT(ui32Base == SHAMD5_BASE);                                       
     780                    ; 276 | ASSERT((ui32IntFlags == SHAMD5_INT_CONTEXT_READY) ||                   
     781                    ; 277 |        (ui32IntFlags == SHAMD5_INT_PARTHASH_READY) ||                  
     782                    ; 278 |        (ui32IntFlags == SHAMD5_INT_INPUT_READY) ||                     
     783                    ; 279 |        (ui32IntFlags == SHAMD5_INT_OUTPUT_READY));                     
     784                    ; 281 | //                                                                     
     785                    ; 282 | // Clear the corresponding flags disabling the interrupt sources.      
     786                    ; 283 | //                                                                     
     787                    ;----------------------------------------------------------------------
     788 00000130 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |271|  ; [ORIG 16-BIT INS]
     789 00000132 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |271|  ; [ORIG 16-BIT INS]
     790                            .dwpsn  file "../driverlib/shamd5.c",line 284,column 5,is_stmt,isa 1
     791                    ;----------------------------------------------------------------------
     792                    ; 284 | HWREG(ui32Base + SHAMD5_O_DMAIM) &= ~(((ui32IntFlags & 0x00010000) >> 1
     793                    ;     | 4) |                                                                   
     794                    ; 285 |                                       ((ui32IntFlags & 0x00020000) >> 1
     795                    ;     | 6) |                                                                   
     796                    ; 286 |                                       ((ui32IntFlags & 0x00040000) >> 1
     797                    ;     | 9));                                                                   
     798                    ;----------------------------------------------------------------------
     799 00000134 498E              LDR       A2, $C$CON3           ; [DPU_V7M3_PIPE] |284|  ; [ORIG 16-BIT INS]
     800 00000136 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |284|  ; [ORIG 16-BIT INS]
     801 00000138 9C01              LDR       V1, [SP, #4]          ; [DPU_V7M3_PIPE] |284|  ; [ORIG 16-BIT INS]
     802 0000013a 9B01              LDR       A4, [SP, #4]          ; [DPU_V7M3_PIPE] |284|  ; [ORIG 16-BIT INS]
     803 0000013c 1840              ADDS      A1, A1, A2            ; [DPU_V7M3_PIPE] |284|  ; [ORIG 16-BIT INS]
     804 0000013e 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |284|  ; [ORIG 16-BIT INS]
     805 00000140 6802              LDR       A3, [A1, #0]          ; [DPU_V7M3_PIPE] |284|  ; [ORIG 16-BIT INS]
     806 00000142 3400F404          AND       V1, V1, #131072       ; [DPU_V7M3_PIPE] |284|  ; [KEEP 32-BIT INS]
     807 00000146 2380F403          AND       A4, A4, #262144       ; [DPU_V7M3_PIPE] |284|  ; [KEEP 32-BIT INS]
     808 0000014a 3180F401          AND       A2, A2, #65536        ; [DPU_V7M3_PIPE] |284|  ; [KEEP 32-BIT INS]
     809 0000014e 0B89              LSRS      A2, A2, #14           ; [DPU_V7M3_PIPE] |284|  ; [ORIG 16-BIT INS]
     810 00000150 4114EA41          ORR       A2, A2, V1, LSR #16   ; [DPU_V7M3_PIPE] |284|  ; [KEEP 32-BIT INS]
     811 00000154 41D3EA41          ORR       A2, A2, A4, LSR #19   ; [DPU_V7M3_PIPE] |284|  ; [KEEP 32-BIT INS]
     812 00000158 438A              BICS      A3, A3, A2            ; [DPU_V7M3_PIPE] |284|  ; [ORIG 16-BIT INS]
     813 0000015a 6002              STR       A3, [A1, #0]          ; [DPU_V7M3_PIPE] |284|  ; [ORIG 16-BIT INS]
     814                            .dwpsn  file "../driverlib/shamd5.c",line 287,column 5,is_stmt,isa 1
     815                    ;----------------------------------------------------------------------
     816                    ; 287 | HWREG(ui32Base + SHAMD5_O_IRQENABLE) &= ~(ui32IntFlags & 0x0000ffff);  
     817                    ; 289 | //                                                                     
     818                    ; 290 | // If there are no interrupts enabled, then disable all interrupts.    
     819                    ; 291 | //                                                                     
     820                    ;----------------------------------------------------------------------
     821 0000015c 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |287|  ; [ORIG 16-BIT INS]
     822 0000015e 9A01              LDR       A3, [SP, #4]          ; [DPU_V7M3_PIPE] |287|  ; [ORIG 16-BIT INS]
     823 00000160 708EF500          ADD       A1, A1, #284          ; [DPU_V7M3_PIPE] |287|  ; [KEEP 32-BIT INS]
     824 00000164 6801              LDR       A2, [A1, #0]          ; [DPU_V7M3_PIPE] |287|  ; [ORIG 16-BIT INS]
     825 00000166 421FF36F          BFC       A3, #16, #16          ; [DPU_V7M3_PIPE] |287|  ; [KEEP 32-BIT INS]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   16

     826 0000016a 4391              BICS      A2, A2, A3            ; [DPU_V7M3_PIPE] |287|  ; [ORIG 16-BIT INS]
     827 0000016c 6001              STR       A2, [A1, #0]          ; [DPU_V7M3_PIPE] |287|  ; [ORIG 16-BIT INS]
     828                            .dwpsn  file "../driverlib/shamd5.c",line 292,column 5,is_stmt,isa 1
     829                    ;----------------------------------------------------------------------
     830                    ; 292 | if(HWREG(ui32Base + SHAMD5_O_IRQENABLE) == 0x0)                        
     831                    ;----------------------------------------------------------------------
     832 0000016e 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |292|  ; [ORIG 16-BIT INS]
     833 00000170 011CF8D0          LDR       A1, [A1, #284]        ; [DPU_V7M3_PIPE] |292|  ; [KEEP 32-BIT INS]
     834 00000174 B930              CBNZ      A1, ||$C$L4||         ; []  ; [ORIG 16-BIT INS]
     835                            ; BRANCHCC OCCURS {||$C$L4||}    ; [] |292| 
     836                    ;* --------------------------------------------------------------------------*
     837                            .dwpsn  file "../driverlib/shamd5.c",line 294,column 9,is_stmt,isa 1
     838                    ;----------------------------------------------------------------------
     839                    ; 294 | HWREG(ui32Base + SHAMD5_O_SYSCONFIG) &= ~SHAMD5_SYSCONFIG_IT_EN;       
     840                    ;----------------------------------------------------------------------
     841 00000176 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |294|  ; [ORIG 16-BIT INS]
     842 00000178 7088F500          ADD       A1, A1, #272          ; [DPU_V7M3_PIPE] |294|  ; [KEEP 32-BIT INS]
     843 0000017c 6801              LDR       A2, [A1, #0]          ; [DPU_V7M3_PIPE] |294|  ; [ORIG 16-BIT INS]
     844 0000017e 0104F021          BIC       A2, A2, #4            ; [DPU_V7M3_PIPE] |294|  ; [KEEP 32-BIT INS]
     845 00000182 6001              STR       A2, [A1, #0]          ; [DPU_V7M3_PIPE] |294|  ; [ORIG 16-BIT INS]
     846                            .dwpsn  file "../driverlib/shamd5.c",line 296,column 1,is_stmt,isa 1
     847                    ;* --------------------------------------------------------------------------*
     848                    ||$C$L4||:    
     849                    $C$DW$42        .dwtag  DW_TAG_TI_branch
     850                            .dwattr $C$DW$42, DW_AT_low_pc(0x00)
     851                            .dwattr $C$DW$42, DW_AT_TI_return
     852                    
     853 00000184 BD1C              POP       {A3, A4, V1, PC}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     854                            .dwcfi  cfa_offset, 0
     855                            .dwcfi  restore_reg, 4
     856                            .dwcfi  restore_reg, 3
     857                            .dwcfi  restore_reg, 2
     858                            ; BRANCH OCCURS                  ; [] 
     859                            .dwattr $C$DW$37, DW_AT_TI_end_file("../driverlib/shamd5.c")
     860                            .dwattr $C$DW$37, DW_AT_TI_end_line(0x128)
     861                            .dwattr $C$DW$37, DW_AT_TI_end_column(0x01)
     862                            .dwendentry
     863                            .dwendtag $C$DW$37
     864                    
     865 00000186                   .sect   ".text"
     866                            .clink
     867                            .thumbfunc SHAMD5IntClear
     868 00000186                   .thumb
     869                            .global SHAMD5IntClear
     870                    
     871                    $C$DW$43        .dwtag  DW_TAG_subprogram
     872                            .dwattr $C$DW$43, DW_AT_name("SHAMD5IntClear")
     873                            .dwattr $C$DW$43, DW_AT_low_pc(SHAMD5IntClear)
     874                            .dwattr $C$DW$43, DW_AT_high_pc(0x00)
     875                            .dwattr $C$DW$43, DW_AT_TI_symbol_name("SHAMD5IntClear")
     876                            .dwattr $C$DW$43, DW_AT_external
     877                            .dwattr $C$DW$43, DW_AT_TI_begin_file("../driverlib/shamd5.c")
     878                            .dwattr $C$DW$43, DW_AT_TI_begin_line(0x13e)
     879                            .dwattr $C$DW$43, DW_AT_TI_begin_column(0x01)
     880                            .dwattr $C$DW$43, DW_AT_decl_file("../driverlib/shamd5.c")
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   17

     881                            .dwattr $C$DW$43, DW_AT_decl_line(0x13e)
     882                            .dwattr $C$DW$43, DW_AT_decl_column(0x01)
     883                            .dwattr $C$DW$43, DW_AT_TI_max_frame_size(0x10)
     884                            .dwpsn  file "../driverlib/shamd5.c",line 319,column 1,is_stmt,address SHAMD5IntClear,isa 1
     885                    
     886                            .dwfde $C$DW$CIE, SHAMD5IntClear
     887                    $C$DW$44        .dwtag  DW_TAG_formal_parameter
     888                            .dwattr $C$DW$44, DW_AT_name("ui32Base")
     889                            .dwattr $C$DW$44, DW_AT_TI_symbol_name("ui32Base")
     890                            .dwattr $C$DW$44, DW_AT_type(*$C$DW$T$27)
     891                            .dwattr $C$DW$44, DW_AT_location[DW_OP_reg0]
     892                    
     893                    $C$DW$45        .dwtag  DW_TAG_formal_parameter
     894                            .dwattr $C$DW$45, DW_AT_name("ui32IntFlags")
     895                            .dwattr $C$DW$45, DW_AT_TI_symbol_name("ui32IntFlags")
     896                            .dwattr $C$DW$45, DW_AT_type(*$C$DW$T$27)
     897                            .dwattr $C$DW$45, DW_AT_location[DW_OP_reg1]
     898                    
     899                    ;----------------------------------------------------------------------
     900                    ; 318 | SHAMD5IntClear(uint32_t ui32Base, uint32_t ui32IntFlags)               
     901                    ;----------------------------------------------------------------------
     902                    
     903                    ;*****************************************************************************
     904                    ;* FUNCTION NAME: SHAMD5IntClear                                             *
     905                    ;*                                                                           *
     906                    ;*   Regs Modified     : A1,A2,A3,A4,V1,SP,SR                                *
     907                    ;*   Regs Used         : A1,A2,A3,A4,V1,SP,LR,SR                             *
     908                    ;*   Local Frame Size  : 0 Args + 8 Auto + 8 Save = 16 byte                  *
     909                    ;*****************************************************************************
     910 00000186           SHAMD5IntClear:
     911                    ;* --------------------------------------------------------------------------*
     912                            .dwcfi  cfa_offset, 0
     913 00000186 B51C              PUSH      {A3, A4, V1, LR}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     914                            .dwcfi  cfa_offset, 16
     915                            .dwcfi  save_reg_to_mem, 14, -4
     916                            .dwcfi  save_reg_to_mem, 4, -8
     917                            .dwcfi  save_reg_to_mem, 3, -12
     918                            .dwcfi  save_reg_to_mem, 2, -16
     919                    $C$DW$46        .dwtag  DW_TAG_variable
     920                            .dwattr $C$DW$46, DW_AT_name("ui32Base")
     921                            .dwattr $C$DW$46, DW_AT_TI_symbol_name("ui32Base")
     922                            .dwattr $C$DW$46, DW_AT_type(*$C$DW$T$27)
     923                            .dwattr $C$DW$46, DW_AT_location[DW_OP_breg13 0]
     924                    
     925                    $C$DW$47        .dwtag  DW_TAG_variable
     926                            .dwattr $C$DW$47, DW_AT_name("ui32IntFlags")
     927                            .dwattr $C$DW$47, DW_AT_TI_symbol_name("ui32IntFlags")
     928                            .dwattr $C$DW$47, DW_AT_type(*$C$DW$T$27)
     929                            .dwattr $C$DW$47, DW_AT_location[DW_OP_breg13 4]
     930                    
     931                    ;----------------------------------------------------------------------
     932                    ; 320 | //                                                                     
     933                    ; 321 | // Check the arguments.                                                
     934                    ; 322 | //                                                                     
     935                    ; 323 | ASSERT(ui32Base == SHAMD5_BASE);                                       
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   18

     936                    ; 324 | ASSERT((ui32IntFlags == SHAMD5_INT_CONTEXT_READY) ||                   
     937                    ; 325 |        (ui32IntFlags == SHAMD5_INT_PARTHASH_READY) ||                  
     938                    ; 326 |        (ui32IntFlags == SHAMD5_INT_INPUT_READY) ||                     
     939                    ; 327 |        (ui32IntFlags == SHAMD5_INT_OUTPUT_READY));                     
     940                    ; 329 | //                                                                     
     941                    ; 330 | // Clear the corresponding flags disabling the interrupt sources.      
     942                    ; 331 | //                                                                     
     943                    ;----------------------------------------------------------------------
     944 00000188 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |319|  ; [ORIG 16-BIT INS]
     945 0000018a 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |319|  ; [ORIG 16-BIT INS]
     946                            .dwpsn  file "../driverlib/shamd5.c",line 332,column 5,is_stmt,isa 1
     947                    ;----------------------------------------------------------------------
     948                    ; 332 | HWREG(ui32Base + SHAMD5_O_DMAIC) = (((ui32IntFlags & 0x00010000) >> 14)
     949                    ;     |  |                                                                     
     950                    ; 333 |                                     ((ui32IntFlags & 0x00020000) >> 16)
     951                    ;     |  |                                                                     
     952                    ; 334 |                                     ((ui32IntFlags & 0x00040000) >> 19)
     953                    ;     | );                                                                     
     954                    ;----------------------------------------------------------------------
     955 0000018c 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |332|  ; [ORIG 16-BIT INS]
     956 0000018e 4C99              LDR       V1, $C$CON4           ; [DPU_V7M3_PIPE] |332|  ; [ORIG 16-BIT INS]
     957 00000190 9A01              LDR       A3, [SP, #4]          ; [DPU_V7M3_PIPE] |332|  ; [ORIG 16-BIT INS]
     958 00000192 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |332|  ; [ORIG 16-BIT INS]
     959 00000194 9B00              LDR       A4, [SP, #0]          ; [DPU_V7M3_PIPE] |332|  ; [ORIG 16-BIT INS]
     960 00000196 3080F400          AND       A1, A1, #65536        ; [DPU_V7M3_PIPE] |332|  ; [KEEP 32-BIT INS]
     961 0000019a 3200F402          AND       A3, A3, #131072       ; [DPU_V7M3_PIPE] |332|  ; [KEEP 32-BIT INS]
     962 0000019e 2180F401          AND       A2, A2, #262144       ; [DPU_V7M3_PIPE] |332|  ; [KEEP 32-BIT INS]
     963 000001a2 0B80              LSRS      A1, A1, #14           ; [DPU_V7M3_PIPE] |332|  ; [ORIG 16-BIT INS]
     964 000001a4 4012EA40          ORR       A1, A1, A3, LSR #16   ; [DPU_V7M3_PIPE] |332|  ; [KEEP 32-BIT INS]
     965 000001a8 40D1EA40          ORR       A1, A1, A2, LSR #19   ; [DPU_V7M3_PIPE] |332|  ; [KEEP 32-BIT INS]
     966 000001ac 50E0              STR       A1, [V1, +A4]         ; [DPU_V7M3_PIPE] |332|  ; [ORIG 16-BIT INS]
     967                            .dwpsn  file "../driverlib/shamd5.c",line 335,column 1,is_stmt,isa 1
     968                    $C$DW$48        .dwtag  DW_TAG_TI_branch
     969                            .dwattr $C$DW$48, DW_AT_low_pc(0x00)
     970                            .dwattr $C$DW$48, DW_AT_TI_return
     971                    
     972 000001ae BD1C              POP       {A3, A4, V1, PC}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     973                            .dwcfi  cfa_offset, 0
     974                            .dwcfi  restore_reg, 4
     975                            .dwcfi  restore_reg, 3
     976                            .dwcfi  restore_reg, 2
     977                            ; BRANCH OCCURS                  ; [] 
     978                            .dwattr $C$DW$43, DW_AT_TI_end_file("../driverlib/shamd5.c")
     979                            .dwattr $C$DW$43, DW_AT_TI_end_line(0x14f)
     980                            .dwattr $C$DW$43, DW_AT_TI_end_column(0x01)
     981                            .dwendentry
     982                            .dwendtag $C$DW$43
     983                    
     984 000001b0                   .sect   ".text"
     985                            .clink
     986                            .thumbfunc SHAMD5IntRegister
     987 000001b0                   .thumb
     988                            .global SHAMD5IntRegister
     989                    
     990                    $C$DW$49        .dwtag  DW_TAG_subprogram
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   19

     991                            .dwattr $C$DW$49, DW_AT_name("SHAMD5IntRegister")
     992                            .dwattr $C$DW$49, DW_AT_low_pc(SHAMD5IntRegister)
     993                            .dwattr $C$DW$49, DW_AT_high_pc(0x00)
     994                            .dwattr $C$DW$49, DW_AT_TI_symbol_name("SHAMD5IntRegister")
     995                            .dwattr $C$DW$49, DW_AT_external
     996                            .dwattr $C$DW$49, DW_AT_TI_begin_file("../driverlib/shamd5.c")
     997                            .dwattr $C$DW$49, DW_AT_TI_begin_line(0x16b)
     998                            .dwattr $C$DW$49, DW_AT_TI_begin_column(0x01)
     999                            .dwattr $C$DW$49, DW_AT_decl_file("../driverlib/shamd5.c")
    1000                            .dwattr $C$DW$49, DW_AT_decl_line(0x16b)
    1001                            .dwattr $C$DW$49, DW_AT_decl_column(0x01)
    1002                            .dwattr $C$DW$49, DW_AT_TI_max_frame_size(0x10)
    1003                            .dwpsn  file "../driverlib/shamd5.c",line 364,column 1,is_stmt,address SHAMD5IntRegister,isa 1
    1004                    
    1005                            .dwfde $C$DW$CIE, SHAMD5IntRegister
    1006                    $C$DW$50        .dwtag  DW_TAG_formal_parameter
    1007                            .dwattr $C$DW$50, DW_AT_name("ui32Base")
    1008                            .dwattr $C$DW$50, DW_AT_TI_symbol_name("ui32Base")
    1009                            .dwattr $C$DW$50, DW_AT_type(*$C$DW$T$27)
    1010                            .dwattr $C$DW$50, DW_AT_location[DW_OP_reg0]
    1011                    
    1012                    $C$DW$51        .dwtag  DW_TAG_formal_parameter
    1013                            .dwattr $C$DW$51, DW_AT_name("pfnHandler")
    1014                            .dwattr $C$DW$51, DW_AT_TI_symbol_name("pfnHandler")
    1015                            .dwattr $C$DW$51, DW_AT_type(*$C$DW$T$25)
    1016                            .dwattr $C$DW$51, DW_AT_location[DW_OP_reg1]
    1017                    
    1018                    ;----------------------------------------------------------------------
    1019                    ; 363 | SHAMD5IntRegister(uint32_t ui32Base, void (*pfnHandler)(void))         
    1020                    ;----------------------------------------------------------------------
    1021                    
    1022                    ;*****************************************************************************
    1023                    ;* FUNCTION NAME: SHAMD5IntRegister                                          *
    1024                    ;*                                                                           *
    1025                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR,D0,D0_hi,D1,D1_hi,D2,D2_hi, *
    1026                    ;*                           D3,D3_hi,D4,D4_hi,D5,D5_hi,D6,D6_hi,D7,D7_hi,   *
    1027                    ;*                           FPEXC,FPSCR                                     *
    1028                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR,D0,D0_hi,D1,D1_hi,D2,D2_hi, *
    1029                    ;*                           D3,D3_hi,D4,D4_hi,D5,D5_hi,D6,D6_hi,D7,D7_hi,   *
    1030                    ;*                           FPEXC,FPSCR                                     *
    1031                    ;*   Local Frame Size  : 0 Args + 8 Auto + 4 Save = 12 byte                  *
    1032                    ;*****************************************************************************
    1033 000001b0           SHAMD5IntRegister:
    1034                    ;* --------------------------------------------------------------------------*
    1035                            .dwcfi  cfa_offset, 0
    1036 000001b0 B50E              PUSH      {A2, A3, A4, LR}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1037                            .dwcfi  cfa_offset, 16
    1038                            .dwcfi  save_reg_to_mem, 14, -4
    1039                            .dwcfi  save_reg_to_mem, 3, -8
    1040                            .dwcfi  save_reg_to_mem, 2, -12
    1041                            .dwcfi  save_reg_to_mem, 1, -16
    1042                    $C$DW$52        .dwtag  DW_TAG_variable
    1043                            .dwattr $C$DW$52, DW_AT_name("ui32Base")
    1044                            .dwattr $C$DW$52, DW_AT_TI_symbol_name("ui32Base")
    1045                            .dwattr $C$DW$52, DW_AT_type(*$C$DW$T$27)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   20

    1046                            .dwattr $C$DW$52, DW_AT_location[DW_OP_breg13 0]
    1047                    
    1048                    $C$DW$53        .dwtag  DW_TAG_variable
    1049                            .dwattr $C$DW$53, DW_AT_name("pfnHandler")
    1050                            .dwattr $C$DW$53, DW_AT_TI_symbol_name("pfnHandler")
    1051                            .dwattr $C$DW$53, DW_AT_type(*$C$DW$T$25)
    1052                            .dwattr $C$DW$53, DW_AT_location[DW_OP_breg13 4]
    1053                    
    1054                    ;----------------------------------------------------------------------
    1055                    ; 365 | //                                                                     
    1056                    ; 366 | // Check the arguments.                                                
    1057                    ; 367 | //                                                                     
    1058                    ; 368 | ASSERT(ui32Base == SHAMD5_BASE);                                       
    1059                    ; 370 | //                                                                     
    1060                    ; 371 | // Register the interrupt handler.                                     
    1061                    ; 372 | //                                                                     
    1062                    ;----------------------------------------------------------------------
    1063 000001b2 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |364|  ; [ORIG 16-BIT INS]
    1064 000001b4 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |364|  ; [ORIG 16-BIT INS]
    1065                            .dwpsn  file "../driverlib/shamd5.c",line 373,column 5,is_stmt,isa 1
    1066                    ;----------------------------------------------------------------------
    1067                    ; 373 | IntRegister(INT_SHA0_TM4C129, pfnHandler);                             
    1068                    ; 375 | //                                                                     
    1069                    ; 376 | // Enable the interrupt                                                
    1070                    ; 377 | //                                                                     
    1071                    ;----------------------------------------------------------------------
    1072 000001b6 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |373|  ; [ORIG 16-BIT INS]
    1073 000001b8 206E              MOVS      A1, #110              ; [DPU_V7M3_PIPE] |373|  ; [ORIG 16-BIT INS]
    1074                    $C$DW$54        .dwtag  DW_TAG_TI_branch
    1075                            .dwattr $C$DW$54, DW_AT_low_pc(0x00)
    1076                            .dwattr $C$DW$54, DW_AT_name("IntRegister")
    1077                            .dwattr $C$DW$54, DW_AT_TI_call
    1078                    
    1079 000001ba FFFEF7FF!         BL        IntRegister           ; [DPU_V7M3_PIPE] |373|  ; [KEEP 32-BIT INS]
    1080                            ; CALL OCCURS {IntRegister }     ; [] |373| 
    1081                            .dwpsn  file "../driverlib/shamd5.c",line 378,column 5,is_stmt,isa 1
    1082                    ;----------------------------------------------------------------------
    1083                    ; 378 | IntEnable(INT_SHA0_TM4C129);                                           
    1084                    ;----------------------------------------------------------------------
    1085 000001be 206E              MOVS      A1, #110              ; [DPU_V7M3_PIPE] |378|  ; [ORIG 16-BIT INS]
    1086                    $C$DW$55        .dwtag  DW_TAG_TI_branch
    1087                            .dwattr $C$DW$55, DW_AT_low_pc(0x00)
    1088                            .dwattr $C$DW$55, DW_AT_name("IntEnable")
    1089                            .dwattr $C$DW$55, DW_AT_TI_call
    1090                    
    1091 000001c0 FFFEF7FF!         BL        IntEnable             ; [DPU_V7M3_PIPE] |378|  ; [KEEP 32-BIT INS]
    1092                            ; CALL OCCURS {IntEnable }       ; [] |378| 
    1093                            .dwpsn  file "../driverlib/shamd5.c",line 379,column 1,is_stmt,isa 1
    1094                    $C$DW$56        .dwtag  DW_TAG_TI_branch
    1095                            .dwattr $C$DW$56, DW_AT_low_pc(0x00)
    1096                            .dwattr $C$DW$56, DW_AT_TI_return
    1097                    
    1098 000001c4 BD0E              POP       {A2, A3, A4, PC}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1099                            .dwcfi  cfa_offset, 0
    1100                            .dwcfi  restore_reg, 3
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   21

    1101                            .dwcfi  restore_reg, 2
    1102                            .dwcfi  restore_reg, 1
    1103                            ; BRANCH OCCURS                  ; [] 
    1104                            .dwattr $C$DW$49, DW_AT_TI_end_file("../driverlib/shamd5.c")
    1105                            .dwattr $C$DW$49, DW_AT_TI_end_line(0x17b)
    1106                            .dwattr $C$DW$49, DW_AT_TI_end_column(0x01)
    1107                            .dwendentry
    1108                            .dwendtag $C$DW$49
    1109                    
    1110 000001c6                   .sect   ".text"
    1111                            .clink
    1112                            .thumbfunc SHAMD5IntUnregister
    1113 000001c6                   .thumb
    1114                            .global SHAMD5IntUnregister
    1115                    
    1116                    $C$DW$57        .dwtag  DW_TAG_subprogram
    1117                            .dwattr $C$DW$57, DW_AT_name("SHAMD5IntUnregister")
    1118                            .dwattr $C$DW$57, DW_AT_low_pc(SHAMD5IntUnregister)
    1119                            .dwattr $C$DW$57, DW_AT_high_pc(0x00)
    1120                            .dwattr $C$DW$57, DW_AT_TI_symbol_name("SHAMD5IntUnregister")
    1121                            .dwattr $C$DW$57, DW_AT_external
    1122                            .dwattr $C$DW$57, DW_AT_TI_begin_file("../driverlib/shamd5.c")
    1123                            .dwattr $C$DW$57, DW_AT_TI_begin_line(0x18d)
    1124                            .dwattr $C$DW$57, DW_AT_TI_begin_column(0x01)
    1125                            .dwattr $C$DW$57, DW_AT_decl_file("../driverlib/shamd5.c")
    1126                            .dwattr $C$DW$57, DW_AT_decl_line(0x18d)
    1127                            .dwattr $C$DW$57, DW_AT_decl_column(0x01)
    1128                            .dwattr $C$DW$57, DW_AT_TI_max_frame_size(0x08)
    1129                            .dwpsn  file "../driverlib/shamd5.c",line 398,column 1,is_stmt,address SHAMD5IntUnregister,isa
    1130                    
    1131                            .dwfde $C$DW$CIE, SHAMD5IntUnregister
    1132                    $C$DW$58        .dwtag  DW_TAG_formal_parameter
    1133                            .dwattr $C$DW$58, DW_AT_name("ui32Base")
    1134                            .dwattr $C$DW$58, DW_AT_TI_symbol_name("ui32Base")
    1135                            .dwattr $C$DW$58, DW_AT_type(*$C$DW$T$27)
    1136                            .dwattr $C$DW$58, DW_AT_location[DW_OP_reg0]
    1137                    
    1138                    ;----------------------------------------------------------------------
    1139                    ; 397 | SHAMD5IntUnregister(uint32_t ui32Base)                                 
    1140                    ;----------------------------------------------------------------------
    1141                    
    1142                    ;*****************************************************************************
    1143                    ;* FUNCTION NAME: SHAMD5IntUnregister                                        *
    1144                    ;*                                                                           *
    1145                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR,D0,D0_hi,D1,D1_hi,D2,D2_hi, *
    1146                    ;*                           D3,D3_hi,D4,D4_hi,D5,D5_hi,D6,D6_hi,D7,D7_hi,   *
    1147                    ;*                           FPEXC,FPSCR                                     *
    1148                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR,D0,D0_hi,D1,D1_hi,D2,D2_hi, *
    1149                    ;*                           D3,D3_hi,D4,D4_hi,D5,D5_hi,D6,D6_hi,D7,D7_hi,   *
    1150                    ;*                           FPEXC,FPSCR                                     *
    1151                    ;*   Local Frame Size  : 0 Args + 4 Auto + 4 Save = 8 byte                   *
    1152                    ;*****************************************************************************
    1153 000001c6           SHAMD5IntUnregister:
    1154                    ;* --------------------------------------------------------------------------*
    1155                            .dwcfi  cfa_offset, 0
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   22

    1156 000001c6 B508              PUSH      {A4, LR}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1157                            .dwcfi  cfa_offset, 8
    1158                            .dwcfi  save_reg_to_mem, 14, -4
    1159                            .dwcfi  save_reg_to_mem, 3, -8
    1160                    $C$DW$59        .dwtag  DW_TAG_variable
    1161                            .dwattr $C$DW$59, DW_AT_name("ui32Base")
    1162                            .dwattr $C$DW$59, DW_AT_TI_symbol_name("ui32Base")
    1163                            .dwattr $C$DW$59, DW_AT_type(*$C$DW$T$27)
    1164                            .dwattr $C$DW$59, DW_AT_location[DW_OP_breg13 0]
    1165                    
    1166                    ;----------------------------------------------------------------------
    1167                    ; 399 | //                                                                     
    1168                    ; 400 | // Check the arguments.                                                
    1169                    ; 401 | //                                                                     
    1170                    ; 402 | ASSERT(ui32Base == SHAMD5_BASE);                                       
    1171                    ; 404 | //                                                                     
    1172                    ; 405 | // Disable the interrupt.                                              
    1173                    ; 406 | //                                                                     
    1174                    ;----------------------------------------------------------------------
    1175 000001c8 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |398|  ; [ORIG 16-BIT INS]
    1176                            .dwpsn  file "../driverlib/shamd5.c",line 407,column 5,is_stmt,isa 1
    1177                    ;----------------------------------------------------------------------
    1178                    ; 407 | IntDisable(INT_SHA0_TM4C129);                                          
    1179                    ; 409 | //                                                                     
    1180                    ; 410 | // Unregister the interrupt handler.                                   
    1181                    ; 411 | //                                                                     
    1182                    ;----------------------------------------------------------------------
    1183 000001ca 206E              MOVS      A1, #110              ; [DPU_V7M3_PIPE] |407|  ; [ORIG 16-BIT INS]
    1184                    $C$DW$60        .dwtag  DW_TAG_TI_branch
    1185                            .dwattr $C$DW$60, DW_AT_low_pc(0x00)
    1186                            .dwattr $C$DW$60, DW_AT_name("IntDisable")
    1187                            .dwattr $C$DW$60, DW_AT_TI_call
    1188                    
    1189 000001cc FFFEF7FF!         BL        IntDisable            ; [DPU_V7M3_PIPE] |407|  ; [KEEP 32-BIT INS]
    1190                            ; CALL OCCURS {IntDisable }      ; [] |407| 
    1191                            .dwpsn  file "../driverlib/shamd5.c",line 412,column 5,is_stmt,isa 1
    1192                    ;----------------------------------------------------------------------
    1193                    ; 412 | IntUnregister(INT_SHA0_TM4C129);                                       
    1194                    ;----------------------------------------------------------------------
    1195 000001d0 206E              MOVS      A1, #110              ; [DPU_V7M3_PIPE] |412|  ; [ORIG 16-BIT INS]
    1196                    $C$DW$61        .dwtag  DW_TAG_TI_branch
    1197                            .dwattr $C$DW$61, DW_AT_low_pc(0x00)
    1198                            .dwattr $C$DW$61, DW_AT_name("IntUnregister")
    1199                            .dwattr $C$DW$61, DW_AT_TI_call
    1200                    
    1201 000001d2 FFFEF7FF!         BL        IntUnregister         ; [DPU_V7M3_PIPE] |412|  ; [KEEP 32-BIT INS]
    1202                            ; CALL OCCURS {IntUnregister }   ; [] |412| 
    1203                            .dwpsn  file "../driverlib/shamd5.c",line 413,column 1,is_stmt,isa 1
    1204                    $C$DW$62        .dwtag  DW_TAG_TI_branch
    1205                            .dwattr $C$DW$62, DW_AT_low_pc(0x00)
    1206                            .dwattr $C$DW$62, DW_AT_TI_return
    1207                    
    1208 000001d6 BD08              POP       {A4, PC}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1209                            .dwcfi  cfa_offset, 0
    1210                            .dwcfi  restore_reg, 3
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   23

    1211                            ; BRANCH OCCURS                  ; [] 
    1212                            .dwattr $C$DW$57, DW_AT_TI_end_file("../driverlib/shamd5.c")
    1213                            .dwattr $C$DW$57, DW_AT_TI_end_line(0x19d)
    1214                            .dwattr $C$DW$57, DW_AT_TI_end_column(0x01)
    1215                            .dwendentry
    1216                            .dwendtag $C$DW$57
    1217                    
    1218 000001d8                   .sect   ".text"
    1219                            .clink
    1220                            .thumbfunc SHAMD5HashLengthSet
    1221 000001d8                   .thumb
    1222                            .global SHAMD5HashLengthSet
    1223                    
    1224                    $C$DW$63        .dwtag  DW_TAG_subprogram
    1225                            .dwattr $C$DW$63, DW_AT_name("SHAMD5HashLengthSet")
    1226                            .dwattr $C$DW$63, DW_AT_low_pc(SHAMD5HashLengthSet)
    1227                            .dwattr $C$DW$63, DW_AT_high_pc(0x00)
    1228                            .dwattr $C$DW$63, DW_AT_TI_symbol_name("SHAMD5HashLengthSet")
    1229                            .dwattr $C$DW$63, DW_AT_external
    1230                            .dwattr $C$DW$63, DW_AT_TI_begin_file("../driverlib/shamd5.c")
    1231                            .dwattr $C$DW$63, DW_AT_TI_begin_line(0x1b0)
    1232                            .dwattr $C$DW$63, DW_AT_TI_begin_column(0x01)
    1233                            .dwattr $C$DW$63, DW_AT_decl_file("../driverlib/shamd5.c")
    1234                            .dwattr $C$DW$63, DW_AT_decl_line(0x1b0)
    1235                            .dwattr $C$DW$63, DW_AT_decl_column(0x01)
    1236                            .dwattr $C$DW$63, DW_AT_TI_max_frame_size(0x08)
    1237                            .dwpsn  file "../driverlib/shamd5.c",line 433,column 1,is_stmt,address SHAMD5HashLengthSet,isa
    1238                    
    1239                            .dwfde $C$DW$CIE, SHAMD5HashLengthSet
    1240                    $C$DW$64        .dwtag  DW_TAG_formal_parameter
    1241                            .dwattr $C$DW$64, DW_AT_name("ui32Base")
    1242                            .dwattr $C$DW$64, DW_AT_TI_symbol_name("ui32Base")
    1243                            .dwattr $C$DW$64, DW_AT_type(*$C$DW$T$27)
    1244                            .dwattr $C$DW$64, DW_AT_location[DW_OP_reg0]
    1245                    
    1246                    $C$DW$65        .dwtag  DW_TAG_formal_parameter
    1247                            .dwattr $C$DW$65, DW_AT_name("ui32Length")
    1248                            .dwattr $C$DW$65, DW_AT_TI_symbol_name("ui32Length")
    1249                            .dwattr $C$DW$65, DW_AT_type(*$C$DW$T$27)
    1250                            .dwattr $C$DW$65, DW_AT_location[DW_OP_reg1]
    1251                    
    1252                    ;----------------------------------------------------------------------
    1253                    ; 432 | SHAMD5HashLengthSet(uint32_t ui32Base, uint32_t ui32Length)            
    1254                    ;----------------------------------------------------------------------
    1255                    
    1256                    ;*****************************************************************************
    1257                    ;* FUNCTION NAME: SHAMD5HashLengthSet                                        *
    1258                    ;*                                                                           *
    1259                    ;*   Regs Modified     : A1,A2,SP                                            *
    1260                    ;*   Regs Used         : A1,A2,SP,LR                                         *
    1261                    ;*   Local Frame Size  : 0 Args + 8 Auto + 0 Save = 8 byte                   *
    1262                    ;*****************************************************************************
    1263 000001d8           SHAMD5HashLengthSet:
    1264                    ;* --------------------------------------------------------------------------*
    1265                            .dwcfi  cfa_offset, 0
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   24

    1266 000001d8 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    1267                            .dwcfi  cfa_offset, 8
    1268                    $C$DW$66        .dwtag  DW_TAG_variable
    1269                            .dwattr $C$DW$66, DW_AT_name("ui32Base")
    1270                            .dwattr $C$DW$66, DW_AT_TI_symbol_name("ui32Base")
    1271                            .dwattr $C$DW$66, DW_AT_type(*$C$DW$T$27)
    1272                            .dwattr $C$DW$66, DW_AT_location[DW_OP_breg13 0]
    1273                    
    1274                    $C$DW$67        .dwtag  DW_TAG_variable
    1275                            .dwattr $C$DW$67, DW_AT_name("ui32Length")
    1276                            .dwattr $C$DW$67, DW_AT_TI_symbol_name("ui32Length")
    1277                            .dwattr $C$DW$67, DW_AT_type(*$C$DW$T$27)
    1278                            .dwattr $C$DW$67, DW_AT_location[DW_OP_breg13 4]
    1279                    
    1280                    ;----------------------------------------------------------------------
    1281                    ; 434 | //                                                                     
    1282                    ; 435 | // Check the arguments.                                                
    1283                    ; 436 | //                                                                     
    1284                    ; 437 | ASSERT(ui32Base == SHAMD5_BASE);                                       
    1285                    ; 439 | //                                                                     
    1286                    ; 440 | // Set the LENGTH register and start processing.                       
    1287                    ; 441 | //                                                                     
    1288                    ;----------------------------------------------------------------------
    1289 000001dc 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |433|  ; [ORIG 16-BIT INS]
    1290 000001de 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |433|  ; [ORIG 16-BIT INS]
    1291                            .dwpsn  file "../driverlib/shamd5.c",line 442,column 5,is_stmt,isa 1
    1292                    ;----------------------------------------------------------------------
    1293                    ; 442 | HWREG(ui32Base + SHAMD5_O_LENGTH) = ui32Length;                        
    1294                    ;----------------------------------------------------------------------
    1295 000001e0 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |442|  ; [ORIG 16-BIT INS]
    1296 000001e2 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |442|  ; [ORIG 16-BIT INS]
    1297 000001e4 6488              STR       A1, [A2, #72]         ; [DPU_V7M3_PIPE] |442|  ; [ORIG 16-BIT INS]
    1298                            .dwpsn  file "../driverlib/shamd5.c",line 443,column 1,is_stmt,isa 1
    1299 000001e6 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1300                            .dwcfi  cfa_offset, 0
    1301                    $C$DW$68        .dwtag  DW_TAG_TI_branch
    1302                            .dwattr $C$DW$68, DW_AT_low_pc(0x00)
    1303                            .dwattr $C$DW$68, DW_AT_TI_return
    1304                    
    1305 000001e8 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1306                            ; BRANCH OCCURS                  ; [] 
    1307                            .dwattr $C$DW$63, DW_AT_TI_end_file("../driverlib/shamd5.c")
    1308                            .dwattr $C$DW$63, DW_AT_TI_end_line(0x1bb)
    1309                            .dwattr $C$DW$63, DW_AT_TI_end_column(0x01)
    1310                            .dwendentry
    1311                            .dwendtag $C$DW$63
    1312                    
    1313 000001ea                   .sect   ".text"
    1314                            .clink
    1315                            .thumbfunc SHAMD5ConfigSet
    1316 000001ea                   .thumb
    1317                            .global SHAMD5ConfigSet
    1318                    
    1319                    $C$DW$69        .dwtag  DW_TAG_subprogram
    1320                            .dwattr $C$DW$69, DW_AT_name("SHAMD5ConfigSet")
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   25

    1321                            .dwattr $C$DW$69, DW_AT_low_pc(SHAMD5ConfigSet)
    1322                            .dwattr $C$DW$69, DW_AT_high_pc(0x00)
    1323                            .dwattr $C$DW$69, DW_AT_TI_symbol_name("SHAMD5ConfigSet")
    1324                            .dwattr $C$DW$69, DW_AT_external
    1325                            .dwattr $C$DW$69, DW_AT_TI_begin_file("../driverlib/shamd5.c")
    1326                            .dwattr $C$DW$69, DW_AT_TI_begin_line(0x1d5)
    1327                            .dwattr $C$DW$69, DW_AT_TI_begin_column(0x01)
    1328                            .dwattr $C$DW$69, DW_AT_decl_file("../driverlib/shamd5.c")
    1329                            .dwattr $C$DW$69, DW_AT_decl_line(0x1d5)
    1330                            .dwattr $C$DW$69, DW_AT_decl_column(0x01)
    1331                            .dwattr $C$DW$69, DW_AT_TI_max_frame_size(0x08)
    1332                            .dwpsn  file "../driverlib/shamd5.c",line 470,column 1,is_stmt,address SHAMD5ConfigSet,isa 1
    1333                    
    1334                            .dwfde $C$DW$CIE, SHAMD5ConfigSet
    1335                    $C$DW$70        .dwtag  DW_TAG_formal_parameter
    1336                            .dwattr $C$DW$70, DW_AT_name("ui32Base")
    1337                            .dwattr $C$DW$70, DW_AT_TI_symbol_name("ui32Base")
    1338                            .dwattr $C$DW$70, DW_AT_type(*$C$DW$T$27)
    1339                            .dwattr $C$DW$70, DW_AT_location[DW_OP_reg0]
    1340                    
    1341                    $C$DW$71        .dwtag  DW_TAG_formal_parameter
    1342                            .dwattr $C$DW$71, DW_AT_name("ui32Mode")
    1343                            .dwattr $C$DW$71, DW_AT_TI_symbol_name("ui32Mode")
    1344                            .dwattr $C$DW$71, DW_AT_type(*$C$DW$T$27)
    1345                            .dwattr $C$DW$71, DW_AT_location[DW_OP_reg1]
    1346                    
    1347                    ;----------------------------------------------------------------------
    1348                    ; 469 | SHAMD5ConfigSet(uint32_t ui32Base, uint32_t ui32Mode)                  
    1349                    ;----------------------------------------------------------------------
    1350                    
    1351                    ;*****************************************************************************
    1352                    ;* FUNCTION NAME: SHAMD5ConfigSet                                            *
    1353                    ;*                                                                           *
    1354                    ;*   Regs Modified     : A1,A2,SP                                            *
    1355                    ;*   Regs Used         : A1,A2,SP,LR                                         *
    1356                    ;*   Local Frame Size  : 0 Args + 8 Auto + 0 Save = 8 byte                   *
    1357                    ;*****************************************************************************
    1358 000001ea           SHAMD5ConfigSet:
    1359                    ;* --------------------------------------------------------------------------*
    1360                            .dwcfi  cfa_offset, 0
    1361 000001ea 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    1362                            .dwcfi  cfa_offset, 8
    1363                    $C$DW$72        .dwtag  DW_TAG_variable
    1364                            .dwattr $C$DW$72, DW_AT_name("ui32Base")
    1365                            .dwattr $C$DW$72, DW_AT_TI_symbol_name("ui32Base")
    1366                            .dwattr $C$DW$72, DW_AT_type(*$C$DW$T$27)
    1367                            .dwattr $C$DW$72, DW_AT_location[DW_OP_breg13 0]
    1368                    
    1369                    $C$DW$73        .dwtag  DW_TAG_variable
    1370                            .dwattr $C$DW$73, DW_AT_name("ui32Mode")
    1371                            .dwattr $C$DW$73, DW_AT_TI_symbol_name("ui32Mode")
    1372                            .dwattr $C$DW$73, DW_AT_type(*$C$DW$T$27)
    1373                            .dwattr $C$DW$73, DW_AT_location[DW_OP_breg13 4]
    1374                    
    1375                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   26

    1376                    ; 471 | //                                                                     
    1377                    ; 472 | // Check the arguments.                                                
    1378                    ; 473 | //                                                                     
    1379                    ; 474 | ASSERT(ui32Base == SHAMD5_BASE);                                       
    1380                    ; 475 | ASSERT((ui32Mode == SHAMD5_ALGO_MD5) ||                                
    1381                    ; 476 |        (ui32Mode == SHAMD5_ALGO_SHA1) ||                               
    1382                    ; 477 |        (ui32Mode == SHAMD5_ALGO_SHA224) ||                             
    1383                    ; 478 |        (ui32Mode == SHAMD5_ALGO_SHA256) ||                             
    1384                    ; 479 |        (ui32Mode == SHAMD5_ALGO_HMAC_MD5) ||                           
    1385                    ; 480 |        (ui32Mode == SHAMD5_ALGO_HMAC_SHA1) ||                          
    1386                    ; 481 |        (ui32Mode == SHAMD5_ALGO_HMAC_SHA224) ||                        
    1387                    ; 482 |        (ui32Mode == SHAMD5_ALGO_HMAC_SHA256));                         
    1388                    ; 484 | //                                                                     
    1389                    ; 485 | // Write the value in the MODE register.                               
    1390                    ; 486 | //                                                                     
    1391                    ;----------------------------------------------------------------------
    1392 000001ee 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |470|  ; [ORIG 16-BIT INS]
    1393 000001f0 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |470|  ; [ORIG 16-BIT INS]
    1394                            .dwpsn  file "../driverlib/shamd5.c",line 487,column 5,is_stmt,isa 1
    1395                    ;----------------------------------------------------------------------
    1396                    ; 487 | HWREG(ui32Base + SHAMD5_O_MODE) = ui32Mode;                            
    1397                    ;----------------------------------------------------------------------
    1398 000001f2 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |487|  ; [ORIG 16-BIT INS]
    1399 000001f4 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |487|  ; [ORIG 16-BIT INS]
    1400 000001f6 6448              STR       A1, [A2, #68]         ; [DPU_V7M3_PIPE] |487|  ; [ORIG 16-BIT INS]
    1401                            .dwpsn  file "../driverlib/shamd5.c",line 488,column 1,is_stmt,isa 1
    1402 000001f8 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1403                            .dwcfi  cfa_offset, 0
    1404                    $C$DW$74        .dwtag  DW_TAG_TI_branch
    1405                            .dwattr $C$DW$74, DW_AT_low_pc(0x00)
    1406                            .dwattr $C$DW$74, DW_AT_TI_return
    1407                    
    1408 000001fa 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1409                            ; BRANCH OCCURS                  ; [] 
    1410                            .dwattr $C$DW$69, DW_AT_TI_end_file("../driverlib/shamd5.c")
    1411                            .dwattr $C$DW$69, DW_AT_TI_end_line(0x1e8)
    1412                            .dwattr $C$DW$69, DW_AT_TI_end_column(0x01)
    1413                            .dwendentry
    1414                            .dwendtag $C$DW$69
    1415                    
    1416 000001fc                   .sect   ".text"
    1417                            .clink
    1418                            .thumbfunc SHAMD5DataWriteNonBlocking
    1419 000001fc                   .thumb
    1420                            .global SHAMD5DataWriteNonBlocking
    1421                    
    1422                    $C$DW$75        .dwtag  DW_TAG_subprogram
    1423                            .dwattr $C$DW$75, DW_AT_name("SHAMD5DataWriteNonBlocking")
    1424                            .dwattr $C$DW$75, DW_AT_low_pc(SHAMD5DataWriteNonBlocking)
    1425                            .dwattr $C$DW$75, DW_AT_high_pc(0x00)
    1426                            .dwattr $C$DW$75, DW_AT_TI_symbol_name("SHAMD5DataWriteNonBlocking")
    1427                            .dwattr $C$DW$75, DW_AT_external
    1428                            .dwattr $C$DW$75, DW_AT_type(*$C$DW$T$117)
    1429                            .dwattr $C$DW$75, DW_AT_TI_begin_file("../driverlib/shamd5.c")
    1430                            .dwattr $C$DW$75, DW_AT_TI_begin_line(0x1fa)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   27

    1431                            .dwattr $C$DW$75, DW_AT_TI_begin_column(0x01)
    1432                            .dwattr $C$DW$75, DW_AT_decl_file("../driverlib/shamd5.c")
    1433                            .dwattr $C$DW$75, DW_AT_decl_line(0x1fa)
    1434                            .dwattr $C$DW$75, DW_AT_decl_column(0x01)
    1435                            .dwattr $C$DW$75, DW_AT_TI_max_frame_size(0x10)
    1436                            .dwpsn  file "../driverlib/shamd5.c",line 507,column 1,is_stmt,address SHAMD5DataWriteNonBlock
    1437                    
    1438                            .dwfde $C$DW$CIE, SHAMD5DataWriteNonBlocking
    1439                    $C$DW$76        .dwtag  DW_TAG_formal_parameter
    1440                            .dwattr $C$DW$76, DW_AT_name("ui32Base")
    1441                            .dwattr $C$DW$76, DW_AT_TI_symbol_name("ui32Base")
    1442                            .dwattr $C$DW$76, DW_AT_type(*$C$DW$T$27)
    1443                            .dwattr $C$DW$76, DW_AT_location[DW_OP_reg0]
    1444                    
    1445                    $C$DW$77        .dwtag  DW_TAG_formal_parameter
    1446                            .dwattr $C$DW$77, DW_AT_name("pui32Src")
    1447                            .dwattr $C$DW$77, DW_AT_TI_symbol_name("pui32Src")
    1448                            .dwattr $C$DW$77, DW_AT_type(*$C$DW$T$34)
    1449                            .dwattr $C$DW$77, DW_AT_location[DW_OP_reg1]
    1450                    
    1451                    ;----------------------------------------------------------------------
    1452                    ; 506 | SHAMD5DataWriteNonBlocking(uint32_t ui32Base, uint32_t *pui32Src)      
    1453                    ;----------------------------------------------------------------------
    1454                    
    1455                    ;*****************************************************************************
    1456                    ;* FUNCTION NAME: SHAMD5DataWriteNonBlocking                                 *
    1457                    ;*                                                                           *
    1458                    ;*   Regs Modified     : A1,A2,A3,A4,SP,SR                                   *
    1459                    ;*   Regs Used         : A1,A2,A3,A4,SP,LR,SR                                *
    1460                    ;*   Local Frame Size  : 0 Args + 12 Auto + 0 Save = 12 byte                 *
    1461                    ;*****************************************************************************
    1462 000001fc           SHAMD5DataWriteNonBlocking:
    1463                    ;* --------------------------------------------------------------------------*
    1464                            .dwcfi  cfa_offset, 0
    1465 000001fc 0D10F1AD          SUB       SP, SP, #16           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    1466                            .dwcfi  cfa_offset, 16
    1467                    $C$DW$78        .dwtag  DW_TAG_variable
    1468                            .dwattr $C$DW$78, DW_AT_name("ui32Base")
    1469                            .dwattr $C$DW$78, DW_AT_TI_symbol_name("ui32Base")
    1470                            .dwattr $C$DW$78, DW_AT_type(*$C$DW$T$27)
    1471                            .dwattr $C$DW$78, DW_AT_location[DW_OP_breg13 0]
    1472                    
    1473                    $C$DW$79        .dwtag  DW_TAG_variable
    1474                            .dwattr $C$DW$79, DW_AT_name("pui32Src")
    1475                            .dwattr $C$DW$79, DW_AT_TI_symbol_name("pui32Src")
    1476                            .dwattr $C$DW$79, DW_AT_type(*$C$DW$T$34)
    1477                            .dwattr $C$DW$79, DW_AT_location[DW_OP_breg13 4]
    1478                    
    1479                    $C$DW$80        .dwtag  DW_TAG_variable
    1480                            .dwattr $C$DW$80, DW_AT_name("ui32Counter")
    1481                            .dwattr $C$DW$80, DW_AT_TI_symbol_name("ui32Counter")
    1482                            .dwattr $C$DW$80, DW_AT_type(*$C$DW$T$27)
    1483                            .dwattr $C$DW$80, DW_AT_location[DW_OP_breg13 8]
    1484                    
    1485                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   28

    1486                    ; 508 | uint32_t ui32Counter;                                                  
    1487                    ; 510 | //                                                                     
    1488                    ; 511 | // Check the arguments.                                                
    1489                    ; 512 | //                                                                     
    1490                    ; 513 | ASSERT(ui32Base == SHAMD5_BASE);                                       
    1491                    ; 515 | //                                                                     
    1492                    ; 516 | // Check that the SHA/MD5 module is ready for data.  If not, return fal
    1493                    ;     | se.                                                                    
    1494                    ; 517 | //                                                                     
    1495                    ;----------------------------------------------------------------------
    1496 00000200 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |507|  ; [ORIG 16-BIT INS]
    1497 00000202 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |507|  ; [ORIG 16-BIT INS]
    1498                            .dwpsn  file "../driverlib/shamd5.c",line 518,column 5,is_stmt,isa 1
    1499                    ;----------------------------------------------------------------------
    1500                    ; 518 | if((HWREG(ui32Base + SHAMD5_O_IRQSTATUS) & SHAMD5_INT_INPUT_READY) == 0
    1501                    ;     | )                                                                      
    1502                    ;----------------------------------------------------------------------
    1503 00000204 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |518|  ; [ORIG 16-BIT INS]
    1504 00000206 0118F8D0          LDR       A1, [A1, #280]        ; [DPU_V7M3_PIPE] |518|  ; [KEEP 32-BIT INS]
    1505 0000020a 0880              LSRS      A1, A1, #2            ; [DPU_V7M3_PIPE] |518|  ; [ORIG 16-BIT INS]
    1506 0000020c D201              BCS       ||$C$L5||             ; [DPU_V7M3_PIPE] |518|  ; [ORIG 16-BIT INS]
    1507                            ; BRANCHCC OCCURS {||$C$L5||}    ; [] |518| 
    1508                    ;* --------------------------------------------------------------------------*
    1509                            .dwpsn  file "../driverlib/shamd5.c",line 520,column 9,is_stmt,isa 1
    1510                    ;----------------------------------------------------------------------
    1511                    ; 520 | return(false);                                                         
    1512                    ; 523 | //                                                                     
    1513                    ; 524 | // Write the 16 words of data.                                         
    1514                    ; 525 | //                                                                     
    1515                    ;----------------------------------------------------------------------
    1516 0000020e 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |520|  ; [ORIG 16-BIT INS]
    1517 00000210 E014              B         ||$C$L8||             ; [DPU_V7M3_PIPE] |520|  ; [ORIG 16-BIT INS]
    1518                            ; BRANCH OCCURS {||$C$L8||}      ; [] |520| 
    1519                    ;* --------------------------------------------------------------------------*
    1520 00000212           ||$C$L5||:    
    1521                            .dwpsn  file "../driverlib/shamd5.c",line 526,column 9,is_stmt,isa 1
    1522                    ;----------------------------------------------------------------------
    1523                    ; 526 | for(ui32Counter = 0; ui32Counter < 64; ui32Counter += 4)               
    1524                    ;----------------------------------------------------------------------
    1525 00000212 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |526|  ; [ORIG 16-BIT INS]
    1526 00000214 9002              STR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |526|  ; [ORIG 16-BIT INS]
    1527                            .dwpsn  file "../driverlib/shamd5.c",line 526,column 26,is_stmt,isa 1
    1528 00000216 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |526|  ; [ORIG 16-BIT INS]
    1529 00000218 2840              CMP       A1, #64               ; [DPU_V7M3_PIPE] |526|  ; [ORIG 16-BIT INS]
    1530 0000021a D20E              BCS       ||$C$L7||             ; [DPU_V7M3_PIPE] |526|  ; [ORIG 16-BIT INS]
    1531                            ; BRANCHCC OCCURS {||$C$L7||}    ; [] |526| 
    1532                    ;* --------------------------------------------------------------------------*
    1533                    ;*   BEGIN LOOP ||$C$L6||
    1534                    ;*
    1535                    ;*   Loop source line                : 526
    1536                    ;*   Loop closing brace source line  : 529
    1537                    ;*   Known Minimum Trip Count        : 1
    1538                    ;*   Known Maximum Trip Count        : 4294967295
    1539                    ;*   Known Max Trip Count Factor     : 1
    1540                    ;* --------------------------------------------------------------------------*
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   29

    1541 0000021c           ||$C$L6||:    
    1542                            .dwpsn  file "../driverlib/shamd5.c",line 528,column 9,is_stmt,isa 1
    1543                    ;----------------------------------------------------------------------
    1544                    ; 528 | HWREG(ui32Base + SHAMD5_O_DATA_0_IN + ui32Counter) = *pui32Src++;      
    1545                    ; 531 | //                                                                     
    1546                    ; 532 | // Return true as a sign of successfully completing the function.      
    1547                    ; 533 | //                                                                     
    1548                    ;----------------------------------------------------------------------
    1549 0000021c 9B01              LDR       A4, [SP, #4]          ; [DPU_V7M3_PIPE] |528|  ; [ORIG 16-BIT INS]
    1550 0000021e 9902              LDR       A2, [SP, #8]          ; [DPU_V7M3_PIPE] |528|  ; [ORIG 16-BIT INS]
    1551 00000220 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |528|  ; [ORIG 16-BIT INS]
    1552 00000222 2B04F853          LDR       A3, [A4], #4          ; [DPU_V7M3_PIPE] |528|  ; [KEEP 32-BIT INS]
    1553 00000226 9301              STR       A4, [SP, #4]          ; [DPU_V7M3_PIPE] |528|  ; [ORIG 16-BIT INS]
    1554 00000228 1840              ADDS      A1, A1, A2            ; [DPU_V7M3_PIPE] |528|  ; [ORIG 16-BIT INS]
    1555 0000022a 2080F8C0          STR       A3, [A1, #128]        ; [DPU_V7M3_PIPE] |528|  ; [KEEP 32-BIT INS]
    1556                            .dwpsn  file "../driverlib/shamd5.c",line 526,column 44,is_stmt,isa 1
    1557 0000022e 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |526|  ; [ORIG 16-BIT INS]
    1558 00000230 1D00              ADDS      A1, A1, #4            ; [DPU_V7M3_PIPE] |526|  ; [ORIG 16-BIT INS]
    1559 00000232 9002              STR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |526|  ; [ORIG 16-BIT INS]
    1560                            .dwpsn  file "../driverlib/shamd5.c",line 526,column 26,is_stmt,isa 1
    1561 00000234 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |526|  ; [ORIG 16-BIT INS]
    1562 00000236 2840              CMP       A1, #64               ; [DPU_V7M3_PIPE] |526|  ; [ORIG 16-BIT INS]
    1563 00000238 D3F0              BCC       ||$C$L6||             ; [DPU_V7M3_PIPE] |526|  ; [ORIG 16-BIT INS]
    1564                            ; BRANCHCC OCCURS {||$C$L6||}    ; [] |526| 
    1565                    ;* --------------------------------------------------------------------------*
    1566 0000023a           ||$C$L7||:    
    1567                            .dwpsn  file "../driverlib/shamd5.c",line 534,column 5,is_stmt,isa 1
    1568                    ;----------------------------------------------------------------------
    1569                    ; 534 | return(true);                                                          
    1570                    ;----------------------------------------------------------------------
    1571 0000023a 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |534|  ; [ORIG 16-BIT INS]
    1572                    ;* --------------------------------------------------------------------------*
    1573 0000023c           ||$C$L8||:    
    1574                            .dwpsn  file "../driverlib/shamd5.c",line 535,column 1,is_stmt,isa 1
    1575 0000023c B004              ADD       SP, SP, #16           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1576                            .dwcfi  cfa_offset, 0
    1577                    $C$DW$81        .dwtag  DW_TAG_TI_branch
    1578                            .dwattr $C$DW$81, DW_AT_low_pc(0x00)
    1579                            .dwattr $C$DW$81, DW_AT_TI_return
    1580                    
    1581 0000023e 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1582                            ; BRANCH OCCURS                  ; [] 
    1583                            .dwattr $C$DW$75, DW_AT_TI_end_file("../driverlib/shamd5.c")
    1584                            .dwattr $C$DW$75, DW_AT_TI_end_line(0x217)
    1585                            .dwattr $C$DW$75, DW_AT_TI_end_column(0x01)
    1586                            .dwendentry
    1587                            .dwendtag $C$DW$75
    1588                    
    1589 00000240                   .sect   ".text"
    1590                            .clink
    1591                            .thumbfunc SHAMD5DataWrite
    1592 00000240                   .thumb
    1593                            .global SHAMD5DataWrite
    1594                    
    1595                    $C$DW$82        .dwtag  DW_TAG_subprogram
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   30

    1596                            .dwattr $C$DW$82, DW_AT_name("SHAMD5DataWrite")
    1597                            .dwattr $C$DW$82, DW_AT_low_pc(SHAMD5DataWrite)
    1598                            .dwattr $C$DW$82, DW_AT_high_pc(0x00)
    1599                            .dwattr $C$DW$82, DW_AT_TI_symbol_name("SHAMD5DataWrite")
    1600                            .dwattr $C$DW$82, DW_AT_external
    1601                            .dwattr $C$DW$82, DW_AT_TI_begin_file("../driverlib/shamd5.c")
    1602                            .dwattr $C$DW$82, DW_AT_TI_begin_line(0x228)
    1603                            .dwattr $C$DW$82, DW_AT_TI_begin_column(0x01)
    1604                            .dwattr $C$DW$82, DW_AT_decl_file("../driverlib/shamd5.c")
    1605                            .dwattr $C$DW$82, DW_AT_decl_line(0x228)
    1606                            .dwattr $C$DW$82, DW_AT_decl_column(0x01)
    1607                            .dwattr $C$DW$82, DW_AT_TI_max_frame_size(0x10)
    1608                            .dwpsn  file "../driverlib/shamd5.c",line 553,column 1,is_stmt,address SHAMD5DataWrite,isa 1
    1609                    
    1610                            .dwfde $C$DW$CIE, SHAMD5DataWrite
    1611                    $C$DW$83        .dwtag  DW_TAG_formal_parameter
    1612                            .dwattr $C$DW$83, DW_AT_name("ui32Base")
    1613                            .dwattr $C$DW$83, DW_AT_TI_symbol_name("ui32Base")
    1614                            .dwattr $C$DW$83, DW_AT_type(*$C$DW$T$27)
    1615                            .dwattr $C$DW$83, DW_AT_location[DW_OP_reg0]
    1616                    
    1617                    $C$DW$84        .dwtag  DW_TAG_formal_parameter
    1618                            .dwattr $C$DW$84, DW_AT_name("pui32Src")
    1619                            .dwattr $C$DW$84, DW_AT_TI_symbol_name("pui32Src")
    1620                            .dwattr $C$DW$84, DW_AT_type(*$C$DW$T$34)
    1621                            .dwattr $C$DW$84, DW_AT_location[DW_OP_reg1]
    1622                    
    1623                    ;----------------------------------------------------------------------
    1624                    ; 552 | SHAMD5DataWrite(uint32_t ui32Base, uint32_t *pui32Src)                 
    1625                    ;----------------------------------------------------------------------
    1626                    
    1627                    ;*****************************************************************************
    1628                    ;* FUNCTION NAME: SHAMD5DataWrite                                            *
    1629                    ;*                                                                           *
    1630                    ;*   Regs Modified     : A1,A2,A3,A4,SP,SR                                   *
    1631                    ;*   Regs Used         : A1,A2,A3,A4,SP,LR,SR                                *
    1632                    ;*   Local Frame Size  : 0 Args + 12 Auto + 0 Save = 12 byte                 *
    1633                    ;*****************************************************************************
    1634 00000240           SHAMD5DataWrite:
    1635                    ;* --------------------------------------------------------------------------*
    1636                            .dwcfi  cfa_offset, 0
    1637 00000240 0D10F1AD          SUB       SP, SP, #16           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    1638                            .dwcfi  cfa_offset, 16
    1639                    $C$DW$85        .dwtag  DW_TAG_variable
    1640                            .dwattr $C$DW$85, DW_AT_name("ui32Base")
    1641                            .dwattr $C$DW$85, DW_AT_TI_symbol_name("ui32Base")
    1642                            .dwattr $C$DW$85, DW_AT_type(*$C$DW$T$27)
    1643                            .dwattr $C$DW$85, DW_AT_location[DW_OP_breg13 0]
    1644                    
    1645                    $C$DW$86        .dwtag  DW_TAG_variable
    1646                            .dwattr $C$DW$86, DW_AT_name("pui32Src")
    1647                            .dwattr $C$DW$86, DW_AT_TI_symbol_name("pui32Src")
    1648                            .dwattr $C$DW$86, DW_AT_type(*$C$DW$T$34)
    1649                            .dwattr $C$DW$86, DW_AT_location[DW_OP_breg13 4]
    1650                    
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   31

    1651                    $C$DW$87        .dwtag  DW_TAG_variable
    1652                            .dwattr $C$DW$87, DW_AT_name("ui32Counter")
    1653                            .dwattr $C$DW$87, DW_AT_TI_symbol_name("ui32Counter")
    1654                            .dwattr $C$DW$87, DW_AT_type(*$C$DW$T$27)
    1655                            .dwattr $C$DW$87, DW_AT_location[DW_OP_breg13 8]
    1656                    
    1657                    ;----------------------------------------------------------------------
    1658                    ; 554 | uint32_t ui32Counter;                                                  
    1659                    ; 556 | //                                                                     
    1660                    ; 557 | // Check the arguments.                                                
    1661                    ; 558 | //                                                                     
    1662                    ; 559 | ASSERT(ui32Base == SHAMD5_BASE);                                       
    1663                    ; 561 | //                                                                     
    1664                    ; 562 | // Wait for the module to be ready to accept data.                     
    1665                    ; 563 | //                                                                     
    1666                    ;----------------------------------------------------------------------
    1667 00000244 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |553|  ; [ORIG 16-BIT INS]
    1668 00000246 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |553|  ; [ORIG 16-BIT INS]
    1669                            .dwpsn  file "../driverlib/shamd5.c",line 564,column 5,is_stmt,isa 1
    1670                    ;----------------------------------------------------------------------
    1671                    ; 564 | while((HWREG(ui32Base + SHAMD5_O_IRQSTATUS) & SHAMD5_INT_INPUT_READY) =
    1672                    ;     | = 0)                                                                   
    1673                    ;----------------------------------------------------------------------
    1674                    ;* --------------------------------------------------------------------------*
    1675                    ;*   BEGIN LOOP ||$C$L9||
    1676                    ;*
    1677                    ;*   Loop source line                : 564
    1678                    ;*   Loop closing brace source line  : 566
    1679                    ;*   Known Minimum Trip Count        : 1
    1680                    ;*   Known Maximum Trip Count        : 4294967295
    1681                    ;*   Known Max Trip Count Factor     : 1
    1682                    ;* --------------------------------------------------------------------------*
    1683 00000248           ||$C$L9||:    
    1684                            .dwpsn  file "../driverlib/shamd5.c",line 564,column 11,is_stmt,isa 1
    1685                    ;----------------------------------------------------------------------
    1686                    ; 568 | //                                                                     
    1687                    ; 569 | // Write the 16 words of data.                                         
    1688                    ; 570 | //                                                                     
    1689                    ;----------------------------------------------------------------------
    1690 00000248 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |564|  ; [ORIG 16-BIT INS]
    1691 0000024a 0118F8D0          LDR       A1, [A1, #280]        ; [DPU_V7M3_PIPE] |564|  ; [KEEP 32-BIT INS]
    1692 0000024e 0880              LSRS      A1, A1, #2            ; [DPU_V7M3_PIPE] |564|  ; [ORIG 16-BIT INS]
    1693 00000250 D3FA              BCC       ||$C$L9||             ; [DPU_V7M3_PIPE] |564|  ; [ORIG 16-BIT INS]
    1694                            ; BRANCHCC OCCURS {||$C$L9||}    ; [] |564| 
    1695                    ;* --------------------------------------------------------------------------*
    1696                            .dwpsn  file "../driverlib/shamd5.c",line 571,column 9,is_stmt,isa 1
    1697                    ;----------------------------------------------------------------------
    1698                    ; 571 | for(ui32Counter = 0; ui32Counter < 64; ui32Counter += 4)               
    1699                    ;----------------------------------------------------------------------
    1700 00000252 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |571|  ; [ORIG 16-BIT INS]
    1701 00000254 9002              STR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |571|  ; [ORIG 16-BIT INS]
    1702                            .dwpsn  file "../driverlib/shamd5.c",line 571,column 26,is_stmt,isa 1
    1703 00000256 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |571|  ; [ORIG 16-BIT INS]
    1704 00000258 2840              CMP       A1, #64               ; [DPU_V7M3_PIPE] |571|  ; [ORIG 16-BIT INS]
    1705 0000025a D20E              BCS       ||$C$L11||            ; [DPU_V7M3_PIPE] |571|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   32

    1706                            ; BRANCHCC OCCURS {||$C$L11||}   ; [] |571| 
    1707                    ;* --------------------------------------------------------------------------*
    1708                    ;*   BEGIN LOOP ||$C$L10||
    1709                    ;*
    1710                    ;*   Loop source line                : 571
    1711                    ;*   Loop closing brace source line  : 574
    1712                    ;*   Known Minimum Trip Count        : 1
    1713                    ;*   Known Maximum Trip Count        : 4294967295
    1714                    ;*   Known Max Trip Count Factor     : 1
    1715                    ;* --------------------------------------------------------------------------*
    1716 0000025c           ||$C$L10||:    
    1717                            .dwpsn  file "../driverlib/shamd5.c",line 573,column 9,is_stmt,isa 1
    1718                    ;----------------------------------------------------------------------
    1719                    ; 573 | HWREG(ui32Base + SHAMD5_O_DATA_0_IN + ui32Counter) = *pui32Src++;      
    1720                    ;----------------------------------------------------------------------
    1721 0000025c 9B01              LDR       A4, [SP, #4]          ; [DPU_V7M3_PIPE] |573|  ; [ORIG 16-BIT INS]
    1722 0000025e 9902              LDR       A2, [SP, #8]          ; [DPU_V7M3_PIPE] |573|  ; [ORIG 16-BIT INS]
    1723 00000260 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |573|  ; [ORIG 16-BIT INS]
    1724 00000262 2B04F853          LDR       A3, [A4], #4          ; [DPU_V7M3_PIPE] |573|  ; [KEEP 32-BIT INS]
    1725 00000266 9301              STR       A4, [SP, #4]          ; [DPU_V7M3_PIPE] |573|  ; [ORIG 16-BIT INS]
    1726 00000268 1840              ADDS      A1, A1, A2            ; [DPU_V7M3_PIPE] |573|  ; [ORIG 16-BIT INS]
    1727 0000026a 2080F8C0          STR       A3, [A1, #128]        ; [DPU_V7M3_PIPE] |573|  ; [KEEP 32-BIT INS]
    1728                            .dwpsn  file "../driverlib/shamd5.c",line 571,column 44,is_stmt,isa 1
    1729 0000026e 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |571|  ; [ORIG 16-BIT INS]
    1730 00000270 1D00              ADDS      A1, A1, #4            ; [DPU_V7M3_PIPE] |571|  ; [ORIG 16-BIT INS]
    1731 00000272 9002              STR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |571|  ; [ORIG 16-BIT INS]
    1732                            .dwpsn  file "../driverlib/shamd5.c",line 571,column 26,is_stmt,isa 1
    1733 00000274 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |571|  ; [ORIG 16-BIT INS]
    1734 00000276 2840              CMP       A1, #64               ; [DPU_V7M3_PIPE] |571|  ; [ORIG 16-BIT INS]
    1735 00000278 D3F0              BCC       ||$C$L10||            ; [DPU_V7M3_PIPE] |571|  ; [ORIG 16-BIT INS]
    1736                            ; BRANCHCC OCCURS {||$C$L10||}   ; [] |571| 
    1737                    ;* --------------------------------------------------------------------------*
    1738                            .dwpsn  file "../driverlib/shamd5.c",line 575,column 1,is_stmt,isa 1
    1739                    ;* --------------------------------------------------------------------------*
    1740 0000027a           ||$C$L11||:    
    1741 0000027a B004              ADD       SP, SP, #16           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1742                            .dwcfi  cfa_offset, 0
    1743                    $C$DW$88        .dwtag  DW_TAG_TI_branch
    1744                            .dwattr $C$DW$88, DW_AT_low_pc(0x00)
    1745                            .dwattr $C$DW$88, DW_AT_TI_return
    1746                    
    1747 0000027c 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1748                            ; BRANCH OCCURS                  ; [] 
    1749                            .dwattr $C$DW$82, DW_AT_TI_end_file("../driverlib/shamd5.c")
    1750                            .dwattr $C$DW$82, DW_AT_TI_end_line(0x23f)
    1751                            .dwattr $C$DW$82, DW_AT_TI_end_column(0x01)
    1752                            .dwendentry
    1753                            .dwendtag $C$DW$82
    1754                    
    1755 0000027e                   .sect   ".text"
    1756                            .clink
    1757                            .thumbfunc SHAMD5ResultRead
    1758 0000027e                   .thumb
    1759                            .global SHAMD5ResultRead
    1760                    
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   33

    1761                    $C$DW$89        .dwtag  DW_TAG_subprogram
    1762                            .dwattr $C$DW$89, DW_AT_name("SHAMD5ResultRead")
    1763                            .dwattr $C$DW$89, DW_AT_low_pc(SHAMD5ResultRead)
    1764                            .dwattr $C$DW$89, DW_AT_high_pc(0x00)
    1765                            .dwattr $C$DW$89, DW_AT_TI_symbol_name("SHAMD5ResultRead")
    1766                            .dwattr $C$DW$89, DW_AT_external
    1767                            .dwattr $C$DW$89, DW_AT_TI_begin_file("../driverlib/shamd5.c")
    1768                            .dwattr $C$DW$89, DW_AT_TI_begin_line(0x250)
    1769                            .dwattr $C$DW$89, DW_AT_TI_begin_column(0x01)
    1770                            .dwattr $C$DW$89, DW_AT_decl_file("../driverlib/shamd5.c")
    1771                            .dwattr $C$DW$89, DW_AT_decl_line(0x250)
    1772                            .dwattr $C$DW$89, DW_AT_decl_column(0x01)
    1773                            .dwattr $C$DW$89, DW_AT_TI_max_frame_size(0x10)
    1774                            .dwpsn  file "../driverlib/shamd5.c",line 593,column 1,is_stmt,address SHAMD5ResultRead,isa 1
    1775                    
    1776                            .dwfde $C$DW$CIE, SHAMD5ResultRead
    1777                    $C$DW$90        .dwtag  DW_TAG_formal_parameter
    1778                            .dwattr $C$DW$90, DW_AT_name("ui32Base")
    1779                            .dwattr $C$DW$90, DW_AT_TI_symbol_name("ui32Base")
    1780                            .dwattr $C$DW$90, DW_AT_type(*$C$DW$T$27)
    1781                            .dwattr $C$DW$90, DW_AT_location[DW_OP_reg0]
    1782                    
    1783                    $C$DW$91        .dwtag  DW_TAG_formal_parameter
    1784                            .dwattr $C$DW$91, DW_AT_name("pui32Dest")
    1785                            .dwattr $C$DW$91, DW_AT_TI_symbol_name("pui32Dest")
    1786                            .dwattr $C$DW$91, DW_AT_type(*$C$DW$T$34)
    1787                            .dwattr $C$DW$91, DW_AT_location[DW_OP_reg1]
    1788                    
    1789                    ;----------------------------------------------------------------------
    1790                    ; 592 | SHAMD5ResultRead(uint32_t ui32Base, uint32_t *pui32Dest)               
    1791                    ;----------------------------------------------------------------------
    1792                    
    1793                    ;*****************************************************************************
    1794                    ;* FUNCTION NAME: SHAMD5ResultRead                                           *
    1795                    ;*                                                                           *
    1796                    ;*   Regs Modified     : A1,A2,A3,SP,SR                                      *
    1797                    ;*   Regs Used         : A1,A2,A3,SP,LR,SR                                   *
    1798                    ;*   Local Frame Size  : 0 Args + 16 Auto + 0 Save = 16 byte                 *
    1799                    ;*****************************************************************************
    1800 0000027e           SHAMD5ResultRead:
    1801                    ;* --------------------------------------------------------------------------*
    1802                            .dwcfi  cfa_offset, 0
    1803 0000027e 0D10F1AD          SUB       SP, SP, #16           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    1804                            .dwcfi  cfa_offset, 16
    1805                    $C$DW$92        .dwtag  DW_TAG_variable
    1806                            .dwattr $C$DW$92, DW_AT_name("ui32Base")
    1807                            .dwattr $C$DW$92, DW_AT_TI_symbol_name("ui32Base")
    1808                            .dwattr $C$DW$92, DW_AT_type(*$C$DW$T$27)
    1809                            .dwattr $C$DW$92, DW_AT_location[DW_OP_breg13 0]
    1810                    
    1811                    $C$DW$93        .dwtag  DW_TAG_variable
    1812                            .dwattr $C$DW$93, DW_AT_name("pui32Dest")
    1813                            .dwattr $C$DW$93, DW_AT_TI_symbol_name("pui32Dest")
    1814                            .dwattr $C$DW$93, DW_AT_type(*$C$DW$T$34)
    1815                            .dwattr $C$DW$93, DW_AT_location[DW_OP_breg13 4]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   34

    1816                    
    1817                    $C$DW$94        .dwtag  DW_TAG_variable
    1818                            .dwattr $C$DW$94, DW_AT_name("ui32Idx")
    1819                            .dwattr $C$DW$94, DW_AT_TI_symbol_name("ui32Idx")
    1820                            .dwattr $C$DW$94, DW_AT_type(*$C$DW$T$27)
    1821                            .dwattr $C$DW$94, DW_AT_location[DW_OP_breg13 8]
    1822                    
    1823                    $C$DW$95        .dwtag  DW_TAG_variable
    1824                            .dwattr $C$DW$95, DW_AT_name("ui32Count")
    1825                            .dwattr $C$DW$95, DW_AT_TI_symbol_name("ui32Count")
    1826                            .dwattr $C$DW$95, DW_AT_type(*$C$DW$T$27)
    1827                            .dwattr $C$DW$95, DW_AT_location[DW_OP_breg13 12]
    1828                    
    1829                    ;----------------------------------------------------------------------
    1830                    ; 594 | uint32_t ui32Idx, ui32Count;                                           
    1831                    ; 596 | //                                                                     
    1832                    ; 597 | // Check the arguments.                                                
    1833                    ; 598 | //                                                                     
    1834                    ; 599 | ASSERT(ui32Base == SHAMD5_BASE);                                       
    1835                    ; 601 | //                                                                     
    1836                    ; 602 | // Determine the number of bytes in the result, based on the hash type.
    1837                    ; 603 | //                                                                     
    1838                    ;----------------------------------------------------------------------
    1839 00000282 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |593|  ; [ORIG 16-BIT INS]
    1840 00000284 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |593|  ; [ORIG 16-BIT INS]
    1841                            .dwpsn  file "../driverlib/shamd5.c",line 604,column 5,is_stmt,isa 1
    1842                    ;----------------------------------------------------------------------
    1843                    ; 604 | switch(HWREG(ui32Base + SHAMD5_O_MODE) & SHAMD5_MODE_ALGO_M)           
    1844                    ; 606 |     //                                                                 
    1845                    ; 607 |     // The MD5 hash is being used.                                     
    1846                    ; 608 |     //                                                                 
    1847                    ; 609 |     case SHAMD5_MODE_ALGO_MD5:                                         
    1848                    ; 611 |         //                                                             
    1849                    ; 612 |         // There are 16 bytes in the MD5 hash.                         
    1850                    ; 613 |         //                                                             
    1851                    ;----------------------------------------------------------------------
    1852 00000286 E00B              B         ||$C$L16||            ; [DPU_V7M3_PIPE] |604|  ; [ORIG 16-BIT INS]
    1853                            ; BRANCH OCCURS {||$C$L16||}     ; [] |604| 
    1854                    ;* --------------------------------------------------------------------------*
    1855 00000288           ||$C$L12||:    
    1856                            .dwpsn  file "../driverlib/shamd5.c",line 614,column 13,is_stmt,isa 1
    1857                    ;----------------------------------------------------------------------
    1858                    ; 614 | ui32Count = 16;                                                        
    1859                    ; 616 | //                                                                     
    1860                    ; 617 | // Done.                                                               
    1861                    ; 618 | //                                                                     
    1862                    ;----------------------------------------------------------------------
    1863 00000288 2010              MOVS      A1, #16               ; [DPU_V7M3_PIPE] |614|  ; [ORIG 16-BIT INS]
    1864 0000028a 9003              STR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |614|  ; [ORIG 16-BIT INS]
    1865                            .dwpsn  file "../driverlib/shamd5.c",line 619,column 13,is_stmt,isa 1
    1866                    ;----------------------------------------------------------------------
    1867                    ; 619 | break;                                                                 
    1868                    ; 622 | //                                                                     
    1869                    ; 623 | // The SHA-1 hash is being used.                                       
    1870                    ; 624 | //                                                                     
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   35

    1871                    ; 625 | case SHAMD5_MODE_ALGO_SHA1:                                            
    1872                    ; 627 | //                                                                     
    1873                    ; 628 | // There are 20 bytes in the SHA-1 hash.                               
    1874                    ; 629 | //                                                                     
    1875                    ;----------------------------------------------------------------------
    1876 0000028c E014              B         ||$C$L17||            ; [DPU_V7M3_PIPE] |619|  ; [ORIG 16-BIT INS]
    1877                            ; BRANCH OCCURS {||$C$L17||}     ; [] |619| 
    1878                    ;* --------------------------------------------------------------------------*
    1879 0000028e           ||$C$L13||:    
    1880                            .dwpsn  file "../driverlib/shamd5.c",line 630,column 13,is_stmt,isa 1
    1881                    ;----------------------------------------------------------------------
    1882                    ; 630 | ui32Count = 20;                                                        
    1883                    ; 632 | //                                                                     
    1884                    ; 633 | // Done.                                                               
    1885                    ; 634 | //                                                                     
    1886                    ;----------------------------------------------------------------------
    1887 0000028e 2014              MOVS      A1, #20               ; [DPU_V7M3_PIPE] |630|  ; [ORIG 16-BIT INS]
    1888 00000290 9003              STR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |630|  ; [ORIG 16-BIT INS]
    1889                            .dwpsn  file "../driverlib/shamd5.c",line 635,column 13,is_stmt,isa 1
    1890                    ;----------------------------------------------------------------------
    1891                    ; 635 | break;                                                                 
    1892                    ; 638 | //                                                                     
    1893                    ; 639 | // The SHA-224 hash is being used.                                     
    1894                    ; 640 | //                                                                     
    1895                    ; 641 | case SHAMD5_MODE_ALGO_SHA224:                                          
    1896                    ; 643 | //                                                                     
    1897                    ; 644 | // There are 28 bytes in the SHA-224 hash.                             
    1898                    ; 645 | //                                                                     
    1899                    ;----------------------------------------------------------------------
    1900 00000292 E011              B         ||$C$L17||            ; [DPU_V7M3_PIPE] |635|  ; [ORIG 16-BIT INS]
    1901                            ; BRANCH OCCURS {||$C$L17||}     ; [] |635| 
    1902                    ;* --------------------------------------------------------------------------*
    1903 00000294           ||$C$L14||:    
    1904                            .dwpsn  file "../driverlib/shamd5.c",line 646,column 13,is_stmt,isa 1
    1905                    ;----------------------------------------------------------------------
    1906                    ; 646 | ui32Count = 28;                                                        
    1907                    ; 648 | //                                                                     
    1908                    ; 649 | // Done.                                                               
    1909                    ; 650 | //                                                                     
    1910                    ;----------------------------------------------------------------------
    1911 00000294 201C              MOVS      A1, #28               ; [DPU_V7M3_PIPE] |646|  ; [ORIG 16-BIT INS]
    1912 00000296 9003              STR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |646|  ; [ORIG 16-BIT INS]
    1913                            .dwpsn  file "../driverlib/shamd5.c",line 651,column 13,is_stmt,isa 1
    1914                    ;----------------------------------------------------------------------
    1915                    ; 651 | break;                                                                 
    1916                    ; 654 | //                                                                     
    1917                    ; 655 | // The SHA-256 hash is being used.                                     
    1918                    ; 656 | //                                                                     
    1919                    ; 657 | case SHAMD5_MODE_ALGO_SHA256:                                          
    1920                    ; 659 | //                                                                     
    1921                    ; 660 | // There are 32 bytes in the SHA-256 hash.                             
    1922                    ; 661 | //                                                                     
    1923                    ;----------------------------------------------------------------------
    1924 00000298 E00E              B         ||$C$L17||            ; [DPU_V7M3_PIPE] |651|  ; [ORIG 16-BIT INS]
    1925                            ; BRANCH OCCURS {||$C$L17||}     ; [] |651| 
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   36

    1926                    ;* --------------------------------------------------------------------------*
    1927 0000029a           ||$C$L15||:    
    1928                            .dwpsn  file "../driverlib/shamd5.c",line 662,column 13,is_stmt,isa 1
    1929                    ;----------------------------------------------------------------------
    1930                    ; 662 | ui32Count = 32;                                                        
    1931                    ; 664 | //                                                                     
    1932                    ; 665 | // Done.                                                               
    1933                    ; 666 | //                                                                     
    1934                    ;----------------------------------------------------------------------
    1935 0000029a 2020              MOVS      A1, #32               ; [DPU_V7M3_PIPE] |662|  ; [ORIG 16-BIT INS]
    1936 0000029c 9003              STR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |662|  ; [ORIG 16-BIT INS]
    1937                            .dwpsn  file "../driverlib/shamd5.c",line 667,column 13,is_stmt,isa 1
    1938                    ;----------------------------------------------------------------------
    1939                    ; 667 | break;                                                                 
    1940                    ; 670 | //                                                                     
    1941                    ; 671 | // The hash type is not recognized.                                    
    1942                    ; 672 | //                                                                     
    1943                    ; 673 | default:                                                               
    1944                    ; 675 | //                                                                     
    1945                    ; 676 | // Return without reading a result since the hardware appears to be    
    1946                    ; 677 | // misconfigured.                                                      
    1947                    ; 678 | //                                                                     
    1948                    ; 679 | return;                                                                
    1949                    ; 683 | //                                                                     
    1950                    ; 684 | // Read the hash result.                                               
    1951                    ; 685 | //                                                                     
    1952                    ;----------------------------------------------------------------------
    1953 0000029e E00B              B         ||$C$L17||            ; [DPU_V7M3_PIPE] |667|  ; [ORIG 16-BIT INS]
    1954                            ; BRANCH OCCURS {||$C$L17||}     ; [] |667| 
    1955                    ;* --------------------------------------------------------------------------*
    1956                    ;* --------------------------------------------------------------------------*
    1957 000002a0           ||$C$L16||:    
    1958                            .dwpsn  file "../driverlib/shamd5.c",line 604,column 5,is_stmt,isa 1
    1959 000002a0 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |604|  ; [ORIG 16-BIT INS]
    1960 000002a2 6C40              LDR       A1, [A1, #68]         ; [DPU_V7M3_PIPE] |604|  ; [ORIG 16-BIT INS]
    1961 000002a4 0007F010          ANDS      A1, A1, #7            ; [DPU_V7M3_PIPE] |604|  ; [KEEP 32-BIT INS]
    1962 000002a8 D0EE              BEQ       ||$C$L12||            ; [DPU_V7M3_PIPE] |604|  ; [ORIG 16-BIT INS]
    1963                            ; BRANCHCC OCCURS {||$C$L12||}   ; [] |604| 
    1964                    ;* --------------------------------------------------------------------------*
    1965 000002aa 1E80              SUBS      A1, A1, #2            ; [DPU_V7M3_PIPE] |604|  ; [ORIG 16-BIT INS]
    1966 000002ac D0EF              BEQ       ||$C$L13||            ; [DPU_V7M3_PIPE] |604|  ; [ORIG 16-BIT INS]
    1967                            ; BRANCHCC OCCURS {||$C$L13||}   ; [] |604| 
    1968                    ;* --------------------------------------------------------------------------*
    1969 000002ae 1E80              SUBS      A1, A1, #2            ; [DPU_V7M3_PIPE] |604|  ; [ORIG 16-BIT INS]
    1970 000002b0 D0F0              BEQ       ||$C$L14||            ; [DPU_V7M3_PIPE] |604|  ; [ORIG 16-BIT INS]
    1971                            ; BRANCHCC OCCURS {||$C$L14||}   ; [] |604| 
    1972                    ;* --------------------------------------------------------------------------*
    1973 000002b2 1E80              SUBS      A1, A1, #2            ; [DPU_V7M3_PIPE] |604|  ; [ORIG 16-BIT INS]
    1974 000002b4 D0F1              BEQ       ||$C$L15||            ; [DPU_V7M3_PIPE] |604|  ; [ORIG 16-BIT INS]
    1975                            ; BRANCHCC OCCURS {||$C$L15||}   ; [] |604| 
    1976                    ;* --------------------------------------------------------------------------*
    1977 000002b6 E014              B         ||$C$L19||            ; [DPU_V7M3_PIPE] |604|  ; [ORIG 16-BIT INS]
    1978                            ; BRANCH OCCURS {||$C$L19||}     ; [] |604| 
    1979                    ;* --------------------------------------------------------------------------*
    1980 000002b8           ||$C$L17||:    
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   37

    1981                            .dwpsn  file "../driverlib/shamd5.c",line 686,column 9,is_stmt,isa 1
    1982                    ;----------------------------------------------------------------------
    1983                    ; 686 | for(ui32Idx = 0; ui32Idx < ui32Count; ui32Idx += 4)                    
    1984                    ;----------------------------------------------------------------------
    1985 000002b8 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |686|  ; [ORIG 16-BIT INS]
    1986 000002ba 9002              STR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |686|  ; [ORIG 16-BIT INS]
    1987                            .dwpsn  file "../driverlib/shamd5.c",line 686,column 22,is_stmt,isa 1
    1988 000002bc 9803              LDR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |686|  ; [ORIG 16-BIT INS]
    1989 000002be 9902              LDR       A2, [SP, #8]          ; [DPU_V7M3_PIPE] |686|  ; [ORIG 16-BIT INS]
    1990 000002c0 4288              CMP       A1, A2                ; [DPU_V7M3_PIPE] |686|  ; [ORIG 16-BIT INS]
    1991 000002c2 D90E              BLS       ||$C$L19||            ; [DPU_V7M3_PIPE] |686|  ; [ORIG 16-BIT INS]
    1992                            ; BRANCHCC OCCURS {||$C$L19||}   ; [] |686| 
    1993                    ;* --------------------------------------------------------------------------*
    1994                    ;*   BEGIN LOOP ||$C$L18||
    1995                    ;*
    1996                    ;*   Loop source line                : 686
    1997                    ;*   Loop closing brace source line  : 689
    1998                    ;*   Known Minimum Trip Count        : 1
    1999                    ;*   Known Maximum Trip Count        : 4294967295
    2000                    ;*   Known Max Trip Count Factor     : 1
    2001                    ;* --------------------------------------------------------------------------*
    2002 000002c4           ||$C$L18||:    
    2003                            .dwpsn  file "../driverlib/shamd5.c",line 688,column 9,is_stmt,isa 1
    2004                    ;----------------------------------------------------------------------
    2005                    ; 688 | *pui32Dest++ = HWREG(ui32Base + SHAMD5_O_IDIGEST_A + ui32Idx);         
    2006                    ;----------------------------------------------------------------------
    2007 000002c4 9A02              LDR       A3, [SP, #8]          ; [DPU_V7M3_PIPE] |688|  ; [ORIG 16-BIT INS]
    2008 000002c6 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |688|  ; [ORIG 16-BIT INS]
    2009 000002c8 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |688|  ; [ORIG 16-BIT INS]
    2010 000002ca 1880              ADDS      A1, A1, A3            ; [DPU_V7M3_PIPE] |688|  ; [ORIG 16-BIT INS]
    2011 000002cc 6A00              LDR       A1, [A1, #32]         ; [DPU_V7M3_PIPE] |688|  ; [ORIG 16-BIT INS]
    2012 000002ce 1D0A              ADDS      A3, A2, #4            ; [DPU_V7M3_PIPE] |688|  ; [ORIG 16-BIT INS]
    2013 000002d0 9201              STR       A3, [SP, #4]          ; [DPU_V7M3_PIPE] |688|  ; [ORIG 16-BIT INS]
    2014 000002d2 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |688|  ; [ORIG 16-BIT INS]
    2015                            .dwpsn  file "../driverlib/shamd5.c",line 686,column 43,is_stmt,isa 1
    2016 000002d4 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |686|  ; [ORIG 16-BIT INS]
    2017 000002d6 1D00              ADDS      A1, A1, #4            ; [DPU_V7M3_PIPE] |686|  ; [ORIG 16-BIT INS]
    2018 000002d8 9002              STR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |686|  ; [ORIG 16-BIT INS]
    2019                            .dwpsn  file "../driverlib/shamd5.c",line 686,column 22,is_stmt,isa 1
    2020 000002da 9803              LDR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |686|  ; [ORIG 16-BIT INS]
    2021 000002dc 9902              LDR       A2, [SP, #8]          ; [DPU_V7M3_PIPE] |686|  ; [ORIG 16-BIT INS]
    2022 000002de 4288              CMP       A1, A2                ; [DPU_V7M3_PIPE] |686|  ; [ORIG 16-BIT INS]
    2023 000002e0 D8F0              BHI       ||$C$L18||            ; [DPU_V7M3_PIPE] |686|  ; [ORIG 16-BIT INS]
    2024                            ; BRANCHCC OCCURS {||$C$L18||}   ; [] |686| 
    2025                    ;* --------------------------------------------------------------------------*
    2026                            .dwpsn  file "../driverlib/shamd5.c",line 690,column 1,is_stmt,isa 1
    2027                    ;* --------------------------------------------------------------------------*
    2028 000002e2           ||$C$L19||:    
    2029 000002e2 B004              ADD       SP, SP, #16           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2030                            .dwcfi  cfa_offset, 0
    2031                    $C$DW$96        .dwtag  DW_TAG_TI_branch
    2032                            .dwattr $C$DW$96, DW_AT_low_pc(0x00)
    2033                            .dwattr $C$DW$96, DW_AT_TI_return
    2034                    
    2035 000002e4 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   38

    2036                            ; BRANCH OCCURS                  ; [] 
    2037                            .dwattr $C$DW$89, DW_AT_TI_end_file("../driverlib/shamd5.c")
    2038                            .dwattr $C$DW$89, DW_AT_TI_end_line(0x2b2)
    2039                            .dwattr $C$DW$89, DW_AT_TI_end_column(0x01)
    2040                            .dwendentry
    2041                            .dwendtag $C$DW$89
    2042                    
    2043                    ;******************************************************************************
    2044                    ;* CONSTANT TABLE                                                             *
    2045                    ;******************************************************************************
    2046 000002e6                   .sect   ".text"
    2047                            .align  4
    2048 000002e6 C01846C0  ||$C$CON1||:    .bits   -16360,32
         000002ea 0000FFFF 
    2049                            .align  4
    2050 000002ea C014FFFF  ||$C$CON2||:    .bits   -16364,32
         000002ee 0000FFFF 
    2051 000002f0                   .sect   ".text"
    2052                            .clink
    2053                            .thumbfunc _SHAMD5DataWriteMultiple
    2054 000002f0                   .thumb
    2055                    
    2056                    $C$DW$97        .dwtag  DW_TAG_subprogram
    2057                            .dwattr $C$DW$97, DW_AT_name("_SHAMD5DataWriteMultiple")
    2058                            .dwattr $C$DW$97, DW_AT_low_pc(_SHAMD5DataWriteMultiple)
    2059                            .dwattr $C$DW$97, DW_AT_high_pc(0x00)
    2060                            .dwattr $C$DW$97, DW_AT_TI_symbol_name("_SHAMD5DataWriteMultiple")
    2061                            .dwattr $C$DW$97, DW_AT_TI_begin_file("../driverlib/shamd5.c")
    2062                            .dwattr $C$DW$97, DW_AT_TI_begin_line(0x2c8)
    2063                            .dwattr $C$DW$97, DW_AT_TI_begin_column(0x01)
    2064                            .dwattr $C$DW$97, DW_AT_decl_file("../driverlib/shamd5.c")
    2065                            .dwattr $C$DW$97, DW_AT_decl_line(0x2c8)
    2066                            .dwattr $C$DW$97, DW_AT_decl_column(0x01)
    2067                            .dwattr $C$DW$97, DW_AT_TI_max_frame_size(0x18)
    2068                            .dwpsn  file "../driverlib/shamd5.c",line 714,column 1,is_stmt,address _SHAMD5DataWriteMultipl
    2069                    
    2070                            .dwfde $C$DW$CIE, _SHAMD5DataWriteMultiple
    2071                    $C$DW$98        .dwtag  DW_TAG_formal_parameter
    2072                            .dwattr $C$DW$98, DW_AT_name("ui32Base")
    2073                            .dwattr $C$DW$98, DW_AT_TI_symbol_name("ui32Base")
    2074                            .dwattr $C$DW$98, DW_AT_type(*$C$DW$T$27)
    2075                            .dwattr $C$DW$98, DW_AT_location[DW_OP_reg0]
    2076                    
    2077                    $C$DW$99        .dwtag  DW_TAG_formal_parameter
    2078                            .dwattr $C$DW$99, DW_AT_name("pui32DataSrc")
    2079                            .dwattr $C$DW$99, DW_AT_TI_symbol_name("pui32DataSrc")
    2080                            .dwattr $C$DW$99, DW_AT_type(*$C$DW$T$34)
    2081                            .dwattr $C$DW$99, DW_AT_location[DW_OP_reg1]
    2082                    
    2083                    $C$DW$100       .dwtag  DW_TAG_formal_parameter
    2084                            .dwattr $C$DW$100, DW_AT_name("ui32DataLength")
    2085                            .dwattr $C$DW$100, DW_AT_TI_symbol_name("ui32DataLength")
    2086                            .dwattr $C$DW$100, DW_AT_type(*$C$DW$T$27)
    2087                            .dwattr $C$DW$100, DW_AT_location[DW_OP_reg2]
    2088                    
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   39

    2089                    ;----------------------------------------------------------------------
    2090                    ; 712 | _SHAMD5DataWriteMultiple(uint32_t ui32Base, uint32_t *pui32DataSrc,    
    2091                    ; 713 | uint32_t ui32DataLength)                                               
    2092                    ;----------------------------------------------------------------------
    2093                    
    2094                    ;*****************************************************************************
    2095                    ;* FUNCTION NAME: _SHAMD5DataWriteMultiple                                   *
    2096                    ;*                                                                           *
    2097                    ;*   Regs Modified     : A1,A2,A3,A4,SP,LR,SR,FPEXC,FPSCR                    *
    2098                    ;*   Regs Used         : A1,A2,A3,A4,SP,LR,SR,FPEXC,FPSCR                    *
    2099                    ;*   Local Frame Size  : 0 Args + 20 Auto + 4 Save = 24 byte                 *
    2100                    ;*****************************************************************************
    2101 000002f0           _SHAMD5DataWriteMultiple:
    2102                    ;* --------------------------------------------------------------------------*
    2103                            .dwcfi  cfa_offset, 0
    2104 000002f0 B500              PUSH      {LR}                  ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2105                            .dwcfi  cfa_offset, 4
    2106                            .dwcfi  save_reg_to_mem, 14, -4
    2107 000002f2 0D14F1AD          SUB       SP, SP, #20           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    2108                            .dwcfi  cfa_offset, 24
    2109                    $C$DW$101       .dwtag  DW_TAG_variable
    2110                            .dwattr $C$DW$101, DW_AT_name("ui32Base")
    2111                            .dwattr $C$DW$101, DW_AT_TI_symbol_name("ui32Base")
    2112                            .dwattr $C$DW$101, DW_AT_type(*$C$DW$T$27)
    2113                            .dwattr $C$DW$101, DW_AT_location[DW_OP_breg13 0]
    2114                    
    2115                    $C$DW$102       .dwtag  DW_TAG_variable
    2116                            .dwattr $C$DW$102, DW_AT_name("pui32DataSrc")
    2117                            .dwattr $C$DW$102, DW_AT_TI_symbol_name("pui32DataSrc")
    2118                            .dwattr $C$DW$102, DW_AT_type(*$C$DW$T$34)
    2119                            .dwattr $C$DW$102, DW_AT_location[DW_OP_breg13 4]
    2120                    
    2121                    $C$DW$103       .dwtag  DW_TAG_variable
    2122                            .dwattr $C$DW$103, DW_AT_name("ui32DataLength")
    2123                            .dwattr $C$DW$103, DW_AT_TI_symbol_name("ui32DataLength")
    2124                            .dwattr $C$DW$103, DW_AT_type(*$C$DW$T$27)
    2125                            .dwattr $C$DW$103, DW_AT_location[DW_OP_breg13 8]
    2126                    
    2127                    $C$DW$104       .dwtag  DW_TAG_variable
    2128                            .dwattr $C$DW$104, DW_AT_name("ui32Idx")
    2129                            .dwattr $C$DW$104, DW_AT_TI_symbol_name("ui32Idx")
    2130                            .dwattr $C$DW$104, DW_AT_type(*$C$DW$T$27)
    2131                            .dwattr $C$DW$104, DW_AT_location[DW_OP_breg13 12]
    2132                    
    2133                    $C$DW$105       .dwtag  DW_TAG_variable
    2134                            .dwattr $C$DW$105, DW_AT_name("ui32Count")
    2135                            .dwattr $C$DW$105, DW_AT_TI_symbol_name("ui32Count")
    2136                            .dwattr $C$DW$105, DW_AT_type(*$C$DW$T$27)
    2137                            .dwattr $C$DW$105, DW_AT_location[DW_OP_breg13 16]
    2138                    
    2139                    ;----------------------------------------------------------------------
    2140                    ; 715 | uint32_t ui32Idx, ui32Count;                                           
    2141                    ; 717 | //                                                                     
    2142                    ; 718 | // Check the arguments.                                                
    2143                    ; 719 | //                                                                     
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   40

    2144                    ; 720 | ASSERT(ui32Base == SHAMD5_BASE);                                       
    2145                    ; 722 | //                                                                     
    2146                    ; 723 | // Calculate the number of blocks of data.                             
    2147                    ; 724 | //                                                                     
    2148                    ;----------------------------------------------------------------------
    2149 000002f6 9202              STR       A3, [SP, #8]          ; [DPU_V7M3_PIPE] |714|  ; [ORIG 16-BIT INS]
    2150 000002f8 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |714|  ; [ORIG 16-BIT INS]
    2151 000002fa 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |714|  ; [ORIG 16-BIT INS]
    2152                            .dwpsn  file "../driverlib/shamd5.c",line 725,column 5,is_stmt,isa 1
    2153                    ;----------------------------------------------------------------------
    2154                    ; 725 | ui32Count = ui32DataLength / 64;                                       
    2155                    ; 727 | //                                                                     
    2156                    ; 728 | // Loop through all the blocks and write them into the data registers  
    2157                    ; 729 | // making sure to block additional operations until we can write the   
    2158                    ; 730 | // next 16 words.                                                      
    2159                    ; 731 | //                                                                     
    2160                    ;----------------------------------------------------------------------
    2161 000002fc 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |725|  ; [ORIG 16-BIT INS]
    2162 000002fe 0980              LSRS      A1, A1, #6            ; [DPU_V7M3_PIPE] |725|  ; [ORIG 16-BIT INS]
    2163 00000300 9004              STR       A1, [SP, #16]         ; [DPU_V7M3_PIPE] |725|  ; [ORIG 16-BIT INS]
    2164                            .dwpsn  file "../driverlib/shamd5.c",line 732,column 9,is_stmt,isa 1
    2165                    ;----------------------------------------------------------------------
    2166                    ; 732 | for(ui32Idx = 0; ui32Idx < ui32Count; ui32Idx++)                       
    2167                    ;----------------------------------------------------------------------
    2168 00000302 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |732|  ; [ORIG 16-BIT INS]
    2169 00000304 9003              STR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |732|  ; [ORIG 16-BIT INS]
    2170                            .dwpsn  file "../driverlib/shamd5.c",line 732,column 22,is_stmt,isa 1
    2171                    ;----------------------------------------------------------------------
    2172                    ; 734 | //                                                                     
    2173                    ; 735 | // Write the block of data.                                            
    2174                    ; 736 | //                                                                     
    2175                    ;----------------------------------------------------------------------
    2176 00000306 9903              LDR       A2, [SP, #12]         ; [DPU_V7M3_PIPE] |732|  ; [ORIG 16-BIT INS]
    2177 00000308 9804              LDR       A1, [SP, #16]         ; [DPU_V7M3_PIPE] |732|  ; [ORIG 16-BIT INS]
    2178 0000030a 4288              CMP       A1, A2                ; [DPU_V7M3_PIPE] |732|  ; [ORIG 16-BIT INS]
    2179 0000030c D90D              BLS       ||$C$L21||            ; [DPU_V7M3_PIPE] |732|  ; [ORIG 16-BIT INS]
    2180                            ; BRANCHCC OCCURS {||$C$L21||}   ; [] |732| 
    2181                    ;* --------------------------------------------------------------------------*
    2182                    ;*   BEGIN LOOP ||$C$L20||
    2183                    ;*
    2184                    ;*   Loop source line                : 732
    2185                    ;*   Loop closing brace source line  : 743
    2186                    ;*   Known Minimum Trip Count        : 1
    2187                    ;*   Known Maximum Trip Count        : 4294967295
    2188                    ;*   Known Max Trip Count Factor     : 1
    2189                    ;* --------------------------------------------------------------------------*
    2190 0000030e           ||$C$L20||:    
    2191                            .dwpsn  file "../driverlib/shamd5.c",line 737,column 9,is_stmt,isa 1
    2192                    ;----------------------------------------------------------------------
    2193                    ; 737 | SHAMD5DataWrite(ui32Base, pui32DataSrc);                               
    2194                    ; 739 | //                                                                     
    2195                    ; 740 | // Increment the pointer to next block of data.                        
    2196                    ; 741 | //                                                                     
    2197                    ;----------------------------------------------------------------------
    2198 0000030e 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |737|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   41

    2199 00000310 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |737|  ; [ORIG 16-BIT INS]
    2200                    $C$DW$106       .dwtag  DW_TAG_TI_branch
    2201                            .dwattr $C$DW$106, DW_AT_low_pc(0x00)
    2202                            .dwattr $C$DW$106, DW_AT_name("SHAMD5DataWrite")
    2203                            .dwattr $C$DW$106, DW_AT_TI_call
    2204                    
    2205 00000312 FFFEF7FF!         BL        SHAMD5DataWrite       ; [DPU_V7M3_PIPE] |737|  ; [KEEP 32-BIT INS]
    2206                            ; CALL OCCURS {SHAMD5DataWrite }  ; [] |737| 
    2207                            .dwpsn  file "../driverlib/shamd5.c",line 742,column 9,is_stmt,isa 1
    2208                    ;----------------------------------------------------------------------
    2209                    ; 742 | pui32DataSrc += 16;                                                    
    2210                    ; 745 | //                                                                     
    2211                    ; 746 | // Calculate the remaining bytes of data that don't make up a full bloc
    2212                    ;     | k.                                                                     
    2213                    ; 747 | //                                                                     
    2214                    ;----------------------------------------------------------------------
    2215 00000316 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |742|  ; [ORIG 16-BIT INS]
    2216 00000318 3040              ADDS      A1, A1, #64           ; [DPU_V7M3_PIPE] |742|  ; [ORIG 16-BIT INS]
    2217 0000031a 9001              STR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |742|  ; [ORIG 16-BIT INS]
    2218                            .dwpsn  file "../driverlib/shamd5.c",line 732,column 43,is_stmt,isa 1
    2219 0000031c 9803              LDR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |732|  ; [ORIG 16-BIT INS]
    2220 0000031e 1C40              ADDS      A1, A1, #1            ; [DPU_V7M3_PIPE] |732|  ; [ORIG 16-BIT INS]
    2221 00000320 9003              STR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |732|  ; [ORIG 16-BIT INS]
    2222                            .dwpsn  file "../driverlib/shamd5.c",line 732,column 22,is_stmt,isa 1
    2223 00000322 9804              LDR       A1, [SP, #16]         ; [DPU_V7M3_PIPE] |732|  ; [ORIG 16-BIT INS]
    2224 00000324 9903              LDR       A2, [SP, #12]         ; [DPU_V7M3_PIPE] |732|  ; [ORIG 16-BIT INS]
    2225 00000326 4288              CMP       A1, A2                ; [DPU_V7M3_PIPE] |732|  ; [ORIG 16-BIT INS]
    2226 00000328 D8F1              BHI       ||$C$L20||            ; [DPU_V7M3_PIPE] |732|  ; [ORIG 16-BIT INS]
    2227                            ; BRANCHCC OCCURS {||$C$L20||}   ; [] |732| 
    2228                    ;* --------------------------------------------------------------------------*
    2229 0000032a           ||$C$L21||:    
    2230                            .dwpsn  file "../driverlib/shamd5.c",line 748,column 5,is_stmt,isa 1
    2231                    ;----------------------------------------------------------------------
    2232                    ; 748 | ui32Count = ui32DataLength % 64;                                       
    2233                    ; 750 | //                                                                     
    2234                    ; 751 | // If there are bytes that do not make up a whole block, then          
    2235                    ; 752 | // write them separately.                                              
    2236                    ; 753 | //                                                                     
    2237                    ;----------------------------------------------------------------------
    2238 0000032a 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |748|  ; [ORIG 16-BIT INS]
    2239 0000032c 003FF000          AND       A1, A1, #63           ; [DPU_V7M3_PIPE] |748|  ; [KEEP 32-BIT INS]
    2240 00000330 9004              STR       A1, [SP, #16]         ; [DPU_V7M3_PIPE] |748|  ; [ORIG 16-BIT INS]
    2241                            .dwpsn  file "../driverlib/shamd5.c",line 754,column 5,is_stmt,isa 1
    2242                    ;----------------------------------------------------------------------
    2243                    ; 754 | if(ui32Count)                                                          
    2244                    ; 756 |     //                                                                 
    2245                    ; 757 |     // Wait until the engine has finished processing the previous block
    2246                    ;     | .                                                                      
    2247                    ; 758 |     //                                                                 
    2248                    ;----------------------------------------------------------------------
    2249 00000332 9804              LDR       A1, [SP, #16]         ; [DPU_V7M3_PIPE] |754|  ; [ORIG 16-BIT INS]
    2250 00000334 B1D0              CBZ       A1, ||$C$L24||        ; []  ; [ORIG 16-BIT INS]
    2251                            ; BRANCHCC OCCURS {||$C$L24||}   ; [] |754| 
    2252                    ;* --------------------------------------------------------------------------*
    2253                            .dwpsn  file "../driverlib/shamd5.c",line 759,column 9,is_stmt,isa 1
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   42

    2254                    ;----------------------------------------------------------------------
    2255                    ; 759 | while((HWREG(ui32Base + SHAMD5_O_IRQSTATUS) &                          
    2256                    ;----------------------------------------------------------------------
    2257                    ;* --------------------------------------------------------------------------*
    2258                    ;*   BEGIN LOOP ||$C$L22||
    2259                    ;*
    2260                    ;*   Loop source line                : 759
    2261                    ;*   Loop closing brace source line  : 762
    2262                    ;*   Known Minimum Trip Count        : 1
    2263                    ;*   Known Maximum Trip Count        : 4294967295
    2264                    ;*   Known Max Trip Count Factor     : 1
    2265                    ;* --------------------------------------------------------------------------*
    2266 00000336           ||$C$L22||:    
    2267                            .dwpsn  file "../driverlib/shamd5.c",line 759,column 15,is_stmt,isa 1
    2268                    ;----------------------------------------------------------------------
    2269                    ; 760 | SHAMD5_INT_INPUT_READY) == 0)                                          
    2270                    ; 764 | //                                                                     
    2271                    ; 765 | // Loop through the remaining words.                                   
    2272                    ; 766 | //                                                                     
    2273                    ;----------------------------------------------------------------------
    2274 00000336 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |759|  ; [ORIG 16-BIT INS]
    2275 00000338 0118F8D0          LDR       A1, [A1, #280]        ; [DPU_V7M3_PIPE] |759|  ; [KEEP 32-BIT INS]
    2276 0000033c 0880              LSRS      A1, A1, #2            ; [DPU_V7M3_PIPE] |759|  ; [ORIG 16-BIT INS]
    2277 0000033e D3FA              BCC       ||$C$L22||            ; [DPU_V7M3_PIPE] |759|  ; [ORIG 16-BIT INS]
    2278                            ; BRANCHCC OCCURS {||$C$L22||}   ; [] |759| 
    2279                    ;* --------------------------------------------------------------------------*
    2280                            .dwpsn  file "../driverlib/shamd5.c",line 767,column 13,is_stmt,isa 1
    2281                    ;----------------------------------------------------------------------
    2282                    ; 767 | for(ui32Idx = 0; ui32Idx < ui32Count; ui32Idx += 4)                    
    2283                    ;----------------------------------------------------------------------
    2284 00000340 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |767|  ; [ORIG 16-BIT INS]
    2285 00000342 9003              STR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |767|  ; [ORIG 16-BIT INS]
    2286                            .dwpsn  file "../driverlib/shamd5.c",line 767,column 26,is_stmt,isa 1
    2287                    ;----------------------------------------------------------------------
    2288                    ; 769 | //                                                                     
    2289                    ; 770 | // Write the word into the data register.                              
    2290                    ; 771 | //                                                                     
    2291                    ;----------------------------------------------------------------------
    2292 00000344 9804              LDR       A1, [SP, #16]         ; [DPU_V7M3_PIPE] |767|  ; [ORIG 16-BIT INS]
    2293 00000346 9903              LDR       A2, [SP, #12]         ; [DPU_V7M3_PIPE] |767|  ; [ORIG 16-BIT INS]
    2294 00000348 4288              CMP       A1, A2                ; [DPU_V7M3_PIPE] |767|  ; [ORIG 16-BIT INS]
    2295 0000034a D90F              BLS       ||$C$L24||            ; [DPU_V7M3_PIPE] |767|  ; [ORIG 16-BIT INS]
    2296                            ; BRANCHCC OCCURS {||$C$L24||}   ; [] |767| 
    2297                    ;* --------------------------------------------------------------------------*
    2298                    ;*   BEGIN LOOP ||$C$L23||
    2299                    ;*
    2300                    ;*   Loop source line                : 767
    2301                    ;*   Loop closing brace source line  : 773
    2302                    ;*   Known Minimum Trip Count        : 1
    2303                    ;*   Known Maximum Trip Count        : 4294967295
    2304                    ;*   Known Max Trip Count Factor     : 1
    2305                    ;* --------------------------------------------------------------------------*
    2306 0000034c           ||$C$L23||:    
    2307                            .dwpsn  file "../driverlib/shamd5.c",line 772,column 13,is_stmt,isa 1
    2308                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   43

    2309                    ; 772 | HWREG(ui32Base + SHAMD5_O_DATA_0_IN + ui32Idx) = *pui32DataSrc++;      
    2310                    ;----------------------------------------------------------------------
    2311 0000034c 9B01              LDR       A4, [SP, #4]          ; [DPU_V7M3_PIPE] |772|  ; [ORIG 16-BIT INS]
    2312 0000034e 9903              LDR       A2, [SP, #12]         ; [DPU_V7M3_PIPE] |772|  ; [ORIG 16-BIT INS]
    2313 00000350 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |772|  ; [ORIG 16-BIT INS]
    2314 00000352 2B04F853          LDR       A3, [A4], #4          ; [DPU_V7M3_PIPE] |772|  ; [KEEP 32-BIT INS]
    2315 00000356 9301              STR       A4, [SP, #4]          ; [DPU_V7M3_PIPE] |772|  ; [ORIG 16-BIT INS]
    2316 00000358 1840              ADDS      A1, A1, A2            ; [DPU_V7M3_PIPE] |772|  ; [ORIG 16-BIT INS]
    2317 0000035a 2080F8C0          STR       A3, [A1, #128]        ; [DPU_V7M3_PIPE] |772|  ; [KEEP 32-BIT INS]
    2318                            .dwpsn  file "../driverlib/shamd5.c",line 767,column 47,is_stmt,isa 1
    2319 0000035e 9803              LDR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |767|  ; [ORIG 16-BIT INS]
    2320 00000360 1D00              ADDS      A1, A1, #4            ; [DPU_V7M3_PIPE] |767|  ; [ORIG 16-BIT INS]
    2321 00000362 9003              STR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |767|  ; [ORIG 16-BIT INS]
    2322                            .dwpsn  file "../driverlib/shamd5.c",line 767,column 26,is_stmt,isa 1
    2323 00000364 9804              LDR       A1, [SP, #16]         ; [DPU_V7M3_PIPE] |767|  ; [ORIG 16-BIT INS]
    2324 00000366 9903              LDR       A2, [SP, #12]         ; [DPU_V7M3_PIPE] |767|  ; [ORIG 16-BIT INS]
    2325 00000368 4288              CMP       A1, A2                ; [DPU_V7M3_PIPE] |767|  ; [ORIG 16-BIT INS]
    2326 0000036a D8EF              BHI       ||$C$L23||            ; [DPU_V7M3_PIPE] |767|  ; [ORIG 16-BIT INS]
    2327                            ; BRANCHCC OCCURS {||$C$L23||}   ; [] |767| 
    2328                    ;* --------------------------------------------------------------------------*
    2329                            .dwpsn  file "../driverlib/shamd5.c",line 775,column 1,is_stmt,isa 1
    2330                    ;* --------------------------------------------------------------------------*
    2331 0000036c           ||$C$L24||:    
    2332 0000036c B005              ADD       SP, SP, #20           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2333                            .dwcfi  cfa_offset, 4
    2334                    $C$DW$107       .dwtag  DW_TAG_TI_branch
    2335                            .dwattr $C$DW$107, DW_AT_low_pc(0x00)
    2336                            .dwattr $C$DW$107, DW_AT_TI_return
    2337                    
    2338 0000036e BD00              POP       {PC}                  ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2339                            .dwcfi  cfa_offset, 0
    2340                            ; BRANCH OCCURS                  ; [] 
    2341                            .dwattr $C$DW$97, DW_AT_TI_end_file("../driverlib/shamd5.c")
    2342                            .dwattr $C$DW$97, DW_AT_TI_end_line(0x307)
    2343                            .dwattr $C$DW$97, DW_AT_TI_end_column(0x01)
    2344                            .dwendentry
    2345                            .dwendtag $C$DW$97
    2346                    
    2347                    ;******************************************************************************
    2348                    ;* CONSTANT TABLE                                                             *
    2349                    ;******************************************************************************
    2350 00000370                   .sect   ".text"
    2351                            .align  4
    2352 00000370 FFFFC010  ||$C$CON3||:    .bits   -16368,32
    2353 00000374                   .sect   ".text"
    2354                            .clink
    2355                            .thumbfunc SHAMD5DataProcess
    2356 00000374                   .thumb
    2357                            .global SHAMD5DataProcess
    2358                    
    2359                    $C$DW$108       .dwtag  DW_TAG_subprogram
    2360                            .dwattr $C$DW$108, DW_AT_name("SHAMD5DataProcess")
    2361                            .dwattr $C$DW$108, DW_AT_low_pc(SHAMD5DataProcess)
    2362                            .dwattr $C$DW$108, DW_AT_high_pc(0x00)
    2363                            .dwattr $C$DW$108, DW_AT_TI_symbol_name("SHAMD5DataProcess")
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   44

    2364                            .dwattr $C$DW$108, DW_AT_external
    2365                            .dwattr $C$DW$108, DW_AT_TI_begin_file("../driverlib/shamd5.c")
    2366                            .dwattr $C$DW$108, DW_AT_TI_begin_line(0x328)
    2367                            .dwattr $C$DW$108, DW_AT_TI_begin_column(0x01)
    2368                            .dwattr $C$DW$108, DW_AT_decl_file("../driverlib/shamd5.c")
    2369                            .dwattr $C$DW$108, DW_AT_decl_line(0x328)
    2370                            .dwattr $C$DW$108, DW_AT_decl_column(0x01)
    2371                            .dwattr $C$DW$108, DW_AT_TI_max_frame_size(0x18)
    2372                            .dwpsn  file "../driverlib/shamd5.c",line 810,column 1,is_stmt,address SHAMD5DataProcess,isa 1
    2373                    
    2374                            .dwfde $C$DW$CIE, SHAMD5DataProcess
    2375                    $C$DW$109       .dwtag  DW_TAG_formal_parameter
    2376                            .dwattr $C$DW$109, DW_AT_name("ui32Base")
    2377                            .dwattr $C$DW$109, DW_AT_TI_symbol_name("ui32Base")
    2378                            .dwattr $C$DW$109, DW_AT_type(*$C$DW$T$27)
    2379                            .dwattr $C$DW$109, DW_AT_location[DW_OP_reg0]
    2380                    
    2381                    $C$DW$110       .dwtag  DW_TAG_formal_parameter
    2382                            .dwattr $C$DW$110, DW_AT_name("pui32DataSrc")
    2383                            .dwattr $C$DW$110, DW_AT_TI_symbol_name("pui32DataSrc")
    2384                            .dwattr $C$DW$110, DW_AT_type(*$C$DW$T$34)
    2385                            .dwattr $C$DW$110, DW_AT_location[DW_OP_reg1]
    2386                    
    2387                    $C$DW$111       .dwtag  DW_TAG_formal_parameter
    2388                            .dwattr $C$DW$111, DW_AT_name("ui32DataLength")
    2389                            .dwattr $C$DW$111, DW_AT_TI_symbol_name("ui32DataLength")
    2390                            .dwattr $C$DW$111, DW_AT_type(*$C$DW$T$27)
    2391                            .dwattr $C$DW$111, DW_AT_location[DW_OP_reg2]
    2392                    
    2393                    $C$DW$112       .dwtag  DW_TAG_formal_parameter
    2394                            .dwattr $C$DW$112, DW_AT_name("pui32HashResult")
    2395                            .dwattr $C$DW$112, DW_AT_TI_symbol_name("pui32HashResult")
    2396                            .dwattr $C$DW$112, DW_AT_type(*$C$DW$T$34)
    2397                            .dwattr $C$DW$112, DW_AT_location[DW_OP_reg3]
    2398                    
    2399                    ;----------------------------------------------------------------------
    2400                    ; 808 | SHAMD5DataProcess(uint32_t ui32Base, uint32_t *pui32DataSrc,           
    2401                    ; 809 | uint32_t ui32DataLength, uint32_t *pui32HashResult)                    
    2402                    ;----------------------------------------------------------------------
    2403                    
    2404                    ;*****************************************************************************
    2405                    ;* FUNCTION NAME: SHAMD5DataProcess                                          *
    2406                    ;*                                                                           *
    2407                    ;*   Regs Modified     : A1,A2,A3,A4,SP,LR,SR,FPEXC,FPSCR                    *
    2408                    ;*   Regs Used         : A1,A2,A3,A4,SP,LR,SR,FPEXC,FPSCR                    *
    2409                    ;*   Local Frame Size  : 0 Args + 16 Auto + 4 Save = 20 byte                 *
    2410                    ;*****************************************************************************
    2411 00000374           SHAMD5DataProcess:
    2412                    ;* --------------------------------------------------------------------------*
    2413                            .dwcfi  cfa_offset, 0
    2414 00000374 B500              PUSH      {LR}                  ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2415                            .dwcfi  cfa_offset, 4
    2416                            .dwcfi  save_reg_to_mem, 14, -4
    2417 00000376 0D14F1AD          SUB       SP, SP, #20           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    2418                            .dwcfi  cfa_offset, 24
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   45

    2419                    $C$DW$113       .dwtag  DW_TAG_variable
    2420                            .dwattr $C$DW$113, DW_AT_name("ui32Base")
    2421                            .dwattr $C$DW$113, DW_AT_TI_symbol_name("ui32Base")
    2422                            .dwattr $C$DW$113, DW_AT_type(*$C$DW$T$27)
    2423                            .dwattr $C$DW$113, DW_AT_location[DW_OP_breg13 0]
    2424                    
    2425                    $C$DW$114       .dwtag  DW_TAG_variable
    2426                            .dwattr $C$DW$114, DW_AT_name("pui32DataSrc")
    2427                            .dwattr $C$DW$114, DW_AT_TI_symbol_name("pui32DataSrc")
    2428                            .dwattr $C$DW$114, DW_AT_type(*$C$DW$T$34)
    2429                            .dwattr $C$DW$114, DW_AT_location[DW_OP_breg13 4]
    2430                    
    2431                    $C$DW$115       .dwtag  DW_TAG_variable
    2432                            .dwattr $C$DW$115, DW_AT_name("ui32DataLength")
    2433                            .dwattr $C$DW$115, DW_AT_TI_symbol_name("ui32DataLength")
    2434                            .dwattr $C$DW$115, DW_AT_type(*$C$DW$T$27)
    2435                            .dwattr $C$DW$115, DW_AT_location[DW_OP_breg13 8]
    2436                    
    2437                    $C$DW$116       .dwtag  DW_TAG_variable
    2438                            .dwattr $C$DW$116, DW_AT_name("pui32HashResult")
    2439                            .dwattr $C$DW$116, DW_AT_TI_symbol_name("pui32HashResult")
    2440                            .dwattr $C$DW$116, DW_AT_type(*$C$DW$T$34)
    2441                            .dwattr $C$DW$116, DW_AT_location[DW_OP_breg13 12]
    2442                    
    2443                    ;----------------------------------------------------------------------
    2444                    ; 811 | //                                                                     
    2445                    ; 812 | // Check the arguments.                                                
    2446                    ; 813 | //                                                                     
    2447                    ; 814 | ASSERT(ui32Base == SHAMD5_BASE);                                       
    2448                    ; 815 | ASSERT((ui32DataLength % 64) == 0);                                    
    2449                    ; 817 | //                                                                     
    2450                    ; 818 | // Wait for the context to be ready before writing the mode.           
    2451                    ; 819 | //                                                                     
    2452                    ;----------------------------------------------------------------------
    2453 0000037a 9303              STR       A4, [SP, #12]         ; [DPU_V7M3_PIPE] |810|  ; [ORIG 16-BIT INS]
    2454 0000037c 9202              STR       A3, [SP, #8]          ; [DPU_V7M3_PIPE] |810|  ; [ORIG 16-BIT INS]
    2455 0000037e 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |810|  ; [ORIG 16-BIT INS]
    2456 00000380 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |810|  ; [ORIG 16-BIT INS]
    2457                            .dwpsn  file "../driverlib/shamd5.c",line 820,column 5,is_stmt,isa 1
    2458                    ;----------------------------------------------------------------------
    2459                    ; 820 | while((HWREG(ui32Base + SHAMD5_O_IRQSTATUS) & SHAMD5_INT_CONTEXT_READY)
    2460                    ;     |  ==                                                                    
    2461                    ;----------------------------------------------------------------------
    2462                    ;* --------------------------------------------------------------------------*
    2463                    ;*   BEGIN LOOP ||$C$L25||
    2464                    ;*
    2465                    ;*   Loop source line                : 820
    2466                    ;*   Loop closing brace source line  : 823
    2467                    ;*   Known Minimum Trip Count        : 1
    2468                    ;*   Known Maximum Trip Count        : 4294967295
    2469                    ;*   Known Max Trip Count Factor     : 1
    2470                    ;* --------------------------------------------------------------------------*
    2471 00000382           ||$C$L25||:    
    2472                            .dwpsn  file "../driverlib/shamd5.c",line 820,column 11,is_stmt,isa 1
    2473                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   46

    2474                    ; 821 | 0)                                                                     
    2475                    ; 825 | //                                                                     
    2476                    ; 826 | // Write the length.                                                   
    2477                    ; 827 | //                                                                     
    2478                    ;----------------------------------------------------------------------
    2479 00000382 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |820|  ; [ORIG 16-BIT INS]
    2480 00000384 0118F8D0          LDR       A1, [A1, #280]        ; [DPU_V7M3_PIPE] |820|  ; [KEEP 32-BIT INS]
    2481 00000388 0900              LSRS      A1, A1, #4            ; [DPU_V7M3_PIPE] |820|  ; [ORIG 16-BIT INS]
    2482 0000038a D3FA              BCC       ||$C$L25||            ; [DPU_V7M3_PIPE] |820|  ; [ORIG 16-BIT INS]
    2483                            ; BRANCHCC OCCURS {||$C$L25||}   ; [] |820| 
    2484                    ;* --------------------------------------------------------------------------*
    2485                            .dwpsn  file "../driverlib/shamd5.c",line 828,column 5,is_stmt,isa 1
    2486                    ;----------------------------------------------------------------------
    2487                    ; 828 | SHAMD5HashLengthSet(ui32Base, ui32DataLength);                         
    2488                    ; 830 | //                                                                     
    2489                    ; 831 | // Write the data.                                                     
    2490                    ; 832 | //                                                                     
    2491                    ;----------------------------------------------------------------------
    2492 0000038c 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |828|  ; [ORIG 16-BIT INS]
    2493 0000038e 9902              LDR       A2, [SP, #8]          ; [DPU_V7M3_PIPE] |828|  ; [ORIG 16-BIT INS]
    2494                    $C$DW$117       .dwtag  DW_TAG_TI_branch
    2495                            .dwattr $C$DW$117, DW_AT_low_pc(0x00)
    2496                            .dwattr $C$DW$117, DW_AT_name("SHAMD5HashLengthSet")
    2497                            .dwattr $C$DW$117, DW_AT_TI_call
    2498                    
    2499 00000390 FFFEF7FF!         BL        SHAMD5HashLengthSet   ; [DPU_V7M3_PIPE] |828|  ; [KEEP 32-BIT INS]
    2500                            ; CALL OCCURS {SHAMD5HashLengthSet }  ; [] |828| 
    2501                            .dwpsn  file "../driverlib/shamd5.c",line 833,column 5,is_stmt,isa 1
    2502                    ;----------------------------------------------------------------------
    2503                    ; 833 | _SHAMD5DataWriteMultiple(ui32Base, pui32DataSrc, ui32DataLength);      
    2504                    ; 835 | //                                                                     
    2505                    ; 836 | // Wait for the output to be ready.                                    
    2506                    ; 837 | //                                                                     
    2507                    ;----------------------------------------------------------------------
    2508 00000394 9A02              LDR       A3, [SP, #8]          ; [DPU_V7M3_PIPE] |833|  ; [ORIG 16-BIT INS]
    2509 00000396 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |833|  ; [ORIG 16-BIT INS]
    2510 00000398 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |833|  ; [ORIG 16-BIT INS]
    2511                    $C$DW$118       .dwtag  DW_TAG_TI_branch
    2512                            .dwattr $C$DW$118, DW_AT_low_pc(0x00)
    2513                            .dwattr $C$DW$118, DW_AT_name("_SHAMD5DataWriteMultiple")
    2514                            .dwattr $C$DW$118, DW_AT_TI_call
    2515                    
    2516 0000039a FFFEF7FF!         BL        _SHAMD5DataWriteMultiple ; [DPU_V7M3_PIPE] |833|  ; [KEEP 32-BIT INS]
    2517                            ; CALL OCCURS {_SHAMD5DataWriteMultiple }  ; [] |833| 
    2518                            .dwpsn  file "../driverlib/shamd5.c",line 838,column 5,is_stmt,isa 1
    2519                    ;----------------------------------------------------------------------
    2520                    ; 838 | while((HWREG(ui32Base + SHAMD5_O_IRQSTATUS) & SHAMD5_INT_OUTPUT_READY)
    2521                    ;     | ==                                                                     
    2522                    ;----------------------------------------------------------------------
    2523                    ;* --------------------------------------------------------------------------*
    2524                    ;*   BEGIN LOOP ||$C$L26||
    2525                    ;*
    2526                    ;*   Loop source line                : 838
    2527                    ;*   Loop closing brace source line  : 841
    2528                    ;*   Known Minimum Trip Count        : 1
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   47

    2529                    ;*   Known Maximum Trip Count        : 4294967295
    2530                    ;*   Known Max Trip Count Factor     : 1
    2531                    ;* --------------------------------------------------------------------------*
    2532 0000039e           ||$C$L26||:    
    2533                            .dwpsn  file "../driverlib/shamd5.c",line 838,column 11,is_stmt,isa 1
    2534                    ;----------------------------------------------------------------------
    2535                    ; 839 | 0)                                                                     
    2536                    ; 843 | //                                                                     
    2537                    ; 844 | // Read the result.                                                    
    2538                    ; 845 | //                                                                     
    2539                    ;----------------------------------------------------------------------
    2540 0000039e 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |838|  ; [ORIG 16-BIT INS]
    2541 000003a0 0118F8D0          LDR       A1, [A1, #280]        ; [DPU_V7M3_PIPE] |838|  ; [KEEP 32-BIT INS]
    2542 000003a4 0840              LSRS      A1, A1, #1            ; [DPU_V7M3_PIPE] |838|  ; [ORIG 16-BIT INS]
    2543 000003a6 D3FA              BCC       ||$C$L26||            ; [DPU_V7M3_PIPE] |838|  ; [ORIG 16-BIT INS]
    2544                            ; BRANCHCC OCCURS {||$C$L26||}   ; [] |838| 
    2545                    ;* --------------------------------------------------------------------------*
    2546                            .dwpsn  file "../driverlib/shamd5.c",line 846,column 5,is_stmt,isa 1
    2547                    ;----------------------------------------------------------------------
    2548                    ; 846 | SHAMD5ResultRead(ui32Base, pui32HashResult);                           
    2549                    ;----------------------------------------------------------------------
    2550 000003a8 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |846|  ; [ORIG 16-BIT INS]
    2551 000003aa 9903              LDR       A2, [SP, #12]         ; [DPU_V7M3_PIPE] |846|  ; [ORIG 16-BIT INS]
    2552                    $C$DW$119       .dwtag  DW_TAG_TI_branch
    2553                            .dwattr $C$DW$119, DW_AT_low_pc(0x00)
    2554                            .dwattr $C$DW$119, DW_AT_name("SHAMD5ResultRead")
    2555                            .dwattr $C$DW$119, DW_AT_TI_call
    2556                    
    2557 000003ac FFFEF7FF!         BL        SHAMD5ResultRead      ; [DPU_V7M3_PIPE] |846|  ; [KEEP 32-BIT INS]
    2558                            ; CALL OCCURS {SHAMD5ResultRead }  ; [] |846| 
    2559                            .dwpsn  file "../driverlib/shamd5.c",line 847,column 1,is_stmt,isa 1
    2560 000003b0 B005              ADD       SP, SP, #20           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2561                            .dwcfi  cfa_offset, 4
    2562                    $C$DW$120       .dwtag  DW_TAG_TI_branch
    2563                            .dwattr $C$DW$120, DW_AT_low_pc(0x00)
    2564                            .dwattr $C$DW$120, DW_AT_TI_return
    2565                    
    2566 000003b2 BD00              POP       {PC}                  ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2567                            .dwcfi  cfa_offset, 0
    2568                            ; BRANCH OCCURS                  ; [] 
    2569                            .dwattr $C$DW$108, DW_AT_TI_end_file("../driverlib/shamd5.c")
    2570                            .dwattr $C$DW$108, DW_AT_TI_end_line(0x34f)
    2571                            .dwattr $C$DW$108, DW_AT_TI_end_column(0x01)
    2572                            .dwendentry
    2573                            .dwendtag $C$DW$108
    2574                    
    2575 000003b4                   .sect   ".text"
    2576                            .clink
    2577                            .thumbfunc SHAMD5HMACProcess
    2578 000003b4                   .thumb
    2579                            .global SHAMD5HMACProcess
    2580                    
    2581                    $C$DW$121       .dwtag  DW_TAG_subprogram
    2582                            .dwattr $C$DW$121, DW_AT_name("SHAMD5HMACProcess")
    2583                            .dwattr $C$DW$121, DW_AT_low_pc(SHAMD5HMACProcess)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   48

    2584                            .dwattr $C$DW$121, DW_AT_high_pc(0x00)
    2585                            .dwattr $C$DW$121, DW_AT_TI_symbol_name("SHAMD5HMACProcess")
    2586                            .dwattr $C$DW$121, DW_AT_external
    2587                            .dwattr $C$DW$121, DW_AT_TI_begin_file("../driverlib/shamd5.c")
    2588                            .dwattr $C$DW$121, DW_AT_TI_begin_line(0x371)
    2589                            .dwattr $C$DW$121, DW_AT_TI_begin_column(0x01)
    2590                            .dwattr $C$DW$121, DW_AT_decl_file("../driverlib/shamd5.c")
    2591                            .dwattr $C$DW$121, DW_AT_decl_line(0x371)
    2592                            .dwattr $C$DW$121, DW_AT_decl_column(0x01)
    2593                            .dwattr $C$DW$121, DW_AT_TI_max_frame_size(0x18)
    2594                            .dwpsn  file "../driverlib/shamd5.c",line 883,column 1,is_stmt,address SHAMD5HMACProcess,isa 1
    2595                    
    2596                            .dwfde $C$DW$CIE, SHAMD5HMACProcess
    2597                    $C$DW$122       .dwtag  DW_TAG_formal_parameter
    2598                            .dwattr $C$DW$122, DW_AT_name("ui32Base")
    2599                            .dwattr $C$DW$122, DW_AT_TI_symbol_name("ui32Base")
    2600                            .dwattr $C$DW$122, DW_AT_type(*$C$DW$T$27)
    2601                            .dwattr $C$DW$122, DW_AT_location[DW_OP_reg0]
    2602                    
    2603                    $C$DW$123       .dwtag  DW_TAG_formal_parameter
    2604                            .dwattr $C$DW$123, DW_AT_name("pui32DataSrc")
    2605                            .dwattr $C$DW$123, DW_AT_TI_symbol_name("pui32DataSrc")
    2606                            .dwattr $C$DW$123, DW_AT_type(*$C$DW$T$34)
    2607                            .dwattr $C$DW$123, DW_AT_location[DW_OP_reg1]
    2608                    
    2609                    $C$DW$124       .dwtag  DW_TAG_formal_parameter
    2610                            .dwattr $C$DW$124, DW_AT_name("ui32DataLength")
    2611                            .dwattr $C$DW$124, DW_AT_TI_symbol_name("ui32DataLength")
    2612                            .dwattr $C$DW$124, DW_AT_type(*$C$DW$T$27)
    2613                            .dwattr $C$DW$124, DW_AT_location[DW_OP_reg2]
    2614                    
    2615                    $C$DW$125       .dwtag  DW_TAG_formal_parameter
    2616                            .dwattr $C$DW$125, DW_AT_name("pui32HashResult")
    2617                            .dwattr $C$DW$125, DW_AT_TI_symbol_name("pui32HashResult")
    2618                            .dwattr $C$DW$125, DW_AT_type(*$C$DW$T$34)
    2619                            .dwattr $C$DW$125, DW_AT_location[DW_OP_reg3]
    2620                    
    2621                    ;----------------------------------------------------------------------
    2622                    ; 881 | SHAMD5HMACProcess(uint32_t ui32Base, uint32_t *pui32DataSrc,           
    2623                    ; 882 | uint32_t ui32DataLength, uint32_t *pui32HashResult)                    
    2624                    ;----------------------------------------------------------------------
    2625                    
    2626                    ;*****************************************************************************
    2627                    ;* FUNCTION NAME: SHAMD5HMACProcess                                          *
    2628                    ;*                                                                           *
    2629                    ;*   Regs Modified     : A1,A2,A3,A4,SP,LR,SR,FPEXC,FPSCR                    *
    2630                    ;*   Regs Used         : A1,A2,A3,A4,SP,LR,SR,FPEXC,FPSCR                    *
    2631                    ;*   Local Frame Size  : 0 Args + 16 Auto + 4 Save = 20 byte                 *
    2632                    ;*****************************************************************************
    2633 000003b4           SHAMD5HMACProcess:
    2634                    ;* --------------------------------------------------------------------------*
    2635                            .dwcfi  cfa_offset, 0
    2636 000003b4 B500              PUSH      {LR}                  ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2637                            .dwcfi  cfa_offset, 4
    2638                            .dwcfi  save_reg_to_mem, 14, -4
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   49

    2639 000003b6 0D14F1AD          SUB       SP, SP, #20           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    2640                            .dwcfi  cfa_offset, 24
    2641                    $C$DW$126       .dwtag  DW_TAG_variable
    2642                            .dwattr $C$DW$126, DW_AT_name("ui32Base")
    2643                            .dwattr $C$DW$126, DW_AT_TI_symbol_name("ui32Base")
    2644                            .dwattr $C$DW$126, DW_AT_type(*$C$DW$T$27)
    2645                            .dwattr $C$DW$126, DW_AT_location[DW_OP_breg13 0]
    2646                    
    2647                    $C$DW$127       .dwtag  DW_TAG_variable
    2648                            .dwattr $C$DW$127, DW_AT_name("pui32DataSrc")
    2649                            .dwattr $C$DW$127, DW_AT_TI_symbol_name("pui32DataSrc")
    2650                            .dwattr $C$DW$127, DW_AT_type(*$C$DW$T$34)
    2651                            .dwattr $C$DW$127, DW_AT_location[DW_OP_breg13 4]
    2652                    
    2653                    $C$DW$128       .dwtag  DW_TAG_variable
    2654                            .dwattr $C$DW$128, DW_AT_name("ui32DataLength")
    2655                            .dwattr $C$DW$128, DW_AT_TI_symbol_name("ui32DataLength")
    2656                            .dwattr $C$DW$128, DW_AT_type(*$C$DW$T$27)
    2657                            .dwattr $C$DW$128, DW_AT_location[DW_OP_breg13 8]
    2658                    
    2659                    $C$DW$129       .dwtag  DW_TAG_variable
    2660                            .dwattr $C$DW$129, DW_AT_name("pui32HashResult")
    2661                            .dwattr $C$DW$129, DW_AT_TI_symbol_name("pui32HashResult")
    2662                            .dwattr $C$DW$129, DW_AT_type(*$C$DW$T$34)
    2663                            .dwattr $C$DW$129, DW_AT_location[DW_OP_breg13 12]
    2664                    
    2665                    ;----------------------------------------------------------------------
    2666                    ; 884 | //                                                                     
    2667                    ; 885 | // Check the arguments.                                                
    2668                    ; 886 | //                                                                     
    2669                    ; 887 | ASSERT(ui32Base == SHAMD5_BASE);                                       
    2670                    ; 889 | //                                                                     
    2671                    ; 890 | // Wait for the context to be ready before writing the mode.           
    2672                    ; 891 | //                                                                     
    2673                    ;----------------------------------------------------------------------
    2674 000003ba 9303              STR       A4, [SP, #12]         ; [DPU_V7M3_PIPE] |883|  ; [ORIG 16-BIT INS]
    2675 000003bc 9202              STR       A3, [SP, #8]          ; [DPU_V7M3_PIPE] |883|  ; [ORIG 16-BIT INS]
    2676 000003be 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |883|  ; [ORIG 16-BIT INS]
    2677 000003c0 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |883|  ; [ORIG 16-BIT INS]
    2678                            .dwpsn  file "../driverlib/shamd5.c",line 892,column 5,is_stmt,isa 1
    2679                    ;----------------------------------------------------------------------
    2680                    ; 892 | while((HWREG(ui32Base + SHAMD5_O_IRQSTATUS) & SHAMD5_INT_CONTEXT_READY)
    2681                    ;     |  ==                                                                    
    2682                    ;----------------------------------------------------------------------
    2683                    ;* --------------------------------------------------------------------------*
    2684                    ;*   BEGIN LOOP ||$C$L27||
    2685                    ;*
    2686                    ;*   Loop source line                : 892
    2687                    ;*   Loop closing brace source line  : 895
    2688                    ;*   Known Minimum Trip Count        : 1
    2689                    ;*   Known Maximum Trip Count        : 4294967295
    2690                    ;*   Known Max Trip Count Factor     : 1
    2691                    ;* --------------------------------------------------------------------------*
    2692 000003c2           ||$C$L27||:    
    2693                            .dwpsn  file "../driverlib/shamd5.c",line 892,column 11,is_stmt,isa 1
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   50

    2694                    ;----------------------------------------------------------------------
    2695                    ; 893 | 0)                                                                     
    2696                    ; 897 | //                                                                     
    2697                    ; 898 | // Write the length.                                                   
    2698                    ; 899 | //                                                                     
    2699                    ;----------------------------------------------------------------------
    2700 000003c2 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |892|  ; [ORIG 16-BIT INS]
    2701 000003c4 0118F8D0          LDR       A1, [A1, #280]        ; [DPU_V7M3_PIPE] |892|  ; [KEEP 32-BIT INS]
    2702 000003c8 0900              LSRS      A1, A1, #4            ; [DPU_V7M3_PIPE] |892|  ; [ORIG 16-BIT INS]
    2703 000003ca D3FA              BCC       ||$C$L27||            ; [DPU_V7M3_PIPE] |892|  ; [ORIG 16-BIT INS]
    2704                            ; BRANCHCC OCCURS {||$C$L27||}   ; [] |892| 
    2705                    ;* --------------------------------------------------------------------------*
    2706                            .dwpsn  file "../driverlib/shamd5.c",line 900,column 5,is_stmt,isa 1
    2707                    ;----------------------------------------------------------------------
    2708                    ; 900 | SHAMD5HashLengthSet(ui32Base, ui32DataLength);                         
    2709                    ; 902 | //                                                                     
    2710                    ; 903 | // Write the data in the registers.                                    
    2711                    ; 904 | //                                                                     
    2712                    ;----------------------------------------------------------------------
    2713 000003cc 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |900|  ; [ORIG 16-BIT INS]
    2714 000003ce 9902              LDR       A2, [SP, #8]          ; [DPU_V7M3_PIPE] |900|  ; [ORIG 16-BIT INS]
    2715                    $C$DW$130       .dwtag  DW_TAG_TI_branch
    2716                            .dwattr $C$DW$130, DW_AT_low_pc(0x00)
    2717                            .dwattr $C$DW$130, DW_AT_name("SHAMD5HashLengthSet")
    2718                            .dwattr $C$DW$130, DW_AT_TI_call
    2719                    
    2720 000003d0 FFFEF7FF!         BL        SHAMD5HashLengthSet   ; [DPU_V7M3_PIPE] |900|  ; [KEEP 32-BIT INS]
    2721                            ; CALL OCCURS {SHAMD5HashLengthSet }  ; [] |900| 
    2722                            .dwpsn  file "../driverlib/shamd5.c",line 905,column 5,is_stmt,isa 1
    2723                    ;----------------------------------------------------------------------
    2724                    ; 905 | _SHAMD5DataWriteMultiple(ui32Base, pui32DataSrc, ui32DataLength);      
    2725                    ; 907 | //                                                                     
    2726                    ; 908 | // Wait for the output to be ready.                                    
    2727                    ; 909 | //                                                                     
    2728                    ;----------------------------------------------------------------------
    2729 000003d4 9A02              LDR       A3, [SP, #8]          ; [DPU_V7M3_PIPE] |905|  ; [ORIG 16-BIT INS]
    2730 000003d6 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |905|  ; [ORIG 16-BIT INS]
    2731 000003d8 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |905|  ; [ORIG 16-BIT INS]
    2732                    $C$DW$131       .dwtag  DW_TAG_TI_branch
    2733                            .dwattr $C$DW$131, DW_AT_low_pc(0x00)
    2734                            .dwattr $C$DW$131, DW_AT_name("_SHAMD5DataWriteMultiple")
    2735                            .dwattr $C$DW$131, DW_AT_TI_call
    2736                    
    2737 000003da FFFEF7FF!         BL        _SHAMD5DataWriteMultiple ; [DPU_V7M3_PIPE] |905|  ; [KEEP 32-BIT INS]
    2738                            ; CALL OCCURS {_SHAMD5DataWriteMultiple }  ; [] |905| 
    2739                            .dwpsn  file "../driverlib/shamd5.c",line 910,column 5,is_stmt,isa 1
    2740                    ;----------------------------------------------------------------------
    2741                    ; 910 | while((HWREG(ui32Base + SHAMD5_O_IRQSTATUS) & SHAMD5_INT_OUTPUT_READY)
    2742                    ;     | ==                                                                     
    2743                    ;----------------------------------------------------------------------
    2744                    ;* --------------------------------------------------------------------------*
    2745                    ;*   BEGIN LOOP ||$C$L28||
    2746                    ;*
    2747                    ;*   Loop source line                : 910
    2748                    ;*   Loop closing brace source line  : 913
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   51

    2749                    ;*   Known Minimum Trip Count        : 1
    2750                    ;*   Known Maximum Trip Count        : 4294967295
    2751                    ;*   Known Max Trip Count Factor     : 1
    2752                    ;* --------------------------------------------------------------------------*
    2753 000003de           ||$C$L28||:    
    2754                            .dwpsn  file "../driverlib/shamd5.c",line 910,column 11,is_stmt,isa 1
    2755                    ;----------------------------------------------------------------------
    2756                    ; 911 | 0)                                                                     
    2757                    ; 915 | //                                                                     
    2758                    ; 916 | // Read the result.                                                    
    2759                    ; 917 | //                                                                     
    2760                    ;----------------------------------------------------------------------
    2761 000003de 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |910|  ; [ORIG 16-BIT INS]
    2762 000003e0 0118F8D0          LDR       A1, [A1, #280]        ; [DPU_V7M3_PIPE] |910|  ; [KEEP 32-BIT INS]
    2763 000003e4 0840              LSRS      A1, A1, #1            ; [DPU_V7M3_PIPE] |910|  ; [ORIG 16-BIT INS]
    2764 000003e6 D3FA              BCC       ||$C$L28||            ; [DPU_V7M3_PIPE] |910|  ; [ORIG 16-BIT INS]
    2765                            ; BRANCHCC OCCURS {||$C$L28||}   ; [] |910| 
    2766                    ;* --------------------------------------------------------------------------*
    2767                            .dwpsn  file "../driverlib/shamd5.c",line 918,column 5,is_stmt,isa 1
    2768                    ;----------------------------------------------------------------------
    2769                    ; 918 | SHAMD5ResultRead(ui32Base, pui32HashResult);                           
    2770                    ;----------------------------------------------------------------------
    2771 000003e8 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |918|  ; [ORIG 16-BIT INS]
    2772 000003ea 9903              LDR       A2, [SP, #12]         ; [DPU_V7M3_PIPE] |918|  ; [ORIG 16-BIT INS]
    2773                    $C$DW$132       .dwtag  DW_TAG_TI_branch
    2774                            .dwattr $C$DW$132, DW_AT_low_pc(0x00)
    2775                            .dwattr $C$DW$132, DW_AT_name("SHAMD5ResultRead")
    2776                            .dwattr $C$DW$132, DW_AT_TI_call
    2777                    
    2778 000003ec FFFEF7FF!         BL        SHAMD5ResultRead      ; [DPU_V7M3_PIPE] |918|  ; [KEEP 32-BIT INS]
    2779                            ; CALL OCCURS {SHAMD5ResultRead }  ; [] |918| 
    2780                            .dwpsn  file "../driverlib/shamd5.c",line 919,column 1,is_stmt,isa 1
    2781 000003f0 B005              ADD       SP, SP, #20           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2782                            .dwcfi  cfa_offset, 4
    2783                    $C$DW$133       .dwtag  DW_TAG_TI_branch
    2784                            .dwattr $C$DW$133, DW_AT_low_pc(0x00)
    2785                            .dwattr $C$DW$133, DW_AT_TI_return
    2786                    
    2787 000003f2 BD00              POP       {PC}                  ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2788                            .dwcfi  cfa_offset, 0
    2789                            ; BRANCH OCCURS                  ; [] 
    2790                            .dwattr $C$DW$121, DW_AT_TI_end_file("../driverlib/shamd5.c")
    2791                            .dwattr $C$DW$121, DW_AT_TI_end_line(0x397)
    2792                            .dwattr $C$DW$121, DW_AT_TI_end_column(0x01)
    2793                            .dwendentry
    2794                            .dwendtag $C$DW$121
    2795                    
    2796                    ;******************************************************************************
    2797                    ;* CONSTANT TABLE                                                             *
    2798                    ;******************************************************************************
    2799 000003f4                   .sect   ".text"
    2800                            .align  4
    2801 000003f4 FFFFC01C  ||$C$CON4||:    .bits   -16356,32
    2802 000003f8                   .sect   ".text"
    2803                            .clink
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   52

    2804                            .thumbfunc SHAMD5HMACPPKeyGenerate
    2805 000003f8                   .thumb
    2806                            .global SHAMD5HMACPPKeyGenerate
    2807                    
    2808                    $C$DW$134       .dwtag  DW_TAG_subprogram
    2809                            .dwattr $C$DW$134, DW_AT_name("SHAMD5HMACPPKeyGenerate")
    2810                            .dwattr $C$DW$134, DW_AT_low_pc(SHAMD5HMACPPKeyGenerate)
    2811                            .dwattr $C$DW$134, DW_AT_high_pc(0x00)
    2812                            .dwattr $C$DW$134, DW_AT_TI_symbol_name("SHAMD5HMACPPKeyGenerate")
    2813                            .dwattr $C$DW$134, DW_AT_external
    2814                            .dwattr $C$DW$134, DW_AT_TI_begin_file("../driverlib/shamd5.c")
    2815                            .dwattr $C$DW$134, DW_AT_TI_begin_line(0x3af)
    2816                            .dwattr $C$DW$134, DW_AT_TI_begin_column(0x01)
    2817                            .dwattr $C$DW$134, DW_AT_decl_file("../driverlib/shamd5.c")
    2818                            .dwattr $C$DW$134, DW_AT_decl_line(0x3af)
    2819                            .dwattr $C$DW$134, DW_AT_decl_column(0x01)
    2820                            .dwattr $C$DW$134, DW_AT_TI_max_frame_size(0x10)
    2821                            .dwpsn  file "../driverlib/shamd5.c",line 945,column 1,is_stmt,address SHAMD5HMACPPKeyGenerate
    2822                    
    2823                            .dwfde $C$DW$CIE, SHAMD5HMACPPKeyGenerate
    2824                    $C$DW$135       .dwtag  DW_TAG_formal_parameter
    2825                            .dwattr $C$DW$135, DW_AT_name("ui32Base")
    2826                            .dwattr $C$DW$135, DW_AT_TI_symbol_name("ui32Base")
    2827                            .dwattr $C$DW$135, DW_AT_type(*$C$DW$T$27)
    2828                            .dwattr $C$DW$135, DW_AT_location[DW_OP_reg0]
    2829                    
    2830                    $C$DW$136       .dwtag  DW_TAG_formal_parameter
    2831                            .dwattr $C$DW$136, DW_AT_name("pui32Key")
    2832                            .dwattr $C$DW$136, DW_AT_TI_symbol_name("pui32Key")
    2833                            .dwattr $C$DW$136, DW_AT_type(*$C$DW$T$34)
    2834                            .dwattr $C$DW$136, DW_AT_location[DW_OP_reg1]
    2835                    
    2836                    $C$DW$137       .dwtag  DW_TAG_formal_parameter
    2837                            .dwattr $C$DW$137, DW_AT_name("pui32PPKey")
    2838                            .dwattr $C$DW$137, DW_AT_TI_symbol_name("pui32PPKey")
    2839                            .dwattr $C$DW$137, DW_AT_type(*$C$DW$T$34)
    2840                            .dwattr $C$DW$137, DW_AT_location[DW_OP_reg2]
    2841                    
    2842                    ;----------------------------------------------------------------------
    2843                    ; 943 | SHAMD5HMACPPKeyGenerate(uint32_t ui32Base, uint32_t *pui32Key,         
    2844                    ; 944 | uint32_t *pui32PPKey)                                                  
    2845                    ;----------------------------------------------------------------------
    2846                    
    2847                    ;*****************************************************************************
    2848                    ;* FUNCTION NAME: SHAMD5HMACPPKeyGenerate                                    *
    2849                    ;*                                                                           *
    2850                    ;*   Regs Modified     : A1,A2,A3,A4,SP,SR                                   *
    2851                    ;*   Regs Used         : A1,A2,A3,A4,SP,LR,SR                                *
    2852                    ;*   Local Frame Size  : 0 Args + 16 Auto + 0 Save = 16 byte                 *
    2853                    ;*****************************************************************************
    2854 000003f8           SHAMD5HMACPPKeyGenerate:
    2855                    ;* --------------------------------------------------------------------------*
    2856                            .dwcfi  cfa_offset, 0
    2857 000003f8 0D10F1AD          SUB       SP, SP, #16           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    2858                            .dwcfi  cfa_offset, 16
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   53

    2859                    $C$DW$138       .dwtag  DW_TAG_variable
    2860                            .dwattr $C$DW$138, DW_AT_name("ui32Base")
    2861                            .dwattr $C$DW$138, DW_AT_TI_symbol_name("ui32Base")
    2862                            .dwattr $C$DW$138, DW_AT_type(*$C$DW$T$27)
    2863                            .dwattr $C$DW$138, DW_AT_location[DW_OP_breg13 0]
    2864                    
    2865                    $C$DW$139       .dwtag  DW_TAG_variable
    2866                            .dwattr $C$DW$139, DW_AT_name("pui32Key")
    2867                            .dwattr $C$DW$139, DW_AT_TI_symbol_name("pui32Key")
    2868                            .dwattr $C$DW$139, DW_AT_type(*$C$DW$T$34)
    2869                            .dwattr $C$DW$139, DW_AT_location[DW_OP_breg13 4]
    2870                    
    2871                    $C$DW$140       .dwtag  DW_TAG_variable
    2872                            .dwattr $C$DW$140, DW_AT_name("pui32PPKey")
    2873                            .dwattr $C$DW$140, DW_AT_TI_symbol_name("pui32PPKey")
    2874                            .dwattr $C$DW$140, DW_AT_type(*$C$DW$T$34)
    2875                            .dwattr $C$DW$140, DW_AT_location[DW_OP_breg13 8]
    2876                    
    2877                    $C$DW$141       .dwtag  DW_TAG_variable
    2878                            .dwattr $C$DW$141, DW_AT_name("ui32Index")
    2879                            .dwattr $C$DW$141, DW_AT_TI_symbol_name("ui32Index")
    2880                            .dwattr $C$DW$141, DW_AT_type(*$C$DW$T$27)
    2881                            .dwattr $C$DW$141, DW_AT_location[DW_OP_breg13 12]
    2882                    
    2883                    ;----------------------------------------------------------------------
    2884                    ; 946 | uint32_t ui32Index;                                                    
    2885                    ; 948 | //                                                                     
    2886                    ; 949 | // Check the arguments.                                                
    2887                    ; 950 | //                                                                     
    2888                    ; 951 | ASSERT(ui32Base == SHAMD5_BASE);                                       
    2889                    ; 953 | //                                                                     
    2890                    ; 954 | // Wait for the context to be ready before writing the mode.           
    2891                    ; 955 | //                                                                     
    2892                    ;----------------------------------------------------------------------
    2893 000003fc 9202              STR       A3, [SP, #8]          ; [DPU_V7M3_PIPE] |945|  ; [ORIG 16-BIT INS]
    2894 000003fe 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |945|  ; [ORIG 16-BIT INS]
    2895 00000400 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |945|  ; [ORIG 16-BIT INS]
    2896                            .dwpsn  file "../driverlib/shamd5.c",line 956,column 5,is_stmt,isa 1
    2897                    ;----------------------------------------------------------------------
    2898                    ; 956 | while((HWREG(ui32Base + SHAMD5_O_IRQSTATUS) & SHAMD5_INT_CONTEXT_READY)
    2899                    ;     |  ==                                                                    
    2900                    ;----------------------------------------------------------------------
    2901                    ;* --------------------------------------------------------------------------*
    2902                    ;*   BEGIN LOOP ||$C$L29||
    2903                    ;*
    2904                    ;*   Loop source line                : 956
    2905                    ;*   Loop closing brace source line  : 959
    2906                    ;*   Known Minimum Trip Count        : 1
    2907                    ;*   Known Maximum Trip Count        : 4294967295
    2908                    ;*   Known Max Trip Count Factor     : 1
    2909                    ;* --------------------------------------------------------------------------*
    2910 00000402           ||$C$L29||:    
    2911                            .dwpsn  file "../driverlib/shamd5.c",line 956,column 11,is_stmt,isa 1
    2912                    ;----------------------------------------------------------------------
    2913                    ; 957 | 0)                                                                     
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   54

    2914                    ; 961 | //                                                                     
    2915                    ; 962 | // Write the HMAC key.                                                 
    2916                    ; 963 | //                                                                     
    2917                    ;----------------------------------------------------------------------
    2918 00000402 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |956|  ; [ORIG 16-BIT INS]
    2919 00000404 0118F8D0          LDR       A1, [A1, #280]        ; [DPU_V7M3_PIPE] |956|  ; [KEEP 32-BIT INS]
    2920 00000408 0900              LSRS      A1, A1, #4            ; [DPU_V7M3_PIPE] |956|  ; [ORIG 16-BIT INS]
    2921 0000040a D3FA              BCC       ||$C$L29||            ; [DPU_V7M3_PIPE] |956|  ; [ORIG 16-BIT INS]
    2922                            ; BRANCHCC OCCURS {||$C$L29||}   ; [] |956| 
    2923                    ;* --------------------------------------------------------------------------*
    2924                            .dwpsn  file "../driverlib/shamd5.c",line 964,column 9,is_stmt,isa 1
    2925                    ;----------------------------------------------------------------------
    2926                    ; 964 | for(ui32Index = 0; ui32Index < 64; ui32Index += 4)                     
    2927                    ;----------------------------------------------------------------------
    2928 0000040c 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |964|  ; [ORIG 16-BIT INS]
    2929 0000040e 9003              STR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |964|  ; [ORIG 16-BIT INS]
    2930                            .dwpsn  file "../driverlib/shamd5.c",line 964,column 24,is_stmt,isa 1
    2931 00000410 9803              LDR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |964|  ; [ORIG 16-BIT INS]
    2932 00000412 2840              CMP       A1, #64               ; [DPU_V7M3_PIPE] |964|  ; [ORIG 16-BIT INS]
    2933 00000414 D20C              BCS       ||$C$L31||            ; [DPU_V7M3_PIPE] |964|  ; [ORIG 16-BIT INS]
    2934                            ; BRANCHCC OCCURS {||$C$L31||}   ; [] |964| 
    2935                    ;* --------------------------------------------------------------------------*
    2936                    ;*   BEGIN LOOP ||$C$L30||
    2937                    ;*
    2938                    ;*   Loop source line                : 964
    2939                    ;*   Loop closing brace source line  : 967
    2940                    ;*   Known Minimum Trip Count        : 1
    2941                    ;*   Known Maximum Trip Count        : 4294967295
    2942                    ;*   Known Max Trip Count Factor     : 1
    2943                    ;* --------------------------------------------------------------------------*
    2944 00000416           ||$C$L30||:    
    2945                            .dwpsn  file "../driverlib/shamd5.c",line 966,column 9,is_stmt,isa 1
    2946                    ;----------------------------------------------------------------------
    2947                    ; 966 | HWREG(ui32Base + SHAMD5_O_ODIGEST_A + ui32Index) = *pui32Key++;        
    2948                    ; 969 | //                                                                     
    2949                    ; 970 | // Set the flag to cause the HMAC key to be pre-processed.             
    2950                    ; 971 | //                                                                     
    2951                    ;----------------------------------------------------------------------
    2952 00000416 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |966|  ; [ORIG 16-BIT INS]
    2953 00000418 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |966|  ; [ORIG 16-BIT INS]
    2954 0000041a 2B04F851          LDR       A3, [A2], #4          ; [DPU_V7M3_PIPE] |966|  ; [KEEP 32-BIT INS]
    2955 0000041e 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |966|  ; [ORIG 16-BIT INS]
    2956 00000420 9903              LDR       A2, [SP, #12]         ; [DPU_V7M3_PIPE] |966|  ; [ORIG 16-BIT INS]
    2957 00000422 500A              STR       A3, [A2, +A1]         ; [DPU_V7M3_PIPE] |966|  ; [ORIG 16-BIT INS]
    2958                            .dwpsn  file "../driverlib/shamd5.c",line 964,column 40,is_stmt,isa 1
    2959 00000424 9803              LDR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |964|  ; [ORIG 16-BIT INS]
    2960 00000426 1D00              ADDS      A1, A1, #4            ; [DPU_V7M3_PIPE] |964|  ; [ORIG 16-BIT INS]
    2961 00000428 9003              STR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |964|  ; [ORIG 16-BIT INS]
    2962                            .dwpsn  file "../driverlib/shamd5.c",line 964,column 24,is_stmt,isa 1
    2963 0000042a 9803              LDR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |964|  ; [ORIG 16-BIT INS]
    2964 0000042c 2840              CMP       A1, #64               ; [DPU_V7M3_PIPE] |964|  ; [ORIG 16-BIT INS]
    2965 0000042e D3F2              BCC       ||$C$L30||            ; [DPU_V7M3_PIPE] |964|  ; [ORIG 16-BIT INS]
    2966                            ; BRANCHCC OCCURS {||$C$L30||}   ; [] |964| 
    2967                    ;* --------------------------------------------------------------------------*
    2968 00000430           ||$C$L31||:    
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   55

    2969                            .dwpsn  file "../driverlib/shamd5.c",line 972,column 5,is_stmt,isa 1
    2970                    ;----------------------------------------------------------------------
    2971                    ; 972 | HWREG(ui32Base + SHAMD5_O_MODE) |= SHAMD5_MODE_HMAC_KEY_PROC;          
    2972                    ; 974 | //                                                                     
    2973                    ; 975 | // Set the length to zero to start the HMAC key pre-processing.        
    2974                    ; 976 | //                                                                     
    2975                    ;----------------------------------------------------------------------
    2976 00000430 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |972|  ; [ORIG 16-BIT INS]
    2977 00000432 3044              ADDS      A1, A1, #68           ; [DPU_V7M3_PIPE] |972|  ; [ORIG 16-BIT INS]
    2978 00000434 6801              LDR       A2, [A1, #0]          ; [DPU_V7M3_PIPE] |972|  ; [ORIG 16-BIT INS]
    2979 00000436 0120F041          ORR       A2, A2, #32           ; [DPU_V7M3_PIPE] |972|  ; [KEEP 32-BIT INS]
    2980 0000043a 6001              STR       A2, [A1, #0]          ; [DPU_V7M3_PIPE] |972|  ; [ORIG 16-BIT INS]
    2981                            .dwpsn  file "../driverlib/shamd5.c",line 977,column 5,is_stmt,isa 1
    2982                    ;----------------------------------------------------------------------
    2983                    ; 977 | HWREG(ui32Base + SHAMD5_O_LENGTH) = 0;                                 
    2984                    ; 979 | //                                                                     
    2985                    ; 980 | // Wait for key to be processed.                                       
    2986                    ; 981 | //                                                                     
    2987                    ;----------------------------------------------------------------------
    2988 0000043c 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |977|  ; [ORIG 16-BIT INS]
    2989 0000043e 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |977|  ; [ORIG 16-BIT INS]
    2990 00000440 6481              STR       A2, [A1, #72]         ; [DPU_V7M3_PIPE] |977|  ; [ORIG 16-BIT INS]
    2991                            .dwpsn  file "../driverlib/shamd5.c",line 982,column 5,is_stmt,isa 1
    2992                    ;----------------------------------------------------------------------
    2993                    ; 982 | while((HWREG(ui32Base + SHAMD5_O_IRQSTATUS) & SHAMD5_INT_OUTPUT_READY)
    2994                    ;     | ==                                                                     
    2995                    ;----------------------------------------------------------------------
    2996                    ;* --------------------------------------------------------------------------*
    2997                    ;*   BEGIN LOOP ||$C$L32||
    2998                    ;*
    2999                    ;*   Loop source line                : 982
    3000                    ;*   Loop closing brace source line  : 985
    3001                    ;*   Known Minimum Trip Count        : 1
    3002                    ;*   Known Maximum Trip Count        : 4294967295
    3003                    ;*   Known Max Trip Count Factor     : 1
    3004                    ;* --------------------------------------------------------------------------*
    3005 00000442           ||$C$L32||:    
    3006                            .dwpsn  file "../driverlib/shamd5.c",line 982,column 11,is_stmt,isa 1
    3007                    ;----------------------------------------------------------------------
    3008                    ; 983 | 0)                                                                     
    3009                    ; 987 | //                                                                     
    3010                    ; 988 | // Read the pre-processed key from the SHA/MD5 module.                 
    3011                    ; 989 | //                                                                     
    3012                    ;----------------------------------------------------------------------
    3013 00000442 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |982|  ; [ORIG 16-BIT INS]
    3014 00000444 0118F8D0          LDR       A1, [A1, #280]        ; [DPU_V7M3_PIPE] |982|  ; [KEEP 32-BIT INS]
    3015 00000448 0840              LSRS      A1, A1, #1            ; [DPU_V7M3_PIPE] |982|  ; [ORIG 16-BIT INS]
    3016 0000044a D3FA              BCC       ||$C$L32||            ; [DPU_V7M3_PIPE] |982|  ; [ORIG 16-BIT INS]
    3017                            ; BRANCHCC OCCURS {||$C$L32||}   ; [] |982| 
    3018                    ;* --------------------------------------------------------------------------*
    3019                            .dwpsn  file "../driverlib/shamd5.c",line 990,column 9,is_stmt,isa 1
    3020                    ;----------------------------------------------------------------------
    3021                    ; 990 | for(ui32Index = 0; ui32Index < 64; ui32Index += 4)                     
    3022                    ;----------------------------------------------------------------------
    3023 0000044c 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |990|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   56

    3024 0000044e 9003              STR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |990|  ; [ORIG 16-BIT INS]
    3025                            .dwpsn  file "../driverlib/shamd5.c",line 990,column 24,is_stmt,isa 1
    3026 00000450 9803              LDR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |990|  ; [ORIG 16-BIT INS]
    3027 00000452 2840              CMP       A1, #64               ; [DPU_V7M3_PIPE] |990|  ; [ORIG 16-BIT INS]
    3028 00000454 D20C              BCS       ||$C$L34||            ; [DPU_V7M3_PIPE] |990|  ; [ORIG 16-BIT INS]
    3029                            ; BRANCHCC OCCURS {||$C$L34||}   ; [] |990| 
    3030                    ;* --------------------------------------------------------------------------*
    3031                    ;*   BEGIN LOOP ||$C$L33||
    3032                    ;*
    3033                    ;*   Loop source line                : 990
    3034                    ;*   Loop closing brace source line  : 993
    3035                    ;*   Known Minimum Trip Count        : 1
    3036                    ;*   Known Maximum Trip Count        : 4294967295
    3037                    ;*   Known Max Trip Count Factor     : 1
    3038                    ;* --------------------------------------------------------------------------*
    3039 00000456           ||$C$L33||:    
    3040                            .dwpsn  file "../driverlib/shamd5.c",line 992,column 9,is_stmt,isa 1
    3041                    ;----------------------------------------------------------------------
    3042                    ; 992 | *pui32PPKey++ = HWREG(ui32Base + SHAMD5_O_ODIGEST_A + ui32Index);      
    3043                    ;----------------------------------------------------------------------
    3044 00000456 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |992|  ; [ORIG 16-BIT INS]
    3045 00000458 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |992|  ; [ORIG 16-BIT INS]
    3046 0000045a 9A03              LDR       A3, [SP, #12]         ; [DPU_V7M3_PIPE] |992|  ; [ORIG 16-BIT INS]
    3047 0000045c 1D03              ADDS      A4, A1, #4            ; [DPU_V7M3_PIPE] |992|  ; [ORIG 16-BIT INS]
    3048 0000045e 5851              LDR       A2, [A3, +A2]         ; [DPU_V7M3_PIPE] |992|  ; [ORIG 16-BIT INS]
    3049 00000460 9302              STR       A4, [SP, #8]          ; [DPU_V7M3_PIPE] |992|  ; [ORIG 16-BIT INS]
    3050 00000462 6001              STR       A2, [A1, #0]          ; [DPU_V7M3_PIPE] |992|  ; [ORIG 16-BIT INS]
    3051                            .dwpsn  file "../driverlib/shamd5.c",line 990,column 40,is_stmt,isa 1
    3052 00000464 9803              LDR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |990|  ; [ORIG 16-BIT INS]
    3053 00000466 1D00              ADDS      A1, A1, #4            ; [DPU_V7M3_PIPE] |990|  ; [ORIG 16-BIT INS]
    3054 00000468 9003              STR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |990|  ; [ORIG 16-BIT INS]
    3055                            .dwpsn  file "../driverlib/shamd5.c",line 990,column 24,is_stmt,isa 1
    3056 0000046a 9803              LDR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |990|  ; [ORIG 16-BIT INS]
    3057 0000046c 2840              CMP       A1, #64               ; [DPU_V7M3_PIPE] |990|  ; [ORIG 16-BIT INS]
    3058 0000046e D3F2              BCC       ||$C$L33||            ; [DPU_V7M3_PIPE] |990|  ; [ORIG 16-BIT INS]
    3059                            ; BRANCHCC OCCURS {||$C$L33||}   ; [] |990| 
    3060                    ;* --------------------------------------------------------------------------*
    3061                            .dwpsn  file "../driverlib/shamd5.c",line 994,column 1,is_stmt,isa 1
    3062                    ;* --------------------------------------------------------------------------*
    3063 00000470           ||$C$L34||:    
    3064 00000470 B004              ADD       SP, SP, #16           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    3065                            .dwcfi  cfa_offset, 0
    3066                    $C$DW$142       .dwtag  DW_TAG_TI_branch
    3067                            .dwattr $C$DW$142, DW_AT_low_pc(0x00)
    3068                            .dwattr $C$DW$142, DW_AT_TI_return
    3069                    
    3070 00000472 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    3071                            ; BRANCH OCCURS                  ; [] 
    3072                            .dwattr $C$DW$134, DW_AT_TI_end_file("../driverlib/shamd5.c")
    3073                            .dwattr $C$DW$134, DW_AT_TI_end_line(0x3e2)
    3074                            .dwattr $C$DW$134, DW_AT_TI_end_column(0x01)
    3075                            .dwendentry
    3076                            .dwendtag $C$DW$134
    3077                    
    3078 00000474                   .sect   ".text"
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   57

    3079                            .clink
    3080                            .thumbfunc SHAMD5HMACKeySet
    3081 00000474                   .thumb
    3082                            .global SHAMD5HMACKeySet
    3083                    
    3084                    $C$DW$143       .dwtag  DW_TAG_subprogram
    3085                            .dwattr $C$DW$143, DW_AT_name("SHAMD5HMACKeySet")
    3086                            .dwattr $C$DW$143, DW_AT_low_pc(SHAMD5HMACKeySet)
    3087                            .dwattr $C$DW$143, DW_AT_high_pc(0x00)
    3088                            .dwattr $C$DW$143, DW_AT_TI_symbol_name("SHAMD5HMACKeySet")
    3089                            .dwattr $C$DW$143, DW_AT_external
    3090                            .dwattr $C$DW$143, DW_AT_TI_begin_file("../driverlib/shamd5.c")
    3091                            .dwattr $C$DW$143, DW_AT_TI_begin_line(0x3f6)
    3092                            .dwattr $C$DW$143, DW_AT_TI_begin_column(0x01)
    3093                            .dwattr $C$DW$143, DW_AT_decl_file("../driverlib/shamd5.c")
    3094                            .dwattr $C$DW$143, DW_AT_decl_line(0x3f6)
    3095                            .dwattr $C$DW$143, DW_AT_decl_column(0x01)
    3096                            .dwattr $C$DW$143, DW_AT_TI_max_frame_size(0x10)
    3097                            .dwpsn  file "../driverlib/shamd5.c",line 1015,column 1,is_stmt,address SHAMD5HMACKeySet,isa 1
    3098                    
    3099                            .dwfde $C$DW$CIE, SHAMD5HMACKeySet
    3100                    $C$DW$144       .dwtag  DW_TAG_formal_parameter
    3101                            .dwattr $C$DW$144, DW_AT_name("ui32Base")
    3102                            .dwattr $C$DW$144, DW_AT_TI_symbol_name("ui32Base")
    3103                            .dwattr $C$DW$144, DW_AT_type(*$C$DW$T$27)
    3104                            .dwattr $C$DW$144, DW_AT_location[DW_OP_reg0]
    3105                    
    3106                    $C$DW$145       .dwtag  DW_TAG_formal_parameter
    3107                            .dwattr $C$DW$145, DW_AT_name("pui32Src")
    3108                            .dwattr $C$DW$145, DW_AT_TI_symbol_name("pui32Src")
    3109                            .dwattr $C$DW$145, DW_AT_type(*$C$DW$T$34)
    3110                            .dwattr $C$DW$145, DW_AT_location[DW_OP_reg1]
    3111                    
    3112                    ;----------------------------------------------------------------------
    3113                    ; 1014 | SHAMD5HMACKeySet(uint32_t ui32Base, uint32_t *pui32Src)                
    3114                    ;----------------------------------------------------------------------
    3115                    
    3116                    ;*****************************************************************************
    3117                    ;* FUNCTION NAME: SHAMD5HMACKeySet                                           *
    3118                    ;*                                                                           *
    3119                    ;*   Regs Modified     : A1,A2,A3,SP,SR                                      *
    3120                    ;*   Regs Used         : A1,A2,A3,SP,LR,SR                                   *
    3121                    ;*   Local Frame Size  : 0 Args + 12 Auto + 0 Save = 12 byte                 *
    3122                    ;*****************************************************************************
    3123 00000474           SHAMD5HMACKeySet:
    3124                    ;* --------------------------------------------------------------------------*
    3125                            .dwcfi  cfa_offset, 0
    3126 00000474 0D10F1AD          SUB       SP, SP, #16           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    3127                            .dwcfi  cfa_offset, 16
    3128                    $C$DW$146       .dwtag  DW_TAG_variable
    3129                            .dwattr $C$DW$146, DW_AT_name("ui32Base")
    3130                            .dwattr $C$DW$146, DW_AT_TI_symbol_name("ui32Base")
    3131                            .dwattr $C$DW$146, DW_AT_type(*$C$DW$T$27)
    3132                            .dwattr $C$DW$146, DW_AT_location[DW_OP_breg13 0]
    3133                    
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   58

    3134                    $C$DW$147       .dwtag  DW_TAG_variable
    3135                            .dwattr $C$DW$147, DW_AT_name("pui32Src")
    3136                            .dwattr $C$DW$147, DW_AT_TI_symbol_name("pui32Src")
    3137                            .dwattr $C$DW$147, DW_AT_type(*$C$DW$T$34)
    3138                            .dwattr $C$DW$147, DW_AT_location[DW_OP_breg13 4]
    3139                    
    3140                    $C$DW$148       .dwtag  DW_TAG_variable
    3141                            .dwattr $C$DW$148, DW_AT_name("ui32Idx")
    3142                            .dwattr $C$DW$148, DW_AT_TI_symbol_name("ui32Idx")
    3143                            .dwattr $C$DW$148, DW_AT_type(*$C$DW$T$27)
    3144                            .dwattr $C$DW$148, DW_AT_location[DW_OP_breg13 8]
    3145                    
    3146                    ;----------------------------------------------------------------------
    3147                    ; 1016 | uint32_t ui32Idx;                                                      
    3148                    ; 1018 | //                                                                     
    3149                    ; 1019 | // Check the arguments.                                                
    3150                    ; 1020 | //                                                                     
    3151                    ; 1021 | ASSERT(ui32Base == SHAMD5_BASE);                                       
    3152                    ; 1023 | //                                                                     
    3153                    ; 1024 | // Write the key to the digest registers.                              
    3154                    ; 1025 | //                                                                     
    3155                    ;----------------------------------------------------------------------
    3156 00000478 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |1015|  ; [ORIG 16-BIT INS]
    3157 0000047a 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1015|  ; [ORIG 16-BIT INS]
    3158                            .dwpsn  file "../driverlib/shamd5.c",line 1026,column 9,is_stmt,isa 1
    3159                    ;----------------------------------------------------------------------
    3160                    ; 1026 | for(ui32Idx = 0; ui32Idx < 64; ui32Idx += 4)                           
    3161                    ;----------------------------------------------------------------------
    3162 0000047c 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1026|  ; [ORIG 16-BIT INS]
    3163 0000047e 9002              STR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |1026|  ; [ORIG 16-BIT INS]
    3164                            .dwpsn  file "../driverlib/shamd5.c",line 1026,column 22,is_stmt,isa 1
    3165 00000480 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |1026|  ; [ORIG 16-BIT INS]
    3166 00000482 2840              CMP       A1, #64               ; [DPU_V7M3_PIPE] |1026|  ; [ORIG 16-BIT INS]
    3167 00000484 D20C              BCS       ||$C$L36||            ; [DPU_V7M3_PIPE] |1026|  ; [ORIG 16-BIT INS]
    3168                            ; BRANCHCC OCCURS {||$C$L36||}   ; [] |1026| 
    3169                    ;* --------------------------------------------------------------------------*
    3170                    ;*   BEGIN LOOP ||$C$L35||
    3171                    ;*
    3172                    ;*   Loop source line                : 1026
    3173                    ;*   Loop closing brace source line  : 1029
    3174                    ;*   Known Minimum Trip Count        : 1
    3175                    ;*   Known Maximum Trip Count        : 4294967295
    3176                    ;*   Known Max Trip Count Factor     : 1
    3177                    ;* --------------------------------------------------------------------------*
    3178 00000486           ||$C$L35||:    
    3179                            .dwpsn  file "../driverlib/shamd5.c",line 1028,column 9,is_stmt,isa 1
    3180                    ;----------------------------------------------------------------------
    3181                    ; 1028 | HWREG(ui32Base + SHAMD5_O_ODIGEST_A + ui32Idx) = *pui32Src++;          
    3182                    ; 1031 | //                                                                     
    3183                    ; 1032 | // Configure the SHA engine for HMAC operation.                        
    3184                    ; 1033 | //                                                                     
    3185                    ;----------------------------------------------------------------------
    3186 00000486 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |1028|  ; [ORIG 16-BIT INS]
    3187 00000488 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1028|  ; [ORIG 16-BIT INS]
    3188 0000048a 2B04F851          LDR       A3, [A2], #4          ; [DPU_V7M3_PIPE] |1028|  ; [KEEP 32-BIT INS]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   59

    3189 0000048e 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |1028|  ; [ORIG 16-BIT INS]
    3190 00000490 9902              LDR       A2, [SP, #8]          ; [DPU_V7M3_PIPE] |1028|  ; [ORIG 16-BIT INS]
    3191 00000492 500A              STR       A3, [A2, +A1]         ; [DPU_V7M3_PIPE] |1028|  ; [ORIG 16-BIT INS]
    3192                            .dwpsn  file "../driverlib/shamd5.c",line 1026,column 36,is_stmt,isa 1
    3193 00000494 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |1026|  ; [ORIG 16-BIT INS]
    3194 00000496 1D00              ADDS      A1, A1, #4            ; [DPU_V7M3_PIPE] |1026|  ; [ORIG 16-BIT INS]
    3195 00000498 9002              STR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |1026|  ; [ORIG 16-BIT INS]
    3196                            .dwpsn  file "../driverlib/shamd5.c",line 1026,column 22,is_stmt,isa 1
    3197 0000049a 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |1026|  ; [ORIG 16-BIT INS]
    3198 0000049c 2840              CMP       A1, #64               ; [DPU_V7M3_PIPE] |1026|  ; [ORIG 16-BIT INS]
    3199 0000049e D3F2              BCC       ||$C$L35||            ; [DPU_V7M3_PIPE] |1026|  ; [ORIG 16-BIT INS]
    3200                            ; BRANCHCC OCCURS {||$C$L35||}   ; [] |1026| 
    3201                    ;* --------------------------------------------------------------------------*
    3202 000004a0           ||$C$L36||:    
    3203                            .dwpsn  file "../driverlib/shamd5.c",line 1034,column 5,is_stmt,isa 1
    3204                    ;----------------------------------------------------------------------
    3205                    ; 1034 | HWREG(ui32Base + SHAMD5_O_MODE) |= (SHAMD5_MODE_HMAC_OUTER_HASH |      
    3206                    ; 1035 |                                     SHAMD5_MODE_HMAC_KEY_PROC |        
    3207                    ; 1036 |                                     SHAMD5_MODE_CLOSE_HASH);           
    3208                    ;----------------------------------------------------------------------
    3209 000004a0 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1034|  ; [ORIG 16-BIT INS]
    3210 000004a2 3044              ADDS      A1, A1, #68           ; [DPU_V7M3_PIPE] |1034|  ; [ORIG 16-BIT INS]
    3211 000004a4 6801              LDR       A2, [A1, #0]          ; [DPU_V7M3_PIPE] |1034|  ; [ORIG 16-BIT INS]
    3212 000004a6 01B0F041          ORR       A2, A2, #176          ; [DPU_V7M3_PIPE] |1034|  ; [KEEP 32-BIT INS]
    3213 000004aa 6001              STR       A2, [A1, #0]          ; [DPU_V7M3_PIPE] |1034|  ; [ORIG 16-BIT INS]
    3214                            .dwpsn  file "../driverlib/shamd5.c",line 1037,column 1,is_stmt,isa 1
    3215 000004ac B004              ADD       SP, SP, #16           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    3216                            .dwcfi  cfa_offset, 0
    3217                    $C$DW$149       .dwtag  DW_TAG_TI_branch
    3218                            .dwattr $C$DW$149, DW_AT_low_pc(0x00)
    3219                            .dwattr $C$DW$149, DW_AT_TI_return
    3220                    
    3221 000004ae 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    3222                            ; BRANCH OCCURS                  ; [] 
    3223                            .dwattr $C$DW$143, DW_AT_TI_end_file("../driverlib/shamd5.c")
    3224                            .dwattr $C$DW$143, DW_AT_TI_end_line(0x40d)
    3225                            .dwattr $C$DW$143, DW_AT_TI_end_column(0x01)
    3226                            .dwendentry
    3227                            .dwendtag $C$DW$143
    3228                    
    3229 000004b0                   .sect   ".text"
    3230                            .clink
    3231                            .thumbfunc SHAMD5HMACPPKeySet
    3232 000004b0                   .thumb
    3233                            .global SHAMD5HMACPPKeySet
    3234                    
    3235                    $C$DW$150       .dwtag  DW_TAG_subprogram
    3236                            .dwattr $C$DW$150, DW_AT_name("SHAMD5HMACPPKeySet")
    3237                            .dwattr $C$DW$150, DW_AT_low_pc(SHAMD5HMACPPKeySet)
    3238                            .dwattr $C$DW$150, DW_AT_high_pc(0x00)
    3239                            .dwattr $C$DW$150, DW_AT_TI_symbol_name("SHAMD5HMACPPKeySet")
    3240                            .dwattr $C$DW$150, DW_AT_external
    3241                            .dwattr $C$DW$150, DW_AT_TI_begin_file("../driverlib/shamd5.c")
    3242                            .dwattr $C$DW$150, DW_AT_TI_begin_line(0x422)
    3243                            .dwattr $C$DW$150, DW_AT_TI_begin_column(0x01)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   60

    3244                            .dwattr $C$DW$150, DW_AT_decl_file("../driverlib/shamd5.c")
    3245                            .dwattr $C$DW$150, DW_AT_decl_line(0x422)
    3246                            .dwattr $C$DW$150, DW_AT_decl_column(0x01)
    3247                            .dwattr $C$DW$150, DW_AT_TI_max_frame_size(0x10)
    3248                            .dwpsn  file "../driverlib/shamd5.c",line 1059,column 1,is_stmt,address SHAMD5HMACPPKeySet,isa
    3249                    
    3250                            .dwfde $C$DW$CIE, SHAMD5HMACPPKeySet
    3251                    $C$DW$151       .dwtag  DW_TAG_formal_parameter
    3252                            .dwattr $C$DW$151, DW_AT_name("ui32Base")
    3253                            .dwattr $C$DW$151, DW_AT_TI_symbol_name("ui32Base")
    3254                            .dwattr $C$DW$151, DW_AT_type(*$C$DW$T$27)
    3255                            .dwattr $C$DW$151, DW_AT_location[DW_OP_reg0]
    3256                    
    3257                    $C$DW$152       .dwtag  DW_TAG_formal_parameter
    3258                            .dwattr $C$DW$152, DW_AT_name("pui32Src")
    3259                            .dwattr $C$DW$152, DW_AT_TI_symbol_name("pui32Src")
    3260                            .dwattr $C$DW$152, DW_AT_type(*$C$DW$T$34)
    3261                            .dwattr $C$DW$152, DW_AT_location[DW_OP_reg1]
    3262                    
    3263                    ;----------------------------------------------------------------------
    3264                    ; 1058 | SHAMD5HMACPPKeySet(uint32_t ui32Base, uint32_t *pui32Src)              
    3265                    ;----------------------------------------------------------------------
    3266                    
    3267                    ;*****************************************************************************
    3268                    ;* FUNCTION NAME: SHAMD5HMACPPKeySet                                         *
    3269                    ;*                                                                           *
    3270                    ;*   Regs Modified     : A1,A2,A3,SP,SR                                      *
    3271                    ;*   Regs Used         : A1,A2,A3,SP,LR,SR                                   *
    3272                    ;*   Local Frame Size  : 0 Args + 12 Auto + 0 Save = 12 byte                 *
    3273                    ;*****************************************************************************
    3274 000004b0           SHAMD5HMACPPKeySet:
    3275                    ;* --------------------------------------------------------------------------*
    3276                            .dwcfi  cfa_offset, 0
    3277 000004b0 0D10F1AD          SUB       SP, SP, #16           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    3278                            .dwcfi  cfa_offset, 16
    3279                    $C$DW$153       .dwtag  DW_TAG_variable
    3280                            .dwattr $C$DW$153, DW_AT_name("ui32Base")
    3281                            .dwattr $C$DW$153, DW_AT_TI_symbol_name("ui32Base")
    3282                            .dwattr $C$DW$153, DW_AT_type(*$C$DW$T$27)
    3283                            .dwattr $C$DW$153, DW_AT_location[DW_OP_breg13 0]
    3284                    
    3285                    $C$DW$154       .dwtag  DW_TAG_variable
    3286                            .dwattr $C$DW$154, DW_AT_name("pui32Src")
    3287                            .dwattr $C$DW$154, DW_AT_TI_symbol_name("pui32Src")
    3288                            .dwattr $C$DW$154, DW_AT_type(*$C$DW$T$34)
    3289                            .dwattr $C$DW$154, DW_AT_location[DW_OP_breg13 4]
    3290                    
    3291                    $C$DW$155       .dwtag  DW_TAG_variable
    3292                            .dwattr $C$DW$155, DW_AT_name("ui32Idx")
    3293                            .dwattr $C$DW$155, DW_AT_TI_symbol_name("ui32Idx")
    3294                            .dwattr $C$DW$155, DW_AT_type(*$C$DW$T$27)
    3295                            .dwattr $C$DW$155, DW_AT_location[DW_OP_breg13 8]
    3296                    
    3297                    ;----------------------------------------------------------------------
    3298                    ; 1060 | uint32_t ui32Idx;                                                      
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   61

    3299                    ; 1062 | //                                                                     
    3300                    ; 1063 | // Check the arguments.                                                
    3301                    ; 1064 | //                                                                     
    3302                    ; 1065 | ASSERT(ui32Base == SHAMD5_BASE);                                       
    3303                    ; 1067 | //                                                                     
    3304                    ; 1068 | // Write the key to the digest registers.                              
    3305                    ; 1069 | //                                                                     
    3306                    ;----------------------------------------------------------------------
    3307 000004b4 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |1059|  ; [ORIG 16-BIT INS]
    3308 000004b6 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1059|  ; [ORIG 16-BIT INS]
    3309                            .dwpsn  file "../driverlib/shamd5.c",line 1070,column 9,is_stmt,isa 1
    3310                    ;----------------------------------------------------------------------
    3311                    ; 1070 | for(ui32Idx = 0; ui32Idx < 64; ui32Idx += 4)                           
    3312                    ;----------------------------------------------------------------------
    3313 000004b8 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1070|  ; [ORIG 16-BIT INS]
    3314 000004ba 9002              STR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |1070|  ; [ORIG 16-BIT INS]
    3315                            .dwpsn  file "../driverlib/shamd5.c",line 1070,column 22,is_stmt,isa 1
    3316 000004bc 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |1070|  ; [ORIG 16-BIT INS]
    3317 000004be 2840              CMP       A1, #64               ; [DPU_V7M3_PIPE] |1070|  ; [ORIG 16-BIT INS]
    3318 000004c0 D20C              BCS       ||$C$L38||            ; [DPU_V7M3_PIPE] |1070|  ; [ORIG 16-BIT INS]
    3319                            ; BRANCHCC OCCURS {||$C$L38||}   ; [] |1070| 
    3320                    ;* --------------------------------------------------------------------------*
    3321                    ;*   BEGIN LOOP ||$C$L37||
    3322                    ;*
    3323                    ;*   Loop source line                : 1070
    3324                    ;*   Loop closing brace source line  : 1073
    3325                    ;*   Known Minimum Trip Count        : 1
    3326                    ;*   Known Maximum Trip Count        : 4294967295
    3327                    ;*   Known Max Trip Count Factor     : 1
    3328                    ;* --------------------------------------------------------------------------*
    3329 000004c2           ||$C$L37||:    
    3330                            .dwpsn  file "../driverlib/shamd5.c",line 1072,column 9,is_stmt,isa 1
    3331                    ;----------------------------------------------------------------------
    3332                    ; 1072 | HWREG(ui32Base + SHAMD5_O_ODIGEST_A + ui32Idx) = *pui32Src++;          
    3333                    ; 1075 | //                                                                     
    3334                    ; 1076 | // Configure the SHA engine to continue the HMAC.                      
    3335                    ; 1077 | //                                                                     
    3336                    ;----------------------------------------------------------------------
    3337 000004c2 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |1072|  ; [ORIG 16-BIT INS]
    3338 000004c4 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1072|  ; [ORIG 16-BIT INS]
    3339 000004c6 2B04F851          LDR       A3, [A2], #4          ; [DPU_V7M3_PIPE] |1072|  ; [KEEP 32-BIT INS]
    3340 000004ca 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |1072|  ; [ORIG 16-BIT INS]
    3341 000004cc 9902              LDR       A2, [SP, #8]          ; [DPU_V7M3_PIPE] |1072|  ; [ORIG 16-BIT INS]
    3342 000004ce 500A              STR       A3, [A2, +A1]         ; [DPU_V7M3_PIPE] |1072|  ; [ORIG 16-BIT INS]
    3343                            .dwpsn  file "../driverlib/shamd5.c",line 1070,column 36,is_stmt,isa 1
    3344 000004d0 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |1070|  ; [ORIG 16-BIT INS]
    3345 000004d2 1D00              ADDS      A1, A1, #4            ; [DPU_V7M3_PIPE] |1070|  ; [ORIG 16-BIT INS]
    3346 000004d4 9002              STR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |1070|  ; [ORIG 16-BIT INS]
    3347                            .dwpsn  file "../driverlib/shamd5.c",line 1070,column 22,is_stmt,isa 1
    3348 000004d6 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |1070|  ; [ORIG 16-BIT INS]
    3349 000004d8 2840              CMP       A1, #64               ; [DPU_V7M3_PIPE] |1070|  ; [ORIG 16-BIT INS]
    3350 000004da D3F2              BCC       ||$C$L37||            ; [DPU_V7M3_PIPE] |1070|  ; [ORIG 16-BIT INS]
    3351                            ; BRANCHCC OCCURS {||$C$L37||}   ; [] |1070| 
    3352                    ;* --------------------------------------------------------------------------*
    3353 000004dc           ||$C$L38||:    
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   62

    3354                            .dwpsn  file "../driverlib/shamd5.c",line 1078,column 5,is_stmt,isa 1
    3355                    ;----------------------------------------------------------------------
    3356                    ; 1078 | HWREG(ui32Base + SHAMD5_O_MODE) |= (SHAMD5_MODE_HMAC_OUTER_HASH |      
    3357                    ; 1079 |                                     SHAMD5_MODE_CLOSE_HASH);           
    3358                    ; 1081 | //                                                                     
    3359                    ; 1082 | // Write the digest count to 64 to account for the preprocessed key.   
    3360                    ; 1083 | //                                                                     
    3361                    ;----------------------------------------------------------------------
    3362 000004dc 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1078|  ; [ORIG 16-BIT INS]
    3363 000004de 3044              ADDS      A1, A1, #68           ; [DPU_V7M3_PIPE] |1078|  ; [ORIG 16-BIT INS]
    3364 000004e0 6801              LDR       A2, [A1, #0]          ; [DPU_V7M3_PIPE] |1078|  ; [ORIG 16-BIT INS]
    3365 000004e2 0190F041          ORR       A2, A2, #144          ; [DPU_V7M3_PIPE] |1078|  ; [KEEP 32-BIT INS]
    3366 000004e6 6001              STR       A2, [A1, #0]          ; [DPU_V7M3_PIPE] |1078|  ; [ORIG 16-BIT INS]
    3367                            .dwpsn  file "../driverlib/shamd5.c",line 1084,column 5,is_stmt,isa 1
    3368                    ;----------------------------------------------------------------------
    3369                    ; 1084 | HWREG(ui32Base + SHAMD5_O_DIGEST_COUNT) = 64;                          
    3370                    ;----------------------------------------------------------------------
    3371 000004e8 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1084|  ; [ORIG 16-BIT INS]
    3372 000004ea 2140              MOVS      A2, #64               ; [DPU_V7M3_PIPE] |1084|  ; [ORIG 16-BIT INS]
    3373 000004ec 6401              STR       A2, [A1, #64]         ; [DPU_V7M3_PIPE] |1084|  ; [ORIG 16-BIT INS]
    3374                            .dwpsn  file "../driverlib/shamd5.c",line 1085,column 1,is_stmt,isa 1
    3375 000004ee B004              ADD       SP, SP, #16           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    3376                            .dwcfi  cfa_offset, 0
    3377                    $C$DW$156       .dwtag  DW_TAG_TI_branch
    3378                            .dwattr $C$DW$156, DW_AT_low_pc(0x00)
    3379                            .dwattr $C$DW$156, DW_AT_TI_return
    3380                    
    3381 000004f0 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    3382                            ; BRANCH OCCURS                  ; [] 
    3383                            .dwattr $C$DW$150, DW_AT_TI_end_file("../driverlib/shamd5.c")
    3384                            .dwattr $C$DW$150, DW_AT_TI_end_line(0x43d)
    3385                            .dwattr $C$DW$150, DW_AT_TI_end_column(0x01)
    3386                            .dwendentry
    3387                            .dwendtag $C$DW$150
    3388                    
    3389                    ;*****************************************************************************
    3390                    ;* UNDEFINED EXTERNAL REFERENCES                                             *
    3391                    ;*****************************************************************************
    3392                            .global IntRegister
    3393                            .global IntEnable
    3394                            .global IntDisable
    3395                            .global IntUnregister
    3396                    
    3397                    ;******************************************************************************
    3398                    ;* BUILD ATTRIBUTES                                                           *
    3399                    ;******************************************************************************
    3400                            .battr "aeabi", Tag_File, 1, Tag_ABI_PCS_wchar_t(2)
    3401                            .battr "aeabi", Tag_File, 1, Tag_ABI_FP_rounding(0)
    3402                            .battr "aeabi", Tag_File, 1, Tag_ABI_FP_denormal(0)
    3403                            .battr "aeabi", Tag_File, 1, Tag_ABI_FP_exceptions(0)
    3404                            .battr "aeabi", Tag_File, 1, Tag_ABI_FP_number_model(1)
    3405                            .battr "aeabi", Tag_File, 1, Tag_ABI_enum_size(0)
    3406                            .battr "aeabi", Tag_File, 1, Tag_ABI_optimization_goals(5)
    3407                            .battr "aeabi", Tag_File, 1, Tag_ABI_FP_optimization_goals(0)
    3408                            .battr "TI", Tag_File, 1, Tag_Bitfield_layout(2)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   63

    3409                            .battr "aeabi", Tag_File, 1, Tag_ABI_VFP_args(3)
    3410                            .battr "TI", Tag_File, 1, Tag_FP_interface(1)
    3411                    
    3412                    ;******************************************************************************
    3413                    ;* TYPE INFORMATION                                                           *
    3414                    ;******************************************************************************
    3415                    
    3416                    $C$DW$T$21      .dwtag  DW_TAG_structure_type
    3417                            .dwattr $C$DW$T$21, DW_AT_byte_size(0x10)
    3418                    $C$DW$157       .dwtag  DW_TAG_member
    3419                            .dwattr $C$DW$157, DW_AT_type(*$C$DW$T$14)
    3420                            .dwattr $C$DW$157, DW_AT_name("__max_align1")
    3421                            .dwattr $C$DW$157, DW_AT_TI_symbol_name("__max_align1")
    3422                            .dwattr $C$DW$157, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    3423                            .dwattr $C$DW$157, DW_AT_accessibility(DW_ACCESS_public)
    3424                            .dwattr $C$DW$157, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/i
    3425                            .dwattr $C$DW$157, DW_AT_decl_line(0x70)
    3426                            .dwattr $C$DW$157, DW_AT_decl_column(0x0c)
    3427                    
    3428                    $C$DW$158       .dwtag  DW_TAG_member
    3429                            .dwattr $C$DW$158, DW_AT_type(*$C$DW$T$18)
    3430                            .dwattr $C$DW$158, DW_AT_name("__max_align2")
    3431                            .dwattr $C$DW$158, DW_AT_TI_symbol_name("__max_align2")
    3432                            .dwattr $C$DW$158, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
    3433                            .dwattr $C$DW$158, DW_AT_accessibility(DW_ACCESS_public)
    3434                            .dwattr $C$DW$158, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/i
    3435                            .dwattr $C$DW$158, DW_AT_decl_line(0x71)
    3436                            .dwattr $C$DW$158, DW_AT_decl_column(0x0e)
    3437                    
    3438                            .dwattr $C$DW$T$21, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3439                            .dwattr $C$DW$T$21, DW_AT_decl_line(0x6f)
    3440                            .dwattr $C$DW$T$21, DW_AT_decl_column(0x10)
    3441                            .dwendtag $C$DW$T$21
    3442                    
    3443                    $C$DW$T$23      .dwtag  DW_TAG_typedef
    3444                            .dwattr $C$DW$T$23, DW_AT_name("__max_align_t")
    3445                            .dwattr $C$DW$T$23, DW_AT_type(*$C$DW$T$21)
    3446                            .dwattr $C$DW$T$23, DW_AT_language(DW_LANG_C)
    3447                            .dwattr $C$DW$T$23, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3448                            .dwattr $C$DW$T$23, DW_AT_decl_line(0x72)
    3449                            .dwattr $C$DW$T$23, DW_AT_decl_column(0x03)
    3450                    
    3451                    $C$DW$T$2       .dwtag  DW_TAG_unspecified_type
    3452                            .dwattr $C$DW$T$2, DW_AT_name("void")
    3453                    
    3454                    $C$DW$T$3       .dwtag  DW_TAG_pointer_type
    3455                            .dwattr $C$DW$T$3, DW_AT_type(*$C$DW$T$2)
    3456                            .dwattr $C$DW$T$3, DW_AT_address_class(0x20)
    3457                    
    3458                    
    3459                    $C$DW$T$24      .dwtag  DW_TAG_subroutine_type
    3460                            .dwattr $C$DW$T$24, DW_AT_language(DW_LANG_C)
    3461                            .dwendtag $C$DW$T$24
    3462                    
    3463                    $C$DW$T$25      .dwtag  DW_TAG_pointer_type
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   64

    3464                            .dwattr $C$DW$T$25, DW_AT_type(*$C$DW$T$24)
    3465                            .dwattr $C$DW$T$25, DW_AT_address_class(0x20)
    3466                    
    3467                    $C$DW$T$4       .dwtag  DW_TAG_base_type
    3468                            .dwattr $C$DW$T$4, DW_AT_encoding(DW_ATE_boolean)
    3469                            .dwattr $C$DW$T$4, DW_AT_name("bool")
    3470                            .dwattr $C$DW$T$4, DW_AT_byte_size(0x01)
    3471                    
    3472                    $C$DW$T$5       .dwtag  DW_TAG_base_type
    3473                            .dwattr $C$DW$T$5, DW_AT_encoding(DW_ATE_signed_char)
    3474                            .dwattr $C$DW$T$5, DW_AT_name("signed char")
    3475                            .dwattr $C$DW$T$5, DW_AT_byte_size(0x01)
    3476                    
    3477                    $C$DW$T$41      .dwtag  DW_TAG_typedef
    3478                            .dwattr $C$DW$T$41, DW_AT_name("__int8_t")
    3479                            .dwattr $C$DW$T$41, DW_AT_type(*$C$DW$T$5)
    3480                            .dwattr $C$DW$T$41, DW_AT_language(DW_LANG_C)
    3481                            .dwattr $C$DW$T$41, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3482                            .dwattr $C$DW$T$41, DW_AT_decl_line(0x39)
    3483                            .dwattr $C$DW$T$41, DW_AT_decl_column(0x16)
    3484                    
    3485                    $C$DW$T$42      .dwtag  DW_TAG_typedef
    3486                            .dwattr $C$DW$T$42, DW_AT_name("__int_least8_t")
    3487                            .dwattr $C$DW$T$42, DW_AT_type(*$C$DW$T$41)
    3488                            .dwattr $C$DW$T$42, DW_AT_language(DW_LANG_C)
    3489                            .dwattr $C$DW$T$42, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3490                            .dwattr $C$DW$T$42, DW_AT_decl_line(0x58)
    3491                            .dwattr $C$DW$T$42, DW_AT_decl_column(0x12)
    3492                    
    3493                    $C$DW$T$43      .dwtag  DW_TAG_typedef
    3494                            .dwattr $C$DW$T$43, DW_AT_name("int_least8_t")
    3495                            .dwattr $C$DW$T$43, DW_AT_type(*$C$DW$T$42)
    3496                            .dwattr $C$DW$T$43, DW_AT_language(DW_LANG_C)
    3497                            .dwattr $C$DW$T$43, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3498                            .dwattr $C$DW$T$43, DW_AT_decl_line(0x28)
    3499                            .dwattr $C$DW$T$43, DW_AT_decl_column(0x19)
    3500                    
    3501                    $C$DW$T$44      .dwtag  DW_TAG_typedef
    3502                            .dwattr $C$DW$T$44, DW_AT_name("int8_t")
    3503                            .dwattr $C$DW$T$44, DW_AT_type(*$C$DW$T$41)
    3504                            .dwattr $C$DW$T$44, DW_AT_language(DW_LANG_C)
    3505                            .dwattr $C$DW$T$44, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3506                            .dwattr $C$DW$T$44, DW_AT_decl_line(0x24)
    3507                            .dwattr $C$DW$T$44, DW_AT_decl_column(0x13)
    3508                    
    3509                    $C$DW$T$6       .dwtag  DW_TAG_base_type
    3510                            .dwattr $C$DW$T$6, DW_AT_encoding(DW_ATE_unsigned_char)
    3511                            .dwattr $C$DW$T$6, DW_AT_name("unsigned char")
    3512                            .dwattr $C$DW$T$6, DW_AT_byte_size(0x01)
    3513                    
    3514                    $C$DW$T$45      .dwtag  DW_TAG_typedef
    3515                            .dwattr $C$DW$T$45, DW_AT_name("__uint8_t")
    3516                            .dwattr $C$DW$T$45, DW_AT_type(*$C$DW$T$6)
    3517                            .dwattr $C$DW$T$45, DW_AT_language(DW_LANG_C)
    3518                            .dwattr $C$DW$T$45, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   65

    3519                            .dwattr $C$DW$T$45, DW_AT_decl_line(0x3a)
    3520                            .dwattr $C$DW$T$45, DW_AT_decl_column(0x18)
    3521                    
    3522                    $C$DW$T$46      .dwtag  DW_TAG_typedef
    3523                            .dwattr $C$DW$T$46, DW_AT_name("__sa_family_t")
    3524                            .dwattr $C$DW$T$46, DW_AT_type(*$C$DW$T$45)
    3525                            .dwattr $C$DW$T$46, DW_AT_language(DW_LANG_C)
    3526                            .dwattr $C$DW$T$46, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3527                            .dwattr $C$DW$T$46, DW_AT_decl_line(0x43)
    3528                            .dwattr $C$DW$T$46, DW_AT_decl_column(0x13)
    3529                    
    3530                    $C$DW$T$47      .dwtag  DW_TAG_typedef
    3531                            .dwattr $C$DW$T$47, DW_AT_name("__uint_least8_t")
    3532                            .dwattr $C$DW$T$47, DW_AT_type(*$C$DW$T$45)
    3533                            .dwattr $C$DW$T$47, DW_AT_language(DW_LANG_C)
    3534                            .dwattr $C$DW$T$47, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3535                            .dwattr $C$DW$T$47, DW_AT_decl_line(0x6d)
    3536                            .dwattr $C$DW$T$47, DW_AT_decl_column(0x13)
    3537                    
    3538                    $C$DW$T$48      .dwtag  DW_TAG_typedef
    3539                            .dwattr $C$DW$T$48, DW_AT_name("uint_least8_t")
    3540                            .dwattr $C$DW$T$48, DW_AT_type(*$C$DW$T$47)
    3541                            .dwattr $C$DW$T$48, DW_AT_language(DW_LANG_C)
    3542                            .dwattr $C$DW$T$48, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3543                            .dwattr $C$DW$T$48, DW_AT_decl_line(0x2d)
    3544                            .dwattr $C$DW$T$48, DW_AT_decl_column(0x1a)
    3545                    
    3546                    $C$DW$T$49      .dwtag  DW_TAG_typedef
    3547                            .dwattr $C$DW$T$49, DW_AT_name("uint8_t")
    3548                            .dwattr $C$DW$T$49, DW_AT_type(*$C$DW$T$45)
    3549                            .dwattr $C$DW$T$49, DW_AT_language(DW_LANG_C)
    3550                            .dwattr $C$DW$T$49, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3551                            .dwattr $C$DW$T$49, DW_AT_decl_line(0x38)
    3552                            .dwattr $C$DW$T$49, DW_AT_decl_column(0x14)
    3553                    
    3554                    $C$DW$T$7       .dwtag  DW_TAG_base_type
    3555                            .dwattr $C$DW$T$7, DW_AT_encoding(DW_ATE_signed_char)
    3556                            .dwattr $C$DW$T$7, DW_AT_name("wchar_t")
    3557                            .dwattr $C$DW$T$7, DW_AT_byte_size(0x02)
    3558                    
    3559                    $C$DW$T$8       .dwtag  DW_TAG_base_type
    3560                            .dwattr $C$DW$T$8, DW_AT_encoding(DW_ATE_signed)
    3561                            .dwattr $C$DW$T$8, DW_AT_name("short")
    3562                            .dwattr $C$DW$T$8, DW_AT_byte_size(0x02)
    3563                    
    3564                    $C$DW$T$50      .dwtag  DW_TAG_typedef
    3565                            .dwattr $C$DW$T$50, DW_AT_name("__int16_t")
    3566                            .dwattr $C$DW$T$50, DW_AT_type(*$C$DW$T$8)
    3567                            .dwattr $C$DW$T$50, DW_AT_language(DW_LANG_C)
    3568                            .dwattr $C$DW$T$50, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3569                            .dwattr $C$DW$T$50, DW_AT_decl_line(0x3b)
    3570                            .dwattr $C$DW$T$50, DW_AT_decl_column(0x11)
    3571                    
    3572                    $C$DW$T$51      .dwtag  DW_TAG_typedef
    3573                            .dwattr $C$DW$T$51, DW_AT_name("__int_least16_t")
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   66

    3574                            .dwattr $C$DW$T$51, DW_AT_type(*$C$DW$T$50)
    3575                            .dwattr $C$DW$T$51, DW_AT_language(DW_LANG_C)
    3576                            .dwattr $C$DW$T$51, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3577                            .dwattr $C$DW$T$51, DW_AT_decl_line(0x59)
    3578                            .dwattr $C$DW$T$51, DW_AT_decl_column(0x13)
    3579                    
    3580                    $C$DW$T$52      .dwtag  DW_TAG_typedef
    3581                            .dwattr $C$DW$T$52, DW_AT_name("int_least16_t")
    3582                            .dwattr $C$DW$T$52, DW_AT_type(*$C$DW$T$51)
    3583                            .dwattr $C$DW$T$52, DW_AT_language(DW_LANG_C)
    3584                            .dwattr $C$DW$T$52, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3585                            .dwattr $C$DW$T$52, DW_AT_decl_line(0x29)
    3586                            .dwattr $C$DW$T$52, DW_AT_decl_column(0x1a)
    3587                    
    3588                    $C$DW$T$53      .dwtag  DW_TAG_typedef
    3589                            .dwattr $C$DW$T$53, DW_AT_name("int16_t")
    3590                            .dwattr $C$DW$T$53, DW_AT_type(*$C$DW$T$50)
    3591                            .dwattr $C$DW$T$53, DW_AT_language(DW_LANG_C)
    3592                            .dwattr $C$DW$T$53, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3593                            .dwattr $C$DW$T$53, DW_AT_decl_line(0x29)
    3594                            .dwattr $C$DW$T$53, DW_AT_decl_column(0x14)
    3595                    
    3596                    $C$DW$T$9       .dwtag  DW_TAG_base_type
    3597                            .dwattr $C$DW$T$9, DW_AT_encoding(DW_ATE_unsigned)
    3598                            .dwattr $C$DW$T$9, DW_AT_name("unsigned short")
    3599                            .dwattr $C$DW$T$9, DW_AT_byte_size(0x02)
    3600                    
    3601                    $C$DW$T$54      .dwtag  DW_TAG_typedef
    3602                            .dwattr $C$DW$T$54, DW_AT_name("___wchar_t")
    3603                            .dwattr $C$DW$T$54, DW_AT_type(*$C$DW$T$9)
    3604                            .dwattr $C$DW$T$54, DW_AT_language(DW_LANG_C)
    3605                            .dwattr $C$DW$T$54, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3606                            .dwattr $C$DW$T$54, DW_AT_decl_line(0x76)
    3607                            .dwattr $C$DW$T$54, DW_AT_decl_column(0x1a)
    3608                    
    3609                    $C$DW$T$55      .dwtag  DW_TAG_typedef
    3610                            .dwattr $C$DW$T$55, DW_AT_name("__uint16_t")
    3611                            .dwattr $C$DW$T$55, DW_AT_type(*$C$DW$T$9)
    3612                            .dwattr $C$DW$T$55, DW_AT_language(DW_LANG_C)
    3613                            .dwattr $C$DW$T$55, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3614                            .dwattr $C$DW$T$55, DW_AT_decl_line(0x3c)
    3615                            .dwattr $C$DW$T$55, DW_AT_decl_column(0x19)
    3616                    
    3617                    $C$DW$T$56      .dwtag  DW_TAG_typedef
    3618                            .dwattr $C$DW$T$56, DW_AT_name("__mode_t")
    3619                            .dwattr $C$DW$T$56, DW_AT_type(*$C$DW$T$55)
    3620                            .dwattr $C$DW$T$56, DW_AT_language(DW_LANG_C)
    3621                            .dwattr $C$DW$T$56, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3622                            .dwattr $C$DW$T$56, DW_AT_decl_line(0x39)
    3623                            .dwattr $C$DW$T$56, DW_AT_decl_column(0x14)
    3624                    
    3625                    $C$DW$T$57      .dwtag  DW_TAG_typedef
    3626                            .dwattr $C$DW$T$57, DW_AT_name("__uint_least16_t")
    3627                            .dwattr $C$DW$T$57, DW_AT_type(*$C$DW$T$55)
    3628                            .dwattr $C$DW$T$57, DW_AT_language(DW_LANG_C)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   67

    3629                            .dwattr $C$DW$T$57, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3630                            .dwattr $C$DW$T$57, DW_AT_decl_line(0x6e)
    3631                            .dwattr $C$DW$T$57, DW_AT_decl_column(0x14)
    3632                    
    3633                    $C$DW$T$58      .dwtag  DW_TAG_typedef
    3634                            .dwattr $C$DW$T$58, DW_AT_name("__char16_t")
    3635                            .dwattr $C$DW$T$58, DW_AT_type(*$C$DW$T$57)
    3636                            .dwattr $C$DW$T$58, DW_AT_language(DW_LANG_C)
    3637                            .dwattr $C$DW$T$58, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3638                            .dwattr $C$DW$T$58, DW_AT_decl_line(0x66)
    3639                            .dwattr $C$DW$T$58, DW_AT_decl_column(0x1a)
    3640                    
    3641                    $C$DW$T$59      .dwtag  DW_TAG_typedef
    3642                            .dwattr $C$DW$T$59, DW_AT_name("uint_least16_t")
    3643                            .dwattr $C$DW$T$59, DW_AT_type(*$C$DW$T$57)
    3644                            .dwattr $C$DW$T$59, DW_AT_language(DW_LANG_C)
    3645                            .dwattr $C$DW$T$59, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3646                            .dwattr $C$DW$T$59, DW_AT_decl_line(0x2e)
    3647                            .dwattr $C$DW$T$59, DW_AT_decl_column(0x1a)
    3648                    
    3649                    $C$DW$T$60      .dwtag  DW_TAG_typedef
    3650                            .dwattr $C$DW$T$60, DW_AT_name("uint16_t")
    3651                            .dwattr $C$DW$T$60, DW_AT_type(*$C$DW$T$55)
    3652                            .dwattr $C$DW$T$60, DW_AT_language(DW_LANG_C)
    3653                            .dwattr $C$DW$T$60, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3654                            .dwattr $C$DW$T$60, DW_AT_decl_line(0x3d)
    3655                            .dwattr $C$DW$T$60, DW_AT_decl_column(0x15)
    3656                    
    3657                    $C$DW$T$10      .dwtag  DW_TAG_base_type
    3658                            .dwattr $C$DW$T$10, DW_AT_encoding(DW_ATE_signed)
    3659                            .dwattr $C$DW$T$10, DW_AT_name("int")
    3660                            .dwattr $C$DW$T$10, DW_AT_byte_size(0x04)
    3661                    
    3662                    $C$DW$T$61      .dwtag  DW_TAG_typedef
    3663                            .dwattr $C$DW$T$61, DW_AT_name("_Mbstatet")
    3664                            .dwattr $C$DW$T$61, DW_AT_type(*$C$DW$T$10)
    3665                            .dwattr $C$DW$T$61, DW_AT_language(DW_LANG_C)
    3666                            .dwattr $C$DW$T$61, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3667                            .dwattr $C$DW$T$61, DW_AT_decl_line(0x84)
    3668                            .dwattr $C$DW$T$61, DW_AT_decl_column(0x0d)
    3669                    
    3670                    $C$DW$T$62      .dwtag  DW_TAG_typedef
    3671                            .dwattr $C$DW$T$62, DW_AT_name("__mbstate_t")
    3672                            .dwattr $C$DW$T$62, DW_AT_type(*$C$DW$T$61)
    3673                            .dwattr $C$DW$T$62, DW_AT_language(DW_LANG_C)
    3674                            .dwattr $C$DW$T$62, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3675                            .dwattr $C$DW$T$62, DW_AT_decl_line(0x87)
    3676                            .dwattr $C$DW$T$62, DW_AT_decl_column(0x13)
    3677                    
    3678                    $C$DW$T$63      .dwtag  DW_TAG_typedef
    3679                            .dwattr $C$DW$T$63, DW_AT_name("__accmode_t")
    3680                            .dwattr $C$DW$T$63, DW_AT_type(*$C$DW$T$10)
    3681                            .dwattr $C$DW$T$63, DW_AT_language(DW_LANG_C)
    3682                            .dwattr $C$DW$T$63, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3683                            .dwattr $C$DW$T$63, DW_AT_decl_line(0x3a)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   68

    3684                            .dwattr $C$DW$T$63, DW_AT_decl_column(0x0e)
    3685                    
    3686                    $C$DW$T$64      .dwtag  DW_TAG_typedef
    3687                            .dwattr $C$DW$T$64, DW_AT_name("__cpulevel_t")
    3688                            .dwattr $C$DW$T$64, DW_AT_type(*$C$DW$T$10)
    3689                            .dwattr $C$DW$T$64, DW_AT_language(DW_LANG_C)
    3690                            .dwattr $C$DW$T$64, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3691                            .dwattr $C$DW$T$64, DW_AT_decl_line(0x4b)
    3692                            .dwattr $C$DW$T$64, DW_AT_decl_column(0x0e)
    3693                    
    3694                    $C$DW$T$65      .dwtag  DW_TAG_typedef
    3695                            .dwattr $C$DW$T$65, DW_AT_name("__cpusetid_t")
    3696                            .dwattr $C$DW$T$65, DW_AT_type(*$C$DW$T$10)
    3697                            .dwattr $C$DW$T$65, DW_AT_language(DW_LANG_C)
    3698                            .dwattr $C$DW$T$65, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3699                            .dwattr $C$DW$T$65, DW_AT_decl_line(0x4c)
    3700                            .dwattr $C$DW$T$65, DW_AT_decl_column(0x0e)
    3701                    
    3702                    $C$DW$T$66      .dwtag  DW_TAG_typedef
    3703                            .dwattr $C$DW$T$66, DW_AT_name("__cpuwhich_t")
    3704                            .dwattr $C$DW$T$66, DW_AT_type(*$C$DW$T$10)
    3705                            .dwattr $C$DW$T$66, DW_AT_language(DW_LANG_C)
    3706                            .dwattr $C$DW$T$66, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3707                            .dwattr $C$DW$T$66, DW_AT_decl_line(0x4a)
    3708                            .dwattr $C$DW$T$66, DW_AT_decl_column(0x0e)
    3709                    
    3710                    $C$DW$T$67      .dwtag  DW_TAG_typedef
    3711                            .dwattr $C$DW$T$67, DW_AT_name("__ct_rune_t")
    3712                            .dwattr $C$DW$T$67, DW_AT_type(*$C$DW$T$10)
    3713                            .dwattr $C$DW$T$67, DW_AT_language(DW_LANG_C)
    3714                            .dwattr $C$DW$T$67, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3715                            .dwattr $C$DW$T$67, DW_AT_decl_line(0x60)
    3716                            .dwattr $C$DW$T$67, DW_AT_decl_column(0x0e)
    3717                    
    3718                    $C$DW$T$68      .dwtag  DW_TAG_typedef
    3719                            .dwattr $C$DW$T$68, DW_AT_name("__rune_t")
    3720                            .dwattr $C$DW$T$68, DW_AT_type(*$C$DW$T$67)
    3721                            .dwattr $C$DW$T$68, DW_AT_language(DW_LANG_C)
    3722                            .dwattr $C$DW$T$68, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3723                            .dwattr $C$DW$T$68, DW_AT_decl_line(0x61)
    3724                            .dwattr $C$DW$T$68, DW_AT_decl_column(0x15)
    3725                    
    3726                    $C$DW$T$69      .dwtag  DW_TAG_typedef
    3727                            .dwattr $C$DW$T$69, DW_AT_name("__wint_t")
    3728                            .dwattr $C$DW$T$69, DW_AT_type(*$C$DW$T$67)
    3729                            .dwattr $C$DW$T$69, DW_AT_language(DW_LANG_C)
    3730                            .dwattr $C$DW$T$69, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3731                            .dwattr $C$DW$T$69, DW_AT_decl_line(0x62)
    3732                            .dwattr $C$DW$T$69, DW_AT_decl_column(0x15)
    3733                    
    3734                    $C$DW$T$70      .dwtag  DW_TAG_typedef
    3735                            .dwattr $C$DW$T$70, DW_AT_name("__int32_t")
    3736                            .dwattr $C$DW$T$70, DW_AT_type(*$C$DW$T$10)
    3737                            .dwattr $C$DW$T$70, DW_AT_language(DW_LANG_C)
    3738                            .dwattr $C$DW$T$70, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   69

    3739                            .dwattr $C$DW$T$70, DW_AT_decl_line(0x3d)
    3740                            .dwattr $C$DW$T$70, DW_AT_decl_column(0x0f)
    3741                    
    3742                    $C$DW$T$71      .dwtag  DW_TAG_typedef
    3743                            .dwattr $C$DW$T$71, DW_AT_name("__blksize_t")
    3744                            .dwattr $C$DW$T$71, DW_AT_type(*$C$DW$T$70)
    3745                            .dwattr $C$DW$T$71, DW_AT_language(DW_LANG_C)
    3746                            .dwattr $C$DW$T$71, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3747                            .dwattr $C$DW$T$71, DW_AT_decl_line(0x2e)
    3748                            .dwattr $C$DW$T$71, DW_AT_decl_column(0x13)
    3749                    
    3750                    $C$DW$T$72      .dwtag  DW_TAG_typedef
    3751                            .dwattr $C$DW$T$72, DW_AT_name("__clockid_t")
    3752                            .dwattr $C$DW$T$72, DW_AT_type(*$C$DW$T$70)
    3753                            .dwattr $C$DW$T$72, DW_AT_language(DW_LANG_C)
    3754                            .dwattr $C$DW$T$72, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3755                            .dwattr $C$DW$T$72, DW_AT_decl_line(0x30)
    3756                            .dwattr $C$DW$T$72, DW_AT_decl_column(0x13)
    3757                    
    3758                    $C$DW$T$73      .dwtag  DW_TAG_typedef
    3759                            .dwattr $C$DW$T$73, DW_AT_name("__critical_t")
    3760                            .dwattr $C$DW$T$73, DW_AT_type(*$C$DW$T$70)
    3761                            .dwattr $C$DW$T$73, DW_AT_language(DW_LANG_C)
    3762                            .dwattr $C$DW$T$73, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3763                            .dwattr $C$DW$T$73, DW_AT_decl_line(0x4e)
    3764                            .dwattr $C$DW$T$73, DW_AT_decl_column(0x13)
    3765                    
    3766                    $C$DW$T$74      .dwtag  DW_TAG_typedef
    3767                            .dwattr $C$DW$T$74, DW_AT_name("__int_fast16_t")
    3768                            .dwattr $C$DW$T$74, DW_AT_type(*$C$DW$T$70)
    3769                            .dwattr $C$DW$T$74, DW_AT_language(DW_LANG_C)
    3770                            .dwattr $C$DW$T$74, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3771                            .dwattr $C$DW$T$74, DW_AT_decl_line(0x55)
    3772                            .dwattr $C$DW$T$74, DW_AT_decl_column(0x13)
    3773                    
    3774                    $C$DW$T$75      .dwtag  DW_TAG_typedef
    3775                            .dwattr $C$DW$T$75, DW_AT_name("int_fast16_t")
    3776                            .dwattr $C$DW$T$75, DW_AT_type(*$C$DW$T$74)
    3777                            .dwattr $C$DW$T$75, DW_AT_language(DW_LANG_C)
    3778                            .dwattr $C$DW$T$75, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3779                            .dwattr $C$DW$T$75, DW_AT_decl_line(0x33)
    3780                            .dwattr $C$DW$T$75, DW_AT_decl_column(0x19)
    3781                    
    3782                    $C$DW$T$76      .dwtag  DW_TAG_typedef
    3783                            .dwattr $C$DW$T$76, DW_AT_name("__int_fast32_t")
    3784                            .dwattr $C$DW$T$76, DW_AT_type(*$C$DW$T$70)
    3785                            .dwattr $C$DW$T$76, DW_AT_language(DW_LANG_C)
    3786                            .dwattr $C$DW$T$76, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3787                            .dwattr $C$DW$T$76, DW_AT_decl_line(0x56)
    3788                            .dwattr $C$DW$T$76, DW_AT_decl_column(0x13)
    3789                    
    3790                    $C$DW$T$77      .dwtag  DW_TAG_typedef
    3791                            .dwattr $C$DW$T$77, DW_AT_name("int_fast32_t")
    3792                            .dwattr $C$DW$T$77, DW_AT_type(*$C$DW$T$76)
    3793                            .dwattr $C$DW$T$77, DW_AT_language(DW_LANG_C)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   70

    3794                            .dwattr $C$DW$T$77, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3795                            .dwattr $C$DW$T$77, DW_AT_decl_line(0x34)
    3796                            .dwattr $C$DW$T$77, DW_AT_decl_column(0x19)
    3797                    
    3798                    $C$DW$T$78      .dwtag  DW_TAG_typedef
    3799                            .dwattr $C$DW$T$78, DW_AT_name("__int_fast8_t")
    3800                            .dwattr $C$DW$T$78, DW_AT_type(*$C$DW$T$70)
    3801                            .dwattr $C$DW$T$78, DW_AT_language(DW_LANG_C)
    3802                            .dwattr $C$DW$T$78, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3803                            .dwattr $C$DW$T$78, DW_AT_decl_line(0x54)
    3804                            .dwattr $C$DW$T$78, DW_AT_decl_column(0x13)
    3805                    
    3806                    $C$DW$T$79      .dwtag  DW_TAG_typedef
    3807                            .dwattr $C$DW$T$79, DW_AT_name("int_fast8_t")
    3808                            .dwattr $C$DW$T$79, DW_AT_type(*$C$DW$T$78)
    3809                            .dwattr $C$DW$T$79, DW_AT_language(DW_LANG_C)
    3810                            .dwattr $C$DW$T$79, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3811                            .dwattr $C$DW$T$79, DW_AT_decl_line(0x32)
    3812                            .dwattr $C$DW$T$79, DW_AT_decl_column(0x18)
    3813                    
    3814                    $C$DW$T$80      .dwtag  DW_TAG_typedef
    3815                            .dwattr $C$DW$T$80, DW_AT_name("__int_least32_t")
    3816                            .dwattr $C$DW$T$80, DW_AT_type(*$C$DW$T$70)
    3817                            .dwattr $C$DW$T$80, DW_AT_language(DW_LANG_C)
    3818                            .dwattr $C$DW$T$80, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3819                            .dwattr $C$DW$T$80, DW_AT_decl_line(0x5a)
    3820                            .dwattr $C$DW$T$80, DW_AT_decl_column(0x13)
    3821                    
    3822                    $C$DW$T$81      .dwtag  DW_TAG_typedef
    3823                            .dwattr $C$DW$T$81, DW_AT_name("int_least32_t")
    3824                            .dwattr $C$DW$T$81, DW_AT_type(*$C$DW$T$80)
    3825                            .dwattr $C$DW$T$81, DW_AT_language(DW_LANG_C)
    3826                            .dwattr $C$DW$T$81, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3827                            .dwattr $C$DW$T$81, DW_AT_decl_line(0x2a)
    3828                            .dwattr $C$DW$T$81, DW_AT_decl_column(0x1a)
    3829                    
    3830                    $C$DW$T$82      .dwtag  DW_TAG_typedef
    3831                            .dwattr $C$DW$T$82, DW_AT_name("__intfptr_t")
    3832                            .dwattr $C$DW$T$82, DW_AT_type(*$C$DW$T$70)
    3833                            .dwattr $C$DW$T$82, DW_AT_language(DW_LANG_C)
    3834                            .dwattr $C$DW$T$82, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3835                            .dwattr $C$DW$T$82, DW_AT_decl_line(0x51)
    3836                            .dwattr $C$DW$T$82, DW_AT_decl_column(0x13)
    3837                    
    3838                    $C$DW$T$83      .dwtag  DW_TAG_typedef
    3839                            .dwattr $C$DW$T$83, DW_AT_name("__intptr_t")
    3840                            .dwattr $C$DW$T$83, DW_AT_type(*$C$DW$T$70)
    3841                            .dwattr $C$DW$T$83, DW_AT_language(DW_LANG_C)
    3842                            .dwattr $C$DW$T$83, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3843                            .dwattr $C$DW$T$83, DW_AT_decl_line(0x53)
    3844                            .dwattr $C$DW$T$83, DW_AT_decl_column(0x13)
    3845                    
    3846                    $C$DW$T$84      .dwtag  DW_TAG_typedef
    3847                            .dwattr $C$DW$T$84, DW_AT_name("intptr_t")
    3848                            .dwattr $C$DW$T$84, DW_AT_type(*$C$DW$T$83)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   71

    3849                            .dwattr $C$DW$T$84, DW_AT_language(DW_LANG_C)
    3850                            .dwattr $C$DW$T$84, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3851                            .dwattr $C$DW$T$84, DW_AT_decl_line(0x4c)
    3852                            .dwattr $C$DW$T$84, DW_AT_decl_column(0x15)
    3853                    
    3854                    $C$DW$T$85      .dwtag  DW_TAG_typedef
    3855                            .dwattr $C$DW$T$85, DW_AT_name("__lwpid_t")
    3856                            .dwattr $C$DW$T$85, DW_AT_type(*$C$DW$T$70)
    3857                            .dwattr $C$DW$T$85, DW_AT_language(DW_LANG_C)
    3858                            .dwattr $C$DW$T$85, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3859                            .dwattr $C$DW$T$85, DW_AT_decl_line(0x38)
    3860                            .dwattr $C$DW$T$85, DW_AT_decl_column(0x13)
    3861                    
    3862                    $C$DW$T$86      .dwtag  DW_TAG_typedef
    3863                            .dwattr $C$DW$T$86, DW_AT_name("__pid_t")
    3864                            .dwattr $C$DW$T$86, DW_AT_type(*$C$DW$T$70)
    3865                            .dwattr $C$DW$T$86, DW_AT_language(DW_LANG_C)
    3866                            .dwattr $C$DW$T$86, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3867                            .dwattr $C$DW$T$86, DW_AT_decl_line(0x3f)
    3868                            .dwattr $C$DW$T$86, DW_AT_decl_column(0x13)
    3869                    
    3870                    $C$DW$T$87      .dwtag  DW_TAG_typedef
    3871                            .dwattr $C$DW$T$87, DW_AT_name("__ptrdiff_t")
    3872                            .dwattr $C$DW$T$87, DW_AT_type(*$C$DW$T$70)
    3873                            .dwattr $C$DW$T$87, DW_AT_language(DW_LANG_C)
    3874                            .dwattr $C$DW$T$87, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3875                            .dwattr $C$DW$T$87, DW_AT_decl_line(0x5c)
    3876                            .dwattr $C$DW$T$87, DW_AT_decl_column(0x13)
    3877                    
    3878                    $C$DW$T$88      .dwtag  DW_TAG_typedef
    3879                            .dwattr $C$DW$T$88, DW_AT_name("__register_t")
    3880                            .dwattr $C$DW$T$88, DW_AT_type(*$C$DW$T$70)
    3881                            .dwattr $C$DW$T$88, DW_AT_language(DW_LANG_C)
    3882                            .dwattr $C$DW$T$88, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3883                            .dwattr $C$DW$T$88, DW_AT_decl_line(0x5d)
    3884                            .dwattr $C$DW$T$88, DW_AT_decl_column(0x13)
    3885                    
    3886                    $C$DW$T$89      .dwtag  DW_TAG_typedef
    3887                            .dwattr $C$DW$T$89, DW_AT_name("__segsz_t")
    3888                            .dwattr $C$DW$T$89, DW_AT_type(*$C$DW$T$70)
    3889                            .dwattr $C$DW$T$89, DW_AT_language(DW_LANG_C)
    3890                            .dwattr $C$DW$T$89, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3891                            .dwattr $C$DW$T$89, DW_AT_decl_line(0x5e)
    3892                            .dwattr $C$DW$T$89, DW_AT_decl_column(0x13)
    3893                    
    3894                    $C$DW$T$90      .dwtag  DW_TAG_typedef
    3895                            .dwattr $C$DW$T$90, DW_AT_name("__ssize_t")
    3896                            .dwattr $C$DW$T$90, DW_AT_type(*$C$DW$T$70)
    3897                            .dwattr $C$DW$T$90, DW_AT_language(DW_LANG_C)
    3898                            .dwattr $C$DW$T$90, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3899                            .dwattr $C$DW$T$90, DW_AT_decl_line(0x60)
    3900                            .dwattr $C$DW$T$90, DW_AT_decl_column(0x13)
    3901                    
    3902                    $C$DW$T$91      .dwtag  DW_TAG_typedef
    3903                            .dwattr $C$DW$T$91, DW_AT_name("int32_t")
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   72

    3904                            .dwattr $C$DW$T$91, DW_AT_type(*$C$DW$T$70)
    3905                            .dwattr $C$DW$T$91, DW_AT_language(DW_LANG_C)
    3906                            .dwattr $C$DW$T$91, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3907                            .dwattr $C$DW$T$91, DW_AT_decl_line(0x2e)
    3908                            .dwattr $C$DW$T$91, DW_AT_decl_column(0x14)
    3909                    
    3910                    $C$DW$T$92      .dwtag  DW_TAG_typedef
    3911                            .dwattr $C$DW$T$92, DW_AT_name("__nl_item")
    3912                            .dwattr $C$DW$T$92, DW_AT_type(*$C$DW$T$10)
    3913                            .dwattr $C$DW$T$92, DW_AT_language(DW_LANG_C)
    3914                            .dwattr $C$DW$T$92, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3915                            .dwattr $C$DW$T$92, DW_AT_decl_line(0x3b)
    3916                            .dwattr $C$DW$T$92, DW_AT_decl_column(0x0e)
    3917                    
    3918                    $C$DW$T$11      .dwtag  DW_TAG_base_type
    3919                            .dwattr $C$DW$T$11, DW_AT_encoding(DW_ATE_unsigned)
    3920                            .dwattr $C$DW$T$11, DW_AT_name("unsigned int")
    3921                            .dwattr $C$DW$T$11, DW_AT_byte_size(0x04)
    3922                    
    3923                    $C$DW$T$26      .dwtag  DW_TAG_typedef
    3924                            .dwattr $C$DW$T$26, DW_AT_name("__uint32_t")
    3925                            .dwattr $C$DW$T$26, DW_AT_type(*$C$DW$T$11)
    3926                            .dwattr $C$DW$T$26, DW_AT_language(DW_LANG_C)
    3927                            .dwattr $C$DW$T$26, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3928                            .dwattr $C$DW$T$26, DW_AT_decl_line(0x3e)
    3929                            .dwattr $C$DW$T$26, DW_AT_decl_column(0x17)
    3930                    
    3931                    $C$DW$T$93      .dwtag  DW_TAG_typedef
    3932                            .dwattr $C$DW$T$93, DW_AT_name("__clock_t")
    3933                            .dwattr $C$DW$T$93, DW_AT_type(*$C$DW$T$26)
    3934                            .dwattr $C$DW$T$93, DW_AT_language(DW_LANG_C)
    3935                            .dwattr $C$DW$T$93, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3936                            .dwattr $C$DW$T$93, DW_AT_decl_line(0x4d)
    3937                            .dwattr $C$DW$T$93, DW_AT_decl_column(0x14)
    3938                    
    3939                    $C$DW$T$94      .dwtag  DW_TAG_typedef
    3940                            .dwattr $C$DW$T$94, DW_AT_name("__fflags_t")
    3941                            .dwattr $C$DW$T$94, DW_AT_type(*$C$DW$T$26)
    3942                            .dwattr $C$DW$T$94, DW_AT_language(DW_LANG_C)
    3943                            .dwattr $C$DW$T$94, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3944                            .dwattr $C$DW$T$94, DW_AT_decl_line(0x31)
    3945                            .dwattr $C$DW$T$94, DW_AT_decl_column(0x14)
    3946                    
    3947                    $C$DW$T$95      .dwtag  DW_TAG_typedef
    3948                            .dwattr $C$DW$T$95, DW_AT_name("__fixpt_t")
    3949                            .dwattr $C$DW$T$95, DW_AT_type(*$C$DW$T$26)
    3950                            .dwattr $C$DW$T$95, DW_AT_language(DW_LANG_C)
    3951                            .dwattr $C$DW$T$95, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3952                            .dwattr $C$DW$T$95, DW_AT_decl_line(0x76)
    3953                            .dwattr $C$DW$T$95, DW_AT_decl_column(0x14)
    3954                    
    3955                    $C$DW$T$96      .dwtag  DW_TAG_typedef
    3956                            .dwattr $C$DW$T$96, DW_AT_name("__gid_t")
    3957                            .dwattr $C$DW$T$96, DW_AT_type(*$C$DW$T$26)
    3958                            .dwattr $C$DW$T$96, DW_AT_language(DW_LANG_C)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   73

    3959                            .dwattr $C$DW$T$96, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3960                            .dwattr $C$DW$T$96, DW_AT_decl_line(0x34)
    3961                            .dwattr $C$DW$T$96, DW_AT_decl_column(0x14)
    3962                    
    3963                    $C$DW$T$97      .dwtag  DW_TAG_typedef
    3964                            .dwattr $C$DW$T$97, DW_AT_name("__size_t")
    3965                            .dwattr $C$DW$T$97, DW_AT_type(*$C$DW$T$26)
    3966                            .dwattr $C$DW$T$97, DW_AT_language(DW_LANG_C)
    3967                            .dwattr $C$DW$T$97, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3968                            .dwattr $C$DW$T$97, DW_AT_decl_line(0x5f)
    3969                            .dwattr $C$DW$T$97, DW_AT_decl_column(0x14)
    3970                    
    3971                    $C$DW$T$98      .dwtag  DW_TAG_typedef
    3972                            .dwattr $C$DW$T$98, DW_AT_name("__socklen_t")
    3973                            .dwattr $C$DW$T$98, DW_AT_type(*$C$DW$T$26)
    3974                            .dwattr $C$DW$T$98, DW_AT_language(DW_LANG_C)
    3975                            .dwattr $C$DW$T$98, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3976                            .dwattr $C$DW$T$98, DW_AT_decl_line(0x44)
    3977                            .dwattr $C$DW$T$98, DW_AT_decl_column(0x14)
    3978                    
    3979                    $C$DW$T$99      .dwtag  DW_TAG_typedef
    3980                            .dwattr $C$DW$T$99, DW_AT_name("__time_t")
    3981                            .dwattr $C$DW$T$99, DW_AT_type(*$C$DW$T$26)
    3982                            .dwattr $C$DW$T$99, DW_AT_language(DW_LANG_C)
    3983                            .dwattr $C$DW$T$99, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3984                            .dwattr $C$DW$T$99, DW_AT_decl_line(0x64)
    3985                            .dwattr $C$DW$T$99, DW_AT_decl_column(0x19)
    3986                    
    3987                    $C$DW$T$100     .dwtag  DW_TAG_typedef
    3988                            .dwattr $C$DW$T$100, DW_AT_name("__u_register_t")
    3989                            .dwattr $C$DW$T$100, DW_AT_type(*$C$DW$T$26)
    3990                            .dwattr $C$DW$T$100, DW_AT_language(DW_LANG_C)
    3991                            .dwattr $C$DW$T$100, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3992                            .dwattr $C$DW$T$100, DW_AT_decl_line(0x71)
    3993                            .dwattr $C$DW$T$100, DW_AT_decl_column(0x14)
    3994                    
    3995                    $C$DW$T$101     .dwtag  DW_TAG_typedef
    3996                            .dwattr $C$DW$T$101, DW_AT_name("__uid_t")
    3997                            .dwattr $C$DW$T$101, DW_AT_type(*$C$DW$T$26)
    3998                            .dwattr $C$DW$T$101, DW_AT_language(DW_LANG_C)
    3999                            .dwattr $C$DW$T$101, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4000                            .dwattr $C$DW$T$101, DW_AT_decl_line(0x48)
    4001                            .dwattr $C$DW$T$101, DW_AT_decl_column(0x14)
    4002                    
    4003                    $C$DW$T$102     .dwtag  DW_TAG_typedef
    4004                            .dwattr $C$DW$T$102, DW_AT_name("__uint_fast16_t")
    4005                            .dwattr $C$DW$T$102, DW_AT_type(*$C$DW$T$26)
    4006                            .dwattr $C$DW$T$102, DW_AT_language(DW_LANG_C)
    4007                            .dwattr $C$DW$T$102, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4008                            .dwattr $C$DW$T$102, DW_AT_decl_line(0x6a)
    4009                            .dwattr $C$DW$T$102, DW_AT_decl_column(0x14)
    4010                    
    4011                    $C$DW$T$103     .dwtag  DW_TAG_typedef
    4012                            .dwattr $C$DW$T$103, DW_AT_name("uint_fast16_t")
    4013                            .dwattr $C$DW$T$103, DW_AT_type(*$C$DW$T$102)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   74

    4014                            .dwattr $C$DW$T$103, DW_AT_language(DW_LANG_C)
    4015                            .dwattr $C$DW$T$103, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4016                            .dwattr $C$DW$T$103, DW_AT_decl_line(0x38)
    4017                            .dwattr $C$DW$T$103, DW_AT_decl_column(0x1a)
    4018                    
    4019                    $C$DW$T$104     .dwtag  DW_TAG_typedef
    4020                            .dwattr $C$DW$T$104, DW_AT_name("__uint_fast32_t")
    4021                            .dwattr $C$DW$T$104, DW_AT_type(*$C$DW$T$26)
    4022                            .dwattr $C$DW$T$104, DW_AT_language(DW_LANG_C)
    4023                            .dwattr $C$DW$T$104, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4024                            .dwattr $C$DW$T$104, DW_AT_decl_line(0x6b)
    4025                            .dwattr $C$DW$T$104, DW_AT_decl_column(0x14)
    4026                    
    4027                    $C$DW$T$105     .dwtag  DW_TAG_typedef
    4028                            .dwattr $C$DW$T$105, DW_AT_name("uint_fast32_t")
    4029                            .dwattr $C$DW$T$105, DW_AT_type(*$C$DW$T$104)
    4030                            .dwattr $C$DW$T$105, DW_AT_language(DW_LANG_C)
    4031                            .dwattr $C$DW$T$105, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4032                            .dwattr $C$DW$T$105, DW_AT_decl_line(0x39)
    4033                            .dwattr $C$DW$T$105, DW_AT_decl_column(0x1a)
    4034                    
    4035                    $C$DW$T$106     .dwtag  DW_TAG_typedef
    4036                            .dwattr $C$DW$T$106, DW_AT_name("__uint_fast8_t")
    4037                            .dwattr $C$DW$T$106, DW_AT_type(*$C$DW$T$26)
    4038                            .dwattr $C$DW$T$106, DW_AT_language(DW_LANG_C)
    4039                            .dwattr $C$DW$T$106, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4040                            .dwattr $C$DW$T$106, DW_AT_decl_line(0x69)
    4041                            .dwattr $C$DW$T$106, DW_AT_decl_column(0x14)
    4042                    
    4043                    $C$DW$T$107     .dwtag  DW_TAG_typedef
    4044                            .dwattr $C$DW$T$107, DW_AT_name("uint_fast8_t")
    4045                            .dwattr $C$DW$T$107, DW_AT_type(*$C$DW$T$106)
    4046                            .dwattr $C$DW$T$107, DW_AT_language(DW_LANG_C)
    4047                            .dwattr $C$DW$T$107, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4048                            .dwattr $C$DW$T$107, DW_AT_decl_line(0x37)
    4049                            .dwattr $C$DW$T$107, DW_AT_decl_column(0x19)
    4050                    
    4051                    $C$DW$T$108     .dwtag  DW_TAG_typedef
    4052                            .dwattr $C$DW$T$108, DW_AT_name("__uint_least32_t")
    4053                            .dwattr $C$DW$T$108, DW_AT_type(*$C$DW$T$26)
    4054                            .dwattr $C$DW$T$108, DW_AT_language(DW_LANG_C)
    4055                            .dwattr $C$DW$T$108, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4056                            .dwattr $C$DW$T$108, DW_AT_decl_line(0x6f)
    4057                            .dwattr $C$DW$T$108, DW_AT_decl_column(0x14)
    4058                    
    4059                    $C$DW$T$109     .dwtag  DW_TAG_typedef
    4060                            .dwattr $C$DW$T$109, DW_AT_name("__char32_t")
    4061                            .dwattr $C$DW$T$109, DW_AT_type(*$C$DW$T$108)
    4062                            .dwattr $C$DW$T$109, DW_AT_language(DW_LANG_C)
    4063                            .dwattr $C$DW$T$109, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4064                            .dwattr $C$DW$T$109, DW_AT_decl_line(0x67)
    4065                            .dwattr $C$DW$T$109, DW_AT_decl_column(0x1a)
    4066                    
    4067                    $C$DW$T$110     .dwtag  DW_TAG_typedef
    4068                            .dwattr $C$DW$T$110, DW_AT_name("uint_least32_t")
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   75

    4069                            .dwattr $C$DW$T$110, DW_AT_type(*$C$DW$T$108)
    4070                            .dwattr $C$DW$T$110, DW_AT_language(DW_LANG_C)
    4071                            .dwattr $C$DW$T$110, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4072                            .dwattr $C$DW$T$110, DW_AT_decl_line(0x2f)
    4073                            .dwattr $C$DW$T$110, DW_AT_decl_column(0x1a)
    4074                    
    4075                    $C$DW$T$111     .dwtag  DW_TAG_typedef
    4076                            .dwattr $C$DW$T$111, DW_AT_name("__uintfptr_t")
    4077                            .dwattr $C$DW$T$111, DW_AT_type(*$C$DW$T$26)
    4078                            .dwattr $C$DW$T$111, DW_AT_language(DW_LANG_C)
    4079                            .dwattr $C$DW$T$111, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4080                            .dwattr $C$DW$T$111, DW_AT_decl_line(0x66)
    4081                            .dwattr $C$DW$T$111, DW_AT_decl_column(0x14)
    4082                    
    4083                    $C$DW$T$112     .dwtag  DW_TAG_typedef
    4084                            .dwattr $C$DW$T$112, DW_AT_name("__uintptr_t")
    4085                            .dwattr $C$DW$T$112, DW_AT_type(*$C$DW$T$26)
    4086                            .dwattr $C$DW$T$112, DW_AT_language(DW_LANG_C)
    4087                            .dwattr $C$DW$T$112, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4088                            .dwattr $C$DW$T$112, DW_AT_decl_line(0x68)
    4089                            .dwattr $C$DW$T$112, DW_AT_decl_column(0x14)
    4090                    
    4091                    $C$DW$T$113     .dwtag  DW_TAG_typedef
    4092                            .dwattr $C$DW$T$113, DW_AT_name("uintptr_t")
    4093                            .dwattr $C$DW$T$113, DW_AT_type(*$C$DW$T$112)
    4094                            .dwattr $C$DW$T$113, DW_AT_language(DW_LANG_C)
    4095                            .dwattr $C$DW$T$113, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4096                            .dwattr $C$DW$T$113, DW_AT_decl_line(0x50)
    4097                            .dwattr $C$DW$T$113, DW_AT_decl_column(0x16)
    4098                    
    4099                    $C$DW$T$114     .dwtag  DW_TAG_typedef
    4100                            .dwattr $C$DW$T$114, DW_AT_name("__vm_offset_t")
    4101                            .dwattr $C$DW$T$114, DW_AT_type(*$C$DW$T$26)
    4102                            .dwattr $C$DW$T$114, DW_AT_language(DW_LANG_C)
    4103                            .dwattr $C$DW$T$114, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4104                            .dwattr $C$DW$T$114, DW_AT_decl_line(0x72)
    4105                            .dwattr $C$DW$T$114, DW_AT_decl_column(0x14)
    4106                    
    4107                    $C$DW$T$115     .dwtag  DW_TAG_typedef
    4108                            .dwattr $C$DW$T$115, DW_AT_name("__vm_paddr_t")
    4109                            .dwattr $C$DW$T$115, DW_AT_type(*$C$DW$T$26)
    4110                            .dwattr $C$DW$T$115, DW_AT_language(DW_LANG_C)
    4111                            .dwattr $C$DW$T$115, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4112                            .dwattr $C$DW$T$115, DW_AT_decl_line(0x73)
    4113                            .dwattr $C$DW$T$115, DW_AT_decl_column(0x14)
    4114                    
    4115                    $C$DW$T$116     .dwtag  DW_TAG_typedef
    4116                            .dwattr $C$DW$T$116, DW_AT_name("__vm_size_t")
    4117                            .dwattr $C$DW$T$116, DW_AT_type(*$C$DW$T$26)
    4118                            .dwattr $C$DW$T$116, DW_AT_language(DW_LANG_C)
    4119                            .dwattr $C$DW$T$116, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4120                            .dwattr $C$DW$T$116, DW_AT_decl_line(0x74)
    4121                            .dwattr $C$DW$T$116, DW_AT_decl_column(0x14)
    4122                    
    4123                    $C$DW$T$27      .dwtag  DW_TAG_typedef
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   76

    4124                            .dwattr $C$DW$T$27, DW_AT_name("uint32_t")
    4125                            .dwattr $C$DW$T$27, DW_AT_type(*$C$DW$T$26)
    4126                            .dwattr $C$DW$T$27, DW_AT_language(DW_LANG_C)
    4127                            .dwattr $C$DW$T$27, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    4128                            .dwattr $C$DW$T$27, DW_AT_decl_line(0x42)
    4129                            .dwattr $C$DW$T$27, DW_AT_decl_column(0x15)
    4130                    
    4131                    $C$DW$T$34      .dwtag  DW_TAG_pointer_type
    4132                            .dwattr $C$DW$T$34, DW_AT_type(*$C$DW$T$27)
    4133                            .dwattr $C$DW$T$34, DW_AT_address_class(0x20)
    4134                    
    4135                    $C$DW$T$121     .dwtag  DW_TAG_typedef
    4136                            .dwattr $C$DW$T$121, DW_AT_name("__useconds_t")
    4137                            .dwattr $C$DW$T$121, DW_AT_type(*$C$DW$T$11)
    4138                            .dwattr $C$DW$T$121, DW_AT_language(DW_LANG_C)
    4139                            .dwattr $C$DW$T$121, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4140                            .dwattr $C$DW$T$121, DW_AT_decl_line(0x49)
    4141                            .dwattr $C$DW$T$121, DW_AT_decl_column(0x16)
    4142                    
    4143                    $C$DW$T$12      .dwtag  DW_TAG_base_type
    4144                            .dwattr $C$DW$T$12, DW_AT_encoding(DW_ATE_signed)
    4145                            .dwattr $C$DW$T$12, DW_AT_name("long")
    4146                            .dwattr $C$DW$T$12, DW_AT_byte_size(0x04)
    4147                    
    4148                    $C$DW$T$122     .dwtag  DW_TAG_typedef
    4149                            .dwattr $C$DW$T$122, DW_AT_name("__key_t")
    4150                            .dwattr $C$DW$T$122, DW_AT_type(*$C$DW$T$12)
    4151                            .dwattr $C$DW$T$122, DW_AT_language(DW_LANG_C)
    4152                            .dwattr $C$DW$T$122, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4153                            .dwattr $C$DW$T$122, DW_AT_decl_line(0x37)
    4154                            .dwattr $C$DW$T$122, DW_AT_decl_column(0x0f)
    4155                    
    4156                    $C$DW$T$123     .dwtag  DW_TAG_typedef
    4157                            .dwattr $C$DW$T$123, DW_AT_name("__suseconds_t")
    4158                            .dwattr $C$DW$T$123, DW_AT_type(*$C$DW$T$12)
    4159                            .dwattr $C$DW$T$123, DW_AT_language(DW_LANG_C)
    4160                            .dwattr $C$DW$T$123, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4161                            .dwattr $C$DW$T$123, DW_AT_decl_line(0x45)
    4162                            .dwattr $C$DW$T$123, DW_AT_decl_column(0x0f)
    4163                    
    4164                    $C$DW$T$13      .dwtag  DW_TAG_base_type
    4165                            .dwattr $C$DW$T$13, DW_AT_encoding(DW_ATE_unsigned)
    4166                            .dwattr $C$DW$T$13, DW_AT_name("unsigned long")
    4167                            .dwattr $C$DW$T$13, DW_AT_byte_size(0x04)
    4168                    
    4169                    $C$DW$T$14      .dwtag  DW_TAG_base_type
    4170                            .dwattr $C$DW$T$14, DW_AT_encoding(DW_ATE_signed)
    4171                            .dwattr $C$DW$T$14, DW_AT_name("long long")
    4172                            .dwattr $C$DW$T$14, DW_AT_byte_size(0x08)
    4173                    
    4174                    $C$DW$T$124     .dwtag  DW_TAG_typedef
    4175                            .dwattr $C$DW$T$124, DW_AT_name("__int64_t")
    4176                            .dwattr $C$DW$T$124, DW_AT_type(*$C$DW$T$14)
    4177                            .dwattr $C$DW$T$124, DW_AT_language(DW_LANG_C)
    4178                            .dwattr $C$DW$T$124, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   77

    4179                            .dwattr $C$DW$T$124, DW_AT_decl_line(0x43)
    4180                            .dwattr $C$DW$T$124, DW_AT_decl_column(0x14)
    4181                    
    4182                    $C$DW$T$125     .dwtag  DW_TAG_typedef
    4183                            .dwattr $C$DW$T$125, DW_AT_name("__blkcnt_t")
    4184                            .dwattr $C$DW$T$125, DW_AT_type(*$C$DW$T$124)
    4185                            .dwattr $C$DW$T$125, DW_AT_language(DW_LANG_C)
    4186                            .dwattr $C$DW$T$125, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4187                            .dwattr $C$DW$T$125, DW_AT_decl_line(0x2f)
    4188                            .dwattr $C$DW$T$125, DW_AT_decl_column(0x13)
    4189                    
    4190                    $C$DW$T$126     .dwtag  DW_TAG_typedef
    4191                            .dwattr $C$DW$T$126, DW_AT_name("__id_t")
    4192                            .dwattr $C$DW$T$126, DW_AT_type(*$C$DW$T$124)
    4193                            .dwattr $C$DW$T$126, DW_AT_language(DW_LANG_C)
    4194                            .dwattr $C$DW$T$126, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4195                            .dwattr $C$DW$T$126, DW_AT_decl_line(0x35)
    4196                            .dwattr $C$DW$T$126, DW_AT_decl_column(0x13)
    4197                    
    4198                    $C$DW$T$127     .dwtag  DW_TAG_typedef
    4199                            .dwattr $C$DW$T$127, DW_AT_name("__int_fast64_t")
    4200                            .dwattr $C$DW$T$127, DW_AT_type(*$C$DW$T$124)
    4201                            .dwattr $C$DW$T$127, DW_AT_language(DW_LANG_C)
    4202                            .dwattr $C$DW$T$127, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4203                            .dwattr $C$DW$T$127, DW_AT_decl_line(0x57)
    4204                            .dwattr $C$DW$T$127, DW_AT_decl_column(0x13)
    4205                    
    4206                    $C$DW$T$128     .dwtag  DW_TAG_typedef
    4207                            .dwattr $C$DW$T$128, DW_AT_name("int_fast64_t")
    4208                            .dwattr $C$DW$T$128, DW_AT_type(*$C$DW$T$127)
    4209                            .dwattr $C$DW$T$128, DW_AT_language(DW_LANG_C)
    4210                            .dwattr $C$DW$T$128, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4211                            .dwattr $C$DW$T$128, DW_AT_decl_line(0x35)
    4212                            .dwattr $C$DW$T$128, DW_AT_decl_column(0x19)
    4213                    
    4214                    $C$DW$T$129     .dwtag  DW_TAG_typedef
    4215                            .dwattr $C$DW$T$129, DW_AT_name("__int_least64_t")
    4216                            .dwattr $C$DW$T$129, DW_AT_type(*$C$DW$T$124)
    4217                            .dwattr $C$DW$T$129, DW_AT_language(DW_LANG_C)
    4218                            .dwattr $C$DW$T$129, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4219                            .dwattr $C$DW$T$129, DW_AT_decl_line(0x5b)
    4220                            .dwattr $C$DW$T$129, DW_AT_decl_column(0x13)
    4221                    
    4222                    $C$DW$T$130     .dwtag  DW_TAG_typedef
    4223                            .dwattr $C$DW$T$130, DW_AT_name("int_least64_t")
    4224                            .dwattr $C$DW$T$130, DW_AT_type(*$C$DW$T$129)
    4225                            .dwattr $C$DW$T$130, DW_AT_language(DW_LANG_C)
    4226                            .dwattr $C$DW$T$130, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4227                            .dwattr $C$DW$T$130, DW_AT_decl_line(0x2b)
    4228                            .dwattr $C$DW$T$130, DW_AT_decl_column(0x1a)
    4229                    
    4230                    $C$DW$T$131     .dwtag  DW_TAG_typedef
    4231                            .dwattr $C$DW$T$131, DW_AT_name("__intmax_t")
    4232                            .dwattr $C$DW$T$131, DW_AT_type(*$C$DW$T$124)
    4233                            .dwattr $C$DW$T$131, DW_AT_language(DW_LANG_C)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   78

    4234                            .dwattr $C$DW$T$131, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4235                            .dwattr $C$DW$T$131, DW_AT_decl_line(0x52)
    4236                            .dwattr $C$DW$T$131, DW_AT_decl_column(0x13)
    4237                    
    4238                    $C$DW$T$132     .dwtag  DW_TAG_typedef
    4239                            .dwattr $C$DW$T$132, DW_AT_name("intmax_t")
    4240                            .dwattr $C$DW$T$132, DW_AT_type(*$C$DW$T$131)
    4241                            .dwattr $C$DW$T$132, DW_AT_language(DW_LANG_C)
    4242                            .dwattr $C$DW$T$132, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4243                            .dwattr $C$DW$T$132, DW_AT_decl_line(0x54)
    4244                            .dwattr $C$DW$T$132, DW_AT_decl_column(0x15)
    4245                    
    4246                    $C$DW$T$133     .dwtag  DW_TAG_typedef
    4247                            .dwattr $C$DW$T$133, DW_AT_name("__off64_t")
    4248                            .dwattr $C$DW$T$133, DW_AT_type(*$C$DW$T$124)
    4249                            .dwattr $C$DW$T$133, DW_AT_language(DW_LANG_C)
    4250                            .dwattr $C$DW$T$133, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4251                            .dwattr $C$DW$T$133, DW_AT_decl_line(0x3e)
    4252                            .dwattr $C$DW$T$133, DW_AT_decl_column(0x13)
    4253                    
    4254                    $C$DW$T$134     .dwtag  DW_TAG_typedef
    4255                            .dwattr $C$DW$T$134, DW_AT_name("__off_t")
    4256                            .dwattr $C$DW$T$134, DW_AT_type(*$C$DW$T$124)
    4257                            .dwattr $C$DW$T$134, DW_AT_language(DW_LANG_C)
    4258                            .dwattr $C$DW$T$134, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4259                            .dwattr $C$DW$T$134, DW_AT_decl_line(0x3d)
    4260                            .dwattr $C$DW$T$134, DW_AT_decl_column(0x13)
    4261                    
    4262                    $C$DW$T$135     .dwtag  DW_TAG_typedef
    4263                            .dwattr $C$DW$T$135, DW_AT_name("__rlim_t")
    4264                            .dwattr $C$DW$T$135, DW_AT_type(*$C$DW$T$124)
    4265                            .dwattr $C$DW$T$135, DW_AT_language(DW_LANG_C)
    4266                            .dwattr $C$DW$T$135, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4267                            .dwattr $C$DW$T$135, DW_AT_decl_line(0x40)
    4268                            .dwattr $C$DW$T$135, DW_AT_decl_column(0x13)
    4269                    
    4270                    $C$DW$T$136     .dwtag  DW_TAG_typedef
    4271                            .dwattr $C$DW$T$136, DW_AT_name("int64_t")
    4272                            .dwattr $C$DW$T$136, DW_AT_type(*$C$DW$T$124)
    4273                            .dwattr $C$DW$T$136, DW_AT_language(DW_LANG_C)
    4274                            .dwattr $C$DW$T$136, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4275                            .dwattr $C$DW$T$136, DW_AT_decl_line(0x33)
    4276                            .dwattr $C$DW$T$136, DW_AT_decl_column(0x14)
    4277                    
    4278                    $C$DW$T$15      .dwtag  DW_TAG_base_type
    4279                            .dwattr $C$DW$T$15, DW_AT_encoding(DW_ATE_unsigned)
    4280                            .dwattr $C$DW$T$15, DW_AT_name("unsigned long long")
    4281                            .dwattr $C$DW$T$15, DW_AT_byte_size(0x08)
    4282                    
    4283                    $C$DW$T$137     .dwtag  DW_TAG_typedef
    4284                            .dwattr $C$DW$T$137, DW_AT_name("__uint64_t")
    4285                            .dwattr $C$DW$T$137, DW_AT_type(*$C$DW$T$15)
    4286                            .dwattr $C$DW$T$137, DW_AT_language(DW_LANG_C)
    4287                            .dwattr $C$DW$T$137, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4288                            .dwattr $C$DW$T$137, DW_AT_decl_line(0x48)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   79

    4289                            .dwattr $C$DW$T$137, DW_AT_decl_column(0x1c)
    4290                    
    4291                    $C$DW$T$138     .dwtag  DW_TAG_typedef
    4292                            .dwattr $C$DW$T$138, DW_AT_name("__dev_t")
    4293                            .dwattr $C$DW$T$138, DW_AT_type(*$C$DW$T$137)
    4294                            .dwattr $C$DW$T$138, DW_AT_language(DW_LANG_C)
    4295                            .dwattr $C$DW$T$138, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4296                            .dwattr $C$DW$T$138, DW_AT_decl_line(0x74)
    4297                            .dwattr $C$DW$T$138, DW_AT_decl_column(0x14)
    4298                    
    4299                    $C$DW$T$139     .dwtag  DW_TAG_typedef
    4300                            .dwattr $C$DW$T$139, DW_AT_name("__fsblkcnt_t")
    4301                            .dwattr $C$DW$T$139, DW_AT_type(*$C$DW$T$137)
    4302                            .dwattr $C$DW$T$139, DW_AT_language(DW_LANG_C)
    4303                            .dwattr $C$DW$T$139, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4304                            .dwattr $C$DW$T$139, DW_AT_decl_line(0x32)
    4305                            .dwattr $C$DW$T$139, DW_AT_decl_column(0x14)
    4306                    
    4307                    $C$DW$T$140     .dwtag  DW_TAG_typedef
    4308                            .dwattr $C$DW$T$140, DW_AT_name("__fsfilcnt_t")
    4309                            .dwattr $C$DW$T$140, DW_AT_type(*$C$DW$T$137)
    4310                            .dwattr $C$DW$T$140, DW_AT_language(DW_LANG_C)
    4311                            .dwattr $C$DW$T$140, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4312                            .dwattr $C$DW$T$140, DW_AT_decl_line(0x33)
    4313                            .dwattr $C$DW$T$140, DW_AT_decl_column(0x14)
    4314                    
    4315                    $C$DW$T$141     .dwtag  DW_TAG_typedef
    4316                            .dwattr $C$DW$T$141, DW_AT_name("__ino_t")
    4317                            .dwattr $C$DW$T$141, DW_AT_type(*$C$DW$T$137)
    4318                            .dwattr $C$DW$T$141, DW_AT_language(DW_LANG_C)
    4319                            .dwattr $C$DW$T$141, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4320                            .dwattr $C$DW$T$141, DW_AT_decl_line(0x36)
    4321                            .dwattr $C$DW$T$141, DW_AT_decl_column(0x14)
    4322                    
    4323                    $C$DW$T$142     .dwtag  DW_TAG_typedef
    4324                            .dwattr $C$DW$T$142, DW_AT_name("__nlink_t")
    4325                            .dwattr $C$DW$T$142, DW_AT_type(*$C$DW$T$137)
    4326                            .dwattr $C$DW$T$142, DW_AT_language(DW_LANG_C)
    4327                            .dwattr $C$DW$T$142, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4328                            .dwattr $C$DW$T$142, DW_AT_decl_line(0x3c)
    4329                            .dwattr $C$DW$T$142, DW_AT_decl_column(0x14)
    4330                    
    4331                    $C$DW$T$143     .dwtag  DW_TAG_typedef
    4332                            .dwattr $C$DW$T$143, DW_AT_name("__uint_fast64_t")
    4333                            .dwattr $C$DW$T$143, DW_AT_type(*$C$DW$T$137)
    4334                            .dwattr $C$DW$T$143, DW_AT_language(DW_LANG_C)
    4335                            .dwattr $C$DW$T$143, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4336                            .dwattr $C$DW$T$143, DW_AT_decl_line(0x6c)
    4337                            .dwattr $C$DW$T$143, DW_AT_decl_column(0x14)
    4338                    
    4339                    $C$DW$T$144     .dwtag  DW_TAG_typedef
    4340                            .dwattr $C$DW$T$144, DW_AT_name("uint_fast64_t")
    4341                            .dwattr $C$DW$T$144, DW_AT_type(*$C$DW$T$143)
    4342                            .dwattr $C$DW$T$144, DW_AT_language(DW_LANG_C)
    4343                            .dwattr $C$DW$T$144, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   80

    4344                            .dwattr $C$DW$T$144, DW_AT_decl_line(0x3a)
    4345                            .dwattr $C$DW$T$144, DW_AT_decl_column(0x1a)
    4346                    
    4347                    $C$DW$T$145     .dwtag  DW_TAG_typedef
    4348                            .dwattr $C$DW$T$145, DW_AT_name("__uint_least64_t")
    4349                            .dwattr $C$DW$T$145, DW_AT_type(*$C$DW$T$137)
    4350                            .dwattr $C$DW$T$145, DW_AT_language(DW_LANG_C)
    4351                            .dwattr $C$DW$T$145, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4352                            .dwattr $C$DW$T$145, DW_AT_decl_line(0x70)
    4353                            .dwattr $C$DW$T$145, DW_AT_decl_column(0x14)
    4354                    
    4355                    $C$DW$T$146     .dwtag  DW_TAG_typedef
    4356                            .dwattr $C$DW$T$146, DW_AT_name("uint_least64_t")
    4357                            .dwattr $C$DW$T$146, DW_AT_type(*$C$DW$T$145)
    4358                            .dwattr $C$DW$T$146, DW_AT_language(DW_LANG_C)
    4359                            .dwattr $C$DW$T$146, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4360                            .dwattr $C$DW$T$146, DW_AT_decl_line(0x30)
    4361                            .dwattr $C$DW$T$146, DW_AT_decl_column(0x1a)
    4362                    
    4363                    $C$DW$T$147     .dwtag  DW_TAG_typedef
    4364                            .dwattr $C$DW$T$147, DW_AT_name("__uintmax_t")
    4365                            .dwattr $C$DW$T$147, DW_AT_type(*$C$DW$T$137)
    4366                            .dwattr $C$DW$T$147, DW_AT_language(DW_LANG_C)
    4367                            .dwattr $C$DW$T$147, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4368                            .dwattr $C$DW$T$147, DW_AT_decl_line(0x67)
    4369                            .dwattr $C$DW$T$147, DW_AT_decl_column(0x14)
    4370                    
    4371                    $C$DW$T$148     .dwtag  DW_TAG_typedef
    4372                            .dwattr $C$DW$T$148, DW_AT_name("__rman_res_t")
    4373                            .dwattr $C$DW$T$148, DW_AT_type(*$C$DW$T$147)
    4374                            .dwattr $C$DW$T$148, DW_AT_language(DW_LANG_C)
    4375                            .dwattr $C$DW$T$148, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4376                            .dwattr $C$DW$T$148, DW_AT_decl_line(0x8f)
    4377                            .dwattr $C$DW$T$148, DW_AT_decl_column(0x19)
    4378                    
    4379                    $C$DW$T$149     .dwtag  DW_TAG_typedef
    4380                            .dwattr $C$DW$T$149, DW_AT_name("uintmax_t")
    4381                            .dwattr $C$DW$T$149, DW_AT_type(*$C$DW$T$147)
    4382                            .dwattr $C$DW$T$149, DW_AT_language(DW_LANG_C)
    4383                            .dwattr $C$DW$T$149, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4384                            .dwattr $C$DW$T$149, DW_AT_decl_line(0x58)
    4385                            .dwattr $C$DW$T$149, DW_AT_decl_column(0x16)
    4386                    
    4387                    $C$DW$T$150     .dwtag  DW_TAG_typedef
    4388                            .dwattr $C$DW$T$150, DW_AT_name("uint64_t")
    4389                            .dwattr $C$DW$T$150, DW_AT_type(*$C$DW$T$137)
    4390                            .dwattr $C$DW$T$150, DW_AT_language(DW_LANG_C)
    4391                            .dwattr $C$DW$T$150, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4392                            .dwattr $C$DW$T$150, DW_AT_decl_line(0x47)
    4393                            .dwattr $C$DW$T$150, DW_AT_decl_column(0x15)
    4394                    
    4395                    $C$DW$T$16      .dwtag  DW_TAG_base_type
    4396                            .dwattr $C$DW$T$16, DW_AT_encoding(DW_ATE_float)
    4397                            .dwattr $C$DW$T$16, DW_AT_name("float")
    4398                            .dwattr $C$DW$T$16, DW_AT_byte_size(0x04)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   81

    4399                    
    4400                    $C$DW$T$151     .dwtag  DW_TAG_typedef
    4401                            .dwattr $C$DW$T$151, DW_AT_name("__float_t")
    4402                            .dwattr $C$DW$T$151, DW_AT_type(*$C$DW$T$16)
    4403                            .dwattr $C$DW$T$151, DW_AT_language(DW_LANG_C)
    4404                            .dwattr $C$DW$T$151, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4405                            .dwattr $C$DW$T$151, DW_AT_decl_line(0x50)
    4406                            .dwattr $C$DW$T$151, DW_AT_decl_column(0x10)
    4407                    
    4408                    $C$DW$T$17      .dwtag  DW_TAG_base_type
    4409                            .dwattr $C$DW$T$17, DW_AT_encoding(DW_ATE_float)
    4410                            .dwattr $C$DW$T$17, DW_AT_name("double")
    4411                            .dwattr $C$DW$T$17, DW_AT_byte_size(0x08)
    4412                    
    4413                    $C$DW$T$152     .dwtag  DW_TAG_typedef
    4414                            .dwattr $C$DW$T$152, DW_AT_name("__double_t")
    4415                            .dwattr $C$DW$T$152, DW_AT_type(*$C$DW$T$17)
    4416                            .dwattr $C$DW$T$152, DW_AT_language(DW_LANG_C)
    4417                            .dwattr $C$DW$T$152, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4418                            .dwattr $C$DW$T$152, DW_AT_decl_line(0x4f)
    4419                            .dwattr $C$DW$T$152, DW_AT_decl_column(0x11)
    4420                    
    4421                    $C$DW$T$18      .dwtag  DW_TAG_base_type
    4422                            .dwattr $C$DW$T$18, DW_AT_encoding(DW_ATE_float)
    4423                            .dwattr $C$DW$T$18, DW_AT_name("long double")
    4424                            .dwattr $C$DW$T$18, DW_AT_byte_size(0x08)
    4425                    
    4426                    $C$DW$T$117     .dwtag  DW_TAG_base_type
    4427                            .dwattr $C$DW$T$117, DW_AT_encoding(DW_ATE_unsigned_char)
    4428                            .dwattr $C$DW$T$117, DW_AT_name("unsigned char")
    4429                            .dwattr $C$DW$T$117, DW_AT_byte_size(0x01)
    4430                    
    4431                    
    4432                    $C$DW$T$19      .dwtag  DW_TAG_structure_type
    4433                            .dwattr $C$DW$T$19, DW_AT_name("__mq")
    4434                            .dwattr $C$DW$T$19, DW_AT_declaration
    4435                            .dwattr $C$DW$T$19, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    4436                            .dwattr $C$DW$T$19, DW_AT_decl_line(0x47)
    4437                            .dwattr $C$DW$T$19, DW_AT_decl_column(0x10)
    4438                            .dwendtag $C$DW$T$19
    4439                    
    4440                    $C$DW$T$154     .dwtag  DW_TAG_pointer_type
    4441                            .dwattr $C$DW$T$154, DW_AT_type(*$C$DW$T$19)
    4442                            .dwattr $C$DW$T$154, DW_AT_address_class(0x20)
    4443                    
    4444                    $C$DW$T$155     .dwtag  DW_TAG_typedef
    4445                            .dwattr $C$DW$T$155, DW_AT_name("__mqd_t")
    4446                            .dwattr $C$DW$T$155, DW_AT_type(*$C$DW$T$154)
    4447                            .dwattr $C$DW$T$155, DW_AT_language(DW_LANG_C)
    4448                            .dwattr $C$DW$T$155, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4449                            .dwattr $C$DW$T$155, DW_AT_decl_line(0x47)
    4450                            .dwattr $C$DW$T$155, DW_AT_decl_column(0x16)
    4451                    
    4452                    
    4453                    $C$DW$T$20      .dwtag  DW_TAG_structure_type
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   82

    4454                            .dwattr $C$DW$T$20, DW_AT_name("__timer")
    4455                            .dwattr $C$DW$T$20, DW_AT_declaration
    4456                            .dwattr $C$DW$T$20, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    4457                            .dwattr $C$DW$T$20, DW_AT_decl_line(0x46)
    4458                            .dwattr $C$DW$T$20, DW_AT_decl_column(0x10)
    4459                            .dwendtag $C$DW$T$20
    4460                    
    4461                    $C$DW$T$156     .dwtag  DW_TAG_pointer_type
    4462                            .dwattr $C$DW$T$156, DW_AT_type(*$C$DW$T$20)
    4463                            .dwattr $C$DW$T$156, DW_AT_address_class(0x20)
    4464                    
    4465                    $C$DW$T$157     .dwtag  DW_TAG_typedef
    4466                            .dwattr $C$DW$T$157, DW_AT_name("__timer_t")
    4467                            .dwattr $C$DW$T$157, DW_AT_type(*$C$DW$T$156)
    4468                            .dwattr $C$DW$T$157, DW_AT_language(DW_LANG_C)
    4469                            .dwattr $C$DW$T$157, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4470                            .dwattr $C$DW$T$157, DW_AT_decl_line(0x46)
    4471                            .dwattr $C$DW$T$157, DW_AT_decl_column(0x19)
    4472                    
    4473                    
    4474                    $C$DW$T$22      .dwtag  DW_TAG_structure_type
    4475                            .dwattr $C$DW$T$22, DW_AT_name("__va_list_t")
    4476                            .dwattr $C$DW$T$22, DW_AT_byte_size(0x04)
    4477                    $C$DW$159       .dwtag  DW_TAG_member
    4478                            .dwattr $C$DW$159, DW_AT_type(*$C$DW$T$3)
    4479                            .dwattr $C$DW$159, DW_AT_name("__ap")
    4480                            .dwattr $C$DW$159, DW_AT_TI_symbol_name("__ap")
    4481                            .dwattr $C$DW$159, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    4482                            .dwattr $C$DW$159, DW_AT_accessibility(DW_ACCESS_public)
    4483                            .dwattr $C$DW$159, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/i
    4484                            .dwattr $C$DW$159, DW_AT_decl_line(0x88)
    4485                            .dwattr $C$DW$159, DW_AT_decl_column(0x0c)
    4486                    
    4487                            .dwattr $C$DW$T$22, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    4488                            .dwattr $C$DW$T$22, DW_AT_decl_line(0x87)
    4489                            .dwattr $C$DW$T$22, DW_AT_decl_column(0x10)
    4490                            .dwendtag $C$DW$T$22
    4491                    
    4492                    $C$DW$T$158     .dwtag  DW_TAG_typedef
    4493                            .dwattr $C$DW$T$158, DW_AT_name("__va_list")
    4494                            .dwattr $C$DW$T$158, DW_AT_type(*$C$DW$T$22)
    4495                            .dwattr $C$DW$T$158, DW_AT_language(DW_LANG_C)
    4496                            .dwattr $C$DW$T$158, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    4497                            .dwattr $C$DW$T$158, DW_AT_decl_line(0x89)
    4498                            .dwattr $C$DW$T$158, DW_AT_decl_column(0x03)
    4499                    
    4500                            .dwattr $C$DW$CU, DW_AT_language(DW_LANG_C)
    4501                    
    4502                    ;***************************************************************
    4503                    ;* DWARF CIE ENTRIES                                           *
    4504                    ;***************************************************************
    4505                    
    4506                    $C$DW$CIE       .dwcie 14
    4507                            .dwcfi  cfa_register, 13
    4508                            .dwcfi  cfa_offset, 0
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   83

    4509                            .dwcfi  same_value, 4
    4510                            .dwcfi  same_value, 5
    4511                            .dwcfi  same_value, 6
    4512                            .dwcfi  same_value, 7
    4513                            .dwcfi  same_value, 8
    4514                            .dwcfi  same_value, 9
    4515                            .dwcfi  same_value, 10
    4516                            .dwcfi  same_value, 11
    4517                            .dwcfi  same_value, 80
    4518                            .dwcfi  same_value, 81
    4519                            .dwcfi  same_value, 82
    4520                            .dwcfi  same_value, 83
    4521                            .dwcfi  same_value, 84
    4522                            .dwcfi  same_value, 85
    4523                            .dwcfi  same_value, 86
    4524                            .dwcfi  same_value, 87
    4525                            .dwcfi  same_value, 88
    4526                            .dwcfi  same_value, 89
    4527                            .dwcfi  same_value, 90
    4528                            .dwcfi  same_value, 91
    4529                            .dwcfi  same_value, 92
    4530                            .dwcfi  same_value, 93
    4531                            .dwcfi  same_value, 94
    4532                            .dwcfi  same_value, 95
    4533                            .dwendentry
    4534                    
    4535                    ;***************************************************************
    4536                    ;* DWARF REGISTER MAP                                          *
    4537                    ;***************************************************************
    4538                    
    4539                    $C$DW$160       .dwtag  DW_TAG_TI_assign_register
    4540                            .dwattr $C$DW$160, DW_AT_name("A1")
    4541                            .dwattr $C$DW$160, DW_AT_location[DW_OP_reg0]
    4542                    
    4543                    $C$DW$161       .dwtag  DW_TAG_TI_assign_register
    4544                            .dwattr $C$DW$161, DW_AT_name("A2")
    4545                            .dwattr $C$DW$161, DW_AT_location[DW_OP_reg1]
    4546                    
    4547                    $C$DW$162       .dwtag  DW_TAG_TI_assign_register
    4548                            .dwattr $C$DW$162, DW_AT_name("A3")
    4549                            .dwattr $C$DW$162, DW_AT_location[DW_OP_reg2]
    4550                    
    4551                    $C$DW$163       .dwtag  DW_TAG_TI_assign_register
    4552                            .dwattr $C$DW$163, DW_AT_name("A4")
    4553                            .dwattr $C$DW$163, DW_AT_location[DW_OP_reg3]
    4554                    
    4555                    $C$DW$164       .dwtag  DW_TAG_TI_assign_register
    4556                            .dwattr $C$DW$164, DW_AT_name("V1")
    4557                            .dwattr $C$DW$164, DW_AT_location[DW_OP_reg4]
    4558                    
    4559                    $C$DW$165       .dwtag  DW_TAG_TI_assign_register
    4560                            .dwattr $C$DW$165, DW_AT_name("V2")
    4561                            .dwattr $C$DW$165, DW_AT_location[DW_OP_reg5]
    4562                    
    4563                    $C$DW$166       .dwtag  DW_TAG_TI_assign_register
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   84

    4564                            .dwattr $C$DW$166, DW_AT_name("V3")
    4565                            .dwattr $C$DW$166, DW_AT_location[DW_OP_reg6]
    4566                    
    4567                    $C$DW$167       .dwtag  DW_TAG_TI_assign_register
    4568                            .dwattr $C$DW$167, DW_AT_name("V4")
    4569                            .dwattr $C$DW$167, DW_AT_location[DW_OP_reg7]
    4570                    
    4571                    $C$DW$168       .dwtag  DW_TAG_TI_assign_register
    4572                            .dwattr $C$DW$168, DW_AT_name("V5")
    4573                            .dwattr $C$DW$168, DW_AT_location[DW_OP_reg8]
    4574                    
    4575                    $C$DW$169       .dwtag  DW_TAG_TI_assign_register
    4576                            .dwattr $C$DW$169, DW_AT_name("V6")
    4577                            .dwattr $C$DW$169, DW_AT_location[DW_OP_reg9]
    4578                    
    4579                    $C$DW$170       .dwtag  DW_TAG_TI_assign_register
    4580                            .dwattr $C$DW$170, DW_AT_name("V7")
    4581                            .dwattr $C$DW$170, DW_AT_location[DW_OP_reg10]
    4582                    
    4583                    $C$DW$171       .dwtag  DW_TAG_TI_assign_register
    4584                            .dwattr $C$DW$171, DW_AT_name("V8")
    4585                            .dwattr $C$DW$171, DW_AT_location[DW_OP_reg11]
    4586                    
    4587                    $C$DW$172       .dwtag  DW_TAG_TI_assign_register
    4588                            .dwattr $C$DW$172, DW_AT_name("V9")
    4589                            .dwattr $C$DW$172, DW_AT_location[DW_OP_reg12]
    4590                    
    4591                    $C$DW$173       .dwtag  DW_TAG_TI_assign_register
    4592                            .dwattr $C$DW$173, DW_AT_name("SP")
    4593                            .dwattr $C$DW$173, DW_AT_location[DW_OP_reg13]
    4594                    
    4595                    $C$DW$174       .dwtag  DW_TAG_TI_assign_register
    4596                            .dwattr $C$DW$174, DW_AT_name("LR")
    4597                            .dwattr $C$DW$174, DW_AT_location[DW_OP_reg14]
    4598                    
    4599                    $C$DW$175       .dwtag  DW_TAG_TI_assign_register
    4600                            .dwattr $C$DW$175, DW_AT_name("PC")
    4601                            .dwattr $C$DW$175, DW_AT_location[DW_OP_reg15]
    4602                    
    4603                    $C$DW$176       .dwtag  DW_TAG_TI_assign_register
    4604                            .dwattr $C$DW$176, DW_AT_name("SR")
    4605                            .dwattr $C$DW$176, DW_AT_location[DW_OP_reg17]
    4606                    
    4607                    $C$DW$177       .dwtag  DW_TAG_TI_assign_register
    4608                            .dwattr $C$DW$177, DW_AT_name("AP")
    4609                            .dwattr $C$DW$177, DW_AT_location[DW_OP_reg7]
    4610                    
    4611                    $C$DW$178       .dwtag  DW_TAG_TI_assign_register
    4612                            .dwattr $C$DW$178, DW_AT_name("D0")
    4613                            .dwattr $C$DW$178, DW_AT_location[DW_OP_regx 0x40]
    4614                    
    4615                    $C$DW$179       .dwtag  DW_TAG_TI_assign_register
    4616                            .dwattr $C$DW$179, DW_AT_name("D0_hi")
    4617                            .dwattr $C$DW$179, DW_AT_location[DW_OP_regx 0x41]
    4618                    
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   85

    4619                    $C$DW$180       .dwtag  DW_TAG_TI_assign_register
    4620                            .dwattr $C$DW$180, DW_AT_name("D1")
    4621                            .dwattr $C$DW$180, DW_AT_location[DW_OP_regx 0x42]
    4622                    
    4623                    $C$DW$181       .dwtag  DW_TAG_TI_assign_register
    4624                            .dwattr $C$DW$181, DW_AT_name("D1_hi")
    4625                            .dwattr $C$DW$181, DW_AT_location[DW_OP_regx 0x43]
    4626                    
    4627                    $C$DW$182       .dwtag  DW_TAG_TI_assign_register
    4628                            .dwattr $C$DW$182, DW_AT_name("D2")
    4629                            .dwattr $C$DW$182, DW_AT_location[DW_OP_regx 0x44]
    4630                    
    4631                    $C$DW$183       .dwtag  DW_TAG_TI_assign_register
    4632                            .dwattr $C$DW$183, DW_AT_name("D2_hi")
    4633                            .dwattr $C$DW$183, DW_AT_location[DW_OP_regx 0x45]
    4634                    
    4635                    $C$DW$184       .dwtag  DW_TAG_TI_assign_register
    4636                            .dwattr $C$DW$184, DW_AT_name("D3")
    4637                            .dwattr $C$DW$184, DW_AT_location[DW_OP_regx 0x46]
    4638                    
    4639                    $C$DW$185       .dwtag  DW_TAG_TI_assign_register
    4640                            .dwattr $C$DW$185, DW_AT_name("D3_hi")
    4641                            .dwattr $C$DW$185, DW_AT_location[DW_OP_regx 0x47]
    4642                    
    4643                    $C$DW$186       .dwtag  DW_TAG_TI_assign_register
    4644                            .dwattr $C$DW$186, DW_AT_name("D4")
    4645                            .dwattr $C$DW$186, DW_AT_location[DW_OP_regx 0x48]
    4646                    
    4647                    $C$DW$187       .dwtag  DW_TAG_TI_assign_register
    4648                            .dwattr $C$DW$187, DW_AT_name("D4_hi")
    4649                            .dwattr $C$DW$187, DW_AT_location[DW_OP_regx 0x49]
    4650                    
    4651                    $C$DW$188       .dwtag  DW_TAG_TI_assign_register
    4652                            .dwattr $C$DW$188, DW_AT_name("D5")
    4653                            .dwattr $C$DW$188, DW_AT_location[DW_OP_regx 0x4a]
    4654                    
    4655                    $C$DW$189       .dwtag  DW_TAG_TI_assign_register
    4656                            .dwattr $C$DW$189, DW_AT_name("D5_hi")
    4657                            .dwattr $C$DW$189, DW_AT_location[DW_OP_regx 0x4b]
    4658                    
    4659                    $C$DW$190       .dwtag  DW_TAG_TI_assign_register
    4660                            .dwattr $C$DW$190, DW_AT_name("D6")
    4661                            .dwattr $C$DW$190, DW_AT_location[DW_OP_regx 0x4c]
    4662                    
    4663                    $C$DW$191       .dwtag  DW_TAG_TI_assign_register
    4664                            .dwattr $C$DW$191, DW_AT_name("D6_hi")
    4665                            .dwattr $C$DW$191, DW_AT_location[DW_OP_regx 0x4d]
    4666                    
    4667                    $C$DW$192       .dwtag  DW_TAG_TI_assign_register
    4668                            .dwattr $C$DW$192, DW_AT_name("D7")
    4669                            .dwattr $C$DW$192, DW_AT_location[DW_OP_regx 0x4e]
    4670                    
    4671                    $C$DW$193       .dwtag  DW_TAG_TI_assign_register
    4672                            .dwattr $C$DW$193, DW_AT_name("D7_hi")
    4673                            .dwattr $C$DW$193, DW_AT_location[DW_OP_regx 0x4f]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   86

    4674                    
    4675                    $C$DW$194       .dwtag  DW_TAG_TI_assign_register
    4676                            .dwattr $C$DW$194, DW_AT_name("D8")
    4677                            .dwattr $C$DW$194, DW_AT_location[DW_OP_regx 0x50]
    4678                    
    4679                    $C$DW$195       .dwtag  DW_TAG_TI_assign_register
    4680                            .dwattr $C$DW$195, DW_AT_name("D8_hi")
    4681                            .dwattr $C$DW$195, DW_AT_location[DW_OP_regx 0x51]
    4682                    
    4683                    $C$DW$196       .dwtag  DW_TAG_TI_assign_register
    4684                            .dwattr $C$DW$196, DW_AT_name("D9")
    4685                            .dwattr $C$DW$196, DW_AT_location[DW_OP_regx 0x52]
    4686                    
    4687                    $C$DW$197       .dwtag  DW_TAG_TI_assign_register
    4688                            .dwattr $C$DW$197, DW_AT_name("D9_hi")
    4689                            .dwattr $C$DW$197, DW_AT_location[DW_OP_regx 0x53]
    4690                    
    4691                    $C$DW$198       .dwtag  DW_TAG_TI_assign_register
    4692                            .dwattr $C$DW$198, DW_AT_name("D10")
    4693                            .dwattr $C$DW$198, DW_AT_location[DW_OP_regx 0x54]
    4694                    
    4695                    $C$DW$199       .dwtag  DW_TAG_TI_assign_register
    4696                            .dwattr $C$DW$199, DW_AT_name("D10_hi")
    4697                            .dwattr $C$DW$199, DW_AT_location[DW_OP_regx 0x55]
    4698                    
    4699                    $C$DW$200       .dwtag  DW_TAG_TI_assign_register
    4700                            .dwattr $C$DW$200, DW_AT_name("D11")
    4701                            .dwattr $C$DW$200, DW_AT_location[DW_OP_regx 0x56]
    4702                    
    4703                    $C$DW$201       .dwtag  DW_TAG_TI_assign_register
    4704                            .dwattr $C$DW$201, DW_AT_name("D11_hi")
    4705                            .dwattr $C$DW$201, DW_AT_location[DW_OP_regx 0x57]
    4706                    
    4707                    $C$DW$202       .dwtag  DW_TAG_TI_assign_register
    4708                            .dwattr $C$DW$202, DW_AT_name("D12")
    4709                            .dwattr $C$DW$202, DW_AT_location[DW_OP_regx 0x58]
    4710                    
    4711                    $C$DW$203       .dwtag  DW_TAG_TI_assign_register
    4712                            .dwattr $C$DW$203, DW_AT_name("D12_hi")
    4713                            .dwattr $C$DW$203, DW_AT_location[DW_OP_regx 0x59]
    4714                    
    4715                    $C$DW$204       .dwtag  DW_TAG_TI_assign_register
    4716                            .dwattr $C$DW$204, DW_AT_name("D13")
    4717                            .dwattr $C$DW$204, DW_AT_location[DW_OP_regx 0x5a]
    4718                    
    4719                    $C$DW$205       .dwtag  DW_TAG_TI_assign_register
    4720                            .dwattr $C$DW$205, DW_AT_name("D13_hi")
    4721                            .dwattr $C$DW$205, DW_AT_location[DW_OP_regx 0x5b]
    4722                    
    4723                    $C$DW$206       .dwtag  DW_TAG_TI_assign_register
    4724                            .dwattr $C$DW$206, DW_AT_name("D14")
    4725                            .dwattr $C$DW$206, DW_AT_location[DW_OP_regx 0x5c]
    4726                    
    4727                    $C$DW$207       .dwtag  DW_TAG_TI_assign_register
    4728                            .dwattr $C$DW$207, DW_AT_name("D14_hi")
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
shamd5.asm                                                           PAGE   87

    4729                            .dwattr $C$DW$207, DW_AT_location[DW_OP_regx 0x5d]
    4730                    
    4731                    $C$DW$208       .dwtag  DW_TAG_TI_assign_register
    4732                            .dwattr $C$DW$208, DW_AT_name("D15")
    4733                            .dwattr $C$DW$208, DW_AT_location[DW_OP_regx 0x5e]
    4734                    
    4735                    $C$DW$209       .dwtag  DW_TAG_TI_assign_register
    4736                            .dwattr $C$DW$209, DW_AT_name("D15_hi")
    4737                            .dwattr $C$DW$209, DW_AT_location[DW_OP_regx 0x5f]
    4738                    
    4739                    $C$DW$210       .dwtag  DW_TAG_TI_assign_register
    4740                            .dwattr $C$DW$210, DW_AT_name("FPEXC")
    4741                            .dwattr $C$DW$210, DW_AT_location[DW_OP_reg18]
    4742                    
    4743                    $C$DW$211       .dwtag  DW_TAG_TI_assign_register
    4744                            .dwattr $C$DW$211, DW_AT_name("FPSCR")
    4745                            .dwattr $C$DW$211, DW_AT_location[DW_OP_reg19]
    4746                    
    4747                            .dwendtag $C$DW$CU
    4748                    

--------------------------
Thumb2 Statistics
--------------------------
Number of Thumb2 ins converted to Thumb = 0 (0%)
Number of Thumb ins in input = 492 (83%)
Number of Thumb2 ins encoded as Thumb2 = 100 (100%)
Number of Thumb2 ins converted to 2 OPND Thumb = 23


No Assembly Errors, No Assembly Warnings
