
*** Running vivado
    with args -log HDMI_AXI_FULL_HDMI_AXI_FULL_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source HDMI_AXI_FULL_HDMI_AXI_FULL_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source HDMI_AXI_FULL_HDMI_AXI_FULL_0_0.tcl -notrace
Command: synth_design -top HDMI_AXI_FULL_HDMI_AXI_FULL_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4956 
WARNING: [Synth 8-2507] parameter declaration becomes local in HDMI_AXI_FULL_v2_0_M00_AXI with formal parameter declaration list [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/hdl/HDMI_AXI_FULL_v2_0_M00_AXI.v:198]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/src/i2c_sender.v:78]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 467.141 ; gain = 109.473
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'HDMI_AXI_FULL_HDMI_AXI_FULL_0_0' [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ip/HDMI_AXI_FULL_HDMI_AXI_FULL_0_0/synth/HDMI_AXI_FULL_HDMI_AXI_FULL_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'HDMI_AXI_FULL_v2_0' [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/hdl/HDMI_AXI_FULL_v2_0.v:4]
	Parameter C_M00_AXI_TARGET_SLAVE_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M00_AXI_BURST_LEN bound to: 16 - type: integer 
	Parameter C_M00_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S01_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S01_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HDMI_AXI_FULL_v2_0_M00_AXI' [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/hdl/HDMI_AXI_FULL_v2_0_M00_AXI.v:3]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/hdl/HDMI_AXI_FULL_v2_0_M00_AXI.v:173]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/hdl/HDMI_AXI_FULL_v2_0_M00_AXI.v:173]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/hdl/HDMI_AXI_FULL_v2_0_M00_AXI.v:173]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/hdl/HDMI_AXI_FULL_v2_0_M00_AXI.v:173]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/hdl/HDMI_AXI_FULL_v2_0_M00_AXI.v:173]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/hdl/HDMI_AXI_FULL_v2_0_M00_AXI.v:173]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/hdl/HDMI_AXI_FULL_v2_0_M00_AXI.v:173]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/hdl/HDMI_AXI_FULL_v2_0_M00_AXI.v:173]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/hdl/HDMI_AXI_FULL_v2_0_M00_AXI.v:173]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/hdl/HDMI_AXI_FULL_v2_0_M00_AXI.v:173]
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M_AXI_BURST_LEN bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSACTIONS_NUM bound to: 4 - type: integer 
	Parameter C_MASTER_LENGTH bound to: 12 - type: integer 
	Parameter C_NO_BURSTS_REQ bound to: 6 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter INIT_WRITE bound to: 2'b01 
	Parameter INIT_READ bound to: 2'b10 
	Parameter INIT_COMPARE bound to: 2'b11 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/hdl/HDMI_AXI_FULL_v2_0_M00_AXI.v:57]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/hdl/HDMI_AXI_FULL_v2_0_M00_AXI.v:141]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/hdl/HDMI_AXI_FULL_v2_0_M00_AXI.v:144]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/hdl/HDMI_AXI_FULL_v2_0_M00_AXI.v:149]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/hdl/HDMI_AXI_FULL_v2_0_M00_AXI.v:153]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/hdl/HDMI_AXI_FULL_v2_0_M00_AXI.v:158]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/hdl/HDMI_AXI_FULL_v2_0_M00_AXI.v:161]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/hdl/HDMI_AXI_FULL_v2_0_M00_AXI.v:211]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/hdl/HDMI_AXI_FULL_v2_0_M00_AXI.v:224]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/hdl/HDMI_AXI_FULL_v2_0_M00_AXI.v:241]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/hdl/HDMI_AXI_FULL_v2_0_M00_AXI.v:173]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/hdl/HDMI_AXI_FULL_v2_0_M00_AXI.v:173]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/hdl/HDMI_AXI_FULL_v2_0_M00_AXI.v:173]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/hdl/HDMI_AXI_FULL_v2_0_M00_AXI.v:173]
INFO: [Synth 8-226] default block is never used [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/hdl/HDMI_AXI_FULL_v2_0_M00_AXI.v:762]
INFO: [Synth 8-6157] synthesizing module 'zynq_hdmi' [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/src/zynq_hdmi_1080p.v:11]
	Parameter h_total bound to: 12'b100010011000 
	Parameter h_fp bound to: 12'b000001011000 
	Parameter h_bp bound to: 12'b000010010100 
	Parameter h_sync bound to: 12'b000000101100 
	Parameter v_total bound to: 12'b010001100101 
	Parameter v_fp bound to: 12'b000000000100 
	Parameter v_bp bound to: 12'b000000100100 
	Parameter v_sync bound to: 12'b000000000101 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/src/zynq_hdmi_1080p.v:16]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/src/zynq_hdmi_1080p.v:17]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/src/zynq_hdmi_1080p.v:18]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/src/zynq_hdmi_1080p.v:19]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/src/zynq_hdmi_1080p.v:20]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/src/zynq_hdmi_1080p.v:21]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/src/zynq_hdmi_1080p.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/src/zynq_hdmi_1080p.v:28]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/src/zynq_hdmi_1080p.v:29]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/src/zynq_hdmi_1080p.v:44]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/src/zynq_hdmi_1080p.v:54]
INFO: [Synth 8-638] synthesizing module 'bram_cacheline' [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ip/HDMI_AXI_FULL_HDMI_AXI_FULL_0_0/src/bram_cacheline_1/synth/bram_cacheline.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: bram_cacheline.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 1 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 960 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 960 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 960 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 960 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 1 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 1 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     6.08305 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'd:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ip/HDMI_AXI_FULL_HDMI_AXI_FULL_0_0/src/bram_cacheline_1/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ip/HDMI_AXI_FULL_HDMI_AXI_FULL_0_0/src/bram_cacheline_1/synth/bram_cacheline.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'bram_cacheline' (9#1) [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ip/HDMI_AXI_FULL_HDMI_AXI_FULL_0_0/src/bram_cacheline_1/synth/bram_cacheline.vhd:74]
WARNING: [Synth 8-350] instance 'bram_inst' of module 'bram_cacheline' requires 10 connections, but only 9 given [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/src/zynq_hdmi_1080p.v:162]
INFO: [Synth 8-6157] synthesizing module 'i2c_sender' [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/src/i2c_sender.v:1]
	Parameter I2C_HDMI_ADDR bound to: 8'b01110010 
	Parameter I2C_HUB_ADDR bound to: 8'b11101000 
	Parameter I2C_CMD_NUM bound to: 40 - type: integer 
	Parameter I2C_CMD_LENGTH bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'i2c_sender' (10#1) [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/src/i2c_sender.v:1]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'i2c_hdmi'. This will prevent further optimization [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/src/zynq_hdmi_1080p.v:178]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'bram_inst'. This will prevent further optimization [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/src/zynq_hdmi_1080p.v:162]
INFO: [Synth 8-6155] done synthesizing module 'zynq_hdmi' (11#1) [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/src/zynq_hdmi_1080p.v:11]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/hdl/HDMI_AXI_FULL_v2_0_M00_AXI.v:173]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/hdl/HDMI_AXI_FULL_v2_0_M00_AXI.v:173]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/hdl/HDMI_AXI_FULL_v2_0_M00_AXI.v:173]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/hdl/HDMI_AXI_FULL_v2_0_M00_AXI.v:173]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/hdl/HDMI_AXI_FULL_v2_0_M00_AXI.v:173]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/hdl/HDMI_AXI_FULL_v2_0_M00_AXI.v:173]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/hdl/HDMI_AXI_FULL_v2_0_M00_AXI.v:173]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/hdl/HDMI_AXI_FULL_v2_0_M00_AXI.v:173]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/hdl/HDMI_AXI_FULL_v2_0_M00_AXI.v:173]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/hdl/HDMI_AXI_FULL_v2_0_M00_AXI.v:173]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_AXI_FULL_v2_0_M00_AXI' (12#1) [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/hdl/HDMI_AXI_FULL_v2_0_M00_AXI.v:3]
INFO: [Synth 8-6157] synthesizing module 'HDMI_AXI_FULL_v2_0_S01_AXI' [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/hdl/HDMI_AXI_FULL_v2_0_S01_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/hdl/HDMI_AXI_FULL_v2_0_S01_AXI.v:231]
INFO: [Synth 8-226] default block is never used [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/hdl/HDMI_AXI_FULL_v2_0_S01_AXI.v:372]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_AXI_FULL_v2_0_S01_AXI' (13#1) [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/hdl/HDMI_AXI_FULL_v2_0_S01_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_AXI_FULL_v2_0' (14#1) [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ipshared/2bd0/hdl/HDMI_AXI_FULL_v2_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_AXI_FULL_HDMI_AXI_FULL_0_0' (15#1) [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ip/HDMI_AXI_FULL_HDMI_AXI_FULL_0_0/synth/HDMI_AXI_FULL_HDMI_AXI_FULL_0_0.v:58]
WARNING: [Synth 8-3331] design HDMI_AXI_FULL_v2_0_S01_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design HDMI_AXI_FULL_v2_0_S01_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design HDMI_AXI_FULL_v2_0_S01_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design HDMI_AXI_FULL_v2_0_S01_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design HDMI_AXI_FULL_v2_0_S01_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design HDMI_AXI_FULL_v2_0_S01_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port REGCEA[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEA[3]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEA[2]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEA[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port REGCEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port RSTA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ENA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port RSTB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AClk
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWID[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWID[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWID[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[31]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[30]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[29]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[28]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[27]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[26]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[25]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[24]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[23]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[22]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[21]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[20]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[19]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[18]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[17]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[16]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[15]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[14]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[13]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[12]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[11]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[10]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[9]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[8]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[7]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[6]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[5]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[4]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWLEN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWLEN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWLEN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWLEN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWLEN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWLEN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWLEN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWLEN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWSIZE[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWSIZE[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWSIZE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWBURST[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWBURST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWVALID
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_WDATA[31]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_WDATA[30]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_WDATA[29]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_WDATA[28]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_WDATA[27]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 721.617 ; gain = 363.949
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 721.617 ; gain = 363.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 721.617 ; gain = 363.949
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.runs/HDMI_AXI_FULL_HDMI_AXI_FULL_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.runs/HDMI_AXI_FULL_HDMI_AXI_FULL_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 871.809 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 871.809 ; gain = 514.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 871.809 ; gain = 514.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/bram_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 871.809 ; gain = 514.141
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "word_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_sda" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_cmd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v_counter" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 871.809 ; gain = 514.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 7     
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 41    
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module i2c_sender 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 40    
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module zynq_hdmi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module HDMI_AXI_FULL_v2_0_M00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
Module HDMI_AXI_FULL_v2_0_S01_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "word_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_sda" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_cmd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_S01_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_S01_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/HDMI_AXI_FULL_v2_0_S01_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_S01_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_S01_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/HDMI_AXI_FULL_v2_0_S01_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/HDMI_AXI_FULL_v2_0_S01_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module HDMI_AXI_FULL_HDMI_AXI_FULL_0_0.
INFO: [Synth 8-3332] Sequential element (inst/HDMI_AXI_FULL_v2_0_S01_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module HDMI_AXI_FULL_HDMI_AXI_FULL_0_0.
INFO: [Synth 8-3332] Sequential element (inst/HDMI_AXI_FULL_v2_0_S01_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module HDMI_AXI_FULL_HDMI_AXI_FULL_0_0.
INFO: [Synth 8-3332] Sequential element (inst/HDMI_AXI_FULL_v2_0_S01_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module HDMI_AXI_FULL_HDMI_AXI_FULL_0_0.
INFO: [Synth 8-3332] Sequential element (inst/HDMI_AXI_FULL_v2_0_S01_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module HDMI_AXI_FULL_HDMI_AXI_FULL_0_0.
INFO: [Synth 8-3332] Sequential element (inst/HDMI_AXI_FULL_v2_0_S01_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module HDMI_AXI_FULL_HDMI_AXI_FULL_0_0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst /i_10/\axi_awaddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst /i_10/\axi_awaddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst /i_10/\axi_awaddr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst /i_10/\axi_awaddr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst /i_10/\axi_awaddr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst /i_10/\axi_awaddr_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[30][15]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[29][15]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[28][15]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[27][15]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[26][15]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[25][15]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[24][15]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[23][15]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[22][15]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[21][15]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[20][15]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[19][15]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[18][15]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[17][15]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[16][15]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[15][15]' (FDSE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][0]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[6][15]' (FDSE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][0]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[5][15]' (FDSE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][0]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[4][15]' (FDSE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][0]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[3][15]' (FDSE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][0]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[0][15]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[2][15]' (FDSE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][0]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[1][15]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[14][15]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[13][15]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[12][15]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[11][15]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[10][15]' (FDSE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][0]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[9][15]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[8][15]' (FDSE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][0]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[7][15]' (FDSE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][0]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][15]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[38][15]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[37][15]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[36][15]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[35][15]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[34][15]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[33][15]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[32][15]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[31][15]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[30][14]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[29][14]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[28][14]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[27][14]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[26][14]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[25][14]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[24][14]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[23][14]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[22][14]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[21][14]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[20][14]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[19][14]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[18][14]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[17][14]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[16][14]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[15][14]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[6][14]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[5][14]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[4][14]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[3][14]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[0][14]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[2][14]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[1][14]' (FDSE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][0]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[14][14]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[13][14]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[12][14]' (FDSE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][0]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[11][14]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[10][14]' (FDSE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][0]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[9][14]' (FDSE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][0]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[8][14]' (FDSE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][0]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[7][14]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][14]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[38][14]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[37][14]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[36][14]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[35][14]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[34][14]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[33][14]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[32][14]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[31][14]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[30][13]' (FDSE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][0]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[29][13]' (FDSE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][0]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[28][13]' (FDSE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][0]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[27][13]' (FDSE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][0]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[26][13]' (FDSE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][0]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[25][13]' (FDSE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][0]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[24][13]' (FDSE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][0]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[23][13]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[22][13]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[21][13]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[20][13]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[19][13]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[18][13]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[17][13]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[16][13]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[15][13]' (FDSE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][0]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[6][13]' (FDSE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][0]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[5][13]' (FDRE) to 'inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/i2c_hdmi/I2C_CMD_PAIRS_reg[39][3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst /hdmi01/i2c_hdmi/\I2C_CMD_PAIRS_reg[32][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst /hdmi01/i2c_hdmi/\I2C_CMD_PAIRS_reg[31][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst /hdmi01/i2c_hdmi/\i2c_cmd_reg[0] )
WARNING: [Synth 8-3332] Sequential element (i2c_cmd_reg[0]) is unused and will be removed from module i2c_sender.
WARNING: [Synth 8-3332] Sequential element (I2C_CMD_PAIRS_reg[31][0]) is unused and will be removed from module i2c_sender.
WARNING: [Synth 8-3332] Sequential element (I2C_CMD_PAIRS_reg[32][0]) is unused and will be removed from module i2c_sender.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 871.809 ; gain = 514.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 880.691 ; gain = 523.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 881.137 ; gain = 523.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 901.902 ; gain = 544.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 901.902 ; gain = 544.234
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 901.902 ; gain = 544.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 901.902 ; gain = 544.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 901.902 ; gain = 544.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 901.902 ; gain = 544.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 901.902 ; gain = 544.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    41|
|2     |LUT1     |    24|
|3     |LUT2     |    31|
|4     |LUT3     |    31|
|5     |LUT4     |    58|
|6     |LUT5     |    47|
|7     |LUT6     |   114|
|8     |MUXF7    |     2|
|9     |MUXF8    |     1|
|10    |RAMB36E1 |     1|
|11    |FDRE     |   458|
|12    |FDSE     |    20|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------------------------------+------------------------------+------+
|      |Instance                                             |Module                        |Cells |
+------+-----------------------------------------------------+------------------------------+------+
|1     |top                                                  |                              |   828|
|2     |  inst                                               |HDMI_AXI_FULL_v2_0            |   828|
|3     |    HDMI_AXI_FULL_v2_0_M00_AXI_inst                  |HDMI_AXI_FULL_v2_0_M00_AXI    |   597|
|4     |      hdmi01                                         |zynq_hdmi                     |   306|
|5     |        bram_inst                                    |bram_cacheline                |     1|
|6     |          U0                                         |blk_mem_gen_v8_4_1            |     1|
|7     |            inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth      |     1|
|8     |              \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top               |     1|
|9     |                \valid.cstr                          |blk_mem_gen_generic_cstr      |     1|
|10    |                  \ramloop[0].ram.r                  |blk_mem_gen_prim_width        |     1|
|11    |                    \prim_init.ram                   |blk_mem_gen_prim_wrapper_init |     1|
|12    |        i2c_hdmi                                     |i2c_sender                    |   136|
|13    |    HDMI_AXI_FULL_v2_0_S01_AXI_inst                  |HDMI_AXI_FULL_v2_0_S01_AXI    |   231|
+------+-----------------------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 901.902 ; gain = 544.234
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 170 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:42 . Memory (MB): peak = 901.902 ; gain = 394.043
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 901.902 ; gain = 544.234
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
181 Infos, 130 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 902.762 ; gain = 556.578
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.runs/HDMI_AXI_FULL_HDMI_AXI_FULL_0_0_synth_1/HDMI_AXI_FULL_HDMI_AXI_FULL_0_0.dcp' has been generated.
