Oh no...

Cycle: 1
MARS instruction number: 2	Instruction: slti $2,$1,10
Expected:	Register Write to Reg: 0x02 Val: 0x00000000
Got     :	Register Write to Reg: 0x02 Val: 0x00000001
Incorrect write

Cycle: 3
MARS instruction number: 4	Instruction: slti $3,$1,12
Expected:	Register Write to Reg: 0x03 Val: 0x00000000
Got     :	Register Write to Reg: 0x03 Val: 0x00000001
Incorrect write

Cycle: 9
MARS instruction number: 10	Instruction: slti $6,$1,0
Expected:	No Overflow
Got     :	Overflow
Overflow is incorrect

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


