// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition"

// DATE "04/20/2023 16:28:50"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module VGA (
	clk,
	rst_n,
	key,
	vga_clk,
	h_sync,
	v_sync,
	rgb_r,
	rgb_g,
	rgb_b,
	led);
input 	clk;
input 	rst_n;
input 	[2:0] key;
output 	vga_clk;
output 	h_sync;
output 	v_sync;
output 	[4:0] rgb_r;
output 	[5:0] rgb_g;
output 	[4:0] rgb_b;
output 	[3:0] led;

// Design Ports Information
// vga_clk	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// h_sync	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_sync	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_r[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_r[1]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_r[2]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_r[3]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_r[4]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_g[0]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_g[1]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_g[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_g[3]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_g[4]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_g[5]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_b[0]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_b[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_b[2]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_b[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_b[4]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[0]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[1]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[2]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[3]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_n	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[0]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[1]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[2]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("VGA_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \rst_n~input_o ;
wire \clk~input_o ;
wire \u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \u_vga_dirve|Add0~13 ;
wire \u_vga_dirve|Add0~14_combout ;
wire \u_vga_dirve|Add0~15 ;
wire \u_vga_dirve|Add0~16_combout ;
wire \u_vga_dirve|LessThan1~0_combout ;
wire \u_vga_dirve|cnt_h~2_combout ;
wire \u_vga_dirve|Add0~17 ;
wire \u_vga_dirve|Add0~18_combout ;
wire \u_vga_dirve|cnt_h~0_combout ;
wire \u_vga_dirve|Add0~19 ;
wire \u_vga_dirve|Add0~20_combout ;
wire \u_vga_dirve|Add0~21 ;
wire \u_vga_dirve|Add0~22_combout ;
wire \u_vga_dirve|Equal1~0_combout ;
wire \u_vga_dirve|Add0~0_combout ;
wire \u_vga_dirve|Add0~1 ;
wire \u_vga_dirve|Add0~2_combout ;
wire \u_vga_dirve|Add0~3 ;
wire \u_vga_dirve|Add0~4_combout ;
wire \u_vga_dirve|Add0~5 ;
wire \u_vga_dirve|Add0~6_combout ;
wire \u_vga_dirve|Add0~7 ;
wire \u_vga_dirve|Add0~8_combout ;
wire \u_vga_dirve|Equal1~1_combout ;
wire \u_vga_dirve|Equal1~2_combout ;
wire \u_vga_dirve|Add0~9 ;
wire \u_vga_dirve|Add0~10_combout ;
wire \u_vga_dirve|cnt_h~1_combout ;
wire \u_vga_dirve|Add0~11 ;
wire \u_vga_dirve|Add0~12_combout ;
wire \u_vga_dirve|h_sync~0_combout ;
wire \u_vga_dirve|h_sync~1_combout ;
wire \u_vga_dirve|h_sync~q ;
wire \u_vga_dirve|cnt_v[11]~1_combout ;
wire \u_vga_dirve|Add1~0_combout ;
wire \u_vga_dirve|cnt_v[0]~10_combout ;
wire \u_vga_dirve|Add1~1 ;
wire \u_vga_dirve|Add1~2_combout ;
wire \u_vga_dirve|cnt_v[1]~7_combout ;
wire \u_vga_dirve|Add1~3 ;
wire \u_vga_dirve|Add1~4_combout ;
wire \u_vga_dirve|cnt_v[2]~9_combout ;
wire \u_vga_dirve|Add1~5 ;
wire \u_vga_dirve|Add1~6_combout ;
wire \u_vga_dirve|cnt_v[3]~6_combout ;
wire \u_vga_dirve|Equal2~2_combout ;
wire \u_vga_dirve|Add1~7 ;
wire \u_vga_dirve|Add1~8_combout ;
wire \u_vga_dirve|cnt_v[4]~2_combout ;
wire \u_vga_dirve|Add1~9 ;
wire \u_vga_dirve|Add1~10_combout ;
wire \u_vga_dirve|cnt_v[5]~13_combout ;
wire \u_vga_dirve|Add1~11 ;
wire \u_vga_dirve|Add1~12_combout ;
wire \u_vga_dirve|cnt_v[6]~5_combout ;
wire \u_vga_dirve|Add1~13 ;
wire \u_vga_dirve|Add1~14_combout ;
wire \u_vga_dirve|cnt_v[7]~4_combout ;
wire \u_vga_dirve|Add1~15 ;
wire \u_vga_dirve|Add1~16_combout ;
wire \u_vga_dirve|cnt_v[8]~3_combout ;
wire \u_vga_dirve|Equal2~0_combout ;
wire \u_vga_dirve|Equal2~3_combout ;
wire \u_vga_dirve|cnt_v[2]~0_combout ;
wire \u_vga_dirve|Add1~17 ;
wire \u_vga_dirve|Add1~18_combout ;
wire \u_vga_dirve|cnt_v[9]~8_combout ;
wire \u_vga_dirve|Add1~19 ;
wire \u_vga_dirve|Add1~20_combout ;
wire \u_vga_dirve|cnt_v[10]~12_combout ;
wire \u_vga_dirve|Add1~21 ;
wire \u_vga_dirve|Add1~22_combout ;
wire \u_vga_dirve|cnt_v[11]~11_combout ;
wire \u_vga_dirve|Equal2~1_combout ;
wire \u_vga_dirve|Equal3~0_combout ;
wire \u_vga_dirve|Equal3~1_combout ;
wire \u_vga_dirve|v_sync~0_combout ;
wire \u_vga_dirve|v_sync~q ;
wire \u_vga_dirve|Add5~1 ;
wire \u_vga_dirve|Add5~3 ;
wire \u_vga_dirve|Add5~5 ;
wire \u_vga_dirve|Add5~7 ;
wire \u_vga_dirve|Add5~9 ;
wire \u_vga_dirve|Add5~11 ;
wire \u_vga_dirve|Add5~13 ;
wire \u_vga_dirve|Add5~14_combout ;
wire \u_vga_dirve|Add5~12_combout ;
wire \u_vga_dirve|Add5~10_combout ;
wire \u_vga_dirve|Add5~8_combout ;
wire \u_vga_dirve|Add5~6_combout ;
wire \u_vga_dirve|Add5~4_combout ;
wire \u_vga_dirve|Add5~2_combout ;
wire \u_vga_dirve|Add5~0_combout ;
wire \u_vga_dirve|addr_v[6]~11_cout ;
wire \u_vga_dirve|addr_v[6]~13_cout ;
wire \u_vga_dirve|addr_v[6]~15_cout ;
wire \u_vga_dirve|addr_v[6]~17_cout ;
wire \u_vga_dirve|addr_v[6]~19 ;
wire \u_vga_dirve|addr_v[7]~21 ;
wire \u_vga_dirve|addr_v[8]~22_combout ;
wire \u_vga_dirve|valid_area~2_combout ;
wire \u_vga_dirve|valid_area~3_combout ;
wire \u_vga_dirve|LessThan1~2_combout ;
wire \u_vga_dirve|LessThan1~1_combout ;
wire \u_vga_dirve|LessThan1~3_combout ;
wire \u_vga_dirve|Equal3~2_combout ;
wire \u_vga_dirve|valid_area~0_combout ;
wire \u_vga_dirve|LessThan0~0_combout ;
wire \u_vga_dirve|LessThan2~0_combout ;
wire \u_vga_dirve|valid_area~1_combout ;
wire \u_vga_dirve|valid_area~combout ;
wire \u_vga_dirve|addr_v~9_combout ;
wire \u_vga_dirve|addr_v~31_combout ;
wire \u_vga_dirve|addr_v[7]~20_combout ;
wire \u_vga_dirve|addr_v~6_combout ;
wire \u_vga_dirve|addr_v~8_combout ;
wire \u_data_drive|LessThan18~0_combout ;
wire \u_data_drive|flag_enable_out2~3_combout ;
wire \u_vga_dirve|addr_v~30_combout ;
wire \u_vga_dirve|addr_v[6]~18_combout ;
wire \u_data_drive|flag_enable_out2~4_combout ;
wire \u_vga_dirve|Add3~1 ;
wire \u_vga_dirve|Add3~3 ;
wire \u_vga_dirve|Add3~5 ;
wire \u_vga_dirve|Add3~6_combout ;
wire \u_vga_dirve|Add3~4_combout ;
wire \u_vga_dirve|Add3~2_combout ;
wire \u_vga_dirve|Add3~0_combout ;
wire \u_vga_dirve|addr_h[0]~13 ;
wire \u_vga_dirve|addr_h[1]~15 ;
wire \u_vga_dirve|addr_h[2]~17 ;
wire \u_vga_dirve|addr_h[3]~19 ;
wire \u_vga_dirve|addr_h[4]~21 ;
wire \u_vga_dirve|addr_h[5]~23 ;
wire \u_vga_dirve|addr_h[6]~25 ;
wire \u_vga_dirve|addr_h[7]~26_combout ;
wire \u_vga_dirve|addr_h[5]~22_combout ;
wire \u_vga_dirve|addr_h[6]~24_combout ;
wire \u_vga_dirve|addr_h[4]~20_combout ;
wire \u_vga_dirve|addr_h[1]~14_combout ;
wire \u_vga_dirve|addr_h[3]~18_combout ;
wire \u_vga_dirve|addr_h[2]~16_combout ;
wire \u_vga_dirve|addr_h[0]~12_combout ;
wire \u_data_drive|LessThan14~0_combout ;
wire \u_data_drive|LessThan15~2_combout ;
wire \u_vga_dirve|Add3~7 ;
wire \u_vga_dirve|Add3~8_combout ;
wire \u_vga_dirve|addr_h[7]~27 ;
wire \u_vga_dirve|addr_h[8]~28_combout ;
wire \u_vga_dirve|Add3~9 ;
wire \u_vga_dirve|Add3~11 ;
wire \u_vga_dirve|Add3~12_combout ;
wire \u_vga_dirve|Add3~10_combout ;
wire \u_vga_dirve|addr_h[8]~29 ;
wire \u_vga_dirve|addr_h[9]~31 ;
wire \u_vga_dirve|addr_h[10]~32_combout ;
wire \u_vga_dirve|Add3~13 ;
wire \u_vga_dirve|Add3~14_combout ;
wire \u_vga_dirve|addr_h[10]~33 ;
wire \u_vga_dirve|addr_h[11]~34_combout ;
wire \u_vga_dirve|addr_h[9]~30_combout ;
wire \u_data_drive|always2~0_combout ;
wire \u_data_drive|Mux12~0_combout ;
wire \u_data_drive|LessThan15~3_combout ;
wire \u_vga_dirve|Add5~15 ;
wire \u_vga_dirve|Add5~16_combout ;
wire \u_vga_dirve|addr_v[8]~23 ;
wire \u_vga_dirve|addr_v[9]~24_combout ;
wire \u_vga_dirve|Add5~17 ;
wire \u_vga_dirve|Add5~19 ;
wire \u_vga_dirve|Add5~20_combout ;
wire \u_vga_dirve|Add5~18_combout ;
wire \u_vga_dirve|addr_v[9]~25 ;
wire \u_vga_dirve|addr_v[10]~27 ;
wire \u_vga_dirve|addr_v[11]~28_combout ;
wire \u_vga_dirve|addr_v[10]~26_combout ;
wire \u_data_drive|flag_enable_out2~0_combout ;
wire \u_data_drive|flag_enable_out2~1_combout ;
wire \u_data_drive|flag_enable_out2~2_combout ;
wire \u_data_drive|flag_enable_out2~5_combout ;
wire \u_key_debounce2|delay_cnt[0]~20_combout ;
wire \~GND~combout ;
wire \key[2]~input_o ;
wire \u_key_debounce2|key_reg~0_combout ;
wire \u_key_debounce2|key_reg~q ;
wire \u_key_debounce2|delay_cnt[0]~21 ;
wire \u_key_debounce2|delay_cnt[1]~23_combout ;
wire \u_key_debounce2|delay_cnt[1]~24 ;
wire \u_key_debounce2|delay_cnt[2]~25_combout ;
wire \u_key_debounce2|delay_cnt[2]~26 ;
wire \u_key_debounce2|delay_cnt[3]~27_combout ;
wire \u_key_debounce2|delay_cnt[3]~28 ;
wire \u_key_debounce2|delay_cnt[4]~29_combout ;
wire \u_key_debounce2|delay_cnt[4]~30 ;
wire \u_key_debounce2|delay_cnt[5]~31_combout ;
wire \u_key_debounce2|delay_cnt[5]~32 ;
wire \u_key_debounce2|delay_cnt[6]~33_combout ;
wire \u_key_debounce2|always0~0_combout ;
wire \u_key_debounce2|delay_cnt[6]~34 ;
wire \u_key_debounce2|delay_cnt[7]~35_combout ;
wire \u_key_debounce2|delay_cnt[7]~36 ;
wire \u_key_debounce2|delay_cnt[8]~37_combout ;
wire \u_key_debounce2|delay_cnt[8]~38 ;
wire \u_key_debounce2|delay_cnt[9]~39_combout ;
wire \u_key_debounce2|delay_cnt[9]~40 ;
wire \u_key_debounce2|delay_cnt[10]~41_combout ;
wire \u_key_debounce2|delay_cnt[10]~42 ;
wire \u_key_debounce2|delay_cnt[11]~43_combout ;
wire \u_key_debounce2|delay_cnt[11]~44 ;
wire \u_key_debounce2|delay_cnt[12]~45_combout ;
wire \u_key_debounce2|delay_cnt[12]~46 ;
wire \u_key_debounce2|delay_cnt[13]~47_combout ;
wire \u_key_debounce2|delay_cnt[13]~48 ;
wire \u_key_debounce2|delay_cnt[14]~49_combout ;
wire \u_key_debounce2|delay_cnt[14]~50 ;
wire \u_key_debounce2|delay_cnt[15]~51_combout ;
wire \u_key_debounce2|delay_cnt[15]~52 ;
wire \u_key_debounce2|delay_cnt[16]~53_combout ;
wire \u_key_debounce2|Equal0~3_combout ;
wire \u_key_debounce2|Equal0~2_combout ;
wire \u_key_debounce2|Equal0~1_combout ;
wire \u_key_debounce2|Equal0~0_combout ;
wire \u_key_debounce2|Equal0~4_combout ;
wire \u_key_debounce2|delay_cnt[16]~54 ;
wire \u_key_debounce2|delay_cnt[17]~55_combout ;
wire \u_key_debounce2|delay_cnt[17]~56 ;
wire \u_key_debounce2|delay_cnt[18]~57_combout ;
wire \u_key_debounce2|delay_cnt[18]~58 ;
wire \u_key_debounce2|delay_cnt[19]~59_combout ;
wire \u_key_debounce2|Equal0~5_combout ;
wire \u_key_debounce2|delay_cnt[13]~22_combout ;
wire \u_key_debounce2|Equal0~6_combout ;
wire \u_key_debounce2|flag~q ;
wire \u_key_debounce2|key_value~0_combout ;
wire \u_key_debounce2|key_value~q ;
wire \u_key_debounce0|delay_cnt[0]~20_combout ;
wire \key[0]~input_o ;
wire \u_key_debounce0|key_reg~0_combout ;
wire \u_key_debounce0|key_reg~q ;
wire \u_key_debounce0|delay_cnt[0]~21 ;
wire \u_key_debounce0|delay_cnt[1]~23_combout ;
wire \u_key_debounce0|delay_cnt[1]~24 ;
wire \u_key_debounce0|delay_cnt[2]~25_combout ;
wire \u_key_debounce0|delay_cnt[2]~26 ;
wire \u_key_debounce0|delay_cnt[3]~27_combout ;
wire \u_key_debounce0|delay_cnt[3]~28 ;
wire \u_key_debounce0|delay_cnt[4]~29_combout ;
wire \u_key_debounce0|delay_cnt[4]~30 ;
wire \u_key_debounce0|delay_cnt[5]~31_combout ;
wire \u_key_debounce0|delay_cnt[5]~32 ;
wire \u_key_debounce0|delay_cnt[6]~33_combout ;
wire \u_key_debounce0|always0~0_combout ;
wire \u_key_debounce0|delay_cnt[6]~34 ;
wire \u_key_debounce0|delay_cnt[7]~35_combout ;
wire \u_key_debounce0|delay_cnt[7]~36 ;
wire \u_key_debounce0|delay_cnt[8]~37_combout ;
wire \u_key_debounce0|delay_cnt[8]~38 ;
wire \u_key_debounce0|delay_cnt[9]~39_combout ;
wire \u_key_debounce0|delay_cnt[9]~40 ;
wire \u_key_debounce0|delay_cnt[10]~41_combout ;
wire \u_key_debounce0|delay_cnt[10]~42 ;
wire \u_key_debounce0|delay_cnt[11]~43_combout ;
wire \u_key_debounce0|delay_cnt[11]~44 ;
wire \u_key_debounce0|delay_cnt[12]~45_combout ;
wire \u_key_debounce0|delay_cnt[12]~46 ;
wire \u_key_debounce0|delay_cnt[13]~47_combout ;
wire \u_key_debounce0|delay_cnt[13]~48 ;
wire \u_key_debounce0|delay_cnt[14]~49_combout ;
wire \u_key_debounce0|delay_cnt[14]~50 ;
wire \u_key_debounce0|delay_cnt[15]~51_combout ;
wire \u_key_debounce0|delay_cnt[15]~52 ;
wire \u_key_debounce0|delay_cnt[16]~53_combout ;
wire \u_key_debounce0|Equal0~3_combout ;
wire \u_key_debounce0|Equal0~2_combout ;
wire \u_key_debounce0|Equal0~1_combout ;
wire \u_key_debounce0|Equal0~0_combout ;
wire \u_key_debounce0|Equal0~4_combout ;
wire \u_key_debounce0|delay_cnt[16]~54 ;
wire \u_key_debounce0|delay_cnt[17]~55_combout ;
wire \u_key_debounce0|delay_cnt[17]~56 ;
wire \u_key_debounce0|delay_cnt[18]~57_combout ;
wire \u_key_debounce0|delay_cnt[18]~58 ;
wire \u_key_debounce0|delay_cnt[19]~59_combout ;
wire \u_key_debounce0|Equal0~5_combout ;
wire \u_key_debounce0|delay_cnt[16]~22_combout ;
wire \u_key_debounce0|Equal0~6_combout ;
wire \u_key_debounce0|flag~q ;
wire \u_key_debounce1|delay_cnt[0]~20_combout ;
wire \key[1]~input_o ;
wire \u_key_debounce1|key_reg~0_combout ;
wire \u_key_debounce1|key_reg~q ;
wire \u_key_debounce1|delay_cnt[7]~22_combout ;
wire \u_key_debounce1|delay_cnt[0]~21 ;
wire \u_key_debounce1|delay_cnt[1]~23_combout ;
wire \u_key_debounce1|delay_cnt[1]~24 ;
wire \u_key_debounce1|delay_cnt[2]~25_combout ;
wire \u_key_debounce1|delay_cnt[2]~26 ;
wire \u_key_debounce1|delay_cnt[3]~27_combout ;
wire \u_key_debounce1|delay_cnt[3]~28 ;
wire \u_key_debounce1|delay_cnt[4]~29_combout ;
wire \u_key_debounce1|delay_cnt[4]~30 ;
wire \u_key_debounce1|delay_cnt[5]~31_combout ;
wire \u_key_debounce1|delay_cnt[5]~32 ;
wire \u_key_debounce1|delay_cnt[6]~33_combout ;
wire \u_key_debounce1|always0~0_combout ;
wire \u_key_debounce1|delay_cnt[6]~34 ;
wire \u_key_debounce1|delay_cnt[7]~35_combout ;
wire \u_key_debounce1|delay_cnt[7]~36 ;
wire \u_key_debounce1|delay_cnt[8]~37_combout ;
wire \u_key_debounce1|Equal0~1_combout ;
wire \u_key_debounce1|delay_cnt[8]~38 ;
wire \u_key_debounce1|delay_cnt[9]~39_combout ;
wire \u_key_debounce1|delay_cnt[9]~40 ;
wire \u_key_debounce1|delay_cnt[10]~41_combout ;
wire \u_key_debounce1|delay_cnt[10]~42 ;
wire \u_key_debounce1|delay_cnt[11]~43_combout ;
wire \u_key_debounce1|delay_cnt[11]~44 ;
wire \u_key_debounce1|delay_cnt[12]~45_combout ;
wire \u_key_debounce1|Equal0~2_combout ;
wire \u_key_debounce1|delay_cnt[12]~46 ;
wire \u_key_debounce1|delay_cnt[13]~47_combout ;
wire \u_key_debounce1|delay_cnt[13]~48 ;
wire \u_key_debounce1|delay_cnt[14]~49_combout ;
wire \u_key_debounce1|delay_cnt[14]~50 ;
wire \u_key_debounce1|delay_cnt[15]~51_combout ;
wire \u_key_debounce1|delay_cnt[15]~52 ;
wire \u_key_debounce1|delay_cnt[16]~53_combout ;
wire \u_key_debounce1|Equal0~3_combout ;
wire \u_key_debounce1|Equal0~0_combout ;
wire \u_key_debounce1|Equal0~4_combout ;
wire \u_key_debounce1|delay_cnt[16]~54 ;
wire \u_key_debounce1|delay_cnt[17]~55_combout ;
wire \u_key_debounce1|delay_cnt[17]~56 ;
wire \u_key_debounce1|delay_cnt[18]~57_combout ;
wire \u_key_debounce1|delay_cnt[18]~58 ;
wire \u_key_debounce1|delay_cnt[19]~59_combout ;
wire \u_key_debounce1|Equal0~5_combout ;
wire \u_key_debounce1|key_value~0_combout ;
wire \u_key_debounce1|key_value~q ;
wire \u_key_debounce1|Equal0~6_combout ;
wire \u_key_debounce1|flag~q ;
wire \u_key_debounce0|key_value~0_combout ;
wire \u_key_debounce0|key_value~q ;
wire \u_data_drive|states_next~12_combout ;
wire \u_data_drive|states_next~14_combout ;
wire \u_data_drive|states_next.states_3~q ;
wire \u_data_drive|states_current.states_3~q ;
wire \u_data_drive|rom_address[13]~1_combout ;
wire \u_data_drive|Add3~0_combout ;
wire \u_data_drive|rom_address[0]~3_combout ;
wire \u_data_drive|Add3~1 ;
wire \u_data_drive|Add3~2_combout ;
wire \u_data_drive|rom_address[1]~4_combout ;
wire \u_data_drive|Add3~3 ;
wire \u_data_drive|Add3~4_combout ;
wire \u_data_drive|rom_address[2]~5_combout ;
wire \u_data_drive|Add3~5 ;
wire \u_data_drive|Add3~6_combout ;
wire \u_data_drive|rom_address[3]~6_combout ;
wire \u_data_drive|Add3~7 ;
wire \u_data_drive|Add3~8_combout ;
wire \u_data_drive|rom_address[4]~7_combout ;
wire \u_data_drive|Add3~9 ;
wire \u_data_drive|Add3~10_combout ;
wire \u_data_drive|rom_address[5]~8_combout ;
wire \u_data_drive|Equal1~2_combout ;
wire \u_data_drive|Add3~11 ;
wire \u_data_drive|Add3~12_combout ;
wire \u_data_drive|rom_address[6]~9_combout ;
wire \u_data_drive|Add3~13 ;
wire \u_data_drive|Add3~14_combout ;
wire \u_data_drive|rom_address[7]~10_combout ;
wire \u_data_drive|Add3~15 ;
wire \u_data_drive|Add3~16_combout ;
wire \u_data_drive|rom_address[8]~11_combout ;
wire \u_data_drive|Add3~17 ;
wire \u_data_drive|Add3~18_combout ;
wire \u_data_drive|rom_address[9]~12_combout ;
wire \u_data_drive|Equal1~1_combout ;
wire \u_data_drive|Add3~19 ;
wire \u_data_drive|Add3~20_combout ;
wire \u_data_drive|rom_address[10]~13_combout ;
wire \u_data_drive|Add3~21 ;
wire \u_data_drive|Add3~22_combout ;
wire \u_data_drive|rom_address[11]~14_combout ;
wire \u_data_drive|Add3~23 ;
wire \u_data_drive|Add3~24_combout ;
wire \u_data_drive|rom_address[12]~15_combout ;
wire \u_data_drive|Equal1~0_combout ;
wire \u_data_drive|Equal1~3_combout ;
wire \u_data_drive|Equal1~4_combout ;
wire \u_data_drive|rom_address[4]~0_combout ;
wire \u_data_drive|Add3~25 ;
wire \u_data_drive|Add3~26_combout ;
wire \u_data_drive|rom_address[13]~2_combout ;
wire \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ;
wire \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \u_vga_dirve|rgb[11]~0_combout ;
wire \u_data_drive|states_next~11_combout ;
wire \u_data_drive|states_next~10_combout ;
wire \u_data_drive|states_next~13_combout ;
wire \u_data_drive|states_next.states_2~q ;
wire \u_data_drive|states_current.states_2~q ;
wire \u_data_drive|always2~1_combout ;
wire \u_data_drive|always2~2_combout ;
wire \u_data_drive|always2~13_combout ;
wire \u_data_drive|always2~14_combout ;
wire \u_data_drive|always2~15_combout ;
wire \u_data_drive|always2~16_combout ;
wire \u_data_drive|LessThan15~0_combout ;
wire \u_data_drive|always2~17_combout ;
wire \u_data_drive|always2~18_combout ;
wire \u_data_drive|always2~19_combout ;
wire \u_data_drive|always2~10_combout ;
wire \u_data_drive|always2~11_combout ;
wire \u_data_drive|always2~12_combout ;
wire \u_data_drive|always2~20_combout ;
wire \u_data_drive|rgb_data~7_combout ;
wire \u_data_drive|rgb_data~8_combout ;
wire \u_vga_dirve|rgb~19_combout ;
wire \u_data_drive|LessThan10~0_combout ;
wire \u_data_drive|always2~8_combout ;
wire \u_data_drive|LessThan15~1_combout ;
wire \u_data_drive|always2~5_combout ;
wire \u_data_drive|always2~9_combout ;
wire \u_data_drive|always2~3_combout ;
wire \u_data_drive|always2~4_combout ;
wire \u_data_drive|Mux7~0_combout ;
wire \u_data_drive|always2~6_combout ;
wire \u_data_drive|always2~7_combout ;
wire \u_data_drive|rgb_data~6_combout ;
wire \u_vga_dirve|rgb~20_combout ;
wire \u_data_drive|LessThan16~0_combout ;
wire \u_data_drive|LessThan17~0_combout ;
wire \u_data_drive|flag_enable_out1~4_combout ;
wire \u_data_drive|flag_enable_out1~6_combout ;
wire \u_data_drive|flag_enable_out1~2_combout ;
wire \u_vga_dirve|addr_v~7_combout ;
wire \u_data_drive|LessThan18~1_combout ;
wire \u_data_drive|flag_enable_out1~3_combout ;
wire \u_data_drive|flag_enable_out1~5_combout ;
wire \u_data_drive|Mux8~0_combout ;
wire \u_data_drive|Mux11~15_combout ;
wire \u_vga_dirve|rgb~21_combout ;
wire \u_vga_dirve|rgb~22_combout ;
wire \u_vga_dirve|rgb~23_combout ;
wire \u_data_drive|Mux11~8_combout ;
wire \u_data_drive|Mux11~9_combout ;
wire \u_data_drive|Mux11~10_combout ;
wire \u_data_drive|Mux11~14_combout ;
wire \u_data_drive|Mux11~11_combout ;
wire \u_data_drive|Mux11~6_combout ;
wire \u_data_drive|Mux11~7_combout ;
wire \u_data_drive|Mux11~12_combout ;
wire \u_data_drive|Mux12~1_combout ;
wire \u_data_drive|Mux11~13_combout ;
wire \u_data_drive|Mux10~0_combout ;
wire \u_data_drive|Mux10~1_combout ;
wire \u_data_drive|Mux10~9_combout ;
wire \u_data_drive|Mux10~10_combout ;
wire \u_data_drive|Mux10~3_combout ;
wire \u_data_drive|Mux10~2_combout ;
wire \u_data_drive|Mux10~4_combout ;
wire \u_data_drive|Mux10~5_combout ;
wire \u_data_drive|Mux7~1_combout ;
wire \u_data_drive|Mux10~6_combout ;
wire \u_data_drive|Mux10~7_combout ;
wire \u_data_drive|Mux10~8_combout ;
wire \u_data_drive|Mux12~12_combout ;
wire \u_data_drive|Mux12~13_combout ;
wire \u_data_drive|Mux12~3_combout ;
wire \u_data_drive|Mux12~2_combout ;
wire \u_data_drive|Mux12~4_combout ;
wire \u_data_drive|Mux12~5_combout ;
wire \u_data_drive|Mux12~6_combout ;
wire \u_data_drive|Mux12~7_combout ;
wire \u_data_drive|Mux12~8_combout ;
wire \u_data_drive|Mux12~9_combout ;
wire \u_data_drive|Mux12~10_combout ;
wire \u_data_drive|Mux12~11_combout ;
wire \u_data_drive|Mux13~8_combout ;
wire \u_data_drive|Mux13~9_combout ;
wire \u_data_drive|Mux13~10_combout ;
wire \u_data_drive|Mux13~11_combout ;
wire \u_data_drive|Mux6~0_combout ;
wire \u_data_drive|Mux13~4_combout ;
wire \u_data_drive|Mux13~5_combout ;
wire \u_data_drive|Mux13~6_combout ;
wire \u_data_drive|Mux13~1_combout ;
wire \u_data_drive|Mux13~2_combout ;
wire \u_data_drive|Mux13~0_combout ;
wire \u_data_drive|Mux13~3_combout ;
wire \u_data_drive|Mux13~7_combout ;
wire \u_data_drive|Mux13~12_combout ;
wire \u_data_drive|Mux18~0_combout ;
wire \u_data_drive|Mux18~1_combout ;
wire \u_data_drive|Mux9~15_combout ;
wire \u_data_drive|Mux9~18_combout ;
wire \u_data_drive|Mux9~19_combout ;
wire \u_data_drive|Mux9~27_combout ;
wire \u_data_drive|Mux9~16_combout ;
wire \u_data_drive|Mux9~17_combout ;
wire \u_data_drive|Mux9~20_combout ;
wire \u_data_drive|Mux9~22_combout ;
wire \u_data_drive|Mux9~21_combout ;
wire \u_data_drive|Mux9~23_combout ;
wire \u_data_drive|Mux9~24_combout ;
wire \u_data_drive|Mux9~12_combout ;
wire \u_data_drive|Mux9~11_combout ;
wire \u_data_drive|Mux9~28_combout ;
wire \u_data_drive|Mux9~25_combout ;
wire \u_data_drive|Mux9~26_combout ;
wire \u_data_drive|Mux7~2_combout ;
wire \u_data_drive|Mux7~3_combout ;
wire \u_data_drive|Mux7~7_combout ;
wire \u_data_drive|Mux7~5_combout ;
wire \u_data_drive|Mux7~6_combout ;
wire \u_data_drive|Mux7~8_combout ;
wire \u_data_drive|Mux7~9_combout ;
wire \u_data_drive|Mux7~4_combout ;
wire \u_data_drive|Mux7~11_combout ;
wire \u_data_drive|Mux7~12_combout ;
wire \u_data_drive|Mux7~10_combout ;
wire \u_data_drive|Mux18~2_combout ;
wire \u_data_drive|Mux6~4_combout ;
wire \u_data_drive|Mux6~5_combout ;
wire \u_data_drive|Mux6~2_combout ;
wire \u_data_drive|Mux6~1_combout ;
wire \u_data_drive|Mux6~3_combout ;
wire \u_data_drive|Mux6~6_combout ;
wire \u_data_drive|Mux6~9_combout ;
wire \u_data_drive|Mux6~7_combout ;
wire \u_data_drive|Mux5~2_combout ;
wire \u_data_drive|Mux6~8_combout ;
wire \u_data_drive|Mux6~10_combout ;
wire \u_data_drive|Mux8~1_combout ;
wire \u_data_drive|Mux8~14_combout ;
wire \u_data_drive|Mux8~15_combout ;
wire \u_data_drive|Mux8~2_combout ;
wire \u_data_drive|Mux8~3_combout ;
wire \u_data_drive|Mux8~4_combout ;
wire \u_data_drive|Mux8~5_combout ;
wire \u_data_drive|Mux8~6_combout ;
wire \u_data_drive|Mux8~7_combout ;
wire \u_data_drive|Mux8~8_combout ;
wire \u_data_drive|Mux8~9_combout ;
wire \u_data_drive|Mux8~11_combout ;
wire \u_data_drive|Mux8~10_combout ;
wire \u_data_drive|Mux8~12_combout ;
wire \u_data_drive|Mux8~13_combout ;
wire \u_data_drive|Mux8~16_combout ;
wire \u_data_drive|Mux8~17_combout ;
wire \u_data_drive|Mux18~3_combout ;
wire \u_data_drive|Mux16~0_combout ;
wire \u_data_drive|Mux16~1_combout ;
wire \u_data_drive|Mux14~1_combout ;
wire \u_data_drive|Mux14~2_combout ;
wire \u_data_drive|Mux14~6_combout ;
wire \u_data_drive|Mux14~7_combout ;
wire \u_data_drive|Mux14~4_combout ;
wire \u_data_drive|Mux14~3_combout ;
wire \u_data_drive|Mux16~2_combout ;
wire \u_data_drive|Mux14~5_combout ;
wire \u_data_drive|Mux14~8_combout ;
wire \u_data_drive|Mux14~9_combout ;
wire \u_data_drive|Mux14~10_combout ;
wire \u_data_drive|Mux14~11_combout ;
wire \u_data_drive|Mux14~12_combout ;
wire \u_data_drive|Mux14~0_combout ;
wire \u_data_drive|Mux14~13_combout ;
wire \u_data_drive|Mux17~0_combout ;
wire \u_data_drive|Mux17~1_combout ;
wire \u_data_drive|Mux15~3_combout ;
wire \u_data_drive|Mux15~1_combout ;
wire \u_data_drive|Mux15~0_combout ;
wire \u_data_drive|Mux15~2_combout ;
wire \u_data_drive|Mux15~4_combout ;
wire \u_data_drive|Mux18~4_combout ;
wire \u_data_drive|Mux18~5_combout ;
wire \u_data_drive|Mux18~6_combout ;
wire \u_data_drive|Mux3~0_combout ;
wire \u_data_drive|Mux3~1_combout ;
wire \u_data_drive|Mux3~2_combout ;
wire \u_data_drive|Mux4~0_combout ;
wire \u_data_drive|Mux4~1_combout ;
wire \u_data_drive|Mux4~2_combout ;
wire \u_data_drive|Mux4~3_combout ;
wire \u_data_drive|Mux4~4_combout ;
wire \u_data_drive|Mux4~7_combout ;
wire \u_data_drive|Mux4~5_combout ;
wire \u_data_drive|Mux4~6_combout ;
wire \u_data_drive|Mux4~8_combout ;
wire \u_data_drive|Mux4~9_combout ;
wire \u_data_drive|Mux4~10_combout ;
wire \u_data_drive|Mux5~3_combout ;
wire \u_data_drive|Mux5~13_combout ;
wire \u_data_drive|Mux5~6_combout ;
wire \u_data_drive|Mux5~4_combout ;
wire \u_data_drive|Mux5~5_combout ;
wire \u_data_drive|Mux5~9_combout ;
wire \u_data_drive|Mux5~7_combout ;
wire \u_data_drive|Mux5~8_combout ;
wire \u_data_drive|Mux8~18_combout ;
wire \u_data_drive|Mux5~10_combout ;
wire \u_data_drive|Mux5~11_combout ;
wire \u_data_drive|Mux5~12_combout ;
wire \u_data_drive|Mux18~7_combout ;
wire \u_data_drive|Mux18~8_combout ;
wire \u_data_drive|Mux18~9_combout ;
wire \u_vga_dirve|rgb~24_combout ;
wire \u_vga_dirve|rgb[0]~25_combout ;
wire \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \u_vga_dirve|rgb[12]~1_combout ;
wire \u_vga_dirve|rgb~27_combout ;
wire \u_data_drive|Equal0~0_combout ;
wire \u_vga_dirve|rgb~26_combout ;
wire \u_vga_dirve|rgb~44_combout ;
wire \u_vga_dirve|rgb~28_combout ;
wire \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \u_vga_dirve|rgb[13]~2_combout ;
wire \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \u_vga_dirve|rgb[14]~3_combout ;
wire \u_data_drive|rgb_data~9_combout ;
wire \u_data_drive|rgb_data~10_combout ;
wire \u_vga_dirve|rgb~29_combout ;
wire \u_vga_dirve|rgb[15]~30_combout ;
wire \u_vga_dirve|rgb~31_combout ;
wire \u_vga_dirve|rgb~32_combout ;
wire \u_vga_dirve|rgb[15]~4_combout ;
wire \u_data_drive|flag_enable_out2~6_combout ;
wire \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \u_vga_dirve|rgb~33_combout ;
wire \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \u_vga_dirve|rgb~34_combout ;
wire \u_vga_dirve|rgb~35_combout ;
wire \u_data_drive|rgb_data~14_combout ;
wire \u_vga_dirve|rgb[6]~5_combout ;
wire \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \u_data_drive|rgb_data~11_combout ;
wire \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \u_vga_dirve|rgb[7]~6_combout ;
wire \u_vga_dirve|rgb~36_combout ;
wire \u_data_drive|rgb_data~12_combout ;
wire \u_vga_dirve|rgb~37_combout ;
wire \u_vga_dirve|rgb~38_combout ;
wire \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \u_vga_dirve|rgb[8]~7_combout ;
wire \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \u_vga_dirve|rgb[9]~8_combout ;
wire \u_data_drive|rgb_data~15_combout ;
wire \u_vga_dirve|rgb[10]~9_combout ;
wire \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \u_data_drive|rgb_data~13_combout ;
wire \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \u_vga_dirve|rgb[0]~10_combout ;
wire \u_vga_dirve|rgb~39_combout ;
wire \u_vga_dirve|rgb~40_combout ;
wire \u_vga_dirve|rgb~45_combout ;
wire \u_vga_dirve|rgb~41_combout ;
wire \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \u_vga_dirve|rgb[1]~11_combout ;
wire \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \u_vga_dirve|rgb[2]~12_combout ;
wire \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \u_vga_dirve|rgb[3]~13_combout ;
wire \u_vga_dirve|rgb~42_combout ;
wire \u_vga_dirve|rgb[4]~14_combout ;
wire \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \u_vga_dirve|rgb~43_combout ;
wire \clk~inputclkctrl_outclk ;
wire \Add0~0_combout ;
wire \Add0~1 ;
wire \Add0~2_combout ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \Equal0~7_combout ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \cnt~11_combout ;
wire \Equal0~6_combout ;
wire \Add0~15 ;
wire \Add0~16_combout ;
wire \Add0~17 ;
wire \Add0~18_combout ;
wire \Add0~19 ;
wire \Add0~20_combout ;
wire \Add0~21 ;
wire \Add0~22_combout ;
wire \Equal0~5_combout ;
wire \Add0~23 ;
wire \Add0~24_combout ;
wire \cnt~10_combout ;
wire \Add0~25 ;
wire \Add0~26_combout ;
wire \cnt~9_combout ;
wire \Add0~27 ;
wire \Add0~28_combout ;
wire \cnt~8_combout ;
wire \Add0~29 ;
wire \Add0~30_combout ;
wire \cnt~7_combout ;
wire \Add0~31 ;
wire \Add0~32_combout ;
wire \Add0~33 ;
wire \Add0~34_combout ;
wire \cnt~6_combout ;
wire \Add0~35 ;
wire \Add0~36_combout ;
wire \Add0~37 ;
wire \Add0~38_combout ;
wire \cnt~5_combout ;
wire \Add0~39 ;
wire \Add0~40_combout ;
wire \cnt~4_combout ;
wire \Add0~41 ;
wire \Add0~42_combout ;
wire \cnt~3_combout ;
wire \Add0~43 ;
wire \Add0~44_combout ;
wire \cnt~2_combout ;
wire \Add0~45 ;
wire \Add0~46_combout ;
wire \cnt~1_combout ;
wire \Equal0~1_combout ;
wire \Equal0~2_combout ;
wire \Equal0~3_combout ;
wire \Add0~47 ;
wire \Add0~48_combout ;
wire \Add0~49 ;
wire \Add0~50_combout ;
wire \cnt~0_combout ;
wire \Add0~51 ;
wire \Add0~52_combout ;
wire \Add0~53 ;
wire \Add0~54_combout ;
wire \Equal0~0_combout ;
wire \Equal0~4_combout ;
wire \Equal0~8_combout ;
wire \led[0]~0_combout ;
wire \led[0]~reg0_q ;
wire [11:0] \u_vga_dirve|cnt_v ;
wire [4:0] \u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [19:0] \u_key_debounce2|delay_cnt ;
wire [19:0] \u_key_debounce0|delay_cnt ;
wire [15:0] \u_vga_dirve|rgb ;
wire [11:0] \u_vga_dirve|addr_h ;
wire [11:0] \u_vga_dirve|addr_v ;
wire [19:0] \u_key_debounce1|delay_cnt ;
wire [11:0] \u_vga_dirve|cnt_h ;
wire [1:0] \u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a ;
wire [27:0] cnt;
wire [13:0] \u_data_drive|rom_address ;

wire [4:0] \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1_CLK_bus ;
wire [0:0] \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;

assign \u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \vga_clk~output (
	.i(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_clk),
	.obar());
// synopsys translate_off
defparam \vga_clk~output .bus_hold = "false";
defparam \vga_clk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \h_sync~output (
	.i(\u_vga_dirve|h_sync~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(h_sync),
	.obar());
// synopsys translate_off
defparam \h_sync~output .bus_hold = "false";
defparam \h_sync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \v_sync~output (
	.i(\u_vga_dirve|v_sync~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(v_sync),
	.obar());
// synopsys translate_off
defparam \v_sync~output .bus_hold = "false";
defparam \v_sync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \rgb_r[0]~output (
	.i(\u_vga_dirve|rgb [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_r[0]),
	.obar());
// synopsys translate_off
defparam \rgb_r[0]~output .bus_hold = "false";
defparam \rgb_r[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \rgb_r[1]~output (
	.i(\u_vga_dirve|rgb [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_r[1]),
	.obar());
// synopsys translate_off
defparam \rgb_r[1]~output .bus_hold = "false";
defparam \rgb_r[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \rgb_r[2]~output (
	.i(\u_vga_dirve|rgb [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_r[2]),
	.obar());
// synopsys translate_off
defparam \rgb_r[2]~output .bus_hold = "false";
defparam \rgb_r[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \rgb_r[3]~output (
	.i(\u_vga_dirve|rgb [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_r[3]),
	.obar());
// synopsys translate_off
defparam \rgb_r[3]~output .bus_hold = "false";
defparam \rgb_r[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \rgb_r[4]~output (
	.i(\u_vga_dirve|rgb [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_r[4]),
	.obar());
// synopsys translate_off
defparam \rgb_r[4]~output .bus_hold = "false";
defparam \rgb_r[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \rgb_g[0]~output (
	.i(\u_vga_dirve|rgb [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_g[0]),
	.obar());
// synopsys translate_off
defparam \rgb_g[0]~output .bus_hold = "false";
defparam \rgb_g[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \rgb_g[1]~output (
	.i(\u_vga_dirve|rgb [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_g[1]),
	.obar());
// synopsys translate_off
defparam \rgb_g[1]~output .bus_hold = "false";
defparam \rgb_g[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \rgb_g[2]~output (
	.i(\u_vga_dirve|rgb [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_g[2]),
	.obar());
// synopsys translate_off
defparam \rgb_g[2]~output .bus_hold = "false";
defparam \rgb_g[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \rgb_g[3]~output (
	.i(\u_vga_dirve|rgb [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_g[3]),
	.obar());
// synopsys translate_off
defparam \rgb_g[3]~output .bus_hold = "false";
defparam \rgb_g[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \rgb_g[4]~output (
	.i(\u_vga_dirve|rgb [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_g[4]),
	.obar());
// synopsys translate_off
defparam \rgb_g[4]~output .bus_hold = "false";
defparam \rgb_g[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \rgb_g[5]~output (
	.i(\u_vga_dirve|rgb [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_g[5]),
	.obar());
// synopsys translate_off
defparam \rgb_g[5]~output .bus_hold = "false";
defparam \rgb_g[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \rgb_b[0]~output (
	.i(\u_vga_dirve|rgb [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_b[0]),
	.obar());
// synopsys translate_off
defparam \rgb_b[0]~output .bus_hold = "false";
defparam \rgb_b[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \rgb_b[1]~output (
	.i(\u_vga_dirve|rgb [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_b[1]),
	.obar());
// synopsys translate_off
defparam \rgb_b[1]~output .bus_hold = "false";
defparam \rgb_b[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \rgb_b[2]~output (
	.i(\u_vga_dirve|rgb [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_b[2]),
	.obar());
// synopsys translate_off
defparam \rgb_b[2]~output .bus_hold = "false";
defparam \rgb_b[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \rgb_b[3]~output (
	.i(\u_vga_dirve|rgb [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_b[3]),
	.obar());
// synopsys translate_off
defparam \rgb_b[3]~output .bus_hold = "false";
defparam \rgb_b[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \rgb_b[4]~output (
	.i(\u_vga_dirve|rgb [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_b[4]),
	.obar());
// synopsys translate_off
defparam \rgb_b[4]~output .bus_hold = "false";
defparam \rgb_b[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \led[0]~output (
	.i(\led[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[0]),
	.obar());
// synopsys translate_off
defparam \led[0]~output .bus_hold = "false";
defparam \led[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \led[1]~output (
	.i(\led[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[1]),
	.obar());
// synopsys translate_off
defparam \led[1]~output .bus_hold = "false";
defparam \led[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \led[2]~output (
	.i(\led[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[2]),
	.obar());
// synopsys translate_off
defparam \led[2]~output .bus_hold = "false";
defparam \led[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \led[3]~output (
	.i(\led[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[3]),
	.obar());
// synopsys translate_off
defparam \led[3]~output .bus_hold = "false";
defparam \led[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 (
	.areset(!\rst_n~input_o ),
	.pfdena(vcc),
	.fbin(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .c0_high = 12;
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .c0_low = 12;
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .clk0_counter = "unused";
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 0;
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 0;
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .clk1_counter = "c0";
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 2;
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 1;
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock1";
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .m = 12;
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N14
cycloneive_lcell_comb \u_vga_dirve|Add0~12 (
// Equation(s):
// \u_vga_dirve|Add0~12_combout  = (\u_vga_dirve|cnt_h [6] & (\u_vga_dirve|Add0~11  $ (GND))) # (!\u_vga_dirve|cnt_h [6] & (!\u_vga_dirve|Add0~11  & VCC))
// \u_vga_dirve|Add0~13  = CARRY((\u_vga_dirve|cnt_h [6] & !\u_vga_dirve|Add0~11 ))

	.dataa(gnd),
	.datab(\u_vga_dirve|cnt_h [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_dirve|Add0~11 ),
	.combout(\u_vga_dirve|Add0~12_combout ),
	.cout(\u_vga_dirve|Add0~13 ));
// synopsys translate_off
defparam \u_vga_dirve|Add0~12 .lut_mask = 16'hC30C;
defparam \u_vga_dirve|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N16
cycloneive_lcell_comb \u_vga_dirve|Add0~14 (
// Equation(s):
// \u_vga_dirve|Add0~14_combout  = (\u_vga_dirve|cnt_h [7] & (!\u_vga_dirve|Add0~13 )) # (!\u_vga_dirve|cnt_h [7] & ((\u_vga_dirve|Add0~13 ) # (GND)))
// \u_vga_dirve|Add0~15  = CARRY((!\u_vga_dirve|Add0~13 ) # (!\u_vga_dirve|cnt_h [7]))

	.dataa(gnd),
	.datab(\u_vga_dirve|cnt_h [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_dirve|Add0~13 ),
	.combout(\u_vga_dirve|Add0~14_combout ),
	.cout(\u_vga_dirve|Add0~15 ));
// synopsys translate_off
defparam \u_vga_dirve|Add0~14 .lut_mask = 16'h3C3F;
defparam \u_vga_dirve|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y42_N17
dffeas \u_vga_dirve|cnt_h[7] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|cnt_h [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|cnt_h[7] .is_wysiwyg = "true";
defparam \u_vga_dirve|cnt_h[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N18
cycloneive_lcell_comb \u_vga_dirve|Add0~16 (
// Equation(s):
// \u_vga_dirve|Add0~16_combout  = (\u_vga_dirve|cnt_h [8] & (\u_vga_dirve|Add0~15  $ (GND))) # (!\u_vga_dirve|cnt_h [8] & (!\u_vga_dirve|Add0~15  & VCC))
// \u_vga_dirve|Add0~17  = CARRY((\u_vga_dirve|cnt_h [8] & !\u_vga_dirve|Add0~15 ))

	.dataa(gnd),
	.datab(\u_vga_dirve|cnt_h [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_dirve|Add0~15 ),
	.combout(\u_vga_dirve|Add0~16_combout ),
	.cout(\u_vga_dirve|Add0~17 ));
// synopsys translate_off
defparam \u_vga_dirve|Add0~16 .lut_mask = 16'hC30C;
defparam \u_vga_dirve|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N0
cycloneive_lcell_comb \u_vga_dirve|LessThan1~0 (
// Equation(s):
// \u_vga_dirve|LessThan1~0_combout  = (\u_vga_dirve|cnt_h [9] & \u_vga_dirve|cnt_h [8])

	.dataa(\u_vga_dirve|cnt_h [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_vga_dirve|cnt_h [8]),
	.cin(gnd),
	.combout(\u_vga_dirve|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|LessThan1~0 .lut_mask = 16'hAA00;
defparam \u_vga_dirve|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N16
cycloneive_lcell_comb \u_vga_dirve|cnt_h~2 (
// Equation(s):
// \u_vga_dirve|cnt_h~2_combout  = (\u_vga_dirve|Add0~16_combout  & ((\u_vga_dirve|cnt_h [6]) # ((!\u_vga_dirve|LessThan1~0_combout ) # (!\u_vga_dirve|Equal1~2_combout ))))

	.dataa(\u_vga_dirve|cnt_h [6]),
	.datab(\u_vga_dirve|Equal1~2_combout ),
	.datac(\u_vga_dirve|Add0~16_combout ),
	.datad(\u_vga_dirve|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\u_vga_dirve|cnt_h~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|cnt_h~2 .lut_mask = 16'hB0F0;
defparam \u_vga_dirve|cnt_h~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N17
dffeas \u_vga_dirve|cnt_h[8] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|cnt_h~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|cnt_h [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|cnt_h[8] .is_wysiwyg = "true";
defparam \u_vga_dirve|cnt_h[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N20
cycloneive_lcell_comb \u_vga_dirve|Add0~18 (
// Equation(s):
// \u_vga_dirve|Add0~18_combout  = (\u_vga_dirve|cnt_h [9] & (!\u_vga_dirve|Add0~17 )) # (!\u_vga_dirve|cnt_h [9] & ((\u_vga_dirve|Add0~17 ) # (GND)))
// \u_vga_dirve|Add0~19  = CARRY((!\u_vga_dirve|Add0~17 ) # (!\u_vga_dirve|cnt_h [9]))

	.dataa(\u_vga_dirve|cnt_h [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_dirve|Add0~17 ),
	.combout(\u_vga_dirve|Add0~18_combout ),
	.cout(\u_vga_dirve|Add0~19 ));
// synopsys translate_off
defparam \u_vga_dirve|Add0~18 .lut_mask = 16'h5A5F;
defparam \u_vga_dirve|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N20
cycloneive_lcell_comb \u_vga_dirve|cnt_h~0 (
// Equation(s):
// \u_vga_dirve|cnt_h~0_combout  = (\u_vga_dirve|Add0~18_combout  & ((\u_vga_dirve|cnt_h [6]) # ((!\u_vga_dirve|Equal1~2_combout ) # (!\u_vga_dirve|LessThan1~0_combout ))))

	.dataa(\u_vga_dirve|cnt_h [6]),
	.datab(\u_vga_dirve|Add0~18_combout ),
	.datac(\u_vga_dirve|LessThan1~0_combout ),
	.datad(\u_vga_dirve|Equal1~2_combout ),
	.cin(gnd),
	.combout(\u_vga_dirve|cnt_h~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|cnt_h~0 .lut_mask = 16'h8CCC;
defparam \u_vga_dirve|cnt_h~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N21
dffeas \u_vga_dirve|cnt_h[9] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|cnt_h~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|cnt_h [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|cnt_h[9] .is_wysiwyg = "true";
defparam \u_vga_dirve|cnt_h[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N22
cycloneive_lcell_comb \u_vga_dirve|Add0~20 (
// Equation(s):
// \u_vga_dirve|Add0~20_combout  = (\u_vga_dirve|cnt_h [10] & (\u_vga_dirve|Add0~19  $ (GND))) # (!\u_vga_dirve|cnt_h [10] & (!\u_vga_dirve|Add0~19  & VCC))
// \u_vga_dirve|Add0~21  = CARRY((\u_vga_dirve|cnt_h [10] & !\u_vga_dirve|Add0~19 ))

	.dataa(\u_vga_dirve|cnt_h [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_dirve|Add0~19 ),
	.combout(\u_vga_dirve|Add0~20_combout ),
	.cout(\u_vga_dirve|Add0~21 ));
// synopsys translate_off
defparam \u_vga_dirve|Add0~20 .lut_mask = 16'hA50A;
defparam \u_vga_dirve|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y42_N23
dffeas \u_vga_dirve|cnt_h[10] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|Add0~20_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|cnt_h [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|cnt_h[10] .is_wysiwyg = "true";
defparam \u_vga_dirve|cnt_h[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N24
cycloneive_lcell_comb \u_vga_dirve|Add0~22 (
// Equation(s):
// \u_vga_dirve|Add0~22_combout  = \u_vga_dirve|cnt_h [11] $ (\u_vga_dirve|Add0~21 )

	.dataa(gnd),
	.datab(\u_vga_dirve|cnt_h [11]),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_vga_dirve|Add0~21 ),
	.combout(\u_vga_dirve|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|Add0~22 .lut_mask = 16'h3C3C;
defparam \u_vga_dirve|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y42_N25
dffeas \u_vga_dirve|cnt_h[11] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|Add0~22_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|cnt_h [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|cnt_h[11] .is_wysiwyg = "true";
defparam \u_vga_dirve|cnt_h[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N0
cycloneive_lcell_comb \u_vga_dirve|Equal1~0 (
// Equation(s):
// \u_vga_dirve|Equal1~0_combout  = (!\u_vga_dirve|cnt_h [5] & (!\u_vga_dirve|cnt_h [11] & (!\u_vga_dirve|cnt_h [10] & !\u_vga_dirve|cnt_h [7])))

	.dataa(\u_vga_dirve|cnt_h [5]),
	.datab(\u_vga_dirve|cnt_h [11]),
	.datac(\u_vga_dirve|cnt_h [10]),
	.datad(\u_vga_dirve|cnt_h [7]),
	.cin(gnd),
	.combout(\u_vga_dirve|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|Equal1~0 .lut_mask = 16'h0001;
defparam \u_vga_dirve|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N2
cycloneive_lcell_comb \u_vga_dirve|Add0~0 (
// Equation(s):
// \u_vga_dirve|Add0~0_combout  = \u_vga_dirve|cnt_h [0] $ (VCC)
// \u_vga_dirve|Add0~1  = CARRY(\u_vga_dirve|cnt_h [0])

	.dataa(gnd),
	.datab(\u_vga_dirve|cnt_h [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_vga_dirve|Add0~0_combout ),
	.cout(\u_vga_dirve|Add0~1 ));
// synopsys translate_off
defparam \u_vga_dirve|Add0~0 .lut_mask = 16'h33CC;
defparam \u_vga_dirve|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y42_N3
dffeas \u_vga_dirve|cnt_h[0] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|cnt_h [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|cnt_h[0] .is_wysiwyg = "true";
defparam \u_vga_dirve|cnt_h[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N4
cycloneive_lcell_comb \u_vga_dirve|Add0~2 (
// Equation(s):
// \u_vga_dirve|Add0~2_combout  = (\u_vga_dirve|cnt_h [1] & (!\u_vga_dirve|Add0~1 )) # (!\u_vga_dirve|cnt_h [1] & ((\u_vga_dirve|Add0~1 ) # (GND)))
// \u_vga_dirve|Add0~3  = CARRY((!\u_vga_dirve|Add0~1 ) # (!\u_vga_dirve|cnt_h [1]))

	.dataa(gnd),
	.datab(\u_vga_dirve|cnt_h [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_dirve|Add0~1 ),
	.combout(\u_vga_dirve|Add0~2_combout ),
	.cout(\u_vga_dirve|Add0~3 ));
// synopsys translate_off
defparam \u_vga_dirve|Add0~2 .lut_mask = 16'h3C3F;
defparam \u_vga_dirve|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y42_N5
dffeas \u_vga_dirve|cnt_h[1] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|cnt_h [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|cnt_h[1] .is_wysiwyg = "true";
defparam \u_vga_dirve|cnt_h[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N6
cycloneive_lcell_comb \u_vga_dirve|Add0~4 (
// Equation(s):
// \u_vga_dirve|Add0~4_combout  = (\u_vga_dirve|cnt_h [2] & (\u_vga_dirve|Add0~3  $ (GND))) # (!\u_vga_dirve|cnt_h [2] & (!\u_vga_dirve|Add0~3  & VCC))
// \u_vga_dirve|Add0~5  = CARRY((\u_vga_dirve|cnt_h [2] & !\u_vga_dirve|Add0~3 ))

	.dataa(\u_vga_dirve|cnt_h [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_dirve|Add0~3 ),
	.combout(\u_vga_dirve|Add0~4_combout ),
	.cout(\u_vga_dirve|Add0~5 ));
// synopsys translate_off
defparam \u_vga_dirve|Add0~4 .lut_mask = 16'hA50A;
defparam \u_vga_dirve|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y42_N7
dffeas \u_vga_dirve|cnt_h[2] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|cnt_h [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|cnt_h[2] .is_wysiwyg = "true";
defparam \u_vga_dirve|cnt_h[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N8
cycloneive_lcell_comb \u_vga_dirve|Add0~6 (
// Equation(s):
// \u_vga_dirve|Add0~6_combout  = (\u_vga_dirve|cnt_h [3] & (!\u_vga_dirve|Add0~5 )) # (!\u_vga_dirve|cnt_h [3] & ((\u_vga_dirve|Add0~5 ) # (GND)))
// \u_vga_dirve|Add0~7  = CARRY((!\u_vga_dirve|Add0~5 ) # (!\u_vga_dirve|cnt_h [3]))

	.dataa(gnd),
	.datab(\u_vga_dirve|cnt_h [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_dirve|Add0~5 ),
	.combout(\u_vga_dirve|Add0~6_combout ),
	.cout(\u_vga_dirve|Add0~7 ));
// synopsys translate_off
defparam \u_vga_dirve|Add0~6 .lut_mask = 16'h3C3F;
defparam \u_vga_dirve|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y42_N9
dffeas \u_vga_dirve|cnt_h[3] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|cnt_h [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|cnt_h[3] .is_wysiwyg = "true";
defparam \u_vga_dirve|cnt_h[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N10
cycloneive_lcell_comb \u_vga_dirve|Add0~8 (
// Equation(s):
// \u_vga_dirve|Add0~8_combout  = (\u_vga_dirve|cnt_h [4] & (\u_vga_dirve|Add0~7  $ (GND))) # (!\u_vga_dirve|cnt_h [4] & (!\u_vga_dirve|Add0~7  & VCC))
// \u_vga_dirve|Add0~9  = CARRY((\u_vga_dirve|cnt_h [4] & !\u_vga_dirve|Add0~7 ))

	.dataa(\u_vga_dirve|cnt_h [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_dirve|Add0~7 ),
	.combout(\u_vga_dirve|Add0~8_combout ),
	.cout(\u_vga_dirve|Add0~9 ));
// synopsys translate_off
defparam \u_vga_dirve|Add0~8 .lut_mask = 16'hA50A;
defparam \u_vga_dirve|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y42_N11
dffeas \u_vga_dirve|cnt_h[4] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|cnt_h [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|cnt_h[4] .is_wysiwyg = "true";
defparam \u_vga_dirve|cnt_h[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N26
cycloneive_lcell_comb \u_vga_dirve|Equal1~1 (
// Equation(s):
// \u_vga_dirve|Equal1~1_combout  = (\u_vga_dirve|cnt_h [4] & (\u_vga_dirve|cnt_h [3] & (\u_vga_dirve|cnt_h [1] & \u_vga_dirve|cnt_h [2])))

	.dataa(\u_vga_dirve|cnt_h [4]),
	.datab(\u_vga_dirve|cnt_h [3]),
	.datac(\u_vga_dirve|cnt_h [1]),
	.datad(\u_vga_dirve|cnt_h [2]),
	.cin(gnd),
	.combout(\u_vga_dirve|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|Equal1~1 .lut_mask = 16'h8000;
defparam \u_vga_dirve|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N28
cycloneive_lcell_comb \u_vga_dirve|Equal1~2 (
// Equation(s):
// \u_vga_dirve|Equal1~2_combout  = (\u_vga_dirve|Equal1~0_combout  & (\u_vga_dirve|Equal1~1_combout  & \u_vga_dirve|cnt_h [0]))

	.dataa(gnd),
	.datab(\u_vga_dirve|Equal1~0_combout ),
	.datac(\u_vga_dirve|Equal1~1_combout ),
	.datad(\u_vga_dirve|cnt_h [0]),
	.cin(gnd),
	.combout(\u_vga_dirve|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|Equal1~2 .lut_mask = 16'hC000;
defparam \u_vga_dirve|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N12
cycloneive_lcell_comb \u_vga_dirve|Add0~10 (
// Equation(s):
// \u_vga_dirve|Add0~10_combout  = (\u_vga_dirve|cnt_h [5] & (!\u_vga_dirve|Add0~9 )) # (!\u_vga_dirve|cnt_h [5] & ((\u_vga_dirve|Add0~9 ) # (GND)))
// \u_vga_dirve|Add0~11  = CARRY((!\u_vga_dirve|Add0~9 ) # (!\u_vga_dirve|cnt_h [5]))

	.dataa(\u_vga_dirve|cnt_h [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_dirve|Add0~9 ),
	.combout(\u_vga_dirve|Add0~10_combout ),
	.cout(\u_vga_dirve|Add0~11 ));
// synopsys translate_off
defparam \u_vga_dirve|Add0~10 .lut_mask = 16'h5A5F;
defparam \u_vga_dirve|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N30
cycloneive_lcell_comb \u_vga_dirve|cnt_h~1 (
// Equation(s):
// \u_vga_dirve|cnt_h~1_combout  = (\u_vga_dirve|Add0~10_combout  & ((\u_vga_dirve|cnt_h [6]) # ((!\u_vga_dirve|LessThan1~0_combout ) # (!\u_vga_dirve|Equal1~2_combout ))))

	.dataa(\u_vga_dirve|cnt_h [6]),
	.datab(\u_vga_dirve|Equal1~2_combout ),
	.datac(\u_vga_dirve|Add0~10_combout ),
	.datad(\u_vga_dirve|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\u_vga_dirve|cnt_h~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|cnt_h~1 .lut_mask = 16'hB0F0;
defparam \u_vga_dirve|cnt_h~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N31
dffeas \u_vga_dirve|cnt_h[5] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|cnt_h~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|cnt_h [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|cnt_h[5] .is_wysiwyg = "true";
defparam \u_vga_dirve|cnt_h[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y42_N15
dffeas \u_vga_dirve|cnt_h[6] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|cnt_h [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|cnt_h[6] .is_wysiwyg = "true";
defparam \u_vga_dirve|cnt_h[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N10
cycloneive_lcell_comb \u_vga_dirve|h_sync~0 (
// Equation(s):
// \u_vga_dirve|h_sync~0_combout  = (\u_vga_dirve|cnt_h [6] & (!\u_vga_dirve|h_sync~q  & !\u_vga_dirve|cnt_h [8])) # (!\u_vga_dirve|cnt_h [6] & (\u_vga_dirve|h_sync~q  & \u_vga_dirve|cnt_h [8]))

	.dataa(\u_vga_dirve|cnt_h [6]),
	.datab(gnd),
	.datac(\u_vga_dirve|h_sync~q ),
	.datad(\u_vga_dirve|cnt_h [8]),
	.cin(gnd),
	.combout(\u_vga_dirve|h_sync~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|h_sync~0 .lut_mask = 16'h500A;
defparam \u_vga_dirve|h_sync~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N8
cycloneive_lcell_comb \u_vga_dirve|h_sync~1 (
// Equation(s):
// \u_vga_dirve|h_sync~1_combout  = (\u_vga_dirve|h_sync~0_combout  & ((\u_vga_dirve|Equal1~2_combout  & ((!\u_vga_dirve|cnt_h [9]))) # (!\u_vga_dirve|Equal1~2_combout  & (\u_vga_dirve|h_sync~q )))) # (!\u_vga_dirve|h_sync~0_combout  & 
// (((\u_vga_dirve|h_sync~q ))))

	.dataa(\u_vga_dirve|h_sync~0_combout ),
	.datab(\u_vga_dirve|Equal1~2_combout ),
	.datac(\u_vga_dirve|h_sync~q ),
	.datad(\u_vga_dirve|cnt_h [9]),
	.cin(gnd),
	.combout(\u_vga_dirve|h_sync~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|h_sync~1 .lut_mask = 16'h70F8;
defparam \u_vga_dirve|h_sync~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N9
dffeas \u_vga_dirve|h_sync (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|h_sync~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|h_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|h_sync .is_wysiwyg = "true";
defparam \u_vga_dirve|h_sync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N0
cycloneive_lcell_comb \u_vga_dirve|cnt_v[11]~1 (
// Equation(s):
// \u_vga_dirve|cnt_v[11]~1_combout  = (\u_vga_dirve|Equal2~3_combout ) # (((\u_vga_dirve|cnt_h [6]) # (!\u_vga_dirve|Equal1~2_combout )) # (!\u_vga_dirve|LessThan1~0_combout ))

	.dataa(\u_vga_dirve|Equal2~3_combout ),
	.datab(\u_vga_dirve|LessThan1~0_combout ),
	.datac(\u_vga_dirve|Equal1~2_combout ),
	.datad(\u_vga_dirve|cnt_h [6]),
	.cin(gnd),
	.combout(\u_vga_dirve|cnt_v[11]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|cnt_v[11]~1 .lut_mask = 16'hFFBF;
defparam \u_vga_dirve|cnt_v[11]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N6
cycloneive_lcell_comb \u_vga_dirve|Add1~0 (
// Equation(s):
// \u_vga_dirve|Add1~0_combout  = \u_vga_dirve|cnt_v [0] $ (VCC)
// \u_vga_dirve|Add1~1  = CARRY(\u_vga_dirve|cnt_v [0])

	.dataa(gnd),
	.datab(\u_vga_dirve|cnt_v [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_vga_dirve|Add1~0_combout ),
	.cout(\u_vga_dirve|Add1~1 ));
// synopsys translate_off
defparam \u_vga_dirve|Add1~0 .lut_mask = 16'h33CC;
defparam \u_vga_dirve|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N6
cycloneive_lcell_comb \u_vga_dirve|cnt_v[0]~10 (
// Equation(s):
// \u_vga_dirve|cnt_v[0]~10_combout  = (\u_vga_dirve|cnt_v[2]~0_combout  & ((\u_vga_dirve|cnt_v [0]) # ((!\u_vga_dirve|cnt_v[11]~1_combout  & \u_vga_dirve|Add1~0_combout )))) # (!\u_vga_dirve|cnt_v[2]~0_combout  & (!\u_vga_dirve|cnt_v[11]~1_combout  & 
// ((\u_vga_dirve|Add1~0_combout ))))

	.dataa(\u_vga_dirve|cnt_v[2]~0_combout ),
	.datab(\u_vga_dirve|cnt_v[11]~1_combout ),
	.datac(\u_vga_dirve|cnt_v [0]),
	.datad(\u_vga_dirve|Add1~0_combout ),
	.cin(gnd),
	.combout(\u_vga_dirve|cnt_v[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|cnt_v[0]~10 .lut_mask = 16'hB3A0;
defparam \u_vga_dirve|cnt_v[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N7
dffeas \u_vga_dirve|cnt_v[0] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|cnt_v[0]~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|cnt_v [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|cnt_v[0] .is_wysiwyg = "true";
defparam \u_vga_dirve|cnt_v[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N8
cycloneive_lcell_comb \u_vga_dirve|Add1~2 (
// Equation(s):
// \u_vga_dirve|Add1~2_combout  = (\u_vga_dirve|cnt_v [1] & (!\u_vga_dirve|Add1~1 )) # (!\u_vga_dirve|cnt_v [1] & ((\u_vga_dirve|Add1~1 ) # (GND)))
// \u_vga_dirve|Add1~3  = CARRY((!\u_vga_dirve|Add1~1 ) # (!\u_vga_dirve|cnt_v [1]))

	.dataa(\u_vga_dirve|cnt_v [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_dirve|Add1~1 ),
	.combout(\u_vga_dirve|Add1~2_combout ),
	.cout(\u_vga_dirve|Add1~3 ));
// synopsys translate_off
defparam \u_vga_dirve|Add1~2 .lut_mask = 16'h5A5F;
defparam \u_vga_dirve|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N16
cycloneive_lcell_comb \u_vga_dirve|cnt_v[1]~7 (
// Equation(s):
// \u_vga_dirve|cnt_v[1]~7_combout  = (\u_vga_dirve|cnt_v[2]~0_combout  & ((\u_vga_dirve|cnt_v [1]) # ((\u_vga_dirve|Add1~2_combout  & !\u_vga_dirve|cnt_v[11]~1_combout )))) # (!\u_vga_dirve|cnt_v[2]~0_combout  & (\u_vga_dirve|Add1~2_combout  & 
// ((!\u_vga_dirve|cnt_v[11]~1_combout ))))

	.dataa(\u_vga_dirve|cnt_v[2]~0_combout ),
	.datab(\u_vga_dirve|Add1~2_combout ),
	.datac(\u_vga_dirve|cnt_v [1]),
	.datad(\u_vga_dirve|cnt_v[11]~1_combout ),
	.cin(gnd),
	.combout(\u_vga_dirve|cnt_v[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|cnt_v[1]~7 .lut_mask = 16'hA0EC;
defparam \u_vga_dirve|cnt_v[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N17
dffeas \u_vga_dirve|cnt_v[1] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|cnt_v[1]~7_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|cnt_v [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|cnt_v[1] .is_wysiwyg = "true";
defparam \u_vga_dirve|cnt_v[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N10
cycloneive_lcell_comb \u_vga_dirve|Add1~4 (
// Equation(s):
// \u_vga_dirve|Add1~4_combout  = (\u_vga_dirve|cnt_v [2] & (\u_vga_dirve|Add1~3  $ (GND))) # (!\u_vga_dirve|cnt_v [2] & (!\u_vga_dirve|Add1~3  & VCC))
// \u_vga_dirve|Add1~5  = CARRY((\u_vga_dirve|cnt_v [2] & !\u_vga_dirve|Add1~3 ))

	.dataa(\u_vga_dirve|cnt_v [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_dirve|Add1~3 ),
	.combout(\u_vga_dirve|Add1~4_combout ),
	.cout(\u_vga_dirve|Add1~5 ));
// synopsys translate_off
defparam \u_vga_dirve|Add1~4 .lut_mask = 16'hA50A;
defparam \u_vga_dirve|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N12
cycloneive_lcell_comb \u_vga_dirve|cnt_v[2]~9 (
// Equation(s):
// \u_vga_dirve|cnt_v[2]~9_combout  = (\u_vga_dirve|cnt_v[2]~0_combout  & ((\u_vga_dirve|cnt_v [2]) # ((\u_vga_dirve|Add1~4_combout  & !\u_vga_dirve|cnt_v[11]~1_combout )))) # (!\u_vga_dirve|cnt_v[2]~0_combout  & (\u_vga_dirve|Add1~4_combout  & 
// ((!\u_vga_dirve|cnt_v[11]~1_combout ))))

	.dataa(\u_vga_dirve|cnt_v[2]~0_combout ),
	.datab(\u_vga_dirve|Add1~4_combout ),
	.datac(\u_vga_dirve|cnt_v [2]),
	.datad(\u_vga_dirve|cnt_v[11]~1_combout ),
	.cin(gnd),
	.combout(\u_vga_dirve|cnt_v[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|cnt_v[2]~9 .lut_mask = 16'hA0EC;
defparam \u_vga_dirve|cnt_v[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N13
dffeas \u_vga_dirve|cnt_v[2] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|cnt_v[2]~9_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|cnt_v [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|cnt_v[2] .is_wysiwyg = "true";
defparam \u_vga_dirve|cnt_v[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N12
cycloneive_lcell_comb \u_vga_dirve|Add1~6 (
// Equation(s):
// \u_vga_dirve|Add1~6_combout  = (\u_vga_dirve|cnt_v [3] & (!\u_vga_dirve|Add1~5 )) # (!\u_vga_dirve|cnt_v [3] & ((\u_vga_dirve|Add1~5 ) # (GND)))
// \u_vga_dirve|Add1~7  = CARRY((!\u_vga_dirve|Add1~5 ) # (!\u_vga_dirve|cnt_v [3]))

	.dataa(gnd),
	.datab(\u_vga_dirve|cnt_v [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_dirve|Add1~5 ),
	.combout(\u_vga_dirve|Add1~6_combout ),
	.cout(\u_vga_dirve|Add1~7 ));
// synopsys translate_off
defparam \u_vga_dirve|Add1~6 .lut_mask = 16'h3C3F;
defparam \u_vga_dirve|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N22
cycloneive_lcell_comb \u_vga_dirve|cnt_v[3]~6 (
// Equation(s):
// \u_vga_dirve|cnt_v[3]~6_combout  = (\u_vga_dirve|cnt_v[2]~0_combout  & ((\u_vga_dirve|cnt_v [3]) # ((\u_vga_dirve|Add1~6_combout  & !\u_vga_dirve|cnt_v[11]~1_combout )))) # (!\u_vga_dirve|cnt_v[2]~0_combout  & (\u_vga_dirve|Add1~6_combout  & 
// ((!\u_vga_dirve|cnt_v[11]~1_combout ))))

	.dataa(\u_vga_dirve|cnt_v[2]~0_combout ),
	.datab(\u_vga_dirve|Add1~6_combout ),
	.datac(\u_vga_dirve|cnt_v [3]),
	.datad(\u_vga_dirve|cnt_v[11]~1_combout ),
	.cin(gnd),
	.combout(\u_vga_dirve|cnt_v[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|cnt_v[3]~6 .lut_mask = 16'hA0EC;
defparam \u_vga_dirve|cnt_v[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N23
dffeas \u_vga_dirve|cnt_v[3] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|cnt_v[3]~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|cnt_v [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|cnt_v[3] .is_wysiwyg = "true";
defparam \u_vga_dirve|cnt_v[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N28
cycloneive_lcell_comb \u_vga_dirve|Equal2~2 (
// Equation(s):
// \u_vga_dirve|Equal2~2_combout  = (\u_vga_dirve|cnt_v [9] & (\u_vga_dirve|cnt_v [3] & \u_vga_dirve|cnt_v [1]))

	.dataa(\u_vga_dirve|cnt_v [9]),
	.datab(\u_vga_dirve|cnt_v [3]),
	.datac(gnd),
	.datad(\u_vga_dirve|cnt_v [1]),
	.cin(gnd),
	.combout(\u_vga_dirve|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|Equal2~2 .lut_mask = 16'h8800;
defparam \u_vga_dirve|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N14
cycloneive_lcell_comb \u_vga_dirve|Add1~8 (
// Equation(s):
// \u_vga_dirve|Add1~8_combout  = (\u_vga_dirve|cnt_v [4] & (\u_vga_dirve|Add1~7  $ (GND))) # (!\u_vga_dirve|cnt_v [4] & (!\u_vga_dirve|Add1~7  & VCC))
// \u_vga_dirve|Add1~9  = CARRY((\u_vga_dirve|cnt_v [4] & !\u_vga_dirve|Add1~7 ))

	.dataa(gnd),
	.datab(\u_vga_dirve|cnt_v [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_dirve|Add1~7 ),
	.combout(\u_vga_dirve|Add1~8_combout ),
	.cout(\u_vga_dirve|Add1~9 ));
// synopsys translate_off
defparam \u_vga_dirve|Add1~8 .lut_mask = 16'hC30C;
defparam \u_vga_dirve|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N24
cycloneive_lcell_comb \u_vga_dirve|cnt_v[4]~2 (
// Equation(s):
// \u_vga_dirve|cnt_v[4]~2_combout  = (\u_vga_dirve|cnt_v[2]~0_combout  & ((\u_vga_dirve|cnt_v [4]) # ((\u_vga_dirve|Add1~8_combout  & !\u_vga_dirve|cnt_v[11]~1_combout )))) # (!\u_vga_dirve|cnt_v[2]~0_combout  & (\u_vga_dirve|Add1~8_combout  & 
// ((!\u_vga_dirve|cnt_v[11]~1_combout ))))

	.dataa(\u_vga_dirve|cnt_v[2]~0_combout ),
	.datab(\u_vga_dirve|Add1~8_combout ),
	.datac(\u_vga_dirve|cnt_v [4]),
	.datad(\u_vga_dirve|cnt_v[11]~1_combout ),
	.cin(gnd),
	.combout(\u_vga_dirve|cnt_v[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|cnt_v[4]~2 .lut_mask = 16'hA0EC;
defparam \u_vga_dirve|cnt_v[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N25
dffeas \u_vga_dirve|cnt_v[4] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|cnt_v[4]~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|cnt_v [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|cnt_v[4] .is_wysiwyg = "true";
defparam \u_vga_dirve|cnt_v[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N16
cycloneive_lcell_comb \u_vga_dirve|Add1~10 (
// Equation(s):
// \u_vga_dirve|Add1~10_combout  = (\u_vga_dirve|cnt_v [5] & (!\u_vga_dirve|Add1~9 )) # (!\u_vga_dirve|cnt_v [5] & ((\u_vga_dirve|Add1~9 ) # (GND)))
// \u_vga_dirve|Add1~11  = CARRY((!\u_vga_dirve|Add1~9 ) # (!\u_vga_dirve|cnt_v [5]))

	.dataa(gnd),
	.datab(\u_vga_dirve|cnt_v [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_dirve|Add1~9 ),
	.combout(\u_vga_dirve|Add1~10_combout ),
	.cout(\u_vga_dirve|Add1~11 ));
// synopsys translate_off
defparam \u_vga_dirve|Add1~10 .lut_mask = 16'h3C3F;
defparam \u_vga_dirve|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N0
cycloneive_lcell_comb \u_vga_dirve|cnt_v[5]~13 (
// Equation(s):
// \u_vga_dirve|cnt_v[5]~13_combout  = (\u_vga_dirve|cnt_v[2]~0_combout  & ((\u_vga_dirve|cnt_v [5]) # ((!\u_vga_dirve|cnt_v[11]~1_combout  & \u_vga_dirve|Add1~10_combout )))) # (!\u_vga_dirve|cnt_v[2]~0_combout  & (!\u_vga_dirve|cnt_v[11]~1_combout  & 
// ((\u_vga_dirve|Add1~10_combout ))))

	.dataa(\u_vga_dirve|cnt_v[2]~0_combout ),
	.datab(\u_vga_dirve|cnt_v[11]~1_combout ),
	.datac(\u_vga_dirve|cnt_v [5]),
	.datad(\u_vga_dirve|Add1~10_combout ),
	.cin(gnd),
	.combout(\u_vga_dirve|cnt_v[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|cnt_v[5]~13 .lut_mask = 16'hB3A0;
defparam \u_vga_dirve|cnt_v[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N1
dffeas \u_vga_dirve|cnt_v[5] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|cnt_v[5]~13_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|cnt_v [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|cnt_v[5] .is_wysiwyg = "true";
defparam \u_vga_dirve|cnt_v[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N18
cycloneive_lcell_comb \u_vga_dirve|Add1~12 (
// Equation(s):
// \u_vga_dirve|Add1~12_combout  = (\u_vga_dirve|cnt_v [6] & (\u_vga_dirve|Add1~11  $ (GND))) # (!\u_vga_dirve|cnt_v [6] & (!\u_vga_dirve|Add1~11  & VCC))
// \u_vga_dirve|Add1~13  = CARRY((\u_vga_dirve|cnt_v [6] & !\u_vga_dirve|Add1~11 ))

	.dataa(gnd),
	.datab(\u_vga_dirve|cnt_v [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_dirve|Add1~11 ),
	.combout(\u_vga_dirve|Add1~12_combout ),
	.cout(\u_vga_dirve|Add1~13 ));
// synopsys translate_off
defparam \u_vga_dirve|Add1~12 .lut_mask = 16'hC30C;
defparam \u_vga_dirve|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N20
cycloneive_lcell_comb \u_vga_dirve|cnt_v[6]~5 (
// Equation(s):
// \u_vga_dirve|cnt_v[6]~5_combout  = (\u_vga_dirve|cnt_v[2]~0_combout  & ((\u_vga_dirve|cnt_v [6]) # ((!\u_vga_dirve|cnt_v[11]~1_combout  & \u_vga_dirve|Add1~12_combout )))) # (!\u_vga_dirve|cnt_v[2]~0_combout  & (!\u_vga_dirve|cnt_v[11]~1_combout  & 
// ((\u_vga_dirve|Add1~12_combout ))))

	.dataa(\u_vga_dirve|cnt_v[2]~0_combout ),
	.datab(\u_vga_dirve|cnt_v[11]~1_combout ),
	.datac(\u_vga_dirve|cnt_v [6]),
	.datad(\u_vga_dirve|Add1~12_combout ),
	.cin(gnd),
	.combout(\u_vga_dirve|cnt_v[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|cnt_v[6]~5 .lut_mask = 16'hB3A0;
defparam \u_vga_dirve|cnt_v[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N21
dffeas \u_vga_dirve|cnt_v[6] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|cnt_v[6]~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|cnt_v [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|cnt_v[6] .is_wysiwyg = "true";
defparam \u_vga_dirve|cnt_v[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N20
cycloneive_lcell_comb \u_vga_dirve|Add1~14 (
// Equation(s):
// \u_vga_dirve|Add1~14_combout  = (\u_vga_dirve|cnt_v [7] & (!\u_vga_dirve|Add1~13 )) # (!\u_vga_dirve|cnt_v [7] & ((\u_vga_dirve|Add1~13 ) # (GND)))
// \u_vga_dirve|Add1~15  = CARRY((!\u_vga_dirve|Add1~13 ) # (!\u_vga_dirve|cnt_v [7]))

	.dataa(\u_vga_dirve|cnt_v [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_dirve|Add1~13 ),
	.combout(\u_vga_dirve|Add1~14_combout ),
	.cout(\u_vga_dirve|Add1~15 ));
// synopsys translate_off
defparam \u_vga_dirve|Add1~14 .lut_mask = 16'h5A5F;
defparam \u_vga_dirve|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N10
cycloneive_lcell_comb \u_vga_dirve|cnt_v[7]~4 (
// Equation(s):
// \u_vga_dirve|cnt_v[7]~4_combout  = (\u_vga_dirve|Add1~14_combout  & (((\u_vga_dirve|cnt_v [7] & \u_vga_dirve|cnt_v[2]~0_combout )) # (!\u_vga_dirve|cnt_v[11]~1_combout ))) # (!\u_vga_dirve|Add1~14_combout  & (((\u_vga_dirve|cnt_v [7] & 
// \u_vga_dirve|cnt_v[2]~0_combout ))))

	.dataa(\u_vga_dirve|Add1~14_combout ),
	.datab(\u_vga_dirve|cnt_v[11]~1_combout ),
	.datac(\u_vga_dirve|cnt_v [7]),
	.datad(\u_vga_dirve|cnt_v[2]~0_combout ),
	.cin(gnd),
	.combout(\u_vga_dirve|cnt_v[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|cnt_v[7]~4 .lut_mask = 16'hF222;
defparam \u_vga_dirve|cnt_v[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N11
dffeas \u_vga_dirve|cnt_v[7] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|cnt_v[7]~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|cnt_v [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|cnt_v[7] .is_wysiwyg = "true";
defparam \u_vga_dirve|cnt_v[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N22
cycloneive_lcell_comb \u_vga_dirve|Add1~16 (
// Equation(s):
// \u_vga_dirve|Add1~16_combout  = (\u_vga_dirve|cnt_v [8] & (\u_vga_dirve|Add1~15  $ (GND))) # (!\u_vga_dirve|cnt_v [8] & (!\u_vga_dirve|Add1~15  & VCC))
// \u_vga_dirve|Add1~17  = CARRY((\u_vga_dirve|cnt_v [8] & !\u_vga_dirve|Add1~15 ))

	.dataa(gnd),
	.datab(\u_vga_dirve|cnt_v [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_dirve|Add1~15 ),
	.combout(\u_vga_dirve|Add1~16_combout ),
	.cout(\u_vga_dirve|Add1~17 ));
// synopsys translate_off
defparam \u_vga_dirve|Add1~16 .lut_mask = 16'hC30C;
defparam \u_vga_dirve|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N0
cycloneive_lcell_comb \u_vga_dirve|cnt_v[8]~3 (
// Equation(s):
// \u_vga_dirve|cnt_v[8]~3_combout  = (\u_vga_dirve|Add1~16_combout  & (((\u_vga_dirve|cnt_v [8] & \u_vga_dirve|cnt_v[2]~0_combout )) # (!\u_vga_dirve|cnt_v[11]~1_combout ))) # (!\u_vga_dirve|Add1~16_combout  & (((\u_vga_dirve|cnt_v [8] & 
// \u_vga_dirve|cnt_v[2]~0_combout ))))

	.dataa(\u_vga_dirve|Add1~16_combout ),
	.datab(\u_vga_dirve|cnt_v[11]~1_combout ),
	.datac(\u_vga_dirve|cnt_v [8]),
	.datad(\u_vga_dirve|cnt_v[2]~0_combout ),
	.cin(gnd),
	.combout(\u_vga_dirve|cnt_v[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|cnt_v[8]~3 .lut_mask = 16'hF222;
defparam \u_vga_dirve|cnt_v[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y43_N1
dffeas \u_vga_dirve|cnt_v[8] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|cnt_v[8]~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|cnt_v [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|cnt_v[8] .is_wysiwyg = "true";
defparam \u_vga_dirve|cnt_v[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N0
cycloneive_lcell_comb \u_vga_dirve|Equal2~0 (
// Equation(s):
// \u_vga_dirve|Equal2~0_combout  = (!\u_vga_dirve|cnt_v [4] & (!\u_vga_dirve|cnt_v [8] & (!\u_vga_dirve|cnt_v [7] & !\u_vga_dirve|cnt_v [6])))

	.dataa(\u_vga_dirve|cnt_v [4]),
	.datab(\u_vga_dirve|cnt_v [8]),
	.datac(\u_vga_dirve|cnt_v [7]),
	.datad(\u_vga_dirve|cnt_v [6]),
	.cin(gnd),
	.combout(\u_vga_dirve|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|Equal2~0 .lut_mask = 16'h0001;
defparam \u_vga_dirve|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N12
cycloneive_lcell_comb \u_vga_dirve|Equal2~3 (
// Equation(s):
// \u_vga_dirve|Equal2~3_combout  = (!\u_vga_dirve|cnt_v [2] & (\u_vga_dirve|Equal2~2_combout  & (\u_vga_dirve|Equal2~1_combout  & \u_vga_dirve|Equal2~0_combout )))

	.dataa(\u_vga_dirve|cnt_v [2]),
	.datab(\u_vga_dirve|Equal2~2_combout ),
	.datac(\u_vga_dirve|Equal2~1_combout ),
	.datad(\u_vga_dirve|Equal2~0_combout ),
	.cin(gnd),
	.combout(\u_vga_dirve|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|Equal2~3 .lut_mask = 16'h4000;
defparam \u_vga_dirve|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N14
cycloneive_lcell_comb \u_vga_dirve|cnt_v[2]~0 (
// Equation(s):
// \u_vga_dirve|cnt_v[2]~0_combout  = (!\u_vga_dirve|Equal2~3_combout  & (((\u_vga_dirve|cnt_h [6]) # (!\u_vga_dirve|Equal1~2_combout )) # (!\u_vga_dirve|LessThan1~0_combout )))

	.dataa(\u_vga_dirve|Equal2~3_combout ),
	.datab(\u_vga_dirve|LessThan1~0_combout ),
	.datac(\u_vga_dirve|Equal1~2_combout ),
	.datad(\u_vga_dirve|cnt_h [6]),
	.cin(gnd),
	.combout(\u_vga_dirve|cnt_v[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|cnt_v[2]~0 .lut_mask = 16'h5515;
defparam \u_vga_dirve|cnt_v[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N24
cycloneive_lcell_comb \u_vga_dirve|Add1~18 (
// Equation(s):
// \u_vga_dirve|Add1~18_combout  = (\u_vga_dirve|cnt_v [9] & (!\u_vga_dirve|Add1~17 )) # (!\u_vga_dirve|cnt_v [9] & ((\u_vga_dirve|Add1~17 ) # (GND)))
// \u_vga_dirve|Add1~19  = CARRY((!\u_vga_dirve|Add1~17 ) # (!\u_vga_dirve|cnt_v [9]))

	.dataa(gnd),
	.datab(\u_vga_dirve|cnt_v [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_dirve|Add1~17 ),
	.combout(\u_vga_dirve|Add1~18_combout ),
	.cout(\u_vga_dirve|Add1~19 ));
// synopsys translate_off
defparam \u_vga_dirve|Add1~18 .lut_mask = 16'h3C3F;
defparam \u_vga_dirve|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N18
cycloneive_lcell_comb \u_vga_dirve|cnt_v[9]~8 (
// Equation(s):
// \u_vga_dirve|cnt_v[9]~8_combout  = (\u_vga_dirve|cnt_v[2]~0_combout  & ((\u_vga_dirve|cnt_v [9]) # ((!\u_vga_dirve|cnt_v[11]~1_combout  & \u_vga_dirve|Add1~18_combout )))) # (!\u_vga_dirve|cnt_v[2]~0_combout  & (!\u_vga_dirve|cnt_v[11]~1_combout  & 
// ((\u_vga_dirve|Add1~18_combout ))))

	.dataa(\u_vga_dirve|cnt_v[2]~0_combout ),
	.datab(\u_vga_dirve|cnt_v[11]~1_combout ),
	.datac(\u_vga_dirve|cnt_v [9]),
	.datad(\u_vga_dirve|Add1~18_combout ),
	.cin(gnd),
	.combout(\u_vga_dirve|cnt_v[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|cnt_v[9]~8 .lut_mask = 16'hB3A0;
defparam \u_vga_dirve|cnt_v[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N19
dffeas \u_vga_dirve|cnt_v[9] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|cnt_v[9]~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|cnt_v [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|cnt_v[9] .is_wysiwyg = "true";
defparam \u_vga_dirve|cnt_v[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N26
cycloneive_lcell_comb \u_vga_dirve|Add1~20 (
// Equation(s):
// \u_vga_dirve|Add1~20_combout  = (\u_vga_dirve|cnt_v [10] & (\u_vga_dirve|Add1~19  $ (GND))) # (!\u_vga_dirve|cnt_v [10] & (!\u_vga_dirve|Add1~19  & VCC))
// \u_vga_dirve|Add1~21  = CARRY((\u_vga_dirve|cnt_v [10] & !\u_vga_dirve|Add1~19 ))

	.dataa(\u_vga_dirve|cnt_v [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_dirve|Add1~19 ),
	.combout(\u_vga_dirve|Add1~20_combout ),
	.cout(\u_vga_dirve|Add1~21 ));
// synopsys translate_off
defparam \u_vga_dirve|Add1~20 .lut_mask = 16'hA50A;
defparam \u_vga_dirve|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N4
cycloneive_lcell_comb \u_vga_dirve|cnt_v[10]~12 (
// Equation(s):
// \u_vga_dirve|cnt_v[10]~12_combout  = (\u_vga_dirve|Add1~20_combout  & (((\u_vga_dirve|cnt_v [10] & \u_vga_dirve|cnt_v[2]~0_combout )) # (!\u_vga_dirve|cnt_v[11]~1_combout ))) # (!\u_vga_dirve|Add1~20_combout  & (((\u_vga_dirve|cnt_v [10] & 
// \u_vga_dirve|cnt_v[2]~0_combout ))))

	.dataa(\u_vga_dirve|Add1~20_combout ),
	.datab(\u_vga_dirve|cnt_v[11]~1_combout ),
	.datac(\u_vga_dirve|cnt_v [10]),
	.datad(\u_vga_dirve|cnt_v[2]~0_combout ),
	.cin(gnd),
	.combout(\u_vga_dirve|cnt_v[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|cnt_v[10]~12 .lut_mask = 16'hF222;
defparam \u_vga_dirve|cnt_v[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y43_N5
dffeas \u_vga_dirve|cnt_v[10] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|cnt_v[10]~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|cnt_v [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|cnt_v[10] .is_wysiwyg = "true";
defparam \u_vga_dirve|cnt_v[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N28
cycloneive_lcell_comb \u_vga_dirve|Add1~22 (
// Equation(s):
// \u_vga_dirve|Add1~22_combout  = \u_vga_dirve|Add1~21  $ (\u_vga_dirve|cnt_v [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_vga_dirve|cnt_v [11]),
	.cin(\u_vga_dirve|Add1~21 ),
	.combout(\u_vga_dirve|Add1~22_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|Add1~22 .lut_mask = 16'h0FF0;
defparam \u_vga_dirve|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N2
cycloneive_lcell_comb \u_vga_dirve|cnt_v[11]~11 (
// Equation(s):
// \u_vga_dirve|cnt_v[11]~11_combout  = (\u_vga_dirve|cnt_v[11]~1_combout  & (((\u_vga_dirve|cnt_v [11] & \u_vga_dirve|cnt_v[2]~0_combout )))) # (!\u_vga_dirve|cnt_v[11]~1_combout  & ((\u_vga_dirve|Add1~22_combout ) # ((\u_vga_dirve|cnt_v [11] & 
// \u_vga_dirve|cnt_v[2]~0_combout ))))

	.dataa(\u_vga_dirve|cnt_v[11]~1_combout ),
	.datab(\u_vga_dirve|Add1~22_combout ),
	.datac(\u_vga_dirve|cnt_v [11]),
	.datad(\u_vga_dirve|cnt_v[2]~0_combout ),
	.cin(gnd),
	.combout(\u_vga_dirve|cnt_v[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|cnt_v[11]~11 .lut_mask = 16'hF444;
defparam \u_vga_dirve|cnt_v[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y43_N3
dffeas \u_vga_dirve|cnt_v[11] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|cnt_v[11]~11_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|cnt_v [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|cnt_v[11] .is_wysiwyg = "true";
defparam \u_vga_dirve|cnt_v[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N30
cycloneive_lcell_comb \u_vga_dirve|Equal2~1 (
// Equation(s):
// \u_vga_dirve|Equal2~1_combout  = (!\u_vga_dirve|cnt_v [10] & (\u_vga_dirve|cnt_v [0] & (!\u_vga_dirve|cnt_v [5] & !\u_vga_dirve|cnt_v [11])))

	.dataa(\u_vga_dirve|cnt_v [10]),
	.datab(\u_vga_dirve|cnt_v [0]),
	.datac(\u_vga_dirve|cnt_v [5]),
	.datad(\u_vga_dirve|cnt_v [11]),
	.cin(gnd),
	.combout(\u_vga_dirve|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|Equal2~1 .lut_mask = 16'h0004;
defparam \u_vga_dirve|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N2
cycloneive_lcell_comb \u_vga_dirve|Equal3~0 (
// Equation(s):
// \u_vga_dirve|Equal3~0_combout  = (!\u_vga_dirve|cnt_v [1] & !\u_vga_dirve|cnt_v [3])

	.dataa(\u_vga_dirve|cnt_v [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_vga_dirve|cnt_v [3]),
	.cin(gnd),
	.combout(\u_vga_dirve|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|Equal3~0 .lut_mask = 16'h0055;
defparam \u_vga_dirve|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N26
cycloneive_lcell_comb \u_vga_dirve|Equal3~1 (
// Equation(s):
// \u_vga_dirve|Equal3~1_combout  = (!\u_vga_dirve|cnt_v [9] & (\u_vga_dirve|Equal3~0_combout  & (!\u_vga_dirve|cnt_v [2] & \u_vga_dirve|Equal2~0_combout )))

	.dataa(\u_vga_dirve|cnt_v [9]),
	.datab(\u_vga_dirve|Equal3~0_combout ),
	.datac(\u_vga_dirve|cnt_v [2]),
	.datad(\u_vga_dirve|Equal2~0_combout ),
	.cin(gnd),
	.combout(\u_vga_dirve|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|Equal3~1 .lut_mask = 16'h0400;
defparam \u_vga_dirve|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N18
cycloneive_lcell_comb \u_vga_dirve|v_sync~0 (
// Equation(s):
// \u_vga_dirve|v_sync~0_combout  = (\u_vga_dirve|Equal2~1_combout  & ((\u_vga_dirve|Equal3~1_combout ) # ((\u_vga_dirve|v_sync~q  & !\u_vga_dirve|Equal2~3_combout )))) # (!\u_vga_dirve|Equal2~1_combout  & (((\u_vga_dirve|v_sync~q  & 
// !\u_vga_dirve|Equal2~3_combout ))))

	.dataa(\u_vga_dirve|Equal2~1_combout ),
	.datab(\u_vga_dirve|Equal3~1_combout ),
	.datac(\u_vga_dirve|v_sync~q ),
	.datad(\u_vga_dirve|Equal2~3_combout ),
	.cin(gnd),
	.combout(\u_vga_dirve|v_sync~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|v_sync~0 .lut_mask = 16'h88F8;
defparam \u_vga_dirve|v_sync~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N19
dffeas \u_vga_dirve|v_sync (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|v_sync~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|v_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|v_sync .is_wysiwyg = "true";
defparam \u_vga_dirve|v_sync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N4
cycloneive_lcell_comb \u_vga_dirve|Add5~0 (
// Equation(s):
// \u_vga_dirve|Add5~0_combout  = \u_vga_dirve|cnt_v [1] $ (VCC)
// \u_vga_dirve|Add5~1  = CARRY(\u_vga_dirve|cnt_v [1])

	.dataa(\u_vga_dirve|cnt_v [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_vga_dirve|Add5~0_combout ),
	.cout(\u_vga_dirve|Add5~1 ));
// synopsys translate_off
defparam \u_vga_dirve|Add5~0 .lut_mask = 16'h55AA;
defparam \u_vga_dirve|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N6
cycloneive_lcell_comb \u_vga_dirve|Add5~2 (
// Equation(s):
// \u_vga_dirve|Add5~2_combout  = (\u_vga_dirve|cnt_v [2] & (\u_vga_dirve|Add5~1  & VCC)) # (!\u_vga_dirve|cnt_v [2] & (!\u_vga_dirve|Add5~1 ))
// \u_vga_dirve|Add5~3  = CARRY((!\u_vga_dirve|cnt_v [2] & !\u_vga_dirve|Add5~1 ))

	.dataa(\u_vga_dirve|cnt_v [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_dirve|Add5~1 ),
	.combout(\u_vga_dirve|Add5~2_combout ),
	.cout(\u_vga_dirve|Add5~3 ));
// synopsys translate_off
defparam \u_vga_dirve|Add5~2 .lut_mask = 16'hA505;
defparam \u_vga_dirve|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N8
cycloneive_lcell_comb \u_vga_dirve|Add5~4 (
// Equation(s):
// \u_vga_dirve|Add5~4_combout  = (\u_vga_dirve|cnt_v [3] & ((GND) # (!\u_vga_dirve|Add5~3 ))) # (!\u_vga_dirve|cnt_v [3] & (\u_vga_dirve|Add5~3  $ (GND)))
// \u_vga_dirve|Add5~5  = CARRY((\u_vga_dirve|cnt_v [3]) # (!\u_vga_dirve|Add5~3 ))

	.dataa(gnd),
	.datab(\u_vga_dirve|cnt_v [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_dirve|Add5~3 ),
	.combout(\u_vga_dirve|Add5~4_combout ),
	.cout(\u_vga_dirve|Add5~5 ));
// synopsys translate_off
defparam \u_vga_dirve|Add5~4 .lut_mask = 16'h3CCF;
defparam \u_vga_dirve|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N10
cycloneive_lcell_comb \u_vga_dirve|Add5~6 (
// Equation(s):
// \u_vga_dirve|Add5~6_combout  = (\u_vga_dirve|cnt_v [4] & (\u_vga_dirve|Add5~5  & VCC)) # (!\u_vga_dirve|cnt_v [4] & (!\u_vga_dirve|Add5~5 ))
// \u_vga_dirve|Add5~7  = CARRY((!\u_vga_dirve|cnt_v [4] & !\u_vga_dirve|Add5~5 ))

	.dataa(\u_vga_dirve|cnt_v [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_dirve|Add5~5 ),
	.combout(\u_vga_dirve|Add5~6_combout ),
	.cout(\u_vga_dirve|Add5~7 ));
// synopsys translate_off
defparam \u_vga_dirve|Add5~6 .lut_mask = 16'hA505;
defparam \u_vga_dirve|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N12
cycloneive_lcell_comb \u_vga_dirve|Add5~8 (
// Equation(s):
// \u_vga_dirve|Add5~8_combout  = (\u_vga_dirve|cnt_v [5] & ((GND) # (!\u_vga_dirve|Add5~7 ))) # (!\u_vga_dirve|cnt_v [5] & (\u_vga_dirve|Add5~7  $ (GND)))
// \u_vga_dirve|Add5~9  = CARRY((\u_vga_dirve|cnt_v [5]) # (!\u_vga_dirve|Add5~7 ))

	.dataa(gnd),
	.datab(\u_vga_dirve|cnt_v [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_dirve|Add5~7 ),
	.combout(\u_vga_dirve|Add5~8_combout ),
	.cout(\u_vga_dirve|Add5~9 ));
// synopsys translate_off
defparam \u_vga_dirve|Add5~8 .lut_mask = 16'h3CCF;
defparam \u_vga_dirve|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N14
cycloneive_lcell_comb \u_vga_dirve|Add5~10 (
// Equation(s):
// \u_vga_dirve|Add5~10_combout  = (\u_vga_dirve|cnt_v [6] & (\u_vga_dirve|Add5~9  & VCC)) # (!\u_vga_dirve|cnt_v [6] & (!\u_vga_dirve|Add5~9 ))
// \u_vga_dirve|Add5~11  = CARRY((!\u_vga_dirve|cnt_v [6] & !\u_vga_dirve|Add5~9 ))

	.dataa(\u_vga_dirve|cnt_v [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_dirve|Add5~9 ),
	.combout(\u_vga_dirve|Add5~10_combout ),
	.cout(\u_vga_dirve|Add5~11 ));
// synopsys translate_off
defparam \u_vga_dirve|Add5~10 .lut_mask = 16'hA505;
defparam \u_vga_dirve|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N16
cycloneive_lcell_comb \u_vga_dirve|Add5~12 (
// Equation(s):
// \u_vga_dirve|Add5~12_combout  = (\u_vga_dirve|cnt_v [7] & ((GND) # (!\u_vga_dirve|Add5~11 ))) # (!\u_vga_dirve|cnt_v [7] & (\u_vga_dirve|Add5~11  $ (GND)))
// \u_vga_dirve|Add5~13  = CARRY((\u_vga_dirve|cnt_v [7]) # (!\u_vga_dirve|Add5~11 ))

	.dataa(gnd),
	.datab(\u_vga_dirve|cnt_v [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_dirve|Add5~11 ),
	.combout(\u_vga_dirve|Add5~12_combout ),
	.cout(\u_vga_dirve|Add5~13 ));
// synopsys translate_off
defparam \u_vga_dirve|Add5~12 .lut_mask = 16'h3CCF;
defparam \u_vga_dirve|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N18
cycloneive_lcell_comb \u_vga_dirve|Add5~14 (
// Equation(s):
// \u_vga_dirve|Add5~14_combout  = (\u_vga_dirve|cnt_v [8] & (\u_vga_dirve|Add5~13  & VCC)) # (!\u_vga_dirve|cnt_v [8] & (!\u_vga_dirve|Add5~13 ))
// \u_vga_dirve|Add5~15  = CARRY((!\u_vga_dirve|cnt_v [8] & !\u_vga_dirve|Add5~13 ))

	.dataa(gnd),
	.datab(\u_vga_dirve|cnt_v [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_dirve|Add5~13 ),
	.combout(\u_vga_dirve|Add5~14_combout ),
	.cout(\u_vga_dirve|Add5~15 ));
// synopsys translate_off
defparam \u_vga_dirve|Add5~14 .lut_mask = 16'hC303;
defparam \u_vga_dirve|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N12
cycloneive_lcell_comb \u_vga_dirve|addr_v[6]~11 (
// Equation(s):
// \u_vga_dirve|addr_v[6]~11_cout  = CARRY((\u_vga_dirve|Add5~2_combout  & \u_vga_dirve|Add5~0_combout ))

	.dataa(\u_vga_dirve|Add5~2_combout ),
	.datab(\u_vga_dirve|Add5~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\u_vga_dirve|addr_v[6]~11_cout ));
// synopsys translate_off
defparam \u_vga_dirve|addr_v[6]~11 .lut_mask = 16'h0088;
defparam \u_vga_dirve|addr_v[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N14
cycloneive_lcell_comb \u_vga_dirve|addr_v[6]~13 (
// Equation(s):
// \u_vga_dirve|addr_v[6]~13_cout  = CARRY((!\u_vga_dirve|addr_v[6]~11_cout ) # (!\u_vga_dirve|Add5~4_combout ))

	.dataa(gnd),
	.datab(\u_vga_dirve|Add5~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_dirve|addr_v[6]~11_cout ),
	.combout(),
	.cout(\u_vga_dirve|addr_v[6]~13_cout ));
// synopsys translate_off
defparam \u_vga_dirve|addr_v[6]~13 .lut_mask = 16'h003F;
defparam \u_vga_dirve|addr_v[6]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N16
cycloneive_lcell_comb \u_vga_dirve|addr_v[6]~15 (
// Equation(s):
// \u_vga_dirve|addr_v[6]~15_cout  = CARRY((\u_vga_dirve|Add5~6_combout  & !\u_vga_dirve|addr_v[6]~13_cout ))

	.dataa(gnd),
	.datab(\u_vga_dirve|Add5~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_dirve|addr_v[6]~13_cout ),
	.combout(),
	.cout(\u_vga_dirve|addr_v[6]~15_cout ));
// synopsys translate_off
defparam \u_vga_dirve|addr_v[6]~15 .lut_mask = 16'h000C;
defparam \u_vga_dirve|addr_v[6]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N18
cycloneive_lcell_comb \u_vga_dirve|addr_v[6]~17 (
// Equation(s):
// \u_vga_dirve|addr_v[6]~17_cout  = CARRY((!\u_vga_dirve|Add5~8_combout  & !\u_vga_dirve|addr_v[6]~15_cout ))

	.dataa(gnd),
	.datab(\u_vga_dirve|Add5~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_dirve|addr_v[6]~15_cout ),
	.combout(),
	.cout(\u_vga_dirve|addr_v[6]~17_cout ));
// synopsys translate_off
defparam \u_vga_dirve|addr_v[6]~17 .lut_mask = 16'h0003;
defparam \u_vga_dirve|addr_v[6]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N20
cycloneive_lcell_comb \u_vga_dirve|addr_v[6]~18 (
// Equation(s):
// \u_vga_dirve|addr_v[6]~18_combout  = (\u_vga_dirve|Add5~10_combout  & ((GND) # (!\u_vga_dirve|addr_v[6]~17_cout ))) # (!\u_vga_dirve|Add5~10_combout  & (\u_vga_dirve|addr_v[6]~17_cout  $ (GND)))
// \u_vga_dirve|addr_v[6]~19  = CARRY((\u_vga_dirve|Add5~10_combout ) # (!\u_vga_dirve|addr_v[6]~17_cout ))

	.dataa(gnd),
	.datab(\u_vga_dirve|Add5~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_dirve|addr_v[6]~17_cout ),
	.combout(\u_vga_dirve|addr_v[6]~18_combout ),
	.cout(\u_vga_dirve|addr_v[6]~19 ));
// synopsys translate_off
defparam \u_vga_dirve|addr_v[6]~18 .lut_mask = 16'h3CCF;
defparam \u_vga_dirve|addr_v[6]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N22
cycloneive_lcell_comb \u_vga_dirve|addr_v[7]~20 (
// Equation(s):
// \u_vga_dirve|addr_v[7]~20_combout  = (\u_vga_dirve|Add5~12_combout  & (\u_vga_dirve|addr_v[6]~19  & VCC)) # (!\u_vga_dirve|Add5~12_combout  & (!\u_vga_dirve|addr_v[6]~19 ))
// \u_vga_dirve|addr_v[7]~21  = CARRY((!\u_vga_dirve|Add5~12_combout  & !\u_vga_dirve|addr_v[6]~19 ))

	.dataa(gnd),
	.datab(\u_vga_dirve|Add5~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_dirve|addr_v[6]~19 ),
	.combout(\u_vga_dirve|addr_v[7]~20_combout ),
	.cout(\u_vga_dirve|addr_v[7]~21 ));
// synopsys translate_off
defparam \u_vga_dirve|addr_v[7]~20 .lut_mask = 16'hC303;
defparam \u_vga_dirve|addr_v[7]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N24
cycloneive_lcell_comb \u_vga_dirve|addr_v[8]~22 (
// Equation(s):
// \u_vga_dirve|addr_v[8]~22_combout  = (\u_vga_dirve|Add5~14_combout  & ((GND) # (!\u_vga_dirve|addr_v[7]~21 ))) # (!\u_vga_dirve|Add5~14_combout  & (\u_vga_dirve|addr_v[7]~21  $ (GND)))
// \u_vga_dirve|addr_v[8]~23  = CARRY((\u_vga_dirve|Add5~14_combout ) # (!\u_vga_dirve|addr_v[7]~21 ))

	.dataa(gnd),
	.datab(\u_vga_dirve|Add5~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_dirve|addr_v[7]~21 ),
	.combout(\u_vga_dirve|addr_v[8]~22_combout ),
	.cout(\u_vga_dirve|addr_v[8]~23 ));
// synopsys translate_off
defparam \u_vga_dirve|addr_v[8]~22 .lut_mask = 16'h3CCF;
defparam \u_vga_dirve|addr_v[8]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N4
cycloneive_lcell_comb \u_vga_dirve|valid_area~2 (
// Equation(s):
// \u_vga_dirve|valid_area~2_combout  = (!\u_vga_dirve|cnt_h [11] & (!\u_vga_dirve|cnt_h [10] & (!\u_vga_dirve|cnt_v [10] & !\u_vga_dirve|cnt_v [11])))

	.dataa(\u_vga_dirve|cnt_h [11]),
	.datab(\u_vga_dirve|cnt_h [10]),
	.datac(\u_vga_dirve|cnt_v [10]),
	.datad(\u_vga_dirve|cnt_v [11]),
	.cin(gnd),
	.combout(\u_vga_dirve|valid_area~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|valid_area~2 .lut_mask = 16'h0001;
defparam \u_vga_dirve|valid_area~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N6
cycloneive_lcell_comb \u_vga_dirve|valid_area~3 (
// Equation(s):
// \u_vga_dirve|valid_area~3_combout  = (\u_vga_dirve|valid_area~2_combout  & ((\u_vga_dirve|cnt_h [9]) # ((\u_vga_dirve|cnt_h [7]) # (\u_vga_dirve|cnt_h [8]))))

	.dataa(\u_vga_dirve|cnt_h [9]),
	.datab(\u_vga_dirve|valid_area~2_combout ),
	.datac(\u_vga_dirve|cnt_h [7]),
	.datad(\u_vga_dirve|cnt_h [8]),
	.cin(gnd),
	.combout(\u_vga_dirve|valid_area~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|valid_area~3 .lut_mask = 16'hCCC8;
defparam \u_vga_dirve|valid_area~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N30
cycloneive_lcell_comb \u_vga_dirve|LessThan1~2 (
// Equation(s):
// \u_vga_dirve|LessThan1~2_combout  = (\u_vga_dirve|cnt_h [2]) # ((\u_vga_dirve|cnt_h [3]) # ((\u_vga_dirve|cnt_h [1]) # (\u_vga_dirve|cnt_h [0])))

	.dataa(\u_vga_dirve|cnt_h [2]),
	.datab(\u_vga_dirve|cnt_h [3]),
	.datac(\u_vga_dirve|cnt_h [1]),
	.datad(\u_vga_dirve|cnt_h [0]),
	.cin(gnd),
	.combout(\u_vga_dirve|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|LessThan1~2 .lut_mask = 16'hFFFE;
defparam \u_vga_dirve|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N26
cycloneive_lcell_comb \u_vga_dirve|LessThan1~1 (
// Equation(s):
// \u_vga_dirve|LessThan1~1_combout  = (\u_vga_dirve|cnt_h [7]) # ((\u_vga_dirve|cnt_h [5]) # (\u_vga_dirve|cnt_h [6]))

	.dataa(gnd),
	.datab(\u_vga_dirve|cnt_h [7]),
	.datac(\u_vga_dirve|cnt_h [5]),
	.datad(\u_vga_dirve|cnt_h [6]),
	.cin(gnd),
	.combout(\u_vga_dirve|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|LessThan1~1 .lut_mask = 16'hFFFC;
defparam \u_vga_dirve|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N28
cycloneive_lcell_comb \u_vga_dirve|LessThan1~3 (
// Equation(s):
// \u_vga_dirve|LessThan1~3_combout  = (\u_vga_dirve|LessThan1~0_combout  & ((\u_vga_dirve|LessThan1~1_combout ) # ((\u_vga_dirve|LessThan1~2_combout  & \u_vga_dirve|cnt_h [4]))))

	.dataa(\u_vga_dirve|LessThan1~2_combout ),
	.datab(\u_vga_dirve|LessThan1~1_combout ),
	.datac(\u_vga_dirve|cnt_h [4]),
	.datad(\u_vga_dirve|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\u_vga_dirve|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|LessThan1~3 .lut_mask = 16'hEC00;
defparam \u_vga_dirve|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N2
cycloneive_lcell_comb \u_vga_dirve|Equal3~2 (
// Equation(s):
// \u_vga_dirve|Equal3~2_combout  = (!\u_vga_dirve|cnt_v [2] & (!\u_vga_dirve|cnt_v [1] & (!\u_vga_dirve|cnt_v [3] & \u_vga_dirve|Equal2~0_combout )))

	.dataa(\u_vga_dirve|cnt_v [2]),
	.datab(\u_vga_dirve|cnt_v [1]),
	.datac(\u_vga_dirve|cnt_v [3]),
	.datad(\u_vga_dirve|Equal2~0_combout ),
	.cin(gnd),
	.combout(\u_vga_dirve|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|Equal3~2 .lut_mask = 16'h0100;
defparam \u_vga_dirve|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N28
cycloneive_lcell_comb \u_vga_dirve|valid_area~0 (
// Equation(s):
// \u_vga_dirve|valid_area~0_combout  = (\u_vga_dirve|cnt_v [9] & (!\u_vga_dirve|cnt_v [5] & (\u_vga_dirve|Equal3~2_combout ))) # (!\u_vga_dirve|cnt_v [9] & (((\u_vga_dirve|cnt_v [0]) # (!\u_vga_dirve|Equal3~2_combout ))))

	.dataa(\u_vga_dirve|cnt_v [5]),
	.datab(\u_vga_dirve|cnt_v [9]),
	.datac(\u_vga_dirve|Equal3~2_combout ),
	.datad(\u_vga_dirve|cnt_v [0]),
	.cin(gnd),
	.combout(\u_vga_dirve|valid_area~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|valid_area~0 .lut_mask = 16'h7343;
defparam \u_vga_dirve|valid_area~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N24
cycloneive_lcell_comb \u_vga_dirve|LessThan0~0 (
// Equation(s):
// \u_vga_dirve|LessThan0~0_combout  = (!\u_vga_dirve|cnt_h [9] & (!\u_vga_dirve|cnt_h [6] & (!\u_vga_dirve|cnt_h [5] & !\u_vga_dirve|cnt_h [8])))

	.dataa(\u_vga_dirve|cnt_h [9]),
	.datab(\u_vga_dirve|cnt_h [6]),
	.datac(\u_vga_dirve|cnt_h [5]),
	.datad(\u_vga_dirve|cnt_h [8]),
	.cin(gnd),
	.combout(\u_vga_dirve|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|LessThan0~0 .lut_mask = 16'h0001;
defparam \u_vga_dirve|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N30
cycloneive_lcell_comb \u_vga_dirve|LessThan2~0 (
// Equation(s):
// \u_vga_dirve|LessThan2~0_combout  = (!\u_vga_dirve|cnt_v [9] & (!\u_vga_dirve|cnt_v [8] & (!\u_vga_dirve|cnt_v [7] & !\u_vga_dirve|cnt_v [6])))

	.dataa(\u_vga_dirve|cnt_v [9]),
	.datab(\u_vga_dirve|cnt_v [8]),
	.datac(\u_vga_dirve|cnt_v [7]),
	.datad(\u_vga_dirve|cnt_v [6]),
	.cin(gnd),
	.combout(\u_vga_dirve|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|LessThan2~0 .lut_mask = 16'h0001;
defparam \u_vga_dirve|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N2
cycloneive_lcell_comb \u_vga_dirve|valid_area~1 (
// Equation(s):
// \u_vga_dirve|valid_area~1_combout  = (\u_vga_dirve|cnt_v [5] & (((\u_vga_dirve|cnt_h [4])) # (!\u_vga_dirve|LessThan0~0_combout ))) # (!\u_vga_dirve|cnt_v [5] & (!\u_vga_dirve|LessThan2~0_combout  & ((\u_vga_dirve|cnt_h [4]) # 
// (!\u_vga_dirve|LessThan0~0_combout ))))

	.dataa(\u_vga_dirve|cnt_v [5]),
	.datab(\u_vga_dirve|LessThan0~0_combout ),
	.datac(\u_vga_dirve|cnt_h [4]),
	.datad(\u_vga_dirve|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\u_vga_dirve|valid_area~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|valid_area~1 .lut_mask = 16'hA2F3;
defparam \u_vga_dirve|valid_area~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N30
cycloneive_lcell_comb \u_vga_dirve|valid_area (
// Equation(s):
// \u_vga_dirve|valid_area~combout  = ((\u_vga_dirve|LessThan1~3_combout ) # ((!\u_vga_dirve|valid_area~1_combout ) # (!\u_vga_dirve|valid_area~0_combout ))) # (!\u_vga_dirve|valid_area~3_combout )

	.dataa(\u_vga_dirve|valid_area~3_combout ),
	.datab(\u_vga_dirve|LessThan1~3_combout ),
	.datac(\u_vga_dirve|valid_area~0_combout ),
	.datad(\u_vga_dirve|valid_area~1_combout ),
	.cin(gnd),
	.combout(\u_vga_dirve|valid_area~combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|valid_area .lut_mask = 16'hDFFF;
defparam \u_vga_dirve|valid_area .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y44_N25
dffeas \u_vga_dirve|addr_v[8] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|addr_v[8]~22_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u_vga_dirve|valid_area~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|addr_v [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|addr_v[8] .is_wysiwyg = "true";
defparam \u_vga_dirve|addr_v[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N4
cycloneive_lcell_comb \u_vga_dirve|addr_v~9 (
// Equation(s):
// \u_vga_dirve|addr_v~9_combout  = (!\u_vga_dirve|valid_area~combout  & \u_vga_dirve|cnt_v [3])

	.dataa(\u_vga_dirve|valid_area~combout ),
	.datab(gnd),
	.datac(\u_vga_dirve|cnt_v [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_vga_dirve|addr_v~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|addr_v~9 .lut_mask = 16'h5050;
defparam \u_vga_dirve|addr_v~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N5
dffeas \u_vga_dirve|addr_v[3] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|addr_v~9_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|addr_v [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|addr_v[3] .is_wysiwyg = "true";
defparam \u_vga_dirve|addr_v[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N30
cycloneive_lcell_comb \u_vga_dirve|addr_v~31 (
// Equation(s):
// \u_vga_dirve|addr_v~31_combout  = (\u_vga_dirve|cnt_v [4] & !\u_vga_dirve|valid_area~combout )

	.dataa(gnd),
	.datab(\u_vga_dirve|cnt_v [4]),
	.datac(\u_vga_dirve|valid_area~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_vga_dirve|addr_v~31_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|addr_v~31 .lut_mask = 16'h0C0C;
defparam \u_vga_dirve|addr_v~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N31
dffeas \u_vga_dirve|addr_v[4] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|addr_v~31_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|addr_v [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|addr_v[4] .is_wysiwyg = "true";
defparam \u_vga_dirve|addr_v[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y44_N23
dffeas \u_vga_dirve|addr_v[7] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|addr_v[7]~20_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u_vga_dirve|valid_area~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|addr_v [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|addr_v[7] .is_wysiwyg = "true";
defparam \u_vga_dirve|addr_v[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N24
cycloneive_lcell_comb \u_vga_dirve|addr_v~6 (
// Equation(s):
// \u_vga_dirve|addr_v~6_combout  = (\u_vga_dirve|cnt_v [1] & !\u_vga_dirve|valid_area~combout )

	.dataa(gnd),
	.datab(\u_vga_dirve|cnt_v [1]),
	.datac(\u_vga_dirve|valid_area~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_vga_dirve|addr_v~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|addr_v~6 .lut_mask = 16'h0C0C;
defparam \u_vga_dirve|addr_v~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y40_N25
dffeas \u_vga_dirve|addr_v[1] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|addr_v~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|addr_v [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|addr_v[1] .is_wysiwyg = "true";
defparam \u_vga_dirve|addr_v[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N6
cycloneive_lcell_comb \u_vga_dirve|addr_v~8 (
// Equation(s):
// \u_vga_dirve|addr_v~8_combout  = (!\u_vga_dirve|valid_area~combout  & \u_vga_dirve|cnt_v [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_vga_dirve|valid_area~combout ),
	.datad(\u_vga_dirve|cnt_v [2]),
	.cin(gnd),
	.combout(\u_vga_dirve|addr_v~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|addr_v~8 .lut_mask = 16'h0F00;
defparam \u_vga_dirve|addr_v~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y40_N7
dffeas \u_vga_dirve|addr_v[2] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|addr_v~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|addr_v [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|addr_v[2] .is_wysiwyg = "true";
defparam \u_vga_dirve|addr_v[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N4
cycloneive_lcell_comb \u_data_drive|LessThan18~0 (
// Equation(s):
// \u_data_drive|LessThan18~0_combout  = (!\u_vga_dirve|addr_v [1] & !\u_vga_dirve|addr_v [2])

	.dataa(gnd),
	.datab(\u_vga_dirve|addr_v [1]),
	.datac(gnd),
	.datad(\u_vga_dirve|addr_v [2]),
	.cin(gnd),
	.combout(\u_data_drive|LessThan18~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|LessThan18~0 .lut_mask = 16'h0033;
defparam \u_data_drive|LessThan18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N6
cycloneive_lcell_comb \u_data_drive|flag_enable_out2~3 (
// Equation(s):
// \u_data_drive|flag_enable_out2~3_combout  = (\u_vga_dirve|addr_v [3] & ((\u_vga_dirve|addr_v [4]) # ((\u_vga_dirve|addr_v [7] & !\u_data_drive|LessThan18~0_combout )))) # (!\u_vga_dirve|addr_v [3] & (\u_vga_dirve|addr_v [4] & (\u_vga_dirve|addr_v [7])))

	.dataa(\u_vga_dirve|addr_v [3]),
	.datab(\u_vga_dirve|addr_v [4]),
	.datac(\u_vga_dirve|addr_v [7]),
	.datad(\u_data_drive|LessThan18~0_combout ),
	.cin(gnd),
	.combout(\u_data_drive|flag_enable_out2~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|flag_enable_out2~3 .lut_mask = 16'hC8E8;
defparam \u_data_drive|flag_enable_out2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N4
cycloneive_lcell_comb \u_vga_dirve|addr_v~30 (
// Equation(s):
// \u_vga_dirve|addr_v~30_combout  = (!\u_vga_dirve|valid_area~combout  & !\u_vga_dirve|cnt_v [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_vga_dirve|valid_area~combout ),
	.datad(\u_vga_dirve|cnt_v [5]),
	.cin(gnd),
	.combout(\u_vga_dirve|addr_v~30_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|addr_v~30 .lut_mask = 16'h000F;
defparam \u_vga_dirve|addr_v~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y44_N5
dffeas \u_vga_dirve|addr_v[5] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|addr_v~30_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|addr_v [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|addr_v[5] .is_wysiwyg = "true";
defparam \u_vga_dirve|addr_v[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y44_N21
dffeas \u_vga_dirve|addr_v[6] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|addr_v[6]~18_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u_vga_dirve|valid_area~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|addr_v [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|addr_v[6] .is_wysiwyg = "true";
defparam \u_vga_dirve|addr_v[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N0
cycloneive_lcell_comb \u_data_drive|flag_enable_out2~4 (
// Equation(s):
// \u_data_drive|flag_enable_out2~4_combout  = (\u_vga_dirve|addr_v [7] & ((\u_data_drive|flag_enable_out2~3_combout ) # ((\u_vga_dirve|addr_v [5]) # (!\u_vga_dirve|addr_v [6])))) # (!\u_vga_dirve|addr_v [7] & (!\u_vga_dirve|addr_v [6] & 
// ((\u_data_drive|flag_enable_out2~3_combout ) # (\u_vga_dirve|addr_v [5]))))

	.dataa(\u_data_drive|flag_enable_out2~3_combout ),
	.datab(\u_vga_dirve|addr_v [5]),
	.datac(\u_vga_dirve|addr_v [7]),
	.datad(\u_vga_dirve|addr_v [6]),
	.cin(gnd),
	.combout(\u_data_drive|flag_enable_out2~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|flag_enable_out2~4 .lut_mask = 16'hE0FE;
defparam \u_data_drive|flag_enable_out2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N8
cycloneive_lcell_comb \u_vga_dirve|Add3~0 (
// Equation(s):
// \u_vga_dirve|Add3~0_combout  = \u_vga_dirve|cnt_h [4] $ (VCC)
// \u_vga_dirve|Add3~1  = CARRY(\u_vga_dirve|cnt_h [4])

	.dataa(\u_vga_dirve|cnt_h [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_vga_dirve|Add3~0_combout ),
	.cout(\u_vga_dirve|Add3~1 ));
// synopsys translate_off
defparam \u_vga_dirve|Add3~0 .lut_mask = 16'h55AA;
defparam \u_vga_dirve|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N10
cycloneive_lcell_comb \u_vga_dirve|Add3~2 (
// Equation(s):
// \u_vga_dirve|Add3~2_combout  = (\u_vga_dirve|cnt_h [5] & (\u_vga_dirve|Add3~1  & VCC)) # (!\u_vga_dirve|cnt_h [5] & (!\u_vga_dirve|Add3~1 ))
// \u_vga_dirve|Add3~3  = CARRY((!\u_vga_dirve|cnt_h [5] & !\u_vga_dirve|Add3~1 ))

	.dataa(\u_vga_dirve|cnt_h [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_dirve|Add3~1 ),
	.combout(\u_vga_dirve|Add3~2_combout ),
	.cout(\u_vga_dirve|Add3~3 ));
// synopsys translate_off
defparam \u_vga_dirve|Add3~2 .lut_mask = 16'hA505;
defparam \u_vga_dirve|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N12
cycloneive_lcell_comb \u_vga_dirve|Add3~4 (
// Equation(s):
// \u_vga_dirve|Add3~4_combout  = (\u_vga_dirve|cnt_h [6] & ((GND) # (!\u_vga_dirve|Add3~3 ))) # (!\u_vga_dirve|cnt_h [6] & (\u_vga_dirve|Add3~3  $ (GND)))
// \u_vga_dirve|Add3~5  = CARRY((\u_vga_dirve|cnt_h [6]) # (!\u_vga_dirve|Add3~3 ))

	.dataa(\u_vga_dirve|cnt_h [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_dirve|Add3~3 ),
	.combout(\u_vga_dirve|Add3~4_combout ),
	.cout(\u_vga_dirve|Add3~5 ));
// synopsys translate_off
defparam \u_vga_dirve|Add3~4 .lut_mask = 16'h5AAF;
defparam \u_vga_dirve|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N14
cycloneive_lcell_comb \u_vga_dirve|Add3~6 (
// Equation(s):
// \u_vga_dirve|Add3~6_combout  = (\u_vga_dirve|cnt_h [7] & (!\u_vga_dirve|Add3~5 )) # (!\u_vga_dirve|cnt_h [7] & ((\u_vga_dirve|Add3~5 ) # (GND)))
// \u_vga_dirve|Add3~7  = CARRY((!\u_vga_dirve|Add3~5 ) # (!\u_vga_dirve|cnt_h [7]))

	.dataa(gnd),
	.datab(\u_vga_dirve|cnt_h [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_dirve|Add3~5 ),
	.combout(\u_vga_dirve|Add3~6_combout ),
	.cout(\u_vga_dirve|Add3~7 ));
// synopsys translate_off
defparam \u_vga_dirve|Add3~6 .lut_mask = 16'h3C3F;
defparam \u_vga_dirve|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N4
cycloneive_lcell_comb \u_vga_dirve|addr_h[0]~12 (
// Equation(s):
// \u_vga_dirve|addr_h[0]~12_combout  = \u_vga_dirve|cnt_h [0] $ (VCC)
// \u_vga_dirve|addr_h[0]~13  = CARRY(\u_vga_dirve|cnt_h [0])

	.dataa(\u_vga_dirve|cnt_h [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_vga_dirve|addr_h[0]~12_combout ),
	.cout(\u_vga_dirve|addr_h[0]~13 ));
// synopsys translate_off
defparam \u_vga_dirve|addr_h[0]~12 .lut_mask = 16'h55AA;
defparam \u_vga_dirve|addr_h[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N6
cycloneive_lcell_comb \u_vga_dirve|addr_h[1]~14 (
// Equation(s):
// \u_vga_dirve|addr_h[1]~14_combout  = (\u_vga_dirve|cnt_h [1] & (!\u_vga_dirve|addr_h[0]~13 )) # (!\u_vga_dirve|cnt_h [1] & ((\u_vga_dirve|addr_h[0]~13 ) # (GND)))
// \u_vga_dirve|addr_h[1]~15  = CARRY((!\u_vga_dirve|addr_h[0]~13 ) # (!\u_vga_dirve|cnt_h [1]))

	.dataa(gnd),
	.datab(\u_vga_dirve|cnt_h [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_dirve|addr_h[0]~13 ),
	.combout(\u_vga_dirve|addr_h[1]~14_combout ),
	.cout(\u_vga_dirve|addr_h[1]~15 ));
// synopsys translate_off
defparam \u_vga_dirve|addr_h[1]~14 .lut_mask = 16'h3C3F;
defparam \u_vga_dirve|addr_h[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N8
cycloneive_lcell_comb \u_vga_dirve|addr_h[2]~16 (
// Equation(s):
// \u_vga_dirve|addr_h[2]~16_combout  = (\u_vga_dirve|cnt_h [2] & (\u_vga_dirve|addr_h[1]~15  $ (GND))) # (!\u_vga_dirve|cnt_h [2] & (!\u_vga_dirve|addr_h[1]~15  & VCC))
// \u_vga_dirve|addr_h[2]~17  = CARRY((\u_vga_dirve|cnt_h [2] & !\u_vga_dirve|addr_h[1]~15 ))

	.dataa(\u_vga_dirve|cnt_h [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_dirve|addr_h[1]~15 ),
	.combout(\u_vga_dirve|addr_h[2]~16_combout ),
	.cout(\u_vga_dirve|addr_h[2]~17 ));
// synopsys translate_off
defparam \u_vga_dirve|addr_h[2]~16 .lut_mask = 16'hA50A;
defparam \u_vga_dirve|addr_h[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N10
cycloneive_lcell_comb \u_vga_dirve|addr_h[3]~18 (
// Equation(s):
// \u_vga_dirve|addr_h[3]~18_combout  = (\u_vga_dirve|cnt_h [3] & (!\u_vga_dirve|addr_h[2]~17 )) # (!\u_vga_dirve|cnt_h [3] & ((\u_vga_dirve|addr_h[2]~17 ) # (GND)))
// \u_vga_dirve|addr_h[3]~19  = CARRY((!\u_vga_dirve|addr_h[2]~17 ) # (!\u_vga_dirve|cnt_h [3]))

	.dataa(gnd),
	.datab(\u_vga_dirve|cnt_h [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_dirve|addr_h[2]~17 ),
	.combout(\u_vga_dirve|addr_h[3]~18_combout ),
	.cout(\u_vga_dirve|addr_h[3]~19 ));
// synopsys translate_off
defparam \u_vga_dirve|addr_h[3]~18 .lut_mask = 16'h3C3F;
defparam \u_vga_dirve|addr_h[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N12
cycloneive_lcell_comb \u_vga_dirve|addr_h[4]~20 (
// Equation(s):
// \u_vga_dirve|addr_h[4]~20_combout  = (\u_vga_dirve|Add3~0_combout  & (\u_vga_dirve|addr_h[3]~19  $ (GND))) # (!\u_vga_dirve|Add3~0_combout  & (!\u_vga_dirve|addr_h[3]~19  & VCC))
// \u_vga_dirve|addr_h[4]~21  = CARRY((\u_vga_dirve|Add3~0_combout  & !\u_vga_dirve|addr_h[3]~19 ))

	.dataa(gnd),
	.datab(\u_vga_dirve|Add3~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_dirve|addr_h[3]~19 ),
	.combout(\u_vga_dirve|addr_h[4]~20_combout ),
	.cout(\u_vga_dirve|addr_h[4]~21 ));
// synopsys translate_off
defparam \u_vga_dirve|addr_h[4]~20 .lut_mask = 16'hC30C;
defparam \u_vga_dirve|addr_h[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N14
cycloneive_lcell_comb \u_vga_dirve|addr_h[5]~22 (
// Equation(s):
// \u_vga_dirve|addr_h[5]~22_combout  = (\u_vga_dirve|Add3~2_combout  & (!\u_vga_dirve|addr_h[4]~21 )) # (!\u_vga_dirve|Add3~2_combout  & ((\u_vga_dirve|addr_h[4]~21 ) # (GND)))
// \u_vga_dirve|addr_h[5]~23  = CARRY((!\u_vga_dirve|addr_h[4]~21 ) # (!\u_vga_dirve|Add3~2_combout ))

	.dataa(gnd),
	.datab(\u_vga_dirve|Add3~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_dirve|addr_h[4]~21 ),
	.combout(\u_vga_dirve|addr_h[5]~22_combout ),
	.cout(\u_vga_dirve|addr_h[5]~23 ));
// synopsys translate_off
defparam \u_vga_dirve|addr_h[5]~22 .lut_mask = 16'h3C3F;
defparam \u_vga_dirve|addr_h[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N16
cycloneive_lcell_comb \u_vga_dirve|addr_h[6]~24 (
// Equation(s):
// \u_vga_dirve|addr_h[6]~24_combout  = (\u_vga_dirve|Add3~4_combout  & (\u_vga_dirve|addr_h[5]~23  $ (GND))) # (!\u_vga_dirve|Add3~4_combout  & (!\u_vga_dirve|addr_h[5]~23  & VCC))
// \u_vga_dirve|addr_h[6]~25  = CARRY((\u_vga_dirve|Add3~4_combout  & !\u_vga_dirve|addr_h[5]~23 ))

	.dataa(gnd),
	.datab(\u_vga_dirve|Add3~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_dirve|addr_h[5]~23 ),
	.combout(\u_vga_dirve|addr_h[6]~24_combout ),
	.cout(\u_vga_dirve|addr_h[6]~25 ));
// synopsys translate_off
defparam \u_vga_dirve|addr_h[6]~24 .lut_mask = 16'hC30C;
defparam \u_vga_dirve|addr_h[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N18
cycloneive_lcell_comb \u_vga_dirve|addr_h[7]~26 (
// Equation(s):
// \u_vga_dirve|addr_h[7]~26_combout  = (\u_vga_dirve|Add3~6_combout  & (!\u_vga_dirve|addr_h[6]~25 )) # (!\u_vga_dirve|Add3~6_combout  & ((\u_vga_dirve|addr_h[6]~25 ) # (GND)))
// \u_vga_dirve|addr_h[7]~27  = CARRY((!\u_vga_dirve|addr_h[6]~25 ) # (!\u_vga_dirve|Add3~6_combout ))

	.dataa(gnd),
	.datab(\u_vga_dirve|Add3~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_dirve|addr_h[6]~25 ),
	.combout(\u_vga_dirve|addr_h[7]~26_combout ),
	.cout(\u_vga_dirve|addr_h[7]~27 ));
// synopsys translate_off
defparam \u_vga_dirve|addr_h[7]~26 .lut_mask = 16'h3C3F;
defparam \u_vga_dirve|addr_h[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y41_N19
dffeas \u_vga_dirve|addr_h[7] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|addr_h[7]~26_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u_vga_dirve|valid_area~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|addr_h [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|addr_h[7] .is_wysiwyg = "true";
defparam \u_vga_dirve|addr_h[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y41_N15
dffeas \u_vga_dirve|addr_h[5] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|addr_h[5]~22_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u_vga_dirve|valid_area~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|addr_h [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|addr_h[5] .is_wysiwyg = "true";
defparam \u_vga_dirve|addr_h[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y41_N17
dffeas \u_vga_dirve|addr_h[6] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|addr_h[6]~24_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u_vga_dirve|valid_area~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|addr_h [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|addr_h[6] .is_wysiwyg = "true";
defparam \u_vga_dirve|addr_h[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y41_N13
dffeas \u_vga_dirve|addr_h[4] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|addr_h[4]~20_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u_vga_dirve|valid_area~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|addr_h [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|addr_h[4] .is_wysiwyg = "true";
defparam \u_vga_dirve|addr_h[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y41_N7
dffeas \u_vga_dirve|addr_h[1] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|addr_h[1]~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u_vga_dirve|valid_area~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|addr_h [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|addr_h[1] .is_wysiwyg = "true";
defparam \u_vga_dirve|addr_h[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y41_N11
dffeas \u_vga_dirve|addr_h[3] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|addr_h[3]~18_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u_vga_dirve|valid_area~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|addr_h [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|addr_h[3] .is_wysiwyg = "true";
defparam \u_vga_dirve|addr_h[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y41_N9
dffeas \u_vga_dirve|addr_h[2] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|addr_h[2]~16_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u_vga_dirve|valid_area~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|addr_h [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|addr_h[2] .is_wysiwyg = "true";
defparam \u_vga_dirve|addr_h[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y41_N5
dffeas \u_vga_dirve|addr_h[0] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|addr_h[0]~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u_vga_dirve|valid_area~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|addr_h [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|addr_h[0] .is_wysiwyg = "true";
defparam \u_vga_dirve|addr_h[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N16
cycloneive_lcell_comb \u_data_drive|LessThan14~0 (
// Equation(s):
// \u_data_drive|LessThan14~0_combout  = (!\u_vga_dirve|addr_h [1] & (!\u_vga_dirve|addr_h [3] & (!\u_vga_dirve|addr_h [2] & !\u_vga_dirve|addr_h [0])))

	.dataa(\u_vga_dirve|addr_h [1]),
	.datab(\u_vga_dirve|addr_h [3]),
	.datac(\u_vga_dirve|addr_h [2]),
	.datad(\u_vga_dirve|addr_h [0]),
	.cin(gnd),
	.combout(\u_data_drive|LessThan14~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|LessThan14~0 .lut_mask = 16'h0001;
defparam \u_data_drive|LessThan14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N28
cycloneive_lcell_comb \u_data_drive|LessThan15~2 (
// Equation(s):
// \u_data_drive|LessThan15~2_combout  = (!\u_vga_dirve|addr_h [5] & (!\u_vga_dirve|addr_h [6] & (!\u_vga_dirve|addr_h [4] & \u_data_drive|LessThan14~0_combout )))

	.dataa(\u_vga_dirve|addr_h [5]),
	.datab(\u_vga_dirve|addr_h [6]),
	.datac(\u_vga_dirve|addr_h [4]),
	.datad(\u_data_drive|LessThan14~0_combout ),
	.cin(gnd),
	.combout(\u_data_drive|LessThan15~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|LessThan15~2 .lut_mask = 16'h0100;
defparam \u_data_drive|LessThan15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N16
cycloneive_lcell_comb \u_vga_dirve|Add3~8 (
// Equation(s):
// \u_vga_dirve|Add3~8_combout  = (\u_vga_dirve|cnt_h [8] & ((GND) # (!\u_vga_dirve|Add3~7 ))) # (!\u_vga_dirve|cnt_h [8] & (\u_vga_dirve|Add3~7  $ (GND)))
// \u_vga_dirve|Add3~9  = CARRY((\u_vga_dirve|cnt_h [8]) # (!\u_vga_dirve|Add3~7 ))

	.dataa(\u_vga_dirve|cnt_h [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_dirve|Add3~7 ),
	.combout(\u_vga_dirve|Add3~8_combout ),
	.cout(\u_vga_dirve|Add3~9 ));
// synopsys translate_off
defparam \u_vga_dirve|Add3~8 .lut_mask = 16'h5AAF;
defparam \u_vga_dirve|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N20
cycloneive_lcell_comb \u_vga_dirve|addr_h[8]~28 (
// Equation(s):
// \u_vga_dirve|addr_h[8]~28_combout  = (\u_vga_dirve|Add3~8_combout  & (\u_vga_dirve|addr_h[7]~27  $ (GND))) # (!\u_vga_dirve|Add3~8_combout  & (!\u_vga_dirve|addr_h[7]~27  & VCC))
// \u_vga_dirve|addr_h[8]~29  = CARRY((\u_vga_dirve|Add3~8_combout  & !\u_vga_dirve|addr_h[7]~27 ))

	.dataa(gnd),
	.datab(\u_vga_dirve|Add3~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_dirve|addr_h[7]~27 ),
	.combout(\u_vga_dirve|addr_h[8]~28_combout ),
	.cout(\u_vga_dirve|addr_h[8]~29 ));
// synopsys translate_off
defparam \u_vga_dirve|addr_h[8]~28 .lut_mask = 16'hC30C;
defparam \u_vga_dirve|addr_h[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y41_N21
dffeas \u_vga_dirve|addr_h[8] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|addr_h[8]~28_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u_vga_dirve|valid_area~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|addr_h [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|addr_h[8] .is_wysiwyg = "true";
defparam \u_vga_dirve|addr_h[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N18
cycloneive_lcell_comb \u_vga_dirve|Add3~10 (
// Equation(s):
// \u_vga_dirve|Add3~10_combout  = (\u_vga_dirve|cnt_h [9] & (\u_vga_dirve|Add3~9  & VCC)) # (!\u_vga_dirve|cnt_h [9] & (!\u_vga_dirve|Add3~9 ))
// \u_vga_dirve|Add3~11  = CARRY((!\u_vga_dirve|cnt_h [9] & !\u_vga_dirve|Add3~9 ))

	.dataa(\u_vga_dirve|cnt_h [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_dirve|Add3~9 ),
	.combout(\u_vga_dirve|Add3~10_combout ),
	.cout(\u_vga_dirve|Add3~11 ));
// synopsys translate_off
defparam \u_vga_dirve|Add3~10 .lut_mask = 16'hA505;
defparam \u_vga_dirve|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N20
cycloneive_lcell_comb \u_vga_dirve|Add3~12 (
// Equation(s):
// \u_vga_dirve|Add3~12_combout  = (\u_vga_dirve|cnt_h [10] & ((GND) # (!\u_vga_dirve|Add3~11 ))) # (!\u_vga_dirve|cnt_h [10] & (\u_vga_dirve|Add3~11  $ (GND)))
// \u_vga_dirve|Add3~13  = CARRY((\u_vga_dirve|cnt_h [10]) # (!\u_vga_dirve|Add3~11 ))

	.dataa(gnd),
	.datab(\u_vga_dirve|cnt_h [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_dirve|Add3~11 ),
	.combout(\u_vga_dirve|Add3~12_combout ),
	.cout(\u_vga_dirve|Add3~13 ));
// synopsys translate_off
defparam \u_vga_dirve|Add3~12 .lut_mask = 16'h3CCF;
defparam \u_vga_dirve|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N22
cycloneive_lcell_comb \u_vga_dirve|addr_h[9]~30 (
// Equation(s):
// \u_vga_dirve|addr_h[9]~30_combout  = (\u_vga_dirve|Add3~10_combout  & (!\u_vga_dirve|addr_h[8]~29 )) # (!\u_vga_dirve|Add3~10_combout  & ((\u_vga_dirve|addr_h[8]~29 ) # (GND)))
// \u_vga_dirve|addr_h[9]~31  = CARRY((!\u_vga_dirve|addr_h[8]~29 ) # (!\u_vga_dirve|Add3~10_combout ))

	.dataa(\u_vga_dirve|Add3~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_dirve|addr_h[8]~29 ),
	.combout(\u_vga_dirve|addr_h[9]~30_combout ),
	.cout(\u_vga_dirve|addr_h[9]~31 ));
// synopsys translate_off
defparam \u_vga_dirve|addr_h[9]~30 .lut_mask = 16'h5A5F;
defparam \u_vga_dirve|addr_h[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N24
cycloneive_lcell_comb \u_vga_dirve|addr_h[10]~32 (
// Equation(s):
// \u_vga_dirve|addr_h[10]~32_combout  = (\u_vga_dirve|Add3~12_combout  & (\u_vga_dirve|addr_h[9]~31  $ (GND))) # (!\u_vga_dirve|Add3~12_combout  & (!\u_vga_dirve|addr_h[9]~31  & VCC))
// \u_vga_dirve|addr_h[10]~33  = CARRY((\u_vga_dirve|Add3~12_combout  & !\u_vga_dirve|addr_h[9]~31 ))

	.dataa(\u_vga_dirve|Add3~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_dirve|addr_h[9]~31 ),
	.combout(\u_vga_dirve|addr_h[10]~32_combout ),
	.cout(\u_vga_dirve|addr_h[10]~33 ));
// synopsys translate_off
defparam \u_vga_dirve|addr_h[10]~32 .lut_mask = 16'hA50A;
defparam \u_vga_dirve|addr_h[10]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y41_N25
dffeas \u_vga_dirve|addr_h[10] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|addr_h[10]~32_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u_vga_dirve|valid_area~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|addr_h [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|addr_h[10] .is_wysiwyg = "true";
defparam \u_vga_dirve|addr_h[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N22
cycloneive_lcell_comb \u_vga_dirve|Add3~14 (
// Equation(s):
// \u_vga_dirve|Add3~14_combout  = \u_vga_dirve|Add3~13  $ (!\u_vga_dirve|cnt_h [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_vga_dirve|cnt_h [11]),
	.cin(\u_vga_dirve|Add3~13 ),
	.combout(\u_vga_dirve|Add3~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|Add3~14 .lut_mask = 16'hF00F;
defparam \u_vga_dirve|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N26
cycloneive_lcell_comb \u_vga_dirve|addr_h[11]~34 (
// Equation(s):
// \u_vga_dirve|addr_h[11]~34_combout  = \u_vga_dirve|Add3~14_combout  $ (\u_vga_dirve|addr_h[10]~33 )

	.dataa(\u_vga_dirve|Add3~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_vga_dirve|addr_h[10]~33 ),
	.combout(\u_vga_dirve|addr_h[11]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|addr_h[11]~34 .lut_mask = 16'h5A5A;
defparam \u_vga_dirve|addr_h[11]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y41_N27
dffeas \u_vga_dirve|addr_h[11] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|addr_h[11]~34_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u_vga_dirve|valid_area~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|addr_h [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|addr_h[11] .is_wysiwyg = "true";
defparam \u_vga_dirve|addr_h[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y41_N23
dffeas \u_vga_dirve|addr_h[9] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|addr_h[9]~30_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u_vga_dirve|valid_area~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|addr_h [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|addr_h[9] .is_wysiwyg = "true";
defparam \u_vga_dirve|addr_h[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N8
cycloneive_lcell_comb \u_data_drive|always2~0 (
// Equation(s):
// \u_data_drive|always2~0_combout  = (!\u_vga_dirve|addr_h [10] & (!\u_vga_dirve|addr_h [11] & !\u_vga_dirve|addr_h [9]))

	.dataa(gnd),
	.datab(\u_vga_dirve|addr_h [10]),
	.datac(\u_vga_dirve|addr_h [11]),
	.datad(\u_vga_dirve|addr_h [9]),
	.cin(gnd),
	.combout(\u_data_drive|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|always2~0 .lut_mask = 16'h0003;
defparam \u_data_drive|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N16
cycloneive_lcell_comb \u_data_drive|Mux12~0 (
// Equation(s):
// \u_data_drive|Mux12~0_combout  = (!\u_vga_dirve|addr_h [6] & !\u_vga_dirve|addr_h [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_vga_dirve|addr_h [6]),
	.datad(\u_vga_dirve|addr_h [7]),
	.cin(gnd),
	.combout(\u_data_drive|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux12~0 .lut_mask = 16'h000F;
defparam \u_data_drive|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N4
cycloneive_lcell_comb \u_data_drive|LessThan15~3 (
// Equation(s):
// \u_data_drive|LessThan15~3_combout  = (!\u_vga_dirve|addr_h [5] & (\u_data_drive|LessThan14~0_combout  & (!\u_vga_dirve|addr_h [4] & \u_data_drive|Mux12~0_combout )))

	.dataa(\u_vga_dirve|addr_h [5]),
	.datab(\u_data_drive|LessThan14~0_combout ),
	.datac(\u_vga_dirve|addr_h [4]),
	.datad(\u_data_drive|Mux12~0_combout ),
	.cin(gnd),
	.combout(\u_data_drive|LessThan15~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|LessThan15~3 .lut_mask = 16'h0400;
defparam \u_data_drive|LessThan15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N20
cycloneive_lcell_comb \u_vga_dirve|Add5~16 (
// Equation(s):
// \u_vga_dirve|Add5~16_combout  = (\u_vga_dirve|cnt_v [9] & ((GND) # (!\u_vga_dirve|Add5~15 ))) # (!\u_vga_dirve|cnt_v [9] & (\u_vga_dirve|Add5~15  $ (GND)))
// \u_vga_dirve|Add5~17  = CARRY((\u_vga_dirve|cnt_v [9]) # (!\u_vga_dirve|Add5~15 ))

	.dataa(\u_vga_dirve|cnt_v [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_dirve|Add5~15 ),
	.combout(\u_vga_dirve|Add5~16_combout ),
	.cout(\u_vga_dirve|Add5~17 ));
// synopsys translate_off
defparam \u_vga_dirve|Add5~16 .lut_mask = 16'h5AAF;
defparam \u_vga_dirve|Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N26
cycloneive_lcell_comb \u_vga_dirve|addr_v[9]~24 (
// Equation(s):
// \u_vga_dirve|addr_v[9]~24_combout  = (\u_vga_dirve|Add5~16_combout  & (\u_vga_dirve|addr_v[8]~23  & VCC)) # (!\u_vga_dirve|Add5~16_combout  & (!\u_vga_dirve|addr_v[8]~23 ))
// \u_vga_dirve|addr_v[9]~25  = CARRY((!\u_vga_dirve|Add5~16_combout  & !\u_vga_dirve|addr_v[8]~23 ))

	.dataa(\u_vga_dirve|Add5~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_dirve|addr_v[8]~23 ),
	.combout(\u_vga_dirve|addr_v[9]~24_combout ),
	.cout(\u_vga_dirve|addr_v[9]~25 ));
// synopsys translate_off
defparam \u_vga_dirve|addr_v[9]~24 .lut_mask = 16'hA505;
defparam \u_vga_dirve|addr_v[9]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y44_N27
dffeas \u_vga_dirve|addr_v[9] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|addr_v[9]~24_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u_vga_dirve|valid_area~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|addr_v [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|addr_v[9] .is_wysiwyg = "true";
defparam \u_vga_dirve|addr_v[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N22
cycloneive_lcell_comb \u_vga_dirve|Add5~18 (
// Equation(s):
// \u_vga_dirve|Add5~18_combout  = (\u_vga_dirve|cnt_v [10] & (\u_vga_dirve|Add5~17  & VCC)) # (!\u_vga_dirve|cnt_v [10] & (!\u_vga_dirve|Add5~17 ))
// \u_vga_dirve|Add5~19  = CARRY((!\u_vga_dirve|cnt_v [10] & !\u_vga_dirve|Add5~17 ))

	.dataa(\u_vga_dirve|cnt_v [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_dirve|Add5~17 ),
	.combout(\u_vga_dirve|Add5~18_combout ),
	.cout(\u_vga_dirve|Add5~19 ));
// synopsys translate_off
defparam \u_vga_dirve|Add5~18 .lut_mask = 16'hA505;
defparam \u_vga_dirve|Add5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N24
cycloneive_lcell_comb \u_vga_dirve|Add5~20 (
// Equation(s):
// \u_vga_dirve|Add5~20_combout  = \u_vga_dirve|Add5~19  $ (\u_vga_dirve|cnt_v [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_vga_dirve|cnt_v [11]),
	.cin(\u_vga_dirve|Add5~19 ),
	.combout(\u_vga_dirve|Add5~20_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|Add5~20 .lut_mask = 16'h0FF0;
defparam \u_vga_dirve|Add5~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N28
cycloneive_lcell_comb \u_vga_dirve|addr_v[10]~26 (
// Equation(s):
// \u_vga_dirve|addr_v[10]~26_combout  = (\u_vga_dirve|Add5~18_combout  & ((GND) # (!\u_vga_dirve|addr_v[9]~25 ))) # (!\u_vga_dirve|Add5~18_combout  & (\u_vga_dirve|addr_v[9]~25  $ (GND)))
// \u_vga_dirve|addr_v[10]~27  = CARRY((\u_vga_dirve|Add5~18_combout ) # (!\u_vga_dirve|addr_v[9]~25 ))

	.dataa(gnd),
	.datab(\u_vga_dirve|Add5~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga_dirve|addr_v[9]~25 ),
	.combout(\u_vga_dirve|addr_v[10]~26_combout ),
	.cout(\u_vga_dirve|addr_v[10]~27 ));
// synopsys translate_off
defparam \u_vga_dirve|addr_v[10]~26 .lut_mask = 16'h3CCF;
defparam \u_vga_dirve|addr_v[10]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N30
cycloneive_lcell_comb \u_vga_dirve|addr_v[11]~28 (
// Equation(s):
// \u_vga_dirve|addr_v[11]~28_combout  = \u_vga_dirve|addr_v[10]~27  $ (!\u_vga_dirve|Add5~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_vga_dirve|Add5~20_combout ),
	.cin(\u_vga_dirve|addr_v[10]~27 ),
	.combout(\u_vga_dirve|addr_v[11]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|addr_v[11]~28 .lut_mask = 16'hF00F;
defparam \u_vga_dirve|addr_v[11]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y44_N31
dffeas \u_vga_dirve|addr_v[11] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|addr_v[11]~28_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u_vga_dirve|valid_area~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|addr_v [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|addr_v[11] .is_wysiwyg = "true";
defparam \u_vga_dirve|addr_v[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y44_N29
dffeas \u_vga_dirve|addr_v[10] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|addr_v[10]~26_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u_vga_dirve|valid_area~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|addr_v [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|addr_v[10] .is_wysiwyg = "true";
defparam \u_vga_dirve|addr_v[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N8
cycloneive_lcell_comb \u_data_drive|flag_enable_out2~0 (
// Equation(s):
// \u_data_drive|flag_enable_out2~0_combout  = (!\u_vga_dirve|addr_v [9] & (!\u_vga_dirve|addr_v [11] & !\u_vga_dirve|addr_v [10]))

	.dataa(\u_vga_dirve|addr_v [9]),
	.datab(gnd),
	.datac(\u_vga_dirve|addr_v [11]),
	.datad(\u_vga_dirve|addr_v [10]),
	.cin(gnd),
	.combout(\u_data_drive|flag_enable_out2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|flag_enable_out2~0 .lut_mask = 16'h0005;
defparam \u_data_drive|flag_enable_out2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N30
cycloneive_lcell_comb \u_data_drive|flag_enable_out2~1 (
// Equation(s):
// \u_data_drive|flag_enable_out2~1_combout  = (\u_vga_dirve|addr_h [8] & (\u_data_drive|always2~0_combout  & (!\u_data_drive|LessThan15~3_combout  & \u_data_drive|flag_enable_out2~0_combout )))

	.dataa(\u_vga_dirve|addr_h [8]),
	.datab(\u_data_drive|always2~0_combout ),
	.datac(\u_data_drive|LessThan15~3_combout ),
	.datad(\u_data_drive|flag_enable_out2~0_combout ),
	.cin(gnd),
	.combout(\u_data_drive|flag_enable_out2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|flag_enable_out2~1 .lut_mask = 16'h0800;
defparam \u_data_drive|flag_enable_out2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N16
cycloneive_lcell_comb \u_data_drive|flag_enable_out2~2 (
// Equation(s):
// \u_data_drive|flag_enable_out2~2_combout  = (\u_data_drive|flag_enable_out2~1_combout  & ((\u_data_drive|LessThan15~2_combout ) # (!\u_vga_dirve|addr_h [7])))

	.dataa(\u_vga_dirve|addr_h [7]),
	.datab(\u_data_drive|LessThan15~2_combout ),
	.datac(\u_data_drive|flag_enable_out2~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_data_drive|flag_enable_out2~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|flag_enable_out2~2 .lut_mask = 16'hD0D0;
defparam \u_data_drive|flag_enable_out2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N10
cycloneive_lcell_comb \u_data_drive|flag_enable_out2~5 (
// Equation(s):
// \u_data_drive|flag_enable_out2~5_combout  = (\u_data_drive|flag_enable_out2~2_combout  & ((\u_vga_dirve|addr_v [8] & (!\u_data_drive|flag_enable_out2~4_combout  & !\u_vga_dirve|addr_v [6])) # (!\u_vga_dirve|addr_v [8] & 
// (\u_data_drive|flag_enable_out2~4_combout  & \u_vga_dirve|addr_v [6]))))

	.dataa(\u_vga_dirve|addr_v [8]),
	.datab(\u_data_drive|flag_enable_out2~4_combout ),
	.datac(\u_data_drive|flag_enable_out2~2_combout ),
	.datad(\u_vga_dirve|addr_v [6]),
	.cin(gnd),
	.combout(\u_data_drive|flag_enable_out2~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|flag_enable_out2~5 .lut_mask = 16'h4020;
defparam \u_data_drive|flag_enable_out2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N12
cycloneive_lcell_comb \u_key_debounce2|delay_cnt[0]~20 (
// Equation(s):
// \u_key_debounce2|delay_cnt[0]~20_combout  = \u_key_debounce2|delay_cnt [0] $ (VCC)
// \u_key_debounce2|delay_cnt[0]~21  = CARRY(\u_key_debounce2|delay_cnt [0])

	.dataa(\u_key_debounce2|delay_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_key_debounce2|delay_cnt[0]~20_combout ),
	.cout(\u_key_debounce2|delay_cnt[0]~21 ));
// synopsys translate_off
defparam \u_key_debounce2|delay_cnt[0]~20 .lut_mask = 16'h55AA;
defparam \u_key_debounce2|delay_cnt[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N22
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \key[2]~input (
	.i(key[2]),
	.ibar(gnd),
	.o(\key[2]~input_o ));
// synopsys translate_off
defparam \key[2]~input .bus_hold = "false";
defparam \key[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N0
cycloneive_lcell_comb \u_key_debounce2|key_reg~0 (
// Equation(s):
// \u_key_debounce2|key_reg~0_combout  = !\key[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\key[2]~input_o ),
	.cin(gnd),
	.combout(\u_key_debounce2|key_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_key_debounce2|key_reg~0 .lut_mask = 16'h00FF;
defparam \u_key_debounce2|key_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y40_N1
dffeas \u_key_debounce2|key_reg (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce2|key_reg~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce2|key_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce2|key_reg .is_wysiwyg = "true";
defparam \u_key_debounce2|key_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N14
cycloneive_lcell_comb \u_key_debounce2|delay_cnt[1]~23 (
// Equation(s):
// \u_key_debounce2|delay_cnt[1]~23_combout  = (\u_key_debounce2|delay_cnt [1] & (\u_key_debounce2|delay_cnt[0]~21  & VCC)) # (!\u_key_debounce2|delay_cnt [1] & (!\u_key_debounce2|delay_cnt[0]~21 ))
// \u_key_debounce2|delay_cnt[1]~24  = CARRY((!\u_key_debounce2|delay_cnt [1] & !\u_key_debounce2|delay_cnt[0]~21 ))

	.dataa(gnd),
	.datab(\u_key_debounce2|delay_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key_debounce2|delay_cnt[0]~21 ),
	.combout(\u_key_debounce2|delay_cnt[1]~23_combout ),
	.cout(\u_key_debounce2|delay_cnt[1]~24 ));
// synopsys translate_off
defparam \u_key_debounce2|delay_cnt[1]~23 .lut_mask = 16'hC303;
defparam \u_key_debounce2|delay_cnt[1]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y40_N15
dffeas \u_key_debounce2|delay_cnt[1] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce2|delay_cnt[1]~23_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce2|delay_cnt[13]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce2|delay_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce2|delay_cnt[1] .is_wysiwyg = "true";
defparam \u_key_debounce2|delay_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N16
cycloneive_lcell_comb \u_key_debounce2|delay_cnt[2]~25 (
// Equation(s):
// \u_key_debounce2|delay_cnt[2]~25_combout  = (\u_key_debounce2|delay_cnt [2] & ((GND) # (!\u_key_debounce2|delay_cnt[1]~24 ))) # (!\u_key_debounce2|delay_cnt [2] & (\u_key_debounce2|delay_cnt[1]~24  $ (GND)))
// \u_key_debounce2|delay_cnt[2]~26  = CARRY((\u_key_debounce2|delay_cnt [2]) # (!\u_key_debounce2|delay_cnt[1]~24 ))

	.dataa(gnd),
	.datab(\u_key_debounce2|delay_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key_debounce2|delay_cnt[1]~24 ),
	.combout(\u_key_debounce2|delay_cnt[2]~25_combout ),
	.cout(\u_key_debounce2|delay_cnt[2]~26 ));
// synopsys translate_off
defparam \u_key_debounce2|delay_cnt[2]~25 .lut_mask = 16'h3CCF;
defparam \u_key_debounce2|delay_cnt[2]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y40_N17
dffeas \u_key_debounce2|delay_cnt[2] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce2|delay_cnt[2]~25_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce2|delay_cnt[13]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce2|delay_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce2|delay_cnt[2] .is_wysiwyg = "true";
defparam \u_key_debounce2|delay_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N18
cycloneive_lcell_comb \u_key_debounce2|delay_cnt[3]~27 (
// Equation(s):
// \u_key_debounce2|delay_cnt[3]~27_combout  = (\u_key_debounce2|delay_cnt [3] & (\u_key_debounce2|delay_cnt[2]~26  & VCC)) # (!\u_key_debounce2|delay_cnt [3] & (!\u_key_debounce2|delay_cnt[2]~26 ))
// \u_key_debounce2|delay_cnt[3]~28  = CARRY((!\u_key_debounce2|delay_cnt [3] & !\u_key_debounce2|delay_cnt[2]~26 ))

	.dataa(gnd),
	.datab(\u_key_debounce2|delay_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key_debounce2|delay_cnt[2]~26 ),
	.combout(\u_key_debounce2|delay_cnt[3]~27_combout ),
	.cout(\u_key_debounce2|delay_cnt[3]~28 ));
// synopsys translate_off
defparam \u_key_debounce2|delay_cnt[3]~27 .lut_mask = 16'hC303;
defparam \u_key_debounce2|delay_cnt[3]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y40_N19
dffeas \u_key_debounce2|delay_cnt[3] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce2|delay_cnt[3]~27_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce2|delay_cnt[13]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce2|delay_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce2|delay_cnt[3] .is_wysiwyg = "true";
defparam \u_key_debounce2|delay_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N20
cycloneive_lcell_comb \u_key_debounce2|delay_cnt[4]~29 (
// Equation(s):
// \u_key_debounce2|delay_cnt[4]~29_combout  = (\u_key_debounce2|delay_cnt [4] & ((GND) # (!\u_key_debounce2|delay_cnt[3]~28 ))) # (!\u_key_debounce2|delay_cnt [4] & (\u_key_debounce2|delay_cnt[3]~28  $ (GND)))
// \u_key_debounce2|delay_cnt[4]~30  = CARRY((\u_key_debounce2|delay_cnt [4]) # (!\u_key_debounce2|delay_cnt[3]~28 ))

	.dataa(gnd),
	.datab(\u_key_debounce2|delay_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key_debounce2|delay_cnt[3]~28 ),
	.combout(\u_key_debounce2|delay_cnt[4]~29_combout ),
	.cout(\u_key_debounce2|delay_cnt[4]~30 ));
// synopsys translate_off
defparam \u_key_debounce2|delay_cnt[4]~29 .lut_mask = 16'h3CCF;
defparam \u_key_debounce2|delay_cnt[4]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y40_N21
dffeas \u_key_debounce2|delay_cnt[4] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce2|delay_cnt[4]~29_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce2|delay_cnt[13]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce2|delay_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce2|delay_cnt[4] .is_wysiwyg = "true";
defparam \u_key_debounce2|delay_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N22
cycloneive_lcell_comb \u_key_debounce2|delay_cnt[5]~31 (
// Equation(s):
// \u_key_debounce2|delay_cnt[5]~31_combout  = (\u_key_debounce2|delay_cnt [5] & (\u_key_debounce2|delay_cnt[4]~30  & VCC)) # (!\u_key_debounce2|delay_cnt [5] & (!\u_key_debounce2|delay_cnt[4]~30 ))
// \u_key_debounce2|delay_cnt[5]~32  = CARRY((!\u_key_debounce2|delay_cnt [5] & !\u_key_debounce2|delay_cnt[4]~30 ))

	.dataa(\u_key_debounce2|delay_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key_debounce2|delay_cnt[4]~30 ),
	.combout(\u_key_debounce2|delay_cnt[5]~31_combout ),
	.cout(\u_key_debounce2|delay_cnt[5]~32 ));
// synopsys translate_off
defparam \u_key_debounce2|delay_cnt[5]~31 .lut_mask = 16'hA505;
defparam \u_key_debounce2|delay_cnt[5]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y40_N23
dffeas \u_key_debounce2|delay_cnt[5] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce2|delay_cnt[5]~31_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce2|delay_cnt[13]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce2|delay_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce2|delay_cnt[5] .is_wysiwyg = "true";
defparam \u_key_debounce2|delay_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N24
cycloneive_lcell_comb \u_key_debounce2|delay_cnt[6]~33 (
// Equation(s):
// \u_key_debounce2|delay_cnt[6]~33_combout  = (\u_key_debounce2|delay_cnt [6] & ((GND) # (!\u_key_debounce2|delay_cnt[5]~32 ))) # (!\u_key_debounce2|delay_cnt [6] & (\u_key_debounce2|delay_cnt[5]~32  $ (GND)))
// \u_key_debounce2|delay_cnt[6]~34  = CARRY((\u_key_debounce2|delay_cnt [6]) # (!\u_key_debounce2|delay_cnt[5]~32 ))

	.dataa(gnd),
	.datab(\u_key_debounce2|delay_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key_debounce2|delay_cnt[5]~32 ),
	.combout(\u_key_debounce2|delay_cnt[6]~33_combout ),
	.cout(\u_key_debounce2|delay_cnt[6]~34 ));
// synopsys translate_off
defparam \u_key_debounce2|delay_cnt[6]~33 .lut_mask = 16'h3CCF;
defparam \u_key_debounce2|delay_cnt[6]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N20
cycloneive_lcell_comb \u_key_debounce2|always0~0 (
// Equation(s):
// \u_key_debounce2|always0~0_combout  = \u_key_debounce2|key_reg~q  $ (!\key[2]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_key_debounce2|key_reg~q ),
	.datad(\key[2]~input_o ),
	.cin(gnd),
	.combout(\u_key_debounce2|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_key_debounce2|always0~0 .lut_mask = 16'hF00F;
defparam \u_key_debounce2|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y40_N25
dffeas \u_key_debounce2|delay_cnt[6] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce2|delay_cnt[6]~33_combout ),
	.asdata(\u_key_debounce2|always0~0_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce2|delay_cnt[13]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce2|delay_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce2|delay_cnt[6] .is_wysiwyg = "true";
defparam \u_key_debounce2|delay_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N26
cycloneive_lcell_comb \u_key_debounce2|delay_cnt[7]~35 (
// Equation(s):
// \u_key_debounce2|delay_cnt[7]~35_combout  = (\u_key_debounce2|delay_cnt [7] & (\u_key_debounce2|delay_cnt[6]~34  & VCC)) # (!\u_key_debounce2|delay_cnt [7] & (!\u_key_debounce2|delay_cnt[6]~34 ))
// \u_key_debounce2|delay_cnt[7]~36  = CARRY((!\u_key_debounce2|delay_cnt [7] & !\u_key_debounce2|delay_cnt[6]~34 ))

	.dataa(\u_key_debounce2|delay_cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key_debounce2|delay_cnt[6]~34 ),
	.combout(\u_key_debounce2|delay_cnt[7]~35_combout ),
	.cout(\u_key_debounce2|delay_cnt[7]~36 ));
// synopsys translate_off
defparam \u_key_debounce2|delay_cnt[7]~35 .lut_mask = 16'hA505;
defparam \u_key_debounce2|delay_cnt[7]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y40_N27
dffeas \u_key_debounce2|delay_cnt[7] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce2|delay_cnt[7]~35_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce2|delay_cnt[13]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce2|delay_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce2|delay_cnt[7] .is_wysiwyg = "true";
defparam \u_key_debounce2|delay_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N28
cycloneive_lcell_comb \u_key_debounce2|delay_cnt[8]~37 (
// Equation(s):
// \u_key_debounce2|delay_cnt[8]~37_combout  = (\u_key_debounce2|delay_cnt [8] & ((GND) # (!\u_key_debounce2|delay_cnt[7]~36 ))) # (!\u_key_debounce2|delay_cnt [8] & (\u_key_debounce2|delay_cnt[7]~36  $ (GND)))
// \u_key_debounce2|delay_cnt[8]~38  = CARRY((\u_key_debounce2|delay_cnt [8]) # (!\u_key_debounce2|delay_cnt[7]~36 ))

	.dataa(gnd),
	.datab(\u_key_debounce2|delay_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key_debounce2|delay_cnt[7]~36 ),
	.combout(\u_key_debounce2|delay_cnt[8]~37_combout ),
	.cout(\u_key_debounce2|delay_cnt[8]~38 ));
// synopsys translate_off
defparam \u_key_debounce2|delay_cnt[8]~37 .lut_mask = 16'h3CCF;
defparam \u_key_debounce2|delay_cnt[8]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y40_N29
dffeas \u_key_debounce2|delay_cnt[8] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce2|delay_cnt[8]~37_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce2|delay_cnt[13]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce2|delay_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce2|delay_cnt[8] .is_wysiwyg = "true";
defparam \u_key_debounce2|delay_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N30
cycloneive_lcell_comb \u_key_debounce2|delay_cnt[9]~39 (
// Equation(s):
// \u_key_debounce2|delay_cnt[9]~39_combout  = (\u_key_debounce2|delay_cnt [9] & (\u_key_debounce2|delay_cnt[8]~38  & VCC)) # (!\u_key_debounce2|delay_cnt [9] & (!\u_key_debounce2|delay_cnt[8]~38 ))
// \u_key_debounce2|delay_cnt[9]~40  = CARRY((!\u_key_debounce2|delay_cnt [9] & !\u_key_debounce2|delay_cnt[8]~38 ))

	.dataa(\u_key_debounce2|delay_cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key_debounce2|delay_cnt[8]~38 ),
	.combout(\u_key_debounce2|delay_cnt[9]~39_combout ),
	.cout(\u_key_debounce2|delay_cnt[9]~40 ));
// synopsys translate_off
defparam \u_key_debounce2|delay_cnt[9]~39 .lut_mask = 16'hA505;
defparam \u_key_debounce2|delay_cnt[9]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y40_N31
dffeas \u_key_debounce2|delay_cnt[9] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce2|delay_cnt[9]~39_combout ),
	.asdata(\u_key_debounce2|always0~0_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce2|delay_cnt[13]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce2|delay_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce2|delay_cnt[9] .is_wysiwyg = "true";
defparam \u_key_debounce2|delay_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N0
cycloneive_lcell_comb \u_key_debounce2|delay_cnt[10]~41 (
// Equation(s):
// \u_key_debounce2|delay_cnt[10]~41_combout  = (\u_key_debounce2|delay_cnt [10] & ((GND) # (!\u_key_debounce2|delay_cnt[9]~40 ))) # (!\u_key_debounce2|delay_cnt [10] & (\u_key_debounce2|delay_cnt[9]~40  $ (GND)))
// \u_key_debounce2|delay_cnt[10]~42  = CARRY((\u_key_debounce2|delay_cnt [10]) # (!\u_key_debounce2|delay_cnt[9]~40 ))

	.dataa(gnd),
	.datab(\u_key_debounce2|delay_cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key_debounce2|delay_cnt[9]~40 ),
	.combout(\u_key_debounce2|delay_cnt[10]~41_combout ),
	.cout(\u_key_debounce2|delay_cnt[10]~42 ));
// synopsys translate_off
defparam \u_key_debounce2|delay_cnt[10]~41 .lut_mask = 16'h3CCF;
defparam \u_key_debounce2|delay_cnt[10]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y39_N1
dffeas \u_key_debounce2|delay_cnt[10] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce2|delay_cnt[10]~41_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce2|delay_cnt[13]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce2|delay_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce2|delay_cnt[10] .is_wysiwyg = "true";
defparam \u_key_debounce2|delay_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N2
cycloneive_lcell_comb \u_key_debounce2|delay_cnt[11]~43 (
// Equation(s):
// \u_key_debounce2|delay_cnt[11]~43_combout  = (\u_key_debounce2|delay_cnt [11] & (\u_key_debounce2|delay_cnt[10]~42  & VCC)) # (!\u_key_debounce2|delay_cnt [11] & (!\u_key_debounce2|delay_cnt[10]~42 ))
// \u_key_debounce2|delay_cnt[11]~44  = CARRY((!\u_key_debounce2|delay_cnt [11] & !\u_key_debounce2|delay_cnt[10]~42 ))

	.dataa(gnd),
	.datab(\u_key_debounce2|delay_cnt [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key_debounce2|delay_cnt[10]~42 ),
	.combout(\u_key_debounce2|delay_cnt[11]~43_combout ),
	.cout(\u_key_debounce2|delay_cnt[11]~44 ));
// synopsys translate_off
defparam \u_key_debounce2|delay_cnt[11]~43 .lut_mask = 16'hC303;
defparam \u_key_debounce2|delay_cnt[11]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y39_N3
dffeas \u_key_debounce2|delay_cnt[11] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce2|delay_cnt[11]~43_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce2|delay_cnt[13]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce2|delay_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce2|delay_cnt[11] .is_wysiwyg = "true";
defparam \u_key_debounce2|delay_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N4
cycloneive_lcell_comb \u_key_debounce2|delay_cnt[12]~45 (
// Equation(s):
// \u_key_debounce2|delay_cnt[12]~45_combout  = (\u_key_debounce2|delay_cnt [12] & ((GND) # (!\u_key_debounce2|delay_cnt[11]~44 ))) # (!\u_key_debounce2|delay_cnt [12] & (\u_key_debounce2|delay_cnt[11]~44  $ (GND)))
// \u_key_debounce2|delay_cnt[12]~46  = CARRY((\u_key_debounce2|delay_cnt [12]) # (!\u_key_debounce2|delay_cnt[11]~44 ))

	.dataa(gnd),
	.datab(\u_key_debounce2|delay_cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key_debounce2|delay_cnt[11]~44 ),
	.combout(\u_key_debounce2|delay_cnt[12]~45_combout ),
	.cout(\u_key_debounce2|delay_cnt[12]~46 ));
// synopsys translate_off
defparam \u_key_debounce2|delay_cnt[12]~45 .lut_mask = 16'h3CCF;
defparam \u_key_debounce2|delay_cnt[12]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y39_N5
dffeas \u_key_debounce2|delay_cnt[12] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce2|delay_cnt[12]~45_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce2|delay_cnt[13]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce2|delay_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce2|delay_cnt[12] .is_wysiwyg = "true";
defparam \u_key_debounce2|delay_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N6
cycloneive_lcell_comb \u_key_debounce2|delay_cnt[13]~47 (
// Equation(s):
// \u_key_debounce2|delay_cnt[13]~47_combout  = (\u_key_debounce2|delay_cnt [13] & (\u_key_debounce2|delay_cnt[12]~46  & VCC)) # (!\u_key_debounce2|delay_cnt [13] & (!\u_key_debounce2|delay_cnt[12]~46 ))
// \u_key_debounce2|delay_cnt[13]~48  = CARRY((!\u_key_debounce2|delay_cnt [13] & !\u_key_debounce2|delay_cnt[12]~46 ))

	.dataa(\u_key_debounce2|delay_cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key_debounce2|delay_cnt[12]~46 ),
	.combout(\u_key_debounce2|delay_cnt[13]~47_combout ),
	.cout(\u_key_debounce2|delay_cnt[13]~48 ));
// synopsys translate_off
defparam \u_key_debounce2|delay_cnt[13]~47 .lut_mask = 16'hA505;
defparam \u_key_debounce2|delay_cnt[13]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y39_N7
dffeas \u_key_debounce2|delay_cnt[13] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce2|delay_cnt[13]~47_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce2|delay_cnt[13]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce2|delay_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce2|delay_cnt[13] .is_wysiwyg = "true";
defparam \u_key_debounce2|delay_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N8
cycloneive_lcell_comb \u_key_debounce2|delay_cnt[14]~49 (
// Equation(s):
// \u_key_debounce2|delay_cnt[14]~49_combout  = (\u_key_debounce2|delay_cnt [14] & ((GND) # (!\u_key_debounce2|delay_cnt[13]~48 ))) # (!\u_key_debounce2|delay_cnt [14] & (\u_key_debounce2|delay_cnt[13]~48  $ (GND)))
// \u_key_debounce2|delay_cnt[14]~50  = CARRY((\u_key_debounce2|delay_cnt [14]) # (!\u_key_debounce2|delay_cnt[13]~48 ))

	.dataa(gnd),
	.datab(\u_key_debounce2|delay_cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key_debounce2|delay_cnt[13]~48 ),
	.combout(\u_key_debounce2|delay_cnt[14]~49_combout ),
	.cout(\u_key_debounce2|delay_cnt[14]~50 ));
// synopsys translate_off
defparam \u_key_debounce2|delay_cnt[14]~49 .lut_mask = 16'h3CCF;
defparam \u_key_debounce2|delay_cnt[14]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y39_N9
dffeas \u_key_debounce2|delay_cnt[14] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce2|delay_cnt[14]~49_combout ),
	.asdata(\u_key_debounce2|always0~0_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce2|delay_cnt[13]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce2|delay_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce2|delay_cnt[14] .is_wysiwyg = "true";
defparam \u_key_debounce2|delay_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N10
cycloneive_lcell_comb \u_key_debounce2|delay_cnt[15]~51 (
// Equation(s):
// \u_key_debounce2|delay_cnt[15]~51_combout  = (\u_key_debounce2|delay_cnt [15] & (\u_key_debounce2|delay_cnt[14]~50  & VCC)) # (!\u_key_debounce2|delay_cnt [15] & (!\u_key_debounce2|delay_cnt[14]~50 ))
// \u_key_debounce2|delay_cnt[15]~52  = CARRY((!\u_key_debounce2|delay_cnt [15] & !\u_key_debounce2|delay_cnt[14]~50 ))

	.dataa(\u_key_debounce2|delay_cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key_debounce2|delay_cnt[14]~50 ),
	.combout(\u_key_debounce2|delay_cnt[15]~51_combout ),
	.cout(\u_key_debounce2|delay_cnt[15]~52 ));
// synopsys translate_off
defparam \u_key_debounce2|delay_cnt[15]~51 .lut_mask = 16'hA505;
defparam \u_key_debounce2|delay_cnt[15]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y39_N11
dffeas \u_key_debounce2|delay_cnt[15] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce2|delay_cnt[15]~51_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce2|delay_cnt[13]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce2|delay_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce2|delay_cnt[15] .is_wysiwyg = "true";
defparam \u_key_debounce2|delay_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N12
cycloneive_lcell_comb \u_key_debounce2|delay_cnt[16]~53 (
// Equation(s):
// \u_key_debounce2|delay_cnt[16]~53_combout  = (\u_key_debounce2|delay_cnt [16] & ((GND) # (!\u_key_debounce2|delay_cnt[15]~52 ))) # (!\u_key_debounce2|delay_cnt [16] & (\u_key_debounce2|delay_cnt[15]~52  $ (GND)))
// \u_key_debounce2|delay_cnt[16]~54  = CARRY((\u_key_debounce2|delay_cnt [16]) # (!\u_key_debounce2|delay_cnt[15]~52 ))

	.dataa(\u_key_debounce2|delay_cnt [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key_debounce2|delay_cnt[15]~52 ),
	.combout(\u_key_debounce2|delay_cnt[16]~53_combout ),
	.cout(\u_key_debounce2|delay_cnt[16]~54 ));
// synopsys translate_off
defparam \u_key_debounce2|delay_cnt[16]~53 .lut_mask = 16'h5AAF;
defparam \u_key_debounce2|delay_cnt[16]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y39_N13
dffeas \u_key_debounce2|delay_cnt[16] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce2|delay_cnt[16]~53_combout ),
	.asdata(\u_key_debounce2|always0~0_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce2|delay_cnt[13]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce2|delay_cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce2|delay_cnt[16] .is_wysiwyg = "true";
defparam \u_key_debounce2|delay_cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N30
cycloneive_lcell_comb \u_key_debounce2|Equal0~3 (
// Equation(s):
// \u_key_debounce2|Equal0~3_combout  = (!\u_key_debounce2|delay_cnt [15] & (!\u_key_debounce2|delay_cnt [16] & (!\u_key_debounce2|delay_cnt [14] & !\u_key_debounce2|delay_cnt [13])))

	.dataa(\u_key_debounce2|delay_cnt [15]),
	.datab(\u_key_debounce2|delay_cnt [16]),
	.datac(\u_key_debounce2|delay_cnt [14]),
	.datad(\u_key_debounce2|delay_cnt [13]),
	.cin(gnd),
	.combout(\u_key_debounce2|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_key_debounce2|Equal0~3 .lut_mask = 16'h0001;
defparam \u_key_debounce2|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N28
cycloneive_lcell_comb \u_key_debounce2|Equal0~2 (
// Equation(s):
// \u_key_debounce2|Equal0~2_combout  = (!\u_key_debounce2|delay_cnt [9] & (!\u_key_debounce2|delay_cnt [11] & (!\u_key_debounce2|delay_cnt [12] & !\u_key_debounce2|delay_cnt [10])))

	.dataa(\u_key_debounce2|delay_cnt [9]),
	.datab(\u_key_debounce2|delay_cnt [11]),
	.datac(\u_key_debounce2|delay_cnt [12]),
	.datad(\u_key_debounce2|delay_cnt [10]),
	.cin(gnd),
	.combout(\u_key_debounce2|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_key_debounce2|Equal0~2 .lut_mask = 16'h0001;
defparam \u_key_debounce2|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N6
cycloneive_lcell_comb \u_key_debounce2|Equal0~1 (
// Equation(s):
// \u_key_debounce2|Equal0~1_combout  = (!\u_key_debounce2|delay_cnt [7] & (!\u_key_debounce2|delay_cnt [8] & (!\u_key_debounce2|delay_cnt [5] & !\u_key_debounce2|delay_cnt [6])))

	.dataa(\u_key_debounce2|delay_cnt [7]),
	.datab(\u_key_debounce2|delay_cnt [8]),
	.datac(\u_key_debounce2|delay_cnt [5]),
	.datad(\u_key_debounce2|delay_cnt [6]),
	.cin(gnd),
	.combout(\u_key_debounce2|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_key_debounce2|Equal0~1 .lut_mask = 16'h0001;
defparam \u_key_debounce2|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N4
cycloneive_lcell_comb \u_key_debounce2|Equal0~0 (
// Equation(s):
// \u_key_debounce2|Equal0~0_combout  = (!\u_key_debounce2|delay_cnt [2] & (!\u_key_debounce2|delay_cnt [4] & (!\u_key_debounce2|delay_cnt [1] & !\u_key_debounce2|delay_cnt [3])))

	.dataa(\u_key_debounce2|delay_cnt [2]),
	.datab(\u_key_debounce2|delay_cnt [4]),
	.datac(\u_key_debounce2|delay_cnt [1]),
	.datad(\u_key_debounce2|delay_cnt [3]),
	.cin(gnd),
	.combout(\u_key_debounce2|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_key_debounce2|Equal0~0 .lut_mask = 16'h0001;
defparam \u_key_debounce2|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N24
cycloneive_lcell_comb \u_key_debounce2|Equal0~4 (
// Equation(s):
// \u_key_debounce2|Equal0~4_combout  = (\u_key_debounce2|Equal0~3_combout  & (\u_key_debounce2|Equal0~2_combout  & (\u_key_debounce2|Equal0~1_combout  & \u_key_debounce2|Equal0~0_combout )))

	.dataa(\u_key_debounce2|Equal0~3_combout ),
	.datab(\u_key_debounce2|Equal0~2_combout ),
	.datac(\u_key_debounce2|Equal0~1_combout ),
	.datad(\u_key_debounce2|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u_key_debounce2|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_key_debounce2|Equal0~4 .lut_mask = 16'h8000;
defparam \u_key_debounce2|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N14
cycloneive_lcell_comb \u_key_debounce2|delay_cnt[17]~55 (
// Equation(s):
// \u_key_debounce2|delay_cnt[17]~55_combout  = (\u_key_debounce2|delay_cnt [17] & (\u_key_debounce2|delay_cnt[16]~54  & VCC)) # (!\u_key_debounce2|delay_cnt [17] & (!\u_key_debounce2|delay_cnt[16]~54 ))
// \u_key_debounce2|delay_cnt[17]~56  = CARRY((!\u_key_debounce2|delay_cnt [17] & !\u_key_debounce2|delay_cnt[16]~54 ))

	.dataa(gnd),
	.datab(\u_key_debounce2|delay_cnt [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key_debounce2|delay_cnt[16]~54 ),
	.combout(\u_key_debounce2|delay_cnt[17]~55_combout ),
	.cout(\u_key_debounce2|delay_cnt[17]~56 ));
// synopsys translate_off
defparam \u_key_debounce2|delay_cnt[17]~55 .lut_mask = 16'hC303;
defparam \u_key_debounce2|delay_cnt[17]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y39_N15
dffeas \u_key_debounce2|delay_cnt[17] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce2|delay_cnt[17]~55_combout ),
	.asdata(\u_key_debounce2|always0~0_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce2|delay_cnt[13]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce2|delay_cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce2|delay_cnt[17] .is_wysiwyg = "true";
defparam \u_key_debounce2|delay_cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N16
cycloneive_lcell_comb \u_key_debounce2|delay_cnt[18]~57 (
// Equation(s):
// \u_key_debounce2|delay_cnt[18]~57_combout  = (\u_key_debounce2|delay_cnt [18] & ((GND) # (!\u_key_debounce2|delay_cnt[17]~56 ))) # (!\u_key_debounce2|delay_cnt [18] & (\u_key_debounce2|delay_cnt[17]~56  $ (GND)))
// \u_key_debounce2|delay_cnt[18]~58  = CARRY((\u_key_debounce2|delay_cnt [18]) # (!\u_key_debounce2|delay_cnt[17]~56 ))

	.dataa(gnd),
	.datab(\u_key_debounce2|delay_cnt [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key_debounce2|delay_cnt[17]~56 ),
	.combout(\u_key_debounce2|delay_cnt[18]~57_combout ),
	.cout(\u_key_debounce2|delay_cnt[18]~58 ));
// synopsys translate_off
defparam \u_key_debounce2|delay_cnt[18]~57 .lut_mask = 16'h3CCF;
defparam \u_key_debounce2|delay_cnt[18]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y39_N17
dffeas \u_key_debounce2|delay_cnt[18] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce2|delay_cnt[18]~57_combout ),
	.asdata(\u_key_debounce2|always0~0_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce2|delay_cnt[13]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce2|delay_cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce2|delay_cnt[18] .is_wysiwyg = "true";
defparam \u_key_debounce2|delay_cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N18
cycloneive_lcell_comb \u_key_debounce2|delay_cnt[19]~59 (
// Equation(s):
// \u_key_debounce2|delay_cnt[19]~59_combout  = \u_key_debounce2|delay_cnt [19] $ (!\u_key_debounce2|delay_cnt[18]~58 )

	.dataa(gnd),
	.datab(\u_key_debounce2|delay_cnt [19]),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_key_debounce2|delay_cnt[18]~58 ),
	.combout(\u_key_debounce2|delay_cnt[19]~59_combout ),
	.cout());
// synopsys translate_off
defparam \u_key_debounce2|delay_cnt[19]~59 .lut_mask = 16'hC3C3;
defparam \u_key_debounce2|delay_cnt[19]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y39_N19
dffeas \u_key_debounce2|delay_cnt[19] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce2|delay_cnt[19]~59_combout ),
	.asdata(\u_key_debounce2|always0~0_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce2|delay_cnt[13]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce2|delay_cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce2|delay_cnt[19] .is_wysiwyg = "true";
defparam \u_key_debounce2|delay_cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N26
cycloneive_lcell_comb \u_key_debounce2|Equal0~5 (
// Equation(s):
// \u_key_debounce2|Equal0~5_combout  = (\u_key_debounce2|Equal0~4_combout  & (!\u_key_debounce2|delay_cnt [19] & (!\u_key_debounce2|delay_cnt [17] & !\u_key_debounce2|delay_cnt [18])))

	.dataa(\u_key_debounce2|Equal0~4_combout ),
	.datab(\u_key_debounce2|delay_cnt [19]),
	.datac(\u_key_debounce2|delay_cnt [17]),
	.datad(\u_key_debounce2|delay_cnt [18]),
	.cin(gnd),
	.combout(\u_key_debounce2|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_key_debounce2|Equal0~5 .lut_mask = 16'h0002;
defparam \u_key_debounce2|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N2
cycloneive_lcell_comb \u_key_debounce2|delay_cnt[13]~22 (
// Equation(s):
// \u_key_debounce2|delay_cnt[13]~22_combout  = (\u_key_debounce2|delay_cnt [0] & (\u_key_debounce2|key_reg~q  $ (((!\key[2]~input_o ))))) # (!\u_key_debounce2|delay_cnt [0] & ((\u_key_debounce2|Equal0~5_combout ) # (\u_key_debounce2|key_reg~q  $ 
// (!\key[2]~input_o ))))

	.dataa(\u_key_debounce2|delay_cnt [0]),
	.datab(\u_key_debounce2|key_reg~q ),
	.datac(\u_key_debounce2|Equal0~5_combout ),
	.datad(\key[2]~input_o ),
	.cin(gnd),
	.combout(\u_key_debounce2|delay_cnt[13]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u_key_debounce2|delay_cnt[13]~22 .lut_mask = 16'hDC73;
defparam \u_key_debounce2|delay_cnt[13]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y40_N13
dffeas \u_key_debounce2|delay_cnt[0] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce2|delay_cnt[0]~20_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce2|delay_cnt[13]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce2|delay_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce2|delay_cnt[0] .is_wysiwyg = "true";
defparam \u_key_debounce2|delay_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N10
cycloneive_lcell_comb \u_key_debounce2|Equal0~6 (
// Equation(s):
// \u_key_debounce2|Equal0~6_combout  = (\u_key_debounce2|delay_cnt [0] & \u_key_debounce2|Equal0~5_combout )

	.dataa(\u_key_debounce2|delay_cnt [0]),
	.datab(gnd),
	.datac(\u_key_debounce2|Equal0~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_key_debounce2|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_key_debounce2|Equal0~6 .lut_mask = 16'hA0A0;
defparam \u_key_debounce2|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y40_N11
dffeas \u_key_debounce2|flag (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce2|Equal0~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce2|flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce2|flag .is_wysiwyg = "true";
defparam \u_key_debounce2|flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N8
cycloneive_lcell_comb \u_key_debounce2|key_value~0 (
// Equation(s):
// \u_key_debounce2|key_value~0_combout  = (\u_key_debounce2|delay_cnt [0] & ((\u_key_debounce2|Equal0~5_combout  & ((!\key[2]~input_o ))) # (!\u_key_debounce2|Equal0~5_combout  & (\u_key_debounce2|key_value~q )))) # (!\u_key_debounce2|delay_cnt [0] & 
// (((\u_key_debounce2|key_value~q ))))

	.dataa(\u_key_debounce2|delay_cnt [0]),
	.datab(\u_key_debounce2|Equal0~5_combout ),
	.datac(\u_key_debounce2|key_value~q ),
	.datad(\key[2]~input_o ),
	.cin(gnd),
	.combout(\u_key_debounce2|key_value~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_key_debounce2|key_value~0 .lut_mask = 16'h70F8;
defparam \u_key_debounce2|key_value~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y40_N9
dffeas \u_key_debounce2|key_value (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce2|key_value~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce2|key_value~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce2|key_value .is_wysiwyg = "true";
defparam \u_key_debounce2|key_value .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N12
cycloneive_lcell_comb \u_key_debounce0|delay_cnt[0]~20 (
// Equation(s):
// \u_key_debounce0|delay_cnt[0]~20_combout  = \u_key_debounce0|delay_cnt [0] $ (VCC)
// \u_key_debounce0|delay_cnt[0]~21  = CARRY(\u_key_debounce0|delay_cnt [0])

	.dataa(\u_key_debounce0|delay_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_key_debounce0|delay_cnt[0]~20_combout ),
	.cout(\u_key_debounce0|delay_cnt[0]~21 ));
// synopsys translate_off
defparam \u_key_debounce0|delay_cnt[0]~20 .lut_mask = 16'h55AA;
defparam \u_key_debounce0|delay_cnt[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \key[0]~input (
	.i(key[0]),
	.ibar(gnd),
	.o(\key[0]~input_o ));
// synopsys translate_off
defparam \key[0]~input .bus_hold = "false";
defparam \key[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N28
cycloneive_lcell_comb \u_key_debounce0|key_reg~0 (
// Equation(s):
// \u_key_debounce0|key_reg~0_combout  = !\key[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\key[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_key_debounce0|key_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_key_debounce0|key_reg~0 .lut_mask = 16'h0F0F;
defparam \u_key_debounce0|key_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y42_N29
dffeas \u_key_debounce0|key_reg (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce0|key_reg~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce0|key_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce0|key_reg .is_wysiwyg = "true";
defparam \u_key_debounce0|key_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N14
cycloneive_lcell_comb \u_key_debounce0|delay_cnt[1]~23 (
// Equation(s):
// \u_key_debounce0|delay_cnt[1]~23_combout  = (\u_key_debounce0|delay_cnt [1] & (\u_key_debounce0|delay_cnt[0]~21  & VCC)) # (!\u_key_debounce0|delay_cnt [1] & (!\u_key_debounce0|delay_cnt[0]~21 ))
// \u_key_debounce0|delay_cnt[1]~24  = CARRY((!\u_key_debounce0|delay_cnt [1] & !\u_key_debounce0|delay_cnt[0]~21 ))

	.dataa(gnd),
	.datab(\u_key_debounce0|delay_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key_debounce0|delay_cnt[0]~21 ),
	.combout(\u_key_debounce0|delay_cnt[1]~23_combout ),
	.cout(\u_key_debounce0|delay_cnt[1]~24 ));
// synopsys translate_off
defparam \u_key_debounce0|delay_cnt[1]~23 .lut_mask = 16'hC303;
defparam \u_key_debounce0|delay_cnt[1]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y43_N15
dffeas \u_key_debounce0|delay_cnt[1] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce0|delay_cnt[1]~23_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce0|delay_cnt[16]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce0|delay_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce0|delay_cnt[1] .is_wysiwyg = "true";
defparam \u_key_debounce0|delay_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N16
cycloneive_lcell_comb \u_key_debounce0|delay_cnt[2]~25 (
// Equation(s):
// \u_key_debounce0|delay_cnt[2]~25_combout  = (\u_key_debounce0|delay_cnt [2] & ((GND) # (!\u_key_debounce0|delay_cnt[1]~24 ))) # (!\u_key_debounce0|delay_cnt [2] & (\u_key_debounce0|delay_cnt[1]~24  $ (GND)))
// \u_key_debounce0|delay_cnt[2]~26  = CARRY((\u_key_debounce0|delay_cnt [2]) # (!\u_key_debounce0|delay_cnt[1]~24 ))

	.dataa(gnd),
	.datab(\u_key_debounce0|delay_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key_debounce0|delay_cnt[1]~24 ),
	.combout(\u_key_debounce0|delay_cnt[2]~25_combout ),
	.cout(\u_key_debounce0|delay_cnt[2]~26 ));
// synopsys translate_off
defparam \u_key_debounce0|delay_cnt[2]~25 .lut_mask = 16'h3CCF;
defparam \u_key_debounce0|delay_cnt[2]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y43_N17
dffeas \u_key_debounce0|delay_cnt[2] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce0|delay_cnt[2]~25_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce0|delay_cnt[16]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce0|delay_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce0|delay_cnt[2] .is_wysiwyg = "true";
defparam \u_key_debounce0|delay_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N18
cycloneive_lcell_comb \u_key_debounce0|delay_cnt[3]~27 (
// Equation(s):
// \u_key_debounce0|delay_cnt[3]~27_combout  = (\u_key_debounce0|delay_cnt [3] & (\u_key_debounce0|delay_cnt[2]~26  & VCC)) # (!\u_key_debounce0|delay_cnt [3] & (!\u_key_debounce0|delay_cnt[2]~26 ))
// \u_key_debounce0|delay_cnt[3]~28  = CARRY((!\u_key_debounce0|delay_cnt [3] & !\u_key_debounce0|delay_cnt[2]~26 ))

	.dataa(gnd),
	.datab(\u_key_debounce0|delay_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key_debounce0|delay_cnt[2]~26 ),
	.combout(\u_key_debounce0|delay_cnt[3]~27_combout ),
	.cout(\u_key_debounce0|delay_cnt[3]~28 ));
// synopsys translate_off
defparam \u_key_debounce0|delay_cnt[3]~27 .lut_mask = 16'hC303;
defparam \u_key_debounce0|delay_cnt[3]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y43_N19
dffeas \u_key_debounce0|delay_cnt[3] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce0|delay_cnt[3]~27_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce0|delay_cnt[16]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce0|delay_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce0|delay_cnt[3] .is_wysiwyg = "true";
defparam \u_key_debounce0|delay_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N20
cycloneive_lcell_comb \u_key_debounce0|delay_cnt[4]~29 (
// Equation(s):
// \u_key_debounce0|delay_cnt[4]~29_combout  = (\u_key_debounce0|delay_cnt [4] & ((GND) # (!\u_key_debounce0|delay_cnt[3]~28 ))) # (!\u_key_debounce0|delay_cnt [4] & (\u_key_debounce0|delay_cnt[3]~28  $ (GND)))
// \u_key_debounce0|delay_cnt[4]~30  = CARRY((\u_key_debounce0|delay_cnt [4]) # (!\u_key_debounce0|delay_cnt[3]~28 ))

	.dataa(gnd),
	.datab(\u_key_debounce0|delay_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key_debounce0|delay_cnt[3]~28 ),
	.combout(\u_key_debounce0|delay_cnt[4]~29_combout ),
	.cout(\u_key_debounce0|delay_cnt[4]~30 ));
// synopsys translate_off
defparam \u_key_debounce0|delay_cnt[4]~29 .lut_mask = 16'h3CCF;
defparam \u_key_debounce0|delay_cnt[4]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y43_N21
dffeas \u_key_debounce0|delay_cnt[4] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce0|delay_cnt[4]~29_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce0|delay_cnt[16]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce0|delay_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce0|delay_cnt[4] .is_wysiwyg = "true";
defparam \u_key_debounce0|delay_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N22
cycloneive_lcell_comb \u_key_debounce0|delay_cnt[5]~31 (
// Equation(s):
// \u_key_debounce0|delay_cnt[5]~31_combout  = (\u_key_debounce0|delay_cnt [5] & (\u_key_debounce0|delay_cnt[4]~30  & VCC)) # (!\u_key_debounce0|delay_cnt [5] & (!\u_key_debounce0|delay_cnt[4]~30 ))
// \u_key_debounce0|delay_cnt[5]~32  = CARRY((!\u_key_debounce0|delay_cnt [5] & !\u_key_debounce0|delay_cnt[4]~30 ))

	.dataa(\u_key_debounce0|delay_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key_debounce0|delay_cnt[4]~30 ),
	.combout(\u_key_debounce0|delay_cnt[5]~31_combout ),
	.cout(\u_key_debounce0|delay_cnt[5]~32 ));
// synopsys translate_off
defparam \u_key_debounce0|delay_cnt[5]~31 .lut_mask = 16'hA505;
defparam \u_key_debounce0|delay_cnt[5]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y43_N23
dffeas \u_key_debounce0|delay_cnt[5] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce0|delay_cnt[5]~31_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce0|delay_cnt[16]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce0|delay_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce0|delay_cnt[5] .is_wysiwyg = "true";
defparam \u_key_debounce0|delay_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N24
cycloneive_lcell_comb \u_key_debounce0|delay_cnt[6]~33 (
// Equation(s):
// \u_key_debounce0|delay_cnt[6]~33_combout  = (\u_key_debounce0|delay_cnt [6] & ((GND) # (!\u_key_debounce0|delay_cnt[5]~32 ))) # (!\u_key_debounce0|delay_cnt [6] & (\u_key_debounce0|delay_cnt[5]~32  $ (GND)))
// \u_key_debounce0|delay_cnt[6]~34  = CARRY((\u_key_debounce0|delay_cnt [6]) # (!\u_key_debounce0|delay_cnt[5]~32 ))

	.dataa(gnd),
	.datab(\u_key_debounce0|delay_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key_debounce0|delay_cnt[5]~32 ),
	.combout(\u_key_debounce0|delay_cnt[6]~33_combout ),
	.cout(\u_key_debounce0|delay_cnt[6]~34 ));
// synopsys translate_off
defparam \u_key_debounce0|delay_cnt[6]~33 .lut_mask = 16'h3CCF;
defparam \u_key_debounce0|delay_cnt[6]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N10
cycloneive_lcell_comb \u_key_debounce0|always0~0 (
// Equation(s):
// \u_key_debounce0|always0~0_combout  = \u_key_debounce0|key_reg~q  $ (!\key[0]~input_o )

	.dataa(\u_key_debounce0|key_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\key[0]~input_o ),
	.cin(gnd),
	.combout(\u_key_debounce0|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_key_debounce0|always0~0 .lut_mask = 16'hAA55;
defparam \u_key_debounce0|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y43_N25
dffeas \u_key_debounce0|delay_cnt[6] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce0|delay_cnt[6]~33_combout ),
	.asdata(\u_key_debounce0|always0~0_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce0|delay_cnt[16]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce0|delay_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce0|delay_cnt[6] .is_wysiwyg = "true";
defparam \u_key_debounce0|delay_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N26
cycloneive_lcell_comb \u_key_debounce0|delay_cnt[7]~35 (
// Equation(s):
// \u_key_debounce0|delay_cnt[7]~35_combout  = (\u_key_debounce0|delay_cnt [7] & (\u_key_debounce0|delay_cnt[6]~34  & VCC)) # (!\u_key_debounce0|delay_cnt [7] & (!\u_key_debounce0|delay_cnt[6]~34 ))
// \u_key_debounce0|delay_cnt[7]~36  = CARRY((!\u_key_debounce0|delay_cnt [7] & !\u_key_debounce0|delay_cnt[6]~34 ))

	.dataa(\u_key_debounce0|delay_cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key_debounce0|delay_cnt[6]~34 ),
	.combout(\u_key_debounce0|delay_cnt[7]~35_combout ),
	.cout(\u_key_debounce0|delay_cnt[7]~36 ));
// synopsys translate_off
defparam \u_key_debounce0|delay_cnt[7]~35 .lut_mask = 16'hA505;
defparam \u_key_debounce0|delay_cnt[7]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y43_N27
dffeas \u_key_debounce0|delay_cnt[7] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce0|delay_cnt[7]~35_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce0|delay_cnt[16]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce0|delay_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce0|delay_cnt[7] .is_wysiwyg = "true";
defparam \u_key_debounce0|delay_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N28
cycloneive_lcell_comb \u_key_debounce0|delay_cnt[8]~37 (
// Equation(s):
// \u_key_debounce0|delay_cnt[8]~37_combout  = (\u_key_debounce0|delay_cnt [8] & ((GND) # (!\u_key_debounce0|delay_cnt[7]~36 ))) # (!\u_key_debounce0|delay_cnt [8] & (\u_key_debounce0|delay_cnt[7]~36  $ (GND)))
// \u_key_debounce0|delay_cnt[8]~38  = CARRY((\u_key_debounce0|delay_cnt [8]) # (!\u_key_debounce0|delay_cnt[7]~36 ))

	.dataa(gnd),
	.datab(\u_key_debounce0|delay_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key_debounce0|delay_cnt[7]~36 ),
	.combout(\u_key_debounce0|delay_cnt[8]~37_combout ),
	.cout(\u_key_debounce0|delay_cnt[8]~38 ));
// synopsys translate_off
defparam \u_key_debounce0|delay_cnt[8]~37 .lut_mask = 16'h3CCF;
defparam \u_key_debounce0|delay_cnt[8]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y43_N29
dffeas \u_key_debounce0|delay_cnt[8] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce0|delay_cnt[8]~37_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce0|delay_cnt[16]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce0|delay_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce0|delay_cnt[8] .is_wysiwyg = "true";
defparam \u_key_debounce0|delay_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N30
cycloneive_lcell_comb \u_key_debounce0|delay_cnt[9]~39 (
// Equation(s):
// \u_key_debounce0|delay_cnt[9]~39_combout  = (\u_key_debounce0|delay_cnt [9] & (\u_key_debounce0|delay_cnt[8]~38  & VCC)) # (!\u_key_debounce0|delay_cnt [9] & (!\u_key_debounce0|delay_cnt[8]~38 ))
// \u_key_debounce0|delay_cnt[9]~40  = CARRY((!\u_key_debounce0|delay_cnt [9] & !\u_key_debounce0|delay_cnt[8]~38 ))

	.dataa(\u_key_debounce0|delay_cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key_debounce0|delay_cnt[8]~38 ),
	.combout(\u_key_debounce0|delay_cnt[9]~39_combout ),
	.cout(\u_key_debounce0|delay_cnt[9]~40 ));
// synopsys translate_off
defparam \u_key_debounce0|delay_cnt[9]~39 .lut_mask = 16'hA505;
defparam \u_key_debounce0|delay_cnt[9]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y43_N31
dffeas \u_key_debounce0|delay_cnt[9] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce0|delay_cnt[9]~39_combout ),
	.asdata(\u_key_debounce0|always0~0_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce0|delay_cnt[16]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce0|delay_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce0|delay_cnt[9] .is_wysiwyg = "true";
defparam \u_key_debounce0|delay_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N0
cycloneive_lcell_comb \u_key_debounce0|delay_cnt[10]~41 (
// Equation(s):
// \u_key_debounce0|delay_cnt[10]~41_combout  = (\u_key_debounce0|delay_cnt [10] & ((GND) # (!\u_key_debounce0|delay_cnt[9]~40 ))) # (!\u_key_debounce0|delay_cnt [10] & (\u_key_debounce0|delay_cnt[9]~40  $ (GND)))
// \u_key_debounce0|delay_cnt[10]~42  = CARRY((\u_key_debounce0|delay_cnt [10]) # (!\u_key_debounce0|delay_cnt[9]~40 ))

	.dataa(gnd),
	.datab(\u_key_debounce0|delay_cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key_debounce0|delay_cnt[9]~40 ),
	.combout(\u_key_debounce0|delay_cnt[10]~41_combout ),
	.cout(\u_key_debounce0|delay_cnt[10]~42 ));
// synopsys translate_off
defparam \u_key_debounce0|delay_cnt[10]~41 .lut_mask = 16'h3CCF;
defparam \u_key_debounce0|delay_cnt[10]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y42_N1
dffeas \u_key_debounce0|delay_cnt[10] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce0|delay_cnt[10]~41_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce0|delay_cnt[16]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce0|delay_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce0|delay_cnt[10] .is_wysiwyg = "true";
defparam \u_key_debounce0|delay_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N2
cycloneive_lcell_comb \u_key_debounce0|delay_cnt[11]~43 (
// Equation(s):
// \u_key_debounce0|delay_cnt[11]~43_combout  = (\u_key_debounce0|delay_cnt [11] & (\u_key_debounce0|delay_cnt[10]~42  & VCC)) # (!\u_key_debounce0|delay_cnt [11] & (!\u_key_debounce0|delay_cnt[10]~42 ))
// \u_key_debounce0|delay_cnt[11]~44  = CARRY((!\u_key_debounce0|delay_cnt [11] & !\u_key_debounce0|delay_cnt[10]~42 ))

	.dataa(gnd),
	.datab(\u_key_debounce0|delay_cnt [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key_debounce0|delay_cnt[10]~42 ),
	.combout(\u_key_debounce0|delay_cnt[11]~43_combout ),
	.cout(\u_key_debounce0|delay_cnt[11]~44 ));
// synopsys translate_off
defparam \u_key_debounce0|delay_cnt[11]~43 .lut_mask = 16'hC303;
defparam \u_key_debounce0|delay_cnt[11]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y42_N3
dffeas \u_key_debounce0|delay_cnt[11] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce0|delay_cnt[11]~43_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce0|delay_cnt[16]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce0|delay_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce0|delay_cnt[11] .is_wysiwyg = "true";
defparam \u_key_debounce0|delay_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N4
cycloneive_lcell_comb \u_key_debounce0|delay_cnt[12]~45 (
// Equation(s):
// \u_key_debounce0|delay_cnt[12]~45_combout  = (\u_key_debounce0|delay_cnt [12] & ((GND) # (!\u_key_debounce0|delay_cnt[11]~44 ))) # (!\u_key_debounce0|delay_cnt [12] & (\u_key_debounce0|delay_cnt[11]~44  $ (GND)))
// \u_key_debounce0|delay_cnt[12]~46  = CARRY((\u_key_debounce0|delay_cnt [12]) # (!\u_key_debounce0|delay_cnt[11]~44 ))

	.dataa(gnd),
	.datab(\u_key_debounce0|delay_cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key_debounce0|delay_cnt[11]~44 ),
	.combout(\u_key_debounce0|delay_cnt[12]~45_combout ),
	.cout(\u_key_debounce0|delay_cnt[12]~46 ));
// synopsys translate_off
defparam \u_key_debounce0|delay_cnt[12]~45 .lut_mask = 16'h3CCF;
defparam \u_key_debounce0|delay_cnt[12]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y42_N5
dffeas \u_key_debounce0|delay_cnt[12] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce0|delay_cnt[12]~45_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce0|delay_cnt[16]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce0|delay_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce0|delay_cnt[12] .is_wysiwyg = "true";
defparam \u_key_debounce0|delay_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N6
cycloneive_lcell_comb \u_key_debounce0|delay_cnt[13]~47 (
// Equation(s):
// \u_key_debounce0|delay_cnt[13]~47_combout  = (\u_key_debounce0|delay_cnt [13] & (\u_key_debounce0|delay_cnt[12]~46  & VCC)) # (!\u_key_debounce0|delay_cnt [13] & (!\u_key_debounce0|delay_cnt[12]~46 ))
// \u_key_debounce0|delay_cnt[13]~48  = CARRY((!\u_key_debounce0|delay_cnt [13] & !\u_key_debounce0|delay_cnt[12]~46 ))

	.dataa(\u_key_debounce0|delay_cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key_debounce0|delay_cnt[12]~46 ),
	.combout(\u_key_debounce0|delay_cnt[13]~47_combout ),
	.cout(\u_key_debounce0|delay_cnt[13]~48 ));
// synopsys translate_off
defparam \u_key_debounce0|delay_cnt[13]~47 .lut_mask = 16'hA505;
defparam \u_key_debounce0|delay_cnt[13]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y42_N7
dffeas \u_key_debounce0|delay_cnt[13] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce0|delay_cnt[13]~47_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce0|delay_cnt[16]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce0|delay_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce0|delay_cnt[13] .is_wysiwyg = "true";
defparam \u_key_debounce0|delay_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N8
cycloneive_lcell_comb \u_key_debounce0|delay_cnt[14]~49 (
// Equation(s):
// \u_key_debounce0|delay_cnt[14]~49_combout  = (\u_key_debounce0|delay_cnt [14] & ((GND) # (!\u_key_debounce0|delay_cnt[13]~48 ))) # (!\u_key_debounce0|delay_cnt [14] & (\u_key_debounce0|delay_cnt[13]~48  $ (GND)))
// \u_key_debounce0|delay_cnt[14]~50  = CARRY((\u_key_debounce0|delay_cnt [14]) # (!\u_key_debounce0|delay_cnt[13]~48 ))

	.dataa(gnd),
	.datab(\u_key_debounce0|delay_cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key_debounce0|delay_cnt[13]~48 ),
	.combout(\u_key_debounce0|delay_cnt[14]~49_combout ),
	.cout(\u_key_debounce0|delay_cnt[14]~50 ));
// synopsys translate_off
defparam \u_key_debounce0|delay_cnt[14]~49 .lut_mask = 16'h3CCF;
defparam \u_key_debounce0|delay_cnt[14]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y42_N9
dffeas \u_key_debounce0|delay_cnt[14] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce0|delay_cnt[14]~49_combout ),
	.asdata(\u_key_debounce0|always0~0_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce0|delay_cnt[16]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce0|delay_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce0|delay_cnt[14] .is_wysiwyg = "true";
defparam \u_key_debounce0|delay_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N10
cycloneive_lcell_comb \u_key_debounce0|delay_cnt[15]~51 (
// Equation(s):
// \u_key_debounce0|delay_cnt[15]~51_combout  = (\u_key_debounce0|delay_cnt [15] & (\u_key_debounce0|delay_cnt[14]~50  & VCC)) # (!\u_key_debounce0|delay_cnt [15] & (!\u_key_debounce0|delay_cnt[14]~50 ))
// \u_key_debounce0|delay_cnt[15]~52  = CARRY((!\u_key_debounce0|delay_cnt [15] & !\u_key_debounce0|delay_cnt[14]~50 ))

	.dataa(\u_key_debounce0|delay_cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key_debounce0|delay_cnt[14]~50 ),
	.combout(\u_key_debounce0|delay_cnt[15]~51_combout ),
	.cout(\u_key_debounce0|delay_cnt[15]~52 ));
// synopsys translate_off
defparam \u_key_debounce0|delay_cnt[15]~51 .lut_mask = 16'hA505;
defparam \u_key_debounce0|delay_cnt[15]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y42_N11
dffeas \u_key_debounce0|delay_cnt[15] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce0|delay_cnt[15]~51_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce0|delay_cnt[16]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce0|delay_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce0|delay_cnt[15] .is_wysiwyg = "true";
defparam \u_key_debounce0|delay_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N12
cycloneive_lcell_comb \u_key_debounce0|delay_cnt[16]~53 (
// Equation(s):
// \u_key_debounce0|delay_cnt[16]~53_combout  = (\u_key_debounce0|delay_cnt [16] & ((GND) # (!\u_key_debounce0|delay_cnt[15]~52 ))) # (!\u_key_debounce0|delay_cnt [16] & (\u_key_debounce0|delay_cnt[15]~52  $ (GND)))
// \u_key_debounce0|delay_cnt[16]~54  = CARRY((\u_key_debounce0|delay_cnt [16]) # (!\u_key_debounce0|delay_cnt[15]~52 ))

	.dataa(\u_key_debounce0|delay_cnt [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key_debounce0|delay_cnt[15]~52 ),
	.combout(\u_key_debounce0|delay_cnt[16]~53_combout ),
	.cout(\u_key_debounce0|delay_cnt[16]~54 ));
// synopsys translate_off
defparam \u_key_debounce0|delay_cnt[16]~53 .lut_mask = 16'h5AAF;
defparam \u_key_debounce0|delay_cnt[16]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y42_N13
dffeas \u_key_debounce0|delay_cnt[16] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce0|delay_cnt[16]~53_combout ),
	.asdata(\u_key_debounce0|always0~0_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce0|delay_cnt[16]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce0|delay_cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce0|delay_cnt[16] .is_wysiwyg = "true";
defparam \u_key_debounce0|delay_cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N30
cycloneive_lcell_comb \u_key_debounce0|Equal0~3 (
// Equation(s):
// \u_key_debounce0|Equal0~3_combout  = (!\u_key_debounce0|delay_cnt [16] & (!\u_key_debounce0|delay_cnt [13] & (!\u_key_debounce0|delay_cnt [14] & !\u_key_debounce0|delay_cnt [15])))

	.dataa(\u_key_debounce0|delay_cnt [16]),
	.datab(\u_key_debounce0|delay_cnt [13]),
	.datac(\u_key_debounce0|delay_cnt [14]),
	.datad(\u_key_debounce0|delay_cnt [15]),
	.cin(gnd),
	.combout(\u_key_debounce0|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_key_debounce0|Equal0~3 .lut_mask = 16'h0001;
defparam \u_key_debounce0|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N20
cycloneive_lcell_comb \u_key_debounce0|Equal0~2 (
// Equation(s):
// \u_key_debounce0|Equal0~2_combout  = (!\u_key_debounce0|delay_cnt [9] & (!\u_key_debounce0|delay_cnt [11] & (!\u_key_debounce0|delay_cnt [12] & !\u_key_debounce0|delay_cnt [10])))

	.dataa(\u_key_debounce0|delay_cnt [9]),
	.datab(\u_key_debounce0|delay_cnt [11]),
	.datac(\u_key_debounce0|delay_cnt [12]),
	.datad(\u_key_debounce0|delay_cnt [10]),
	.cin(gnd),
	.combout(\u_key_debounce0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_key_debounce0|Equal0~2 .lut_mask = 16'h0001;
defparam \u_key_debounce0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N6
cycloneive_lcell_comb \u_key_debounce0|Equal0~1 (
// Equation(s):
// \u_key_debounce0|Equal0~1_combout  = (!\u_key_debounce0|delay_cnt [7] & (!\u_key_debounce0|delay_cnt [8] & (!\u_key_debounce0|delay_cnt [5] & !\u_key_debounce0|delay_cnt [6])))

	.dataa(\u_key_debounce0|delay_cnt [7]),
	.datab(\u_key_debounce0|delay_cnt [8]),
	.datac(\u_key_debounce0|delay_cnt [5]),
	.datad(\u_key_debounce0|delay_cnt [6]),
	.cin(gnd),
	.combout(\u_key_debounce0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_key_debounce0|Equal0~1 .lut_mask = 16'h0001;
defparam \u_key_debounce0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N4
cycloneive_lcell_comb \u_key_debounce0|Equal0~0 (
// Equation(s):
// \u_key_debounce0|Equal0~0_combout  = (!\u_key_debounce0|delay_cnt [4] & (!\u_key_debounce0|delay_cnt [3] & (!\u_key_debounce0|delay_cnt [1] & !\u_key_debounce0|delay_cnt [2])))

	.dataa(\u_key_debounce0|delay_cnt [4]),
	.datab(\u_key_debounce0|delay_cnt [3]),
	.datac(\u_key_debounce0|delay_cnt [1]),
	.datad(\u_key_debounce0|delay_cnt [2]),
	.cin(gnd),
	.combout(\u_key_debounce0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_key_debounce0|Equal0~0 .lut_mask = 16'h0001;
defparam \u_key_debounce0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N24
cycloneive_lcell_comb \u_key_debounce0|Equal0~4 (
// Equation(s):
// \u_key_debounce0|Equal0~4_combout  = (\u_key_debounce0|Equal0~3_combout  & (\u_key_debounce0|Equal0~2_combout  & (\u_key_debounce0|Equal0~1_combout  & \u_key_debounce0|Equal0~0_combout )))

	.dataa(\u_key_debounce0|Equal0~3_combout ),
	.datab(\u_key_debounce0|Equal0~2_combout ),
	.datac(\u_key_debounce0|Equal0~1_combout ),
	.datad(\u_key_debounce0|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u_key_debounce0|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_key_debounce0|Equal0~4 .lut_mask = 16'h8000;
defparam \u_key_debounce0|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N14
cycloneive_lcell_comb \u_key_debounce0|delay_cnt[17]~55 (
// Equation(s):
// \u_key_debounce0|delay_cnt[17]~55_combout  = (\u_key_debounce0|delay_cnt [17] & (\u_key_debounce0|delay_cnt[16]~54  & VCC)) # (!\u_key_debounce0|delay_cnt [17] & (!\u_key_debounce0|delay_cnt[16]~54 ))
// \u_key_debounce0|delay_cnt[17]~56  = CARRY((!\u_key_debounce0|delay_cnt [17] & !\u_key_debounce0|delay_cnt[16]~54 ))

	.dataa(gnd),
	.datab(\u_key_debounce0|delay_cnt [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key_debounce0|delay_cnt[16]~54 ),
	.combout(\u_key_debounce0|delay_cnt[17]~55_combout ),
	.cout(\u_key_debounce0|delay_cnt[17]~56 ));
// synopsys translate_off
defparam \u_key_debounce0|delay_cnt[17]~55 .lut_mask = 16'hC303;
defparam \u_key_debounce0|delay_cnt[17]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y42_N15
dffeas \u_key_debounce0|delay_cnt[17] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce0|delay_cnt[17]~55_combout ),
	.asdata(\u_key_debounce0|always0~0_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce0|delay_cnt[16]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce0|delay_cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce0|delay_cnt[17] .is_wysiwyg = "true";
defparam \u_key_debounce0|delay_cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N16
cycloneive_lcell_comb \u_key_debounce0|delay_cnt[18]~57 (
// Equation(s):
// \u_key_debounce0|delay_cnt[18]~57_combout  = (\u_key_debounce0|delay_cnt [18] & ((GND) # (!\u_key_debounce0|delay_cnt[17]~56 ))) # (!\u_key_debounce0|delay_cnt [18] & (\u_key_debounce0|delay_cnt[17]~56  $ (GND)))
// \u_key_debounce0|delay_cnt[18]~58  = CARRY((\u_key_debounce0|delay_cnt [18]) # (!\u_key_debounce0|delay_cnt[17]~56 ))

	.dataa(gnd),
	.datab(\u_key_debounce0|delay_cnt [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key_debounce0|delay_cnt[17]~56 ),
	.combout(\u_key_debounce0|delay_cnt[18]~57_combout ),
	.cout(\u_key_debounce0|delay_cnt[18]~58 ));
// synopsys translate_off
defparam \u_key_debounce0|delay_cnt[18]~57 .lut_mask = 16'h3CCF;
defparam \u_key_debounce0|delay_cnt[18]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y42_N17
dffeas \u_key_debounce0|delay_cnt[18] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce0|delay_cnt[18]~57_combout ),
	.asdata(\u_key_debounce0|always0~0_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce0|delay_cnt[16]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce0|delay_cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce0|delay_cnt[18] .is_wysiwyg = "true";
defparam \u_key_debounce0|delay_cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N18
cycloneive_lcell_comb \u_key_debounce0|delay_cnt[19]~59 (
// Equation(s):
// \u_key_debounce0|delay_cnt[19]~59_combout  = \u_key_debounce0|delay_cnt [19] $ (!\u_key_debounce0|delay_cnt[18]~58 )

	.dataa(gnd),
	.datab(\u_key_debounce0|delay_cnt [19]),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_key_debounce0|delay_cnt[18]~58 ),
	.combout(\u_key_debounce0|delay_cnt[19]~59_combout ),
	.cout());
// synopsys translate_off
defparam \u_key_debounce0|delay_cnt[19]~59 .lut_mask = 16'hC3C3;
defparam \u_key_debounce0|delay_cnt[19]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y42_N19
dffeas \u_key_debounce0|delay_cnt[19] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce0|delay_cnt[19]~59_combout ),
	.asdata(\u_key_debounce0|always0~0_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce0|delay_cnt[16]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce0|delay_cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce0|delay_cnt[19] .is_wysiwyg = "true";
defparam \u_key_debounce0|delay_cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N26
cycloneive_lcell_comb \u_key_debounce0|Equal0~5 (
// Equation(s):
// \u_key_debounce0|Equal0~5_combout  = (\u_key_debounce0|Equal0~4_combout  & (!\u_key_debounce0|delay_cnt [19] & (!\u_key_debounce0|delay_cnt [17] & !\u_key_debounce0|delay_cnt [18])))

	.dataa(\u_key_debounce0|Equal0~4_combout ),
	.datab(\u_key_debounce0|delay_cnt [19]),
	.datac(\u_key_debounce0|delay_cnt [17]),
	.datad(\u_key_debounce0|delay_cnt [18]),
	.cin(gnd),
	.combout(\u_key_debounce0|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_key_debounce0|Equal0~5 .lut_mask = 16'h0002;
defparam \u_key_debounce0|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N0
cycloneive_lcell_comb \u_key_debounce0|delay_cnt[16]~22 (
// Equation(s):
// \u_key_debounce0|delay_cnt[16]~22_combout  = (\u_key_debounce0|Equal0~5_combout  & ((\u_key_debounce0|key_reg~q  $ (!\key[0]~input_o )) # (!\u_key_debounce0|delay_cnt [0]))) # (!\u_key_debounce0|Equal0~5_combout  & (\u_key_debounce0|key_reg~q  $ 
// ((!\key[0]~input_o ))))

	.dataa(\u_key_debounce0|key_reg~q ),
	.datab(\key[0]~input_o ),
	.datac(\u_key_debounce0|Equal0~5_combout ),
	.datad(\u_key_debounce0|delay_cnt [0]),
	.cin(gnd),
	.combout(\u_key_debounce0|delay_cnt[16]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u_key_debounce0|delay_cnt[16]~22 .lut_mask = 16'h99F9;
defparam \u_key_debounce0|delay_cnt[16]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y43_N13
dffeas \u_key_debounce0|delay_cnt[0] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce0|delay_cnt[0]~20_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce0|delay_cnt[16]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce0|delay_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce0|delay_cnt[0] .is_wysiwyg = "true";
defparam \u_key_debounce0|delay_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N2
cycloneive_lcell_comb \u_key_debounce0|Equal0~6 (
// Equation(s):
// \u_key_debounce0|Equal0~6_combout  = (\u_key_debounce0|delay_cnt [0] & \u_key_debounce0|Equal0~5_combout )

	.dataa(\u_key_debounce0|delay_cnt [0]),
	.datab(gnd),
	.datac(\u_key_debounce0|Equal0~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_key_debounce0|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_key_debounce0|Equal0~6 .lut_mask = 16'hA0A0;
defparam \u_key_debounce0|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y43_N3
dffeas \u_key_debounce0|flag (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce0|Equal0~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce0|flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce0|flag .is_wysiwyg = "true";
defparam \u_key_debounce0|flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N12
cycloneive_lcell_comb \u_key_debounce1|delay_cnt[0]~20 (
// Equation(s):
// \u_key_debounce1|delay_cnt[0]~20_combout  = \u_key_debounce1|delay_cnt [0] $ (VCC)
// \u_key_debounce1|delay_cnt[0]~21  = CARRY(\u_key_debounce1|delay_cnt [0])

	.dataa(gnd),
	.datab(\u_key_debounce1|delay_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_key_debounce1|delay_cnt[0]~20_combout ),
	.cout(\u_key_debounce1|delay_cnt[0]~21 ));
// synopsys translate_off
defparam \u_key_debounce1|delay_cnt[0]~20 .lut_mask = 16'h33CC;
defparam \u_key_debounce1|delay_cnt[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \key[1]~input (
	.i(key[1]),
	.ibar(gnd),
	.o(\key[1]~input_o ));
// synopsys translate_off
defparam \key[1]~input .bus_hold = "false";
defparam \key[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N6
cycloneive_lcell_comb \u_key_debounce1|key_reg~0 (
// Equation(s):
// \u_key_debounce1|key_reg~0_combout  = !\key[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\key[1]~input_o ),
	.cin(gnd),
	.combout(\u_key_debounce1|key_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_key_debounce1|key_reg~0 .lut_mask = 16'h00FF;
defparam \u_key_debounce1|key_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y40_N7
dffeas \u_key_debounce1|key_reg (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce1|key_reg~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce1|key_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce1|key_reg .is_wysiwyg = "true";
defparam \u_key_debounce1|key_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N8
cycloneive_lcell_comb \u_key_debounce1|delay_cnt[7]~22 (
// Equation(s):
// \u_key_debounce1|delay_cnt[7]~22_combout  = (\u_key_debounce1|delay_cnt [0] & (\u_key_debounce1|key_reg~q  $ (((!\key[1]~input_o ))))) # (!\u_key_debounce1|delay_cnt [0] & ((\u_key_debounce1|Equal0~5_combout ) # (\u_key_debounce1|key_reg~q  $ 
// (!\key[1]~input_o ))))

	.dataa(\u_key_debounce1|key_reg~q ),
	.datab(\u_key_debounce1|delay_cnt [0]),
	.datac(\u_key_debounce1|Equal0~5_combout ),
	.datad(\key[1]~input_o ),
	.cin(gnd),
	.combout(\u_key_debounce1|delay_cnt[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u_key_debounce1|delay_cnt[7]~22 .lut_mask = 16'hBA75;
defparam \u_key_debounce1|delay_cnt[7]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y40_N13
dffeas \u_key_debounce1|delay_cnt[0] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce1|delay_cnt[0]~20_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce1|delay_cnt[7]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce1|delay_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce1|delay_cnt[0] .is_wysiwyg = "true";
defparam \u_key_debounce1|delay_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N14
cycloneive_lcell_comb \u_key_debounce1|delay_cnt[1]~23 (
// Equation(s):
// \u_key_debounce1|delay_cnt[1]~23_combout  = (\u_key_debounce1|delay_cnt [1] & (\u_key_debounce1|delay_cnt[0]~21  & VCC)) # (!\u_key_debounce1|delay_cnt [1] & (!\u_key_debounce1|delay_cnt[0]~21 ))
// \u_key_debounce1|delay_cnt[1]~24  = CARRY((!\u_key_debounce1|delay_cnt [1] & !\u_key_debounce1|delay_cnt[0]~21 ))

	.dataa(gnd),
	.datab(\u_key_debounce1|delay_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key_debounce1|delay_cnt[0]~21 ),
	.combout(\u_key_debounce1|delay_cnt[1]~23_combout ),
	.cout(\u_key_debounce1|delay_cnt[1]~24 ));
// synopsys translate_off
defparam \u_key_debounce1|delay_cnt[1]~23 .lut_mask = 16'hC303;
defparam \u_key_debounce1|delay_cnt[1]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y40_N15
dffeas \u_key_debounce1|delay_cnt[1] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce1|delay_cnt[1]~23_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce1|delay_cnt[7]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce1|delay_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce1|delay_cnt[1] .is_wysiwyg = "true";
defparam \u_key_debounce1|delay_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N16
cycloneive_lcell_comb \u_key_debounce1|delay_cnt[2]~25 (
// Equation(s):
// \u_key_debounce1|delay_cnt[2]~25_combout  = (\u_key_debounce1|delay_cnt [2] & ((GND) # (!\u_key_debounce1|delay_cnt[1]~24 ))) # (!\u_key_debounce1|delay_cnt [2] & (\u_key_debounce1|delay_cnt[1]~24  $ (GND)))
// \u_key_debounce1|delay_cnt[2]~26  = CARRY((\u_key_debounce1|delay_cnt [2]) # (!\u_key_debounce1|delay_cnt[1]~24 ))

	.dataa(gnd),
	.datab(\u_key_debounce1|delay_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key_debounce1|delay_cnt[1]~24 ),
	.combout(\u_key_debounce1|delay_cnt[2]~25_combout ),
	.cout(\u_key_debounce1|delay_cnt[2]~26 ));
// synopsys translate_off
defparam \u_key_debounce1|delay_cnt[2]~25 .lut_mask = 16'h3CCF;
defparam \u_key_debounce1|delay_cnt[2]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y40_N17
dffeas \u_key_debounce1|delay_cnt[2] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce1|delay_cnt[2]~25_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce1|delay_cnt[7]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce1|delay_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce1|delay_cnt[2] .is_wysiwyg = "true";
defparam \u_key_debounce1|delay_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N18
cycloneive_lcell_comb \u_key_debounce1|delay_cnt[3]~27 (
// Equation(s):
// \u_key_debounce1|delay_cnt[3]~27_combout  = (\u_key_debounce1|delay_cnt [3] & (\u_key_debounce1|delay_cnt[2]~26  & VCC)) # (!\u_key_debounce1|delay_cnt [3] & (!\u_key_debounce1|delay_cnt[2]~26 ))
// \u_key_debounce1|delay_cnt[3]~28  = CARRY((!\u_key_debounce1|delay_cnt [3] & !\u_key_debounce1|delay_cnt[2]~26 ))

	.dataa(gnd),
	.datab(\u_key_debounce1|delay_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key_debounce1|delay_cnt[2]~26 ),
	.combout(\u_key_debounce1|delay_cnt[3]~27_combout ),
	.cout(\u_key_debounce1|delay_cnt[3]~28 ));
// synopsys translate_off
defparam \u_key_debounce1|delay_cnt[3]~27 .lut_mask = 16'hC303;
defparam \u_key_debounce1|delay_cnt[3]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y40_N19
dffeas \u_key_debounce1|delay_cnt[3] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce1|delay_cnt[3]~27_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce1|delay_cnt[7]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce1|delay_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce1|delay_cnt[3] .is_wysiwyg = "true";
defparam \u_key_debounce1|delay_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N20
cycloneive_lcell_comb \u_key_debounce1|delay_cnt[4]~29 (
// Equation(s):
// \u_key_debounce1|delay_cnt[4]~29_combout  = (\u_key_debounce1|delay_cnt [4] & ((GND) # (!\u_key_debounce1|delay_cnt[3]~28 ))) # (!\u_key_debounce1|delay_cnt [4] & (\u_key_debounce1|delay_cnt[3]~28  $ (GND)))
// \u_key_debounce1|delay_cnt[4]~30  = CARRY((\u_key_debounce1|delay_cnt [4]) # (!\u_key_debounce1|delay_cnt[3]~28 ))

	.dataa(gnd),
	.datab(\u_key_debounce1|delay_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key_debounce1|delay_cnt[3]~28 ),
	.combout(\u_key_debounce1|delay_cnt[4]~29_combout ),
	.cout(\u_key_debounce1|delay_cnt[4]~30 ));
// synopsys translate_off
defparam \u_key_debounce1|delay_cnt[4]~29 .lut_mask = 16'h3CCF;
defparam \u_key_debounce1|delay_cnt[4]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y40_N21
dffeas \u_key_debounce1|delay_cnt[4] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce1|delay_cnt[4]~29_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce1|delay_cnt[7]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce1|delay_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce1|delay_cnt[4] .is_wysiwyg = "true";
defparam \u_key_debounce1|delay_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N22
cycloneive_lcell_comb \u_key_debounce1|delay_cnt[5]~31 (
// Equation(s):
// \u_key_debounce1|delay_cnt[5]~31_combout  = (\u_key_debounce1|delay_cnt [5] & (\u_key_debounce1|delay_cnt[4]~30  & VCC)) # (!\u_key_debounce1|delay_cnt [5] & (!\u_key_debounce1|delay_cnt[4]~30 ))
// \u_key_debounce1|delay_cnt[5]~32  = CARRY((!\u_key_debounce1|delay_cnt [5] & !\u_key_debounce1|delay_cnt[4]~30 ))

	.dataa(\u_key_debounce1|delay_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key_debounce1|delay_cnt[4]~30 ),
	.combout(\u_key_debounce1|delay_cnt[5]~31_combout ),
	.cout(\u_key_debounce1|delay_cnt[5]~32 ));
// synopsys translate_off
defparam \u_key_debounce1|delay_cnt[5]~31 .lut_mask = 16'hA505;
defparam \u_key_debounce1|delay_cnt[5]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y40_N23
dffeas \u_key_debounce1|delay_cnt[5] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce1|delay_cnt[5]~31_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce1|delay_cnt[7]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce1|delay_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce1|delay_cnt[5] .is_wysiwyg = "true";
defparam \u_key_debounce1|delay_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N24
cycloneive_lcell_comb \u_key_debounce1|delay_cnt[6]~33 (
// Equation(s):
// \u_key_debounce1|delay_cnt[6]~33_combout  = (\u_key_debounce1|delay_cnt [6] & ((GND) # (!\u_key_debounce1|delay_cnt[5]~32 ))) # (!\u_key_debounce1|delay_cnt [6] & (\u_key_debounce1|delay_cnt[5]~32  $ (GND)))
// \u_key_debounce1|delay_cnt[6]~34  = CARRY((\u_key_debounce1|delay_cnt [6]) # (!\u_key_debounce1|delay_cnt[5]~32 ))

	.dataa(gnd),
	.datab(\u_key_debounce1|delay_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key_debounce1|delay_cnt[5]~32 ),
	.combout(\u_key_debounce1|delay_cnt[6]~33_combout ),
	.cout(\u_key_debounce1|delay_cnt[6]~34 ));
// synopsys translate_off
defparam \u_key_debounce1|delay_cnt[6]~33 .lut_mask = 16'h3CCF;
defparam \u_key_debounce1|delay_cnt[6]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N10
cycloneive_lcell_comb \u_key_debounce1|always0~0 (
// Equation(s):
// \u_key_debounce1|always0~0_combout  = \u_key_debounce1|key_reg~q  $ (!\key[1]~input_o )

	.dataa(\u_key_debounce1|key_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\key[1]~input_o ),
	.cin(gnd),
	.combout(\u_key_debounce1|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_key_debounce1|always0~0 .lut_mask = 16'hAA55;
defparam \u_key_debounce1|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y40_N25
dffeas \u_key_debounce1|delay_cnt[6] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce1|delay_cnt[6]~33_combout ),
	.asdata(\u_key_debounce1|always0~0_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce1|delay_cnt[7]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce1|delay_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce1|delay_cnt[6] .is_wysiwyg = "true";
defparam \u_key_debounce1|delay_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N26
cycloneive_lcell_comb \u_key_debounce1|delay_cnt[7]~35 (
// Equation(s):
// \u_key_debounce1|delay_cnt[7]~35_combout  = (\u_key_debounce1|delay_cnt [7] & (\u_key_debounce1|delay_cnt[6]~34  & VCC)) # (!\u_key_debounce1|delay_cnt [7] & (!\u_key_debounce1|delay_cnt[6]~34 ))
// \u_key_debounce1|delay_cnt[7]~36  = CARRY((!\u_key_debounce1|delay_cnt [7] & !\u_key_debounce1|delay_cnt[6]~34 ))

	.dataa(\u_key_debounce1|delay_cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key_debounce1|delay_cnt[6]~34 ),
	.combout(\u_key_debounce1|delay_cnt[7]~35_combout ),
	.cout(\u_key_debounce1|delay_cnt[7]~36 ));
// synopsys translate_off
defparam \u_key_debounce1|delay_cnt[7]~35 .lut_mask = 16'hA505;
defparam \u_key_debounce1|delay_cnt[7]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y40_N27
dffeas \u_key_debounce1|delay_cnt[7] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce1|delay_cnt[7]~35_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce1|delay_cnt[7]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce1|delay_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce1|delay_cnt[7] .is_wysiwyg = "true";
defparam \u_key_debounce1|delay_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N28
cycloneive_lcell_comb \u_key_debounce1|delay_cnt[8]~37 (
// Equation(s):
// \u_key_debounce1|delay_cnt[8]~37_combout  = (\u_key_debounce1|delay_cnt [8] & ((GND) # (!\u_key_debounce1|delay_cnt[7]~36 ))) # (!\u_key_debounce1|delay_cnt [8] & (\u_key_debounce1|delay_cnt[7]~36  $ (GND)))
// \u_key_debounce1|delay_cnt[8]~38  = CARRY((\u_key_debounce1|delay_cnt [8]) # (!\u_key_debounce1|delay_cnt[7]~36 ))

	.dataa(gnd),
	.datab(\u_key_debounce1|delay_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key_debounce1|delay_cnt[7]~36 ),
	.combout(\u_key_debounce1|delay_cnt[8]~37_combout ),
	.cout(\u_key_debounce1|delay_cnt[8]~38 ));
// synopsys translate_off
defparam \u_key_debounce1|delay_cnt[8]~37 .lut_mask = 16'h3CCF;
defparam \u_key_debounce1|delay_cnt[8]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y40_N29
dffeas \u_key_debounce1|delay_cnt[8] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce1|delay_cnt[8]~37_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce1|delay_cnt[7]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce1|delay_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce1|delay_cnt[8] .is_wysiwyg = "true";
defparam \u_key_debounce1|delay_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N4
cycloneive_lcell_comb \u_key_debounce1|Equal0~1 (
// Equation(s):
// \u_key_debounce1|Equal0~1_combout  = (!\u_key_debounce1|delay_cnt [7] & (!\u_key_debounce1|delay_cnt [6] & (!\u_key_debounce1|delay_cnt [5] & !\u_key_debounce1|delay_cnt [8])))

	.dataa(\u_key_debounce1|delay_cnt [7]),
	.datab(\u_key_debounce1|delay_cnt [6]),
	.datac(\u_key_debounce1|delay_cnt [5]),
	.datad(\u_key_debounce1|delay_cnt [8]),
	.cin(gnd),
	.combout(\u_key_debounce1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_key_debounce1|Equal0~1 .lut_mask = 16'h0001;
defparam \u_key_debounce1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N30
cycloneive_lcell_comb \u_key_debounce1|delay_cnt[9]~39 (
// Equation(s):
// \u_key_debounce1|delay_cnt[9]~39_combout  = (\u_key_debounce1|delay_cnt [9] & (\u_key_debounce1|delay_cnt[8]~38  & VCC)) # (!\u_key_debounce1|delay_cnt [9] & (!\u_key_debounce1|delay_cnt[8]~38 ))
// \u_key_debounce1|delay_cnt[9]~40  = CARRY((!\u_key_debounce1|delay_cnt [9] & !\u_key_debounce1|delay_cnt[8]~38 ))

	.dataa(\u_key_debounce1|delay_cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key_debounce1|delay_cnt[8]~38 ),
	.combout(\u_key_debounce1|delay_cnt[9]~39_combout ),
	.cout(\u_key_debounce1|delay_cnt[9]~40 ));
// synopsys translate_off
defparam \u_key_debounce1|delay_cnt[9]~39 .lut_mask = 16'hA505;
defparam \u_key_debounce1|delay_cnt[9]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y40_N31
dffeas \u_key_debounce1|delay_cnt[9] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce1|delay_cnt[9]~39_combout ),
	.asdata(\u_key_debounce1|always0~0_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce1|delay_cnt[7]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce1|delay_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce1|delay_cnt[9] .is_wysiwyg = "true";
defparam \u_key_debounce1|delay_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N0
cycloneive_lcell_comb \u_key_debounce1|delay_cnt[10]~41 (
// Equation(s):
// \u_key_debounce1|delay_cnt[10]~41_combout  = (\u_key_debounce1|delay_cnt [10] & ((GND) # (!\u_key_debounce1|delay_cnt[9]~40 ))) # (!\u_key_debounce1|delay_cnt [10] & (\u_key_debounce1|delay_cnt[9]~40  $ (GND)))
// \u_key_debounce1|delay_cnt[10]~42  = CARRY((\u_key_debounce1|delay_cnt [10]) # (!\u_key_debounce1|delay_cnt[9]~40 ))

	.dataa(gnd),
	.datab(\u_key_debounce1|delay_cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key_debounce1|delay_cnt[9]~40 ),
	.combout(\u_key_debounce1|delay_cnt[10]~41_combout ),
	.cout(\u_key_debounce1|delay_cnt[10]~42 ));
// synopsys translate_off
defparam \u_key_debounce1|delay_cnt[10]~41 .lut_mask = 16'h3CCF;
defparam \u_key_debounce1|delay_cnt[10]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y39_N1
dffeas \u_key_debounce1|delay_cnt[10] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce1|delay_cnt[10]~41_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce1|delay_cnt[7]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce1|delay_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce1|delay_cnt[10] .is_wysiwyg = "true";
defparam \u_key_debounce1|delay_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N2
cycloneive_lcell_comb \u_key_debounce1|delay_cnt[11]~43 (
// Equation(s):
// \u_key_debounce1|delay_cnt[11]~43_combout  = (\u_key_debounce1|delay_cnt [11] & (\u_key_debounce1|delay_cnt[10]~42  & VCC)) # (!\u_key_debounce1|delay_cnt [11] & (!\u_key_debounce1|delay_cnt[10]~42 ))
// \u_key_debounce1|delay_cnt[11]~44  = CARRY((!\u_key_debounce1|delay_cnt [11] & !\u_key_debounce1|delay_cnt[10]~42 ))

	.dataa(gnd),
	.datab(\u_key_debounce1|delay_cnt [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key_debounce1|delay_cnt[10]~42 ),
	.combout(\u_key_debounce1|delay_cnt[11]~43_combout ),
	.cout(\u_key_debounce1|delay_cnt[11]~44 ));
// synopsys translate_off
defparam \u_key_debounce1|delay_cnt[11]~43 .lut_mask = 16'hC303;
defparam \u_key_debounce1|delay_cnt[11]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y39_N3
dffeas \u_key_debounce1|delay_cnt[11] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce1|delay_cnt[11]~43_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce1|delay_cnt[7]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce1|delay_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce1|delay_cnt[11] .is_wysiwyg = "true";
defparam \u_key_debounce1|delay_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N4
cycloneive_lcell_comb \u_key_debounce1|delay_cnt[12]~45 (
// Equation(s):
// \u_key_debounce1|delay_cnt[12]~45_combout  = (\u_key_debounce1|delay_cnt [12] & ((GND) # (!\u_key_debounce1|delay_cnt[11]~44 ))) # (!\u_key_debounce1|delay_cnt [12] & (\u_key_debounce1|delay_cnt[11]~44  $ (GND)))
// \u_key_debounce1|delay_cnt[12]~46  = CARRY((\u_key_debounce1|delay_cnt [12]) # (!\u_key_debounce1|delay_cnt[11]~44 ))

	.dataa(gnd),
	.datab(\u_key_debounce1|delay_cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key_debounce1|delay_cnt[11]~44 ),
	.combout(\u_key_debounce1|delay_cnt[12]~45_combout ),
	.cout(\u_key_debounce1|delay_cnt[12]~46 ));
// synopsys translate_off
defparam \u_key_debounce1|delay_cnt[12]~45 .lut_mask = 16'h3CCF;
defparam \u_key_debounce1|delay_cnt[12]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y39_N5
dffeas \u_key_debounce1|delay_cnt[12] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce1|delay_cnt[12]~45_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce1|delay_cnt[7]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce1|delay_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce1|delay_cnt[12] .is_wysiwyg = "true";
defparam \u_key_debounce1|delay_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N28
cycloneive_lcell_comb \u_key_debounce1|Equal0~2 (
// Equation(s):
// \u_key_debounce1|Equal0~2_combout  = (!\u_key_debounce1|delay_cnt [9] & (!\u_key_debounce1|delay_cnt [11] & (!\u_key_debounce1|delay_cnt [12] & !\u_key_debounce1|delay_cnt [10])))

	.dataa(\u_key_debounce1|delay_cnt [9]),
	.datab(\u_key_debounce1|delay_cnt [11]),
	.datac(\u_key_debounce1|delay_cnt [12]),
	.datad(\u_key_debounce1|delay_cnt [10]),
	.cin(gnd),
	.combout(\u_key_debounce1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_key_debounce1|Equal0~2 .lut_mask = 16'h0001;
defparam \u_key_debounce1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N6
cycloneive_lcell_comb \u_key_debounce1|delay_cnt[13]~47 (
// Equation(s):
// \u_key_debounce1|delay_cnt[13]~47_combout  = (\u_key_debounce1|delay_cnt [13] & (\u_key_debounce1|delay_cnt[12]~46  & VCC)) # (!\u_key_debounce1|delay_cnt [13] & (!\u_key_debounce1|delay_cnt[12]~46 ))
// \u_key_debounce1|delay_cnt[13]~48  = CARRY((!\u_key_debounce1|delay_cnt [13] & !\u_key_debounce1|delay_cnt[12]~46 ))

	.dataa(\u_key_debounce1|delay_cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key_debounce1|delay_cnt[12]~46 ),
	.combout(\u_key_debounce1|delay_cnt[13]~47_combout ),
	.cout(\u_key_debounce1|delay_cnt[13]~48 ));
// synopsys translate_off
defparam \u_key_debounce1|delay_cnt[13]~47 .lut_mask = 16'hA505;
defparam \u_key_debounce1|delay_cnt[13]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y39_N7
dffeas \u_key_debounce1|delay_cnt[13] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce1|delay_cnt[13]~47_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce1|delay_cnt[7]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce1|delay_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce1|delay_cnt[13] .is_wysiwyg = "true";
defparam \u_key_debounce1|delay_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N8
cycloneive_lcell_comb \u_key_debounce1|delay_cnt[14]~49 (
// Equation(s):
// \u_key_debounce1|delay_cnt[14]~49_combout  = (\u_key_debounce1|delay_cnt [14] & ((GND) # (!\u_key_debounce1|delay_cnt[13]~48 ))) # (!\u_key_debounce1|delay_cnt [14] & (\u_key_debounce1|delay_cnt[13]~48  $ (GND)))
// \u_key_debounce1|delay_cnt[14]~50  = CARRY((\u_key_debounce1|delay_cnt [14]) # (!\u_key_debounce1|delay_cnt[13]~48 ))

	.dataa(gnd),
	.datab(\u_key_debounce1|delay_cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key_debounce1|delay_cnt[13]~48 ),
	.combout(\u_key_debounce1|delay_cnt[14]~49_combout ),
	.cout(\u_key_debounce1|delay_cnt[14]~50 ));
// synopsys translate_off
defparam \u_key_debounce1|delay_cnt[14]~49 .lut_mask = 16'h3CCF;
defparam \u_key_debounce1|delay_cnt[14]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y39_N9
dffeas \u_key_debounce1|delay_cnt[14] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce1|delay_cnt[14]~49_combout ),
	.asdata(\u_key_debounce1|always0~0_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce1|delay_cnt[7]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce1|delay_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce1|delay_cnt[14] .is_wysiwyg = "true";
defparam \u_key_debounce1|delay_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N10
cycloneive_lcell_comb \u_key_debounce1|delay_cnt[15]~51 (
// Equation(s):
// \u_key_debounce1|delay_cnt[15]~51_combout  = (\u_key_debounce1|delay_cnt [15] & (\u_key_debounce1|delay_cnt[14]~50  & VCC)) # (!\u_key_debounce1|delay_cnt [15] & (!\u_key_debounce1|delay_cnt[14]~50 ))
// \u_key_debounce1|delay_cnt[15]~52  = CARRY((!\u_key_debounce1|delay_cnt [15] & !\u_key_debounce1|delay_cnt[14]~50 ))

	.dataa(\u_key_debounce1|delay_cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key_debounce1|delay_cnt[14]~50 ),
	.combout(\u_key_debounce1|delay_cnt[15]~51_combout ),
	.cout(\u_key_debounce1|delay_cnt[15]~52 ));
// synopsys translate_off
defparam \u_key_debounce1|delay_cnt[15]~51 .lut_mask = 16'hA505;
defparam \u_key_debounce1|delay_cnt[15]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y39_N11
dffeas \u_key_debounce1|delay_cnt[15] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce1|delay_cnt[15]~51_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce1|delay_cnt[7]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce1|delay_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce1|delay_cnt[15] .is_wysiwyg = "true";
defparam \u_key_debounce1|delay_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N12
cycloneive_lcell_comb \u_key_debounce1|delay_cnt[16]~53 (
// Equation(s):
// \u_key_debounce1|delay_cnt[16]~53_combout  = (\u_key_debounce1|delay_cnt [16] & ((GND) # (!\u_key_debounce1|delay_cnt[15]~52 ))) # (!\u_key_debounce1|delay_cnt [16] & (\u_key_debounce1|delay_cnt[15]~52  $ (GND)))
// \u_key_debounce1|delay_cnt[16]~54  = CARRY((\u_key_debounce1|delay_cnt [16]) # (!\u_key_debounce1|delay_cnt[15]~52 ))

	.dataa(\u_key_debounce1|delay_cnt [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key_debounce1|delay_cnt[15]~52 ),
	.combout(\u_key_debounce1|delay_cnt[16]~53_combout ),
	.cout(\u_key_debounce1|delay_cnt[16]~54 ));
// synopsys translate_off
defparam \u_key_debounce1|delay_cnt[16]~53 .lut_mask = 16'h5AAF;
defparam \u_key_debounce1|delay_cnt[16]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y39_N13
dffeas \u_key_debounce1|delay_cnt[16] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce1|delay_cnt[16]~53_combout ),
	.asdata(\u_key_debounce1|always0~0_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce1|delay_cnt[7]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce1|delay_cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce1|delay_cnt[16] .is_wysiwyg = "true";
defparam \u_key_debounce1|delay_cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N22
cycloneive_lcell_comb \u_key_debounce1|Equal0~3 (
// Equation(s):
// \u_key_debounce1|Equal0~3_combout  = (!\u_key_debounce1|delay_cnt [16] & (!\u_key_debounce1|delay_cnt [13] & (!\u_key_debounce1|delay_cnt [14] & !\u_key_debounce1|delay_cnt [15])))

	.dataa(\u_key_debounce1|delay_cnt [16]),
	.datab(\u_key_debounce1|delay_cnt [13]),
	.datac(\u_key_debounce1|delay_cnt [14]),
	.datad(\u_key_debounce1|delay_cnt [15]),
	.cin(gnd),
	.combout(\u_key_debounce1|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_key_debounce1|Equal0~3 .lut_mask = 16'h0001;
defparam \u_key_debounce1|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N2
cycloneive_lcell_comb \u_key_debounce1|Equal0~0 (
// Equation(s):
// \u_key_debounce1|Equal0~0_combout  = (!\u_key_debounce1|delay_cnt [2] & (!\u_key_debounce1|delay_cnt [3] & (!\u_key_debounce1|delay_cnt [1] & !\u_key_debounce1|delay_cnt [4])))

	.dataa(\u_key_debounce1|delay_cnt [2]),
	.datab(\u_key_debounce1|delay_cnt [3]),
	.datac(\u_key_debounce1|delay_cnt [1]),
	.datad(\u_key_debounce1|delay_cnt [4]),
	.cin(gnd),
	.combout(\u_key_debounce1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_key_debounce1|Equal0~0 .lut_mask = 16'h0001;
defparam \u_key_debounce1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N24
cycloneive_lcell_comb \u_key_debounce1|Equal0~4 (
// Equation(s):
// \u_key_debounce1|Equal0~4_combout  = (\u_key_debounce1|Equal0~1_combout  & (\u_key_debounce1|Equal0~2_combout  & (\u_key_debounce1|Equal0~3_combout  & \u_key_debounce1|Equal0~0_combout )))

	.dataa(\u_key_debounce1|Equal0~1_combout ),
	.datab(\u_key_debounce1|Equal0~2_combout ),
	.datac(\u_key_debounce1|Equal0~3_combout ),
	.datad(\u_key_debounce1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u_key_debounce1|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_key_debounce1|Equal0~4 .lut_mask = 16'h8000;
defparam \u_key_debounce1|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N14
cycloneive_lcell_comb \u_key_debounce1|delay_cnt[17]~55 (
// Equation(s):
// \u_key_debounce1|delay_cnt[17]~55_combout  = (\u_key_debounce1|delay_cnt [17] & (\u_key_debounce1|delay_cnt[16]~54  & VCC)) # (!\u_key_debounce1|delay_cnt [17] & (!\u_key_debounce1|delay_cnt[16]~54 ))
// \u_key_debounce1|delay_cnt[17]~56  = CARRY((!\u_key_debounce1|delay_cnt [17] & !\u_key_debounce1|delay_cnt[16]~54 ))

	.dataa(gnd),
	.datab(\u_key_debounce1|delay_cnt [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key_debounce1|delay_cnt[16]~54 ),
	.combout(\u_key_debounce1|delay_cnt[17]~55_combout ),
	.cout(\u_key_debounce1|delay_cnt[17]~56 ));
// synopsys translate_off
defparam \u_key_debounce1|delay_cnt[17]~55 .lut_mask = 16'hC303;
defparam \u_key_debounce1|delay_cnt[17]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y39_N15
dffeas \u_key_debounce1|delay_cnt[17] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce1|delay_cnt[17]~55_combout ),
	.asdata(\u_key_debounce1|always0~0_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce1|delay_cnt[7]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce1|delay_cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce1|delay_cnt[17] .is_wysiwyg = "true";
defparam \u_key_debounce1|delay_cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N16
cycloneive_lcell_comb \u_key_debounce1|delay_cnt[18]~57 (
// Equation(s):
// \u_key_debounce1|delay_cnt[18]~57_combout  = (\u_key_debounce1|delay_cnt [18] & ((GND) # (!\u_key_debounce1|delay_cnt[17]~56 ))) # (!\u_key_debounce1|delay_cnt [18] & (\u_key_debounce1|delay_cnt[17]~56  $ (GND)))
// \u_key_debounce1|delay_cnt[18]~58  = CARRY((\u_key_debounce1|delay_cnt [18]) # (!\u_key_debounce1|delay_cnt[17]~56 ))

	.dataa(gnd),
	.datab(\u_key_debounce1|delay_cnt [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key_debounce1|delay_cnt[17]~56 ),
	.combout(\u_key_debounce1|delay_cnt[18]~57_combout ),
	.cout(\u_key_debounce1|delay_cnt[18]~58 ));
// synopsys translate_off
defparam \u_key_debounce1|delay_cnt[18]~57 .lut_mask = 16'h3CCF;
defparam \u_key_debounce1|delay_cnt[18]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y39_N17
dffeas \u_key_debounce1|delay_cnt[18] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce1|delay_cnt[18]~57_combout ),
	.asdata(\u_key_debounce1|always0~0_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce1|delay_cnt[7]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce1|delay_cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce1|delay_cnt[18] .is_wysiwyg = "true";
defparam \u_key_debounce1|delay_cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N18
cycloneive_lcell_comb \u_key_debounce1|delay_cnt[19]~59 (
// Equation(s):
// \u_key_debounce1|delay_cnt[19]~59_combout  = \u_key_debounce1|delay_cnt [19] $ (!\u_key_debounce1|delay_cnt[18]~58 )

	.dataa(gnd),
	.datab(\u_key_debounce1|delay_cnt [19]),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_key_debounce1|delay_cnt[18]~58 ),
	.combout(\u_key_debounce1|delay_cnt[19]~59_combout ),
	.cout());
// synopsys translate_off
defparam \u_key_debounce1|delay_cnt[19]~59 .lut_mask = 16'hC3C3;
defparam \u_key_debounce1|delay_cnt[19]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y39_N19
dffeas \u_key_debounce1|delay_cnt[19] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce1|delay_cnt[19]~59_combout ),
	.asdata(\u_key_debounce1|always0~0_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key_debounce1|delay_cnt[7]~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce1|delay_cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce1|delay_cnt[19] .is_wysiwyg = "true";
defparam \u_key_debounce1|delay_cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N26
cycloneive_lcell_comb \u_key_debounce1|Equal0~5 (
// Equation(s):
// \u_key_debounce1|Equal0~5_combout  = (\u_key_debounce1|Equal0~4_combout  & (!\u_key_debounce1|delay_cnt [19] & (!\u_key_debounce1|delay_cnt [17] & !\u_key_debounce1|delay_cnt [18])))

	.dataa(\u_key_debounce1|Equal0~4_combout ),
	.datab(\u_key_debounce1|delay_cnt [19]),
	.datac(\u_key_debounce1|delay_cnt [17]),
	.datad(\u_key_debounce1|delay_cnt [18]),
	.cin(gnd),
	.combout(\u_key_debounce1|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_key_debounce1|Equal0~5 .lut_mask = 16'h0002;
defparam \u_key_debounce1|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N0
cycloneive_lcell_comb \u_key_debounce1|key_value~0 (
// Equation(s):
// \u_key_debounce1|key_value~0_combout  = (\u_key_debounce1|Equal0~5_combout  & ((\u_key_debounce1|delay_cnt [0] & ((!\key[1]~input_o ))) # (!\u_key_debounce1|delay_cnt [0] & (\u_key_debounce1|key_value~q )))) # (!\u_key_debounce1|Equal0~5_combout  & 
// (((\u_key_debounce1|key_value~q ))))

	.dataa(\u_key_debounce1|Equal0~5_combout ),
	.datab(\u_key_debounce1|delay_cnt [0]),
	.datac(\u_key_debounce1|key_value~q ),
	.datad(\key[1]~input_o ),
	.cin(gnd),
	.combout(\u_key_debounce1|key_value~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_key_debounce1|key_value~0 .lut_mask = 16'h70F8;
defparam \u_key_debounce1|key_value~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y40_N1
dffeas \u_key_debounce1|key_value (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce1|key_value~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce1|key_value~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce1|key_value .is_wysiwyg = "true";
defparam \u_key_debounce1|key_value .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N22
cycloneive_lcell_comb \u_key_debounce1|Equal0~6 (
// Equation(s):
// \u_key_debounce1|Equal0~6_combout  = (\u_key_debounce1|Equal0~5_combout  & \u_key_debounce1|delay_cnt [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_key_debounce1|Equal0~5_combout ),
	.datad(\u_key_debounce1|delay_cnt [0]),
	.cin(gnd),
	.combout(\u_key_debounce1|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_key_debounce1|Equal0~6 .lut_mask = 16'hF000;
defparam \u_key_debounce1|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y40_N23
dffeas \u_key_debounce1|flag (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce1|Equal0~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce1|flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce1|flag .is_wysiwyg = "true";
defparam \u_key_debounce1|flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N8
cycloneive_lcell_comb \u_key_debounce0|key_value~0 (
// Equation(s):
// \u_key_debounce0|key_value~0_combout  = (\u_key_debounce0|delay_cnt [0] & ((\u_key_debounce0|Equal0~5_combout  & ((!\key[0]~input_o ))) # (!\u_key_debounce0|Equal0~5_combout  & (\u_key_debounce0|key_value~q )))) # (!\u_key_debounce0|delay_cnt [0] & 
// (((\u_key_debounce0|key_value~q ))))

	.dataa(\u_key_debounce0|delay_cnt [0]),
	.datab(\u_key_debounce0|Equal0~5_combout ),
	.datac(\u_key_debounce0|key_value~q ),
	.datad(\key[0]~input_o ),
	.cin(gnd),
	.combout(\u_key_debounce0|key_value~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_key_debounce0|key_value~0 .lut_mask = 16'h70F8;
defparam \u_key_debounce0|key_value~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y43_N9
dffeas \u_key_debounce0|key_value (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_key_debounce0|key_value~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key_debounce0|key_value~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_key_debounce0|key_value .is_wysiwyg = "true";
defparam \u_key_debounce0|key_value .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N26
cycloneive_lcell_comb \u_data_drive|states_next~12 (
// Equation(s):
// \u_data_drive|states_next~12_combout  = (\u_key_debounce0|flag~q  & (\u_key_debounce0|key_value~q  & ((\u_key_debounce1|key_value~q ) # (!\u_key_debounce1|flag~q )))) # (!\u_key_debounce0|flag~q  & ((\u_key_debounce1|key_value~q ) # 
// ((!\u_key_debounce1|flag~q ))))

	.dataa(\u_key_debounce0|flag~q ),
	.datab(\u_key_debounce1|key_value~q ),
	.datac(\u_key_debounce1|flag~q ),
	.datad(\u_key_debounce0|key_value~q ),
	.cin(gnd),
	.combout(\u_data_drive|states_next~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|states_next~12 .lut_mask = 16'hCF45;
defparam \u_data_drive|states_next~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N30
cycloneive_lcell_comb \u_data_drive|states_next~14 (
// Equation(s):
// \u_data_drive|states_next~14_combout  = (\u_data_drive|states_next~12_combout  & ((\u_data_drive|states_next.states_3~q ) # ((\u_key_debounce2|flag~q  & !\u_key_debounce2|key_value~q ))))

	.dataa(\u_key_debounce2|flag~q ),
	.datab(\u_key_debounce2|key_value~q ),
	.datac(\u_data_drive|states_next.states_3~q ),
	.datad(\u_data_drive|states_next~12_combout ),
	.cin(gnd),
	.combout(\u_data_drive|states_next~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|states_next~14 .lut_mask = 16'hF200;
defparam \u_data_drive|states_next~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y40_N31
dffeas \u_data_drive|states_next.states_3 (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_data_drive|states_next~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_drive|states_next.states_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_drive|states_next.states_3 .is_wysiwyg = "true";
defparam \u_data_drive|states_next.states_3 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y40_N1
dffeas \u_data_drive|states_current.states_3 (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_data_drive|states_next.states_3~q ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_drive|states_current.states_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_drive|states_current.states_3 .is_wysiwyg = "true";
defparam \u_data_drive|states_current.states_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N28
cycloneive_lcell_comb \u_data_drive|rom_address[13]~1 (
// Equation(s):
// \u_data_drive|rom_address[13]~1_combout  = ((\u_data_drive|Equal1~4_combout ) # (!\u_data_drive|states_current.states_3~q )) # (!\u_data_drive|flag_enable_out2~5_combout )

	.dataa(\u_data_drive|flag_enable_out2~5_combout ),
	.datab(\u_data_drive|Equal1~4_combout ),
	.datac(gnd),
	.datad(\u_data_drive|states_current.states_3~q ),
	.cin(gnd),
	.combout(\u_data_drive|rom_address[13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|rom_address[13]~1 .lut_mask = 16'hDDFF;
defparam \u_data_drive|rom_address[13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N0
cycloneive_lcell_comb \u_data_drive|Add3~0 (
// Equation(s):
// \u_data_drive|Add3~0_combout  = \u_data_drive|rom_address [0] $ (VCC)
// \u_data_drive|Add3~1  = CARRY(\u_data_drive|rom_address [0])

	.dataa(\u_data_drive|rom_address [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_data_drive|Add3~0_combout ),
	.cout(\u_data_drive|Add3~1 ));
// synopsys translate_off
defparam \u_data_drive|Add3~0 .lut_mask = 16'h55AA;
defparam \u_data_drive|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N10
cycloneive_lcell_comb \u_data_drive|rom_address[0]~3 (
// Equation(s):
// \u_data_drive|rom_address[0]~3_combout  = (\u_data_drive|rom_address[4]~0_combout  & ((\u_data_drive|rom_address [0]) # ((\u_data_drive|Add3~0_combout  & !\u_data_drive|rom_address[13]~1_combout )))) # (!\u_data_drive|rom_address[4]~0_combout  & 
// (\u_data_drive|Add3~0_combout  & ((!\u_data_drive|rom_address[13]~1_combout ))))

	.dataa(\u_data_drive|rom_address[4]~0_combout ),
	.datab(\u_data_drive|Add3~0_combout ),
	.datac(\u_data_drive|rom_address [0]),
	.datad(\u_data_drive|rom_address[13]~1_combout ),
	.cin(gnd),
	.combout(\u_data_drive|rom_address[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|rom_address[0]~3 .lut_mask = 16'hA0EC;
defparam \u_data_drive|rom_address[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N11
dffeas \u_data_drive|rom_address[0] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_data_drive|rom_address[0]~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_drive|rom_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_drive|rom_address[0] .is_wysiwyg = "true";
defparam \u_data_drive|rom_address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N2
cycloneive_lcell_comb \u_data_drive|Add3~2 (
// Equation(s):
// \u_data_drive|Add3~2_combout  = (\u_data_drive|rom_address [1] & (!\u_data_drive|Add3~1 )) # (!\u_data_drive|rom_address [1] & ((\u_data_drive|Add3~1 ) # (GND)))
// \u_data_drive|Add3~3  = CARRY((!\u_data_drive|Add3~1 ) # (!\u_data_drive|rom_address [1]))

	.dataa(gnd),
	.datab(\u_data_drive|rom_address [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_data_drive|Add3~1 ),
	.combout(\u_data_drive|Add3~2_combout ),
	.cout(\u_data_drive|Add3~3 ));
// synopsys translate_off
defparam \u_data_drive|Add3~2 .lut_mask = 16'h3C3F;
defparam \u_data_drive|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N4
cycloneive_lcell_comb \u_data_drive|rom_address[1]~4 (
// Equation(s):
// \u_data_drive|rom_address[1]~4_combout  = (\u_data_drive|rom_address[4]~0_combout  & ((\u_data_drive|rom_address [1]) # ((!\u_data_drive|rom_address[13]~1_combout  & \u_data_drive|Add3~2_combout )))) # (!\u_data_drive|rom_address[4]~0_combout  & 
// (!\u_data_drive|rom_address[13]~1_combout  & ((\u_data_drive|Add3~2_combout ))))

	.dataa(\u_data_drive|rom_address[4]~0_combout ),
	.datab(\u_data_drive|rom_address[13]~1_combout ),
	.datac(\u_data_drive|rom_address [1]),
	.datad(\u_data_drive|Add3~2_combout ),
	.cin(gnd),
	.combout(\u_data_drive|rom_address[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|rom_address[1]~4 .lut_mask = 16'hB3A0;
defparam \u_data_drive|rom_address[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N5
dffeas \u_data_drive|rom_address[1] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_data_drive|rom_address[1]~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_drive|rom_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_drive|rom_address[1] .is_wysiwyg = "true";
defparam \u_data_drive|rom_address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N4
cycloneive_lcell_comb \u_data_drive|Add3~4 (
// Equation(s):
// \u_data_drive|Add3~4_combout  = (\u_data_drive|rom_address [2] & (\u_data_drive|Add3~3  $ (GND))) # (!\u_data_drive|rom_address [2] & (!\u_data_drive|Add3~3  & VCC))
// \u_data_drive|Add3~5  = CARRY((\u_data_drive|rom_address [2] & !\u_data_drive|Add3~3 ))

	.dataa(gnd),
	.datab(\u_data_drive|rom_address [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_data_drive|Add3~3 ),
	.combout(\u_data_drive|Add3~4_combout ),
	.cout(\u_data_drive|Add3~5 ));
// synopsys translate_off
defparam \u_data_drive|Add3~4 .lut_mask = 16'hC30C;
defparam \u_data_drive|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N6
cycloneive_lcell_comb \u_data_drive|rom_address[2]~5 (
// Equation(s):
// \u_data_drive|rom_address[2]~5_combout  = (\u_data_drive|rom_address[4]~0_combout  & ((\u_data_drive|rom_address [2]) # ((!\u_data_drive|rom_address[13]~1_combout  & \u_data_drive|Add3~4_combout )))) # (!\u_data_drive|rom_address[4]~0_combout  & 
// (!\u_data_drive|rom_address[13]~1_combout  & ((\u_data_drive|Add3~4_combout ))))

	.dataa(\u_data_drive|rom_address[4]~0_combout ),
	.datab(\u_data_drive|rom_address[13]~1_combout ),
	.datac(\u_data_drive|rom_address [2]),
	.datad(\u_data_drive|Add3~4_combout ),
	.cin(gnd),
	.combout(\u_data_drive|rom_address[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|rom_address[2]~5 .lut_mask = 16'hB3A0;
defparam \u_data_drive|rom_address[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N7
dffeas \u_data_drive|rom_address[2] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_data_drive|rom_address[2]~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_drive|rom_address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_drive|rom_address[2] .is_wysiwyg = "true";
defparam \u_data_drive|rom_address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N6
cycloneive_lcell_comb \u_data_drive|Add3~6 (
// Equation(s):
// \u_data_drive|Add3~6_combout  = (\u_data_drive|rom_address [3] & (!\u_data_drive|Add3~5 )) # (!\u_data_drive|rom_address [3] & ((\u_data_drive|Add3~5 ) # (GND)))
// \u_data_drive|Add3~7  = CARRY((!\u_data_drive|Add3~5 ) # (!\u_data_drive|rom_address [3]))

	.dataa(\u_data_drive|rom_address [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_data_drive|Add3~5 ),
	.combout(\u_data_drive|Add3~6_combout ),
	.cout(\u_data_drive|Add3~7 ));
// synopsys translate_off
defparam \u_data_drive|Add3~6 .lut_mask = 16'h5A5F;
defparam \u_data_drive|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N16
cycloneive_lcell_comb \u_data_drive|rom_address[3]~6 (
// Equation(s):
// \u_data_drive|rom_address[3]~6_combout  = (\u_data_drive|rom_address[4]~0_combout  & ((\u_data_drive|rom_address [3]) # ((!\u_data_drive|rom_address[13]~1_combout  & \u_data_drive|Add3~6_combout )))) # (!\u_data_drive|rom_address[4]~0_combout  & 
// (!\u_data_drive|rom_address[13]~1_combout  & ((\u_data_drive|Add3~6_combout ))))

	.dataa(\u_data_drive|rom_address[4]~0_combout ),
	.datab(\u_data_drive|rom_address[13]~1_combout ),
	.datac(\u_data_drive|rom_address [3]),
	.datad(\u_data_drive|Add3~6_combout ),
	.cin(gnd),
	.combout(\u_data_drive|rom_address[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|rom_address[3]~6 .lut_mask = 16'hB3A0;
defparam \u_data_drive|rom_address[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N17
dffeas \u_data_drive|rom_address[3] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_data_drive|rom_address[3]~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_drive|rom_address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_drive|rom_address[3] .is_wysiwyg = "true";
defparam \u_data_drive|rom_address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N8
cycloneive_lcell_comb \u_data_drive|Add3~8 (
// Equation(s):
// \u_data_drive|Add3~8_combout  = (\u_data_drive|rom_address [4] & (\u_data_drive|Add3~7  $ (GND))) # (!\u_data_drive|rom_address [4] & (!\u_data_drive|Add3~7  & VCC))
// \u_data_drive|Add3~9  = CARRY((\u_data_drive|rom_address [4] & !\u_data_drive|Add3~7 ))

	.dataa(gnd),
	.datab(\u_data_drive|rom_address [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_data_drive|Add3~7 ),
	.combout(\u_data_drive|Add3~8_combout ),
	.cout(\u_data_drive|Add3~9 ));
// synopsys translate_off
defparam \u_data_drive|Add3~8 .lut_mask = 16'hC30C;
defparam \u_data_drive|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N2
cycloneive_lcell_comb \u_data_drive|rom_address[4]~7 (
// Equation(s):
// \u_data_drive|rom_address[4]~7_combout  = (\u_data_drive|rom_address[4]~0_combout  & ((\u_data_drive|rom_address [4]) # ((\u_data_drive|Add3~8_combout  & !\u_data_drive|rom_address[13]~1_combout )))) # (!\u_data_drive|rom_address[4]~0_combout  & 
// (\u_data_drive|Add3~8_combout  & ((!\u_data_drive|rom_address[13]~1_combout ))))

	.dataa(\u_data_drive|rom_address[4]~0_combout ),
	.datab(\u_data_drive|Add3~8_combout ),
	.datac(\u_data_drive|rom_address [4]),
	.datad(\u_data_drive|rom_address[13]~1_combout ),
	.cin(gnd),
	.combout(\u_data_drive|rom_address[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|rom_address[4]~7 .lut_mask = 16'hA0EC;
defparam \u_data_drive|rom_address[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N3
dffeas \u_data_drive|rom_address[4] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_data_drive|rom_address[4]~7_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_drive|rom_address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_drive|rom_address[4] .is_wysiwyg = "true";
defparam \u_data_drive|rom_address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N10
cycloneive_lcell_comb \u_data_drive|Add3~10 (
// Equation(s):
// \u_data_drive|Add3~10_combout  = (\u_data_drive|rom_address [5] & (!\u_data_drive|Add3~9 )) # (!\u_data_drive|rom_address [5] & ((\u_data_drive|Add3~9 ) # (GND)))
// \u_data_drive|Add3~11  = CARRY((!\u_data_drive|Add3~9 ) # (!\u_data_drive|rom_address [5]))

	.dataa(gnd),
	.datab(\u_data_drive|rom_address [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_data_drive|Add3~9 ),
	.combout(\u_data_drive|Add3~10_combout ),
	.cout(\u_data_drive|Add3~11 ));
// synopsys translate_off
defparam \u_data_drive|Add3~10 .lut_mask = 16'h3C3F;
defparam \u_data_drive|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N28
cycloneive_lcell_comb \u_data_drive|rom_address[5]~8 (
// Equation(s):
// \u_data_drive|rom_address[5]~8_combout  = (\u_data_drive|rom_address[4]~0_combout  & ((\u_data_drive|rom_address [5]) # ((\u_data_drive|Add3~10_combout  & !\u_data_drive|rom_address[13]~1_combout )))) # (!\u_data_drive|rom_address[4]~0_combout  & 
// (\u_data_drive|Add3~10_combout  & ((!\u_data_drive|rom_address[13]~1_combout ))))

	.dataa(\u_data_drive|rom_address[4]~0_combout ),
	.datab(\u_data_drive|Add3~10_combout ),
	.datac(\u_data_drive|rom_address [5]),
	.datad(\u_data_drive|rom_address[13]~1_combout ),
	.cin(gnd),
	.combout(\u_data_drive|rom_address[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|rom_address[5]~8 .lut_mask = 16'hA0EC;
defparam \u_data_drive|rom_address[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N29
dffeas \u_data_drive|rom_address[5] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_data_drive|rom_address[5]~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_drive|rom_address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_drive|rom_address[5] .is_wysiwyg = "true";
defparam \u_data_drive|rom_address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N12
cycloneive_lcell_comb \u_data_drive|Equal1~2 (
// Equation(s):
// \u_data_drive|Equal1~2_combout  = (\u_data_drive|rom_address [5] & (\u_data_drive|rom_address [3] & (\u_data_drive|rom_address [4] & \u_data_drive|rom_address [2])))

	.dataa(\u_data_drive|rom_address [5]),
	.datab(\u_data_drive|rom_address [3]),
	.datac(\u_data_drive|rom_address [4]),
	.datad(\u_data_drive|rom_address [2]),
	.cin(gnd),
	.combout(\u_data_drive|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Equal1~2 .lut_mask = 16'h8000;
defparam \u_data_drive|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N12
cycloneive_lcell_comb \u_data_drive|Add3~12 (
// Equation(s):
// \u_data_drive|Add3~12_combout  = (\u_data_drive|rom_address [6] & (\u_data_drive|Add3~11  $ (GND))) # (!\u_data_drive|rom_address [6] & (!\u_data_drive|Add3~11  & VCC))
// \u_data_drive|Add3~13  = CARRY((\u_data_drive|rom_address [6] & !\u_data_drive|Add3~11 ))

	.dataa(\u_data_drive|rom_address [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_data_drive|Add3~11 ),
	.combout(\u_data_drive|Add3~12_combout ),
	.cout(\u_data_drive|Add3~13 ));
// synopsys translate_off
defparam \u_data_drive|Add3~12 .lut_mask = 16'hA50A;
defparam \u_data_drive|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N14
cycloneive_lcell_comb \u_data_drive|rom_address[6]~9 (
// Equation(s):
// \u_data_drive|rom_address[6]~9_combout  = (\u_data_drive|rom_address[4]~0_combout  & ((\u_data_drive|rom_address [6]) # ((\u_data_drive|Add3~12_combout  & !\u_data_drive|rom_address[13]~1_combout )))) # (!\u_data_drive|rom_address[4]~0_combout  & 
// (\u_data_drive|Add3~12_combout  & ((!\u_data_drive|rom_address[13]~1_combout ))))

	.dataa(\u_data_drive|rom_address[4]~0_combout ),
	.datab(\u_data_drive|Add3~12_combout ),
	.datac(\u_data_drive|rom_address [6]),
	.datad(\u_data_drive|rom_address[13]~1_combout ),
	.cin(gnd),
	.combout(\u_data_drive|rom_address[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|rom_address[6]~9 .lut_mask = 16'hA0EC;
defparam \u_data_drive|rom_address[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N15
dffeas \u_data_drive|rom_address[6] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_data_drive|rom_address[6]~9_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_drive|rom_address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_drive|rom_address[6] .is_wysiwyg = "true";
defparam \u_data_drive|rom_address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N14
cycloneive_lcell_comb \u_data_drive|Add3~14 (
// Equation(s):
// \u_data_drive|Add3~14_combout  = (\u_data_drive|rom_address [7] & (!\u_data_drive|Add3~13 )) # (!\u_data_drive|rom_address [7] & ((\u_data_drive|Add3~13 ) # (GND)))
// \u_data_drive|Add3~15  = CARRY((!\u_data_drive|Add3~13 ) # (!\u_data_drive|rom_address [7]))

	.dataa(\u_data_drive|rom_address [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_data_drive|Add3~13 ),
	.combout(\u_data_drive|Add3~14_combout ),
	.cout(\u_data_drive|Add3~15 ));
// synopsys translate_off
defparam \u_data_drive|Add3~14 .lut_mask = 16'h5A5F;
defparam \u_data_drive|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N0
cycloneive_lcell_comb \u_data_drive|rom_address[7]~10 (
// Equation(s):
// \u_data_drive|rom_address[7]~10_combout  = (\u_data_drive|rom_address[4]~0_combout  & ((\u_data_drive|rom_address [7]) # ((\u_data_drive|Add3~14_combout  & !\u_data_drive|rom_address[13]~1_combout )))) # (!\u_data_drive|rom_address[4]~0_combout  & 
// (\u_data_drive|Add3~14_combout  & ((!\u_data_drive|rom_address[13]~1_combout ))))

	.dataa(\u_data_drive|rom_address[4]~0_combout ),
	.datab(\u_data_drive|Add3~14_combout ),
	.datac(\u_data_drive|rom_address [7]),
	.datad(\u_data_drive|rom_address[13]~1_combout ),
	.cin(gnd),
	.combout(\u_data_drive|rom_address[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|rom_address[7]~10 .lut_mask = 16'hA0EC;
defparam \u_data_drive|rom_address[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N1
dffeas \u_data_drive|rom_address[7] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_data_drive|rom_address[7]~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_drive|rom_address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_drive|rom_address[7] .is_wysiwyg = "true";
defparam \u_data_drive|rom_address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N16
cycloneive_lcell_comb \u_data_drive|Add3~16 (
// Equation(s):
// \u_data_drive|Add3~16_combout  = (\u_data_drive|rom_address [8] & (\u_data_drive|Add3~15  $ (GND))) # (!\u_data_drive|rom_address [8] & (!\u_data_drive|Add3~15  & VCC))
// \u_data_drive|Add3~17  = CARRY((\u_data_drive|rom_address [8] & !\u_data_drive|Add3~15 ))

	.dataa(gnd),
	.datab(\u_data_drive|rom_address [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_data_drive|Add3~15 ),
	.combout(\u_data_drive|Add3~16_combout ),
	.cout(\u_data_drive|Add3~17 ));
// synopsys translate_off
defparam \u_data_drive|Add3~16 .lut_mask = 16'hC30C;
defparam \u_data_drive|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N18
cycloneive_lcell_comb \u_data_drive|rom_address[8]~11 (
// Equation(s):
// \u_data_drive|rom_address[8]~11_combout  = (\u_data_drive|rom_address[4]~0_combout  & ((\u_data_drive|rom_address [8]) # ((!\u_data_drive|rom_address[13]~1_combout  & \u_data_drive|Add3~16_combout )))) # (!\u_data_drive|rom_address[4]~0_combout  & 
// (!\u_data_drive|rom_address[13]~1_combout  & ((\u_data_drive|Add3~16_combout ))))

	.dataa(\u_data_drive|rom_address[4]~0_combout ),
	.datab(\u_data_drive|rom_address[13]~1_combout ),
	.datac(\u_data_drive|rom_address [8]),
	.datad(\u_data_drive|Add3~16_combout ),
	.cin(gnd),
	.combout(\u_data_drive|rom_address[8]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|rom_address[8]~11 .lut_mask = 16'hB3A0;
defparam \u_data_drive|rom_address[8]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N19
dffeas \u_data_drive|rom_address[8] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_data_drive|rom_address[8]~11_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_drive|rom_address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_drive|rom_address[8] .is_wysiwyg = "true";
defparam \u_data_drive|rom_address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N18
cycloneive_lcell_comb \u_data_drive|Add3~18 (
// Equation(s):
// \u_data_drive|Add3~18_combout  = (\u_data_drive|rom_address [9] & (!\u_data_drive|Add3~17 )) # (!\u_data_drive|rom_address [9] & ((\u_data_drive|Add3~17 ) # (GND)))
// \u_data_drive|Add3~19  = CARRY((!\u_data_drive|Add3~17 ) # (!\u_data_drive|rom_address [9]))

	.dataa(gnd),
	.datab(\u_data_drive|rom_address [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_data_drive|Add3~17 ),
	.combout(\u_data_drive|Add3~18_combout ),
	.cout(\u_data_drive|Add3~19 ));
// synopsys translate_off
defparam \u_data_drive|Add3~18 .lut_mask = 16'h3C3F;
defparam \u_data_drive|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N12
cycloneive_lcell_comb \u_data_drive|rom_address[9]~12 (
// Equation(s):
// \u_data_drive|rom_address[9]~12_combout  = (\u_data_drive|rom_address[4]~0_combout  & ((\u_data_drive|rom_address [9]) # ((!\u_data_drive|rom_address[13]~1_combout  & \u_data_drive|Add3~18_combout )))) # (!\u_data_drive|rom_address[4]~0_combout  & 
// (!\u_data_drive|rom_address[13]~1_combout  & ((\u_data_drive|Add3~18_combout ))))

	.dataa(\u_data_drive|rom_address[4]~0_combout ),
	.datab(\u_data_drive|rom_address[13]~1_combout ),
	.datac(\u_data_drive|rom_address [9]),
	.datad(\u_data_drive|Add3~18_combout ),
	.cin(gnd),
	.combout(\u_data_drive|rom_address[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|rom_address[9]~12 .lut_mask = 16'hB3A0;
defparam \u_data_drive|rom_address[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N13
dffeas \u_data_drive|rom_address[9] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_data_drive|rom_address[9]~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_drive|rom_address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_drive|rom_address[9] .is_wysiwyg = "true";
defparam \u_data_drive|rom_address[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N2
cycloneive_lcell_comb \u_data_drive|Equal1~1 (
// Equation(s):
// \u_data_drive|Equal1~1_combout  = (\u_data_drive|rom_address [9] & (!\u_data_drive|rom_address [8] & (\u_data_drive|rom_address [6] & \u_data_drive|rom_address [7])))

	.dataa(\u_data_drive|rom_address [9]),
	.datab(\u_data_drive|rom_address [8]),
	.datac(\u_data_drive|rom_address [6]),
	.datad(\u_data_drive|rom_address [7]),
	.cin(gnd),
	.combout(\u_data_drive|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Equal1~1 .lut_mask = 16'h2000;
defparam \u_data_drive|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N20
cycloneive_lcell_comb \u_data_drive|Add3~20 (
// Equation(s):
// \u_data_drive|Add3~20_combout  = (\u_data_drive|rom_address [10] & (\u_data_drive|Add3~19  $ (GND))) # (!\u_data_drive|rom_address [10] & (!\u_data_drive|Add3~19  & VCC))
// \u_data_drive|Add3~21  = CARRY((\u_data_drive|rom_address [10] & !\u_data_drive|Add3~19 ))

	.dataa(gnd),
	.datab(\u_data_drive|rom_address [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_data_drive|Add3~19 ),
	.combout(\u_data_drive|Add3~20_combout ),
	.cout(\u_data_drive|Add3~21 ));
// synopsys translate_off
defparam \u_data_drive|Add3~20 .lut_mask = 16'hC30C;
defparam \u_data_drive|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N22
cycloneive_lcell_comb \u_data_drive|rom_address[10]~13 (
// Equation(s):
// \u_data_drive|rom_address[10]~13_combout  = (\u_data_drive|rom_address[4]~0_combout  & ((\u_data_drive|rom_address [10]) # ((!\u_data_drive|rom_address[13]~1_combout  & \u_data_drive|Add3~20_combout )))) # (!\u_data_drive|rom_address[4]~0_combout  & 
// (!\u_data_drive|rom_address[13]~1_combout  & ((\u_data_drive|Add3~20_combout ))))

	.dataa(\u_data_drive|rom_address[4]~0_combout ),
	.datab(\u_data_drive|rom_address[13]~1_combout ),
	.datac(\u_data_drive|rom_address [10]),
	.datad(\u_data_drive|Add3~20_combout ),
	.cin(gnd),
	.combout(\u_data_drive|rom_address[10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|rom_address[10]~13 .lut_mask = 16'hB3A0;
defparam \u_data_drive|rom_address[10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N23
dffeas \u_data_drive|rom_address[10] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_data_drive|rom_address[10]~13_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_drive|rom_address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_drive|rom_address[10] .is_wysiwyg = "true";
defparam \u_data_drive|rom_address[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N22
cycloneive_lcell_comb \u_data_drive|Add3~22 (
// Equation(s):
// \u_data_drive|Add3~22_combout  = (\u_data_drive|rom_address [11] & (!\u_data_drive|Add3~21 )) # (!\u_data_drive|rom_address [11] & ((\u_data_drive|Add3~21 ) # (GND)))
// \u_data_drive|Add3~23  = CARRY((!\u_data_drive|Add3~21 ) # (!\u_data_drive|rom_address [11]))

	.dataa(gnd),
	.datab(\u_data_drive|rom_address [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_data_drive|Add3~21 ),
	.combout(\u_data_drive|Add3~22_combout ),
	.cout(\u_data_drive|Add3~23 ));
// synopsys translate_off
defparam \u_data_drive|Add3~22 .lut_mask = 16'h3C3F;
defparam \u_data_drive|Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N24
cycloneive_lcell_comb \u_data_drive|rom_address[11]~14 (
// Equation(s):
// \u_data_drive|rom_address[11]~14_combout  = (\u_data_drive|rom_address[4]~0_combout  & ((\u_data_drive|rom_address [11]) # ((!\u_data_drive|rom_address[13]~1_combout  & \u_data_drive|Add3~22_combout )))) # (!\u_data_drive|rom_address[4]~0_combout  & 
// (!\u_data_drive|rom_address[13]~1_combout  & ((\u_data_drive|Add3~22_combout ))))

	.dataa(\u_data_drive|rom_address[4]~0_combout ),
	.datab(\u_data_drive|rom_address[13]~1_combout ),
	.datac(\u_data_drive|rom_address [11]),
	.datad(\u_data_drive|Add3~22_combout ),
	.cin(gnd),
	.combout(\u_data_drive|rom_address[11]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|rom_address[11]~14 .lut_mask = 16'hB3A0;
defparam \u_data_drive|rom_address[11]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N25
dffeas \u_data_drive|rom_address[11] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_data_drive|rom_address[11]~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_drive|rom_address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_drive|rom_address[11] .is_wysiwyg = "true";
defparam \u_data_drive|rom_address[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N24
cycloneive_lcell_comb \u_data_drive|Add3~24 (
// Equation(s):
// \u_data_drive|Add3~24_combout  = (\u_data_drive|rom_address [12] & (\u_data_drive|Add3~23  $ (GND))) # (!\u_data_drive|rom_address [12] & (!\u_data_drive|Add3~23  & VCC))
// \u_data_drive|Add3~25  = CARRY((\u_data_drive|rom_address [12] & !\u_data_drive|Add3~23 ))

	.dataa(\u_data_drive|rom_address [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_data_drive|Add3~23 ),
	.combout(\u_data_drive|Add3~24_combout ),
	.cout(\u_data_drive|Add3~25 ));
// synopsys translate_off
defparam \u_data_drive|Add3~24 .lut_mask = 16'hA50A;
defparam \u_data_drive|Add3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N26
cycloneive_lcell_comb \u_data_drive|rom_address[12]~15 (
// Equation(s):
// \u_data_drive|rom_address[12]~15_combout  = (\u_data_drive|rom_address[4]~0_combout  & ((\u_data_drive|rom_address [12]) # ((!\u_data_drive|rom_address[13]~1_combout  & \u_data_drive|Add3~24_combout )))) # (!\u_data_drive|rom_address[4]~0_combout  & 
// (!\u_data_drive|rom_address[13]~1_combout  & ((\u_data_drive|Add3~24_combout ))))

	.dataa(\u_data_drive|rom_address[4]~0_combout ),
	.datab(\u_data_drive|rom_address[13]~1_combout ),
	.datac(\u_data_drive|rom_address [12]),
	.datad(\u_data_drive|Add3~24_combout ),
	.cin(gnd),
	.combout(\u_data_drive|rom_address[12]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|rom_address[12]~15 .lut_mask = 16'hB3A0;
defparam \u_data_drive|rom_address[12]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N27
dffeas \u_data_drive|rom_address[12] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_data_drive|rom_address[12]~15_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_drive|rom_address [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_drive|rom_address[12] .is_wysiwyg = "true";
defparam \u_data_drive|rom_address[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N8
cycloneive_lcell_comb \u_data_drive|Equal1~0 (
// Equation(s):
// \u_data_drive|Equal1~0_combout  = (!\u_data_drive|rom_address [12] & (\u_data_drive|rom_address [13] & (\u_data_drive|rom_address [10] & !\u_data_drive|rom_address [11])))

	.dataa(\u_data_drive|rom_address [12]),
	.datab(\u_data_drive|rom_address [13]),
	.datac(\u_data_drive|rom_address [10]),
	.datad(\u_data_drive|rom_address [11]),
	.cin(gnd),
	.combout(\u_data_drive|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Equal1~0 .lut_mask = 16'h0040;
defparam \u_data_drive|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N6
cycloneive_lcell_comb \u_data_drive|Equal1~3 (
// Equation(s):
// \u_data_drive|Equal1~3_combout  = (\u_data_drive|rom_address [1] & \u_data_drive|rom_address [0])

	.dataa(gnd),
	.datab(\u_data_drive|rom_address [1]),
	.datac(\u_data_drive|rom_address [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_data_drive|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Equal1~3 .lut_mask = 16'hC0C0;
defparam \u_data_drive|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N16
cycloneive_lcell_comb \u_data_drive|Equal1~4 (
// Equation(s):
// \u_data_drive|Equal1~4_combout  = (\u_data_drive|Equal1~2_combout  & (\u_data_drive|Equal1~1_combout  & (\u_data_drive|Equal1~0_combout  & \u_data_drive|Equal1~3_combout )))

	.dataa(\u_data_drive|Equal1~2_combout ),
	.datab(\u_data_drive|Equal1~1_combout ),
	.datac(\u_data_drive|Equal1~0_combout ),
	.datad(\u_data_drive|Equal1~3_combout ),
	.cin(gnd),
	.combout(\u_data_drive|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Equal1~4 .lut_mask = 16'h8000;
defparam \u_data_drive|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N18
cycloneive_lcell_comb \u_data_drive|rom_address[4]~0 (
// Equation(s):
// \u_data_drive|rom_address[4]~0_combout  = (!\u_data_drive|Equal1~4_combout  & ((!\u_data_drive|states_current.states_3~q ) # (!\u_data_drive|flag_enable_out2~5_combout )))

	.dataa(\u_data_drive|flag_enable_out2~5_combout ),
	.datab(\u_data_drive|Equal1~4_combout ),
	.datac(gnd),
	.datad(\u_data_drive|states_current.states_3~q ),
	.cin(gnd),
	.combout(\u_data_drive|rom_address[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|rom_address[4]~0 .lut_mask = 16'h1133;
defparam \u_data_drive|rom_address[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N26
cycloneive_lcell_comb \u_data_drive|Add3~26 (
// Equation(s):
// \u_data_drive|Add3~26_combout  = \u_data_drive|rom_address [13] $ (\u_data_drive|Add3~25 )

	.dataa(gnd),
	.datab(\u_data_drive|rom_address [13]),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_data_drive|Add3~25 ),
	.combout(\u_data_drive|Add3~26_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Add3~26 .lut_mask = 16'h3C3C;
defparam \u_data_drive|Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N8
cycloneive_lcell_comb \u_data_drive|rom_address[13]~2 (
// Equation(s):
// \u_data_drive|rom_address[13]~2_combout  = (\u_data_drive|rom_address[4]~0_combout  & ((\u_data_drive|rom_address [13]) # ((!\u_data_drive|rom_address[13]~1_combout  & \u_data_drive|Add3~26_combout )))) # (!\u_data_drive|rom_address[4]~0_combout  & 
// (!\u_data_drive|rom_address[13]~1_combout  & ((\u_data_drive|Add3~26_combout ))))

	.dataa(\u_data_drive|rom_address[4]~0_combout ),
	.datab(\u_data_drive|rom_address[13]~1_combout ),
	.datac(\u_data_drive|rom_address [13]),
	.datad(\u_data_drive|Add3~26_combout ),
	.cin(gnd),
	.combout(\u_data_drive|rom_address[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|rom_address[13]~2 .lut_mask = 16'hB3A0;
defparam \u_data_drive|rom_address[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N9
dffeas \u_data_drive|rom_address[13] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_data_drive|rom_address[13]~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_drive|rom_address [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_drive|rom_address[13] .is_wysiwyg = "true";
defparam \u_data_drive|rom_address[13] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u_data_drive|rom_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_drive|rom_address [12],\u_data_drive|rom_address [11],\u_data_drive|rom_address [10],\u_data_drive|rom_address [9],\u_data_drive|rom_address [8],\u_data_drive|rom_address [7],\u_data_drive|rom_address [6],\u_data_drive|rom_address [5],\u_data_drive|rom_address [4],
\u_data_drive|rom_address [3],\u_data_drive|rom_address [2],\u_data_drive|rom_address [1],\u_data_drive|rom_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../CrazyBird.hex";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ALTSYNCRAM";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 26435;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 24;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'h0300F7F820043FFF187FFFFFFF23FFFFFFA0CFFFFA08877FFFC0307FFFFFFFDCEDA7FFA443FFDD7607DFE0413CFFFF81FFFFFFF80FFFFFD003FFFFA0004CFFFFC301FFFFFFFF75C86FFF007FFEC0DC0F7F470A37FFFF07FFFFFFF03FFFFF001FFFFF000BFFFFFE0A1FFFFFFFFCF001DFFE83FFF706A07DF08C387FFFF03FFFFFFFC3FFFFF861FFFFF0001FFFFFFDB03FFFFFFFF0B7833FFD17FF9813C3F70300C3FFFFC2FFFFFFFE83FFFFCF41FFFFD080FFFFFFF803FFFFFFFFE3B405FFFA3FFF00049FDE18818FFFFF07FFFFFFF40FFFFFBE0FFFFF9901DFFFFFC02FFFFFFFFF828001FFFBFFF3000E7F70E8071FFFFC3FFFFFFFC1FFFFFFFEBFFFFFF9717F;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'hFFFE00FFFFFFFFFF00050EBFE3FAC40031FC87C41BBFFFF3FFFFFFFE0BFFFFFFFEFFFFFFFFDFFFFFE007FFFFFFFFFF000C1D1FDF12C80017F41C63FDFFFFF7FFFFFFFCBFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFE0010018B979060007FC0100FFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFF8006203F9DE2C0003FF00E03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0BFFFFFFFFFFE0139001FB6088000FFD4782FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFC07C00C080403800FFF77E07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFF80000BB0E507E003FFDFF83FFFFFFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFE00000C03800F100FFF7FE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00007A02003981FFFDFF2BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00003003006C07FFF7FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0004500C0078FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000080203FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000320200000FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'hFFE800D0074002FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE80D0000002FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF018001001FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE40000005FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000002FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE00B9FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD5FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N8
cycloneive_lcell_comb \u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout  = \u_data_drive|rom_address [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_data_drive|rom_address [13]),
	.cin(gnd),
	.combout(\u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N9
dffeas \u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_drive|rom_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_drive|rom_address [12],\u_data_drive|rom_address [11],\u_data_drive|rom_address [10],\u_data_drive|rom_address [9],\u_data_drive|rom_address [8],\u_data_drive|rom_address [7],\u_data_drive|rom_address [6],\u_data_drive|rom_address [5],\u_data_drive|rom_address [4],
\u_data_drive|rom_address [3],\u_data_drive|rom_address [2],\u_data_drive|rom_address [1],\u_data_drive|rom_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file = "../CrazyBird.hex";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ALTSYNCRAM";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 11;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 26435;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 24;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = 2048'h4FFEFFC007FFFFFFF81C0DFF8FFFF87FF601017FFF3FFFFFFFFFFA1FA80032FFF00BFD1FFE063C7FD3FE043FFFFFFFE1707FFF97FFC1FFE40305FFF83FFFFFFFFFF0FE83D005FFF00FE1FFF603C0FE1FF861FFFFFFFF87E0FDF72FFF1CF7F05837FFC2FFFFFFFFFFC7FC7FEB03FFC01F0FFFF00F97F97FD387FFFFFFF80B05F80C1FF4E83F01105FFF871FFFFFFFFE7FFFCFF4B7FFC0F47FFFF838FF0BFF785FFFFFFFF84817D85C7FA7027D00037FFF380FFFFFFFF8FFFF7BF3FFFFE2C0FFFFE387FA1FFFF1FFFFFFFFA0E0DF8030FE3C03F21B05FFF8807FFFE7FFC1FFFE1E9FFFFF0307FFFF943FE0FFFF05FFFFFFFE00427FE970F0F2FFC01C07FF330CFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = 2048'hFE6FFC0FFFF0601FFFFF007FFFF871EF03FFFC03FFFFFFFC1103FFC2C74F07FF81B05FDF01FF5FF81FE03FFF898FFFFFFA01FFFFF107C81FFFF01FFFFFFFF0F837FFA5CA307FFD86407F0003FDBF805F83FFFF0598FFFFF00FFFFF401871FFFFF1FFFFFFFFC1C19FA30783A7B5F30181F8007FD0FC007C17FFFC4217FFFFE01FFFFE00C18FFFFFC7FFFFFFFE0002FE06871C3C0FC81017F010FF83F000F03FFFE3089FFFFF80FFFFFE020C1FFFFF883FFFFFFC2009F81E0821C01F21901FC3F4381FC18702FFFFA4413FFFFE07FFFFF4ECF3FFFFFAA0E60FFFF09067FC0E01871FFD84207FCF01CAFFF3141FFFFE812E7FFFF017FFFFC12F9FFFFFC10F003FFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = 2048'hC3B07FFE1CC438FFFA0685FFF90C11FFFF90BFFFFC0A3BFFFFE00FFFFC0C187FFFFE007C00FFFE00427FFC700183FFC80C07FFE2EA9FFFFD01FFFFFA01FFFFFF063FFFE00ED3FFFFE001E01FFFFE0001FFF0700C1FFF00005FFFBFC0FFFFFE1FFFFFA833FFFFFF08FFFF006B07FFFF800701FFFFF80037ED708011D5FD80037C0016A5FFFFF87FFFFE387FFFFFFA7EFFFE58C87FFFF8002017FFFFC0001F01E0780F01F00005EF81051FFFFF82FFFFFCE7FFFFFFFBF5FFFCBC21FFFFE00180BFFFFF80007D83C2F8783FC00037400A7DFFFFFF17FFFFE13FFFFFFFFD07FFFC201FFFFF000A0FFFFFFE0001FA878FE3823F0000D00000BFFFFFF87FFFFF8A7FFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = 2048'hFFFF807FFFF9817FFFFC10103FFFFFF0000FFF17870D1FFE000160005D7FFFFF407FFFFF33FFFFFFFD05FFFE014BFFFFF0A003FFFFFFC0002FFF1C2971FFE800040000EAFFFFF201BFFFFE1FBBFFFF80AFFFF6813FFFFFFE007FFFFFFFC000CFFC1C0707FE600070040C5CFFFF8000FFFFFA320FFFFC15FFFFF133FFFFFFE011E7FFFFFF0000BFF830183FFA0C01C5C06271FFFC00A7FFFFFFC1FFFFF13E7FFFF9DFEDFFFD007F7FFFFFFE00847FF871C3FFFE000B77A300C3FFE003FFFFFFD28FFFFFFFE07FFFEE7E43FFF003C0FFFFFFF00B78FFE0EF0FFE71401DFE10061FFFE42FFFFFFFEC7FFFFFC413FFFF91B00FFFE81E1FFFFFFFE0CCBFFFE1B0FFFE;
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N16
cycloneive_lcell_comb \u_vga_dirve|rgb[11]~0 (
// Equation(s):
// \u_vga_dirve|rgb[11]~0_combout  = (\u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ))) # 
// (!\u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ))

	.dataa(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datab(\u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(gnd),
	.datad(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.cin(gnd),
	.combout(\u_vga_dirve|rgb[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|rgb[11]~0 .lut_mask = 16'hEE22;
defparam \u_vga_dirve|rgb[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N0
cycloneive_lcell_comb \u_data_drive|states_next~11 (
// Equation(s):
// \u_data_drive|states_next~11_combout  = (\u_key_debounce2|key_value~q ) # (!\u_key_debounce2|flag~q )

	.dataa(\u_key_debounce2|flag~q ),
	.datab(\u_key_debounce2|key_value~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_data_drive|states_next~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|states_next~11 .lut_mask = 16'hDDDD;
defparam \u_data_drive|states_next~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N24
cycloneive_lcell_comb \u_data_drive|states_next~10 (
// Equation(s):
// \u_data_drive|states_next~10_combout  = (!\u_key_debounce1|key_value~q  & (\u_key_debounce1|flag~q  & ((\u_key_debounce0|key_value~q ) # (!\u_key_debounce0|flag~q ))))

	.dataa(\u_key_debounce0|flag~q ),
	.datab(\u_key_debounce1|key_value~q ),
	.datac(\u_key_debounce1|flag~q ),
	.datad(\u_key_debounce0|key_value~q ),
	.cin(gnd),
	.combout(\u_data_drive|states_next~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|states_next~10 .lut_mask = 16'h3010;
defparam \u_data_drive|states_next~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N20
cycloneive_lcell_comb \u_data_drive|states_next~13 (
// Equation(s):
// \u_data_drive|states_next~13_combout  = (\u_data_drive|states_next~10_combout ) # ((\u_data_drive|states_next~12_combout  & (\u_data_drive|states_next~11_combout  & \u_data_drive|states_next.states_2~q )))

	.dataa(\u_data_drive|states_next~12_combout ),
	.datab(\u_data_drive|states_next~11_combout ),
	.datac(\u_data_drive|states_next.states_2~q ),
	.datad(\u_data_drive|states_next~10_combout ),
	.cin(gnd),
	.combout(\u_data_drive|states_next~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|states_next~13 .lut_mask = 16'hFF80;
defparam \u_data_drive|states_next~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y40_N21
dffeas \u_data_drive|states_next.states_2 (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_data_drive|states_next~13_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_drive|states_next.states_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_drive|states_next.states_2 .is_wysiwyg = "true";
defparam \u_data_drive|states_next.states_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y42_N13
dffeas \u_data_drive|states_current.states_2 (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_data_drive|states_next.states_2~q ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_data_drive|states_current.states_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_data_drive|states_current.states_2 .is_wysiwyg = "true";
defparam \u_data_drive|states_current.states_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N10
cycloneive_lcell_comb \u_data_drive|always2~1 (
// Equation(s):
// \u_data_drive|always2~1_combout  = (\u_vga_dirve|addr_h [5] & ((\u_vga_dirve|addr_h [6] & ((\u_data_drive|LessThan14~0_combout ) # (!\u_vga_dirve|addr_h [4]))) # (!\u_vga_dirve|addr_h [6] & ((\u_vga_dirve|addr_h [4]) # (!\u_data_drive|LessThan14~0_combout 
// ))))) # (!\u_vga_dirve|addr_h [5] & (\u_vga_dirve|addr_h [6]))

	.dataa(\u_vga_dirve|addr_h [5]),
	.datab(\u_vga_dirve|addr_h [6]),
	.datac(\u_vga_dirve|addr_h [4]),
	.datad(\u_data_drive|LessThan14~0_combout ),
	.cin(gnd),
	.combout(\u_data_drive|always2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|always2~1 .lut_mask = 16'hEC6E;
defparam \u_data_drive|always2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N12
cycloneive_lcell_comb \u_data_drive|always2~2 (
// Equation(s):
// \u_data_drive|always2~2_combout  = (\u_data_drive|always2~1_combout  & (\u_data_drive|always2~0_combout  & (\u_vga_dirve|addr_h [7] & !\u_vga_dirve|addr_h [8])))

	.dataa(\u_data_drive|always2~1_combout ),
	.datab(\u_data_drive|always2~0_combout ),
	.datac(\u_vga_dirve|addr_h [7]),
	.datad(\u_vga_dirve|addr_h [8]),
	.cin(gnd),
	.combout(\u_data_drive|always2~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|always2~2 .lut_mask = 16'h0080;
defparam \u_data_drive|always2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N2
cycloneive_lcell_comb \u_data_drive|always2~13 (
// Equation(s):
// \u_data_drive|always2~13_combout  = (\u_vga_dirve|addr_h [5] & (\u_vga_dirve|addr_h [6] & ((\u_vga_dirve|addr_h [4]) # (!\u_data_drive|LessThan14~0_combout )))) # (!\u_vga_dirve|addr_h [5] & (!\u_vga_dirve|addr_h [6] & ((\u_data_drive|LessThan14~0_combout 
// ) # (!\u_vga_dirve|addr_h [4]))))

	.dataa(\u_vga_dirve|addr_h [4]),
	.datab(\u_vga_dirve|addr_h [5]),
	.datac(\u_data_drive|LessThan14~0_combout ),
	.datad(\u_vga_dirve|addr_h [6]),
	.cin(gnd),
	.combout(\u_data_drive|always2~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|always2~13 .lut_mask = 16'h8C31;
defparam \u_data_drive|always2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N0
cycloneive_lcell_comb \u_data_drive|always2~14 (
// Equation(s):
// \u_data_drive|always2~14_combout  = (\u_data_drive|always2~13_combout ) # (((!\u_vga_dirve|addr_h [8]) # (!\u_vga_dirve|addr_h [7])) # (!\u_data_drive|always2~0_combout ))

	.dataa(\u_data_drive|always2~13_combout ),
	.datab(\u_data_drive|always2~0_combout ),
	.datac(\u_vga_dirve|addr_h [7]),
	.datad(\u_vga_dirve|addr_h [8]),
	.cin(gnd),
	.combout(\u_data_drive|always2~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|always2~14 .lut_mask = 16'hBFFF;
defparam \u_data_drive|always2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N16
cycloneive_lcell_comb \u_data_drive|always2~15 (
// Equation(s):
// \u_data_drive|always2~15_combout  = (!\u_vga_dirve|addr_h [10] & !\u_vga_dirve|addr_h [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_vga_dirve|addr_h [10]),
	.datad(\u_vga_dirve|addr_h [11]),
	.cin(gnd),
	.combout(\u_data_drive|always2~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|always2~15 .lut_mask = 16'h000F;
defparam \u_data_drive|always2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N2
cycloneive_lcell_comb \u_data_drive|always2~16 (
// Equation(s):
// \u_data_drive|always2~16_combout  = ((\u_vga_dirve|addr_h [8] & (\u_vga_dirve|addr_h [9])) # (!\u_vga_dirve|addr_h [8] & ((\u_vga_dirve|addr_h [6])))) # (!\u_data_drive|always2~15_combout )

	.dataa(\u_vga_dirve|addr_h [8]),
	.datab(\u_vga_dirve|addr_h [9]),
	.datac(\u_data_drive|always2~15_combout ),
	.datad(\u_vga_dirve|addr_h [6]),
	.cin(gnd),
	.combout(\u_data_drive|always2~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|always2~16 .lut_mask = 16'hDF8F;
defparam \u_data_drive|always2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N4
cycloneive_lcell_comb \u_data_drive|LessThan15~0 (
// Equation(s):
// \u_data_drive|LessThan15~0_combout  = (\u_vga_dirve|addr_h [4]) # (!\u_data_drive|LessThan14~0_combout )

	.dataa(gnd),
	.datab(\u_data_drive|LessThan14~0_combout ),
	.datac(gnd),
	.datad(\u_vga_dirve|addr_h [4]),
	.cin(gnd),
	.combout(\u_data_drive|LessThan15~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|LessThan15~0 .lut_mask = 16'hFF33;
defparam \u_data_drive|LessThan15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N20
cycloneive_lcell_comb \u_data_drive|always2~17 (
// Equation(s):
// \u_data_drive|always2~17_combout  = (!\u_vga_dirve|addr_h [9] & (((!\u_vga_dirve|addr_h [5]) # (!\u_data_drive|LessThan15~0_combout )) # (!\u_vga_dirve|addr_h [7])))

	.dataa(\u_vga_dirve|addr_h [7]),
	.datab(\u_vga_dirve|addr_h [9]),
	.datac(\u_data_drive|LessThan15~0_combout ),
	.datad(\u_vga_dirve|addr_h [5]),
	.cin(gnd),
	.combout(\u_data_drive|always2~17_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|always2~17 .lut_mask = 16'h1333;
defparam \u_data_drive|always2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N24
cycloneive_lcell_comb \u_data_drive|always2~18 (
// Equation(s):
// \u_data_drive|always2~18_combout  = (\u_vga_dirve|addr_h [7]) # ((\u_vga_dirve|addr_h [4] & (!\u_data_drive|LessThan14~0_combout  & \u_vga_dirve|addr_h [5])))

	.dataa(\u_vga_dirve|addr_h [7]),
	.datab(\u_vga_dirve|addr_h [4]),
	.datac(\u_data_drive|LessThan14~0_combout ),
	.datad(\u_vga_dirve|addr_h [5]),
	.cin(gnd),
	.combout(\u_data_drive|always2~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|always2~18 .lut_mask = 16'hAEAA;
defparam \u_data_drive|always2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N6
cycloneive_lcell_comb \u_data_drive|always2~19 (
// Equation(s):
// \u_data_drive|always2~19_combout  = (\u_data_drive|always2~16_combout ) # ((\u_data_drive|always2~17_combout ) # ((\u_data_drive|always2~18_combout  & !\u_vga_dirve|addr_h [6])))

	.dataa(\u_data_drive|always2~16_combout ),
	.datab(\u_data_drive|always2~17_combout ),
	.datac(\u_data_drive|always2~18_combout ),
	.datad(\u_vga_dirve|addr_h [6]),
	.cin(gnd),
	.combout(\u_data_drive|always2~19_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|always2~19 .lut_mask = 16'hEEFE;
defparam \u_data_drive|always2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N28
cycloneive_lcell_comb \u_data_drive|always2~10 (
// Equation(s):
// \u_data_drive|always2~10_combout  = (\u_vga_dirve|addr_h [6] & ((\u_vga_dirve|addr_h [8]) # ((\u_vga_dirve|addr_h [4] & !\u_data_drive|LessThan14~0_combout ))))

	.dataa(\u_vga_dirve|addr_h [4]),
	.datab(\u_data_drive|LessThan14~0_combout ),
	.datac(\u_vga_dirve|addr_h [6]),
	.datad(\u_vga_dirve|addr_h [8]),
	.cin(gnd),
	.combout(\u_data_drive|always2~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|always2~10 .lut_mask = 16'hF020;
defparam \u_data_drive|always2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N22
cycloneive_lcell_comb \u_data_drive|always2~11 (
// Equation(s):
// \u_data_drive|always2~11_combout  = (\u_data_drive|always2~10_combout  & ((\u_vga_dirve|addr_h [5]) # ((!\u_vga_dirve|addr_h [7] & \u_data_drive|LessThan15~0_combout ))))

	.dataa(\u_vga_dirve|addr_h [7]),
	.datab(\u_data_drive|always2~10_combout ),
	.datac(\u_vga_dirve|addr_h [5]),
	.datad(\u_data_drive|LessThan15~0_combout ),
	.cin(gnd),
	.combout(\u_data_drive|always2~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|always2~11 .lut_mask = 16'hC4C0;
defparam \u_data_drive|always2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N0
cycloneive_lcell_comb \u_data_drive|always2~12 (
// Equation(s):
// \u_data_drive|always2~12_combout  = ((\u_vga_dirve|addr_h [8] & ((\u_data_drive|always2~11_combout ) # (\u_vga_dirve|addr_h [7]))) # (!\u_vga_dirve|addr_h [8] & ((!\u_vga_dirve|addr_h [7]) # (!\u_data_drive|always2~11_combout )))) # 
// (!\u_data_drive|always2~0_combout )

	.dataa(\u_vga_dirve|addr_h [8]),
	.datab(\u_data_drive|always2~0_combout ),
	.datac(\u_data_drive|always2~11_combout ),
	.datad(\u_vga_dirve|addr_h [7]),
	.cin(gnd),
	.combout(\u_data_drive|always2~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|always2~12 .lut_mask = 16'hBFF7;
defparam \u_data_drive|always2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N6
cycloneive_lcell_comb \u_data_drive|always2~20 (
// Equation(s):
// \u_data_drive|always2~20_combout  = (\u_data_drive|Mux12~0_combout  & (((\u_data_drive|LessThan14~0_combout ) # (!\u_vga_dirve|addr_h [4])) # (!\u_vga_dirve|addr_h [5])))

	.dataa(\u_vga_dirve|addr_h [5]),
	.datab(\u_data_drive|LessThan14~0_combout ),
	.datac(\u_vga_dirve|addr_h [4]),
	.datad(\u_data_drive|Mux12~0_combout ),
	.cin(gnd),
	.combout(\u_data_drive|always2~20_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|always2~20 .lut_mask = 16'hDF00;
defparam \u_data_drive|always2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N18
cycloneive_lcell_comb \u_data_drive|rgb_data~7 (
// Equation(s):
// \u_data_drive|rgb_data~7_combout  = (!\u_vga_dirve|addr_h [8] & (!\u_vga_dirve|addr_h [10] & (!\u_vga_dirve|addr_h [11] & \u_vga_dirve|addr_h [9])))

	.dataa(\u_vga_dirve|addr_h [8]),
	.datab(\u_vga_dirve|addr_h [10]),
	.datac(\u_vga_dirve|addr_h [11]),
	.datad(\u_vga_dirve|addr_h [9]),
	.cin(gnd),
	.combout(\u_data_drive|rgb_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|rgb_data~7 .lut_mask = 16'h0100;
defparam \u_data_drive|rgb_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N24
cycloneive_lcell_comb \u_data_drive|rgb_data~8 (
// Equation(s):
// \u_data_drive|rgb_data~8_combout  = (!\u_data_drive|always2~20_combout  & (\u_data_drive|rgb_data~7_combout  & ((\u_data_drive|LessThan15~2_combout ) # (!\u_vga_dirve|addr_h [7]))))

	.dataa(\u_data_drive|always2~20_combout ),
	.datab(\u_data_drive|LessThan15~2_combout ),
	.datac(\u_vga_dirve|addr_h [7]),
	.datad(\u_data_drive|rgb_data~7_combout ),
	.cin(gnd),
	.combout(\u_data_drive|rgb_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|rgb_data~8 .lut_mask = 16'h4500;
defparam \u_data_drive|rgb_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N16
cycloneive_lcell_comb \u_vga_dirve|rgb~19 (
// Equation(s):
// \u_vga_dirve|rgb~19_combout  = (\u_data_drive|always2~12_combout  & (((\u_data_drive|always2~19_combout  & \u_data_drive|rgb_data~8_combout )) # (!\u_data_drive|always2~14_combout )))

	.dataa(\u_data_drive|always2~14_combout ),
	.datab(\u_data_drive|always2~19_combout ),
	.datac(\u_data_drive|always2~12_combout ),
	.datad(\u_data_drive|rgb_data~8_combout ),
	.cin(gnd),
	.combout(\u_vga_dirve|rgb~19_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|rgb~19 .lut_mask = 16'hD050;
defparam \u_vga_dirve|rgb~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N10
cycloneive_lcell_comb \u_data_drive|LessThan10~0 (
// Equation(s):
// \u_data_drive|LessThan10~0_combout  = (!\u_vga_dirve|addr_h [5] & ((\u_data_drive|LessThan14~0_combout ) # (!\u_vga_dirve|addr_h [4])))

	.dataa(\u_vga_dirve|addr_h [4]),
	.datab(\u_data_drive|LessThan14~0_combout ),
	.datac(\u_vga_dirve|addr_h [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_data_drive|LessThan10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|LessThan10~0 .lut_mask = 16'h0D0D;
defparam \u_data_drive|LessThan10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N30
cycloneive_lcell_comb \u_data_drive|always2~8 (
// Equation(s):
// \u_data_drive|always2~8_combout  = (!\u_vga_dirve|addr_h [6] & ((!\u_vga_dirve|addr_h [7]) # (!\u_data_drive|LessThan10~0_combout )))

	.dataa(\u_data_drive|LessThan10~0_combout ),
	.datab(gnd),
	.datac(\u_vga_dirve|addr_h [6]),
	.datad(\u_vga_dirve|addr_h [7]),
	.cin(gnd),
	.combout(\u_data_drive|always2~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|always2~8 .lut_mask = 16'h050F;
defparam \u_data_drive|always2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N16
cycloneive_lcell_comb \u_data_drive|LessThan15~1 (
// Equation(s):
// \u_data_drive|LessThan15~1_combout  = (!\u_vga_dirve|addr_h [4] & (\u_data_drive|LessThan14~0_combout  & (!\u_vga_dirve|addr_h [5] & !\u_vga_dirve|addr_h [7])))

	.dataa(\u_vga_dirve|addr_h [4]),
	.datab(\u_data_drive|LessThan14~0_combout ),
	.datac(\u_vga_dirve|addr_h [5]),
	.datad(\u_vga_dirve|addr_h [7]),
	.cin(gnd),
	.combout(\u_data_drive|LessThan15~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|LessThan15~1 .lut_mask = 16'h0004;
defparam \u_data_drive|LessThan15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N14
cycloneive_lcell_comb \u_data_drive|always2~5 (
// Equation(s):
// \u_data_drive|always2~5_combout  = (\u_data_drive|always2~0_combout  & ((!\u_vga_dirve|addr_h [7]) # (!\u_vga_dirve|addr_h [6])))

	.dataa(gnd),
	.datab(\u_data_drive|always2~0_combout ),
	.datac(\u_vga_dirve|addr_h [6]),
	.datad(\u_vga_dirve|addr_h [7]),
	.cin(gnd),
	.combout(\u_data_drive|always2~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|always2~5 .lut_mask = 16'h0CCC;
defparam \u_data_drive|always2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N26
cycloneive_lcell_comb \u_data_drive|always2~9 (
// Equation(s):
// \u_data_drive|always2~9_combout  = (\u_data_drive|always2~8_combout ) # ((\u_data_drive|LessThan15~1_combout ) # ((!\u_vga_dirve|addr_h [8]) # (!\u_data_drive|always2~5_combout )))

	.dataa(\u_data_drive|always2~8_combout ),
	.datab(\u_data_drive|LessThan15~1_combout ),
	.datac(\u_data_drive|always2~5_combout ),
	.datad(\u_vga_dirve|addr_h [8]),
	.cin(gnd),
	.combout(\u_data_drive|always2~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|always2~9 .lut_mask = 16'hEFFF;
defparam \u_data_drive|always2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N24
cycloneive_lcell_comb \u_data_drive|always2~3 (
// Equation(s):
// \u_data_drive|always2~3_combout  = (\u_vga_dirve|addr_h [5] & (((\u_vga_dirve|addr_h [6])))) # (!\u_vga_dirve|addr_h [5] & ((\u_vga_dirve|addr_h [4] & (!\u_data_drive|LessThan14~0_combout  & \u_vga_dirve|addr_h [6])) # (!\u_vga_dirve|addr_h [4] & 
// (\u_data_drive|LessThan14~0_combout  & !\u_vga_dirve|addr_h [6]))))

	.dataa(\u_vga_dirve|addr_h [4]),
	.datab(\u_vga_dirve|addr_h [5]),
	.datac(\u_data_drive|LessThan14~0_combout ),
	.datad(\u_vga_dirve|addr_h [6]),
	.cin(gnd),
	.combout(\u_data_drive|always2~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|always2~3 .lut_mask = 16'hCE10;
defparam \u_data_drive|always2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N18
cycloneive_lcell_comb \u_data_drive|always2~4 (
// Equation(s):
// \u_data_drive|always2~4_combout  = (\u_vga_dirve|addr_h [8]) # (((\u_vga_dirve|addr_h [7]) # (\u_data_drive|always2~3_combout )) # (!\u_data_drive|always2~0_combout ))

	.dataa(\u_vga_dirve|addr_h [8]),
	.datab(\u_data_drive|always2~0_combout ),
	.datac(\u_vga_dirve|addr_h [7]),
	.datad(\u_data_drive|always2~3_combout ),
	.cin(gnd),
	.combout(\u_data_drive|always2~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|always2~4 .lut_mask = 16'hFFFB;
defparam \u_data_drive|always2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N16
cycloneive_lcell_comb \u_data_drive|Mux7~0 (
// Equation(s):
// \u_data_drive|Mux7~0_combout  = (\u_vga_dirve|addr_h [5] & !\u_vga_dirve|addr_h [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_vga_dirve|addr_h [5]),
	.datad(\u_vga_dirve|addr_h [6]),
	.cin(gnd),
	.combout(\u_data_drive|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux7~0 .lut_mask = 16'h00F0;
defparam \u_data_drive|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N8
cycloneive_lcell_comb \u_data_drive|always2~6 (
// Equation(s):
// \u_data_drive|always2~6_combout  = ((\u_vga_dirve|addr_h [8]) # ((\u_data_drive|Mux7~0_combout  & \u_data_drive|LessThan15~0_combout ))) # (!\u_data_drive|always2~5_combout )

	.dataa(\u_data_drive|Mux7~0_combout ),
	.datab(\u_data_drive|always2~5_combout ),
	.datac(\u_data_drive|LessThan15~0_combout ),
	.datad(\u_vga_dirve|addr_h [8]),
	.cin(gnd),
	.combout(\u_data_drive|always2~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|always2~6 .lut_mask = 16'hFFB3;
defparam \u_data_drive|always2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N20
cycloneive_lcell_comb \u_data_drive|always2~7 (
// Equation(s):
// \u_data_drive|always2~7_combout  = (\u_data_drive|always2~6_combout ) # ((!\u_vga_dirve|addr_h [7] & ((\u_data_drive|LessThan10~0_combout ) # (!\u_vga_dirve|addr_h [6]))))

	.dataa(\u_data_drive|LessThan10~0_combout ),
	.datab(\u_data_drive|always2~6_combout ),
	.datac(\u_vga_dirve|addr_h [6]),
	.datad(\u_vga_dirve|addr_h [7]),
	.cin(gnd),
	.combout(\u_data_drive|always2~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|always2~7 .lut_mask = 16'hCCEF;
defparam \u_data_drive|always2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N14
cycloneive_lcell_comb \u_data_drive|rgb_data~6 (
// Equation(s):
// \u_data_drive|rgb_data~6_combout  = (\u_data_drive|always2~4_combout  & \u_data_drive|always2~7_combout )

	.dataa(\u_data_drive|always2~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_data_drive|always2~7_combout ),
	.cin(gnd),
	.combout(\u_data_drive|rgb_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|rgb_data~6 .lut_mask = 16'hAA00;
defparam \u_data_drive|rgb_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N18
cycloneive_lcell_comb \u_vga_dirve|rgb~20 (
// Equation(s):
// \u_vga_dirve|rgb~20_combout  = (\u_data_drive|always2~2_combout ) # (((\u_vga_dirve|rgb~19_combout  & \u_data_drive|always2~9_combout )) # (!\u_data_drive|rgb_data~6_combout ))

	.dataa(\u_data_drive|always2~2_combout ),
	.datab(\u_vga_dirve|rgb~19_combout ),
	.datac(\u_data_drive|always2~9_combout ),
	.datad(\u_data_drive|rgb_data~6_combout ),
	.cin(gnd),
	.combout(\u_vga_dirve|rgb~20_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|rgb~20 .lut_mask = 16'hEAFF;
defparam \u_vga_dirve|rgb~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N0
cycloneive_lcell_comb \u_data_drive|LessThan16~0 (
// Equation(s):
// \u_data_drive|LessThan16~0_combout  = (\u_vga_dirve|addr_h [3]) # ((\u_vga_dirve|addr_h [2] & ((\u_vga_dirve|addr_h [1]) # (\u_vga_dirve|addr_h [0]))))

	.dataa(\u_vga_dirve|addr_h [1]),
	.datab(\u_vga_dirve|addr_h [3]),
	.datac(\u_vga_dirve|addr_h [2]),
	.datad(\u_vga_dirve|addr_h [0]),
	.cin(gnd),
	.combout(\u_data_drive|LessThan16~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|LessThan16~0 .lut_mask = 16'hFCEC;
defparam \u_data_drive|LessThan16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N16
cycloneive_lcell_comb \u_data_drive|LessThan17~0 (
// Equation(s):
// \u_data_drive|LessThan17~0_combout  = (!\u_vga_dirve|addr_h [5] & (!\u_vga_dirve|addr_h [6] & ((!\u_data_drive|LessThan16~0_combout ) # (!\u_vga_dirve|addr_h [4]))))

	.dataa(\u_vga_dirve|addr_h [5]),
	.datab(\u_vga_dirve|addr_h [4]),
	.datac(\u_data_drive|LessThan16~0_combout ),
	.datad(\u_vga_dirve|addr_h [6]),
	.cin(gnd),
	.combout(\u_data_drive|LessThan17~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|LessThan17~0 .lut_mask = 16'h0015;
defparam \u_data_drive|LessThan17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N30
cycloneive_lcell_comb \u_data_drive|flag_enable_out1~4 (
// Equation(s):
// \u_data_drive|flag_enable_out1~4_combout  = (\u_vga_dirve|addr_h [9] & (\u_data_drive|LessThan17~0_combout  & (!\u_vga_dirve|addr_h [7] & !\u_vga_dirve|addr_h [8]))) # (!\u_vga_dirve|addr_h [9] & ((\u_vga_dirve|addr_h [8]) # 
// ((!\u_data_drive|LessThan17~0_combout  & \u_vga_dirve|addr_h [7]))))

	.dataa(\u_data_drive|LessThan17~0_combout ),
	.datab(\u_vga_dirve|addr_h [9]),
	.datac(\u_vga_dirve|addr_h [7]),
	.datad(\u_vga_dirve|addr_h [8]),
	.cin(gnd),
	.combout(\u_data_drive|flag_enable_out1~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|flag_enable_out1~4 .lut_mask = 16'h3318;
defparam \u_data_drive|flag_enable_out1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N22
cycloneive_lcell_comb \u_data_drive|flag_enable_out1~6 (
// Equation(s):
// \u_data_drive|flag_enable_out1~6_combout  = (\u_data_drive|states_current.states_2~q  & (!\u_vga_dirve|addr_h [10] & (!\u_vga_dirve|addr_h [11] & \u_data_drive|flag_enable_out2~0_combout )))

	.dataa(\u_data_drive|states_current.states_2~q ),
	.datab(\u_vga_dirve|addr_h [10]),
	.datac(\u_vga_dirve|addr_h [11]),
	.datad(\u_data_drive|flag_enable_out2~0_combout ),
	.cin(gnd),
	.combout(\u_data_drive|flag_enable_out1~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|flag_enable_out1~6 .lut_mask = 16'h0200;
defparam \u_data_drive|flag_enable_out1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N2
cycloneive_lcell_comb \u_data_drive|flag_enable_out1~2 (
// Equation(s):
// \u_data_drive|flag_enable_out1~2_combout  = (\u_vga_dirve|addr_v [8] & (!\u_vga_dirve|addr_v [7] & !\u_vga_dirve|addr_v [6])) # (!\u_vga_dirve|addr_v [8] & (\u_vga_dirve|addr_v [7] & \u_vga_dirve|addr_v [6]))

	.dataa(gnd),
	.datab(\u_vga_dirve|addr_v [8]),
	.datac(\u_vga_dirve|addr_v [7]),
	.datad(\u_vga_dirve|addr_v [6]),
	.cin(gnd),
	.combout(\u_data_drive|flag_enable_out1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|flag_enable_out1~2 .lut_mask = 16'h300C;
defparam \u_data_drive|flag_enable_out1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N26
cycloneive_lcell_comb \u_vga_dirve|addr_v~7 (
// Equation(s):
// \u_vga_dirve|addr_v~7_combout  = (\u_vga_dirve|cnt_v [0] & !\u_vga_dirve|valid_area~combout )

	.dataa(\u_vga_dirve|cnt_v [0]),
	.datab(gnd),
	.datac(\u_vga_dirve|valid_area~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_vga_dirve|addr_v~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|addr_v~7 .lut_mask = 16'h0A0A;
defparam \u_vga_dirve|addr_v~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N27
dffeas \u_vga_dirve|addr_v[0] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|addr_v~7_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|addr_v [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|addr_v[0] .is_wysiwyg = "true";
defparam \u_vga_dirve|addr_v[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N8
cycloneive_lcell_comb \u_data_drive|LessThan18~1 (
// Equation(s):
// \u_data_drive|LessThan18~1_combout  = (\u_vga_dirve|addr_v [4] & ((\u_vga_dirve|addr_v [0]) # ((\u_vga_dirve|addr_v [3]) # (!\u_data_drive|LessThan18~0_combout ))))

	.dataa(\u_vga_dirve|addr_v [0]),
	.datab(\u_vga_dirve|addr_v [3]),
	.datac(\u_vga_dirve|addr_v [4]),
	.datad(\u_data_drive|LessThan18~0_combout ),
	.cin(gnd),
	.combout(\u_data_drive|LessThan18~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|LessThan18~1 .lut_mask = 16'hE0F0;
defparam \u_data_drive|LessThan18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N24
cycloneive_lcell_comb \u_data_drive|flag_enable_out1~3 (
// Equation(s):
// \u_data_drive|flag_enable_out1~3_combout  = \u_vga_dirve|addr_v [6] $ (((\u_vga_dirve|addr_v [5]) # (\u_data_drive|LessThan18~1_combout )))

	.dataa(\u_vga_dirve|addr_v [5]),
	.datab(\u_data_drive|LessThan18~1_combout ),
	.datac(gnd),
	.datad(\u_vga_dirve|addr_v [6]),
	.cin(gnd),
	.combout(\u_data_drive|flag_enable_out1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|flag_enable_out1~3 .lut_mask = 16'h11EE;
defparam \u_data_drive|flag_enable_out1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N4
cycloneive_lcell_comb \u_data_drive|flag_enable_out1~5 (
// Equation(s):
// \u_data_drive|flag_enable_out1~5_combout  = (\u_data_drive|flag_enable_out1~4_combout  & (\u_data_drive|flag_enable_out1~6_combout  & (\u_data_drive|flag_enable_out1~2_combout  & !\u_data_drive|flag_enable_out1~3_combout )))

	.dataa(\u_data_drive|flag_enable_out1~4_combout ),
	.datab(\u_data_drive|flag_enable_out1~6_combout ),
	.datac(\u_data_drive|flag_enable_out1~2_combout ),
	.datad(\u_data_drive|flag_enable_out1~3_combout ),
	.cin(gnd),
	.combout(\u_data_drive|flag_enable_out1~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|flag_enable_out1~5 .lut_mask = 16'h0080;
defparam \u_data_drive|flag_enable_out1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N26
cycloneive_lcell_comb \u_data_drive|Mux8~0 (
// Equation(s):
// \u_data_drive|Mux8~0_combout  = (!\u_vga_dirve|addr_h [4] & !\u_vga_dirve|addr_h [5])

	.dataa(\u_vga_dirve|addr_h [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_vga_dirve|addr_h [5]),
	.cin(gnd),
	.combout(\u_data_drive|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux8~0 .lut_mask = 16'h0055;
defparam \u_data_drive|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N14
cycloneive_lcell_comb \u_data_drive|Mux11~15 (
// Equation(s):
// \u_data_drive|Mux11~15_combout  = (!\u_vga_dirve|addr_h [8] & (!\u_vga_dirve|addr_h [7] & (\u_data_drive|Mux8~0_combout  & !\u_vga_dirve|addr_h [6])))

	.dataa(\u_vga_dirve|addr_h [8]),
	.datab(\u_vga_dirve|addr_h [7]),
	.datac(\u_data_drive|Mux8~0_combout ),
	.datad(\u_vga_dirve|addr_h [6]),
	.cin(gnd),
	.combout(\u_data_drive|Mux11~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux11~15 .lut_mask = 16'h0010;
defparam \u_data_drive|Mux11~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N26
cycloneive_lcell_comb \u_vga_dirve|rgb~21 (
// Equation(s):
// \u_vga_dirve|rgb~21_combout  = (!\u_data_drive|states_current.states_2~q  & (((!\u_data_drive|LessThan14~0_combout ) # (!\u_data_drive|always2~0_combout )) # (!\u_data_drive|Mux11~15_combout )))

	.dataa(\u_data_drive|Mux11~15_combout ),
	.datab(\u_data_drive|always2~0_combout ),
	.datac(\u_data_drive|LessThan14~0_combout ),
	.datad(\u_data_drive|states_current.states_2~q ),
	.cin(gnd),
	.combout(\u_vga_dirve|rgb~21_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|rgb~21 .lut_mask = 16'h007F;
defparam \u_vga_dirve|rgb~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N18
cycloneive_lcell_comb \u_vga_dirve|rgb~22 (
// Equation(s):
// \u_vga_dirve|rgb~22_combout  = (!\u_vga_dirve|addr_v [5] & (\u_vga_dirve|addr_v [4] & \u_vga_dirve|addr_v [6]))

	.dataa(\u_vga_dirve|addr_v [5]),
	.datab(gnd),
	.datac(\u_vga_dirve|addr_v [4]),
	.datad(\u_vga_dirve|addr_v [6]),
	.cin(gnd),
	.combout(\u_vga_dirve|rgb~22_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|rgb~22 .lut_mask = 16'h5000;
defparam \u_vga_dirve|rgb~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N30
cycloneive_lcell_comb \u_vga_dirve|rgb~23 (
// Equation(s):
// \u_vga_dirve|rgb~23_combout  = (\u_data_drive|states_current.states_2~q  & (\u_vga_dirve|rgb~22_combout  & ((\u_data_drive|flag_enable_out1~5_combout ) # (\u_vga_dirve|rgb~21_combout )))) # (!\u_data_drive|states_current.states_2~q  & 
// (((\u_vga_dirve|rgb~21_combout ))))

	.dataa(\u_data_drive|states_current.states_2~q ),
	.datab(\u_data_drive|flag_enable_out1~5_combout ),
	.datac(\u_vga_dirve|rgb~21_combout ),
	.datad(\u_vga_dirve|rgb~22_combout ),
	.cin(gnd),
	.combout(\u_vga_dirve|rgb~23_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|rgb~23 .lut_mask = 16'hF850;
defparam \u_vga_dirve|rgb~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N28
cycloneive_lcell_comb \u_data_drive|Mux11~8 (
// Equation(s):
// \u_data_drive|Mux11~8_combout  = (\u_vga_dirve|addr_h [2] & ((\u_vga_dirve|addr_h [4]) # (\u_vga_dirve|addr_h [3])))

	.dataa(\u_vga_dirve|addr_h [4]),
	.datab(gnd),
	.datac(\u_vga_dirve|addr_h [2]),
	.datad(\u_vga_dirve|addr_h [3]),
	.cin(gnd),
	.combout(\u_data_drive|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux11~8 .lut_mask = 16'hF0A0;
defparam \u_data_drive|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N6
cycloneive_lcell_comb \u_data_drive|Mux11~9 (
// Equation(s):
// \u_data_drive|Mux11~9_combout  = (\u_vga_dirve|addr_h [3] & (!\u_data_drive|Mux11~8_combout  & (\u_vga_dirve|addr_h [5] & \u_vga_dirve|addr_h [0]))) # (!\u_vga_dirve|addr_h [3] & (\u_data_drive|Mux11~8_combout  & ((!\u_vga_dirve|addr_h [0]))))

	.dataa(\u_vga_dirve|addr_h [3]),
	.datab(\u_data_drive|Mux11~8_combout ),
	.datac(\u_vga_dirve|addr_h [5]),
	.datad(\u_vga_dirve|addr_h [0]),
	.cin(gnd),
	.combout(\u_data_drive|Mux11~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux11~9 .lut_mask = 16'h2044;
defparam \u_data_drive|Mux11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N24
cycloneive_lcell_comb \u_data_drive|Mux11~10 (
// Equation(s):
// \u_data_drive|Mux11~10_combout  = (\u_vga_dirve|addr_h [3] & (((\u_vga_dirve|addr_h [2] & !\u_vga_dirve|addr_h [0])))) # (!\u_vga_dirve|addr_h [3] & (!\u_vga_dirve|addr_h [4] & (!\u_vga_dirve|addr_h [2] & \u_vga_dirve|addr_h [0])))

	.dataa(\u_vga_dirve|addr_h [4]),
	.datab(\u_vga_dirve|addr_h [3]),
	.datac(\u_vga_dirve|addr_h [2]),
	.datad(\u_vga_dirve|addr_h [0]),
	.cin(gnd),
	.combout(\u_data_drive|Mux11~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux11~10 .lut_mask = 16'h01C0;
defparam \u_data_drive|Mux11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N4
cycloneive_lcell_comb \u_data_drive|Mux11~14 (
// Equation(s):
// \u_data_drive|Mux11~14_combout  = (\u_data_drive|Mux11~10_combout  & (\u_vga_dirve|addr_h [5] & !\u_vga_dirve|addr_h [6]))

	.dataa(gnd),
	.datab(\u_data_drive|Mux11~10_combout ),
	.datac(\u_vga_dirve|addr_h [5]),
	.datad(\u_vga_dirve|addr_h [6]),
	.cin(gnd),
	.combout(\u_data_drive|Mux11~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux11~14 .lut_mask = 16'h00C0;
defparam \u_data_drive|Mux11~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N10
cycloneive_lcell_comb \u_data_drive|Mux11~11 (
// Equation(s):
// \u_data_drive|Mux11~11_combout  = (\u_vga_dirve|addr_h [1] & (\u_data_drive|Mux11~9_combout  & (\u_vga_dirve|addr_h [6]))) # (!\u_vga_dirve|addr_h [1] & (((\u_data_drive|Mux11~14_combout ))))

	.dataa(\u_data_drive|Mux11~9_combout ),
	.datab(\u_vga_dirve|addr_h [6]),
	.datac(\u_data_drive|Mux11~14_combout ),
	.datad(\u_vga_dirve|addr_h [1]),
	.cin(gnd),
	.combout(\u_data_drive|Mux11~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux11~11 .lut_mask = 16'h88F0;
defparam \u_data_drive|Mux11~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N8
cycloneive_lcell_comb \u_data_drive|Mux11~6 (
// Equation(s):
// \u_data_drive|Mux11~6_combout  = (!\u_vga_dirve|addr_h [4] & ((\u_vga_dirve|addr_h [6] & (!\u_vga_dirve|addr_h [5] & \u_vga_dirve|addr_h [0])) # (!\u_vga_dirve|addr_h [6] & (\u_vga_dirve|addr_h [5]))))

	.dataa(\u_vga_dirve|addr_h [4]),
	.datab(\u_vga_dirve|addr_h [6]),
	.datac(\u_vga_dirve|addr_h [5]),
	.datad(\u_vga_dirve|addr_h [0]),
	.cin(gnd),
	.combout(\u_data_drive|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux11~6 .lut_mask = 16'h1410;
defparam \u_data_drive|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N26
cycloneive_lcell_comb \u_data_drive|Mux11~7 (
// Equation(s):
// \u_data_drive|Mux11~7_combout  = (\u_vga_dirve|addr_h [2] & (!\u_vga_dirve|addr_h [3] & (!\u_data_drive|Mux11~6_combout  & !\u_vga_dirve|addr_h [0]))) # (!\u_vga_dirve|addr_h [2] & (\u_vga_dirve|addr_h [3] & (\u_data_drive|Mux11~6_combout  $ 
// (\u_vga_dirve|addr_h [0]))))

	.dataa(\u_vga_dirve|addr_h [2]),
	.datab(\u_vga_dirve|addr_h [3]),
	.datac(\u_data_drive|Mux11~6_combout ),
	.datad(\u_vga_dirve|addr_h [0]),
	.cin(gnd),
	.combout(\u_data_drive|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux11~7 .lut_mask = 16'h0442;
defparam \u_data_drive|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N12
cycloneive_lcell_comb \u_data_drive|Mux11~12 (
// Equation(s):
// \u_data_drive|Mux11~12_combout  = (\u_vga_dirve|addr_h [7] & (((\u_data_drive|Mux11~7_combout  & \u_vga_dirve|addr_h [1])))) # (!\u_vga_dirve|addr_h [7] & (\u_data_drive|Mux11~11_combout ))

	.dataa(\u_data_drive|Mux11~11_combout ),
	.datab(\u_vga_dirve|addr_h [7]),
	.datac(\u_data_drive|Mux11~7_combout ),
	.datad(\u_vga_dirve|addr_h [1]),
	.cin(gnd),
	.combout(\u_data_drive|Mux11~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux11~12 .lut_mask = 16'hE222;
defparam \u_data_drive|Mux11~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N24
cycloneive_lcell_comb \u_data_drive|Mux12~1 (
// Equation(s):
// \u_data_drive|Mux12~1_combout  = (\u_vga_dirve|addr_h [1] & ((\u_vga_dirve|addr_h [2] & (!\u_vga_dirve|addr_h [3] & !\u_vga_dirve|addr_h [0])) # (!\u_vga_dirve|addr_h [2] & (\u_vga_dirve|addr_h [3] & \u_vga_dirve|addr_h [0]))))

	.dataa(\u_vga_dirve|addr_h [1]),
	.datab(\u_vga_dirve|addr_h [2]),
	.datac(\u_vga_dirve|addr_h [3]),
	.datad(\u_vga_dirve|addr_h [0]),
	.cin(gnd),
	.combout(\u_data_drive|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux12~1 .lut_mask = 16'h2008;
defparam \u_data_drive|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N8
cycloneive_lcell_comb \u_data_drive|Mux11~13 (
// Equation(s):
// \u_data_drive|Mux11~13_combout  = (\u_vga_dirve|addr_h [8] & ((\u_data_drive|Mux11~12_combout ) # ((\u_data_drive|Mux11~15_combout  & \u_data_drive|Mux12~1_combout )))) # (!\u_vga_dirve|addr_h [8] & (((\u_data_drive|Mux11~15_combout  & 
// \u_data_drive|Mux12~1_combout ))))

	.dataa(\u_vga_dirve|addr_h [8]),
	.datab(\u_data_drive|Mux11~12_combout ),
	.datac(\u_data_drive|Mux11~15_combout ),
	.datad(\u_data_drive|Mux12~1_combout ),
	.cin(gnd),
	.combout(\u_data_drive|Mux11~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux11~13 .lut_mask = 16'hF888;
defparam \u_data_drive|Mux11~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N0
cycloneive_lcell_comb \u_data_drive|Mux10~0 (
// Equation(s):
// \u_data_drive|Mux10~0_combout  = (\u_vga_dirve|addr_h [4] & (((\u_vga_dirve|addr_h [6] & !\u_vga_dirve|addr_h [7])) # (!\u_vga_dirve|addr_h [0]))) # (!\u_vga_dirve|addr_h [4] & (((\u_vga_dirve|addr_h [7]))))

	.dataa(\u_vga_dirve|addr_h [0]),
	.datab(\u_vga_dirve|addr_h [6]),
	.datac(\u_vga_dirve|addr_h [7]),
	.datad(\u_vga_dirve|addr_h [4]),
	.cin(gnd),
	.combout(\u_data_drive|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux10~0 .lut_mask = 16'h5DF0;
defparam \u_data_drive|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N18
cycloneive_lcell_comb \u_data_drive|Mux10~1 (
// Equation(s):
// \u_data_drive|Mux10~1_combout  = (\u_vga_dirve|addr_h [7] & ((\u_vga_dirve|addr_h [4] & (\u_vga_dirve|addr_h [0])) # (!\u_vga_dirve|addr_h [4] & ((\u_vga_dirve|addr_h [6]))))) # (!\u_vga_dirve|addr_h [7] & (\u_vga_dirve|addr_h [6] & ((\u_vga_dirve|addr_h 
// [4]) # (!\u_vga_dirve|addr_h [0]))))

	.dataa(\u_vga_dirve|addr_h [0]),
	.datab(\u_vga_dirve|addr_h [6]),
	.datac(\u_vga_dirve|addr_h [7]),
	.datad(\u_vga_dirve|addr_h [4]),
	.cin(gnd),
	.combout(\u_data_drive|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux10~1 .lut_mask = 16'hACC4;
defparam \u_data_drive|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N22
cycloneive_lcell_comb \u_data_drive|Mux10~9 (
// Equation(s):
// \u_data_drive|Mux10~9_combout  = (\u_vga_dirve|addr_h [1] & (\u_data_drive|Mux10~1_combout  $ (((\u_data_drive|Mux10~0_combout  & \u_vga_dirve|addr_h [0]))))) # (!\u_vga_dirve|addr_h [1] & ((\u_data_drive|Mux10~0_combout  & (\u_data_drive|Mux10~1_combout 
// )) # (!\u_data_drive|Mux10~0_combout  & (!\u_data_drive|Mux10~1_combout  & !\u_vga_dirve|addr_h [0]))))

	.dataa(\u_vga_dirve|addr_h [1]),
	.datab(\u_data_drive|Mux10~0_combout ),
	.datac(\u_data_drive|Mux10~1_combout ),
	.datad(\u_vga_dirve|addr_h [0]),
	.cin(gnd),
	.combout(\u_data_drive|Mux10~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux10~9 .lut_mask = 16'h68E1;
defparam \u_data_drive|Mux10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N6
cycloneive_lcell_comb \u_data_drive|Mux10~10 (
// Equation(s):
// \u_data_drive|Mux10~10_combout  = (\u_vga_dirve|addr_h [0] & (\u_data_drive|Mux10~9_combout  $ (((\u_vga_dirve|addr_h [5] & \u_data_drive|Mux10~0_combout ))))) # (!\u_vga_dirve|addr_h [0] & (\u_data_drive|Mux10~9_combout  & (\u_vga_dirve|addr_h [5] $ 
// (\u_data_drive|Mux10~0_combout ))))

	.dataa(\u_vga_dirve|addr_h [5]),
	.datab(\u_data_drive|Mux10~9_combout ),
	.datac(\u_data_drive|Mux10~0_combout ),
	.datad(\u_vga_dirve|addr_h [0]),
	.cin(gnd),
	.combout(\u_data_drive|Mux10~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux10~10 .lut_mask = 16'h6C48;
defparam \u_data_drive|Mux10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N28
cycloneive_lcell_comb \u_data_drive|Mux10~3 (
// Equation(s):
// \u_data_drive|Mux10~3_combout  = (!\u_vga_dirve|addr_h [0] & ((\u_vga_dirve|addr_h [6] & (!\u_vga_dirve|addr_h [5])) # (!\u_vga_dirve|addr_h [6] & ((\u_vga_dirve|addr_h [7])))))

	.dataa(\u_vga_dirve|addr_h [5]),
	.datab(\u_vga_dirve|addr_h [6]),
	.datac(\u_vga_dirve|addr_h [7]),
	.datad(\u_vga_dirve|addr_h [0]),
	.cin(gnd),
	.combout(\u_data_drive|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux10~3 .lut_mask = 16'h0074;
defparam \u_data_drive|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N26
cycloneive_lcell_comb \u_data_drive|Mux10~2 (
// Equation(s):
// \u_data_drive|Mux10~2_combout  = (\u_vga_dirve|addr_h [5] & (!\u_vga_dirve|addr_h [6] & (!\u_vga_dirve|addr_h [7]))) # (!\u_vga_dirve|addr_h [5] & (((\u_vga_dirve|addr_h [7] & !\u_vga_dirve|addr_h [0]))))

	.dataa(\u_vga_dirve|addr_h [5]),
	.datab(\u_vga_dirve|addr_h [6]),
	.datac(\u_vga_dirve|addr_h [7]),
	.datad(\u_vga_dirve|addr_h [0]),
	.cin(gnd),
	.combout(\u_data_drive|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux10~2 .lut_mask = 16'h0252;
defparam \u_data_drive|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N30
cycloneive_lcell_comb \u_data_drive|Mux10~4 (
// Equation(s):
// \u_data_drive|Mux10~4_combout  = (\u_vga_dirve|addr_h [4] & (\u_data_drive|Mux10~3_combout  & (\u_vga_dirve|addr_h [2]))) # (!\u_vga_dirve|addr_h [4] & (\u_data_drive|Mux10~2_combout  & (\u_data_drive|Mux10~3_combout  $ (!\u_vga_dirve|addr_h [2]))))

	.dataa(\u_data_drive|Mux10~3_combout ),
	.datab(\u_vga_dirve|addr_h [2]),
	.datac(\u_data_drive|Mux10~2_combout ),
	.datad(\u_vga_dirve|addr_h [4]),
	.cin(gnd),
	.combout(\u_data_drive|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux10~4 .lut_mask = 16'h8890;
defparam \u_data_drive|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N0
cycloneive_lcell_comb \u_data_drive|Mux10~5 (
// Equation(s):
// \u_data_drive|Mux10~5_combout  = (\u_vga_dirve|addr_h [3] & (\u_vga_dirve|addr_h [2])) # (!\u_vga_dirve|addr_h [3] & (((\u_data_drive|Mux10~4_combout  & \u_vga_dirve|addr_h [1]))))

	.dataa(\u_vga_dirve|addr_h [3]),
	.datab(\u_vga_dirve|addr_h [2]),
	.datac(\u_data_drive|Mux10~4_combout ),
	.datad(\u_vga_dirve|addr_h [1]),
	.cin(gnd),
	.combout(\u_data_drive|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux10~5 .lut_mask = 16'hD888;
defparam \u_data_drive|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N0
cycloneive_lcell_comb \u_data_drive|Mux7~1 (
// Equation(s):
// \u_data_drive|Mux7~1_combout  = (\u_vga_dirve|addr_h [5] & (!\u_vga_dirve|addr_h [7] & !\u_vga_dirve|addr_h [6]))

	.dataa(gnd),
	.datab(\u_vga_dirve|addr_h [5]),
	.datac(\u_vga_dirve|addr_h [7]),
	.datad(\u_vga_dirve|addr_h [6]),
	.cin(gnd),
	.combout(\u_data_drive|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux7~1 .lut_mask = 16'h000C;
defparam \u_data_drive|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N18
cycloneive_lcell_comb \u_data_drive|Mux10~6 (
// Equation(s):
// \u_data_drive|Mux10~6_combout  = (\u_data_drive|Mux7~1_combout  & (!\u_vga_dirve|addr_h [0] & !\u_vga_dirve|addr_h [1]))

	.dataa(gnd),
	.datab(\u_data_drive|Mux7~1_combout ),
	.datac(\u_vga_dirve|addr_h [0]),
	.datad(\u_vga_dirve|addr_h [1]),
	.cin(gnd),
	.combout(\u_data_drive|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux10~6 .lut_mask = 16'h000C;
defparam \u_data_drive|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N18
cycloneive_lcell_comb \u_data_drive|Mux10~7 (
// Equation(s):
// \u_data_drive|Mux10~7_combout  = (\u_data_drive|Mux10~5_combout  & (((\u_data_drive|Mux10~6_combout ) # (!\u_vga_dirve|addr_h [3])))) # (!\u_data_drive|Mux10~5_combout  & (\u_data_drive|Mux10~10_combout  & (\u_vga_dirve|addr_h [3])))

	.dataa(\u_data_drive|Mux10~10_combout ),
	.datab(\u_data_drive|Mux10~5_combout ),
	.datac(\u_vga_dirve|addr_h [3]),
	.datad(\u_data_drive|Mux10~6_combout ),
	.cin(gnd),
	.combout(\u_data_drive|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux10~7 .lut_mask = 16'hEC2C;
defparam \u_data_drive|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N20
cycloneive_lcell_comb \u_data_drive|Mux10~8 (
// Equation(s):
// \u_data_drive|Mux10~8_combout  = (\u_data_drive|Mux11~15_combout  & ((\u_data_drive|Mux12~1_combout ) # ((\u_data_drive|Mux10~7_combout  & \u_vga_dirve|addr_h [8])))) # (!\u_data_drive|Mux11~15_combout  & (\u_data_drive|Mux10~7_combout  & 
// (\u_vga_dirve|addr_h [8])))

	.dataa(\u_data_drive|Mux11~15_combout ),
	.datab(\u_data_drive|Mux10~7_combout ),
	.datac(\u_vga_dirve|addr_h [8]),
	.datad(\u_data_drive|Mux12~1_combout ),
	.cin(gnd),
	.combout(\u_data_drive|Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux10~8 .lut_mask = 16'hEAC0;
defparam \u_data_drive|Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N4
cycloneive_lcell_comb \u_data_drive|Mux12~12 (
// Equation(s):
// \u_data_drive|Mux12~12_combout  = (\u_vga_dirve|addr_h [4] & ((\u_vga_dirve|addr_h [7]) # ((\u_vga_dirve|addr_h [2] & \u_vga_dirve|addr_h [6])))) # (!\u_vga_dirve|addr_h [4] & (\u_vga_dirve|addr_h [7] & ((\u_vga_dirve|addr_h [2]) # (!\u_vga_dirve|addr_h 
// [6]))))

	.dataa(\u_vga_dirve|addr_h [4]),
	.datab(\u_vga_dirve|addr_h [2]),
	.datac(\u_vga_dirve|addr_h [7]),
	.datad(\u_vga_dirve|addr_h [6]),
	.cin(gnd),
	.combout(\u_data_drive|Mux12~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux12~12 .lut_mask = 16'hE8F0;
defparam \u_data_drive|Mux12~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N6
cycloneive_lcell_comb \u_data_drive|Mux12~13 (
// Equation(s):
// \u_data_drive|Mux12~13_combout  = (\u_data_drive|Mux12~12_combout  & ((\u_vga_dirve|addr_h [3] & (!\u_vga_dirve|addr_h [2] & \u_vga_dirve|addr_h [0])) # (!\u_vga_dirve|addr_h [3] & (\u_vga_dirve|addr_h [2] & !\u_vga_dirve|addr_h [0]))))

	.dataa(\u_vga_dirve|addr_h [3]),
	.datab(\u_vga_dirve|addr_h [2]),
	.datac(\u_data_drive|Mux12~12_combout ),
	.datad(\u_vga_dirve|addr_h [0]),
	.cin(gnd),
	.combout(\u_data_drive|Mux12~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux12~13 .lut_mask = 16'h2040;
defparam \u_data_drive|Mux12~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N22
cycloneive_lcell_comb \u_data_drive|Mux12~3 (
// Equation(s):
// \u_data_drive|Mux12~3_combout  = (\u_vga_dirve|addr_h [5] & (((\u_vga_dirve|addr_h [2]) # (\u_vga_dirve|addr_h [0])))) # (!\u_vga_dirve|addr_h [5] & (\u_vga_dirve|addr_h [6] & (!\u_vga_dirve|addr_h [2])))

	.dataa(\u_vga_dirve|addr_h [5]),
	.datab(\u_vga_dirve|addr_h [6]),
	.datac(\u_vga_dirve|addr_h [2]),
	.datad(\u_vga_dirve|addr_h [0]),
	.cin(gnd),
	.combout(\u_data_drive|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux12~3 .lut_mask = 16'hAEA4;
defparam \u_data_drive|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N4
cycloneive_lcell_comb \u_data_drive|Mux12~2 (
// Equation(s):
// \u_data_drive|Mux12~2_combout  = (\u_vga_dirve|addr_h [3]) # ((!\u_vga_dirve|addr_h [5] & \u_vga_dirve|addr_h [7]))

	.dataa(\u_vga_dirve|addr_h [5]),
	.datab(gnd),
	.datac(\u_vga_dirve|addr_h [7]),
	.datad(\u_vga_dirve|addr_h [3]),
	.cin(gnd),
	.combout(\u_data_drive|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux12~2 .lut_mask = 16'hFF50;
defparam \u_data_drive|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N24
cycloneive_lcell_comb \u_data_drive|Mux12~4 (
// Equation(s):
// \u_data_drive|Mux12~4_combout  = (\u_data_drive|Mux12~2_combout  & (((\u_vga_dirve|addr_h [5])))) # (!\u_data_drive|Mux12~2_combout  & ((\u_data_drive|Mux12~3_combout  & (!\u_vga_dirve|addr_h [4] & !\u_vga_dirve|addr_h [5])) # 
// (!\u_data_drive|Mux12~3_combout  & (\u_vga_dirve|addr_h [4] & \u_vga_dirve|addr_h [5]))))

	.dataa(\u_data_drive|Mux12~3_combout ),
	.datab(\u_data_drive|Mux12~2_combout ),
	.datac(\u_vga_dirve|addr_h [4]),
	.datad(\u_vga_dirve|addr_h [5]),
	.cin(gnd),
	.combout(\u_data_drive|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux12~4 .lut_mask = 16'hDC02;
defparam \u_data_drive|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N18
cycloneive_lcell_comb \u_data_drive|Mux12~5 (
// Equation(s):
// \u_data_drive|Mux12~5_combout  = (\u_vga_dirve|addr_h [1] & (((\u_vga_dirve|addr_h [5])))) # (!\u_vga_dirve|addr_h [1] & (\u_data_drive|Mux12~4_combout  & ((\u_data_drive|Mux12~0_combout ) # (!\u_vga_dirve|addr_h [5]))))

	.dataa(\u_data_drive|Mux12~0_combout ),
	.datab(\u_data_drive|Mux12~4_combout ),
	.datac(\u_vga_dirve|addr_h [1]),
	.datad(\u_vga_dirve|addr_h [5]),
	.cin(gnd),
	.combout(\u_data_drive|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux12~5 .lut_mask = 16'hF80C;
defparam \u_data_drive|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N10
cycloneive_lcell_comb \u_data_drive|Mux12~6 (
// Equation(s):
// \u_data_drive|Mux12~6_combout  = (\u_vga_dirve|addr_h [6] & (((!\u_vga_dirve|addr_h [0])))) # (!\u_vga_dirve|addr_h [6] & (\u_vga_dirve|addr_h [4] & (\u_vga_dirve|addr_h [7] $ (\u_vga_dirve|addr_h [0]))))

	.dataa(\u_vga_dirve|addr_h [7]),
	.datab(\u_vga_dirve|addr_h [4]),
	.datac(\u_vga_dirve|addr_h [6]),
	.datad(\u_vga_dirve|addr_h [0]),
	.cin(gnd),
	.combout(\u_data_drive|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux12~6 .lut_mask = 16'h04F8;
defparam \u_data_drive|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N4
cycloneive_lcell_comb \u_data_drive|Mux12~7 (
// Equation(s):
// \u_data_drive|Mux12~7_combout  = (\u_vga_dirve|addr_h [3] & (\u_vga_dirve|addr_h [7])) # (!\u_vga_dirve|addr_h [3] & (((\u_vga_dirve|addr_h [2] & \u_data_drive|Mux12~6_combout ))))

	.dataa(\u_vga_dirve|addr_h [7]),
	.datab(\u_vga_dirve|addr_h [2]),
	.datac(\u_vga_dirve|addr_h [3]),
	.datad(\u_data_drive|Mux12~6_combout ),
	.cin(gnd),
	.combout(\u_data_drive|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux12~7 .lut_mask = 16'hACA0;
defparam \u_data_drive|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N12
cycloneive_lcell_comb \u_data_drive|Mux12~8 (
// Equation(s):
// \u_data_drive|Mux12~8_combout  = (\u_vga_dirve|addr_h [2] & (((!\u_vga_dirve|addr_h [6])))) # (!\u_vga_dirve|addr_h [2] & (\u_vga_dirve|addr_h [0] $ (((\u_vga_dirve|addr_h [4] & !\u_vga_dirve|addr_h [6])))))

	.dataa(\u_vga_dirve|addr_h [4]),
	.datab(\u_vga_dirve|addr_h [6]),
	.datac(\u_vga_dirve|addr_h [2]),
	.datad(\u_vga_dirve|addr_h [0]),
	.cin(gnd),
	.combout(\u_data_drive|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux12~8 .lut_mask = 16'h3D32;
defparam \u_data_drive|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N22
cycloneive_lcell_comb \u_data_drive|Mux12~9 (
// Equation(s):
// \u_data_drive|Mux12~9_combout  = (\u_vga_dirve|addr_h [3] & ((\u_vga_dirve|addr_h [6] & ((\u_data_drive|Mux12~8_combout ))) # (!\u_vga_dirve|addr_h [6] & ((!\u_data_drive|Mux12~8_combout ) # (!\u_data_drive|Mux12~7_combout ))))) # (!\u_vga_dirve|addr_h 
// [3] & (((\u_data_drive|Mux12~7_combout ))))

	.dataa(\u_vga_dirve|addr_h [6]),
	.datab(\u_data_drive|Mux12~7_combout ),
	.datac(\u_vga_dirve|addr_h [3]),
	.datad(\u_data_drive|Mux12~8_combout ),
	.cin(gnd),
	.combout(\u_data_drive|Mux12~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux12~9 .lut_mask = 16'hBC5C;
defparam \u_data_drive|Mux12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N6
cycloneive_lcell_comb \u_data_drive|Mux12~10 (
// Equation(s):
// \u_data_drive|Mux12~10_combout  = (\u_data_drive|Mux12~5_combout  & (((\u_data_drive|Mux12~9_combout ) # (!\u_vga_dirve|addr_h [1])))) # (!\u_data_drive|Mux12~5_combout  & (\u_data_drive|Mux12~13_combout  & (\u_vga_dirve|addr_h [1])))

	.dataa(\u_data_drive|Mux12~13_combout ),
	.datab(\u_data_drive|Mux12~5_combout ),
	.datac(\u_vga_dirve|addr_h [1]),
	.datad(\u_data_drive|Mux12~9_combout ),
	.cin(gnd),
	.combout(\u_data_drive|Mux12~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux12~10 .lut_mask = 16'hEC2C;
defparam \u_data_drive|Mux12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N2
cycloneive_lcell_comb \u_data_drive|Mux12~11 (
// Equation(s):
// \u_data_drive|Mux12~11_combout  = (\u_data_drive|Mux12~10_combout  & ((\u_vga_dirve|addr_h [8]) # ((\u_data_drive|Mux12~1_combout  & \u_data_drive|Mux11~15_combout )))) # (!\u_data_drive|Mux12~10_combout  & (\u_data_drive|Mux12~1_combout  & 
// ((\u_data_drive|Mux11~15_combout ))))

	.dataa(\u_data_drive|Mux12~10_combout ),
	.datab(\u_data_drive|Mux12~1_combout ),
	.datac(\u_vga_dirve|addr_h [8]),
	.datad(\u_data_drive|Mux11~15_combout ),
	.cin(gnd),
	.combout(\u_data_drive|Mux12~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux12~11 .lut_mask = 16'hECA0;
defparam \u_data_drive|Mux12~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N0
cycloneive_lcell_comb \u_data_drive|Mux13~8 (
// Equation(s):
// \u_data_drive|Mux13~8_combout  = (\u_vga_dirve|addr_h [4] & (!\u_vga_dirve|addr_h [3] & (\u_vga_dirve|addr_h [2] $ (!\u_vga_dirve|addr_h [0])))) # (!\u_vga_dirve|addr_h [4] & (!\u_vga_dirve|addr_h [2] & (\u_vga_dirve|addr_h [3] $ (\u_vga_dirve|addr_h 
// [0]))))

	.dataa(\u_vga_dirve|addr_h [4]),
	.datab(\u_vga_dirve|addr_h [3]),
	.datac(\u_vga_dirve|addr_h [2]),
	.datad(\u_vga_dirve|addr_h [0]),
	.cin(gnd),
	.combout(\u_data_drive|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux13~8 .lut_mask = 16'h2106;
defparam \u_data_drive|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N10
cycloneive_lcell_comb \u_data_drive|Mux13~9 (
// Equation(s):
// \u_data_drive|Mux13~9_combout  = (\u_vga_dirve|addr_h [8] & (\u_data_drive|Mux13~8_combout  & (!\u_vga_dirve|addr_h [1] & \u_vga_dirve|addr_h [5])))

	.dataa(\u_vga_dirve|addr_h [8]),
	.datab(\u_data_drive|Mux13~8_combout ),
	.datac(\u_vga_dirve|addr_h [1]),
	.datad(\u_vga_dirve|addr_h [5]),
	.cin(gnd),
	.combout(\u_data_drive|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux13~9 .lut_mask = 16'h0800;
defparam \u_data_drive|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N28
cycloneive_lcell_comb \u_data_drive|Mux13~10 (
// Equation(s):
// \u_data_drive|Mux13~10_combout  = (\u_vga_dirve|addr_h [1] & (!\u_vga_dirve|addr_h [0] & (\u_vga_dirve|addr_h [3] $ (\u_vga_dirve|addr_h [2]))))

	.dataa(\u_vga_dirve|addr_h [1]),
	.datab(\u_vga_dirve|addr_h [3]),
	.datac(\u_vga_dirve|addr_h [2]),
	.datad(\u_vga_dirve|addr_h [0]),
	.cin(gnd),
	.combout(\u_data_drive|Mux13~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux13~10 .lut_mask = 16'h0028;
defparam \u_data_drive|Mux13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N30
cycloneive_lcell_comb \u_data_drive|Mux13~11 (
// Equation(s):
// \u_data_drive|Mux13~11_combout  = (\u_data_drive|Mux13~9_combout ) # ((\u_data_drive|Mux13~10_combout  & (\u_data_drive|Mux8~0_combout  & !\u_vga_dirve|addr_h [8])))

	.dataa(\u_data_drive|Mux13~9_combout ),
	.datab(\u_data_drive|Mux13~10_combout ),
	.datac(\u_data_drive|Mux8~0_combout ),
	.datad(\u_vga_dirve|addr_h [8]),
	.cin(gnd),
	.combout(\u_data_drive|Mux13~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux13~11 .lut_mask = 16'hAAEA;
defparam \u_data_drive|Mux13~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N8
cycloneive_lcell_comb \u_data_drive|Mux6~0 (
// Equation(s):
// \u_data_drive|Mux6~0_combout  = (\u_vga_dirve|addr_h [8] & \u_vga_dirve|addr_h [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_vga_dirve|addr_h [8]),
	.datad(\u_vga_dirve|addr_h [1]),
	.cin(gnd),
	.combout(\u_data_drive|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux6~0 .lut_mask = 16'hF000;
defparam \u_data_drive|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N0
cycloneive_lcell_comb \u_data_drive|Mux13~4 (
// Equation(s):
// \u_data_drive|Mux13~4_combout  = (\u_vga_dirve|addr_h [2] & (((\u_vga_dirve|addr_h [3]) # (!\u_vga_dirve|addr_h [4])) # (!\u_vga_dirve|addr_h [0]))) # (!\u_vga_dirve|addr_h [2] & ((\u_vga_dirve|addr_h [0]) # (\u_vga_dirve|addr_h [3] $ (\u_vga_dirve|addr_h 
// [4]))))

	.dataa(\u_vga_dirve|addr_h [2]),
	.datab(\u_vga_dirve|addr_h [0]),
	.datac(\u_vga_dirve|addr_h [3]),
	.datad(\u_vga_dirve|addr_h [4]),
	.cin(gnd),
	.combout(\u_data_drive|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux13~4 .lut_mask = 16'hE7FE;
defparam \u_data_drive|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N10
cycloneive_lcell_comb \u_data_drive|Mux13~5 (
// Equation(s):
// \u_data_drive|Mux13~5_combout  = (!\u_vga_dirve|addr_h [5] & ((\u_vga_dirve|addr_h [7]) # ((!\u_data_drive|Mux13~4_combout  & \u_vga_dirve|addr_h [6]))))

	.dataa(\u_vga_dirve|addr_h [5]),
	.datab(\u_data_drive|Mux13~4_combout ),
	.datac(\u_vga_dirve|addr_h [7]),
	.datad(\u_vga_dirve|addr_h [6]),
	.cin(gnd),
	.combout(\u_data_drive|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux13~5 .lut_mask = 16'h5150;
defparam \u_data_drive|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N28
cycloneive_lcell_comb \u_data_drive|Mux13~6 (
// Equation(s):
// \u_data_drive|Mux13~6_combout  = (\u_vga_dirve|addr_h [3] & ((\u_vga_dirve|addr_h [0]) # (\u_vga_dirve|addr_h [2]))) # (!\u_vga_dirve|addr_h [3] & ((!\u_vga_dirve|addr_h [2]) # (!\u_vga_dirve|addr_h [0])))

	.dataa(gnd),
	.datab(\u_vga_dirve|addr_h [3]),
	.datac(\u_vga_dirve|addr_h [0]),
	.datad(\u_vga_dirve|addr_h [2]),
	.cin(gnd),
	.combout(\u_data_drive|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux13~6 .lut_mask = 16'hCFF3;
defparam \u_data_drive|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N18
cycloneive_lcell_comb \u_data_drive|Mux13~1 (
// Equation(s):
// \u_data_drive|Mux13~1_combout  = (\u_vga_dirve|addr_h [4] & ((!\u_vga_dirve|addr_h [0]) # (!\u_vga_dirve|addr_h [7]))) # (!\u_vga_dirve|addr_h [4] & ((\u_vga_dirve|addr_h [0])))

	.dataa(\u_vga_dirve|addr_h [4]),
	.datab(gnd),
	.datac(\u_vga_dirve|addr_h [7]),
	.datad(\u_vga_dirve|addr_h [0]),
	.cin(gnd),
	.combout(\u_data_drive|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux13~1 .lut_mask = 16'h5FAA;
defparam \u_data_drive|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N12
cycloneive_lcell_comb \u_data_drive|Mux13~2 (
// Equation(s):
// \u_data_drive|Mux13~2_combout  = (\u_data_drive|Mux13~1_combout  & (\u_vga_dirve|addr_h [7] & (!\u_vga_dirve|addr_h [2] & \u_vga_dirve|addr_h [3]))) # (!\u_data_drive|Mux13~1_combout  & (!\u_vga_dirve|addr_h [3] & (\u_vga_dirve|addr_h [7] $ 
// (!\u_vga_dirve|addr_h [2]))))

	.dataa(\u_vga_dirve|addr_h [7]),
	.datab(\u_data_drive|Mux13~1_combout ),
	.datac(\u_vga_dirve|addr_h [2]),
	.datad(\u_vga_dirve|addr_h [3]),
	.cin(gnd),
	.combout(\u_data_drive|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux13~2 .lut_mask = 16'h0821;
defparam \u_data_drive|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N8
cycloneive_lcell_comb \u_data_drive|Mux13~0 (
// Equation(s):
// \u_data_drive|Mux13~0_combout  = (\u_vga_dirve|addr_h [3] & (!\u_vga_dirve|addr_h [2] & \u_vga_dirve|addr_h [0])) # (!\u_vga_dirve|addr_h [3] & (\u_vga_dirve|addr_h [2] & !\u_vga_dirve|addr_h [0]))

	.dataa(\u_vga_dirve|addr_h [3]),
	.datab(gnd),
	.datac(\u_vga_dirve|addr_h [2]),
	.datad(\u_vga_dirve|addr_h [0]),
	.cin(gnd),
	.combout(\u_data_drive|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux13~0 .lut_mask = 16'h0A50;
defparam \u_data_drive|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N22
cycloneive_lcell_comb \u_data_drive|Mux13~3 (
// Equation(s):
// \u_data_drive|Mux13~3_combout  = (\u_vga_dirve|addr_h [5] & ((\u_vga_dirve|addr_h [6] & ((\u_data_drive|Mux13~0_combout ))) # (!\u_vga_dirve|addr_h [6] & (\u_data_drive|Mux13~2_combout ))))

	.dataa(\u_data_drive|Mux13~2_combout ),
	.datab(\u_vga_dirve|addr_h [5]),
	.datac(\u_data_drive|Mux13~0_combout ),
	.datad(\u_vga_dirve|addr_h [6]),
	.cin(gnd),
	.combout(\u_data_drive|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux13~3 .lut_mask = 16'hC088;
defparam \u_data_drive|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N22
cycloneive_lcell_comb \u_data_drive|Mux13~7 (
// Equation(s):
// \u_data_drive|Mux13~7_combout  = (\u_data_drive|Mux13~3_combout ) # ((\u_data_drive|Mux13~5_combout  & ((!\u_vga_dirve|addr_h [7]) # (!\u_data_drive|Mux13~6_combout ))))

	.dataa(\u_data_drive|Mux13~5_combout ),
	.datab(\u_data_drive|Mux13~6_combout ),
	.datac(\u_vga_dirve|addr_h [7]),
	.datad(\u_data_drive|Mux13~3_combout ),
	.cin(gnd),
	.combout(\u_data_drive|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux13~7 .lut_mask = 16'hFF2A;
defparam \u_data_drive|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N8
cycloneive_lcell_comb \u_data_drive|Mux13~12 (
// Equation(s):
// \u_data_drive|Mux13~12_combout  = (\u_data_drive|Mux13~11_combout  & ((\u_data_drive|Mux12~0_combout ) # ((\u_data_drive|Mux6~0_combout  & \u_data_drive|Mux13~7_combout )))) # (!\u_data_drive|Mux13~11_combout  & (\u_data_drive|Mux6~0_combout  & 
// ((\u_data_drive|Mux13~7_combout ))))

	.dataa(\u_data_drive|Mux13~11_combout ),
	.datab(\u_data_drive|Mux6~0_combout ),
	.datac(\u_data_drive|Mux12~0_combout ),
	.datad(\u_data_drive|Mux13~7_combout ),
	.cin(gnd),
	.combout(\u_data_drive|Mux13~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux13~12 .lut_mask = 16'hECA0;
defparam \u_data_drive|Mux13~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N26
cycloneive_lcell_comb \u_data_drive|Mux18~0 (
// Equation(s):
// \u_data_drive|Mux18~0_combout  = (\u_vga_dirve|addr_v [0] & ((\u_data_drive|Mux12~11_combout ) # ((\u_vga_dirve|addr_v [1])))) # (!\u_vga_dirve|addr_v [0] & (((\u_data_drive|Mux13~12_combout  & !\u_vga_dirve|addr_v [1]))))

	.dataa(\u_data_drive|Mux12~11_combout ),
	.datab(\u_vga_dirve|addr_v [0]),
	.datac(\u_data_drive|Mux13~12_combout ),
	.datad(\u_vga_dirve|addr_v [1]),
	.cin(gnd),
	.combout(\u_data_drive|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux18~0 .lut_mask = 16'hCCB8;
defparam \u_data_drive|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N12
cycloneive_lcell_comb \u_data_drive|Mux18~1 (
// Equation(s):
// \u_data_drive|Mux18~1_combout  = (\u_data_drive|Mux18~0_combout  & (((\u_data_drive|Mux10~8_combout ) # (!\u_vga_dirve|addr_v [1])))) # (!\u_data_drive|Mux18~0_combout  & (\u_data_drive|Mux11~13_combout  & ((\u_vga_dirve|addr_v [1]))))

	.dataa(\u_data_drive|Mux11~13_combout ),
	.datab(\u_data_drive|Mux10~8_combout ),
	.datac(\u_data_drive|Mux18~0_combout ),
	.datad(\u_vga_dirve|addr_v [1]),
	.cin(gnd),
	.combout(\u_data_drive|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux18~1 .lut_mask = 16'hCAF0;
defparam \u_data_drive|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N24
cycloneive_lcell_comb \u_data_drive|Mux9~15 (
// Equation(s):
// \u_data_drive|Mux9~15_combout  = (\u_vga_dirve|addr_h [1] & ((\u_vga_dirve|addr_h [2] & (!\u_vga_dirve|addr_h [0] & !\u_vga_dirve|addr_h [3])) # (!\u_vga_dirve|addr_h [2] & ((\u_vga_dirve|addr_h [3])))))

	.dataa(\u_vga_dirve|addr_h [1]),
	.datab(\u_vga_dirve|addr_h [2]),
	.datac(\u_vga_dirve|addr_h [0]),
	.datad(\u_vga_dirve|addr_h [3]),
	.cin(gnd),
	.combout(\u_data_drive|Mux9~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux9~15 .lut_mask = 16'h2208;
defparam \u_data_drive|Mux9~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N24
cycloneive_lcell_comb \u_data_drive|Mux9~18 (
// Equation(s):
// \u_data_drive|Mux9~18_combout  = (!\u_vga_dirve|addr_h [6] & (!\u_vga_dirve|addr_h [2] & ((\u_vga_dirve|addr_h [4]) # (\u_vga_dirve|addr_h [0]))))

	.dataa(\u_vga_dirve|addr_h [6]),
	.datab(\u_vga_dirve|addr_h [4]),
	.datac(\u_vga_dirve|addr_h [0]),
	.datad(\u_vga_dirve|addr_h [2]),
	.cin(gnd),
	.combout(\u_data_drive|Mux9~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux9~18 .lut_mask = 16'h0054;
defparam \u_data_drive|Mux9~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N12
cycloneive_lcell_comb \u_data_drive|Mux9~19 (
// Equation(s):
// \u_data_drive|Mux9~19_combout  = (\u_data_drive|Mux9~18_combout  & (!\u_vga_dirve|addr_h [7] & \u_vga_dirve|addr_h [5]))

	.dataa(gnd),
	.datab(\u_data_drive|Mux9~18_combout ),
	.datac(\u_vga_dirve|addr_h [7]),
	.datad(\u_vga_dirve|addr_h [5]),
	.cin(gnd),
	.combout(\u_data_drive|Mux9~19_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux9~19 .lut_mask = 16'h0C00;
defparam \u_data_drive|Mux9~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N26
cycloneive_lcell_comb \u_data_drive|Mux9~27 (
// Equation(s):
// \u_data_drive|Mux9~27_combout  = (\u_vga_dirve|addr_h [4] & (\u_vga_dirve|addr_h [5] & ((!\u_vga_dirve|addr_h [6])))) # (!\u_vga_dirve|addr_h [4] & (((!\u_vga_dirve|addr_h [2] & \u_vga_dirve|addr_h [6]))))

	.dataa(\u_vga_dirve|addr_h [4]),
	.datab(\u_vga_dirve|addr_h [5]),
	.datac(\u_vga_dirve|addr_h [2]),
	.datad(\u_vga_dirve|addr_h [6]),
	.cin(gnd),
	.combout(\u_data_drive|Mux9~27_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux9~27 .lut_mask = 16'h0588;
defparam \u_data_drive|Mux9~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N18
cycloneive_lcell_comb \u_data_drive|Mux9~16 (
// Equation(s):
// \u_data_drive|Mux9~16_combout  = (\u_vga_dirve|addr_h [4] & (\u_vga_dirve|addr_h [2] & !\u_vga_dirve|addr_h [0])) # (!\u_vga_dirve|addr_h [4] & (!\u_vga_dirve|addr_h [2] & \u_vga_dirve|addr_h [0]))

	.dataa(\u_vga_dirve|addr_h [4]),
	.datab(gnd),
	.datac(\u_vga_dirve|addr_h [2]),
	.datad(\u_vga_dirve|addr_h [0]),
	.cin(gnd),
	.combout(\u_data_drive|Mux9~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux9~16 .lut_mask = 16'h05A0;
defparam \u_data_drive|Mux9~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N28
cycloneive_lcell_comb \u_data_drive|Mux9~17 (
// Equation(s):
// \u_data_drive|Mux9~17_combout  = (\u_data_drive|Mux9~27_combout  & (!\u_vga_dirve|addr_h [7] & ((\u_data_drive|Mux9~16_combout ) # (!\u_data_drive|Mux7~0_combout )))) # (!\u_data_drive|Mux9~27_combout  & (\u_data_drive|Mux7~0_combout  & 
// ((\u_data_drive|Mux9~16_combout ) # (!\u_vga_dirve|addr_h [7]))))

	.dataa(\u_data_drive|Mux9~27_combout ),
	.datab(\u_data_drive|Mux9~16_combout ),
	.datac(\u_vga_dirve|addr_h [7]),
	.datad(\u_data_drive|Mux7~0_combout ),
	.cin(gnd),
	.combout(\u_data_drive|Mux9~17_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux9~17 .lut_mask = 16'h4D0A;
defparam \u_data_drive|Mux9~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N6
cycloneive_lcell_comb \u_data_drive|Mux9~20 (
// Equation(s):
// \u_data_drive|Mux9~20_combout  = (\u_vga_dirve|addr_h [3] & (((\u_data_drive|Mux9~17_combout ) # (\u_vga_dirve|addr_h [1])))) # (!\u_vga_dirve|addr_h [3] & (\u_data_drive|Mux9~19_combout  & ((!\u_vga_dirve|addr_h [1]))))

	.dataa(\u_data_drive|Mux9~19_combout ),
	.datab(\u_data_drive|Mux9~17_combout ),
	.datac(\u_vga_dirve|addr_h [3]),
	.datad(\u_vga_dirve|addr_h [1]),
	.cin(gnd),
	.combout(\u_data_drive|Mux9~20_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux9~20 .lut_mask = 16'hF0CA;
defparam \u_data_drive|Mux9~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N28
cycloneive_lcell_comb \u_data_drive|Mux9~22 (
// Equation(s):
// \u_data_drive|Mux9~22_combout  = (\u_vga_dirve|addr_h [7] & ((\u_vga_dirve|addr_h [5] & (!\u_vga_dirve|addr_h [0] & \u_vga_dirve|addr_h [6])) # (!\u_vga_dirve|addr_h [5] & (\u_vga_dirve|addr_h [0])))) # (!\u_vga_dirve|addr_h [7] & (\u_vga_dirve|addr_h [5] 
// $ (((\u_vga_dirve|addr_h [6])))))

	.dataa(\u_vga_dirve|addr_h [5]),
	.datab(\u_vga_dirve|addr_h [7]),
	.datac(\u_vga_dirve|addr_h [0]),
	.datad(\u_vga_dirve|addr_h [6]),
	.cin(gnd),
	.combout(\u_data_drive|Mux9~22_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux9~22 .lut_mask = 16'h5962;
defparam \u_data_drive|Mux9~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N2
cycloneive_lcell_comb \u_data_drive|Mux9~21 (
// Equation(s):
// \u_data_drive|Mux9~21_combout  = (\u_vga_dirve|addr_h [6] & (\u_vga_dirve|addr_h [5] $ (((\u_vga_dirve|addr_h [0]))))) # (!\u_vga_dirve|addr_h [6] & (((\u_vga_dirve|addr_h [7] & \u_vga_dirve|addr_h [0]))))

	.dataa(\u_vga_dirve|addr_h [5]),
	.datab(\u_vga_dirve|addr_h [7]),
	.datac(\u_vga_dirve|addr_h [0]),
	.datad(\u_vga_dirve|addr_h [6]),
	.cin(gnd),
	.combout(\u_data_drive|Mux9~21_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux9~21 .lut_mask = 16'h5AC0;
defparam \u_data_drive|Mux9~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N30
cycloneive_lcell_comb \u_data_drive|Mux9~23 (
// Equation(s):
// \u_data_drive|Mux9~23_combout  = (!\u_vga_dirve|addr_h [2] & ((\u_vga_dirve|addr_h [4] & ((\u_data_drive|Mux9~21_combout ))) # (!\u_vga_dirve|addr_h [4] & (\u_data_drive|Mux9~22_combout ))))

	.dataa(\u_vga_dirve|addr_h [4]),
	.datab(\u_data_drive|Mux9~22_combout ),
	.datac(\u_vga_dirve|addr_h [2]),
	.datad(\u_data_drive|Mux9~21_combout ),
	.cin(gnd),
	.combout(\u_data_drive|Mux9~23_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux9~23 .lut_mask = 16'h0E04;
defparam \u_data_drive|Mux9~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N18
cycloneive_lcell_comb \u_data_drive|Mux9~24 (
// Equation(s):
// \u_data_drive|Mux9~24_combout  = (\u_data_drive|Mux9~23_combout ) # ((\u_vga_dirve|addr_h [2] & (\u_data_drive|Mux7~1_combout  & !\u_vga_dirve|addr_h [4])))

	.dataa(\u_data_drive|Mux9~23_combout ),
	.datab(\u_vga_dirve|addr_h [2]),
	.datac(\u_data_drive|Mux7~1_combout ),
	.datad(\u_vga_dirve|addr_h [4]),
	.cin(gnd),
	.combout(\u_data_drive|Mux9~24_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux9~24 .lut_mask = 16'hAAEA;
defparam \u_data_drive|Mux9~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N20
cycloneive_lcell_comb \u_data_drive|Mux9~12 (
// Equation(s):
// \u_data_drive|Mux9~12_combout  = (!\u_vga_dirve|addr_h [5] & (\u_vga_dirve|addr_h [6] & ((!\u_vga_dirve|addr_h [7]) # (!\u_vga_dirve|addr_h [4]))))

	.dataa(\u_vga_dirve|addr_h [5]),
	.datab(\u_vga_dirve|addr_h [4]),
	.datac(\u_vga_dirve|addr_h [7]),
	.datad(\u_vga_dirve|addr_h [6]),
	.cin(gnd),
	.combout(\u_data_drive|Mux9~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux9~12 .lut_mask = 16'h1500;
defparam \u_data_drive|Mux9~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N10
cycloneive_lcell_comb \u_data_drive|Mux9~11 (
// Equation(s):
// \u_data_drive|Mux9~11_combout  = (\u_vga_dirve|addr_h [6] & (!\u_vga_dirve|addr_h [5])) # (!\u_vga_dirve|addr_h [6] & (\u_vga_dirve|addr_h [7] & ((\u_vga_dirve|addr_h [4]) # (!\u_vga_dirve|addr_h [5]))))

	.dataa(\u_vga_dirve|addr_h [5]),
	.datab(\u_vga_dirve|addr_h [4]),
	.datac(\u_vga_dirve|addr_h [7]),
	.datad(\u_vga_dirve|addr_h [6]),
	.cin(gnd),
	.combout(\u_data_drive|Mux9~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux9~11 .lut_mask = 16'h55D0;
defparam \u_data_drive|Mux9~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N14
cycloneive_lcell_comb \u_data_drive|Mux9~28 (
// Equation(s):
// \u_data_drive|Mux9~28_combout  = (\u_vga_dirve|addr_h [2] & ((\u_vga_dirve|addr_h [0] & (\u_data_drive|Mux9~12_combout )) # (!\u_vga_dirve|addr_h [0] & ((\u_data_drive|Mux9~11_combout )))))

	.dataa(\u_vga_dirve|addr_h [2]),
	.datab(\u_data_drive|Mux9~12_combout ),
	.datac(\u_vga_dirve|addr_h [0]),
	.datad(\u_data_drive|Mux9~11_combout ),
	.cin(gnd),
	.combout(\u_data_drive|Mux9~28_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux9~28 .lut_mask = 16'h8A80;
defparam \u_data_drive|Mux9~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N0
cycloneive_lcell_comb \u_data_drive|Mux9~25 (
// Equation(s):
// \u_data_drive|Mux9~25_combout  = (\u_data_drive|Mux9~20_combout  & ((\u_data_drive|Mux9~24_combout ) # ((!\u_vga_dirve|addr_h [1])))) # (!\u_data_drive|Mux9~20_combout  & (((\u_data_drive|Mux9~28_combout  & \u_vga_dirve|addr_h [1]))))

	.dataa(\u_data_drive|Mux9~20_combout ),
	.datab(\u_data_drive|Mux9~24_combout ),
	.datac(\u_data_drive|Mux9~28_combout ),
	.datad(\u_vga_dirve|addr_h [1]),
	.cin(gnd),
	.combout(\u_data_drive|Mux9~25_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux9~25 .lut_mask = 16'hD8AA;
defparam \u_data_drive|Mux9~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N10
cycloneive_lcell_comb \u_data_drive|Mux9~26 (
// Equation(s):
// \u_data_drive|Mux9~26_combout  = (\u_data_drive|Mux11~15_combout  & ((\u_data_drive|Mux9~15_combout ) # ((\u_vga_dirve|addr_h [8] & \u_data_drive|Mux9~25_combout )))) # (!\u_data_drive|Mux11~15_combout  & (((\u_vga_dirve|addr_h [8] & 
// \u_data_drive|Mux9~25_combout ))))

	.dataa(\u_data_drive|Mux11~15_combout ),
	.datab(\u_data_drive|Mux9~15_combout ),
	.datac(\u_vga_dirve|addr_h [8]),
	.datad(\u_data_drive|Mux9~25_combout ),
	.cin(gnd),
	.combout(\u_data_drive|Mux9~26_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux9~26 .lut_mask = 16'hF888;
defparam \u_data_drive|Mux9~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N0
cycloneive_lcell_comb \u_data_drive|Mux7~2 (
// Equation(s):
// \u_data_drive|Mux7~2_combout  = (\u_vga_dirve|addr_h [3] & (\u_vga_dirve|addr_h [0] & \u_vga_dirve|addr_h [1]))

	.dataa(\u_vga_dirve|addr_h [3]),
	.datab(gnd),
	.datac(\u_vga_dirve|addr_h [0]),
	.datad(\u_vga_dirve|addr_h [1]),
	.cin(gnd),
	.combout(\u_data_drive|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux7~2 .lut_mask = 16'hA000;
defparam \u_data_drive|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N22
cycloneive_lcell_comb \u_data_drive|Mux7~3 (
// Equation(s):
// \u_data_drive|Mux7~3_combout  = (\u_data_drive|Mux7~2_combout  & (\u_data_drive|Mux11~15_combout  & !\u_vga_dirve|addr_h [2]))

	.dataa(\u_data_drive|Mux7~2_combout ),
	.datab(gnd),
	.datac(\u_data_drive|Mux11~15_combout ),
	.datad(\u_vga_dirve|addr_h [2]),
	.cin(gnd),
	.combout(\u_data_drive|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux7~3 .lut_mask = 16'h00A0;
defparam \u_data_drive|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N10
cycloneive_lcell_comb \u_data_drive|Mux7~7 (
// Equation(s):
// \u_data_drive|Mux7~7_combout  = (!\u_vga_dirve|addr_h [2] & (!\u_vga_dirve|addr_h [4] & (\u_data_drive|Mux7~1_combout  & \u_vga_dirve|addr_h [0])))

	.dataa(\u_vga_dirve|addr_h [2]),
	.datab(\u_vga_dirve|addr_h [4]),
	.datac(\u_data_drive|Mux7~1_combout ),
	.datad(\u_vga_dirve|addr_h [0]),
	.cin(gnd),
	.combout(\u_data_drive|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux7~7 .lut_mask = 16'h1000;
defparam \u_data_drive|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N30
cycloneive_lcell_comb \u_data_drive|Mux7~5 (
// Equation(s):
// \u_data_drive|Mux7~5_combout  = (\u_vga_dirve|addr_h [2] & (((!\u_vga_dirve|addr_h [7] & !\u_vga_dirve|addr_h [6])))) # (!\u_vga_dirve|addr_h [2] & ((\u_vga_dirve|addr_h [4] & ((\u_vga_dirve|addr_h [6]))) # (!\u_vga_dirve|addr_h [4] & (\u_vga_dirve|addr_h 
// [7]))))

	.dataa(\u_vga_dirve|addr_h [2]),
	.datab(\u_vga_dirve|addr_h [4]),
	.datac(\u_vga_dirve|addr_h [7]),
	.datad(\u_vga_dirve|addr_h [6]),
	.cin(gnd),
	.combout(\u_data_drive|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux7~5 .lut_mask = 16'h541A;
defparam \u_data_drive|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N8
cycloneive_lcell_comb \u_data_drive|Mux7~6 (
// Equation(s):
// \u_data_drive|Mux7~6_combout  = (\u_vga_dirve|addr_h [5] & (\u_data_drive|Mux7~5_combout  & !\u_vga_dirve|addr_h [0]))

	.dataa(gnd),
	.datab(\u_vga_dirve|addr_h [5]),
	.datac(\u_data_drive|Mux7~5_combout ),
	.datad(\u_vga_dirve|addr_h [0]),
	.cin(gnd),
	.combout(\u_data_drive|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux7~6 .lut_mask = 16'h00C0;
defparam \u_data_drive|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N12
cycloneive_lcell_comb \u_data_drive|Mux7~8 (
// Equation(s):
// \u_data_drive|Mux7~8_combout  = (\u_vga_dirve|addr_h [3] & (((\u_data_drive|Mux7~6_combout ) # (\u_vga_dirve|addr_h [1])))) # (!\u_vga_dirve|addr_h [3] & (\u_data_drive|Mux7~7_combout  & ((!\u_vga_dirve|addr_h [1]))))

	.dataa(\u_data_drive|Mux7~7_combout ),
	.datab(\u_vga_dirve|addr_h [3]),
	.datac(\u_data_drive|Mux7~6_combout ),
	.datad(\u_vga_dirve|addr_h [1]),
	.cin(gnd),
	.combout(\u_data_drive|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux7~8 .lut_mask = 16'hCCE2;
defparam \u_data_drive|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N6
cycloneive_lcell_comb \u_data_drive|Mux7~9 (
// Equation(s):
// \u_data_drive|Mux7~9_combout  = (\u_vga_dirve|addr_h [7] & (((\u_vga_dirve|addr_h [4] & !\u_vga_dirve|addr_h [6])) # (!\u_vga_dirve|addr_h [5]))) # (!\u_vga_dirve|addr_h [7] & (\u_vga_dirve|addr_h [6] & (\u_vga_dirve|addr_h [5] $ (\u_vga_dirve|addr_h 
// [4]))))

	.dataa(\u_vga_dirve|addr_h [5]),
	.datab(\u_vga_dirve|addr_h [4]),
	.datac(\u_vga_dirve|addr_h [7]),
	.datad(\u_vga_dirve|addr_h [6]),
	.cin(gnd),
	.combout(\u_data_drive|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux7~9 .lut_mask = 16'h56D0;
defparam \u_data_drive|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N28
cycloneive_lcell_comb \u_data_drive|Mux7~4 (
// Equation(s):
// \u_data_drive|Mux7~4_combout  = (\u_vga_dirve|addr_h [5] & (!\u_vga_dirve|addr_h [6] & (\u_vga_dirve|addr_h [4] $ (!\u_vga_dirve|addr_h [7])))) # (!\u_vga_dirve|addr_h [5] & ((\u_vga_dirve|addr_h [7]) # ((\u_vga_dirve|addr_h [4] & \u_vga_dirve|addr_h 
// [6]))))

	.dataa(\u_vga_dirve|addr_h [5]),
	.datab(\u_vga_dirve|addr_h [4]),
	.datac(\u_vga_dirve|addr_h [7]),
	.datad(\u_vga_dirve|addr_h [6]),
	.cin(gnd),
	.combout(\u_data_drive|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux7~4 .lut_mask = 16'h54D2;
defparam \u_data_drive|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N26
cycloneive_lcell_comb \u_data_drive|Mux7~11 (
// Equation(s):
// \u_data_drive|Mux7~11_combout  = (\u_vga_dirve|addr_h [2] & (((\u_data_drive|Mux7~4_combout  & !\u_vga_dirve|addr_h [0])))) # (!\u_vga_dirve|addr_h [2] & (\u_data_drive|Mux7~9_combout  & ((\u_vga_dirve|addr_h [0]))))

	.dataa(\u_data_drive|Mux7~9_combout ),
	.datab(\u_data_drive|Mux7~4_combout ),
	.datac(\u_vga_dirve|addr_h [2]),
	.datad(\u_vga_dirve|addr_h [0]),
	.cin(gnd),
	.combout(\u_data_drive|Mux7~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux7~11 .lut_mask = 16'h0AC0;
defparam \u_data_drive|Mux7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N20
cycloneive_lcell_comb \u_data_drive|Mux7~12 (
// Equation(s):
// \u_data_drive|Mux7~12_combout  = (\u_vga_dirve|addr_h [1] & (\u_data_drive|Mux7~11_combout  & (\u_data_drive|Mux7~8_combout  $ (!\u_vga_dirve|addr_h [0])))) # (!\u_vga_dirve|addr_h [1] & (\u_data_drive|Mux7~8_combout ))

	.dataa(\u_data_drive|Mux7~8_combout ),
	.datab(\u_vga_dirve|addr_h [0]),
	.datac(\u_data_drive|Mux7~11_combout ),
	.datad(\u_vga_dirve|addr_h [1]),
	.cin(gnd),
	.combout(\u_data_drive|Mux7~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux7~12 .lut_mask = 16'h90AA;
defparam \u_data_drive|Mux7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N24
cycloneive_lcell_comb \u_data_drive|Mux7~10 (
// Equation(s):
// \u_data_drive|Mux7~10_combout  = (\u_data_drive|Mux7~3_combout ) # ((\u_data_drive|Mux7~12_combout  & \u_vga_dirve|addr_h [8]))

	.dataa(\u_data_drive|Mux7~3_combout ),
	.datab(\u_data_drive|Mux7~12_combout ),
	.datac(\u_vga_dirve|addr_h [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_data_drive|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux7~10 .lut_mask = 16'hEAEA;
defparam \u_data_drive|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N20
cycloneive_lcell_comb \u_data_drive|Mux18~2 (
// Equation(s):
// \u_data_drive|Mux18~2_combout  = (\u_vga_dirve|addr_v [0] & (((\u_vga_dirve|addr_v [1])))) # (!\u_vga_dirve|addr_v [0] & ((\u_vga_dirve|addr_v [1] & ((\u_data_drive|Mux7~10_combout ))) # (!\u_vga_dirve|addr_v [1] & (\u_data_drive|Mux9~26_combout ))))

	.dataa(\u_data_drive|Mux9~26_combout ),
	.datab(\u_vga_dirve|addr_v [0]),
	.datac(\u_data_drive|Mux7~10_combout ),
	.datad(\u_vga_dirve|addr_v [1]),
	.cin(gnd),
	.combout(\u_data_drive|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux18~2 .lut_mask = 16'hFC22;
defparam \u_data_drive|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N28
cycloneive_lcell_comb \u_data_drive|Mux6~4 (
// Equation(s):
// \u_data_drive|Mux6~4_combout  = (\u_vga_dirve|addr_h [2] & (!\u_vga_dirve|addr_h [3] & !\u_vga_dirve|addr_h [0])) # (!\u_vga_dirve|addr_h [2] & (\u_vga_dirve|addr_h [3] & \u_vga_dirve|addr_h [0]))

	.dataa(gnd),
	.datab(\u_vga_dirve|addr_h [2]),
	.datac(\u_vga_dirve|addr_h [3]),
	.datad(\u_vga_dirve|addr_h [0]),
	.cin(gnd),
	.combout(\u_data_drive|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux6~4 .lut_mask = 16'h300C;
defparam \u_data_drive|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N2
cycloneive_lcell_comb \u_data_drive|Mux6~5 (
// Equation(s):
// \u_data_drive|Mux6~5_combout  = (\u_data_drive|Mux6~4_combout  & ((\u_vga_dirve|addr_h [7]) # ((\u_vga_dirve|addr_h [4] & \u_vga_dirve|addr_h [6]))))

	.dataa(\u_data_drive|Mux6~4_combout ),
	.datab(\u_vga_dirve|addr_h [7]),
	.datac(\u_vga_dirve|addr_h [4]),
	.datad(\u_vga_dirve|addr_h [6]),
	.cin(gnd),
	.combout(\u_data_drive|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux6~5 .lut_mask = 16'hA888;
defparam \u_data_drive|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N2
cycloneive_lcell_comb \u_data_drive|Mux6~2 (
// Equation(s):
// \u_data_drive|Mux6~2_combout  = (\u_vga_dirve|addr_h [6] & ((\u_vga_dirve|addr_h [0]) # ((!\u_vga_dirve|addr_h [7] & !\u_vga_dirve|addr_h [4])))) # (!\u_vga_dirve|addr_h [6] & (((\u_vga_dirve|addr_h [7] & \u_vga_dirve|addr_h [4]))))

	.dataa(\u_vga_dirve|addr_h [0]),
	.datab(\u_vga_dirve|addr_h [6]),
	.datac(\u_vga_dirve|addr_h [7]),
	.datad(\u_vga_dirve|addr_h [4]),
	.cin(gnd),
	.combout(\u_data_drive|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux6~2 .lut_mask = 16'hB88C;
defparam \u_data_drive|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N18
cycloneive_lcell_comb \u_data_drive|Mux6~1 (
// Equation(s):
// \u_data_drive|Mux6~1_combout  = (\u_vga_dirve|addr_h [7] & ((\u_vga_dirve|addr_h [6] & ((!\u_vga_dirve|addr_h [0]))) # (!\u_vga_dirve|addr_h [6] & ((\u_vga_dirve|addr_h [0]) # (!\u_vga_dirve|addr_h [4]))))) # (!\u_vga_dirve|addr_h [7] & 
// (\u_vga_dirve|addr_h [4] $ (((\u_vga_dirve|addr_h [6] & \u_vga_dirve|addr_h [0])))))

	.dataa(\u_vga_dirve|addr_h [7]),
	.datab(\u_vga_dirve|addr_h [4]),
	.datac(\u_vga_dirve|addr_h [6]),
	.datad(\u_vga_dirve|addr_h [0]),
	.cin(gnd),
	.combout(\u_data_drive|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux6~1 .lut_mask = 16'h1EE6;
defparam \u_data_drive|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N4
cycloneive_lcell_comb \u_data_drive|Mux6~3 (
// Equation(s):
// \u_data_drive|Mux6~3_combout  = (\u_vga_dirve|addr_h [2] & (!\u_data_drive|Mux6~1_combout  & (\u_data_drive|Mux6~2_combout  $ (\u_vga_dirve|addr_h [3])))) # (!\u_vga_dirve|addr_h [2] & (\u_vga_dirve|addr_h [3] & (\u_data_drive|Mux6~2_combout  $ 
// (!\u_data_drive|Mux6~1_combout ))))

	.dataa(\u_vga_dirve|addr_h [2]),
	.datab(\u_data_drive|Mux6~2_combout ),
	.datac(\u_data_drive|Mux6~1_combout ),
	.datad(\u_vga_dirve|addr_h [3]),
	.cin(gnd),
	.combout(\u_data_drive|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux6~3 .lut_mask = 16'h4308;
defparam \u_data_drive|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N14
cycloneive_lcell_comb \u_data_drive|Mux6~6 (
// Equation(s):
// \u_data_drive|Mux6~6_combout  = (\u_data_drive|Mux6~0_combout  & ((\u_vga_dirve|addr_h [5] & ((\u_data_drive|Mux6~3_combout ))) # (!\u_vga_dirve|addr_h [5] & (\u_data_drive|Mux6~5_combout ))))

	.dataa(\u_data_drive|Mux6~5_combout ),
	.datab(\u_data_drive|Mux6~0_combout ),
	.datac(\u_vga_dirve|addr_h [5]),
	.datad(\u_data_drive|Mux6~3_combout ),
	.cin(gnd),
	.combout(\u_data_drive|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux6~6 .lut_mask = 16'hC808;
defparam \u_data_drive|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N14
cycloneive_lcell_comb \u_data_drive|Mux6~9 (
// Equation(s):
// \u_data_drive|Mux6~9_combout  = (!\u_vga_dirve|addr_h [1] & (\u_vga_dirve|addr_h [5] & (\u_vga_dirve|addr_h [8] & !\u_vga_dirve|addr_h [6])))

	.dataa(\u_vga_dirve|addr_h [1]),
	.datab(\u_vga_dirve|addr_h [5]),
	.datac(\u_vga_dirve|addr_h [8]),
	.datad(\u_vga_dirve|addr_h [6]),
	.cin(gnd),
	.combout(\u_data_drive|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux6~9 .lut_mask = 16'h0040;
defparam \u_data_drive|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N16
cycloneive_lcell_comb \u_data_drive|Mux6~7 (
// Equation(s):
// \u_data_drive|Mux6~7_combout  = (\u_vga_dirve|addr_h [4] & (!\u_vga_dirve|addr_h [0] & (\u_vga_dirve|addr_h [3] $ (!\u_vga_dirve|addr_h [2])))) # (!\u_vga_dirve|addr_h [4] & ((\u_vga_dirve|addr_h [3]) # ((!\u_vga_dirve|addr_h [2] & \u_vga_dirve|addr_h 
// [0]))))

	.dataa(\u_vga_dirve|addr_h [4]),
	.datab(\u_vga_dirve|addr_h [3]),
	.datac(\u_vga_dirve|addr_h [2]),
	.datad(\u_vga_dirve|addr_h [0]),
	.cin(gnd),
	.combout(\u_data_drive|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux6~7 .lut_mask = 16'h45C6;
defparam \u_data_drive|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N30
cycloneive_lcell_comb \u_data_drive|Mux5~2 (
// Equation(s):
// \u_data_drive|Mux5~2_combout  = (!\u_vga_dirve|addr_h [4] & (\u_vga_dirve|addr_h [3] & (!\u_vga_dirve|addr_h [2] & !\u_vga_dirve|addr_h [0])))

	.dataa(\u_vga_dirve|addr_h [4]),
	.datab(\u_vga_dirve|addr_h [3]),
	.datac(\u_vga_dirve|addr_h [2]),
	.datad(\u_vga_dirve|addr_h [0]),
	.cin(gnd),
	.combout(\u_data_drive|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux5~2 .lut_mask = 16'h0004;
defparam \u_data_drive|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N2
cycloneive_lcell_comb \u_data_drive|Mux6~8 (
// Equation(s):
// \u_data_drive|Mux6~8_combout  = (\u_vga_dirve|addr_h [7] & ((\u_data_drive|Mux5~2_combout ))) # (!\u_vga_dirve|addr_h [7] & (\u_data_drive|Mux6~7_combout ))

	.dataa(gnd),
	.datab(\u_data_drive|Mux6~7_combout ),
	.datac(\u_data_drive|Mux5~2_combout ),
	.datad(\u_vga_dirve|addr_h [7]),
	.cin(gnd),
	.combout(\u_data_drive|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux6~8 .lut_mask = 16'hF0CC;
defparam \u_data_drive|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N16
cycloneive_lcell_comb \u_data_drive|Mux6~10 (
// Equation(s):
// \u_data_drive|Mux6~10_combout  = (\u_data_drive|Mux6~6_combout ) # ((\u_data_drive|Mux7~3_combout ) # ((\u_data_drive|Mux6~9_combout  & \u_data_drive|Mux6~8_combout )))

	.dataa(\u_data_drive|Mux6~6_combout ),
	.datab(\u_data_drive|Mux6~9_combout ),
	.datac(\u_data_drive|Mux7~3_combout ),
	.datad(\u_data_drive|Mux6~8_combout ),
	.cin(gnd),
	.combout(\u_data_drive|Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux6~10 .lut_mask = 16'hFEFA;
defparam \u_data_drive|Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N12
cycloneive_lcell_comb \u_data_drive|Mux8~1 (
// Equation(s):
// \u_data_drive|Mux8~1_combout  = (\u_vga_dirve|addr_h [1] & (\u_vga_dirve|addr_h [0] & (\u_vga_dirve|addr_h [2] $ (\u_vga_dirve|addr_h [3])))) # (!\u_vga_dirve|addr_h [1] & (!\u_vga_dirve|addr_h [2] & ((\u_vga_dirve|addr_h [3]))))

	.dataa(\u_vga_dirve|addr_h [1]),
	.datab(\u_vga_dirve|addr_h [2]),
	.datac(\u_vga_dirve|addr_h [0]),
	.datad(\u_vga_dirve|addr_h [3]),
	.cin(gnd),
	.combout(\u_data_drive|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux8~1 .lut_mask = 16'h3180;
defparam \u_data_drive|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N10
cycloneive_lcell_comb \u_data_drive|Mux8~14 (
// Equation(s):
// \u_data_drive|Mux8~14_combout  = (!\u_vga_dirve|addr_h [6] & ((\u_vga_dirve|addr_h [0] & (!\u_vga_dirve|addr_h [2] & \u_vga_dirve|addr_h [3])) # (!\u_vga_dirve|addr_h [0] & (\u_vga_dirve|addr_h [2] & !\u_vga_dirve|addr_h [3]))))

	.dataa(\u_vga_dirve|addr_h [6]),
	.datab(\u_vga_dirve|addr_h [0]),
	.datac(\u_vga_dirve|addr_h [2]),
	.datad(\u_vga_dirve|addr_h [3]),
	.cin(gnd),
	.combout(\u_data_drive|Mux8~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux8~14 .lut_mask = 16'h0410;
defparam \u_data_drive|Mux8~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N28
cycloneive_lcell_comb \u_data_drive|Mux8~15 (
// Equation(s):
// \u_data_drive|Mux8~15_combout  = (\u_vga_dirve|addr_h [5] & (\u_vga_dirve|addr_h [4] & ((\u_data_drive|Mux8~14_combout )))) # (!\u_vga_dirve|addr_h [5] & (((\u_data_drive|Mux13~0_combout ))))

	.dataa(\u_vga_dirve|addr_h [4]),
	.datab(\u_vga_dirve|addr_h [5]),
	.datac(\u_data_drive|Mux13~0_combout ),
	.datad(\u_data_drive|Mux8~14_combout ),
	.cin(gnd),
	.combout(\u_data_drive|Mux8~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux8~15 .lut_mask = 16'hB830;
defparam \u_data_drive|Mux8~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N26
cycloneive_lcell_comb \u_data_drive|Mux8~2 (
// Equation(s):
// \u_data_drive|Mux8~2_combout  = (\u_vga_dirve|addr_h [6] & (!\u_vga_dirve|addr_h [0] & (!\u_vga_dirve|addr_h [2] & \u_vga_dirve|addr_h [3]))) # (!\u_vga_dirve|addr_h [6] & (\u_vga_dirve|addr_h [0] & (\u_vga_dirve|addr_h [2] & !\u_vga_dirve|addr_h [3])))

	.dataa(\u_vga_dirve|addr_h [6]),
	.datab(\u_vga_dirve|addr_h [0]),
	.datac(\u_vga_dirve|addr_h [2]),
	.datad(\u_vga_dirve|addr_h [3]),
	.cin(gnd),
	.combout(\u_data_drive|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux8~2 .lut_mask = 16'h0240;
defparam \u_data_drive|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N20
cycloneive_lcell_comb \u_data_drive|Mux8~3 (
// Equation(s):
// \u_data_drive|Mux8~3_combout  = (\u_vga_dirve|addr_h [3] & (((!\u_vga_dirve|addr_h [2] & \u_vga_dirve|addr_h [0])) # (!\u_vga_dirve|addr_h [4]))) # (!\u_vga_dirve|addr_h [3] & (\u_vga_dirve|addr_h [2] & ((!\u_vga_dirve|addr_h [0]) # (!\u_vga_dirve|addr_h 
// [4]))))

	.dataa(\u_vga_dirve|addr_h [3]),
	.datab(\u_vga_dirve|addr_h [2]),
	.datac(\u_vga_dirve|addr_h [4]),
	.datad(\u_vga_dirve|addr_h [0]),
	.cin(gnd),
	.combout(\u_data_drive|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux8~3 .lut_mask = 16'h2E4E;
defparam \u_data_drive|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N14
cycloneive_lcell_comb \u_data_drive|Mux8~4 (
// Equation(s):
// \u_data_drive|Mux8~4_combout  = (\u_vga_dirve|addr_h [5] & (\u_vga_dirve|addr_h [4])) # (!\u_vga_dirve|addr_h [5] & (\u_vga_dirve|addr_h [6] & (\u_vga_dirve|addr_h [4] $ (!\u_data_drive|Mux8~3_combout ))))

	.dataa(\u_vga_dirve|addr_h [4]),
	.datab(\u_data_drive|Mux8~3_combout ),
	.datac(\u_vga_dirve|addr_h [5]),
	.datad(\u_vga_dirve|addr_h [6]),
	.cin(gnd),
	.combout(\u_data_drive|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux8~4 .lut_mask = 16'hA9A0;
defparam \u_data_drive|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N16
cycloneive_lcell_comb \u_data_drive|Mux8~5 (
// Equation(s):
// \u_data_drive|Mux8~5_combout  = (\u_vga_dirve|addr_h [6]) # ((!\u_vga_dirve|addr_h [3] & !\u_vga_dirve|addr_h [2]))

	.dataa(\u_vga_dirve|addr_h [3]),
	.datab(gnd),
	.datac(\u_vga_dirve|addr_h [2]),
	.datad(\u_vga_dirve|addr_h [6]),
	.cin(gnd),
	.combout(\u_data_drive|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux8~5 .lut_mask = 16'hFF05;
defparam \u_data_drive|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N2
cycloneive_lcell_comb \u_data_drive|Mux8~6 (
// Equation(s):
// \u_data_drive|Mux8~6_combout  = (\u_data_drive|Mux8~4_combout  & (((!\u_data_drive|Mux8~5_combout ) # (!\u_vga_dirve|addr_h [5])))) # (!\u_data_drive|Mux8~4_combout  & (\u_data_drive|Mux8~2_combout  & (\u_vga_dirve|addr_h [5])))

	.dataa(\u_data_drive|Mux8~2_combout ),
	.datab(\u_data_drive|Mux8~4_combout ),
	.datac(\u_vga_dirve|addr_h [5]),
	.datad(\u_data_drive|Mux8~5_combout ),
	.cin(gnd),
	.combout(\u_data_drive|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux8~6 .lut_mask = 16'h2CEC;
defparam \u_data_drive|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N4
cycloneive_lcell_comb \u_data_drive|Mux8~7 (
// Equation(s):
// \u_data_drive|Mux8~7_combout  = (\u_vga_dirve|addr_h [2]) # ((\u_vga_dirve|addr_h [6] & ((!\u_vga_dirve|addr_h [0]))) # (!\u_vga_dirve|addr_h [6] & ((\u_vga_dirve|addr_h [4]) # (\u_vga_dirve|addr_h [0]))))

	.dataa(\u_vga_dirve|addr_h [6]),
	.datab(\u_vga_dirve|addr_h [2]),
	.datac(\u_vga_dirve|addr_h [4]),
	.datad(\u_vga_dirve|addr_h [0]),
	.cin(gnd),
	.combout(\u_data_drive|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux8~7 .lut_mask = 16'hDDFE;
defparam \u_data_drive|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N6
cycloneive_lcell_comb \u_data_drive|Mux8~8 (
// Equation(s):
// \u_data_drive|Mux8~8_combout  = (\u_vga_dirve|addr_h [5] & (!\u_data_drive|Mux8~7_combout  & \u_vga_dirve|addr_h [3]))

	.dataa(gnd),
	.datab(\u_vga_dirve|addr_h [5]),
	.datac(\u_data_drive|Mux8~7_combout ),
	.datad(\u_vga_dirve|addr_h [3]),
	.cin(gnd),
	.combout(\u_data_drive|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux8~8 .lut_mask = 16'h0C00;
defparam \u_data_drive|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N2
cycloneive_lcell_comb \u_data_drive|Mux8~9 (
// Equation(s):
// \u_data_drive|Mux8~9_combout  = (!\u_vga_dirve|addr_h [2] & \u_vga_dirve|addr_h [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_vga_dirve|addr_h [2]),
	.datad(\u_vga_dirve|addr_h [6]),
	.cin(gnd),
	.combout(\u_data_drive|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux8~9 .lut_mask = 16'h0F00;
defparam \u_data_drive|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N14
cycloneive_lcell_comb \u_data_drive|Mux8~11 (
// Equation(s):
// \u_data_drive|Mux8~11_combout  = (\u_vga_dirve|addr_h [3] & ((\u_vga_dirve|addr_h [4]) # ((\u_vga_dirve|addr_h [2] & !\u_vga_dirve|addr_h [0])))) # (!\u_vga_dirve|addr_h [3] & (\u_vga_dirve|addr_h [0] & (\u_vga_dirve|addr_h [4] $ (!\u_vga_dirve|addr_h 
// [2]))))

	.dataa(\u_vga_dirve|addr_h [4]),
	.datab(\u_vga_dirve|addr_h [3]),
	.datac(\u_vga_dirve|addr_h [2]),
	.datad(\u_vga_dirve|addr_h [0]),
	.cin(gnd),
	.combout(\u_data_drive|Mux8~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux8~11 .lut_mask = 16'hA9C8;
defparam \u_data_drive|Mux8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N12
cycloneive_lcell_comb \u_data_drive|Mux8~10 (
// Equation(s):
// \u_data_drive|Mux8~10_combout  = (\u_vga_dirve|addr_h [4] & (\u_vga_dirve|addr_h [5] & (\u_vga_dirve|addr_h [3] & \u_vga_dirve|addr_h [0]))) # (!\u_vga_dirve|addr_h [4] & (!\u_vga_dirve|addr_h [5] & (!\u_vga_dirve|addr_h [3])))

	.dataa(\u_vga_dirve|addr_h [4]),
	.datab(\u_vga_dirve|addr_h [5]),
	.datac(\u_vga_dirve|addr_h [3]),
	.datad(\u_vga_dirve|addr_h [0]),
	.cin(gnd),
	.combout(\u_data_drive|Mux8~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux8~10 .lut_mask = 16'h8101;
defparam \u_data_drive|Mux8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N8
cycloneive_lcell_comb \u_data_drive|Mux8~12 (
// Equation(s):
// \u_data_drive|Mux8~12_combout  = (\u_data_drive|Mux8~9_combout  & ((\u_data_drive|Mux8~10_combout ) # ((\u_data_drive|Mux7~0_combout  & \u_data_drive|Mux8~11_combout )))) # (!\u_data_drive|Mux8~9_combout  & (\u_data_drive|Mux7~0_combout  & 
// (\u_data_drive|Mux8~11_combout )))

	.dataa(\u_data_drive|Mux8~9_combout ),
	.datab(\u_data_drive|Mux7~0_combout ),
	.datac(\u_data_drive|Mux8~11_combout ),
	.datad(\u_data_drive|Mux8~10_combout ),
	.cin(gnd),
	.combout(\u_data_drive|Mux8~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux8~12 .lut_mask = 16'hEAC0;
defparam \u_data_drive|Mux8~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N24
cycloneive_lcell_comb \u_data_drive|Mux8~13 (
// Equation(s):
// \u_data_drive|Mux8~13_combout  = (\u_vga_dirve|addr_h [1] & (((\u_vga_dirve|addr_h [7])))) # (!\u_vga_dirve|addr_h [1] & ((\u_vga_dirve|addr_h [7] & (\u_data_drive|Mux8~8_combout )) # (!\u_vga_dirve|addr_h [7] & ((\u_data_drive|Mux8~12_combout )))))

	.dataa(\u_data_drive|Mux8~8_combout ),
	.datab(\u_vga_dirve|addr_h [1]),
	.datac(\u_vga_dirve|addr_h [7]),
	.datad(\u_data_drive|Mux8~12_combout ),
	.cin(gnd),
	.combout(\u_data_drive|Mux8~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux8~13 .lut_mask = 16'hE3E0;
defparam \u_data_drive|Mux8~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N30
cycloneive_lcell_comb \u_data_drive|Mux8~16 (
// Equation(s):
// \u_data_drive|Mux8~16_combout  = (\u_vga_dirve|addr_h [1] & ((\u_data_drive|Mux8~13_combout  & (\u_data_drive|Mux8~15_combout )) # (!\u_data_drive|Mux8~13_combout  & ((\u_data_drive|Mux8~6_combout ))))) # (!\u_vga_dirve|addr_h [1] & 
// (((\u_data_drive|Mux8~13_combout ))))

	.dataa(\u_data_drive|Mux8~15_combout ),
	.datab(\u_data_drive|Mux8~6_combout ),
	.datac(\u_vga_dirve|addr_h [1]),
	.datad(\u_data_drive|Mux8~13_combout ),
	.cin(gnd),
	.combout(\u_data_drive|Mux8~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux8~16 .lut_mask = 16'hAFC0;
defparam \u_data_drive|Mux8~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N0
cycloneive_lcell_comb \u_data_drive|Mux8~17 (
// Equation(s):
// \u_data_drive|Mux8~17_combout  = (\u_data_drive|Mux11~15_combout  & ((\u_data_drive|Mux8~1_combout ) # ((\u_vga_dirve|addr_h [8] & \u_data_drive|Mux8~16_combout )))) # (!\u_data_drive|Mux11~15_combout  & (((\u_vga_dirve|addr_h [8] & 
// \u_data_drive|Mux8~16_combout ))))

	.dataa(\u_data_drive|Mux11~15_combout ),
	.datab(\u_data_drive|Mux8~1_combout ),
	.datac(\u_vga_dirve|addr_h [8]),
	.datad(\u_data_drive|Mux8~16_combout ),
	.cin(gnd),
	.combout(\u_data_drive|Mux8~17_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux8~17 .lut_mask = 16'hF888;
defparam \u_data_drive|Mux8~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N30
cycloneive_lcell_comb \u_data_drive|Mux18~3 (
// Equation(s):
// \u_data_drive|Mux18~3_combout  = (\u_data_drive|Mux18~2_combout  & (((\u_data_drive|Mux6~10_combout )) # (!\u_vga_dirve|addr_v [0]))) # (!\u_data_drive|Mux18~2_combout  & (\u_vga_dirve|addr_v [0] & ((\u_data_drive|Mux8~17_combout ))))

	.dataa(\u_data_drive|Mux18~2_combout ),
	.datab(\u_vga_dirve|addr_v [0]),
	.datac(\u_data_drive|Mux6~10_combout ),
	.datad(\u_data_drive|Mux8~17_combout ),
	.cin(gnd),
	.combout(\u_data_drive|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux18~3 .lut_mask = 16'hE6A2;
defparam \u_data_drive|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N26
cycloneive_lcell_comb \u_data_drive|Mux16~0 (
// Equation(s):
// \u_data_drive|Mux16~0_combout  = (\u_vga_dirve|addr_h [4] & ((\u_vga_dirve|addr_h [1]) # (\u_vga_dirve|addr_h [3] $ (\u_vga_dirve|addr_h [2])))) # (!\u_vga_dirve|addr_h [4] & (((\u_vga_dirve|addr_h [3]))))

	.dataa(\u_vga_dirve|addr_h [1]),
	.datab(\u_vga_dirve|addr_h [4]),
	.datac(\u_vga_dirve|addr_h [3]),
	.datad(\u_vga_dirve|addr_h [2]),
	.cin(gnd),
	.combout(\u_data_drive|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux16~0 .lut_mask = 16'hBCF8;
defparam \u_data_drive|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N20
cycloneive_lcell_comb \u_data_drive|Mux16~1 (
// Equation(s):
// \u_data_drive|Mux16~1_combout  = (\u_data_drive|Mux7~1_combout  & ((\u_data_drive|Mux16~0_combout  & (!\u_vga_dirve|addr_h [4])) # (!\u_data_drive|Mux16~0_combout  & (\u_vga_dirve|addr_h [4] & !\u_vga_dirve|addr_h [0]))))

	.dataa(\u_data_drive|Mux16~0_combout ),
	.datab(\u_vga_dirve|addr_h [4]),
	.datac(\u_vga_dirve|addr_h [0]),
	.datad(\u_data_drive|Mux7~1_combout ),
	.cin(gnd),
	.combout(\u_data_drive|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux16~1 .lut_mask = 16'h2600;
defparam \u_data_drive|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N22
cycloneive_lcell_comb \u_data_drive|Mux14~1 (
// Equation(s):
// \u_data_drive|Mux14~1_combout  = (!\u_vga_dirve|addr_h [1] & ((\u_vga_dirve|addr_h [7]) # ((\u_vga_dirve|addr_h [4] & \u_vga_dirve|addr_h [6]))))

	.dataa(\u_vga_dirve|addr_h [7]),
	.datab(\u_vga_dirve|addr_h [4]),
	.datac(\u_vga_dirve|addr_h [6]),
	.datad(\u_vga_dirve|addr_h [1]),
	.cin(gnd),
	.combout(\u_data_drive|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux14~1 .lut_mask = 16'h00EA;
defparam \u_data_drive|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N0
cycloneive_lcell_comb \u_data_drive|Mux14~2 (
// Equation(s):
// \u_data_drive|Mux14~2_combout  = (\u_data_drive|Mux14~1_combout  & !\u_vga_dirve|addr_h [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_data_drive|Mux14~1_combout ),
	.datad(\u_vga_dirve|addr_h [2]),
	.cin(gnd),
	.combout(\u_data_drive|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux14~2 .lut_mask = 16'h00F0;
defparam \u_data_drive|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N26
cycloneive_lcell_comb \u_data_drive|Mux14~6 (
// Equation(s):
// \u_data_drive|Mux14~6_combout  = (\u_vga_dirve|addr_h [1] & \u_vga_dirve|addr_h [0])

	.dataa(gnd),
	.datab(\u_vga_dirve|addr_h [1]),
	.datac(gnd),
	.datad(\u_vga_dirve|addr_h [0]),
	.cin(gnd),
	.combout(\u_data_drive|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux14~6 .lut_mask = 16'hCC00;
defparam \u_data_drive|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N20
cycloneive_lcell_comb \u_data_drive|Mux14~7 (
// Equation(s):
// \u_data_drive|Mux14~7_combout  = (!\u_vga_dirve|addr_h [7] & (\u_data_drive|Mux8~9_combout  & (\u_data_drive|Mux14~6_combout  & !\u_vga_dirve|addr_h [4])))

	.dataa(\u_vga_dirve|addr_h [7]),
	.datab(\u_data_drive|Mux8~9_combout ),
	.datac(\u_data_drive|Mux14~6_combout ),
	.datad(\u_vga_dirve|addr_h [4]),
	.cin(gnd),
	.combout(\u_data_drive|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux14~7 .lut_mask = 16'h0040;
defparam \u_data_drive|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N12
cycloneive_lcell_comb \u_data_drive|Mux14~4 (
// Equation(s):
// \u_data_drive|Mux14~4_combout  = (\u_vga_dirve|addr_h [2] & \u_vga_dirve|addr_h [1])

	.dataa(gnd),
	.datab(\u_vga_dirve|addr_h [2]),
	.datac(gnd),
	.datad(\u_vga_dirve|addr_h [1]),
	.cin(gnd),
	.combout(\u_data_drive|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux14~4 .lut_mask = 16'hCC00;
defparam \u_data_drive|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N2
cycloneive_lcell_comb \u_data_drive|Mux14~3 (
// Equation(s):
// \u_data_drive|Mux14~3_combout  = (\u_vga_dirve|addr_h [6] & (((\u_vga_dirve|addr_h [0])))) # (!\u_vga_dirve|addr_h [6] & ((\u_vga_dirve|addr_h [7] & (!\u_vga_dirve|addr_h [4])) # (!\u_vga_dirve|addr_h [7] & (\u_vga_dirve|addr_h [4] & !\u_vga_dirve|addr_h 
// [0]))))

	.dataa(\u_vga_dirve|addr_h [7]),
	.datab(\u_vga_dirve|addr_h [4]),
	.datac(\u_vga_dirve|addr_h [6]),
	.datad(\u_vga_dirve|addr_h [0]),
	.cin(gnd),
	.combout(\u_data_drive|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux14~3 .lut_mask = 16'hF206;
defparam \u_data_drive|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N30
cycloneive_lcell_comb \u_data_drive|Mux16~2 (
// Equation(s):
// \u_data_drive|Mux16~2_combout  = (\u_vga_dirve|addr_h [4] & (!\u_vga_dirve|addr_h [1] & (!\u_vga_dirve|addr_h [2] & !\u_vga_dirve|addr_h [0])))

	.dataa(\u_vga_dirve|addr_h [4]),
	.datab(\u_vga_dirve|addr_h [1]),
	.datac(\u_vga_dirve|addr_h [2]),
	.datad(\u_vga_dirve|addr_h [0]),
	.cin(gnd),
	.combout(\u_data_drive|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux16~2 .lut_mask = 16'h0002;
defparam \u_data_drive|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N24
cycloneive_lcell_comb \u_data_drive|Mux14~5 (
// Equation(s):
// \u_data_drive|Mux14~5_combout  = (\u_data_drive|Mux14~4_combout  & ((\u_data_drive|Mux14~3_combout ) # ((\u_data_drive|Mux16~2_combout  & \u_data_drive|Mux12~0_combout )))) # (!\u_data_drive|Mux14~4_combout  & (((\u_data_drive|Mux16~2_combout  & 
// \u_data_drive|Mux12~0_combout ))))

	.dataa(\u_data_drive|Mux14~4_combout ),
	.datab(\u_data_drive|Mux14~3_combout ),
	.datac(\u_data_drive|Mux16~2_combout ),
	.datad(\u_data_drive|Mux12~0_combout ),
	.cin(gnd),
	.combout(\u_data_drive|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux14~5 .lut_mask = 16'hF888;
defparam \u_data_drive|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N14
cycloneive_lcell_comb \u_data_drive|Mux14~8 (
// Equation(s):
// \u_data_drive|Mux14~8_combout  = (\u_vga_dirve|addr_h [5] & (((\u_vga_dirve|addr_h [3]) # (\u_data_drive|Mux14~5_combout )))) # (!\u_vga_dirve|addr_h [5] & (\u_data_drive|Mux14~7_combout  & (!\u_vga_dirve|addr_h [3])))

	.dataa(\u_vga_dirve|addr_h [5]),
	.datab(\u_data_drive|Mux14~7_combout ),
	.datac(\u_vga_dirve|addr_h [3]),
	.datad(\u_data_drive|Mux14~5_combout ),
	.cin(gnd),
	.combout(\u_data_drive|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux14~8 .lut_mask = 16'hAEA4;
defparam \u_data_drive|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N8
cycloneive_lcell_comb \u_data_drive|Mux14~9 (
// Equation(s):
// \u_data_drive|Mux14~9_combout  = (\u_vga_dirve|addr_h [6]) # ((\u_vga_dirve|addr_h [7] & !\u_vga_dirve|addr_h [1]))

	.dataa(\u_vga_dirve|addr_h [7]),
	.datab(gnd),
	.datac(\u_vga_dirve|addr_h [6]),
	.datad(\u_vga_dirve|addr_h [1]),
	.cin(gnd),
	.combout(\u_data_drive|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux14~9 .lut_mask = 16'hF0FA;
defparam \u_data_drive|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N10
cycloneive_lcell_comb \u_data_drive|Mux14~10 (
// Equation(s):
// \u_data_drive|Mux14~10_combout  = (\u_data_drive|Mux14~9_combout  & (\u_vga_dirve|addr_h [4] $ (((\u_vga_dirve|addr_h [1] & \u_vga_dirve|addr_h [0])))))

	.dataa(\u_vga_dirve|addr_h [4]),
	.datab(\u_vga_dirve|addr_h [1]),
	.datac(\u_data_drive|Mux14~9_combout ),
	.datad(\u_vga_dirve|addr_h [0]),
	.cin(gnd),
	.combout(\u_data_drive|Mux14~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux14~10 .lut_mask = 16'h60A0;
defparam \u_data_drive|Mux14~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N4
cycloneive_lcell_comb \u_data_drive|Mux14~11 (
// Equation(s):
// \u_data_drive|Mux14~11_combout  = (\u_vga_dirve|addr_h [4] & (\u_data_drive|Mux14~10_combout  & ((!\u_vga_dirve|addr_h [2])))) # (!\u_vga_dirve|addr_h [4] & ((\u_data_drive|Mux12~0_combout ) # ((!\u_data_drive|Mux14~10_combout  & !\u_vga_dirve|addr_h 
// [2]))))

	.dataa(\u_data_drive|Mux14~10_combout ),
	.datab(\u_data_drive|Mux12~0_combout ),
	.datac(\u_vga_dirve|addr_h [2]),
	.datad(\u_vga_dirve|addr_h [4]),
	.cin(gnd),
	.combout(\u_data_drive|Mux14~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux14~11 .lut_mask = 16'h0ACD;
defparam \u_data_drive|Mux14~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N6
cycloneive_lcell_comb \u_data_drive|Mux14~12 (
// Equation(s):
// \u_data_drive|Mux14~12_combout  = (\u_vga_dirve|addr_h [3] & ((\u_data_drive|Mux14~8_combout  & ((\u_data_drive|Mux14~11_combout ))) # (!\u_data_drive|Mux14~8_combout  & (\u_data_drive|Mux14~2_combout )))) # (!\u_vga_dirve|addr_h [3] & 
// (((\u_data_drive|Mux14~8_combout ))))

	.dataa(\u_vga_dirve|addr_h [3]),
	.datab(\u_data_drive|Mux14~2_combout ),
	.datac(\u_data_drive|Mux14~8_combout ),
	.datad(\u_data_drive|Mux14~11_combout ),
	.cin(gnd),
	.combout(\u_data_drive|Mux14~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux14~12 .lut_mask = 16'hF858;
defparam \u_data_drive|Mux14~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N18
cycloneive_lcell_comb \u_data_drive|Mux14~0 (
// Equation(s):
// \u_data_drive|Mux14~0_combout  = (\u_vga_dirve|addr_h [1] & (\u_vga_dirve|addr_h [2] & (\u_vga_dirve|addr_h [0] & !\u_vga_dirve|addr_h [3]))) # (!\u_vga_dirve|addr_h [1] & (!\u_vga_dirve|addr_h [2] & ((\u_vga_dirve|addr_h [3]))))

	.dataa(\u_vga_dirve|addr_h [1]),
	.datab(\u_vga_dirve|addr_h [2]),
	.datac(\u_vga_dirve|addr_h [0]),
	.datad(\u_vga_dirve|addr_h [3]),
	.cin(gnd),
	.combout(\u_data_drive|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux14~0 .lut_mask = 16'h1180;
defparam \u_data_drive|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N4
cycloneive_lcell_comb \u_data_drive|Mux14~13 (
// Equation(s):
// \u_data_drive|Mux14~13_combout  = (\u_data_drive|Mux14~12_combout  & ((\u_vga_dirve|addr_h [8]) # ((\u_data_drive|Mux14~0_combout  & \u_data_drive|Mux11~15_combout )))) # (!\u_data_drive|Mux14~12_combout  & (\u_data_drive|Mux14~0_combout  & 
// ((\u_data_drive|Mux11~15_combout ))))

	.dataa(\u_data_drive|Mux14~12_combout ),
	.datab(\u_data_drive|Mux14~0_combout ),
	.datac(\u_vga_dirve|addr_h [8]),
	.datad(\u_data_drive|Mux11~15_combout ),
	.cin(gnd),
	.combout(\u_data_drive|Mux14~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux14~13 .lut_mask = 16'hECA0;
defparam \u_data_drive|Mux14~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N6
cycloneive_lcell_comb \u_data_drive|Mux17~0 (
// Equation(s):
// \u_data_drive|Mux17~0_combout  = (\u_vga_dirve|addr_h [0] & ((\u_vga_dirve|addr_h [1] & (\u_vga_dirve|addr_h [4] & \u_vga_dirve|addr_h [3])) # (!\u_vga_dirve|addr_h [1] & (!\u_vga_dirve|addr_h [4] & !\u_vga_dirve|addr_h [3]))))

	.dataa(\u_vga_dirve|addr_h [1]),
	.datab(\u_vga_dirve|addr_h [4]),
	.datac(\u_vga_dirve|addr_h [0]),
	.datad(\u_vga_dirve|addr_h [3]),
	.cin(gnd),
	.combout(\u_data_drive|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux17~0 .lut_mask = 16'h8010;
defparam \u_data_drive|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N16
cycloneive_lcell_comb \u_data_drive|Mux17~1 (
// Equation(s):
// \u_data_drive|Mux17~1_combout  = (\u_data_drive|Mux17~0_combout  & (\u_data_drive|Mux7~1_combout  & !\u_vga_dirve|addr_h [2]))

	.dataa(\u_data_drive|Mux17~0_combout ),
	.datab(gnd),
	.datac(\u_data_drive|Mux7~1_combout ),
	.datad(\u_vga_dirve|addr_h [2]),
	.cin(gnd),
	.combout(\u_data_drive|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux17~1 .lut_mask = 16'h00A0;
defparam \u_data_drive|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N20
cycloneive_lcell_comb \u_data_drive|Mux15~3 (
// Equation(s):
// \u_data_drive|Mux15~3_combout  = (!\u_vga_dirve|addr_h [4] & (!\u_vga_dirve|addr_h [3] & (!\u_vga_dirve|addr_h [2] & \u_vga_dirve|addr_h [6])))

	.dataa(\u_vga_dirve|addr_h [4]),
	.datab(\u_vga_dirve|addr_h [3]),
	.datac(\u_vga_dirve|addr_h [2]),
	.datad(\u_vga_dirve|addr_h [6]),
	.cin(gnd),
	.combout(\u_data_drive|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux15~3 .lut_mask = 16'h0100;
defparam \u_data_drive|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N24
cycloneive_lcell_comb \u_data_drive|Mux15~1 (
// Equation(s):
// \u_data_drive|Mux15~1_combout  = (!\u_vga_dirve|addr_h [3] & ((\u_vga_dirve|addr_h [1] & (!\u_vga_dirve|addr_h [2])) # (!\u_vga_dirve|addr_h [1] & ((\u_vga_dirve|addr_h [2]) # (\u_vga_dirve|addr_h [0])))))

	.dataa(\u_vga_dirve|addr_h [1]),
	.datab(\u_vga_dirve|addr_h [3]),
	.datac(\u_vga_dirve|addr_h [2]),
	.datad(\u_vga_dirve|addr_h [0]),
	.cin(gnd),
	.combout(\u_data_drive|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux15~1 .lut_mask = 16'h1312;
defparam \u_data_drive|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N22
cycloneive_lcell_comb \u_data_drive|Mux15~0 (
// Equation(s):
// \u_data_drive|Mux15~0_combout  = (!\u_vga_dirve|addr_h [1] & (!\u_vga_dirve|addr_h [2] & (\u_vga_dirve|addr_h [3] $ (\u_vga_dirve|addr_h [0]))))

	.dataa(\u_vga_dirve|addr_h [1]),
	.datab(\u_vga_dirve|addr_h [3]),
	.datac(\u_vga_dirve|addr_h [2]),
	.datad(\u_vga_dirve|addr_h [0]),
	.cin(gnd),
	.combout(\u_data_drive|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux15~0 .lut_mask = 16'h0104;
defparam \u_data_drive|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N10
cycloneive_lcell_comb \u_data_drive|Mux15~2 (
// Equation(s):
// \u_data_drive|Mux15~2_combout  = (\u_data_drive|Mux7~0_combout  & ((\u_vga_dirve|addr_h [4] & (!\u_data_drive|Mux15~1_combout )) # (!\u_vga_dirve|addr_h [4] & ((\u_data_drive|Mux15~0_combout )))))

	.dataa(\u_vga_dirve|addr_h [4]),
	.datab(\u_data_drive|Mux15~1_combout ),
	.datac(\u_data_drive|Mux15~0_combout ),
	.datad(\u_data_drive|Mux7~0_combout ),
	.cin(gnd),
	.combout(\u_data_drive|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux15~2 .lut_mask = 16'h7200;
defparam \u_data_drive|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N30
cycloneive_lcell_comb \u_data_drive|Mux15~4 (
// Equation(s):
// \u_data_drive|Mux15~4_combout  = (!\u_vga_dirve|addr_h [7] & ((\u_data_drive|Mux15~2_combout ) # ((\u_data_drive|Mux15~3_combout  & !\u_vga_dirve|addr_h [5]))))

	.dataa(\u_vga_dirve|addr_h [7]),
	.datab(\u_data_drive|Mux15~3_combout ),
	.datac(\u_vga_dirve|addr_h [5]),
	.datad(\u_data_drive|Mux15~2_combout ),
	.cin(gnd),
	.combout(\u_data_drive|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux15~4 .lut_mask = 16'h5504;
defparam \u_data_drive|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N16
cycloneive_lcell_comb \u_data_drive|Mux18~4 (
// Equation(s):
// \u_data_drive|Mux18~4_combout  = (\u_vga_dirve|addr_v [0] & (((\u_vga_dirve|addr_v [1])))) # (!\u_vga_dirve|addr_v [0] & ((\u_vga_dirve|addr_v [1] & ((\u_data_drive|Mux15~4_combout ))) # (!\u_vga_dirve|addr_v [1] & (\u_data_drive|Mux17~1_combout ))))

	.dataa(\u_data_drive|Mux17~1_combout ),
	.datab(\u_vga_dirve|addr_v [0]),
	.datac(\u_data_drive|Mux15~4_combout ),
	.datad(\u_vga_dirve|addr_v [1]),
	.cin(gnd),
	.combout(\u_data_drive|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux18~4 .lut_mask = 16'hFC22;
defparam \u_data_drive|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N18
cycloneive_lcell_comb \u_data_drive|Mux18~5 (
// Equation(s):
// \u_data_drive|Mux18~5_combout  = (\u_vga_dirve|addr_v [0] & ((\u_data_drive|Mux18~4_combout  & ((\u_data_drive|Mux14~13_combout ))) # (!\u_data_drive|Mux18~4_combout  & (\u_data_drive|Mux16~1_combout )))) # (!\u_vga_dirve|addr_v [0] & 
// (((\u_data_drive|Mux18~4_combout ))))

	.dataa(\u_data_drive|Mux16~1_combout ),
	.datab(\u_vga_dirve|addr_v [0]),
	.datac(\u_data_drive|Mux14~13_combout ),
	.datad(\u_data_drive|Mux18~4_combout ),
	.cin(gnd),
	.combout(\u_data_drive|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux18~5 .lut_mask = 16'hF388;
defparam \u_data_drive|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N28
cycloneive_lcell_comb \u_data_drive|Mux18~6 (
// Equation(s):
// \u_data_drive|Mux18~6_combout  = (\u_vga_dirve|addr_v [3] & ((\u_data_drive|Mux18~3_combout ) # ((\u_vga_dirve|addr_v [2])))) # (!\u_vga_dirve|addr_v [3] & (((\u_data_drive|Mux18~5_combout  & !\u_vga_dirve|addr_v [2]))))

	.dataa(\u_data_drive|Mux18~3_combout ),
	.datab(\u_data_drive|Mux18~5_combout ),
	.datac(\u_vga_dirve|addr_v [3]),
	.datad(\u_vga_dirve|addr_v [2]),
	.cin(gnd),
	.combout(\u_data_drive|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux18~6 .lut_mask = 16'hF0AC;
defparam \u_data_drive|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N30
cycloneive_lcell_comb \u_data_drive|Mux3~0 (
// Equation(s):
// \u_data_drive|Mux3~0_combout  = (\u_vga_dirve|addr_h [3]) # ((\u_vga_dirve|addr_h [1] & (\u_vga_dirve|addr_h [2])) # (!\u_vga_dirve|addr_h [1] & (!\u_vga_dirve|addr_h [2] & \u_vga_dirve|addr_h [0])))

	.dataa(\u_vga_dirve|addr_h [1]),
	.datab(\u_vga_dirve|addr_h [2]),
	.datac(\u_vga_dirve|addr_h [0]),
	.datad(\u_vga_dirve|addr_h [3]),
	.cin(gnd),
	.combout(\u_data_drive|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux3~0 .lut_mask = 16'hFF98;
defparam \u_data_drive|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N0
cycloneive_lcell_comb \u_data_drive|Mux3~1 (
// Equation(s):
// \u_data_drive|Mux3~1_combout  = (\u_vga_dirve|addr_h [1] & ((\u_vga_dirve|addr_h [2]) # ((\u_vga_dirve|addr_h [0])))) # (!\u_vga_dirve|addr_h [1] & ((\u_vga_dirve|addr_h [2] & ((\u_vga_dirve|addr_h [0]) # (!\u_vga_dirve|addr_h [3]))) # 
// (!\u_vga_dirve|addr_h [2] & ((\u_vga_dirve|addr_h [3])))))

	.dataa(\u_vga_dirve|addr_h [1]),
	.datab(\u_vga_dirve|addr_h [2]),
	.datac(\u_vga_dirve|addr_h [0]),
	.datad(\u_vga_dirve|addr_h [3]),
	.cin(gnd),
	.combout(\u_data_drive|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux3~1 .lut_mask = 16'hF9EC;
defparam \u_data_drive|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N10
cycloneive_lcell_comb \u_data_drive|Mux3~2 (
// Equation(s):
// \u_data_drive|Mux3~2_combout  = (\u_data_drive|Mux7~1_combout  & ((\u_vga_dirve|addr_h [4] & ((!\u_data_drive|Mux3~1_combout ))) # (!\u_vga_dirve|addr_h [4] & (\u_data_drive|Mux3~0_combout ))))

	.dataa(\u_data_drive|Mux3~0_combout ),
	.datab(\u_data_drive|Mux3~1_combout ),
	.datac(\u_data_drive|Mux7~1_combout ),
	.datad(\u_vga_dirve|addr_h [4]),
	.cin(gnd),
	.combout(\u_data_drive|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux3~2 .lut_mask = 16'h30A0;
defparam \u_data_drive|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N28
cycloneive_lcell_comb \u_data_drive|Mux4~0 (
// Equation(s):
// \u_data_drive|Mux4~0_combout  = (\u_vga_dirve|addr_h [3] & (!\u_vga_dirve|addr_h [2] & (!\u_vga_dirve|addr_h [1] & \u_data_drive|Mux11~15_combout )))

	.dataa(\u_vga_dirve|addr_h [3]),
	.datab(\u_vga_dirve|addr_h [2]),
	.datac(\u_vga_dirve|addr_h [1]),
	.datad(\u_data_drive|Mux11~15_combout ),
	.cin(gnd),
	.combout(\u_data_drive|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux4~0 .lut_mask = 16'h0200;
defparam \u_data_drive|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N26
cycloneive_lcell_comb \u_data_drive|Mux4~1 (
// Equation(s):
// \u_data_drive|Mux4~1_combout  = (\u_vga_dirve|addr_h [0] & (\u_vga_dirve|addr_h [5] & ((\u_vga_dirve|addr_h [7]) # (\u_vga_dirve|addr_h [4])))) # (!\u_vga_dirve|addr_h [0] & ((\u_vga_dirve|addr_h [5]) # (\u_vga_dirve|addr_h [7] $ (\u_vga_dirve|addr_h 
// [4]))))

	.dataa(\u_vga_dirve|addr_h [7]),
	.datab(\u_vga_dirve|addr_h [4]),
	.datac(\u_vga_dirve|addr_h [0]),
	.datad(\u_vga_dirve|addr_h [5]),
	.cin(gnd),
	.combout(\u_data_drive|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux4~1 .lut_mask = 16'hEF06;
defparam \u_data_drive|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N16
cycloneive_lcell_comb \u_data_drive|Mux4~2 (
// Equation(s):
// \u_data_drive|Mux4~2_combout  = (\u_vga_dirve|addr_h [7] & ((\u_vga_dirve|addr_h [4]) # ((!\u_vga_dirve|addr_h [0]) # (!\u_vga_dirve|addr_h [5]))))

	.dataa(\u_vga_dirve|addr_h [7]),
	.datab(\u_vga_dirve|addr_h [4]),
	.datac(\u_vga_dirve|addr_h [5]),
	.datad(\u_vga_dirve|addr_h [0]),
	.cin(gnd),
	.combout(\u_data_drive|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux4~2 .lut_mask = 16'h8AAA;
defparam \u_data_drive|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N20
cycloneive_lcell_comb \u_data_drive|Mux4~3 (
// Equation(s):
// \u_data_drive|Mux4~3_combout  = (\u_vga_dirve|addr_h [6] & (((\u_vga_dirve|addr_h [7])) # (!\u_data_drive|Mux8~0_combout ))) # (!\u_vga_dirve|addr_h [6] & (((\u_data_drive|Mux4~2_combout ))))

	.dataa(\u_data_drive|Mux8~0_combout ),
	.datab(\u_data_drive|Mux4~2_combout ),
	.datac(\u_vga_dirve|addr_h [7]),
	.datad(\u_vga_dirve|addr_h [6]),
	.cin(gnd),
	.combout(\u_data_drive|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux4~3 .lut_mask = 16'hF5CC;
defparam \u_data_drive|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N28
cycloneive_lcell_comb \u_data_drive|Mux4~4 (
// Equation(s):
// \u_data_drive|Mux4~4_combout  = (\u_vga_dirve|addr_h [1] & (\u_vga_dirve|addr_h [6] & (\u_data_drive|Mux4~1_combout ))) # (!\u_vga_dirve|addr_h [1] & (((\u_data_drive|Mux4~3_combout ))))

	.dataa(\u_vga_dirve|addr_h [6]),
	.datab(\u_data_drive|Mux4~1_combout ),
	.datac(\u_data_drive|Mux4~3_combout ),
	.datad(\u_vga_dirve|addr_h [1]),
	.cin(gnd),
	.combout(\u_data_drive|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux4~4 .lut_mask = 16'h88F0;
defparam \u_data_drive|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N2
cycloneive_lcell_comb \u_data_drive|Mux4~7 (
// Equation(s):
// \u_data_drive|Mux4~7_combout  = (!\u_vga_dirve|addr_h [4] & (\u_data_drive|Mux7~1_combout  & (\u_vga_dirve|addr_h [0] & !\u_vga_dirve|addr_h [1])))

	.dataa(\u_vga_dirve|addr_h [4]),
	.datab(\u_data_drive|Mux7~1_combout ),
	.datac(\u_vga_dirve|addr_h [0]),
	.datad(\u_vga_dirve|addr_h [1]),
	.cin(gnd),
	.combout(\u_data_drive|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux4~7 .lut_mask = 16'h0040;
defparam \u_data_drive|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N22
cycloneive_lcell_comb \u_data_drive|Mux4~5 (
// Equation(s):
// \u_data_drive|Mux4~5_combout  = (\u_vga_dirve|addr_h [1] & ((\u_vga_dirve|addr_h [7]) # ((\u_vga_dirve|addr_h [4]) # (\u_vga_dirve|addr_h [0]))))

	.dataa(\u_vga_dirve|addr_h [7]),
	.datab(\u_vga_dirve|addr_h [4]),
	.datac(\u_vga_dirve|addr_h [0]),
	.datad(\u_vga_dirve|addr_h [1]),
	.cin(gnd),
	.combout(\u_data_drive|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux4~5 .lut_mask = 16'hFE00;
defparam \u_data_drive|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N8
cycloneive_lcell_comb \u_data_drive|Mux4~6 (
// Equation(s):
// \u_data_drive|Mux4~6_combout  = (\u_vga_dirve|addr_h [5] & (\u_data_drive|Mux4~5_combout  & \u_vga_dirve|addr_h [6]))

	.dataa(\u_vga_dirve|addr_h [5]),
	.datab(gnd),
	.datac(\u_data_drive|Mux4~5_combout ),
	.datad(\u_vga_dirve|addr_h [6]),
	.cin(gnd),
	.combout(\u_data_drive|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux4~6 .lut_mask = 16'hA000;
defparam \u_data_drive|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N4
cycloneive_lcell_comb \u_data_drive|Mux4~8 (
// Equation(s):
// \u_data_drive|Mux4~8_combout  = (\u_vga_dirve|addr_h [2] & (((\u_data_drive|Mux4~6_combout ) # (\u_vga_dirve|addr_h [3])))) # (!\u_vga_dirve|addr_h [2] & (\u_data_drive|Mux4~7_combout  & ((!\u_vga_dirve|addr_h [3]))))

	.dataa(\u_vga_dirve|addr_h [2]),
	.datab(\u_data_drive|Mux4~7_combout ),
	.datac(\u_data_drive|Mux4~6_combout ),
	.datad(\u_vga_dirve|addr_h [3]),
	.cin(gnd),
	.combout(\u_data_drive|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux4~8 .lut_mask = 16'hAAE4;
defparam \u_data_drive|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N30
cycloneive_lcell_comb \u_data_drive|Mux4~9 (
// Equation(s):
// \u_data_drive|Mux4~9_combout  = (\u_vga_dirve|addr_h [3] & ((\u_data_drive|Mux4~8_combout  & ((\u_data_drive|Mux10~6_combout ))) # (!\u_data_drive|Mux4~8_combout  & (\u_data_drive|Mux4~4_combout )))) # (!\u_vga_dirve|addr_h [3] & 
// (((\u_data_drive|Mux4~8_combout ))))

	.dataa(\u_vga_dirve|addr_h [3]),
	.datab(\u_data_drive|Mux4~4_combout ),
	.datac(\u_data_drive|Mux4~8_combout ),
	.datad(\u_data_drive|Mux10~6_combout ),
	.cin(gnd),
	.combout(\u_data_drive|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux4~9 .lut_mask = 16'hF858;
defparam \u_data_drive|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N14
cycloneive_lcell_comb \u_data_drive|Mux4~10 (
// Equation(s):
// \u_data_drive|Mux4~10_combout  = (\u_data_drive|Mux4~0_combout ) # ((\u_vga_dirve|addr_h [8] & \u_data_drive|Mux4~9_combout ))

	.dataa(\u_vga_dirve|addr_h [8]),
	.datab(\u_data_drive|Mux4~0_combout ),
	.datac(\u_data_drive|Mux4~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_data_drive|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux4~10 .lut_mask = 16'hECEC;
defparam \u_data_drive|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N2
cycloneive_lcell_comb \u_data_drive|Mux5~3 (
// Equation(s):
// \u_data_drive|Mux5~3_combout  = (\u_vga_dirve|addr_h [1] & ((\u_vga_dirve|addr_h [2] & (!\u_vga_dirve|addr_h [3] & \u_vga_dirve|addr_h [0])) # (!\u_vga_dirve|addr_h [2] & (\u_vga_dirve|addr_h [3] & !\u_vga_dirve|addr_h [0]))))

	.dataa(\u_vga_dirve|addr_h [1]),
	.datab(\u_vga_dirve|addr_h [2]),
	.datac(\u_vga_dirve|addr_h [3]),
	.datad(\u_vga_dirve|addr_h [0]),
	.cin(gnd),
	.combout(\u_data_drive|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux5~3 .lut_mask = 16'h0820;
defparam \u_data_drive|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N22
cycloneive_lcell_comb \u_data_drive|Mux5~13 (
// Equation(s):
// \u_data_drive|Mux5~13_combout  = (\u_vga_dirve|addr_h [5] & (\u_data_drive|Mux5~2_combout  & !\u_vga_dirve|addr_h [6]))

	.dataa(gnd),
	.datab(\u_vga_dirve|addr_h [5]),
	.datac(\u_data_drive|Mux5~2_combout ),
	.datad(\u_vga_dirve|addr_h [6]),
	.cin(gnd),
	.combout(\u_data_drive|Mux5~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux5~13 .lut_mask = 16'h00C0;
defparam \u_data_drive|Mux5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N0
cycloneive_lcell_comb \u_data_drive|Mux5~6 (
// Equation(s):
// \u_data_drive|Mux5~6_combout  = (\u_vga_dirve|addr_h [7] & ((\u_data_drive|Mux5~13_combout ) # ((\u_vga_dirve|addr_h [1])))) # (!\u_vga_dirve|addr_h [7] & (((\u_data_drive|Mux11~14_combout  & !\u_vga_dirve|addr_h [1]))))

	.dataa(\u_data_drive|Mux5~13_combout ),
	.datab(\u_vga_dirve|addr_h [7]),
	.datac(\u_data_drive|Mux11~14_combout ),
	.datad(\u_vga_dirve|addr_h [1]),
	.cin(gnd),
	.combout(\u_data_drive|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux5~6 .lut_mask = 16'hCCB8;
defparam \u_data_drive|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N20
cycloneive_lcell_comb \u_data_drive|Mux5~4 (
// Equation(s):
// \u_data_drive|Mux5~4_combout  = (\u_vga_dirve|addr_h [5] & (\u_vga_dirve|addr_h [2] $ (((\u_vga_dirve|addr_h [0]))))) # (!\u_vga_dirve|addr_h [5] & (((\u_vga_dirve|addr_h [4] & \u_vga_dirve|addr_h [0]))))

	.dataa(\u_vga_dirve|addr_h [2]),
	.datab(\u_vga_dirve|addr_h [5]),
	.datac(\u_vga_dirve|addr_h [4]),
	.datad(\u_vga_dirve|addr_h [0]),
	.cin(gnd),
	.combout(\u_data_drive|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux5~4 .lut_mask = 16'h7488;
defparam \u_data_drive|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N14
cycloneive_lcell_comb \u_data_drive|Mux5~5 (
// Equation(s):
// \u_data_drive|Mux5~5_combout  = (\u_data_drive|Mux5~4_combout  & (\u_vga_dirve|addr_h [6] & (\u_vga_dirve|addr_h [3] $ (\u_vga_dirve|addr_h [2]))))

	.dataa(\u_vga_dirve|addr_h [3]),
	.datab(\u_data_drive|Mux5~4_combout ),
	.datac(\u_vga_dirve|addr_h [2]),
	.datad(\u_vga_dirve|addr_h [6]),
	.cin(gnd),
	.combout(\u_data_drive|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux5~5 .lut_mask = 16'h4800;
defparam \u_data_drive|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N26
cycloneive_lcell_comb \u_data_drive|Mux5~9 (
// Equation(s):
// \u_data_drive|Mux5~9_combout  = (\u_vga_dirve|addr_h [3] & (!\u_vga_dirve|addr_h [2] & (\u_vga_dirve|addr_h [6] $ (!\u_vga_dirve|addr_h [0])))) # (!\u_vga_dirve|addr_h [3] & (\u_vga_dirve|addr_h [2] & (\u_vga_dirve|addr_h [6] $ (\u_vga_dirve|addr_h 
// [0]))))

	.dataa(\u_vga_dirve|addr_h [6]),
	.datab(\u_vga_dirve|addr_h [3]),
	.datac(\u_vga_dirve|addr_h [0]),
	.datad(\u_vga_dirve|addr_h [2]),
	.cin(gnd),
	.combout(\u_data_drive|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux5~9 .lut_mask = 16'h1284;
defparam \u_data_drive|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N14
cycloneive_lcell_comb \u_data_drive|Mux5~7 (
// Equation(s):
// \u_data_drive|Mux5~7_combout  = (\u_vga_dirve|addr_h [3] & (!\u_vga_dirve|addr_h [2] & (\u_vga_dirve|addr_h [6] $ (!\u_vga_dirve|addr_h [0])))) # (!\u_vga_dirve|addr_h [3] & (((\u_vga_dirve|addr_h [0] & \u_vga_dirve|addr_h [2]))))

	.dataa(\u_vga_dirve|addr_h [6]),
	.datab(\u_vga_dirve|addr_h [3]),
	.datac(\u_vga_dirve|addr_h [0]),
	.datad(\u_vga_dirve|addr_h [2]),
	.cin(gnd),
	.combout(\u_data_drive|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux5~7 .lut_mask = 16'h3084;
defparam \u_data_drive|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N8
cycloneive_lcell_comb \u_data_drive|Mux5~8 (
// Equation(s):
// \u_data_drive|Mux5~8_combout  = (\u_vga_dirve|addr_h [5] & (((\u_vga_dirve|addr_h [4])))) # (!\u_vga_dirve|addr_h [5] & ((\u_vga_dirve|addr_h [4] & (!\u_data_drive|Mux13~6_combout )) # (!\u_vga_dirve|addr_h [4] & ((\u_data_drive|Mux5~7_combout )))))

	.dataa(\u_vga_dirve|addr_h [5]),
	.datab(\u_data_drive|Mux13~6_combout ),
	.datac(\u_data_drive|Mux5~7_combout ),
	.datad(\u_vga_dirve|addr_h [4]),
	.cin(gnd),
	.combout(\u_data_drive|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux5~8 .lut_mask = 16'hBB50;
defparam \u_data_drive|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N12
cycloneive_lcell_comb \u_data_drive|Mux8~18 (
// Equation(s):
// \u_data_drive|Mux8~18_combout  = (\u_vga_dirve|addr_h [6] & ((\u_vga_dirve|addr_h [3] & (\u_vga_dirve|addr_h [0] & !\u_vga_dirve|addr_h [2])) # (!\u_vga_dirve|addr_h [3] & (!\u_vga_dirve|addr_h [0] & \u_vga_dirve|addr_h [2]))))

	.dataa(\u_vga_dirve|addr_h [6]),
	.datab(\u_vga_dirve|addr_h [3]),
	.datac(\u_vga_dirve|addr_h [0]),
	.datad(\u_vga_dirve|addr_h [2]),
	.cin(gnd),
	.combout(\u_data_drive|Mux8~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux8~18 .lut_mask = 16'h0280;
defparam \u_data_drive|Mux8~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N4
cycloneive_lcell_comb \u_data_drive|Mux5~10 (
// Equation(s):
// \u_data_drive|Mux5~10_combout  = (\u_data_drive|Mux5~8_combout  & ((\u_data_drive|Mux5~9_combout ) # ((!\u_vga_dirve|addr_h [5])))) # (!\u_data_drive|Mux5~8_combout  & (((\u_data_drive|Mux8~18_combout  & \u_vga_dirve|addr_h [5]))))

	.dataa(\u_data_drive|Mux5~9_combout ),
	.datab(\u_data_drive|Mux5~8_combout ),
	.datac(\u_data_drive|Mux8~18_combout ),
	.datad(\u_vga_dirve|addr_h [5]),
	.cin(gnd),
	.combout(\u_data_drive|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux5~10 .lut_mask = 16'hB8CC;
defparam \u_data_drive|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N18
cycloneive_lcell_comb \u_data_drive|Mux5~11 (
// Equation(s):
// \u_data_drive|Mux5~11_combout  = (\u_vga_dirve|addr_h [1] & ((\u_data_drive|Mux5~6_combout  & ((\u_data_drive|Mux5~10_combout ))) # (!\u_data_drive|Mux5~6_combout  & (\u_data_drive|Mux5~5_combout )))) # (!\u_vga_dirve|addr_h [1] & 
// (\u_data_drive|Mux5~6_combout ))

	.dataa(\u_vga_dirve|addr_h [1]),
	.datab(\u_data_drive|Mux5~6_combout ),
	.datac(\u_data_drive|Mux5~5_combout ),
	.datad(\u_data_drive|Mux5~10_combout ),
	.cin(gnd),
	.combout(\u_data_drive|Mux5~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux5~11 .lut_mask = 16'hEC64;
defparam \u_data_drive|Mux5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N12
cycloneive_lcell_comb \u_data_drive|Mux5~12 (
// Equation(s):
// \u_data_drive|Mux5~12_combout  = (\u_data_drive|Mux11~15_combout  & ((\u_data_drive|Mux5~3_combout ) # ((\u_vga_dirve|addr_h [8] & \u_data_drive|Mux5~11_combout )))) # (!\u_data_drive|Mux11~15_combout  & (((\u_vga_dirve|addr_h [8] & 
// \u_data_drive|Mux5~11_combout ))))

	.dataa(\u_data_drive|Mux11~15_combout ),
	.datab(\u_data_drive|Mux5~3_combout ),
	.datac(\u_vga_dirve|addr_h [8]),
	.datad(\u_data_drive|Mux5~11_combout ),
	.cin(gnd),
	.combout(\u_data_drive|Mux5~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux5~12 .lut_mask = 16'hF888;
defparam \u_data_drive|Mux5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N14
cycloneive_lcell_comb \u_data_drive|Mux18~7 (
// Equation(s):
// \u_data_drive|Mux18~7_combout  = (\u_vga_dirve|addr_v [0] & ((\u_data_drive|Mux4~10_combout ) # ((\u_vga_dirve|addr_v [1])))) # (!\u_vga_dirve|addr_v [0] & (((\u_data_drive|Mux5~12_combout  & !\u_vga_dirve|addr_v [1]))))

	.dataa(\u_data_drive|Mux4~10_combout ),
	.datab(\u_vga_dirve|addr_v [0]),
	.datac(\u_data_drive|Mux5~12_combout ),
	.datad(\u_vga_dirve|addr_v [1]),
	.cin(gnd),
	.combout(\u_data_drive|Mux18~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux18~7 .lut_mask = 16'hCCB8;
defparam \u_data_drive|Mux18~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N8
cycloneive_lcell_comb \u_data_drive|Mux18~8 (
// Equation(s):
// \u_data_drive|Mux18~8_combout  = (\u_data_drive|Mux18~7_combout  & (((\u_data_drive|Mux17~1_combout ) # (!\u_vga_dirve|addr_v [1])))) # (!\u_data_drive|Mux18~7_combout  & (\u_data_drive|Mux3~2_combout  & ((\u_vga_dirve|addr_v [1]))))

	.dataa(\u_data_drive|Mux3~2_combout ),
	.datab(\u_data_drive|Mux18~7_combout ),
	.datac(\u_data_drive|Mux17~1_combout ),
	.datad(\u_vga_dirve|addr_v [1]),
	.cin(gnd),
	.combout(\u_data_drive|Mux18~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux18~8 .lut_mask = 16'hE2CC;
defparam \u_data_drive|Mux18~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N2
cycloneive_lcell_comb \u_data_drive|Mux18~9 (
// Equation(s):
// \u_data_drive|Mux18~9_combout  = (\u_data_drive|Mux18~6_combout  & (((\u_data_drive|Mux18~8_combout ) # (!\u_vga_dirve|addr_v [2])))) # (!\u_data_drive|Mux18~6_combout  & (\u_data_drive|Mux18~1_combout  & ((\u_vga_dirve|addr_v [2]))))

	.dataa(\u_data_drive|Mux18~1_combout ),
	.datab(\u_data_drive|Mux18~6_combout ),
	.datac(\u_data_drive|Mux18~8_combout ),
	.datad(\u_vga_dirve|addr_v [2]),
	.cin(gnd),
	.combout(\u_data_drive|Mux18~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Mux18~9 .lut_mask = 16'hE2CC;
defparam \u_data_drive|Mux18~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N0
cycloneive_lcell_comb \u_vga_dirve|rgb~24 (
// Equation(s):
// \u_vga_dirve|rgb~24_combout  = (\u_vga_dirve|rgb~23_combout  & ((\u_data_drive|states_current.states_2~q  & ((\u_data_drive|Mux18~9_combout ))) # (!\u_data_drive|states_current.states_2~q  & (\u_vga_dirve|rgb~20_combout ))))

	.dataa(\u_data_drive|states_current.states_2~q ),
	.datab(\u_vga_dirve|rgb~20_combout ),
	.datac(\u_vga_dirve|rgb~23_combout ),
	.datad(\u_data_drive|Mux18~9_combout ),
	.cin(gnd),
	.combout(\u_vga_dirve|rgb~24_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|rgb~24 .lut_mask = 16'hE040;
defparam \u_vga_dirve|rgb~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N24
cycloneive_lcell_comb \u_vga_dirve|rgb[0]~25 (
// Equation(s):
// \u_vga_dirve|rgb[0]~25_combout  = (\u_vga_dirve|valid_area~combout ) # ((!\u_data_drive|flag_enable_out2~5_combout  & \u_data_drive|states_current.states_3~q ))

	.dataa(\u_data_drive|flag_enable_out2~5_combout ),
	.datab(\u_data_drive|states_current.states_3~q ),
	.datac(\u_vga_dirve|valid_area~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_vga_dirve|rgb[0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|rgb[0]~25 .lut_mask = 16'hF4F4;
defparam \u_vga_dirve|rgb[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N17
dffeas \u_vga_dirve|rgb[11] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|rgb[11]~0_combout ),
	.asdata(\u_vga_dirve|rgb~24_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u_vga_dirve|rgb[0]~25_combout ),
	.sload(!\u_data_drive|states_current.states_3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|rgb [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|rgb[11] .is_wysiwyg = "true";
defparam \u_vga_dirve|rgb[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u_data_drive|rom_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_drive|rom_address [12],\u_data_drive|rom_address [11],\u_data_drive|rom_address [10],\u_data_drive|rom_address [9],\u_data_drive|rom_address [8],\u_data_drive|rom_address [7],\u_data_drive|rom_address [6],\u_data_drive|rom_address [5],\u_data_drive|rom_address [4],
\u_data_drive|rom_address [3],\u_data_drive|rom_address [2],\u_data_drive|rom_address [1],\u_data_drive|rom_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../CrazyBird.hex";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ALTSYNCRAM";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 26435;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 24;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h3500F7F018043FFF507FFFFFFE20FFFFFCF05FFFFF00005FFFC0607FFFFFFF93E3E7FFC6C7FFDD3C03DFC0411DFFFFC1FFFFFFFC87FFFFD80FFFFFD00000FFFFC141FFFFFFFF5F625FFF803FFF40780F7E240877FFFF0FFFFFFFF9FFFFFD801FFFFD000BFFFFFF2E0FFFFFFFFC2A819FFE01FFF306D07DF0D871FFFFF07FFFFFFFE9FFFFF800FFFFF0003FFFFFFEC03FFFFFFFF5AE833FFC07FF980FC1F7824047FFFFC3FFFFFFFE03FFFFF641FFFFD3007FFFFFFF01FFFFFFFFE76C037FFC7FFD801F1FDC380187FFFF07FFFFFFF40FFFFFDF87FFFFED219FFFFFE03FFFFFFFFF828005BFFBFFB6800C3F61F0032FFFFC3FFFFFFFC07FFFFFFCAFFFFFFE317F;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'hFFFF00FFFFFFFFFF8006033FE7F9820023FD0A105CBFFFFEFFFFFFFE0FFFFFFFFFFFFFFFFF87FFFFF00FFFFFFFFFFE00080FBF9FBA50000FF43D23F9FFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFF8002008A29A3060003FD0061FFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFF800010B68DA068003FF01B07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFF01F942F7DE0C6001FFD7F03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFE07E02E04004F000FFF67E07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFF81400220A7044403FFDFF83FFFFFFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0C0001C1C004301FFF7FE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFF00001A01407001FFFDFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00014C06004C0FFFF7FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000C00C00F87FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4000800700305FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800440080003FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'hFFE801500C8002FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0030026000FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800004003FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000003FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEA00000EFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1C0033FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF049FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y42_N0
cycloneive_ram_block \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_drive|rom_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_drive|rom_address [12],\u_data_drive|rom_address [11],\u_data_drive|rom_address [10],\u_data_drive|rom_address [9],\u_data_drive|rom_address [8],\u_data_drive|rom_address [7],\u_data_drive|rom_address [6],\u_data_drive|rom_address [5],\u_data_drive|rom_address [4],
\u_data_drive|rom_address [3],\u_data_drive|rom_address [2],\u_data_drive|rom_address [1],\u_data_drive|rom_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file = "../CrazyBird.hex";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ALTSYNCRAM";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 12;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 26435;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 24;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = 2048'hC7FF7FC007FFFFFFF85803FFCFFFF87FF80A017FFC1FEFFFFFFFFA1FE00013FFF003FD0FFCE85C5FE3FE007FFFFFFFC1C02FFF1FFFC3FFF00A05FFF0BFFFFFFFFFE1FF27A002FFD00FF07FF801C1FF2FF0F0FFFFFFFF84C1BDFF3FFF0FF7B07837FFE2FFFFFFFFFFC3FBFF0A05FFF07E07FFEA1F97F8FFCB8FFFFFFFFE0007F00C7FFC681F8120DFFF8FCFFFFFFFFF3FFFFFC59FFFC0741FFFF8B8FFC3FF3C1FFFFFFFF86817F038BFE381FD07437FFF3A1FFFFFFFF8FFFF97E7FFFF81C1FFFFE0C7FE1FFFC17FFFFFFF82F0FFC4397D1C47FA0789FFF8707FFFDFFFA1FFFC0C8FFFFF0687FFFF943FE1FFFF81FFFFFFFE01C37FF872E9C3FFD01207FF2188FF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = 2048'hFE3FFC0FFFE0799FFFFE1C7FFFFE01FB8BFFFC03FFFFFFFC170DFFE0C30E8FFF61005FF0001F5FFC1FF07FFFC9C8FFFFFA00FFFFD00E287FFFF00FFFFFFFE0A027FFE380347FFC83C07E400BF8BF803FC1FFFF218FFFFFF80FFFFFC01071FFFFE97FFFFFFFC3E0BFE38301C3BDFA0D01FC01FFF0FE007E07FFFC4E63FFFFF03FFFFF006247FFFFC3BFFFFFFF0186FE0B060C1A0FEC0017F83CFF87F800F07FFFF10187FFFFE1FFFFFC01867FFFFF0A3FFFFFFC041BF00F0C70C03FB0101FDC707C3FE60341FFFFA8633FFFFF03FFFFF444E3FFFFF880E3FFFFE06827FF1C018F1FFC86607FFC00E07FFC8E17FFFE00BCFFFFF817FFFFE06F0FFFFF0107007FFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = 2048'hC250DFFC184078FFF40985FFF09553FFFDB07FFFFC08FBFFFFC01FFFFD04183FFFFB001C01FFFE00437FFC780383FFD81007FFC1EB3FFFFF03FFFFF300FFFFFF807FFFE00C71FFFFE003E03FFFF8000BFFF0700E3FFFA0009FFF9700FFFFFA07FFFF800FFFFFFE08FFFF06318FFFFE001F00FFFFF80037CEE1C471EF7D80037E1014F3FFFFF87FFFFF9C7FFFFFFEF4FFFF40447FFFF800380FFFFFE0003F01E07C0F01F8000DF00221BFFFFFE1FFFFF8E7FFFFFFFF91FFFD9403FFFFC00340FFFFFF80013D4183E87057900037800E1FFFFFFC0FFFFFF10FFFFFFFFD1FFFFC601FFFFE800807FFFFFC0000FD870FE1C37E0000500001FFFFFFF01FFFFFCE7FFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = 2048'hFFFCD0BFFFE0817FFFFC28205FFFFFF00001FF0F0E1E1FF0000140004C7FFFFFC03FFFFF17FFFFFFC305FFFE00C7FFFFF5E00DFFFFFFF00037FE0D3060FFD8001C0004E97FFFFA00BFFFFE174FFFFF01DFFFF8063FFFFFFD00BFFFFFFF80009FFE1A0B0FFF2100300C20DC7FFFE002FFFFFE5C2FFFFE16FFFFF829FFFFFFD80D9FFFFFFF0001FFFC783C7FFF0001DE01C0E1FFFA004FFFFFF0E17FFFE77C3FFFF84FF7FFFE003F1FFFFFF8008B7FF8E0E3FFEA00037F830383FFF007FFFFFFEB0FFFFFFFC1FFFFC63FCFFFF007E1FFFFFFF83078FFE1820FFE5C003DFD00088FFFFC0FFFFFFFFC7FFFFFE78DFFFFC1E407FFF00F87FFFFFFE0504FFFC3187FFE;
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N10
cycloneive_lcell_comb \u_vga_dirve|rgb[12]~1 (
// Equation(s):
// \u_vga_dirve|rgb[12]~1_combout  = (\u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ))) # 
// (!\u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ))

	.dataa(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datab(\u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(gnd),
	.datad(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.cin(gnd),
	.combout(\u_vga_dirve|rgb[12]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|rgb[12]~1 .lut_mask = 16'hEE22;
defparam \u_vga_dirve|rgb[12]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N20
cycloneive_lcell_comb \u_vga_dirve|rgb~27 (
// Equation(s):
// \u_vga_dirve|rgb~27_combout  = (!\u_vga_dirve|addr_v [5] & (\u_data_drive|flag_enable_out1~5_combout  & (\u_vga_dirve|addr_v [4] & \u_vga_dirve|addr_v [6])))

	.dataa(\u_vga_dirve|addr_v [5]),
	.datab(\u_data_drive|flag_enable_out1~5_combout ),
	.datac(\u_vga_dirve|addr_v [4]),
	.datad(\u_vga_dirve|addr_v [6]),
	.cin(gnd),
	.combout(\u_vga_dirve|rgb~27_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|rgb~27 .lut_mask = 16'h4000;
defparam \u_vga_dirve|rgb~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N2
cycloneive_lcell_comb \u_data_drive|Equal0~0 (
// Equation(s):
// \u_data_drive|Equal0~0_combout  = ((!\u_data_drive|LessThan14~0_combout ) # (!\u_data_drive|always2~0_combout )) # (!\u_data_drive|Mux11~15_combout )

	.dataa(\u_data_drive|Mux11~15_combout ),
	.datab(\u_data_drive|always2~0_combout ),
	.datac(\u_data_drive|LessThan14~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_data_drive|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|Equal0~0 .lut_mask = 16'h7F7F;
defparam \u_data_drive|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N2
cycloneive_lcell_comb \u_vga_dirve|rgb~26 (
// Equation(s):
// \u_vga_dirve|rgb~26_combout  = (!\u_data_drive|always2~2_combout  & ((!\u_data_drive|rgb_data~8_combout ) # (!\u_data_drive|always2~19_combout )))

	.dataa(\u_data_drive|always2~2_combout ),
	.datab(gnd),
	.datac(\u_data_drive|always2~19_combout ),
	.datad(\u_data_drive|rgb_data~8_combout ),
	.cin(gnd),
	.combout(\u_vga_dirve|rgb~26_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|rgb~26 .lut_mask = 16'h0555;
defparam \u_vga_dirve|rgb~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N12
cycloneive_lcell_comb \u_vga_dirve|rgb~44 (
// Equation(s):
// \u_vga_dirve|rgb~44_combout  = (\u_data_drive|Equal0~0_combout  & (((!\u_vga_dirve|rgb~26_combout ) # (!\u_data_drive|always2~4_combout )) # (!\u_data_drive|always2~7_combout )))

	.dataa(\u_data_drive|always2~7_combout ),
	.datab(\u_data_drive|always2~4_combout ),
	.datac(\u_data_drive|Equal0~0_combout ),
	.datad(\u_vga_dirve|rgb~26_combout ),
	.cin(gnd),
	.combout(\u_vga_dirve|rgb~44_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|rgb~44 .lut_mask = 16'h70F0;
defparam \u_vga_dirve|rgb~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N22
cycloneive_lcell_comb \u_vga_dirve|rgb~28 (
// Equation(s):
// \u_vga_dirve|rgb~28_combout  = (\u_data_drive|states_current.states_2~q  & (\u_vga_dirve|rgb~27_combout  & ((\u_data_drive|Mux18~9_combout )))) # (!\u_data_drive|states_current.states_2~q  & (((\u_vga_dirve|rgb~44_combout ))))

	.dataa(\u_data_drive|states_current.states_2~q ),
	.datab(\u_vga_dirve|rgb~27_combout ),
	.datac(\u_vga_dirve|rgb~44_combout ),
	.datad(\u_data_drive|Mux18~9_combout ),
	.cin(gnd),
	.combout(\u_vga_dirve|rgb~28_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|rgb~28 .lut_mask = 16'hD850;
defparam \u_vga_dirve|rgb~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N11
dffeas \u_vga_dirve|rgb[12] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|rgb[12]~1_combout ),
	.asdata(\u_vga_dirve|rgb~28_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u_vga_dirve|rgb[0]~25_combout ),
	.sload(!\u_data_drive|states_current.states_3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|rgb [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|rgb[12] .is_wysiwyg = "true";
defparam \u_vga_dirve|rgb[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y46_N0
cycloneive_ram_block \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_drive|rom_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_drive|rom_address [12],\u_data_drive|rom_address [11],\u_data_drive|rom_address [10],\u_data_drive|rom_address [9],\u_data_drive|rom_address [8],\u_data_drive|rom_address [7],\u_data_drive|rom_address [6],\u_data_drive|rom_address [5],\u_data_drive|rom_address [4],
\u_data_drive|rom_address [3],\u_data_drive|rom_address [2],\u_data_drive|rom_address [1],\u_data_drive|rom_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file = "../CrazyBird.hex";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ALTSYNCRAM";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 26435;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 24;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = 2048'h0FFC7FE007FFFFFFF81419FFC3FFFE3FF30C017FFC2FFFFFFFFFFC3FF00006FFF00FFC0FFF165C1FD3FF003FFFFFFFC1181FFF87FFF1FFF80C05FFF8FFFFFFFFFFE17F104000FFE81FF0FFF007E3FE1FF860FFFFFFFF0180BCCE0FFE8E67A05817FFE3FFFFFFFFFFCFFF7FC401FFF03F83FFF42E0FF17FE187FFFFFFFE0208F02C1FF0601E6030DFFF4FAFFFFFFFFF7FFFEFFC87FFE07C3FFFFC34FF83FFF83FFFFFFFE05C3FE0383F8380FF86C07FFE3C2FFFFFFFF0FFFFB7F7FFFF81E0FFFFE0A7FC1FFFF07FFFFFFFC0405FF4307C1C5FF00805FFF8503FFFEFFFC1FFFC0FC7FFFF0207FFFF173FF0FFFF01FFFFFFFE00027FF860E0C3FFC05607FE2201FF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = 2048'hFF1FFC0FFFE0633FFFFE0C1FFFFC61DF0FFFFC03FFFFFFF82007FFE0E3060FFFC0D81FF4001FDFF81FE07FFF85C6FFFFFC01FFFFE00F9E1FFFF83FFFFFFFE04817FFE3C0707FFD01007E0003F87FE07F82FFFE1389FFFFF807FFFF803031FFFFF87FFFFFFFC3805FAF8783C3D9F40E01FC013FE1FC00FE07FFF80063FFFFF01FFFFE8043C7FFFFC34FFFFFFF01017C0B0F1E1A07D03417E833FE07F803E03FFFE0018FFFFF81FFFFFE011E7FFFFF887FFFFFFC0405F70E1820E1DF40D81FE2C3740FE80301FFFF88003FFFFE03FFFFF87DF0FFFFF801F01FFFE04017FC1C100607FD00207FFD00A47FFE0607FFFF830B7FFFF81FFFFFE36F4FFFFFF30F003FFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = 2048'h82A07FFE384430FFFC0301FFF84307FFFF203FFFFA023FFFFFE01FFFFC841C3FFFFF807C04FFFE00027FFC3001C3FFC81407FFD9F18FFFFD01FFFFEB00FFFFFF863FFFD00AF3FFFFC000E00FFFFC0001FFF0E01C1FFF00005FFE9F407FFFFE0FFFFFE607FFFFFF077FFF00218FFFFF800F02FFFFE0001FE3E08E30F9FF00007E0C1833FFFFF07FFFFF18FFFFFFFE7FFFFD288CBFFFFC007807FFFFE000CF83C2108783E6000DF006E10FFFFFC1FFFFF8F1FFFFFFFF83FFF9E805FFFFE00380FFFFFF00003E03C0E0380F800017001A3EFFFFFF0FFFFFE11FFFFFFFFC1FFFFF501FFFFE000E07FFFFFC0003FF478FE3C5FF8000580001DFFFFFF83FFFFF887FFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = 2048'hFFFEE03FFFC100FFFFFA0040BFFFFFF00019FF0F0E1E1FF3000140003D7FFFFF00FFFFFF23FFFFFFC301FFFF00CBFFFFFD6007FFFFFFE00037FE1C2070FFD8000D0001E37FFFFC007FFFFE3FC7FFFF000FFFF8065FFFFFFE005FFFFFFF8000CFFC380387FE600030003B80FFFFE003FFFFFA1A1FFFFC0BFFFFFE12FFFFFFD00FEFFFFFFE0001FFF834583FFF0800D1F8E431FFFC0037FFFFE0E0FFFFFF3D3FFFF057F7FFFE007F1FFFFFFC000EFFF060C1FFC820077FC00383FFE007FFFFFFD707FFFFFFD0FFFFFCFF85FFFC07E0FFFFFFF02821FFF0C61FFF53001DFF00091FFFC01FFFFFFFEC3FFFFFEE03FFFFC3D007FFF01F1FFFFFFFE0378BFFE110FFFA;
// synopsys translate_on

// Location: M9K_X78_Y42_N0
cycloneive_ram_block \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u_data_drive|rom_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_drive|rom_address [12],\u_data_drive|rom_address [11],\u_data_drive|rom_address [10],\u_data_drive|rom_address [9],\u_data_drive|rom_address [8],\u_data_drive|rom_address [7],\u_data_drive|rom_address [6],\u_data_drive|rom_address [5],\u_data_drive|rom_address [4],
\u_data_drive|rom_address [3],\u_data_drive|rom_address [2],\u_data_drive|rom_address [1],\u_data_drive|rom_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "../CrazyBird.hex";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ALTSYNCRAM";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 26435;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 24;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h6900F7F8080E7FFF40FFFFFFFF00FFFFFEB15FFFFF02807FFFC0787FFFFFFFC93D27FFC447FFDB1207DF80621DFFFF81FFFFFFFC1FFFFFD803FFFF8000E1FFFF8743FFFFFFFE04A06FFF803FFEC0EC1F7C23843BFFFC0FFFFFFFFBFFFFFE001FFFFE0009FFFFFF3817FFFFFFFE9180DFFE01FFF607D0FDF00C19FFFFF83FFFFFFFE5FFFFF0017FFFF8001FFFFFFE80BFFFFFFFFACD015FFC07FF500BC3F70E61E3FFFFC0FFFFFFFF03FFFFD501FFFFF000BFFFFFFE05FFFFFFFFE98E033FFC7FF980001FD83E018FFFFF0FFFFFFFF00FFFFFFE0FFFFFF4003FFFFFF02FFFFFFFFF848008BFF1FFA080063F61700F3FFFFE3FFFFFFFC07FFFFFFDDFFFFFF8207F;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'hFFFE01FFFFFFFFFF8002063FCFF8C00003FD03C01EFFFFFDFFFFFFFF07FFFFFFFFFFFFFFFF9FFFFFF007FFFFFFFFFF00081A9F3F2F90001FF01831FDFFFFFFFFFFFFF85FFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFF800200E4934F660003FD0180FFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFF00023193793368001FF40787FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFF00AD83101011A001FFD8F80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFC01800E00007A8007FF67E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFF80C004B083074803FFDFF05FFFFFFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFF02000041D009E01FFF7FE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000003801A00FFFDFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000600170FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003A00C00683FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4000400200385FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800040180003FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'hFFE800C0018002FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800001A003FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE800002002FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000401FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000001FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF880063FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEA42FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N28
cycloneive_lcell_comb \u_vga_dirve|rgb[13]~2 (
// Equation(s):
// \u_vga_dirve|rgb[13]~2_combout  = (\u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout )) # 
// (!\u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout )))

	.dataa(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datab(\u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(gnd),
	.datad(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.cin(gnd),
	.combout(\u_vga_dirve|rgb[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|rgb[13]~2 .lut_mask = 16'hBB88;
defparam \u_vga_dirve|rgb[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N29
dffeas \u_vga_dirve|rgb[13] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|rgb[13]~2_combout ),
	.asdata(\u_vga_dirve|rgb~28_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u_vga_dirve|rgb[0]~25_combout ),
	.sload(!\u_data_drive|states_current.states_3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|rgb [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|rgb[13] .is_wysiwyg = "true";
defparam \u_vga_dirve|rgb[13] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_drive|rom_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_drive|rom_address [12],\u_data_drive|rom_address [11],\u_data_drive|rom_address [10],\u_data_drive|rom_address [9],\u_data_drive|rom_address [8],\u_data_drive|rom_address [7],\u_data_drive|rom_address [6],\u_data_drive|rom_address [5],\u_data_drive|rom_address [4],
\u_data_drive|rom_address [3],\u_data_drive|rom_address [2],\u_data_drive|rom_address [1],\u_data_drive|rom_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file = "../CrazyBird.hex";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ALTSYNCRAM";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 14;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 26435;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 24;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = 2048'h87FDFFE007FFFFFFF0040BFFC7FFFC7FFA0C037FFE1FFFFFFFFFF80FE0000DFFF007FC0FFC00383FC1FE081FFFFFFFC0300FFF8FFFE3FFE00405FFF07FFFFFFFFFE0FE0F8003FFD01FF0FFF801C0FE0FFC00FFFFFFFF83413F2F1FFF1E9F904437FFC1FFFFFFFFFFCFFFFF9003FFF01F83FFFC1F1FF0FFC70FFFFFFFFC0105F01E3FF8F01F41105FFF8FDFFFFFFFFF7FFFFFF87FFFE0F81FFFF078FF87FF981FFFFFFFF01027E01C7FC700FC81817FFF3E3FFFFFFFFCFFFFA3E3FFFF80E0FFFFF1C7FE1FFFE0FFFFFFFF80307FF878FE383FF80401FFF8607FFFFFFF81FFF81CC7FFFF070FFFFF0C3FF1FFFF02FFFFFFFE00817FF0F1F1E1FFD82C07FFD105FF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = 2048'hFFAFFC0FFFE031BFFFFF083FFFF851E707FFFC07FFFFFFFC0009FFF1E18F1FFF20E05FE000BFBFFC1FE03FFF8C87FFFFFC00FFFFE0071C3FFFFC0FFFFFFFF0F02FFFC1C078FFFE83217F800FFE3FE07F01FFFE0119FFFFF00FFFFF801070FFFFF0FFFFFFFF8040BF5BC38387A7FA0085FC00BFC0FF007C0FFFF80207FFFFF03FFFFF806187FFFFE7FFFFFFFE0002FC07871C3C07E82007F018FF07F001E03FFFE20087FFFFC1FFFFFC039E7FFFFF087FFFFFF8060BF0070C61C01FA0805FEFC1781FF30383FFFFCC661FFFFE07FFFFF06761FFFFFC40EFFFFFF0B82FFF0E310E1FFE82017FFE00CC7FFE0C0FFFFF011EFFFFF00FFFFFF39F87FFFFF10F003FFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = 2048'hC0E09FFE1C4470FFF20405FFF83E37FFFF103FFFFC007FFFFFE03FFFFE883E3FFFF8003C01FFFE00817FFC380383FFD01007FFE3F89FFFFE03FFFFF001FFFFFF003FFFF00463FFFFC001E03FFFF80003FFF0701C1FFF80001FFF3F8C7FFFFC07FFFFCC17FFFFFF1DFFFF00799FFFFF000700FFFFF00027EEE0C070EFFC80017FE83827FFFFF83FFFFE30FFFFFFFF7DFFFE59847FFFFC00381FFFFFC0005F80C0380603F40005E803879FFFFF80FFFFF863FFFFFFFFC3FFFFC403FFFFC003C0FFFFFF8001BC0181F03007B0003700085E7FFFFE0FFFFFE38FFFFFFFFA0FFFFC600FFFFF00180BFFFFFC0000FFC307C187FE00005C0007FFFFFFF81FFFFF847FFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = 2048'hFFF9E07FFFD0007FFFFC10203FFFFFF8000BFF061F0C1FFA000360001EFFFFFFC03FFFFF03FFFFFFE303FFFF0087FFFFFFC007FFFFFFE0001FFE0E18E0FFF0000C0001F3FFFFFC00FFFFFE0FBBFFFE003FFFFC073FFFFFFF007FFFFFFFC0005FFC1C0707FF400070001B08FFFF8001FFFFF8380FFFF80FFFFFF609FFFFFFF007C7FFFFFE0000BFF838383FFA0800D0B06030FFFE008FFFFFE0E07FFFF07E7FFFF1CFFBFFFE00BC1FFFFFFC00067FF071C1FFCC20077F870383FFE007FFFFFFC603FFFFFFF0FFFFD47F4BFFF803E3FFFFFFF80135FFE0C60FFF30803DFE00051FFF801FFFFFFFF81FFFFFFE07FFFFF1E40FFFE01E8FFFFFFFC0623BFFC1107FFB;
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u_data_drive|rom_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_drive|rom_address [12],\u_data_drive|rom_address [11],\u_data_drive|rom_address [10],\u_data_drive|rom_address [9],\u_data_drive|rom_address [8],\u_data_drive|rom_address [7],\u_data_drive|rom_address [6],\u_data_drive|rom_address [5],\u_data_drive|rom_address [4],
\u_data_drive|rom_address [3],\u_data_drive|rom_address [2],\u_data_drive|rom_address [1],\u_data_drive|rom_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../CrazyBird.hex";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ALTSYNCRAM";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 26435;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 24;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h390077F808047FFFA0FFFFFFFF03FFFFFE183FFFFA0B001FFFF0383FFFFFFF93A4BFFF8443FFE8A403DF80410DFFFF83FFFFFFFE1FFFFFF00FFFFFE0005FFFFF8183FFFFFFFE75D0DFFF001FFF60E80F7C030477FFFE1FFFFFFFF1FFFFFF003FFFFC0007FFFFFE380FFFFFFFFC5B01BFFF00FFFB03907DF09C30FFFFF03FFFFFFFE5FFFFF000FFFFF8001FFFFFFDE07FFFFFFFF3F103BFFE0FFFB807C1F70700E1FFFFC1FFFFFFFE03FFFFE183FFFFE0007FFFFFFE03FFFFFFFFFE00073FF83FF9C0090FD83C010FFFFF0FFFFFFFF80FFFFFFE0FFFFFCE00BFFFFFC01FFFFFFFFFC180067FF1FFCC80047F40F8071FFFFC1FFFFFFFE07FFFFFFF3FFFFFFE80FF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'hFFFE01FFFFFFFFFF800006FFC7FEC40013FD870C1E7FFFFDFFFFFFFE03FFFFFFFFFFFFFFFFDBFFFFF007FFFFFFFFFE0018063FBF8C10000FF02890FBFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFC00301527D94260007FC00F07FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFF0000D0E404E1A8001FF41607FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFF001C004FE419E001FFD9701FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFE03E00E000019800FFF7FC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFC180016020066C07FFDFF03FFFFFFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFF860001C2D005003FFF7FE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000003403801FFFDFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000E007000C0FFFF7FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80006000C00603FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000400100203FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8002C01E0003FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'hFFF00070028001FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0070010000FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE010002000FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE80000002FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4000005FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD00017FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3B9FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N6
cycloneive_lcell_comb \u_vga_dirve|rgb[14]~3 (
// Equation(s):
// \u_vga_dirve|rgb[14]~3_combout  = (\u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout )) # 
// (!\u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout )))

	.dataa(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datab(\u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(gnd),
	.datad(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.cin(gnd),
	.combout(\u_vga_dirve|rgb[14]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|rgb[14]~3 .lut_mask = 16'hBB88;
defparam \u_vga_dirve|rgb[14]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N7
dffeas \u_vga_dirve|rgb[14] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|rgb[14]~3_combout ),
	.asdata(\u_vga_dirve|rgb~24_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u_vga_dirve|rgb[0]~25_combout ),
	.sload(!\u_data_drive|states_current.states_3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|rgb [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|rgb[14] .is_wysiwyg = "true";
defparam \u_vga_dirve|rgb[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N0
cycloneive_lcell_comb \u_data_drive|rgb_data~9 (
// Equation(s):
// \u_data_drive|rgb_data~9_combout  = (\u_vga_dirve|addr_v [4] & !\u_vga_dirve|addr_v [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_vga_dirve|addr_v [4]),
	.datad(\u_vga_dirve|addr_v [5]),
	.cin(gnd),
	.combout(\u_data_drive|rgb_data~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|rgb_data~9 .lut_mask = 16'h00F0;
defparam \u_data_drive|rgb_data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N26
cycloneive_lcell_comb \u_data_drive|rgb_data~10 (
// Equation(s):
// \u_data_drive|rgb_data~10_combout  = (\u_vga_dirve|addr_v [6] & (\u_data_drive|rgb_data~9_combout  & (\u_data_drive|flag_enable_out1~5_combout  & \u_data_drive|Mux18~9_combout )))

	.dataa(\u_vga_dirve|addr_v [6]),
	.datab(\u_data_drive|rgb_data~9_combout ),
	.datac(\u_data_drive|flag_enable_out1~5_combout ),
	.datad(\u_data_drive|Mux18~9_combout ),
	.cin(gnd),
	.combout(\u_data_drive|rgb_data~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|rgb_data~10 .lut_mask = 16'h8000;
defparam \u_data_drive|rgb_data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N20
cycloneive_lcell_comb \u_vga_dirve|rgb~29 (
// Equation(s):
// \u_vga_dirve|rgb~29_combout  = (!\u_data_drive|always2~2_combout  & (\u_data_drive|Equal0~0_combout  & (\u_data_drive|always2~12_combout  & \u_data_drive|rgb_data~6_combout )))

	.dataa(\u_data_drive|always2~2_combout ),
	.datab(\u_data_drive|Equal0~0_combout ),
	.datac(\u_data_drive|always2~12_combout ),
	.datad(\u_data_drive|rgb_data~6_combout ),
	.cin(gnd),
	.combout(\u_vga_dirve|rgb~29_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|rgb~29 .lut_mask = 16'h4000;
defparam \u_vga_dirve|rgb~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N6
cycloneive_lcell_comb \u_vga_dirve|rgb[15]~30 (
// Equation(s):
// \u_vga_dirve|rgb[15]~30_combout  = (\u_data_drive|always2~14_combout  & (\u_data_drive|always2~9_combout  & \u_vga_dirve|rgb~29_combout ))

	.dataa(\u_data_drive|always2~14_combout ),
	.datab(gnd),
	.datac(\u_data_drive|always2~9_combout ),
	.datad(\u_vga_dirve|rgb~29_combout ),
	.cin(gnd),
	.combout(\u_vga_dirve|rgb[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|rgb[15]~30 .lut_mask = 16'hA000;
defparam \u_vga_dirve|rgb[15]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N20
cycloneive_lcell_comb \u_vga_dirve|rgb~31 (
// Equation(s):
// \u_vga_dirve|rgb~31_combout  = (\u_data_drive|Equal0~0_combout  & (((\u_data_drive|always2~2_combout ) # (!\u_data_drive|always2~7_combout )) # (!\u_data_drive|always2~4_combout )))

	.dataa(\u_data_drive|always2~4_combout ),
	.datab(\u_data_drive|always2~7_combout ),
	.datac(\u_data_drive|always2~2_combout ),
	.datad(\u_data_drive|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u_vga_dirve|rgb~31_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|rgb~31 .lut_mask = 16'hF700;
defparam \u_vga_dirve|rgb~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N8
cycloneive_lcell_comb \u_vga_dirve|rgb~32 (
// Equation(s):
// \u_vga_dirve|rgb~32_combout  = (\u_vga_dirve|rgb[15]~30_combout  & (((\u_data_drive|rgb_data~8_combout ) # (!\u_data_drive|always2~19_combout )))) # (!\u_vga_dirve|rgb[15]~30_combout  & (\u_vga_dirve|rgb~31_combout ))

	.dataa(\u_vga_dirve|rgb[15]~30_combout ),
	.datab(\u_vga_dirve|rgb~31_combout ),
	.datac(\u_data_drive|always2~19_combout ),
	.datad(\u_data_drive|rgb_data~8_combout ),
	.cin(gnd),
	.combout(\u_vga_dirve|rgb~32_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|rgb~32 .lut_mask = 16'hEE4E;
defparam \u_vga_dirve|rgb~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N8
cycloneive_lcell_comb \u_vga_dirve|rgb[15]~4 (
// Equation(s):
// \u_vga_dirve|rgb[15]~4_combout  = (\u_data_drive|states_current.states_2~q  & (\u_data_drive|rgb_data~10_combout )) # (!\u_data_drive|states_current.states_2~q  & ((\u_vga_dirve|rgb~32_combout )))

	.dataa(\u_data_drive|rgb_data~10_combout ),
	.datab(\u_vga_dirve|rgb~32_combout ),
	.datac(gnd),
	.datad(\u_data_drive|states_current.states_2~q ),
	.cin(gnd),
	.combout(\u_vga_dirve|rgb[15]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|rgb[15]~4 .lut_mask = 16'hAACC;
defparam \u_vga_dirve|rgb[15]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N10
cycloneive_lcell_comb \u_data_drive|flag_enable_out2~6 (
// Equation(s):
// \u_data_drive|flag_enable_out2~6_combout  = (!\u_data_drive|states_current.states_3~q ) # (!\u_data_drive|flag_enable_out2~5_combout )

	.dataa(\u_data_drive|flag_enable_out2~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_data_drive|states_current.states_3~q ),
	.cin(gnd),
	.combout(\u_data_drive|flag_enable_out2~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|flag_enable_out2~6 .lut_mask = 16'h55FF;
defparam \u_data_drive|flag_enable_out2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_drive|rom_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_drive|rom_address [12],\u_data_drive|rom_address [11],\u_data_drive|rom_address [10],\u_data_drive|rom_address [9],\u_data_drive|rom_address [8],\u_data_drive|rom_address [7],\u_data_drive|rom_address [6],\u_data_drive|rom_address [5],\u_data_drive|rom_address [4],
\u_data_drive|rom_address [3],\u_data_drive|rom_address [2],\u_data_drive|rom_address [1],\u_data_drive|rom_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file = "../CrazyBird.hex";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ALTSYNCRAM";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 15;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 26435;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 24;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = 2048'h0FFEFFC00FFFFFFFF8280BFF87FFFC3FFA00037FFE1FFFFFFFFFFC1FC00003FFE007FE1FFE0C383FE3FF003FFFFFFFE0606FFF0FFFE1FFEC0E0DFFF87FFFFFFFFFE0FF000001FFE00FE07FF003E1FF1FF861FFFFFFFF03017E1E1FFF0F0FD02017FFE1FFFFFFFFFFC7FCFFE003FFE03F07FFF81F0FF8FFE307FFFFFFFC0005F01C3FF8701F40005FFF87FFFFFFFFFFBFFFFFF80FFFC0783FFFF8787FC7FFFC3FFFFFFFF06017C0387FC3807D03817FFE1C1FFFFFFFF8FFFF1FE3FFFFC1C1FFFFE1C3FC3FFFE0FFFFFFFFC1E09FF870FE1C3FF60005FFFCE03FFFFFFFC1FFFC0F8FFFFF8307FFFF8E1FE0FFFF81FFFFFFFF0002FFF0E1F0E1FFE83C17FFE003FF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = 2048'hFF1FFE07FFF0331FFFFE003FFFFC20FF87FFFE03FFFFFFF8020BFFE1C3870FFFA0001FF8007FFFF83FF03FFFC0C7FFFFFC01FFFFE0060C3FFFF81FFFFFFFE0782FFFC384387FFE80C07F0007FC7FC03F81FFFF331FFFFFF807FFFF803821FFFFF0FFFFFFFF8020BF878701C3C3FA0F01F8007FE0FE00FC0FFFFCC463FFFFE03FFFFF00C18FFFFFC39FFFFFFE0082FC070E0E1C07E80007F00DFF03F801F07FFFF3010FFFFFC0FFFFFE010C3FFFFF1C3FFFFFF8020BF80E1C70E03FA0001FF1E0F81FFC0781FFFFC0061FFFFF07FFFFF80EF1FFFFFC61F00FFFE0702FFE1C31870FFE80007FFE01C0FFFF0C0FFFFF019C7FFFF80FFFFFE1FF8FFFFFE007803FFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = 2048'h8100BFFC3800387FFA0F01FFF00623FFFE007FFFFC047FFFFFC01FFFFF003C7FFFFC003803FFFF0002FFF87001C7FFE80817FFE7F11FFFFE01FFFFF001FFFFFF807FFFE00061FFFFE001C01FFFFC000DFFF8E00E3FFF60005FFFCF8CFFFFFC0FFFFFCC0FFFFFFE18FFFF80310FFFFF000E01FFFFF00017F1F18421F0FD00017FF03C63FFFFF03FFFFF387FFFFFFCF8FFFE30007FFFF800700FFFFFC0005F01E0380F01F40005F001C39FFFFFC1FFFFFCE3FFFFFFFFE3FFFFC803FFFFE001807FFFFF00017E03C1F0780FD0001780043FFFFFFE07FFFFF39FFFFFFFFC0FFFFE201FFFFF000C07FFFFFE0006FF8787C3C3FEC000D80003FFFFFFF03FFFFFCCFFFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = 2048'hFFFFC07FFFE000FFFFFC00007FFFFFF8000BFF8F0E1E3FFA000340003E7FFFFF807FFFFF07FFFFFFC003FFFE0007FFFFF8C003FFFFFFE00027FF1E10F1FFC8000D0000F13FFFF8007FFFFE1FC7FFFF001FFFF8023FFFFFFE003FFFFFFF80005FFE3C078FFF40003400118C7FFFC001FFFFFC3C1FFFFC07FFFFF811FFFFFFE003FFFFFFFF00013FFC783C7FF90401D870C061FFFC007FFFFFF1C0FFFFF8FFFFFFF88FFFFFFF007E3FFFFFFC0002FFF8F1E3FFEC30077FC201C7FFF003FFFFFFE707FFFFFFE0FFFFEE7F87FFF803F1FFFFFFF0137DFFF1C71FFF78C01DFE00030FFFC01FFFFFFFD83FFFFFFF03FFFFE3F807FFF00F0FFFFFFFE06753FFE318FFF9;
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u_data_drive|rom_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_drive|rom_address [12],\u_data_drive|rom_address [11],\u_data_drive|rom_address [10],\u_data_drive|rom_address [9],\u_data_drive|rom_address [8],\u_data_drive|rom_address [7],\u_data_drive|rom_address [6],\u_data_drive|rom_address [5],\u_data_drive|rom_address [4],
\u_data_drive|rom_address [3],\u_data_drive|rom_address [2],\u_data_drive|rom_address [1],\u_data_drive|rom_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "../CrazyBird.hex";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ALTSYNCRAM";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 26435;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 24;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'hF600F7F010063FFFF07FFFFFFF21FFFFFF00FFFFFC04003FFFE0707FFFFFFF8CD827FFC007FFC87803DFC0E018FFFFC3FFFFFFFC0FFFFFE007FFFFC0003FFFFFC381FFFFFFFF2F084FFF803FFE40E01F7E030C3FFFFE0FFFFFFFF97FFFFE003FFFFE0007FFFFFF1C0FFFFFFFFC2C009FFF01FFF203A07DE18830FFFFF87FFFFFFFC1FFFFF800FFFFF0003FFFFFFFC07FFFFFFFFBF3813FFE0FFF900A03F78620C3FFFFE1FFFFFFFF03FFFFE383FFFFE0007FFFFFFC03FFFFFFFFE0E0027FFC7FFC80030FDC1C0387FFFF87FFFFFFF81FFFFFFF07FFFFFE007FFFFFE01FFFFFFFFFC200067FF1FFCC000C7F60F0061FFFFE3FFFFFFFC0FFFFFFFE1FFFFFFDC0FF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'hFFFF00FFFFFFFFFF00000C7FC7FC620001FD07803C7FFFF8FFFFFFFF07FFFFFFFFFFFFFFFFE7FFFFF80FFFFFFFFFFE000C0C7FFFC648000FF41061FFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFC00100E1FE0E100007FC0060FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFF8005E07803C010003FF00F03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFE001E003FF80E0000FFD0F81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFC03C01C00001C0007FF7FC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFF80F000C04203C003FFDFF03FFFFFFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFF04000C81980F201FFF7FC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00003C01C00D00FFFDFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000F802007E07FFF7FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001801800707FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001800080103FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000200040001FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'hFFF000A0040001FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF006000C001FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000F001FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000001FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000003FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N28
cycloneive_lcell_comb \u_vga_dirve|rgb~33 (
// Equation(s):
// \u_vga_dirve|rgb~33_combout  = (!\u_data_drive|flag_enable_out2~6_combout  & ((\u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout )) # 
// (!\u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout )))))

	.dataa(\u_data_drive|flag_enable_out2~6_combout ),
	.datab(\u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datad(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.cin(gnd),
	.combout(\u_vga_dirve|rgb~33_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|rgb~33 .lut_mask = 16'h5140;
defparam \u_vga_dirve|rgb~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N9
dffeas \u_vga_dirve|rgb[15] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|rgb[15]~4_combout ),
	.asdata(\u_vga_dirve|rgb~33_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u_vga_dirve|valid_area~combout ),
	.sload(\u_data_drive|states_current.states_3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|rgb [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|rgb[15] .is_wysiwyg = "true";
defparam \u_vga_dirve|rgb[15] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_drive|rom_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_drive|rom_address [12],\u_data_drive|rom_address [11],\u_data_drive|rom_address [10],\u_data_drive|rom_address [9],\u_data_drive|rom_address [8],\u_data_drive|rom_address [7],\u_data_drive|rom_address [6],\u_data_drive|rom_address [5],\u_data_drive|rom_address [4],
\u_data_drive|rom_address [3],\u_data_drive|rom_address [2],\u_data_drive|rom_address [1],\u_data_drive|rom_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file = "../CrazyBird.hex";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ALTSYNCRAM";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 26435;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 24;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = 2048'h7FFD7FF79FFFFFFFFF7A7DFF97FFFAFFF9DEBF7FFE9FFFFFFFFFF9DFBD53FAFFECF7FEEFFFEBD79FA7FE77BFFFFFFFECB2AFFF5FFFD5FFEB9205FFF77FFFFFFFFFF7FEF443F3FFADEFCCBFEF3EF5FFCFF8BFFFFFFFFFDD42BE2EEFFEBEDFAC9797FFFBFFFFFFFFFFFBFFFF00D9FFC3BE7FFFF95FEFFCFFD3FFFFFFFFFB331BE4CD5FF17FCE1BA5DFFF2757FFFFFFFEFFFFE7EFC7FFEBB5FFFFF7FC7FABFFFEBFFFFFFFEAFB3FD316FFA9187FF88B7FFD5AFFFFFFFFF3FFFF57FBFFFFB6FFFFFFEBAFFBDFFFF87FFFFFFFFA473FEF34FF4977F1943DFFFF467FFFC7FFCFFFF8DCCFFFFF67A7FFFFE87FEAFFFF70FFFFFFFE7458FFF77BE2DFFFE39957FF08E3FF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = 2048'hFE4FF9DFFFE7BB5FFFFF7BDFFFFD9DDBF7FFFD53FFFFFFFBBE55FFE6F5DF6FFFC5229FF57E9F1FFF5FF7BFFFA6F6FFFFF8D5FFFFD7DA689FFFFADFFFFFFFFE5817FFBBB3BBBFFD06177E2B73FFFFDD9F0CFFFEDDBAFFFFFFB7FFFFEBF72CFFFFEBFFFFFFFFFDB19FF3B7C7FDBBF36831FEDF7FE8FED57D0FFFFBE58BFFFFFDFFFFFE357EE7FFFFDB4FFFFFFFBA167EF2776FCDEFCDADD7E7FA7F5FFEDCE6BFFFF9A6F7FFFF9EFFFFFFFAC59FFFFE6CDFF7FFFEE2DFF89E8AA7C29F3413DFFAF5F1EFC3536CFFFFF5B8BFFFFFFFFFFFFD3674FFFFFCBDE1DFFFFCCD77F1DDF31668FF521F7FDD20CD7FFDE5FFFFFE54BEFFFFF337FFFFEF5F07FFFF7FFB7F3FFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'hADC0FFFDDF64B3FFFB5C39FFFED7E9FFFC8EBFFFFFF33DFFFF9D9FFFFEEEDD3FFFF5FAB87CFFFE6258FFFF3DB7DFFFF1AB77FFFFFF8FFFFED5FFFFFBABFFFFFFEFBFFFEE615BFFFFE53CD75FFFFFE2F1FFFF776FBFFF5B7FDFFD37F67FFFFDA7FFFFF1BBFFFFFDBB3FFF4CA7FFFFFEF6E6EBFFFFFAB407CCE7609DF17C28F97DAB99FDFFFFF1FFFFFF7B3FFFFFFBF87FFF1E16FFFFFADA3DF7FFFFADFE1F6ECD9727FFF1D9A5ED7DBF4FFFFFFFFFFFFDF7FFFFFFFF8FFFFF92E5FFFFDE97FFFFFFFFA37F7C27BCFBBC87CA9917DFB5BD7FFFFE8FFFFFED7FFFFFFFFDC7FFFC9ECFFFFF775CFBFFFFFD86FDFFDB37EDD7FF3DE753FAAAFFFFFFFBBFFFFFA7FFFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'hFFFF9DBFFFFDF87FFFFF82FD7FFFFFFDD7A5FFDEFD7C5FF4DDF733EFED7FFFFF757FFFFF97FFFFFFF5FFFFFFEA5FFFFFF05BF9FFFFFFFE73DFFF0C6CF8FFD72BCCA9B8EFDFFFFFAF3FFFFFD77BFFFE14CFFFF2DDFFFFFFF9FB1FFFFFFFC2BDAFFC1EA7E7FEC0BFB63FDF7BFFFF1B7FFFFFFCFBEFFFF925FFFFE8FBFFFFFFC3399FFFFFFFF5C8FFF8BE9A3FFEB39FDF762FB2FFF9EECFFFFFF0DFFFFFE2BE3FFFF9EFE9FFFD759DDFFFFFFCF661FFFC60EFFFF4AD436FBAEC73FFFCE3FFFFFFEF5BFFFFFFF6FFFFD7BE89FFFBEBF8FFFFFFF36C3CFFE8F62FFE1A351DFDECE9EFFFA55FFFFFFFDF3FFFFFDFE5FFFFFF85F3FFEEDE37FFFFFFDCAD75FFEC44FFFC;
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u_data_drive|rom_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_drive|rom_address [12],\u_data_drive|rom_address [11],\u_data_drive|rom_address [10],\u_data_drive|rom_address [9],\u_data_drive|rom_address [8],\u_data_drive|rom_address [7],\u_data_drive|rom_address [6],\u_data_drive|rom_address [5],\u_data_drive|rom_address [4],
\u_data_drive|rom_address [3],\u_data_drive|rom_address [2],\u_data_drive|rom_address [1],\u_data_drive|rom_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../CrazyBird.hex";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ALTSYNCRAM";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 26435;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 24;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'hBFA977F7AEADBFFF3EFFFFFFFEDBFFFFFDE73FFFFE606EBFFFCDA9BFFFFFFFD13D37FF8F07FFF0AE93DF986F2DFFFFBFFFFFFFFCFFFFFFEFBFFFFFBFFF61FFFFBBFFFFFFFFFF13017FFF3FBFFF52FCFF7E7F6BFFFFFFA7FFFFFFF57FFFFDD7FFFFFEC795FFFFFF4BB7FFFFFFFFA3C63FFEF7FFEBBA897DE72B93FFFFFDBFFFFFFFDFFFFFF6C8FFFFF1F5FFFFFFFAA63FFFFFFFFDA01D5FFEFFFFEF46CDF7635A6FFFFFFEFFFFFFFE77FFFFD23DFFFFD259FFFFFFF9EDFFFFFFFFE7E1BD3FF83FF85E3E8FDF19E36FFFFFE7FFFFFFF6FFFFFF9E7FFFFFF1ABBFFFFFD76FFFFFFFFF84FEE9FFF9FFFAB78DFF486B4AFFFFFFDFFFFFFFDEFFFFFFFFCFFFFFF8BFFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'hFFFFBCFFFFFFFFFFF335797FEBFD847E91FCAA82C8FFFFF3FFFFFFFE6FFFFFFFFFFFFFFFFFFBFFFFE777FFFFFFFFFC1FDE8BFF9F3A27FF07F7CE07FBFFFFF7FFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFB2BFFFFFFFFFFC1AC10A03E08A3FEE7FD7F2FFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFEBCFFFFFFFFFFFF89AB82C964AC0EF7FF6435FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC7FFFFFFFFFFEBDE8967BACEE2794FFDCF5EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7DFFFFFFFFFFFFE99CB77227E88DBFFF7BDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFF9E53E3DD58DBBBFBFFDFF97FFFFFFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77FFFFFFFFFFFE45FFD60ADFE4164FFF7FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF29B29F52D72FFFFFDFF23FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD1B2C1103FED6F7FFF7FE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FBF013A87B697FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4ED523191BE39FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7B746FA4DE24FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'hFFFDE6038247C7FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE56DBABE9F5FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE89D603E57FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF60DFD11FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF98F7575FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF46FE8FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD3DFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N8
cycloneive_lcell_comb \u_vga_dirve|rgb~34 (
// Equation(s):
// \u_vga_dirve|rgb~34_combout  = (\u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout )) # 
// (!\u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout )))

	.dataa(gnd),
	.datab(\u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datad(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\u_vga_dirve|rgb~34_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|rgb~34 .lut_mask = 16'hF3C0;
defparam \u_vga_dirve|rgb~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N22
cycloneive_lcell_comb \u_vga_dirve|rgb~35 (
// Equation(s):
// \u_vga_dirve|rgb~35_combout  = (\u_data_drive|flag_enable_out2~5_combout  & (!\u_vga_dirve|valid_area~combout  & (\u_data_drive|states_current.states_3~q  & \u_vga_dirve|rgb~34_combout )))

	.dataa(\u_data_drive|flag_enable_out2~5_combout ),
	.datab(\u_vga_dirve|valid_area~combout ),
	.datac(\u_data_drive|states_current.states_3~q ),
	.datad(\u_vga_dirve|rgb~34_combout ),
	.cin(gnd),
	.combout(\u_vga_dirve|rgb~35_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|rgb~35 .lut_mask = 16'h2000;
defparam \u_vga_dirve|rgb~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N23
dffeas \u_vga_dirve|rgb[5] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|rgb~35_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|rgb [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|rgb[5] .is_wysiwyg = "true";
defparam \u_vga_dirve|rgb[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N12
cycloneive_lcell_comb \u_data_drive|rgb_data~14 (
// Equation(s):
// \u_data_drive|rgb_data~14_combout  = (\u_data_drive|always2~4_combout  & (\u_data_drive|always2~7_combout  & !\u_vga_dirve|rgb~26_combout ))

	.dataa(gnd),
	.datab(\u_data_drive|always2~4_combout ),
	.datac(\u_data_drive|always2~7_combout ),
	.datad(\u_vga_dirve|rgb~26_combout ),
	.cin(gnd),
	.combout(\u_data_drive|rgb_data~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|rgb_data~14 .lut_mask = 16'h00C0;
defparam \u_data_drive|rgb_data~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N10
cycloneive_lcell_comb \u_vga_dirve|rgb[6]~5 (
// Equation(s):
// \u_vga_dirve|rgb[6]~5_combout  = (\u_data_drive|states_current.states_2~q  & (\u_data_drive|rgb_data~10_combout )) # (!\u_data_drive|states_current.states_2~q  & ((\u_data_drive|rgb_data~14_combout )))

	.dataa(\u_data_drive|rgb_data~10_combout ),
	.datab(\u_data_drive|rgb_data~14_combout ),
	.datac(gnd),
	.datad(\u_data_drive|states_current.states_2~q ),
	.cin(gnd),
	.combout(\u_vga_dirve|rgb[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|rgb[6]~5 .lut_mask = 16'hAACC;
defparam \u_vga_dirve|rgb[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u_data_drive|rom_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_drive|rom_address [12],\u_data_drive|rom_address [11],\u_data_drive|rom_address [10],\u_data_drive|rom_address [9],\u_data_drive|rom_address [8],\u_data_drive|rom_address [7],\u_data_drive|rom_address [6],\u_data_drive|rom_address [5],\u_data_drive|rom_address [4],
\u_data_drive|rom_address [3],\u_data_drive|rom_address [2],\u_data_drive|rom_address [1],\u_data_drive|rom_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../CrazyBird.hex";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ALTSYNCRAM";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 26435;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 24;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h000077F8280C7FFFD87FFFFFFE21FFFFFCE10FFFFD0E035FFFC0243FFFFFFFF17577FFDB17FFFB0703DFA1E2A9FFFFC1FFFFFFF887FFFFC00BFFFF9000DFFFFFC501FFFFFFFFAC806FFF31BFFEC04C1F7F448A7BFFFE0FFFFFFFFA3FFFFD001FFFFD0003FFFFFF1C1FFFFFFFFE8420FFFE44FFFF0F80FDE99C307FFFF87FFFFFFFC3FFFFF860FFFFF8001FFFFFFF90FFFFFFFFFED2C1BFFCA7FF381F01F78E0147FFFFE0FFFFFFFE83FFFFCEC3FFFFFE80BFFFFFFD07FFFFFFFFE316077FFC7FFCE03C1FDE1E870FFFFF8FFFFFFFF81FFFFFDE0FFFFFAC70BFFFFFD02FFFFFFFFFF678D17FF5FFD140257F51F00A1FFFFE1FFFFFFFC1FFFFFFFECFFFFFFA207F;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'hFFFE03FFFFFFFFFF8203383FD7F8210009FD06045FFFFFF9FFFFFFFE87FFFFFFFEFFFFFFFFFBFFFFF80FFFFFFFFFFE003C0FDF7F7E60004FF42011FFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFE00177E711CF14000FFC01817FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE02FFFFFFFFFFF80331F0EFEF234003FF03B87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFE005B01D82763F000FFD1F80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFE09C42FA94C30E00FFF77E07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFF82E00C19DB9AD603FFDFF05FFFFFFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFF0A000742D802F01FFF7FC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFF08007C0A2064C1FFFDFFABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00003002009F87FFF7FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000CB01E0170FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8002200800163FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007402100A1FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'hFFE80270044002FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE005C02A001FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF02C00A001FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC4000C07FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000103FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0B01E1FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE466FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_drive|rom_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_drive|rom_address [12],\u_data_drive|rom_address [11],\u_data_drive|rom_address [10],\u_data_drive|rom_address [9],\u_data_drive|rom_address [8],\u_data_drive|rom_address [7],\u_data_drive|rom_address [6],\u_data_drive|rom_address [5],\u_data_drive|rom_address [4],
\u_data_drive|rom_address [3],\u_data_drive|rom_address [2],\u_data_drive|rom_address [1],\u_data_drive|rom_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file = "../CrazyBird.hex";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ALTSYNCRAM";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 26435;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 24;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'h87FF7FC00FFFFFFFF0643DFFA3FFFD7FFD93817FFF1FFFFFFFFFFA2FD80026FFF007FF0FFDF6387FCBFE841FFFFFFFE3F82FFFB7FFEBFFE80F05FFF0FFFFFFFFFFF07F34580FFFC81FE1FFFE05C3FE1FF030FFFFFFFF8BE2BDF76FFF4CF7A86E17FFE3FFFFFFFFFFC3FC7F4F01FFE03E8FFFF43E0FF8FFD18FFFFFFFFC0A1FFF3CDFF2607F71185FFFC79FFFFFFFFFFFFFCFEDE7FFD0745FFFF434FF4FFFB85FFFFFFFE04E5FDFB9FFB3BF7F0AA07FFE3B1FFFFFFFF8FFFF67F7FFFF83C0FFFFE3A3FC3FFFD1FFFFFFFFA3F8FFB13BFFB993FE0009FFFC107FFFCFFF81FFFA0E9FFFFF8787FFFF951FF1FFFF84FFFFFFFF8185FFEAF4FDE8FFF4F937FED08BFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'hFF5FFC07FFE06ABFFFFE103FFFFC60FB0FFFFE03FFFFFFF82C13FFDCC92FD7FF00881FC7003F3FF83FE07FFFC1C9FFFFFE00FFFFC1077E1FFFF82FFFFFFFE1445FFFCBDF36FFFF46507F000BFF3FE03F01FFFF259DFFFFF807FFFF003032FFFFE1FFFFFFFFC5C15F935391D7A5F51D41FC00FFF0FC007E17FFFCC037FFFFF01FFFFEC06007FFFFC3DFFFFFFE0D057D0737BF9C17D40807F80EFE83F802F03FFFE3191FFFFF80FFFFFC01B43FFFFF1C3FFFFFFC3817F36F2ABCCD1F51D85FEF66BC3FF683C3FFFF80253FFFFE03FFFFF0BD6BFFFFFA62E5EFFFE1501FFD5CD3CFC7FD04307FEF82A27FF1940FFFFF020BFFFFF81FFFFFC0CF57FFFF620F803FFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h87309FFED98C7E7FF71101FFF9DA03FFFD007FFFFA0C3FFFFFE00FFFFD143CBFFFFA803C06FFFF8C05FFF9B113F7FFF40217FFFEF99FFFFD03FFFFEA01FFFFFF863FFFD00873FFFFE001E02FFFFA020FFFFB7B2DDFFFE0109FFE47C8FFFFFA1FFFFFEE27FFFFFF06FFFF046397FFFE800703FFFFE0004FDC6EFFE7C67E40027C543E23FFFFF07FFFFF30FFFFFFFC75FFFC99C4BFFFFC00A807FFFFC000CF00FFB7BF01E7000DE785811FFFFFE3FFFFF873FFFFFFFBD7FFF9C025FFFFE001C03FFFFF80037D9DBCFBF737C80017401A5F7FFFFE17FFFFF3AFFFFFFFFC1FFFFD302FFFFF001803FFFFFC0005FA3BBFFDD8BF40005800019FFFFFF85FFFFFC0FFFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'hFFFDF07FFFEB017FFFFA10501FFFFFF00037FF2E76DCBFFD800140000F7FFFFF00BFFFFF0BFFFFFFDC01FFFE014BFFFFF8A009FFFFFFD00017FFDFA36EFFD000040001F23FFFF0017FFFFE374FFFFE802FFFFA065FFFFFFD007FFFFFFF80018FFD9FFFF7FE700074081D04FFFFE001FFFFFB362FFFF81BFFFFFF0AFFFFFFE013AFFFFFFF00013FFFF29FFFF91801C1B8E6F0FFFA0127FFFFFEC07FFFE4BEFFFFFA87FBFFFE007D5FFFFFFE0235FFFFF1DFFFF9E00B77A001C7FFE003FFFFFFC783FFFFFFE87FFFEEBFAFFFFC07D0FFFFFFF84DE9FFEEDEEFFF33003DFC12059FFF823FFFFFFFEC5FFFFFEC15FFFFC3FC0FFFF81F87FFFFFFC66B13FFCBF27FF9;
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N30
cycloneive_lcell_comb \u_data_drive|rgb_data~11 (
// Equation(s):
// \u_data_drive|rgb_data~11_combout  = (!\u_data_drive|flag_enable_out2~6_combout  & ((\u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ))) 
// # (!\u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ))))

	.dataa(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datab(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datac(\u_data_drive|flag_enable_out2~6_combout ),
	.datad(\u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u_data_drive|rgb_data~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|rgb_data~11 .lut_mask = 16'h0C0A;
defparam \u_data_drive|rgb_data~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N11
dffeas \u_vga_dirve|rgb[6] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|rgb[6]~5_combout ),
	.asdata(\u_data_drive|rgb_data~11_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u_vga_dirve|valid_area~combout ),
	.sload(\u_data_drive|states_current.states_3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|rgb [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|rgb[6] .is_wysiwyg = "true";
defparam \u_vga_dirve|rgb[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y45_N0
cycloneive_ram_block \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_drive|rom_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_drive|rom_address [12],\u_data_drive|rom_address [11],\u_data_drive|rom_address [10],\u_data_drive|rom_address [9],\u_data_drive|rom_address [8],\u_data_drive|rom_address [7],\u_data_drive|rom_address [6],\u_data_drive|rom_address [5],\u_data_drive|rom_address [4],
\u_data_drive|rom_address [3],\u_data_drive|rom_address [2],\u_data_drive|rom_address [1],\u_data_drive|rom_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file = "../CrazyBird.hex";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ALTSYNCRAM";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 26435;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 24;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = 2048'h37FE7FFFF7FFFFFFFFDDC5FF83FFF83FFE677F7FFFEFEFFFFFFFF9DFCFFFE4FFEFFBFCFFFCE9FFBFFDFEF7BFFFFFFFDDF77FFF97FFC1FFFDF3FDFFF7BFFFFFFFFFFF7EE39FFDFFD7FFEFFFF7F9DCFFCFFB5FFFFFFFFF72BCFEDE2FFE0F6FE73DF7FFDEFFFFFFFFFFFFF87FA1F9FFEF9FFFFFE5DE77FFFFD1F7FFFFFFFFFCE2FC1C5FF0707E0E37DFFF379FFFFFFFFF7FFFEFD7D7FFFF7FDFFFFB737FFFFF1FDFFFFFFFE7B9A7DC58FFA3477CB45C7FFFDDFFFFFFFFF3FFFF7BEFFFFFFEFFFFFFEF9BFFDFFFEEFFFFFFFFBE869FCCF1FF1E6FF2F879FFFBDFBFFFEFFF9FFFFFECFFFFFF7BF7FFFFFCDFFEFFFFFDFFFFFFFEF93A7FF9E3F8F3FFCB2EE7FEEFF0FF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = 2048'hFE6FFFF7FFFFEF7FFFFEF79FFFF9CEC7FBFFFDFBFFFFFFFFC6E5FFF3E7C79FFF5ED7DFFBFE7FFFFBDFFFFFFFFFB7FFFFF9FEFFFFEFFFF99FFFF3CFFFFFFFEE97CFFFE5CA7CFFFE7CCE7F3FF7FF3FBFBFBEFFFFEDFFFFFFF7FFFFFFBFFFEFFFFFFEFFFFFFFFFBBF1F3BCBABA79BF1F139FFFF7FCFFCFF7FFFFFFF77DBFFFFFFDFFFFEFFDFFFFFFFDB6FFFFFFFF1FC7D0F075E1E17C7F3F7EFECFE7BF7FDFFFFFFFFFE77FFFF9EFFFFFDFD7DBFFFFFE9FFFFFFFFE3F3F8964930D23F1FB7DFD3ED77EFF4FFFDFFFFD3DCFFFFFFFFFFFFF3A7ECFFFFFF5EE20FFFEE17CFFC2C2CA717FE782E7FFEFFB7FFFEF7EFFFFEFDCA7FFFF7F7FFFFEFBF3FFFFF9CFF7FBFFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = 2048'hFAAFDFFE18BF387FF6EC7DFFFF81BFFFFE7FFFFFF9F33BFFFFFFDFFFFFF7F9FFFFFB7FDBF8FFFEF93A7FF832E9C3FFCBEDE7FFE3E4CFFFFDFDFFFFE7FFFFFFFF79FFFFDFFFFFFFFFFFFCDFCFFFFBFDE9FFF064DE3FFF2F8F9FFE8FBFFFFFFFF7FFFF99EFFFFFFFF57FFFFDA7FFFFFF7FEEFCFFFFE7FFB7E0F18021E0FDBFFC7FFBF77BFFFFFFFFFFFE7BFFFFFFFCFBFFFDDFBF3FFFFFFFBFE7FFFFFFFF0FC1E0144E07E0FFFDF7F93B4FFFFFBEFFFFFFE9FFFFFFFFEDFFFBA7F9FFFFDFFD3F7FFFFF7FFD3DA180FC70B787FFF7FFE79FFFFFFDF7FFFFFFEFFFFFFFF8FFFFFC8FFFFFFF7FFBF7FFFFFFFFF0FD474FE1A57E1FFFD3FFFBDFFFFFFFDFFFFFF97FFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 2048'hFFF9FF7FFFEE7E7FFFF9C79FFFFFFFFFFFCFFF179E2F1FFE7FFF5FFF9E7FFFFF7F3FFFFFEFFFFFFFDCFBFFFFFF73FFFFF07FFBFFFFFFFFFFB7FE2F21E1FFDBFFECFFFBF73FFFFDFFBFFFFFCF83FFFFFE0FFFFBFE9FFFFFFEFF5FFFFFFFBFFEEFFE5E4F8FFEAEFFB3FBEEA7FFFFBFFEFFFFFFBDEFFFFDEAFFFFF7C4FFFFFFE7F9D7FFFFFFFFFC7FFC711C7FFC6DFFD8867BFFFFFDFF47FFFFFFDE7FFFF63E7FFFFEB7FFFFFFFF3FFFFFFFFBF94FFFF8FFE3FFFC17FF7FB9FDBBFFFFFBFFFFFFF2F7FFFFFFFEFFFFD77F71FFF3FFECFFFFFFF7B76EFFE1AB0FFEFCDFDDFFFFFAFFFFC3EFFFFFFFCFBFFFFFF773FFFFEFC3F7FFEFFE7FFFFFFFF89153FFD3B97FF9;
// synopsys translate_on

// Location: M9K_X78_Y41_N0
cycloneive_ram_block \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u_data_drive|rom_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_drive|rom_address [12],\u_data_drive|rom_address [11],\u_data_drive|rom_address [10],\u_data_drive|rom_address [9],\u_data_drive|rom_address [8],\u_data_drive|rom_address [7],\u_data_drive|rom_address [6],\u_data_drive|rom_address [5],\u_data_drive|rom_address [4],
\u_data_drive|rom_address [3],\u_data_drive|rom_address [2],\u_data_drive|rom_address [1],\u_data_drive|rom_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../CrazyBird.hex";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ALTSYNCRAM";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 26435;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 24;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h2E7FF7FFFFF5FFFFBFFFFFFFFFFDFFFFFFE6FFFFF9F2FFDFFFEFFFFFFFFFFF8577F7FFA22BFFF9D9FFDFBF7DFBFFFFFFFFFFFFFDFFFFFFEFF3FFFF9FFF5EFFFFF9FFFFFFFFFF6EEC4FFFCE5FFE4DEBFF7FFB7FBBFFFCEFFFFFFFF57FFFFE7FFFFFFCFFF5FFFFFECDE7FFFFFFFC21FDBFFFBBFFFA76E77DEE2F9FFFFFFFFFFFFFFFD7FFFFFFFF7FFFFFFFFFFFFFFD9F7FFFFFFFFC9FBB9FFF5FFF33F21DF7F2DEFDFFFFDCFFFFFFFEFFFFFFDFBFFFFFDEFF3FFFFFFDFBFFFFFFFFE97DF7FFFBBFFEDFD6FFDFD9FDFFFFFF7FFFFFFFFBEFFFFFFF7FFFFFC6FE5FFFFFEFEFFFFFFFFFC20723FFF1FFF93FCEFF7F77F6EFFFFFFFFFFFFFDF7FFFFFFFBFFFFFF9EEFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFDFBC57FD7FD52FFCDFD7763FFBFFFF9FFFFFFFEF3FFFFFFFFFFFFFFFFDFFFFFF7FFFFFFFFFFFFFFD9D31F1F18EBFFBFF7D27CFBFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90920440928FFFFFDFE8FFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCCD053094163FFFFF7EE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFEFEED3AA83815AFFEFFD877CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7DFFFFFFFFFFFDF193EE9A07CF9FF7FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFBC07F846A16059FBFFDFF79FFFFFFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFF7A7FE87FC3E11FDFFF7FDEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFEF7FFD8F31FC9BEFFFDFFB3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEABF27F7677FFF7FF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF21FC9FE7FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCCFF2FF81FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF7FF4FFDDFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'hFFFFFC2FF57FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFC3FFDFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFF57FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7BFFEBFCFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9FFFEF2FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFBFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE268FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N8
cycloneive_lcell_comb \u_vga_dirve|rgb[7]~6 (
// Equation(s):
// \u_vga_dirve|rgb[7]~6_combout  = (\u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout )) # 
// (!\u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout )))

	.dataa(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datab(\u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(gnd),
	.datad(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.combout(\u_vga_dirve|rgb[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|rgb[7]~6 .lut_mask = 16'hBB88;
defparam \u_vga_dirve|rgb[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N10
cycloneive_lcell_comb \u_vga_dirve|rgb~36 (
// Equation(s):
// \u_vga_dirve|rgb~36_combout  = (\u_vga_dirve|rgb~21_combout  & ((\u_data_drive|always2~4_combout ) # ((\u_data_drive|flag_enable_out1~5_combout  & \u_data_drive|states_current.states_2~q )))) # (!\u_vga_dirve|rgb~21_combout  & 
// (\u_data_drive|flag_enable_out1~5_combout  & ((\u_data_drive|states_current.states_2~q ))))

	.dataa(\u_vga_dirve|rgb~21_combout ),
	.datab(\u_data_drive|flag_enable_out1~5_combout ),
	.datac(\u_data_drive|always2~4_combout ),
	.datad(\u_data_drive|states_current.states_2~q ),
	.cin(gnd),
	.combout(\u_vga_dirve|rgb~36_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|rgb~36 .lut_mask = 16'hECA0;
defparam \u_vga_dirve|rgb~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N16
cycloneive_lcell_comb \u_data_drive|rgb_data~12 (
// Equation(s):
// \u_data_drive|rgb_data~12_combout  = (!\u_vga_dirve|addr_v [5] & (\u_vga_dirve|addr_v [6] & (\u_vga_dirve|addr_v [4] & \u_data_drive|Mux18~9_combout )))

	.dataa(\u_vga_dirve|addr_v [5]),
	.datab(\u_vga_dirve|addr_v [6]),
	.datac(\u_vga_dirve|addr_v [4]),
	.datad(\u_data_drive|Mux18~9_combout ),
	.cin(gnd),
	.combout(\u_data_drive|rgb_data~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|rgb_data~12 .lut_mask = 16'h4000;
defparam \u_data_drive|rgb_data~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N28
cycloneive_lcell_comb \u_vga_dirve|rgb~37 (
// Equation(s):
// \u_vga_dirve|rgb~37_combout  = (\u_data_drive|always2~2_combout ) # (((\u_data_drive|always2~19_combout  & \u_data_drive|rgb_data~8_combout )) # (!\u_data_drive|always2~7_combout ))

	.dataa(\u_data_drive|always2~2_combout ),
	.datab(\u_data_drive|always2~19_combout ),
	.datac(\u_data_drive|always2~7_combout ),
	.datad(\u_data_drive|rgb_data~8_combout ),
	.cin(gnd),
	.combout(\u_vga_dirve|rgb~37_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|rgb~37 .lut_mask = 16'hEFAF;
defparam \u_vga_dirve|rgb~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N22
cycloneive_lcell_comb \u_vga_dirve|rgb~38 (
// Equation(s):
// \u_vga_dirve|rgb~38_combout  = (\u_vga_dirve|rgb~36_combout  & ((\u_data_drive|states_current.states_2~q  & (\u_data_drive|rgb_data~12_combout )) # (!\u_data_drive|states_current.states_2~q  & ((\u_vga_dirve|rgb~37_combout )))))

	.dataa(\u_vga_dirve|rgb~36_combout ),
	.datab(\u_data_drive|rgb_data~12_combout ),
	.datac(\u_vga_dirve|rgb~37_combout ),
	.datad(\u_data_drive|states_current.states_2~q ),
	.cin(gnd),
	.combout(\u_vga_dirve|rgb~38_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|rgb~38 .lut_mask = 16'h88A0;
defparam \u_vga_dirve|rgb~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N9
dffeas \u_vga_dirve|rgb[7] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|rgb[7]~6_combout ),
	.asdata(\u_vga_dirve|rgb~38_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u_vga_dirve|rgb[0]~25_combout ),
	.sload(!\u_data_drive|states_current.states_3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|rgb [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|rgb[7] .is_wysiwyg = "true";
defparam \u_vga_dirve|rgb[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u_data_drive|rom_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_drive|rom_address [12],\u_data_drive|rom_address [11],\u_data_drive|rom_address [10],\u_data_drive|rom_address [9],\u_data_drive|rom_address [8],\u_data_drive|rom_address [7],\u_data_drive|rom_address [6],\u_data_drive|rom_address [5],\u_data_drive|rom_address [4],
\u_data_drive|rom_address [3],\u_data_drive|rom_address [2],\u_data_drive|rom_address [1],\u_data_drive|rom_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../CrazyBird.hex";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ALTSYNCRAM";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 26435;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 24;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'hB70077F0100C3FFF107FFFFFFF20FFFFFFB19FFFFB04805FFFC0303FFFFFFFC4D137FF84C3FFFFEA07DF80E20CFFFFC1FFFFFFFC0FFFFFD807FFFFC00081FFFFC541FFFFFFFF0F2A6FFF001FFEC0F41F7E278C3FFFFF0FFFFFFFF3FFFFFE801FFFFD0003FFFFFE3E1FFFFFFFFEBC80FFFE00FFFE07F0FDF1C879FFFFF87FFFFFFFE9FFFFF801FFFFF0003FFFFFFCC0BFFFFFFFFBEF81FFFC07FFF003C1F78E41C1FFFFE3FFFFFFFE03FFFFF741FFFFF100FFFFFFFE05FFFFFFFFE16E067FF83FFDC0031FDC3E0307FFFF87FFFFFFF41FFFFFFF87FFFFCD017FFFFFD03FFFFFFFFF86800CBFFBFFA6800E3F41F00F3FFFFE1FFFFFFFC0FFFFFFFCDFFFFFFD717F;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'hFFFF00FFFFFFFFFF00060E3FFFF8E20023FD0B503CFFFFFEFFFFFFFE0BFFFFFFFFFFFFFFFFA3FFFFF80FFFFFFFFFFF001C14FFFFE5F8001FF40D42F9FFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFF8002016D396D5E0003FD01607FFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFF800701ABFAB258003FF00E83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFF01BFC327CA0E0001FFD6703FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE81FFFFFFFFFFFC07C01C84007E0007FF67E07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFF80B00630C506D003FFDFF87FFFFFFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF04000C829807C01FFF7FE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00003E01401F00FFFDFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00015C06007F0FFFF7FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000601C00F87FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4001800680285FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000080003FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'hFFE801400D8002FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE802000E003FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000F003FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000400FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA00000BFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAC006BFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF465FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_drive|rom_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_drive|rom_address [12],\u_data_drive|rom_address [11],\u_data_drive|rom_address [10],\u_data_drive|rom_address [9],\u_data_drive|rom_address [8],\u_data_drive|rom_address [7],\u_data_drive|rom_address [6],\u_data_drive|rom_address [5],\u_data_drive|rom_address [4],
\u_data_drive|rom_address [3],\u_data_drive|rom_address [2],\u_data_drive|rom_address [1],\u_data_drive|rom_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file = "../CrazyBird.hex";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ALTSYNCRAM";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 8;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 26435;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 24;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = 2048'h47FEFFC00FFFFFFFF0381BFFCFFFFE3FF308017FFC3FFFFFFFFFFA2FF00011FFF00FFF1FFD1A5C5FF1FE005FFFFFFFE1487FFF0FFFF1FFFC060DFFF0FFFFFFFFFFE1FE106000FFC80FF07FF005C2FF2FF881FFFFFFFF0581FCDE1FFF8F67F07C17FFC3FFFFFFFFFFC7FFFFAE07FFF05F07FFFA2F8FF97FCB87FFFFFFFE020DF42C3FFC685FE020DFFFCFCFFFFFFFFFBFFFFFFCCFFFC07C1FFFF4BCFFC3FF9C1FFFFFFFF82C0FE0183FC300FE05C37FFE3C0FFFFFFFF8FFFF8BF7FFFFC0C1FFFFE0E7FC3FFFF17FFFFFFF81A0DFF4307C185FF60B81FFFCF03FFFFFFFA1FFF80C8FFFFF8207FFFF953FE0FFFF80FFFFFFFF0040FFF860E0C3FFE04617FF020BFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = 2048'hFF0FFE0FFFF0731FFFFE0C7FFFFA01E78FFFFE03FFFFFFF8330DFFF0C1061FFF61181FEC015F9FF83FF07FFFC18EFFFFFE00FFFFF00E8E7FFFF82FFFFFFFE06037FFE18430FFFD81C07E4003FABFC07F43FFFF218FFFFFF007FFFFC03830FFFFF97FFFFFFFC3A0FF33C3018799FE0101F8017FD1FE007E07FFFCCC03FFFFE03FFFFF00C3CFFFFFC39FFFFFFF0183FF0B060E1A1FF81417F836FF87F003F07FFFF10087FFFFE1FFFFFC010E7FFFFF9E3FFFFFFC040DFF060C70C1FFE0585FF0F2FC1FE40701FFFFA8033FFFFF03FFFFF45463FFFFF8A0E01FFFE02037FE0C11870FFD84607FFD01E0FFFF0E17FFFF83BD7FFFF01FFFFFE10FC7FFFFE307807FFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = 2048'h83105FFC184038FFF40881FFF04743FFFFA07FFFFE0EFFFFFFC01FFFFD041C7FFFFB807C07FFFF0040FFFC3001C7FFE01C17FFDDF23FFFFF01FFFFFB00FFFFFF067FFFE00AF1FFFFE003E01FFFF8000DFFF8600E3FFF60001FFF5F40FFFFFE07FFFFE60FFFFFFE0AFFFF82311FFFFF801703FFFFF8000FF2F18A31E9FE00037E141CF3FFFFF07FFFFE947FFFFFFEFEFFFF0148FFFFF800300FFFFFE000FF42E2788E85FE000DE006A1BFFFFF80FFFFFC77FFFFFFFFB3FFFDF007FFFFC00380FFFFFF00007C4183E07047D00017801E1F7FFFFF0FFFFFF10FFFFFFFF91FFFFD700FFFFE801A03FFFFFE0005FF830FE183FF4000D80001FFFFFFF01FFFFFC6FFFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = 2048'hFFF8C0BFFFE1817FFFFE2840FFFFFFF00019FF861E0C3FF3000140005D7FFFFF80BFFFFF37FFFFFFC305FFFE00CFFFFFFDE007FFFFFFE00007FF0C3061FFC0001C0004E97FFFFA007FFFFE2F83FFFE01DFFFF8027FFFFFFE00BFFFFFFF8000DFFE18038FFF61003404315C7FFFA003FFFFFE5E0FFFFA17FFFFF023FFFFFFD80FD7FFFFFF0000FFFC7C7C7FFE0401DF394460FFFC004FFFFFF1E17FFFF6FCBFFFF85FF3FFFF003D3FFFFFFC008AFFF8E0E3FFEA30077F8203C7FFF007FFFFFFFE0BFFFFFFC1FFFFC6FF03FFFC07F1FFFFFFF03E79FFE1C70FFF1B401DFF000B0FFFBC1FFFFFFFFC5FFFFFEF8BFFFFC3E807FFE00E1FFFFFFFC073CFFFC3187FFE;
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N18
cycloneive_lcell_comb \u_vga_dirve|rgb[8]~7 (
// Equation(s):
// \u_vga_dirve|rgb[8]~7_combout  = (\u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ))) # 
// (!\u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ))

	.dataa(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datab(\u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(gnd),
	.datad(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.cin(gnd),
	.combout(\u_vga_dirve|rgb[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|rgb[8]~7 .lut_mask = 16'hEE22;
defparam \u_vga_dirve|rgb[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N19
dffeas \u_vga_dirve|rgb[8] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|rgb[8]~7_combout ),
	.asdata(\u_vga_dirve|rgb~38_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u_vga_dirve|rgb[0]~25_combout ),
	.sload(!\u_data_drive|states_current.states_3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|rgb [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|rgb[8] .is_wysiwyg = "true";
defparam \u_vga_dirve|rgb[8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y41_N0
cycloneive_ram_block \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u_data_drive|rom_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_drive|rom_address [12],\u_data_drive|rom_address [11],\u_data_drive|rom_address [10],\u_data_drive|rom_address [9],\u_data_drive|rom_address [8],\u_data_drive|rom_address [7],\u_data_drive|rom_address [6],\u_data_drive|rom_address [5],\u_data_drive|rom_address [4],
\u_data_drive|rom_address [3],\u_data_drive|rom_address [2],\u_data_drive|rom_address [1],\u_data_drive|rom_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../CrazyBird.hex";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ALTSYNCRAM";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 26435;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 24;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h70FFF7F7E7FFBFFFEF7FFFFFFFDDFFFFFEE77FFFFDF0FFFFFFEFF7FFFFFFFFE88B77FFFBBFFFFFB3FFDFFF5EFAFFFFBFFFFFFFFDEFFFFFEFF7FFFFDFFFBFFFFFBFFDFFFFFFFEA5276FFFFFFFFEDFF7EF7DFFF7B7FFFFEFFFFFFFFF7FFFFEFFFFFFFFFFF7FFFFFFDBFFFFFFFFFF88FEFFFFFFFFFEFFCFFDEEEBFFFFFFF7BFFFFFFFDBFFFFF7FFFFFFF7FFDFFFFFFFDFFFFFFFFFF7FD7DFFFFFFFFF7FA3FF77EFFDFFFFFDFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFDFFFFFFFFFFE19FFEBFFFFFFAFFF5FFDBDFFDF7FFFF77FFFFFFFFEFFFFFFEF7FFFFFFFF3FFFFFFFFFFFFFFFFFFC7FFFFFFFFFFF7FF7FF7FF7FEFFFFFDFFFFFFFFDF7FFFFFFEDFFFFFFCBFFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'hFFFEFEFFFFFFFFFF7FFFF57FEFFD59FFEDFD7FF3DDFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFF7F7FFFFFFFFFFFFFBFDBFBFB787FFFFF3D72FFFFFFFFFFFFFFFFBBFFFFFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFFFFFFDFFCCFE67C1FFFFFDFF6FFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFF7FFAEF73F9DE47FFDFF3E7FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFEFFFDFF9FF3E81FFEFFD6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFDFED7FFFFA7FF7FF7FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDEFFFFFFFFFFFFBECFFEDF9FFB43FBFFDFFFFFFFFFFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7FFFFFFFFFFFF7DFFF2BFB7FDFFDFFF7FDEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFC3FDFFCAFEFFFDFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFE7FAFF8DF7FFF7FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF9FFEBFFEFBFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFE7FDFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF3FE5FFFDFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'hFFFFFFAFF97FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFE3FFEFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFF2FFEFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFDFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFF9FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFE7FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF863FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_drive|rom_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_drive|rom_address [12],\u_data_drive|rom_address [11],\u_data_drive|rom_address [10],\u_data_drive|rom_address [9],\u_data_drive|rom_address [8],\u_data_drive|rom_address [7],\u_data_drive|rom_address [6],\u_data_drive|rom_address [5],\u_data_drive|rom_address [4],
\u_data_drive|rom_address [3],\u_data_drive|rom_address [2],\u_data_drive|rom_address [1],\u_data_drive|rom_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file = "../CrazyBird.hex";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ALTSYNCRAM";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 9;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 26435;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 24;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = 2048'h7FFCFFDFF7FFFFFFFFD3FFFFBFFFFFBFFFF3FF7FFFFFFFFFFFFFFFFFDFFFF3FFEFFFFDEFFFF7FFFFDFFFF7FFFFFFFFDFAF9FFF7FFFFDFFF3FDF5FFFFFFFFFFFFFFFFFFF07FFDFFEFEFEF7FF7FFFFFEFFFBFEFFFFFFFF7FBFBECEFFFFEE6FBF9FD7FFFFFFFFFFFFFFF7FCFFCFFFFFEFFF7BFFFBFFEFF7FFFBF7FFFFFFFFFEFFFBFDFFFF7FBFFEEFDFFFF7FFFFFFFFFF3FFFFFFFCFFFDF7FFFFFFFFF7FBFFFFBFFFFFFFFFFCFDFDFFBFFFBFF7F7FFF7FFEDDDFFFFFFFFBFFFF57FFFFFFBFDEFFFFEFFBFDDFFFFFFFFFFFFFFE6F1FFFF7FFDFFFF1FBFDFFFB7FBFFFFFFFFFFFFFEFB7FFFF7BF7FFFF7FDFEEFFFF7DFFFFFFFEFF7E7FFFEFFEFFFFCFFFE7FFEEF9FF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = 2048'hFF5FFDF7FFEFFD5FFFFEF7FFFFFFAEFF7FFFFDFBFFFFFFFBFDFFFFFFDFF7FFFFFF1F9FF7FF3FFFFBDFEFFFFFB3FFFFFFFFFFFFFFFFFEEFFFFFFBFFFFFFFFEF7FFFFFFFBBBFFFFFFC1E7F7FF7FFFFDFBFFFFFFEDFF9FFFFFFF7FFFFFFD7AFFFFFFFFFFFFFFFFF9FFFB7FF7DFFDBFFFE79FBFF3FFFFEFFFFFFFFFB39FBFFFFEFFFFFFF7F5FF7FFFFDB9FFFFFFFFF7FFEFF7EEDDFEFFFDFF7FFEBFFFBFFFFEFBFFFEEFF7FFFFFFEFFFFFFFD6DBFFFFFEBBFFFFFFFFBFFF7FEFFEEFFDFFF7FDFE1DE7FFFF8FBFDFFFFF39FFFFFFEFFFFFFFF9EFFFFFFFFDFF00FFFEF77FFFEFDFF76EFFFFDFE7FFFFEF37FFEFFFFFFFFFF7D7FFFFFFFFFFFEDFFFFFFFFEEF77FFFFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = 2048'hBE1FFFFDFBBBB77FFFF7F9FFF7C7EBFFFEEFBFFFFFFBFFFFFFDFDFFFFE77FDBFFFFFFFFBFDFFFEFF7E7FFBF7FDBBFFCFE7E7FFFBF77FFFFFFDFFFFFFFFFFFFFFFFBFFFEFFBFDFFFFDFFFDFDFFFFFFFF1FFF7EFEDDFFF1FFFDFFF8FFF7FFFFFFFFFFFFFE7FFFFFEFAFFFF7FB77FFFFFFFFEFEFFFFFFFFDFE1EEBFAEF0FF7FFF7FE7FBBBFFFFF7FFFFFFFF7FFFFFFC7AFFFFB77BFFFFFBFFF7EFFFFFFFFFFF3FDFFFF7F9FFFFFDF7FDFBFFFFFFFFFFFFFBFFFFFFFFFFDFFFFFFBFFFFFFFFFDBF7FFFFF7FFF3FFFFFFFBFFF9FFFD77FF3BEFFFFFFF7FFFFEFFFFFFFFFFDFFFFFFBFFFFFFFFFFFF7FFFFFDFFFBFFBFFFFFFBFFBFFF5BFFFBFFFFFFF7FFFFFFBF7FFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = 2048'hFFFFDFFFFFCFFFFFFFFFEFDFBFFFFFFFFFFFFF7FFEFFDFFFFFFF5FFFFF7FFFFFBFFFFFFFFBFFFFFFDCFFFFFEFF7FFFFFF8FFFBFFFFFFFFFFE7FEFFF7FEFFCFFFFDFFFEFD3FFFFBFF7FFFFFFFC7FFFFFFDFFFFBFAFFFFFFFEFFBFFFFFFFBFFFFFFDFFFF77FFFFFFB3FFF5FB7FFFFFFFFFFFFBFBFFFFFFF7FFFFF9F7FFFFFFEFFBEFFFFFFEFFFF7FFBBFFBBFFDF3FED77FDFAFFFFDFF3FFFFFEEDFFFFFFE7F7FFFF6BFFFFFFEFF7FDFFFFFFFFFFB7FF77FDDFFDFEFFF7FFAFDBBFFEFFBFFFFFFDFFFFFFFFFEFFFFFEDFFB7FFFFFFEDFFFFFFF7E9B7FFFEFEFFFFF7BFDDFFFFF9EFFFFFFFFFFFFFDFFFFFFFFEFBFFFFEDF3F7FFFFEF7FFFFFFFFFFE97FFFDF7FFFD;
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N12
cycloneive_lcell_comb \u_vga_dirve|rgb[9]~8 (
// Equation(s):
// \u_vga_dirve|rgb[9]~8_combout  = (\u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ))) # 
// (!\u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ))

	.dataa(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datab(\u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(gnd),
	.datad(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.cin(gnd),
	.combout(\u_vga_dirve|rgb[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|rgb[9]~8 .lut_mask = 16'hEE22;
defparam \u_vga_dirve|rgb[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N13
dffeas \u_vga_dirve|rgb[9] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|rgb[9]~8_combout ),
	.asdata(\u_vga_dirve|rgb~38_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u_vga_dirve|rgb[0]~25_combout ),
	.sload(!\u_data_drive|states_current.states_3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|rgb [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|rgb[9] .is_wysiwyg = "true";
defparam \u_vga_dirve|rgb[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N6
cycloneive_lcell_comb \u_data_drive|rgb_data~15 (
// Equation(s):
// \u_data_drive|rgb_data~15_combout  = (\u_data_drive|always2~7_combout  & (\u_data_drive|always2~4_combout  & ((!\u_vga_dirve|rgb~26_combout ) # (!\u_data_drive|always2~12_combout ))))

	.dataa(\u_data_drive|always2~7_combout ),
	.datab(\u_data_drive|always2~4_combout ),
	.datac(\u_data_drive|always2~12_combout ),
	.datad(\u_vga_dirve|rgb~26_combout ),
	.cin(gnd),
	.combout(\u_data_drive|rgb_data~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|rgb_data~15 .lut_mask = 16'h0888;
defparam \u_data_drive|rgb_data~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N12
cycloneive_lcell_comb \u_vga_dirve|rgb[10]~9 (
// Equation(s):
// \u_vga_dirve|rgb[10]~9_combout  = (\u_data_drive|states_current.states_2~q  & (\u_data_drive|rgb_data~10_combout )) # (!\u_data_drive|states_current.states_2~q  & ((\u_data_drive|rgb_data~15_combout )))

	.dataa(\u_data_drive|rgb_data~10_combout ),
	.datab(\u_data_drive|rgb_data~15_combout ),
	.datac(gnd),
	.datad(\u_data_drive|states_current.states_2~q ),
	.cin(gnd),
	.combout(\u_vga_dirve|rgb[10]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|rgb[10]~9 .lut_mask = 16'hAACC;
defparam \u_vga_dirve|rgb[10]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_drive|rom_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_drive|rom_address [12],\u_data_drive|rom_address [11],\u_data_drive|rom_address [10],\u_data_drive|rom_address [9],\u_data_drive|rom_address [8],\u_data_drive|rom_address [7],\u_data_drive|rom_address [6],\u_data_drive|rom_address [5],\u_data_drive|rom_address [4],
\u_data_drive|rom_address [3],\u_data_drive|rom_address [2],\u_data_drive|rom_address [1],\u_data_drive|rom_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file = "../CrazyBird.hex";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ALTSYNCRAM";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 10;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 26435;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 24;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = 2048'h8FFFFFE00FFFFFFFF82C0BFFC7FFFC7FFA0C037FFE1FFFFFFFFFFC1FE0000FFFF007FE1FFE0C383FE3FF083FFFFFFFE0706FFF8FFFE3FFEC0E0DFFF87FFFFFFFFFE0FF0F8003FFF01FF0FFF803E1FF1FFC61FFFFFFFF83417F3F1FFF1F9FD06037FFE1FFFFFFFFFFCFFFFFF003FFF03F87FFFC1F1FF8FFE70FFFFFFFFC0105F01E3FF8F01F41105FFF8FFFFFFFFFFFFFFFFFF83FFFE0F83FFFF878FFC7FFFC3FFFFFFFF07037E03C7FC780FD83817FFF3E3FFFFFFFFCFFFFBFE3FFFFC1E1FFFFF1C7FE3FFFE0FFFFFFFFC1F0FFF878FE3C3FFE0405FFFCE07FFFFFFFC1FFFC1FCFFFFF870FFFFF8E3FF1FFFF83FFFFFFFF0083FFF0F1F1E1FFF83C17FFF107FF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = 2048'hFFBFFE0FFFF033BFFFFF083FFFFC71FF87FFFE07FFFFFFFC020BFFE1E38F0FFFA0E05FF800FFFFFC3FF03FFFCCC7FFFFFC01FFFFE0071C3FFFFC1FFFFFFFF0F82FFFC3C4787FFE83E17F800FFC7FE07F81FFFF331FFFFFF80FFFFF803871FFFFF0FFFFFFFF8060BFCF8783C3E7FA0F85FC00FFE0FF00FC0FFFFCC667FFFFF03FFFFF80E18FFFFFE7FFFFFFFE0082FC078F1E3C07E82007F01DFF07F801F07FFFF3018FFFFFC1FFFFFE039E7FFFFF1C7FFFFFF8060BF80F1C71E03FA0801FFFE1F81FFF0783FFFFCC661FFFFF07FFFFF86FF1FFFFFC61FFFFFFF0F82FFF1E318F1FFE82017FFE01CCFFFF0C0FFFFF019EFFFFF80FFFFFF3FF8FFFFFF10F803FFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = 2048'hC1E0BFFE3C4478FFFA0F05FFF83E37FFFF107FFFFC047FFFFFE03FFFFF883E7FFFFC003C03FFFF0083FFFC7803C7FFF81817FFE7F99FFFFE03FFFFF001FFFFFF807FFFF00463FFFFE001E03FFFFC000FFFF8F01E3FFFE0005FFFFF8CFFFFFC0FFFFFCC1FFFFFFF1DFFFF80798FFFFF000F01FFFFF00037FFF1C471FFFD80017FF83C67FFFFF83FFFFF38FFFFFFFFFDFFFE78847FFFFC00781FFFFFC0005F81E0380F03F40005F803C79FFFFFC1FFFFFCE3FFFFFFFFE3FFFFCC03FFFFE003C0FFFFFF8001FE03C1F0780FF00037800C7FFFFFFE0FFFFFF39FFFFFFFFE0FFFFE601FFFFF000C0FFFFFFE0006FFC787C3C7FEC000DC0007FFFFFFF83FFFFFCCFFFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = 2048'hFFFFE07FFFF000FFFFFC10207FFFFFF8000BFF8F0F1E3FFA000360003EFFFFFFC07FFFFF07FFFFFFE303FFFF0087FFFFFFC007FFFFFFE0003FFF1E18F1FFF8000D0001F3FFFFFC00FFFFFE1FFFFFFF003FFFFC073FFFFFFF007FFFFFFFC0005FFE3C078FFF400074001B8CFFFFC001FFFFFC3C1FFFFC0FFFFFFE19FFFFFFF007FFFFFFFF0001BFFC783C7FFB0C01D8F0E071FFFE00FFFFFFF1E0FFFFF9FFFFFFF9CFFFFFFF00FE3FFFFFFC0006FFF8F1E3FFEC30077FC703C7FFF007FFFFFFE707FFFFFFF0FFFFFE7FCFFFF803F3FFFFFFF8137DFFF1C71FFF78C03DFE00071FFFC01FFFFFFFF83FFFFFFF07FFFFF3FC0FFFF01F8FFFFFFFE0677BFFE318FFFB;
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u_data_drive|rom_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_drive|rom_address [12],\u_data_drive|rom_address [11],\u_data_drive|rom_address [10],\u_data_drive|rom_address [9],\u_data_drive|rom_address [8],\u_data_drive|rom_address [7],\u_data_drive|rom_address [6],\u_data_drive|rom_address [5],\u_data_drive|rom_address [4],
\u_data_drive|rom_address [3],\u_data_drive|rom_address [2],\u_data_drive|rom_address [1],\u_data_drive|rom_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../CrazyBird.hex";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ALTSYNCRAM";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 26435;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 24;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'hFF00F7F818067FFFF0FFFFFFFF23FFFFFF18FFFFFE0F003FFFF0787FFFFFFF9FFCAFFFC447FFC87C03DFC0E11DFFFFC3FFFFFFFE1FFFFFF00FFFFFE0007FFFFFC383FFFFFFFF7FD8DFFF803FFF60E81F7E030C7FFFFE1FFFFFFFF9FFFFFF003FFFFE000FFFFFFF3C0FFFFFFFFC7F019FFF01FFF303B07DF19C30FFFFF87FFFFFFFE5FFFFF800FFFFF8003FFFFFFFE07FFFFFFFFBF3833FFE0FFF980FC3F78720E3FFFFE1FFFFFFFF03FFFFE383FFFFE0007FFFFFFE03FFFFFFFFFEE0037FFC7FFD800B0FDC3C038FFFFF8FFFFFFFF81FFFFFFF0FFFFFFE00FFFFFFE01FFFFFFFFFC380067FF1FFCC800C7F60F8071FFFFE3FFFFFFFE0FFFFFFFF3FFFFFFFC0FF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'hFFFF01FFFFFFFFFF80000EFFC7FEE60013FD878C3E7FFFFDFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFE000C0E7FFFCE58000FF438F1FFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFC00300F3FF9E360007FC00F0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFF8005F0FC07E1B8003FF41F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFF001E007FFC1FE001FFD9F81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFE03E01E00001D800FFF7FC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFC1F001E06207EC07FFDFF03FFFFFFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFF86000DC1D80F203FFF7FE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003C03C03D01FFFDFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000F807007E0FFFF7FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0007801C00707FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001C00180303FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8002C01E0003FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'hFFF000F0068001FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007001C001FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01000F001FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000003FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000007FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N0
cycloneive_lcell_comb \u_data_drive|rgb_data~13 (
// Equation(s):
// \u_data_drive|rgb_data~13_combout  = (!\u_data_drive|flag_enable_out2~6_combout  & ((\u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout )) # 
// (!\u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout )))))

	.dataa(\u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\u_data_drive|flag_enable_out2~6_combout ),
	.datac(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datad(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.cin(gnd),
	.combout(\u_data_drive|rgb_data~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_data_drive|rgb_data~13 .lut_mask = 16'h3120;
defparam \u_data_drive|rgb_data~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N13
dffeas \u_vga_dirve|rgb[10] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|rgb[10]~9_combout ),
	.asdata(\u_data_drive|rgb_data~13_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u_vga_dirve|valid_area~combout ),
	.sload(\u_data_drive|states_current.states_3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|rgb [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|rgb[10] .is_wysiwyg = "true";
defparam \u_vga_dirve|rgb[10] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y45_N0
cycloneive_ram_block \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_drive|rom_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_drive|rom_address [12],\u_data_drive|rom_address [11],\u_data_drive|rom_address [10],\u_data_drive|rom_address [9],\u_data_drive|rom_address [8],\u_data_drive|rom_address [7],\u_data_drive|rom_address [6],\u_data_drive|rom_address [5],\u_data_drive|rom_address [4],
\u_data_drive|rom_address [3],\u_data_drive|rom_address [2],\u_data_drive|rom_address [1],\u_data_drive|rom_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file = "../CrazyBird.hex";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ALTSYNCRAM";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 26435;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 24;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'h3FFE7FD0A7FFFFFFFA5D47FFEBFFF8BFFE4D0B7FFE2FEFFFFFFFFD9FC9156DFFEB03FCAFFCE87D7FE1FFBC5FFFFFFFE9F06FFFF7FFC9FFE80335FFFDBFFFFFFFFFF77EA9386DFFD01FFDFFF721E8FF2FFC93FFFFFFFF27A0FCDEBFFE0F6FA13C17FFE3FFFFFFFFFFEFF97F9123FFF95E8FFFE74E17F87FFD97FFFFFFFE0862FD6F7FF37D7E8672DFFF2F9FFFFFFFFF7FFFEFD5C7FFF0F55FFFF8F27FFFFF1E5FFFFFFFE94807F818FFAF07FC01907FFF593FFFFFFFF0FFFF63E7FFFFEAD1FFFFE3CBFF9FFFC4FFFFFFFFAAC69FCA3DFF5CE7F382A9FFF87D3FFFFFFFA1FFFE6DFFFFFF63AFFFFFDE9FF0FFFFEFFFFFFFFEC5027FFDFBF8E3FFE93CA7FEE0A0FF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'hFECFFE87FFE56F7FFFFE3C1FFFFF4CC7DBFFFC13FFFFFFF9074DFFF2D5D69FFFE5A09FFB83BFBFF89FF47FFFE18DFFFFF822FFFFE74FF97FFFF70FFFFFFFE1546FFFF3EA3DFFFE64E87F4E07FFBFA47F66FFFF2FBFFFFFF41FFFFF813063FFFFE0FFFFFFFFC1B11F37C3E387DBF11B45FDA17FC0FF127E9FFFFD6D13FFFFEA5FFFFF98539FFFFFFB4FFFFFFF13A47D73C79C5CD7C43237E82CFE1FF040F8FFFFF31897FFFFB9FFFFFD957D3FFFFF0AFFFFFFFF2311FC068D32C2DF95D05FC3E575AFFCC3E5FFFFC30E7FFFFF17FFFFF0E7E8FFFFFE40F82FFFF09C4FFC0E209707FEC1E87FFEABA7FFFEDE3FFFFE41BA7FFFF097FFFFE3BFBFFFFFA88F4E7FFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h82A4DFFF1884B8FFF66C95FFFDA177FFFCA6FFFFF820BBFFFFE03FFFFFA4BBFFFFFA2AF8C1FFFE69867FF8742DCBFFC80867FFC3E0AFFFFD39FFFFE322FFFFFF21FFFFDA6EF7FFFFC842D54FFFFE8089FFF4E41E3FFF71069FFE07BEFFFFFBB7FFFF98AFFFFFFF757FFF1F2BDFFFFF101688FFFFF63907C2F98069E8FD904A7FF83773FFFFF07FFFFF3CFFFFFFFDF9FFFDF98E3FFFFF42FD6FFFFFF1022FB9E05C0EF3E8A32DE793070FFFFFF8FFFFF8E9FFFFFFFFE5FFFBB221FFFFC283807FFFFF8AD4BDE982F870FFAA3217C8661F7FFFFC97FFFFFBFFFFFFFFF91FFFFCCA3FFFFFC4B823FFFFFC0380FD034FE1857E8102D408D3DFFFFFF8DFFFFFDC7FFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'hFFF9F07FFFEAC2FFFFFCEA157FFFFFFA1407FF469E0C1FFC10535E011EFFFFFF493FFFFF3FFFFFFFDFA3FFFFA1D7FFFFF1700FFFFFFFF105BFFE8F71E3FFFC804D0225F33FFFFD293FFFFE4F03FFFF96CFFFFEA61FFFFFFC12DFFFFFFF80B0EFFE3E4F8FFF696832BA6C27FFFFA44AFFFFFE7DAFFFFB2AFFFFF700FFFFFFFA1D87FFFFFFA2127FFE705C7FFC0DDFDB817BF5FFFD6217FFFFFFE17FFFF73F7FFFFFA7FFFFFF54BE5FFFFFFA0097FFF9F1D3FFFE003F7FAC6FBBFFF4C3FFFFFFE287FFFFFFF8FFFFF77F61FFF02FE1FFFFFFF2356CFFE1AA0FFE34E81DFE920A9FFF99AFFFFFFFFC3FFFFFEFDBFFFFEFC167FFECBE5FFFFFFFD1215BFFC7BC7FF9;
// synopsys translate_on

// Location: M9K_X78_Y44_N0
cycloneive_ram_block \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u_data_drive|rom_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_drive|rom_address [12],\u_data_drive|rom_address [11],\u_data_drive|rom_address [10],\u_data_drive|rom_address [9],\u_data_drive|rom_address [8],\u_data_drive|rom_address [7],\u_data_drive|rom_address [6],\u_data_drive|rom_address [5],\u_data_drive|rom_address [4],
\u_data_drive|rom_address [3],\u_data_drive|rom_address [2],\u_data_drive|rom_address [1],\u_data_drive|rom_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../CrazyBird.hex";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ALTSYNCRAM";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 26435;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h6FDD77F8B2A57FFF9E7FFFFFFEA9FFFFFDE83FFFF950AF5FFFE4AD3FFFFFFFC3777FFF9A83FFFD9803DFE570BCFFFFE3FFFFFFFEDFFFFFF9A3FFFFD6105FFFFFC983FFFFFFFF2EB34FFF845FFE70E01F7F733A33FFFC6FFFFFFFF5FFFFFCC43FFFFC24ADFFFFFE4E67FFFFFFFD7921BFFF9AFFFAB6D07DEA4CD5FFFFF87FFFFFFFEBFFFFFC7B7FFFF8391FFFFFFDB47FFFFFFFFC93CD1FFE0FFF367223F78272E5FFFFDEFFFFFFFF83FFFFCFABFFFFDFA13FFFFFF903FFFFFFFFF074DE7FF83FFCD0161FDEB9DD8FFFFF5FFFFFFFFA2FFFFFFFDFFFFFC6781FFFFFC06FFFFFFFFFDA002BFFF1FFF7843CBF7C7106EFFFFE7FFFFFFFF77FFFFFFF8FFFFFFCA0FF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'hFFFF8BFFFFFFFFFF10114FFFD7FDCA168FFDAF327EBFFFF9FFFFFFFF33FFFFFFFFFFFFFFFF9FFFFFF11FFFFFFFFFFE6099AB1F1F9964950FF2533FFBFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFF98FFFFFFFFFFFC3A6A3382431A1436FFD48B1FFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF82FFFFFFFFFFFC900D0C2095D6694BFF6AE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFF1C6946A82A85A704FFD2728FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFC05B8AE4CD40E879FFF7FC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFE10D8A40A524594FFFDFF21FFFFFFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFF9A4600C3E311127FFF7FC8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFE10A953A20349A4FFFDFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC4425EE8AC85647FFF7FF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9803522A90F2FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD990D05410007FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC827E96E1287FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'hFFF820220C50C7FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF52C03AC447FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF820444C85FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5081190CFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEA8304BAFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCB8B97FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0E4FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N14
cycloneive_lcell_comb \u_vga_dirve|rgb[0]~10 (
// Equation(s):
// \u_vga_dirve|rgb[0]~10_combout  = (\u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout )) # 
// (!\u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout )))

	.dataa(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datab(\u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(gnd),
	.datad(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\u_vga_dirve|rgb[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|rgb[0]~10 .lut_mask = 16'hBB88;
defparam \u_vga_dirve|rgb[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N2
cycloneive_lcell_comb \u_vga_dirve|rgb~39 (
// Equation(s):
// \u_vga_dirve|rgb~39_combout  = (!\u_vga_dirve|addr_v [5] & (\u_data_drive|flag_enable_out1~5_combout  & (\u_vga_dirve|addr_v [4] & \u_vga_dirve|addr_v [6])))

	.dataa(\u_vga_dirve|addr_v [5]),
	.datab(\u_data_drive|flag_enable_out1~5_combout ),
	.datac(\u_vga_dirve|addr_v [4]),
	.datad(\u_vga_dirve|addr_v [6]),
	.cin(gnd),
	.combout(\u_vga_dirve|rgb~39_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|rgb~39 .lut_mask = 16'h4000;
defparam \u_vga_dirve|rgb~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N24
cycloneive_lcell_comb \u_vga_dirve|rgb~40 (
// Equation(s):
// \u_vga_dirve|rgb~40_combout  = (\u_data_drive|always2~12_combout  & (((\u_data_drive|always2~19_combout  & \u_data_drive|rgb_data~8_combout )) # (!\u_data_drive|always2~9_combout )))

	.dataa(\u_data_drive|always2~9_combout ),
	.datab(\u_data_drive|always2~12_combout ),
	.datac(\u_data_drive|always2~19_combout ),
	.datad(\u_data_drive|rgb_data~8_combout ),
	.cin(gnd),
	.combout(\u_vga_dirve|rgb~40_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|rgb~40 .lut_mask = 16'hC444;
defparam \u_vga_dirve|rgb~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N14
cycloneive_lcell_comb \u_vga_dirve|rgb~45 (
// Equation(s):
// \u_vga_dirve|rgb~45_combout  = (\u_data_drive|always2~7_combout  & (\u_data_drive|always2~4_combout  & \u_vga_dirve|rgb~40_combout ))

	.dataa(\u_data_drive|always2~7_combout ),
	.datab(gnd),
	.datac(\u_data_drive|always2~4_combout ),
	.datad(\u_vga_dirve|rgb~40_combout ),
	.cin(gnd),
	.combout(\u_vga_dirve|rgb~45_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|rgb~45 .lut_mask = 16'hA000;
defparam \u_vga_dirve|rgb~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N4
cycloneive_lcell_comb \u_vga_dirve|rgb~41 (
// Equation(s):
// \u_vga_dirve|rgb~41_combout  = (\u_data_drive|states_current.states_2~q  & (\u_vga_dirve|rgb~39_combout  & ((\u_data_drive|Mux18~9_combout )))) # (!\u_data_drive|states_current.states_2~q  & (((\u_vga_dirve|rgb~45_combout ))))

	.dataa(\u_data_drive|states_current.states_2~q ),
	.datab(\u_vga_dirve|rgb~39_combout ),
	.datac(\u_vga_dirve|rgb~45_combout ),
	.datad(\u_data_drive|Mux18~9_combout ),
	.cin(gnd),
	.combout(\u_vga_dirve|rgb~41_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|rgb~41 .lut_mask = 16'hD850;
defparam \u_vga_dirve|rgb~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N15
dffeas \u_vga_dirve|rgb[0] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|rgb[0]~10_combout ),
	.asdata(\u_vga_dirve|rgb~41_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u_vga_dirve|rgb[0]~25_combout ),
	.sload(!\u_data_drive|states_current.states_3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|rgb [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|rgb[0] .is_wysiwyg = "true";
defparam \u_vga_dirve|rgb[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y43_N0
cycloneive_ram_block \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u_data_drive|rom_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_drive|rom_address [12],\u_data_drive|rom_address [11],\u_data_drive|rom_address [10],\u_data_drive|rom_address [9],\u_data_drive|rom_address [8],\u_data_drive|rom_address [7],\u_data_drive|rom_address [6],\u_data_drive|rom_address [5],\u_data_drive|rom_address [4],
\u_data_drive|rom_address [3],\u_data_drive|rom_address [2],\u_data_drive|rom_address [1],\u_data_drive|rom_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../CrazyBird.hex";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ALTSYNCRAM";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 26435;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 24;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'hF68077F0180C3FFF107FFFFFFF20FFFFFFB99FFFFB04805FFFC0303FFFFFFFC6D13FFF9443FFFBEA07DFC0E209FFFFC1FFFFFFFE0FFFFFC807FFFF800081FFFFC541FFFFFFFF0F396FFF001FFEF0FC1F7E278C37FFFF0FFFFFFFF37FFFFE001FFFFD000BFFFFFE3C1FFFFFFFFFE480FFFE00FFFE87E0FDF18839FFFFF87FFFFFFFC1FFFFF801FFFFF0003FFFFFFCE0BFFFFFFFFBEFC57FFC07FFF403E3F78E61C1FFFFE1FFFFFFFF03FFFFF741FFFFF000FFFFFFFE05FFFFFFFFF06E0F7FF83FFDC0031FDC1E0307FFFF87FFFFFFF41FFFFFFF07FFFFCD017FFFFFD03FFFFFFFFF9E8004BFFBFFA0003E7F41F00F3FFFFE1FFFFFFFE0FFFFFFFCDFFFFFF9717F;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'hFFFF00FFFFFFFFFF80060CBFFFF86A0021FD83403CFFFFFEFFFFFFFF0BFFFFFFFFFFFFFFFFE3FFFFF80FFFFFFFFFFF001C34FFFF64FC001FF00C40F9FFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFF8005A3751955DF0003FD01507FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFF8007012BFAAE5C003FF00E83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFE01BF8727C88E0001FFD4703FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFC03E81CC0D07E0007FF67E07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFC1B80430C102D007FFDFF87FFFFFFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF84000C02B817C03FFF7FE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00003501401F00FFFDFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000180E807F0FFFF7FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001203E00787FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4001900280285FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000080020001FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'hFFE80140058002FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF802000E003FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000F803FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00001400FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000003FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAC006BFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4E5FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y43_N0
cycloneive_ram_block \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_drive|rom_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_drive|rom_address [12],\u_data_drive|rom_address [11],\u_data_drive|rom_address [10],\u_data_drive|rom_address [9],\u_data_drive|rom_address [8],\u_data_drive|rom_address [7],\u_data_drive|rom_address [6],\u_data_drive|rom_address [5],\u_data_drive|rom_address [4],
\u_data_drive|rom_address [3],\u_data_drive|rom_address [2],\u_data_drive|rom_address [1],\u_data_drive|rom_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file = "../CrazyBird.hex";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ALTSYNCRAM";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 26435;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 24;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = 2048'h4FFEFFC00FFFFFFFF03819FFA7FFFEBFF302017FFC3FFFFFFFFFFE2FF00018FFF00FFF1FFD1A5C1FF1FF081FFFFFFFE1487FFF6FFFF9FFFC060DFFF8FFFFFFFFFFE1FE184000FFC80FE07FF005E2FF0FFC01FFFFFFFF0181FCDE8FFF8F67F07C17FFC3FFFFFFFFFFC7FEFFBE05FFE01F07FFF83F8FF9FFE787FFFFFFFE020DF54F1FFF655F6060DFFFC7CFFFFFFFFFBFFFFFFCCFFFC0FC1FFFF43CFFC3FF9C1FFFFFFFF02C0FC0183FCF007E04C37FFE3C0FFFFFFFF8FFFF8BF7FFFFC0C1FFFFE0A7FC3FFFF17FFFFFFF81A0DFF63C7C58DFF70901FFFCD03FFFEFFF81FFF80D8FFFFF820FFFFF973FE0FFFF82FFFFFFFF0440FFFC68E0C3FFE04617FF020BFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = 2048'hFF8FFE0FFFF0731FFFFE047FFFF801E78FFFFE03FFFFFFF83205FFF0D1171FFFC0381FEC00DF9FF83FF07FFFC186FFFFFE00FFFFF00E8E1FFFFC2FFFFFFFE16017FFF1A431FFFD81E07E0003FA3FC03F03FFFF238FFFFFF007FFFFC03830FFFFF97FFFFFFFC3A0FF37C34187D9FE0345F8017FD1FD007E07FFFCC403FFFFF03FFFFE00C3CFFFFFE39FFFFFFF0383FF7FC68C5ADFF81417F836FF83F003F07FFFF10007FFFFC0FFFFFC010E7FFFFF9C3FFFFFFC040FFB068872C13F60185FF0F2FC1FEC0701FFFFA8013FFFFF03FFFFF41463FFFFF8A0F83FFFF0A837FE0E11970FFD05A07FFD01E0FFFF0607FFFF838D7FFFF01FFFFFE10F47FFFFE307803FFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'h83105FFD1840B87FF40801FFF06703FFFF207FFFFE0E7FFFFFC03FFFFD041E7FFFFB807C06FFFF00C4FFFC7405CFFFE01C17FFFDF21FFFFF01FFFFFB01FFFFFF067FFFE00AF1FFFFC001E01FFFFC000DFFFCE00E3FFF70001FFF5F40FFFFFE07FFFFE60FFFFFFE0AFFFF80391FFFFF800703FFFFE8000FF0F98A79E1FE00017E141CF3FFFFF07FFFFE907FFFFFFFFEFFFF2148FFFFF8007007FFFFE000DF7AE2308E75F6000DE004A5BFFFFF80FFFFFC77FFFFFFFFB3FFFDE007FFFFC00180FFFFFF0001FC0981E0700FF80017801E1F7FFFFF0FFFFFF11FFFFFFFF81FFFFD300FFFFE001A03FFFFFE0005FF830FE183FFC000DC0001FFFFFFF01FFFFFC2FFFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'hFFF8C0BFFFE101FFFFFA0040FFFFFFF00019FFC61E0C3FF3000140005DFFFFFF80BFFFFF27FFFFFFC005FFFE004BFFFFFCE003FFFFFFE0000FFF8C6063FFE4001D0000E97FFFFA007FFFFE2F83FFFE011FFFFC027FFFFFFE003FFFFFFF8000DFFE38038FFE60003404315C7FFFA003FFFFFE1E0FFFF817FFFFF023FFFFFFC00BD7FFFFFF0002FFFE7C3C7FFE0401DD384460FFFC005FFFFFF1C07FFFF7FDBFFFF95FF3FFFF00BC3FFFFFFC001AFFF9E0F3FFE830077F8601C7FFF007FFFFFFFE0BFFFFFFC1FFFFE6FF03FFFC07F0FFFFFFF03E79FFE1C70FFF1B601DFF000B0FFFA41FFFFFFFCC5FFFFFEF03FFFFC3E807FFE00E1FFFFFFFC173C7FFC71C7FFE;
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N0
cycloneive_lcell_comb \u_vga_dirve|rgb[1]~11 (
// Equation(s):
// \u_vga_dirve|rgb[1]~11_combout  = (\u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ))) # 
// (!\u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ))

	.dataa(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datab(\u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(gnd),
	.datad(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.cin(gnd),
	.combout(\u_vga_dirve|rgb[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|rgb[1]~11 .lut_mask = 16'hEE22;
defparam \u_vga_dirve|rgb[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N1
dffeas \u_vga_dirve|rgb[1] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|rgb[1]~11_combout ),
	.asdata(\u_vga_dirve|rgb~41_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u_vga_dirve|rgb[0]~25_combout ),
	.sload(!\u_data_drive|states_current.states_3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|rgb [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|rgb[1] .is_wysiwyg = "true";
defparam \u_vga_dirve|rgb[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_drive|rom_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_drive|rom_address [12],\u_data_drive|rom_address [11],\u_data_drive|rom_address [10],\u_data_drive|rom_address [9],\u_data_drive|rom_address [8],\u_data_drive|rom_address [7],\u_data_drive|rom_address [6],\u_data_drive|rom_address [5],\u_data_drive|rom_address [4],
\u_data_drive|rom_address [3],\u_data_drive|rom_address [2],\u_data_drive|rom_address [1],\u_data_drive|rom_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file = "../CrazyBird.hex";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ALTSYNCRAM";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 26435;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 24;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'h77FCFFDFF7FFFFFFFFD3FFFF9FFFFF3FFFF3FF7FFFFFFFFFFFFFFBFFDFFFFBFFEFFFFDEFFFF7FFFFDFFEFFFFFFFFFFDFAF9FFF1FFFF5FFF3FDF5FFF7FFFFFFFFFFFFFFF87FFDFFEFEFEF7FF7FFDFFEFFFFFEFFFFFFFF7FBFBECE7FFFEE6FBF9FD7FFFFFFFFFFFFFFF7FCFFDFFFFFEFFF7BFFFBFFEFF7FFDFF7FFFFFFFFFEFFFABEFFFC7ABFFEAFDFFFF7FFFFFFFFFF3FFFFFFFCFFFDFFFFFFFFFFF7FBFFFFBFFFFFFFFFFCFDFDFFBFFF7FF7F7FFF7FFEDDDFFFFFFFFBFFFF57FFFFFFBFDEFFFFEFFBFDDFFFFFFFFFFFFFFE6F1FFDFBFF9F7FF0FBFDFFFB7FBFFFFFFFFFFFFFEEB7FFFF7BFFFFFF7DDFEEFFFF7FFFFFFFFEFB7E7FFBE7FEFFFFCFFFE7FFEEF9FF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'hFFDFFDF7FFEFFD5FFFFEF7FFFFFFAEFF7FFFFDFBFFFFFFFBFDFFFFFFCFE7FFFF7F3F9FF7FFBFFFFBDFEFFFFFB3FFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFEE7FFFFFEF9BBEFFFFFC3E7F7FF7FFFFDFBFFFFFFEDDF9FFFFFFF7FFFFFFD7AFFFFFFFFFFFFFFFFF9FFFB3FF3DFF9BFFFC3DFBFF3FFFFFFFFFFFFFFB39FBFFFFEFFFFFFF7F5FF7FFFFFB9FFFFFFFFD7FFE8FBE6F9F2FFFDFF7FFEBFFFBFFFFEFBFFFEEFF7FFFFFFEFFFFFFFD6DBFFFFFEBBFFFFFFFFBFFF7FE7FECFFDFFF7FDFE1DE7FFFF0FBFDFFFFF39FFFFFFEFFFFFFFF9EFFFFFFFFDFE82FFFFFFFFFFEFFFF66EFFFFC7E7FFFFEF37FFEFFFFFFFFFF7D7FFFFFFFFFFFEDFFFFFFFFEEF77FFFFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'hBE1FFFFCFBBB377FFFF7F9FFF7E7EBFFFEEFBFFFFFFBFFFFFFDFFFFFFE77FFBFFFFFFFFBFDFFFEFFFA7FFBB3F9B3FFCFE7E7FFFBF77FFFFFFDFFFFFFFFFFFFFFFFBFFFEFFBFDFFFFFFFFDFDFFFFBFFF1FFF36FEDDFFF0FFFDFFF8FFF7FFFFFFFFFFFFFE7FFFFFEFAFFFF7FBF7FFFFFFFFEFEFFFFFFFFDFE1E6BFE6F0FF7FFF7FE7FBBBFFFFF7FFFFFFFF7FFFFFFD7AFFFF977BFFFFFBFFB7EFFFFFFFFFFF07DFFFF789FFFFFDF7FDFFFFFFFFFFFFFFFBFFFFFFFFFFDFFFFFFBFFFFFFFFFDBF7FFFFF7FFFBFF7FFFFBFF7B7FFD77FF3BEFFFFFFF7FFFFEFEFFFFFFFFDFFFFFFBFFFFFFFFFFFF7FFFFFDFFFBFFBFFFFFFBFF3FFF5FFFFBFFFFFFF7FFFFFFBF7FFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'hFFFFDFFFFFCFFF7FFFFFEFDFBFFFFFFFFFFFFF3FFEFFDFFFFFFF5FFFFFFFFFFFBFFFFFFFFBFFFFFFDCFFFFFEFF7FFFFFF8FFFBFFFFFFFFFFEFFE7FB7FCFFEBFFFCFFFEFD3FFFFBFF7FFFFFFFC7FFFFFFDFFFFFFAFFFFFFFEFFBFFFFFFFBFFFFFFDDFFF77FFFFFFB3FFF5FB7FFFFFFFFFFFFBFBFFFFFFF7FFFFF9F7FFFFFFEFFBEFFFFFFEFFFD7FF9BFFBBFFDF3FED77FDFAFFFFDFF2FFFFFEEDFFFFFFF7E7FFFF7BFFFFFFEFFFEDFFFFFFFFFEB7FF67FCDFFDFEFFF7FFEFDBBFFEFFBFFFFFFDFFFFFFFFFEFFFFFCDFFB7FFFFFFEDFFFFFFF7E9B7FFFEFEFFFFF79FDDFFFFF9EFFFFFFFFFFFFFDFFFFFFFFEFBFFFFEDF3F7FFFFEF7FFFFFFFFEFE97FFF9F3FFFD;
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u_data_drive|rom_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_drive|rom_address [12],\u_data_drive|rom_address [11],\u_data_drive|rom_address [10],\u_data_drive|rom_address [9],\u_data_drive|rom_address [8],\u_data_drive|rom_address [7],\u_data_drive|rom_address [6],\u_data_drive|rom_address [5],\u_data_drive|rom_address [4],
\u_data_drive|rom_address [3],\u_data_drive|rom_address [2],\u_data_drive|rom_address [1],\u_data_drive|rom_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../CrazyBird.hex";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ALTSYNCRAM";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 26435;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 24;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h307FF7F7E7FFBFFFEF7FFFFFFFDDFFFFFEEF7FFFFDF0FFFFFFEFF7FFFFFFFFEA8B7FFFEBBFFFFFB3FFDFBF5EFAFFFFBFFFFFFFFFEFFFFFEFF7FFFFDFFFBFFFFFBFFDFFFFFFFEA5366FFFFFFFFEEFF7EF7DFFF7BFFFFFEFFFFFFFFF7FFFFEFFFFFFFFFFFFFFFFFFDBFFFFFFFFFEC8FEFFFFFFFFFE7FCFFDEEEBFFFFFFF7BFFFFFFFDBFFFFF7FFFFFFF7FFDFFFFFFFFFFFFFFFFFF7FD397FFFFFFFF3FA1DF77EDFDFFFFFDFFFFFFFFEFFFFFFFDFFFFFFFFFFFFFFFFFDFFFFFFFFFFF09FF6BFFFFFFAFFF5FFDBDFFDF7FFFF77FFFFFFFFEFFFFFFEF7FFFFFFFF3FFFFFFFFFFFFFFFFFE47FFFFFFFFFFF7FC7FF7FF7FEFFFFFDFFFFFFFFFF7FFFFFFEDFFFFFFCBFFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'hFFFEFEFFFFFFFFFF7FFFF5FFEFFD51FFEDFDFFF3DDFFFFFAFFFFFFFEFFFFFFFFFFFFFFFFFFC7FFFFF7F7FFFFFFFFFFFFFBDDBFBFB783FFFFF7D72FFFFFFFFFFFFFFFFBBFFFFFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFFFFFF95DDCFE7F40FFFFFDFF7FFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFF7FFAEF73F9D243FFDFF3E7FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFEFFFDFB9FF3681FFEFFD6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFDFFF7ED3F2FFA7FF7FF7FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDEFFFFFFFFFFFFFFC7FEDF9FFB43FFFFDFFFFFFFFFFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7FFFFFFFFFFFFFDFFF2BF97EDFFFFFF7FDEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFCAFDFFCAFEFFFDFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFE7F27F8DF7FFF7FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF8FFC9FFEFBFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2FFE7FDFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFBFE7FFFDFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'hFFFFFFAFF97FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFEFFE3FFEFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFF27FEFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFEFFDFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFF9FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFE7FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8E3FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N26
cycloneive_lcell_comb \u_vga_dirve|rgb[2]~12 (
// Equation(s):
// \u_vga_dirve|rgb[2]~12_combout  = (\u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout )) # 
// (!\u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout )))

	.dataa(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datab(\u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(gnd),
	.datad(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\u_vga_dirve|rgb[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|rgb[2]~12 .lut_mask = 16'hBB88;
defparam \u_vga_dirve|rgb[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N27
dffeas \u_vga_dirve|rgb[2] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|rgb[2]~12_combout ),
	.asdata(\u_vga_dirve|rgb~41_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u_vga_dirve|rgb[0]~25_combout ),
	.sload(!\u_data_drive|states_current.states_3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|rgb [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|rgb[2] .is_wysiwyg = "true";
defparam \u_vga_dirve|rgb[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_drive|rom_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_drive|rom_address [12],\u_data_drive|rom_address [11],\u_data_drive|rom_address [10],\u_data_drive|rom_address [9],\u_data_drive|rom_address [8],\u_data_drive|rom_address [7],\u_data_drive|rom_address [6],\u_data_drive|rom_address [5],\u_data_drive|rom_address [4],
\u_data_drive|rom_address [3],\u_data_drive|rom_address [2],\u_data_drive|rom_address [1],\u_data_drive|rom_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file = "../CrazyBird.hex";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ALTSYNCRAM";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 26435;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 24;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = 2048'h8FFFFFE00FFFFFFFF82C0BFFC7FFFC7FFA0C037FFE1FFFFFFFFFFC1FE00007FFF007FE1FFE0C383FE3FF003FFFFFFFE0706FFF8FFFE3FFEC0E0DFFF87FFFFFFFFFE0FF078003FFF01FF0FFF803E1FF1FF861FFFFFFFF83417F3F1FFF1F9FD06037FFE1FFFFFFFFFFCFFFFFE003FFF03F87FFFC1F1FF8FFE30FFFFFFFFC0105F01C3FF8F01F41105FFF8FFFFFFFFFFFFFFFFFF83FFFE0783FFFF878FFC7FFFC3FFFFFFFF07037E03C7FC380FD83817FFF3E3FFFFFFFFCFFFFBFE3FFFFC1E1FFFFF1C7FE3FFFE0FFFFFFFFC1F0FFF870FE3C3FFE0405FFFCE07FFFFFFFC1FFFC1FCFFFFF8707FFFF8E3FF1FFFF81FFFFFFFF0083FFF0F1F1E1FFF83C17FFF107FF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = 2048'hFF3FFE0FFFF033BFFFFF083FFFFC71FF87FFFE07FFFFFFFC020BFFE1E38F0FFFA0C05FF8007FFFFC3FF03FFFCCC7FFFFFC01FFFFE0071C3FFFF81FFFFFFFF0F82FFFC3C4787FFE83C17F800FFC7FE07F81FFFF331FFFFFF80FFFFF803871FFFFF0FFFFFFFF8060BFCF8783C3E7FA0F81FC00FFE0FE00FC0FFFFCC667FFFFF03FFFFF80E18FFFFFC7FFFFFFFE0082FC070F1E3C07E82007F01DFF07F801F07FFFF3018FFFFFC1FFFFFE039E7FFFFF1C7FFFFFF8060BF80F1C71E03FA0801FFFE1F81FFF0783FFFFCC661FFFFF07FFFFF86FF1FFFFFC61F7DFFFE0702FFF1C318F1FFE82017FFE01CCFFFF0C0FFFFF019EFFFFF80FFFFFF3FF8FFFFFF10F803FFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'hC1E0BFFE3C4478FFFA0F05FFF81E37FFFF107FFFFC047FFFFFE01FFFFF883C7FFFFC003C03FFFF0003FFFC7803C7FFF81817FFE7F99FFFFE03FFFFF001FFFFFF807FFFF00463FFFFE001E03FFFFC000FFFF8F01E3FFFE0005FFFFF8CFFFFFC0FFFFFCC1FFFFFFF1DFFFF80718FFFFF000F01FFFFF00037FFF1C431FFFD80017FF83C67FFFFF83FFFFF38FFFFFFFEFDFFFE78847FFFFC00781FFFFFC0005F81E0380F03F40005F803C39FFFFFC1FFFFFCE3FFFFFFFFE3FFFFCC03FFFFE003C0FFFFFF80017E03C1F0780FD00037800C7FFFFFFE0FFFFFF39FFFFFFFFE0FFFFE601FFFFF000C0FFFFFFE0006FFC787C3C7FEC000D80007FFFFFFF83FFFFFCCFFFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'hFFFFE07FFFF000FFFFFC10207FFFFFF8000BFF8F0F1E3FFA000360003E7FFFFFC07FFFFF07FFFFFFE303FFFF0087FFFFFFC007FFFFFFE00037FF1E18F1FFD8000D0001F3FFFFFC00FFFFFE1FFFFFFF003FFFF8073FFFFFFF007FFFFFFFC0005FFE3C078FFF400074001B8CFFFFC001FFFFFC3C1FFFFC0FFFFFFE19FFFFFFF007FFFFFFFF0001BFFC783C7FFB0C01D8F0E071FFFE00FFFFFFF1E0FFFFF8FFFFFFF8CFFFFFFF007F3FFFFFFC0006FFF8F1E3FFEC30077FC303C7FFF007FFFFFFE707FFFFFFF0FFFFFE7FCFFFF803F3FFFFFFF8137DFFF1C71FFF78C03DFE00071FFFC01FFFFFFFF83FFFFFFF07FFFFF3FC0FFFF01F8FFFFFFFE0677BFFE318FFFB;
// synopsys translate_on

// Location: M9K_X51_Y46_N0
cycloneive_ram_block \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u_data_drive|rom_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_drive|rom_address [12],\u_data_drive|rom_address [11],\u_data_drive|rom_address [10],\u_data_drive|rom_address [9],\u_data_drive|rom_address [8],\u_data_drive|rom_address [7],\u_data_drive|rom_address [6],\u_data_drive|rom_address [5],\u_data_drive|rom_address [4],
\u_data_drive|rom_address [3],\u_data_drive|rom_address [2],\u_data_drive|rom_address [1],\u_data_drive|rom_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../CrazyBird.hex";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ALTSYNCRAM";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 26435;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 24;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'hFF00F7F818067FFFF0FFFFFFFF23FFFFFF10FFFFFE0F003FFFF0787FFFFFFF9DFCA7FFC447FFC87C03DFC0E11DFFFFC3FFFFFFFC1FFFFFF00FFFFFE0007FFFFFC383FFFFFFFF7FC8DFFF803FFF40E81F7E030C7FFFFE1FFFFFFFF9FFFFFF003FFFFE0007FFFFFF3C0FFFFFFFFC3F019FFF01FFF303B07DF19C30FFFFF87FFFFFFFE5FFFFF800FFFFF8003FFFFFFFC07FFFFFFFFBF383BFFE0FFF980FC3F78720E3FFFFE1FFFFFFFF03FFFFE383FFFFE0007FFFFFFE03FFFFFFFFEFE0037FFC7FFD800B0FDC3C038FFFFF8FFFFFFFF81FFFFFFF0FFFFFFE00FFFFFFE01FFFFFFFFFC380067FF1FFCC800C7F60F8071FFFFE3FFFFFFFC0FFFFFFFF3FFFFFFFC0FF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'hFFFF01FFFFFFFFFF80000E7FC7FEE60013FD078C3E7FFFFDFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFE000C0E7FFFCE58000FF438F1FFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFC00300E3FF8E360007FC00E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFF8005F0FC07E1B8003FF41F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFF001E007FFC1FE001FFD9F81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFE03C01E00001D800FFF7FC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFF80F001E06207EC03FFDFF03FFFFFFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFF06000DC1D80F201FFF7FE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003C03C03D01FFFDFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000F807007E0FFFF7FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0007801C00707FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001C00180303FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8002401C0003FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'hFFF000F0068001FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007001C001FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01000F001FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000003FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000007FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N4
cycloneive_lcell_comb \u_vga_dirve|rgb[3]~13 (
// Equation(s):
// \u_vga_dirve|rgb[3]~13_combout  = (\u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout )) # 
// (!\u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout )))

	.dataa(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datab(\u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(gnd),
	.datad(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\u_vga_dirve|rgb[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|rgb[3]~13 .lut_mask = 16'hBB88;
defparam \u_vga_dirve|rgb[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N5
dffeas \u_vga_dirve|rgb[3] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|rgb[3]~13_combout ),
	.asdata(\u_vga_dirve|rgb~41_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u_vga_dirve|rgb[0]~25_combout ),
	.sload(!\u_data_drive|states_current.states_3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|rgb [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|rgb[3] .is_wysiwyg = "true";
defparam \u_vga_dirve|rgb[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N26
cycloneive_lcell_comb \u_vga_dirve|rgb~42 (
// Equation(s):
// \u_vga_dirve|rgb~42_combout  = (\u_vga_dirve|rgb[15]~30_combout  & (((\u_data_drive|rgb_data~8_combout ) # (!\u_data_drive|always2~19_combout )))) # (!\u_vga_dirve|rgb[15]~30_combout  & (\u_vga_dirve|rgb~29_combout ))

	.dataa(\u_vga_dirve|rgb[15]~30_combout ),
	.datab(\u_vga_dirve|rgb~29_combout ),
	.datac(\u_data_drive|always2~19_combout ),
	.datad(\u_data_drive|rgb_data~8_combout ),
	.cin(gnd),
	.combout(\u_vga_dirve|rgb~42_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|rgb~42 .lut_mask = 16'hEE4E;
defparam \u_vga_dirve|rgb~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N6
cycloneive_lcell_comb \u_vga_dirve|rgb[4]~14 (
// Equation(s):
// \u_vga_dirve|rgb[4]~14_combout  = (\u_data_drive|states_current.states_2~q  & (\u_data_drive|rgb_data~10_combout )) # (!\u_data_drive|states_current.states_2~q  & ((\u_vga_dirve|rgb~42_combout )))

	.dataa(\u_data_drive|rgb_data~10_combout ),
	.datab(\u_vga_dirve|rgb~42_combout ),
	.datac(gnd),
	.datad(\u_data_drive|states_current.states_2~q ),
	.cin(gnd),
	.combout(\u_vga_dirve|rgb[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|rgb[4]~14 .lut_mask = 16'hAACC;
defparam \u_vga_dirve|rgb[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u_data_drive|rom_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_drive|rom_address [12],\u_data_drive|rom_address [11],\u_data_drive|rom_address [10],\u_data_drive|rom_address [9],\u_data_drive|rom_address [8],\u_data_drive|rom_address [7],\u_data_drive|rom_address [6],\u_data_drive|rom_address [5],\u_data_drive|rom_address [4],
\u_data_drive|rom_address [3],\u_data_drive|rom_address [2],\u_data_drive|rom_address [1],\u_data_drive|rom_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../CrazyBird.hex";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ALTSYNCRAM";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 26435;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 24;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'hFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_data_drive|rom_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_data_drive|rom_address [12],\u_data_drive|rom_address [11],\u_data_drive|rom_address [10],\u_data_drive|rom_address [9],\u_data_drive|rom_address [8],\u_data_drive|rom_address [7],\u_data_drive|rom_address [6],\u_data_drive|rom_address [5],\u_data_drive|rom_address [4],
\u_data_drive|rom_address [3],\u_data_drive|rom_address [2],\u_data_drive|rom_address [1],\u_data_drive|rom_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file = "../CrazyBird.hex";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "data_drive:u_data_drive|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ALTSYNCRAM";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 26435;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 24;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N14
cycloneive_lcell_comb \u_vga_dirve|rgb~43 (
// Equation(s):
// \u_vga_dirve|rgb~43_combout  = (!\u_data_drive|flag_enable_out2~6_combout  & ((\u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ))) # 
// (!\u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datab(\u_data_drive|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\u_data_drive|flag_enable_out2~6_combout ),
	.datad(\u_data_drive|rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.cin(gnd),
	.combout(\u_vga_dirve|rgb~43_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga_dirve|rgb~43 .lut_mask = 16'h0E02;
defparam \u_vga_dirve|rgb~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N7
dffeas \u_vga_dirve|rgb[4] (
	.clk(\u_vga_dirve|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_vga_dirve|rgb[4]~14_combout ),
	.asdata(\u_vga_dirve|rgb~43_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\u_vga_dirve|valid_area~combout ),
	.sload(\u_data_drive|states_current.states_3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_dirve|rgb [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_dirve|rgb[4] .is_wysiwyg = "true";
defparam \u_vga_dirve|rgb[4] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X106_Y52_N4
cycloneive_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = cnt[0] $ (VCC)
// \Add0~1  = CARRY(cnt[0])

	.dataa(gnd),
	.datab(cnt[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h33CC;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y52_N5
dffeas \cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[0]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[0] .is_wysiwyg = "true";
defparam \cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y52_N6
cycloneive_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (cnt[1] & (!\Add0~1 )) # (!cnt[1] & ((\Add0~1 ) # (GND)))
// \Add0~3  = CARRY((!\Add0~1 ) # (!cnt[1]))

	.dataa(cnt[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h5A5F;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X106_Y52_N7
dffeas \cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[1]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[1] .is_wysiwyg = "true";
defparam \cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y52_N8
cycloneive_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (cnt[2] & (\Add0~3  $ (GND))) # (!cnt[2] & (!\Add0~3  & VCC))
// \Add0~5  = CARRY((cnt[2] & !\Add0~3 ))

	.dataa(gnd),
	.datab(cnt[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'hC30C;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X106_Y52_N9
dffeas \cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[2]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[2] .is_wysiwyg = "true";
defparam \cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y52_N10
cycloneive_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (cnt[3] & (!\Add0~5 )) # (!cnt[3] & ((\Add0~5 ) # (GND)))
// \Add0~7  = CARRY((!\Add0~5 ) # (!cnt[3]))

	.dataa(cnt[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h5A5F;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X106_Y52_N11
dffeas \cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[3]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[3] .is_wysiwyg = "true";
defparam \cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y52_N2
cycloneive_lcell_comb \Equal0~7 (
// Equation(s):
// \Equal0~7_combout  = (cnt[1] & (cnt[2] & (cnt[0] & cnt[3])))

	.dataa(cnt[1]),
	.datab(cnt[2]),
	.datac(cnt[0]),
	.datad(cnt[3]),
	.cin(gnd),
	.combout(\Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~7 .lut_mask = 16'h8000;
defparam \Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y52_N12
cycloneive_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (cnt[4] & (\Add0~7  $ (GND))) # (!cnt[4] & (!\Add0~7  & VCC))
// \Add0~9  = CARRY((cnt[4] & !\Add0~7 ))

	.dataa(cnt[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'hA50A;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X106_Y52_N13
dffeas \cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[4]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[4] .is_wysiwyg = "true";
defparam \cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y52_N14
cycloneive_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (cnt[5] & (!\Add0~9 )) # (!cnt[5] & ((\Add0~9 ) # (GND)))
// \Add0~11  = CARRY((!\Add0~9 ) # (!cnt[5]))

	.dataa(gnd),
	.datab(cnt[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'h3C3F;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X106_Y52_N15
dffeas \cnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[5]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[5] .is_wysiwyg = "true";
defparam \cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y52_N16
cycloneive_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = (cnt[6] & (\Add0~11  $ (GND))) # (!cnt[6] & (!\Add0~11  & VCC))
// \Add0~13  = CARRY((cnt[6] & !\Add0~11 ))

	.dataa(gnd),
	.datab(cnt[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'hC30C;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X106_Y52_N17
dffeas \cnt[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[6]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[6] .is_wysiwyg = "true";
defparam \cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y52_N18
cycloneive_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = (cnt[7] & (!\Add0~13 )) # (!cnt[7] & ((\Add0~13 ) # (GND)))
// \Add0~15  = CARRY((!\Add0~13 ) # (!cnt[7]))

	.dataa(gnd),
	.datab(cnt[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h3C3F;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y52_N6
cycloneive_lcell_comb \cnt~11 (
// Equation(s):
// \cnt~11_combout  = (!\Equal0~8_combout  & \Add0~14_combout )

	.dataa(gnd),
	.datab(\Equal0~8_combout ),
	.datac(gnd),
	.datad(\Add0~14_combout ),
	.cin(gnd),
	.combout(\cnt~11_combout ),
	.cout());
// synopsys translate_off
defparam \cnt~11 .lut_mask = 16'h3300;
defparam \cnt~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y52_N7
dffeas \cnt[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt~11_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[7]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[7] .is_wysiwyg = "true";
defparam \cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y52_N24
cycloneive_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = (!cnt[7] & (cnt[5] & (cnt[4] & cnt[6])))

	.dataa(cnt[7]),
	.datab(cnt[5]),
	.datac(cnt[4]),
	.datad(cnt[6]),
	.cin(gnd),
	.combout(\Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~6 .lut_mask = 16'h4000;
defparam \Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y52_N20
cycloneive_lcell_comb \Add0~16 (
// Equation(s):
// \Add0~16_combout  = (cnt[8] & (\Add0~15  $ (GND))) # (!cnt[8] & (!\Add0~15  & VCC))
// \Add0~17  = CARRY((cnt[8] & !\Add0~15 ))

	.dataa(gnd),
	.datab(cnt[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
// synopsys translate_off
defparam \Add0~16 .lut_mask = 16'hC30C;
defparam \Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X106_Y52_N21
dffeas \cnt[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~16_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[8]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[8] .is_wysiwyg = "true";
defparam \cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y52_N22
cycloneive_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = (cnt[9] & (!\Add0~17 )) # (!cnt[9] & ((\Add0~17 ) # (GND)))
// \Add0~19  = CARRY((!\Add0~17 ) # (!cnt[9]))

	.dataa(cnt[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'h5A5F;
defparam \Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X106_Y52_N23
dffeas \cnt[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~18_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[9]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[9] .is_wysiwyg = "true";
defparam \cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y52_N24
cycloneive_lcell_comb \Add0~20 (
// Equation(s):
// \Add0~20_combout  = (cnt[10] & (\Add0~19  $ (GND))) # (!cnt[10] & (!\Add0~19  & VCC))
// \Add0~21  = CARRY((cnt[10] & !\Add0~19 ))

	.dataa(gnd),
	.datab(cnt[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~19 ),
	.combout(\Add0~20_combout ),
	.cout(\Add0~21 ));
// synopsys translate_off
defparam \Add0~20 .lut_mask = 16'hC30C;
defparam \Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X106_Y52_N25
dffeas \cnt[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~20_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[10]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[10] .is_wysiwyg = "true";
defparam \cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y52_N26
cycloneive_lcell_comb \Add0~22 (
// Equation(s):
// \Add0~22_combout  = (cnt[11] & (!\Add0~21 )) # (!cnt[11] & ((\Add0~21 ) # (GND)))
// \Add0~23  = CARRY((!\Add0~21 ) # (!cnt[11]))

	.dataa(cnt[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~21 ),
	.combout(\Add0~22_combout ),
	.cout(\Add0~23 ));
// synopsys translate_off
defparam \Add0~22 .lut_mask = 16'h5A5F;
defparam \Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X106_Y52_N27
dffeas \cnt[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~22_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[11]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[11] .is_wysiwyg = "true";
defparam \cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y52_N0
cycloneive_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = (!cnt[11] & (!cnt[10] & (!cnt[9] & !cnt[8])))

	.dataa(cnt[11]),
	.datab(cnt[10]),
	.datac(cnt[9]),
	.datad(cnt[8]),
	.cin(gnd),
	.combout(\Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~5 .lut_mask = 16'h0001;
defparam \Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y52_N28
cycloneive_lcell_comb \Add0~24 (
// Equation(s):
// \Add0~24_combout  = (cnt[12] & (\Add0~23  $ (GND))) # (!cnt[12] & (!\Add0~23  & VCC))
// \Add0~25  = CARRY((cnt[12] & !\Add0~23 ))

	.dataa(cnt[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~23 ),
	.combout(\Add0~24_combout ),
	.cout(\Add0~25 ));
// synopsys translate_off
defparam \Add0~24 .lut_mask = 16'hA50A;
defparam \Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y52_N12
cycloneive_lcell_comb \cnt~10 (
// Equation(s):
// \cnt~10_combout  = (!\Equal0~8_combout  & \Add0~24_combout )

	.dataa(gnd),
	.datab(\Equal0~8_combout ),
	.datac(gnd),
	.datad(\Add0~24_combout ),
	.cin(gnd),
	.combout(\cnt~10_combout ),
	.cout());
// synopsys translate_off
defparam \cnt~10 .lut_mask = 16'h3300;
defparam \cnt~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y52_N13
dffeas \cnt[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[12]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[12] .is_wysiwyg = "true";
defparam \cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y52_N30
cycloneive_lcell_comb \Add0~26 (
// Equation(s):
// \Add0~26_combout  = (cnt[13] & (!\Add0~25 )) # (!cnt[13] & ((\Add0~25 ) # (GND)))
// \Add0~27  = CARRY((!\Add0~25 ) # (!cnt[13]))

	.dataa(cnt[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~25 ),
	.combout(\Add0~26_combout ),
	.cout(\Add0~27 ));
// synopsys translate_off
defparam \Add0~26 .lut_mask = 16'h5A5F;
defparam \Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y52_N10
cycloneive_lcell_comb \cnt~9 (
// Equation(s):
// \cnt~9_combout  = (\Add0~26_combout  & !\Equal0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~26_combout ),
	.datad(\Equal0~8_combout ),
	.cin(gnd),
	.combout(\cnt~9_combout ),
	.cout());
// synopsys translate_off
defparam \cnt~9 .lut_mask = 16'h00F0;
defparam \cnt~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y52_N11
dffeas \cnt[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt~9_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[13]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[13] .is_wysiwyg = "true";
defparam \cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y51_N0
cycloneive_lcell_comb \Add0~28 (
// Equation(s):
// \Add0~28_combout  = (cnt[14] & (\Add0~27  $ (GND))) # (!cnt[14] & (!\Add0~27  & VCC))
// \Add0~29  = CARRY((cnt[14] & !\Add0~27 ))

	.dataa(cnt[14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~27 ),
	.combout(\Add0~28_combout ),
	.cout(\Add0~29 ));
// synopsys translate_off
defparam \Add0~28 .lut_mask = 16'hA50A;
defparam \Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y51_N12
cycloneive_lcell_comb \cnt~8 (
// Equation(s):
// \cnt~8_combout  = (!\Equal0~8_combout  & \Add0~28_combout )

	.dataa(\Equal0~8_combout ),
	.datab(gnd),
	.datac(\Add0~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cnt~8_combout ),
	.cout());
// synopsys translate_off
defparam \cnt~8 .lut_mask = 16'h5050;
defparam \cnt~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y51_N13
dffeas \cnt[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[14]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[14] .is_wysiwyg = "true";
defparam \cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y51_N2
cycloneive_lcell_comb \Add0~30 (
// Equation(s):
// \Add0~30_combout  = (cnt[15] & (!\Add0~29 )) # (!cnt[15] & ((\Add0~29 ) # (GND)))
// \Add0~31  = CARRY((!\Add0~29 ) # (!cnt[15]))

	.dataa(cnt[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~29 ),
	.combout(\Add0~30_combout ),
	.cout(\Add0~31 ));
// synopsys translate_off
defparam \Add0~30 .lut_mask = 16'h5A5F;
defparam \Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y51_N2
cycloneive_lcell_comb \cnt~7 (
// Equation(s):
// \cnt~7_combout  = (!\Equal0~8_combout  & \Add0~30_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Equal0~8_combout ),
	.datad(\Add0~30_combout ),
	.cin(gnd),
	.combout(\cnt~7_combout ),
	.cout());
// synopsys translate_off
defparam \cnt~7 .lut_mask = 16'h0F00;
defparam \cnt~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y51_N3
dffeas \cnt[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt~7_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[15]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[15] .is_wysiwyg = "true";
defparam \cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y51_N4
cycloneive_lcell_comb \Add0~32 (
// Equation(s):
// \Add0~32_combout  = (cnt[16] & (\Add0~31  $ (GND))) # (!cnt[16] & (!\Add0~31  & VCC))
// \Add0~33  = CARRY((cnt[16] & !\Add0~31 ))

	.dataa(gnd),
	.datab(cnt[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~31 ),
	.combout(\Add0~32_combout ),
	.cout(\Add0~33 ));
// synopsys translate_off
defparam \Add0~32 .lut_mask = 16'hC30C;
defparam \Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X106_Y51_N5
dffeas \cnt[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~32_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[16]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[16] .is_wysiwyg = "true";
defparam \cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y51_N6
cycloneive_lcell_comb \Add0~34 (
// Equation(s):
// \Add0~34_combout  = (cnt[17] & (!\Add0~33 )) # (!cnt[17] & ((\Add0~33 ) # (GND)))
// \Add0~35  = CARRY((!\Add0~33 ) # (!cnt[17]))

	.dataa(gnd),
	.datab(cnt[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~33 ),
	.combout(\Add0~34_combout ),
	.cout(\Add0~35 ));
// synopsys translate_off
defparam \Add0~34 .lut_mask = 16'h3C3F;
defparam \Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y51_N6
cycloneive_lcell_comb \cnt~6 (
// Equation(s):
// \cnt~6_combout  = (!\Equal0~8_combout  & \Add0~34_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Equal0~8_combout ),
	.datad(\Add0~34_combout ),
	.cin(gnd),
	.combout(\cnt~6_combout ),
	.cout());
// synopsys translate_off
defparam \cnt~6 .lut_mask = 16'h0F00;
defparam \cnt~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y51_N7
dffeas \cnt[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[17]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[17] .is_wysiwyg = "true";
defparam \cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y51_N8
cycloneive_lcell_comb \Add0~36 (
// Equation(s):
// \Add0~36_combout  = (cnt[18] & (\Add0~35  $ (GND))) # (!cnt[18] & (!\Add0~35  & VCC))
// \Add0~37  = CARRY((cnt[18] & !\Add0~35 ))

	.dataa(gnd),
	.datab(cnt[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~35 ),
	.combout(\Add0~36_combout ),
	.cout(\Add0~37 ));
// synopsys translate_off
defparam \Add0~36 .lut_mask = 16'hC30C;
defparam \Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X106_Y51_N9
dffeas \cnt[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~36_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[18]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[18] .is_wysiwyg = "true";
defparam \cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y51_N10
cycloneive_lcell_comb \Add0~38 (
// Equation(s):
// \Add0~38_combout  = (cnt[19] & (!\Add0~37 )) # (!cnt[19] & ((\Add0~37 ) # (GND)))
// \Add0~39  = CARRY((!\Add0~37 ) # (!cnt[19]))

	.dataa(gnd),
	.datab(cnt[19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~37 ),
	.combout(\Add0~38_combout ),
	.cout(\Add0~39 ));
// synopsys translate_off
defparam \Add0~38 .lut_mask = 16'h3C3F;
defparam \Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y51_N20
cycloneive_lcell_comb \cnt~5 (
// Equation(s):
// \cnt~5_combout  = (!\Equal0~8_combout  & \Add0~38_combout )

	.dataa(\Equal0~8_combout ),
	.datab(gnd),
	.datac(\Add0~38_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cnt~5_combout ),
	.cout());
// synopsys translate_off
defparam \cnt~5 .lut_mask = 16'h5050;
defparam \cnt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y51_N21
dffeas \cnt[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[19]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[19] .is_wysiwyg = "true";
defparam \cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y51_N12
cycloneive_lcell_comb \Add0~40 (
// Equation(s):
// \Add0~40_combout  = (cnt[20] & (\Add0~39  $ (GND))) # (!cnt[20] & (!\Add0~39  & VCC))
// \Add0~41  = CARRY((cnt[20] & !\Add0~39 ))

	.dataa(cnt[20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~39 ),
	.combout(\Add0~40_combout ),
	.cout(\Add0~41 ));
// synopsys translate_off
defparam \Add0~40 .lut_mask = 16'hA50A;
defparam \Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y51_N16
cycloneive_lcell_comb \cnt~4 (
// Equation(s):
// \cnt~4_combout  = (!\Equal0~8_combout  & \Add0~40_combout )

	.dataa(\Equal0~8_combout ),
	.datab(gnd),
	.datac(\Add0~40_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cnt~4_combout ),
	.cout());
// synopsys translate_off
defparam \cnt~4 .lut_mask = 16'h5050;
defparam \cnt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y51_N17
dffeas \cnt[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[20]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[20] .is_wysiwyg = "true";
defparam \cnt[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y51_N14
cycloneive_lcell_comb \Add0~42 (
// Equation(s):
// \Add0~42_combout  = (cnt[21] & (!\Add0~41 )) # (!cnt[21] & ((\Add0~41 ) # (GND)))
// \Add0~43  = CARRY((!\Add0~41 ) # (!cnt[21]))

	.dataa(cnt[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~41 ),
	.combout(\Add0~42_combout ),
	.cout(\Add0~43 ));
// synopsys translate_off
defparam \Add0~42 .lut_mask = 16'h5A5F;
defparam \Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y51_N14
cycloneive_lcell_comb \cnt~3 (
// Equation(s):
// \cnt~3_combout  = (!\Equal0~8_combout  & \Add0~42_combout )

	.dataa(\Equal0~8_combout ),
	.datab(gnd),
	.datac(\Add0~42_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \cnt~3 .lut_mask = 16'h5050;
defparam \cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y51_N15
dffeas \cnt[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[21]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[21] .is_wysiwyg = "true";
defparam \cnt[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y51_N16
cycloneive_lcell_comb \Add0~44 (
// Equation(s):
// \Add0~44_combout  = (cnt[22] & (\Add0~43  $ (GND))) # (!cnt[22] & (!\Add0~43  & VCC))
// \Add0~45  = CARRY((cnt[22] & !\Add0~43 ))

	.dataa(gnd),
	.datab(cnt[22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~43 ),
	.combout(\Add0~44_combout ),
	.cout(\Add0~45 ));
// synopsys translate_off
defparam \Add0~44 .lut_mask = 16'hC30C;
defparam \Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y51_N28
cycloneive_lcell_comb \cnt~2 (
// Equation(s):
// \cnt~2_combout  = (!\Equal0~8_combout  & \Add0~44_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Equal0~8_combout ),
	.datad(\Add0~44_combout ),
	.cin(gnd),
	.combout(\cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \cnt~2 .lut_mask = 16'h0F00;
defparam \cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y51_N29
dffeas \cnt[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[22]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[22] .is_wysiwyg = "true";
defparam \cnt[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y51_N18
cycloneive_lcell_comb \Add0~46 (
// Equation(s):
// \Add0~46_combout  = (cnt[23] & (!\Add0~45 )) # (!cnt[23] & ((\Add0~45 ) # (GND)))
// \Add0~47  = CARRY((!\Add0~45 ) # (!cnt[23]))

	.dataa(cnt[23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~45 ),
	.combout(\Add0~46_combout ),
	.cout(\Add0~47 ));
// synopsys translate_off
defparam \Add0~46 .lut_mask = 16'h5A5F;
defparam \Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y51_N26
cycloneive_lcell_comb \cnt~1 (
// Equation(s):
// \cnt~1_combout  = (!\Equal0~8_combout  & \Add0~46_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Equal0~8_combout ),
	.datad(\Add0~46_combout ),
	.cin(gnd),
	.combout(\cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \cnt~1 .lut_mask = 16'h0F00;
defparam \cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y51_N27
dffeas \cnt[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[23]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[23] .is_wysiwyg = "true";
defparam \cnt[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y51_N10
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (cnt[21] & (cnt[22] & (cnt[23] & cnt[20])))

	.dataa(cnt[21]),
	.datab(cnt[22]),
	.datac(cnt[23]),
	.datad(cnt[20]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h8000;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y51_N24
cycloneive_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (cnt[17] & (cnt[19] & (!cnt[18] & !cnt[16])))

	.dataa(cnt[17]),
	.datab(cnt[19]),
	.datac(cnt[18]),
	.datad(cnt[16]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h0008;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y51_N22
cycloneive_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (cnt[14] & (cnt[15] & (cnt[12] & cnt[13])))

	.dataa(cnt[14]),
	.datab(cnt[15]),
	.datac(cnt[12]),
	.datad(cnt[13]),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h8000;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y51_N20
cycloneive_lcell_comb \Add0~48 (
// Equation(s):
// \Add0~48_combout  = (cnt[24] & (\Add0~47  $ (GND))) # (!cnt[24] & (!\Add0~47  & VCC))
// \Add0~49  = CARRY((cnt[24] & !\Add0~47 ))

	.dataa(gnd),
	.datab(cnt[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~47 ),
	.combout(\Add0~48_combout ),
	.cout(\Add0~49 ));
// synopsys translate_off
defparam \Add0~48 .lut_mask = 16'hC30C;
defparam \Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X106_Y51_N21
dffeas \cnt[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~48_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[24]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[24] .is_wysiwyg = "true";
defparam \cnt[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y51_N22
cycloneive_lcell_comb \Add0~50 (
// Equation(s):
// \Add0~50_combout  = (cnt[25] & (!\Add0~49 )) # (!cnt[25] & ((\Add0~49 ) # (GND)))
// \Add0~51  = CARRY((!\Add0~49 ) # (!cnt[25]))

	.dataa(cnt[25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~49 ),
	.combout(\Add0~50_combout ),
	.cout(\Add0~51 ));
// synopsys translate_off
defparam \Add0~50 .lut_mask = 16'h5A5F;
defparam \Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y51_N8
cycloneive_lcell_comb \cnt~0 (
// Equation(s):
// \cnt~0_combout  = (!\Equal0~8_combout  & \Add0~50_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Equal0~8_combout ),
	.datad(\Add0~50_combout ),
	.cin(gnd),
	.combout(\cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cnt~0 .lut_mask = 16'h0F00;
defparam \cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y51_N9
dffeas \cnt[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[25]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[25] .is_wysiwyg = "true";
defparam \cnt[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y51_N24
cycloneive_lcell_comb \Add0~52 (
// Equation(s):
// \Add0~52_combout  = (cnt[26] & (\Add0~51  $ (GND))) # (!cnt[26] & (!\Add0~51  & VCC))
// \Add0~53  = CARRY((cnt[26] & !\Add0~51 ))

	.dataa(gnd),
	.datab(cnt[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~51 ),
	.combout(\Add0~52_combout ),
	.cout(\Add0~53 ));
// synopsys translate_off
defparam \Add0~52 .lut_mask = 16'hC30C;
defparam \Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X106_Y51_N25
dffeas \cnt[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~52_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[26]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[26] .is_wysiwyg = "true";
defparam \cnt[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y51_N26
cycloneive_lcell_comb \Add0~54 (
// Equation(s):
// \Add0~54_combout  = cnt[27] $ (\Add0~53 )

	.dataa(cnt[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add0~53 ),
	.combout(\Add0~54_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~54 .lut_mask = 16'h5A5A;
defparam \Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X106_Y51_N27
dffeas \cnt[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~54_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[27]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[27] .is_wysiwyg = "true";
defparam \cnt[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y51_N28
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (cnt[25] & (!cnt[26] & (!cnt[27] & !cnt[24])))

	.dataa(cnt[25]),
	.datab(cnt[26]),
	.datac(cnt[27]),
	.datad(cnt[24]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0002;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y51_N0
cycloneive_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~1_combout  & (\Equal0~2_combout  & (\Equal0~3_combout  & \Equal0~0_combout )))

	.dataa(\Equal0~1_combout ),
	.datab(\Equal0~2_combout ),
	.datac(\Equal0~3_combout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h8000;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y52_N2
cycloneive_lcell_comb \Equal0~8 (
// Equation(s):
// \Equal0~8_combout  = (\Equal0~7_combout  & (\Equal0~6_combout  & (\Equal0~5_combout  & \Equal0~4_combout )))

	.dataa(\Equal0~7_combout ),
	.datab(\Equal0~6_combout ),
	.datac(\Equal0~5_combout ),
	.datad(\Equal0~4_combout ),
	.cin(gnd),
	.combout(\Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~8 .lut_mask = 16'h8000;
defparam \Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y52_N0
cycloneive_lcell_comb \led[0]~0 (
// Equation(s):
// \led[0]~0_combout  = \led[0]~reg0_q  $ (\Equal0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\led[0]~reg0_q ),
	.datad(\Equal0~8_combout ),
	.cin(gnd),
	.combout(\led[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \led[0]~0 .lut_mask = 16'h0FF0;
defparam \led[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y52_N1
dffeas \led[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\led[0]~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led[0]~reg0 .is_wysiwyg = "true";
defparam \led[0]~reg0 .power_up = "low";
// synopsys translate_on

endmodule
