
*** Running vivado
    with args -log bd_0_hls_inst_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bd_0_hls_inst_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/vivado/Vivado/2019.1/data/ip'.
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020clg484-1 -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13991 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1810.879 ; gain = 153.715 ; free physical = 125 ; free virtual = 2441
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'iscsi_interface' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_interface.v:12]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_interface.v:49]
INFO: [Synth 8-6157] synthesizing module 'process_pdu' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/process_pdu.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state5 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state7 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state8 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state9 bound to: 9'b100000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/process_pdu.v:55]
INFO: [Synth 8-6157] synthesizing module 'iscsi_login_response_buffer_V' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login_response_buffer_V.v:58]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 48 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'iscsi_login_response_buffer_V_ram' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login_response_buffer_V.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 48 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login_response_buffer_V.v:24]
INFO: [Synth 8-6155] done synthesizing module 'iscsi_login_response_buffer_V_ram' (1#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login_response_buffer_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'iscsi_login_response_buffer_V' (2#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login_response_buffer_V.v:58]
INFO: [Synth 8-6157] synthesizing module 'iscsi_login' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login.v:10]
	Parameter ap_ST_fsm_state1 bound to: 59'b00000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 59'b00000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 59'b00000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 59'b00000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 59'b00000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 59'b00000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 59'b00000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 59'b00000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 59'b00000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 59'b00000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 59'b00000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 59'b00000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 59'b00000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 59'b00000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 59'b00000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 59'b00000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 59'b00000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 59'b00000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 59'b00000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 59'b00000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 59'b00000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 59'b00000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 59'b00000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 59'b00000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 59'b00000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 59'b00000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 59'b00000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 59'b00000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 59'b00000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 59'b00000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 59'b00000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 59'b00000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 59'b00000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 59'b00000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 59'b00000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 59'b00000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 59'b00000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 59'b00000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 59'b00000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 59'b00000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 59'b00000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 59'b00000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 59'b00000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 59'b00000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 59'b00000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 59'b00000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 59'b00000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 59'b00000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 59'b00000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 59'b00000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 59'b00000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 59'b00000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 59'b00000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 59'b00000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 59'b00001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 59'b00010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 59'b00100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 59'b01000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 59'b10000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login.v:144]
INFO: [Synth 8-6157] synthesizing module 'iscsi_login_instance_data' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login_instance_data.v:61]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 8192 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'iscsi_login_instance_data_ram' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login_instance_data.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 8192 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login_instance_data.v:24]
INFO: [Synth 8-3876] $readmem data file './iscsi_login_instance_data_ram.dat' is read successfully [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login_instance_data.v:27]
INFO: [Synth 8-6155] done synthesizing module 'iscsi_login_instance_data_ram' (3#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login_instance_data.v:6]
INFO: [Synth 8-6155] done synthesizing module 'iscsi_login_instance_data' (4#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login_instance_data.v:61]
INFO: [Synth 8-6157] synthesizing module 'iscsi_login_buffer_r' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login_buffer_r.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 20 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'iscsi_login_buffer_r_ram' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login_buffer_r.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login_buffer_r.v:19]
INFO: [Synth 8-3876] $readmem data file './iscsi_login_buffer_r_ram.dat' is read successfully [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login_buffer_r.v:22]
INFO: [Synth 8-6155] done synthesizing module 'iscsi_login_buffer_r_ram' (5#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login_buffer_r.v:6]
INFO: [Synth 8-6155] done synthesizing module 'iscsi_login_buffer_r' (6#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login_buffer_r.v:43]
INFO: [Synth 8-6157] synthesizing module 'iscsi_login_p_str15' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login_p_str15.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'iscsi_login_p_str15_rom' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login_p_str15.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 15 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login_p_str15.v:18]
INFO: [Synth 8-3876] $readmem data file './iscsi_login_p_str15_rom.dat' is read successfully [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login_p_str15.v:21]
INFO: [Synth 8-6155] done synthesizing module 'iscsi_login_p_str15_rom' (7#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login_p_str15.v:6]
INFO: [Synth 8-6155] done synthesizing module 'iscsi_login_p_str15' (8#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login_p_str15.v:39]
INFO: [Synth 8-6157] synthesizing module 'update_value_bool_3_p_str4' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_bool_3_p_str4.v:39]
	Parameter DataWidth bound to: 7 - type: integer 
	Parameter AddressRange bound to: 11 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'update_value_bool_3_p_str4_rom' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_bool_3_p_str4.v:6]
	Parameter DWIDTH bound to: 7 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 11 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_bool_3_p_str4.v:18]
INFO: [Synth 8-3876] $readmem data file './update_value_bool_3_p_str4_rom.dat' is read successfully [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_bool_3_p_str4.v:21]
INFO: [Synth 8-6155] done synthesizing module 'update_value_bool_3_p_str4_rom' (9#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_bool_3_p_str4.v:6]
INFO: [Synth 8-6155] done synthesizing module 'update_value_bool_3_p_str4' (10#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_bool_3_p_str4.v:39]
INFO: [Synth 8-6157] synthesizing module 'update_value_bool_3_p_str13' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_bool_3_p_str13.v:39]
	Parameter DataWidth bound to: 7 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'update_value_bool_3_p_str13_rom' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_bool_3_p_str13.v:6]
	Parameter DWIDTH bound to: 7 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_bool_3_p_str13.v:18]
INFO: [Synth 8-3876] $readmem data file './update_value_bool_3_p_str13_rom.dat' is read successfully [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_bool_3_p_str13.v:21]
INFO: [Synth 8-6155] done synthesizing module 'update_value_bool_3_p_str13_rom' (11#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_bool_3_p_str13.v:6]
INFO: [Synth 8-6155] done synthesizing module 'update_value_bool_3_p_str13' (12#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_bool_3_p_str13.v:39]
INFO: [Synth 8-6157] synthesizing module 'iscsi_login_p_str1126' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login_p_str1126.v:39]
	Parameter DataWidth bound to: 7 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'iscsi_login_p_str1126_rom' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login_p_str1126.v:6]
	Parameter DWIDTH bound to: 7 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login_p_str1126.v:18]
INFO: [Synth 8-3876] $readmem data file './iscsi_login_p_str1126_rom.dat' is read successfully [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login_p_str1126.v:21]
INFO: [Synth 8-6155] done synthesizing module 'iscsi_login_p_str1126_rom' (13#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login_p_str1126.v:6]
INFO: [Synth 8-6155] done synthesizing module 'iscsi_login_p_str1126' (14#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login_p_str1126.v:39]
INFO: [Synth 8-6157] synthesizing module 'update_value_bool_2_p_str5' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_bool_2_p_str5.v:39]
	Parameter DataWidth bound to: 7 - type: integer 
	Parameter AddressRange bound to: 14 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'update_value_bool_2_p_str5_rom' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_bool_2_p_str5.v:6]
	Parameter DWIDTH bound to: 7 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 14 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_bool_2_p_str5.v:18]
INFO: [Synth 8-3876] $readmem data file './update_value_bool_2_p_str5_rom.dat' is read successfully [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_bool_2_p_str5.v:21]
INFO: [Synth 8-6155] done synthesizing module 'update_value_bool_2_p_str5_rom' (15#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_bool_2_p_str5.v:6]
INFO: [Synth 8-6155] done synthesizing module 'update_value_bool_2_p_str5' (16#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_bool_2_p_str5.v:39]
INFO: [Synth 8-6157] synthesizing module 'iscsi_login_p_str318' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login_p_str318.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'iscsi_login_p_str318_rom' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login_p_str318.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 15 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login_p_str318.v:18]
INFO: [Synth 8-3876] $readmem data file './iscsi_login_p_str318_rom.dat' is read successfully [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login_p_str318.v:21]
INFO: [Synth 8-6155] done synthesizing module 'iscsi_login_p_str318_rom' (17#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login_p_str318.v:6]
INFO: [Synth 8-6155] done synthesizing module 'iscsi_login_p_str318' (18#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login_p_str318.v:39]
INFO: [Synth 8-6157] synthesizing module 'iscsi_login_p_str419' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login_p_str419.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 17 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'iscsi_login_p_str419_rom' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login_p_str419.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 17 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login_p_str419.v:18]
INFO: [Synth 8-3876] $readmem data file './iscsi_login_p_str419_rom.dat' is read successfully [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login_p_str419.v:21]
INFO: [Synth 8-6155] done synthesizing module 'iscsi_login_p_str419_rom' (19#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login_p_str419.v:6]
INFO: [Synth 8-6155] done synthesizing module 'iscsi_login_p_str419' (20#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login_p_str419.v:39]
INFO: [Synth 8-6157] synthesizing module 'update_value_bool_1_p_str8' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_bool_1_p_str8.v:39]
	Parameter DataWidth bound to: 7 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'update_value_bool_1_p_str8_rom' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_bool_1_p_str8.v:6]
	Parameter DWIDTH bound to: 7 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 15 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_bool_1_p_str8.v:18]
INFO: [Synth 8-3876] $readmem data file './update_value_bool_1_p_str8_rom.dat' is read successfully [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_bool_1_p_str8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'update_value_bool_1_p_str8_rom' (21#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_bool_1_p_str8.v:6]
INFO: [Synth 8-6155] done synthesizing module 'update_value_bool_1_p_str8' (22#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_bool_1_p_str8.v:39]
INFO: [Synth 8-6157] synthesizing module 'update_value_bool_p_str9' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_bool_p_str9.v:39]
	Parameter DataWidth bound to: 7 - type: integer 
	Parameter AddressRange bound to: 20 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'update_value_bool_p_str9_rom' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_bool_p_str9.v:6]
	Parameter DWIDTH bound to: 7 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_bool_p_str9.v:18]
INFO: [Synth 8-3876] $readmem data file './update_value_bool_p_str9_rom.dat' is read successfully [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_bool_p_str9.v:21]
INFO: [Synth 8-6155] done synthesizing module 'update_value_bool_p_str9_rom' (23#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_bool_p_str9.v:6]
INFO: [Synth 8-6155] done synthesizing module 'update_value_bool_p_str9' (24#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_bool_p_str9.v:39]
INFO: [Synth 8-6157] synthesizing module 'iscsi_login_p_str722' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login_p_str722.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 17 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'iscsi_login_p_str722_rom' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login_p_str722.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 17 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login_p_str722.v:18]
INFO: [Synth 8-3876] $readmem data file './iscsi_login_p_str722_rom.dat' is read successfully [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login_p_str722.v:21]
INFO: [Synth 8-6155] done synthesizing module 'iscsi_login_p_str722_rom' (25#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login_p_str722.v:6]
INFO: [Synth 8-6155] done synthesizing module 'iscsi_login_p_str722' (26#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login_p_str722.v:39]
INFO: [Synth 8-6157] synthesizing module 'iscsi_login_header_buffer_V' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login_header_buffer_V.v:52]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 48 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'iscsi_login_header_buffer_V_ram' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login_header_buffer_V.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 48 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login_header_buffer_V.v:22]
INFO: [Synth 8-6155] done synthesizing module 'iscsi_login_header_buffer_V_ram' (27#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login_header_buffer_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'iscsi_login_header_buffer_V' (28#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login_header_buffer_V.v:52]
INFO: [Synth 8-6157] synthesizing module 'read_from_tcp_1' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/read_from_tcp_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/read_from_tcp_1.v:146]
INFO: [Synth 8-6157] synthesizing module 'update_values' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_values.v:10]
	Parameter ap_ST_fsm_state1 bound to: 25'b0000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 25'b0000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 25'b0000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 25'b0000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 25'b0000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 25'b0000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 25'b0000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 25'b0000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 25'b0000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 25'b0000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 25'b0000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 25'b0000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 25'b0000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 25'b0000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 25'b0000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 25'b0000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 25'b0000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 25'b0000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 25'b0000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 25'b0000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 25'b0000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 25'b0001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 25'b0010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 25'b0100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 25'b1000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_values.v:147]
INFO: [Synth 8-6157] synthesizing module 'update_values_p_str36' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_values_p_str36.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'update_values_p_str36_rom' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_values_p_str36.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 15 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_values_p_str36.v:18]
INFO: [Synth 8-3876] $readmem data file './update_values_p_str36_rom.dat' is read successfully [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_values_p_str36.v:21]
INFO: [Synth 8-6155] done synthesizing module 'update_values_p_str36_rom' (29#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_values_p_str36.v:6]
INFO: [Synth 8-6155] done synthesizing module 'update_values_p_str36' (30#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_values_p_str36.v:39]
INFO: [Synth 8-6157] synthesizing module 'update_values_p_str6' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_values_p_str6.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'update_values_p_str6_rom' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_values_p_str6.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 15 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_values_p_str6.v:18]
INFO: [Synth 8-3876] $readmem data file './update_values_p_str6_rom.dat' is read successfully [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_values_p_str6.v:21]
INFO: [Synth 8-6155] done synthesizing module 'update_values_p_str6_rom' (31#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_values_p_str6.v:6]
INFO: [Synth 8-6155] done synthesizing module 'update_values_p_str6' (32#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_values_p_str6.v:39]
INFO: [Synth 8-6157] synthesizing module 'update_values_p_str7' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_values_p_str7.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 17 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'update_values_p_str7_rom' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_values_p_str7.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 17 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_values_p_str7.v:18]
INFO: [Synth 8-3876] $readmem data file './update_values_p_str7_rom.dat' is read successfully [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_values_p_str7.v:21]
INFO: [Synth 8-6155] done synthesizing module 'update_values_p_str7_rom' (33#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_values_p_str7.v:6]
INFO: [Synth 8-6155] done synthesizing module 'update_values_p_str7' (34#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_values_p_str7.v:39]
INFO: [Synth 8-6157] synthesizing module 'update_values_p_str10' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_values_p_str10.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 17 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'update_values_p_str10_rom' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_values_p_str10.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 17 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_values_p_str10.v:18]
INFO: [Synth 8-3876] $readmem data file './update_values_p_str10_rom.dat' is read successfully [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_values_p_str10.v:21]
INFO: [Synth 8-6155] done synthesizing module 'update_values_p_str10_rom' (35#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_values_p_str10.v:6]
INFO: [Synth 8-6155] done synthesizing module 'update_values_p_str10' (36#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_values_p_str10.v:39]
INFO: [Synth 8-6157] synthesizing module 'update_value_int_2' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_int_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state5 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state6 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state7 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state8 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_int_2.v:63]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_int_2.v:334]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_int_2.v:336]
INFO: [Synth 8-6155] done synthesizing module 'update_value_int_2' (37#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_int_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'update_value_int_3' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_int_3.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state5 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state6 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state7 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state8 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_int_3.v:61]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_int_3.v:323]
INFO: [Synth 8-6155] done synthesizing module 'update_value_int_3' (38#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_int_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'update_value_int_4' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_int_4.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_state2 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state3 bound to: 7'b0000100 
	Parameter ap_ST_fsm_state4 bound to: 7'b0001000 
	Parameter ap_ST_fsm_state5 bound to: 7'b0010000 
	Parameter ap_ST_fsm_state6 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state7 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_int_4.v:56]
INFO: [Synth 8-6157] synthesizing module 'update_value_int_4_p_str25' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_int_4_p_str25.v:39]
	Parameter DataWidth bound to: 7 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'update_value_int_4_p_str25_rom' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_int_4_p_str25.v:6]
	Parameter DWIDTH bound to: 7 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_int_4_p_str25.v:18]
INFO: [Synth 8-3876] $readmem data file './update_value_int_4_p_str25_rom.dat' is read successfully [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_int_4_p_str25.v:21]
INFO: [Synth 8-6155] done synthesizing module 'update_value_int_4_p_str25_rom' (39#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_int_4_p_str25.v:6]
INFO: [Synth 8-6155] done synthesizing module 'update_value_int_4_p_str25' (40#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_int_4_p_str25.v:39]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_int_4.v:313]
INFO: [Synth 8-6155] done synthesizing module 'update_value_int_4' (41#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_int_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'update_value_int_1' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_int_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_state2 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state3 bound to: 7'b0000100 
	Parameter ap_ST_fsm_state4 bound to: 7'b0001000 
	Parameter ap_ST_fsm_state5 bound to: 7'b0010000 
	Parameter ap_ST_fsm_state6 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state7 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_int_1.v:56]
INFO: [Synth 8-6157] synthesizing module 'update_value_int_1_p_str11' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_int_1_p_str11.v:39]
	Parameter DataWidth bound to: 7 - type: integer 
	Parameter AddressRange bound to: 19 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'update_value_int_1_p_str11_rom' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_int_1_p_str11.v:6]
	Parameter DWIDTH bound to: 7 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 19 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_int_1_p_str11.v:18]
INFO: [Synth 8-3876] $readmem data file './update_value_int_1_p_str11_rom.dat' is read successfully [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_int_1_p_str11.v:21]
INFO: [Synth 8-6155] done synthesizing module 'update_value_int_1_p_str11_rom' (42#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_int_1_p_str11.v:6]
INFO: [Synth 8-6155] done synthesizing module 'update_value_int_1_p_str11' (43#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_int_1_p_str11.v:39]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_int_1.v:313]
INFO: [Synth 8-6155] done synthesizing module 'update_value_int_1' (44#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_int_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'update_value_int' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_int.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_state2 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state3 bound to: 7'b0000100 
	Parameter ap_ST_fsm_state4 bound to: 7'b0001000 
	Parameter ap_ST_fsm_state5 bound to: 7'b0010000 
	Parameter ap_ST_fsm_state6 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state7 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_int.v:56]
INFO: [Synth 8-6157] synthesizing module 'update_value_int_p_str12' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_int_p_str12.v:39]
	Parameter DataWidth bound to: 7 - type: integer 
	Parameter AddressRange bound to: 18 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'update_value_int_p_str12_rom' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_int_p_str12.v:6]
	Parameter DWIDTH bound to: 7 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 18 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_int_p_str12.v:18]
INFO: [Synth 8-3876] $readmem data file './update_value_int_p_str12_rom.dat' is read successfully [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_int_p_str12.v:21]
INFO: [Synth 8-6155] done synthesizing module 'update_value_int_p_str12_rom' (45#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_int_p_str12.v:6]
INFO: [Synth 8-6155] done synthesizing module 'update_value_int_p_str12' (46#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_int_p_str12.v:39]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_int.v:313]
INFO: [Synth 8-6155] done synthesizing module 'update_value_int' (47#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_int.v:10]
INFO: [Synth 8-6157] synthesizing module 'update_value_bool' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_bool.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_state2 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state3 bound to: 7'b0000100 
	Parameter ap_ST_fsm_state4 bound to: 7'b0001000 
	Parameter ap_ST_fsm_state5 bound to: 7'b0010000 
	Parameter ap_ST_fsm_state6 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state7 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_bool.v:56]
INFO: [Synth 8-6155] done synthesizing module 'update_value_bool' (48#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_bool.v:10]
INFO: [Synth 8-6157] synthesizing module 'update_value_bool_3' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_bool_3.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_state2 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state3 bound to: 7'b0000100 
	Parameter ap_ST_fsm_state4 bound to: 7'b0001000 
	Parameter ap_ST_fsm_state5 bound to: 7'b0010000 
	Parameter ap_ST_fsm_state6 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state7 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_bool_3.v:56]
INFO: [Synth 8-6155] done synthesizing module 'update_value_bool_3' (49#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_bool_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'update_value_bool_2' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_bool_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_state2 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state3 bound to: 7'b0000100 
	Parameter ap_ST_fsm_state4 bound to: 7'b0001000 
	Parameter ap_ST_fsm_state5 bound to: 7'b0010000 
	Parameter ap_ST_fsm_state6 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state7 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_bool_2.v:56]
INFO: [Synth 8-6155] done synthesizing module 'update_value_bool_2' (50#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_bool_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'update_value_bool_1' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_bool_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_state2 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state3 bound to: 7'b0000100 
	Parameter ap_ST_fsm_state4 bound to: 7'b0001000 
	Parameter ap_ST_fsm_state5 bound to: 7'b0010000 
	Parameter ap_ST_fsm_state6 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state7 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_bool_1.v:56]
INFO: [Synth 8-6155] done synthesizing module 'update_value_bool_1' (51#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_bool_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'update_values' (52#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_values.v:10]
INFO: [Synth 8-6157] synthesizing module 'read_byte_array_1' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/read_byte_array_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/read_byte_array_1.v:67]
INFO: [Synth 8-6155] done synthesizing module 'read_byte_array_1' (53#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/read_byte_array_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'read_from_tcp_1' (54#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/read_from_tcp_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'write_key_value_int_2' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_key_value_int_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 41'b00000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 41'b00000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 41'b00000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 41'b00000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 41'b00000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 41'b00000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 41'b00000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 41'b00000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 41'b00000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 41'b00000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 41'b00000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 41'b00000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 41'b00000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 41'b00000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 41'b00000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 41'b00000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 41'b00000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 41'b00000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 41'b00000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 41'b00000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 41'b00000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 41'b00000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 41'b00000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 41'b00000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 41'b00000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 41'b00000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 41'b00000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 41'b00000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 41'b00000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 41'b00000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 41'b00000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 41'b00000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 41'b00000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 41'b00000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 41'b00000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 41'b00000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 41'b00001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 41'b00010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 41'b00100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 41'b01000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 41'b10000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_key_value_int_2.v:115]
INFO: [Synth 8-6157] synthesizing module 'iscsi_interface_srem_32s_5ns_6_36_seq_1' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_interface_srem_32s_5ns_6_36_seq_1.v:178]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'iscsi_interface_srem_32s_5ns_6_36_seq_1_div' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_interface_srem_32s_5ns_6_36_seq_1.v:87]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 5 - type: integer 
	Parameter out_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'iscsi_interface_srem_32s_5ns_6_36_seq_1_div_u' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_interface_srem_32s_5ns_6_36_seq_1.v:7]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 5 - type: integer 
	Parameter out_WIDTH bound to: 6 - type: integer 
	Parameter cal_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'iscsi_interface_srem_32s_5ns_6_36_seq_1_div_u' (55#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_interface_srem_32s_5ns_6_36_seq_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'iscsi_interface_srem_32s_5ns_6_36_seq_1_div' (56#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_interface_srem_32s_5ns_6_36_seq_1.v:87]
INFO: [Synth 8-6155] done synthesizing module 'iscsi_interface_srem_32s_5ns_6_36_seq_1' (57#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_interface_srem_32s_5ns_6_36_seq_1.v:178]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_key_value_int_2.v:640]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_key_value_int_2.v:642]
INFO: [Synth 8-6155] done synthesizing module 'write_key_value_int_2' (58#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_key_value_int_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'write_key_value_int_3' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_key_value_int_3.v:10]
	Parameter ap_ST_fsm_state1 bound to: 41'b00000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 41'b00000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 41'b00000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 41'b00000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 41'b00000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 41'b00000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 41'b00000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 41'b00000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 41'b00000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 41'b00000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 41'b00000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 41'b00000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 41'b00000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 41'b00000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 41'b00000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 41'b00000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 41'b00000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 41'b00000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 41'b00000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 41'b00000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 41'b00000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 41'b00000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 41'b00000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 41'b00000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 41'b00000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 41'b00000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 41'b00000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 41'b00000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 41'b00000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 41'b00000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 41'b00000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 41'b00000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 41'b00000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 41'b00000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 41'b00000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 41'b00000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 41'b00001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 41'b00010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 41'b00100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 41'b01000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 41'b10000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_key_value_int_3.v:115]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_key_value_int_3.v:640]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_key_value_int_3.v:642]
INFO: [Synth 8-6155] done synthesizing module 'write_key_value_int_3' (59#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_key_value_int_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'write_key_value_int_1' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_key_value_int_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 41'b00000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 41'b00000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 41'b00000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 41'b00000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 41'b00000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 41'b00000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 41'b00000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 41'b00000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 41'b00000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 41'b00000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 41'b00000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 41'b00000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 41'b00000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 41'b00000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 41'b00000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 41'b00000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 41'b00000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 41'b00000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 41'b00000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 41'b00000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 41'b00000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 41'b00000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 41'b00000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 41'b00000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 41'b00000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 41'b00000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 41'b00000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 41'b00000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 41'b00000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 41'b00000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 41'b00000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 41'b00000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 41'b00000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 41'b00000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 41'b00000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 41'b00000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 41'b00001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 41'b00010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 41'b00100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 41'b01000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 41'b10000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_key_value_int_1.v:108]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_key_value_int_1.v:651]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_key_value_int_1.v:653]
INFO: [Synth 8-6155] done synthesizing module 'write_key_value_int_1' (60#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_key_value_int_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'write_key_value_int' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_key_value_int.v:10]
	Parameter ap_ST_fsm_state1 bound to: 41'b00000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 41'b00000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 41'b00000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 41'b00000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 41'b00000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 41'b00000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 41'b00000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 41'b00000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 41'b00000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 41'b00000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 41'b00000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 41'b00000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 41'b00000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 41'b00000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 41'b00000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 41'b00000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 41'b00000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 41'b00000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 41'b00000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 41'b00000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 41'b00000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 41'b00000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 41'b00000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 41'b00000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 41'b00000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 41'b00000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 41'b00000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 41'b00000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 41'b00000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 41'b00000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 41'b00000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 41'b00000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 41'b00000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 41'b00000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 41'b00000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 41'b00000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 41'b00001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 41'b00010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 41'b00100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 41'b01000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 41'b10000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_key_value_int.v:108]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_key_value_int.v:651]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_key_value_int.v:653]
INFO: [Synth 8-6155] done synthesizing module 'write_key_value_int' (61#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_key_value_int.v:10]
INFO: [Synth 8-6157] synthesizing module 'setup_session' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/setup_session.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_state5 bound to: 6'b010000 
	Parameter ap_ST_fsm_state6 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/setup_session.v:74]
INFO: [Synth 8-6157] synthesizing module 'setup_session_p_str1328' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/setup_session_p_str1328.v:39]
	Parameter DataWidth bound to: 7 - type: integer 
	Parameter AddressRange bound to: 22 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'setup_session_p_str1328_rom' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/setup_session_p_str1328.v:6]
	Parameter DWIDTH bound to: 7 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 22 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/setup_session_p_str1328.v:18]
INFO: [Synth 8-3876] $readmem data file './setup_session_p_str1328_rom.dat' is read successfully [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/setup_session_p_str1328.v:21]
INFO: [Synth 8-6155] done synthesizing module 'setup_session_p_str1328_rom' (62#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/setup_session_p_str1328.v:6]
INFO: [Synth 8-6155] done synthesizing module 'setup_session_p_str1328' (63#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/setup_session_p_str1328.v:39]
INFO: [Synth 8-6157] synthesizing module 'setup_session_p_str1227' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/setup_session_p_str1227.v:39]
	Parameter DataWidth bound to: 7 - type: integer 
	Parameter AddressRange bound to: 11 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'setup_session_p_str1227_rom' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/setup_session_p_str1227.v:6]
	Parameter DWIDTH bound to: 7 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 11 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/setup_session_p_str1227.v:18]
INFO: [Synth 8-3876] $readmem data file './setup_session_p_str1227_rom.dat' is read successfully [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/setup_session_p_str1227.v:21]
INFO: [Synth 8-6155] done synthesizing module 'setup_session_p_str1227_rom' (64#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/setup_session_p_str1227.v:6]
INFO: [Synth 8-6155] done synthesizing module 'setup_session_p_str1227' (65#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/setup_session_p_str1227.v:39]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/setup_session.v:450]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/setup_session.v:452]
INFO: [Synth 8-6155] done synthesizing module 'setup_session' (66#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/setup_session.v:10]
INFO: [Synth 8-6157] synthesizing module 'write_to_tcp_1' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_to_tcp_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_to_tcp_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'write_byte_array_3' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_byte_array_3.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_byte_array_3.v:60]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_byte_array_3.v:280]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_byte_array_3.v:282]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_byte_array_3.v:284]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_byte_array_3.v:286]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_byte_array_3.v:288]
INFO: [Synth 8-6155] done synthesizing module 'write_byte_array_3' (67#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_byte_array_3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'write_to_tcp_1' (68#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_to_tcp_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'write_to_tcp' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_to_tcp.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_to_tcp.v:51]
INFO: [Synth 8-6157] synthesizing module 'write_byte_array_1' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_byte_array_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_byte_array_1.v:58]
INFO: [Synth 8-6155] done synthesizing module 'write_byte_array_1' (69#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_byte_array_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'write_to_tcp' (70#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_to_tcp.v:10]
INFO: [Synth 8-6157] synthesizing module 'write_byte_array_2' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_byte_array_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_byte_array_2.v:41]
INFO: [Synth 8-6157] synthesizing module 'write_byte_array_2_authentication_respo' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_byte_array_2_authentication_respo.v:80]
	Parameter DataWidth bound to: 7 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'write_byte_array_2_authentication_respo_rom' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_byte_array_2_authentication_respo.v:6]
	Parameter DWIDTH bound to: 7 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_byte_array_2_authentication_respo.v:27]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_byte_array_2_authentication_respo.v:28]
INFO: [Synth 8-3876] $readmem data file './write_byte_array_2_authentication_respo_rom.dat' is read successfully [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_byte_array_2_authentication_respo.v:31]
INFO: [Synth 8-3876] $readmem data file './write_byte_array_2_authentication_respo_rom.dat' is read successfully [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_byte_array_2_authentication_respo.v:32]
INFO: [Synth 8-6155] done synthesizing module 'write_byte_array_2_authentication_respo_rom' (71#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_byte_array_2_authentication_respo.v:6]
INFO: [Synth 8-6155] done synthesizing module 'write_byte_array_2_authentication_respo' (72#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_byte_array_2_authentication_respo.v:80]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_byte_array_2.v:255]
INFO: [Synth 8-6155] done synthesizing module 'write_byte_array_2' (73#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_byte_array_2.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login.v:2826]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login.v:2828]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login.v:2830]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login.v:2832]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login.v:2834]
INFO: [Synth 8-6155] done synthesizing module 'iscsi_login' (74#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login.v:10]
INFO: [Synth 8-6157] synthesizing module 'iscsi_text' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_text.v:10]
	Parameter ap_ST_fsm_state1 bound to: 25'b0000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 25'b0000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 25'b0000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 25'b0000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 25'b0000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 25'b0000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 25'b0000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 25'b0000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 25'b0000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 25'b0000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 25'b0000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 25'b0000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 25'b0000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 25'b0000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 25'b0000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 25'b0000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 25'b0000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 25'b0000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 25'b0000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 25'b0000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 25'b0000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 25'b0001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 25'b0010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 25'b0100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 25'b1000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_text.v:108]
INFO: [Synth 8-6157] synthesizing module 'iscsi_text_p_str14' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_text_p_str14.v:39]
	Parameter DataWidth bound to: 7 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'iscsi_text_p_str14_rom' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_text_p_str14.v:6]
	Parameter DWIDTH bound to: 7 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_text_p_str14.v:18]
INFO: [Synth 8-3876] $readmem data file './iscsi_text_p_str14_rom.dat' is read successfully [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_text_p_str14.v:21]
INFO: [Synth 8-6155] done synthesizing module 'iscsi_text_p_str14_rom' (75#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_text_p_str14.v:6]
INFO: [Synth 8-6155] done synthesizing module 'iscsi_text_p_str14' (76#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_text_p_str14.v:39]
INFO: [Synth 8-6157] synthesizing module 'iscsi_text_parameter_data' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_text_parameter_data.v:56]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 8192 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'iscsi_text_parameter_data_ram' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_text_parameter_data.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 8192 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_text_parameter_data.v:23]
INFO: [Synth 8-6155] done synthesizing module 'iscsi_text_parameter_data_ram' (77#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_text_parameter_data.v:6]
INFO: [Synth 8-6155] done synthesizing module 'iscsi_text_parameter_data' (78#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_text_parameter_data.v:56]
INFO: [Synth 8-6157] synthesizing module 'write_byte_array' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_byte_array.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_byte_array.v:41]
INFO: [Synth 8-6157] synthesizing module 'write_byte_array_response_text' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_byte_array_response_text.v:80]
	Parameter DataWidth bound to: 7 - type: integer 
	Parameter AddressRange bound to: 55 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'write_byte_array_response_text_rom' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_byte_array_response_text.v:6]
	Parameter DWIDTH bound to: 7 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 55 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_byte_array_response_text.v:27]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_byte_array_response_text.v:28]
INFO: [Synth 8-3876] $readmem data file './write_byte_array_response_text_rom.dat' is read successfully [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_byte_array_response_text.v:31]
INFO: [Synth 8-3876] $readmem data file './write_byte_array_response_text_rom.dat' is read successfully [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_byte_array_response_text.v:32]
INFO: [Synth 8-6155] done synthesizing module 'write_byte_array_response_text_rom' (79#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_byte_array_response_text.v:6]
INFO: [Synth 8-6155] done synthesizing module 'write_byte_array_response_text' (80#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_byte_array_response_text.v:80]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_byte_array.v:266]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_byte_array.v:268]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_byte_array.v:270]
INFO: [Synth 8-6155] done synthesizing module 'write_byte_array' (81#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_byte_array.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_text.v:1167]
INFO: [Synth 8-6155] done synthesizing module 'iscsi_text' (82#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_text.v:10]
INFO: [Synth 8-6157] synthesizing module 'iscsi_nop_out' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_nop_out.v:10]
	Parameter ap_ST_fsm_state1 bound to: 18'b000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 18'b000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 18'b000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 18'b000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 18'b000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 18'b000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 18'b000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 18'b000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 18'b000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 18'b000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 18'b000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 18'b000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 18'b000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 18'b000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 18'b000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 18'b001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 18'b010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 18'b100000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_nop_out.v:91]
INFO: [Synth 8-6155] done synthesizing module 'iscsi_nop_out' (83#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_nop_out.v:10]
INFO: [Synth 8-6157] synthesizing module 'read_from_tcp' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/read_from_tcp.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/read_from_tcp.v:56]
INFO: [Synth 8-6157] synthesizing module 'read_byte_array' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/read_byte_array.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/read_byte_array.v:65]
INFO: [Synth 8-6155] done synthesizing module 'read_byte_array' (84#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/read_byte_array.v:10]
INFO: [Synth 8-6155] done synthesizing module 'read_from_tcp' (85#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/read_from_tcp.v:10]
INFO: [Synth 8-6155] done synthesizing module 'process_pdu' (86#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/process_pdu.v:10]
INFO: [Synth 8-6155] done synthesizing module 'iscsi_interface' (87#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_interface.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (88#1) [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:58]
WARNING: [Synth 8-3331] design iscsi_login_response_buffer_V has unconnected port reset
WARNING: [Synth 8-3331] design write_byte_array_response_text has unconnected port reset
WARNING: [Synth 8-3331] design update_value_bool_3_p_str13 has unconnected port reset
WARNING: [Synth 8-3331] design update_value_bool_1_p_str8 has unconnected port reset
WARNING: [Synth 8-3331] design update_value_bool_1 has unconnected port idx[31]
WARNING: [Synth 8-3331] design update_value_bool_1 has unconnected port idx[30]
WARNING: [Synth 8-3331] design update_value_bool_1 has unconnected port idx[29]
WARNING: [Synth 8-3331] design update_value_bool_1 has unconnected port idx[28]
WARNING: [Synth 8-3331] design update_value_bool_1 has unconnected port idx[27]
WARNING: [Synth 8-3331] design update_value_bool_1 has unconnected port idx[26]
WARNING: [Synth 8-3331] design update_value_bool_1 has unconnected port idx[25]
WARNING: [Synth 8-3331] design update_value_bool_1 has unconnected port idx[24]
WARNING: [Synth 8-3331] design update_value_bool_1 has unconnected port idx[23]
WARNING: [Synth 8-3331] design update_value_bool_1 has unconnected port idx[22]
WARNING: [Synth 8-3331] design update_value_bool_1 has unconnected port idx[21]
WARNING: [Synth 8-3331] design update_value_bool_1 has unconnected port idx[20]
WARNING: [Synth 8-3331] design update_value_bool_1 has unconnected port idx[19]
WARNING: [Synth 8-3331] design update_value_bool_1 has unconnected port idx[18]
WARNING: [Synth 8-3331] design update_value_bool_1 has unconnected port idx[17]
WARNING: [Synth 8-3331] design update_value_bool_1 has unconnected port idx[16]
WARNING: [Synth 8-3331] design update_value_bool_1 has unconnected port idx[15]
WARNING: [Synth 8-3331] design update_value_bool_1 has unconnected port idx[14]
WARNING: [Synth 8-3331] design update_value_bool_1 has unconnected port idx[13]
WARNING: [Synth 8-3331] design update_value_bool_2_p_str5 has unconnected port reset
WARNING: [Synth 8-3331] design update_value_bool_2 has unconnected port idx[31]
WARNING: [Synth 8-3331] design update_value_bool_2 has unconnected port idx[30]
WARNING: [Synth 8-3331] design update_value_bool_2 has unconnected port idx[29]
WARNING: [Synth 8-3331] design update_value_bool_2 has unconnected port idx[28]
WARNING: [Synth 8-3331] design update_value_bool_2 has unconnected port idx[27]
WARNING: [Synth 8-3331] design update_value_bool_2 has unconnected port idx[26]
WARNING: [Synth 8-3331] design update_value_bool_2 has unconnected port idx[25]
WARNING: [Synth 8-3331] design update_value_bool_2 has unconnected port idx[24]
WARNING: [Synth 8-3331] design update_value_bool_2 has unconnected port idx[23]
WARNING: [Synth 8-3331] design update_value_bool_2 has unconnected port idx[22]
WARNING: [Synth 8-3331] design update_value_bool_2 has unconnected port idx[21]
WARNING: [Synth 8-3331] design update_value_bool_2 has unconnected port idx[20]
WARNING: [Synth 8-3331] design update_value_bool_2 has unconnected port idx[19]
WARNING: [Synth 8-3331] design update_value_bool_2 has unconnected port idx[18]
WARNING: [Synth 8-3331] design update_value_bool_2 has unconnected port idx[17]
WARNING: [Synth 8-3331] design update_value_bool_2 has unconnected port idx[16]
WARNING: [Synth 8-3331] design update_value_bool_2 has unconnected port idx[15]
WARNING: [Synth 8-3331] design update_value_bool_2 has unconnected port idx[14]
WARNING: [Synth 8-3331] design update_value_bool_2 has unconnected port idx[13]
WARNING: [Synth 8-3331] design update_value_bool_3_p_str4 has unconnected port reset
WARNING: [Synth 8-3331] design update_value_bool_3 has unconnected port idx[31]
WARNING: [Synth 8-3331] design update_value_bool_3 has unconnected port idx[30]
WARNING: [Synth 8-3331] design update_value_bool_3 has unconnected port idx[29]
WARNING: [Synth 8-3331] design update_value_bool_3 has unconnected port idx[28]
WARNING: [Synth 8-3331] design update_value_bool_3 has unconnected port idx[27]
WARNING: [Synth 8-3331] design update_value_bool_3 has unconnected port idx[26]
WARNING: [Synth 8-3331] design update_value_bool_3 has unconnected port idx[25]
WARNING: [Synth 8-3331] design update_value_bool_3 has unconnected port idx[24]
WARNING: [Synth 8-3331] design update_value_bool_3 has unconnected port idx[23]
WARNING: [Synth 8-3331] design update_value_bool_3 has unconnected port idx[22]
WARNING: [Synth 8-3331] design update_value_bool_3 has unconnected port idx[21]
WARNING: [Synth 8-3331] design update_value_bool_3 has unconnected port idx[20]
WARNING: [Synth 8-3331] design update_value_bool_3 has unconnected port idx[19]
WARNING: [Synth 8-3331] design update_value_bool_3 has unconnected port idx[18]
WARNING: [Synth 8-3331] design update_value_bool_3 has unconnected port idx[17]
WARNING: [Synth 8-3331] design update_value_bool_3 has unconnected port idx[16]
WARNING: [Synth 8-3331] design update_value_bool_3 has unconnected port idx[15]
WARNING: [Synth 8-3331] design update_value_bool_3 has unconnected port idx[14]
WARNING: [Synth 8-3331] design update_value_bool_3 has unconnected port idx[13]
WARNING: [Synth 8-3331] design update_value_bool_p_str9 has unconnected port reset
WARNING: [Synth 8-3331] design update_value_bool has unconnected port idx[31]
WARNING: [Synth 8-3331] design update_value_bool has unconnected port idx[30]
WARNING: [Synth 8-3331] design update_value_bool has unconnected port idx[29]
WARNING: [Synth 8-3331] design update_value_bool has unconnected port idx[28]
WARNING: [Synth 8-3331] design update_value_bool has unconnected port idx[27]
WARNING: [Synth 8-3331] design update_value_bool has unconnected port idx[26]
WARNING: [Synth 8-3331] design update_value_bool has unconnected port idx[25]
WARNING: [Synth 8-3331] design update_value_bool has unconnected port idx[24]
WARNING: [Synth 8-3331] design update_value_bool has unconnected port idx[23]
WARNING: [Synth 8-3331] design update_value_bool has unconnected port idx[22]
WARNING: [Synth 8-3331] design update_value_bool has unconnected port idx[21]
WARNING: [Synth 8-3331] design update_value_bool has unconnected port idx[20]
WARNING: [Synth 8-3331] design update_value_bool has unconnected port idx[19]
WARNING: [Synth 8-3331] design update_value_bool has unconnected port idx[18]
WARNING: [Synth 8-3331] design update_value_bool has unconnected port idx[17]
WARNING: [Synth 8-3331] design update_value_bool has unconnected port idx[16]
WARNING: [Synth 8-3331] design update_value_bool has unconnected port idx[15]
WARNING: [Synth 8-3331] design update_value_bool has unconnected port idx[14]
WARNING: [Synth 8-3331] design update_value_bool has unconnected port idx[13]
WARNING: [Synth 8-3331] design update_value_int_p_str12 has unconnected port reset
WARNING: [Synth 8-3331] design update_value_int_1_p_str11 has unconnected port reset
WARNING: [Synth 8-3331] design update_value_int_4_p_str25 has unconnected port reset
WARNING: [Synth 8-3331] design update_values_p_str10 has unconnected port reset
WARNING: [Synth 8-3331] design update_values_p_str7 has unconnected port reset
WARNING: [Synth 8-3331] design update_values_p_str6 has unconnected port reset
WARNING: [Synth 8-3331] design update_values_p_str36 has unconnected port reset
WARNING: [Synth 8-3331] design iscsi_text_parameter_data has unconnected port reset
WARNING: [Synth 8-3331] design iscsi_text_p_str14 has unconnected port reset
WARNING: [Synth 8-3331] design write_byte_array_2_authentication_respo has unconnected port reset
WARNING: [Synth 8-3331] design setup_session_p_str1227 has unconnected port reset
WARNING: [Synth 8-3331] design setup_session_p_str1328 has unconnected port reset
WARNING: [Synth 8-3331] design iscsi_login_header_buffer_V has unconnected port reset
WARNING: [Synth 8-3331] design iscsi_login_p_str722 has unconnected port reset
WARNING: [Synth 8-3331] design iscsi_login_p_str419 has unconnected port reset
WARNING: [Synth 8-3331] design iscsi_login_p_str318 has unconnected port reset
WARNING: [Synth 8-3331] design iscsi_login_p_str1126 has unconnected port reset
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1902.566 ; gain = 245.402 ; free physical = 216 ; free virtual = 2429
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1920.379 ; gain = 263.215 ; free physical = 227 ; free virtual = 2442
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1920.379 ; gain = 263.215 ; free physical = 227 ; free virtual = 2442
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/iscsi_interface_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/iscsi_interface_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2109.035 ; gain = 0.000 ; free physical = 128 ; free virtual = 2299
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2118.941 ; gain = 9.906 ; free physical = 124 ; free virtual = 2297
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2118.941 ; gain = 461.777 ; free physical = 234 ; free virtual = 2421
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2118.941 ; gain = 461.777 ; free physical = 234 ; free virtual = 2421
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2118.941 ; gain = 461.777 ; free physical = 234 ; free virtual = 2422
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln122_18_reg_303_reg[7:7]' into 'zext_ln122_17_reg_276_reg[7:7]' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_bool.v:332]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_bool.v:212]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln122_9_reg_303_reg[7:7]' into 'zext_ln122_8_reg_276_reg[7:7]' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_bool_3.v:332]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_bool_3.v:212]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln122_12_reg_303_reg[7:7]' into 'zext_ln122_11_reg_276_reg[7:7]' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_bool_2.v:332]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_bool_2.v:212]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln122_15_reg_303_reg[7:7]' into 'zext_ln122_14_reg_276_reg[7:7]' [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_bool_1.v:332]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/update_value_bool_1.v:212]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '32' to '31' bits. [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_interface_srem_32s_5ns_6_36_seq_1.v:42]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_key_value_int_2.v:638]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_key_value_int_3.v:638]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_key_value_int_1.v:647]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/write_key_value_int.v:647]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "iscsi_login_response_buffer_V_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "iscsi_login_instance_data_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "iscsi_text_parameter_data_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2118.941 ; gain = 461.777 ; free physical = 210 ; free virtual = 2403
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 4     
	   3 Input     33 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 63    
	   3 Input     32 Bit       Adders := 10    
	   2 Input     31 Bit       Adders := 3     
	   2 Input     30 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 18    
	   2 Input      9 Bit       Adders := 10    
	   2 Input      6 Bit       Adders := 21    
	   2 Input      5 Bit       Adders := 16    
	   2 Input      4 Bit       Adders := 10    
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               65 Bit    Registers := 4     
	               60 Bit    Registers := 1     
	               59 Bit    Registers := 1     
	               41 Bit    Registers := 4     
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 143   
	               31 Bit    Registers := 10    
	               30 Bit    Registers := 1     
	               29 Bit    Registers := 4     
	               25 Bit    Registers := 3     
	               24 Bit    Registers := 6     
	               18 Bit    Registers := 9     
	               15 Bit    Registers := 8     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 87    
	                7 Bit    Registers := 77    
	                6 Bit    Registers := 23    
	                5 Bit    Registers := 33    
	                4 Bit    Registers := 27    
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 28    
	                1 Bit    Registers := 139   
+---RAMs : 
	              64K Bit         RAMs := 2     
	              384 Bit         RAMs := 4     
+---Muxes : 
	   2 Input     59 Bit        Muxes := 1     
	  60 Input     59 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 3     
	   2 Input     57 Bit        Muxes := 1     
	   2 Input     45 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 5     
	  42 Input     41 Bit        Muxes := 4     
	   2 Input     40 Bit        Muxes := 4     
	   2 Input     39 Bit        Muxes := 2     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 164   
	  10 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 5     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 4     
	  26 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 5     
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   3 Input     18 Bit        Muxes := 1     
	  19 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 28    
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   4 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 38    
	   2 Input      7 Bit        Muxes := 29    
	   2 Input      6 Bit        Muxes := 28    
	  14 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 51    
	   5 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 22    
	   2 Input      3 Bit        Muxes := 12    
	   6 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 49    
	   4 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 176   
	  12 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module iscsi_login_response_buffer_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module iscsi_login_instance_data_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module iscsi_login_buffer_r_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module iscsi_login_p_str15_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module update_value_bool_3_p_str4_rom 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module update_value_bool_3_p_str13_rom 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module iscsi_login_p_str1126_rom 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module update_value_bool_2_p_str5_rom 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module iscsi_login_p_str318_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module iscsi_login_p_str419_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module update_value_bool_1_p_str8_rom 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module update_value_bool_p_str9_rom 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module iscsi_login_p_str722_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module iscsi_login_header_buffer_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module update_values_p_str36_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module update_values_p_str6_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module update_values_p_str7_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module update_values_p_str10_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module update_value_int_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	                8 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module update_value_int_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	                8 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module update_value_int_4_p_str25_rom 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module update_value_int_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module update_value_int_1_p_str11_rom 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module update_value_int_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module update_value_int_p_str12_rom 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module update_value_int 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module update_value_bool 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module update_value_bool_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module update_value_bool_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module update_value_bool_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module update_values 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 13    
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module read_byte_array_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module read_from_tcp_1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module iscsi_interface_srem_32s_5ns_6_36_seq_1_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
Module iscsi_interface_srem_32s_5ns_6_36_seq_1_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
Module write_key_value_int_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	               41 Bit    Registers := 1     
	               32 Bit    Registers := 9     
	               29 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	  42 Input     41 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module write_key_value_int_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	               41 Bit    Registers := 1     
	               32 Bit    Registers := 9     
	               29 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	  42 Input     41 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module write_key_value_int_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	               41 Bit    Registers := 1     
	               32 Bit    Registers := 7     
	               29 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               15 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	  42 Input     41 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module write_key_value_int 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	               41 Bit    Registers := 1     
	               32 Bit    Registers := 7     
	               29 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               15 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	  42 Input     41 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module setup_session_p_str1328_rom 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module setup_session_p_str1227_rom 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module setup_session 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module write_byte_array_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module write_to_tcp_1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module write_byte_array_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module write_to_tcp 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module write_byte_array_2_authentication_respo_rom 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 4     
Module write_byte_array_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module iscsi_login 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 12    
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               60 Bit    Registers := 1     
	               59 Bit    Registers := 1     
	               32 Bit    Registers := 26    
	               24 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 10    
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 10    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input     59 Bit        Muxes := 1     
	  60 Input     59 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 3     
	   2 Input     57 Bit        Muxes := 1     
	   2 Input     45 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 2     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 10    
	  10 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 45    
	  12 Input      1 Bit        Muxes := 1     
Module iscsi_text_p_str14_rom 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module iscsi_text_parameter_data_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module write_byte_array_response_text_rom 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 4     
Module write_byte_array 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module iscsi_text 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     31 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 14    
	               31 Bit    Registers := 2     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 10    
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     25 Bit        Muxes := 3     
	  26 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module iscsi_nop_out 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	  19 Input     18 Bit        Muxes := 1     
	  14 Input      6 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module read_byte_array 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module read_from_tcp 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module process_pdu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
Module iscsi_interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-3936] Found unconnected internal register 'iscsi_interface_srem_32s_5ns_6_36_seq_1_U91/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_u_0/sign0_reg' and it is trimmed from '2' to '1' bits. [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_interface_srem_32s_5ns_6_36_seq_1.v:43]
DSP Report: Generating DSP mul_ln185_fu_274_p2, operation Mode is: A2*(B:0xcccc).
DSP Report: register mul_ln185_fu_274_p2 is absorbed into DSP mul_ln185_fu_274_p2.
DSP Report: operator mul_ln185_fu_274_p2 is absorbed into DSP mul_ln185_fu_274_p2.
DSP Report: operator mul_ln185_fu_274_p2 is absorbed into DSP mul_ln185_fu_274_p2.
DSP Report: Generating DSP mul_ln185_fu_274_p2, operation Mode is: (PCIN>>17)+(A:0xcccc)*B2.
DSP Report: register p_0_reg_166_reg is absorbed into DSP mul_ln185_fu_274_p2.
DSP Report: operator mul_ln185_fu_274_p2 is absorbed into DSP mul_ln185_fu_274_p2.
DSP Report: operator mul_ln185_fu_274_p2 is absorbed into DSP mul_ln185_fu_274_p2.
DSP Report: Generating DSP mul_ln185_fu_274_p2, operation Mode is: (A:0x1999a)*B2.
DSP Report: register mul_ln185_fu_274_p2 is absorbed into DSP mul_ln185_fu_274_p2.
DSP Report: operator mul_ln185_fu_274_p2 is absorbed into DSP mul_ln185_fu_274_p2.
DSP Report: operator mul_ln185_fu_274_p2 is absorbed into DSP mul_ln185_fu_274_p2.
DSP Report: Generating DSP mul_ln185_fu_274_p2, operation Mode is: (PCIN>>17)+(A:0x1999a)*B2.
DSP Report: register p_0_reg_166_reg is absorbed into DSP mul_ln185_fu_274_p2.
DSP Report: operator mul_ln185_fu_274_p2 is absorbed into DSP mul_ln185_fu_274_p2.
DSP Report: operator mul_ln185_fu_274_p2 is absorbed into DSP mul_ln185_fu_274_p2.
WARNING: [Synth 8-3936] Found unconnected internal register 'iscsi_interface_srem_32s_5ns_6_36_seq_1_U84/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_u_0/sign0_reg' and it is trimmed from '2' to '1' bits. [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_interface_srem_32s_5ns_6_36_seq_1.v:43]
DSP Report: Generating DSP mul_ln185_fu_274_p2, operation Mode is: A2*(B:0xcccc).
DSP Report: register mul_ln185_fu_274_p2 is absorbed into DSP mul_ln185_fu_274_p2.
DSP Report: operator mul_ln185_fu_274_p2 is absorbed into DSP mul_ln185_fu_274_p2.
DSP Report: operator mul_ln185_fu_274_p2 is absorbed into DSP mul_ln185_fu_274_p2.
DSP Report: Generating DSP mul_ln185_fu_274_p2, operation Mode is: (PCIN>>17)+(A:0xcccc)*B2.
DSP Report: register p_0_reg_166_reg is absorbed into DSP mul_ln185_fu_274_p2.
DSP Report: operator mul_ln185_fu_274_p2 is absorbed into DSP mul_ln185_fu_274_p2.
DSP Report: operator mul_ln185_fu_274_p2 is absorbed into DSP mul_ln185_fu_274_p2.
DSP Report: Generating DSP mul_ln185_fu_274_p2, operation Mode is: (A:0x1999a)*B2.
DSP Report: register mul_ln185_fu_274_p2 is absorbed into DSP mul_ln185_fu_274_p2.
DSP Report: operator mul_ln185_fu_274_p2 is absorbed into DSP mul_ln185_fu_274_p2.
DSP Report: operator mul_ln185_fu_274_p2 is absorbed into DSP mul_ln185_fu_274_p2.
DSP Report: Generating DSP mul_ln185_fu_274_p2, operation Mode is: (PCIN>>17)+(A:0x1999a)*B2.
DSP Report: register p_0_reg_166_reg is absorbed into DSP mul_ln185_fu_274_p2.
DSP Report: operator mul_ln185_fu_274_p2 is absorbed into DSP mul_ln185_fu_274_p2.
DSP Report: operator mul_ln185_fu_274_p2 is absorbed into DSP mul_ln185_fu_274_p2.
WARNING: [Synth 8-3936] Found unconnected internal register 'iscsi_interface_srem_32s_5ns_6_36_seq_1_U97/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_u_0/sign0_reg' and it is trimmed from '2' to '1' bits. [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_interface_srem_32s_5ns_6_36_seq_1.v:43]
DSP Report: Generating DSP mul_ln185_fu_288_p2, operation Mode is: A2*(B:0xcccc).
DSP Report: register mul_ln185_fu_288_p2 is absorbed into DSP mul_ln185_fu_288_p2.
DSP Report: operator mul_ln185_fu_288_p2 is absorbed into DSP mul_ln185_fu_288_p2.
DSP Report: operator mul_ln185_fu_288_p2 is absorbed into DSP mul_ln185_fu_288_p2.
DSP Report: Generating DSP mul_ln185_fu_288_p2, operation Mode is: (PCIN>>17)+(A:0xcccc)*B2.
DSP Report: register p_0_reg_175_reg is absorbed into DSP mul_ln185_fu_288_p2.
DSP Report: operator mul_ln185_fu_288_p2 is absorbed into DSP mul_ln185_fu_288_p2.
DSP Report: operator mul_ln185_fu_288_p2 is absorbed into DSP mul_ln185_fu_288_p2.
DSP Report: Generating DSP mul_ln185_fu_288_p2, operation Mode is: (A:0x1999a)*B2.
DSP Report: register mul_ln185_fu_288_p2 is absorbed into DSP mul_ln185_fu_288_p2.
DSP Report: operator mul_ln185_fu_288_p2 is absorbed into DSP mul_ln185_fu_288_p2.
DSP Report: operator mul_ln185_fu_288_p2 is absorbed into DSP mul_ln185_fu_288_p2.
DSP Report: Generating DSP mul_ln185_fu_288_p2, operation Mode is: (PCIN>>17)+(A:0x1999a)*B2.
DSP Report: register p_0_reg_175_reg is absorbed into DSP mul_ln185_fu_288_p2.
DSP Report: operator mul_ln185_fu_288_p2 is absorbed into DSP mul_ln185_fu_288_p2.
DSP Report: operator mul_ln185_fu_288_p2 is absorbed into DSP mul_ln185_fu_288_p2.
WARNING: [Synth 8-3936] Found unconnected internal register 'iscsi_interface_srem_32s_5ns_6_36_seq_1_U102/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_u_0/sign0_reg' and it is trimmed from '2' to '1' bits. [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_interface_srem_32s_5ns_6_36_seq_1.v:43]
DSP Report: Generating DSP mul_ln185_fu_288_p2, operation Mode is: A2*(B:0xcccc).
DSP Report: register mul_ln185_fu_288_p2 is absorbed into DSP mul_ln185_fu_288_p2.
DSP Report: operator mul_ln185_fu_288_p2 is absorbed into DSP mul_ln185_fu_288_p2.
DSP Report: operator mul_ln185_fu_288_p2 is absorbed into DSP mul_ln185_fu_288_p2.
DSP Report: Generating DSP mul_ln185_fu_288_p2, operation Mode is: (PCIN>>17)+(A:0xcccc)*B2.
DSP Report: register p_0_reg_175_reg is absorbed into DSP mul_ln185_fu_288_p2.
DSP Report: operator mul_ln185_fu_288_p2 is absorbed into DSP mul_ln185_fu_288_p2.
DSP Report: operator mul_ln185_fu_288_p2 is absorbed into DSP mul_ln185_fu_288_p2.
DSP Report: Generating DSP mul_ln185_fu_288_p2, operation Mode is: (A:0x1999a)*B2.
DSP Report: register mul_ln185_fu_288_p2 is absorbed into DSP mul_ln185_fu_288_p2.
DSP Report: operator mul_ln185_fu_288_p2 is absorbed into DSP mul_ln185_fu_288_p2.
DSP Report: operator mul_ln185_fu_288_p2 is absorbed into DSP mul_ln185_fu_288_p2.
DSP Report: Generating DSP mul_ln185_fu_288_p2, operation Mode is: (PCIN>>17)+(A:0x1999a)*B2.
DSP Report: register p_0_reg_175_reg is absorbed into DSP mul_ln185_fu_288_p2.
DSP Report: operator mul_ln185_fu_288_p2 is absorbed into DSP mul_ln185_fu_288_p2.
DSP Report: operator mul_ln185_fu_288_p2 is absorbed into DSP mul_ln185_fu_288_p2.
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_2_reg_1082_reg' and it is trimmed from '8' to '7' bits. [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_text.v:600]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_process_pdu_fu_144/grp_iscsi_nop_out_fu_326/p_Val2_5_reg_675_reg' and it is trimmed from '8' to '7' bits. [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_nop_out.v:227]
INFO: [Synth 8-3971] The signal "inst/grp_process_pdu_fu_144/header_buffer_V_U/iscsi_login_response_buffer_V_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /instance_data_U/iscsi_login_instance_data_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /response_buffer_V_U/iscsi_login_response_buffer_V_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/\grp_process_pdu_fu_144/grp_iscsi_text_fu_283 /parameter_data_U/iscsi_text_parameter_data_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/\grp_process_pdu_fu_144/grp_iscsi_text_fu_283 /response_buffer_V_U/iscsi_login_response_buffer_V_ram_U/ram_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_process_pdu_fu_144/grp_iscsi_nop_out_fu_326/response_buffer_V_U/iscsi_login_response_buffer_V_ram_U/q1_reg' and it is trimmed from '8' to '7' bits. [/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/4b06/hdl/verilog/iscsi_login_response_buffer_V.v:50]
INFO: [Synth 8-3971] The signal "inst/grp_process_pdu_fu_144/grp_iscsi_nop_out_fu_326/response_buffer_V_U/iscsi_login_response_buffer_V_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/iscsi_interface_srem_32s_5ns_6_36_seq_1_U102/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/divisor0_reg[3]' (FD) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/iscsi_interface_srem_32s_5ns_6_36_seq_1_U102/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/iscsi_interface_srem_32s_5ns_6_36_seq_1_U102/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/divisor0_reg[2]' (FD) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/iscsi_interface_srem_32s_5ns_6_36_seq_1_U102/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/divisor0_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /grp_write_key_value_int_fu_1207/\iscsi_interface_srem_32s_5ns_6_36_seq_1_U102/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/divisor0_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/iscsi_interface_srem_32s_5ns_6_36_seq_1_U102/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/divisor0_reg[0]' (FD) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/iscsi_interface_srem_32s_5ns_6_36_seq_1_U102/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/divisor0_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /grp_write_key_value_int_fu_1207/\iscsi_interface_srem_32s_5ns_6_36_seq_1_U102/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/divisor0_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/iscsi_interface_srem_32s_5ns_6_36_seq_1_U97/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/divisor0_reg[3]' (FD) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/iscsi_interface_srem_32s_5ns_6_36_seq_1_U97/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/iscsi_interface_srem_32s_5ns_6_36_seq_1_U97/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/divisor0_reg[2]' (FD) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/iscsi_interface_srem_32s_5ns_6_36_seq_1_U97/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/divisor0_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /grp_write_key_value_int_1_fu_1194/\iscsi_interface_srem_32s_5ns_6_36_seq_1_U97/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/divisor0_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/iscsi_interface_srem_32s_5ns_6_36_seq_1_U97/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/divisor0_reg[0]' (FD) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/iscsi_interface_srem_32s_5ns_6_36_seq_1_U97/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/divisor0_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /grp_write_key_value_int_1_fu_1194/\iscsi_interface_srem_32s_5ns_6_36_seq_1_U97/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/divisor0_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/iscsi_interface_srem_32s_5ns_6_36_seq_1_U84/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/divisor0_reg[3]' (FD) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/iscsi_interface_srem_32s_5ns_6_36_seq_1_U84/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/iscsi_interface_srem_32s_5ns_6_36_seq_1_U84/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/divisor0_reg[2]' (FD) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/iscsi_interface_srem_32s_5ns_6_36_seq_1_U84/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/divisor0_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /grp_write_key_value_int_3_fu_1180/\iscsi_interface_srem_32s_5ns_6_36_seq_1_U84/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/divisor0_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/iscsi_interface_srem_32s_5ns_6_36_seq_1_U84/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/divisor0_reg[0]' (FD) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/iscsi_interface_srem_32s_5ns_6_36_seq_1_U84/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/divisor0_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /grp_write_key_value_int_3_fu_1180/\iscsi_interface_srem_32s_5ns_6_36_seq_1_U84/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/divisor0_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/iscsi_interface_srem_32s_5ns_6_36_seq_1_U91/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/divisor0_reg[3]' (FD) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/iscsi_interface_srem_32s_5ns_6_36_seq_1_U91/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/iscsi_interface_srem_32s_5ns_6_36_seq_1_U91/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/divisor0_reg[2]' (FD) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/iscsi_interface_srem_32s_5ns_6_36_seq_1_U91/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/divisor0_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /grp_write_key_value_int_2_fu_1166/\iscsi_interface_srem_32s_5ns_6_36_seq_1_U91/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/divisor0_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/iscsi_interface_srem_32s_5ns_6_36_seq_1_U91/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/divisor0_reg[0]' (FD) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/iscsi_interface_srem_32s_5ns_6_36_seq_1_U91/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/divisor0_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /grp_write_key_value_int_2_fu_1166/\iscsi_interface_srem_32s_5ns_6_36_seq_1_U91/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_text_fu_283 /\grp_read_from_tcp_1_fu_581/grp_update_values_fu_74 /grp_update_value_bool_2_fu_279/\p_str5_U/update_value_bool_2_p_str5_rom_U/q0_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/grp_read_from_tcp_1_fu_581/grp_update_values_fu_74/grp_update_value_bool_fu_251/p_str13_U/update_value_bool_3_p_str13_rom_U/q0_reg[6]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/grp_read_from_tcp_1_fu_581/grp_update_values_fu_74/grp_update_value_bool_fu_251/p_str13_U/update_value_bool_3_p_str13_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/grp_read_from_tcp_1_fu_581/grp_update_values_fu_74/grp_update_value_bool_3_fu_265/p_str13_U/update_value_bool_3_p_str13_rom_U/q0_reg[6]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/grp_read_from_tcp_1_fu_581/grp_update_values_fu_74/grp_update_value_bool_3_fu_265/p_str13_U/update_value_bool_3_p_str13_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/grp_read_from_tcp_1_fu_581/grp_update_values_fu_74/grp_update_value_bool_2_fu_279/p_str13_U/update_value_bool_3_p_str13_rom_U/q0_reg[6]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/grp_read_from_tcp_1_fu_581/grp_update_values_fu_74/grp_update_value_bool_2_fu_279/p_str13_U/update_value_bool_3_p_str13_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/grp_read_from_tcp_1_fu_581/grp_update_values_fu_74/grp_update_value_bool_1_fu_293/p_str13_U/update_value_bool_3_p_str13_rom_U/q0_reg[6]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/grp_read_from_tcp_1_fu_581/grp_update_values_fu_74/grp_update_value_bool_1_fu_293/p_str13_U/update_value_bool_3_p_str13_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/tmp_reg_451_reg[0]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/mul_ln185_reg_440_reg[36]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/tmp_reg_451_reg[1]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/mul_ln185_reg_440_reg[37]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/tmp_reg_451_reg[2]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/mul_ln185_reg_440_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/tmp_reg_451_reg[3]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/mul_ln185_reg_440_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/tmp_reg_451_reg[4]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/mul_ln185_reg_440_reg[40]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/tmp_reg_451_reg[5]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/mul_ln185_reg_440_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/tmp_reg_451_reg[6]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/mul_ln185_reg_440_reg[42]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/tmp_reg_451_reg[7]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/mul_ln185_reg_440_reg[43]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/tmp_reg_451_reg[8]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/mul_ln185_reg_440_reg[44]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/tmp_reg_451_reg[9]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/mul_ln185_reg_440_reg[45]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/tmp_reg_451_reg[10]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/mul_ln185_reg_440_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/tmp_reg_451_reg[11]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/mul_ln185_reg_440_reg[47]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/tmp_reg_451_reg[12]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/mul_ln185_reg_440_reg[48]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/tmp_reg_451_reg[13]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/mul_ln185_reg_440_reg[49]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/tmp_reg_451_reg[14]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/mul_ln185_reg_440_reg[50]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/tmp_reg_451_reg[15]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/mul_ln185_reg_440_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/tmp_reg_451_reg[16]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/mul_ln185_reg_440_reg[52]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/tmp_reg_451_reg[17]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/mul_ln185_reg_440_reg[53]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/tmp_reg_451_reg[18]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/mul_ln185_reg_440_reg[54]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/tmp_reg_451_reg[19]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/mul_ln185_reg_440_reg[55]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/tmp_reg_451_reg[20]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/mul_ln185_reg_440_reg[56]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/tmp_reg_451_reg[21]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/mul_ln185_reg_440_reg[57]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/tmp_reg_451_reg[22]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/mul_ln185_reg_440_reg[58]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/tmp_reg_451_reg[23]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/mul_ln185_reg_440_reg[59]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/tmp_reg_451_reg[24]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/mul_ln185_reg_440_reg[60]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/tmp_reg_451_reg[25]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/mul_ln185_reg_440_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/tmp_reg_451_reg[26]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/mul_ln185_reg_440_reg[62]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/tmp_reg_451_reg[27]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/mul_ln185_reg_440_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/mul_ln185_reg_440_reg[64]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/tmp_reg_451_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/tmp_reg_451_reg[0]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[36]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/tmp_reg_451_reg[1]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[37]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/tmp_reg_451_reg[2]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/tmp_reg_451_reg[3]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/tmp_reg_451_reg[4]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[40]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/tmp_reg_451_reg[5]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/tmp_reg_451_reg[6]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[42]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/tmp_reg_451_reg[7]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[43]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/tmp_reg_451_reg[8]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[44]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/tmp_reg_451_reg[9]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[45]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/tmp_reg_451_reg[10]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/tmp_reg_451_reg[11]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[47]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/tmp_reg_451_reg[12]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[48]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/tmp_reg_451_reg[13]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[49]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/tmp_reg_451_reg[14]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[50]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/tmp_reg_451_reg[15]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/tmp_reg_451_reg[16]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[52]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/tmp_reg_451_reg[17]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[53]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/tmp_reg_451_reg[18]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[54]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/tmp_reg_451_reg[19]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[55]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/tmp_reg_451_reg[20]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[56]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/tmp_reg_451_reg[21]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[57]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/tmp_reg_451_reg[22]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[58]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/tmp_reg_451_reg[23]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[59]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/tmp_reg_451_reg[24]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[60]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/tmp_reg_451_reg[25]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/tmp_reg_451_reg[26]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[62]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/tmp_reg_451_reg[27]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[64]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/tmp_reg_451_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/tmp_reg_466_reg[0]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[36]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/tmp_reg_466_reg[1]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[37]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/tmp_reg_466_reg[2]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/tmp_reg_466_reg[3]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/tmp_reg_466_reg[4]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[40]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/tmp_reg_466_reg[5]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/tmp_reg_466_reg[6]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[42]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/tmp_reg_466_reg[7]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[43]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/tmp_reg_466_reg[8]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[44]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/tmp_reg_466_reg[9]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[45]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/tmp_reg_466_reg[10]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/tmp_reg_466_reg[11]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[47]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/tmp_reg_466_reg[12]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[48]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/tmp_reg_466_reg[13]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[49]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/tmp_reg_466_reg[14]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[50]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/tmp_reg_466_reg[15]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/tmp_reg_466_reg[16]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[52]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/tmp_reg_466_reg[17]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[53]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/tmp_reg_466_reg[18]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[54]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/tmp_reg_466_reg[19]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[55]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/tmp_reg_466_reg[20]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[56]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/tmp_reg_466_reg[21]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[57]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/tmp_reg_466_reg[22]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[58]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/tmp_reg_466_reg[23]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[59]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/tmp_reg_466_reg[24]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[60]'
INFO: [Synth 8-3886] merging instance 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/tmp_reg_466_reg[25]' (FDE) to 'inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/mul_ln185_reg_455_reg[61]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_text_fu_283 /\grp_read_from_tcp_1_fu_581/grp_update_values_fu_74 /grp_update_value_int_4_fu_215/\zext_ln122_2_reg_246_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_text_fu_283 /\grp_read_from_tcp_1_fu_581/grp_update_values_fu_74 /grp_update_value_int_1_fu_227/\zext_ln122_4_reg_246_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_text_fu_283 /\grp_read_from_tcp_1_fu_581/grp_update_values_fu_74 /grp_update_value_int_fu_239/\zext_ln122_6_reg_246_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_text_fu_283 /\grp_read_from_tcp_1_fu_581/grp_update_values_fu_74 /\p_str10_U/update_values_p_str10_rom_U/q0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_text_fu_283 /\grp_read_from_tcp_1_fu_581/grp_update_values_fu_74 /\p_str7_U/update_values_p_str7_rom_U/q0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_text_fu_283 /\grp_read_from_tcp_1_fu_581/grp_update_values_fu_74 /\p_str6_U/update_values_p_str6_rom_U/q0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_text_fu_283 /\grp_read_from_tcp_1_fu_581/grp_update_values_fu_74 /\p_str36_U/update_values_p_str36_rom_U/q0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_text_fu_283 /\grp_read_from_tcp_1_fu_581/grp_update_values_fu_74 /grp_update_value_bool_fu_251/\zext_ln122_17_reg_276_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_text_fu_283 /\grp_read_from_tcp_1_fu_581/grp_update_values_fu_74 /grp_update_value_bool_3_fu_265/\zext_ln122_8_reg_276_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_text_fu_283 /\grp_read_from_tcp_1_fu_581/grp_update_values_fu_74 /grp_update_value_bool_2_fu_279/\zext_ln122_11_reg_276_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_text_fu_283 /\grp_read_from_tcp_1_fu_581/grp_update_values_fu_74 /grp_update_value_bool_1_fu_293/\zext_ln122_14_reg_276_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/grp_update_value_bool_2_fu_279/\p_str5_U/update_value_bool_2_p_str5_rom_U/q0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/grp_update_value_int_4_fu_215/\zext_ln122_2_reg_246_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/grp_update_value_int_1_fu_227/\zext_ln122_4_reg_246_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/grp_update_value_int_fu_239/\zext_ln122_6_reg_246_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/\p_str10_U/update_values_p_str10_rom_U/q0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/\p_str7_U/update_values_p_str7_rom_U/q0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/\p_str6_U/update_values_p_str6_rom_U/q0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/\p_str36_U/update_values_p_str36_rom_U/q0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/grp_update_value_bool_fu_251/\zext_ln122_17_reg_276_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/grp_update_value_bool_3_fu_265/\zext_ln122_8_reg_276_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/grp_update_value_bool_2_fu_279/\zext_ln122_11_reg_276_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/grp_update_value_bool_1_fu_293/\zext_ln122_14_reg_276_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /grp_write_to_tcp_1_fu_1237/\grp_write_byte_array_3_fu_18/tmp_12_reg_295_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /\p_str217_U/update_value_bool_2_p_str5_rom_U/q0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /\status_5_reg_1045_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /\status_5_reg_1045_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /\status_5_reg_1045_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /\status_5_reg_1045_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /\status_5_reg_1045_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /\status_5_reg_1045_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /\status_5_reg_1045_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /\status_5_reg_1045_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /\status_5_reg_1045_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /\p_Result_4_reg_2409_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /\zext_ln59_reg_2417_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /\zext_ln59_reg_2417_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /\p_str722_U/iscsi_login_p_str722_rom_U/q0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /\p_str419_U/iscsi_login_p_str419_rom_U/q0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /\p_str318_U/iscsi_login_p_str318_rom_U/q0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /\p_str15_U/iscsi_login_p_str15_rom_U/q0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /\p_str1126_U/iscsi_login_p_str1126_rom_U/q0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /grp_setup_session_fu_1220/\p_0_reg_178_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /grp_setup_session_fu_1220/\ap_return_preg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_read_from_tcp_fu_341/grp_read_byte_array_fu_16/i_fu_187_p2_inferred /\grp_process_pdu_fu_144/grp_read_from_tcp_fu_341/grp_read_byte_array_fu_16/i_0_reg_95_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_read_from_tcp_fu_341/grp_read_byte_array_fu_16/i_fu_187_p2_inferred /\grp_process_pdu_fu_144/grp_read_from_tcp_fu_341/grp_read_byte_array_fu_16/i_0_reg_95_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_text_fu_283 /i_20_4/\grp_read_from_tcp_1_fu_581/grp_read_byte_array_1_fu_127/i_0_reg_109_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_text_fu_283 /\grp_read_from_tcp_1_fu_581/grp_read_byte_array_1_fu_127/zext_ln34_1_reg_238_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_text_fu_283 /i_20_4/\grp_read_from_tcp_1_fu_581/grp_read_byte_array_1_fu_127/i_0_reg_109_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_text_fu_283 /\grp_read_from_tcp_1_fu_581/grp_update_values_fu_74 /\zext_ln148_reg_344_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /grp_read_from_tcp_1_fu_1111/i_20_6/\grp_read_byte_array_1_fu_127/i_0_reg_109_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /grp_read_from_tcp_1_fu_1111/\grp_read_byte_array_1_fu_127/zext_ln34_1_reg_238_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /grp_read_from_tcp_1_fu_1111/i_20_6/\grp_read_byte_array_1_fu_127/i_0_reg_109_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/\zext_ln148_reg_344_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /grp_write_byte_array_2_fu_1254/\authentication_respo_U/write_byte_array_2_authentication_respo_rom_U/q3_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_20_8/\grp_process_pdu_fu_144/grp_iscsi_nop_out_fu_326/i_0_reg_443_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_20_8/\grp_process_pdu_fu_144/grp_iscsi_nop_out_fu_326/i_0_reg_443_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_text_fu_283 /\grp_read_from_tcp_1_fu_581/grp_read_byte_array_1_fu_127/zext_ln34_1_reg_238_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /grp_read_from_tcp_1_fu_1111/\grp_read_byte_array_1_fu_127/zext_ln34_1_reg_238_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /grp_write_key_value_int_fu_1207/\iscsi_interface_srem_32s_5ns_6_36_seq_1_U102/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_u_0/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /grp_write_key_value_int_fu_1207/\iscsi_interface_srem_32s_5ns_6_36_seq_1_U102/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_u_0/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /grp_write_key_value_int_1_fu_1194/\iscsi_interface_srem_32s_5ns_6_36_seq_1_U97/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_u_0/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /grp_write_key_value_int_1_fu_1194/\iscsi_interface_srem_32s_5ns_6_36_seq_1_U97/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_u_0/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /grp_write_key_value_int_3_fu_1180/\iscsi_interface_srem_32s_5ns_6_36_seq_1_U84/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_u_0/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /grp_write_key_value_int_3_fu_1180/\iscsi_interface_srem_32s_5ns_6_36_seq_1_U84/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_u_0/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /grp_write_key_value_int_2_fu_1166/\iscsi_interface_srem_32s_5ns_6_36_seq_1_U91/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_u_0/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /grp_write_key_value_int_2_fu_1166/\iscsi_interface_srem_32s_5ns_6_36_seq_1_U91/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_u_0/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_text_fu_283 /\grp_read_from_tcp_1_fu_581/grp_update_values_fu_74 /grp_update_value_int_2_fu_180/\key_load_reg_264_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_text_fu_283 /\grp_read_from_tcp_1_fu_581/grp_update_values_fu_74 /grp_update_value_int_3_fu_199/\key_load_reg_234_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_text_fu_283 /\grp_read_from_tcp_1_fu_581/grp_update_values_fu_74 /grp_update_value_bool_2_fu_279/\zext_ln122_11_reg_276_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/grp_update_value_int_2_fu_180/\key_load_reg_264_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/grp_update_value_int_3_fu_199/\key_load_reg_234_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178 /grp_read_from_tcp_1_fu_1111/grp_update_values_fu_74/grp_update_value_bool_2_fu_279/\zext_ln122_11_reg_276_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 2118.941 ; gain = 461.777 ; free physical = 230 ; free virtual = 2350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------------------------------------+------------+---------------+----------------+
|Module Name                                 | RTL Object | Depth x Width | Implemented As | 
+--------------------------------------------+------------+---------------+----------------+
|iscsi_login_p_str15_rom                     | p_0_out    | 16x8          | LUT            | 
|update_value_bool_3_p_str4_rom              | p_0_out    | 16x7          | LUT            | 
|update_value_bool_3_p_str13_rom             | p_0_out    | 4x7           | LUT            | 
|iscsi_login_p_str1126_rom                   | p_0_out    | 4x7           | LUT            | 
|update_value_bool_2_p_str5_rom              | p_0_out    | 16x7          | LUT            | 
|iscsi_login_p_str318_rom                    | p_0_out    | 16x8          | LUT            | 
|iscsi_login_p_str419_rom                    | p_0_out    | 32x8          | LUT            | 
|update_value_bool_1_p_str8_rom              | p_0_out    | 16x7          | LUT            | 
|update_value_bool_p_str9_rom                | p_0_out    | 32x7          | LUT            | 
|iscsi_login_p_str722_rom                    | p_0_out    | 32x8          | LUT            | 
|update_values_p_str36_rom                   | p_0_out    | 16x8          | LUT            | 
|update_values_p_str6_rom                    | p_0_out    | 16x8          | LUT            | 
|update_values_p_str7_rom                    | p_0_out    | 32x8          | LUT            | 
|update_values_p_str10_rom                   | p_0_out    | 32x8          | LUT            | 
|update_value_int_4_p_str25_rom              | p_0_out    | 32x7          | LUT            | 
|update_value_int_1_p_str11_rom              | p_0_out    | 32x7          | LUT            | 
|update_value_int_p_str12_rom                | p_0_out    | 32x7          | LUT            | 
|setup_session_p_str1328_rom                 | p_0_out    | 32x7          | LUT            | 
|setup_session_p_str1227_rom                 | p_0_out    | 16x7          | LUT            | 
|write_byte_array_2_authentication_respo_rom | p_0_out    | 16x7          | LUT            | 
|write_byte_array_2_authentication_respo_rom | p_0_out    | 16x7          | LUT            | 
|write_byte_array_2_authentication_respo_rom | p_0_out    | 16x7          | LUT            | 
|write_byte_array_2_authentication_respo_rom | p_0_out    | 16x7          | LUT            | 
|iscsi_text_p_str14_rom                      | p_0_out    | 16x7          | LUT            | 
|write_byte_array_response_text_rom          | p_0_out    | 64x7          | LUT            | 
|write_byte_array_response_text_rom          | p_0_out    | 64x7          | LUT            | 
|write_byte_array_response_text_rom          | p_0_out    | 64x7          | LUT            | 
|write_byte_array_response_text_rom          | p_0_out    | 64x7          | LUT            | 
|update_value_int_4                          | p_0_out    | 32x7          | LUT            | 
|update_value_int_1                          | p_0_out    | 32x7          | LUT            | 
|update_value_int                            | p_0_out    | 32x7          | LUT            | 
|update_value_bool                           | p_0_out    | 32x7          | LUT            | 
|update_value_bool_3                         | p_0_out    | 16x7          | LUT            | 
|update_value_bool_2                         | p_0_out    | 16x7          | LUT            | 
|update_value_bool_1                         | p_0_out    | 16x7          | LUT            | 
|update_values                               | p_0_out    | 16x8          | LUT            | 
|update_values                               | p_0_out    | 16x8          | LUT            | 
|update_values                               | p_0_out    | 32x8          | LUT            | 
|update_values                               | p_0_out    | 32x8          | LUT            | 
|write_key_value_int_1                       | p_0_out    | 32x7          | LUT            | 
|write_key_value_int                         | p_0_out    | 32x7          | LUT            | 
|setup_session                               | p_0_out    | 32x7          | LUT            | 
|setup_session                               | p_0_out    | 16x7          | LUT            | 
|iscsi_login                                 | p_0_out    | 16x8          | LUT            | 
|iscsi_login                                 | p_0_out    | 16x8          | LUT            | 
|iscsi_login                                 | p_0_out    | 32x8          | LUT            | 
|iscsi_login                                 | p_0_out    | 32x8          | LUT            | 
|iscsi_login                                 | p_0_out    | 32x7          | LUT            | 
|iscsi_login                                 | p_0_out    | 16x7          | LUT            | 
|iscsi_login                                 | p_0_out    | 16x7          | LUT            | 
|iscsi_login                                 | p_0_out    | 16x7          | LUT            | 
|iscsi_login                                 | p_0_out    | 4x7           | LUT            | 
|update_value_int_4                          | p_0_out    | 32x7          | LUT            | 
|update_value_int_1                          | p_0_out    | 32x7          | LUT            | 
|update_value_int                            | p_0_out    | 32x7          | LUT            | 
|update_value_bool                           | p_0_out    | 32x7          | LUT            | 
|update_value_bool_3                         | p_0_out    | 16x7          | LUT            | 
|update_value_bool_2                         | p_0_out    | 16x7          | LUT            | 
|update_value_bool_1                         | p_0_out    | 16x7          | LUT            | 
|update_values                               | p_0_out    | 16x8          | LUT            | 
|update_values                               | p_0_out    | 16x8          | LUT            | 
|update_values                               | p_0_out    | 32x8          | LUT            | 
|update_values                               | p_0_out    | 32x8          | LUT            | 
|write_byte_array                            | p_0_out    | 64x7          | LUT            | 
|write_byte_array                            | p_0_out    | 64x7          | LUT            | 
|iscsi_text                                  | p_0_out    | 16x7          | LUT            | 
+--------------------------------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|iscsi_login_response_buffer_V_ram: | ram_reg    | 64 x 8(READ_FIRST)     | W | R | 64 x 8(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|iscsi_login_instance_data_ram:     | ram_reg    | 8 K x 8(READ_FIRST)    | W | R | 8 K x 8(READ_FIRST)    | W | R | Port A and B     | 0      | 2      | 
|iscsi_login_response_buffer_V_ram: | ram_reg    | 64 x 8(READ_FIRST)     | W | R | 64 x 8(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|iscsi_text_parameter_data_ram:     | ram_reg    | 8 K x 8(READ_FIRST)    | W | R | 8 K x 8(READ_FIRST)    | W |   | Port A and B     | 0      | 2      | 
|iscsi_login_response_buffer_V_ram: | ram_reg    | 64 x 8(READ_FIRST)     | W | R | 64 x 8(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
+-----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------------------+-------------------------------------------------------------+----------------+----------------------+------------------------------+
|Module Name                                          | RTL Object                                                  | Inference      | Size (Depth x Width) | Primitives                   | 
+-----------------------------------------------------+-------------------------------------------------------------+----------------+----------------------+------------------------------+
|inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178  | buffer_r_U/iscsi_login_buffer_r_ram_U/ram_reg               | User Attribute | 32 x 8               | RAM16X1S x 16                | 
|inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178  | header_buffer_V_U/iscsi_login_header_buffer_V_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1D x 8  RAM32X1D x 8   | 
+-----------------------------------------------------+-------------------------------------------------------------+----------------+----------------------+------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+----------------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name           | DSP Mapping               | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|write_key_value_int_2 | A2*(B:0xcccc)             | 18     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|write_key_value_int_2 | (PCIN>>17)+(A:0xcccc)*B2  | 17     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|write_key_value_int_2 | (A:0x1999a)*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|write_key_value_int_2 | (PCIN>>17)+(A:0x1999a)*B2 | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|write_key_value_int_3 | A2*(B:0xcccc)             | 18     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|write_key_value_int_3 | (PCIN>>17)+(A:0xcccc)*B2  | 17     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|write_key_value_int_3 | (A:0x1999a)*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|write_key_value_int_3 | (PCIN>>17)+(A:0x1999a)*B2 | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|write_key_value_int_1 | A2*(B:0xcccc)             | 18     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|write_key_value_int_1 | (PCIN>>17)+(A:0xcccc)*B2  | 17     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|write_key_value_int_1 | (A:0x1999a)*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|write_key_value_int_1 | (PCIN>>17)+(A:0x1999a)*B2 | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|write_key_value_int   | A2*(B:0xcccc)             | 18     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|write_key_value_int   | (PCIN>>17)+(A:0xcccc)*B2  | 17     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|write_key_value_int   | (A:0x1999a)*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|write_key_value_int   | (PCIN>>17)+(A:0x1999a)*B2 | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
+----------------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/i_20_0/grp_process_pdu_fu_144/header_buffer_V_U/iscsi_login_response_buffer_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_20_0/grp_process_pdu_fu_144/header_buffer_V_U/iscsi_login_response_buffer_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/i_20_0/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/i_20_0/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/i_20_0/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/i_20_0/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/i_20_1/response_buffer_V_U/iscsi_login_response_buffer_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/i_20_1/response_buffer_V_U/iscsi_login_response_buffer_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/i_20_0/parameter_data_U/iscsi_text_parameter_data_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/i_20_0/parameter_data_U/iscsi_text_parameter_data_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/i_20_1/response_buffer_V_U/iscsi_login_response_buffer_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/i_20_1/response_buffer_V_U/iscsi_login_response_buffer_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 2118.941 ; gain = 461.777 ; free physical = 136 ; free virtual = 2206
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:15 . Memory (MB): peak = 2118.941 ; gain = 461.777 ; free physical = 129 ; free virtual = 2185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|iscsi_login_response_buffer_V_ram: | ram_reg    | 64 x 8(READ_FIRST)     | W | R | 64 x 8(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|iscsi_login_instance_data_ram:     | ram_reg    | 8 K x 8(READ_FIRST)    | W | R | 8 K x 8(READ_FIRST)    | W | R | Port A and B     | 0      | 2      | 
|iscsi_login_response_buffer_V_ram: | ram_reg    | 64 x 8(READ_FIRST)     | W | R | 64 x 8(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|iscsi_text_parameter_data_ram:     | ram_reg    | 8 K x 8(READ_FIRST)    | W | R | 8 K x 8(READ_FIRST)    | W |   | Port A and B     | 0      | 2      | 
|iscsi_login_response_buffer_V_ram: | ram_reg    | 64 x 8(READ_FIRST)     | W | R | 64 x 8(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
+-----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+-----------------------------------------------------+-------------------------------------------------------------+----------------+----------------------+------------------------------+
|Module Name                                          | RTL Object                                                  | Inference      | Size (Depth x Width) | Primitives                   | 
+-----------------------------------------------------+-------------------------------------------------------------+----------------+----------------------+------------------------------+
|inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178  | buffer_r_U/iscsi_login_buffer_r_ram_U/ram_reg               | User Attribute | 32 x 8               | RAM16X1S x 16                | 
|inst/\grp_process_pdu_fu_144/grp_iscsi_login_fu_178  | header_buffer_V_U/iscsi_login_header_buffer_V_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1D x 8  RAM32X1D x 8   | 
+-----------------------------------------------------+-------------------------------------------------------------+----------------+----------------------+------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/grp_process_pdu_fu_144/header_buffer_V_U/iscsi_login_response_buffer_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_process_pdu_fu_144/header_buffer_V_U/iscsi_login_response_buffer_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/response_buffer_V_U/iscsi_login_response_buffer_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/response_buffer_V_U/iscsi_login_response_buffer_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/response_buffer_V_U/iscsi_login_response_buffer_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/response_buffer_V_U/iscsi_login_response_buffer_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:19 ; elapsed = 00:01:24 . Memory (MB): peak = 2170.129 ; gain = 512.965 ; free physical = 188 ; free virtual = 2164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:22 ; elapsed = 00:01:27 . Memory (MB): peak = 2170.129 ; gain = 512.965 ; free physical = 186 ; free virtual = 2163
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:22 ; elapsed = 00:01:27 . Memory (MB): peak = 2170.129 ; gain = 512.965 ; free physical = 186 ; free virtual = 2163
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:24 ; elapsed = 00:01:29 . Memory (MB): peak = 2170.129 ; gain = 512.965 ; free physical = 181 ; free virtual = 2158
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:24 ; elapsed = 00:01:29 . Memory (MB): peak = 2170.129 ; gain = 512.965 ; free physical = 181 ; free virtual = 2158
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:24 ; elapsed = 00:01:29 . Memory (MB): peak = 2170.129 ; gain = 512.965 ; free physical = 181 ; free virtual = 2159
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:24 ; elapsed = 00:01:29 . Memory (MB): peak = 2170.129 ; gain = 512.965 ; free physical = 181 ; free virtual = 2159
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                                                                                                                                                                                                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|iscsi_interface | grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/iscsi_interface_srem_32s_5ns_6_36_seq_1_U91/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_u_0/r_stage_reg[32] | 32     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|iscsi_interface | grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/ap_CS_fsm_reg[38]                                                                                                                                         | 34     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|iscsi_interface | grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/iscsi_interface_srem_32s_5ns_6_36_seq_1_U84/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_u_0/r_stage_reg[32] | 32     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|iscsi_interface | grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/ap_CS_fsm_reg[38]                                                                                                                                         | 34     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|iscsi_interface | grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/iscsi_interface_srem_32s_5ns_6_36_seq_1_U97/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_u_0/r_stage_reg[32] | 32     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|iscsi_interface | grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_1_fu_1194/ap_CS_fsm_reg[38]                                                                                                                                         | 34     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|iscsi_interface | grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/iscsi_interface_srem_32s_5ns_6_36_seq_1_U102/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U/iscsi_interface_srem_32s_5ns_6_36_seq_1_div_u_0/r_stage_reg[32]  | 32     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|iscsi_interface | grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/ap_CS_fsm_reg[38]                                                                                                                                           | 34     | 1     | YES          | NO                 | YES               | 0      | 1       | 
+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   827|
|2     |DSP48E1    |     4|
|3     |DSP48E1_1  |    12|
|4     |LUT1       |   652|
|5     |LUT2       |   915|
|6     |LUT3       |  1333|
|7     |LUT4       |  1355|
|8     |LUT5       |   970|
|9     |LUT6       |  1630|
|10    |MUXF7      |     8|
|11    |RAM16X1D   |     8|
|12    |RAM16X1S   |    16|
|13    |RAM32X1D   |     8|
|14    |RAMB18E1   |     3|
|15    |RAMB36E1   |     2|
|16    |RAMB36E1_1 |     2|
|17    |SRLC32E    |     8|
|18    |FDRE       |  5594|
|19    |FDSE       |    71|
+------+-----------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------+-------------------------------------------------+------+
|      |Instance                                                      |Module                                           |Cells |
+------+--------------------------------------------------------------+-------------------------------------------------+------+
|1     |top                                                           |                                                 | 13418|
|2     |  inst                                                        |iscsi_interface                                  | 13418|
|3     |    grp_process_pdu_fu_144                                    |process_pdu                                      | 13196|
|4     |      grp_iscsi_login_fu_178                                  |iscsi_login                                      | 10349|
|5     |        buffer_r_U                                            |iscsi_login_buffer_r                             |    34|
|6     |          iscsi_login_buffer_r_ram_U                          |iscsi_login_buffer_r_ram                         |    34|
|7     |        grp_read_from_tcp_1_fu_1111                           |read_from_tcp_1_8                                |  2620|
|8     |          grp_read_byte_array_1_fu_127                        |read_byte_array_1_36                             |   133|
|9     |          grp_update_values_fu_74                             |update_values_37                                 |  2480|
|10    |            grp_update_value_bool_1_fu_293                    |update_value_bool_1_38                           |   103|
|11    |              p_str13_U                                       |update_value_bool_3_p_str13_73                   |    12|
|12    |                update_value_bool_3_p_str13_rom_U             |update_value_bool_3_p_str13_rom_76               |    12|
|13    |              p_str8_U                                        |update_value_bool_1_p_str8_74                    |    14|
|14    |                update_value_bool_1_p_str8_rom_U              |update_value_bool_1_p_str8_rom_75                |    14|
|15    |            grp_update_value_bool_2_fu_279                    |update_value_bool_2_39                           |    97|
|16    |              p_str13_U                                       |update_value_bool_3_p_str13_69                   |    12|
|17    |                update_value_bool_3_p_str13_rom_U             |update_value_bool_3_p_str13_rom_72               |    12|
|18    |              p_str5_U                                        |update_value_bool_2_p_str5_70                    |     6|
|19    |                update_value_bool_2_p_str5_rom_U              |update_value_bool_2_p_str5_rom_71                |     6|
|20    |            grp_update_value_bool_3_fu_265                    |update_value_bool_3_40                           |   102|
|21    |              p_str13_U                                       |update_value_bool_3_p_str13_65                   |    12|
|22    |                update_value_bool_3_p_str13_rom_U             |update_value_bool_3_p_str13_rom_68               |    12|
|23    |              p_str4_U                                        |update_value_bool_3_p_str4_66                    |    14|
|24    |                update_value_bool_3_p_str4_rom_U              |update_value_bool_3_p_str4_rom_67                |    14|
|25    |            grp_update_value_bool_fu_251                      |update_value_bool_41                             |   103|
|26    |              p_str13_U                                       |update_value_bool_3_p_str13_61                   |    12|
|27    |                update_value_bool_3_p_str13_rom_U             |update_value_bool_3_p_str13_rom_64               |    12|
|28    |              p_str9_U                                        |update_value_bool_p_str9_62                      |    14|
|29    |                update_value_bool_p_str9_rom_U                |update_value_bool_p_str9_rom_63                  |    14|
|30    |            grp_update_value_int_1_fu_227                     |update_value_int_1_42                            |   315|
|31    |              p_str11_U                                       |update_value_int_1_p_str11_59                    |    14|
|32    |                update_value_int_1_p_str11_rom_U              |update_value_int_1_p_str11_rom_60                |    14|
|33    |            grp_update_value_int_2_fu_180                     |update_value_int_2_43                            |   469|
|34    |            grp_update_value_int_3_fu_199                     |update_value_int_3_44                            |   496|
|35    |            grp_update_value_int_4_fu_215                     |update_value_int_4_45                            |   115|
|36    |              p_str25_U                                       |update_value_int_4_p_str25_57                    |    14|
|37    |                update_value_int_4_p_str25_rom_U              |update_value_int_4_p_str25_rom_58                |    14|
|38    |            grp_update_value_int_fu_239                       |update_value_int_46                              |   292|
|39    |              p_str12_U                                       |update_value_int_p_str12_55                      |    14|
|40    |                update_value_int_p_str12_rom_U                |update_value_int_p_str12_rom_56                  |    14|
|41    |            p_str10_U                                         |update_values_p_str10_47                         |    14|
|42    |              update_values_p_str10_rom_U                     |update_values_p_str10_rom_54                     |    14|
|43    |            p_str36_U                                         |update_values_p_str36_48                         |    25|
|44    |              update_values_p_str36_rom_U                     |update_values_p_str36_rom_53                     |    25|
|45    |            p_str6_U                                          |update_values_p_str6_49                          |    15|
|46    |              update_values_p_str6_rom_U                      |update_values_p_str6_rom_52                      |    15|
|47    |            p_str7_U                                          |update_values_p_str7_50                          |    25|
|48    |              update_values_p_str7_rom_U                      |update_values_p_str7_rom_51                      |    25|
|49    |        grp_setup_session_fu_1220                             |setup_session                                    |   497|
|50    |          p_str1227_U                                         |setup_session_p_str1227                          |    69|
|51    |            setup_session_p_str1227_rom_U                     |setup_session_p_str1227_rom                      |    69|
|52    |          p_str1328_U                                         |setup_session_p_str1328                          |    62|
|53    |            setup_session_p_str1328_rom_U                     |setup_session_p_str1328_rom                      |    62|
|54    |        grp_write_byte_array_2_fu_1254                        |write_byte_array_2                               |    86|
|55    |          authentication_respo_U                              |write_byte_array_2_authentication_respo          |    57|
|56    |            write_byte_array_2_authentication_respo_rom_U     |write_byte_array_2_authentication_respo_rom      |    57|
|57    |        grp_write_key_value_int_1_fu_1194                     |write_key_value_int_1                            |  1176|
|58    |          iscsi_interface_srem_32s_5ns_6_36_seq_1_U97         |iscsi_interface_srem_32s_5ns_6_36_seq_1_31       |   338|
|59    |            iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U     |iscsi_interface_srem_32s_5ns_6_36_seq_1_div_34   |   338|
|60    |              iscsi_interface_srem_32s_5ns_6_36_seq_1_div_u_0 |iscsi_interface_srem_32s_5ns_6_36_seq_1_div_u_35 |   212|
|61    |          p_str823_U                                          |update_value_int_1_p_str11_32                    |    28|
|62    |            update_value_int_1_p_str11_rom_U                  |update_value_int_1_p_str11_rom_33                |    28|
|63    |        grp_write_key_value_int_2_fu_1166                     |write_key_value_int_2                            |  1195|
|64    |          iscsi_interface_srem_32s_5ns_6_36_seq_1_U91         |iscsi_interface_srem_32s_5ns_6_36_seq_1_28       |   333|
|65    |            iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U     |iscsi_interface_srem_32s_5ns_6_36_seq_1_div_29   |   333|
|66    |              iscsi_interface_srem_32s_5ns_6_36_seq_1_div_u_0 |iscsi_interface_srem_32s_5ns_6_36_seq_1_div_u_30 |   212|
|67    |        grp_write_key_value_int_3_fu_1180                     |write_key_value_int_3                            |  1175|
|68    |          iscsi_interface_srem_32s_5ns_6_36_seq_1_U84         |iscsi_interface_srem_32s_5ns_6_36_seq_1_25       |   338|
|69    |            iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U     |iscsi_interface_srem_32s_5ns_6_36_seq_1_div_26   |   338|
|70    |              iscsi_interface_srem_32s_5ns_6_36_seq_1_div_u_0 |iscsi_interface_srem_32s_5ns_6_36_seq_1_div_u_27 |   212|
|71    |        grp_write_key_value_int_fu_1207                       |write_key_value_int                              |  1207|
|72    |          iscsi_interface_srem_32s_5ns_6_36_seq_1_U102        |iscsi_interface_srem_32s_5ns_6_36_seq_1          |   338|
|73    |            iscsi_interface_srem_32s_5ns_6_36_seq_1_div_U     |iscsi_interface_srem_32s_5ns_6_36_seq_1_div      |   338|
|74    |              iscsi_interface_srem_32s_5ns_6_36_seq_1_div_u_0 |iscsi_interface_srem_32s_5ns_6_36_seq_1_div_u    |   212|
|75    |          p_str924_U                                          |update_value_int_p_str12_23                      |    21|
|76    |            update_value_int_p_str12_rom_U                    |update_value_int_p_str12_rom_24                  |    21|
|77    |        grp_write_to_tcp_1_fu_1237                            |write_to_tcp_1                                   |   331|
|78    |          grp_write_byte_array_3_fu_18                        |write_byte_array_3                               |   328|
|79    |        grp_write_to_tcp_fu_1247                              |write_to_tcp_9                                   |   112|
|80    |          grp_write_byte_array_1_fu_16                        |write_byte_array_1_22                            |   109|
|81    |        header_buffer_V_U                                     |iscsi_login_header_buffer_V                      |   127|
|82    |          iscsi_login_header_buffer_V_ram_U                   |iscsi_login_header_buffer_V_ram                  |   127|
|83    |        instance_data_U                                       |iscsi_login_instance_data                        |    61|
|84    |          iscsi_login_instance_data_ram_U                     |iscsi_login_instance_data_ram                    |    61|
|85    |        p_str1025_U                                           |update_value_bool_3_p_str13_10                   |   402|
|86    |          update_value_bool_3_p_str13_rom_U                   |update_value_bool_3_p_str13_rom_21               |   402|
|87    |        p_str1126_U                                           |iscsi_login_p_str1126                            |     6|
|88    |          iscsi_login_p_str1126_rom_U                         |iscsi_login_p_str1126_rom                        |     6|
|89    |        p_str116_U                                            |update_value_bool_3_p_str4_11                    |    14|
|90    |          update_value_bool_3_p_str4_rom_U                    |update_value_bool_3_p_str4_rom_20                |    14|
|91    |        p_str15_U                                             |iscsi_login_p_str15                              |    12|
|92    |          iscsi_login_p_str15_rom_U                           |iscsi_login_p_str15_rom                          |    12|
|93    |        p_str217_U                                            |update_value_bool_2_p_str5_12                    |     6|
|94    |          update_value_bool_2_p_str5_rom_U                    |update_value_bool_2_p_str5_rom_19                |     6|
|95    |        p_str318_U                                            |iscsi_login_p_str318                             |    15|
|96    |          iscsi_login_p_str318_rom_U                          |iscsi_login_p_str318_rom                         |    15|
|97    |        p_str419_U                                            |iscsi_login_p_str419                             |    11|
|98    |          iscsi_login_p_str419_rom_U                          |iscsi_login_p_str419_rom                         |    11|
|99    |        p_str520_U                                            |update_value_bool_1_p_str8_13                    |    14|
|100   |          update_value_bool_1_p_str8_rom_U                    |update_value_bool_1_p_str8_rom_18                |    14|
|101   |        p_str621_U                                            |update_value_bool_p_str9_14                      |    14|
|102   |          update_value_bool_p_str9_rom_U                      |update_value_bool_p_str9_rom_17                  |    14|
|103   |        p_str722_U                                            |iscsi_login_p_str722                             |    12|
|104   |          iscsi_login_p_str722_rom_U                          |iscsi_login_p_str722_rom                         |    12|
|105   |        response_buffer_V_U                                   |iscsi_login_response_buffer_V_15                 |    71|
|106   |          iscsi_login_response_buffer_V_ram_U                 |iscsi_login_response_buffer_V_ram_16             |    71|
|107   |      grp_iscsi_nop_out_fu_326                                |iscsi_nop_out                                    |   167|
|108   |      grp_iscsi_text_fu_283                                   |iscsi_text                                       |  2412|
|109   |        grp_read_from_tcp_1_fu_581                            |read_from_tcp_1                                  |  1578|
|110   |          grp_read_byte_array_1_fu_127                        |read_byte_array_1                                |   146|
|111   |          grp_update_values_fu_74                             |update_values                                    |  1416|
|112   |            grp_update_value_bool_1_fu_293                    |update_value_bool_1                              |    94|
|113   |              p_str13_U                                       |update_value_bool_3_p_str13_6                    |    12|
|114   |                update_value_bool_3_p_str13_rom_U             |update_value_bool_3_p_str13_rom_7                |    12|
|115   |              p_str8_U                                        |update_value_bool_1_p_str8                       |    14|
|116   |                update_value_bool_1_p_str8_rom_U              |update_value_bool_1_p_str8_rom                   |    14|
|117   |            grp_update_value_bool_2_fu_279                    |update_value_bool_2                              |    84|
|118   |              p_str13_U                                       |update_value_bool_3_p_str13_4                    |    12|
|119   |                update_value_bool_3_p_str13_rom_U             |update_value_bool_3_p_str13_rom_5                |    12|
|120   |              p_str5_U                                        |update_value_bool_2_p_str5                       |     6|
|121   |                update_value_bool_2_p_str5_rom_U              |update_value_bool_2_p_str5_rom                   |     6|
|122   |            grp_update_value_bool_3_fu_265                    |update_value_bool_3                              |    94|
|123   |              p_str13_U                                       |update_value_bool_3_p_str13_2                    |    12|
|124   |                update_value_bool_3_p_str13_rom_U             |update_value_bool_3_p_str13_rom_3                |    12|
|125   |              p_str4_U                                        |update_value_bool_3_p_str4                       |    14|
|126   |                update_value_bool_3_p_str4_rom_U              |update_value_bool_3_p_str4_rom                   |    14|
|127   |            grp_update_value_bool_fu_251                      |update_value_bool                                |    97|
|128   |              p_str13_U                                       |update_value_bool_3_p_str13                      |    12|
|129   |                update_value_bool_3_p_str13_rom_U             |update_value_bool_3_p_str13_rom                  |    12|
|130   |              p_str9_U                                        |update_value_bool_p_str9                         |    14|
|131   |                update_value_bool_p_str9_rom_U                |update_value_bool_p_str9_rom                     |    14|
|132   |            grp_update_value_int_1_fu_227                     |update_value_int_1                               |   137|
|133   |              p_str11_U                                       |update_value_int_1_p_str11                       |    14|
|134   |                update_value_int_1_p_str11_rom_U              |update_value_int_1_p_str11_rom                   |    14|
|135   |            grp_update_value_int_2_fu_180                     |update_value_int_2                               |   117|
|136   |            grp_update_value_int_3_fu_199                     |update_value_int_3                               |   165|
|137   |            grp_update_value_int_4_fu_215                     |update_value_int_4                               |   114|
|138   |              p_str25_U                                       |update_value_int_4_p_str25                       |    14|
|139   |                update_value_int_4_p_str25_rom_U              |update_value_int_4_p_str25_rom                   |    14|
|140   |            grp_update_value_int_fu_239                       |update_value_int                                 |   113|
|141   |              p_str12_U                                       |update_value_int_p_str12                         |    14|
|142   |                update_value_int_p_str12_rom_U                |update_value_int_p_str12_rom                     |    14|
|143   |            p_str10_U                                         |update_values_p_str10                            |    14|
|144   |              update_values_p_str10_rom_U                     |update_values_p_str10_rom                        |    14|
|145   |            p_str36_U                                         |update_values_p_str36                            |    25|
|146   |              update_values_p_str36_rom_U                     |update_values_p_str36_rom                        |    25|
|147   |            p_str6_U                                          |update_values_p_str6                             |    15|
|148   |              update_values_p_str6_rom_U                      |update_values_p_str6_rom                         |    15|
|149   |            p_str7_U                                          |update_values_p_str7                             |    24|
|150   |              update_values_p_str7_rom_U                      |update_values_p_str7_rom                         |    24|
|151   |        grp_write_byte_array_fu_624                           |write_byte_array                                 |   141|
|152   |          response_text_U                                     |write_byte_array_response_text                   |    98|
|153   |            write_byte_array_response_text_rom_U              |write_byte_array_response_text_rom               |    98|
|154   |        grp_write_to_tcp_fu_632                               |write_to_tcp                                     |    90|
|155   |          grp_write_byte_array_1_fu_16                        |write_byte_array_1                               |    87|
|156   |        p_str14_U                                             |iscsi_text_p_str14                               |    15|
|157   |          iscsi_text_p_str14_rom_U                            |iscsi_text_p_str14_rom                           |    15|
|158   |        parameter_data_U                                      |iscsi_text_parameter_data                        |    89|
|159   |          iscsi_text_parameter_data_ram_U                     |iscsi_text_parameter_data_ram                    |    89|
|160   |        response_buffer_V_U                                   |iscsi_login_response_buffer_V_0                  |    88|
|161   |          iscsi_login_response_buffer_V_ram_U                 |iscsi_login_response_buffer_V_ram_1              |    88|
|162   |      grp_read_from_tcp_fu_341                                |read_from_tcp                                    |    69|
|163   |        grp_read_byte_array_fu_16                             |read_byte_array                                  |    66|
|164   |      header_buffer_V_U                                       |iscsi_login_response_buffer_V                    |    29|
|165   |        iscsi_login_response_buffer_V_ram_U                   |iscsi_login_response_buffer_V_ram                |    29|
+------+--------------------------------------------------------------+-------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:24 ; elapsed = 00:01:29 . Memory (MB): peak = 2170.129 ; gain = 512.965 ; free physical = 181 ; free virtual = 2159
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 84 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:20 ; elapsed = 00:01:25 . Memory (MB): peak = 2170.129 ; gain = 314.402 ; free physical = 256 ; free virtual = 2235
Synthesis Optimization Complete : Time (s): cpu = 00:01:25 ; elapsed = 00:01:30 . Memory (MB): peak = 2170.137 ; gain = 512.965 ; free physical = 256 ; free virtual = 2235
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 890 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2202.145 ; gain = 0.000 ; free physical = 198 ; free virtual = 2191
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 8 instances
  RAM16X1S => RAM32X1S (RAMS32): 16 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
590 Infos, 139 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:33 ; elapsed = 00:01:38 . Memory (MB): peak = 2202.145 ; gain = 768.516 ; free physical = 315 ; free virtual = 2309
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2202.145 ; gain = 0.000 ; free physical = 314 ; free virtual = 2309
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 4a543512763b1863
INFO: [Coretcl 2-1174] Renamed 164 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2226.156 ; gain = 0.000 ; free physical = 271 ; free virtual = 2308
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/phirasit/project/san-adapter/iscsi_hls/iscsi_processor/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar 15 20:21:41 2020...
