// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
// Date        : Fri Nov 22 11:54:51 2019
// Host        : LAPTOP-69E4OMV9 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim {D:/Ing/Master
//               1sem/Digitale/VHDL_Spectrogram/VHDL_Spectrogram.srcs/sources_1/ip/FIFO/FIFO_sim_netlist.v}
// Design      : FIFO
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "FIFO,blk_mem_gen_v8_4_4,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "blk_mem_gen_v8_4_4,Vivado 2019.2" *) 
(* NotValidForBitStream *)
module FIFO
   (clka,
    wea,
    addra,
    dina,
    clkb,
    enb,
    addrb,
    doutb);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA WE" *) input [0:0]wea;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [10:0]addra;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN" *) input [23:0]dina;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME BRAM_PORTB, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clkb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB EN" *) input enb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR" *) input [10:0]addrb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT" *) output [23:0]doutb;

  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [23:0]dina;
  wire [23:0]doutb;
  wire enb;
  wire [0:0]wea;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [23:0]NLW_U0_douta_UNCONNECTED;
  wire [10:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [10:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [23:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "11" *) 
  (* C_ADDRB_WIDTH = "11" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "1" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     7.213 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "0" *) 
  (* C_HAS_ENB = "1" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "FIFO.mem" *) 
  (* C_INIT_FILE_NAME = "FIFO.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "1" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "2048" *) 
  (* C_READ_DEPTH_B = "2048" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "24" *) 
  (* C_READ_WIDTH_B = "24" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "2048" *) 
  (* C_WRITE_DEPTH_B = "2048" *) 
  (* C_WRITE_MODE_A = "NO_CHANGE" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "24" *) 
  (* C_WRITE_WIDTH_B = "24" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  FIFO_blk_mem_gen_v8_4_4 U0
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina(dina),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(NLW_U0_douta_UNCONNECTED[23:0]),
        .doutb(doutb),
        .eccpipece(1'b0),
        .ena(1'b0),
        .enb(enb),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[10:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[10:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[23:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(wea),
        .web(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module FIFO_blk_mem_gen_generic_cstr
   (doutb,
    clka,
    clkb,
    wea,
    enb,
    addra,
    addrb,
    dina);
  output [23:0]doutb;
  input clka;
  input clkb;
  input [0:0]wea;
  input enb;
  input [10:0]addra;
  input [10:0]addrb;
  input [23:0]dina;

  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [23:0]dina;
  wire [23:0]doutb;
  wire enb;
  wire [0:0]wea;

  FIFO_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina[8:0]),
        .doutb(doutb[8:0]),
        .enb(enb),
        .wea(wea));
  FIFO_blk_mem_gen_prim_width__parameterized0 \ramloop[1].ram.r 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina[23:9]),
        .doutb(doutb[23:9]),
        .enb(enb),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module FIFO_blk_mem_gen_prim_width
   (doutb,
    clka,
    clkb,
    wea,
    enb,
    addra,
    addrb,
    dina);
  output [8:0]doutb;
  input clka;
  input clkb;
  input [0:0]wea;
  input enb;
  input [10:0]addra;
  input [10:0]addrb;
  input [8:0]dina;

  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire [8:0]doutb;
  wire enb;
  wire [0:0]wea;

  FIFO_blk_mem_gen_prim_wrapper_init \prim_init.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .doutb(doutb),
        .enb(enb),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module FIFO_blk_mem_gen_prim_width__parameterized0
   (doutb,
    clka,
    clkb,
    wea,
    enb,
    addra,
    addrb,
    dina);
  output [14:0]doutb;
  input clka;
  input clkb;
  input [0:0]wea;
  input enb;
  input [10:0]addra;
  input [10:0]addrb;
  input [14:0]dina;

  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [14:0]dina;
  wire [14:0]doutb;
  wire enb;
  wire [0:0]wea;

  FIFO_blk_mem_gen_prim_wrapper_init__parameterized0 \prim_init.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .doutb(doutb),
        .enb(enb),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module FIFO_blk_mem_gen_prim_wrapper_init
   (doutb,
    clka,
    clkb,
    wea,
    enb,
    addra,
    addrb,
    dina);
  output [8:0]doutb;
  input clka;
  input clkb;
  input [0:0]wea;
  input enb;
  input [10:0]addra;
  input [10:0]addrb;
  input [8:0]dina;

  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire [8:0]doutb;
  wire enb;
  wire [0:0]wea;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [15:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;
  wire [1:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h152FC498997EF4D55815B3D8F7593AA736680548603F0CA00CA9FEAE4516AB2A),
    .INITP_01(256'h56552EBB1500D59FF59E07F3DABFD3263546CA21C8E4AFCAA9A102CDCDB816AE),
    .INITP_02(256'h152FC498997EF4D55815B3D8F7593AA736680548603F0CA00CA9FEAE4516AB2A),
    .INITP_03(256'h56552EBB1500D59FF59E07F3DABFD3263546CA21C8E4AFCAA9A102CDCDB816AE),
    .INITP_04(256'h152FC498997EF4D55815B3D8F7593AA736680548603F0CA00CA9FEAE4516AB2A),
    .INITP_05(256'h56552EBB1500D59FF59E07F3DABFD3263546CA21C8E4AFCAA9A102CDCDB816AE),
    .INITP_06(256'h152FC498997EF4D55815B3D8F7593AA736680548603F0CA00CA9FEAE4516AB2A),
    .INITP_07(256'h56552EBB1500D59FF59E07F3DABFD3263546CA21C8E4AFCAA9A102CDCDB816AE),
    .INIT_00(256'hC354F20D371D86C097AFB832201CA77C64CDAAC9AB030594D5FD50D685C7BA00),
    .INIT_01(256'h6CEEDA25649603A9D24FD9B330BDEB107527D8A5069CEA0E10FFF13FE65E3C95),
    .INIT_02(256'h863E7C556B4A576DE5CAA33BD0DE84E623985CF1CC5C089E4BC229E991ACB8C4),
    .INIT_03(256'hFC17967540C7BF777D3F791CA7114FC11C66FFD1C646CA3559D1DADE10543777),
    .INIT_04(256'hFD19DFF6B095B3F454EA16A2B9BB23A9E3E0A8DE770AF09855746F2CEEB5D0BC),
    .INIT_05(256'hEC0B55DADFC75A34E6E89CC8F6C4B607CB06F44E99410080FB912783F37BCF67),
    .INIT_06(256'h859B5D6DAD46B5210514FCB7FD4FBC317EE9CA89A8DBB03F139C1A169F4D9F4C),
    .INIT_07(256'h8E65DD8C7EAB6BB578CEA98AAC9CF863AE71DB030853217FE0E10E24C1188884),
    .INIT_08(256'h78E83FDCF21F2081DFADF8FD258F529D086454765732884B95558274239B7200),
    .INIT_09(256'h61B361EAE664EDC150255877361782CF44B1034904ECFBDF4BBA5393A3657B7C),
    .INIT_0A(256'h31850D7DD96F058000BF67B20CFA35F94A3C0A3864181ACCA6392126ABF514B4),
    .INIT_0B(256'h304B12D4918CAB6810F6892258201D57DD45475EEA16AC0C4D6B500A21E70399),
    .INIT_0C(256'hC9ACF022262FA7CB36BA3A2F019AE43FB1EF59E487C183894139C08B6AE90444),
    .INIT_0D(256'h48546F17D73EB562F8A4340FA468DD1A7C2230C55D361B93A9B695AB84C27A89),
    .INIT_0E(256'hC4A21AC10F01F0F21664FA5B28D98BF01543D04D27B12E57FD6A9CDB2612943C),
    .INIT_0F(256'h46397B2AB0032B6CFBFD553756339C8459E4E0CE485169407AE3C9F30EAC3D6B),
    .INIT_10(256'hC354F20D371D86C097AFB832201CA77C64CDAAC9AB030594D5FD50D685C7BA00),
    .INIT_11(256'h6CEEDA25649603A9D24FD9B330BDEB107527D8A5069CEA0E10FFF13FE65E3C95),
    .INIT_12(256'h863E7C556B4A576DE5CAA33BD0DE84E623985CF1CC5C089E4BC229E991ACB8C4),
    .INIT_13(256'hFC17967540C7BF777D3F791CA7114FC11C66FFD1C646CA3559D1DADE10543777),
    .INIT_14(256'hFD19DFF6B095B3F454EA16A2B9BB23A9E3E0A8DE770AF09855746F2CEEB5D0BC),
    .INIT_15(256'hEC0B55DADFC75A34E6E89CC8F6C4B607CB06F44E99410080FB912783F37BCF67),
    .INIT_16(256'h859B5D6DAD46B5210514FCB7FD4FBC317EE9CA89A8DBB03F139C1A169F4D9F4C),
    .INIT_17(256'h8E65DD8C7EAB6BB578CEA98AAC9CF863AE71DB030853217FE0E10E24C1188884),
    .INIT_18(256'h78E83FDCF21F2081DFADF8FD258F529D086454765732884B95558274239B7200),
    .INIT_19(256'h61B361EAE664EDC150255877361782CF44B1034904ECFBDF4BBA5393A3657B7C),
    .INIT_1A(256'h31850D7DD96F058000BF67B20CFA35F94A3C0A3864181ACCA6392126ABF514B4),
    .INIT_1B(256'h304B12D4918CAB6810F6892258201D57DD45475EEA16AC0C4D6B500A21E70399),
    .INIT_1C(256'hC9ACF022262FA7CB36BA3A2F019AE43FB1EF59E487C183894139C08B6AE90444),
    .INIT_1D(256'h48546F17D73EB562F8A4340FA468DD1A7C2230C55D361B93A9B695AB84C27A89),
    .INIT_1E(256'hC4A21AC10F01F0F21664FA5B28D98BF01543D04D27B12E57FD6A9CDB2612943C),
    .INIT_1F(256'h46397B2AB0032B6CFBFD553756339C8459E4E0CE485169407AE3C9F30EAC3D6B),
    .INIT_20(256'hC354F20D371D86C097AFB832201CA77C64CDAAC9AB030594D5FD50D685C7BA00),
    .INIT_21(256'h6CEEDA25649603A9D24FD9B330BDEB107527D8A5069CEA0E10FFF13FE65E3C95),
    .INIT_22(256'h863E7C556B4A576DE5CAA33BD0DE84E623985CF1CC5C089E4BC229E991ACB8C4),
    .INIT_23(256'hFC17967540C7BF777D3F791CA7114FC11C66FFD1C646CA3559D1DADE10543777),
    .INIT_24(256'hFD19DFF6B095B3F454EA16A2B9BB23A9E3E0A8DE770AF09855746F2CEEB5D0BC),
    .INIT_25(256'hEC0B55DADFC75A34E6E89CC8F6C4B607CB06F44E99410080FB912783F37BCF67),
    .INIT_26(256'h859B5D6DAD46B5210514FCB7FD4FBC317EE9CA89A8DBB03F139C1A169F4D9F4C),
    .INIT_27(256'h8E65DD8C7EAB6BB578CEA98AAC9CF863AE71DB030853217FE0E10E24C1188884),
    .INIT_28(256'h78E83FDCF21F2081DFADF8FD258F529D086454765732884B95558274239B7200),
    .INIT_29(256'h61B361EAE664EDC150255877361782CF44B1034904ECFBDF4BBA5393A3657B7C),
    .INIT_2A(256'h31850D7DD96F058000BF67B20CFA35F94A3C0A3864181ACCA6392126ABF514B4),
    .INIT_2B(256'h304B12D4918CAB6810F6892258201D57DD45475EEA16AC0C4D6B500A21E70399),
    .INIT_2C(256'hC9ACF022262FA7CB36BA3A2F019AE43FB1EF59E487C183894139C08B6AE90444),
    .INIT_2D(256'h48546F17D73EB562F8A4340FA468DD1A7C2230C55D361B93A9B695AB84C27A89),
    .INIT_2E(256'hC4A21AC10F01F0F21664FA5B28D98BF01543D04D27B12E57FD6A9CDB2612943C),
    .INIT_2F(256'h46397B2AB0032B6CFBFD553756339C8459E4E0CE485169407AE3C9F30EAC3D6B),
    .INIT_30(256'hC354F20D371D86C097AFB832201CA77C64CDAAC9AB030594D5FD50D685C7BA00),
    .INIT_31(256'h6CEEDA25649603A9D24FD9B330BDEB107527D8A5069CEA0E10FFF13FE65E3C95),
    .INIT_32(256'h863E7C556B4A576DE5CAA33BD0DE84E623985CF1CC5C089E4BC229E991ACB8C4),
    .INIT_33(256'hFC17967540C7BF777D3F791CA7114FC11C66FFD1C646CA3559D1DADE10543777),
    .INIT_34(256'hFD19DFF6B095B3F454EA16A2B9BB23A9E3E0A8DE770AF09855746F2CEEB5D0BC),
    .INIT_35(256'hEC0B55DADFC75A34E6E89CC8F6C4B607CB06F44E99410080FB912783F37BCF67),
    .INIT_36(256'h859B5D6DAD46B5210514FCB7FD4FBC317EE9CA89A8DBB03F139C1A169F4D9F4C),
    .INIT_37(256'h8E65DD8C7EAB6BB578CEA98AAC9CF863AE71DB030853217FE0E10E24C1188884),
    .INIT_38(256'h78E83FDCF21F2081DFADF8FD258F529D086454765732884B95558274239B7200),
    .INIT_39(256'h61B361EAE664EDC150255877361782CF44B1034904ECFBDF4BBA5393A3657B7C),
    .INIT_3A(256'h31850D7DD96F058000BF67B20CFA35F94A3C0A3864181ACCA6392126ABF514B4),
    .INIT_3B(256'h304B12D4918CAB6810F6892258201D57DD45475EEA16AC0C4D6B500A21E70399),
    .INIT_3C(256'hC9ACF022262FA7CB36BA3A2F019AE43FB1EF59E487C183894139C08B6AE90444),
    .INIT_3D(256'h48546F17D73EB562F8A4340FA468DD1A7C2230C55D361B93A9B695AB84C27A89),
    .INIT_3E(256'hC4A21AC10F01F0F21664FA5B28D98BF01543D04D27B12E57FD6A9CDB2612943C),
    .INIT_3F(256'h46397B2AB0032B6CFBFD553756339C8459E4E0CE485169407AE3C9F30EAC3D6B),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:8],doutb[7:0]}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1],doutb[8]}),
        .ENARDEN(wea),
        .ENBWREN(enb),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module FIFO_blk_mem_gen_prim_wrapper_init__parameterized0
   (doutb,
    clka,
    clkb,
    wea,
    enb,
    addra,
    addrb,
    dina);
  output [14:0]doutb;
  input clka;
  input clkb;
  input [0:0]wea;
  input enb;
  input [10:0]addra;
  input [10:0]addrb;
  input [14:0]dina;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_52 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_74 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75 ;
  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [14:0]dina;
  wire [14:0]doutb;
  wire enb;
  wire [0:0]wea;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:16]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:2]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001003D616736598011A00391A1E654D02627B0F1ABB6D457C0F7CB811540000),
    .INIT_01(256'h7D937FB81A0B69CB7C927F751ABB67247FFF7EBD1A8964F901490186176B65BD),
    .INIT_02(256'h7AB51800742576D07F690B8108A4699D04FF001517886479033E7DA51B0967A9),
    .INIT_03(256'h7F81196B651A00CA02FE166465FB0017030F17AA651402127DAF1B5D672900F8),
    .INIT_04(256'h7DFB1A2C654500CB7E7D1A9E692A7C537FFF1A1E69117DD87EDF1B0965D8010B),
    .INIT_05(256'h196C650602837B9A1B466B157DCD7BE1137F7C7A70F5024705E71033661F0542),
    .INIT_06(256'h1A8A67BB7F6B7EA51AD06516015B00E317FA658E003603CE163A65C800BA012F),
    .INIT_07(256'h05426B7C0477016C15E16491040D7D7F1B0966F07E5E7F711A2469D27C477FB0),
    .INIT_08(256'h65EE000103841714654501B57EB01AFC663101BD7AAA1954712D79097E430DDD),
    .INIT_09(256'h68A37CAF7FF61A0869757D437F161AF5665100B47F1C19ED64FD0106027416B8),
    .INIT_0A(256'h7F477B3D157A79077350012B080E0D5E674B05577E9C195C64CC01D17E1A1AD4),
    .INIT_0B(256'h015200481890655C006B0398162C65EA0068020B18B264F102727C541B83693F),
    .INIT_0C(256'h04B17D851ADC66387F497F161A4E69AE7C277FDE1A59684E7ECB7EAA1AFB654F),
    .INIT_0D(256'h7FB71A706588023B7ADE1A586E7E7B1A7D34103201C36D9003B8030913DD64F5),
    .INIT_0E(256'h7F551AD166DB00427ED51A5B64F5013701D7172A65D1000503C716A0657D014E),
    .INIT_0F(256'h0A560A4668C5052C7F85183A648602CA7DC61AFD68017D3C7FD31A0569B77CC5),
    .INIT_10(256'h164865FA002C02C317FE650202397D351B7967C5007A7AD3173A75B975A90000),
    .INIT_11(256'h1A82695F7C387FFA1A2E68D57E287EC81B0A65A4012A7FBD1924652E00AA033A),
    .INIT_12(256'h6C227CF67C47126F7E3C6FCD02CB04E5118165A705217DC41A77658F00487EB1),
    .INIT_13(256'h65040155013417B165A6002103D8165165B100E900B619C76523027A7B4E1B0A),
    .INIT_14(256'h647C03AB7D8D1B0E674D7DF47F971A1569D37C677F941AA3676F7FB77EAD1AB0),
    .INIT_15(256'h01E57E2E1B3366A301637AA818B472A177F17ED40CAF06F86A8504C200B816C0),
    .INIT_16(256'h7D8B7EF91B02661200E37F4B19AE650A00E902BC168A65F700090350175C652B),
    .INIT_17(256'h01BC06F60ED266AB05557E4219CE6503014F7E4A1ABA68EB7C7B7FFE1A116947),
    .INIT_18(256'h03B8162D65DB008E01A1190F64F602807BF21B6E6A1E7E937B8814837ABD7222),
    .INIT_19(256'h7F451A3769C57C317FC91A7168057F1C7EA41AE9652F015A009418446575004F),
    .INIT_1A(256'h19E06FCC7A187DB80F0A03856C80041E023214EA64B904657D7C1AF966937ED0),
    .INIT_1B(256'h1A2764F60120022716EE65E1000003AC16D5656101827F341ABA65D302047ABD),
    .INIT_1C(256'h18D664A202507DED1AEB68557CF07FE81A04699B7D017F351AE56694007E7EF4),
    .INIT_1D(256'h64F6025A7CC11B8668777FEA7B001662775B747E0096092F0BDA67FF054A7F07),
    .INIT_1E(256'h68947E797EB61B0665760142000018DB6544008A036D163465F40047026C1856),
    .INIT_1F(256'h6EAB034703F012BA654404F07D9D1AB265E17FC67EE51A67698C7C297FEF1A42),
    .INIT_20(256'h001003D616736598011A00391A1E654D02627B0F1ABB6D457C0F7CB811540000),
    .INIT_21(256'h7D937FB81A0B69CB7C927F751ABB67247FFF7EBD1A8964F901490186176B65BD),
    .INIT_22(256'h7AB51800742576D07F690B8108A4699D04FF001517886479033E7DA51B0967A9),
    .INIT_23(256'h7F81196B651A00CA02FE166465FB0017030F17AA651402127DAF1B5D672900F8),
    .INIT_24(256'h7DFB1A2C654500CB7E7D1A9E692A7C537FFF1A1E69117DD87EDF1B0965D8010B),
    .INIT_25(256'h196C650602837B9A1B466B157DCD7BE1137F7C7A70F5024705E71033661F0542),
    .INIT_26(256'h1A8A67BB7F6B7EA51AD06516015B00E317FA658E003603CE163A65C800BA012F),
    .INIT_27(256'h05426B7C0477016C15E16491040D7D7F1B0966F07E5E7F711A2469D27C477FB0),
    .INIT_28(256'h65EE000103841714654501B57EB01AFC663101BD7AAA1954712D79097E430DDD),
    .INIT_29(256'h68A37CAF7FF61A0869757D437F161AF5665100B47F1C19ED64FD0106027416B8),
    .INIT_2A(256'h7F477B3D157A79077350012B080E0D5E674B05577E9C195C64CC01D17E1A1AD4),
    .INIT_2B(256'h015200481890655C006B0398162C65EA0068020B18B264F102727C541B83693F),
    .INIT_2C(256'h04B17D851ADC66387F497F161A4E69AE7C277FDE1A59684E7ECB7EAA1AFB654F),
    .INIT_2D(256'h7FB71A706588023B7ADE1A586E7E7B1A7D34103201C36D9003B8030913DD64F5),
    .INIT_2E(256'h7F551AD166DB00427ED51A5B64F5013701D7172A65D1000503C716A0657D014E),
    .INIT_2F(256'h0A560A4668C5052C7F85183A648602CA7DC61AFD68017D3C7FD31A0569B77CC5),
    .INIT_30(256'h164865FA002C02C317FE650202397D351B7967C5007A7AD3173A75B975A90000),
    .INIT_31(256'h1A82695F7C387FFA1A2E68D57E287EC81B0A65A4012A7FBD1924652E00AA033A),
    .INIT_32(256'h6C227CF67C47126F7E3C6FCD02CB04E5118165A705217DC41A77658F00487EB1),
    .INIT_33(256'h65040155013417B165A6002103D8165165B100E900B619C76523027A7B4E1B0A),
    .INIT_34(256'h647C03AB7D8D1B0E674D7DF47F971A1569D37C677F941AA3676F7FB77EAD1AB0),
    .INIT_35(256'h01E57E2E1B3366A301637AA818B472A177F17ED40CAF06F86A8504C200B816C0),
    .INIT_36(256'h7D8B7EF91B02661200E37F4B19AE650A00E902BC168A65F700090350175C652B),
    .INIT_37(256'h01BC06F60ED266AB05557E4219CE6503014F7E4A1ABA68EB7C7B7FFE1A116947),
    .INIT_38(256'h03B8162D65DB008E01A1190F64F602807BF21B6E6A1E7E937B8814837ABD7222),
    .INIT_39(256'h7F451A3769C57C317FC91A7168057F1C7EA41AE9652F015A009418446575004F),
    .INIT_3A(256'h19E06FCC7A187DB80F0A03856C80041E023214EA64B904657D7C1AF966937ED0),
    .INIT_3B(256'h1A2764F60120022716EE65E1000003AC16D5656101827F341ABA65D302047ABD),
    .INIT_3C(256'h18D664A202507DED1AEB68557CF07FE81A04699B7D017F351AE56694007E7EF4),
    .INIT_3D(256'h64F6025A7CC11B8668777FEA7B001662775B747E0096092F0BDA67FF054A7F07),
    .INIT_3E(256'h68947E797EB61B0665760142000018DB6544008A036D163465F40047026C1856),
    .INIT_3F(256'h6EAB034703F012BA654404F07D9D1AB265E17FC67EE51A67698C7C297FEF1A42),
    .INIT_40(256'h001003D616736598011A00391A1E654D02627B0F1ABB6D457C0F7CB811540000),
    .INIT_41(256'h7D937FB81A0B69CB7C927F751ABB67247FFF7EBD1A8964F901490186176B65BD),
    .INIT_42(256'h7AB51800742576D07F690B8108A4699D04FF001517886479033E7DA51B0967A9),
    .INIT_43(256'h7F81196B651A00CA02FE166465FB0017030F17AA651402127DAF1B5D672900F8),
    .INIT_44(256'h7DFB1A2C654500CB7E7D1A9E692A7C537FFF1A1E69117DD87EDF1B0965D8010B),
    .INIT_45(256'h196C650602837B9A1B466B157DCD7BE1137F7C7A70F5024705E71033661F0542),
    .INIT_46(256'h1A8A67BB7F6B7EA51AD06516015B00E317FA658E003603CE163A65C800BA012F),
    .INIT_47(256'h05426B7C0477016C15E16491040D7D7F1B0966F07E5E7F711A2469D27C477FB0),
    .INIT_48(256'h65EE000103841714654501B57EB01AFC663101BD7AAA1954712D79097E430DDD),
    .INIT_49(256'h68A37CAF7FF61A0869757D437F161AF5665100B47F1C19ED64FD0106027416B8),
    .INIT_4A(256'h7F477B3D157A79077350012B080E0D5E674B05577E9C195C64CC01D17E1A1AD4),
    .INIT_4B(256'h015200481890655C006B0398162C65EA0068020B18B264F102727C541B83693F),
    .INIT_4C(256'h04B17D851ADC66387F497F161A4E69AE7C277FDE1A59684E7ECB7EAA1AFB654F),
    .INIT_4D(256'h7FB71A706588023B7ADE1A586E7E7B1A7D34103201C36D9003B8030913DD64F5),
    .INIT_4E(256'h7F551AD166DB00427ED51A5B64F5013701D7172A65D1000503C716A0657D014E),
    .INIT_4F(256'h0A560A4668C5052C7F85183A648602CA7DC61AFD68017D3C7FD31A0569B77CC5),
    .INIT_50(256'h164865FA002C02C317FE650202397D351B7967C5007A7AD3173A75B975A90000),
    .INIT_51(256'h1A82695F7C387FFA1A2E68D57E287EC81B0A65A4012A7FBD1924652E00AA033A),
    .INIT_52(256'h6C227CF67C47126F7E3C6FCD02CB04E5118165A705217DC41A77658F00487EB1),
    .INIT_53(256'h65040155013417B165A6002103D8165165B100E900B619C76523027A7B4E1B0A),
    .INIT_54(256'h647C03AB7D8D1B0E674D7DF47F971A1569D37C677F941AA3676F7FB77EAD1AB0),
    .INIT_55(256'h01E57E2E1B3366A301637AA818B472A177F17ED40CAF06F86A8504C200B816C0),
    .INIT_56(256'h7D8B7EF91B02661200E37F4B19AE650A00E902BC168A65F700090350175C652B),
    .INIT_57(256'h01BC06F60ED266AB05557E4219CE6503014F7E4A1ABA68EB7C7B7FFE1A116947),
    .INIT_58(256'h03B8162D65DB008E01A1190F64F602807BF21B6E6A1E7E937B8814837ABD7222),
    .INIT_59(256'h7F451A3769C57C317FC91A7168057F1C7EA41AE9652F015A009418446575004F),
    .INIT_5A(256'h19E06FCC7A187DB80F0A03856C80041E023214EA64B904657D7C1AF966937ED0),
    .INIT_5B(256'h1A2764F60120022716EE65E1000003AC16D5656101827F341ABA65D302047ABD),
    .INIT_5C(256'h18D664A202507DED1AEB68557CF07FE81A04699B7D017F351AE56694007E7EF4),
    .INIT_5D(256'h64F6025A7CC11B8668777FEA7B001662775B747E0096092F0BDA67FF054A7F07),
    .INIT_5E(256'h68947E797EB61B0665760142000018DB6544008A036D163465F40047026C1856),
    .INIT_5F(256'h6EAB034703F012BA654404F07D9D1AB265E17FC67EE51A67698C7C297FEF1A42),
    .INIT_60(256'h001003D616736598011A00391A1E654D02627B0F1ABB6D457C0F7CB811540000),
    .INIT_61(256'h7D937FB81A0B69CB7C927F751ABB67247FFF7EBD1A8964F901490186176B65BD),
    .INIT_62(256'h7AB51800742576D07F690B8108A4699D04FF001517886479033E7DA51B0967A9),
    .INIT_63(256'h7F81196B651A00CA02FE166465FB0017030F17AA651402127DAF1B5D672900F8),
    .INIT_64(256'h7DFB1A2C654500CB7E7D1A9E692A7C537FFF1A1E69117DD87EDF1B0965D8010B),
    .INIT_65(256'h196C650602837B9A1B466B157DCD7BE1137F7C7A70F5024705E71033661F0542),
    .INIT_66(256'h1A8A67BB7F6B7EA51AD06516015B00E317FA658E003603CE163A65C800BA012F),
    .INIT_67(256'h05426B7C0477016C15E16491040D7D7F1B0966F07E5E7F711A2469D27C477FB0),
    .INIT_68(256'h65EE000103841714654501B57EB01AFC663101BD7AAA1954712D79097E430DDD),
    .INIT_69(256'h68A37CAF7FF61A0869757D437F161AF5665100B47F1C19ED64FD0106027416B8),
    .INIT_6A(256'h7F477B3D157A79077350012B080E0D5E674B05577E9C195C64CC01D17E1A1AD4),
    .INIT_6B(256'h015200481890655C006B0398162C65EA0068020B18B264F102727C541B83693F),
    .INIT_6C(256'h04B17D851ADC66387F497F161A4E69AE7C277FDE1A59684E7ECB7EAA1AFB654F),
    .INIT_6D(256'h7FB71A706588023B7ADE1A586E7E7B1A7D34103201C36D9003B8030913DD64F5),
    .INIT_6E(256'h7F551AD166DB00427ED51A5B64F5013701D7172A65D1000503C716A0657D014E),
    .INIT_6F(256'h0A560A4668C5052C7F85183A648602CA7DC61AFD68017D3C7FD31A0569B77CC5),
    .INIT_70(256'h164865FA002C02C317FE650202397D351B7967C5007A7AD3173A75B975A90000),
    .INIT_71(256'h1A82695F7C387FFA1A2E68D57E287EC81B0A65A4012A7FBD1924652E00AA033A),
    .INIT_72(256'h6C227CF67C47126F7E3C6FCD02CB04E5118165A705217DC41A77658F00487EB1),
    .INIT_73(256'h65040155013417B165A6002103D8165165B100E900B619C76523027A7B4E1B0A),
    .INIT_74(256'h647C03AB7D8D1B0E674D7DF47F971A1569D37C677F941AA3676F7FB77EAD1AB0),
    .INIT_75(256'h01E57E2E1B3366A301637AA818B472A177F17ED40CAF06F86A8504C200B816C0),
    .INIT_76(256'h7D8B7EF91B02661200E37F4B19AE650A00E902BC168A65F700090350175C652B),
    .INIT_77(256'h01BC06F60ED266AB05557E4219CE6503014F7E4A1ABA68EB7C7B7FFE1A116947),
    .INIT_78(256'h03B8162D65DB008E01A1190F64F602807BF21B6E6A1E7E937B8814837ABD7222),
    .INIT_79(256'h7F451A3769C57C317FC91A7168057F1C7EA41AE9652F015A009418446575004F),
    .INIT_7A(256'h19E06FCC7A187DB80F0A03856C80041E023214EA64B904657D7C1AF966937ED0),
    .INIT_7B(256'h1A2764F60120022716EE65E1000003AC16D5656101827F341ABA65D302047ABD),
    .INIT_7C(256'h18D664A202507DED1AEB68557CF07FE81A04699B7D017F351AE56694007E7EF4),
    .INIT_7D(256'h64F6025A7CC11B8668777FEA7B001662775B747E0096092F0BDA67FF054A7F07),
    .INIT_7E(256'h68947E797EB61B0665760142000018DB6544008A036D163465F40047026C1856),
    .INIT_7F(256'h6EAB034703F012BA654404F07D9D1AB265E17FC67EE51A67698C7C297FEF1A42),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:16],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_52 ,doutb}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:2],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_74 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(wea),
        .ENBWREN(enb),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module FIFO_blk_mem_gen_top
   (doutb,
    clka,
    clkb,
    wea,
    enb,
    addra,
    addrb,
    dina);
  output [23:0]doutb;
  input clka;
  input clkb;
  input [0:0]wea;
  input enb;
  input [10:0]addra;
  input [10:0]addrb;
  input [23:0]dina;

  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [23:0]dina;
  wire [23:0]doutb;
  wire enb;
  wire [0:0]wea;

  FIFO_blk_mem_gen_generic_cstr \valid.cstr 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .doutb(doutb),
        .enb(enb),
        .wea(wea));
endmodule

(* C_ADDRA_WIDTH = "11" *) (* C_ADDRB_WIDTH = "11" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "1" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     7.213 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "0" *) 
(* C_HAS_ENB = "1" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "FIFO.mem" *) 
(* C_INIT_FILE_NAME = "FIFO.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "1" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "2048" *) (* C_READ_DEPTH_B = "2048" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "24" *) (* C_READ_WIDTH_B = "24" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "2048" *) 
(* C_WRITE_DEPTH_B = "2048" *) (* C_WRITE_MODE_A = "NO_CHANGE" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "24" *) (* C_WRITE_WIDTH_B = "24" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* ORIG_REF_NAME = "blk_mem_gen_v8_4_4" *) (* downgradeipidentifiedwarnings = "yes" *) 
module FIFO_blk_mem_gen_v8_4_4
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [10:0]addra;
  input [23:0]dina;
  output [23:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [10:0]addrb;
  input [23:0]dinb;
  output [23:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [10:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [23:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [23:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [10:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [23:0]dina;
  wire [23:0]doutb;
  wire enb;
  wire [0:0]wea;

  assign dbiterr = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  FIFO_blk_mem_gen_v8_4_4_synth inst_blk_mem_gen
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .doutb(doutb),
        .enb(enb),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_4_synth" *) 
module FIFO_blk_mem_gen_v8_4_4_synth
   (doutb,
    clka,
    clkb,
    wea,
    enb,
    addra,
    addrb,
    dina);
  output [23:0]doutb;
  input clka;
  input clkb;
  input [0:0]wea;
  input enb;
  input [10:0]addra;
  input [10:0]addrb;
  input [23:0]dina;

  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [23:0]dina;
  wire [23:0]doutb;
  wire enb;
  wire [0:0]wea;

  FIFO_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .doutb(doutb),
        .enb(enb),
        .wea(wea));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
