// Seed: 2624507638
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_5;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    output wire id_2,
    output tri id_3,
    input tri1 id_4,
    input tri0 id_5,
    input wand id_6,
    input uwire id_7,
    input supply0 id_8,
    input tri1 id_9,
    input tri0 id_10,
    output tri0 id_11,
    input uwire id_12,
    input wire id_13,
    input wand id_14
);
  wire id_16;
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16,
      id_16
  );
  assign id_11 = -1;
  always force id_11 = -1;
  wire id_17;
endmodule
