HSQuickLook.main.schema =
[
{
	"collection":"hxi2",
	"directory":"/HXI2.SYS",
	"document":"SYS_HK_EM1",
	"period":"1",
	"blockName":"SYS_STAT_EM1",
	"contents":{
		"SYS_TASK_STAT_EM1":{"type":"int","status":"ok","format":"%4X"},
		"COMPONENT_ID":{"type":"int","status":"ok","format":"%2X"},
		"MIO1_INIT_FLG":{"type":"int","status":"ok","format":"%2X"},
		"MIO2_INIT_FLG":{"type":"int","status":"ok","format":"%2X"},
		"MIO1_MNG_MODE_FLG":{"type":"int","status":"ok","format":"%2X"},
		"MIO2_MNG_MODE_FLG":{"type":"int","status":"ok","format":"%2X"},
		"MIO1_ACC_MODE_FLG":{"type":"int","status":"ok","format":"%2X"},
		"MIO2_ACC_MODE_FLG":{"type":"int","status":"ok","format":"%2X"},
		"SYS_OP_MODE":{"type":"int","status":"ok","format":"%2X"},
		"UAPP_MNG_PROC_STAT":{"type":"int","status":"ok","format":"%2X"},
		"UAPP_MNG_ERR_STAT":{"type":"int","status":"ok","format":"%2X"},
		"UAPP_PTASK_ERR_CNT":{"type":"int","status":"get_status_error","format":"%2X"},
		"ERR_LOG_CNT":{"type":"int","status":"get_status_error","format":"%2X"},
		"ERR_LOG_CODE":{"type":"int","status":"ok","format":"%4X"},
		"SW_WDT_PROC_FLG":{"type":"int","status":"ok","format":"%2X"},
		"SW_WDT_TIMEOUT_FLG":{"type":"int","status":"ok","format":"%2X"}
	}
},
{
	"collection":"hxi2",
	"directory":"/HXI2.SYS",
	"document":"SYS_HK_EM1",
	"period":"1",
	"blockName":"TIMECODE_TI_EM1",
	"contents":{
		"TIMECODE_IMITATE_CNT":{"type":"int","status":"ok","format":"%2X"},
		"TIMECODE_IMITATING_FLG":{"type":"int","status":"ok","format":"%2X"},
		"TIMECODE_TIMEOUT_ERR_FLG":{"type":"int","status":"get_status_error","format":"%2X"},
		"TIMECODE_TIMEOUT_TI":{"type":"int","status":"ok","format":"%10X"},
		"TIMECODE_IMITATE_ERR_FLG":{"type":"int","status":"get_status_error","format":"%2X"},
		"TIMECODE_UNCONT_ERR_FLG":{"type":"int","status":"get_status_error","format":"%2X"},
		"TIMECODE_UNCONT_TI":{"type":"int","status":"ok","format":"%10X"},
		"TIMECODE_PRE_UNCONT_VAL":{"type":"int","status":"ok","format":"%2X"},
		"TIMECODE_UNCONT_VAL":{"type":"int","status":"ok","format":"%2X"},
		"U32TI_UNCONT_ERR_CNT":{"type":"int","status":"get_status_error","format":"%2X"},
		"U32TI_TIMING_ERR_CNT":{"type":"int","status":"get_status_error","format":"%2X"},
		"U32TI_UNCONT_VAL":{"type":"int","status":"ok","format":"%8X"},
		"U32TI_ERR_TI":{"type":"int","status":"ok","format":"%10X"}
	}
},
{
	"collection":"hxi2",
	"directory":"/HXI2.SYS",
	"document":"SYS_HK_EM1",
	"period":"1",
	"blockName":"CMD_EM1",
	"contents":{
		"CMD_ECHO_MODE":{"type":"int","status":"ok","format":"%2X"},
		"CMD_PKT_FMT_ERR_CNT":{"type":"int","status":"get_status_error","format":"%2X"},
		"CMD_PKT_APID":{"type":"int","status":"ok","format":"%4X"},
		"CMD_RESEND_CNT":{"type":"int","status":"ok","format":"%2X"},
		"CMD_LOST_CNT_REAL":{"type":"int","status":"ok","format":"%2X"},
		"CMD_LOST_CNT_STORED":{"type":"int","status":"ok","format":"%2X"},
		"CMD_RCV_CNT":{"type":"int","status":"ok","format":"%2X"},
		"CMD_ANS_SPP_HEADER":{"type":"int","status":"ok","format":"%12X"},
		"CMD_ANS_SMCP_HEADER":{"type":"int","status":"ok","format":"%4X"},
		"CMD_ANS_OPID":{"type":"int","status":"ok","format":"%4X"},
		"CMD_REJ_CNT":{"type":"int","status":"ok","format":"%2X"},
		"CMD_REJ_CODE":{"type":"int","status":"ok","format":"%2X"},
		"SMU_SYNC_ERR_TI_FLG":{"type":"int","status":"get_status_error","format":"%2X"},
		"SMU_SYNC_ERR_DT_FLG":{"type":"int","status":"get_status_error","format":"%2X"},
		"SMU_SYNC_ERR_TC_FLG":{"type":"int","status":"get_status_error","format":"%2X"}
	}
},
{
	"collection":"hxi2",
	"directory":"/HXI2.SYS",
	"document":"SYS_HK_EM1",
	"period":"1",
	"blockName":"GCOLL_EM1",
	"contents":{
		"GCOLL_REQ_FLG":{"type":"int","status":"ok","format":"%2X"},
		"GCOLL_ACK_FLG":{"type":"int","status":"ok","format":"%2X"},
		"GCOLL_END_FLG":{"type":"int","status":"ok","format":"%2X"},
		"GCOLL_TIMEOUT_FLG":{"type":"int","status":"ok","format":"%2X"}
	}
},
{
	"collection":"hxi2",
	"directory":"/HXI2.SYS",
	"document":"SYS_HK_EM1",
	"period":"1",
	"blockName":"FCOLL_EM1",
	"contents":{
		"FCOLL_BUF_OVF_FLG":{"type":"int","status":"ok","format":"%2X"},
		"FCOLL_MAX_SIP":{"type":"int","status":"ok","format":"%4X"},
		"FCOLL_SAVED_PKT_NUM":{"type":"int","status":"ok","format":"%4X"}
	}
},
{
	"collection":"hxi2",
	"directory":"/HXI2.SYS",
	"document":"SYS_HK_EM1",
	"period":"1",
	"blockName":"SPW_EM1",
	"contents":{
		"CPU_NODE1_LA":{"type":"int","status":"ok","format":"%2X"},
		"CPU_NODE1_DK":{"type":"int","status":"ok","format":"%2X"},
		"CPU_NODE2_LA":{"type":"int","status":"ok","format":"%2X"},
		"CPU_NODE2_DK":{"type":"int","status":"ok","format":"%2X"},
		"FPGA_NODE_LA":{"type":"int","status":"ok","format":"%2X"},
		"FPGA_NODE_DK":{"type":"int","status":"ok","format":"%2X"},
		"MIO1_NODE_LA":{"type":"int","status":"ok","format":"%2X"},
		"MIO1_NODE_DK":{"type":"int","status":"ok","format":"%2X"},
		"MIO2_NODE_LA":{"type":"int","status":"ok","format":"%2X"},
		"MIO2_NODE_DK":{"type":"int","status":"ok","format":"%2X"},
		"MIO1_SWR_INIT_STAT":{"type":"int","status":"ok","format":"%2X"},
		"MIO2_SWR_INIT_STAT":{"type":"int","status":"ok","format":"%2X"},
		"CPU_SWR_P1_ERR_FLGS":{"type":"int","status":"get_status_error","format":"%2X"},
		"CPU_SWR_P1_RX_FULL":{"type":"int","status":"ok","format":"%2X"},
		"CPU_SWR_P1_TX_EMPTY":{"type":"int","status":"ok","format":"%2X"},
		"CPU_SWR_P1_RUNNING":{"type":"int","status":"ok","format":"%2X"},
		"CPU_SWR_P1_RX_CLR":{"type":"int","status":"ok","format":"%2X"},
		"CPU_SWR_P1_TX_CLR":{"type":"int","status":"ok","format":"%2X"},
		"CPU_SWR_P1_RST":{"type":"int","status":"ok","format":"%2X"},
		"CPU_SWR_P1_DIS_FLG":{"type":"int","status":"ok","format":"%2X"},
		"CPU_SWR_P1_AUTO_START":{"type":"int","status":"ok","format":"%2X"},
		"CPU_SWR_P1_LINK_START":{"type":"int","status":"ok","format":"%2X"},
		"CPU_SWR_P1_ST_CLR":{"type":"int","status":"ok","format":"%2X"},
		"CPU_SWR_P2_ERR_FLGS":{"type":"int","status":"get_status_error","format":"%2X"},
		"CPU_SWR_P2_RX_FULL":{"type":"int","status":"ok","format":"%2X"},
		"CPU_SWR_P2_TX_EMPTY":{"type":"int","status":"ok","format":"%2X"},
		"CPU_SWR_P2_RUNNING":{"type":"int","status":"ok","format":"%2X"},
		"CPU_SWR_P2_RX_CLR":{"type":"int","status":"ok","format":"%2X"},
		"CPU_SWR_P2_TX_CLR":{"type":"int","status":"ok","format":"%2X"},
		"CPU_SWR_P2_RST":{"type":"int","status":"ok","format":"%2X"},
		"CPU_SWR_P2_DIS_FLG":{"type":"int","status":"ok","format":"%2X"},
		"CPU_SWR_P2_AUTO_START":{"type":"int","status":"ok","format":"%2X"},
		"CPU_SWR_P2_LINK_START":{"type":"int","status":"ok","format":"%2X"},
		"CPU_SWR_P2_ST_CLR":{"type":"int","status":"ok","format":"%2X"},
		"CPU_SWR_P3_ERR_FLGS":{"type":"int","status":"get_status_error","format":"%2X"},
		"CPU_SWR_P3_RX_FULL":{"type":"int","status":"ok","format":"%2X"},
		"CPU_SWR_P3_TX_EMPTY":{"type":"int","status":"ok","format":"%2X"},
		"CPU_SWR_P3_RUNNING":{"type":"int","status":"ok","format":"%2X"},
		"CPU_SWR_P3_RX_CLR":{"type":"int","status":"ok","format":"%2X"},
		"CPU_SWR_P3_TX_CLR":{"type":"int","status":"ok","format":"%2X"},
		"CPU_SWR_P3_RST":{"type":"int","status":"ok","format":"%2X"},
		"CPU_SWR_P3_DIS_FLG":{"type":"int","status":"ok","format":"%2X"},
		"CPU_SWR_P3_AUTO_START":{"type":"int","status":"ok","format":"%2X"},
		"CPU_SWR_P3_LINK_START":{"type":"int","status":"ok","format":"%2X"},
		"CPU_SWR_P3_ST_CLR":{"type":"int","status":"ok","format":"%2X"},
		"CPU_SWR_P1_TXRATE":{"type":"int","status":"ok","format":"%2X"},
		"CPU_SWR_P1_TXRATE_INI":{"type":"int","status":"ok","format":"%2X"},
		"CPU_SWR_P2_TXRATE":{"type":"int","status":"ok","format":"%2X"},
		"CPU_SWR_P2_TXRATE_INI":{"type":"int","status":"ok","format":"%2X"},
		"CPU_SWR_P3_TXRATE":{"type":"int","status":"ok","format":"%2X"},
		"CPU_SWR_P3_TXRATE_INI":{"type":"int","status":"ok","format":"%2X"},
		"FPGA_SWR_P0_ERR_FLGS":{"type":"int","status":"get_status_error","format":"%6X"},
		"FPGA_SWR_P1_TXRATE":{"type":"int","status":"ok","format":"%2X"},
		"FPGA_SWR_P1_TRISTATE":{"type":"int","status":"ok","format":"%2X"},
		"FPGA_SWR_P1_DIS_FLG":{"type":"int","status":"ok","format":"%2X"},
		"FPGA_SWR_P1_LINK_START":{"type":"int","status":"ok","format":"%2X"},
		"FPGA_SWR_P1_AUTO_START":{"type":"int","status":"ok","format":"%2X"},
		"FPGA_SWR_P1_RUNNING":{"type":"int","status":"ok","format":"%2X"},
		"FPGA_SWR_P1_IF_STATE":{"type":"int","status":"ok","format":"%2X"},
		"FPGA_SWR_P1_ERR_FLGS":{"type":"int","status":"get_status_error","format":"%2X"},
		"FPGA_SWR_P2_TXRATE":{"type":"int","status":"ok","format":"%2X"},
		"FPGA_SWR_P2_TRISTATE":{"type":"int","status":"ok","format":"%2X"},
		"FPGA_SWR_P2_DIS_FLG":{"type":"int","status":"ok","format":"%2X"},
		"FPGA_SWR_P2_LINK_START":{"type":"int","status":"ok","format":"%2X"},
		"FPGA_SWR_P2_AUTO_START":{"type":"int","status":"ok","format":"%2X"},
		"FPGA_SWR_P2_RUNNING":{"type":"int","status":"ok","format":"%2X"},
		"FPGA_SWR_P2_IF_STATE":{"type":"int","status":"ok","format":"%2X"},
		"FPGA_SWR_P2_ERR_FLGS":{"type":"int","status":"get_status_error","format":"%2X"},
		"FPGA_SWR_P3_TXRATE":{"type":"int","status":"ok","format":"%2X"},
		"FPGA_SWR_P3_TRISTATE":{"type":"int","status":"ok","format":"%2X"},
		"FPGA_SWR_P3_DIS_FLG":{"type":"int","status":"ok","format":"%2X"},
		"FPGA_SWR_P3_LINK_START":{"type":"int","status":"ok","format":"%2X"},
		"FPGA_SWR_P3_AUTO_START":{"type":"int","status":"ok","format":"%2X"},
		"FPGA_SWR_P3_RUNNING":{"type":"int","status":"ok","format":"%2X"},
		"FPGA_SWR_P3_IF_STATE":{"type":"int","status":"ok","format":"%2X"},
		"FPGA_SWR_P3_ERR_FLGS":{"type":"int","status":"get_status_error","format":"%2X"},
		"FPGA_SWR_P4_OUTPUT_BUF":{"type":"int","status":"ok","format":"%2X"},
		"FPGA_SWR_P4_INPUT_BUF":{"type":"int","status":"ok","format":"%2X"},
		"FPGA_SWR_P4_ERR_FLGS":{"type":"int","status":"get_status_error","format":"%2X"},
		"FPGA_SWR_CTRL_ADDR_SELF":{"type":"int","status":"ok","format":"%2X"},
		"FPGA_SWR_CTRL_START_ON_REQ":{"type":"int","status":"ok","format":"%2X"},
		"FPGA_SWR_CTRL_DISCON_ON_SLN":{"type":"int","status":"ok","format":"%2X"},
		"FPGA_SWR_CTRL_WDT_TIMEOUT":{"type":"int","status":"ok","format":"%2X"},
		"FPGA_SWR_CTRL_WDT_ENA_DIS":{"type":"int","status":"ok","format":"%2X"},
		"FPGA_SWR_DK_EM1":{"type":"int","status":"ok","format":"%8X"},
		"MIO1_SWR_P0_ERR_FLGS":{"type":"int","status":"get_status_error","format":"%6X"},
		"MIO1_SWR_P1_TXRATE":{"type":"int","status":"ok","format":"%2X"},
		"MIO1_SWR_P1_TRISTATE":{"type":"int","status":"ok","format":"%2X"},
		"MIO1_SWR_P1_DIS_FLG":{"type":"int","status":"ok","format":"%2X"},
		"MIO1_SWR_P1_LINK_START":{"type":"int","status":"ok","format":"%2X"},
		"MIO1_SWR_P1_AUTO_START":{"type":"int","status":"ok","format":"%2X"},
		"MIO1_SWR_P1_RUNNING":{"type":"int","status":"ok","format":"%2X"},
		"MIO1_SWR_P1_IF_STATE":{"type":"int","status":"ok","format":"%2X"},
		"MIO1_SWR_P1_ERR_FLGS":{"type":"int","status":"get_status_error","format":"%2X"},
		"MIO1_SWR_P2_TXRATE":{"type":"int","status":"ok","format":"%2X"},
		"MIO1_SWR_P2_TRISTATE":{"type":"int","status":"ok","format":"%2X"},
		"MIO1_SWR_P2_DIS_FLG":{"type":"int","status":"ok","format":"%2X"},
		"MIO1_SWR_P2_LINK_START":{"type":"int","status":"ok","format":"%2X"},
		"MIO1_SWR_P2_AUTO_START":{"type":"int","status":"ok","format":"%2X"},
		"MIO1_SWR_P2_RUNNING":{"type":"int","status":"ok","format":"%2X"},
		"MIO1_SWR_P2_IF_STATE":{"type":"int","status":"ok","format":"%2X"},
		"MIO1_SWR_P2_ERR_FLGS":{"type":"int","status":"get_status_error","format":"%2X"},
		"MIO1_SWR_P3_TXRATE":{"type":"int","status":"ok","format":"%2X"},
		"MIO1_SWR_P3_TRISTATE":{"type":"int","status":"ok","format":"%2X"},
		"MIO1_SWR_P3_DIS_FLG":{"type":"int","status":"ok","format":"%2X"},
		"MIO1_SWR_P3_LINK_START":{"type":"int","status":"ok","format":"%2X"},
		"MIO1_SWR_P3_AUTO_START":{"type":"int","status":"ok","format":"%2X"},
		"MIO1_SWR_P3_RUNNING":{"type":"int","status":"ok","format":"%2X"},
		"MIO1_SWR_P3_IF_STATE":{"type":"int","status":"ok","format":"%2X"},
		"MIO1_SWR_P3_ERR_FLGS":{"type":"int","status":"get_status_error","format":"%2X"},
		"MIO1_SWR_P4_OUTPUT_BUF":{"type":"int","status":"ok","format":"%2X"},
		"MIO1_SWR_P4_INPUT_BUF":{"type":"int","status":"ok","format":"%2X"},
		"MIO1_SWR_P4_ERR_FLGS":{"type":"int","status":"get_status_error","format":"%2X"},
		"MIO1_SWR_CTRL_ADDR_SELF":{"type":"int","status":"ok","format":"%2X"},
		"MIO1_SWR_CTRL_START_ON_REQ":{"type":"int","status":"ok","format":"%2X"},
		"MIO1_SWR_CTRL_DISCON_ON_SLN":{"type":"int","status":"ok","format":"%2X"},
		"MIO1_SWR_CTRL_WDT_TIMEOUT":{"type":"int","status":"ok","format":"%2X"},
		"MIO1_SWR_CTRL_WDT_ENA_DIS":{"type":"int","status":"ok","format":"%2X"},
		"MIO1_SWR_DK_EM1":{"type":"int","status":"ok","format":"%8X"},
		"MIO2_SWR_P0_ERR_FLGS":{"type":"int","status":"get_status_error","format":"%6X"},
		"MIO2_SWR_P1_TXRATE":{"type":"int","status":"ok","format":"%2X"},
		"MIO2_SWR_P1_TRISTATE":{"type":"int","status":"ok","format":"%2X"},
		"MIO2_SWR_P1_DIS_FLG":{"type":"int","status":"ok","format":"%2X"},
		"MIO2_SWR_P1_LINK_START":{"type":"int","status":"ok","format":"%2X"},
		"MIO2_SWR_P1_AUTO_START":{"type":"int","status":"ok","format":"%2X"},
		"MIO2_SWR_P1_RUNNING":{"type":"int","status":"ok","format":"%2X"},
		"MIO2_SWR_P1_IF_STATE":{"type":"int","status":"ok","format":"%2X"},
		"MIO2_SWR_P1_ERR_FLGS":{"type":"int","status":"get_status_error","format":"%2X"},
		"MIO2_SWR_P2_TXRATE":{"type":"int","status":"ok","format":"%2X"},
		"MIO2_SWR_P2_TRISTATE":{"type":"int","status":"ok","format":"%2X"},
		"MIO2_SWR_P2_DIS_FLG":{"type":"int","status":"ok","format":"%2X"},
		"MIO2_SWR_P2_LINK_START":{"type":"int","status":"ok","format":"%2X"},
		"MIO2_SWR_P2_AUTO_START":{"type":"int","status":"ok","format":"%2X"},
		"MIO2_SWR_P2_RUNNING":{"type":"int","status":"ok","format":"%2X"},
		"MIO2_SWR_P2_IF_STATE":{"type":"int","status":"ok","format":"%2X"},
		"MIO2_SWR_P2_ERR_FLGS":{"type":"int","status":"get_status_error","format":"%2X"},
		"MIO2_SWR_P3_TXRATE":{"type":"int","status":"ok","format":"%2X"},
		"MIO2_SWR_P3_TRISTATE":{"type":"int","status":"ok","format":"%2X"},
		"MIO2_SWR_P3_DIS_FLG":{"type":"int","status":"ok","format":"%2X"},
		"MIO2_SWR_P3_LINK_START":{"type":"int","status":"ok","format":"%2X"},
		"MIO2_SWR_P3_AUTO_START":{"type":"int","status":"ok","format":"%2X"},
		"MIO2_SWR_P3_RUNNING":{"type":"int","status":"ok","format":"%2X"},
		"MIO2_SWR_P3_IF_STATE":{"type":"int","status":"ok","format":"%2X"},
		"MIO2_SWR_P3_ERR_FLGS":{"type":"int","status":"get_status_error","format":"%2X"},
		"MIO2_SWR_P4_OUTPUT_BUF":{"type":"int","status":"ok","format":"%2X"},
		"MIO2_SWR_P4_INPUT_BUF":{"type":"int","status":"ok","format":"%2X"},
		"MIO2_SWR_P4_ERR_FLGS":{"type":"int","status":"get_status_error","format":"%2X"},
		"MIO2_SWR_CTRL_ADDR_SELF":{"type":"int","status":"ok","format":"%2X"},
		"MIO2_SWR_CTRL_START_ON_REQ":{"type":"int","status":"ok","format":"%2X"},
		"MIO2_SWR_CTRL_DISCON_ON_SLN":{"type":"int","status":"ok","format":"%2X"},
		"MIO2_SWR_CTRL_WDT_TIMEOUT":{"type":"int","status":"ok","format":"%2X"},
		"MIO2_SWR_CTRL_WDT_ENA_DIS":{"type":"int","status":"ok","format":"%2X"},
		"MIO2_SWR_DK_EM1":{"type":"int","status":"ok","format":"%8X"},
		"CPU_SWR_SYNC_ERR":{"type":"int","status":"ok","format":"%2X"},
		"CPU_SWR_TIMECODE":{"type":"int","status":"ok","format":"%2X"},
		"FPGA_SWR_SYNC_ERR":{"type":"int","status":"ok","format":"%2X"},
		"FPGA_SWR_TIMECODE":{"type":"int","status":"ok","format":"%2X"},
		"MIO1_SWR_SYNC_ERR":{"type":"int","status":"ok","format":"%2X"},
		"MIO1_SWR_TIMECODE":{"type":"int","status":"ok","format":"%2X"},
		"MIO2_SWR_SYNC_ERR":{"type":"int","status":"ok","format":"%2X"},
		"MIO2_SWR_TIMECODE":{"type":"int","status":"ok","format":"%2X"},
		"FPGA_SWR_COMM_ERR_CNT":{"type":"int","status":"get_status_error","format":"%2X"},
		"FPGA_SWR_COMM_ERR_CODE":{"type":"int","status":"ok","format":"%2X"},
		"MIO1_SWR_COMM_ERR_CNT":{"type":"int","status":"get_status_error","format":"%2X"},
		"MIO1_SWR_COMM_ERR_CODE":{"type":"int","status":"ok","format":"%2X"},
		"MIO2_SWR_COMM_ERR_CNT":{"type":"int","status":"get_status_error","format":"%2X"},
		"MIO2_SWR_COMM_ERR_CODE":{"type":"int","status":"ok","format":"%2X"},
		"SMU_COMM_ERR_CNT":{"type":"int","status":"get_status_error","format":"%2X"},
		"SMU_COMM_ERR_CODE":{"type":"int","status":"ok","format":"%2X"},
		"MIO1_COMM_ERR_CNT":{"type":"int","status":"get_status_error","format":"%2X"},
		"MIO1_COMM_ERR_CODE":{"type":"int","status":"ok","format":"%2X"},
		"MIO2_COMM_ERR_CNT":{"type":"int","status":"get_status_error","format":"%2X"},
		"MIO2_COMM_ERR_CODE":{"type":"int","status":"ok","format":"%2X"},
		"MIO_HI_COMM_ERR_CNT":{"type":"int","status":"get_status_error","format":"%2X"},
		"MIO_HI_COMM_ERR_CODE":{"type":"int","status":"ok","format":"%2X"}
	}
},
{
	"collection":"hxi2",
	"directory":"/HXI2.SYS",
	"document":"SYS_HK_EM1",
	"period":"1",
	"blockName":"ESHK_COPY_EM1",
	"contents":{
		"SPCD_ESHK1_H":{"type":"int","status":"ok","format":"%8X"},
		"SPCD_ESHK1_L":{"type":"int","status":"ok","format":"%8X"},
		"MIO1_ESHK1":{"type":"int","status":"ok","format":"%8X"},
		"MIO2_ESHK1":{"type":"int","status":"ok","format":"%8X"}
	}
},
{
	"collection":"hxi2",
	"directory":"/HXI2.SYS",
	"document":"SYS_HK_EM1",
	"period":"1",
	"blockName":"MEM_EM1",
	"contents":{
		"MIO1_SDRAM_INIT_FLG":{"type":"int","status":"ok","format":"%2X"},
		"MIO2_SDRAM_INIT_FLG":{"type":"int","status":"ok","format":"%2X"},
		"SWR_INFO_ACC_FLG":{"type":"int","status":"ok","format":"%2X"},
		"MEM_LOAD_DUMP_ACC_FLG":{"type":"int","status":"ok","format":"%2X"},
		"MEM_LOAD_DUMP_ACC_ADDR":{"type":"int","status":"ok","format":"%8X"},
		"SPCD_SRAM_EDAC_ENA_DIS":{"type":"int","status":"ok","format":"%2X"},
		"SPCD_SDRAM_EDAC_ENA_DIS":{"type":"int","status":"ok","format":"%2X"},
		"SPCD_EEPROM_EDAC_ENA_DIS":{"type":"int","status":"ok","format":"%2X"},
		"MIO1_SDRAM_EDAC_ENA_DIS":{"type":"int","status":"ok","format":"%2X"},
		"MIO2_SDRAM_EDAC_ENA_DIS":{"type":"int","status":"ok","format":"%2X"},
		"EEPROM_MPTRL_FLG":{"type":"int","status":"ok","format":"%2X"},
		"EEPROM_1BIT_ERR_CORR_MODE":{"type":"int","status":"ok","format":"%2X"},
		"SPCD_MPTRL_ADDR":{"type":"int","status":"ok","format":"%8X"},
		"SPCD_1BIT_ERR_ACC_CNT":{"type":"int","status":"get_status_error","format":"%2X"},
		"SPCD_1BIT_ERR_ACC_ADDR":{"type":"int","status":"ok","format":"%8X"},
		"SPCD_2BIT_ERR_CNT":{"type":"int","status":"get_status_error","format":"%2X"},
		"SPCD_2BIT_ERR_ADDR":{"type":"int","status":"ok","format":"%8X"},
		"MIO1_SDRAM_MPTRL_MODE":{"type":"int","status":"ok","format":"%2X"},
		"MIO1_SDRAM_MPTRL_ITVL":{"type":"int","status":"ok","format":"%2X"},
		"MIO1_SDRAM_MPTRL_ADDR":{"type":"int","status":"ok","format":"%8X"},
		"MIO2_SDRAM_MPTRL_MODE":{"type":"int","status":"ok","format":"%2X"},
		"MIO2_SDRAM_MPTRL_ITVL":{"type":"int","status":"ok","format":"%2X"},
		"MIO2_SDRAM_MPTRL_ADDR":{"type":"int","status":"ok","format":"%8X"},
		"MIO1_SDRAM_1BIT_ERR_CNT_EM1":{"type":"int","status":"get_status_error","format":"%2X"},
		"MIO1_SDRAM_2BIT_ERR_CNT_EM1":{"type":"int","status":"get_status_error","format":"%2X"},
		"MIO1_SDRAM_1BIT_ERR_ADDR":{"type":"int","status":"ok","format":"%8X"},
		"MIO1_SDRAM_2BIT_ERR_ADDR":{"type":"int","status":"ok","format":"%8X"},
		"MIO2_SDRAM_1BIT_ERR_CNT_EM1":{"type":"int","status":"get_status_error","format":"%2X"},
		"MIO2_SDRAM_2BIT_ERR_CNT_EM1":{"type":"int","status":"get_status_error","format":"%2X"},
		"MIO2_SDRAM_1BIT_ERR_ADDR":{"type":"int","status":"ok","format":"%8X"},
		"MIO2_SDRAM_2BIT_ERR_ADDR":{"type":"int","status":"ok","format":"%8X"}
	}
},
{
	"collection":"hxi2",
	"directory":"/HXI2.SYS",
	"document":"SYS_HK_EM1",
	"period":"1",
	"blockName":"PCD_EM1",
	"contents":{
		"PCD_SEQ_CNT":{"type":"int","status":"ok","format":"%4X"},
		"PCD_LAST_STAT":{"type":"int","status":"ok","format":"%2X"},
		"PCD_LAST_U32TI":{"type":"int","status":"ok","format":"%8X"}
	}
}
];
