digraph "CFG for '_Z18mDivergence_TwoDimPfS_S_f' function" {
	label="CFG for '_Z18mDivergence_TwoDimPfS_S_f' function";

	Node0x5a86480 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %12 = icmp eq i32 %11, 0\l  %13 = add nsw i32 %10, -1\l  %14 = icmp eq i32 %13, %11\l  %15 = icmp eq i32 %5, 0\l  %16 = icmp eq i32 %5, 479\l  %17 = select i1 %12, i1 true, i1 %14\l  %18 = select i1 %17, i1 true, i1 %15\l  %19 = select i1 %18, i1 true, i1 %16\l  br i1 %19, label %45, label %20\l|{<s0>T|<s1>F}}"];
	Node0x5a86480:s0 -> Node0x5a87060;
	Node0x5a86480:s1 -> Node0x5a88870;
	Node0x5a88870 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%20:\l20:                                               \l  %21 = mul i32 %5, %10\l  %22 = add i32 %21, %11\l  %23 = add nsw i32 %22, -1\l  %24 = add nsw i32 %22, 1\l  %25 = add i32 %22, %10\l  %26 = sub i32 %22, %10\l  %27 = sext i32 %24 to i64\l  %28 = getelementptr inbounds float, float addrspace(1)* %1, i64 %27\l  %29 = load float, float addrspace(1)* %28, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %30 = sext i32 %23 to i64\l  %31 = getelementptr inbounds float, float addrspace(1)* %1, i64 %30\l  %32 = load float, float addrspace(1)* %31, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %33 = fsub contract float %29, %32\l  %34 = sext i32 %25 to i64\l  %35 = getelementptr inbounds float, float addrspace(1)* %2, i64 %34\l  %36 = load float, float addrspace(1)* %35, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %37 = sext i32 %26 to i64\l  %38 = getelementptr inbounds float, float addrspace(1)* %2, i64 %37\l  %39 = load float, float addrspace(1)* %38, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %40 = fsub contract float %36, %39\l  %41 = fadd contract float %33, %40\l  %42 = fmul contract float %41, %3\l  %43 = sext i32 %22 to i64\l  %44 = getelementptr inbounds float, float addrspace(1)* %0, i64 %43\l  store float %42, float addrspace(1)* %44, align 4, !tbaa !7\l  br label %45\l}"];
	Node0x5a88870 -> Node0x5a87060;
	Node0x5a87060 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%45:\l45:                                               \l  ret void\l}"];
}
